<stg><name>gramSchmidt_Pipeline_VITIS_LOOP_42_4</name>


<trans_list>

<trans id="1677" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1470" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1471" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1472" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1473" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1474" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1475" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1476" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1477" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1478" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1479" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1480" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1481" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1482" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1483" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1484" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1485" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1486" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1487" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1488" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1489" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1490" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1491" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1492" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1493" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1494" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1495" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1496" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1497" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1498" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1499" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1500" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1501" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1502" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1503" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1504" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1505" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1506" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1507" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1508" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1509" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1510" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1511" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1512" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1513" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1514" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1515" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1516" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1517" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1518" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1519" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1520" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1521" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1522" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1523" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1524" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1525" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1526" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1527" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1528" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1529" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1530" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1531" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1532" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1533" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1534" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1535" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1536" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1537" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1538" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1539" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1540" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1541" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1542" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1543" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1544" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1545" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1546" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1547" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1548" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1549" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1550" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1551" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1552" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1553" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1554" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1555" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1556" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1557" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1558" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1559" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1560" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1561" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1562" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1563" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1564" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1565" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1566" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1567" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1568" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1569" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1570" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1571" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1572" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1573" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1574" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1575" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1576" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1577" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1578" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1579" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1580" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1581" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1582" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1583" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1584" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1585" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1586" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1587" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1588" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1589" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1590" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1591" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1592" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1593" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1594" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1595" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1596" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1597" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1598" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1599" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1600" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1601" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1602" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1603" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1604" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1605" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1606" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1607" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1608" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1609" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1610" from="142" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1611" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1612" from="144" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1613" from="145" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1614" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1615" from="147" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1616" from="148" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1617" from="149" to="150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1618" from="150" to="151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1619" from="151" to="152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1620" from="152" to="153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1621" from="153" to="154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1622" from="154" to="155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1623" from="155" to="156">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1624" from="156" to="157">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1625" from="157" to="158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1626" from="158" to="159">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1627" from="159" to="160">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1628" from="160" to="161">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1629" from="161" to="162">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1630" from="162" to="163">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1631" from="163" to="164">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1632" from="164" to="165">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1633" from="165" to="166">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1634" from="166" to="167">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1635" from="167" to="168">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1636" from="168" to="169">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1637" from="169" to="170">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1638" from="170" to="171">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1639" from="171" to="172">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1640" from="172" to="173">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1641" from="173" to="174">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1642" from="174" to="175">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1643" from="175" to="176">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1644" from="176" to="177">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1645" from="177" to="178">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1646" from="178" to="179">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1647" from="179" to="180">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1648" from="180" to="181">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1649" from="181" to="182">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1650" from="182" to="183">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1651" from="183" to="184">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1652" from="184" to="185">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1653" from="185" to="186">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1654" from="186" to="187">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1655" from="187" to="188">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1656" from="188" to="189">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1657" from="189" to="190">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1658" from="190" to="191">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1659" from="191" to="192">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1660" from="192" to="193">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1661" from="193" to="194">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1662" from="194" to="195">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1663" from="195" to="196">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1664" from="196" to="197">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1665" from="197" to="198">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1666" from="198" to="199">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1667" from="199" to="200">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1668" from="200" to="201">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1669" from="201" to="202">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1670" from="202" to="203">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1671" from="203" to="204">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1672" from="204" to="205">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1673" from="205" to="206">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1674" from="206" to="207">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="210" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="11" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:1 %zext_ln42_4_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %zext_ln42_4

]]></Node>
<StgValue><ssdm name="zext_ln42_4_read"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:2 %zext_ln42_2_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %zext_ln42_2

]]></Node>
<StgValue><ssdm name="zext_ln42_2_read"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:3 %zext_ln42_3_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %zext_ln42_3

]]></Node>
<StgValue><ssdm name="zext_ln42_3_read"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:4 %k_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %k

]]></Node>
<StgValue><ssdm name="k_read"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:5 %bitcast_ln45_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %bitcast_ln45

]]></Node>
<StgValue><ssdm name="bitcast_ln45_read"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:6 %tmp = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %empty

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:7 %zext_ln42_1_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln42_1

]]></Node>
<StgValue><ssdm name="zext_ln42_1_read"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="6" op_0_bw="5">
<![CDATA[
newFuncRoot:8 %k_cast = zext i5 %k_read

]]></Node>
<StgValue><ssdm name="k_cast"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="11" op_0_bw="6">
<![CDATA[
newFuncRoot:9 %zext_ln42_1_cast = zext i6 %zext_ln42_1_read

]]></Node>
<StgValue><ssdm name="zext_ln42_1_cast"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %q, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %a, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:13 %store_ln42 = store i11 %zext_ln42_1_cast, i11 %j

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:14 %br_ln0 = br void %VITIS_LOOP_44_5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
VITIS_LOOP_44_5:0 %j_1 = load i11 %j

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="6" op_0_bw="6" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_44_5:1 %tmp_1 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %j_1, i32 5, i32 10

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_44_5:2 %icmp_ln42 = icmp_eq  i6 %tmp_1, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln42"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_44_5:3 %br_ln42 = br i1 %icmp_ln42, void %for.inc87.loopexit.exitStub, void %VITIS_LOOP_44_5.split

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_44_5.split:0 %zext_ln42 = zext i11 %j_1

]]></Node>
<StgValue><ssdm name="zext_ln42"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="10" op_0_bw="11">
<![CDATA[
VITIS_LOOP_44_5.split:1 %trunc_ln42 = trunc i11 %j_1

]]></Node>
<StgValue><ssdm name="trunc_ln42"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_44_5.split:7 %a_addr = getelementptr i32 %a, i64 0, i64 %zext_ln42

]]></Node>
<StgValue><ssdm name="a_addr"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:8 %a_load = load i10 %a_addr

]]></Node>
<StgValue><ssdm name="a_load"/></StgValue>
</operation>

<operation id="233" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
VITIS_LOOP_44_5.split:12 %xor_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 1, i5 %k_read

]]></Node>
<StgValue><ssdm name="xor_ln"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_44_5.split:13 %zext_ln45_1 = zext i6 %xor_ln

]]></Node>
<StgValue><ssdm name="zext_ln45_1"/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_44_5.split:14 %q_addr = getelementptr i32 %q, i64 0, i64 %zext_ln45_1

]]></Node>
<StgValue><ssdm name="q_addr"/></StgValue>
</operation>

<operation id="236" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:15 %q_load = load i10 %q_addr

]]></Node>
<StgValue><ssdm name="q_load"/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:17 %add_ln45 = add i10 %trunc_ln42, i10 32

]]></Node>
<StgValue><ssdm name="add_ln45"/></StgValue>
</operation>

<operation id="238" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:18 %zext_ln45_2 = zext i10 %add_ln45

]]></Node>
<StgValue><ssdm name="zext_ln45_2"/></StgValue>
</operation>

<operation id="239" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_44_5.split:19 %a_addr_1 = getelementptr i32 %a, i64 0, i64 %zext_ln45_2

]]></Node>
<StgValue><ssdm name="a_addr_1"/></StgValue>
</operation>

<operation id="240" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:20 %a_load_1 = load i10 %a_addr_1

]]></Node>
<StgValue><ssdm name="a_load_1"/></StgValue>
</operation>

<operation id="241" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
VITIS_LOOP_44_5.split:24 %zext_ln45_3_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 1, i6 %k_cast

]]></Node>
<StgValue><ssdm name="zext_ln45_3_cast"/></StgValue>
</operation>

<operation id="242" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="7">
<![CDATA[
VITIS_LOOP_44_5.split:25 %zext_ln45_3 = zext i7 %zext_ln45_3_cast

]]></Node>
<StgValue><ssdm name="zext_ln45_3"/></StgValue>
</operation>

<operation id="243" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_44_5.split:26 %q_addr_1 = getelementptr i32 %q, i64 0, i64 %zext_ln45_3

]]></Node>
<StgValue><ssdm name="q_addr_1"/></StgValue>
</operation>

<operation id="244" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:27 %q_load_1 = load i10 %q_addr_1

]]></Node>
<StgValue><ssdm name="q_load_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="245" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:8 %a_load = load i10 %a_addr

]]></Node>
<StgValue><ssdm name="a_load"/></StgValue>
</operation>

<operation id="246" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:15 %q_load = load i10 %q_addr

]]></Node>
<StgValue><ssdm name="q_load"/></StgValue>
</operation>

<operation id="247" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:20 %a_load_1 = load i10 %a_addr_1

]]></Node>
<StgValue><ssdm name="a_load_1"/></StgValue>
</operation>

<operation id="248" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:27 %q_load_1 = load i10 %q_addr_1

]]></Node>
<StgValue><ssdm name="q_load_1"/></StgValue>
</operation>

<operation id="249" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="7" op_0_bw="6">
<![CDATA[
VITIS_LOOP_44_5.split:36 %sext_ln45 = sext i6 %xor_ln

]]></Node>
<StgValue><ssdm name="sext_ln45"/></StgValue>
</operation>

<operation id="250" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="7">
<![CDATA[
VITIS_LOOP_44_5.split:37 %zext_ln45_5 = zext i7 %sext_ln45

]]></Node>
<StgValue><ssdm name="zext_ln45_5"/></StgValue>
</operation>

<operation id="251" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_44_5.split:38 %q_addr_2 = getelementptr i32 %q, i64 0, i64 %zext_ln45_5

]]></Node>
<StgValue><ssdm name="q_addr_2"/></StgValue>
</operation>

<operation id="252" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:39 %q_load_2 = load i10 %q_addr_2

]]></Node>
<StgValue><ssdm name="q_load_2"/></StgValue>
</operation>

<operation id="253" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="6">
<![CDATA[
VITIS_LOOP_44_5.split:48 %zext_ln45_7_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 2, i6 %k_cast

]]></Node>
<StgValue><ssdm name="zext_ln45_7_cast"/></StgValue>
</operation>

<operation id="254" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_44_5.split:49 %zext_ln45_7 = zext i8 %zext_ln45_7_cast

]]></Node>
<StgValue><ssdm name="zext_ln45_7"/></StgValue>
</operation>

<operation id="255" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_44_5.split:50 %q_addr_3 = getelementptr i32 %q, i64 0, i64 %zext_ln45_7

]]></Node>
<StgValue><ssdm name="q_addr_3"/></StgValue>
</operation>

<operation id="256" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:51 %q_load_3 = load i10 %q_addr_3

]]></Node>
<StgValue><ssdm name="q_load_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="257" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:9 %bitcast_ln45_1 = bitcast i32 %a_load

]]></Node>
<StgValue><ssdm name="bitcast_ln45_1"/></StgValue>
</operation>

<operation id="258" st_id="3" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:10 %mul4 = fmul i32 %bitcast_ln45_read, i32 %bitcast_ln45_1

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="259" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:16 %bitcast_ln45_2 = bitcast i32 %q_load

]]></Node>
<StgValue><ssdm name="bitcast_ln45_2"/></StgValue>
</operation>

<operation id="260" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:21 %bitcast_ln45_3 = bitcast i32 %a_load_1

]]></Node>
<StgValue><ssdm name="bitcast_ln45_3"/></StgValue>
</operation>

<operation id="261" st_id="3" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:22 %mul54_1 = fmul i32 %bitcast_ln45_2, i32 %bitcast_ln45_3

]]></Node>
<StgValue><ssdm name="mul54_1"/></StgValue>
</operation>

<operation id="262" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:39 %q_load_2 = load i10 %q_addr_2

]]></Node>
<StgValue><ssdm name="q_load_2"/></StgValue>
</operation>

<operation id="263" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:51 %q_load_3 = load i10 %q_addr_3

]]></Node>
<StgValue><ssdm name="q_load_3"/></StgValue>
</operation>

<operation id="264" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="5">
<![CDATA[
VITIS_LOOP_44_5.split:60 %add_ln45_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 5, i5 %zext_ln42_3_read

]]></Node>
<StgValue><ssdm name="add_ln45_s"/></StgValue>
</operation>

<operation id="265" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_44_5.split:61 %zext_ln45_9 = zext i8 %add_ln45_s

]]></Node>
<StgValue><ssdm name="zext_ln45_9"/></StgValue>
</operation>

<operation id="266" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_44_5.split:62 %q_addr_4 = getelementptr i32 %q, i64 0, i64 %zext_ln45_9

]]></Node>
<StgValue><ssdm name="q_addr_4"/></StgValue>
</operation>

<operation id="267" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:63 %q_load_4 = load i10 %q_addr_4

]]></Node>
<StgValue><ssdm name="q_load_4"/></StgValue>
</operation>

<operation id="268" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="7">
<![CDATA[
VITIS_LOOP_44_5.split:72 %sext_ln45_1 = sext i7 %zext_ln45_3_cast

]]></Node>
<StgValue><ssdm name="sext_ln45_1"/></StgValue>
</operation>

<operation id="269" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_44_5.split:73 %zext_ln45_11 = zext i8 %sext_ln45_1

]]></Node>
<StgValue><ssdm name="zext_ln45_11"/></StgValue>
</operation>

<operation id="270" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_44_5.split:74 %q_addr_5 = getelementptr i32 %q, i64 0, i64 %zext_ln45_11

]]></Node>
<StgValue><ssdm name="q_addr_5"/></StgValue>
</operation>

<operation id="271" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:75 %q_load_5 = load i10 %q_addr_5

]]></Node>
<StgValue><ssdm name="q_load_5"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="272" st_id="4" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:10 %mul4 = fmul i32 %bitcast_ln45_read, i32 %bitcast_ln45_1

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="273" st_id="4" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:22 %mul54_1 = fmul i32 %bitcast_ln45_2, i32 %bitcast_ln45_3

]]></Node>
<StgValue><ssdm name="mul54_1"/></StgValue>
</operation>

<operation id="274" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:63 %q_load_4 = load i10 %q_addr_4

]]></Node>
<StgValue><ssdm name="q_load_4"/></StgValue>
</operation>

<operation id="275" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:75 %q_load_5 = load i10 %q_addr_5

]]></Node>
<StgValue><ssdm name="q_load_5"/></StgValue>
</operation>

<operation id="276" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="6">
<![CDATA[
VITIS_LOOP_44_5.split:84 %sext_ln45_2 = sext i6 %xor_ln

]]></Node>
<StgValue><ssdm name="sext_ln45_2"/></StgValue>
</operation>

<operation id="277" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_44_5.split:85 %zext_ln45_13 = zext i8 %sext_ln45_2

]]></Node>
<StgValue><ssdm name="zext_ln45_13"/></StgValue>
</operation>

<operation id="278" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_44_5.split:86 %q_addr_6 = getelementptr i32 %q, i64 0, i64 %zext_ln45_13

]]></Node>
<StgValue><ssdm name="q_addr_6"/></StgValue>
</operation>

<operation id="279" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:87 %q_load_6 = load i10 %q_addr_6

]]></Node>
<StgValue><ssdm name="q_load_6"/></StgValue>
</operation>

<operation id="280" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="6">
<![CDATA[
VITIS_LOOP_44_5.split:96 %zext_ln45_15_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 4, i6 %k_cast

]]></Node>
<StgValue><ssdm name="zext_ln45_15_cast"/></StgValue>
</operation>

<operation id="281" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="9">
<![CDATA[
VITIS_LOOP_44_5.split:97 %zext_ln45_15 = zext i9 %zext_ln45_15_cast

]]></Node>
<StgValue><ssdm name="zext_ln45_15"/></StgValue>
</operation>

<operation id="282" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_44_5.split:98 %q_addr_7 = getelementptr i32 %q, i64 0, i64 %zext_ln45_15

]]></Node>
<StgValue><ssdm name="q_addr_7"/></StgValue>
</operation>

<operation id="283" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:99 %q_load_7 = load i10 %q_addr_7

]]></Node>
<StgValue><ssdm name="q_load_7"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="284" st_id="5" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:10 %mul4 = fmul i32 %bitcast_ln45_read, i32 %bitcast_ln45_1

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="285" st_id="5" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:22 %mul54_1 = fmul i32 %bitcast_ln45_2, i32 %bitcast_ln45_3

]]></Node>
<StgValue><ssdm name="mul54_1"/></StgValue>
</operation>

<operation id="286" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:87 %q_load_6 = load i10 %q_addr_6

]]></Node>
<StgValue><ssdm name="q_load_6"/></StgValue>
</operation>

<operation id="287" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:99 %q_load_7 = load i10 %q_addr_7

]]></Node>
<StgValue><ssdm name="q_load_7"/></StgValue>
</operation>

<operation id="288" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="5">
<![CDATA[
VITIS_LOOP_44_5.split:108 %add_ln45_8 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 9, i5 %zext_ln42_2_read

]]></Node>
<StgValue><ssdm name="add_ln45_8"/></StgValue>
</operation>

<operation id="289" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="9">
<![CDATA[
VITIS_LOOP_44_5.split:109 %zext_ln45_17 = zext i9 %add_ln45_8

]]></Node>
<StgValue><ssdm name="zext_ln45_17"/></StgValue>
</operation>

<operation id="290" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_44_5.split:110 %q_addr_8 = getelementptr i32 %q, i64 0, i64 %zext_ln45_17

]]></Node>
<StgValue><ssdm name="q_addr_8"/></StgValue>
</operation>

<operation id="291" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:111 %q_load_8 = load i10 %q_addr_8

]]></Node>
<StgValue><ssdm name="q_load_8"/></StgValue>
</operation>

<operation id="292" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="6">
<![CDATA[
VITIS_LOOP_44_5.split:120 %zext_ln45_19_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 5, i6 %k_cast

]]></Node>
<StgValue><ssdm name="zext_ln45_19_cast"/></StgValue>
</operation>

<operation id="293" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="9">
<![CDATA[
VITIS_LOOP_44_5.split:121 %zext_ln45_19 = zext i9 %zext_ln45_19_cast

]]></Node>
<StgValue><ssdm name="zext_ln45_19"/></StgValue>
</operation>

<operation id="294" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_44_5.split:122 %q_addr_9 = getelementptr i32 %q, i64 0, i64 %zext_ln45_19

]]></Node>
<StgValue><ssdm name="q_addr_9"/></StgValue>
</operation>

<operation id="295" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:123 %q_load_9 = load i10 %q_addr_9

]]></Node>
<StgValue><ssdm name="q_load_9"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="296" st_id="6" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:10 %mul4 = fmul i32 %bitcast_ln45_read, i32 %bitcast_ln45_1

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="297" st_id="6" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:22 %mul54_1 = fmul i32 %bitcast_ln45_2, i32 %bitcast_ln45_3

]]></Node>
<StgValue><ssdm name="mul54_1"/></StgValue>
</operation>

<operation id="298" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:111 %q_load_8 = load i10 %q_addr_8

]]></Node>
<StgValue><ssdm name="q_load_8"/></StgValue>
</operation>

<operation id="299" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:123 %q_load_9 = load i10 %q_addr_9

]]></Node>
<StgValue><ssdm name="q_load_9"/></StgValue>
</operation>

<operation id="300" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="5">
<![CDATA[
VITIS_LOOP_44_5.split:132 %add_ln45_11 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 11, i5 %zext_ln42_2_read

]]></Node>
<StgValue><ssdm name="add_ln45_11"/></StgValue>
</operation>

<operation id="301" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="9">
<![CDATA[
VITIS_LOOP_44_5.split:133 %zext_ln45_21 = zext i9 %add_ln45_11

]]></Node>
<StgValue><ssdm name="zext_ln45_21"/></StgValue>
</operation>

<operation id="302" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_44_5.split:134 %q_addr_10 = getelementptr i32 %q, i64 0, i64 %zext_ln45_21

]]></Node>
<StgValue><ssdm name="q_addr_10"/></StgValue>
</operation>

<operation id="303" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:135 %q_load_10 = load i10 %q_addr_10

]]></Node>
<StgValue><ssdm name="q_load_10"/></StgValue>
</operation>

<operation id="304" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="9" op_0_bw="8">
<![CDATA[
VITIS_LOOP_44_5.split:144 %sext_ln45_3 = sext i8 %zext_ln45_7_cast

]]></Node>
<StgValue><ssdm name="sext_ln45_3"/></StgValue>
</operation>

<operation id="305" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="9">
<![CDATA[
VITIS_LOOP_44_5.split:145 %zext_ln45_23 = zext i9 %sext_ln45_3

]]></Node>
<StgValue><ssdm name="zext_ln45_23"/></StgValue>
</operation>

<operation id="306" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_44_5.split:146 %q_addr_11 = getelementptr i32 %q, i64 0, i64 %zext_ln45_23

]]></Node>
<StgValue><ssdm name="q_addr_11"/></StgValue>
</operation>

<operation id="307" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:147 %q_load_11 = load i10 %q_addr_11

]]></Node>
<StgValue><ssdm name="q_load_11"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="308" st_id="7" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:11 %add2 = fadd i32 %mul4, i32 0

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>

<operation id="309" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:135 %q_load_10 = load i10 %q_addr_10

]]></Node>
<StgValue><ssdm name="q_load_10"/></StgValue>
</operation>

<operation id="310" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:147 %q_load_11 = load i10 %q_addr_11

]]></Node>
<StgValue><ssdm name="q_load_11"/></StgValue>
</operation>

<operation id="311" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="9" op_0_bw="8">
<![CDATA[
VITIS_LOOP_44_5.split:156 %sext_ln45_4 = sext i8 %add_ln45_s

]]></Node>
<StgValue><ssdm name="sext_ln45_4"/></StgValue>
</operation>

<operation id="312" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="9">
<![CDATA[
VITIS_LOOP_44_5.split:157 %zext_ln45_25 = zext i9 %sext_ln45_4

]]></Node>
<StgValue><ssdm name="zext_ln45_25"/></StgValue>
</operation>

<operation id="313" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_44_5.split:158 %q_addr_12 = getelementptr i32 %q, i64 0, i64 %zext_ln45_25

]]></Node>
<StgValue><ssdm name="q_addr_12"/></StgValue>
</operation>

<operation id="314" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:159 %q_load_12 = load i10 %q_addr_12

]]></Node>
<StgValue><ssdm name="q_load_12"/></StgValue>
</operation>

<operation id="315" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="9" op_0_bw="7">
<![CDATA[
VITIS_LOOP_44_5.split:168 %sext_ln45_5 = sext i7 %zext_ln45_3_cast

]]></Node>
<StgValue><ssdm name="sext_ln45_5"/></StgValue>
</operation>

<operation id="316" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="9">
<![CDATA[
VITIS_LOOP_44_5.split:169 %zext_ln45_27 = zext i9 %sext_ln45_5

]]></Node>
<StgValue><ssdm name="zext_ln45_27"/></StgValue>
</operation>

<operation id="317" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_44_5.split:170 %q_addr_13 = getelementptr i32 %q, i64 0, i64 %zext_ln45_27

]]></Node>
<StgValue><ssdm name="q_addr_13"/></StgValue>
</operation>

<operation id="318" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:171 %q_load_13 = load i10 %q_addr_13

]]></Node>
<StgValue><ssdm name="q_load_13"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="319" st_id="8" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:11 %add2 = fadd i32 %mul4, i32 0

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>

<operation id="320" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:29 %add_ln45_1 = add i10 %trunc_ln42, i10 64

]]></Node>
<StgValue><ssdm name="add_ln45_1"/></StgValue>
</operation>

<operation id="321" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:30 %zext_ln45_4 = zext i10 %add_ln45_1

]]></Node>
<StgValue><ssdm name="zext_ln45_4"/></StgValue>
</operation>

<operation id="322" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_44_5.split:31 %a_addr_2 = getelementptr i32 %a, i64 0, i64 %zext_ln45_4

]]></Node>
<StgValue><ssdm name="a_addr_2"/></StgValue>
</operation>

<operation id="323" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:32 %a_load_2 = load i10 %a_addr_2

]]></Node>
<StgValue><ssdm name="a_load_2"/></StgValue>
</operation>

<operation id="324" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:159 %q_load_12 = load i10 %q_addr_12

]]></Node>
<StgValue><ssdm name="q_load_12"/></StgValue>
</operation>

<operation id="325" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:171 %q_load_13 = load i10 %q_addr_13

]]></Node>
<StgValue><ssdm name="q_load_13"/></StgValue>
</operation>

<operation id="326" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="9" op_0_bw="6">
<![CDATA[
VITIS_LOOP_44_5.split:180 %sext_ln45_6 = sext i6 %xor_ln

]]></Node>
<StgValue><ssdm name="sext_ln45_6"/></StgValue>
</operation>

<operation id="327" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="9">
<![CDATA[
VITIS_LOOP_44_5.split:181 %zext_ln45_29 = zext i9 %sext_ln45_6

]]></Node>
<StgValue><ssdm name="zext_ln45_29"/></StgValue>
</operation>

<operation id="328" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_44_5.split:182 %q_addr_14 = getelementptr i32 %q, i64 0, i64 %zext_ln45_29

]]></Node>
<StgValue><ssdm name="q_addr_14"/></StgValue>
</operation>

<operation id="329" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:183 %q_load_14 = load i10 %q_addr_14

]]></Node>
<StgValue><ssdm name="q_load_14"/></StgValue>
</operation>

<operation id="330" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
VITIS_LOOP_44_5.split:192 %zext_ln45_31_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 8, i6 %k_cast

]]></Node>
<StgValue><ssdm name="zext_ln45_31_cast"/></StgValue>
</operation>

<operation id="331" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:193 %zext_ln45_31 = zext i10 %zext_ln45_31_cast

]]></Node>
<StgValue><ssdm name="zext_ln45_31"/></StgValue>
</operation>

<operation id="332" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_44_5.split:194 %q_addr_15 = getelementptr i32 %q, i64 0, i64 %zext_ln45_31

]]></Node>
<StgValue><ssdm name="q_addr_15"/></StgValue>
</operation>

<operation id="333" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:195 %q_load_15 = load i10 %q_addr_15

]]></Node>
<StgValue><ssdm name="q_load_15"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="334" st_id="9" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:11 %add2 = fadd i32 %mul4, i32 0

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>

<operation id="335" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:32 %a_load_2 = load i10 %a_addr_2

]]></Node>
<StgValue><ssdm name="a_load_2"/></StgValue>
</operation>

<operation id="336" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:41 %add_ln45_2 = add i10 %trunc_ln42, i10 96

]]></Node>
<StgValue><ssdm name="add_ln45_2"/></StgValue>
</operation>

<operation id="337" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:42 %zext_ln45_6 = zext i10 %add_ln45_2

]]></Node>
<StgValue><ssdm name="zext_ln45_6"/></StgValue>
</operation>

<operation id="338" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_44_5.split:43 %a_addr_3 = getelementptr i32 %a, i64 0, i64 %zext_ln45_6

]]></Node>
<StgValue><ssdm name="a_addr_3"/></StgValue>
</operation>

<operation id="339" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:44 %a_load_3 = load i10 %a_addr_3

]]></Node>
<StgValue><ssdm name="a_load_3"/></StgValue>
</operation>

<operation id="340" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:53 %add_ln45_3 = add i10 %trunc_ln42, i10 128

]]></Node>
<StgValue><ssdm name="add_ln45_3"/></StgValue>
</operation>

<operation id="341" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:54 %zext_ln45_8 = zext i10 %add_ln45_3

]]></Node>
<StgValue><ssdm name="zext_ln45_8"/></StgValue>
</operation>

<operation id="342" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_44_5.split:55 %a_addr_4 = getelementptr i32 %a, i64 0, i64 %zext_ln45_8

]]></Node>
<StgValue><ssdm name="a_addr_4"/></StgValue>
</operation>

<operation id="343" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:56 %a_load_4 = load i10 %a_addr_4

]]></Node>
<StgValue><ssdm name="a_load_4"/></StgValue>
</operation>

<operation id="344" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:183 %q_load_14 = load i10 %q_addr_14

]]></Node>
<StgValue><ssdm name="q_load_14"/></StgValue>
</operation>

<operation id="345" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:195 %q_load_15 = load i10 %q_addr_15

]]></Node>
<StgValue><ssdm name="q_load_15"/></StgValue>
</operation>

<operation id="346" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
VITIS_LOOP_44_5.split:204 %add_ln45_17 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 17, i5 %zext_ln42_4_read

]]></Node>
<StgValue><ssdm name="add_ln45_17"/></StgValue>
</operation>

<operation id="347" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:205 %zext_ln45_33 = zext i10 %add_ln45_17

]]></Node>
<StgValue><ssdm name="zext_ln45_33"/></StgValue>
</operation>

<operation id="348" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_44_5.split:206 %q_addr_16 = getelementptr i32 %q, i64 0, i64 %zext_ln45_33

]]></Node>
<StgValue><ssdm name="q_addr_16"/></StgValue>
</operation>

<operation id="349" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:207 %q_load_16 = load i10 %q_addr_16

]]></Node>
<StgValue><ssdm name="q_load_16"/></StgValue>
</operation>

<operation id="350" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
VITIS_LOOP_44_5.split:216 %zext_ln45_35_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 9, i6 %k_cast

]]></Node>
<StgValue><ssdm name="zext_ln45_35_cast"/></StgValue>
</operation>

<operation id="351" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:217 %zext_ln45_35 = zext i10 %zext_ln45_35_cast

]]></Node>
<StgValue><ssdm name="zext_ln45_35"/></StgValue>
</operation>

<operation id="352" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_44_5.split:218 %q_addr_17 = getelementptr i32 %q, i64 0, i64 %zext_ln45_35

]]></Node>
<StgValue><ssdm name="q_addr_17"/></StgValue>
</operation>

<operation id="353" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:219 %q_load_17 = load i10 %q_addr_17

]]></Node>
<StgValue><ssdm name="q_load_17"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="354" st_id="10" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:11 %add2 = fadd i32 %mul4, i32 0

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>

<operation id="355" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:28 %bitcast_ln45_4 = bitcast i32 %q_load_1

]]></Node>
<StgValue><ssdm name="bitcast_ln45_4"/></StgValue>
</operation>

<operation id="356" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:33 %bitcast_ln45_5 = bitcast i32 %a_load_2

]]></Node>
<StgValue><ssdm name="bitcast_ln45_5"/></StgValue>
</operation>

<operation id="357" st_id="10" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:34 %mul54_2 = fmul i32 %bitcast_ln45_4, i32 %bitcast_ln45_5

]]></Node>
<StgValue><ssdm name="mul54_2"/></StgValue>
</operation>

<operation id="358" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:44 %a_load_3 = load i10 %a_addr_3

]]></Node>
<StgValue><ssdm name="a_load_3"/></StgValue>
</operation>

<operation id="359" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:56 %a_load_4 = load i10 %a_addr_4

]]></Node>
<StgValue><ssdm name="a_load_4"/></StgValue>
</operation>

<operation id="360" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:65 %add_ln45_4 = add i10 %trunc_ln42, i10 160

]]></Node>
<StgValue><ssdm name="add_ln45_4"/></StgValue>
</operation>

<operation id="361" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:66 %zext_ln45_10 = zext i10 %add_ln45_4

]]></Node>
<StgValue><ssdm name="zext_ln45_10"/></StgValue>
</operation>

<operation id="362" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_44_5.split:67 %a_addr_5 = getelementptr i32 %a, i64 0, i64 %zext_ln45_10

]]></Node>
<StgValue><ssdm name="a_addr_5"/></StgValue>
</operation>

<operation id="363" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:68 %a_load_5 = load i10 %a_addr_5

]]></Node>
<StgValue><ssdm name="a_load_5"/></StgValue>
</operation>

<operation id="364" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:77 %add_ln45_5 = add i10 %trunc_ln42, i10 192

]]></Node>
<StgValue><ssdm name="add_ln45_5"/></StgValue>
</operation>

<operation id="365" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:78 %zext_ln45_12 = zext i10 %add_ln45_5

]]></Node>
<StgValue><ssdm name="zext_ln45_12"/></StgValue>
</operation>

<operation id="366" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_44_5.split:79 %a_addr_6 = getelementptr i32 %a, i64 0, i64 %zext_ln45_12

]]></Node>
<StgValue><ssdm name="a_addr_6"/></StgValue>
</operation>

<operation id="367" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:80 %a_load_6 = load i10 %a_addr_6

]]></Node>
<StgValue><ssdm name="a_load_6"/></StgValue>
</operation>

<operation id="368" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:207 %q_load_16 = load i10 %q_addr_16

]]></Node>
<StgValue><ssdm name="q_load_16"/></StgValue>
</operation>

<operation id="369" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:219 %q_load_17 = load i10 %q_addr_17

]]></Node>
<StgValue><ssdm name="q_load_17"/></StgValue>
</operation>

<operation id="370" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
VITIS_LOOP_44_5.split:228 %add_ln45_20 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 19, i5 %zext_ln42_4_read

]]></Node>
<StgValue><ssdm name="add_ln45_20"/></StgValue>
</operation>

<operation id="371" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:229 %zext_ln45_37 = zext i10 %add_ln45_20

]]></Node>
<StgValue><ssdm name="zext_ln45_37"/></StgValue>
</operation>

<operation id="372" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_44_5.split:230 %q_addr_18 = getelementptr i32 %q, i64 0, i64 %zext_ln45_37

]]></Node>
<StgValue><ssdm name="q_addr_18"/></StgValue>
</operation>

<operation id="373" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:231 %q_load_18 = load i10 %q_addr_18

]]></Node>
<StgValue><ssdm name="q_load_18"/></StgValue>
</operation>

<operation id="374" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
VITIS_LOOP_44_5.split:240 %zext_ln45_39_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 10, i6 %k_cast

]]></Node>
<StgValue><ssdm name="zext_ln45_39_cast"/></StgValue>
</operation>

<operation id="375" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:241 %zext_ln45_39 = zext i10 %zext_ln45_39_cast

]]></Node>
<StgValue><ssdm name="zext_ln45_39"/></StgValue>
</operation>

<operation id="376" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_44_5.split:242 %q_addr_19 = getelementptr i32 %q, i64 0, i64 %zext_ln45_39

]]></Node>
<StgValue><ssdm name="q_addr_19"/></StgValue>
</operation>

<operation id="377" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:243 %q_load_19 = load i10 %q_addr_19

]]></Node>
<StgValue><ssdm name="q_load_19"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="378" st_id="11" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:11 %add2 = fadd i32 %mul4, i32 0

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>

<operation id="379" st_id="11" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:34 %mul54_2 = fmul i32 %bitcast_ln45_4, i32 %bitcast_ln45_5

]]></Node>
<StgValue><ssdm name="mul54_2"/></StgValue>
</operation>

<operation id="380" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:40 %bitcast_ln45_6 = bitcast i32 %q_load_2

]]></Node>
<StgValue><ssdm name="bitcast_ln45_6"/></StgValue>
</operation>

<operation id="381" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:45 %bitcast_ln45_7 = bitcast i32 %a_load_3

]]></Node>
<StgValue><ssdm name="bitcast_ln45_7"/></StgValue>
</operation>

<operation id="382" st_id="11" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:46 %mul54_3 = fmul i32 %bitcast_ln45_6, i32 %bitcast_ln45_7

]]></Node>
<StgValue><ssdm name="mul54_3"/></StgValue>
</operation>

<operation id="383" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:52 %bitcast_ln45_8 = bitcast i32 %q_load_3

]]></Node>
<StgValue><ssdm name="bitcast_ln45_8"/></StgValue>
</operation>

<operation id="384" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:57 %bitcast_ln45_9 = bitcast i32 %a_load_4

]]></Node>
<StgValue><ssdm name="bitcast_ln45_9"/></StgValue>
</operation>

<operation id="385" st_id="11" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:58 %mul54_4 = fmul i32 %bitcast_ln45_8, i32 %bitcast_ln45_9

]]></Node>
<StgValue><ssdm name="mul54_4"/></StgValue>
</operation>

<operation id="386" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:68 %a_load_5 = load i10 %a_addr_5

]]></Node>
<StgValue><ssdm name="a_load_5"/></StgValue>
</operation>

<operation id="387" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:80 %a_load_6 = load i10 %a_addr_6

]]></Node>
<StgValue><ssdm name="a_load_6"/></StgValue>
</operation>

<operation id="388" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:89 %add_ln45_6 = add i10 %trunc_ln42, i10 224

]]></Node>
<StgValue><ssdm name="add_ln45_6"/></StgValue>
</operation>

<operation id="389" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:90 %zext_ln45_14 = zext i10 %add_ln45_6

]]></Node>
<StgValue><ssdm name="zext_ln45_14"/></StgValue>
</operation>

<operation id="390" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_44_5.split:91 %a_addr_7 = getelementptr i32 %a, i64 0, i64 %zext_ln45_14

]]></Node>
<StgValue><ssdm name="a_addr_7"/></StgValue>
</operation>

<operation id="391" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:92 %a_load_7 = load i10 %a_addr_7

]]></Node>
<StgValue><ssdm name="a_load_7"/></StgValue>
</operation>

<operation id="392" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:101 %add_ln45_7 = add i10 %trunc_ln42, i10 256

]]></Node>
<StgValue><ssdm name="add_ln45_7"/></StgValue>
</operation>

<operation id="393" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:102 %zext_ln45_16 = zext i10 %add_ln45_7

]]></Node>
<StgValue><ssdm name="zext_ln45_16"/></StgValue>
</operation>

<operation id="394" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_44_5.split:103 %a_addr_8 = getelementptr i32 %a, i64 0, i64 %zext_ln45_16

]]></Node>
<StgValue><ssdm name="a_addr_8"/></StgValue>
</operation>

<operation id="395" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:104 %a_load_8 = load i10 %a_addr_8

]]></Node>
<StgValue><ssdm name="a_load_8"/></StgValue>
</operation>

<operation id="396" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:231 %q_load_18 = load i10 %q_addr_18

]]></Node>
<StgValue><ssdm name="q_load_18"/></StgValue>
</operation>

<operation id="397" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:243 %q_load_19 = load i10 %q_addr_19

]]></Node>
<StgValue><ssdm name="q_load_19"/></StgValue>
</operation>

<operation id="398" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
VITIS_LOOP_44_5.split:252 %add_ln45_23 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 21, i5 %zext_ln42_4_read

]]></Node>
<StgValue><ssdm name="add_ln45_23"/></StgValue>
</operation>

<operation id="399" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:253 %zext_ln45_41 = zext i10 %add_ln45_23

]]></Node>
<StgValue><ssdm name="zext_ln45_41"/></StgValue>
</operation>

<operation id="400" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_44_5.split:254 %q_addr_20 = getelementptr i32 %q, i64 0, i64 %zext_ln45_41

]]></Node>
<StgValue><ssdm name="q_addr_20"/></StgValue>
</operation>

<operation id="401" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:255 %q_load_20 = load i10 %q_addr_20

]]></Node>
<StgValue><ssdm name="q_load_20"/></StgValue>
</operation>

<operation id="402" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
VITIS_LOOP_44_5.split:264 %zext_ln45_43_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 11, i6 %k_cast

]]></Node>
<StgValue><ssdm name="zext_ln45_43_cast"/></StgValue>
</operation>

<operation id="403" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:265 %zext_ln45_43 = zext i10 %zext_ln45_43_cast

]]></Node>
<StgValue><ssdm name="zext_ln45_43"/></StgValue>
</operation>

<operation id="404" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_44_5.split:266 %q_addr_21 = getelementptr i32 %q, i64 0, i64 %zext_ln45_43

]]></Node>
<StgValue><ssdm name="q_addr_21"/></StgValue>
</operation>

<operation id="405" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:267 %q_load_21 = load i10 %q_addr_21

]]></Node>
<StgValue><ssdm name="q_load_21"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="406" st_id="12" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:23 %add58_1 = fadd i32 %add2, i32 %mul54_1

]]></Node>
<StgValue><ssdm name="add58_1"/></StgValue>
</operation>

<operation id="407" st_id="12" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:34 %mul54_2 = fmul i32 %bitcast_ln45_4, i32 %bitcast_ln45_5

]]></Node>
<StgValue><ssdm name="mul54_2"/></StgValue>
</operation>

<operation id="408" st_id="12" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:46 %mul54_3 = fmul i32 %bitcast_ln45_6, i32 %bitcast_ln45_7

]]></Node>
<StgValue><ssdm name="mul54_3"/></StgValue>
</operation>

<operation id="409" st_id="12" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:58 %mul54_4 = fmul i32 %bitcast_ln45_8, i32 %bitcast_ln45_9

]]></Node>
<StgValue><ssdm name="mul54_4"/></StgValue>
</operation>

<operation id="410" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:64 %bitcast_ln45_10 = bitcast i32 %q_load_4

]]></Node>
<StgValue><ssdm name="bitcast_ln45_10"/></StgValue>
</operation>

<operation id="411" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:69 %bitcast_ln45_11 = bitcast i32 %a_load_5

]]></Node>
<StgValue><ssdm name="bitcast_ln45_11"/></StgValue>
</operation>

<operation id="412" st_id="12" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:70 %mul54_5 = fmul i32 %bitcast_ln45_10, i32 %bitcast_ln45_11

]]></Node>
<StgValue><ssdm name="mul54_5"/></StgValue>
</operation>

<operation id="413" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:76 %bitcast_ln45_12 = bitcast i32 %q_load_5

]]></Node>
<StgValue><ssdm name="bitcast_ln45_12"/></StgValue>
</operation>

<operation id="414" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:81 %bitcast_ln45_13 = bitcast i32 %a_load_6

]]></Node>
<StgValue><ssdm name="bitcast_ln45_13"/></StgValue>
</operation>

<operation id="415" st_id="12" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:82 %mul54_6 = fmul i32 %bitcast_ln45_12, i32 %bitcast_ln45_13

]]></Node>
<StgValue><ssdm name="mul54_6"/></StgValue>
</operation>

<operation id="416" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:92 %a_load_7 = load i10 %a_addr_7

]]></Node>
<StgValue><ssdm name="a_load_7"/></StgValue>
</operation>

<operation id="417" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:104 %a_load_8 = load i10 %a_addr_8

]]></Node>
<StgValue><ssdm name="a_load_8"/></StgValue>
</operation>

<operation id="418" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:113 %add_ln45_9 = add i10 %trunc_ln42, i10 288

]]></Node>
<StgValue><ssdm name="add_ln45_9"/></StgValue>
</operation>

<operation id="419" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:114 %zext_ln45_18 = zext i10 %add_ln45_9

]]></Node>
<StgValue><ssdm name="zext_ln45_18"/></StgValue>
</operation>

<operation id="420" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_44_5.split:115 %a_addr_9 = getelementptr i32 %a, i64 0, i64 %zext_ln45_18

]]></Node>
<StgValue><ssdm name="a_addr_9"/></StgValue>
</operation>

<operation id="421" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:116 %a_load_9 = load i10 %a_addr_9

]]></Node>
<StgValue><ssdm name="a_load_9"/></StgValue>
</operation>

<operation id="422" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:125 %add_ln45_10 = add i10 %trunc_ln42, i10 320

]]></Node>
<StgValue><ssdm name="add_ln45_10"/></StgValue>
</operation>

<operation id="423" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:126 %zext_ln45_20 = zext i10 %add_ln45_10

]]></Node>
<StgValue><ssdm name="zext_ln45_20"/></StgValue>
</operation>

<operation id="424" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_44_5.split:127 %a_addr_10 = getelementptr i32 %a, i64 0, i64 %zext_ln45_20

]]></Node>
<StgValue><ssdm name="a_addr_10"/></StgValue>
</operation>

<operation id="425" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:128 %a_load_10 = load i10 %a_addr_10

]]></Node>
<StgValue><ssdm name="a_load_10"/></StgValue>
</operation>

<operation id="426" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:255 %q_load_20 = load i10 %q_addr_20

]]></Node>
<StgValue><ssdm name="q_load_20"/></StgValue>
</operation>

<operation id="427" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:267 %q_load_21 = load i10 %q_addr_21

]]></Node>
<StgValue><ssdm name="q_load_21"/></StgValue>
</operation>

<operation id="428" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
VITIS_LOOP_44_5.split:276 %add_ln45_26 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 23, i5 %zext_ln42_4_read

]]></Node>
<StgValue><ssdm name="add_ln45_26"/></StgValue>
</operation>

<operation id="429" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:277 %zext_ln45_45 = zext i10 %add_ln45_26

]]></Node>
<StgValue><ssdm name="zext_ln45_45"/></StgValue>
</operation>

<operation id="430" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_44_5.split:278 %q_addr_22 = getelementptr i32 %q, i64 0, i64 %zext_ln45_45

]]></Node>
<StgValue><ssdm name="q_addr_22"/></StgValue>
</operation>

<operation id="431" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:279 %q_load_22 = load i10 %q_addr_22

]]></Node>
<StgValue><ssdm name="q_load_22"/></StgValue>
</operation>

<operation id="432" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_44_5.split:288 %sext_ln45_7 = sext i9 %zext_ln45_15_cast

]]></Node>
<StgValue><ssdm name="sext_ln45_7"/></StgValue>
</operation>

<operation id="433" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:289 %zext_ln45_47 = zext i10 %sext_ln45_7

]]></Node>
<StgValue><ssdm name="zext_ln45_47"/></StgValue>
</operation>

<operation id="434" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_44_5.split:290 %q_addr_23 = getelementptr i32 %q, i64 0, i64 %zext_ln45_47

]]></Node>
<StgValue><ssdm name="q_addr_23"/></StgValue>
</operation>

<operation id="435" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:291 %q_load_23 = load i10 %q_addr_23

]]></Node>
<StgValue><ssdm name="q_load_23"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="436" st_id="13" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:23 %add58_1 = fadd i32 %add2, i32 %mul54_1

]]></Node>
<StgValue><ssdm name="add58_1"/></StgValue>
</operation>

<operation id="437" st_id="13" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:34 %mul54_2 = fmul i32 %bitcast_ln45_4, i32 %bitcast_ln45_5

]]></Node>
<StgValue><ssdm name="mul54_2"/></StgValue>
</operation>

<operation id="438" st_id="13" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:46 %mul54_3 = fmul i32 %bitcast_ln45_6, i32 %bitcast_ln45_7

]]></Node>
<StgValue><ssdm name="mul54_3"/></StgValue>
</operation>

<operation id="439" st_id="13" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:58 %mul54_4 = fmul i32 %bitcast_ln45_8, i32 %bitcast_ln45_9

]]></Node>
<StgValue><ssdm name="mul54_4"/></StgValue>
</operation>

<operation id="440" st_id="13" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:70 %mul54_5 = fmul i32 %bitcast_ln45_10, i32 %bitcast_ln45_11

]]></Node>
<StgValue><ssdm name="mul54_5"/></StgValue>
</operation>

<operation id="441" st_id="13" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:82 %mul54_6 = fmul i32 %bitcast_ln45_12, i32 %bitcast_ln45_13

]]></Node>
<StgValue><ssdm name="mul54_6"/></StgValue>
</operation>

<operation id="442" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:88 %bitcast_ln45_14 = bitcast i32 %q_load_6

]]></Node>
<StgValue><ssdm name="bitcast_ln45_14"/></StgValue>
</operation>

<operation id="443" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:93 %bitcast_ln45_15 = bitcast i32 %a_load_7

]]></Node>
<StgValue><ssdm name="bitcast_ln45_15"/></StgValue>
</operation>

<operation id="444" st_id="13" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:94 %mul54_7 = fmul i32 %bitcast_ln45_14, i32 %bitcast_ln45_15

]]></Node>
<StgValue><ssdm name="mul54_7"/></StgValue>
</operation>

<operation id="445" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:100 %bitcast_ln45_16 = bitcast i32 %q_load_7

]]></Node>
<StgValue><ssdm name="bitcast_ln45_16"/></StgValue>
</operation>

<operation id="446" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:105 %bitcast_ln45_17 = bitcast i32 %a_load_8

]]></Node>
<StgValue><ssdm name="bitcast_ln45_17"/></StgValue>
</operation>

<operation id="447" st_id="13" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:106 %mul54_8 = fmul i32 %bitcast_ln45_16, i32 %bitcast_ln45_17

]]></Node>
<StgValue><ssdm name="mul54_8"/></StgValue>
</operation>

<operation id="448" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:116 %a_load_9 = load i10 %a_addr_9

]]></Node>
<StgValue><ssdm name="a_load_9"/></StgValue>
</operation>

<operation id="449" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:128 %a_load_10 = load i10 %a_addr_10

]]></Node>
<StgValue><ssdm name="a_load_10"/></StgValue>
</operation>

<operation id="450" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:137 %add_ln45_12 = add i10 %trunc_ln42, i10 352

]]></Node>
<StgValue><ssdm name="add_ln45_12"/></StgValue>
</operation>

<operation id="451" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:138 %zext_ln45_22 = zext i10 %add_ln45_12

]]></Node>
<StgValue><ssdm name="zext_ln45_22"/></StgValue>
</operation>

<operation id="452" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_44_5.split:139 %a_addr_11 = getelementptr i32 %a, i64 0, i64 %zext_ln45_22

]]></Node>
<StgValue><ssdm name="a_addr_11"/></StgValue>
</operation>

<operation id="453" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:140 %a_load_11 = load i10 %a_addr_11

]]></Node>
<StgValue><ssdm name="a_load_11"/></StgValue>
</operation>

<operation id="454" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:149 %add_ln45_13 = add i10 %trunc_ln42, i10 384

]]></Node>
<StgValue><ssdm name="add_ln45_13"/></StgValue>
</operation>

<operation id="455" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:150 %zext_ln45_24 = zext i10 %add_ln45_13

]]></Node>
<StgValue><ssdm name="zext_ln45_24"/></StgValue>
</operation>

<operation id="456" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_44_5.split:151 %a_addr_12 = getelementptr i32 %a, i64 0, i64 %zext_ln45_24

]]></Node>
<StgValue><ssdm name="a_addr_12"/></StgValue>
</operation>

<operation id="457" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:152 %a_load_12 = load i10 %a_addr_12

]]></Node>
<StgValue><ssdm name="a_load_12"/></StgValue>
</operation>

<operation id="458" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:279 %q_load_22 = load i10 %q_addr_22

]]></Node>
<StgValue><ssdm name="q_load_22"/></StgValue>
</operation>

<operation id="459" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:291 %q_load_23 = load i10 %q_addr_23

]]></Node>
<StgValue><ssdm name="q_load_23"/></StgValue>
</operation>

<operation id="460" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_44_5.split:300 %sext_ln45_8 = sext i9 %add_ln45_8

]]></Node>
<StgValue><ssdm name="sext_ln45_8"/></StgValue>
</operation>

<operation id="461" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:301 %zext_ln45_49 = zext i10 %sext_ln45_8

]]></Node>
<StgValue><ssdm name="zext_ln45_49"/></StgValue>
</operation>

<operation id="462" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_44_5.split:302 %q_addr_24 = getelementptr i32 %q, i64 0, i64 %zext_ln45_49

]]></Node>
<StgValue><ssdm name="q_addr_24"/></StgValue>
</operation>

<operation id="463" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:303 %q_load_24 = load i10 %q_addr_24

]]></Node>
<StgValue><ssdm name="q_load_24"/></StgValue>
</operation>

<operation id="464" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_44_5.split:312 %sext_ln45_9 = sext i9 %zext_ln45_19_cast

]]></Node>
<StgValue><ssdm name="sext_ln45_9"/></StgValue>
</operation>

<operation id="465" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:313 %zext_ln45_51 = zext i10 %sext_ln45_9

]]></Node>
<StgValue><ssdm name="zext_ln45_51"/></StgValue>
</operation>

<operation id="466" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_44_5.split:314 %q_addr_25 = getelementptr i32 %q, i64 0, i64 %zext_ln45_51

]]></Node>
<StgValue><ssdm name="q_addr_25"/></StgValue>
</operation>

<operation id="467" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:315 %q_load_25 = load i10 %q_addr_25

]]></Node>
<StgValue><ssdm name="q_load_25"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="468" st_id="14" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:23 %add58_1 = fadd i32 %add2, i32 %mul54_1

]]></Node>
<StgValue><ssdm name="add58_1"/></StgValue>
</operation>

<operation id="469" st_id="14" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:46 %mul54_3 = fmul i32 %bitcast_ln45_6, i32 %bitcast_ln45_7

]]></Node>
<StgValue><ssdm name="mul54_3"/></StgValue>
</operation>

<operation id="470" st_id="14" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:58 %mul54_4 = fmul i32 %bitcast_ln45_8, i32 %bitcast_ln45_9

]]></Node>
<StgValue><ssdm name="mul54_4"/></StgValue>
</operation>

<operation id="471" st_id="14" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:70 %mul54_5 = fmul i32 %bitcast_ln45_10, i32 %bitcast_ln45_11

]]></Node>
<StgValue><ssdm name="mul54_5"/></StgValue>
</operation>

<operation id="472" st_id="14" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:82 %mul54_6 = fmul i32 %bitcast_ln45_12, i32 %bitcast_ln45_13

]]></Node>
<StgValue><ssdm name="mul54_6"/></StgValue>
</operation>

<operation id="473" st_id="14" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:94 %mul54_7 = fmul i32 %bitcast_ln45_14, i32 %bitcast_ln45_15

]]></Node>
<StgValue><ssdm name="mul54_7"/></StgValue>
</operation>

<operation id="474" st_id="14" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:106 %mul54_8 = fmul i32 %bitcast_ln45_16, i32 %bitcast_ln45_17

]]></Node>
<StgValue><ssdm name="mul54_8"/></StgValue>
</operation>

<operation id="475" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:112 %bitcast_ln45_18 = bitcast i32 %q_load_8

]]></Node>
<StgValue><ssdm name="bitcast_ln45_18"/></StgValue>
</operation>

<operation id="476" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:117 %bitcast_ln45_19 = bitcast i32 %a_load_9

]]></Node>
<StgValue><ssdm name="bitcast_ln45_19"/></StgValue>
</operation>

<operation id="477" st_id="14" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:118 %mul54_9 = fmul i32 %bitcast_ln45_18, i32 %bitcast_ln45_19

]]></Node>
<StgValue><ssdm name="mul54_9"/></StgValue>
</operation>

<operation id="478" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:124 %bitcast_ln45_20 = bitcast i32 %q_load_9

]]></Node>
<StgValue><ssdm name="bitcast_ln45_20"/></StgValue>
</operation>

<operation id="479" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:129 %bitcast_ln45_21 = bitcast i32 %a_load_10

]]></Node>
<StgValue><ssdm name="bitcast_ln45_21"/></StgValue>
</operation>

<operation id="480" st_id="14" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:130 %mul54_s = fmul i32 %bitcast_ln45_20, i32 %bitcast_ln45_21

]]></Node>
<StgValue><ssdm name="mul54_s"/></StgValue>
</operation>

<operation id="481" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:140 %a_load_11 = load i10 %a_addr_11

]]></Node>
<StgValue><ssdm name="a_load_11"/></StgValue>
</operation>

<operation id="482" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:152 %a_load_12 = load i10 %a_addr_12

]]></Node>
<StgValue><ssdm name="a_load_12"/></StgValue>
</operation>

<operation id="483" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:161 %add_ln45_14 = add i10 %trunc_ln42, i10 416

]]></Node>
<StgValue><ssdm name="add_ln45_14"/></StgValue>
</operation>

<operation id="484" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:162 %zext_ln45_26 = zext i10 %add_ln45_14

]]></Node>
<StgValue><ssdm name="zext_ln45_26"/></StgValue>
</operation>

<operation id="485" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_44_5.split:163 %a_addr_13 = getelementptr i32 %a, i64 0, i64 %zext_ln45_26

]]></Node>
<StgValue><ssdm name="a_addr_13"/></StgValue>
</operation>

<operation id="486" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:164 %a_load_13 = load i10 %a_addr_13

]]></Node>
<StgValue><ssdm name="a_load_13"/></StgValue>
</operation>

<operation id="487" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:173 %add_ln45_15 = add i10 %trunc_ln42, i10 448

]]></Node>
<StgValue><ssdm name="add_ln45_15"/></StgValue>
</operation>

<operation id="488" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:174 %zext_ln45_28 = zext i10 %add_ln45_15

]]></Node>
<StgValue><ssdm name="zext_ln45_28"/></StgValue>
</operation>

<operation id="489" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_44_5.split:175 %a_addr_14 = getelementptr i32 %a, i64 0, i64 %zext_ln45_28

]]></Node>
<StgValue><ssdm name="a_addr_14"/></StgValue>
</operation>

<operation id="490" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:176 %a_load_14 = load i10 %a_addr_14

]]></Node>
<StgValue><ssdm name="a_load_14"/></StgValue>
</operation>

<operation id="491" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:303 %q_load_24 = load i10 %q_addr_24

]]></Node>
<StgValue><ssdm name="q_load_24"/></StgValue>
</operation>

<operation id="492" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:315 %q_load_25 = load i10 %q_addr_25

]]></Node>
<StgValue><ssdm name="q_load_25"/></StgValue>
</operation>

<operation id="493" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_44_5.split:324 %sext_ln45_10 = sext i9 %add_ln45_11

]]></Node>
<StgValue><ssdm name="sext_ln45_10"/></StgValue>
</operation>

<operation id="494" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:325 %zext_ln45_53 = zext i10 %sext_ln45_10

]]></Node>
<StgValue><ssdm name="zext_ln45_53"/></StgValue>
</operation>

<operation id="495" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_44_5.split:326 %q_addr_26 = getelementptr i32 %q, i64 0, i64 %zext_ln45_53

]]></Node>
<StgValue><ssdm name="q_addr_26"/></StgValue>
</operation>

<operation id="496" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:327 %q_load_26 = load i10 %q_addr_26

]]></Node>
<StgValue><ssdm name="q_load_26"/></StgValue>
</operation>

<operation id="497" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="10" op_0_bw="8">
<![CDATA[
VITIS_LOOP_44_5.split:336 %sext_ln45_11 = sext i8 %zext_ln45_7_cast

]]></Node>
<StgValue><ssdm name="sext_ln45_11"/></StgValue>
</operation>

<operation id="498" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:337 %zext_ln45_55 = zext i10 %sext_ln45_11

]]></Node>
<StgValue><ssdm name="zext_ln45_55"/></StgValue>
</operation>

<operation id="499" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_44_5.split:338 %q_addr_27 = getelementptr i32 %q, i64 0, i64 %zext_ln45_55

]]></Node>
<StgValue><ssdm name="q_addr_27"/></StgValue>
</operation>

<operation id="500" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:339 %q_load_27 = load i10 %q_addr_27

]]></Node>
<StgValue><ssdm name="q_load_27"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="501" st_id="15" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:23 %add58_1 = fadd i32 %add2, i32 %mul54_1

]]></Node>
<StgValue><ssdm name="add58_1"/></StgValue>
</operation>

<operation id="502" st_id="15" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:70 %mul54_5 = fmul i32 %bitcast_ln45_10, i32 %bitcast_ln45_11

]]></Node>
<StgValue><ssdm name="mul54_5"/></StgValue>
</operation>

<operation id="503" st_id="15" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:82 %mul54_6 = fmul i32 %bitcast_ln45_12, i32 %bitcast_ln45_13

]]></Node>
<StgValue><ssdm name="mul54_6"/></StgValue>
</operation>

<operation id="504" st_id="15" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:94 %mul54_7 = fmul i32 %bitcast_ln45_14, i32 %bitcast_ln45_15

]]></Node>
<StgValue><ssdm name="mul54_7"/></StgValue>
</operation>

<operation id="505" st_id="15" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:106 %mul54_8 = fmul i32 %bitcast_ln45_16, i32 %bitcast_ln45_17

]]></Node>
<StgValue><ssdm name="mul54_8"/></StgValue>
</operation>

<operation id="506" st_id="15" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:118 %mul54_9 = fmul i32 %bitcast_ln45_18, i32 %bitcast_ln45_19

]]></Node>
<StgValue><ssdm name="mul54_9"/></StgValue>
</operation>

<operation id="507" st_id="15" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:130 %mul54_s = fmul i32 %bitcast_ln45_20, i32 %bitcast_ln45_21

]]></Node>
<StgValue><ssdm name="mul54_s"/></StgValue>
</operation>

<operation id="508" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:136 %bitcast_ln45_22 = bitcast i32 %q_load_10

]]></Node>
<StgValue><ssdm name="bitcast_ln45_22"/></StgValue>
</operation>

<operation id="509" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:141 %bitcast_ln45_23 = bitcast i32 %a_load_11

]]></Node>
<StgValue><ssdm name="bitcast_ln45_23"/></StgValue>
</operation>

<operation id="510" st_id="15" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:142 %mul54_10 = fmul i32 %bitcast_ln45_22, i32 %bitcast_ln45_23

]]></Node>
<StgValue><ssdm name="mul54_10"/></StgValue>
</operation>

<operation id="511" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:148 %bitcast_ln45_24 = bitcast i32 %q_load_11

]]></Node>
<StgValue><ssdm name="bitcast_ln45_24"/></StgValue>
</operation>

<operation id="512" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:153 %bitcast_ln45_25 = bitcast i32 %a_load_12

]]></Node>
<StgValue><ssdm name="bitcast_ln45_25"/></StgValue>
</operation>

<operation id="513" st_id="15" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:154 %mul54_11 = fmul i32 %bitcast_ln45_24, i32 %bitcast_ln45_25

]]></Node>
<StgValue><ssdm name="mul54_11"/></StgValue>
</operation>

<operation id="514" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:164 %a_load_13 = load i10 %a_addr_13

]]></Node>
<StgValue><ssdm name="a_load_13"/></StgValue>
</operation>

<operation id="515" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:176 %a_load_14 = load i10 %a_addr_14

]]></Node>
<StgValue><ssdm name="a_load_14"/></StgValue>
</operation>

<operation id="516" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:185 %add_ln45_16 = add i10 %trunc_ln42, i10 480

]]></Node>
<StgValue><ssdm name="add_ln45_16"/></StgValue>
</operation>

<operation id="517" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:186 %zext_ln45_30 = zext i10 %add_ln45_16

]]></Node>
<StgValue><ssdm name="zext_ln45_30"/></StgValue>
</operation>

<operation id="518" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_44_5.split:187 %a_addr_15 = getelementptr i32 %a, i64 0, i64 %zext_ln45_30

]]></Node>
<StgValue><ssdm name="a_addr_15"/></StgValue>
</operation>

<operation id="519" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:188 %a_load_15 = load i10 %a_addr_15

]]></Node>
<StgValue><ssdm name="a_load_15"/></StgValue>
</operation>

<operation id="520" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:197 %xor_ln45 = xor i10 %trunc_ln42, i10 512

]]></Node>
<StgValue><ssdm name="xor_ln45"/></StgValue>
</operation>

<operation id="521" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:198 %zext_ln45_32 = zext i10 %xor_ln45

]]></Node>
<StgValue><ssdm name="zext_ln45_32"/></StgValue>
</operation>

<operation id="522" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_44_5.split:199 %a_addr_16 = getelementptr i32 %a, i64 0, i64 %zext_ln45_32

]]></Node>
<StgValue><ssdm name="a_addr_16"/></StgValue>
</operation>

<operation id="523" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:200 %a_load_16 = load i10 %a_addr_16

]]></Node>
<StgValue><ssdm name="a_load_16"/></StgValue>
</operation>

<operation id="524" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:327 %q_load_26 = load i10 %q_addr_26

]]></Node>
<StgValue><ssdm name="q_load_26"/></StgValue>
</operation>

<operation id="525" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:339 %q_load_27 = load i10 %q_addr_27

]]></Node>
<StgValue><ssdm name="q_load_27"/></StgValue>
</operation>

<operation id="526" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="10" op_0_bw="8">
<![CDATA[
VITIS_LOOP_44_5.split:348 %sext_ln45_12 = sext i8 %add_ln45_s

]]></Node>
<StgValue><ssdm name="sext_ln45_12"/></StgValue>
</operation>

<operation id="527" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:349 %zext_ln45_57 = zext i10 %sext_ln45_12

]]></Node>
<StgValue><ssdm name="zext_ln45_57"/></StgValue>
</operation>

<operation id="528" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_44_5.split:350 %q_addr_28 = getelementptr i32 %q, i64 0, i64 %zext_ln45_57

]]></Node>
<StgValue><ssdm name="q_addr_28"/></StgValue>
</operation>

<operation id="529" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:351 %q_load_28 = load i10 %q_addr_28

]]></Node>
<StgValue><ssdm name="q_load_28"/></StgValue>
</operation>

<operation id="530" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="10" op_0_bw="7">
<![CDATA[
VITIS_LOOP_44_5.split:360 %sext_ln45_13 = sext i7 %zext_ln45_3_cast

]]></Node>
<StgValue><ssdm name="sext_ln45_13"/></StgValue>
</operation>

<operation id="531" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:361 %zext_ln45_59 = zext i10 %sext_ln45_13

]]></Node>
<StgValue><ssdm name="zext_ln45_59"/></StgValue>
</operation>

<operation id="532" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_44_5.split:362 %q_addr_29 = getelementptr i32 %q, i64 0, i64 %zext_ln45_59

]]></Node>
<StgValue><ssdm name="q_addr_29"/></StgValue>
</operation>

<operation id="533" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:363 %q_load_29 = load i10 %q_addr_29

]]></Node>
<StgValue><ssdm name="q_load_29"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="534" st_id="16" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:23 %add58_1 = fadd i32 %add2, i32 %mul54_1

]]></Node>
<StgValue><ssdm name="add58_1"/></StgValue>
</operation>

<operation id="535" st_id="16" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:94 %mul54_7 = fmul i32 %bitcast_ln45_14, i32 %bitcast_ln45_15

]]></Node>
<StgValue><ssdm name="mul54_7"/></StgValue>
</operation>

<operation id="536" st_id="16" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:106 %mul54_8 = fmul i32 %bitcast_ln45_16, i32 %bitcast_ln45_17

]]></Node>
<StgValue><ssdm name="mul54_8"/></StgValue>
</operation>

<operation id="537" st_id="16" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:118 %mul54_9 = fmul i32 %bitcast_ln45_18, i32 %bitcast_ln45_19

]]></Node>
<StgValue><ssdm name="mul54_9"/></StgValue>
</operation>

<operation id="538" st_id="16" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:130 %mul54_s = fmul i32 %bitcast_ln45_20, i32 %bitcast_ln45_21

]]></Node>
<StgValue><ssdm name="mul54_s"/></StgValue>
</operation>

<operation id="539" st_id="16" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:142 %mul54_10 = fmul i32 %bitcast_ln45_22, i32 %bitcast_ln45_23

]]></Node>
<StgValue><ssdm name="mul54_10"/></StgValue>
</operation>

<operation id="540" st_id="16" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:154 %mul54_11 = fmul i32 %bitcast_ln45_24, i32 %bitcast_ln45_25

]]></Node>
<StgValue><ssdm name="mul54_11"/></StgValue>
</operation>

<operation id="541" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:160 %bitcast_ln45_26 = bitcast i32 %q_load_12

]]></Node>
<StgValue><ssdm name="bitcast_ln45_26"/></StgValue>
</operation>

<operation id="542" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:165 %bitcast_ln45_27 = bitcast i32 %a_load_13

]]></Node>
<StgValue><ssdm name="bitcast_ln45_27"/></StgValue>
</operation>

<operation id="543" st_id="16" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:166 %mul54_12 = fmul i32 %bitcast_ln45_26, i32 %bitcast_ln45_27

]]></Node>
<StgValue><ssdm name="mul54_12"/></StgValue>
</operation>

<operation id="544" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:172 %bitcast_ln45_28 = bitcast i32 %q_load_13

]]></Node>
<StgValue><ssdm name="bitcast_ln45_28"/></StgValue>
</operation>

<operation id="545" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:177 %bitcast_ln45_29 = bitcast i32 %a_load_14

]]></Node>
<StgValue><ssdm name="bitcast_ln45_29"/></StgValue>
</operation>

<operation id="546" st_id="16" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:178 %mul54_13 = fmul i32 %bitcast_ln45_28, i32 %bitcast_ln45_29

]]></Node>
<StgValue><ssdm name="mul54_13"/></StgValue>
</operation>

<operation id="547" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:188 %a_load_15 = load i10 %a_addr_15

]]></Node>
<StgValue><ssdm name="a_load_15"/></StgValue>
</operation>

<operation id="548" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:200 %a_load_16 = load i10 %a_addr_16

]]></Node>
<StgValue><ssdm name="a_load_16"/></StgValue>
</operation>

<operation id="549" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:209 %add_ln45_18 = add i10 %trunc_ln42, i10 544

]]></Node>
<StgValue><ssdm name="add_ln45_18"/></StgValue>
</operation>

<operation id="550" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:210 %zext_ln45_34 = zext i10 %add_ln45_18

]]></Node>
<StgValue><ssdm name="zext_ln45_34"/></StgValue>
</operation>

<operation id="551" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_44_5.split:211 %a_addr_17 = getelementptr i32 %a, i64 0, i64 %zext_ln45_34

]]></Node>
<StgValue><ssdm name="a_addr_17"/></StgValue>
</operation>

<operation id="552" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:212 %a_load_17 = load i10 %a_addr_17

]]></Node>
<StgValue><ssdm name="a_load_17"/></StgValue>
</operation>

<operation id="553" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:221 %add_ln45_19 = add i10 %trunc_ln42, i10 576

]]></Node>
<StgValue><ssdm name="add_ln45_19"/></StgValue>
</operation>

<operation id="554" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:222 %zext_ln45_36 = zext i10 %add_ln45_19

]]></Node>
<StgValue><ssdm name="zext_ln45_36"/></StgValue>
</operation>

<operation id="555" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_44_5.split:223 %a_addr_18 = getelementptr i32 %a, i64 0, i64 %zext_ln45_36

]]></Node>
<StgValue><ssdm name="a_addr_18"/></StgValue>
</operation>

<operation id="556" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:224 %a_load_18 = load i10 %a_addr_18

]]></Node>
<StgValue><ssdm name="a_load_18"/></StgValue>
</operation>

<operation id="557" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:351 %q_load_28 = load i10 %q_addr_28

]]></Node>
<StgValue><ssdm name="q_load_28"/></StgValue>
</operation>

<operation id="558" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:363 %q_load_29 = load i10 %q_addr_29

]]></Node>
<StgValue><ssdm name="q_load_29"/></StgValue>
</operation>

<operation id="559" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="10" op_0_bw="6">
<![CDATA[
VITIS_LOOP_44_5.split:372 %sext_ln45_14 = sext i6 %xor_ln

]]></Node>
<StgValue><ssdm name="sext_ln45_14"/></StgValue>
</operation>

<operation id="560" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:373 %zext_ln45_61 = zext i10 %sext_ln45_14

]]></Node>
<StgValue><ssdm name="zext_ln45_61"/></StgValue>
</operation>

<operation id="561" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_44_5.split:374 %q_addr_30 = getelementptr i32 %q, i64 0, i64 %zext_ln45_61

]]></Node>
<StgValue><ssdm name="q_addr_30"/></StgValue>
</operation>

<operation id="562" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:375 %q_load_30 = load i10 %q_addr_30

]]></Node>
<StgValue><ssdm name="q_load_30"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="563" st_id="17" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:35 %add58_2 = fadd i32 %add58_1, i32 %mul54_2

]]></Node>
<StgValue><ssdm name="add58_2"/></StgValue>
</operation>

<operation id="564" st_id="17" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:118 %mul54_9 = fmul i32 %bitcast_ln45_18, i32 %bitcast_ln45_19

]]></Node>
<StgValue><ssdm name="mul54_9"/></StgValue>
</operation>

<operation id="565" st_id="17" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:130 %mul54_s = fmul i32 %bitcast_ln45_20, i32 %bitcast_ln45_21

]]></Node>
<StgValue><ssdm name="mul54_s"/></StgValue>
</operation>

<operation id="566" st_id="17" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:142 %mul54_10 = fmul i32 %bitcast_ln45_22, i32 %bitcast_ln45_23

]]></Node>
<StgValue><ssdm name="mul54_10"/></StgValue>
</operation>

<operation id="567" st_id="17" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:154 %mul54_11 = fmul i32 %bitcast_ln45_24, i32 %bitcast_ln45_25

]]></Node>
<StgValue><ssdm name="mul54_11"/></StgValue>
</operation>

<operation id="568" st_id="17" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:166 %mul54_12 = fmul i32 %bitcast_ln45_26, i32 %bitcast_ln45_27

]]></Node>
<StgValue><ssdm name="mul54_12"/></StgValue>
</operation>

<operation id="569" st_id="17" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:178 %mul54_13 = fmul i32 %bitcast_ln45_28, i32 %bitcast_ln45_29

]]></Node>
<StgValue><ssdm name="mul54_13"/></StgValue>
</operation>

<operation id="570" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:184 %bitcast_ln45_30 = bitcast i32 %q_load_14

]]></Node>
<StgValue><ssdm name="bitcast_ln45_30"/></StgValue>
</operation>

<operation id="571" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:189 %bitcast_ln45_31 = bitcast i32 %a_load_15

]]></Node>
<StgValue><ssdm name="bitcast_ln45_31"/></StgValue>
</operation>

<operation id="572" st_id="17" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:190 %mul54_14 = fmul i32 %bitcast_ln45_30, i32 %bitcast_ln45_31

]]></Node>
<StgValue><ssdm name="mul54_14"/></StgValue>
</operation>

<operation id="573" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:196 %bitcast_ln45_32 = bitcast i32 %q_load_15

]]></Node>
<StgValue><ssdm name="bitcast_ln45_32"/></StgValue>
</operation>

<operation id="574" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:201 %bitcast_ln45_33 = bitcast i32 %a_load_16

]]></Node>
<StgValue><ssdm name="bitcast_ln45_33"/></StgValue>
</operation>

<operation id="575" st_id="17" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:202 %mul54_15 = fmul i32 %bitcast_ln45_32, i32 %bitcast_ln45_33

]]></Node>
<StgValue><ssdm name="mul54_15"/></StgValue>
</operation>

<operation id="576" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:212 %a_load_17 = load i10 %a_addr_17

]]></Node>
<StgValue><ssdm name="a_load_17"/></StgValue>
</operation>

<operation id="577" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:224 %a_load_18 = load i10 %a_addr_18

]]></Node>
<StgValue><ssdm name="a_load_18"/></StgValue>
</operation>

<operation id="578" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:233 %add_ln45_21 = add i10 %trunc_ln42, i10 608

]]></Node>
<StgValue><ssdm name="add_ln45_21"/></StgValue>
</operation>

<operation id="579" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:234 %zext_ln45_38 = zext i10 %add_ln45_21

]]></Node>
<StgValue><ssdm name="zext_ln45_38"/></StgValue>
</operation>

<operation id="580" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_44_5.split:235 %a_addr_19 = getelementptr i32 %a, i64 0, i64 %zext_ln45_38

]]></Node>
<StgValue><ssdm name="a_addr_19"/></StgValue>
</operation>

<operation id="581" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:236 %a_load_19 = load i10 %a_addr_19

]]></Node>
<StgValue><ssdm name="a_load_19"/></StgValue>
</operation>

<operation id="582" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:245 %add_ln45_22 = add i10 %trunc_ln42, i10 640

]]></Node>
<StgValue><ssdm name="add_ln45_22"/></StgValue>
</operation>

<operation id="583" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:246 %zext_ln45_40 = zext i10 %add_ln45_22

]]></Node>
<StgValue><ssdm name="zext_ln45_40"/></StgValue>
</operation>

<operation id="584" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_44_5.split:247 %a_addr_20 = getelementptr i32 %a, i64 0, i64 %zext_ln45_40

]]></Node>
<StgValue><ssdm name="a_addr_20"/></StgValue>
</operation>

<operation id="585" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:248 %a_load_20 = load i10 %a_addr_20

]]></Node>
<StgValue><ssdm name="a_load_20"/></StgValue>
</operation>

<operation id="586" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:375 %q_load_30 = load i10 %q_addr_30

]]></Node>
<StgValue><ssdm name="q_load_30"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="587" st_id="18" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:35 %add58_2 = fadd i32 %add58_1, i32 %mul54_2

]]></Node>
<StgValue><ssdm name="add58_2"/></StgValue>
</operation>

<operation id="588" st_id="18" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:142 %mul54_10 = fmul i32 %bitcast_ln45_22, i32 %bitcast_ln45_23

]]></Node>
<StgValue><ssdm name="mul54_10"/></StgValue>
</operation>

<operation id="589" st_id="18" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:154 %mul54_11 = fmul i32 %bitcast_ln45_24, i32 %bitcast_ln45_25

]]></Node>
<StgValue><ssdm name="mul54_11"/></StgValue>
</operation>

<operation id="590" st_id="18" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:166 %mul54_12 = fmul i32 %bitcast_ln45_26, i32 %bitcast_ln45_27

]]></Node>
<StgValue><ssdm name="mul54_12"/></StgValue>
</operation>

<operation id="591" st_id="18" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:178 %mul54_13 = fmul i32 %bitcast_ln45_28, i32 %bitcast_ln45_29

]]></Node>
<StgValue><ssdm name="mul54_13"/></StgValue>
</operation>

<operation id="592" st_id="18" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:190 %mul54_14 = fmul i32 %bitcast_ln45_30, i32 %bitcast_ln45_31

]]></Node>
<StgValue><ssdm name="mul54_14"/></StgValue>
</operation>

<operation id="593" st_id="18" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:202 %mul54_15 = fmul i32 %bitcast_ln45_32, i32 %bitcast_ln45_33

]]></Node>
<StgValue><ssdm name="mul54_15"/></StgValue>
</operation>

<operation id="594" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:208 %bitcast_ln45_34 = bitcast i32 %q_load_16

]]></Node>
<StgValue><ssdm name="bitcast_ln45_34"/></StgValue>
</operation>

<operation id="595" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:213 %bitcast_ln45_35 = bitcast i32 %a_load_17

]]></Node>
<StgValue><ssdm name="bitcast_ln45_35"/></StgValue>
</operation>

<operation id="596" st_id="18" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:214 %mul54_16 = fmul i32 %bitcast_ln45_34, i32 %bitcast_ln45_35

]]></Node>
<StgValue><ssdm name="mul54_16"/></StgValue>
</operation>

<operation id="597" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:220 %bitcast_ln45_36 = bitcast i32 %q_load_17

]]></Node>
<StgValue><ssdm name="bitcast_ln45_36"/></StgValue>
</operation>

<operation id="598" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:225 %bitcast_ln45_37 = bitcast i32 %a_load_18

]]></Node>
<StgValue><ssdm name="bitcast_ln45_37"/></StgValue>
</operation>

<operation id="599" st_id="18" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:226 %mul54_17 = fmul i32 %bitcast_ln45_36, i32 %bitcast_ln45_37

]]></Node>
<StgValue><ssdm name="mul54_17"/></StgValue>
</operation>

<operation id="600" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:236 %a_load_19 = load i10 %a_addr_19

]]></Node>
<StgValue><ssdm name="a_load_19"/></StgValue>
</operation>

<operation id="601" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:248 %a_load_20 = load i10 %a_addr_20

]]></Node>
<StgValue><ssdm name="a_load_20"/></StgValue>
</operation>

<operation id="602" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:257 %add_ln45_24 = add i10 %trunc_ln42, i10 672

]]></Node>
<StgValue><ssdm name="add_ln45_24"/></StgValue>
</operation>

<operation id="603" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:258 %zext_ln45_42 = zext i10 %add_ln45_24

]]></Node>
<StgValue><ssdm name="zext_ln45_42"/></StgValue>
</operation>

<operation id="604" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_44_5.split:259 %a_addr_21 = getelementptr i32 %a, i64 0, i64 %zext_ln45_42

]]></Node>
<StgValue><ssdm name="a_addr_21"/></StgValue>
</operation>

<operation id="605" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:260 %a_load_21 = load i10 %a_addr_21

]]></Node>
<StgValue><ssdm name="a_load_21"/></StgValue>
</operation>

<operation id="606" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:269 %add_ln45_25 = add i10 %trunc_ln42, i10 704

]]></Node>
<StgValue><ssdm name="add_ln45_25"/></StgValue>
</operation>

<operation id="607" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:270 %zext_ln45_44 = zext i10 %add_ln45_25

]]></Node>
<StgValue><ssdm name="zext_ln45_44"/></StgValue>
</operation>

<operation id="608" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_44_5.split:271 %a_addr_22 = getelementptr i32 %a, i64 0, i64 %zext_ln45_44

]]></Node>
<StgValue><ssdm name="a_addr_22"/></StgValue>
</operation>

<operation id="609" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:272 %a_load_22 = load i10 %a_addr_22

]]></Node>
<StgValue><ssdm name="a_load_22"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="610" st_id="19" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:35 %add58_2 = fadd i32 %add58_1, i32 %mul54_2

]]></Node>
<StgValue><ssdm name="add58_2"/></StgValue>
</operation>

<operation id="611" st_id="19" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:166 %mul54_12 = fmul i32 %bitcast_ln45_26, i32 %bitcast_ln45_27

]]></Node>
<StgValue><ssdm name="mul54_12"/></StgValue>
</operation>

<operation id="612" st_id="19" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:178 %mul54_13 = fmul i32 %bitcast_ln45_28, i32 %bitcast_ln45_29

]]></Node>
<StgValue><ssdm name="mul54_13"/></StgValue>
</operation>

<operation id="613" st_id="19" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:190 %mul54_14 = fmul i32 %bitcast_ln45_30, i32 %bitcast_ln45_31

]]></Node>
<StgValue><ssdm name="mul54_14"/></StgValue>
</operation>

<operation id="614" st_id="19" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:202 %mul54_15 = fmul i32 %bitcast_ln45_32, i32 %bitcast_ln45_33

]]></Node>
<StgValue><ssdm name="mul54_15"/></StgValue>
</operation>

<operation id="615" st_id="19" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:214 %mul54_16 = fmul i32 %bitcast_ln45_34, i32 %bitcast_ln45_35

]]></Node>
<StgValue><ssdm name="mul54_16"/></StgValue>
</operation>

<operation id="616" st_id="19" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:226 %mul54_17 = fmul i32 %bitcast_ln45_36, i32 %bitcast_ln45_37

]]></Node>
<StgValue><ssdm name="mul54_17"/></StgValue>
</operation>

<operation id="617" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:232 %bitcast_ln45_38 = bitcast i32 %q_load_18

]]></Node>
<StgValue><ssdm name="bitcast_ln45_38"/></StgValue>
</operation>

<operation id="618" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:237 %bitcast_ln45_39 = bitcast i32 %a_load_19

]]></Node>
<StgValue><ssdm name="bitcast_ln45_39"/></StgValue>
</operation>

<operation id="619" st_id="19" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:238 %mul54_18 = fmul i32 %bitcast_ln45_38, i32 %bitcast_ln45_39

]]></Node>
<StgValue><ssdm name="mul54_18"/></StgValue>
</operation>

<operation id="620" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:244 %bitcast_ln45_40 = bitcast i32 %q_load_19

]]></Node>
<StgValue><ssdm name="bitcast_ln45_40"/></StgValue>
</operation>

<operation id="621" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:249 %bitcast_ln45_41 = bitcast i32 %a_load_20

]]></Node>
<StgValue><ssdm name="bitcast_ln45_41"/></StgValue>
</operation>

<operation id="622" st_id="19" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:250 %mul54_19 = fmul i32 %bitcast_ln45_40, i32 %bitcast_ln45_41

]]></Node>
<StgValue><ssdm name="mul54_19"/></StgValue>
</operation>

<operation id="623" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:260 %a_load_21 = load i10 %a_addr_21

]]></Node>
<StgValue><ssdm name="a_load_21"/></StgValue>
</operation>

<operation id="624" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:272 %a_load_22 = load i10 %a_addr_22

]]></Node>
<StgValue><ssdm name="a_load_22"/></StgValue>
</operation>

<operation id="625" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:281 %add_ln45_27 = add i10 %trunc_ln42, i10 736

]]></Node>
<StgValue><ssdm name="add_ln45_27"/></StgValue>
</operation>

<operation id="626" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:282 %zext_ln45_46 = zext i10 %add_ln45_27

]]></Node>
<StgValue><ssdm name="zext_ln45_46"/></StgValue>
</operation>

<operation id="627" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_44_5.split:283 %a_addr_23 = getelementptr i32 %a, i64 0, i64 %zext_ln45_46

]]></Node>
<StgValue><ssdm name="a_addr_23"/></StgValue>
</operation>

<operation id="628" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:284 %a_load_23 = load i10 %a_addr_23

]]></Node>
<StgValue><ssdm name="a_load_23"/></StgValue>
</operation>

<operation id="629" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:293 %add_ln45_28 = add i10 %trunc_ln42, i10 768

]]></Node>
<StgValue><ssdm name="add_ln45_28"/></StgValue>
</operation>

<operation id="630" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:294 %zext_ln45_48 = zext i10 %add_ln45_28

]]></Node>
<StgValue><ssdm name="zext_ln45_48"/></StgValue>
</operation>

<operation id="631" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_44_5.split:295 %a_addr_24 = getelementptr i32 %a, i64 0, i64 %zext_ln45_48

]]></Node>
<StgValue><ssdm name="a_addr_24"/></StgValue>
</operation>

<operation id="632" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:296 %a_load_24 = load i10 %a_addr_24

]]></Node>
<StgValue><ssdm name="a_load_24"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="633" st_id="20" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:35 %add58_2 = fadd i32 %add58_1, i32 %mul54_2

]]></Node>
<StgValue><ssdm name="add58_2"/></StgValue>
</operation>

<operation id="634" st_id="20" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:190 %mul54_14 = fmul i32 %bitcast_ln45_30, i32 %bitcast_ln45_31

]]></Node>
<StgValue><ssdm name="mul54_14"/></StgValue>
</operation>

<operation id="635" st_id="20" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:202 %mul54_15 = fmul i32 %bitcast_ln45_32, i32 %bitcast_ln45_33

]]></Node>
<StgValue><ssdm name="mul54_15"/></StgValue>
</operation>

<operation id="636" st_id="20" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:214 %mul54_16 = fmul i32 %bitcast_ln45_34, i32 %bitcast_ln45_35

]]></Node>
<StgValue><ssdm name="mul54_16"/></StgValue>
</operation>

<operation id="637" st_id="20" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:226 %mul54_17 = fmul i32 %bitcast_ln45_36, i32 %bitcast_ln45_37

]]></Node>
<StgValue><ssdm name="mul54_17"/></StgValue>
</operation>

<operation id="638" st_id="20" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:238 %mul54_18 = fmul i32 %bitcast_ln45_38, i32 %bitcast_ln45_39

]]></Node>
<StgValue><ssdm name="mul54_18"/></StgValue>
</operation>

<operation id="639" st_id="20" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:250 %mul54_19 = fmul i32 %bitcast_ln45_40, i32 %bitcast_ln45_41

]]></Node>
<StgValue><ssdm name="mul54_19"/></StgValue>
</operation>

<operation id="640" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:256 %bitcast_ln45_42 = bitcast i32 %q_load_20

]]></Node>
<StgValue><ssdm name="bitcast_ln45_42"/></StgValue>
</operation>

<operation id="641" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:261 %bitcast_ln45_43 = bitcast i32 %a_load_21

]]></Node>
<StgValue><ssdm name="bitcast_ln45_43"/></StgValue>
</operation>

<operation id="642" st_id="20" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:262 %mul54_20 = fmul i32 %bitcast_ln45_42, i32 %bitcast_ln45_43

]]></Node>
<StgValue><ssdm name="mul54_20"/></StgValue>
</operation>

<operation id="643" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:268 %bitcast_ln45_44 = bitcast i32 %q_load_21

]]></Node>
<StgValue><ssdm name="bitcast_ln45_44"/></StgValue>
</operation>

<operation id="644" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:273 %bitcast_ln45_45 = bitcast i32 %a_load_22

]]></Node>
<StgValue><ssdm name="bitcast_ln45_45"/></StgValue>
</operation>

<operation id="645" st_id="20" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:274 %mul54_21 = fmul i32 %bitcast_ln45_44, i32 %bitcast_ln45_45

]]></Node>
<StgValue><ssdm name="mul54_21"/></StgValue>
</operation>

<operation id="646" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:284 %a_load_23 = load i10 %a_addr_23

]]></Node>
<StgValue><ssdm name="a_load_23"/></StgValue>
</operation>

<operation id="647" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:296 %a_load_24 = load i10 %a_addr_24

]]></Node>
<StgValue><ssdm name="a_load_24"/></StgValue>
</operation>

<operation id="648" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:305 %add_ln45_29 = add i10 %trunc_ln42, i10 800

]]></Node>
<StgValue><ssdm name="add_ln45_29"/></StgValue>
</operation>

<operation id="649" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:306 %zext_ln45_50 = zext i10 %add_ln45_29

]]></Node>
<StgValue><ssdm name="zext_ln45_50"/></StgValue>
</operation>

<operation id="650" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_44_5.split:307 %a_addr_25 = getelementptr i32 %a, i64 0, i64 %zext_ln45_50

]]></Node>
<StgValue><ssdm name="a_addr_25"/></StgValue>
</operation>

<operation id="651" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:308 %a_load_25 = load i10 %a_addr_25

]]></Node>
<StgValue><ssdm name="a_load_25"/></StgValue>
</operation>

<operation id="652" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:317 %add_ln45_30 = add i10 %trunc_ln42, i10 832

]]></Node>
<StgValue><ssdm name="add_ln45_30"/></StgValue>
</operation>

<operation id="653" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:318 %zext_ln45_52 = zext i10 %add_ln45_30

]]></Node>
<StgValue><ssdm name="zext_ln45_52"/></StgValue>
</operation>

<operation id="654" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_44_5.split:319 %a_addr_26 = getelementptr i32 %a, i64 0, i64 %zext_ln45_52

]]></Node>
<StgValue><ssdm name="a_addr_26"/></StgValue>
</operation>

<operation id="655" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:320 %a_load_26 = load i10 %a_addr_26

]]></Node>
<StgValue><ssdm name="a_load_26"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="656" st_id="21" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:35 %add58_2 = fadd i32 %add58_1, i32 %mul54_2

]]></Node>
<StgValue><ssdm name="add58_2"/></StgValue>
</operation>

<operation id="657" st_id="21" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:214 %mul54_16 = fmul i32 %bitcast_ln45_34, i32 %bitcast_ln45_35

]]></Node>
<StgValue><ssdm name="mul54_16"/></StgValue>
</operation>

<operation id="658" st_id="21" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:226 %mul54_17 = fmul i32 %bitcast_ln45_36, i32 %bitcast_ln45_37

]]></Node>
<StgValue><ssdm name="mul54_17"/></StgValue>
</operation>

<operation id="659" st_id="21" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:238 %mul54_18 = fmul i32 %bitcast_ln45_38, i32 %bitcast_ln45_39

]]></Node>
<StgValue><ssdm name="mul54_18"/></StgValue>
</operation>

<operation id="660" st_id="21" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:250 %mul54_19 = fmul i32 %bitcast_ln45_40, i32 %bitcast_ln45_41

]]></Node>
<StgValue><ssdm name="mul54_19"/></StgValue>
</operation>

<operation id="661" st_id="21" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:262 %mul54_20 = fmul i32 %bitcast_ln45_42, i32 %bitcast_ln45_43

]]></Node>
<StgValue><ssdm name="mul54_20"/></StgValue>
</operation>

<operation id="662" st_id="21" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:274 %mul54_21 = fmul i32 %bitcast_ln45_44, i32 %bitcast_ln45_45

]]></Node>
<StgValue><ssdm name="mul54_21"/></StgValue>
</operation>

<operation id="663" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:280 %bitcast_ln45_46 = bitcast i32 %q_load_22

]]></Node>
<StgValue><ssdm name="bitcast_ln45_46"/></StgValue>
</operation>

<operation id="664" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:285 %bitcast_ln45_47 = bitcast i32 %a_load_23

]]></Node>
<StgValue><ssdm name="bitcast_ln45_47"/></StgValue>
</operation>

<operation id="665" st_id="21" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:286 %mul54_22 = fmul i32 %bitcast_ln45_46, i32 %bitcast_ln45_47

]]></Node>
<StgValue><ssdm name="mul54_22"/></StgValue>
</operation>

<operation id="666" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:292 %bitcast_ln45_48 = bitcast i32 %q_load_23

]]></Node>
<StgValue><ssdm name="bitcast_ln45_48"/></StgValue>
</operation>

<operation id="667" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:297 %bitcast_ln45_49 = bitcast i32 %a_load_24

]]></Node>
<StgValue><ssdm name="bitcast_ln45_49"/></StgValue>
</operation>

<operation id="668" st_id="21" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:298 %mul54_23 = fmul i32 %bitcast_ln45_48, i32 %bitcast_ln45_49

]]></Node>
<StgValue><ssdm name="mul54_23"/></StgValue>
</operation>

<operation id="669" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:308 %a_load_25 = load i10 %a_addr_25

]]></Node>
<StgValue><ssdm name="a_load_25"/></StgValue>
</operation>

<operation id="670" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:320 %a_load_26 = load i10 %a_addr_26

]]></Node>
<StgValue><ssdm name="a_load_26"/></StgValue>
</operation>

<operation id="671" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:329 %add_ln45_31 = add i10 %trunc_ln42, i10 864

]]></Node>
<StgValue><ssdm name="add_ln45_31"/></StgValue>
</operation>

<operation id="672" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:330 %zext_ln45_54 = zext i10 %add_ln45_31

]]></Node>
<StgValue><ssdm name="zext_ln45_54"/></StgValue>
</operation>

<operation id="673" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_44_5.split:331 %a_addr_27 = getelementptr i32 %a, i64 0, i64 %zext_ln45_54

]]></Node>
<StgValue><ssdm name="a_addr_27"/></StgValue>
</operation>

<operation id="674" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:332 %a_load_27 = load i10 %a_addr_27

]]></Node>
<StgValue><ssdm name="a_load_27"/></StgValue>
</operation>

<operation id="675" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:341 %add_ln45_32 = add i10 %trunc_ln42, i10 896

]]></Node>
<StgValue><ssdm name="add_ln45_32"/></StgValue>
</operation>

<operation id="676" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:342 %zext_ln45_56 = zext i10 %add_ln45_32

]]></Node>
<StgValue><ssdm name="zext_ln45_56"/></StgValue>
</operation>

<operation id="677" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_44_5.split:343 %a_addr_28 = getelementptr i32 %a, i64 0, i64 %zext_ln45_56

]]></Node>
<StgValue><ssdm name="a_addr_28"/></StgValue>
</operation>

<operation id="678" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:344 %a_load_28 = load i10 %a_addr_28

]]></Node>
<StgValue><ssdm name="a_load_28"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="679" st_id="22" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:47 %add58_3 = fadd i32 %add58_2, i32 %mul54_3

]]></Node>
<StgValue><ssdm name="add58_3"/></StgValue>
</operation>

<operation id="680" st_id="22" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:238 %mul54_18 = fmul i32 %bitcast_ln45_38, i32 %bitcast_ln45_39

]]></Node>
<StgValue><ssdm name="mul54_18"/></StgValue>
</operation>

<operation id="681" st_id="22" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:250 %mul54_19 = fmul i32 %bitcast_ln45_40, i32 %bitcast_ln45_41

]]></Node>
<StgValue><ssdm name="mul54_19"/></StgValue>
</operation>

<operation id="682" st_id="22" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:262 %mul54_20 = fmul i32 %bitcast_ln45_42, i32 %bitcast_ln45_43

]]></Node>
<StgValue><ssdm name="mul54_20"/></StgValue>
</operation>

<operation id="683" st_id="22" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:274 %mul54_21 = fmul i32 %bitcast_ln45_44, i32 %bitcast_ln45_45

]]></Node>
<StgValue><ssdm name="mul54_21"/></StgValue>
</operation>

<operation id="684" st_id="22" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:286 %mul54_22 = fmul i32 %bitcast_ln45_46, i32 %bitcast_ln45_47

]]></Node>
<StgValue><ssdm name="mul54_22"/></StgValue>
</operation>

<operation id="685" st_id="22" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:298 %mul54_23 = fmul i32 %bitcast_ln45_48, i32 %bitcast_ln45_49

]]></Node>
<StgValue><ssdm name="mul54_23"/></StgValue>
</operation>

<operation id="686" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:304 %bitcast_ln45_50 = bitcast i32 %q_load_24

]]></Node>
<StgValue><ssdm name="bitcast_ln45_50"/></StgValue>
</operation>

<operation id="687" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:309 %bitcast_ln45_51 = bitcast i32 %a_load_25

]]></Node>
<StgValue><ssdm name="bitcast_ln45_51"/></StgValue>
</operation>

<operation id="688" st_id="22" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:310 %mul54_24 = fmul i32 %bitcast_ln45_50, i32 %bitcast_ln45_51

]]></Node>
<StgValue><ssdm name="mul54_24"/></StgValue>
</operation>

<operation id="689" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:316 %bitcast_ln45_52 = bitcast i32 %q_load_25

]]></Node>
<StgValue><ssdm name="bitcast_ln45_52"/></StgValue>
</operation>

<operation id="690" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:321 %bitcast_ln45_53 = bitcast i32 %a_load_26

]]></Node>
<StgValue><ssdm name="bitcast_ln45_53"/></StgValue>
</operation>

<operation id="691" st_id="22" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:322 %mul54_25 = fmul i32 %bitcast_ln45_52, i32 %bitcast_ln45_53

]]></Node>
<StgValue><ssdm name="mul54_25"/></StgValue>
</operation>

<operation id="692" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:332 %a_load_27 = load i10 %a_addr_27

]]></Node>
<StgValue><ssdm name="a_load_27"/></StgValue>
</operation>

<operation id="693" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:344 %a_load_28 = load i10 %a_addr_28

]]></Node>
<StgValue><ssdm name="a_load_28"/></StgValue>
</operation>

<operation id="694" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:353 %add_ln45_33 = add i10 %trunc_ln42, i10 928

]]></Node>
<StgValue><ssdm name="add_ln45_33"/></StgValue>
</operation>

<operation id="695" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:354 %zext_ln45_58 = zext i10 %add_ln45_33

]]></Node>
<StgValue><ssdm name="zext_ln45_58"/></StgValue>
</operation>

<operation id="696" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_44_5.split:355 %a_addr_29 = getelementptr i32 %a, i64 0, i64 %zext_ln45_58

]]></Node>
<StgValue><ssdm name="a_addr_29"/></StgValue>
</operation>

<operation id="697" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:356 %a_load_29 = load i10 %a_addr_29

]]></Node>
<StgValue><ssdm name="a_load_29"/></StgValue>
</operation>

<operation id="698" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:365 %add_ln45_34 = add i10 %trunc_ln42, i10 960

]]></Node>
<StgValue><ssdm name="add_ln45_34"/></StgValue>
</operation>

<operation id="699" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:366 %zext_ln45_60 = zext i10 %add_ln45_34

]]></Node>
<StgValue><ssdm name="zext_ln45_60"/></StgValue>
</operation>

<operation id="700" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_44_5.split:367 %a_addr_30 = getelementptr i32 %a, i64 0, i64 %zext_ln45_60

]]></Node>
<StgValue><ssdm name="a_addr_30"/></StgValue>
</operation>

<operation id="701" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:368 %a_load_30 = load i10 %a_addr_30

]]></Node>
<StgValue><ssdm name="a_load_30"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="702" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:5 %add_ln43 = add i10 %trunc_ln42, i10 %tmp

]]></Node>
<StgValue><ssdm name="add_ln43"/></StgValue>
</operation>

<operation id="703" st_id="23" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:47 %add58_3 = fadd i32 %add58_2, i32 %mul54_3

]]></Node>
<StgValue><ssdm name="add58_3"/></StgValue>
</operation>

<operation id="704" st_id="23" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:262 %mul54_20 = fmul i32 %bitcast_ln45_42, i32 %bitcast_ln45_43

]]></Node>
<StgValue><ssdm name="mul54_20"/></StgValue>
</operation>

<operation id="705" st_id="23" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:274 %mul54_21 = fmul i32 %bitcast_ln45_44, i32 %bitcast_ln45_45

]]></Node>
<StgValue><ssdm name="mul54_21"/></StgValue>
</operation>

<operation id="706" st_id="23" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:286 %mul54_22 = fmul i32 %bitcast_ln45_46, i32 %bitcast_ln45_47

]]></Node>
<StgValue><ssdm name="mul54_22"/></StgValue>
</operation>

<operation id="707" st_id="23" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:298 %mul54_23 = fmul i32 %bitcast_ln45_48, i32 %bitcast_ln45_49

]]></Node>
<StgValue><ssdm name="mul54_23"/></StgValue>
</operation>

<operation id="708" st_id="23" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:310 %mul54_24 = fmul i32 %bitcast_ln45_50, i32 %bitcast_ln45_51

]]></Node>
<StgValue><ssdm name="mul54_24"/></StgValue>
</operation>

<operation id="709" st_id="23" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:322 %mul54_25 = fmul i32 %bitcast_ln45_52, i32 %bitcast_ln45_53

]]></Node>
<StgValue><ssdm name="mul54_25"/></StgValue>
</operation>

<operation id="710" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:328 %bitcast_ln45_54 = bitcast i32 %q_load_26

]]></Node>
<StgValue><ssdm name="bitcast_ln45_54"/></StgValue>
</operation>

<operation id="711" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:333 %bitcast_ln45_55 = bitcast i32 %a_load_27

]]></Node>
<StgValue><ssdm name="bitcast_ln45_55"/></StgValue>
</operation>

<operation id="712" st_id="23" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:334 %mul54_26 = fmul i32 %bitcast_ln45_54, i32 %bitcast_ln45_55

]]></Node>
<StgValue><ssdm name="mul54_26"/></StgValue>
</operation>

<operation id="713" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:340 %bitcast_ln45_56 = bitcast i32 %q_load_27

]]></Node>
<StgValue><ssdm name="bitcast_ln45_56"/></StgValue>
</operation>

<operation id="714" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:345 %bitcast_ln45_57 = bitcast i32 %a_load_28

]]></Node>
<StgValue><ssdm name="bitcast_ln45_57"/></StgValue>
</operation>

<operation id="715" st_id="23" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:346 %mul54_27 = fmul i32 %bitcast_ln45_56, i32 %bitcast_ln45_57

]]></Node>
<StgValue><ssdm name="mul54_27"/></StgValue>
</operation>

<operation id="716" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:356 %a_load_29 = load i10 %a_addr_29

]]></Node>
<StgValue><ssdm name="a_load_29"/></StgValue>
</operation>

<operation id="717" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:368 %a_load_30 = load i10 %a_addr_30

]]></Node>
<StgValue><ssdm name="a_load_30"/></StgValue>
</operation>

<operation id="718" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:377 %add_ln45_35 = add i10 %trunc_ln42, i10 992

]]></Node>
<StgValue><ssdm name="add_ln45_35"/></StgValue>
</operation>

<operation id="719" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:378 %zext_ln45_62 = zext i10 %add_ln45_35

]]></Node>
<StgValue><ssdm name="zext_ln45_62"/></StgValue>
</operation>

<operation id="720" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_44_5.split:379 %a_addr_31 = getelementptr i32 %a, i64 0, i64 %zext_ln45_62

]]></Node>
<StgValue><ssdm name="a_addr_31"/></StgValue>
</operation>

<operation id="721" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:380 %a_load_31 = load i10 %a_addr_31

]]></Node>
<StgValue><ssdm name="a_load_31"/></StgValue>
</operation>

<operation id="1258" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="0">
<![CDATA[
for.inc87.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="722" st_id="24" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:47 %add58_3 = fadd i32 %add58_2, i32 %mul54_3

]]></Node>
<StgValue><ssdm name="add58_3"/></StgValue>
</operation>

<operation id="723" st_id="24" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:286 %mul54_22 = fmul i32 %bitcast_ln45_46, i32 %bitcast_ln45_47

]]></Node>
<StgValue><ssdm name="mul54_22"/></StgValue>
</operation>

<operation id="724" st_id="24" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:298 %mul54_23 = fmul i32 %bitcast_ln45_48, i32 %bitcast_ln45_49

]]></Node>
<StgValue><ssdm name="mul54_23"/></StgValue>
</operation>

<operation id="725" st_id="24" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:310 %mul54_24 = fmul i32 %bitcast_ln45_50, i32 %bitcast_ln45_51

]]></Node>
<StgValue><ssdm name="mul54_24"/></StgValue>
</operation>

<operation id="726" st_id="24" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:322 %mul54_25 = fmul i32 %bitcast_ln45_52, i32 %bitcast_ln45_53

]]></Node>
<StgValue><ssdm name="mul54_25"/></StgValue>
</operation>

<operation id="727" st_id="24" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:334 %mul54_26 = fmul i32 %bitcast_ln45_54, i32 %bitcast_ln45_55

]]></Node>
<StgValue><ssdm name="mul54_26"/></StgValue>
</operation>

<operation id="728" st_id="24" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:346 %mul54_27 = fmul i32 %bitcast_ln45_56, i32 %bitcast_ln45_57

]]></Node>
<StgValue><ssdm name="mul54_27"/></StgValue>
</operation>

<operation id="729" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:352 %bitcast_ln45_58 = bitcast i32 %q_load_28

]]></Node>
<StgValue><ssdm name="bitcast_ln45_58"/></StgValue>
</operation>

<operation id="730" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:357 %bitcast_ln45_59 = bitcast i32 %a_load_29

]]></Node>
<StgValue><ssdm name="bitcast_ln45_59"/></StgValue>
</operation>

<operation id="731" st_id="24" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:358 %mul54_28 = fmul i32 %bitcast_ln45_58, i32 %bitcast_ln45_59

]]></Node>
<StgValue><ssdm name="mul54_28"/></StgValue>
</operation>

<operation id="732" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:364 %bitcast_ln45_60 = bitcast i32 %q_load_29

]]></Node>
<StgValue><ssdm name="bitcast_ln45_60"/></StgValue>
</operation>

<operation id="733" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:369 %bitcast_ln45_61 = bitcast i32 %a_load_30

]]></Node>
<StgValue><ssdm name="bitcast_ln45_61"/></StgValue>
</operation>

<operation id="734" st_id="24" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:370 %mul54_29 = fmul i32 %bitcast_ln45_60, i32 %bitcast_ln45_61

]]></Node>
<StgValue><ssdm name="mul54_29"/></StgValue>
</operation>

<operation id="735" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:380 %a_load_31 = load i10 %a_addr_31

]]></Node>
<StgValue><ssdm name="a_load_31"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="736" st_id="25" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:47 %add58_3 = fadd i32 %add58_2, i32 %mul54_3

]]></Node>
<StgValue><ssdm name="add58_3"/></StgValue>
</operation>

<operation id="737" st_id="25" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:310 %mul54_24 = fmul i32 %bitcast_ln45_50, i32 %bitcast_ln45_51

]]></Node>
<StgValue><ssdm name="mul54_24"/></StgValue>
</operation>

<operation id="738" st_id="25" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:322 %mul54_25 = fmul i32 %bitcast_ln45_52, i32 %bitcast_ln45_53

]]></Node>
<StgValue><ssdm name="mul54_25"/></StgValue>
</operation>

<operation id="739" st_id="25" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:334 %mul54_26 = fmul i32 %bitcast_ln45_54, i32 %bitcast_ln45_55

]]></Node>
<StgValue><ssdm name="mul54_26"/></StgValue>
</operation>

<operation id="740" st_id="25" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:346 %mul54_27 = fmul i32 %bitcast_ln45_56, i32 %bitcast_ln45_57

]]></Node>
<StgValue><ssdm name="mul54_27"/></StgValue>
</operation>

<operation id="741" st_id="25" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:358 %mul54_28 = fmul i32 %bitcast_ln45_58, i32 %bitcast_ln45_59

]]></Node>
<StgValue><ssdm name="mul54_28"/></StgValue>
</operation>

<operation id="742" st_id="25" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:370 %mul54_29 = fmul i32 %bitcast_ln45_60, i32 %bitcast_ln45_61

]]></Node>
<StgValue><ssdm name="mul54_29"/></StgValue>
</operation>

<operation id="743" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:376 %bitcast_ln45_62 = bitcast i32 %q_load_30

]]></Node>
<StgValue><ssdm name="bitcast_ln45_62"/></StgValue>
</operation>

<operation id="744" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:381 %bitcast_ln45_63 = bitcast i32 %a_load_31

]]></Node>
<StgValue><ssdm name="bitcast_ln45_63"/></StgValue>
</operation>

<operation id="745" st_id="25" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:382 %mul54_30 = fmul i32 %bitcast_ln45_62, i32 %bitcast_ln45_63

]]></Node>
<StgValue><ssdm name="mul54_30"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="746" st_id="26" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:47 %add58_3 = fadd i32 %add58_2, i32 %mul54_3

]]></Node>
<StgValue><ssdm name="add58_3"/></StgValue>
</operation>

<operation id="747" st_id="26" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:334 %mul54_26 = fmul i32 %bitcast_ln45_54, i32 %bitcast_ln45_55

]]></Node>
<StgValue><ssdm name="mul54_26"/></StgValue>
</operation>

<operation id="748" st_id="26" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:346 %mul54_27 = fmul i32 %bitcast_ln45_56, i32 %bitcast_ln45_57

]]></Node>
<StgValue><ssdm name="mul54_27"/></StgValue>
</operation>

<operation id="749" st_id="26" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:358 %mul54_28 = fmul i32 %bitcast_ln45_58, i32 %bitcast_ln45_59

]]></Node>
<StgValue><ssdm name="mul54_28"/></StgValue>
</operation>

<operation id="750" st_id="26" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:370 %mul54_29 = fmul i32 %bitcast_ln45_60, i32 %bitcast_ln45_61

]]></Node>
<StgValue><ssdm name="mul54_29"/></StgValue>
</operation>

<operation id="751" st_id="26" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:382 %mul54_30 = fmul i32 %bitcast_ln45_62, i32 %bitcast_ln45_63

]]></Node>
<StgValue><ssdm name="mul54_30"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="752" st_id="27" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:59 %add58_4 = fadd i32 %add58_3, i32 %mul54_4

]]></Node>
<StgValue><ssdm name="add58_4"/></StgValue>
</operation>

<operation id="753" st_id="27" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:358 %mul54_28 = fmul i32 %bitcast_ln45_58, i32 %bitcast_ln45_59

]]></Node>
<StgValue><ssdm name="mul54_28"/></StgValue>
</operation>

<operation id="754" st_id="27" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:370 %mul54_29 = fmul i32 %bitcast_ln45_60, i32 %bitcast_ln45_61

]]></Node>
<StgValue><ssdm name="mul54_29"/></StgValue>
</operation>

<operation id="755" st_id="27" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:382 %mul54_30 = fmul i32 %bitcast_ln45_62, i32 %bitcast_ln45_63

]]></Node>
<StgValue><ssdm name="mul54_30"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="756" st_id="28" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:59 %add58_4 = fadd i32 %add58_3, i32 %mul54_4

]]></Node>
<StgValue><ssdm name="add58_4"/></StgValue>
</operation>

<operation id="757" st_id="28" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:382 %mul54_30 = fmul i32 %bitcast_ln45_62, i32 %bitcast_ln45_63

]]></Node>
<StgValue><ssdm name="mul54_30"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="758" st_id="29" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:59 %add58_4 = fadd i32 %add58_3, i32 %mul54_4

]]></Node>
<StgValue><ssdm name="add58_4"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="759" st_id="30" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:59 %add58_4 = fadd i32 %add58_3, i32 %mul54_4

]]></Node>
<StgValue><ssdm name="add58_4"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="760" st_id="31" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:59 %add58_4 = fadd i32 %add58_3, i32 %mul54_4

]]></Node>
<StgValue><ssdm name="add58_4"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="761" st_id="32" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:71 %add58_5 = fadd i32 %add58_4, i32 %mul54_5

]]></Node>
<StgValue><ssdm name="add58_5"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="762" st_id="33" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:71 %add58_5 = fadd i32 %add58_4, i32 %mul54_5

]]></Node>
<StgValue><ssdm name="add58_5"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="763" st_id="34" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:71 %add58_5 = fadd i32 %add58_4, i32 %mul54_5

]]></Node>
<StgValue><ssdm name="add58_5"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="764" st_id="35" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:71 %add58_5 = fadd i32 %add58_4, i32 %mul54_5

]]></Node>
<StgValue><ssdm name="add58_5"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="765" st_id="36" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:71 %add58_5 = fadd i32 %add58_4, i32 %mul54_5

]]></Node>
<StgValue><ssdm name="add58_5"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="766" st_id="37" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:83 %add58_6 = fadd i32 %add58_5, i32 %mul54_6

]]></Node>
<StgValue><ssdm name="add58_6"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="767" st_id="38" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:83 %add58_6 = fadd i32 %add58_5, i32 %mul54_6

]]></Node>
<StgValue><ssdm name="add58_6"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="768" st_id="39" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:83 %add58_6 = fadd i32 %add58_5, i32 %mul54_6

]]></Node>
<StgValue><ssdm name="add58_6"/></StgValue>
</operation>
</state>

<state id="40" st_id="41">

<operation id="769" st_id="40" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:83 %add58_6 = fadd i32 %add58_5, i32 %mul54_6

]]></Node>
<StgValue><ssdm name="add58_6"/></StgValue>
</operation>
</state>

<state id="41" st_id="42">

<operation id="770" st_id="41" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:83 %add58_6 = fadd i32 %add58_5, i32 %mul54_6

]]></Node>
<StgValue><ssdm name="add58_6"/></StgValue>
</operation>
</state>

<state id="42" st_id="43">

<operation id="771" st_id="42" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:95 %add58_7 = fadd i32 %add58_6, i32 %mul54_7

]]></Node>
<StgValue><ssdm name="add58_7"/></StgValue>
</operation>
</state>

<state id="43" st_id="44">

<operation id="772" st_id="43" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:95 %add58_7 = fadd i32 %add58_6, i32 %mul54_7

]]></Node>
<StgValue><ssdm name="add58_7"/></StgValue>
</operation>
</state>

<state id="44" st_id="45">

<operation id="773" st_id="44" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:95 %add58_7 = fadd i32 %add58_6, i32 %mul54_7

]]></Node>
<StgValue><ssdm name="add58_7"/></StgValue>
</operation>
</state>

<state id="45" st_id="46">

<operation id="774" st_id="45" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:95 %add58_7 = fadd i32 %add58_6, i32 %mul54_7

]]></Node>
<StgValue><ssdm name="add58_7"/></StgValue>
</operation>
</state>

<state id="46" st_id="47">

<operation id="775" st_id="46" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:95 %add58_7 = fadd i32 %add58_6, i32 %mul54_7

]]></Node>
<StgValue><ssdm name="add58_7"/></StgValue>
</operation>
</state>

<state id="47" st_id="48">

<operation id="776" st_id="47" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:107 %add58_8 = fadd i32 %add58_7, i32 %mul54_8

]]></Node>
<StgValue><ssdm name="add58_8"/></StgValue>
</operation>
</state>

<state id="48" st_id="49">

<operation id="777" st_id="48" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:107 %add58_8 = fadd i32 %add58_7, i32 %mul54_8

]]></Node>
<StgValue><ssdm name="add58_8"/></StgValue>
</operation>
</state>

<state id="49" st_id="50">

<operation id="778" st_id="49" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:107 %add58_8 = fadd i32 %add58_7, i32 %mul54_8

]]></Node>
<StgValue><ssdm name="add58_8"/></StgValue>
</operation>
</state>

<state id="50" st_id="51">

<operation id="779" st_id="50" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:107 %add58_8 = fadd i32 %add58_7, i32 %mul54_8

]]></Node>
<StgValue><ssdm name="add58_8"/></StgValue>
</operation>
</state>

<state id="51" st_id="52">

<operation id="780" st_id="51" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:107 %add58_8 = fadd i32 %add58_7, i32 %mul54_8

]]></Node>
<StgValue><ssdm name="add58_8"/></StgValue>
</operation>
</state>

<state id="52" st_id="53">

<operation id="781" st_id="52" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:119 %add58_9 = fadd i32 %add58_8, i32 %mul54_9

]]></Node>
<StgValue><ssdm name="add58_9"/></StgValue>
</operation>
</state>

<state id="53" st_id="54">

<operation id="782" st_id="53" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:119 %add58_9 = fadd i32 %add58_8, i32 %mul54_9

]]></Node>
<StgValue><ssdm name="add58_9"/></StgValue>
</operation>
</state>

<state id="54" st_id="55">

<operation id="783" st_id="54" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:119 %add58_9 = fadd i32 %add58_8, i32 %mul54_9

]]></Node>
<StgValue><ssdm name="add58_9"/></StgValue>
</operation>
</state>

<state id="55" st_id="56">

<operation id="784" st_id="55" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:119 %add58_9 = fadd i32 %add58_8, i32 %mul54_9

]]></Node>
<StgValue><ssdm name="add58_9"/></StgValue>
</operation>
</state>

<state id="56" st_id="57">

<operation id="785" st_id="56" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:119 %add58_9 = fadd i32 %add58_8, i32 %mul54_9

]]></Node>
<StgValue><ssdm name="add58_9"/></StgValue>
</operation>
</state>

<state id="57" st_id="58">

<operation id="786" st_id="57" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:131 %add58_s = fadd i32 %add58_9, i32 %mul54_s

]]></Node>
<StgValue><ssdm name="add58_s"/></StgValue>
</operation>
</state>

<state id="58" st_id="59">

<operation id="787" st_id="58" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:131 %add58_s = fadd i32 %add58_9, i32 %mul54_s

]]></Node>
<StgValue><ssdm name="add58_s"/></StgValue>
</operation>
</state>

<state id="59" st_id="60">

<operation id="788" st_id="59" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:131 %add58_s = fadd i32 %add58_9, i32 %mul54_s

]]></Node>
<StgValue><ssdm name="add58_s"/></StgValue>
</operation>
</state>

<state id="60" st_id="61">

<operation id="789" st_id="60" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:131 %add58_s = fadd i32 %add58_9, i32 %mul54_s

]]></Node>
<StgValue><ssdm name="add58_s"/></StgValue>
</operation>
</state>

<state id="61" st_id="62">

<operation id="790" st_id="61" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:131 %add58_s = fadd i32 %add58_9, i32 %mul54_s

]]></Node>
<StgValue><ssdm name="add58_s"/></StgValue>
</operation>
</state>

<state id="62" st_id="63">

<operation id="791" st_id="62" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:143 %add58_10 = fadd i32 %add58_s, i32 %mul54_10

]]></Node>
<StgValue><ssdm name="add58_10"/></StgValue>
</operation>
</state>

<state id="63" st_id="64">

<operation id="792" st_id="63" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:143 %add58_10 = fadd i32 %add58_s, i32 %mul54_10

]]></Node>
<StgValue><ssdm name="add58_10"/></StgValue>
</operation>
</state>

<state id="64" st_id="65">

<operation id="793" st_id="64" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:143 %add58_10 = fadd i32 %add58_s, i32 %mul54_10

]]></Node>
<StgValue><ssdm name="add58_10"/></StgValue>
</operation>
</state>

<state id="65" st_id="66">

<operation id="794" st_id="65" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:143 %add58_10 = fadd i32 %add58_s, i32 %mul54_10

]]></Node>
<StgValue><ssdm name="add58_10"/></StgValue>
</operation>
</state>

<state id="66" st_id="67">

<operation id="795" st_id="66" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:143 %add58_10 = fadd i32 %add58_s, i32 %mul54_10

]]></Node>
<StgValue><ssdm name="add58_10"/></StgValue>
</operation>
</state>

<state id="67" st_id="68">

<operation id="796" st_id="67" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:155 %add58_11 = fadd i32 %add58_10, i32 %mul54_11

]]></Node>
<StgValue><ssdm name="add58_11"/></StgValue>
</operation>
</state>

<state id="68" st_id="69">

<operation id="797" st_id="68" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:155 %add58_11 = fadd i32 %add58_10, i32 %mul54_11

]]></Node>
<StgValue><ssdm name="add58_11"/></StgValue>
</operation>
</state>

<state id="69" st_id="70">

<operation id="798" st_id="69" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:155 %add58_11 = fadd i32 %add58_10, i32 %mul54_11

]]></Node>
<StgValue><ssdm name="add58_11"/></StgValue>
</operation>
</state>

<state id="70" st_id="71">

<operation id="799" st_id="70" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:155 %add58_11 = fadd i32 %add58_10, i32 %mul54_11

]]></Node>
<StgValue><ssdm name="add58_11"/></StgValue>
</operation>
</state>

<state id="71" st_id="72">

<operation id="800" st_id="71" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:155 %add58_11 = fadd i32 %add58_10, i32 %mul54_11

]]></Node>
<StgValue><ssdm name="add58_11"/></StgValue>
</operation>
</state>

<state id="72" st_id="73">

<operation id="801" st_id="72" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:167 %add58_12 = fadd i32 %add58_11, i32 %mul54_12

]]></Node>
<StgValue><ssdm name="add58_12"/></StgValue>
</operation>
</state>

<state id="73" st_id="74">

<operation id="802" st_id="73" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:167 %add58_12 = fadd i32 %add58_11, i32 %mul54_12

]]></Node>
<StgValue><ssdm name="add58_12"/></StgValue>
</operation>
</state>

<state id="74" st_id="75">

<operation id="803" st_id="74" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:167 %add58_12 = fadd i32 %add58_11, i32 %mul54_12

]]></Node>
<StgValue><ssdm name="add58_12"/></StgValue>
</operation>
</state>

<state id="75" st_id="76">

<operation id="804" st_id="75" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:167 %add58_12 = fadd i32 %add58_11, i32 %mul54_12

]]></Node>
<StgValue><ssdm name="add58_12"/></StgValue>
</operation>
</state>

<state id="76" st_id="77">

<operation id="805" st_id="76" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:167 %add58_12 = fadd i32 %add58_11, i32 %mul54_12

]]></Node>
<StgValue><ssdm name="add58_12"/></StgValue>
</operation>
</state>

<state id="77" st_id="78">

<operation id="806" st_id="77" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:179 %add58_13 = fadd i32 %add58_12, i32 %mul54_13

]]></Node>
<StgValue><ssdm name="add58_13"/></StgValue>
</operation>
</state>

<state id="78" st_id="79">

<operation id="807" st_id="78" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:179 %add58_13 = fadd i32 %add58_12, i32 %mul54_13

]]></Node>
<StgValue><ssdm name="add58_13"/></StgValue>
</operation>
</state>

<state id="79" st_id="80">

<operation id="808" st_id="79" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:179 %add58_13 = fadd i32 %add58_12, i32 %mul54_13

]]></Node>
<StgValue><ssdm name="add58_13"/></StgValue>
</operation>
</state>

<state id="80" st_id="81">

<operation id="809" st_id="80" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:179 %add58_13 = fadd i32 %add58_12, i32 %mul54_13

]]></Node>
<StgValue><ssdm name="add58_13"/></StgValue>
</operation>
</state>

<state id="81" st_id="82">

<operation id="810" st_id="81" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:179 %add58_13 = fadd i32 %add58_12, i32 %mul54_13

]]></Node>
<StgValue><ssdm name="add58_13"/></StgValue>
</operation>
</state>

<state id="82" st_id="83">

<operation id="811" st_id="82" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:191 %add58_14 = fadd i32 %add58_13, i32 %mul54_14

]]></Node>
<StgValue><ssdm name="add58_14"/></StgValue>
</operation>
</state>

<state id="83" st_id="84">

<operation id="812" st_id="83" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:191 %add58_14 = fadd i32 %add58_13, i32 %mul54_14

]]></Node>
<StgValue><ssdm name="add58_14"/></StgValue>
</operation>
</state>

<state id="84" st_id="85">

<operation id="813" st_id="84" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:191 %add58_14 = fadd i32 %add58_13, i32 %mul54_14

]]></Node>
<StgValue><ssdm name="add58_14"/></StgValue>
</operation>
</state>

<state id="85" st_id="86">

<operation id="814" st_id="85" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:191 %add58_14 = fadd i32 %add58_13, i32 %mul54_14

]]></Node>
<StgValue><ssdm name="add58_14"/></StgValue>
</operation>
</state>

<state id="86" st_id="87">

<operation id="815" st_id="86" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:191 %add58_14 = fadd i32 %add58_13, i32 %mul54_14

]]></Node>
<StgValue><ssdm name="add58_14"/></StgValue>
</operation>
</state>

<state id="87" st_id="88">

<operation id="816" st_id="87" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:203 %add58_15 = fadd i32 %add58_14, i32 %mul54_15

]]></Node>
<StgValue><ssdm name="add58_15"/></StgValue>
</operation>
</state>

<state id="88" st_id="89">

<operation id="817" st_id="88" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:203 %add58_15 = fadd i32 %add58_14, i32 %mul54_15

]]></Node>
<StgValue><ssdm name="add58_15"/></StgValue>
</operation>
</state>

<state id="89" st_id="90">

<operation id="818" st_id="89" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:203 %add58_15 = fadd i32 %add58_14, i32 %mul54_15

]]></Node>
<StgValue><ssdm name="add58_15"/></StgValue>
</operation>
</state>

<state id="90" st_id="91">

<operation id="819" st_id="90" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:203 %add58_15 = fadd i32 %add58_14, i32 %mul54_15

]]></Node>
<StgValue><ssdm name="add58_15"/></StgValue>
</operation>
</state>

<state id="91" st_id="92">

<operation id="820" st_id="91" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:203 %add58_15 = fadd i32 %add58_14, i32 %mul54_15

]]></Node>
<StgValue><ssdm name="add58_15"/></StgValue>
</operation>
</state>

<state id="92" st_id="93">

<operation id="821" st_id="92" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:215 %add58_16 = fadd i32 %add58_15, i32 %mul54_16

]]></Node>
<StgValue><ssdm name="add58_16"/></StgValue>
</operation>
</state>

<state id="93" st_id="94">

<operation id="822" st_id="93" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:215 %add58_16 = fadd i32 %add58_15, i32 %mul54_16

]]></Node>
<StgValue><ssdm name="add58_16"/></StgValue>
</operation>
</state>

<state id="94" st_id="95">

<operation id="823" st_id="94" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:215 %add58_16 = fadd i32 %add58_15, i32 %mul54_16

]]></Node>
<StgValue><ssdm name="add58_16"/></StgValue>
</operation>
</state>

<state id="95" st_id="96">

<operation id="824" st_id="95" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:215 %add58_16 = fadd i32 %add58_15, i32 %mul54_16

]]></Node>
<StgValue><ssdm name="add58_16"/></StgValue>
</operation>
</state>

<state id="96" st_id="97">

<operation id="825" st_id="96" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:215 %add58_16 = fadd i32 %add58_15, i32 %mul54_16

]]></Node>
<StgValue><ssdm name="add58_16"/></StgValue>
</operation>
</state>

<state id="97" st_id="98">

<operation id="826" st_id="97" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:227 %add58_17 = fadd i32 %add58_16, i32 %mul54_17

]]></Node>
<StgValue><ssdm name="add58_17"/></StgValue>
</operation>
</state>

<state id="98" st_id="99">

<operation id="827" st_id="98" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:227 %add58_17 = fadd i32 %add58_16, i32 %mul54_17

]]></Node>
<StgValue><ssdm name="add58_17"/></StgValue>
</operation>
</state>

<state id="99" st_id="100">

<operation id="828" st_id="99" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:227 %add58_17 = fadd i32 %add58_16, i32 %mul54_17

]]></Node>
<StgValue><ssdm name="add58_17"/></StgValue>
</operation>
</state>

<state id="100" st_id="101">

<operation id="829" st_id="100" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:227 %add58_17 = fadd i32 %add58_16, i32 %mul54_17

]]></Node>
<StgValue><ssdm name="add58_17"/></StgValue>
</operation>
</state>

<state id="101" st_id="102">

<operation id="830" st_id="101" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:227 %add58_17 = fadd i32 %add58_16, i32 %mul54_17

]]></Node>
<StgValue><ssdm name="add58_17"/></StgValue>
</operation>
</state>

<state id="102" st_id="103">

<operation id="831" st_id="102" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:239 %add58_18 = fadd i32 %add58_17, i32 %mul54_18

]]></Node>
<StgValue><ssdm name="add58_18"/></StgValue>
</operation>
</state>

<state id="103" st_id="104">

<operation id="832" st_id="103" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:239 %add58_18 = fadd i32 %add58_17, i32 %mul54_18

]]></Node>
<StgValue><ssdm name="add58_18"/></StgValue>
</operation>
</state>

<state id="104" st_id="105">

<operation id="833" st_id="104" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:239 %add58_18 = fadd i32 %add58_17, i32 %mul54_18

]]></Node>
<StgValue><ssdm name="add58_18"/></StgValue>
</operation>
</state>

<state id="105" st_id="106">

<operation id="834" st_id="105" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:239 %add58_18 = fadd i32 %add58_17, i32 %mul54_18

]]></Node>
<StgValue><ssdm name="add58_18"/></StgValue>
</operation>
</state>

<state id="106" st_id="107">

<operation id="835" st_id="106" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:239 %add58_18 = fadd i32 %add58_17, i32 %mul54_18

]]></Node>
<StgValue><ssdm name="add58_18"/></StgValue>
</operation>
</state>

<state id="107" st_id="108">

<operation id="836" st_id="107" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:251 %add58_19 = fadd i32 %add58_18, i32 %mul54_19

]]></Node>
<StgValue><ssdm name="add58_19"/></StgValue>
</operation>
</state>

<state id="108" st_id="109">

<operation id="837" st_id="108" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:251 %add58_19 = fadd i32 %add58_18, i32 %mul54_19

]]></Node>
<StgValue><ssdm name="add58_19"/></StgValue>
</operation>
</state>

<state id="109" st_id="110">

<operation id="838" st_id="109" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:251 %add58_19 = fadd i32 %add58_18, i32 %mul54_19

]]></Node>
<StgValue><ssdm name="add58_19"/></StgValue>
</operation>
</state>

<state id="110" st_id="111">

<operation id="839" st_id="110" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:251 %add58_19 = fadd i32 %add58_18, i32 %mul54_19

]]></Node>
<StgValue><ssdm name="add58_19"/></StgValue>
</operation>
</state>

<state id="111" st_id="112">

<operation id="840" st_id="111" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:251 %add58_19 = fadd i32 %add58_18, i32 %mul54_19

]]></Node>
<StgValue><ssdm name="add58_19"/></StgValue>
</operation>
</state>

<state id="112" st_id="113">

<operation id="841" st_id="112" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:263 %add58_20 = fadd i32 %add58_19, i32 %mul54_20

]]></Node>
<StgValue><ssdm name="add58_20"/></StgValue>
</operation>
</state>

<state id="113" st_id="114">

<operation id="842" st_id="113" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:263 %add58_20 = fadd i32 %add58_19, i32 %mul54_20

]]></Node>
<StgValue><ssdm name="add58_20"/></StgValue>
</operation>
</state>

<state id="114" st_id="115">

<operation id="843" st_id="114" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:263 %add58_20 = fadd i32 %add58_19, i32 %mul54_20

]]></Node>
<StgValue><ssdm name="add58_20"/></StgValue>
</operation>
</state>

<state id="115" st_id="116">

<operation id="844" st_id="115" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:263 %add58_20 = fadd i32 %add58_19, i32 %mul54_20

]]></Node>
<StgValue><ssdm name="add58_20"/></StgValue>
</operation>
</state>

<state id="116" st_id="117">

<operation id="845" st_id="116" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:263 %add58_20 = fadd i32 %add58_19, i32 %mul54_20

]]></Node>
<StgValue><ssdm name="add58_20"/></StgValue>
</operation>
</state>

<state id="117" st_id="118">

<operation id="846" st_id="117" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:275 %add58_21 = fadd i32 %add58_20, i32 %mul54_21

]]></Node>
<StgValue><ssdm name="add58_21"/></StgValue>
</operation>
</state>

<state id="118" st_id="119">

<operation id="847" st_id="118" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:275 %add58_21 = fadd i32 %add58_20, i32 %mul54_21

]]></Node>
<StgValue><ssdm name="add58_21"/></StgValue>
</operation>
</state>

<state id="119" st_id="120">

<operation id="848" st_id="119" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:275 %add58_21 = fadd i32 %add58_20, i32 %mul54_21

]]></Node>
<StgValue><ssdm name="add58_21"/></StgValue>
</operation>
</state>

<state id="120" st_id="121">

<operation id="849" st_id="120" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:275 %add58_21 = fadd i32 %add58_20, i32 %mul54_21

]]></Node>
<StgValue><ssdm name="add58_21"/></StgValue>
</operation>
</state>

<state id="121" st_id="122">

<operation id="850" st_id="121" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:275 %add58_21 = fadd i32 %add58_20, i32 %mul54_21

]]></Node>
<StgValue><ssdm name="add58_21"/></StgValue>
</operation>
</state>

<state id="122" st_id="123">

<operation id="851" st_id="122" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:287 %add58_22 = fadd i32 %add58_21, i32 %mul54_22

]]></Node>
<StgValue><ssdm name="add58_22"/></StgValue>
</operation>
</state>

<state id="123" st_id="124">

<operation id="852" st_id="123" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:287 %add58_22 = fadd i32 %add58_21, i32 %mul54_22

]]></Node>
<StgValue><ssdm name="add58_22"/></StgValue>
</operation>
</state>

<state id="124" st_id="125">

<operation id="853" st_id="124" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:287 %add58_22 = fadd i32 %add58_21, i32 %mul54_22

]]></Node>
<StgValue><ssdm name="add58_22"/></StgValue>
</operation>
</state>

<state id="125" st_id="126">

<operation id="854" st_id="125" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:287 %add58_22 = fadd i32 %add58_21, i32 %mul54_22

]]></Node>
<StgValue><ssdm name="add58_22"/></StgValue>
</operation>
</state>

<state id="126" st_id="127">

<operation id="855" st_id="126" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:287 %add58_22 = fadd i32 %add58_21, i32 %mul54_22

]]></Node>
<StgValue><ssdm name="add58_22"/></StgValue>
</operation>
</state>

<state id="127" st_id="128">

<operation id="856" st_id="127" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:299 %add58_23 = fadd i32 %add58_22, i32 %mul54_23

]]></Node>
<StgValue><ssdm name="add58_23"/></StgValue>
</operation>
</state>

<state id="128" st_id="129">

<operation id="857" st_id="128" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:299 %add58_23 = fadd i32 %add58_22, i32 %mul54_23

]]></Node>
<StgValue><ssdm name="add58_23"/></StgValue>
</operation>
</state>

<state id="129" st_id="130">

<operation id="858" st_id="129" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:299 %add58_23 = fadd i32 %add58_22, i32 %mul54_23

]]></Node>
<StgValue><ssdm name="add58_23"/></StgValue>
</operation>
</state>

<state id="130" st_id="131">

<operation id="859" st_id="130" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:299 %add58_23 = fadd i32 %add58_22, i32 %mul54_23

]]></Node>
<StgValue><ssdm name="add58_23"/></StgValue>
</operation>
</state>

<state id="131" st_id="132">

<operation id="860" st_id="131" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:299 %add58_23 = fadd i32 %add58_22, i32 %mul54_23

]]></Node>
<StgValue><ssdm name="add58_23"/></StgValue>
</operation>
</state>

<state id="132" st_id="133">

<operation id="861" st_id="132" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:311 %add58_24 = fadd i32 %add58_23, i32 %mul54_24

]]></Node>
<StgValue><ssdm name="add58_24"/></StgValue>
</operation>
</state>

<state id="133" st_id="134">

<operation id="862" st_id="133" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:311 %add58_24 = fadd i32 %add58_23, i32 %mul54_24

]]></Node>
<StgValue><ssdm name="add58_24"/></StgValue>
</operation>
</state>

<state id="134" st_id="135">

<operation id="863" st_id="134" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:311 %add58_24 = fadd i32 %add58_23, i32 %mul54_24

]]></Node>
<StgValue><ssdm name="add58_24"/></StgValue>
</operation>
</state>

<state id="135" st_id="136">

<operation id="864" st_id="135" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:311 %add58_24 = fadd i32 %add58_23, i32 %mul54_24

]]></Node>
<StgValue><ssdm name="add58_24"/></StgValue>
</operation>
</state>

<state id="136" st_id="137">

<operation id="865" st_id="136" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:311 %add58_24 = fadd i32 %add58_23, i32 %mul54_24

]]></Node>
<StgValue><ssdm name="add58_24"/></StgValue>
</operation>
</state>

<state id="137" st_id="138">

<operation id="866" st_id="137" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:323 %add58_25 = fadd i32 %add58_24, i32 %mul54_25

]]></Node>
<StgValue><ssdm name="add58_25"/></StgValue>
</operation>
</state>

<state id="138" st_id="139">

<operation id="867" st_id="138" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:323 %add58_25 = fadd i32 %add58_24, i32 %mul54_25

]]></Node>
<StgValue><ssdm name="add58_25"/></StgValue>
</operation>
</state>

<state id="139" st_id="140">

<operation id="868" st_id="139" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:323 %add58_25 = fadd i32 %add58_24, i32 %mul54_25

]]></Node>
<StgValue><ssdm name="add58_25"/></StgValue>
</operation>
</state>

<state id="140" st_id="141">

<operation id="869" st_id="140" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:323 %add58_25 = fadd i32 %add58_24, i32 %mul54_25

]]></Node>
<StgValue><ssdm name="add58_25"/></StgValue>
</operation>
</state>

<state id="141" st_id="142">

<operation id="870" st_id="141" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:323 %add58_25 = fadd i32 %add58_24, i32 %mul54_25

]]></Node>
<StgValue><ssdm name="add58_25"/></StgValue>
</operation>
</state>

<state id="142" st_id="143">

<operation id="871" st_id="142" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:335 %add58_26 = fadd i32 %add58_25, i32 %mul54_26

]]></Node>
<StgValue><ssdm name="add58_26"/></StgValue>
</operation>
</state>

<state id="143" st_id="144">

<operation id="872" st_id="143" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:335 %add58_26 = fadd i32 %add58_25, i32 %mul54_26

]]></Node>
<StgValue><ssdm name="add58_26"/></StgValue>
</operation>
</state>

<state id="144" st_id="145">

<operation id="873" st_id="144" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:335 %add58_26 = fadd i32 %add58_25, i32 %mul54_26

]]></Node>
<StgValue><ssdm name="add58_26"/></StgValue>
</operation>
</state>

<state id="145" st_id="146">

<operation id="874" st_id="145" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:335 %add58_26 = fadd i32 %add58_25, i32 %mul54_26

]]></Node>
<StgValue><ssdm name="add58_26"/></StgValue>
</operation>
</state>

<state id="146" st_id="147">

<operation id="875" st_id="146" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:335 %add58_26 = fadd i32 %add58_25, i32 %mul54_26

]]></Node>
<StgValue><ssdm name="add58_26"/></StgValue>
</operation>
</state>

<state id="147" st_id="148">

<operation id="876" st_id="147" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:347 %add58_27 = fadd i32 %add58_26, i32 %mul54_27

]]></Node>
<StgValue><ssdm name="add58_27"/></StgValue>
</operation>
</state>

<state id="148" st_id="149">

<operation id="877" st_id="148" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:347 %add58_27 = fadd i32 %add58_26, i32 %mul54_27

]]></Node>
<StgValue><ssdm name="add58_27"/></StgValue>
</operation>
</state>

<state id="149" st_id="150">

<operation id="878" st_id="149" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:347 %add58_27 = fadd i32 %add58_26, i32 %mul54_27

]]></Node>
<StgValue><ssdm name="add58_27"/></StgValue>
</operation>
</state>

<state id="150" st_id="151">

<operation id="879" st_id="150" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:347 %add58_27 = fadd i32 %add58_26, i32 %mul54_27

]]></Node>
<StgValue><ssdm name="add58_27"/></StgValue>
</operation>
</state>

<state id="151" st_id="152">

<operation id="880" st_id="151" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:347 %add58_27 = fadd i32 %add58_26, i32 %mul54_27

]]></Node>
<StgValue><ssdm name="add58_27"/></StgValue>
</operation>
</state>

<state id="152" st_id="153">

<operation id="881" st_id="152" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:359 %add58_28 = fadd i32 %add58_27, i32 %mul54_28

]]></Node>
<StgValue><ssdm name="add58_28"/></StgValue>
</operation>
</state>

<state id="153" st_id="154">

<operation id="882" st_id="153" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:359 %add58_28 = fadd i32 %add58_27, i32 %mul54_28

]]></Node>
<StgValue><ssdm name="add58_28"/></StgValue>
</operation>
</state>

<state id="154" st_id="155">

<operation id="883" st_id="154" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:359 %add58_28 = fadd i32 %add58_27, i32 %mul54_28

]]></Node>
<StgValue><ssdm name="add58_28"/></StgValue>
</operation>
</state>

<state id="155" st_id="156">

<operation id="884" st_id="155" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:359 %add58_28 = fadd i32 %add58_27, i32 %mul54_28

]]></Node>
<StgValue><ssdm name="add58_28"/></StgValue>
</operation>
</state>

<state id="156" st_id="157">

<operation id="885" st_id="156" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:359 %add58_28 = fadd i32 %add58_27, i32 %mul54_28

]]></Node>
<StgValue><ssdm name="add58_28"/></StgValue>
</operation>
</state>

<state id="157" st_id="158">

<operation id="886" st_id="157" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:371 %add58_29 = fadd i32 %add58_28, i32 %mul54_29

]]></Node>
<StgValue><ssdm name="add58_29"/></StgValue>
</operation>
</state>

<state id="158" st_id="159">

<operation id="887" st_id="158" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:371 %add58_29 = fadd i32 %add58_28, i32 %mul54_29

]]></Node>
<StgValue><ssdm name="add58_29"/></StgValue>
</operation>
</state>

<state id="159" st_id="160">

<operation id="888" st_id="159" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:371 %add58_29 = fadd i32 %add58_28, i32 %mul54_29

]]></Node>
<StgValue><ssdm name="add58_29"/></StgValue>
</operation>
</state>

<state id="160" st_id="161">

<operation id="889" st_id="160" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:371 %add58_29 = fadd i32 %add58_28, i32 %mul54_29

]]></Node>
<StgValue><ssdm name="add58_29"/></StgValue>
</operation>
</state>

<state id="161" st_id="162">

<operation id="890" st_id="161" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:371 %add58_29 = fadd i32 %add58_28, i32 %mul54_29

]]></Node>
<StgValue><ssdm name="add58_29"/></StgValue>
</operation>
</state>

<state id="162" st_id="163">

<operation id="891" st_id="162" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:383 %add58_30 = fadd i32 %add58_29, i32 %mul54_30

]]></Node>
<StgValue><ssdm name="add58_30"/></StgValue>
</operation>
</state>

<state id="163" st_id="164">

<operation id="892" st_id="163" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:383 %add58_30 = fadd i32 %add58_29, i32 %mul54_30

]]></Node>
<StgValue><ssdm name="add58_30"/></StgValue>
</operation>
</state>

<state id="164" st_id="165">

<operation id="893" st_id="164" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:383 %add58_30 = fadd i32 %add58_29, i32 %mul54_30

]]></Node>
<StgValue><ssdm name="add58_30"/></StgValue>
</operation>
</state>

<state id="165" st_id="166">

<operation id="894" st_id="165" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:383 %add58_30 = fadd i32 %add58_29, i32 %mul54_30

]]></Node>
<StgValue><ssdm name="add58_30"/></StgValue>
</operation>
</state>

<state id="166" st_id="167">

<operation id="895" st_id="166" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:383 %add58_30 = fadd i32 %add58_29, i32 %mul54_30

]]></Node>
<StgValue><ssdm name="add58_30"/></StgValue>
</operation>
</state>

<state id="167" st_id="168">

<operation id="896" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:6 %zext_ln45 = zext i10 %add_ln43

]]></Node>
<StgValue><ssdm name="zext_ln45"/></StgValue>
</operation>

<operation id="897" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:384 %bitcast_ln45_64 = bitcast i32 %add58_30

]]></Node>
<StgValue><ssdm name="bitcast_ln45_64"/></StgValue>
</operation>

<operation id="898" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_44_5.split:385 %r_addr = getelementptr i32 %r, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="r_addr"/></StgValue>
</operation>

<operation id="899" st_id="167" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
VITIS_LOOP_44_5.split:386 %store_ln45 = store i32 %bitcast_ln45_64, i10 %r_addr

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="900" st_id="167" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:387 %mul5 = fmul i32 %bitcast_ln45_read, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>

<operation id="901" st_id="167" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:391 %mul76_1 = fmul i32 %bitcast_ln45_2, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul76_1"/></StgValue>
</operation>

<operation id="902" st_id="167" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:395 %mul76_2 = fmul i32 %bitcast_ln45_4, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul76_2"/></StgValue>
</operation>

<operation id="903" st_id="167" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:399 %mul76_3 = fmul i32 %bitcast_ln45_6, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul76_3"/></StgValue>
</operation>

<operation id="904" st_id="167" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:403 %mul76_4 = fmul i32 %bitcast_ln45_8, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul76_4"/></StgValue>
</operation>

<operation id="905" st_id="167" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:407 %mul76_5 = fmul i32 %bitcast_ln45_10, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul76_5"/></StgValue>
</operation>

<operation id="906" st_id="167" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:411 %mul76_6 = fmul i32 %bitcast_ln45_12, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul76_6"/></StgValue>
</operation>

<operation id="907" st_id="167" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:415 %mul76_7 = fmul i32 %bitcast_ln45_14, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul76_7"/></StgValue>
</operation>

<operation id="908" st_id="167" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:419 %mul76_8 = fmul i32 %bitcast_ln45_16, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul76_8"/></StgValue>
</operation>

<operation id="909" st_id="167" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:423 %mul76_9 = fmul i32 %bitcast_ln45_18, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul76_9"/></StgValue>
</operation>

<operation id="910" st_id="167" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:427 %mul76_s = fmul i32 %bitcast_ln45_20, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul76_s"/></StgValue>
</operation>

<operation id="911" st_id="167" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:431 %mul76_10 = fmul i32 %bitcast_ln45_22, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul76_10"/></StgValue>
</operation>

<operation id="912" st_id="167" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:435 %mul76_11 = fmul i32 %bitcast_ln45_24, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul76_11"/></StgValue>
</operation>

<operation id="913" st_id="167" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:439 %mul76_12 = fmul i32 %bitcast_ln45_26, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul76_12"/></StgValue>
</operation>

<operation id="914" st_id="167" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:443 %mul76_13 = fmul i32 %bitcast_ln45_28, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul76_13"/></StgValue>
</operation>

<operation id="915" st_id="167" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:447 %mul76_14 = fmul i32 %bitcast_ln45_30, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul76_14"/></StgValue>
</operation>

<operation id="916" st_id="167" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:451 %mul76_15 = fmul i32 %bitcast_ln45_32, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul76_15"/></StgValue>
</operation>

<operation id="917" st_id="167" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:455 %mul76_16 = fmul i32 %bitcast_ln45_34, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul76_16"/></StgValue>
</operation>

<operation id="918" st_id="167" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:459 %mul76_17 = fmul i32 %bitcast_ln45_36, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul76_17"/></StgValue>
</operation>

<operation id="919" st_id="167" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:463 %mul76_18 = fmul i32 %bitcast_ln45_38, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul76_18"/></StgValue>
</operation>

<operation id="920" st_id="167" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:467 %mul76_19 = fmul i32 %bitcast_ln45_40, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul76_19"/></StgValue>
</operation>

<operation id="921" st_id="167" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:471 %mul76_20 = fmul i32 %bitcast_ln45_42, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul76_20"/></StgValue>
</operation>

<operation id="922" st_id="167" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:475 %mul76_21 = fmul i32 %bitcast_ln45_44, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul76_21"/></StgValue>
</operation>

<operation id="923" st_id="167" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:479 %mul76_22 = fmul i32 %bitcast_ln45_46, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul76_22"/></StgValue>
</operation>

<operation id="924" st_id="167" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:483 %mul76_23 = fmul i32 %bitcast_ln45_48, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul76_23"/></StgValue>
</operation>

<operation id="925" st_id="167" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:487 %mul76_24 = fmul i32 %bitcast_ln45_50, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul76_24"/></StgValue>
</operation>

<operation id="926" st_id="167" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:491 %mul76_25 = fmul i32 %bitcast_ln45_52, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul76_25"/></StgValue>
</operation>

<operation id="927" st_id="167" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:495 %mul76_26 = fmul i32 %bitcast_ln45_54, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul76_26"/></StgValue>
</operation>

<operation id="928" st_id="167" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:499 %mul76_27 = fmul i32 %bitcast_ln45_56, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul76_27"/></StgValue>
</operation>

<operation id="929" st_id="167" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:503 %mul76_28 = fmul i32 %bitcast_ln45_58, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul76_28"/></StgValue>
</operation>

<operation id="930" st_id="167" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:507 %mul76_29 = fmul i32 %bitcast_ln45_60, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul76_29"/></StgValue>
</operation>

<operation id="931" st_id="167" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:511 %mul76_30 = fmul i32 %bitcast_ln45_62, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul76_30"/></StgValue>
</operation>
</state>

<state id="168" st_id="169">

<operation id="932" st_id="168" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:387 %mul5 = fmul i32 %bitcast_ln45_read, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>

<operation id="933" st_id="168" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:391 %mul76_1 = fmul i32 %bitcast_ln45_2, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul76_1"/></StgValue>
</operation>

<operation id="934" st_id="168" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:395 %mul76_2 = fmul i32 %bitcast_ln45_4, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul76_2"/></StgValue>
</operation>

<operation id="935" st_id="168" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:399 %mul76_3 = fmul i32 %bitcast_ln45_6, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul76_3"/></StgValue>
</operation>

<operation id="936" st_id="168" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:403 %mul76_4 = fmul i32 %bitcast_ln45_8, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul76_4"/></StgValue>
</operation>

<operation id="937" st_id="168" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:407 %mul76_5 = fmul i32 %bitcast_ln45_10, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul76_5"/></StgValue>
</operation>

<operation id="938" st_id="168" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:411 %mul76_6 = fmul i32 %bitcast_ln45_12, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul76_6"/></StgValue>
</operation>

<operation id="939" st_id="168" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:415 %mul76_7 = fmul i32 %bitcast_ln45_14, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul76_7"/></StgValue>
</operation>

<operation id="940" st_id="168" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:419 %mul76_8 = fmul i32 %bitcast_ln45_16, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul76_8"/></StgValue>
</operation>

<operation id="941" st_id="168" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:423 %mul76_9 = fmul i32 %bitcast_ln45_18, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul76_9"/></StgValue>
</operation>

<operation id="942" st_id="168" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:427 %mul76_s = fmul i32 %bitcast_ln45_20, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul76_s"/></StgValue>
</operation>

<operation id="943" st_id="168" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:431 %mul76_10 = fmul i32 %bitcast_ln45_22, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul76_10"/></StgValue>
</operation>

<operation id="944" st_id="168" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:435 %mul76_11 = fmul i32 %bitcast_ln45_24, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul76_11"/></StgValue>
</operation>

<operation id="945" st_id="168" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:439 %mul76_12 = fmul i32 %bitcast_ln45_26, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul76_12"/></StgValue>
</operation>

<operation id="946" st_id="168" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:443 %mul76_13 = fmul i32 %bitcast_ln45_28, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul76_13"/></StgValue>
</operation>

<operation id="947" st_id="168" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:447 %mul76_14 = fmul i32 %bitcast_ln45_30, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul76_14"/></StgValue>
</operation>

<operation id="948" st_id="168" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:451 %mul76_15 = fmul i32 %bitcast_ln45_32, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul76_15"/></StgValue>
</operation>

<operation id="949" st_id="168" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:455 %mul76_16 = fmul i32 %bitcast_ln45_34, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul76_16"/></StgValue>
</operation>

<operation id="950" st_id="168" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:459 %mul76_17 = fmul i32 %bitcast_ln45_36, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul76_17"/></StgValue>
</operation>

<operation id="951" st_id="168" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:463 %mul76_18 = fmul i32 %bitcast_ln45_38, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul76_18"/></StgValue>
</operation>

<operation id="952" st_id="168" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:467 %mul76_19 = fmul i32 %bitcast_ln45_40, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul76_19"/></StgValue>
</operation>

<operation id="953" st_id="168" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:471 %mul76_20 = fmul i32 %bitcast_ln45_42, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul76_20"/></StgValue>
</operation>

<operation id="954" st_id="168" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:475 %mul76_21 = fmul i32 %bitcast_ln45_44, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul76_21"/></StgValue>
</operation>

<operation id="955" st_id="168" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:479 %mul76_22 = fmul i32 %bitcast_ln45_46, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul76_22"/></StgValue>
</operation>

<operation id="956" st_id="168" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:483 %mul76_23 = fmul i32 %bitcast_ln45_48, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul76_23"/></StgValue>
</operation>

<operation id="957" st_id="168" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:487 %mul76_24 = fmul i32 %bitcast_ln45_50, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul76_24"/></StgValue>
</operation>

<operation id="958" st_id="168" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:491 %mul76_25 = fmul i32 %bitcast_ln45_52, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul76_25"/></StgValue>
</operation>

<operation id="959" st_id="168" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:495 %mul76_26 = fmul i32 %bitcast_ln45_54, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul76_26"/></StgValue>
</operation>

<operation id="960" st_id="168" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:499 %mul76_27 = fmul i32 %bitcast_ln45_56, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul76_27"/></StgValue>
</operation>

<operation id="961" st_id="168" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:503 %mul76_28 = fmul i32 %bitcast_ln45_58, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul76_28"/></StgValue>
</operation>

<operation id="962" st_id="168" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:507 %mul76_29 = fmul i32 %bitcast_ln45_60, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul76_29"/></StgValue>
</operation>

<operation id="963" st_id="168" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:511 %mul76_30 = fmul i32 %bitcast_ln45_62, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul76_30"/></StgValue>
</operation>
</state>

<state id="169" st_id="170">

<operation id="964" st_id="169" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:387 %mul5 = fmul i32 %bitcast_ln45_read, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>

<operation id="965" st_id="169" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:391 %mul76_1 = fmul i32 %bitcast_ln45_2, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul76_1"/></StgValue>
</operation>

<operation id="966" st_id="169" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:395 %mul76_2 = fmul i32 %bitcast_ln45_4, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul76_2"/></StgValue>
</operation>

<operation id="967" st_id="169" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:399 %mul76_3 = fmul i32 %bitcast_ln45_6, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul76_3"/></StgValue>
</operation>

<operation id="968" st_id="169" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:403 %mul76_4 = fmul i32 %bitcast_ln45_8, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul76_4"/></StgValue>
</operation>

<operation id="969" st_id="169" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:407 %mul76_5 = fmul i32 %bitcast_ln45_10, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul76_5"/></StgValue>
</operation>

<operation id="970" st_id="169" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:411 %mul76_6 = fmul i32 %bitcast_ln45_12, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul76_6"/></StgValue>
</operation>

<operation id="971" st_id="169" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:415 %mul76_7 = fmul i32 %bitcast_ln45_14, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul76_7"/></StgValue>
</operation>

<operation id="972" st_id="169" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:419 %mul76_8 = fmul i32 %bitcast_ln45_16, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul76_8"/></StgValue>
</operation>

<operation id="973" st_id="169" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:423 %mul76_9 = fmul i32 %bitcast_ln45_18, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul76_9"/></StgValue>
</operation>

<operation id="974" st_id="169" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:427 %mul76_s = fmul i32 %bitcast_ln45_20, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul76_s"/></StgValue>
</operation>

<operation id="975" st_id="169" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:431 %mul76_10 = fmul i32 %bitcast_ln45_22, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul76_10"/></StgValue>
</operation>

<operation id="976" st_id="169" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:435 %mul76_11 = fmul i32 %bitcast_ln45_24, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul76_11"/></StgValue>
</operation>

<operation id="977" st_id="169" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:439 %mul76_12 = fmul i32 %bitcast_ln45_26, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul76_12"/></StgValue>
</operation>

<operation id="978" st_id="169" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:443 %mul76_13 = fmul i32 %bitcast_ln45_28, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul76_13"/></StgValue>
</operation>

<operation id="979" st_id="169" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:447 %mul76_14 = fmul i32 %bitcast_ln45_30, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul76_14"/></StgValue>
</operation>

<operation id="980" st_id="169" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:451 %mul76_15 = fmul i32 %bitcast_ln45_32, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul76_15"/></StgValue>
</operation>

<operation id="981" st_id="169" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:455 %mul76_16 = fmul i32 %bitcast_ln45_34, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul76_16"/></StgValue>
</operation>

<operation id="982" st_id="169" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:459 %mul76_17 = fmul i32 %bitcast_ln45_36, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul76_17"/></StgValue>
</operation>

<operation id="983" st_id="169" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:463 %mul76_18 = fmul i32 %bitcast_ln45_38, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul76_18"/></StgValue>
</operation>

<operation id="984" st_id="169" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:467 %mul76_19 = fmul i32 %bitcast_ln45_40, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul76_19"/></StgValue>
</operation>

<operation id="985" st_id="169" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:471 %mul76_20 = fmul i32 %bitcast_ln45_42, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul76_20"/></StgValue>
</operation>

<operation id="986" st_id="169" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:475 %mul76_21 = fmul i32 %bitcast_ln45_44, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul76_21"/></StgValue>
</operation>

<operation id="987" st_id="169" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:479 %mul76_22 = fmul i32 %bitcast_ln45_46, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul76_22"/></StgValue>
</operation>

<operation id="988" st_id="169" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:483 %mul76_23 = fmul i32 %bitcast_ln45_48, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul76_23"/></StgValue>
</operation>

<operation id="989" st_id="169" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:487 %mul76_24 = fmul i32 %bitcast_ln45_50, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul76_24"/></StgValue>
</operation>

<operation id="990" st_id="169" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:491 %mul76_25 = fmul i32 %bitcast_ln45_52, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul76_25"/></StgValue>
</operation>

<operation id="991" st_id="169" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:495 %mul76_26 = fmul i32 %bitcast_ln45_54, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul76_26"/></StgValue>
</operation>

<operation id="992" st_id="169" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:499 %mul76_27 = fmul i32 %bitcast_ln45_56, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul76_27"/></StgValue>
</operation>

<operation id="993" st_id="169" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:503 %mul76_28 = fmul i32 %bitcast_ln45_58, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul76_28"/></StgValue>
</operation>

<operation id="994" st_id="169" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:507 %mul76_29 = fmul i32 %bitcast_ln45_60, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul76_29"/></StgValue>
</operation>

<operation id="995" st_id="169" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:511 %mul76_30 = fmul i32 %bitcast_ln45_62, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul76_30"/></StgValue>
</operation>
</state>

<state id="170" st_id="171">

<operation id="996" st_id="170" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:387 %mul5 = fmul i32 %bitcast_ln45_read, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>

<operation id="997" st_id="170" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:391 %mul76_1 = fmul i32 %bitcast_ln45_2, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul76_1"/></StgValue>
</operation>

<operation id="998" st_id="170" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:395 %mul76_2 = fmul i32 %bitcast_ln45_4, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul76_2"/></StgValue>
</operation>

<operation id="999" st_id="170" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:399 %mul76_3 = fmul i32 %bitcast_ln45_6, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul76_3"/></StgValue>
</operation>

<operation id="1000" st_id="170" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:403 %mul76_4 = fmul i32 %bitcast_ln45_8, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul76_4"/></StgValue>
</operation>

<operation id="1001" st_id="170" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:407 %mul76_5 = fmul i32 %bitcast_ln45_10, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul76_5"/></StgValue>
</operation>

<operation id="1002" st_id="170" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:411 %mul76_6 = fmul i32 %bitcast_ln45_12, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul76_6"/></StgValue>
</operation>

<operation id="1003" st_id="170" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:415 %mul76_7 = fmul i32 %bitcast_ln45_14, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul76_7"/></StgValue>
</operation>

<operation id="1004" st_id="170" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:419 %mul76_8 = fmul i32 %bitcast_ln45_16, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul76_8"/></StgValue>
</operation>

<operation id="1005" st_id="170" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:423 %mul76_9 = fmul i32 %bitcast_ln45_18, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul76_9"/></StgValue>
</operation>

<operation id="1006" st_id="170" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:427 %mul76_s = fmul i32 %bitcast_ln45_20, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul76_s"/></StgValue>
</operation>

<operation id="1007" st_id="170" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:431 %mul76_10 = fmul i32 %bitcast_ln45_22, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul76_10"/></StgValue>
</operation>

<operation id="1008" st_id="170" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:435 %mul76_11 = fmul i32 %bitcast_ln45_24, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul76_11"/></StgValue>
</operation>

<operation id="1009" st_id="170" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:439 %mul76_12 = fmul i32 %bitcast_ln45_26, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul76_12"/></StgValue>
</operation>

<operation id="1010" st_id="170" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:443 %mul76_13 = fmul i32 %bitcast_ln45_28, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul76_13"/></StgValue>
</operation>

<operation id="1011" st_id="170" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:447 %mul76_14 = fmul i32 %bitcast_ln45_30, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul76_14"/></StgValue>
</operation>

<operation id="1012" st_id="170" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:451 %mul76_15 = fmul i32 %bitcast_ln45_32, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul76_15"/></StgValue>
</operation>

<operation id="1013" st_id="170" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:455 %mul76_16 = fmul i32 %bitcast_ln45_34, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul76_16"/></StgValue>
</operation>

<operation id="1014" st_id="170" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:459 %mul76_17 = fmul i32 %bitcast_ln45_36, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul76_17"/></StgValue>
</operation>

<operation id="1015" st_id="170" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:463 %mul76_18 = fmul i32 %bitcast_ln45_38, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul76_18"/></StgValue>
</operation>

<operation id="1016" st_id="170" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:467 %mul76_19 = fmul i32 %bitcast_ln45_40, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul76_19"/></StgValue>
</operation>

<operation id="1017" st_id="170" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:471 %mul76_20 = fmul i32 %bitcast_ln45_42, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul76_20"/></StgValue>
</operation>

<operation id="1018" st_id="170" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:475 %mul76_21 = fmul i32 %bitcast_ln45_44, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul76_21"/></StgValue>
</operation>

<operation id="1019" st_id="170" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:479 %mul76_22 = fmul i32 %bitcast_ln45_46, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul76_22"/></StgValue>
</operation>

<operation id="1020" st_id="170" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:483 %mul76_23 = fmul i32 %bitcast_ln45_48, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul76_23"/></StgValue>
</operation>

<operation id="1021" st_id="170" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:487 %mul76_24 = fmul i32 %bitcast_ln45_50, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul76_24"/></StgValue>
</operation>

<operation id="1022" st_id="170" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:491 %mul76_25 = fmul i32 %bitcast_ln45_52, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul76_25"/></StgValue>
</operation>

<operation id="1023" st_id="170" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:495 %mul76_26 = fmul i32 %bitcast_ln45_54, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul76_26"/></StgValue>
</operation>

<operation id="1024" st_id="170" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:499 %mul76_27 = fmul i32 %bitcast_ln45_56, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul76_27"/></StgValue>
</operation>

<operation id="1025" st_id="170" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:503 %mul76_28 = fmul i32 %bitcast_ln45_58, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul76_28"/></StgValue>
</operation>

<operation id="1026" st_id="170" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:507 %mul76_29 = fmul i32 %bitcast_ln45_60, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul76_29"/></StgValue>
</operation>

<operation id="1027" st_id="170" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:511 %mul76_30 = fmul i32 %bitcast_ln45_62, i32 %add58_30

]]></Node>
<StgValue><ssdm name="mul76_30"/></StgValue>
</operation>
</state>

<state id="171" st_id="172">

<operation id="1028" st_id="171" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:388 %sub1 = fsub i32 %bitcast_ln45_1, i32 %mul5

]]></Node>
<StgValue><ssdm name="sub1"/></StgValue>
</operation>

<operation id="1029" st_id="171" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:392 %sub77_1 = fsub i32 %bitcast_ln45_3, i32 %mul76_1

]]></Node>
<StgValue><ssdm name="sub77_1"/></StgValue>
</operation>

<operation id="1030" st_id="171" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:396 %sub77_2 = fsub i32 %bitcast_ln45_5, i32 %mul76_2

]]></Node>
<StgValue><ssdm name="sub77_2"/></StgValue>
</operation>

<operation id="1031" st_id="171" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:400 %sub77_3 = fsub i32 %bitcast_ln45_7, i32 %mul76_3

]]></Node>
<StgValue><ssdm name="sub77_3"/></StgValue>
</operation>

<operation id="1032" st_id="171" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:404 %sub77_4 = fsub i32 %bitcast_ln45_9, i32 %mul76_4

]]></Node>
<StgValue><ssdm name="sub77_4"/></StgValue>
</operation>

<operation id="1033" st_id="171" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:408 %sub77_5 = fsub i32 %bitcast_ln45_11, i32 %mul76_5

]]></Node>
<StgValue><ssdm name="sub77_5"/></StgValue>
</operation>

<operation id="1034" st_id="171" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:412 %sub77_6 = fsub i32 %bitcast_ln45_13, i32 %mul76_6

]]></Node>
<StgValue><ssdm name="sub77_6"/></StgValue>
</operation>

<operation id="1035" st_id="171" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:416 %sub77_7 = fsub i32 %bitcast_ln45_15, i32 %mul76_7

]]></Node>
<StgValue><ssdm name="sub77_7"/></StgValue>
</operation>

<operation id="1036" st_id="171" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:420 %sub77_8 = fsub i32 %bitcast_ln45_17, i32 %mul76_8

]]></Node>
<StgValue><ssdm name="sub77_8"/></StgValue>
</operation>

<operation id="1037" st_id="171" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:424 %sub77_9 = fsub i32 %bitcast_ln45_19, i32 %mul76_9

]]></Node>
<StgValue><ssdm name="sub77_9"/></StgValue>
</operation>

<operation id="1038" st_id="171" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:428 %sub77_s = fsub i32 %bitcast_ln45_21, i32 %mul76_s

]]></Node>
<StgValue><ssdm name="sub77_s"/></StgValue>
</operation>

<operation id="1039" st_id="171" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:432 %sub77_10 = fsub i32 %bitcast_ln45_23, i32 %mul76_10

]]></Node>
<StgValue><ssdm name="sub77_10"/></StgValue>
</operation>

<operation id="1040" st_id="171" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:436 %sub77_11 = fsub i32 %bitcast_ln45_25, i32 %mul76_11

]]></Node>
<StgValue><ssdm name="sub77_11"/></StgValue>
</operation>

<operation id="1041" st_id="171" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:440 %sub77_12 = fsub i32 %bitcast_ln45_27, i32 %mul76_12

]]></Node>
<StgValue><ssdm name="sub77_12"/></StgValue>
</operation>

<operation id="1042" st_id="171" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:444 %sub77_13 = fsub i32 %bitcast_ln45_29, i32 %mul76_13

]]></Node>
<StgValue><ssdm name="sub77_13"/></StgValue>
</operation>

<operation id="1043" st_id="171" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:448 %sub77_14 = fsub i32 %bitcast_ln45_31, i32 %mul76_14

]]></Node>
<StgValue><ssdm name="sub77_14"/></StgValue>
</operation>

<operation id="1044" st_id="171" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:452 %sub77_15 = fsub i32 %bitcast_ln45_33, i32 %mul76_15

]]></Node>
<StgValue><ssdm name="sub77_15"/></StgValue>
</operation>

<operation id="1045" st_id="171" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:456 %sub77_16 = fsub i32 %bitcast_ln45_35, i32 %mul76_16

]]></Node>
<StgValue><ssdm name="sub77_16"/></StgValue>
</operation>

<operation id="1046" st_id="171" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:460 %sub77_17 = fsub i32 %bitcast_ln45_37, i32 %mul76_17

]]></Node>
<StgValue><ssdm name="sub77_17"/></StgValue>
</operation>

<operation id="1047" st_id="171" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:464 %sub77_18 = fsub i32 %bitcast_ln45_39, i32 %mul76_18

]]></Node>
<StgValue><ssdm name="sub77_18"/></StgValue>
</operation>

<operation id="1048" st_id="171" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:468 %sub77_19 = fsub i32 %bitcast_ln45_41, i32 %mul76_19

]]></Node>
<StgValue><ssdm name="sub77_19"/></StgValue>
</operation>

<operation id="1049" st_id="171" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:472 %sub77_20 = fsub i32 %bitcast_ln45_43, i32 %mul76_20

]]></Node>
<StgValue><ssdm name="sub77_20"/></StgValue>
</operation>

<operation id="1050" st_id="171" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:476 %sub77_21 = fsub i32 %bitcast_ln45_45, i32 %mul76_21

]]></Node>
<StgValue><ssdm name="sub77_21"/></StgValue>
</operation>

<operation id="1051" st_id="171" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:480 %sub77_22 = fsub i32 %bitcast_ln45_47, i32 %mul76_22

]]></Node>
<StgValue><ssdm name="sub77_22"/></StgValue>
</operation>

<operation id="1052" st_id="171" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:484 %sub77_23 = fsub i32 %bitcast_ln45_49, i32 %mul76_23

]]></Node>
<StgValue><ssdm name="sub77_23"/></StgValue>
</operation>

<operation id="1053" st_id="171" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:488 %sub77_24 = fsub i32 %bitcast_ln45_51, i32 %mul76_24

]]></Node>
<StgValue><ssdm name="sub77_24"/></StgValue>
</operation>

<operation id="1054" st_id="171" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:492 %sub77_25 = fsub i32 %bitcast_ln45_53, i32 %mul76_25

]]></Node>
<StgValue><ssdm name="sub77_25"/></StgValue>
</operation>

<operation id="1055" st_id="171" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:496 %sub77_26 = fsub i32 %bitcast_ln45_55, i32 %mul76_26

]]></Node>
<StgValue><ssdm name="sub77_26"/></StgValue>
</operation>

<operation id="1056" st_id="171" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:500 %sub77_27 = fsub i32 %bitcast_ln45_57, i32 %mul76_27

]]></Node>
<StgValue><ssdm name="sub77_27"/></StgValue>
</operation>

<operation id="1057" st_id="171" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:504 %sub77_28 = fsub i32 %bitcast_ln45_59, i32 %mul76_28

]]></Node>
<StgValue><ssdm name="sub77_28"/></StgValue>
</operation>

<operation id="1058" st_id="171" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:508 %sub77_29 = fsub i32 %bitcast_ln45_61, i32 %mul76_29

]]></Node>
<StgValue><ssdm name="sub77_29"/></StgValue>
</operation>

<operation id="1059" st_id="171" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:512 %sub77_30 = fsub i32 %bitcast_ln45_63, i32 %mul76_30

]]></Node>
<StgValue><ssdm name="sub77_30"/></StgValue>
</operation>
</state>

<state id="172" st_id="173">

<operation id="1060" st_id="172" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:388 %sub1 = fsub i32 %bitcast_ln45_1, i32 %mul5

]]></Node>
<StgValue><ssdm name="sub1"/></StgValue>
</operation>

<operation id="1061" st_id="172" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:392 %sub77_1 = fsub i32 %bitcast_ln45_3, i32 %mul76_1

]]></Node>
<StgValue><ssdm name="sub77_1"/></StgValue>
</operation>

<operation id="1062" st_id="172" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:396 %sub77_2 = fsub i32 %bitcast_ln45_5, i32 %mul76_2

]]></Node>
<StgValue><ssdm name="sub77_2"/></StgValue>
</operation>

<operation id="1063" st_id="172" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:400 %sub77_3 = fsub i32 %bitcast_ln45_7, i32 %mul76_3

]]></Node>
<StgValue><ssdm name="sub77_3"/></StgValue>
</operation>

<operation id="1064" st_id="172" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:404 %sub77_4 = fsub i32 %bitcast_ln45_9, i32 %mul76_4

]]></Node>
<StgValue><ssdm name="sub77_4"/></StgValue>
</operation>

<operation id="1065" st_id="172" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:408 %sub77_5 = fsub i32 %bitcast_ln45_11, i32 %mul76_5

]]></Node>
<StgValue><ssdm name="sub77_5"/></StgValue>
</operation>

<operation id="1066" st_id="172" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:412 %sub77_6 = fsub i32 %bitcast_ln45_13, i32 %mul76_6

]]></Node>
<StgValue><ssdm name="sub77_6"/></StgValue>
</operation>

<operation id="1067" st_id="172" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:416 %sub77_7 = fsub i32 %bitcast_ln45_15, i32 %mul76_7

]]></Node>
<StgValue><ssdm name="sub77_7"/></StgValue>
</operation>

<operation id="1068" st_id="172" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:420 %sub77_8 = fsub i32 %bitcast_ln45_17, i32 %mul76_8

]]></Node>
<StgValue><ssdm name="sub77_8"/></StgValue>
</operation>

<operation id="1069" st_id="172" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:424 %sub77_9 = fsub i32 %bitcast_ln45_19, i32 %mul76_9

]]></Node>
<StgValue><ssdm name="sub77_9"/></StgValue>
</operation>

<operation id="1070" st_id="172" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:428 %sub77_s = fsub i32 %bitcast_ln45_21, i32 %mul76_s

]]></Node>
<StgValue><ssdm name="sub77_s"/></StgValue>
</operation>

<operation id="1071" st_id="172" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:432 %sub77_10 = fsub i32 %bitcast_ln45_23, i32 %mul76_10

]]></Node>
<StgValue><ssdm name="sub77_10"/></StgValue>
</operation>

<operation id="1072" st_id="172" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:436 %sub77_11 = fsub i32 %bitcast_ln45_25, i32 %mul76_11

]]></Node>
<StgValue><ssdm name="sub77_11"/></StgValue>
</operation>

<operation id="1073" st_id="172" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:440 %sub77_12 = fsub i32 %bitcast_ln45_27, i32 %mul76_12

]]></Node>
<StgValue><ssdm name="sub77_12"/></StgValue>
</operation>

<operation id="1074" st_id="172" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:444 %sub77_13 = fsub i32 %bitcast_ln45_29, i32 %mul76_13

]]></Node>
<StgValue><ssdm name="sub77_13"/></StgValue>
</operation>

<operation id="1075" st_id="172" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:448 %sub77_14 = fsub i32 %bitcast_ln45_31, i32 %mul76_14

]]></Node>
<StgValue><ssdm name="sub77_14"/></StgValue>
</operation>

<operation id="1076" st_id="172" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:452 %sub77_15 = fsub i32 %bitcast_ln45_33, i32 %mul76_15

]]></Node>
<StgValue><ssdm name="sub77_15"/></StgValue>
</operation>

<operation id="1077" st_id="172" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:456 %sub77_16 = fsub i32 %bitcast_ln45_35, i32 %mul76_16

]]></Node>
<StgValue><ssdm name="sub77_16"/></StgValue>
</operation>

<operation id="1078" st_id="172" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:460 %sub77_17 = fsub i32 %bitcast_ln45_37, i32 %mul76_17

]]></Node>
<StgValue><ssdm name="sub77_17"/></StgValue>
</operation>

<operation id="1079" st_id="172" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:464 %sub77_18 = fsub i32 %bitcast_ln45_39, i32 %mul76_18

]]></Node>
<StgValue><ssdm name="sub77_18"/></StgValue>
</operation>

<operation id="1080" st_id="172" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:468 %sub77_19 = fsub i32 %bitcast_ln45_41, i32 %mul76_19

]]></Node>
<StgValue><ssdm name="sub77_19"/></StgValue>
</operation>

<operation id="1081" st_id="172" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:472 %sub77_20 = fsub i32 %bitcast_ln45_43, i32 %mul76_20

]]></Node>
<StgValue><ssdm name="sub77_20"/></StgValue>
</operation>

<operation id="1082" st_id="172" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:476 %sub77_21 = fsub i32 %bitcast_ln45_45, i32 %mul76_21

]]></Node>
<StgValue><ssdm name="sub77_21"/></StgValue>
</operation>

<operation id="1083" st_id="172" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:480 %sub77_22 = fsub i32 %bitcast_ln45_47, i32 %mul76_22

]]></Node>
<StgValue><ssdm name="sub77_22"/></StgValue>
</operation>

<operation id="1084" st_id="172" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:484 %sub77_23 = fsub i32 %bitcast_ln45_49, i32 %mul76_23

]]></Node>
<StgValue><ssdm name="sub77_23"/></StgValue>
</operation>

<operation id="1085" st_id="172" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:488 %sub77_24 = fsub i32 %bitcast_ln45_51, i32 %mul76_24

]]></Node>
<StgValue><ssdm name="sub77_24"/></StgValue>
</operation>

<operation id="1086" st_id="172" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:492 %sub77_25 = fsub i32 %bitcast_ln45_53, i32 %mul76_25

]]></Node>
<StgValue><ssdm name="sub77_25"/></StgValue>
</operation>

<operation id="1087" st_id="172" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:496 %sub77_26 = fsub i32 %bitcast_ln45_55, i32 %mul76_26

]]></Node>
<StgValue><ssdm name="sub77_26"/></StgValue>
</operation>

<operation id="1088" st_id="172" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:500 %sub77_27 = fsub i32 %bitcast_ln45_57, i32 %mul76_27

]]></Node>
<StgValue><ssdm name="sub77_27"/></StgValue>
</operation>

<operation id="1089" st_id="172" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:504 %sub77_28 = fsub i32 %bitcast_ln45_59, i32 %mul76_28

]]></Node>
<StgValue><ssdm name="sub77_28"/></StgValue>
</operation>

<operation id="1090" st_id="172" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:508 %sub77_29 = fsub i32 %bitcast_ln45_61, i32 %mul76_29

]]></Node>
<StgValue><ssdm name="sub77_29"/></StgValue>
</operation>

<operation id="1091" st_id="172" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:512 %sub77_30 = fsub i32 %bitcast_ln45_63, i32 %mul76_30

]]></Node>
<StgValue><ssdm name="sub77_30"/></StgValue>
</operation>
</state>

<state id="173" st_id="174">

<operation id="1092" st_id="173" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:388 %sub1 = fsub i32 %bitcast_ln45_1, i32 %mul5

]]></Node>
<StgValue><ssdm name="sub1"/></StgValue>
</operation>

<operation id="1093" st_id="173" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:392 %sub77_1 = fsub i32 %bitcast_ln45_3, i32 %mul76_1

]]></Node>
<StgValue><ssdm name="sub77_1"/></StgValue>
</operation>

<operation id="1094" st_id="173" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:396 %sub77_2 = fsub i32 %bitcast_ln45_5, i32 %mul76_2

]]></Node>
<StgValue><ssdm name="sub77_2"/></StgValue>
</operation>

<operation id="1095" st_id="173" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:400 %sub77_3 = fsub i32 %bitcast_ln45_7, i32 %mul76_3

]]></Node>
<StgValue><ssdm name="sub77_3"/></StgValue>
</operation>

<operation id="1096" st_id="173" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:404 %sub77_4 = fsub i32 %bitcast_ln45_9, i32 %mul76_4

]]></Node>
<StgValue><ssdm name="sub77_4"/></StgValue>
</operation>

<operation id="1097" st_id="173" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:408 %sub77_5 = fsub i32 %bitcast_ln45_11, i32 %mul76_5

]]></Node>
<StgValue><ssdm name="sub77_5"/></StgValue>
</operation>

<operation id="1098" st_id="173" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:412 %sub77_6 = fsub i32 %bitcast_ln45_13, i32 %mul76_6

]]></Node>
<StgValue><ssdm name="sub77_6"/></StgValue>
</operation>

<operation id="1099" st_id="173" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:416 %sub77_7 = fsub i32 %bitcast_ln45_15, i32 %mul76_7

]]></Node>
<StgValue><ssdm name="sub77_7"/></StgValue>
</operation>

<operation id="1100" st_id="173" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:420 %sub77_8 = fsub i32 %bitcast_ln45_17, i32 %mul76_8

]]></Node>
<StgValue><ssdm name="sub77_8"/></StgValue>
</operation>

<operation id="1101" st_id="173" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:424 %sub77_9 = fsub i32 %bitcast_ln45_19, i32 %mul76_9

]]></Node>
<StgValue><ssdm name="sub77_9"/></StgValue>
</operation>

<operation id="1102" st_id="173" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:428 %sub77_s = fsub i32 %bitcast_ln45_21, i32 %mul76_s

]]></Node>
<StgValue><ssdm name="sub77_s"/></StgValue>
</operation>

<operation id="1103" st_id="173" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:432 %sub77_10 = fsub i32 %bitcast_ln45_23, i32 %mul76_10

]]></Node>
<StgValue><ssdm name="sub77_10"/></StgValue>
</operation>

<operation id="1104" st_id="173" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:436 %sub77_11 = fsub i32 %bitcast_ln45_25, i32 %mul76_11

]]></Node>
<StgValue><ssdm name="sub77_11"/></StgValue>
</operation>

<operation id="1105" st_id="173" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:440 %sub77_12 = fsub i32 %bitcast_ln45_27, i32 %mul76_12

]]></Node>
<StgValue><ssdm name="sub77_12"/></StgValue>
</operation>

<operation id="1106" st_id="173" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:444 %sub77_13 = fsub i32 %bitcast_ln45_29, i32 %mul76_13

]]></Node>
<StgValue><ssdm name="sub77_13"/></StgValue>
</operation>

<operation id="1107" st_id="173" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:448 %sub77_14 = fsub i32 %bitcast_ln45_31, i32 %mul76_14

]]></Node>
<StgValue><ssdm name="sub77_14"/></StgValue>
</operation>

<operation id="1108" st_id="173" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:452 %sub77_15 = fsub i32 %bitcast_ln45_33, i32 %mul76_15

]]></Node>
<StgValue><ssdm name="sub77_15"/></StgValue>
</operation>

<operation id="1109" st_id="173" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:456 %sub77_16 = fsub i32 %bitcast_ln45_35, i32 %mul76_16

]]></Node>
<StgValue><ssdm name="sub77_16"/></StgValue>
</operation>

<operation id="1110" st_id="173" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:460 %sub77_17 = fsub i32 %bitcast_ln45_37, i32 %mul76_17

]]></Node>
<StgValue><ssdm name="sub77_17"/></StgValue>
</operation>

<operation id="1111" st_id="173" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:464 %sub77_18 = fsub i32 %bitcast_ln45_39, i32 %mul76_18

]]></Node>
<StgValue><ssdm name="sub77_18"/></StgValue>
</operation>

<operation id="1112" st_id="173" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:468 %sub77_19 = fsub i32 %bitcast_ln45_41, i32 %mul76_19

]]></Node>
<StgValue><ssdm name="sub77_19"/></StgValue>
</operation>

<operation id="1113" st_id="173" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:472 %sub77_20 = fsub i32 %bitcast_ln45_43, i32 %mul76_20

]]></Node>
<StgValue><ssdm name="sub77_20"/></StgValue>
</operation>

<operation id="1114" st_id="173" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:476 %sub77_21 = fsub i32 %bitcast_ln45_45, i32 %mul76_21

]]></Node>
<StgValue><ssdm name="sub77_21"/></StgValue>
</operation>

<operation id="1115" st_id="173" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:480 %sub77_22 = fsub i32 %bitcast_ln45_47, i32 %mul76_22

]]></Node>
<StgValue><ssdm name="sub77_22"/></StgValue>
</operation>

<operation id="1116" st_id="173" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:484 %sub77_23 = fsub i32 %bitcast_ln45_49, i32 %mul76_23

]]></Node>
<StgValue><ssdm name="sub77_23"/></StgValue>
</operation>

<operation id="1117" st_id="173" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:488 %sub77_24 = fsub i32 %bitcast_ln45_51, i32 %mul76_24

]]></Node>
<StgValue><ssdm name="sub77_24"/></StgValue>
</operation>

<operation id="1118" st_id="173" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:492 %sub77_25 = fsub i32 %bitcast_ln45_53, i32 %mul76_25

]]></Node>
<StgValue><ssdm name="sub77_25"/></StgValue>
</operation>

<operation id="1119" st_id="173" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:496 %sub77_26 = fsub i32 %bitcast_ln45_55, i32 %mul76_26

]]></Node>
<StgValue><ssdm name="sub77_26"/></StgValue>
</operation>

<operation id="1120" st_id="173" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:500 %sub77_27 = fsub i32 %bitcast_ln45_57, i32 %mul76_27

]]></Node>
<StgValue><ssdm name="sub77_27"/></StgValue>
</operation>

<operation id="1121" st_id="173" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:504 %sub77_28 = fsub i32 %bitcast_ln45_59, i32 %mul76_28

]]></Node>
<StgValue><ssdm name="sub77_28"/></StgValue>
</operation>

<operation id="1122" st_id="173" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:508 %sub77_29 = fsub i32 %bitcast_ln45_61, i32 %mul76_29

]]></Node>
<StgValue><ssdm name="sub77_29"/></StgValue>
</operation>

<operation id="1123" st_id="173" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:512 %sub77_30 = fsub i32 %bitcast_ln45_63, i32 %mul76_30

]]></Node>
<StgValue><ssdm name="sub77_30"/></StgValue>
</operation>
</state>

<state id="174" st_id="175">

<operation id="1124" st_id="174" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:388 %sub1 = fsub i32 %bitcast_ln45_1, i32 %mul5

]]></Node>
<StgValue><ssdm name="sub1"/></StgValue>
</operation>

<operation id="1125" st_id="174" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:392 %sub77_1 = fsub i32 %bitcast_ln45_3, i32 %mul76_1

]]></Node>
<StgValue><ssdm name="sub77_1"/></StgValue>
</operation>

<operation id="1126" st_id="174" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:396 %sub77_2 = fsub i32 %bitcast_ln45_5, i32 %mul76_2

]]></Node>
<StgValue><ssdm name="sub77_2"/></StgValue>
</operation>

<operation id="1127" st_id="174" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:400 %sub77_3 = fsub i32 %bitcast_ln45_7, i32 %mul76_3

]]></Node>
<StgValue><ssdm name="sub77_3"/></StgValue>
</operation>

<operation id="1128" st_id="174" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:404 %sub77_4 = fsub i32 %bitcast_ln45_9, i32 %mul76_4

]]></Node>
<StgValue><ssdm name="sub77_4"/></StgValue>
</operation>

<operation id="1129" st_id="174" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:408 %sub77_5 = fsub i32 %bitcast_ln45_11, i32 %mul76_5

]]></Node>
<StgValue><ssdm name="sub77_5"/></StgValue>
</operation>

<operation id="1130" st_id="174" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:412 %sub77_6 = fsub i32 %bitcast_ln45_13, i32 %mul76_6

]]></Node>
<StgValue><ssdm name="sub77_6"/></StgValue>
</operation>

<operation id="1131" st_id="174" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:416 %sub77_7 = fsub i32 %bitcast_ln45_15, i32 %mul76_7

]]></Node>
<StgValue><ssdm name="sub77_7"/></StgValue>
</operation>

<operation id="1132" st_id="174" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:420 %sub77_8 = fsub i32 %bitcast_ln45_17, i32 %mul76_8

]]></Node>
<StgValue><ssdm name="sub77_8"/></StgValue>
</operation>

<operation id="1133" st_id="174" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:424 %sub77_9 = fsub i32 %bitcast_ln45_19, i32 %mul76_9

]]></Node>
<StgValue><ssdm name="sub77_9"/></StgValue>
</operation>

<operation id="1134" st_id="174" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:428 %sub77_s = fsub i32 %bitcast_ln45_21, i32 %mul76_s

]]></Node>
<StgValue><ssdm name="sub77_s"/></StgValue>
</operation>

<operation id="1135" st_id="174" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:432 %sub77_10 = fsub i32 %bitcast_ln45_23, i32 %mul76_10

]]></Node>
<StgValue><ssdm name="sub77_10"/></StgValue>
</operation>

<operation id="1136" st_id="174" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:436 %sub77_11 = fsub i32 %bitcast_ln45_25, i32 %mul76_11

]]></Node>
<StgValue><ssdm name="sub77_11"/></StgValue>
</operation>

<operation id="1137" st_id="174" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:440 %sub77_12 = fsub i32 %bitcast_ln45_27, i32 %mul76_12

]]></Node>
<StgValue><ssdm name="sub77_12"/></StgValue>
</operation>

<operation id="1138" st_id="174" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:444 %sub77_13 = fsub i32 %bitcast_ln45_29, i32 %mul76_13

]]></Node>
<StgValue><ssdm name="sub77_13"/></StgValue>
</operation>

<operation id="1139" st_id="174" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:448 %sub77_14 = fsub i32 %bitcast_ln45_31, i32 %mul76_14

]]></Node>
<StgValue><ssdm name="sub77_14"/></StgValue>
</operation>

<operation id="1140" st_id="174" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:452 %sub77_15 = fsub i32 %bitcast_ln45_33, i32 %mul76_15

]]></Node>
<StgValue><ssdm name="sub77_15"/></StgValue>
</operation>

<operation id="1141" st_id="174" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:456 %sub77_16 = fsub i32 %bitcast_ln45_35, i32 %mul76_16

]]></Node>
<StgValue><ssdm name="sub77_16"/></StgValue>
</operation>

<operation id="1142" st_id="174" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:460 %sub77_17 = fsub i32 %bitcast_ln45_37, i32 %mul76_17

]]></Node>
<StgValue><ssdm name="sub77_17"/></StgValue>
</operation>

<operation id="1143" st_id="174" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:464 %sub77_18 = fsub i32 %bitcast_ln45_39, i32 %mul76_18

]]></Node>
<StgValue><ssdm name="sub77_18"/></StgValue>
</operation>

<operation id="1144" st_id="174" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:468 %sub77_19 = fsub i32 %bitcast_ln45_41, i32 %mul76_19

]]></Node>
<StgValue><ssdm name="sub77_19"/></StgValue>
</operation>

<operation id="1145" st_id="174" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:472 %sub77_20 = fsub i32 %bitcast_ln45_43, i32 %mul76_20

]]></Node>
<StgValue><ssdm name="sub77_20"/></StgValue>
</operation>

<operation id="1146" st_id="174" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:476 %sub77_21 = fsub i32 %bitcast_ln45_45, i32 %mul76_21

]]></Node>
<StgValue><ssdm name="sub77_21"/></StgValue>
</operation>

<operation id="1147" st_id="174" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:480 %sub77_22 = fsub i32 %bitcast_ln45_47, i32 %mul76_22

]]></Node>
<StgValue><ssdm name="sub77_22"/></StgValue>
</operation>

<operation id="1148" st_id="174" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:484 %sub77_23 = fsub i32 %bitcast_ln45_49, i32 %mul76_23

]]></Node>
<StgValue><ssdm name="sub77_23"/></StgValue>
</operation>

<operation id="1149" st_id="174" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:488 %sub77_24 = fsub i32 %bitcast_ln45_51, i32 %mul76_24

]]></Node>
<StgValue><ssdm name="sub77_24"/></StgValue>
</operation>

<operation id="1150" st_id="174" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:492 %sub77_25 = fsub i32 %bitcast_ln45_53, i32 %mul76_25

]]></Node>
<StgValue><ssdm name="sub77_25"/></StgValue>
</operation>

<operation id="1151" st_id="174" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:496 %sub77_26 = fsub i32 %bitcast_ln45_55, i32 %mul76_26

]]></Node>
<StgValue><ssdm name="sub77_26"/></StgValue>
</operation>

<operation id="1152" st_id="174" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:500 %sub77_27 = fsub i32 %bitcast_ln45_57, i32 %mul76_27

]]></Node>
<StgValue><ssdm name="sub77_27"/></StgValue>
</operation>

<operation id="1153" st_id="174" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:504 %sub77_28 = fsub i32 %bitcast_ln45_59, i32 %mul76_28

]]></Node>
<StgValue><ssdm name="sub77_28"/></StgValue>
</operation>

<operation id="1154" st_id="174" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:508 %sub77_29 = fsub i32 %bitcast_ln45_61, i32 %mul76_29

]]></Node>
<StgValue><ssdm name="sub77_29"/></StgValue>
</operation>

<operation id="1155" st_id="174" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:512 %sub77_30 = fsub i32 %bitcast_ln45_63, i32 %mul76_30

]]></Node>
<StgValue><ssdm name="sub77_30"/></StgValue>
</operation>
</state>

<state id="175" st_id="176">

<operation id="1156" st_id="175" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:388 %sub1 = fsub i32 %bitcast_ln45_1, i32 %mul5

]]></Node>
<StgValue><ssdm name="sub1"/></StgValue>
</operation>

<operation id="1157" st_id="175" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:392 %sub77_1 = fsub i32 %bitcast_ln45_3, i32 %mul76_1

]]></Node>
<StgValue><ssdm name="sub77_1"/></StgValue>
</operation>

<operation id="1158" st_id="175" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:396 %sub77_2 = fsub i32 %bitcast_ln45_5, i32 %mul76_2

]]></Node>
<StgValue><ssdm name="sub77_2"/></StgValue>
</operation>

<operation id="1159" st_id="175" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:400 %sub77_3 = fsub i32 %bitcast_ln45_7, i32 %mul76_3

]]></Node>
<StgValue><ssdm name="sub77_3"/></StgValue>
</operation>

<operation id="1160" st_id="175" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:404 %sub77_4 = fsub i32 %bitcast_ln45_9, i32 %mul76_4

]]></Node>
<StgValue><ssdm name="sub77_4"/></StgValue>
</operation>

<operation id="1161" st_id="175" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:408 %sub77_5 = fsub i32 %bitcast_ln45_11, i32 %mul76_5

]]></Node>
<StgValue><ssdm name="sub77_5"/></StgValue>
</operation>

<operation id="1162" st_id="175" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:412 %sub77_6 = fsub i32 %bitcast_ln45_13, i32 %mul76_6

]]></Node>
<StgValue><ssdm name="sub77_6"/></StgValue>
</operation>

<operation id="1163" st_id="175" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:416 %sub77_7 = fsub i32 %bitcast_ln45_15, i32 %mul76_7

]]></Node>
<StgValue><ssdm name="sub77_7"/></StgValue>
</operation>

<operation id="1164" st_id="175" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:420 %sub77_8 = fsub i32 %bitcast_ln45_17, i32 %mul76_8

]]></Node>
<StgValue><ssdm name="sub77_8"/></StgValue>
</operation>

<operation id="1165" st_id="175" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:424 %sub77_9 = fsub i32 %bitcast_ln45_19, i32 %mul76_9

]]></Node>
<StgValue><ssdm name="sub77_9"/></StgValue>
</operation>

<operation id="1166" st_id="175" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:428 %sub77_s = fsub i32 %bitcast_ln45_21, i32 %mul76_s

]]></Node>
<StgValue><ssdm name="sub77_s"/></StgValue>
</operation>

<operation id="1167" st_id="175" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:432 %sub77_10 = fsub i32 %bitcast_ln45_23, i32 %mul76_10

]]></Node>
<StgValue><ssdm name="sub77_10"/></StgValue>
</operation>

<operation id="1168" st_id="175" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:436 %sub77_11 = fsub i32 %bitcast_ln45_25, i32 %mul76_11

]]></Node>
<StgValue><ssdm name="sub77_11"/></StgValue>
</operation>

<operation id="1169" st_id="175" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:440 %sub77_12 = fsub i32 %bitcast_ln45_27, i32 %mul76_12

]]></Node>
<StgValue><ssdm name="sub77_12"/></StgValue>
</operation>

<operation id="1170" st_id="175" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:444 %sub77_13 = fsub i32 %bitcast_ln45_29, i32 %mul76_13

]]></Node>
<StgValue><ssdm name="sub77_13"/></StgValue>
</operation>

<operation id="1171" st_id="175" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:448 %sub77_14 = fsub i32 %bitcast_ln45_31, i32 %mul76_14

]]></Node>
<StgValue><ssdm name="sub77_14"/></StgValue>
</operation>

<operation id="1172" st_id="175" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:452 %sub77_15 = fsub i32 %bitcast_ln45_33, i32 %mul76_15

]]></Node>
<StgValue><ssdm name="sub77_15"/></StgValue>
</operation>

<operation id="1173" st_id="175" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:456 %sub77_16 = fsub i32 %bitcast_ln45_35, i32 %mul76_16

]]></Node>
<StgValue><ssdm name="sub77_16"/></StgValue>
</operation>

<operation id="1174" st_id="175" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:460 %sub77_17 = fsub i32 %bitcast_ln45_37, i32 %mul76_17

]]></Node>
<StgValue><ssdm name="sub77_17"/></StgValue>
</operation>

<operation id="1175" st_id="175" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:464 %sub77_18 = fsub i32 %bitcast_ln45_39, i32 %mul76_18

]]></Node>
<StgValue><ssdm name="sub77_18"/></StgValue>
</operation>

<operation id="1176" st_id="175" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:468 %sub77_19 = fsub i32 %bitcast_ln45_41, i32 %mul76_19

]]></Node>
<StgValue><ssdm name="sub77_19"/></StgValue>
</operation>

<operation id="1177" st_id="175" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:472 %sub77_20 = fsub i32 %bitcast_ln45_43, i32 %mul76_20

]]></Node>
<StgValue><ssdm name="sub77_20"/></StgValue>
</operation>

<operation id="1178" st_id="175" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:476 %sub77_21 = fsub i32 %bitcast_ln45_45, i32 %mul76_21

]]></Node>
<StgValue><ssdm name="sub77_21"/></StgValue>
</operation>

<operation id="1179" st_id="175" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:480 %sub77_22 = fsub i32 %bitcast_ln45_47, i32 %mul76_22

]]></Node>
<StgValue><ssdm name="sub77_22"/></StgValue>
</operation>

<operation id="1180" st_id="175" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:484 %sub77_23 = fsub i32 %bitcast_ln45_49, i32 %mul76_23

]]></Node>
<StgValue><ssdm name="sub77_23"/></StgValue>
</operation>

<operation id="1181" st_id="175" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:488 %sub77_24 = fsub i32 %bitcast_ln45_51, i32 %mul76_24

]]></Node>
<StgValue><ssdm name="sub77_24"/></StgValue>
</operation>

<operation id="1182" st_id="175" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:492 %sub77_25 = fsub i32 %bitcast_ln45_53, i32 %mul76_25

]]></Node>
<StgValue><ssdm name="sub77_25"/></StgValue>
</operation>

<operation id="1183" st_id="175" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:496 %sub77_26 = fsub i32 %bitcast_ln45_55, i32 %mul76_26

]]></Node>
<StgValue><ssdm name="sub77_26"/></StgValue>
</operation>

<operation id="1184" st_id="175" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:500 %sub77_27 = fsub i32 %bitcast_ln45_57, i32 %mul76_27

]]></Node>
<StgValue><ssdm name="sub77_27"/></StgValue>
</operation>

<operation id="1185" st_id="175" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:504 %sub77_28 = fsub i32 %bitcast_ln45_59, i32 %mul76_28

]]></Node>
<StgValue><ssdm name="sub77_28"/></StgValue>
</operation>

<operation id="1186" st_id="175" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:508 %sub77_29 = fsub i32 %bitcast_ln45_61, i32 %mul76_29

]]></Node>
<StgValue><ssdm name="sub77_29"/></StgValue>
</operation>

<operation id="1187" st_id="175" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:512 %sub77_30 = fsub i32 %bitcast_ln45_63, i32 %mul76_30

]]></Node>
<StgValue><ssdm name="sub77_30"/></StgValue>
</operation>
</state>

<state id="176" st_id="177">

<operation id="1188" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:393 %bitcast_ln47_1 = bitcast i32 %sub77_1

]]></Node>
<StgValue><ssdm name="bitcast_ln47_1"/></StgValue>
</operation>

<operation id="1189" st_id="176" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
VITIS_LOOP_44_5.split:394 %store_ln47 = store i32 %bitcast_ln47_1, i10 %a_addr_1

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="1190" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:513 %bitcast_ln47_31 = bitcast i32 %sub77_30

]]></Node>
<StgValue><ssdm name="bitcast_ln47_31"/></StgValue>
</operation>

<operation id="1191" st_id="176" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
VITIS_LOOP_44_5.split:514 %store_ln47 = store i32 %bitcast_ln47_31, i10 %a_addr_31

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>
</state>

<state id="177" st_id="178">

<operation id="1192" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:397 %bitcast_ln47_2 = bitcast i32 %sub77_2

]]></Node>
<StgValue><ssdm name="bitcast_ln47_2"/></StgValue>
</operation>

<operation id="1193" st_id="177" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
VITIS_LOOP_44_5.split:398 %store_ln47 = store i32 %bitcast_ln47_2, i10 %a_addr_2

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="1194" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:401 %bitcast_ln47_3 = bitcast i32 %sub77_3

]]></Node>
<StgValue><ssdm name="bitcast_ln47_3"/></StgValue>
</operation>

<operation id="1195" st_id="177" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
VITIS_LOOP_44_5.split:402 %store_ln47 = store i32 %bitcast_ln47_3, i10 %a_addr_3

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>
</state>

<state id="178" st_id="179">

<operation id="1196" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:405 %bitcast_ln47_4 = bitcast i32 %sub77_4

]]></Node>
<StgValue><ssdm name="bitcast_ln47_4"/></StgValue>
</operation>

<operation id="1197" st_id="178" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
VITIS_LOOP_44_5.split:406 %store_ln47 = store i32 %bitcast_ln47_4, i10 %a_addr_4

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="1198" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:409 %bitcast_ln47_5 = bitcast i32 %sub77_5

]]></Node>
<StgValue><ssdm name="bitcast_ln47_5"/></StgValue>
</operation>

<operation id="1199" st_id="178" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
VITIS_LOOP_44_5.split:410 %store_ln47 = store i32 %bitcast_ln47_5, i10 %a_addr_5

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>
</state>

<state id="179" st_id="180">

<operation id="1200" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:413 %bitcast_ln47_6 = bitcast i32 %sub77_6

]]></Node>
<StgValue><ssdm name="bitcast_ln47_6"/></StgValue>
</operation>

<operation id="1201" st_id="179" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
VITIS_LOOP_44_5.split:414 %store_ln47 = store i32 %bitcast_ln47_6, i10 %a_addr_6

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="1202" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:417 %bitcast_ln47_7 = bitcast i32 %sub77_7

]]></Node>
<StgValue><ssdm name="bitcast_ln47_7"/></StgValue>
</operation>

<operation id="1203" st_id="179" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
VITIS_LOOP_44_5.split:418 %store_ln47 = store i32 %bitcast_ln47_7, i10 %a_addr_7

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>
</state>

<state id="180" st_id="181">

<operation id="1204" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:421 %bitcast_ln47_8 = bitcast i32 %sub77_8

]]></Node>
<StgValue><ssdm name="bitcast_ln47_8"/></StgValue>
</operation>

<operation id="1205" st_id="180" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
VITIS_LOOP_44_5.split:422 %store_ln47 = store i32 %bitcast_ln47_8, i10 %a_addr_8

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="1206" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:425 %bitcast_ln47_9 = bitcast i32 %sub77_9

]]></Node>
<StgValue><ssdm name="bitcast_ln47_9"/></StgValue>
</operation>

<operation id="1207" st_id="180" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
VITIS_LOOP_44_5.split:426 %store_ln47 = store i32 %bitcast_ln47_9, i10 %a_addr_9

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>
</state>

<state id="181" st_id="182">

<operation id="1208" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:429 %bitcast_ln47_10 = bitcast i32 %sub77_s

]]></Node>
<StgValue><ssdm name="bitcast_ln47_10"/></StgValue>
</operation>

<operation id="1209" st_id="181" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
VITIS_LOOP_44_5.split:430 %store_ln47 = store i32 %bitcast_ln47_10, i10 %a_addr_10

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="1210" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:433 %bitcast_ln47_11 = bitcast i32 %sub77_10

]]></Node>
<StgValue><ssdm name="bitcast_ln47_11"/></StgValue>
</operation>

<operation id="1211" st_id="181" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
VITIS_LOOP_44_5.split:434 %store_ln47 = store i32 %bitcast_ln47_11, i10 %a_addr_11

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>
</state>

<state id="182" st_id="183">

<operation id="1212" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:437 %bitcast_ln47_12 = bitcast i32 %sub77_11

]]></Node>
<StgValue><ssdm name="bitcast_ln47_12"/></StgValue>
</operation>

<operation id="1213" st_id="182" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
VITIS_LOOP_44_5.split:438 %store_ln47 = store i32 %bitcast_ln47_12, i10 %a_addr_12

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="1214" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:441 %bitcast_ln47_13 = bitcast i32 %sub77_12

]]></Node>
<StgValue><ssdm name="bitcast_ln47_13"/></StgValue>
</operation>

<operation id="1215" st_id="182" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
VITIS_LOOP_44_5.split:442 %store_ln47 = store i32 %bitcast_ln47_13, i10 %a_addr_13

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>
</state>

<state id="183" st_id="184">

<operation id="1216" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:445 %bitcast_ln47_14 = bitcast i32 %sub77_13

]]></Node>
<StgValue><ssdm name="bitcast_ln47_14"/></StgValue>
</operation>

<operation id="1217" st_id="183" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
VITIS_LOOP_44_5.split:446 %store_ln47 = store i32 %bitcast_ln47_14, i10 %a_addr_14

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="1218" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:449 %bitcast_ln47_15 = bitcast i32 %sub77_14

]]></Node>
<StgValue><ssdm name="bitcast_ln47_15"/></StgValue>
</operation>

<operation id="1219" st_id="183" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
VITIS_LOOP_44_5.split:450 %store_ln47 = store i32 %bitcast_ln47_15, i10 %a_addr_15

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>
</state>

<state id="184" st_id="185">

<operation id="1220" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:505 %bitcast_ln47_29 = bitcast i32 %sub77_28

]]></Node>
<StgValue><ssdm name="bitcast_ln47_29"/></StgValue>
</operation>

<operation id="1221" st_id="184" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
VITIS_LOOP_44_5.split:506 %store_ln47 = store i32 %bitcast_ln47_29, i10 %a_addr_29

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="1222" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:509 %bitcast_ln47_30 = bitcast i32 %sub77_29

]]></Node>
<StgValue><ssdm name="bitcast_ln47_30"/></StgValue>
</operation>

<operation id="1223" st_id="184" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
VITIS_LOOP_44_5.split:510 %store_ln47 = store i32 %bitcast_ln47_30, i10 %a_addr_30

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="1224" st_id="184" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_44_5.split:515 %add_ln42 = add i11 %j_1, i11 1

]]></Node>
<StgValue><ssdm name="add_ln42"/></StgValue>
</operation>

<operation id="1225" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_44_5.split:516 %store_ln42 = store i11 %add_ln42, i11 %j

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>
</state>

<state id="185" st_id="186">
</state>

<state id="186" st_id="187">

<operation id="1226" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:497 %bitcast_ln47_27 = bitcast i32 %sub77_26

]]></Node>
<StgValue><ssdm name="bitcast_ln47_27"/></StgValue>
</operation>

<operation id="1227" st_id="186" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
VITIS_LOOP_44_5.split:498 %store_ln47 = store i32 %bitcast_ln47_27, i10 %a_addr_27

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="1228" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:501 %bitcast_ln47_28 = bitcast i32 %sub77_27

]]></Node>
<StgValue><ssdm name="bitcast_ln47_28"/></StgValue>
</operation>

<operation id="1229" st_id="186" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
VITIS_LOOP_44_5.split:502 %store_ln47 = store i32 %bitcast_ln47_28, i10 %a_addr_28

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>
</state>

<state id="187" st_id="188">

<operation id="1230" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:489 %bitcast_ln47_25 = bitcast i32 %sub77_24

]]></Node>
<StgValue><ssdm name="bitcast_ln47_25"/></StgValue>
</operation>

<operation id="1231" st_id="187" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
VITIS_LOOP_44_5.split:490 %store_ln47 = store i32 %bitcast_ln47_25, i10 %a_addr_25

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="1232" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:493 %bitcast_ln47_26 = bitcast i32 %sub77_25

]]></Node>
<StgValue><ssdm name="bitcast_ln47_26"/></StgValue>
</operation>

<operation id="1233" st_id="187" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
VITIS_LOOP_44_5.split:494 %store_ln47 = store i32 %bitcast_ln47_26, i10 %a_addr_26

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>
</state>

<state id="188" st_id="189">

<operation id="1234" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:481 %bitcast_ln47_23 = bitcast i32 %sub77_22

]]></Node>
<StgValue><ssdm name="bitcast_ln47_23"/></StgValue>
</operation>

<operation id="1235" st_id="188" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
VITIS_LOOP_44_5.split:482 %store_ln47 = store i32 %bitcast_ln47_23, i10 %a_addr_23

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="1236" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:485 %bitcast_ln47_24 = bitcast i32 %sub77_23

]]></Node>
<StgValue><ssdm name="bitcast_ln47_24"/></StgValue>
</operation>

<operation id="1237" st_id="188" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
VITIS_LOOP_44_5.split:486 %store_ln47 = store i32 %bitcast_ln47_24, i10 %a_addr_24

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>
</state>

<state id="189" st_id="190">

<operation id="1238" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:473 %bitcast_ln47_21 = bitcast i32 %sub77_20

]]></Node>
<StgValue><ssdm name="bitcast_ln47_21"/></StgValue>
</operation>

<operation id="1239" st_id="189" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
VITIS_LOOP_44_5.split:474 %store_ln47 = store i32 %bitcast_ln47_21, i10 %a_addr_21

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="1240" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:477 %bitcast_ln47_22 = bitcast i32 %sub77_21

]]></Node>
<StgValue><ssdm name="bitcast_ln47_22"/></StgValue>
</operation>

<operation id="1241" st_id="189" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
VITIS_LOOP_44_5.split:478 %store_ln47 = store i32 %bitcast_ln47_22, i10 %a_addr_22

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>
</state>

<state id="190" st_id="191">

<operation id="1242" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:389 %bitcast_ln47 = bitcast i32 %sub1

]]></Node>
<StgValue><ssdm name="bitcast_ln47"/></StgValue>
</operation>

<operation id="1243" st_id="190" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
VITIS_LOOP_44_5.split:390 %store_ln47 = store i32 %bitcast_ln47, i10 %a_addr

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="1244" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:469 %bitcast_ln47_20 = bitcast i32 %sub77_19

]]></Node>
<StgValue><ssdm name="bitcast_ln47_20"/></StgValue>
</operation>

<operation id="1245" st_id="190" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
VITIS_LOOP_44_5.split:470 %store_ln47 = store i32 %bitcast_ln47_20, i10 %a_addr_20

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>
</state>

<state id="191" st_id="192">

<operation id="1246" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:457 %bitcast_ln47_17 = bitcast i32 %sub77_16

]]></Node>
<StgValue><ssdm name="bitcast_ln47_17"/></StgValue>
</operation>

<operation id="1247" st_id="191" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
VITIS_LOOP_44_5.split:458 %store_ln47 = store i32 %bitcast_ln47_17, i10 %a_addr_17

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="1248" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:465 %bitcast_ln47_19 = bitcast i32 %sub77_18

]]></Node>
<StgValue><ssdm name="bitcast_ln47_19"/></StgValue>
</operation>

<operation id="1249" st_id="191" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
VITIS_LOOP_44_5.split:466 %store_ln47 = store i32 %bitcast_ln47_19, i10 %a_addr_19

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>
</state>

<state id="192" st_id="193">

<operation id="1250" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:461 %bitcast_ln47_18 = bitcast i32 %sub77_17

]]></Node>
<StgValue><ssdm name="bitcast_ln47_18"/></StgValue>
</operation>

<operation id="1251" st_id="192" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
VITIS_LOOP_44_5.split:462 %store_ln47 = store i32 %bitcast_ln47_18, i10 %a_addr_18

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>
</state>

<state id="193" st_id="194">
</state>

<state id="194" st_id="195">
</state>

<state id="195" st_id="196">
</state>

<state id="196" st_id="197">
</state>

<state id="197" st_id="198">
</state>

<state id="198" st_id="199">
</state>

<state id="199" st_id="200">
</state>

<state id="200" st_id="201">
</state>

<state id="201" st_id="202">
</state>

<state id="202" st_id="203">
</state>

<state id="203" st_id="204">
</state>

<state id="204" st_id="205">
</state>

<state id="205" st_id="206">
</state>

<state id="206" st_id="207">
</state>

<state id="207" st_id="208">

<operation id="1252" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_44_5.split:2 %specpipeline_ln42 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln42"/></StgValue>
</operation>

<operation id="1253" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_44_5.split:3 %speclooptripcount_ln42 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 31, i64 15

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln42"/></StgValue>
</operation>

<operation id="1254" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_44_5.split:4 %specloopname_ln42 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln42"/></StgValue>
</operation>

<operation id="1255" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_44_5.split:453 %bitcast_ln47_16 = bitcast i32 %sub77_15

]]></Node>
<StgValue><ssdm name="bitcast_ln47_16"/></StgValue>
</operation>

<operation id="1256" st_id="207" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
VITIS_LOOP_44_5.split:454 %store_ln47 = store i32 %bitcast_ln47_16, i10 %a_addr_16

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="1257" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_44_5.split:517 %br_ln42 = br void %VITIS_LOOP_44_5

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
