{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 20 12:51:42 2017 " "Info: Processing started: Sat May 20 12:51:42 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CPU_JSQ -c CPU_JSQ --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPU_JSQ -c CPU_JSQ --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "CPU_JSQ.vhd" "" { Text "D:/cpuyanshou/CPU_JSQ/CPU_JSQ.vhd" 5 -1 0 } } { "d:/baidunetdiskdownload/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/baidunetdiskdownload/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register iq\[0\] iq\[2\] 340.02 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 340.02 MHz between source register \"iq\[0\]\" and destination register \"iq\[2\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.941 ns " "Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.328 ns + Longest register register " "Info: + Longest register to register delay is 1.328 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns iq\[0\] 1 REG LCFF_X1_Y11_N1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y11_N1; Fanout = 4; REG Node = 'iq\[0\]'" {  } { { "d:/baidunetdiskdownload/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/baidunetdiskdownload/quartus/bin/TimingClosureFloorplan.fld" "" "" { iq[0] } "NODE_NAME" } } { "CPU_JSQ.vhd" "" { Text "D:/cpuyanshou/CPU_JSQ/CPU_JSQ.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.449 ns) + CELL(0.206 ns) 0.655 ns Add0~0 2 COMB LCCOMB_X1_Y11_N30 1 " "Info: 2: + IC(0.449 ns) + CELL(0.206 ns) = 0.655 ns; Loc. = LCCOMB_X1_Y11_N30; Fanout = 1; COMB Node = 'Add0~0'" {  } { { "d:/baidunetdiskdownload/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/baidunetdiskdownload/quartus/bin/TimingClosureFloorplan.fld" "" "0.655 ns" { iq[0] Add0~0 } "NODE_NAME" } } { "d:/baidunetdiskdownload/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/baidunetdiskdownload/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.359 ns) + CELL(0.206 ns) 1.220 ns iq~12 3 COMB LCCOMB_X1_Y11_N12 1 " "Info: 3: + IC(0.359 ns) + CELL(0.206 ns) = 1.220 ns; Loc. = LCCOMB_X1_Y11_N12; Fanout = 1; COMB Node = 'iq~12'" {  } { { "d:/baidunetdiskdownload/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/baidunetdiskdownload/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Add0~0 iq~12 } "NODE_NAME" } } { "CPU_JSQ.vhd" "" { Text "D:/cpuyanshou/CPU_JSQ/CPU_JSQ.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.328 ns iq\[2\] 4 REG LCFF_X1_Y11_N13 2 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.328 ns; Loc. = LCFF_X1_Y11_N13; Fanout = 2; REG Node = 'iq\[2\]'" {  } { { "d:/baidunetdiskdownload/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/baidunetdiskdownload/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { iq~12 iq[2] } "NODE_NAME" } } { "CPU_JSQ.vhd" "" { Text "D:/cpuyanshou/CPU_JSQ/CPU_JSQ.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.520 ns ( 39.16 % ) " "Info: Total cell delay = 0.520 ns ( 39.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.808 ns ( 60.84 % ) " "Info: Total interconnect delay = 0.808 ns ( 60.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/baidunetdiskdownload/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/baidunetdiskdownload/quartus/bin/TimingClosureFloorplan.fld" "" "1.328 ns" { iq[0] Add0~0 iq~12 iq[2] } "NODE_NAME" } } { "d:/baidunetdiskdownload/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/baidunetdiskdownload/quartus/bin/Technology_Viewer.qrui" "1.328 ns" { iq[0] {} Add0~0 {} iq~12 {} iq[2] {} } { 0.000ns 0.449ns 0.359ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.750 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.750 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/baidunetdiskdownload/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/baidunetdiskdownload/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU_JSQ.vhd" "" { Text "D:/cpuyanshou/CPU_JSQ/CPU_JSQ.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 3 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 3; COMB Node = 'clk~clkctrl'" {  } { { "d:/baidunetdiskdownload/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/baidunetdiskdownload/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "CPU_JSQ.vhd" "" { Text "D:/cpuyanshou/CPU_JSQ/CPU_JSQ.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.841 ns) + CELL(0.666 ns) 2.750 ns iq\[2\] 3 REG LCFF_X1_Y11_N13 2 " "Info: 3: + IC(0.841 ns) + CELL(0.666 ns) = 2.750 ns; Loc. = LCFF_X1_Y11_N13; Fanout = 2; REG Node = 'iq\[2\]'" {  } { { "d:/baidunetdiskdownload/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/baidunetdiskdownload/quartus/bin/TimingClosureFloorplan.fld" "" "1.507 ns" { clk~clkctrl iq[2] } "NODE_NAME" } } { "CPU_JSQ.vhd" "" { Text "D:/cpuyanshou/CPU_JSQ/CPU_JSQ.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.22 % ) " "Info: Total cell delay = 1.766 ns ( 64.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.984 ns ( 35.78 % ) " "Info: Total interconnect delay = 0.984 ns ( 35.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/baidunetdiskdownload/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/baidunetdiskdownload/quartus/bin/TimingClosureFloorplan.fld" "" "2.750 ns" { clk clk~clkctrl iq[2] } "NODE_NAME" } } { "d:/baidunetdiskdownload/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/baidunetdiskdownload/quartus/bin/Technology_Viewer.qrui" "2.750 ns" { clk {} clk~combout {} clk~clkctrl {} iq[2] {} } { 0.000ns 0.000ns 0.143ns 0.841ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.750 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.750 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/baidunetdiskdownload/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/baidunetdiskdownload/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU_JSQ.vhd" "" { Text "D:/cpuyanshou/CPU_JSQ/CPU_JSQ.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 3 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 3; COMB Node = 'clk~clkctrl'" {  } { { "d:/baidunetdiskdownload/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/baidunetdiskdownload/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "CPU_JSQ.vhd" "" { Text "D:/cpuyanshou/CPU_JSQ/CPU_JSQ.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.841 ns) + CELL(0.666 ns) 2.750 ns iq\[0\] 3 REG LCFF_X1_Y11_N1 4 " "Info: 3: + IC(0.841 ns) + CELL(0.666 ns) = 2.750 ns; Loc. = LCFF_X1_Y11_N1; Fanout = 4; REG Node = 'iq\[0\]'" {  } { { "d:/baidunetdiskdownload/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/baidunetdiskdownload/quartus/bin/TimingClosureFloorplan.fld" "" "1.507 ns" { clk~clkctrl iq[0] } "NODE_NAME" } } { "CPU_JSQ.vhd" "" { Text "D:/cpuyanshou/CPU_JSQ/CPU_JSQ.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.22 % ) " "Info: Total cell delay = 1.766 ns ( 64.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.984 ns ( 35.78 % ) " "Info: Total interconnect delay = 0.984 ns ( 35.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/baidunetdiskdownload/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/baidunetdiskdownload/quartus/bin/TimingClosureFloorplan.fld" "" "2.750 ns" { clk clk~clkctrl iq[0] } "NODE_NAME" } } { "d:/baidunetdiskdownload/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/baidunetdiskdownload/quartus/bin/Technology_Viewer.qrui" "2.750 ns" { clk {} clk~combout {} clk~clkctrl {} iq[0] {} } { 0.000ns 0.000ns 0.143ns 0.841ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/baidunetdiskdownload/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/baidunetdiskdownload/quartus/bin/TimingClosureFloorplan.fld" "" "2.750 ns" { clk clk~clkctrl iq[2] } "NODE_NAME" } } { "d:/baidunetdiskdownload/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/baidunetdiskdownload/quartus/bin/Technology_Viewer.qrui" "2.750 ns" { clk {} clk~combout {} clk~clkctrl {} iq[2] {} } { 0.000ns 0.000ns 0.143ns 0.841ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "d:/baidunetdiskdownload/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/baidunetdiskdownload/quartus/bin/TimingClosureFloorplan.fld" "" "2.750 ns" { clk clk~clkctrl iq[0] } "NODE_NAME" } } { "d:/baidunetdiskdownload/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/baidunetdiskdownload/quartus/bin/Technology_Viewer.qrui" "2.750 ns" { clk {} clk~combout {} clk~clkctrl {} iq[0] {} } { 0.000ns 0.000ns 0.143ns 0.841ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "CPU_JSQ.vhd" "" { Text "D:/cpuyanshou/CPU_JSQ/CPU_JSQ.vhd" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "CPU_JSQ.vhd" "" { Text "D:/cpuyanshou/CPU_JSQ/CPU_JSQ.vhd" 14 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/baidunetdiskdownload/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/baidunetdiskdownload/quartus/bin/TimingClosureFloorplan.fld" "" "1.328 ns" { iq[0] Add0~0 iq~12 iq[2] } "NODE_NAME" } } { "d:/baidunetdiskdownload/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/baidunetdiskdownload/quartus/bin/Technology_Viewer.qrui" "1.328 ns" { iq[0] {} Add0~0 {} iq~12 {} iq[2] {} } { 0.000ns 0.449ns 0.359ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } } { "d:/baidunetdiskdownload/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/baidunetdiskdownload/quartus/bin/TimingClosureFloorplan.fld" "" "2.750 ns" { clk clk~clkctrl iq[2] } "NODE_NAME" } } { "d:/baidunetdiskdownload/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/baidunetdiskdownload/quartus/bin/Technology_Viewer.qrui" "2.750 ns" { clk {} clk~combout {} clk~clkctrl {} iq[2] {} } { 0.000ns 0.000ns 0.143ns 0.841ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "d:/baidunetdiskdownload/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/baidunetdiskdownload/quartus/bin/TimingClosureFloorplan.fld" "" "2.750 ns" { clk clk~clkctrl iq[0] } "NODE_NAME" } } { "d:/baidunetdiskdownload/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/baidunetdiskdownload/quartus/bin/Technology_Viewer.qrui" "2.750 ns" { clk {} clk~combout {} clk~clkctrl {} iq[0] {} } { 0.000ns 0.000ns 0.143ns 0.841ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/baidunetdiskdownload/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/baidunetdiskdownload/quartus/bin/TimingClosureFloorplan.fld" "" "" { iq[2] } "NODE_NAME" } } { "d:/baidunetdiskdownload/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/baidunetdiskdownload/quartus/bin/Technology_Viewer.qrui" "" { iq[2] {} } {  } {  } "" } } { "CPU_JSQ.vhd" "" { Text "D:/cpuyanshou/CPU_JSQ/CPU_JSQ.vhd" 14 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "iq\[2\] cin clk 4.901 ns register " "Info: tsu for register \"iq\[2\]\" (data pin = \"cin\", clock pin = \"clk\") is 4.901 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.691 ns + Longest pin register " "Info: + Longest pin to register delay is 7.691 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.955 ns) 0.955 ns cin 1 PIN PIN_4 3 " "Info: 1: + IC(0.000 ns) + CELL(0.955 ns) = 0.955 ns; Loc. = PIN_4; Fanout = 3; PIN Node = 'cin'" {  } { { "d:/baidunetdiskdownload/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/baidunetdiskdownload/quartus/bin/TimingClosureFloorplan.fld" "" "" { cin } "NODE_NAME" } } { "CPU_JSQ.vhd" "" { Text "D:/cpuyanshou/CPU_JSQ/CPU_JSQ.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.697 ns) + CELL(0.366 ns) 7.018 ns Add0~0 2 COMB LCCOMB_X1_Y11_N30 1 " "Info: 2: + IC(5.697 ns) + CELL(0.366 ns) = 7.018 ns; Loc. = LCCOMB_X1_Y11_N30; Fanout = 1; COMB Node = 'Add0~0'" {  } { { "d:/baidunetdiskdownload/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/baidunetdiskdownload/quartus/bin/TimingClosureFloorplan.fld" "" "6.063 ns" { cin Add0~0 } "NODE_NAME" } } { "d:/baidunetdiskdownload/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/baidunetdiskdownload/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.359 ns) + CELL(0.206 ns) 7.583 ns iq~12 3 COMB LCCOMB_X1_Y11_N12 1 " "Info: 3: + IC(0.359 ns) + CELL(0.206 ns) = 7.583 ns; Loc. = LCCOMB_X1_Y11_N12; Fanout = 1; COMB Node = 'iq~12'" {  } { { "d:/baidunetdiskdownload/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/baidunetdiskdownload/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Add0~0 iq~12 } "NODE_NAME" } } { "CPU_JSQ.vhd" "" { Text "D:/cpuyanshou/CPU_JSQ/CPU_JSQ.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.691 ns iq\[2\] 4 REG LCFF_X1_Y11_N13 2 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 7.691 ns; Loc. = LCFF_X1_Y11_N13; Fanout = 2; REG Node = 'iq\[2\]'" {  } { { "d:/baidunetdiskdownload/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/baidunetdiskdownload/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { iq~12 iq[2] } "NODE_NAME" } } { "CPU_JSQ.vhd" "" { Text "D:/cpuyanshou/CPU_JSQ/CPU_JSQ.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.635 ns ( 21.26 % ) " "Info: Total cell delay = 1.635 ns ( 21.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.056 ns ( 78.74 % ) " "Info: Total interconnect delay = 6.056 ns ( 78.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/baidunetdiskdownload/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/baidunetdiskdownload/quartus/bin/TimingClosureFloorplan.fld" "" "7.691 ns" { cin Add0~0 iq~12 iq[2] } "NODE_NAME" } } { "d:/baidunetdiskdownload/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/baidunetdiskdownload/quartus/bin/Technology_Viewer.qrui" "7.691 ns" { cin {} cin~combout {} Add0~0 {} iq~12 {} iq[2] {} } { 0.000ns 0.000ns 5.697ns 0.359ns 0.000ns } { 0.000ns 0.955ns 0.366ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "CPU_JSQ.vhd" "" { Text "D:/cpuyanshou/CPU_JSQ/CPU_JSQ.vhd" 14 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.750 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.750 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/baidunetdiskdownload/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/baidunetdiskdownload/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU_JSQ.vhd" "" { Text "D:/cpuyanshou/CPU_JSQ/CPU_JSQ.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 3 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 3; COMB Node = 'clk~clkctrl'" {  } { { "d:/baidunetdiskdownload/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/baidunetdiskdownload/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "CPU_JSQ.vhd" "" { Text "D:/cpuyanshou/CPU_JSQ/CPU_JSQ.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.841 ns) + CELL(0.666 ns) 2.750 ns iq\[2\] 3 REG LCFF_X1_Y11_N13 2 " "Info: 3: + IC(0.841 ns) + CELL(0.666 ns) = 2.750 ns; Loc. = LCFF_X1_Y11_N13; Fanout = 2; REG Node = 'iq\[2\]'" {  } { { "d:/baidunetdiskdownload/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/baidunetdiskdownload/quartus/bin/TimingClosureFloorplan.fld" "" "1.507 ns" { clk~clkctrl iq[2] } "NODE_NAME" } } { "CPU_JSQ.vhd" "" { Text "D:/cpuyanshou/CPU_JSQ/CPU_JSQ.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.22 % ) " "Info: Total cell delay = 1.766 ns ( 64.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.984 ns ( 35.78 % ) " "Info: Total interconnect delay = 0.984 ns ( 35.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/baidunetdiskdownload/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/baidunetdiskdownload/quartus/bin/TimingClosureFloorplan.fld" "" "2.750 ns" { clk clk~clkctrl iq[2] } "NODE_NAME" } } { "d:/baidunetdiskdownload/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/baidunetdiskdownload/quartus/bin/Technology_Viewer.qrui" "2.750 ns" { clk {} clk~combout {} clk~clkctrl {} iq[2] {} } { 0.000ns 0.000ns 0.143ns 0.841ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/baidunetdiskdownload/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/baidunetdiskdownload/quartus/bin/TimingClosureFloorplan.fld" "" "7.691 ns" { cin Add0~0 iq~12 iq[2] } "NODE_NAME" } } { "d:/baidunetdiskdownload/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/baidunetdiskdownload/quartus/bin/Technology_Viewer.qrui" "7.691 ns" { cin {} cin~combout {} Add0~0 {} iq~12 {} iq[2] {} } { 0.000ns 0.000ns 5.697ns 0.359ns 0.000ns } { 0.000ns 0.955ns 0.366ns 0.206ns 0.108ns } "" } } { "d:/baidunetdiskdownload/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/baidunetdiskdownload/quartus/bin/TimingClosureFloorplan.fld" "" "2.750 ns" { clk clk~clkctrl iq[2] } "NODE_NAME" } } { "d:/baidunetdiskdownload/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/baidunetdiskdownload/quartus/bin/Technology_Viewer.qrui" "2.750 ns" { clk {} clk~combout {} clk~clkctrl {} iq[2] {} } { 0.000ns 0.000ns 0.143ns 0.841ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk q\[2\] iq\[2\] 7.545 ns register " "Info: tco from clock \"clk\" to destination pin \"q\[2\]\" through register \"iq\[2\]\" is 7.545 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.750 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.750 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/baidunetdiskdownload/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/baidunetdiskdownload/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU_JSQ.vhd" "" { Text "D:/cpuyanshou/CPU_JSQ/CPU_JSQ.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 3 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 3; COMB Node = 'clk~clkctrl'" {  } { { "d:/baidunetdiskdownload/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/baidunetdiskdownload/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "CPU_JSQ.vhd" "" { Text "D:/cpuyanshou/CPU_JSQ/CPU_JSQ.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.841 ns) + CELL(0.666 ns) 2.750 ns iq\[2\] 3 REG LCFF_X1_Y11_N13 2 " "Info: 3: + IC(0.841 ns) + CELL(0.666 ns) = 2.750 ns; Loc. = LCFF_X1_Y11_N13; Fanout = 2; REG Node = 'iq\[2\]'" {  } { { "d:/baidunetdiskdownload/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/baidunetdiskdownload/quartus/bin/TimingClosureFloorplan.fld" "" "1.507 ns" { clk~clkctrl iq[2] } "NODE_NAME" } } { "CPU_JSQ.vhd" "" { Text "D:/cpuyanshou/CPU_JSQ/CPU_JSQ.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.22 % ) " "Info: Total cell delay = 1.766 ns ( 64.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.984 ns ( 35.78 % ) " "Info: Total interconnect delay = 0.984 ns ( 35.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/baidunetdiskdownload/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/baidunetdiskdownload/quartus/bin/TimingClosureFloorplan.fld" "" "2.750 ns" { clk clk~clkctrl iq[2] } "NODE_NAME" } } { "d:/baidunetdiskdownload/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/baidunetdiskdownload/quartus/bin/Technology_Viewer.qrui" "2.750 ns" { clk {} clk~combout {} clk~clkctrl {} iq[2] {} } { 0.000ns 0.000ns 0.143ns 0.841ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "CPU_JSQ.vhd" "" { Text "D:/cpuyanshou/CPU_JSQ/CPU_JSQ.vhd" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.491 ns + Longest register pin " "Info: + Longest register to pin delay is 4.491 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns iq\[2\] 1 REG LCFF_X1_Y11_N13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y11_N13; Fanout = 2; REG Node = 'iq\[2\]'" {  } { { "d:/baidunetdiskdownload/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/baidunetdiskdownload/quartus/bin/TimingClosureFloorplan.fld" "" "" { iq[2] } "NODE_NAME" } } { "CPU_JSQ.vhd" "" { Text "D:/cpuyanshou/CPU_JSQ/CPU_JSQ.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.425 ns) + CELL(3.066 ns) 4.491 ns q\[2\] 2 PIN PIN_26 0 " "Info: 2: + IC(1.425 ns) + CELL(3.066 ns) = 4.491 ns; Loc. = PIN_26; Fanout = 0; PIN Node = 'q\[2\]'" {  } { { "d:/baidunetdiskdownload/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/baidunetdiskdownload/quartus/bin/TimingClosureFloorplan.fld" "" "4.491 ns" { iq[2] q[2] } "NODE_NAME" } } { "CPU_JSQ.vhd" "" { Text "D:/cpuyanshou/CPU_JSQ/CPU_JSQ.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.066 ns ( 68.27 % ) " "Info: Total cell delay = 3.066 ns ( 68.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.425 ns ( 31.73 % ) " "Info: Total interconnect delay = 1.425 ns ( 31.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/baidunetdiskdownload/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/baidunetdiskdownload/quartus/bin/TimingClosureFloorplan.fld" "" "4.491 ns" { iq[2] q[2] } "NODE_NAME" } } { "d:/baidunetdiskdownload/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/baidunetdiskdownload/quartus/bin/Technology_Viewer.qrui" "4.491 ns" { iq[2] {} q[2] {} } { 0.000ns 1.425ns } { 0.000ns 3.066ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/baidunetdiskdownload/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/baidunetdiskdownload/quartus/bin/TimingClosureFloorplan.fld" "" "2.750 ns" { clk clk~clkctrl iq[2] } "NODE_NAME" } } { "d:/baidunetdiskdownload/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/baidunetdiskdownload/quartus/bin/Technology_Viewer.qrui" "2.750 ns" { clk {} clk~combout {} clk~clkctrl {} iq[2] {} } { 0.000ns 0.000ns 0.143ns 0.841ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "d:/baidunetdiskdownload/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/baidunetdiskdownload/quartus/bin/TimingClosureFloorplan.fld" "" "4.491 ns" { iq[2] q[2] } "NODE_NAME" } } { "d:/baidunetdiskdownload/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/baidunetdiskdownload/quartus/bin/Technology_Viewer.qrui" "4.491 ns" { iq[2] {} q[2] {} } { 0.000ns 1.425ns } { 0.000ns 3.066ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "iq\[0\] clr clk 0.338 ns register " "Info: th for register \"iq\[0\]\" (data pin = \"clr\", clock pin = \"clk\") is 0.338 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.750 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.750 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/baidunetdiskdownload/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/baidunetdiskdownload/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU_JSQ.vhd" "" { Text "D:/cpuyanshou/CPU_JSQ/CPU_JSQ.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 3 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 3; COMB Node = 'clk~clkctrl'" {  } { { "d:/baidunetdiskdownload/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/baidunetdiskdownload/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "CPU_JSQ.vhd" "" { Text "D:/cpuyanshou/CPU_JSQ/CPU_JSQ.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.841 ns) + CELL(0.666 ns) 2.750 ns iq\[0\] 3 REG LCFF_X1_Y11_N1 4 " "Info: 3: + IC(0.841 ns) + CELL(0.666 ns) = 2.750 ns; Loc. = LCFF_X1_Y11_N1; Fanout = 4; REG Node = 'iq\[0\]'" {  } { { "d:/baidunetdiskdownload/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/baidunetdiskdownload/quartus/bin/TimingClosureFloorplan.fld" "" "1.507 ns" { clk~clkctrl iq[0] } "NODE_NAME" } } { "CPU_JSQ.vhd" "" { Text "D:/cpuyanshou/CPU_JSQ/CPU_JSQ.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.22 % ) " "Info: Total cell delay = 1.766 ns ( 64.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.984 ns ( 35.78 % ) " "Info: Total interconnect delay = 0.984 ns ( 35.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/baidunetdiskdownload/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/baidunetdiskdownload/quartus/bin/TimingClosureFloorplan.fld" "" "2.750 ns" { clk clk~clkctrl iq[0] } "NODE_NAME" } } { "d:/baidunetdiskdownload/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/baidunetdiskdownload/quartus/bin/Technology_Viewer.qrui" "2.750 ns" { clk {} clk~combout {} clk~clkctrl {} iq[0] {} } { 0.000ns 0.000ns 0.143ns 0.841ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "CPU_JSQ.vhd" "" { Text "D:/cpuyanshou/CPU_JSQ/CPU_JSQ.vhd" 14 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.718 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.718 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns clr 1 PIN PIN_18 3 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_18; Fanout = 3; PIN Node = 'clr'" {  } { { "d:/baidunetdiskdownload/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/baidunetdiskdownload/quartus/bin/TimingClosureFloorplan.fld" "" "" { clr } "NODE_NAME" } } { "CPU_JSQ.vhd" "" { Text "D:/cpuyanshou/CPU_JSQ/CPU_JSQ.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.318 ns) + CELL(0.202 ns) 2.610 ns iq~11 2 COMB LCCOMB_X1_Y11_N0 1 " "Info: 2: + IC(1.318 ns) + CELL(0.202 ns) = 2.610 ns; Loc. = LCCOMB_X1_Y11_N0; Fanout = 1; COMB Node = 'iq~11'" {  } { { "d:/baidunetdiskdownload/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/baidunetdiskdownload/quartus/bin/TimingClosureFloorplan.fld" "" "1.520 ns" { clr iq~11 } "NODE_NAME" } } { "CPU_JSQ.vhd" "" { Text "D:/cpuyanshou/CPU_JSQ/CPU_JSQ.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.718 ns iq\[0\] 3 REG LCFF_X1_Y11_N1 4 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 2.718 ns; Loc. = LCFF_X1_Y11_N1; Fanout = 4; REG Node = 'iq\[0\]'" {  } { { "d:/baidunetdiskdownload/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/baidunetdiskdownload/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { iq~11 iq[0] } "NODE_NAME" } } { "CPU_JSQ.vhd" "" { Text "D:/cpuyanshou/CPU_JSQ/CPU_JSQ.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.400 ns ( 51.51 % ) " "Info: Total cell delay = 1.400 ns ( 51.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.318 ns ( 48.49 % ) " "Info: Total interconnect delay = 1.318 ns ( 48.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/baidunetdiskdownload/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/baidunetdiskdownload/quartus/bin/TimingClosureFloorplan.fld" "" "2.718 ns" { clr iq~11 iq[0] } "NODE_NAME" } } { "d:/baidunetdiskdownload/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/baidunetdiskdownload/quartus/bin/Technology_Viewer.qrui" "2.718 ns" { clr {} clr~combout {} iq~11 {} iq[0] {} } { 0.000ns 0.000ns 1.318ns 0.000ns } { 0.000ns 1.090ns 0.202ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/baidunetdiskdownload/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/baidunetdiskdownload/quartus/bin/TimingClosureFloorplan.fld" "" "2.750 ns" { clk clk~clkctrl iq[0] } "NODE_NAME" } } { "d:/baidunetdiskdownload/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/baidunetdiskdownload/quartus/bin/Technology_Viewer.qrui" "2.750 ns" { clk {} clk~combout {} clk~clkctrl {} iq[0] {} } { 0.000ns 0.000ns 0.143ns 0.841ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "d:/baidunetdiskdownload/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/baidunetdiskdownload/quartus/bin/TimingClosureFloorplan.fld" "" "2.718 ns" { clr iq~11 iq[0] } "NODE_NAME" } } { "d:/baidunetdiskdownload/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/baidunetdiskdownload/quartus/bin/Technology_Viewer.qrui" "2.718 ns" { clr {} clr~combout {} iq~11 {} iq[0] {} } { 0.000ns 0.000ns 1.318ns 0.000ns } { 0.000ns 1.090ns 0.202ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "184 " "Info: Peak virtual memory: 184 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 20 12:51:43 2017 " "Info: Processing ended: Sat May 20 12:51:43 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
