// Seed: 3391591316
module module_0;
  parameter id_1 = 1;
endmodule
module module_1 #(
    parameter id_5 = 32'd25
) (
    input tri id_0,
    input wire id_1,
    input supply0 id_2,
    input uwire id_3,
    input wor id_4,
    input supply1 _id_5,
    output uwire id_6
);
  assign id_6 = id_0 === id_5 << id_4;
  parameter id_8 = -1, id_9 = id_1, id_10 = id_8, id_11 = id_8 * -1'b0 - 1, id_12 = -1;
  module_0 modCall_1 ();
  logic [id_5 : 1] id_13;
  ;
endmodule
