digraph "CFG for 'safe_lshift_func_uint8_t_u_s' function" {
	label="CFG for 'safe_lshift_func_uint8_t_u_s' function";

	Node0xa97b398 [shape=record,label="{entry:\l  %left.addr = alloca i8, align 1\l  %right.addr = alloca i32, align 4\l  store i8 %left, i8* %left.addr, align 1\l  store i32 %right, i32* %right.addr, align 4\l  %0 = load i32* %right.addr, align 4\l  %cmp = icmp slt i32 %0, 0\l  br i1 %cmp, label %cond.true, label %lor.lhs.false\l|{<s0>T|<s1>F}}"];
	Node0xa97b398:s0 -> Node0xa97b428;
	Node0xa97b398:s1 -> Node0xa97b3c8;
	Node0xa97b3c8 [shape=record,label="{lor.lhs.false:                                    \l  %1 = load i32* %right.addr, align 4\l  %cmp1 = icmp sge i32 %1, 32\l  br i1 %cmp1, label %cond.true, label %lor.lhs.false2\l|{<s0>T|<s1>F}}"];
	Node0xa97b3c8:s0 -> Node0xa97b428;
	Node0xa97b3c8:s1 -> Node0xa97b3f8;
	Node0xa97b3f8 [shape=record,label="{lor.lhs.false2:                                   \l  %2 = load i8* %left.addr, align 1\l  %conv = zext i8 %2 to i32\l  %3 = load i32* %right.addr, align 4\l  %shr = ashr i32 255, %3\l  %cmp3 = icmp sgt i32 %conv, %shr\l  br i1 %cmp3, label %cond.true, label %cond.false\l|{<s0>T|<s1>F}}"];
	Node0xa97b3f8:s0 -> Node0xa97b428;
	Node0xa97b3f8:s1 -> Node0xa97b458;
	Node0xa97b428 [shape=record,label="{cond.true:                                        \l  %4 = load i8* %left.addr, align 1\l  %conv5 = zext i8 %4 to i32\l  br label %cond.end\l}"];
	Node0xa97b428 -> Node0xa97b488;
	Node0xa97b458 [shape=record,label="{cond.false:                                       \l  %5 = load i8* %left.addr, align 1\l  %conv6 = zext i8 %5 to i32\l  %6 = load i32* %right.addr, align 4\l  %shl = shl i32 %conv6, %6\l  br label %cond.end\l}"];
	Node0xa97b458 -> Node0xa97b488;
	Node0xa97b488 [shape=record,label="{cond.end:                                         \l  %cond = phi i32 [ %conv5, %cond.true ], [ %shl, %cond.false ]\l  %conv7 = trunc i32 %cond to i8\l  ret i8 %conv7\l}"];
}
