<?xml version="1.0" encoding="UTF-8"?>
<ip_inst>
    <header>
        <vendor>Pango</vendor>
        <id>042003</id>
        <display_name>DDR3 Interface</display_name>
        <name>Logos2 HMIC_S</name>
        <version>1.15</version>
        <instance>axi_ddr3</instance>
        <family>Logos2</family>
        <device>PG2L100H</device>
        <package>FBG676</package>
        <speedgrade>-6</speedgrade>
        <generator version="2022.2-SP6.4" build="146967">IP Compiler</generator>
    </header>
    <param_list>
        <param>
            <name>GUI_DDR3_CL_800</name>
            <value>6</value>
        </param>
        <param>
            <name>PAD_DQSN7</name>
            <value>D26</value>
        </param>
        <param>
            <name>GUI_DDR3_TRP</name>
            <value>13.500</value>
            <decimal>3</decimal>
        </param>
        <param>
            <name>LPDDR_MEM_ROW_WIDTH</name>
            <value>14</value>
        </param>
        <param>
            <name>PAD_DQ7</name>
            <value>F4</value>
        </param>
        <param>
            <name>PAD_DM0</name>
            <value>G5</value>
        </param>
        <param>
            <name>DDR2_OUTPUT_DRIVER</name>
            <value>0</value>
        </param>
        <param>
            <name>GROUP_DQG_5</name>
            <item>G0</item>
            <item>G1</item>
            <item>G2</item>
            <item>G3</item>
            <value>G1</value>
        </param>
        <param>
            <name>ODT_DQS_EN</name>
            <value>true</value>
        </param>
        <param>
            <name>PAD_DQS0</name>
            <value>J4</value>
        </param>
        <param>
            <name>BANK_DQG_8</name>
            <item>L3</item>
            <item>L4</item>
            <item>L5</item>
            <item>L6</item>
            <item>R4</item>
            <item>R5</item>
            <value>L5</value>
        </param>
        <param>
            <name>GUI_LPDDR_TRAS</name>
            <value>38.400</value>
            <decimal>3</decimal>
        </param>
        <param>
            <name>PAD_CK</name>
            <item>P6</item>
            <item>P5</item>
            <item>T5</item>
            <item>R5</item>
            <item>U6</item>
            <item>U5</item>
            <item>R8</item>
            <item>P8</item>
            <item>R7</item>
            <item>R6</item>
            <item>T8</item>
            <item>T7</item>
            <item>U4</item>
            <value>R7</value>
        </param>
        <param>
            <name>PHY_TRCD</name>
            <value>2</value>
        </param>
        <param>
            <name>BANK_DQG_4</name>
            <item>L3</item>
            <item>L4</item>
            <item>L5</item>
            <item>L6</item>
            <item>R4</item>
            <item>R5</item>
            <value>L4</value>
        </param>
        <param>
            <name>PAD_CS</name>
            <item>K1</item>
            <item>J1</item>
            <item>L3</item>
            <item>K2</item>
            <item>N1</item>
            <item>M1</item>
            <item>H2</item>
            <item>H1</item>
            <item>M2</item>
            <item>L2</item>
            <item>N3</item>
            <item>N2</item>
            <value>M2</value>
        </param>
        <param>
            <name>MEM_BANK_WIDTH</name>
            <value>3</value>
        </param>
        <param>
            <name>CAS_DQS_EN</name>
            <value>false</value>
        </param>
        <param>
            <name>A4_GROUP_NUM</name>
            <value>2</value>
        </param>
        <param>
            <name>GUI_LPDDR_TRP</name>
            <value>14.400</value>
            <decimal>3</decimal>
        </param>
        <param>
            <name>CTRL_ADDR_WIDTH</name>
            <value>28</value>
        </param>
        <param>
            <name>LPDDR_MEM_COLUMN_WIDTH</name>
            <value>11</value>
        </param>
        <param>
            <name>CUSTOMIZE_MEM</name>
            <value>false</value>
        </param>
        <param>
            <name>STATIC_RATIO0</name>
            <value>3</value>
        </param>
        <param>
            <name>GUI_LPDDR_TRFC</name>
            <value>72.000</value>
            <decimal>3</decimal>
        </param>
        <param>
            <name>GROUP_A11</name>
            <value>G3</value>
        </param>
        <param>
            <name>A11_GROUP_NUM</name>
            <value>2</value>
        </param>
        <param>
            <name>PAD_A9</name>
            <item>K1</item>
            <item>J1</item>
            <item>L3</item>
            <item>K2</item>
            <item>N1</item>
            <item>M1</item>
            <item>H2</item>
            <item>H1</item>
            <item>M2</item>
            <item>L2</item>
            <item>N3</item>
            <item>N2</item>
            <value>K2</value>
        </param>
        <param>
            <name>DQ0_EN</name>
            <value>true</value>
        </param>
        <param>
            <name>GUI_LPDDR_CL_400</name>
            <value>2</value>
        </param>
        <param>
            <name>DDR2_WR</name>
            <value>4</value>
        </param>
        <param>
            <name>CS_n_EN</name>
            <value>true</value>
        </param>
        <param>
            <name>PAD_DQ31</name>
            <value>D1</value>
        </param>
        <param>
            <name>PAD_DQ23</name>
            <value>C3</value>
        </param>
        <param>
            <name>GROUP_BA1</name>
            <value>G2</value>
        </param>
        <param>
            <name>CKE_GROUP_NUM</name>
            <value>1</value>
        </param>
        <param>
            <name>PAD_DQ33</name>
            <value>J15</value>
        </param>
        <param>
            <name>A14_GROUP_NUM</name>
            <value>2</value>
        </param>
        <param>
            <name>PAD_A14</name>
            <item>P6</item>
            <item>P5</item>
            <item>T5</item>
            <item>R5</item>
            <item>U6</item>
            <item>U5</item>
            <item>R8</item>
            <item>P8</item>
            <item>R7</item>
            <item>R6</item>
            <item>T8</item>
            <item>T7</item>
            <item>U4</item>
            <value>U6</value>
        </param>
        <param>
            <name>BANK_NUM</name>
            <value>2</value>
        </param>
        <param>
            <name>PAD_BA1</name>
            <item>R3</item>
            <item>P3</item>
            <item>P4</item>
            <item>N4</item>
            <item>R1</item>
            <item>P1</item>
            <item>T4</item>
            <item>T3</item>
            <item>T2</item>
            <item>R2</item>
            <item>U2</item>
            <item>U1</item>
            <value>P4</value>
        </param>
        <param>
            <name>PAD_DQ70</name>
            <value>R16</value>
        </param>
        <param>
            <name>PAD_DQ26</name>
            <value>A3</value>
        </param>
        <param>
            <name>BA2_EN</name>
            <value>true</value>
        </param>
        <param>
            <name>PHY_TRP</name>
            <value>2</value>
        </param>
        <param>
            <name>GROUP_CK</name>
            <value>G3</value>
        </param>
        <param>
            <name>A13_EN</name>
            <value>true</value>
        </param>
        <param>
            <name>DDR2_MEM_COLUMN_WIDTH</name>
            <value>10</value>
        </param>
        <param>
            <name>PAD_DQ4</name>
            <value>K7</value>
        </param>
        <param>
            <name>PAD_DQ36</name>
            <value>M16</value>
        </param>
        <param>
            <name>A14_EN</name>
            <value>true</value>
        </param>
        <param>
            <name>A10_GROUP_NUM</name>
            <value>1</value>
        </param>
        <param>
            <name>PAD_DQ52</name>
            <value>K23</value>
        </param>
        <param>
            <name>DESIRED_DDR2_RATE</name>
            <value>600.000</value>
            <decimal>3</decimal>
        </param>
        <param>
            <name>DQ2_EN</name>
            <value>true</value>
        </param>
        <param>
            <name>BA0_GROUP_NUM</name>
            <value>0</value>
        </param>
        <param>
            <name>DDRC_T_FAW</name>
            <value>13</value>
        </param>
        <param>
            <name>A11_DQS_EN</name>
            <value>true</value>
        </param>
        <param>
            <name>PAD_DQSN1</name>
            <value>G7</value>
        </param>
        <param>
            <name>PAD_A2</name>
            <item>R3</item>
            <item>P3</item>
            <item>P4</item>
            <item>N4</item>
            <item>R1</item>
            <item>P1</item>
            <item>T4</item>
            <item>T3</item>
            <item>T2</item>
            <item>R2</item>
            <item>U2</item>
            <item>U1</item>
            <value>U2</value>
        </param>
        <param>
            <name>PAD_A15</name>
            <item>P6</item>
            <item>P5</item>
            <item>T5</item>
            <item>R5</item>
            <item>U6</item>
            <item>U5</item>
            <item>R8</item>
            <item>P8</item>
            <item>R7</item>
            <item>R6</item>
            <item>T8</item>
            <item>T7</item>
            <item>U4</item>
            <value>P6</value>
        </param>
        <param>
            <name>BA1_GROUP_NUM</name>
            <value>1</value>
        </param>
        <param>
            <name>DDR3_CL</name>
            <value>6</value>
        </param>
        <param>
            <name>GUI_DDR3_TRCD</name>
            <value>13.500</value>
            <decimal>3</decimal>
        </param>
        <param>
            <name>ADC_MONITOR</name>
            <value>false</value>
        </param>
        <param>
            <name>DDRC_T_RTP</name>
            <value>4</value>
        </param>
        <param>
            <name>PAD_BA2</name>
            <item>R3</item>
            <item>P3</item>
            <item>P4</item>
            <item>N4</item>
            <item>R1</item>
            <item>P1</item>
            <item>T4</item>
            <item>T3</item>
            <item>T2</item>
            <item>R2</item>
            <item>U2</item>
            <item>U1</item>
            <value>N4</value>
        </param>
        <param>
            <name>PAD_A12</name>
            <item>R3</item>
            <item>P3</item>
            <item>P4</item>
            <item>N4</item>
            <item>R1</item>
            <item>P1</item>
            <item>T4</item>
            <item>T3</item>
            <item>T2</item>
            <item>R2</item>
            <item>U2</item>
            <item>U1</item>
            <value>R2</value>
        </param>
        <param>
            <name>PAD_DQ6</name>
            <value>G4</value>
        </param>
        <param>
            <name>PAD_DQ61</name>
            <value>J26</value>
        </param>
        <param>
            <name>A12_GROUP_NUM</name>
            <value>1</value>
        </param>
        <param>
            <name>PAD_RESET</name>
            <item>N8</item>
            <item>K3</item>
            <item>J3</item>
            <item>M7</item>
            <item>L7</item>
            <item>M4</item>
            <item>L4</item>
            <item>L5</item>
            <item>K5</item>
            <item>N7</item>
            <item>N6</item>
            <item>M6</item>
            <item>M5</item>
            <item>K1</item>
            <item>J1</item>
            <item>L3</item>
            <item>K2</item>
            <item>N1</item>
            <item>M1</item>
            <item>H2</item>
            <item>H1</item>
            <item>M2</item>
            <item>L2</item>
            <item>N3</item>
            <item>N2</item>
            <item>R3</item>
            <item>P3</item>
            <item>P4</item>
            <item>N4</item>
            <item>R1</item>
            <item>P1</item>
            <item>T4</item>
            <item>T3</item>
            <item>T2</item>
            <item>R2</item>
            <item>U2</item>
            <item>U1</item>
            <item>P6</item>
            <item>P5</item>
            <item>T5</item>
            <item>R5</item>
            <item>U6</item>
            <item>U5</item>
            <item>R8</item>
            <item>P8</item>
            <item>R7</item>
            <item>R6</item>
            <item>T8</item>
            <item>T7</item>
            <item>U4</item>
            <value>J1</value>
        </param>
        <param>
            <name>PAD_DQ2</name>
            <value>L8</value>
        </param>
        <param>
            <name>PAD_A5</name>
            <item>K1</item>
            <item>J1</item>
            <item>L3</item>
            <item>K2</item>
            <item>N1</item>
            <item>M1</item>
            <item>H2</item>
            <item>H1</item>
            <item>M2</item>
            <item>L2</item>
            <item>N3</item>
            <item>N2</item>
            <value>L2</value>
        </param>
        <param>
            <name>PAD_DQSN3</name>
            <value>B1</value>
        </param>
        <param>
            <name>A1_GROUP_NUM</name>
            <value>2</value>
        </param>
        <param>
            <name>LPDDR_DFT_MEM_PART</name>
            <value>MT46H128M16XXXX-5L-IT</value>
        </param>
        <param>
            <name>GUI_DDR2_TRTP</name>
            <value>7.500</value>
            <decimal>3</decimal>
        </param>
        <param>
            <name>DDR2_DFT_MEM_PART</name>
            <value>MT47H128M16XX-25E</value>
        </param>
        <param>
            <name>DDRC_T_RC</name>
            <value>15</value>
        </param>
        <param>
            <name>PAD_DQ12</name>
            <value>F8</value>
        </param>
        <param>
            <name>MEM_ROW_WIDTH</name>
            <value>15</value>
        </param>
        <param>
            <name>GUI_DDR2_TRCD</name>
            <value>12.500</value>
            <decimal>3</decimal>
        </param>
        <param>
            <name>GROUP_DQG_8</name>
            <item>G0</item>
            <item>G1</item>
            <item>G2</item>
            <item>G3</item>
            <value>G0</value>
        </param>
        <param>
            <name>DQ2_BANK_NUM</name>
            <value>1</value>
        </param>
        <param>
            <name>GROUP_RAS</name>
            <value>G1</value>
        </param>
        <param>
            <name>GROUP_BA2</name>
            <value>G2</value>
        </param>
        <param>
            <name>MEM_DQS_WIDTH</name>
            <value>4</value>
        </param>
        <param>
            <name>PAD_DQ69</name>
            <value>N17</value>
        </param>
        <param>
            <name>GROUP_A12</name>
            <value>G2</value>
        </param>
        <param>
            <name>PAD_DQ35</name>
            <value>J14</value>
        </param>
        <param>
            <name>BANK_DQG_3</name>
            <item>L3</item>
            <item>L4</item>
            <item>L5</item>
            <item>L6</item>
            <item>R4</item>
            <item>R5</item>
            <value>R4</value>
        </param>
        <param>
            <name>PAD_DQ66</name>
            <value>P14</value>
        </param>
        <param>
            <name>PAD_DQ3</name>
            <value>K8</value>
        </param>
        <param>
            <name>A9_DQS_EN</name>
            <value>false</value>
        </param>
        <param>
            <name>CK_GROUP_NUM</name>
            <value>2</value>
        </param>
        <param>
            <name>DDRC_T_XP</name>
            <value>3</value>
        </param>
        <param>
            <name>PAD_BA0</name>
            <item>K1</item>
            <item>J1</item>
            <item>L3</item>
            <item>K2</item>
            <item>N1</item>
            <item>M1</item>
            <item>H2</item>
            <item>H1</item>
            <item>M2</item>
            <item>L2</item>
            <item>N3</item>
            <item>N2</item>
            <value>M1</value>
        </param>
        <param>
            <name>CK_DQS_EN</name>
            <value>false</value>
        </param>
        <param>
            <name>DQ6_EN</name>
            <value>false</value>
        </param>
        <param>
            <name>LPDDR_CL_VALUE</name>
            <value>2</value>
        </param>
        <param>
            <name>GROUP_A6</name>
            <value>G2</value>
        </param>
        <param>
            <name>MEM_DM_WIDTH</name>
            <value>4</value>
        </param>
        <param>
            <name>PAD_DQ60</name>
            <value>D25</value>
        </param>
        <param>
            <name>PAD_DQ44</name>
            <value>H19</value>
        </param>
        <param>
            <name>GUI_DDR2_TRFC</name>
            <value>197.500</value>
            <decimal>3</decimal>
        </param>
        <param>
            <name>DDR3_OUTPUT_DRIVER</name>
            <value>00</value>
        </param>
        <param>
            <name>GROUP_A10</name>
            <value>G2</value>
        </param>
        <param>
            <name>BANK_PLL_REF</name>
            <item>L3</item>
            <item>L4</item>
            <item>L5</item>
            <item>L6</item>
            <item>R4</item>
            <item>R5</item>
            <value>R5</value>
        </param>
        <param>
            <name>PAD_DM5</name>
            <value>J19</value>
        </param>
        <param>
            <name>GUI_DDR3_CWL_800</name>
            <value>5</value>
        </param>
        <param>
            <name>DQ5_EN</name>
            <value>false</value>
        </param>
        <param>
            <name>DDR3_AL</name>
            <value>2</value>
        </param>
        <param>
            <name>BANK_CA</name>
            <item>L3</item>
            <item>L4</item>
            <item>L5</item>
            <item>L6</item>
            <item>R4</item>
            <item>R5</item>
            <value>R5</value>
        </param>
        <param>
            <name>GROUP_A13</name>
            <value>G2</value>
        </param>
        <param>
            <name>DDRC_T_RAS</name>
            <value>12</value>
        </param>
        <param>
            <name>A5_GROUP_NUM</name>
            <value>0</value>
        </param>
        <param>
            <name>PAD_A6</name>
            <item>R3</item>
            <item>P3</item>
            <item>P4</item>
            <item>N4</item>
            <item>R1</item>
            <item>P1</item>
            <item>T4</item>
            <item>T3</item>
            <item>T2</item>
            <item>R2</item>
            <item>U2</item>
            <item>U1</item>
            <value>T4</value>
        </param>
        <param>
            <name>GROUP_DQG_3</name>
            <item>G0</item>
            <item>G1</item>
            <item>G2</item>
            <item>G3</item>
            <value>G3</value>
        </param>
        <param>
            <name>RAS_GROUP_NUM</name>
            <value>0</value>
        </param>
        <param>
            <name>BANK_DQG_6</name>
            <item>L3</item>
            <item>L4</item>
            <item>L5</item>
            <item>L6</item>
            <item>R4</item>
            <item>R5</item>
            <value>L4</value>
        </param>
        <param>
            <name>ADDRESS_MAPPING_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>DQ1_BANK_NUM</name>
            <value>1</value>
        </param>
        <param>
            <name>A12_EN</name>
            <value>true</value>
        </param>
        <param>
            <name>MEM_DQ_WIDTH</name>
            <item>72</item>
            <item>64</item>
            <item>56</item>
            <item>48</item>
            <item>40</item>
            <item>32</item>
            <item>24</item>
            <item>16</item>
            <item>8</item>
            <value>32</value>
        </param>
        <param>
            <name>STATIC_RATIOI</name>
            <value>1</value>
        </param>
        <param>
            <name>PAD_DQ46</name>
            <value>G21</value>
        </param>
        <param>
            <name>BANK0</name>
            <value>R5</value>
        </param>
        <param>
            <name>PAD_DM3</name>
            <value>G2</value>
        </param>
        <param>
            <name>LPDDR_MEM_BANK_WIDTH</name>
            <value>2</value>
        </param>
        <param>
            <name>GROUP_CKE</name>
            <value>G2</value>
        </param>
        <param>
            <name>DDRC_T_RP</name>
            <value>5</value>
        </param>
        <param>
            <name>BA2_GROUP_NUM</name>
            <value>1</value>
        </param>
        <param>
            <name>A15_EN</name>
            <value>false</value>
        </param>
        <param>
            <name>GUI_DDR3_TRTP</name>
            <value>7.500</value>
            <decimal>3</decimal>
        </param>
        <param>
            <name>DDR3_BASE_MEM_PART</name>
            <value>MT41K256M16XX</value>
        </param>
        <param>
            <name>A15_DQS_EN</name>
            <value>false</value>
        </param>
        <param>
            <name>DDR3_WR</name>
            <value>1</value>
        </param>
        <param>
            <name>PAD_DQ10</name>
            <value>H8</value>
        </param>
        <param>
            <name>PAD_DQ63</name>
            <value>H26</value>
        </param>
        <param>
            <name>PAD_DQSN4</name>
            <value>K17</value>
        </param>
        <param>
            <name>MEM_ADDR_WIDTH</name>
            <value>15</value>
        </param>
        <param>
            <name>PAD_DQ50</name>
            <value>J23</value>
        </param>
        <param>
            <name>AXI_REDUCED_EN</name>
            <value>true</value>
        </param>
        <param>
            <name>GROUP_DQG_6</name>
            <item>G0</item>
            <item>G1</item>
            <item>G2</item>
            <item>G3</item>
            <value>G2</value>
        </param>
        <param>
            <name>PAD_DQS6</name>
            <value>G22</value>
        </param>
        <param>
            <name>DDR3_CL_VALUE</name>
            <value>4</value>
        </param>
        <param>
            <name>PAD_DQ54</name>
            <value>J24</value>
        </param>
        <param>
            <name>A13_DQS_EN</name>
            <value>false</value>
        </param>
        <param>
            <name>PHY_TXPR</name>
            <value>24</value>
        </param>
        <param>
            <name>ODT_GROUP_NUM</name>
            <value>0</value>
        </param>
        <param>
            <name>PAD_DQSN8</name>
            <value>P16</value>
        </param>
        <param>
            <name>A8_DQS_EN</name>
            <value>false</value>
        </param>
        <param>
            <name>CS_n_En</name>
            <value>true</value>
        </param>
        <param>
            <name>CAS_GROUP_NUM</name>
            <value>0</value>
        </param>
        <param>
            <name>PAD_A11</name>
            <item>P6</item>
            <item>P5</item>
            <item>T5</item>
            <item>R5</item>
            <item>U6</item>
            <item>U5</item>
            <item>R8</item>
            <item>P8</item>
            <item>R7</item>
            <item>R6</item>
            <item>T8</item>
            <item>T7</item>
            <item>U4</item>
            <value>U5</value>
        </param>
        <param>
            <name>PHY_TRFC</name>
            <value>23</value>
        </param>
        <param>
            <name>GUI_DDR3_TREFI</name>
            <value>7.800</value>
            <decimal>3</decimal>
        </param>
        <param>
            <name>GROUP_DQG_4</name>
            <item>G0</item>
            <item>G1</item>
            <item>G2</item>
            <item>G3</item>
            <value>G0</value>
        </param>
        <param>
            <name>WE_DQS_EN</name>
            <value>true</value>
        </param>
        <param>
            <name>GROUP_DQG_0</name>
            <item>G0</item>
            <item>G1</item>
            <item>G2</item>
            <item>G3</item>
            <value>G1</value>
        </param>
        <param>
            <name>DDRC_T_WTR</name>
            <value>4</value>
        </param>
        <param>
            <name>PAD_DQ67</name>
            <value>N14</value>
        </param>
        <param>
            <name>GUI_DDR3_CWL_1066</name>
            <value>6</value>
        </param>
        <param>
            <name>DDRC_TREFI</name>
            <value>2340</value>
        </param>
        <param>
            <name>BANK_DQG_7</name>
            <item>L3</item>
            <item>L4</item>
            <item>L5</item>
            <item>L6</item>
            <item>R4</item>
            <item>R5</item>
            <value>L4</value>
        </param>
        <param>
            <name>DFI_ITF_EN</name>
            <value>false</value>
        </param>
        <param>
            <name>PAD_DQ56</name>
            <value>E25</value>
        </param>
        <param>
            <name>GROUP_A5</name>
            <value>G1</value>
        </param>
        <param>
            <name>PAD_DQ57</name>
            <value>G26</value>
        </param>
        <param>
            <name>DDR3_MEM_ROW_WIDTH</name>
            <value>15</value>
        </param>
        <param>
            <name>DESIRED_DDR3_RATE</name>
            <value>600.000</value>
            <decimal>3</decimal>
        </param>
        <param>
            <name>GROUP_CS</name>
            <value>G1</value>
        </param>
        <param>
            <name>B1_DQ_GROUP_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>GROUP_A3</name>
            <value>G1</value>
        </param>
        <param>
            <name>DDRC_T_RCD</name>
            <value>5</value>
        </param>
        <param>
            <name>DDR3_CWL</name>
            <value>5</value>
        </param>
        <param>
            <name>DQ4_BANK_NUM</name>
            <value>2</value>
        </param>
        <param>
            <name>PAD_DM2</name>
            <value>F3</value>
        </param>
        <param>
            <name>DQ4_EN</name>
            <value>false</value>
        </param>
        <param>
            <name>PAD_DQSN6</name>
            <value>F22</value>
        </param>
        <param>
            <name>CS_GROUP_NUM</name>
            <value>0</value>
        </param>
        <param>
            <name>GUI_DDR2_TWR</name>
            <value>15.000</value>
            <decimal>3</decimal>
        </param>
        <param>
            <name>DDR2_CL_VALUE</name>
            <value>4</value>
        </param>
        <param>
            <name>DDR_CHIP_DQ_WIDTH</name>
            <value>true</value>
        </param>
        <param>
            <name>PAD_DQS8</name>
            <value>P15</value>
        </param>
        <param>
            <name>LPDDR_BASE_MEM_PART</name>
            <value>MT46H128M16XXXX-5L-IT</value>
        </param>
        <param>
            <name>tREFI</name>
            <value>7800</value>
        </param>
        <param>
            <name>PAD_DQS3</name>
            <value>C1</value>
        </param>
        <param>
            <name>PAD_DM6</name>
            <value>H21</value>
        </param>
        <param>
            <name>PAD_DQS7</name>
            <value>E26</value>
        </param>
        <param>
            <name>A1_DQS_EN</name>
            <value>false</value>
        </param>
        <param>
            <name>PAD_DQ20</name>
            <value>B4</value>
        </param>
        <param>
            <name>GROUP_WE</name>
            <value>G2</value>
        </param>
        <param>
            <name>GUI_DDR2_TREFI</name>
            <value>7.800</value>
            <decimal>3</decimal>
        </param>
        <param>
            <name>DESIRED_RATE</name>
            <value>600.000</value>
            <decimal>3</decimal>
        </param>
        <param>
            <name>A6_GROUP_NUM</name>
            <value>1</value>
        </param>
        <param>
            <name>MEM_COLUMN_WIDTH</name>
            <value>10</value>
        </param>
        <param>
            <name>PAD_DQ22</name>
            <value>D3</value>
        </param>
        <param>
            <name>DQ7_BANK_NUM</name>
            <value>2</value>
        </param>
        <param>
            <name>GUI_LPDDR_TRCD</name>
            <value>14.400</value>
            <decimal>3</decimal>
        </param>
        <param>
            <name>DDR2_AL</name>
            <value>2</value>
        </param>
        <param>
            <name>GROUP_DQG_2</name>
            <item>G0</item>
            <item>G1</item>
            <item>G2</item>
            <item>G3</item>
            <value>G2</value>
        </param>
        <param>
            <name>DQ8_BANK_NUM</name>
            <value>0</value>
        </param>
        <param>
            <name>DDR3_ODT_VALUE</name>
            <value>001</value>
        </param>
        <param>
            <name>PAD_DQ21</name>
            <value>A4</value>
        </param>
        <param>
            <name>A3_DQS_EN</name>
            <value>false</value>
        </param>
        <param>
            <name>PAD_DQ24</name>
            <value>C2</value>
        </param>
        <param>
            <name>PAD_DQSN2</name>
            <value>A5</value>
        </param>
        <param>
            <name>PAD_DQ30</name>
            <value>E1</value>
        </param>
        <param>
            <name>PPLL_BANDWIDTH</name>
            <value>OPTIMIZED</value>
        </param>
        <param>
            <name>PAD_DQ49</name>
            <value>H22</value>
        </param>
        <param>
            <name>DDRC_T_WR</name>
            <value>5</value>
        </param>
        <param>
            <name>GUI_DDR2_CL</name>
            <value>4</value>
        </param>
        <param>
            <name>PAD_DQ68</name>
            <value>N16</value>
        </param>
        <param>
            <name>GROUP_DQG_7</name>
            <item>G0</item>
            <item>G1</item>
            <item>G2</item>
            <item>G3</item>
            <value>G3</value>
        </param>
        <param>
            <name>DQ5_BANK_NUM</name>
            <value>2</value>
        </param>
        <param>
            <name>PAD_DQ39</name>
            <value>K15</value>
        </param>
        <param>
            <name>A2_DQS_EN</name>
            <value>false</value>
        </param>
        <param>
            <name>PAD_DQ32</name>
            <value>L15</value>
        </param>
        <param>
            <name>PAD_DQ8</name>
            <value>E6</value>
        </param>
        <param>
            <name>PAD_DQS5</name>
            <value>K20</value>
        </param>
        <param>
            <name>PAD_DQ53</name>
            <value>F23</value>
        </param>
        <param>
            <name>CLKIN_FREQ</name>
            <value>50.000</value>
            <decimal>3</decimal>
        </param>
        <param>
            <name>PAD_A4</name>
            <item>P6</item>
            <item>P5</item>
            <item>T5</item>
            <item>R5</item>
            <item>U6</item>
            <item>U5</item>
            <item>R8</item>
            <item>P8</item>
            <item>R7</item>
            <item>R6</item>
            <item>T8</item>
            <item>T7</item>
            <item>U4</item>
            <value>P6</value>
        </param>
        <param>
            <name>PAD_CAS</name>
            <item>K1</item>
            <item>J1</item>
            <item>L3</item>
            <item>K2</item>
            <item>N1</item>
            <item>M1</item>
            <item>H2</item>
            <item>H1</item>
            <item>M2</item>
            <item>L2</item>
            <item>N3</item>
            <item>N2</item>
            <value>N3</value>
        </param>
        <param>
            <name>PAD_DQ65</name>
            <value>R15</value>
        </param>
        <param>
            <name>GUI_DDR2_TRAS</name>
            <value>40.000</value>
            <decimal>3</decimal>
        </param>
        <param>
            <name>A2_GROUP_NUM</name>
            <value>1</value>
        </param>
        <param>
            <name>PAD_DQ34</name>
            <value>M15</value>
        </param>
        <param>
            <name>PAD_A1</name>
            <item>P6</item>
            <item>P5</item>
            <item>T5</item>
            <item>R5</item>
            <item>U6</item>
            <item>U5</item>
            <item>R8</item>
            <item>P8</item>
            <item>R7</item>
            <item>R6</item>
            <item>T8</item>
            <item>T7</item>
            <item>U4</item>
            <value>R5</value>
        </param>
        <param>
            <name>OPERATING_MODE</name>
            <item>PHY Only</item>
            <item>Controller + PHY</item>
            <value>Controller + PHY</value>
        </param>
        <param>
            <name>PAD_A3</name>
            <item>K1</item>
            <item>J1</item>
            <item>L3</item>
            <item>K2</item>
            <item>N1</item>
            <item>M1</item>
            <item>H2</item>
            <item>H1</item>
            <item>M2</item>
            <item>L2</item>
            <item>N3</item>
            <item>N2</item>
            <value>L3</value>
        </param>
        <param>
            <name>GROUP_A2</name>
            <value>G2</value>
        </param>
        <param>
            <name>DESIRED_LPDDR_RATE</name>
            <value>200.000</value>
            <decimal>3</decimal>
        </param>
        <param>
            <name>PAD_DQS4</name>
            <value>K16</value>
        </param>
        <param>
            <name>PAD_ODT</name>
            <item>K1</item>
            <item>J1</item>
            <item>L3</item>
            <item>K2</item>
            <item>N1</item>
            <item>M1</item>
            <item>H2</item>
            <item>H1</item>
            <item>M2</item>
            <item>L2</item>
            <item>N3</item>
            <item>N2</item>
            <value>N1</value>
        </param>
        <param>
            <name>PAD_A7</name>
            <item>K1</item>
            <item>J1</item>
            <item>L3</item>
            <item>K2</item>
            <item>N1</item>
            <item>M1</item>
            <item>H2</item>
            <item>H1</item>
            <item>M2</item>
            <item>L2</item>
            <item>N3</item>
            <item>N2</item>
            <value>K1</value>
        </param>
        <param>
            <name>DEVICE_100H_EN</name>
            <value>true</value>
        </param>
        <param>
            <name>PAD_DQ47</name>
            <value>J18</value>
        </param>
        <param>
            <name>BANK2</name>
            <value>L6</value>
        </param>
        <param>
            <name>GUI_DDR2_TRP</name>
            <value>12.500</value>
            <decimal>3</decimal>
        </param>
        <param>
            <name>PAD_WE</name>
            <item>R3</item>
            <item>P3</item>
            <item>P4</item>
            <item>N4</item>
            <item>R1</item>
            <item>P1</item>
            <item>T4</item>
            <item>T3</item>
            <item>T2</item>
            <item>R2</item>
            <item>U2</item>
            <item>U1</item>
            <value>P1</value>
        </param>
        <param>
            <name>PAD_DQ38</name>
            <value>M14</value>
        </param>
        <param>
            <name>BANK_DQG_1</name>
            <item>L3</item>
            <item>L4</item>
            <item>L5</item>
            <item>L6</item>
            <item>R4</item>
            <item>R5</item>
            <value>R4</value>
        </param>
        <param>
            <name>DDRC_TRFC</name>
            <value>90</value>
        </param>
        <param>
            <name>PAD_DQS1</name>
            <value>H7</value>
        </param>
        <param>
            <name>PHY_TMOD</name>
            <value>12</value>
        </param>
        <param>
            <name>DQ6_BANK_NUM</name>
            <value>2</value>
        </param>
        <param>
            <name>RAS_DQS_EN</name>
            <value>false</value>
        </param>
        <param>
            <name>PAD_DQS2</name>
            <value>B5</value>
        </param>
        <param>
            <name>PAD_DQ41</name>
            <value>K21</value>
        </param>
        <param>
            <name>DQ8_EN</name>
            <value>false</value>
        </param>
        <param>
            <name>GROUP_A9</name>
            <value>G1</value>
        </param>
        <param>
            <name>GUI_DDR3_TWTR</name>
            <value>7.500</value>
            <decimal>3</decimal>
        </param>
        <param>
            <name>PAD_DQ71</name>
            <value>R17</value>
        </param>
        <param>
            <name>BANK_DQG_5</name>
            <item>L3</item>
            <item>L4</item>
            <item>L5</item>
            <item>L6</item>
            <item>R4</item>
            <item>R5</item>
            <value>L4</value>
        </param>
        <param>
            <name>DQ7_EN</name>
            <value>false</value>
        </param>
        <param>
            <name>DDR3_MEM_BANK_WIDTH</name>
            <value>3</value>
        </param>
        <param>
            <name>PAD_DQ59</name>
            <value>J25</value>
        </param>
        <param>
            <name>PAD_DQ37</name>
            <value>J16</value>
        </param>
        <param>
            <name>PAD_DQ55</name>
            <value>H24</value>
        </param>
        <param>
            <name>A5_DQS_EN</name>
            <value>false</value>
        </param>
        <param>
            <name>GROUP_CKN</name>
            <value>G3</value>
        </param>
        <param>
            <name>PAD_DQ9</name>
            <value>D6</value>
        </param>
        <param>
            <name>DDR2_MEM_BANK_WIDTH</name>
            <value>3</value>
        </param>
        <param>
            <name>PAD_DQ43</name>
            <value>L18</value>
        </param>
        <param>
            <name>CA_GROUP_NUM</name>
            <value>3</value>
        </param>
        <param>
            <name>PAD_DQ40</name>
            <value>H18</value>
        </param>
        <param>
            <name>GUI_LPDDR_TWTR</name>
            <value>2</value>
        </param>
        <param>
            <name>A7_DQS_EN</name>
            <value>false</value>
        </param>
        <param>
            <name>PAD_DQSN5</name>
            <value>J20</value>
        </param>
        <param>
            <name>PAD_DQ29</name>
            <value>E2</value>
        </param>
        <param>
            <name>DDR2_BASE_MEM_PART</name>
            <value>MT47H128M16XX-25E</value>
        </param>
        <param>
            <name>A15_GROUP_NUM</name>
            <value>0</value>
        </param>
        <param>
            <name>BANK1</name>
            <value>R4</value>
        </param>
        <param>
            <name>PAD_DQ5</name>
            <value>K6</value>
        </param>
        <param>
            <name>BA2_DQS_EN</name>
            <value>false</value>
        </param>
        <param>
            <name>ACTUAL_RATE</name>
            <value>600.000</value>
            <decimal>3</decimal>
        </param>
        <param>
            <name>PHY_TMRD</name>
            <value>4</value>
        </param>
        <param>
            <name>A6_DQS_EN</name>
            <value>false</value>
        </param>
        <param>
            <name>GROUP_ODT</name>
            <value>G1</value>
        </param>
        <param>
            <name>PAD_RAS</name>
            <item>K1</item>
            <item>J1</item>
            <item>L3</item>
            <item>K2</item>
            <item>N1</item>
            <item>M1</item>
            <item>H2</item>
            <item>H1</item>
            <item>M2</item>
            <item>L2</item>
            <item>N3</item>
            <item>N2</item>
            <value>N2</value>
        </param>
        <param>
            <name>PAD_CKN</name>
            <item>P6</item>
            <item>P5</item>
            <item>T5</item>
            <item>R5</item>
            <item>U6</item>
            <item>U5</item>
            <item>R8</item>
            <item>P8</item>
            <item>R7</item>
            <item>R6</item>
            <item>T8</item>
            <item>T7</item>
            <item>U4</item>
            <value>R6</value>
        </param>
        <param>
            <name>PAD_DQ15</name>
            <value>G6</value>
        </param>
        <param>
            <name>GROUP_A7</name>
            <value>G1</value>
        </param>
        <param>
            <name>CUSTOMIZE_CA</name>
            <value>true</value>
        </param>
        <param>
            <name>GROUP_BA0</name>
            <value>G1</value>
        </param>
        <param>
            <name>MEM_TYPE</name>
            <value>DDR3</value>
        </param>
        <param>
            <name>A14_DQS_EN</name>
            <value>true</value>
        </param>
        <param>
            <name>PAD_A10</name>
            <item>R3</item>
            <item>P3</item>
            <item>P4</item>
            <item>N4</item>
            <item>R1</item>
            <item>P1</item>
            <item>T4</item>
            <item>T3</item>
            <item>T2</item>
            <item>R2</item>
            <item>U2</item>
            <item>U1</item>
            <value>R1</value>
        </param>
        <param>
            <name>AXI_ADDR_SHIFT</name>
            <value>2</value>
        </param>
        <param>
            <name>CS_DQS_EN</name>
            <value>false</value>
        </param>
        <param>
            <name>GUI_DDR2_TWTR</name>
            <value>7.500</value>
            <decimal>3</decimal>
        </param>
        <param>
            <name>DDR2_ODT_VALUE</name>
            <value>01</value>
        </param>
        <param>
            <name>B2_DQ_GROUP_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>PAD_A13</name>
            <item>R3</item>
            <item>P3</item>
            <item>P4</item>
            <item>N4</item>
            <item>R1</item>
            <item>P1</item>
            <item>T4</item>
            <item>T3</item>
            <item>T2</item>
            <item>R2</item>
            <item>U2</item>
            <item>U1</item>
            <value>T3</value>
        </param>
        <param>
            <name>PAD_DQ1</name>
            <value>J5</value>
        </param>
        <param>
            <name>DDR2_MEM_ROW_WIDTH</name>
            <value>14</value>
        </param>
        <param>
            <name>PAD_DQSN0</name>
            <value>H4</value>
        </param>
        <param>
            <name>GROUP_A15</name>
            <value>G3</value>
        </param>
        <param>
            <name>PAD_CKE</name>
            <item>R3</item>
            <item>P3</item>
            <item>P4</item>
            <item>N4</item>
            <item>R1</item>
            <item>P1</item>
            <item>T4</item>
            <item>T3</item>
            <item>T2</item>
            <item>R2</item>
            <item>U2</item>
            <item>U1</item>
            <value>U1</value>
        </param>
        <param>
            <name>A10_DQS_EN</name>
            <value>true</value>
        </param>
        <param>
            <name>GROUP_DQG_1</name>
            <item>G0</item>
            <item>G1</item>
            <item>G2</item>
            <item>G3</item>
            <value>G0</value>
        </param>
        <param>
            <name>DQ3_EN</name>
            <value>true</value>
        </param>
        <param>
            <name>AXI_STANDARD_EN</name>
            <value>false</value>
        </param>
        <param>
            <name>AXI_MODE_SEL</name>
            <value>1</value>
        </param>
        <param>
            <name>PAD_DQ25</name>
            <value>B2</value>
        </param>
        <param>
            <name>GPLL_BANDWIDTH</name>
            <value>HIGH</value>
        </param>
        <param>
            <name>GROUP_A14</name>
            <value>G3</value>
        </param>
        <param>
            <name>BA0_DQS_EN</name>
            <value>true</value>
        </param>
        <param>
            <name>GROUP_A4</name>
            <value>G3</value>
        </param>
        <param>
            <name>PAD_DQ48</name>
            <value>H23</value>
        </param>
        <param>
            <name>GUI_DDR3_AL</name>
            <value>CL-2</value>
        </param>
        <param>
            <name>PAD_DQ27</name>
            <value>A2</value>
        </param>
        <param>
            <name>PAD_DQ45</name>
            <value>L17</value>
        </param>
        <param>
            <name>GUI_LPDDR_TWR</name>
            <value>14.400</value>
            <decimal>3</decimal>
        </param>
        <param>
            <name>A13_GROUP_NUM</name>
            <value>1</value>
        </param>
        <param>
            <name>GUI_DDR2_AL</name>
            <value>2</value>
        </param>
        <param>
            <name>GROUP_CAS</name>
            <value>G1</value>
        </param>
        <param>
            <name>PAD_DM7</name>
            <value>F25</value>
        </param>
        <param>
            <name>DDR3_DFT_MEM_PART</name>
            <value>MT41K256M16XX</value>
        </param>
        <param>
            <name>BANK_DQG_0</name>
            <item>L3</item>
            <item>L4</item>
            <item>L5</item>
            <item>L6</item>
            <item>R4</item>
            <item>R5</item>
            <value>R4</value>
        </param>
        <param>
            <name>BANK_DQG_2</name>
            <item>L3</item>
            <item>L4</item>
            <item>L5</item>
            <item>L6</item>
            <item>R4</item>
            <item>R5</item>
            <value>R4</value>
        </param>
        <param>
            <name>USER_FDC_PATH</name>
            <value>Please select a fdc file</value>
        </param>
        <param>
            <name>DDRC_T_RRD</name>
            <value>3</value>
        </param>
        <param>
            <name>CKE_DQS_EN</name>
            <value>false</value>
        </param>
        <param>
            <name>DQ1_EN</name>
            <value>true</value>
        </param>
        <param>
            <name>PAD_DQ42</name>
            <value>G20</value>
        </param>
        <param>
            <name>PAD_DQ58</name>
            <value>G25</value>
        </param>
        <param>
            <name>PAD_DQ11</name>
            <value>G8</value>
        </param>
        <param>
            <name>DDR3_MEM_COLUMN_WIDTH</name>
            <value>10</value>
        </param>
        <param>
            <name>A0_DQS_EN</name>
            <value>false</value>
        </param>
        <param>
            <name>GUI_DDR3_CL_1066</name>
            <value>7</value>
        </param>
        <param>
            <name>PAD_DQ19</name>
            <value>C4</value>
        </param>
        <param>
            <name>GROUP_A0</name>
            <value>G2</value>
        </param>
        <param>
            <name>PAD_DQ17</name>
            <value>D5</value>
        </param>
        <param>
            <name>PAD_DQ16</name>
            <value>E5</value>
        </param>
        <param>
            <name>DDR_MEM_PART</name>
            <value>MT41K256M16XX</value>
        </param>
        <param>
            <name>GUI_DDR3_TWR</name>
            <value>15.000</value>
            <decimal>3</decimal>
        </param>
        <param>
            <name>PAD_DQ0</name>
            <value>J6</value>
        </param>
        <param>
            <name>A8_GROUP_NUM</name>
            <value>2</value>
        </param>
        <param>
            <name>GUI_LPDDR_CL_200</name>
            <value>2</value>
        </param>
        <param>
            <name>tRFC_MIN</name>
            <value>300000.000</value>
            <decimal>3</decimal>
        </param>
        <param>
            <name>BA1_DQS_EN</name>
            <value>false</value>
        </param>
        <param>
            <name>A9_GROUP_NUM</name>
            <value>0</value>
        </param>
        <param>
            <name>GUI_LPDDR_TREFI</name>
            <value>7.800</value>
            <decimal>3</decimal>
        </param>
        <param>
            <name>BANK_RESET</name>
            <item>L3</item>
            <item>L4</item>
            <item>L5</item>
            <item>L6</item>
            <item>R4</item>
            <item>R5</item>
            <value>R5</value>
        </param>
        <param>
            <name>PAD_DQ13</name>
            <value>F7</value>
        </param>
        <param>
            <name>A4_DQS_EN</name>
            <value>false</value>
        </param>
        <param>
            <name>PAD_DM4</name>
            <value>L14</value>
        </param>
        <param>
            <name>A7_GROUP_NUM</name>
            <value>0</value>
        </param>
        <param>
            <name>DEVICE_ID</name>
            <value>1</value>
        </param>
        <param>
            <name>WE_GROUP_NUM</name>
            <value>1</value>
        </param>
        <param>
            <name>PAD_DQ51</name>
            <value>E23</value>
        </param>
        <param>
            <name>DDR2_INIT_WR</name>
            <value>5</value>
        </param>
        <param>
            <name>USER_PINS_CON_EN</name>
            <value>false</value>
        </param>
        <param>
            <name>DQ0_BANK_NUM</name>
            <value>1</value>
        </param>
        <param>
            <name>PAD_DQ64</name>
            <value>R14</value>
        </param>
        <param>
            <name>LPDDR_CL</name>
            <value>2</value>
        </param>
        <param>
            <name>A3_GROUP_NUM</name>
            <value>0</value>
        </param>
        <param>
            <name>PAD_DQ62</name>
            <value>G24</value>
        </param>
        <param>
            <name>PAD_DM1</name>
            <value>H9</value>
        </param>
        <param>
            <name>PAD_A0</name>
            <item>R3</item>
            <item>P3</item>
            <item>P4</item>
            <item>N4</item>
            <item>R1</item>
            <item>P1</item>
            <item>T4</item>
            <item>T3</item>
            <item>T2</item>
            <item>R2</item>
            <item>U2</item>
            <item>U1</item>
            <value>T2</value>
        </param>
        <param>
            <name>GROUP_A8</name>
            <value>G3</value>
        </param>
        <param>
            <name>DQ3_BANK_NUM</name>
            <value>1</value>
        </param>
        <param>
            <name>GUI_DDR3_TRAS</name>
            <value>37.500</value>
            <decimal>3</decimal>
        </param>
        <param>
            <name>A0_GROUP_NUM</name>
            <value>1</value>
        </param>
        <param>
            <name>DDR3_INIT_WR</name>
            <value>5</value>
        </param>
        <param>
            <name>OUT_SYNC_EN</name>
            <value>1</value>
        </param>
        <param>
            <name>GUI_DDR3_TRFC</name>
            <value>300.000</value>
            <decimal>3</decimal>
        </param>
        <param>
            <name>LPDDR_DRIVER_STRENGTH</name>
            <value>000</value>
        </param>
        <param>
            <name>DFI_CLK_PERIOD</name>
            <value>13333</value>
        </param>
        <param>
            <name>DDR2_CL</name>
            <value>4</value>
        </param>
        <param>
            <name>CS_N_EN</name>
            <value>true</value>
        </param>
        <param>
            <name>STATIC_RATIOF</name>
            <value>36</value>
        </param>
        <param>
            <name>A12_DQS_EN</name>
            <value>false</value>
        </param>
        <param>
            <name>PAD_A8</name>
            <item>P6</item>
            <item>P5</item>
            <item>T5</item>
            <item>R5</item>
            <item>U6</item>
            <item>U5</item>
            <item>R8</item>
            <item>P8</item>
            <item>R7</item>
            <item>R6</item>
            <item>T8</item>
            <item>T7</item>
            <item>U4</item>
            <value>T5</value>
        </param>
        <param>
            <name>PAD_DQ14</name>
            <value>H6</value>
        </param>
        <param>
            <name>GROUP_A1</name>
            <value>G3</value>
        </param>
        <param>
            <name>PAD_DM8</name>
            <value>P18</value>
        </param>
        <param>
            <name>PAD_DQ28</name>
            <value>F2</value>
        </param>
        <param>
            <name>PAD_DQ18</name>
            <value>D4</value>
        </param>
    </param_list>
    <pin_list>
        <pin>
            <name>ref_clk</name>
            <text>ref_clk</text>
            <dir>input</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>resetn</name>
            <text>resetn</text>
            <dir>input</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>core_clk</name>
            <text>core_clk</text>
            <dir>output</dir>
            <pos>right</pos>
        </pin>
        <pin>
            <name>pll_lock</name>
            <text>pll_lock</text>
            <dir>output</dir>
            <pos>right</pos>
        </pin>
        <pin>
            <name>phy_pll_lock</name>
            <text>phy_pll_lock</text>
            <dir>output</dir>
            <pos>right</pos>
        </pin>
        <pin>
            <name>gpll_lock</name>
            <text>gpll_lock</text>
            <dir>output</dir>
            <pos>right</pos>
        </pin>
        <pin>
            <name>rst_gpll_lock</name>
            <text>rst_gpll_lock</text>
            <dir>output</dir>
            <pos>right</pos>
        </pin>
        <pin>
            <name>ddrphy_cpd_lock</name>
            <text>ddrphy_cpd_lock</text>
            <dir>output</dir>
            <pos>right</pos>
        </pin>
        <pin>
            <name>ddr_init_done</name>
            <text>ddr_init_done</text>
            <dir>output</dir>
            <pos>right</pos>
        </pin>
        <pin>
            <name>axi_awaddr</name>
            <text>axi_awaddr</text>
            <dir>input</dir>
            <pos>left</pos>
            <msb>27</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>axi_awuser_ap</name>
            <text>axi_awuser_ap</text>
            <dir>input</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>axi_awuser_id</name>
            <text>axi_awuser_id</text>
            <dir>input</dir>
            <pos>left</pos>
            <msb>3</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>axi_awlen</name>
            <text>axi_awlen</text>
            <dir>input</dir>
            <pos>left</pos>
            <msb>3</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>axi_awready</name>
            <text>axi_awready</text>
            <dir>output</dir>
            <pos>right</pos>
        </pin>
        <pin>
            <name>axi_awvalid</name>
            <text>axi_awvalid</text>
            <dir>input</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>axi_wdata</name>
            <text>axi_wdata</text>
            <dir>input</dir>
            <pos>left</pos>
            <msb>255</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>axi_wstrb</name>
            <text>axi_wstrb</text>
            <dir>input</dir>
            <pos>left</pos>
            <msb>31</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>axi_wready</name>
            <text>axi_wready</text>
            <dir>output</dir>
            <pos>right</pos>
        </pin>
        <pin>
            <name>axi_wusero_id</name>
            <text>axi_wusero_id</text>
            <dir>output</dir>
            <pos>right</pos>
            <msb>3</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>axi_wusero_last</name>
            <text>axi_wusero_last</text>
            <dir>output</dir>
            <pos>right</pos>
        </pin>
        <pin>
            <name>axi_araddr</name>
            <text>axi_araddr</text>
            <dir>input</dir>
            <pos>left</pos>
            <msb>27</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>axi_aruser_ap</name>
            <text>axi_aruser_ap</text>
            <dir>input</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>axi_aruser_id</name>
            <text>axi_aruser_id</text>
            <dir>input</dir>
            <pos>left</pos>
            <msb>3</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>axi_arlen</name>
            <text>axi_arlen</text>
            <dir>input</dir>
            <pos>left</pos>
            <msb>3</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>axi_arready</name>
            <text>axi_arready</text>
            <dir>output</dir>
            <pos>right</pos>
        </pin>
        <pin>
            <name>axi_arvalid</name>
            <text>axi_arvalid</text>
            <dir>input</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>axi_rdata</name>
            <text>axi_rdata</text>
            <dir>output</dir>
            <pos>right</pos>
            <msb>255</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>axi_rid</name>
            <text>axi_rid</text>
            <dir>output</dir>
            <pos>right</pos>
            <msb>3</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>axi_rlast</name>
            <text>axi_rlast</text>
            <dir>output</dir>
            <pos>right</pos>
        </pin>
        <pin>
            <name>axi_rvalid</name>
            <text>axi_rvalid</text>
            <dir>output</dir>
            <pos>right</pos>
        </pin>
        <pin>
            <name>axi_awid</name>
            <text>axi_awid</text>
            <dir>input</dir>
            <pos>left</pos>
            <msb>7</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>axi_awsize</name>
            <text>axi_awsize</text>
            <dir>input</dir>
            <pos>left</pos>
            <msb>2</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>axi_awburst</name>
            <text>axi_awburst</text>
            <dir>input</dir>
            <pos>left</pos>
            <msb>1</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>axi_wlast</name>
            <text>axi_wlast</text>
            <dir>input</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>axi_wvalid</name>
            <text>axi_wvalid</text>
            <dir>input</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>axi_bready</name>
            <text>axi_bready</text>
            <dir>input</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>axi_bid</name>
            <text>axi_bid</text>
            <dir>output</dir>
            <pos>right</pos>
            <msb>7</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>axi_bresp</name>
            <text>axi_bresp</text>
            <dir>output</dir>
            <pos>right</pos>
            <msb>1</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>axi_bvalid</name>
            <text>axi_bvalid</text>
            <dir>output</dir>
            <pos>right</pos>
        </pin>
        <pin>
            <name>axi_arid</name>
            <text>axi_arid</text>
            <dir>input</dir>
            <pos>left</pos>
            <msb>7</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>axi_arsize</name>
            <text>axi_arsize</text>
            <dir>input</dir>
            <pos>left</pos>
            <msb>2</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>axi_arburst</name>
            <text>axi_arburst</text>
            <dir>input</dir>
            <pos>left</pos>
            <msb>1</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>axi_rready</name>
            <text>axi_rready</text>
            <dir>input</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>axi_rresp</name>
            <text>axi_rresp</text>
            <dir>output</dir>
            <pos>right</pos>
            <msb>1</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>apb_clk</name>
            <text>apb_clk</text>
            <dir>input</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>apb_rst_n</name>
            <text>apb_rst_n</text>
            <dir>input</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>apb_sel</name>
            <text>apb_sel</text>
            <dir>input</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>apb_enable</name>
            <text>apb_enable</text>
            <dir>input</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>apb_addr</name>
            <text>apb_addr</text>
            <dir>input</dir>
            <pos>left</pos>
            <msb>7</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>apb_write</name>
            <text>apb_write</text>
            <dir>input</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>apb_ready</name>
            <text>apb_ready</text>
            <dir>output</dir>
            <pos>right</pos>
        </pin>
        <pin>
            <name>apb_wdata</name>
            <text>apb_wdata</text>
            <dir>input</dir>
            <pos>left</pos>
            <msb>15</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>apb_rdata</name>
            <text>apb_rdata</text>
            <dir>output</dir>
            <pos>right</pos>
            <msb>15</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>mem_cs_n</name>
            <text>mem_cs_n</text>
            <dir>output</dir>
            <pos>right</pos>
        </pin>
        <pin>
            <name>mem_rst_n</name>
            <text>mem_rst_n</text>
            <dir>output</dir>
            <pos>right</pos>
        </pin>
        <pin>
            <name>mem_ck</name>
            <text>mem_ck</text>
            <dir>output</dir>
            <pos>right</pos>
        </pin>
        <pin>
            <name>mem_ck_n</name>
            <text>mem_ck_n</text>
            <dir>output</dir>
            <pos>right</pos>
        </pin>
        <pin>
            <name>mem_cke</name>
            <text>mem_cke</text>
            <dir>output</dir>
            <pos>right</pos>
        </pin>
        <pin>
            <name>mem_ras_n</name>
            <text>mem_ras_n</text>
            <dir>output</dir>
            <pos>right</pos>
        </pin>
        <pin>
            <name>mem_cas_n</name>
            <text>mem_cas_n</text>
            <dir>output</dir>
            <pos>right</pos>
        </pin>
        <pin>
            <name>mem_we_n</name>
            <text>mem_we_n</text>
            <dir>output</dir>
            <pos>right</pos>
        </pin>
        <pin>
            <name>mem_odt</name>
            <text>mem_odt</text>
            <dir>output</dir>
            <pos>right</pos>
        </pin>
        <pin>
            <name>mem_a</name>
            <text>mem_a</text>
            <dir>output</dir>
            <pos>right</pos>
            <msb>14</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>mem_ba</name>
            <text>mem_ba</text>
            <dir>output</dir>
            <pos>right</pos>
            <msb>2</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>mem_dqs</name>
            <text>mem_dqs</text>
            <dir>inout</dir>
            <pos>left</pos>
            <msb>3</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>mem_dqs_n</name>
            <text>mem_dqs_n</text>
            <dir>inout</dir>
            <pos>left</pos>
            <msb>3</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>mem_dq</name>
            <text>mem_dq</text>
            <dir>inout</dir>
            <pos>left</pos>
            <msb>31</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>mem_dm</name>
            <text>mem_dm</text>
            <dir>output</dir>
            <pos>right</pos>
            <msb>3</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>dfi_address</name>
            <text>dfi_address</text>
            <dir>input</dir>
            <pos>left</pos>
            <msb>59</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>dfi_bank</name>
            <text>dfi_bank</text>
            <dir>input</dir>
            <pos>left</pos>
            <msb>11</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>dfi_cs_n</name>
            <text>dfi_cs_n</text>
            <dir>input</dir>
            <pos>left</pos>
            <msb>3</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>dfi_cas_n</name>
            <text>dfi_cas_n</text>
            <dir>input</dir>
            <pos>left</pos>
            <msb>3</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>dfi_ras_n</name>
            <text>dfi_ras_n</text>
            <dir>input</dir>
            <pos>left</pos>
            <msb>3</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>dfi_we_n</name>
            <text>dfi_we_n</text>
            <dir>input</dir>
            <pos>left</pos>
            <msb>3</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>dfi_cke</name>
            <text>dfi_cke</text>
            <dir>input</dir>
            <pos>left</pos>
            <msb>3</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>dfi_odt</name>
            <text>dfi_odt</text>
            <dir>input</dir>
            <pos>left</pos>
            <msb>3</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>dfi_wrdata_en</name>
            <text>dfi_wrdata_en</text>
            <dir>input</dir>
            <pos>left</pos>
            <msb>3</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>dfi_wrdata</name>
            <text>dfi_wrdata</text>
            <dir>input</dir>
            <pos>left</pos>
            <msb>255</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>dfi_wrdata_mask</name>
            <text>dfi_wrdata_mask</text>
            <dir>input</dir>
            <pos>left</pos>
            <msb>31</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>dfi_rddata</name>
            <text>dfi_rddata</text>
            <dir>output</dir>
            <pos>right</pos>
            <msb>255</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>dfi_rddata_valid</name>
            <text>dfi_rddata_valid</text>
            <dir>output</dir>
            <pos>right</pos>
        </pin>
        <pin>
            <name>dfi_reset_n</name>
            <text>dfi_reset_n</text>
            <dir>input</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>dfi_phyupd_req</name>
            <text>dfi_phyupd_req</text>
            <dir>output</dir>
            <pos>right</pos>
        </pin>
        <pin>
            <name>dfi_phyupd_ack</name>
            <text>dfi_phyupd_ack</text>
            <dir>input</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>dfi_error</name>
            <text>dfi_error</text>
            <dir>output</dir>
            <pos>right</pos>
        </pin>
        <pin>
            <name>dbg_gate_start</name>
            <text>dbg_gate_start</text>
            <dir>input</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>dbg_cpd_start</name>
            <text>dbg_cpd_start</text>
            <dir>input</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>dbg_ddrphy_rst_n</name>
            <text>dbg_ddrphy_rst_n</text>
            <dir>input</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>dbg_gpll_scan_rst</name>
            <text>dbg_gpll_scan_rst</text>
            <dir>input</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>samp_position_dyn_adj</name>
            <text>samp_position_dyn_adj</text>
            <dir>input</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>init_samp_position_even</name>
            <text>init_samp_position_even</text>
            <dir>input</dir>
            <pos>left</pos>
            <msb>31</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>init_samp_position_odd</name>
            <text>init_samp_position_odd</text>
            <dir>input</dir>
            <pos>left</pos>
            <msb>31</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>wrcal_position_dyn_adj</name>
            <text>wrcal_position_dyn_adj</text>
            <dir>input</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>init_wrcal_position</name>
            <text>init_wrcal_position</text>
            <dir>input</dir>
            <pos>left</pos>
            <msb>31</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>force_read_clk_ctrl</name>
            <text>force_read_clk_ctrl</text>
            <dir>input</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>init_slip_step</name>
            <text>init_slip_step</text>
            <dir>input</dir>
            <pos>left</pos>
            <msb>15</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>init_read_clk_ctrl</name>
            <text>init_read_clk_ctrl</text>
            <dir>input</dir>
            <pos>left</pos>
            <msb>11</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>debug_calib_ctrl</name>
            <text>debug_calib_ctrl</text>
            <dir>output</dir>
            <pos>right</pos>
            <msb>33</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>dbg_slice_state</name>
            <text>dbg_slice_state</text>
            <dir>output</dir>
            <pos>right</pos>
            <msb>87</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>debug_data</name>
            <text>debug_data</text>
            <dir>output</dir>
            <pos>right</pos>
            <msb>275</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>dbg_dll_upd_state</name>
            <text>dbg_dll_upd_state</text>
            <dir>output</dir>
            <pos>right</pos>
            <msb>1</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>debug_gpll_dps_phase</name>
            <text>debug_gpll_dps_phase</text>
            <dir>output</dir>
            <pos>right</pos>
            <msb>8</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>dbg_rst_dps_state</name>
            <text>dbg_rst_dps_state</text>
            <dir>output</dir>
            <pos>right</pos>
            <msb>2</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>dbg_tran_err_rst_cnt</name>
            <text>dbg_tran_err_rst_cnt</text>
            <dir>output</dir>
            <pos>right</pos>
            <msb>5</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>dbg_ddrphy_init_fail</name>
            <text>dbg_ddrphy_init_fail</text>
            <dir>output</dir>
            <pos>right</pos>
        </pin>
        <pin>
            <name>debug_cpd_offset_adj</name>
            <text>debug_cpd_offset_adj</text>
            <dir>input</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>debug_cpd_offset_dir</name>
            <text>debug_cpd_offset_dir</text>
            <dir>input</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>debug_cpd_offset</name>
            <text>debug_cpd_offset</text>
            <dir>input</dir>
            <pos>left</pos>
            <msb>9</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>debug_dps_cnt_dir0</name>
            <text>debug_dps_cnt_dir0</text>
            <dir>output</dir>
            <pos>right</pos>
            <msb>9</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>debug_dps_cnt_dir1</name>
            <text>debug_dps_cnt_dir1</text>
            <dir>output</dir>
            <pos>right</pos>
            <msb>9</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>ck_dly_en</name>
            <text>ck_dly_en</text>
            <dir>input</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>init_ck_dly_step</name>
            <text>init_ck_dly_step</text>
            <dir>input</dir>
            <pos>left</pos>
            <msb>7</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>ck_dly_set_bin</name>
            <text>ck_dly_set_bin</text>
            <dir>output</dir>
            <pos>right</pos>
            <msb>7</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>align_error</name>
            <text>align_error</text>
            <dir>output</dir>
            <pos>right</pos>
        </pin>
        <pin>
            <name>debug_rst_state</name>
            <text>debug_rst_state</text>
            <dir>output</dir>
            <pos>right</pos>
            <msb>3</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>debug_cpd_state</name>
            <text>debug_cpd_state</text>
            <dir>output</dir>
            <pos>right</pos>
            <msb>3</msb>
            <lsb>0</lsb>
        </pin>
    </pin_list>
    <synthesis>
        <script><![CDATA[set_option -vlog_std v2001]]></script>
        <script><![CDATA[set_option -disable_io_insertion 1]]></script>
    </synthesis>
    <file_list>
        <output>
            <file pathname="generate.log" format="log" description="Generate Log"/>
            <file pathname="sim_lib/ddrphy/axi_ddr3_slice_top_v1_15.v" format="verilog" description="Compiled File"/>
            <file pathname="sim_lib/mcdq/axi_ddr3_mcdq_wrapper_v1_9.v" format="verilog" description="Compiled File"/>
            <file pathname="para.vh" format="verilog" description="Compiled File"/>
            <file pathname="example_design/rtl/test_ddr.v" format="verilog" description="Compiled File"/>
            <file pathname="example_design/bench/ddr3_tb/ddr3_test_top_tb.v" format="verilog" description="Compiled File"/>
            <file pathname="example_design/bench/ddr2_tb/ddr2_test_top_tb.v" format="verilog" description="Compiled File"/>
            <file pathname="example_design/bench/lpddr_tb/lpddr_test_top_tb.v" format="verilog" description="Compiled File"/>
            <file pathname="axi_ddr3_tmpl.v" format="verilog" description="Instantiation Template"/>
            <file pathname="axi_ddr3_tmpl.vhdl" format="vhdl" description="Instantiation Template"/>
        </output>
        <source>
            <file pathname="rtl/ips2l_rst_sync_v1_3.v"/>
            <file pathname="rtl/ddrphy/ips2l_ddrphy_wrlvl_v1_14.vp"/>
            <file pathname="rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp"/>
            <file pathname="rtl/ddrphy/ips2l_ddrphy_wdata_path_adj_v1_10.vp"/>
            <file pathname="rtl/ddrphy/ips2l_ddrphy_upcal_v1_0.vp"/>
            <file pathname="rtl/ddrphy/ips2l_ddrphy_training_ctrl_v1_11.vp"/>
            <file pathname="rtl/ddrphy/ips2l_ddrphy_slice_rddata_align_v1_0.vp"/>
            <file pathname="rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_14.vp"/>
            <file pathname="rtl/ddrphy/ips2l_ddrphy_rdcal_v1_10.vp"/>
            <file pathname="rtl/ddrphy/ips2l_ddrphy_main_ctrl_v1_14.vp"/>
            <file pathname="rtl/ddrphy/ips2l_ddrphy_init_v1_0.vp"/>
            <file pathname="rtl/ddrphy/ips2l_ddrphy_info_v1_0.vp"/>
            <file pathname="rtl/ddrphy/ips2l_ddrphy_gatecal_v1_14.vp"/>
            <file pathname="rtl/ddrphy/ips2l_ddrphy_gate_update_ctrl_v1_11.vp"/>
            <file pathname="rtl/ddrphy/ips2l_ddrphy_eyecal_v1_5.vp"/>
            <file pathname="rtl/ddrphy/ips2l_ddrphy_drift_ctrl_v1_11.vp"/>
            <file pathname="rtl/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_15.vp"/>
            <file pathname="rtl/ddrphy/ips2l_ddrphy_dqs_rddata_align_v1_12.vp"/>
            <file pathname="rtl/ddrphy/ips2l_ddrphy_dqs_gate_coarse_cal_v1_12.vp"/>
            <file pathname="rtl/ddrphy/ips2l_ddrphy_dll_update_ctrl_v1_14.vp"/>
            <file pathname="rtl/ddrphy/ips2l_ddrphy_dfi_v1_3.vp"/>
            <file pathname="rtl/ddrphy/ips2l_ddrphy_gpll_phase_v1_0.vp"/>
            <file pathname="rtl/ddrphy/ips2l_ddrphy_data_slice_wrlvl_v1_14.vp"/>
            <file pathname="rtl/ddrphy/ips2l_ddrphy_data_slice_wrcal_v1_14.vp"/>
            <file pathname="rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp"/>
            <file pathname="rtl/ddrphy/ips2l_ddrphy_data_slice_dqs_gate_cal_v1_14.vp"/>
            <file pathname="rtl/ddrphy/ips2l_ddrphy_cpd_ctrl_v1_3.vp"/>
            <file pathname="rtl/ddrphy/ips2l_ddrphy_cpd_lock_v1_0.vp"/>
            <file pathname="rtl/ddrphy/ips2l_ddrphy_control_path_adj_v1_10.vp"/>
            <file pathname="rtl/ddrphy/ips2l_ddrphy_calib_top_v1_14.vp"/>
            <file pathname="rtl/ddrphy/ips2l_ddrphy_calib_mux_v1_0.vp"/>
            <file pathname="rtl/ddrphy/ips2l_ddrphy_rst_debounce_v1_0.vp"/>
            <file pathname="rtl/ddrphy/ips2l_ddrphy_rst_clk_phase_adj_v1_14.vp"/>
            <file pathname="rtl/ddrphy/ips2l_ddrphy_check_ppll_out_sync_point_v1_14.vp"/>
            <file pathname="rtl/pll/ips2l_ddrphy_gpll_v1_3.v"/>
            <file pathname="rtl/pll/ips2l_ddrphy_ppll_v1_0.v"/>
            <file pathname="rtl/mcdq/axi/ips2l_bresp_fifo_v1_5.vp"/>
            <file pathname="rtl/mcdq/axi/ips2l_cmd_align_fifo_v1_5.vp"/>
            <file pathname="rtl/mcdq/axi/ips2l_cmd_fifo_v1_5.vp"/>
            <file pathname="rtl/mcdq/axi/ips2l_mcdq_axi_bresp_buf_v1_5.vp"/>
            <file pathname="rtl/mcdq/axi/ips2l_mcdq_axi_buf_v1_5.vp"/>
            <file pathname="rtl/mcdq/axi/ips2l_mcdq_axi_channel_v1_6.vp"/>
            <file pathname="rtl/mcdq/axi/ips2l_mcdq_axi_cmd_arb_v1_5a.vp"/>
            <file pathname="rtl/mcdq/axi/ips2l_mcdq_axi_dec_v1_5.vp"/>
            <file pathname="rtl/mcdq/axi/ips2l_mcdq_axi_mc_v1_6.vp"/>
            <file pathname="rtl/mcdq/axi/ips2l_mcdq_axi_rdata_align_v1_6.vp"/>
            <file pathname="rtl/mcdq/axi/ips2l_mcdq_axi_rdata_arrange_v1_5.vp"/>
            <file pathname="rtl/mcdq/axi/ips2l_mcdq_axi_wdata_align_v1_5.vp"/>
            <file pathname="rtl/mcdq/axi/ips2l_rddata_fifo_v1_5.vp"/>
            <file pathname="rtl/mcdq/axi/ips2l_rdata_align_fifo_v1_5.vp"/>
            <file pathname="rtl/mcdq/axi/ips2l_wdata_align_fifo_v1_5.vp"/>
            <file pathname="rtl/mcdq/axi/ips2l_wdata_fifo_v1_5.vp"/>
            <file pathname="rtl/mcdq/axi/ips2l_mcdq_ui_axi_v1_5a.vp"/>
            <file pathname="rtl/mcdq/axi/ips2l_mcdq_reg_fifo2_v1_5.vp"/>
            <file pathname="rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp"/>
            <file pathname="rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp"/>
            <file pathname="rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp"/>
            <file pathname="rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp"/>
            <file pathname="rtl/mcdq/mac/ips2l_mcdq_apb_cross_v1_5.vp"/>
            <file pathname="rtl/mcdq/mac/ips2l_mcdq_calib_delay_v1_5.vp"/>
            <file pathname="rtl/mcdq/mac/ips2l_mcdq_cfg_apb_v1_5a.vp"/>
            <file pathname="rtl/mcdq/mac/ips2l_mcdq_dcd_bm_v1_6.vp"/>
            <file pathname="rtl/mcdq/mac/ips2l_mcdq_dcd_rowaddr_v1_5.vp"/>
            <file pathname="rtl/mcdq/mac/ips2l_mcdq_dcd_sm_v1_6.vp"/>
            <file pathname="rtl/mcdq/mac/ips2l_mcdq_dcd_top_v1_8.vp"/>
            <file pathname="rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp"/>
            <file pathname="rtl/mcdq/mac/ips2l_mcdq_dcp_buf_v1_8b.vp"/>
            <file pathname="rtl/mcdq/mac/ips2l_mcdq_dcp_out_v1_6.vp"/>
            <file pathname="rtl/mcdq/mac/ips2l_mcdq_dcp_top_v1_8b.vp"/>
            <file pathname="rtl/mcdq/mac/ips2l_mcdq_dfi_v1_7a.vp"/>
            <file pathname="rtl/mcdq/mac/ips2l_mcdq_lp_v1_5.vp"/>
            <file pathname="rtl/mcdq/mac/ips2l_mcdq_mac_top_v1_8b.vp"/>
            <file pathname="rtl/mcdq/mac/ips2l_mcdq_mpr_v1_5.vp"/>
            <file pathname="rtl/mcdq/mac/ips2l_mcdq_mrs_v1_5.vp"/>
            <file pathname="rtl/mcdq/mac/ips2l_mcdq_prefetch_fifo_v1_5.vp"/>
            <file pathname="rtl/mcdq/mac/ips2l_mcdq_rdatapath_v1_6.vp"/>
            <file pathname="rtl/mcdq/mac/ips2l_mcdq_wdatapath_v1_8.vp"/>
            <file pathname="rtl/mcdq/mac/ips2l_mcdq_wdp_align_v1_5.vp"/>
            <file pathname="rtl/mcdq/mac/ips2l_mcdq_wdp_dcp_v1_6.vp"/>
            <file pathname="rtl/mcdq/mac/syn_mod/ips2l_mcdq_com_timing_v1_5.vp"/>
            <file pathname="rtl/mcdq/mac/syn_mod/ips2l_mcdq_tfaw_timing_v1_5.vp"/>
            <file pathname="rtl/mcdq/mac/syn_mod/ips2l_mcdq_tfaw_v1_5.vp"/>
            <file pathname="rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_act_pass_v1_5.vp"/>
            <file pathname="rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_act2wr_pass_v1_5.vp"/>
            <file pathname="rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_pre_pass_v1_5.vp"/>
            <file pathname="rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_rd_pass_v1_5.vp"/>
            <file pathname="rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_ref_pass_v1_5.vp"/>
            <file pathname="rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_wr_pass_v1_5.vp"/>
            <file pathname="rtl/mcdq/mac/syn_mod/ips2l_mcdq_trc_timing_v1_5.vp"/>
            <file pathname="axi_ddr3.v"/>
            <file pathname="axi_ddr3_ddrphy_top.v"/>
            <file pathname="rtl/mcdq/axi_ddr3_mcdq_wrapper_v1_9.v"/>
            <file pathname="rtl/ddrphy/axi_ddr3_slice_top_v1_15.v"/>
        </source>
    </file_list>
</ip_inst>
