INFO: [VRFC 10-2263] Analyzing Verilog file "N:/CCP_design/test/test.srcs/sources_1/new/test_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "N:/CCP_design/test/test.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
