/***************************************************************************
 *     Copyright (c) 1999-2008, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_xpt_bus_if.h $
 * $brcm_Revision: Hydra_Software_Devel/2 $
 * $brcm_Date: 3/10/08 8:26p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Mon Mar 10 16:42:35 2008
 *                 MD5 Checksum         cf66689754e95804a8fa320d4ee9eb18
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7400/rdb/e0/bchp_xpt_bus_if.h $
 * 
 * Hydra_Software_Devel/2   3/10/08 8:26p pntruong
 * PR38572:  Synced with central rdb.
 *
 ***************************************************************************/

#ifndef BCHP_XPT_BUS_IF_H__
#define BCHP_XPT_BUS_IF_H__

/***************************************************************************
 *XPT_BUS_IF - Data Transport Configuration Registers
 ***************************************************************************/
#define BCHP_XPT_BUS_IF_MISC_CTRL0               0x00200000 /* Data Transport Misc Control 0 Register */
#define BCHP_XPT_BUS_IF_TEST_MODE                0x00200004 /* Data transport test register */
#define BCHP_XPT_BUS_IF_REVISION                 0x00200008 /* Data Transport Revision Register */
#define BCHP_XPT_BUS_IF_ARB_SEL_RSBUFF_WR        0x00200020 /* Data Transport RSBUFF Writhe DMA Arbiter Select Register */
#define BCHP_XPT_BUS_IF_ARB_SEL_RSBUFF_RD        0x00200024 /* Data Transport RSBUFF Read DMA Arbiter Select Register */
#define BCHP_XPT_BUS_IF_ARB_SEL_XCBUFF_WR        0x00200028 /* Data Transport XCBUFF Write DMA Arbiter Select Register */
#define BCHP_XPT_BUS_IF_ARB_SEL_XCBUFF_RMX0_RD   0x00200030 /* Data Transport XCBUFF RMX0 Read DMA Arbiter Select Register */
#define BCHP_XPT_BUS_IF_ARB_SEL_XCBUFF_RMX1_RD   0x00200034 /* Data Transport XCBUFF RMX1 Read DMA Arbiter Select Register */
#define BCHP_XPT_BUS_IF_ARB_SEL_XCBUFF_MSG_RD    0x00200038 /* Data Transport XCBUFF MSG Read DMA Arbiter Select Register */
#define BCHP_XPT_BUS_IF_ARB_SEL_XCBUFF_RAVE_RD   0x0020003c /* Data Transport XCBUFF RAVE Read DMA Arbiter Select Register */
#define BCHP_XPT_BUS_IF_ARB_SEL_RAVE_CDB_WR      0x00200040 /* Data Transport RAVE CDB Write DMA Arbiter Select Register */
#define BCHP_XPT_BUS_IF_ARB_SEL_RAVE_ITB_WR      0x00200044 /* Data Transport RAVE ITB Write DMA Arbiter Select Register */
#define BCHP_XPT_BUS_IF_ARB_SEL_PB0              0x00200050 /* Data Transport Playback 0 DMA Arbiter Select Register */
#define BCHP_XPT_BUS_IF_ARB_SEL_PB1              0x00200054 /* Data Transport Playback 1 DMA Arbiter Select Register */
#define BCHP_XPT_BUS_IF_ARB_SEL_PSUB             0x00200058 /* Data Transport PSUB DMA Arbiter Select Register */
#define BCHP_XPT_BUS_IF_ARB_SEL_MSG_WR           0x0020005c /* Data Transport MSG Write DMA Arbiter Select Register */
#define BCHP_XPT_BUS_IF_ARB_SEL_PB2              0x00200060 /* Data Transport Playback 2 DMA Arbiter Select Register */
#define BCHP_XPT_BUS_IF_ARB_SEL_PB3              0x00200064 /* Data Transport Playback 3 DMA Arbiter Select Register */
#define BCHP_XPT_BUS_IF_ARB_SEL_PB4              0x00200068 /* Data Transport Playback 4 DMA Arbiter Select Register */
#define BCHP_XPT_BUS_IF_INTR_STATUS_REG          0x00200080 /* Interrupt Status Register */
#define BCHP_XPT_BUS_IF_INTR_STATUS_REG_EN       0x00200084 /* Interrupt Status Enable Register */
#define BCHP_XPT_BUS_IF_INTR_STATUS2_REG         0x00200088 /* Interrupt Status2 Register */
#define BCHP_XPT_BUS_IF_INTR_STATUS2_REG_EN      0x0020008c /* Interrupt Status2 Enable Register */
#define BCHP_XPT_BUS_IF_INTR_STATUS3_REG         0x00200090 /* Interrupt Status3 Register */
#define BCHP_XPT_BUS_IF_INTR_STATUS3_REG_EN      0x00200094 /* Interrupt Status3 Enable Register */
#define BCHP_XPT_BUS_IF_INTR_STATUS4_REG         0x00200098 /* Interrupt Status4 Register */
#define BCHP_XPT_BUS_IF_INTR_STATUS4_REG_EN      0x0020009c /* Interrupt Status4 Enable Register */
#define BCHP_XPT_BUS_IF_INTR_STATUS5_REG         0x002000a0 /* Interrupt Status5 Register */
#define BCHP_XPT_BUS_IF_INTR_STATUS5_REG_EN      0x002000a4 /* Interrupt Status5 Enable Register */
#define BCHP_XPT_BUS_IF_MAX_PLAYBACKS            0x002000a8 /* Data Transport max number of playbacks supported */
#define BCHP_XPT_BUS_IF_MAX_PID_PARSERS          0x002000ac /* Data Transport max number of PID parsers supported */
#define BCHP_XPT_BUS_IF_MAX_PID_CHANNELS         0x002000b0 /* Data Transport max number of PID channels supported */
#define BCHP_XPT_BUS_IF_MAX_INPUT_BANDS          0x002000b4 /* Data Transport max number of input bands supported */
#define BCHP_XPT_BUS_IF_MAX_PCRS                 0x002000b8 /* Data Transport max number of PCRs supported */
#define BCHP_XPT_BUS_IF_MAX_TPIT_PIDS            0x002000bc /* Data Transport max number of TPIT PIDS supported */
#define BCHP_XPT_BUS_IF_MAX_RAVE_CONTEXTS        0x002000c0 /* Data Transport max number of RAVE contexts supported */
#define BCHP_XPT_BUS_IF_MAX_RMX_CHANNELS         0x002000c8 /* Data Transport max number of RMX channels supported */
#define BCHP_XPT_BUS_IF_MAX_MSG_BUFFERS          0x002000cc /* Data Transport max number of MSG buffers supported */
#define BCHP_XPT_BUS_IF_MAX_SCDS                 0x002000d0 /* Data Transport max number of SCDs supported */

/***************************************************************************
 *MISC_CTRL0 - Data Transport Misc Control 0 Register
 ***************************************************************************/
/* XPT_BUS_IF :: MISC_CTRL0 :: reserved0 [31:04] */
#define BCHP_XPT_BUS_IF_MISC_CTRL0_reserved0_MASK                  0xfffffff0
#define BCHP_XPT_BUS_IF_MISC_CTRL0_reserved0_SHIFT                 4

/* XPT_BUS_IF :: MISC_CTRL0 :: RMXP_MPOD_MUX_SEL [03:03] */
#define BCHP_XPT_BUS_IF_MISC_CTRL0_RMXP_MPOD_MUX_SEL_MASK          0x00000008
#define BCHP_XPT_BUS_IF_MISC_CTRL0_RMXP_MPOD_MUX_SEL_SHIFT         3

/* XPT_BUS_IF :: MISC_CTRL0 :: ERROR_INT_TEST_MODE [02:02] */
#define BCHP_XPT_BUS_IF_MISC_CTRL0_ERROR_INT_TEST_MODE_MASK        0x00000004
#define BCHP_XPT_BUS_IF_MISC_CTRL0_ERROR_INT_TEST_MODE_SHIFT       2

/* XPT_BUS_IF :: MISC_CTRL0 :: ICAM_INT_TEST_MODE [01:01] */
#define BCHP_XPT_BUS_IF_MISC_CTRL0_ICAM_INT_TEST_MODE_MASK         0x00000002
#define BCHP_XPT_BUS_IF_MISC_CTRL0_ICAM_INT_TEST_MODE_SHIFT        1

/* XPT_BUS_IF :: MISC_CTRL0 :: LINK_LIST_DESC_ENDIAN_CTRL [00:00] */
#define BCHP_XPT_BUS_IF_MISC_CTRL0_LINK_LIST_DESC_ENDIAN_CTRL_MASK 0x00000001
#define BCHP_XPT_BUS_IF_MISC_CTRL0_LINK_LIST_DESC_ENDIAN_CTRL_SHIFT 0

/***************************************************************************
 *TEST_MODE - Data transport test register
 ***************************************************************************/
/* XPT_BUS_IF :: TEST_MODE :: reserved0 [31:01] */
#define BCHP_XPT_BUS_IF_TEST_MODE_reserved0_MASK                   0xfffffffe
#define BCHP_XPT_BUS_IF_TEST_MODE_reserved0_SHIFT                  1

/* XPT_BUS_IF :: TEST_MODE :: PSG_SECRET_ENBLE [00:00] */
#define BCHP_XPT_BUS_IF_TEST_MODE_PSG_SECRET_ENBLE_MASK            0x00000001
#define BCHP_XPT_BUS_IF_TEST_MODE_PSG_SECRET_ENBLE_SHIFT           0

/***************************************************************************
 *REVISION - Data Transport Revision Register
 ***************************************************************************/
/* XPT_BUS_IF :: REVISION :: reserved0 [31:16] */
#define BCHP_XPT_BUS_IF_REVISION_reserved0_MASK                    0xffff0000
#define BCHP_XPT_BUS_IF_REVISION_reserved0_SHIFT                   16

/* XPT_BUS_IF :: REVISION :: MAJOR_REV_NUMBER [15:08] */
#define BCHP_XPT_BUS_IF_REVISION_MAJOR_REV_NUMBER_MASK             0x0000ff00
#define BCHP_XPT_BUS_IF_REVISION_MAJOR_REV_NUMBER_SHIFT            8

/* XPT_BUS_IF :: REVISION :: MINOR_REV_NUMBER [07:00] */
#define BCHP_XPT_BUS_IF_REVISION_MINOR_REV_NUMBER_MASK             0x000000ff
#define BCHP_XPT_BUS_IF_REVISION_MINOR_REV_NUMBER_SHIFT            0

/***************************************************************************
 *ARB_SEL_RSBUFF_WR - Data Transport RSBUFF Writhe DMA Arbiter Select Register
 ***************************************************************************/
/* XPT_BUS_IF :: ARB_SEL_RSBUFF_WR :: reserved0 [31:02] */
#define BCHP_XPT_BUS_IF_ARB_SEL_RSBUFF_WR_reserved0_MASK           0xfffffffc
#define BCHP_XPT_BUS_IF_ARB_SEL_RSBUFF_WR_reserved0_SHIFT          2

/* XPT_BUS_IF :: ARB_SEL_RSBUFF_WR :: ARB_SEL [01:00] */
#define BCHP_XPT_BUS_IF_ARB_SEL_RSBUFF_WR_ARB_SEL_MASK             0x00000003
#define BCHP_XPT_BUS_IF_ARB_SEL_RSBUFF_WR_ARB_SEL_SHIFT            0

/***************************************************************************
 *ARB_SEL_RSBUFF_RD - Data Transport RSBUFF Read DMA Arbiter Select Register
 ***************************************************************************/
/* XPT_BUS_IF :: ARB_SEL_RSBUFF_RD :: reserved0 [31:02] */
#define BCHP_XPT_BUS_IF_ARB_SEL_RSBUFF_RD_reserved0_MASK           0xfffffffc
#define BCHP_XPT_BUS_IF_ARB_SEL_RSBUFF_RD_reserved0_SHIFT          2

/* XPT_BUS_IF :: ARB_SEL_RSBUFF_RD :: ARB_SEL [01:00] */
#define BCHP_XPT_BUS_IF_ARB_SEL_RSBUFF_RD_ARB_SEL_MASK             0x00000003
#define BCHP_XPT_BUS_IF_ARB_SEL_RSBUFF_RD_ARB_SEL_SHIFT            0

/***************************************************************************
 *ARB_SEL_XCBUFF_WR - Data Transport XCBUFF Write DMA Arbiter Select Register
 ***************************************************************************/
/* XPT_BUS_IF :: ARB_SEL_XCBUFF_WR :: reserved0 [31:02] */
#define BCHP_XPT_BUS_IF_ARB_SEL_XCBUFF_WR_reserved0_MASK           0xfffffffc
#define BCHP_XPT_BUS_IF_ARB_SEL_XCBUFF_WR_reserved0_SHIFT          2

/* XPT_BUS_IF :: ARB_SEL_XCBUFF_WR :: ARB_SEL [01:00] */
#define BCHP_XPT_BUS_IF_ARB_SEL_XCBUFF_WR_ARB_SEL_MASK             0x00000003
#define BCHP_XPT_BUS_IF_ARB_SEL_XCBUFF_WR_ARB_SEL_SHIFT            0

/***************************************************************************
 *ARB_SEL_XCBUFF_RMX0_RD - Data Transport XCBUFF RMX0 Read DMA Arbiter Select Register
 ***************************************************************************/
/* XPT_BUS_IF :: ARB_SEL_XCBUFF_RMX0_RD :: reserved0 [31:02] */
#define BCHP_XPT_BUS_IF_ARB_SEL_XCBUFF_RMX0_RD_reserved0_MASK      0xfffffffc
#define BCHP_XPT_BUS_IF_ARB_SEL_XCBUFF_RMX0_RD_reserved0_SHIFT     2

/* XPT_BUS_IF :: ARB_SEL_XCBUFF_RMX0_RD :: ARB_SEL [01:00] */
#define BCHP_XPT_BUS_IF_ARB_SEL_XCBUFF_RMX0_RD_ARB_SEL_MASK        0x00000003
#define BCHP_XPT_BUS_IF_ARB_SEL_XCBUFF_RMX0_RD_ARB_SEL_SHIFT       0

/***************************************************************************
 *ARB_SEL_XCBUFF_RMX1_RD - Data Transport XCBUFF RMX1 Read DMA Arbiter Select Register
 ***************************************************************************/
/* XPT_BUS_IF :: ARB_SEL_XCBUFF_RMX1_RD :: reserved0 [31:02] */
#define BCHP_XPT_BUS_IF_ARB_SEL_XCBUFF_RMX1_RD_reserved0_MASK      0xfffffffc
#define BCHP_XPT_BUS_IF_ARB_SEL_XCBUFF_RMX1_RD_reserved0_SHIFT     2

/* XPT_BUS_IF :: ARB_SEL_XCBUFF_RMX1_RD :: ARB_SEL [01:00] */
#define BCHP_XPT_BUS_IF_ARB_SEL_XCBUFF_RMX1_RD_ARB_SEL_MASK        0x00000003
#define BCHP_XPT_BUS_IF_ARB_SEL_XCBUFF_RMX1_RD_ARB_SEL_SHIFT       0

/***************************************************************************
 *ARB_SEL_XCBUFF_MSG_RD - Data Transport XCBUFF MSG Read DMA Arbiter Select Register
 ***************************************************************************/
/* XPT_BUS_IF :: ARB_SEL_XCBUFF_MSG_RD :: reserved0 [31:02] */
#define BCHP_XPT_BUS_IF_ARB_SEL_XCBUFF_MSG_RD_reserved0_MASK       0xfffffffc
#define BCHP_XPT_BUS_IF_ARB_SEL_XCBUFF_MSG_RD_reserved0_SHIFT      2

/* XPT_BUS_IF :: ARB_SEL_XCBUFF_MSG_RD :: ARB_SEL [01:00] */
#define BCHP_XPT_BUS_IF_ARB_SEL_XCBUFF_MSG_RD_ARB_SEL_MASK         0x00000003
#define BCHP_XPT_BUS_IF_ARB_SEL_XCBUFF_MSG_RD_ARB_SEL_SHIFT        0

/***************************************************************************
 *ARB_SEL_XCBUFF_RAVE_RD - Data Transport XCBUFF RAVE Read DMA Arbiter Select Register
 ***************************************************************************/
/* XPT_BUS_IF :: ARB_SEL_XCBUFF_RAVE_RD :: reserved0 [31:02] */
#define BCHP_XPT_BUS_IF_ARB_SEL_XCBUFF_RAVE_RD_reserved0_MASK      0xfffffffc
#define BCHP_XPT_BUS_IF_ARB_SEL_XCBUFF_RAVE_RD_reserved0_SHIFT     2

/* XPT_BUS_IF :: ARB_SEL_XCBUFF_RAVE_RD :: ARB_SEL [01:00] */
#define BCHP_XPT_BUS_IF_ARB_SEL_XCBUFF_RAVE_RD_ARB_SEL_MASK        0x00000003
#define BCHP_XPT_BUS_IF_ARB_SEL_XCBUFF_RAVE_RD_ARB_SEL_SHIFT       0

/***************************************************************************
 *ARB_SEL_RAVE_CDB_WR - Data Transport RAVE CDB Write DMA Arbiter Select Register
 ***************************************************************************/
/* XPT_BUS_IF :: ARB_SEL_RAVE_CDB_WR :: reserved0 [31:02] */
#define BCHP_XPT_BUS_IF_ARB_SEL_RAVE_CDB_WR_reserved0_MASK         0xfffffffc
#define BCHP_XPT_BUS_IF_ARB_SEL_RAVE_CDB_WR_reserved0_SHIFT        2

/* XPT_BUS_IF :: ARB_SEL_RAVE_CDB_WR :: ARB_SEL [01:00] */
#define BCHP_XPT_BUS_IF_ARB_SEL_RAVE_CDB_WR_ARB_SEL_MASK           0x00000003
#define BCHP_XPT_BUS_IF_ARB_SEL_RAVE_CDB_WR_ARB_SEL_SHIFT          0

/***************************************************************************
 *ARB_SEL_RAVE_ITB_WR - Data Transport RAVE ITB Write DMA Arbiter Select Register
 ***************************************************************************/
/* XPT_BUS_IF :: ARB_SEL_RAVE_ITB_WR :: reserved0 [31:02] */
#define BCHP_XPT_BUS_IF_ARB_SEL_RAVE_ITB_WR_reserved0_MASK         0xfffffffc
#define BCHP_XPT_BUS_IF_ARB_SEL_RAVE_ITB_WR_reserved0_SHIFT        2

/* XPT_BUS_IF :: ARB_SEL_RAVE_ITB_WR :: ARB_SEL [01:00] */
#define BCHP_XPT_BUS_IF_ARB_SEL_RAVE_ITB_WR_ARB_SEL_MASK           0x00000003
#define BCHP_XPT_BUS_IF_ARB_SEL_RAVE_ITB_WR_ARB_SEL_SHIFT          0

/***************************************************************************
 *ARB_SEL_PB0 - Data Transport Playback 0 DMA Arbiter Select Register
 ***************************************************************************/
/* XPT_BUS_IF :: ARB_SEL_PB0 :: reserved0 [31:02] */
#define BCHP_XPT_BUS_IF_ARB_SEL_PB0_reserved0_MASK                 0xfffffffc
#define BCHP_XPT_BUS_IF_ARB_SEL_PB0_reserved0_SHIFT                2

/* XPT_BUS_IF :: ARB_SEL_PB0 :: ARB_SEL [01:00] */
#define BCHP_XPT_BUS_IF_ARB_SEL_PB0_ARB_SEL_MASK                   0x00000003
#define BCHP_XPT_BUS_IF_ARB_SEL_PB0_ARB_SEL_SHIFT                  0

/***************************************************************************
 *ARB_SEL_PB1 - Data Transport Playback 1 DMA Arbiter Select Register
 ***************************************************************************/
/* XPT_BUS_IF :: ARB_SEL_PB1 :: reserved0 [31:02] */
#define BCHP_XPT_BUS_IF_ARB_SEL_PB1_reserved0_MASK                 0xfffffffc
#define BCHP_XPT_BUS_IF_ARB_SEL_PB1_reserved0_SHIFT                2

/* XPT_BUS_IF :: ARB_SEL_PB1 :: ARB_SEL [01:00] */
#define BCHP_XPT_BUS_IF_ARB_SEL_PB1_ARB_SEL_MASK                   0x00000003
#define BCHP_XPT_BUS_IF_ARB_SEL_PB1_ARB_SEL_SHIFT                  0

/***************************************************************************
 *ARB_SEL_PSUB - Data Transport PSUB DMA Arbiter Select Register
 ***************************************************************************/
/* XPT_BUS_IF :: ARB_SEL_PSUB :: reserved0 [31:02] */
#define BCHP_XPT_BUS_IF_ARB_SEL_PSUB_reserved0_MASK                0xfffffffc
#define BCHP_XPT_BUS_IF_ARB_SEL_PSUB_reserved0_SHIFT               2

/* XPT_BUS_IF :: ARB_SEL_PSUB :: ARB_SEL [01:00] */
#define BCHP_XPT_BUS_IF_ARB_SEL_PSUB_ARB_SEL_MASK                  0x00000003
#define BCHP_XPT_BUS_IF_ARB_SEL_PSUB_ARB_SEL_SHIFT                 0

/***************************************************************************
 *ARB_SEL_MSG_WR - Data Transport MSG Write DMA Arbiter Select Register
 ***************************************************************************/
/* XPT_BUS_IF :: ARB_SEL_MSG_WR :: reserved0 [31:02] */
#define BCHP_XPT_BUS_IF_ARB_SEL_MSG_WR_reserved0_MASK              0xfffffffc
#define BCHP_XPT_BUS_IF_ARB_SEL_MSG_WR_reserved0_SHIFT             2

/* XPT_BUS_IF :: ARB_SEL_MSG_WR :: ARB_SEL [01:00] */
#define BCHP_XPT_BUS_IF_ARB_SEL_MSG_WR_ARB_SEL_MASK                0x00000003
#define BCHP_XPT_BUS_IF_ARB_SEL_MSG_WR_ARB_SEL_SHIFT               0

/***************************************************************************
 *ARB_SEL_PB2 - Data Transport Playback 2 DMA Arbiter Select Register
 ***************************************************************************/
/* XPT_BUS_IF :: ARB_SEL_PB2 :: reserved0 [31:02] */
#define BCHP_XPT_BUS_IF_ARB_SEL_PB2_reserved0_MASK                 0xfffffffc
#define BCHP_XPT_BUS_IF_ARB_SEL_PB2_reserved0_SHIFT                2

/* XPT_BUS_IF :: ARB_SEL_PB2 :: ARB_SEL [01:00] */
#define BCHP_XPT_BUS_IF_ARB_SEL_PB2_ARB_SEL_MASK                   0x00000003
#define BCHP_XPT_BUS_IF_ARB_SEL_PB2_ARB_SEL_SHIFT                  0

/***************************************************************************
 *ARB_SEL_PB3 - Data Transport Playback 3 DMA Arbiter Select Register
 ***************************************************************************/
/* XPT_BUS_IF :: ARB_SEL_PB3 :: reserved0 [31:02] */
#define BCHP_XPT_BUS_IF_ARB_SEL_PB3_reserved0_MASK                 0xfffffffc
#define BCHP_XPT_BUS_IF_ARB_SEL_PB3_reserved0_SHIFT                2

/* XPT_BUS_IF :: ARB_SEL_PB3 :: ARB_SEL [01:00] */
#define BCHP_XPT_BUS_IF_ARB_SEL_PB3_ARB_SEL_MASK                   0x00000003
#define BCHP_XPT_BUS_IF_ARB_SEL_PB3_ARB_SEL_SHIFT                  0

/***************************************************************************
 *ARB_SEL_PB4 - Data Transport Playback 4 DMA Arbiter Select Register
 ***************************************************************************/
/* XPT_BUS_IF :: ARB_SEL_PB4 :: reserved0 [31:02] */
#define BCHP_XPT_BUS_IF_ARB_SEL_PB4_reserved0_MASK                 0xfffffffc
#define BCHP_XPT_BUS_IF_ARB_SEL_PB4_reserved0_SHIFT                2

/* XPT_BUS_IF :: ARB_SEL_PB4 :: ARB_SEL [01:00] */
#define BCHP_XPT_BUS_IF_ARB_SEL_PB4_ARB_SEL_MASK                   0x00000003
#define BCHP_XPT_BUS_IF_ARB_SEL_PB4_ARB_SEL_SHIFT                  0

/***************************************************************************
 *INTR_STATUS_REG - Interrupt Status Register
 ***************************************************************************/
/* XPT_BUS_IF :: INTR_STATUS_REG :: RMX0_PKT_GEN1_DONE_INTR [31:31] */
#define BCHP_XPT_BUS_IF_INTR_STATUS_REG_RMX0_PKT_GEN1_DONE_INTR_MASK 0x80000000
#define BCHP_XPT_BUS_IF_INTR_STATUS_REG_RMX0_PKT_GEN1_DONE_INTR_SHIFT 31

/* XPT_BUS_IF :: INTR_STATUS_REG :: reserved0 [30:25] */
#define BCHP_XPT_BUS_IF_INTR_STATUS_REG_reserved0_MASK             0x7e000000
#define BCHP_XPT_BUS_IF_INTR_STATUS_REG_reserved0_SHIFT            25

/* XPT_BUS_IF :: INTR_STATUS_REG :: RSBUFF_OVERFLFLOW_INTR [24:24] */
#define BCHP_XPT_BUS_IF_INTR_STATUS_REG_RSBUFF_OVERFLFLOW_INTR_MASK 0x01000000
#define BCHP_XPT_BUS_IF_INTR_STATUS_REG_RSBUFF_OVERFLFLOW_INTR_SHIFT 24

/* XPT_BUS_IF :: INTR_STATUS_REG :: XCBUFF_OVERFLOW_INTR [23:23] */
#define BCHP_XPT_BUS_IF_INTR_STATUS_REG_XCBUFF_OVERFLOW_INTR_MASK  0x00800000
#define BCHP_XPT_BUS_IF_INTR_STATUS_REG_XCBUFF_OVERFLOW_INTR_SHIFT 23

/* XPT_BUS_IF :: INTR_STATUS_REG :: RMX1_PKT_GEN2_DONE_INTR [22:22] */
#define BCHP_XPT_BUS_IF_INTR_STATUS_REG_RMX1_PKT_GEN2_DONE_INTR_MASK 0x00400000
#define BCHP_XPT_BUS_IF_INTR_STATUS_REG_RMX1_PKT_GEN2_DONE_INTR_SHIFT 22

/* XPT_BUS_IF :: INTR_STATUS_REG :: RMX1_PKT_GEN1_DONE_INTR [21:21] */
#define BCHP_XPT_BUS_IF_INTR_STATUS_REG_RMX1_PKT_GEN1_DONE_INTR_MASK 0x00200000
#define BCHP_XPT_BUS_IF_INTR_STATUS_REG_RMX1_PKT_GEN1_DONE_INTR_SHIFT 21

/* XPT_BUS_IF :: INTR_STATUS_REG :: reserved1 [20:20] */
#define BCHP_XPT_BUS_IF_INTR_STATUS_REG_reserved1_MASK             0x00100000
#define BCHP_XPT_BUS_IF_INTR_STATUS_REG_reserved1_SHIFT            20

/* XPT_BUS_IF :: INTR_STATUS_REG :: RMX0_PKT_GEN2_DONE_INTR [19:19] */
#define BCHP_XPT_BUS_IF_INTR_STATUS_REG_RMX0_PKT_GEN2_DONE_INTR_MASK 0x00080000
#define BCHP_XPT_BUS_IF_INTR_STATUS_REG_RMX0_PKT_GEN2_DONE_INTR_SHIFT 19

/* XPT_BUS_IF :: INTR_STATUS_REG :: reserved2 [18:09] */
#define BCHP_XPT_BUS_IF_INTR_STATUS_REG_reserved2_MASK             0x0007fe00
#define BCHP_XPT_BUS_IF_INTR_STATUS_REG_reserved2_SHIFT            9

/* XPT_BUS_IF :: INTR_STATUS_REG :: RMX1_TS_RANGE_ERROR [08:08] */
#define BCHP_XPT_BUS_IF_INTR_STATUS_REG_RMX1_TS_RANGE_ERROR_MASK   0x00000100
#define BCHP_XPT_BUS_IF_INTR_STATUS_REG_RMX1_TS_RANGE_ERROR_SHIFT  8

/* XPT_BUS_IF :: INTR_STATUS_REG :: RMX0_TS_RANGE_ERROR [07:07] */
#define BCHP_XPT_BUS_IF_INTR_STATUS_REG_RMX0_TS_RANGE_ERROR_MASK   0x00000080
#define BCHP_XPT_BUS_IF_INTR_STATUS_REG_RMX0_TS_RANGE_ERROR_SHIFT  7

/* XPT_BUS_IF :: INTR_STATUS_REG :: reserved3 [06:00] */
#define BCHP_XPT_BUS_IF_INTR_STATUS_REG_reserved3_MASK             0x0000007f
#define BCHP_XPT_BUS_IF_INTR_STATUS_REG_reserved3_SHIFT            0

/***************************************************************************
 *INTR_STATUS_REG_EN - Interrupt Status Enable Register
 ***************************************************************************/
/* XPT_BUS_IF :: INTR_STATUS_REG_EN :: INTR_STATUS_REG_EN [31:00] */
#define BCHP_XPT_BUS_IF_INTR_STATUS_REG_EN_INTR_STATUS_REG_EN_MASK 0xffffffff
#define BCHP_XPT_BUS_IF_INTR_STATUS_REG_EN_INTR_STATUS_REG_EN_SHIFT 0

/***************************************************************************
 *INTR_STATUS2_REG - Interrupt Status2 Register
 ***************************************************************************/
/* XPT_BUS_IF :: INTR_STATUS2_REG :: reserved0 [31:03] */
#define BCHP_XPT_BUS_IF_INTR_STATUS2_REG_reserved0_MASK            0xfffffff8
#define BCHP_XPT_BUS_IF_INTR_STATUS2_REG_reserved0_SHIFT           3

/* XPT_BUS_IF :: INTR_STATUS2_REG :: CA_ERR_INT [02:02] */
#define BCHP_XPT_BUS_IF_INTR_STATUS2_REG_CA_ERR_INT_MASK           0x00000004
#define BCHP_XPT_BUS_IF_INTR_STATUS2_REG_CA_ERR_INT_SHIFT          2

/* XPT_BUS_IF :: INTR_STATUS2_REG :: CP_DEC_ERR_INT [01:01] */
#define BCHP_XPT_BUS_IF_INTR_STATUS2_REG_CP_DEC_ERR_INT_MASK       0x00000002
#define BCHP_XPT_BUS_IF_INTR_STATUS2_REG_CP_DEC_ERR_INT_SHIFT      1

/* XPT_BUS_IF :: INTR_STATUS2_REG :: CP_ENC_ERR_INT [00:00] */
#define BCHP_XPT_BUS_IF_INTR_STATUS2_REG_CP_ENC_ERR_INT_MASK       0x00000001
#define BCHP_XPT_BUS_IF_INTR_STATUS2_REG_CP_ENC_ERR_INT_SHIFT      0

/***************************************************************************
 *INTR_STATUS2_REG_EN - Interrupt Status2 Enable Register
 ***************************************************************************/
/* XPT_BUS_IF :: INTR_STATUS2_REG_EN :: INTR_STATUS2_REG_EN [31:00] */
#define BCHP_XPT_BUS_IF_INTR_STATUS2_REG_EN_INTR_STATUS2_REG_EN_MASK 0xffffffff
#define BCHP_XPT_BUS_IF_INTR_STATUS2_REG_EN_INTR_STATUS2_REG_EN_SHIFT 0

/***************************************************************************
 *INTR_STATUS3_REG - Interrupt Status3 Register
 ***************************************************************************/
/* XPT_BUS_IF :: INTR_STATUS3_REG :: reserved0 [31:01] */
#define BCHP_XPT_BUS_IF_INTR_STATUS3_REG_reserved0_MASK            0xfffffffe
#define BCHP_XPT_BUS_IF_INTR_STATUS3_REG_reserved0_SHIFT           1

/* XPT_BUS_IF :: INTR_STATUS3_REG :: ICAM_INTR [00:00] */
#define BCHP_XPT_BUS_IF_INTR_STATUS3_REG_ICAM_INTR_MASK            0x00000001
#define BCHP_XPT_BUS_IF_INTR_STATUS3_REG_ICAM_INTR_SHIFT           0

/***************************************************************************
 *INTR_STATUS3_REG_EN - Interrupt Status3 Enable Register
 ***************************************************************************/
/* XPT_BUS_IF :: INTR_STATUS3_REG_EN :: ICAM_INTR_EN [31:00] */
#define BCHP_XPT_BUS_IF_INTR_STATUS3_REG_EN_ICAM_INTR_EN_MASK      0xffffffff
#define BCHP_XPT_BUS_IF_INTR_STATUS3_REG_EN_ICAM_INTR_EN_SHIFT     0

/***************************************************************************
 *INTR_STATUS4_REG - Interrupt Status4 Register
 ***************************************************************************/
/* XPT_BUS_IF :: INTR_STATUS4_REG :: TSMF1_SYNC_ERROR [31:31] */
#define BCHP_XPT_BUS_IF_INTR_STATUS4_REG_TSMF1_SYNC_ERROR_MASK     0x80000000
#define BCHP_XPT_BUS_IF_INTR_STATUS4_REG_TSMF1_SYNC_ERROR_SHIFT    31

/* XPT_BUS_IF :: INTR_STATUS4_REG :: TSMF1_FRAME_ERROR [30:30] */
#define BCHP_XPT_BUS_IF_INTR_STATUS4_REG_TSMF1_FRAME_ERROR_MASK    0x40000000
#define BCHP_XPT_BUS_IF_INTR_STATUS4_REG_TSMF1_FRAME_ERROR_SHIFT   30

/* XPT_BUS_IF :: INTR_STATUS4_REG :: TSMF0_SYNC_ERROR [29:29] */
#define BCHP_XPT_BUS_IF_INTR_STATUS4_REG_TSMF0_SYNC_ERROR_MASK     0x20000000
#define BCHP_XPT_BUS_IF_INTR_STATUS4_REG_TSMF0_SYNC_ERROR_SHIFT    29

/* XPT_BUS_IF :: INTR_STATUS4_REG :: TSMF0_FRAME_ERROR [28:28] */
#define BCHP_XPT_BUS_IF_INTR_STATUS4_REG_TSMF0_FRAME_ERROR_MASK    0x10000000
#define BCHP_XPT_BUS_IF_INTR_STATUS4_REG_TSMF0_FRAME_ERROR_SHIFT   28

/* XPT_BUS_IF :: INTR_STATUS4_REG :: PSUB3_EOB_INT [27:27] */
#define BCHP_XPT_BUS_IF_INTR_STATUS4_REG_PSUB3_EOB_INT_MASK        0x08000000
#define BCHP_XPT_BUS_IF_INTR_STATUS4_REG_PSUB3_EOB_INT_SHIFT       27

/* XPT_BUS_IF :: INTR_STATUS4_REG :: PSUB2_EOB_INT [26:26] */
#define BCHP_XPT_BUS_IF_INTR_STATUS4_REG_PSUB2_EOB_INT_MASK        0x04000000
#define BCHP_XPT_BUS_IF_INTR_STATUS4_REG_PSUB2_EOB_INT_SHIFT       26

/* XPT_BUS_IF :: INTR_STATUS4_REG :: PSUB1_EOB_INT [25:25] */
#define BCHP_XPT_BUS_IF_INTR_STATUS4_REG_PSUB1_EOB_INT_MASK        0x02000000
#define BCHP_XPT_BUS_IF_INTR_STATUS4_REG_PSUB1_EOB_INT_SHIFT       25

/* XPT_BUS_IF :: INTR_STATUS4_REG :: PSUB0_EOB_INT [24:24] */
#define BCHP_XPT_BUS_IF_INTR_STATUS4_REG_PSUB0_EOB_INT_MASK        0x01000000
#define BCHP_XPT_BUS_IF_INTR_STATUS4_REG_PSUB0_EOB_INT_SHIFT       24

/* XPT_BUS_IF :: INTR_STATUS4_REG :: PSUB4_EOB_INT [23:23] */
#define BCHP_XPT_BUS_IF_INTR_STATUS4_REG_PSUB4_EOB_INT_MASK        0x00800000
#define BCHP_XPT_BUS_IF_INTR_STATUS4_REG_PSUB4_EOB_INT_SHIFT       23

/* XPT_BUS_IF :: INTR_STATUS4_REG :: PSUB5_EOB_INT [22:22] */
#define BCHP_XPT_BUS_IF_INTR_STATUS4_REG_PSUB5_EOB_INT_MASK        0x00400000
#define BCHP_XPT_BUS_IF_INTR_STATUS4_REG_PSUB5_EOB_INT_SHIFT       22

/* XPT_BUS_IF :: INTR_STATUS4_REG :: reserved0 [21:15] */
#define BCHP_XPT_BUS_IF_INTR_STATUS4_REG_reserved0_MASK            0x003f8000
#define BCHP_XPT_BUS_IF_INTR_STATUS4_REG_reserved0_SHIFT           15

/* XPT_BUS_IF :: INTR_STATUS4_REG :: GISB_BRIDGE [14:14] */
#define BCHP_XPT_BUS_IF_INTR_STATUS4_REG_GISB_BRIDGE_MASK          0x00004000
#define BCHP_XPT_BUS_IF_INTR_STATUS4_REG_GISB_BRIDGE_SHIFT         14

/* XPT_BUS_IF :: INTR_STATUS4_REG :: reserved1 [13:00] */
#define BCHP_XPT_BUS_IF_INTR_STATUS4_REG_reserved1_MASK            0x00003fff
#define BCHP_XPT_BUS_IF_INTR_STATUS4_REG_reserved1_SHIFT           0

/***************************************************************************
 *INTR_STATUS4_REG_EN - Interrupt Status4 Enable Register
 ***************************************************************************/
/* XPT_BUS_IF :: INTR_STATUS4_REG_EN :: INTR_STATUS4_REG_EN [31:00] */
#define BCHP_XPT_BUS_IF_INTR_STATUS4_REG_EN_INTR_STATUS4_REG_EN_MASK 0xffffffff
#define BCHP_XPT_BUS_IF_INTR_STATUS4_REG_EN_INTR_STATUS4_REG_EN_SHIFT 0

/***************************************************************************
 *INTR_STATUS5_REG - Interrupt Status5 Register
 ***************************************************************************/
/* XPT_BUS_IF :: INTR_STATUS5_REG :: reserved0 [31:21] */
#define BCHP_XPT_BUS_IF_INTR_STATUS5_REG_reserved0_MASK            0xffe00000
#define BCHP_XPT_BUS_IF_INTR_STATUS5_REG_reserved0_SHIFT           21

/* XPT_BUS_IF :: INTR_STATUS5_REG :: MPOD_EXTRACTOR_CRC_ERROR [20:20] */
#define BCHP_XPT_BUS_IF_INTR_STATUS5_REG_MPOD_EXTRACTOR_CRC_ERROR_MASK 0x00100000
#define BCHP_XPT_BUS_IF_INTR_STATUS5_REG_MPOD_EXTRACTOR_CRC_ERROR_SHIFT 20

/* XPT_BUS_IF :: INTR_STATUS5_REG :: reserved1 [19:01] */
#define BCHP_XPT_BUS_IF_INTR_STATUS5_REG_reserved1_MASK            0x000ffffe
#define BCHP_XPT_BUS_IF_INTR_STATUS5_REG_reserved1_SHIFT           1

/* XPT_BUS_IF :: INTR_STATUS5_REG :: WRCHECKER_INT [00:00] */
#define BCHP_XPT_BUS_IF_INTR_STATUS5_REG_WRCHECKER_INT_MASK        0x00000001
#define BCHP_XPT_BUS_IF_INTR_STATUS5_REG_WRCHECKER_INT_SHIFT       0

/***************************************************************************
 *INTR_STATUS5_REG_EN - Interrupt Status5 Enable Register
 ***************************************************************************/
/* XPT_BUS_IF :: INTR_STATUS5_REG_EN :: INTR_STATUS5_REG_EN [31:00] */
#define BCHP_XPT_BUS_IF_INTR_STATUS5_REG_EN_INTR_STATUS5_REG_EN_MASK 0xffffffff
#define BCHP_XPT_BUS_IF_INTR_STATUS5_REG_EN_INTR_STATUS5_REG_EN_SHIFT 0

/***************************************************************************
 *MAX_PLAYBACKS - Data Transport max number of playbacks supported
 ***************************************************************************/
/* XPT_BUS_IF :: MAX_PLAYBACKS :: reserved0 [31:04] */
#define BCHP_XPT_BUS_IF_MAX_PLAYBACKS_reserved0_MASK               0xfffffff0
#define BCHP_XPT_BUS_IF_MAX_PLAYBACKS_reserved0_SHIFT              4

/* XPT_BUS_IF :: MAX_PLAYBACKS :: MAX_PLAYBACKS [03:00] */
#define BCHP_XPT_BUS_IF_MAX_PLAYBACKS_MAX_PLAYBACKS_MASK           0x0000000f
#define BCHP_XPT_BUS_IF_MAX_PLAYBACKS_MAX_PLAYBACKS_SHIFT          0

/***************************************************************************
 *MAX_PID_PARSERS - Data Transport max number of PID parsers supported
 ***************************************************************************/
/* XPT_BUS_IF :: MAX_PID_PARSERS :: reserved0 [31:04] */
#define BCHP_XPT_BUS_IF_MAX_PID_PARSERS_reserved0_MASK             0xfffffff0
#define BCHP_XPT_BUS_IF_MAX_PID_PARSERS_reserved0_SHIFT            4

/* XPT_BUS_IF :: MAX_PID_PARSERS :: MAX_PID_PARSERS [03:00] */
#define BCHP_XPT_BUS_IF_MAX_PID_PARSERS_MAX_PID_PARSERS_MASK       0x0000000f
#define BCHP_XPT_BUS_IF_MAX_PID_PARSERS_MAX_PID_PARSERS_SHIFT      0

/***************************************************************************
 *MAX_PID_CHANNELS - Data Transport max number of PID channels supported
 ***************************************************************************/
/* XPT_BUS_IF :: MAX_PID_CHANNELS :: reserved0 [31:12] */
#define BCHP_XPT_BUS_IF_MAX_PID_CHANNELS_reserved0_MASK            0xfffff000
#define BCHP_XPT_BUS_IF_MAX_PID_CHANNELS_reserved0_SHIFT           12

/* XPT_BUS_IF :: MAX_PID_CHANNELS :: MAX_PID_CHANNELS [11:00] */
#define BCHP_XPT_BUS_IF_MAX_PID_CHANNELS_MAX_PID_CHANNELS_MASK     0x00000fff
#define BCHP_XPT_BUS_IF_MAX_PID_CHANNELS_MAX_PID_CHANNELS_SHIFT    0

/***************************************************************************
 *MAX_INPUT_BANDS - Data Transport max number of input bands supported
 ***************************************************************************/
/* XPT_BUS_IF :: MAX_INPUT_BANDS :: reserved0 [31:04] */
#define BCHP_XPT_BUS_IF_MAX_INPUT_BANDS_reserved0_MASK             0xfffffff0
#define BCHP_XPT_BUS_IF_MAX_INPUT_BANDS_reserved0_SHIFT            4

/* XPT_BUS_IF :: MAX_INPUT_BANDS :: MAX_INPUT_BANDS [03:00] */
#define BCHP_XPT_BUS_IF_MAX_INPUT_BANDS_MAX_INPUT_BANDS_MASK       0x0000000f
#define BCHP_XPT_BUS_IF_MAX_INPUT_BANDS_MAX_INPUT_BANDS_SHIFT      0

/***************************************************************************
 *MAX_PCRS - Data Transport max number of PCRs supported
 ***************************************************************************/
/* XPT_BUS_IF :: MAX_PCRS :: reserved0 [31:04] */
#define BCHP_XPT_BUS_IF_MAX_PCRS_reserved0_MASK                    0xfffffff0
#define BCHP_XPT_BUS_IF_MAX_PCRS_reserved0_SHIFT                   4

/* XPT_BUS_IF :: MAX_PCRS :: MAX_PCRS [03:00] */
#define BCHP_XPT_BUS_IF_MAX_PCRS_MAX_PCRS_MASK                     0x0000000f
#define BCHP_XPT_BUS_IF_MAX_PCRS_MAX_PCRS_SHIFT                    0

/***************************************************************************
 *MAX_TPIT_PIDS - Data Transport max number of TPIT PIDS supported
 ***************************************************************************/
/* XPT_BUS_IF :: MAX_TPIT_PIDS :: reserved0 [31:04] */
#define BCHP_XPT_BUS_IF_MAX_TPIT_PIDS_reserved0_MASK               0xfffffff0
#define BCHP_XPT_BUS_IF_MAX_TPIT_PIDS_reserved0_SHIFT              4

/* XPT_BUS_IF :: MAX_TPIT_PIDS :: MAX_TPIT_PIDS [03:00] */
#define BCHP_XPT_BUS_IF_MAX_TPIT_PIDS_MAX_TPIT_PIDS_MASK           0x0000000f
#define BCHP_XPT_BUS_IF_MAX_TPIT_PIDS_MAX_TPIT_PIDS_SHIFT          0

/***************************************************************************
 *MAX_RAVE_CONTEXTS - Data Transport max number of RAVE contexts supported
 ***************************************************************************/
/* XPT_BUS_IF :: MAX_RAVE_CONTEXTS :: reserved0 [31:08] */
#define BCHP_XPT_BUS_IF_MAX_RAVE_CONTEXTS_reserved0_MASK           0xffffff00
#define BCHP_XPT_BUS_IF_MAX_RAVE_CONTEXTS_reserved0_SHIFT          8

/* XPT_BUS_IF :: MAX_RAVE_CONTEXTS :: MAX_RAVE_CONTEXTS [07:00] */
#define BCHP_XPT_BUS_IF_MAX_RAVE_CONTEXTS_MAX_RAVE_CONTEXTS_MASK   0x000000ff
#define BCHP_XPT_BUS_IF_MAX_RAVE_CONTEXTS_MAX_RAVE_CONTEXTS_SHIFT  0

/***************************************************************************
 *MAX_RMX_CHANNELS - Data Transport max number of RMX channels supported
 ***************************************************************************/
/* XPT_BUS_IF :: MAX_RMX_CHANNELS :: reserved0 [31:04] */
#define BCHP_XPT_BUS_IF_MAX_RMX_CHANNELS_reserved0_MASK            0xfffffff0
#define BCHP_XPT_BUS_IF_MAX_RMX_CHANNELS_reserved0_SHIFT           4

/* XPT_BUS_IF :: MAX_RMX_CHANNELS :: MAX_RMX_CHANNELS [03:00] */
#define BCHP_XPT_BUS_IF_MAX_RMX_CHANNELS_MAX_RMX_CHANNELS_MASK     0x0000000f
#define BCHP_XPT_BUS_IF_MAX_RMX_CHANNELS_MAX_RMX_CHANNELS_SHIFT    0

/***************************************************************************
 *MAX_MSG_BUFFERS - Data Transport max number of MSG buffers supported
 ***************************************************************************/
/* XPT_BUS_IF :: MAX_MSG_BUFFERS :: reserved0 [31:08] */
#define BCHP_XPT_BUS_IF_MAX_MSG_BUFFERS_reserved0_MASK             0xffffff00
#define BCHP_XPT_BUS_IF_MAX_MSG_BUFFERS_reserved0_SHIFT            8

/* XPT_BUS_IF :: MAX_MSG_BUFFERS :: MAX_MSG_BUFFERS [07:00] */
#define BCHP_XPT_BUS_IF_MAX_MSG_BUFFERS_MAX_MSG_BUFFERS_MASK       0x000000ff
#define BCHP_XPT_BUS_IF_MAX_MSG_BUFFERS_MAX_MSG_BUFFERS_SHIFT      0

/***************************************************************************
 *MAX_SCDS - Data Transport max number of SCDs supported
 ***************************************************************************/
/* XPT_BUS_IF :: MAX_SCDS :: reserved0 [31:08] */
#define BCHP_XPT_BUS_IF_MAX_SCDS_reserved0_MASK                    0xffffff00
#define BCHP_XPT_BUS_IF_MAX_SCDS_reserved0_SHIFT                   8

/* XPT_BUS_IF :: MAX_SCDS :: MAX_SCDS [07:00] */
#define BCHP_XPT_BUS_IF_MAX_SCDS_MAX_SCDS_MASK                     0x000000ff
#define BCHP_XPT_BUS_IF_MAX_SCDS_MAX_SCDS_SHIFT                    0

#endif /* #ifndef BCHP_XPT_BUS_IF_H__ */

/* End of File */
