// Seed: 62520188
module module_0 (
    output tri1 id_0,
    input tri0 id_1,
    output wire id_2,
    output tri0 id_3,
    output wire id_4,
    input wor id_5,
    input wire id_6,
    output tri1 id_7,
    output wor id_8,
    output tri0 id_9,
    input uwire id_10,
    input supply1 id_11,
    input tri id_12,
    output tri0 id_13,
    input tri id_14,
    inout wor id_15
);
  wire id_17;
  supply0 id_18 = 1;
endmodule
module module_1 (
    input wand id_0,
    input wor  id_1,
    input wire id_2
);
  assign id_4 = id_2;
  wire id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_1,
      id_0,
      id_4,
      id_4,
      id_4,
      id_2,
      id_1,
      id_4,
      id_4,
      id_4,
      id_4
  );
  assign modCall_1.type_23 = 0;
endmodule
