Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1.1 (win64) Build 3286242 Wed Jul 28 13:10:47 MDT 2021
| Date         : Fri Dec 10 22:19:05 2021
| Host         : Programmy running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
--------------------------------------------------------------------------------------

Upgrade Log for IP 'scratchram'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of scratchram (xilinx.com:ip:blk_mem_gen:8.4 (Rev. 4)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'scratchram'. These changes may impact your design.


-Upgraded port 'addra' width 14 differs from original width 13







Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1.1 (win64) Build 3286242 Wed Jul 28 13:10:47 MDT 2021
| Date         : Sun Dec  5 21:51:27 2021
| Host         : Programmy running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
--------------------------------------------------------------------------------------

Upgrade Log for IP 'uartfifo'

1. Summary
----------

SUCCESS in the conversion of uartfifo (xilinx.com:ip:fifo_generator:13.2 (Rev. 5)) to Vivado generation flows.

