static char * F_1 ( int V_1 )\r\n{\r\nif ( V_1 < 1000 ) {\r\nsnprintf ( V_2 , sizeof( V_2 ) , L_1 , V_1 ) ;\r\nreturn V_2 ;\r\n}\r\nif ( V_1 % 1000 == 0 )\r\nsnprintf ( V_2 , sizeof( V_2 ) ,\r\nL_2 , V_1 / 1000 ) ;\r\nelse\r\nsnprintf ( V_2 , sizeof( V_2 ) ,\r\nL_3 , V_1 / 1000 , ( V_1 % 1000 ) / 100 ) ;\r\nreturn V_2 ;\r\n}\r\nstatic unsigned int F_2 ( int V_3 )\r\n{\r\nint V_4 ;\r\nV_4 = ( V_3 / 10 ) * V_5 ;\r\nif ( V_3 % 10 )\r\nV_4 += V_5 / 2 ;\r\nV_4 *= 1000 ;\r\nreturn V_4 ;\r\n}\r\nstatic int F_3 ( void )\r\n{\r\nunsigned long V_6 = 0 , V_7 , V_8 ;\r\nF_4 ( V_9 , V_7 , V_8 ) ;\r\nV_6 = ( V_7 & ( 1 << 22 | 1 << 23 | 1 << 24 | 1 << 25 ) ) >> 22 ;\r\nif ( V_10 == V_11 ||\r\nV_10 == V_12 ) {\r\nif ( V_7 & ( 1 << 27 ) )\r\nV_6 += 16 ;\r\n}\r\nreturn V_13 [ V_6 ] ;\r\n}\r\nstatic void F_5 ( unsigned int V_14 )\r\n{\r\nunion V_15 V_16 ;\r\nF_6 ( V_17 , V_16 . V_18 ) ;\r\nV_16 . V_19 . V_20 = 1 ;\r\nV_16 . V_19 . V_21 = V_14 & 0xff ;\r\nF_7 () ;\r\nF_8 ( V_17 , V_16 . V_18 ) ;\r\nF_9 () ;\r\nF_10 () ;\r\nF_11 () ;\r\nF_6 ( V_17 , V_16 . V_18 ) ;\r\nV_16 . V_19 . V_20 = 0 ;\r\nF_8 ( V_17 , V_16 . V_18 ) ;\r\n}\r\nstatic void F_12 ( int V_22 , unsigned int V_14 ,\r\nunsigned int V_23 )\r\n{\r\nunion V_24 V_25 ;\r\nT_1 V_26 ;\r\nF_6 ( V_27 , V_25 . V_18 ) ;\r\nif ( ! V_28 )\r\nV_25 . V_19 . V_29 = V_25 . V_19 . V_30 ;\r\nelse\r\nV_25 . V_19 . V_29 = 0 ;\r\nV_25 . V_19 . V_31 = V_14 & 0xf ;\r\nV_25 . V_19 . V_32 = ( V_14 & 0x10 ) >> 4 ;\r\nif ( V_33 )\r\nV_25 . V_19 . V_34 = ( V_14 >> 8 ) & 0x1f ;\r\nF_7 () ;\r\nif ( V_33 && V_23 ) {\r\nV_25 . V_19 . V_35 = 1 ;\r\nF_8 ( V_27 , V_25 . V_18 ) ;\r\nif ( ! V_22 ) {\r\nF_9 () ;\r\nF_10 () ;\r\n} else {\r\nF_9 () ;\r\nF_13 ( V_22 ) ;\r\nV_26 = F_14 ( V_36 . V_37 . V_38 ) ;\r\n}\r\nV_25 . V_19 . V_35 = 0 ;\r\nF_8 ( V_27 , V_25 . V_18 ) ;\r\n}\r\nV_25 . V_19 . V_39 = 1 ;\r\nF_8 ( V_27 , V_25 . V_18 ) ;\r\nif ( ! V_22 ) {\r\nF_9 () ;\r\nF_10 () ;\r\n} else {\r\nF_9 () ;\r\nF_13 ( V_22 ) ;\r\nV_26 = F_14 ( V_36 . V_37 . V_38 ) ;\r\n}\r\nV_25 . V_19 . V_39 = 0 ;\r\nF_8 ( V_27 , V_25 . V_18 ) ;\r\nif ( V_33 && ! V_23 ) {\r\nV_25 . V_19 . V_35 = 1 ;\r\nF_8 ( V_27 , V_25 . V_18 ) ;\r\nif ( ! V_22 ) {\r\nF_9 () ;\r\nF_10 () ;\r\n} else {\r\nF_9 () ;\r\nF_13 ( V_22 ) ;\r\nV_26 = F_14 ( V_36 . V_37 . V_38 ) ;\r\n}\r\nV_25 . V_19 . V_35 = 0 ;\r\nF_8 ( V_27 , V_25 . V_18 ) ;\r\n}\r\n}\r\nstatic void F_15 ( unsigned int V_40 )\r\n{\r\nunsigned int V_14 ;\r\nint V_1 , V_3 ;\r\nstruct V_41 V_42 ;\r\nunsigned long V_43 ;\r\nunsigned int V_44 , V_45 ;\r\nT_2 V_46 = 0 ;\r\nT_1 V_47 = 1000 ;\r\nunsigned int V_23 = 0 ;\r\nV_14 = V_48 [ V_40 ] . V_49 ;\r\nV_3 = V_50 [ V_14 & 0x1f ] ;\r\nif ( V_3 == - 1 )\r\nreturn;\r\nV_1 = F_2 ( V_3 ) ;\r\nif ( ( V_1 > V_51 ) || ( V_1 < V_52 ) )\r\nreturn;\r\nif ( V_33 && V_53 < V_40 )\r\nV_23 = 1 ;\r\nV_42 . V_54 = F_2 ( F_3 () ) ;\r\nV_42 . V_55 = V_1 ;\r\nV_42 . V_56 = 0 ;\r\nF_16 ( & V_42 , V_57 ) ;\r\nF_17 ( L_4 ,\r\nV_5 , V_3 / 10 , V_3 % 10 , F_1 ( V_1 / 1000 ) ) ;\r\nV_58:\r\nF_18 () ;\r\nF_19 ( V_43 ) ;\r\nV_45 = F_13 ( 0xA1 ) ;\r\nV_44 = F_13 ( 0x21 ) ;\r\nF_20 ( 0xFF , 0xA1 ) ;\r\nF_20 ( 0xFE , 0x21 ) ;\r\nif ( V_59 && ( V_60 & V_61\r\n|| ( ( V_62 != NULL ) && V_62 -> V_43 . V_63 ) ) ) {\r\nV_46 = F_21 ( V_59 ) ;\r\nV_46 &= 1 << 4 ;\r\nwhile ( V_46 && V_47 ) {\r\nF_22 ( 1 << 4 , V_59 ) ;\r\nV_47 -- ;\r\nV_46 = F_21 ( V_59 ) ;\r\nV_46 &= 1 << 4 ;\r\n}\r\n}\r\nif ( V_60 & V_61 ) {\r\nF_20 ( 3 , 0x22 ) ;\r\n} else if ( ( V_62 != NULL ) && V_62 -> V_43 . V_63 ) {\r\nF_23 ( V_64 , 1 ) ;\r\n}\r\nswitch ( V_10 ) {\r\ncase V_65 :\r\nF_5 ( V_14 ) ;\r\nbreak;\r\ncase V_11 :\r\ncase V_12 :\r\nif ( V_60 & V_66 ) {\r\nF_23 ( V_67 , 0 ) ;\r\nF_12 ( V_68 -> V_38 , V_14 , V_23 ) ;\r\n} else {\r\nF_12 ( 0 , V_14 , V_23 ) ;\r\n}\r\nbreak;\r\n}\r\nif ( V_60 & V_61 ) {\r\nF_20 ( 0 , 0x22 ) ;\r\n} else if ( ( V_62 != NULL ) && V_62 -> V_43 . V_63 ) {\r\nF_23 ( V_64 , 0 ) ;\r\n}\r\nF_20 ( V_45 , 0xA1 ) ;\r\nF_20 ( V_44 , 0x21 ) ;\r\nF_24 ( V_43 ) ;\r\nF_25 () ;\r\nV_42 . V_55 = F_2 ( F_3 () ) ;\r\nif ( F_26 ( V_42 . V_55 != V_1 ) ) {\r\nF_27 (KERN_INFO PFX L_5 ) ;\r\nif ( ! V_28 ) {\r\nF_27 (KERN_INFO PFX L_6\r\nL_7 ) ;\r\nV_28 = 1 ;\r\nF_28 ( 200 ) ;\r\ngoto V_58;\r\n}\r\nif ( V_60 & V_66 ) {\r\nF_27 (KERN_INFO PFX L_8 ) ;\r\nV_60 &= ~ V_66 ;\r\nif ( V_28 ) {\r\nF_27 (KERN_INFO PFX L_9\r\nL_10 ) ;\r\nV_28 = 0 ;\r\n}\r\nF_28 ( 200 ) ;\r\ngoto V_58;\r\n}\r\nif ( V_10 == V_11 ) {\r\nF_27 (KERN_INFO PFX L_11 ) ;\r\nV_10 = V_65 ;\r\nF_28 ( 200 ) ;\r\ngoto V_58;\r\n}\r\n}\r\nF_16 ( & V_42 , V_69 ) ;\r\nif ( ! V_47 )\r\nF_27 (KERN_INFO PFX L_12\r\nL_13 ) ;\r\n}\r\nstatic int F_29 ( int V_3 )\r\n{\r\nint V_1 = V_70 / 1000 ;\r\nint V_71 ;\r\nint V_72 [] = { 666 , 1000 , 1333 , 2000 } ;\r\nint V_73 , V_74 ;\r\nfor ( V_71 = 0 ; V_71 < 4 ; V_71 ++ ) {\r\nV_73 = ( ( V_72 [ V_71 ] * V_3 ) + 50 ) / 100 ;\r\nV_73 += ( V_75 / 2 ) ;\r\nV_74 = V_73 - V_75 ;\r\nif ( ( V_1 <= V_73 ) && ( V_1 >= V_74 ) )\r\nreturn V_72 [ V_71 ] / 10 ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int T_3 F_30 ( void )\r\n{\r\nunsigned int V_71 , V_76 , V_77 = 0 ;\r\nunsigned int V_78 ;\r\nint V_3 ;\r\nV_3 = F_3 () ;\r\nif ( V_3 == - 1 ) {\r\nF_27 (KERN_INFO PFX L_14 ) ;\r\nreturn - V_79 ;\r\n}\r\nV_5 = F_29 ( V_3 ) ;\r\nif ( V_5 == 0 ) {\r\nF_27 (KERN_INFO PFX L_15 ) ;\r\nreturn - V_79 ;\r\n}\r\nV_80 = V_3 ;\r\nswitch ( V_81 ) {\r\ncase V_82 :\r\nV_83 = 50 ;\r\nbreak;\r\ncase V_84 :\r\nV_83 = 40 ;\r\nbreak;\r\ndefault:\r\nV_83 = 30 ;\r\nbreak;\r\n}\r\nF_17 ( L_16 ,\r\nV_83 / 10 , V_83 % 10 , V_80 / 10 , V_80 % 10 ) ;\r\nV_51 = F_2 ( V_80 ) ;\r\nV_52 = F_2 ( V_83 ) ;\r\nF_17 ( L_17 , V_5 ,\r\nF_1 ( V_52 / 1000 ) ,\r\nF_1 ( V_51 / 1000 ) ) ;\r\nif ( V_52 == V_51 ) {\r\nF_27 (KERN_INFO PFX L_18 ) ;\r\nreturn - V_79 ;\r\n}\r\nif ( V_52 > V_51 ) {\r\nF_27 (KERN_INFO PFX L_19 ,\r\nlowest_speed, highest_speed) ;\r\nreturn - V_79 ;\r\n}\r\nV_48 = F_31 ( ( V_85 + 1 ) * sizeof( * V_48 ) ,\r\nV_86 ) ;\r\nif ( ! V_48 )\r\nreturn - V_87 ;\r\nfor ( V_76 = 0 ; V_76 < V_85 ; V_76 ++ ) {\r\nV_78 = V_50 [ V_76 ] ;\r\nif ( V_78 == - 1 )\r\ncontinue;\r\nif ( V_78 > V_80 || V_78 < V_83 )\r\ncontinue;\r\nV_48 [ V_77 ] . V_88 = F_2 ( V_78 ) ;\r\nV_48 [ V_77 ] . V_49 = V_76 ;\r\nV_77 ++ ;\r\n}\r\nif ( V_77 <= 1 ) {\r\nF_32 ( V_48 ) ;\r\nreturn - V_89 ;\r\n}\r\nfor ( V_76 = 0 ; V_76 < V_77 - 1 ; V_76 ++ ) {\r\nunsigned int V_90 , V_91 ;\r\nV_90 = V_48 [ V_76 ] . V_88 ;\r\nV_91 = V_76 ;\r\nfor ( V_71 = V_76 + 1 ; V_71 < V_77 ; V_71 ++ ) {\r\nif ( V_48 [ V_71 ] . V_88 < V_90 ) {\r\nV_90 = V_48 [ V_71 ] . V_88 ;\r\nV_91 = V_71 ;\r\n}\r\n}\r\nif ( V_91 != V_76 ) {\r\nF_33 ( V_48 [ V_76 ] . V_88 ,\r\nV_48 [ V_91 ] . V_88 ) ;\r\nF_33 ( V_48 [ V_76 ] . V_49 ,\r\nV_48 [ V_91 ] . V_49 ) ;\r\n}\r\n}\r\nV_48 [ V_77 ] . V_88 = V_92 ;\r\nfor ( V_76 = 0 ; V_76 < V_77 ; V_76 ++ ) {\r\nif ( V_50 [ V_48 [ V_76 ] . V_49 & 0x1f ] == V_3 ) {\r\nV_53 = V_76 ;\r\nbreak;\r\n}\r\n}\r\nreturn 0 ;\r\n}\r\nstatic void T_3 F_34 ( void )\r\n{\r\nunion V_24 V_25 ;\r\nstruct V_93 V_94 , V_95 , V_96 ;\r\nunsigned int V_76 , V_1 , V_97 , V_98 , V_99 ;\r\nint V_100 ;\r\nF_6 ( V_27 , V_25 . V_18 ) ;\r\nif ( ! ( V_25 . V_19 . V_30 & 1 ) ) {\r\nF_27 (KERN_INFO PFX L_20 ) ;\r\nreturn;\r\n}\r\nif ( ! V_25 . V_19 . V_101 ) {\r\nF_27 (KERN_INFO PFX L_21 ) ;\r\nV_102 = & V_103 [ 0 ] ;\r\nV_104 = & V_105 [ 0 ] ;\r\n} else {\r\nF_27 (KERN_INFO PFX L_22 ) ;\r\nif ( V_81 < V_82 )\r\nreturn;\r\nV_102 = & V_106 [ 0 ] ;\r\nV_104 = & V_107 [ 0 ] ;\r\n}\r\nV_94 = V_102 [ V_25 . V_19 . V_108 ] ;\r\nV_95 = V_102 [ V_25 . V_19 . V_109 ] ;\r\nif ( V_94 . V_110 == 0 || V_95 . V_110 == 0 || V_94 . V_110 > V_95 . V_110 ) {\r\nF_27 (KERN_INFO PFX L_23\r\nL_24 ,\r\nminvid.mV/1000 , minvid.mV%1000 ,\r\nmaxvid.mV/1000 , maxvid.mV%1000 ) ;\r\nreturn;\r\n}\r\nif ( V_94 . V_110 == V_95 . V_110 ) {\r\nF_27 (KERN_INFO PFX L_25\r\nL_26\r\nL_27 ,\r\nmaxvid.mV/1000 , maxvid.mV%1000 ) ;\r\nreturn;\r\n}\r\nV_99 = V_95 . V_97 - V_94 . V_97 + 1 ;\r\nF_27 (KERN_INFO PFX\r\nL_28\r\nL_29\r\nL_30 ,\r\nmaxvid.mV/1000 , maxvid.mV%1000 ,\r\nminvid.mV/1000 , minvid.mV%1000 ,\r\nnumvscales) ;\r\nV_76 = V_25 . V_19 . V_111 ;\r\nif ( V_25 . V_19 . V_112 )\r\nV_76 += 16 ;\r\nV_100 = V_13 [ V_76 ] ;\r\nif ( V_100 == - 1 )\r\nreturn;\r\nswitch ( V_25 . V_19 . V_113 ) {\r\ncase 0 :\r\nV_100 *= 13333 ;\r\nbreak;\r\ncase 1 :\r\nV_100 *= 10000 ;\r\nbreak;\r\ncase 3 :\r\nV_100 *= 6666 ;\r\nbreak;\r\ndefault:\r\nreturn;\r\nbreak;\r\n}\r\nif ( V_100 >= V_51 )\r\nreturn;\r\nV_98 = ( V_51 - V_100 ) / V_99 ;\r\nV_76 = 0 ;\r\nwhile ( V_48 [ V_76 ] . V_88 != V_92 ) {\r\nV_1 = V_48 [ V_76 ] . V_88 ;\r\nif ( V_1 > V_100 )\r\nV_97 = ( V_1 - V_100 ) / V_98 + V_94 . V_97 ;\r\nelse\r\nV_97 = V_94 . V_97 ;\r\nV_48 [ V_76 ] . V_49 |= V_104 [ V_97 ] << 8 ;\r\nV_96 = V_102 [ V_104 [ V_97 ] ] ;\r\nF_27 (KERN_INFO PFX L_31 ,\r\nspeed, j, vid.mV) ;\r\nV_76 ++ ;\r\n}\r\nV_33 = 1 ;\r\nF_27 (KERN_INFO PFX L_32 ) ;\r\n}\r\nstatic int F_35 ( struct V_114 * V_115 )\r\n{\r\nreturn F_36 ( V_115 , V_48 ) ;\r\n}\r\nstatic int F_37 ( struct V_114 * V_115 ,\r\nunsigned int V_116 , unsigned int V_117 )\r\n{\r\nunsigned int V_40 = 0 ;\r\nunsigned int V_71 ;\r\nunsigned int V_23 = 0 ;\r\nT_4 V_96 , V_118 ;\r\nif ( F_38 ( V_115 , V_48 , V_116 ,\r\nV_117 , & V_40 ) )\r\nreturn - V_79 ;\r\nif ( V_53 == V_40 )\r\nreturn 0 ;\r\nif ( ! V_33 )\r\nF_15 ( V_40 ) ;\r\nelse {\r\nV_71 = V_53 ;\r\nV_118 = ( V_48 [ V_53 ] . V_49 >> 8 ) ;\r\nV_118 &= 0x1f ;\r\nif ( V_40 > V_53 )\r\nV_23 = 1 ;\r\nwhile ( V_71 != V_40 ) {\r\nV_96 = ( V_48 [ V_71 ] . V_49 >> 8 ) & 0x1f ;\r\nif ( V_96 != V_118 ) {\r\nF_15 ( V_71 ) ;\r\nV_118 = V_96 ;\r\nF_28 ( 200 ) ;\r\n}\r\nif ( V_23 )\r\nV_71 ++ ;\r\nelse\r\nV_71 -- ;\r\n}\r\nF_15 ( V_40 ) ;\r\n}\r\nV_53 = V_40 ;\r\nreturn 0 ;\r\n}\r\nstatic unsigned int F_39 ( unsigned int V_56 )\r\n{\r\nif ( V_56 )\r\nreturn 0 ;\r\nreturn F_2 ( F_3 () ) ;\r\n}\r\nstatic T_5 F_40 ( T_6 V_119 ,\r\nT_1 V_120 ,\r\nvoid * V_121 , void * * V_122 )\r\n{\r\nstruct V_123 * V_124 ;\r\nif ( F_41 ( V_119 , & V_124 ) )\r\nreturn 0 ;\r\n* V_122 = F_42 ( V_124 ) ;\r\nreturn 1 ;\r\n}\r\nstatic int F_43 ( void )\r\n{\r\nstruct V_125 * V_126 ;\r\nint V_127 = 1 ;\r\nint V_128 ;\r\nT_4 V_129 ;\r\nV_128 = 0x78 ;\r\nV_126 = F_44 ( V_130 , V_131 ,\r\nNULL ) ;\r\nif ( V_126 == NULL )\r\nV_126 = F_44 ( V_130 ,\r\nV_132 , NULL ) ;\r\nif ( V_126 == NULL ) {\r\nV_128 = 0x76 ;\r\nV_126 = F_44 ( V_130 ,\r\nV_133 , NULL ) ;\r\nif ( V_126 == NULL )\r\nV_126 = F_44 ( V_130 , 0x7259 , NULL ) ;\r\n}\r\nif ( V_126 != NULL ) {\r\nF_45 ( V_126 , V_128 , & V_129 ) ;\r\nif ( ! ( V_129 & 1 << 7 ) ) {\r\nV_129 |= 1 << 7 ;\r\nF_46 ( V_126 , V_128 , V_129 ) ;\r\nF_45 ( V_126 , V_128 , & V_129 ) ;\r\nif ( ! ( V_129 & 1 << 7 ) ) {\r\nF_27 (KERN_ERR PFX\r\nL_33 ) ;\r\nV_127 = 0 ;\r\n}\r\n}\r\nF_47 ( V_126 ) ;\r\nreturn V_127 ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int F_48 ( void )\r\n{\r\nstruct V_125 * V_126 ;\r\nT_4 V_129 ;\r\nV_126 = F_44 ( V_130 , V_134 , NULL ) ;\r\nif ( V_126 == NULL )\r\nV_126 = F_44 ( V_130 ,\r\nV_135 , NULL ) ;\r\nif ( V_126 != NULL ) {\r\nF_45 ( V_126 , 0xec , & V_129 ) ;\r\nV_129 &= ~ ( 1 << 2 ) ;\r\nF_46 ( V_126 , 0xec , V_129 ) ;\r\nF_45 ( V_126 , 0xe4 , & V_129 ) ;\r\nV_129 &= ~ ( 1 << 7 ) ;\r\nF_46 ( V_126 , 0xe4 , V_129 ) ;\r\nF_45 ( V_126 , 0xe5 , & V_129 ) ;\r\nV_129 |= 1 << 7 ;\r\nF_46 ( V_126 , 0xe5 , V_129 ) ;\r\nF_45 ( V_126 , 0x81 , & V_129 ) ;\r\nif ( V_129 & 1 << 7 ) {\r\nF_49 ( V_126 , 0x88 , & V_59 ) ;\r\nV_59 &= 0xff00 ;\r\nF_27 (KERN_INFO PFX L_34 ,\r\nacpi_regs_addr) ;\r\n}\r\nF_47 ( V_126 ) ;\r\nreturn 1 ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int T_3 F_50 ( struct V_114 * V_115 )\r\n{\r\nstruct V_136 * V_137 = & F_51 ( 0 ) ;\r\nchar * V_138 = NULL ;\r\nint V_139 ;\r\nT_1 V_7 , V_8 ;\r\nswitch ( V_137 -> V_140 ) {\r\ncase 6 :\r\nV_81 = V_141 ;\r\nV_138 = L_35 ;\r\nV_10 = V_65 ;\r\nmemcpy ( V_50 , V_142 , sizeof( V_142 ) ) ;\r\nmemcpy ( V_13 , V_143 , sizeof( V_143 ) ) ;\r\nbreak;\r\ncase 7 :\r\nswitch ( V_137 -> V_144 ) {\r\ncase 0 :\r\nV_10 = V_65 ;\r\nV_81 = V_145 ;\r\nV_138 = L_36 ;\r\nmemcpy ( V_50 , V_142 , sizeof( V_142 ) ) ;\r\nmemcpy ( V_13 , V_146 , sizeof( V_146 ) ) ;\r\nbreak;\r\ncase 1 ... 15 :\r\nV_10 = V_11 ;\r\nif ( V_137 -> V_144 < 8 ) {\r\nV_81 = V_145 ;\r\nV_138 = L_36 ;\r\n} else {\r\nV_81 = V_147 ;\r\nV_138 = L_37 ;\r\n}\r\nmemcpy ( V_50 , V_148 , sizeof( V_148 ) ) ;\r\nmemcpy ( V_13 , V_149 , sizeof( V_149 ) ) ;\r\nbreak;\r\n}\r\nbreak;\r\ncase 8 :\r\nV_81 = V_150 ;\r\nV_138 = L_38 ;\r\nV_10 = V_12 ;\r\nV_85 = 32 ;\r\nmemcpy ( V_50 , V_151 , sizeof( V_151 ) ) ;\r\nmemcpy ( V_13 , V_152 , sizeof( V_152 ) ) ;\r\nbreak;\r\ncase 9 :\r\nV_10 = V_12 ;\r\nV_85 = 32 ;\r\nmemcpy ( V_50 , V_153 , sizeof( V_153 ) ) ;\r\nmemcpy ( V_13 , V_154 , sizeof( V_154 ) ) ;\r\nswitch ( V_137 -> V_144 ) {\r\ncase 0 ... 1 :\r\nV_81 = V_82 ;\r\nV_138 = L_39 ;\r\nbreak;\r\ncase 2 ... 4 :\r\nV_81 = V_82 ;\r\nV_138 = L_40 ;\r\nbreak;\r\ncase 5 ... 15 :\r\nV_81 = V_84 ;\r\nV_138 = L_41 ;\r\nbreak;\r\n}\r\nbreak;\r\ndefault:\r\nV_138 = L_42 ;\r\nbreak;\r\n}\r\nif ( V_10 == V_11 ) {\r\nF_4 ( V_27 , V_7 , V_8 ) ;\r\nif ( V_7 == 0 && V_8 == 0 )\r\nV_10 = V_65 ;\r\n}\r\nF_27 (KERN_INFO PFX L_43 , cpuname) ;\r\nswitch ( V_10 ) {\r\ncase V_65 :\r\ncase V_11 :\r\nF_27 ( V_155 L_44 , V_10 ) ;\r\nbreak;\r\ncase V_12 :\r\nF_27 ( V_155 L_45 ) ;\r\nbreak;\r\n} ;\r\nF_48 () ;\r\nF_52 ( V_156 , V_157 ,\r\nV_158 , & F_40 , NULL ,\r\nNULL , ( void * ) & V_62 ) ;\r\nif ( V_62 != NULL && V_10 == V_12 ) {\r\nV_68 = & V_62 -> V_159 . V_160 [ V_161 ] ;\r\nif ( V_68 -> V_38 > 0 && V_68 -> V_162 <= 1000 )\r\nV_60 |= V_66 ;\r\n}\r\nif ( V_163 )\r\nV_60 &= ~ V_66 ;\r\nif ( F_43 () )\r\nV_60 |= V_61 ;\r\nif ( ! ( V_60 & V_66\r\n|| V_60 & V_61 )\r\n&& ( ( V_62 == NULL ) || ! ( V_62 -> V_43 . V_63 ) ) ) {\r\nF_27 (KERN_ERR PFX\r\nL_46 ) ;\r\nreturn - V_89 ;\r\n}\r\nif ( V_60 & V_61 )\r\nF_27 (KERN_INFO PFX L_47 ) ;\r\nif ( V_60 & V_66 )\r\nF_27 (KERN_INFO PFX L_48 ) ;\r\nV_139 = F_30 () ;\r\nif ( V_139 != 0 )\r\nreturn V_139 ;\r\nif ( ( V_10 != V_65 ) && ( V_164 != 0 ) )\r\nF_34 () ;\r\nV_115 -> V_165 . V_166 = 200000 ;\r\nV_115 -> V_167 = F_2 ( F_3 () ) ;\r\nV_139 = F_53 ( V_115 , V_48 ) ;\r\nif ( V_139 )\r\nreturn V_139 ;\r\nF_54 ( V_48 , V_115 -> V_56 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int T_7 F_55 ( struct V_114 * V_115 )\r\n{\r\nF_56 ( V_115 -> V_56 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int T_8 F_57 ( void )\r\n{\r\nstruct V_136 * V_137 = & F_51 ( 0 ) ;\r\nif ( V_137 -> V_168 != V_169 || V_137 -> V_170 != 6 )\r\nreturn - V_89 ;\r\n#ifdef F_58\r\nif ( F_59 () > 1 ) {\r\nF_27 (KERN_ERR PFX L_49\r\nL_50 ) ;\r\nreturn - V_89 ;\r\n}\r\n#endif\r\n#ifdef F_60\r\nif ( V_171 ) {\r\nF_27 (KERN_ERR PFX L_51\r\nL_52 ) ;\r\nreturn - V_89 ;\r\n}\r\n#endif\r\nswitch ( V_137 -> V_140 ) {\r\ncase 6 ... 9 :\r\nreturn F_61 ( & V_172 ) ;\r\ncase 10 :\r\nF_27 (KERN_ERR PFX L_53 ) ;\r\ndefault:\r\n;\r\n}\r\nreturn - V_89 ;\r\n}\r\nstatic void T_9 F_62 ( void )\r\n{\r\nint V_71 ;\r\nfor ( V_71 = 0 ; V_71 < V_85 ; V_71 ++ ) {\r\nif ( V_50 [ V_71 ] == V_80 ) {\r\nF_15 ( V_71 ) ;\r\nbreak;\r\n}\r\n}\r\nF_63 ( & V_172 ) ;\r\nF_32 ( V_48 ) ;\r\n}
