// Seed: 2762189117
module module_0 (
    input id_0,
    output id_1,
    input logic id_2,
    input id_3,
    output id_4
);
  assign id_4[1 : 1] = 1;
  assign id_4 = id_3;
  type_9 id_5 (
      .id_0 (id_2),
      .id_1 (id_3),
      .id_2 ({id_1}),
      .id_3 ((1'b0)),
      .id_4 (id_0),
      .id_5 (id_1 | 1),
      .id_6 (id_1),
      .id_7 (id_0),
      .id_8 (id_2),
      .id_9 ({id_4, id_3}),
      .id_10(1),
      .id_11(id_4),
      .id_12(id_3),
      .id_13(id_2),
      .id_14(1'h0),
      .id_15(1 & 1),
      .id_16(id_2),
      .id_17(1'b0),
      .id_18(1),
      .id_19(1'b0),
      .id_20(id_0)
  );
  logic id_6;
  logic id_7;
endmodule
