---
layout: default
title: DRAMï¼ˆDynamic Random Access Memoryï¼‰
---

---

# ğŸ§  DRAMï¼ˆDynamic Random Access Memoryï¼‰

---

## ğŸ“˜ æ¦‚è¦ | Overview

DRAMï¼ˆDynamic RAMï¼‰ã¯ã€**1ãƒ“ãƒƒãƒˆã‚ãŸã‚Šã€Œ1ãƒˆãƒ©ãƒ³ã‚¸ã‚¹ã‚¿ï¼‹1ã‚­ãƒ£ãƒ‘ã‚·ã‚¿ï¼ˆ1T1Cï¼‰ã€**ã§æ§‹æˆã•ã‚Œã‚‹æ®ç™ºæ€§ãƒ¡ãƒ¢ãƒªã§ã™ã€‚  
DRAM is a volatile memory composed of **one transistor and one capacitor (1T1C) per bit**.

é«˜å¯†åº¦ãƒ»ä½ã‚³ã‚¹ãƒˆã‚’å®Ÿç¾ã§ãã‚‹ãŸã‚ã€PCãƒ»ã‚¹ãƒãƒ¼ãƒˆãƒ•ã‚©ãƒ³ãƒ»çµ„è¾¼ã¿æ©Ÿå™¨ãªã©ã®**å¤–éƒ¨ãƒ¡ãƒ¢ãƒªï¼ˆãƒ¡ã‚¤ãƒ³ãƒ¡ãƒ¢ãƒªï¼‰**ã¨ã—ã¦åºƒãæ¡ç”¨ã•ã‚Œã¦ã„ã¾ã™ã€‚  
Its high density and low cost make it widely used as **external (main) memory** in PCs, smartphones, and embedded systems.

ãŸã ã—ã€**ã‚­ãƒ£ãƒ‘ã‚·ã‚¿ã«è“„ãˆãŸé›»è·ã¯è‡ªç„¶ã«å¤±ã‚ã‚Œã‚‹**ãŸã‚ã€å®šæœŸçš„ã«**ãƒªãƒ•ãƒ¬ãƒƒã‚·ãƒ¥å‹•ä½œãŒå¿…è¦**ã§ã™ã€‚  
However, **the capacitor charge leaks over time**, so **refresh operations are required** periodically.

---

## ğŸ”§ ã‚»ãƒ«æ§‹é€ ï¼š1T1C DRAMã‚»ãƒ« | DRAM Cell Structure: 1T1C

```
WLï¼ˆãƒ¯ãƒ¼ãƒ‰ç·šï¼‰
â”‚
â”œâ”€â”€â”
â”‚  ï½œ ã‚¢ã‚¯ã‚»ã‚¹FETï¼ˆã‚¹ã‚¤ãƒƒãƒï¼‰
â–¼  â—â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
ã‚²ãƒ¼ãƒˆ       ã‚½ãƒ¼ã‚¹â”‚
â–¼
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ ã‚­ãƒ£ãƒ‘ã‚·ã‚¿ â”‚ â† ãƒ‡ãƒ¼ã‚¿ã‚’é›»è·ã§ä¿æŒ
â””â”€â”€â”€â”€â”€â”€â”€â”€â”˜
â–²
ãƒ“ãƒƒãƒˆç·šï¼ˆBLï¼‰
```

### ğŸ” è¦ç´ ã®èª¬æ˜ | Description of Components

| æ§‹æˆè¦ç´  | èª¬æ˜ | Component | Description |
|----------|------|-----------|-------------|
| WLï¼ˆWord Lineï¼‰ | ã‚¢ã‚¯ã‚»ã‚¹FETã®ã‚²ãƒ¼ãƒˆåˆ¶å¾¡ï¼ˆè¡Œé¸æŠï¼‰ | Word Line (WL) | Gate control of access transistor (row select) |
| ã‚¢ã‚¯ã‚»ã‚¹FET | èª­ã¿æ›¸ãã‚¿ã‚¤ãƒŸãƒ³ã‚°ã§é–‹é–‰ã™ã‚‹ã‚¹ã‚¤ãƒƒãƒï¼ˆ1Tï¼‰ | Access FET | Switch turned on/off during read/write |
| ã‚­ãƒ£ãƒ‘ã‚·ã‚¿ | é›»è·ã‚’è“„ãˆã‚‹è¨˜æ†¶ç´ å­ï¼ˆè«–ç†1 or 0ï¼‰ | Capacitor | Stores charge representing 1 or 0 |
| BLï¼ˆBit Lineï¼‰ | èª­ã¿æ›¸ããƒ‡ãƒ¼ã‚¿ã®ã‚„ã‚Šã¨ã‚Šï¼ˆåˆ—é¸æŠï¼‰ | Bit Line (BL) | Transfers data during read/write (column select) |

---

## â± ãƒªãƒ•ãƒ¬ãƒƒã‚·ãƒ¥ã¨ã‚¿ã‚¤ãƒŸãƒ³ã‚° | Refresh and Timing

| é …ç›® | èª¬æ˜ | Item | Description |
|------|------|------|-------------|
| ãƒªãƒ•ãƒ¬ãƒƒã‚·ãƒ¥ | é€šå¸¸64msä»¥å†…ã«å…¨ãƒ“ãƒƒãƒˆã‚’å†æ›¸ãè¾¼ã¿ | Refresh | All bits must be refreshed within ~64ms |
| RAS/CAS | è¡Œ/åˆ—ã‚¢ãƒ‰ãƒ¬ã‚¹åˆ¶å¾¡ä¿¡å· | RAS/CAS | Row/Column address strobe |
| ãƒ—ãƒªãƒãƒ£ãƒ¼ã‚¸ | ãƒ“ãƒƒãƒˆç·šã‚’ä¸­é–“é›»ä½ã«æˆ»ã™å‡¦ç† | Precharge | Resets BL voltage after access |
| ãƒãƒ¼ã‚¹ãƒˆã‚¢ã‚¯ã‚»ã‚¹ | è¤‡æ•°ãƒ‡ãƒ¼ã‚¿ä¸€æ‹¬èª­ã¿å‡ºã— | Burst Access | Fast sequential reads |

---

## ğŸ“Š SRAMã¨ã®æ¯”è¼ƒ | Comparison with SRAM

| é …ç›® | DRAM | SRAM | Item | DRAM | SRAM |
|------|------|------|------|------|------|
| é›†ç©åº¦ | â— | â–³ | Density | â— | â–³ |
| é¢ç©åŠ¹ç‡ | â— | â–³ | Area Efficiency | â— | â–³ |
| æ¶ˆè²»é›»åŠ› | â–³ï¼ˆãƒªãƒ•ãƒ¬ãƒƒã‚·ãƒ¥ï¼‰ | â—‹ï¼ˆå¾…æ©Ÿæ™‚å°ï¼‰ | Power | â–³ (needs refresh) | â—‹ (low standby) |
| é€Ÿåº¦ | â–³ | â— | Speed | â–³ | â— |
| åˆ¶å¾¡ | å¤–éƒ¨ã‚³ãƒ³ãƒˆãƒ­ãƒ¼ãƒ©è¦ | ãƒã‚¯ãƒ­å†…å®Œçµå¯ | Control | Needs controller | Embedded macro |

---

## ğŸ§ª DRAMã®ç¨®é¡ | Types of DRAM

| ç¨®é¡ | ç‰¹å¾´ | ç”¨é€” | Type | Feature | Usage |
|------|------|------|------|---------|-------|
| SDRAM | ã‚¯ãƒ­ãƒƒã‚¯åŒæœŸ | çµ„è¾¼ã¿ç”¨é€”ãªã© | SDRAM | Clock-synced | Embedded use |
| DDR1-5 | ä¸–ä»£åˆ¥é«˜é€ŸåŒ– | ãƒ¡ã‚¤ãƒ³ãƒ¡ãƒ¢ãƒª | DDR1â€“5 | Increasing speed | Main memory |
| LPDDR | ä½æ¶ˆè²»é›»åŠ› | ãƒ¢ãƒã‚¤ãƒ« | LPDDR | Low power | Mobile devices |
| eDRAM | SoCå†…è”µ | ã‚­ãƒ£ãƒƒã‚·ãƒ¥ç­‰ | eDRAM | Embedded in SoC | Cache, graphics |

---

## ğŸ— SoCã¨ã®æ¥ç¶š | SoC Integration

- AXI/AHBãƒã‚¹ã§å¤–éƒ¨æ¥ç¶š  
- ãƒªãƒ•ãƒ¬ãƒƒã‚·ãƒ¥åˆ¶å¾¡ãƒ»ãƒãƒ¼ã‚¹ãƒˆåˆ¶å¾¡ãƒ»ã‚¹ã‚±ã‚¸ãƒ¥ãƒ¼ãƒªãƒ³ã‚°  
- ã‚­ãƒ£ãƒƒã‚·ãƒ¥éšå±¤ã¨é€£æºã—ã€å¾…ã¡æ™‚é–“ã‚’éš è”½

Connected externally via AXI/AHB bus.  
Controlled by memory controller: refresh, burst, arbitration.  
Integrated with cache hierarchy to hide latency.

---

## ğŸ” è£œè¶³æ¯”è¼ƒ | Supplementary Comparison

| é …ç›® | SRAM | DRAM | Item | SRAM | DRAM |
|------|------|------|------|------|------|
| ã‚»ãƒ«æ§‹é€  | 6T | 1T1C | Cell Structure | 6T | 1T1C |
| å®‰å®šæ€§ | éç ´å£Šèª­ã¿å‡ºã— | èª­ã¿å‡ºã—ã§ç ´å£Š | Stability | Non-destructive | Destructive read |
| ãƒªãƒ•ãƒ¬ãƒƒã‚·ãƒ¥ | ä¸è¦ | å¿…è¦ | Refresh | Not required | Required |
| å‹•ä½œåŸç† | ãƒ©ãƒƒãƒ | é›»è·ä¿æŒ | Principle | Latch | Charge-based |
| å®Ÿè£… | çµ„è¾¼ã¿ | å¤–ä»˜ã‘ or eDRAM | Integration | Embedded | External or embedded |

---

## ğŸ“š é–¢é€£ãƒªãƒ³ã‚¯ | Related Sections

- [sram.md](./sram.md)ï¼šSRAMã¨ã®æ¯”è¼ƒ | Comparison with SRAM  
- [åŸºç¤ç·¨ ç¬¬4ç« ](../chapter4_mos_characteristics/)ï¼šMOSã°ã‚‰ã¤ã | MOS variation  
- [å¿œç”¨ç·¨ ç¬¬6ç« ](../d_chapter6_pdk_and_eda_environment/)ï¼šeDRAMåˆ¶ç´„ | eDRAM design constraints

---

## ğŸ“¦ æŠ€è¡“ã‚¢ãƒ¼ã‚«ã‚¤ãƒ–ï¼ˆEdusemi-Plusï¼‰ | Archive References

- [`DRAM_Startup_64M_1998.md`](https://github.com/Samizo-AITL/Edusemi-Plus/blob/main/archive/in1998/DRAM_Startup_64M_1998.md)ï¼š1998å¹´DRAMç«‹ã¡ä¸Šã’ | 64M DRAM ramp-up  
- [`VSRAM_2001.md`](https://github.com/Samizo-AITL/Edusemi-Plus/blob/main/archive/in2001/VSRAM_2001.md)ï¼šæ“¬ä¼¼SRAMé–‹ç™º | pseudo-SRAM dev  
- [`MoSys_1T_SRAM_Links.md`](https://github.com/Samizo-AITL/Edusemi-Plus/blob/main/archive/in2001/MoSys_1T_SRAM_Links.md)ï¼š1T-SRAMå‚è€ƒãƒªãƒ³ã‚¯ | 1T-SRAM links

---

ğŸ˜ [å¿œç”¨ç·¨ ç¬¬1ç« ï¼šãƒ¡ãƒ¢ãƒªæŠ€è¡“ï½œApplied Chapter 1: Memory Technologies](../d_chapter1_memory_technologies/README.md)

---

Â© 2025 Shinichi Samizo / MIT License
