// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vmycpu_top.h for the primary calling header

#include "verilated.h"

#include "Vmycpu_top___024root.h"

VL_INLINE_OPT void Vmycpu_top___024root___sequent__TOP__76(Vmycpu_top___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vmycpu_top___024root___sequent__TOP__76\n"); );
    // Body
    if (vlSelf->mycpu_top__DOT__inst_cache_reset) {
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_40 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_52 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_51 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_50 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_49 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_48 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_47 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_46 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_45 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_44 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_43 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_42 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_41 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_40 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_52 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_51 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_50 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_49 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_48 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_47 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_46 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_45 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_44 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_43 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_42 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_41 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_40 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_52 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_51 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_50 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_49 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_48 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_47 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_46 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_45 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_44 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_43 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_42 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_41 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_40 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_52 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_51 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_50 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_49 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_48 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_47 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_46 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_45 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_44 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_43 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_42 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_41 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_40 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_52 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_51 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_50 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_49 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_48 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_47 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_46 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_45 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_44 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_43 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_42 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_41 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_40 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_52 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_51 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_50 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_49 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_48 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_47 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_46 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_45 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_44 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_43 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_42 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_41 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_40 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_52 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_51 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_50 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_49 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_48 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_47 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_46 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_45 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_44 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_43 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_42 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_41 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_40 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_52 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_51 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_50 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_49 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_48 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_47 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_46 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_45 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_44 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_43 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_42 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_41 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_40 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_52 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_51 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_50 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_49 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_48 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_47 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_46 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_45 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_44 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_43 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_42 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_41 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_40 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_52 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_51 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_50 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_49 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_48 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_47 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_46 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_45 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_44 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_43 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_42 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_41 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_40 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_52 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_51 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_50 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_49 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_48 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_47 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_46 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_45 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_44 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_43 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_42 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_41 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_40 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_52 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_51 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_50 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_49 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_48 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_47 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_46 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_45 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_44 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_43 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_42 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_41 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_40 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_52 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_51 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_50 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_49 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_48 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_47 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_46 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_45 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_44 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_43 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_42 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_41 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_40 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_52 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_51 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_50 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_49 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_48 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_47 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_46 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_45 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_44 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_43 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_42 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_41 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_40 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_52 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_51 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_50 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_49 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_48 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_47 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_46 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_45 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_44 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_43 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_42 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_41 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_40 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_52 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_51 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_50 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_49 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_48 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_47 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_46 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_45 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_44 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_43 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_42 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_41 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_40 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_52 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_51 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_50 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_49 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_48 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_47 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_46 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_45 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_44 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_43 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_42 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_41 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_40 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_52 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_51 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_50 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_49 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_48 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_47 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_46 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_45 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_44 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_43 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_42 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_41 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_40 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_52 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_51 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_50 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_49 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_48 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_47 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_46 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_45 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_44 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_43 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_42 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_41 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_40 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_52 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_51 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_50 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_49 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_48 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_47 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_46 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_45 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_44 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_43 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_42 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_41 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_40 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_52 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_51 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_50 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_49 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_48 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_47 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_46 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_45 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_44 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_43 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_42 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_41 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_40 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_52 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_51 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_50 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_49 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_48 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_47 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_46 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_45 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_44 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_43 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_42 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_41 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_40 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_52 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_51 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_50 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_49 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_48 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_47 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_46 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_45 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_44 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_43 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_42 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_41 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_40 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_52 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_51 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_50 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_49 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_48 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_47 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_46 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_45 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_44 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_43 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_42 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_41 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_40 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_52 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_51 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_50 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_49 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_48 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_47 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_46 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_45 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_44 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_43 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_42 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_41 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_40 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_52 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_51 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_50 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_49 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_48 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_47 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_46 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_45 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_44 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_43 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_42 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_41 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_40 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_52 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_51 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_50 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_49 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_48 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_47 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_46 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_45 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_44 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_43 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_42 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_41 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_40 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_52 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_51 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_50 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_49 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_48 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_47 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_46 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_45 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_44 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_43 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_42 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_41 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_40 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_52 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_51 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_50 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_49 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_48 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_47 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_46 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_45 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_44 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_43 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_42 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_41 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_40 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_52 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_51 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_50 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_49 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_48 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_47 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_46 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_45 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_44 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_43 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_42 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_41 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_40 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_52 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_51 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_50 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_49 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_48 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_47 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_46 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_45 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_44 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_43 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_42 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_41 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_40 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_52 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_51 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_50 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_49 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_48 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_47 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_46 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_45 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_44 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_43 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_42 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_41 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_40 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_52 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_51 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_50 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_49 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_48 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_47 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_46 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_45 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_44 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_43 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_42 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_41 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_40 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_52 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_51 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_50 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_49 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_48 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_47 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_46 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_45 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_44 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_43 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_42 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_41 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_40 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_52 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_51 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_50 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_49 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_48 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_47 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_46 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_45 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_44 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_43 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_42 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_41 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_40 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_52 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_51 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_50 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_49 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_48 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_47 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_46 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_45 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_44 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_43 = 0U;
    } else {
        if ((0x28U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_40 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_40 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_40 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_40 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_40 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_40 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_40 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_40 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_40 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_40 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_40 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_40 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_40 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_40 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_3_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_40 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_3_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_40 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_3_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_40 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_3_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_40 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_3_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_40 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_4_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_40 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_4_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_40 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_4_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_40 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_4_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_40 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_4_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_40 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_40 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_40 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_40 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_40 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_40 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_40 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_40 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_40 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_40 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_40 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_40 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_40 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
        }
        if ((0x34U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_52 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_52 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_52 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_52 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_52 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_52 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_52 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_52 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_52 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_52 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_52 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_52 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_52 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_3_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_52 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_3_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_52 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_3_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_52 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_3_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_52 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_3_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_52 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_4_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_52 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_4_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_52 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_4_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_52 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_4_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_52 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_4_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_52 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_52 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_52 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_52 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_52 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_52 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_52 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_52 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_52 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_52 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_52 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_52 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_52 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_52 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
        }
        if ((0x33U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_51 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_51 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_51 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_51 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_51 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_51 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_51 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_51 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_51 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_51 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_51 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_51 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_51 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_3_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_51 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_3_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_51 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_3_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_51 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_3_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_51 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_3_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_51 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_4_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_51 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_4_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_51 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_4_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_51 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_4_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_51 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_4_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_51 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_51 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_51 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_51 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_51 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_51 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_51 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_51 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_51 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_51 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_51 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_51 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_51 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_51 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
        }
        if ((0x32U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_50 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_50 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_50 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_50 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_50 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_50 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_50 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_50 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_50 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_50 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_50 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_50 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_50 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_3_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_50 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_3_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_50 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_3_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_50 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_3_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_50 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_3_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_50 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_4_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_50 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_4_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_50 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_4_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_50 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_4_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_50 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_4_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_50 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_50 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_50 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_50 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_50 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_50 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_50 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_50 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_50 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_50 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_50 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_50 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_50 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_50 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
        }
        if ((0x31U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_49 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_49 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_49 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_49 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_49 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_49 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_49 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_49 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_49 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_49 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_49 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_49 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_49 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_3_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_49 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_3_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_49 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_3_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_49 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_3_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_49 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_3_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_49 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_4_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_49 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_4_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_49 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_4_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_49 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_4_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_49 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_4_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_49 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_49 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_49 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_49 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_49 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_49 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_49 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_49 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_49 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_49 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_49 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_49 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_49 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_49 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
        }
        if ((0x30U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_48 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_48 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_48 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_48 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_48 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_48 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_48 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_48 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_48 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_48 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_48 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_48 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_48 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_3_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_48 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_3_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_48 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_3_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_48 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_3_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_48 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_3_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_48 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_4_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_48 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_4_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_48 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_4_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_48 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_4_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_48 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_4_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_48 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_48 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_48 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_48 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_48 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_48 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_48 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_48 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_48 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_48 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_48 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_48 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_48 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_48 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
        }
        if ((0x2fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_47 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_47 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_47 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_47 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_47 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_47 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_47 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_47 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_47 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_47 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_47 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_47 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_47 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_3_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_47 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_3_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_47 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_3_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_47 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_3_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_47 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_3_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_47 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_4_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_47 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_4_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_47 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_4_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_47 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_4_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_47 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_4_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_47 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_47 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_47 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_47 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_47 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_47 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_47 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_47 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_47 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_47 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_47 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_47 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_47 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_47 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
        }
        if ((0x2eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_46 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_46 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_46 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_46 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_46 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_46 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_46 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_46 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_46 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_46 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_46 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_46 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_46 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_3_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_46 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_3_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_46 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_3_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_46 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_3_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_46 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_3_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_46 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_4_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_46 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_4_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_46 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_4_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_46 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_4_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_46 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_4_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_46 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_46 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_46 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_46 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_46 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_46 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_46 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_46 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_46 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_46 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_46 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_46 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_46 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_46 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
        }
        if ((0x2dU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_45 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_45 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_45 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_45 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_45 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_45 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_45 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_45 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_45 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_45 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_45 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_45 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_45 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_3_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_45 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_3_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_45 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_3_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_45 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_3_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_45 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_3_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_45 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_4_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_45 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_4_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_45 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_4_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_45 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_4_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_45 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_4_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_45 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_45 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_45 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_45 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_45 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_45 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_45 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_45 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_45 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_45 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_45 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_45 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_45 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_45 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
        }
        if ((0x2cU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_44 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_44 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_44 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_44 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_44 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_44 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_44 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_44 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_44 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_44 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_44 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_44 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_44 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_3_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_44 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_3_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_44 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_3_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_44 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_3_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_44 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_3_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_44 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_4_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_44 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_4_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_44 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_4_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_44 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_4_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_44 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_4_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_44 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_44 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_44 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_44 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_44 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_44 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_44 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_44 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_44 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_44 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_44 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_44 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_44 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_44 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
        }
        if ((0x2bU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_43 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_43 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_43 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_43 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_43 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_43 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_43 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_43 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_43 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_43 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_43 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_43 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_43 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_3_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_43 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_3_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_43 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_3_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_43 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_3_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_43 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_3_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_43 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_4_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_43 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_4_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_43 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_4_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_43 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_4_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_43 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_4_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_43 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_43 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_43 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_43 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_43 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_43 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_43 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_43 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_43 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_43 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_43 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_43 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_43 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_43 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
        }
        if ((0x2aU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_42 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_42 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_42 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_42 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_42 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_42 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_42 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_42 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_42 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_42 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_42 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_42 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_42 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_3_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_42 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_3_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_42 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_3_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_42 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_3_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_42 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_3_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_42 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_4_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_42 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_4_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_42 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_4_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_42 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_4_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_42 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_4_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_42 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_42 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_42 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_42 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_42 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_42 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_42 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_42 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_42 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_42 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_42 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_42 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_42 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
        }
        if ((0x29U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_41 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_41 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_41 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_41 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_41 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_41 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_41 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_41 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_41 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_41 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_41 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_41 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_41 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_3_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_41 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_3_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_41 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_3_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_41 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_3_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_41 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_3_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_41 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_4_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_41 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_4_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_41 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_4_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_41 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_4_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_41 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_4_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_41 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_41 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_41 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_41 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_41 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_41 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_41 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_41 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_41 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_41 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_41 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_41 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_41 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
        }
    }
}

VL_INLINE_OPT void Vmycpu_top___024root___sequent__TOP__77(Vmycpu_top___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vmycpu_top___024root___sequent__TOP__77\n"); );
    // Body
    if (vlSelf->mycpu_top__DOT__inst_cache_reset) {
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_42 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_41 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_40 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_52 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_51 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_50 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_49 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_48 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_47 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_46 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_45 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_44 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_43 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_42 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_41 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_40 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_126 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_126 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_125 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_124 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_123 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_122 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_121 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_120 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_119 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_118 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_125 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_124 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_123 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_122 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_121 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_120 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_119 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_118 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_117 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_116 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_115 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_114 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_113 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_112 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_111 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_110 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_109 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_108 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_107 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_106 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_105 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_117 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_116 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_115 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_114 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_113 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_112 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_111 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_110 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_109 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_108 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_107 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_106 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_105 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_104 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_103 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_102 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_101 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_100 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_99 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_98 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_97 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_96 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_95 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_94 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_93 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_92 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_104 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_103 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_102 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_101 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_100 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_99 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_98 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_97 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_96 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_95 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_94 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_93 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_92 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_91 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_90 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_89 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_88 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_87 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_86 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_85 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_84 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_83 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_82 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_81 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_80 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_79 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_91 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_90 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_89 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_88 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_87 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_86 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_85 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_84 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_83 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_82 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_81 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_80 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_79 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_26 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_25 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_24 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_23 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_22 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_21 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_20 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_19 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_18 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_17 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_16 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_15 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_14 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_78 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_77 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_76 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_75 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_74 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_73 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_72 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_71 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_70 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_69 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_68 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_67 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_66 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_78 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_77 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_76 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_75 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_74 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_73 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_72 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_71 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_70 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_69 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_68 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_67 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_66 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_78 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_77 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_76 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_75 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_74 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_73 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_72 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_71 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_70 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_69 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_68 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_67 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_66 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_78 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_77 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_76 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_75 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_74 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_73 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_72 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_71 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_70 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_69 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_68 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_67 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_66 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_39 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_38 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_37 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_36 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_35 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_34 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_33 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_32 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_29 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_28 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_27 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_39 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_38 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_37 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_36 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_35 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_34 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_33 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_32 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_31 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_30 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_29 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_28 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_27 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_39 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_38 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_37 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_36 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_35 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_34 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_33 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_32 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_31 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_30 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_29 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_28 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_27 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_39 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_38 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_37 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_36 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_35 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_34 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_33 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_32 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_31 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_30 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_29 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_28 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_27 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_39 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_38 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_37 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_36 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_35 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_34 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_33 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_32 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_31 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_30 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_29 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_28 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_27 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_39 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_38 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_37 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_36 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_35 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_34 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_33 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_32 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_29 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_28 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_27 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_39 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_38 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_37 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_36 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_35 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_34 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_33 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_32 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_31 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_30 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_29 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_28 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_27 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_39 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_38 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_37 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_36 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_35 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_34 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_33 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_32 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_31 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_30 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_29 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_28 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_27 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_39 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_38 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_37 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_36 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_35 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_34 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_33 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_32 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_31 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_30 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_29 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_28 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_27 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_39 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_38 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_37 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_36 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_35 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_34 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_33 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_32 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_31 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_30 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_29 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_28 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_27 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_39 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_38 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_37 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_36 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_35 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_34 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_33 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_32 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_29 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_28 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_27 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_39 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_38 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_37 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_36 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_35 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_34 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_33 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_32 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_31 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_30 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_29 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_28 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_27 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_39 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_38 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_37 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_36 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_35 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_34 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_33 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_32 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_31 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_30 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_29 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_28 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_27 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_39 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_38 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_37 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_36 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_35 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_34 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_33 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_32 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_31 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_30 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_29 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_28 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_27 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_39 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_38 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_37 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_36 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_35 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_34 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_33 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_32 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_31 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_30 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_29 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_28 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_27 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_39 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_38 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_37 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_36 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_35 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_34 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_33 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_32 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_29 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_28 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_27 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_39 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_38 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_37 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_36 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_35 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_34 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_33 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_32 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_31 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_30 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_29 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_28 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_27 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_39 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_38 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_37 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_36 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_35 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_34 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_33 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_32 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_31 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_30 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_29 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_28 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_27 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_39 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_38 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_37 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_36 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_35 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_34 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_33 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_32 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_31 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_30 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_29 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_28 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_27 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_39 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_38 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_37 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_36 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_35 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_34 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_33 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_32 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_31 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_30 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_29 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_28 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_27 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_39 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_38 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_37 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_36 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_35 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_34 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_33 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_32 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_29 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_28 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_27 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_39 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_38 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_37 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_36 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_35 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_34 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_33 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_32 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_31 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_30 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_29 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_28 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_27 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_39 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_38 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_37 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_36 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_35 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_34 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_33 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_32 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_31 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_30 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_29 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_28 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_27 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_39 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_38 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_37 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_36 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_35 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_34 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_33 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_32 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_31 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_30 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_29 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_28 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_27 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_39 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_38 = 0U;
    } else {
        if ((0x2aU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_42 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_42 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
        }
        if ((0x29U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_41 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_41 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
        }
        if ((0x28U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_40 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_40 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
        }
        if ((0x34U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_52 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
        }
        if ((0x33U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_51 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
        }
        if ((0x32U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_50 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
        }
        if ((0x31U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_49 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
        }
        if ((0x30U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_48 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
        }
        if ((0x2fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_47 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
        }
        if ((0x2eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_46 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
        }
        if ((0x2dU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_45 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
        }
        if ((0x2cU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_44 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
        }
        if ((0x2bU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_43 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
        }
        if ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            if (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_io_wen) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_126 
                    = (0xffU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi);
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_381;
            }
            if (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wen) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_126 
                    = (0xffU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi);
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_381;
            }
        }
        if ((0x7dU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_125 
                = (0xffU & ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_io_wen)
                             ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_381)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_125 
                = (0xffU & ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wen)
                             ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_381)))));
        }
        if ((0x7cU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_124 
                = (0xffU & ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_io_wen)
                             ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_381)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_124 
                = (0xffU & ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wen)
                             ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_381)))));
        }
        if ((0x7bU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_123 
                = (0xffU & ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_io_wen)
                             ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_381)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_123 
                = (0xffU & ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wen)
                             ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_381)))));
        }
        if ((0x7aU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_122 
                = (0xffU & ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_io_wen)
                             ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_381)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_122 
                = (0xffU & ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wen)
                             ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_381)))));
        }
        if ((0x79U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_121 
                = (0xffU & ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_io_wen)
                             ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_381)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_121 
                = (0xffU & ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wen)
                             ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_381)))));
        }
        if ((0x78U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_120 
                = (0xffU & ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_io_wen)
                             ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_381)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_120 
                = (0xffU & ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wen)
                             ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_381)))));
        }
        if ((0x77U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_119 
                = (0xffU & ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_io_wen)
                             ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_381)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_119 
                = (0xffU & ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wen)
                             ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_381)))));
        }
        if ((0x76U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_118 
                = (0xffU & ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_io_wen)
                             ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_381)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_118 
                = (0xffU & ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wen)
                             ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_381)))));
        }
        if ((0x75U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_117 
                = (0xffU & ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_io_wen)
                             ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_381)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_117 
                = (0xffU & ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wen)
                             ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_381)))));
        }
        if ((0x74U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_116 
                = (0xffU & ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_io_wen)
                             ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_381)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_116 
                = (0xffU & ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wen)
                             ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_381)))));
        }
        if ((0x73U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_115 
                = (0xffU & ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_io_wen)
                             ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_381)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_115 
                = (0xffU & ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wen)
                             ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_381)))));
        }
        if ((0x72U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_114 
                = (0xffU & ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_io_wen)
                             ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_381)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_114 
                = (0xffU & ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wen)
                             ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_381)))));
        }
        if ((0x71U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_113 
                = (0xffU & ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_io_wen)
                             ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_381)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_113 
                = (0xffU & ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wen)
                             ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_381)))));
        }
        if ((0x70U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_112 
                = (0xffU & ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_io_wen)
                             ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_381)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_112 
                = (0xffU & ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wen)
                             ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_381)))));
        }
        if ((0x6fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_111 
                = (0xffU & ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_io_wen)
                             ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_381)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_111 
                = (0xffU & ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wen)
                             ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_381)))));
        }
        if ((0x6eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_110 
                = (0xffU & ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_io_wen)
                             ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_381)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_110 
                = (0xffU & ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wen)
                             ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_381)))));
        }
        if ((0x6dU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_109 
                = (0xffU & ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_io_wen)
                             ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_381)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_109 
                = (0xffU & ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wen)
                             ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_381)))));
        }
        if ((0x6cU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_108 
                = (0xffU & ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_io_wen)
                             ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_381)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_108 
                = (0xffU & ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wen)
                             ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_381)))));
        }
        if ((0x6bU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_107 
                = (0xffU & ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_io_wen)
                             ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_381)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_107 
                = (0xffU & ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wen)
                             ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_381)))));
        }
        if ((0x6aU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_106 
                = (0xffU & ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_io_wen)
                             ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_381)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_106 
                = (0xffU & ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wen)
                             ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_381)))));
        }
        if ((0x69U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_105 
                = (0xffU & ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_io_wen)
                             ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_381)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_105 
                = (0xffU & ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wen)
                             ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_381)))));
        }
        if ((0x68U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_104 
                = (0xffU & ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_io_wen)
                             ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_381)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_104 
                = (0xffU & ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wen)
                             ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_381)))));
        }
        if ((0x67U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_103 
                = (0xffU & ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_io_wen)
                             ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_381)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_103 
                = (0xffU & ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wen)
                             ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_381)))));
        }
        if ((0x66U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_102 
                = (0xffU & ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_io_wen)
                             ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_381)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_102 
                = (0xffU & ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wen)
                             ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_381)))));
        }
        if ((0x65U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_101 
                = (0xffU & ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_io_wen)
                             ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_381)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_101 
                = (0xffU & ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wen)
                             ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_381)))));
        }
        if ((0x64U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_100 
                = (0xffU & ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_io_wen)
                             ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_381)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_100 
                = (0xffU & ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wen)
                             ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_381)))));
        }
        if ((0x63U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_99 
                = (0xffU & ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_io_wen)
                             ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_381)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_99 
                = (0xffU & ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wen)
                             ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_381)))));
        }
        if ((0x62U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_98 
                = (0xffU & ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_io_wen)
                             ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_381)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_98 
                = (0xffU & ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wen)
                             ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_381)))));
        }
        if ((0x61U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_97 
                = (0xffU & ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_io_wen)
                             ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_381)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_97 
                = (0xffU & ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wen)
                             ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_381)))));
        }
        if ((0x60U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_96 
                = (0xffU & ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_io_wen)
                             ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_381)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_96 
                = (0xffU & ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wen)
                             ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_381)))));
        }
        if ((0x5fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_95 
                = (0xffU & ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_io_wen)
                             ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_381)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_95 
                = (0xffU & ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wen)
                             ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_381)))));
        }
        if ((0x5eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_94 
                = (0xffU & ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_io_wen)
                             ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_381)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_94 
                = (0xffU & ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wen)
                             ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_381)))));
        }
        if ((0x5dU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_93 
                = (0xffU & ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_io_wen)
                             ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_381)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_93 
                = (0xffU & ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wen)
                             ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_381)))));
        }
        if ((0x5cU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_92 
                = (0xffU & ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_io_wen)
                             ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_381)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_92 
                = (0xffU & ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wen)
                             ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_381)))));
        }
        if ((0x5bU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_91 
                = (0xffU & ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_io_wen)
                             ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_381)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_91 
                = (0xffU & ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wen)
                             ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_381)))));
        }
        if ((0x5aU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_90 
                = (0xffU & ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_io_wen)
                             ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_381)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_90 
                = (0xffU & ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wen)
                             ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_381)))));
        }
        if ((0x59U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_89 
                = (0xffU & ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_io_wen)
                             ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_381)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_89 
                = (0xffU & ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wen)
                             ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_381)))));
        }
        if ((0x58U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_88 
                = (0xffU & ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_io_wen)
                             ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_381)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_88 
                = (0xffU & ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wen)
                             ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_381)))));
        }
        if ((0x57U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_87 
                = (0xffU & ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_io_wen)
                             ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_381)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_87 
                = (0xffU & ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wen)
                             ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_381)))));
        }
        if ((0x56U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_86 
                = (0xffU & ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_io_wen)
                             ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_381)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_86 
                = (0xffU & ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wen)
                             ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_381)))));
        }
        if ((0x55U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_85 
                = (0xffU & ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_io_wen)
                             ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_381)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_85 
                = (0xffU & ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wen)
                             ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_381)))));
        }
        if ((0x54U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_84 
                = (0xffU & ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_io_wen)
                             ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_381)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_84 
                = (0xffU & ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wen)
                             ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_381)))));
        }
        if ((0x53U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_83 
                = (0xffU & ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_io_wen)
                             ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_381)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_83 
                = (0xffU & ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wen)
                             ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_381)))));
        }
        if ((0x52U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_82 
                = (0xffU & ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_io_wen)
                             ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_381)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_82 
                = (0xffU & ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wen)
                             ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_381)))));
        }
        if ((0x51U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_81 
                = (0xffU & ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_io_wen)
                             ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_381)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_81 
                = (0xffU & ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wen)
                             ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_381)))));
        }
        if ((0x50U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_80 
                = (0xffU & ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_io_wen)
                             ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_381)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_80 
                = (0xffU & ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wen)
                             ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_381)))));
        }
        if ((0x4fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_79 
                = (0xffU & ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_io_wen)
                             ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_381)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_79 
                = (0xffU & ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wen)
                             ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_381)))));
        }
        if ((0x1aU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_26 
                = (1U & ((1U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__access_work_state))
                          ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___lru_T_5)
                          : ((7U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__work_state))
                              ? (~ (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___GEN_130))
                              : ((0x7fU == (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                  ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_127)
                                  : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___GEN_129)))));
        }
        if ((0x19U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_25 
                = (1U & ((1U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__access_work_state))
                          ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___lru_T_5)
                          : ((7U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__work_state))
                              ? (~ (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___GEN_130))
                              : ((0x7fU == (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                  ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_127)
                                  : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___GEN_129)))));
        }
        if ((0x18U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_24 
                = (1U & ((1U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__access_work_state))
                          ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___lru_T_5)
                          : ((7U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__work_state))
                              ? (~ (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___GEN_130))
                              : ((0x7fU == (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                  ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_127)
                                  : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___GEN_129)))));
        }
        if ((0x17U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_23 
                = (1U & ((1U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__access_work_state))
                          ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___lru_T_5)
                          : ((7U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__work_state))
                              ? (~ (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___GEN_130))
                              : ((0x7fU == (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                  ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_127)
                                  : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___GEN_129)))));
        }
        if ((0x16U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_22 
                = (1U & ((1U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__access_work_state))
                          ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___lru_T_5)
                          : ((7U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__work_state))
                              ? (~ (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___GEN_130))
                              : ((0x7fU == (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                  ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_127)
                                  : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___GEN_129)))));
        }
        if ((0x15U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_21 
                = (1U & ((1U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__access_work_state))
                          ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___lru_T_5)
                          : ((7U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__work_state))
                              ? (~ (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___GEN_130))
                              : ((0x7fU == (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                  ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_127)
                                  : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___GEN_129)))));
        }
        if ((0x14U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_20 
                = (1U & ((1U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__access_work_state))
                          ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___lru_T_5)
                          : ((7U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__work_state))
                              ? (~ (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___GEN_130))
                              : ((0x7fU == (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                  ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_127)
                                  : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___GEN_129)))));
        }
        if ((0x13U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_19 
                = (1U & ((1U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__access_work_state))
                          ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___lru_T_5)
                          : ((7U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__work_state))
                              ? (~ (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___GEN_130))
                              : ((0x7fU == (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                  ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_127)
                                  : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___GEN_129)))));
        }
        if ((0x12U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_18 
                = (1U & ((1U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__access_work_state))
                          ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___lru_T_5)
                          : ((7U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__work_state))
                              ? (~ (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___GEN_130))
                              : ((0x7fU == (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                  ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_127)
                                  : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___GEN_129)))));
        }
        if ((0x11U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_17 
                = (1U & ((1U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__access_work_state))
                          ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___lru_T_5)
                          : ((7U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__work_state))
                              ? (~ (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___GEN_130))
                              : ((0x7fU == (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                  ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_127)
                                  : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___GEN_129)))));
        }
        if ((0x10U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_16 
                = (1U & ((1U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__access_work_state))
                          ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___lru_T_5)
                          : ((7U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__work_state))
                              ? (~ (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___GEN_130))
                              : ((0x7fU == (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                  ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_127)
                                  : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___GEN_129)))));
        }
        if ((0xfU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                               >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_15 
                = (1U & ((1U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__access_work_state))
                          ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___lru_T_5)
                          : ((7U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__work_state))
                              ? (~ (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___GEN_130))
                              : ((0x7fU == (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                  ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_127)
                                  : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___GEN_129)))));
        }
        if ((0xeU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                               >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_14 
                = (1U & ((1U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__access_work_state))
                          ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___lru_T_5)
                          : ((7U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__work_state))
                              ? (~ (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___GEN_130))
                              : ((0x7fU == (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                  ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_127)
                                  : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___GEN_129)))));
        }
        if ((0x4eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            if (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_io_wen) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_78 
                    = (0xffU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi);
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_78 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata;
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_78 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_127));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_78 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_127;
            } else if ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_78 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_126));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_78 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_126;
            } else {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_78 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_381));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_78 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_125;
            }
            if (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wen) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_78 
                    = (0xffU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi);
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_78 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata;
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_78 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_127));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_78 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_127;
            } else if ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_78 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_126));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_78 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_126;
            } else {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_78 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_381));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_78 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_125;
            }
        }
        if ((0x4dU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            if (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_io_wen) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_77 
                    = (0xffU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi);
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_77 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata;
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_77 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_127));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_77 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_127;
            } else if ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_77 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_126));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_77 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_126;
            } else {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_77 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_381));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_77 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_125;
            }
            if (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wen) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_77 
                    = (0xffU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi);
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_77 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata;
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_77 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_127));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_77 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_127;
            } else if ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_77 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_126));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_77 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_126;
            } else {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_77 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_381));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_77 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_125;
            }
        }
        if ((0x4cU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            if (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_io_wen) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_76 
                    = (0xffU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi);
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_76 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata;
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_76 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_127));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_76 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_127;
            } else if ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_76 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_126));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_76 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_126;
            } else {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_76 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_381));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_76 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_125;
            }
            if (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wen) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_76 
                    = (0xffU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi);
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_76 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata;
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_76 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_127));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_76 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_127;
            } else if ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_76 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_126));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_76 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_126;
            } else {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_76 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_381));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_76 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_125;
            }
        }
        if ((0x4bU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            if (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_io_wen) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_75 
                    = (0xffU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi);
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_75 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata;
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_75 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_127));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_75 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_127;
            } else if ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_75 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_126));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_75 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_126;
            } else {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_75 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_381));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_75 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_125;
            }
            if (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wen) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_75 
                    = (0xffU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi);
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_75 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata;
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_75 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_127));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_75 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_127;
            } else if ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_75 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_126));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_75 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_126;
            } else {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_75 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_381));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_75 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_125;
            }
        }
        if ((0x4aU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            if (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_io_wen) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_74 
                    = (0xffU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi);
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_74 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata;
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_74 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_127));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_74 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_127;
            } else if ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_74 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_126));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_74 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_126;
            } else {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_74 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_381));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_74 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_125;
            }
            if (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wen) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_74 
                    = (0xffU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi);
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_74 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata;
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_74 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_127));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_74 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_127;
            } else if ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_74 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_126));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_74 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_126;
            } else {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_74 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_381));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_74 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_125;
            }
        }
        if ((0x49U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            if (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_io_wen) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_73 
                    = (0xffU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi);
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_73 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata;
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_73 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_127));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_73 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_127;
            } else if ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_73 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_126));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_73 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_126;
            } else {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_73 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_381));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_73 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_125;
            }
            if (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wen) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_73 
                    = (0xffU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi);
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_73 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata;
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_73 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_127));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_73 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_127;
            } else if ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_73 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_126));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_73 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_126;
            } else {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_73 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_381));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_73 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_125;
            }
        }
        if ((0x48U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            if (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_io_wen) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_72 
                    = (0xffU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi);
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_72 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata;
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_72 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_127));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_72 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_127;
            } else if ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_72 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_126));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_72 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_126;
            } else {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_72 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_381));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_72 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_125;
            }
            if (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wen) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_72 
                    = (0xffU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi);
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_72 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata;
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_72 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_127));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_72 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_127;
            } else if ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_72 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_126));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_72 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_126;
            } else {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_72 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_381));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_72 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_125;
            }
        }
        if ((0x47U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            if (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_io_wen) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_71 
                    = (0xffU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi);
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_71 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata;
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_71 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_127));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_71 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_127;
            } else if ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_71 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_126));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_71 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_126;
            } else {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_71 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_381));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_71 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_125;
            }
            if (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wen) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_71 
                    = (0xffU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi);
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_71 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata;
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_71 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_127));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_71 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_127;
            } else if ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_71 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_126));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_71 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_126;
            } else {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_71 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_381));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_71 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_125;
            }
        }
        if ((0x46U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            if (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_io_wen) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_70 
                    = (0xffU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi);
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_70 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata;
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_70 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_127));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_70 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_127;
            } else if ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_70 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_126));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_70 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_126;
            } else {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_70 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_381));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_70 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_125;
            }
            if (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wen) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_70 
                    = (0xffU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi);
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_70 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata;
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_70 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_127));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_70 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_127;
            } else if ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_70 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_126));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_70 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_126;
            } else {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_70 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_381));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_70 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_125;
            }
        }
        if ((0x45U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            if (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_io_wen) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_69 
                    = (0xffU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi);
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_69 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata;
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_69 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_127));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_69 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_127;
            } else if ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_69 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_126));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_69 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_126;
            } else {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_69 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_381));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_69 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_125;
            }
            if (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wen) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_69 
                    = (0xffU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi);
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_69 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata;
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_69 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_127));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_69 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_127;
            } else if ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_69 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_126));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_69 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_126;
            } else {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_69 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_381));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_69 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_125;
            }
        }
        if ((0x44U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            if (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_io_wen) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_68 
                    = (0xffU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi);
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_68 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata;
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_68 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_127));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_68 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_127;
            } else if ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_68 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_126));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_68 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_126;
            } else {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_68 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_381));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_68 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_125;
            }
            if (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wen) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_68 
                    = (0xffU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi);
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_68 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata;
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_68 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_127));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_68 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_127;
            } else if ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_68 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_126));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_68 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_126;
            } else {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_68 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_381));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_68 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_125;
            }
        }
        if ((0x43U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            if (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_io_wen) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_67 
                    = (0xffU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi);
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_67 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata;
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_67 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_127));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_67 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_127;
            } else if ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_67 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_126));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_67 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_126;
            } else {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_67 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_381));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_67 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_125;
            }
            if (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wen) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_67 
                    = (0xffU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi);
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_67 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata;
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_67 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_127));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_67 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_127;
            } else if ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_67 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_126));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_67 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_126;
            } else {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_67 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_381));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_67 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_125;
            }
        }
        if ((0x42U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            if (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_io_wen) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_66 
                    = (0xffU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi);
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_66 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata;
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_66 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_127));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_66 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_127;
            } else if ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_66 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_126));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_66 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_126;
            } else {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_66 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_381));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_66 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_125;
            }
            if (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wen) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_66 
                    = (0xffU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi);
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_66 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata;
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_66 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_127));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_66 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_127;
            } else if ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_66 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_126));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_66 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_126;
            } else {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_66 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_381));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_66 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_125;
            }
        }
        if ((0x27U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_39 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_39 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_39 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_39 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_39 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_39 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_39 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_39 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_39 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_39 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_39 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_39 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_39 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_39 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_39 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_39 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_39 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_39 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_39 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_39 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_39 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_39 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_39 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_39 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_39 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
        }
        if ((0x26U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_38 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_38 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_38 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_38 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_38 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_38 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_38 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_38 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_38 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_38 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_38 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_38 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_38 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_38 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_38 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_38 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_38 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_38 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_38 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_38 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_38 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_38 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_38 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_38 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_38 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
        }
        if ((0x25U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_37 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_37 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_37 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_37 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_37 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_37 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_37 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_37 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_37 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_37 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_37 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_37 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_37 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_37 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_37 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_37 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_37 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_37 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_37 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_37 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_37 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_37 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_37 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_37 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
        }
        if ((0x24U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_36 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_36 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_36 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_36 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_36 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_36 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_36 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_36 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_36 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_36 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_36 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_36 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_36 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_36 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_36 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_36 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_36 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_36 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_36 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_36 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_36 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_36 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_36 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_36 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
        }
        if ((0x23U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_35 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_35 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_35 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_35 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_35 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_35 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_35 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_35 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_35 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_35 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_35 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_35 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_35 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_35 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_35 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_35 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_35 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_35 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_35 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_35 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_35 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_35 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_35 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_35 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
        }
        if ((0x22U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_34 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_34 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_34 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_34 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_34 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_34 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_34 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_34 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_34 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_34 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_34 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_34 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_34 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_34 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_34 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_34 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_34 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_34 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_34 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_34 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_34 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_34 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_34 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_34 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
        }
        if ((0x21U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_33 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_33 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_33 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_33 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_33 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_33 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_33 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_33 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_33 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_33 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_33 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_33 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_33 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_33 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_33 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_33 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_33 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_33 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_33 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_33 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_33 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_33 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_33 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_33 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
        }
        if ((0x20U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_32 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_32 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_32 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_32 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_32 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_32 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_32 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_32 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_32 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_32 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_32 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_32 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_32 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_32 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_32 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_32 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_32 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_32 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_32 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_32 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_32 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_32 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_32 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_32 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
        }
        if ((0x1fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_31 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_31 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_31 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_31 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_31 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_31 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_31 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_31 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_31 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_31 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_31 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_31 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_31 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_31 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_31 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_31 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_31 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_31 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_31 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
        }
        if ((0x1eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_30 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_30 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_30 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_30 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_30 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_30 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_30 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_30 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_30 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_30 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_30 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_30 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_30 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_30 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_30 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_30 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_30 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_30 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_30 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
        }
        if ((0x1dU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_29 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_29 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_29 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_29 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_29 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_29 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_29 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_29 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_29 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_29 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_29 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_29 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_29 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_29 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_29 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_29 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_29 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_29 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_29 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_29 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_29 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_29 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_29 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_29 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
        }
        if ((0x1cU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_28 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_28 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_28 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_28 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_28 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_28 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_28 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_28 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_28 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_28 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_28 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_28 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_28 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_28 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_28 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_28 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_28 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_28 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_28 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_28 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_28 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_28 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_28 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_28 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
        }
        if ((0x1bU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_27 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_27 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_27 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_27 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_27 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_27 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_27 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_27 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_27 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_27 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_27 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_27 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_27 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_27 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_27 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_27 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_27 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_27 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_27 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_27 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_27 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_27 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_27 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_27 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
        }
    }
}
