# verilog-8x8-ram
8x8 RAM design using Verilog HDL with testbench and simulation
