design_1_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v,incdir="$ref_dir/../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="$ref_dir/../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
sobel_urem_12ns_8Hfu.v,verilog,xil_defaultlib,../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_12ns_8Hfu.v,incdir="$ref_dir/../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="$ref_dir/../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
sobel_AXILiteS_s_axi.v,verilog,xil_defaultlib,../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_AXILiteS_s_axi.v,incdir="$ref_dir/../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="$ref_dir/../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
sobel_input_buffebkb.v,verilog,xil_defaultlib,../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_input_buffebkb.v,incdir="$ref_dir/../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="$ref_dir/../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
sobel_XSOBEL_OUTPUT_BUS_m_axi.v,verilog,xil_defaultlib,../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_XSOBEL_OUTPUT_BUS_m_axi.v,incdir="$ref_dir/../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="$ref_dir/../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
sobel.v,verilog,xil_defaultlib,../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel.v,incdir="$ref_dir/../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="$ref_dir/../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
sobel_urem_10ns_8IfE.v,verilog,xil_defaultlib,../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_10ns_8IfE.v,incdir="$ref_dir/../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="$ref_dir/../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
sobel_mul_mul_12nKfY.v,verilog,xil_defaultlib,../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_mul_mul_12nKfY.v,incdir="$ref_dir/../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="$ref_dir/../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
sobel_mul_mul_11nMgi.v,verilog,xil_defaultlib,../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_mul_mul_11nMgi.v,incdir="$ref_dir/../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="$ref_dir/../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
sobel_mul_mul_10nLf8.v,verilog,xil_defaultlib,../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_mul_mul_10nLf8.v,incdir="$ref_dir/../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="$ref_dir/../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
sobel_urem_11ns_8JfO.v,verilog,xil_defaultlib,../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_11ns_8JfO.v,incdir="$ref_dir/../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="$ref_dir/../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
sobel_XSOBEL_INPUT_BUS_m_axi.v,verilog,xil_defaultlib,../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_XSOBEL_INPUT_BUS_m_axi.v,incdir="$ref_dir/../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="$ref_dir/../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_sobel_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_sobel_0_0/sim/design_1_sobel_0_0.v,incdir="$ref_dir/../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="$ref_dir/../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_rst_ps7_0_250M_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_rst_ps7_0_250M_0/sim/design_1_rst_ps7_0_250M_0.vhd,incdir="$ref_dir/../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="$ref_dir/../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_xbar_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v,incdir="$ref_dir/../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="$ref_dir/../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/hdl/design_1.v,incdir="$ref_dir/../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="$ref_dir/../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_sobel_1_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_sobel_1_0/sim/design_1_sobel_1_0.v,incdir="$ref_dir/../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="$ref_dir/../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_sobel_2_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_sobel_2_0/sim/design_1_sobel_2_0.v,incdir="$ref_dir/../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="$ref_dir/../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_sobel_3_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_sobel_3_0/sim/design_1_sobel_3_0.v,incdir="$ref_dir/../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="$ref_dir/../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_xbar_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xbar_1/sim/design_1_xbar_1.v,incdir="$ref_dir/../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="$ref_dir/../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_auto_pc_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v,incdir="$ref_dir/../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="$ref_dir/../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_auto_pc_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v,incdir="$ref_dir/../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="$ref_dir/../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_auto_pc_2.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_pc_2/sim/design_1_auto_pc_2.v,incdir="$ref_dir/../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="$ref_dir/../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_auto_pc_3.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_pc_3/sim/design_1_auto_pc_3.v,incdir="$ref_dir/../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="$ref_dir/../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_auto_pc_4.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_pc_4/sim/design_1_auto_pc_4.v,incdir="$ref_dir/../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="$ref_dir/../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_auto_us_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_us_0/sim/design_1_auto_us_0.v,incdir="$ref_dir/../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="$ref_dir/../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_auto_us_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_us_1/sim/design_1_auto_us_1.v,incdir="$ref_dir/../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="$ref_dir/../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_auto_us_2.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_us_2/sim/design_1_auto_us_2.v,incdir="$ref_dir/../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="$ref_dir/../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_auto_us_3.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_us_3/sim/design_1_auto_us_3.v,incdir="$ref_dir/../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="$ref_dir/../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_auto_us_4.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_us_4/sim/design_1_auto_us_4.v,incdir="$ref_dir/../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="$ref_dir/../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_auto_us_5.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_us_5/sim/design_1_auto_us_5.v,incdir="$ref_dir/../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="$ref_dir/../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_auto_us_6.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_us_6/sim/design_1_auto_us_6.v,incdir="$ref_dir/../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="$ref_dir/../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_auto_us_7.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_us_7/sim/design_1_auto_us_7.v,incdir="$ref_dir/../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="$ref_dir/../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
