// Seed: 1495410400
module module_0 ();
endmodule
module module_1 (
    input tri id_0,
    output supply1 id_1,
    input wor id_2,
    input tri0 id_3,
    output supply1 id_4,
    input wor id_5,
    input wor id_6
);
  module_0 modCall_1 ();
  wire id_8, id_9, id_10, id_11, id_12, id_13[-1 : -1 'd0];
  specify
    (id_14 => id_15) = (-1'd0, 1);
    if (-1) (posedge id_16 => (id_17 +: 1)) = (id_12);
  endspecify
endmodule
