strict digraph "" {
	node [label="\N"];
	"Leaf_227:AL"	 [def_var="['COMPLS4', 'COMPLS6']",
		label="Leaf_227:AL"];
	"228:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f9359f3ebd0>",
		fillcolor=springgreen,
		label="228:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"228:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f9359ea2350>",
		fillcolor=turquoise,
		label="228:BL
COMPLS4 <= 0;
COMPLS6 <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9359ea2390>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f9359ea24d0>]",
		style=filled,
		typ=Block];
	"228:IF" -> "228:BL"	 [cond="['reset']",
		label=reset,
		lineno=228];
	"232:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f9359f3ec50>",
		fillcolor=turquoise,
		label="232:BL
COMPLS4 <= PD_1S4 & !DISPARITY6 | ND_1S4 & DISPARITY6;
COMPLS6 <= PD_1S6 & !disparity | ND_1S6 & disparity;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9359f3ec90>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f9359f3efd0>]",
		style=filled,
		typ=Block];
	"228:IF" -> "232:BL"	 [cond="['reset']",
		label="!(reset)",
		lineno=228];
	"227:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f9359ea2650>",
		clk_sens=True,
		fillcolor=gold,
		label="227:AL",
		sens="['SBYTECLK', 'reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'PD_1S6', 'PD_1S4', 'DISPARITY6', 'disparity', 'ND_1S4', 'ND_1S6']"];
	"227:AL" -> "228:IF"	 [cond="[]",
		lineno=None];
	"228:BL" -> "Leaf_227:AL"	 [cond="[]",
		lineno=None];
	"232:BL" -> "Leaf_227:AL"	 [cond="[]",
		lineno=None];
}
