Analysis & Synthesis report for ALUUAPR
Fri Mar 16 09:22:27 2018
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+------------------------------------+----------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Fri Mar 16 09:22:27 2018            ;
; Quartus II Version                 ; 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition ;
; Revision Name                      ; ALUUAPR                                      ;
; Top-level Entity Name              ; ALUUAPR                                      ;
; Family                             ; Cyclone III                                  ;
; Total logic elements               ; N/A until Partition Merge                    ;
;     Total combinational functions  ; N/A until Partition Merge                    ;
;     Dedicated logic registers      ; N/A until Partition Merge                    ;
; Total registers                    ; N/A until Partition Merge                    ;
; Total pins                         ; N/A until Partition Merge                    ;
; Total virtual pins                 ; N/A until Partition Merge                    ;
; Total memory bits                  ; N/A until Partition Merge                    ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                    ;
; Total PLLs                         ; N/A until Partition Merge                    ;
+------------------------------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C5E144C7        ;                    ;
; Top-level entity name                                                      ; ALUUAPR            ; ALUUAPR            ;
; Family name                                                                ; Cyclone III        ; Stratix II         ;
; Use Generated Physical Constraints File                                    ; Off                ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Mar 16 09:22:25 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ALUUAPR -c ALUUAPR
Info: Found 1 design units, including 1 entities, in source file /for education/3 курс/5 семестр/Проектирование цифровых устройств/labs/СлМ + Выч/alu с ua/and33.v
    Info: Found entity 1: AND33
Info: Found 1 design units, including 1 entities, in source file /for education/3 курс/5 семестр/Проектирование цифровых устройств/labs/СлМ + Выч/alu с ua/ff.v
    Info: Found entity 1: FF
Info: Found 1 design units, including 1 entities, in source file /for education/3 курс/5 семестр/Проектирование цифровых устройств/labs/СлМ + Выч/alu/kc3.tdf
    Info: Found entity 1: KC3
Info: Found 1 design units, including 1 entities, in source file /for education/3 курс/5 семестр/Проектирование цифровых устройств/labs/СлМ + Выч/alu/ks4.tdf
    Info: Found entity 1: KS4
Info: Found 1 design units, including 1 entities, in source file /for education/3 курс/5 семестр/Проектирование цифровых устройств/labs/СлМ + Выч/alu/ks5.tdf
    Info: Found entity 1: KS5
Info: Found 1 design units, including 1 entities, in source file /for education/3 курс/5 семестр/Проектирование цифровых устройств/labs/СлМ + Выч/alu/lpm_compare0.v
    Info: Found entity 1: lpm_compare0
Info: Found 1 design units, including 1 entities, in source file /for education/3 курс/5 семестр/Проектирование цифровых устройств/labs/СлМ + Выч/alu с ua/and32.v
    Info: Found entity 1: And32
Info: Found 1 design units, including 1 entities, in source file /for education/3 курс/5 семестр/Проектирование цифровых устройств/labs/СлМ + Выч/alu с ua/ct1.v
    Info: Found entity 1: CT1
Info: Found 1 design units, including 1 entities, in source file /for education/3 курс/5 семестр/Проектирование цифровых устройств/labs/СлМ + Выч/alu с ua/ct2.v
    Info: Found entity 1: CT2
Info: Found 1 design units, including 1 entities, in source file /for education/3 курс/5 семестр/Проектирование цифровых устройств/labs/СлМ + Выч/alu с ua/ks1.v
    Info: Found entity 1: KS1
Info: Found 1 design units, including 1 entities, in source file /for education/3 курс/5 семестр/Проектирование цифровых устройств/labs/СлМ + Выч/alu с ua/ks2.v
    Info: Found entity 1: KS2
Info: Found 1 design units, including 1 entities, in source file /for education/3 курс/5 семестр/Проектирование цифровых устройств/labs/СлМ + Выч/alu с ua/my.v
    Info: Found entity 1: My
Info: Found 1 design units, including 1 entities, in source file /for education/3 курс/5 семестр/Проектирование цифровых устройств/labs/СлМ + Выч/alu с ua/or32.v
    Info: Found entity 1: Or32
Info: Found 1 design units, including 1 entities, in source file /for education/3 курс/5 семестр/Проектирование цифровых устройств/labs/СлМ + Выч/alu с ua/rg1.v
    Info: Found entity 1: RG1
Info: Found 1 design units, including 1 entities, in source file /for education/3 курс/5 семестр/Проектирование цифровых устройств/labs/СлМ + Выч/alu с ua/rg2.v
    Info: Found entity 1: RG2
Info: Found 1 design units, including 1 entities, in source file /for education/3 курс/5 семестр/Проектирование цифровых устройств/labs/СлМ + Выч/alu с ua/rg3.v
    Info: Found entity 1: RG3
Info: Found 1 design units, including 1 entities, in source file /for education/3 курс/5 семестр/Проектирование цифровых устройств/labs/СлМ + Выч/alu с ua/rg3s.v
    Info: Found entity 1: RG3S
Info: Found 1 design units, including 1 entities, in source file /for education/3 курс/5 семестр/Проектирование цифровых устройств/labs/СлМ + Выч/alu с ua/sm1.v
    Info: Found entity 1: SM1
Info: Found 1 design units, including 1 entities, in source file /for education/3 курс/5 семестр/Проектирование цифровых устройств/labs/СлМ + Выч/alu с ua/sm2.v
    Info: Found entity 1: SM2
Info: Found 1 design units, including 1 entities, in source file /for education/3 курс/5 семестр/Проектирование цифровых устройств/labs/СлМ + Выч/alu с ua/ob.bdf
    Info: Found entity 1: Ob
Error (10170): Verilog HDL syntax error at UA].v(24) near text "(";  expecting a description File: D:/for education/3 курс/5 семестр/Проектирование цифровых устройств/labs/СлМ + Выч/ALU с UA/UA].v Line: 24
Info: Found 0 design units, including 0 entities, in source file /for education/3 курс/5 семестр/Проектирование цифровых устройств/labs/СлМ + Выч/alu с ua/ua].v
Info: Found 1 design units, including 1 entities, in source file aluuapr.bdf
    Info: Found entity 1: ALUUAPR
Info: Found 1 design units, including 1 entities, in source file pll1.v
    Info: Found entity 1: PLL1
Info: Found 2 design units, including 1 entities, in source file usb_ct3.vhd
    Info: Found design unit 1: usb_ct3-SYN
    Info: Found entity 1: USB_CT3
Info: Found 2 design units, including 1 entities, in source file usb_dc3.vhd
    Info: Found design unit 1: usb_dc3-SYN
    Info: Found entity 1: usb_dc3
Info: Found 2 design units, including 1 entities, in source file usb_dc8.vhd
    Info: Found design unit 1: usb_dc8-SYN
    Info: Found entity 1: USB_DC8
Info: Found 2 design units, including 1 entities, in source file usb_mux1x2.vhd
    Info: Found design unit 1: usb_mux1x2-SYN
    Info: Found entity 1: USB_MUX1x2
Info: Found 2 design units, including 1 entities, in source file usb_mux8x2.vhd
    Info: Found design unit 1: usb_mux8x2-SYN
    Info: Found entity 1: USB_MUX8x2
Info: Found 2 design units, including 1 entities, in source file usb_mux8x19.vhd
    Info: Found design unit 1: usb_mux8x19-SYN
    Info: Found entity 1: USB_MUX8x19
Info: Found 2 design units, including 1 entities, in source file usb_rg8e.vhd
    Info: Found design unit 1: USB_RG8E-bdf_type
    Info: Found entity 1: USB_RG8E
Info: Found 2 design units, including 1 entities, in source file usbbridge.vhd
    Info: Found design unit 1: USBBridge-bdf_type
    Info: Found entity 1: USBBridge
Error: Quartus II Analysis & Synthesis was unsuccessful. 1 error, 0 warnings
    Error: Peak virtual memory: 276 megabytes
    Error: Processing ended: Fri Mar 16 09:22:27 2018
    Error: Elapsed time: 00:00:02
    Error: Total CPU time (on all processors): 00:00:03


