#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:33:10 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Mon May 01 11:26:21 2023
# Process ID: 8304
# Log file: C:/Users/20102108/8BITCLOCKCNTRLD/vivado.log
# Journal file: C:/Users/20102108/8BITCLOCKCNTRLD\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:\Users\20102108\8BITCLOCKCNTRLD\8BITCLOCKCNTRLD.xpr}
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - C:/Xilinx/Vivado/2014.2/data/boards/board_parts/kintex7/kc705/0.9/board_part.xml, The board part 'xc7k325tffg900-2' is either not supported or invalid.
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - C:/Xilinx/Vivado/2014.2/data/boards/board_parts/kintex7/kc705/1.0/board_part.xml, The board part 'xc7k325tffg900-2' is either not supported or invalid.
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - C:/Xilinx/Vivado/2014.2/data/boards/board_parts/zynq/zc706/0.9/board_part.xml, The board part 'xc7z045ffg900-2' is either not supported or invalid.
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - C:/Xilinx/Vivado/2014.2/data/boards/board_parts/zynq/zc706/1.0/board_part.xml, The board part 'xc7z045ffg900-2' is either not supported or invalid.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/20102108/8BITCLOCKCNTRLD/8BITCLOCKCNTRLD.srcs/sources_1/new/eight_bit_counter.v]
open_hw
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream
[Mon May 01 11:26:39 2023] Launched impl_1...
Run output will be captured here: C:/Users/20102108/8BITCLOCKCNTRLD/8BITCLOCKCNTRLD.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.2
Loading clock regions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.2/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.2/data\./parts/xilinx/zynq/IOStandards.xml
Parsing XDC File [C:/Users/20102108/8BITCLOCKCNTRLD/.Xil/Vivado-8304-vlsida8/dcp/eight_bit_counter.xdc]
Finished Parsing XDC File [C:/Users/20102108/8BITCLOCKCNTRLD/.Xil/Vivado-8304-vlsida8/dcp/eight_bit_counter.xdc]
Reading XDEF placement.
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1087.867 ; gain = 0.000
Restoring placement.
Restored 26 out of 26 XDEF sites from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2014.2
  **** Build date : Jun 11 2014-13:29:07
    ** Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.

INFO: hw_server application started
INFO: Use Ctrl-C to exit hw_server application


****** Xilinx hw_server v2014.2
  **** Build date : Jun 11 2014-13:29:07
    ** Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.

INFO: hw_server application started
INFO: Use Ctrl-C to exit hw_server application


INFO: [Labtools 27-2286] Connecting to vcse_server host localhost port 60001
INFO: [Labtools 27-109] Started Vivado Cse Server instance on port: 60001
INFO: [Labtools 27-2286] Connecting to vcse_server host localhost port 60001
INFO: [Labtools 27-147] vcse_server: TCF plugin connecting to hw_server...
INFO: [Labtools 27-147] vcse_server: TCF Plugin connection established with hw_server.
INFO: [Labtools 27-147] vcse_server: TCF plugin connecting to hw_server...
INFO: [Labtools 27-147] vcse_server: TCF Plugin connection established with hw_server.
connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1677.328 ; gain = 0.000
INFO: [Labtools 27-147] vcse_server: TCF plugin connecting to hw_server...
INFO: [Labtools 27-147] vcse_server: TCF Plugin connection established with hw_server.
INFO: [Labtools 27-147] vcse_server: TCF plugin connecting to hw_server...
INFO: [Labtools 27-147] vcse_server: TCF Plugin connection established with hw_server.
connect_hw_server -host localhost -port 60001 -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2286] Connecting to vcse_server host localhost port 60001
INFO: [Labtools 27-147] vcse_server: TCF plugin connecting to hw_server...
INFO: [Labtools 27-147] vcse_server: TCF Plugin connection established with hw_server.
INFO: [Labtools 27-147] vcse_server: TCF plugin connecting to hw_server...
INFO: [Labtools 27-147] vcse_server: TCF Plugin connection established with hw_server.
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210248780470]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210248780470]
open_hw_target
INFO: [Labtools 27-147] vcse_server: TCF plugin connecting to hw_server...
INFO: [Labtools 27-147] vcse_server: TCF Plugin connection established with hw_server.
set_property PROGRAM.FILE {C:/Users/20102108/8BITCLOCKCNTRLD/8BITCLOCKCNTRLD.runs/impl_1/eight_bit_counter.bit} [lindex [get_hw_devices] 1]
set_property PROBES.FILE {C:/Users/20102108/8BITCLOCKCNTRLD/8BITCLOCKCNTRLD.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 1]
current_hw_device [lindex [get_hw_devices] 1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {C:/Users/20102108/8BITCLOCKCNTRLD/8BITCLOCKCNTRLD.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 1]
set_property PROGRAM.FILE {C:/Users/20102108/8BITCLOCKCNTRLD/8BITCLOCKCNTRLD.runs/impl_1/eight_bit_counter.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
INFO: [Labtools 27-2154] Reading 4045662 bytes from file C:/Users/20102108/8BITCLOCKCNTRLD/8BITCLOCKCNTRLD.runs/impl_1/eight_bit_counter.bit...
INFO: [Labtools 27-32] Done pin status: HIGH
program_hw_devices: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1770.898 ; gain = 93.570
refresh_hw_device [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Mon May 01 11:30:48 2023...
