Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date              : Sat Nov  9 12:19:28 2024
| Host              : temsip07.eng.niigata-u.ac.jp running 64-bit Ubuntu 20.04.6 LTS
| Command           : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/shu_abe/2tl2aprx/l2norm_FPGA_project/fmax/abssq04algtiming_report.txt
| Design            : abssq04_fixpt16
| Device            : xcu250-figd2104
| Speed File        : -2L  PRODUCTION 1.28 03-30-2022
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule    Severity  Description                               Violations  
------  --------  ----------------------------------------  ----------  
XDCH-2  Warning   Same min and max delay values on IO port  48          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     40.533        0.000                      0                   16        2.186        0.000                      0                   16           NA           NA                      NA                    NA  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                40.533        0.000                      0                   16        2.186        0.000                      0                   16                                                                          


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       40.533ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.186ns,  Total Violation        0.000ns
PW    :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             40.533ns  (required time - arrival time)
  Source:                 gate_in2[4]
                            (input port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gate_out1[8]
                            (output port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (clk rise@50.000ns - clk rise@0.000ns)
  Data Path Delay:        9.431ns  (logic 3.391ns (35.957%)  route 6.040ns (64.043%))
  Logic Levels:           17  (CARRY8=6 IBUFCTRL=1 INBUF=1 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    AY11                                              0.000     0.000 r  gate_in2[4] (IN)
                         net (fo=0)                   0.000     0.000    gate_in2_IBUF[4]_inst/I
    AY11                                                              r  gate_in2_IBUF[4]_inst/INBUF_INST/PAD
    AY11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.659     0.659 r  gate_in2_IBUF[4]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.659    gate_in2_IBUF[4]_inst/OUT
    AY11                                                              r  gate_in2_IBUF[4]_inst/IBUFCTRL_INST/I
    AY11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  gate_in2_IBUF[4]_inst/IBUFCTRL_INST/O
                         net (fo=16, routed)          1.771     2.430    abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/A[4]
    SLICE_X118Y456                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/g0_b9__0/I4
    SLICE_X118Y456       LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.148     2.578 r  abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/g0_b9__0/O
                         net (fo=2, routed)           0.104     2.682    abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/out[7]
    SLICE_X117Y456                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/g0_b3__1/I4
    SLICE_X117Y456       LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.148     2.830 r  abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/g0_b3__1/O
                         net (fo=1, routed)           0.009     2.839    abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[20][1]
    SLICE_X117Y456                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[13]_INST_0_i_3/S[1]
    SLICE_X117Y456       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[4])
                                                      0.200     3.039 r  abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[13]_INST_0_i_3/O[4]
                         net (fo=5, routed)           0.152     3.191    abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/a1g[1].s_i[12]
    SLICE_X117Y458                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/P[21]_INST_0_i_8/I1
    SLICE_X117Y458       LUT4 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.165     3.356 r  abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/P[21]_INST_0_i_8/O
                         net (fo=1, routed)           0.485     3.841    abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[28][0]
    SLICE_X117Y460                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[21]_INST_0/DI[0]
    SLICE_X117Y460       CARRY8 (Prop_CARRY8_SLICEL_DI[0]_O[1])
                                                      0.078     3.919 f  abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[21]_INST_0/O[1]
                         net (fo=2, routed)           0.199     4.118    abssq04_fixpt16_struct/subsystem16bitalg/abs4/P[22]
    SLICE_X119Y459                                                    f  abssq04_fixpt16_struct/subsystem16bitalg/abs4/i__carry__1_i_3/I0
    SLICE_X119Y459       LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     4.241 r  abssq04_fixpt16_struct/subsystem16bitalg/abs4/i__carry__1_i_3/O
                         net (fo=1, routed)           0.011     4.252    abssq04_fixpt16_struct/subsystem16bitalg/abs4/i__carry__1_i_3_n_0
    SLICE_X119Y459                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/abs4/_inferred__0/i__carry__1/S[5]
    SLICE_X119Y459       CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[6])
                                                      0.127     4.379 r  abssq04_fixpt16_struct/subsystem16bitalg/abs4/_inferred__0/i__carry__1/O[6]
                         net (fo=1, routed)           0.134     4.513    abssq04_fixpt16_struct/subsystem16bitalg/abs4/_inferred__0/i__carry__1_n_9
    SLICE_X118Y459                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/abs4/comp3.core_instance3_i_42/I1
    SLICE_X118Y459       LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.158     4.671 r  abssq04_fixpt16_struct/subsystem16bitalg/abs4/comp3.core_instance3_i_42/O
                         net (fo=1, routed)           0.362     5.033    abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[23]
    SLICE_X120Y459                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[23].carryxor_i_1/I0
    SLICE_X120Y459       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     5.123 r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[23].carryxor_i_1/O
                         net (fo=1, routed)           0.010     5.133    abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[23].carryxor_i_1_n_0
    SLICE_X120Y459                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/S[7]
    SLICE_X120Y459       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     5.248 r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.274    abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_23
    SLICE_X120Y460                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/CI
    SLICE_X120Y460       CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067     5.341 r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/O[2]
                         net (fo=3, routed)           0.616     5.957    abssq04_fixpt16_struct/subsystem16bitalg/addsub4/S[12]
    SLICE_X120Y450                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/result_16_3_rel_carry_i_10/I0
    SLICE_X120Y450       LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     6.046 r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/result_16_3_rel_carry_i_10/O
                         net (fo=1, routed)           0.008     6.054    abssq04_fixpt16_struct/subsystem16bitalg/bool1/gate_out1_OBUF[15]_inst_i_1[6]
    SLICE_X120Y450                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/bool1/result_16_3_rel_carry/S[6]
    SLICE_X120Y450       CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.122     6.176 r  abssq04_fixpt16_struct/subsystem16bitalg/bool1/result_16_3_rel_carry/CO[7]
                         net (fo=16, routed)          0.266     6.442    abssq04_fixpt16_struct/subsystem16bitalg/mux/CO[0]
    SLICE_X119Y450                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/mux/gate_out1_OBUF[8]_inst_i_1/I2
    SLICE_X119Y450       LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.050     6.492 r  abssq04_fixpt16_struct/subsystem16bitalg/mux/gate_out1_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           1.887     8.379    gate_out1_OBUF[8]
    BF10                                                              r  gate_out1_OBUF[8]_inst/I
    BF10                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      1.052     9.431 r  gate_out1_OBUF[8]_inst/O
                         net (fo=0)                   0.000     9.431    gate_out1[8]
    BF10                                                              r  gate_out1[8] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.035    49.965    
                         output delay                -0.000    49.965    
  -------------------------------------------------------------------
                         required time                         49.965    
                         arrival time                          -9.431    
  -------------------------------------------------------------------
                         slack                                 40.533    

Slack (MET) :             40.649ns  (required time - arrival time)
  Source:                 gate_in2[4]
                            (input port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gate_out1[13]
                            (output port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (clk rise@50.000ns - clk rise@0.000ns)
  Data Path Delay:        9.315ns  (logic 3.484ns (37.404%)  route 5.831ns (62.596%))
  Logic Levels:           17  (CARRY8=6 IBUFCTRL=1 INBUF=1 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    AY11                                              0.000     0.000 r  gate_in2[4] (IN)
                         net (fo=0)                   0.000     0.000    gate_in2_IBUF[4]_inst/I
    AY11                                                              r  gate_in2_IBUF[4]_inst/INBUF_INST/PAD
    AY11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.659     0.659 r  gate_in2_IBUF[4]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.659    gate_in2_IBUF[4]_inst/OUT
    AY11                                                              r  gate_in2_IBUF[4]_inst/IBUFCTRL_INST/I
    AY11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  gate_in2_IBUF[4]_inst/IBUFCTRL_INST/O
                         net (fo=16, routed)          1.771     2.430    abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/A[4]
    SLICE_X118Y456                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/g0_b9__0/I4
    SLICE_X118Y456       LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.148     2.578 r  abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/g0_b9__0/O
                         net (fo=2, routed)           0.104     2.682    abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/out[7]
    SLICE_X117Y456                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/g0_b3__1/I4
    SLICE_X117Y456       LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.148     2.830 r  abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/g0_b3__1/O
                         net (fo=1, routed)           0.009     2.839    abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[20][1]
    SLICE_X117Y456                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[13]_INST_0_i_3/S[1]
    SLICE_X117Y456       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[4])
                                                      0.200     3.039 r  abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[13]_INST_0_i_3/O[4]
                         net (fo=5, routed)           0.152     3.191    abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/a1g[1].s_i[12]
    SLICE_X117Y458                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/P[21]_INST_0_i_8/I1
    SLICE_X117Y458       LUT4 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.165     3.356 r  abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/P[21]_INST_0_i_8/O
                         net (fo=1, routed)           0.485     3.841    abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[28][0]
    SLICE_X117Y460                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[21]_INST_0/DI[0]
    SLICE_X117Y460       CARRY8 (Prop_CARRY8_SLICEL_DI[0]_O[1])
                                                      0.078     3.919 f  abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[21]_INST_0/O[1]
                         net (fo=2, routed)           0.199     4.118    abssq04_fixpt16_struct/subsystem16bitalg/abs4/P[22]
    SLICE_X119Y459                                                    f  abssq04_fixpt16_struct/subsystem16bitalg/abs4/i__carry__1_i_3/I0
    SLICE_X119Y459       LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     4.241 r  abssq04_fixpt16_struct/subsystem16bitalg/abs4/i__carry__1_i_3/O
                         net (fo=1, routed)           0.011     4.252    abssq04_fixpt16_struct/subsystem16bitalg/abs4/i__carry__1_i_3_n_0
    SLICE_X119Y459                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/abs4/_inferred__0/i__carry__1/S[5]
    SLICE_X119Y459       CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[6])
                                                      0.127     4.379 r  abssq04_fixpt16_struct/subsystem16bitalg/abs4/_inferred__0/i__carry__1/O[6]
                         net (fo=1, routed)           0.134     4.513    abssq04_fixpt16_struct/subsystem16bitalg/abs4/_inferred__0/i__carry__1_n_9
    SLICE_X118Y459                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/abs4/comp3.core_instance3_i_42/I1
    SLICE_X118Y459       LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.158     4.671 r  abssq04_fixpt16_struct/subsystem16bitalg/abs4/comp3.core_instance3_i_42/O
                         net (fo=1, routed)           0.362     5.033    abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[23]
    SLICE_X120Y459                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[23].carryxor_i_1/I0
    SLICE_X120Y459       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     5.123 r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[23].carryxor_i_1/O
                         net (fo=1, routed)           0.010     5.133    abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[23].carryxor_i_1_n_0
    SLICE_X120Y459                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/S[7]
    SLICE_X120Y459       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     5.248 r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.274    abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_23
    SLICE_X120Y460                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/CI
    SLICE_X120Y460       CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067     5.341 r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/O[2]
                         net (fo=3, routed)           0.616     5.957    abssq04_fixpt16_struct/subsystem16bitalg/addsub4/S[12]
    SLICE_X120Y450                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/result_16_3_rel_carry_i_10/I0
    SLICE_X120Y450       LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     6.046 r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/result_16_3_rel_carry_i_10/O
                         net (fo=1, routed)           0.008     6.054    abssq04_fixpt16_struct/subsystem16bitalg/bool1/gate_out1_OBUF[15]_inst_i_1[6]
    SLICE_X120Y450                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/bool1/result_16_3_rel_carry/S[6]
    SLICE_X120Y450       CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.122     6.176 r  abssq04_fixpt16_struct/subsystem16bitalg/bool1/result_16_3_rel_carry/CO[7]
                         net (fo=16, routed)          0.228     6.404    abssq04_fixpt16_struct/subsystem16bitalg/mux/CO[0]
    SLICE_X119Y450                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/mux/gate_out1_OBUF[13]_inst_i_1/I2
    SLICE_X119Y450       LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.157     6.561 r  abssq04_fixpt16_struct/subsystem16bitalg/mux/gate_out1_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           1.716     8.277    gate_out1_OBUF[13]
    BE10                                                              r  gate_out1_OBUF[13]_inst/I
    BE10                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      1.038     9.315 r  gate_out1_OBUF[13]_inst/O
                         net (fo=0)                   0.000     9.315    gate_out1[13]
    BE10                                                              r  gate_out1[13] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.035    49.965    
                         output delay                -0.000    49.965    
  -------------------------------------------------------------------
                         required time                         49.965    
                         arrival time                          -9.315    
  -------------------------------------------------------------------
                         slack                                 40.649    

Slack (MET) :             41.065ns  (required time - arrival time)
  Source:                 gate_in2[4]
                            (input port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gate_out1[3]
                            (output port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (clk rise@50.000ns - clk rise@0.000ns)
  Data Path Delay:        8.900ns  (logic 3.442ns (38.677%)  route 5.458ns (61.323%))
  Logic Levels:           17  (CARRY8=6 IBUFCTRL=1 INBUF=1 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    AY11                                              0.000     0.000 r  gate_in2[4] (IN)
                         net (fo=0)                   0.000     0.000    gate_in2_IBUF[4]_inst/I
    AY11                                                              r  gate_in2_IBUF[4]_inst/INBUF_INST/PAD
    AY11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.659     0.659 r  gate_in2_IBUF[4]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.659    gate_in2_IBUF[4]_inst/OUT
    AY11                                                              r  gate_in2_IBUF[4]_inst/IBUFCTRL_INST/I
    AY11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  gate_in2_IBUF[4]_inst/IBUFCTRL_INST/O
                         net (fo=16, routed)          1.771     2.430    abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/A[4]
    SLICE_X118Y456                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/g0_b9__0/I4
    SLICE_X118Y456       LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.148     2.578 r  abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/g0_b9__0/O
                         net (fo=2, routed)           0.104     2.682    abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/out[7]
    SLICE_X117Y456                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/g0_b3__1/I4
    SLICE_X117Y456       LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.148     2.830 r  abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/g0_b3__1/O
                         net (fo=1, routed)           0.009     2.839    abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[20][1]
    SLICE_X117Y456                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[13]_INST_0_i_3/S[1]
    SLICE_X117Y456       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[4])
                                                      0.200     3.039 r  abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[13]_INST_0_i_3/O[4]
                         net (fo=5, routed)           0.152     3.191    abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/a1g[1].s_i[12]
    SLICE_X117Y458                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/P[21]_INST_0_i_8/I1
    SLICE_X117Y458       LUT4 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.165     3.356 r  abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/P[21]_INST_0_i_8/O
                         net (fo=1, routed)           0.485     3.841    abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[28][0]
    SLICE_X117Y460                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[21]_INST_0/DI[0]
    SLICE_X117Y460       CARRY8 (Prop_CARRY8_SLICEL_DI[0]_O[1])
                                                      0.078     3.919 f  abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[21]_INST_0/O[1]
                         net (fo=2, routed)           0.199     4.118    abssq04_fixpt16_struct/subsystem16bitalg/abs4/P[22]
    SLICE_X119Y459                                                    f  abssq04_fixpt16_struct/subsystem16bitalg/abs4/i__carry__1_i_3/I0
    SLICE_X119Y459       LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     4.241 r  abssq04_fixpt16_struct/subsystem16bitalg/abs4/i__carry__1_i_3/O
                         net (fo=1, routed)           0.011     4.252    abssq04_fixpt16_struct/subsystem16bitalg/abs4/i__carry__1_i_3_n_0
    SLICE_X119Y459                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/abs4/_inferred__0/i__carry__1/S[5]
    SLICE_X119Y459       CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[6])
                                                      0.127     4.379 r  abssq04_fixpt16_struct/subsystem16bitalg/abs4/_inferred__0/i__carry__1/O[6]
                         net (fo=1, routed)           0.134     4.513    abssq04_fixpt16_struct/subsystem16bitalg/abs4/_inferred__0/i__carry__1_n_9
    SLICE_X118Y459                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/abs4/comp3.core_instance3_i_42/I1
    SLICE_X118Y459       LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.158     4.671 r  abssq04_fixpt16_struct/subsystem16bitalg/abs4/comp3.core_instance3_i_42/O
                         net (fo=1, routed)           0.362     5.033    abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[23]
    SLICE_X120Y459                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[23].carryxor_i_1/I0
    SLICE_X120Y459       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     5.123 r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[23].carryxor_i_1/O
                         net (fo=1, routed)           0.010     5.133    abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[23].carryxor_i_1_n_0
    SLICE_X120Y459                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/S[7]
    SLICE_X120Y459       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     5.248 r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.274    abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_23
    SLICE_X120Y460                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/CI
    SLICE_X120Y460       CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067     5.341 r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/O[2]
                         net (fo=3, routed)           0.616     5.957    abssq04_fixpt16_struct/subsystem16bitalg/addsub4/S[12]
    SLICE_X120Y450                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/result_16_3_rel_carry_i_10/I0
    SLICE_X120Y450       LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     6.046 r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/result_16_3_rel_carry_i_10/O
                         net (fo=1, routed)           0.008     6.054    abssq04_fixpt16_struct/subsystem16bitalg/bool1/gate_out1_OBUF[15]_inst_i_1[6]
    SLICE_X120Y450                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/bool1/result_16_3_rel_carry/S[6]
    SLICE_X120Y450       CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.122     6.176 r  abssq04_fixpt16_struct/subsystem16bitalg/bool1/result_16_3_rel_carry/CO[7]
                         net (fo=16, routed)          0.204     6.380    abssq04_fixpt16_struct/subsystem16bitalg/mux/CO[0]
    SLICE_X119Y450                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/mux/gate_out1_OBUF[3]_inst_i_1/I2
    SLICE_X119Y450       LUT3 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.116     6.496 r  abssq04_fixpt16_struct/subsystem16bitalg/mux/gate_out1_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.367     7.863    gate_out1_OBUF[3]
    BA9                                                               r  gate_out1_OBUF[3]_inst/I
    BA9                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      1.037     8.900 r  gate_out1_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.900    gate_out1[3]
    BA9                                                               r  gate_out1[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.035    49.965    
                         output delay                -0.000    49.965    
  -------------------------------------------------------------------
                         required time                         49.965    
                         arrival time                          -8.900    
  -------------------------------------------------------------------
                         slack                                 41.065    

Slack (MET) :             41.083ns  (required time - arrival time)
  Source:                 gate_in2[4]
                            (input port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gate_out1[9]
                            (output port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (clk rise@50.000ns - clk rise@0.000ns)
  Data Path Delay:        8.882ns  (logic 3.409ns (38.378%)  route 5.473ns (61.622%))
  Logic Levels:           17  (CARRY8=6 IBUFCTRL=1 INBUF=1 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    AY11                                              0.000     0.000 r  gate_in2[4] (IN)
                         net (fo=0)                   0.000     0.000    gate_in2_IBUF[4]_inst/I
    AY11                                                              r  gate_in2_IBUF[4]_inst/INBUF_INST/PAD
    AY11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.659     0.659 r  gate_in2_IBUF[4]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.659    gate_in2_IBUF[4]_inst/OUT
    AY11                                                              r  gate_in2_IBUF[4]_inst/IBUFCTRL_INST/I
    AY11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  gate_in2_IBUF[4]_inst/IBUFCTRL_INST/O
                         net (fo=16, routed)          1.771     2.430    abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/A[4]
    SLICE_X118Y456                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/g0_b9__0/I4
    SLICE_X118Y456       LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.148     2.578 r  abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/g0_b9__0/O
                         net (fo=2, routed)           0.104     2.682    abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/out[7]
    SLICE_X117Y456                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/g0_b3__1/I4
    SLICE_X117Y456       LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.148     2.830 r  abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/g0_b3__1/O
                         net (fo=1, routed)           0.009     2.839    abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[20][1]
    SLICE_X117Y456                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[13]_INST_0_i_3/S[1]
    SLICE_X117Y456       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[4])
                                                      0.200     3.039 r  abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[13]_INST_0_i_3/O[4]
                         net (fo=5, routed)           0.152     3.191    abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/a1g[1].s_i[12]
    SLICE_X117Y458                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/P[21]_INST_0_i_8/I1
    SLICE_X117Y458       LUT4 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.165     3.356 r  abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/P[21]_INST_0_i_8/O
                         net (fo=1, routed)           0.485     3.841    abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[28][0]
    SLICE_X117Y460                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[21]_INST_0/DI[0]
    SLICE_X117Y460       CARRY8 (Prop_CARRY8_SLICEL_DI[0]_O[1])
                                                      0.078     3.919 f  abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[21]_INST_0/O[1]
                         net (fo=2, routed)           0.199     4.118    abssq04_fixpt16_struct/subsystem16bitalg/abs4/P[22]
    SLICE_X119Y459                                                    f  abssq04_fixpt16_struct/subsystem16bitalg/abs4/i__carry__1_i_3/I0
    SLICE_X119Y459       LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     4.241 r  abssq04_fixpt16_struct/subsystem16bitalg/abs4/i__carry__1_i_3/O
                         net (fo=1, routed)           0.011     4.252    abssq04_fixpt16_struct/subsystem16bitalg/abs4/i__carry__1_i_3_n_0
    SLICE_X119Y459                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/abs4/_inferred__0/i__carry__1/S[5]
    SLICE_X119Y459       CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[6])
                                                      0.127     4.379 r  abssq04_fixpt16_struct/subsystem16bitalg/abs4/_inferred__0/i__carry__1/O[6]
                         net (fo=1, routed)           0.134     4.513    abssq04_fixpt16_struct/subsystem16bitalg/abs4/_inferred__0/i__carry__1_n_9
    SLICE_X118Y459                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/abs4/comp3.core_instance3_i_42/I1
    SLICE_X118Y459       LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.158     4.671 r  abssq04_fixpt16_struct/subsystem16bitalg/abs4/comp3.core_instance3_i_42/O
                         net (fo=1, routed)           0.362     5.033    abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[23]
    SLICE_X120Y459                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[23].carryxor_i_1/I0
    SLICE_X120Y459       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     5.123 r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[23].carryxor_i_1/O
                         net (fo=1, routed)           0.010     5.133    abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[23].carryxor_i_1_n_0
    SLICE_X120Y459                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/S[7]
    SLICE_X120Y459       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     5.248 r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.274    abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_23
    SLICE_X120Y460                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/CI
    SLICE_X120Y460       CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067     5.341 r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/O[2]
                         net (fo=3, routed)           0.616     5.957    abssq04_fixpt16_struct/subsystem16bitalg/addsub4/S[12]
    SLICE_X120Y450                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/result_16_3_rel_carry_i_10/I0
    SLICE_X120Y450       LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     6.046 r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/result_16_3_rel_carry_i_10/O
                         net (fo=1, routed)           0.008     6.054    abssq04_fixpt16_struct/subsystem16bitalg/bool1/gate_out1_OBUF[15]_inst_i_1[6]
    SLICE_X120Y450                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/bool1/result_16_3_rel_carry/S[6]
    SLICE_X120Y450       CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.122     6.176 r  abssq04_fixpt16_struct/subsystem16bitalg/bool1/result_16_3_rel_carry/CO[7]
                         net (fo=16, routed)          0.266     6.442    abssq04_fixpt16_struct/subsystem16bitalg/mux/CO[0]
    SLICE_X119Y450                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/mux/gate_out1_OBUF[9]_inst_i_1/I2
    SLICE_X119Y450       LUT3 (Prop_G5LUT_SLICEL_I2_O)
                                                      0.067     6.509 r  abssq04_fixpt16_struct/subsystem16bitalg/mux/gate_out1_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           1.320     7.829    gate_out1_OBUF[9]
    BF9                                                               r  gate_out1_OBUF[9]_inst/I
    BF9                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      1.052     8.882 r  gate_out1_OBUF[9]_inst/O
                         net (fo=0)                   0.000     8.882    gate_out1[9]
    BF9                                                               r  gate_out1[9] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.035    49.965    
                         output delay                -0.000    49.965    
  -------------------------------------------------------------------
                         required time                         49.965    
                         arrival time                          -8.882    
  -------------------------------------------------------------------
                         slack                                 41.083    

Slack (MET) :             41.112ns  (required time - arrival time)
  Source:                 gate_in2[4]
                            (input port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gate_out1[12]
                            (output port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (clk rise@50.000ns - clk rise@0.000ns)
  Data Path Delay:        8.853ns  (logic 3.472ns (39.217%)  route 5.381ns (60.783%))
  Logic Levels:           17  (CARRY8=6 IBUFCTRL=1 INBUF=1 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    AY11                                              0.000     0.000 r  gate_in2[4] (IN)
                         net (fo=0)                   0.000     0.000    gate_in2_IBUF[4]_inst/I
    AY11                                                              r  gate_in2_IBUF[4]_inst/INBUF_INST/PAD
    AY11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.659     0.659 r  gate_in2_IBUF[4]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.659    gate_in2_IBUF[4]_inst/OUT
    AY11                                                              r  gate_in2_IBUF[4]_inst/IBUFCTRL_INST/I
    AY11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  gate_in2_IBUF[4]_inst/IBUFCTRL_INST/O
                         net (fo=16, routed)          1.771     2.430    abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/A[4]
    SLICE_X118Y456                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/g0_b9__0/I4
    SLICE_X118Y456       LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.148     2.578 r  abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/g0_b9__0/O
                         net (fo=2, routed)           0.104     2.682    abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/out[7]
    SLICE_X117Y456                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/g0_b3__1/I4
    SLICE_X117Y456       LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.148     2.830 r  abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/g0_b3__1/O
                         net (fo=1, routed)           0.009     2.839    abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[20][1]
    SLICE_X117Y456                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[13]_INST_0_i_3/S[1]
    SLICE_X117Y456       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[4])
                                                      0.200     3.039 r  abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[13]_INST_0_i_3/O[4]
                         net (fo=5, routed)           0.152     3.191    abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/a1g[1].s_i[12]
    SLICE_X117Y458                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/P[21]_INST_0_i_8/I1
    SLICE_X117Y458       LUT4 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.165     3.356 r  abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/P[21]_INST_0_i_8/O
                         net (fo=1, routed)           0.485     3.841    abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[28][0]
    SLICE_X117Y460                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[21]_INST_0/DI[0]
    SLICE_X117Y460       CARRY8 (Prop_CARRY8_SLICEL_DI[0]_O[1])
                                                      0.078     3.919 f  abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[21]_INST_0/O[1]
                         net (fo=2, routed)           0.199     4.118    abssq04_fixpt16_struct/subsystem16bitalg/abs4/P[22]
    SLICE_X119Y459                                                    f  abssq04_fixpt16_struct/subsystem16bitalg/abs4/i__carry__1_i_3/I0
    SLICE_X119Y459       LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     4.241 r  abssq04_fixpt16_struct/subsystem16bitalg/abs4/i__carry__1_i_3/O
                         net (fo=1, routed)           0.011     4.252    abssq04_fixpt16_struct/subsystem16bitalg/abs4/i__carry__1_i_3_n_0
    SLICE_X119Y459                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/abs4/_inferred__0/i__carry__1/S[5]
    SLICE_X119Y459       CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[6])
                                                      0.127     4.379 r  abssq04_fixpt16_struct/subsystem16bitalg/abs4/_inferred__0/i__carry__1/O[6]
                         net (fo=1, routed)           0.134     4.513    abssq04_fixpt16_struct/subsystem16bitalg/abs4/_inferred__0/i__carry__1_n_9
    SLICE_X118Y459                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/abs4/comp3.core_instance3_i_42/I1
    SLICE_X118Y459       LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.158     4.671 r  abssq04_fixpt16_struct/subsystem16bitalg/abs4/comp3.core_instance3_i_42/O
                         net (fo=1, routed)           0.362     5.033    abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[23]
    SLICE_X120Y459                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[23].carryxor_i_1/I0
    SLICE_X120Y459       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     5.123 r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[23].carryxor_i_1/O
                         net (fo=1, routed)           0.010     5.133    abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[23].carryxor_i_1_n_0
    SLICE_X120Y459                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/S[7]
    SLICE_X120Y459       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     5.248 r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.274    abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_23
    SLICE_X120Y460                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/CI
    SLICE_X120Y460       CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067     5.341 r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/O[2]
                         net (fo=3, routed)           0.616     5.957    abssq04_fixpt16_struct/subsystem16bitalg/addsub4/S[12]
    SLICE_X120Y450                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/result_16_3_rel_carry_i_10/I0
    SLICE_X120Y450       LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     6.046 r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/result_16_3_rel_carry_i_10/O
                         net (fo=1, routed)           0.008     6.054    abssq04_fixpt16_struct/subsystem16bitalg/bool1/gate_out1_OBUF[15]_inst_i_1[6]
    SLICE_X120Y450                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/bool1/result_16_3_rel_carry/S[6]
    SLICE_X120Y450       CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.122     6.176 r  abssq04_fixpt16_struct/subsystem16bitalg/bool1/result_16_3_rel_carry/CO[7]
                         net (fo=16, routed)          0.228     6.404    abssq04_fixpt16_struct/subsystem16bitalg/mux/CO[0]
    SLICE_X119Y450                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/mux/gate_out1_OBUF[12]_inst_i_1/I2
    SLICE_X119Y450       LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.146     6.550 r  abssq04_fixpt16_struct/subsystem16bitalg/mux/gate_out1_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           1.266     7.816    gate_out1_OBUF[12]
    BD10                                                              r  gate_out1_OBUF[12]_inst/I
    BD10                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      1.037     8.853 r  gate_out1_OBUF[12]_inst/O
                         net (fo=0)                   0.000     8.853    gate_out1[12]
    BD10                                                              r  gate_out1[12] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.035    49.965    
                         output delay                -0.000    49.965    
  -------------------------------------------------------------------
                         required time                         49.965    
                         arrival time                          -8.853    
  -------------------------------------------------------------------
                         slack                                 41.112    

Slack (MET) :             41.150ns  (required time - arrival time)
  Source:                 gate_in2[4]
                            (input port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gate_out1[15]
                            (output port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (clk rise@50.000ns - clk rise@0.000ns)
  Data Path Delay:        8.814ns  (logic 3.414ns (38.736%)  route 5.400ns (61.264%))
  Logic Levels:           17  (CARRY8=6 IBUFCTRL=1 INBUF=1 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    AY11                                              0.000     0.000 r  gate_in2[4] (IN)
                         net (fo=0)                   0.000     0.000    gate_in2_IBUF[4]_inst/I
    AY11                                                              r  gate_in2_IBUF[4]_inst/INBUF_INST/PAD
    AY11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.659     0.659 r  gate_in2_IBUF[4]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.659    gate_in2_IBUF[4]_inst/OUT
    AY11                                                              r  gate_in2_IBUF[4]_inst/IBUFCTRL_INST/I
    AY11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  gate_in2_IBUF[4]_inst/IBUFCTRL_INST/O
                         net (fo=16, routed)          1.771     2.430    abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/A[4]
    SLICE_X118Y456                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/g0_b9__0/I4
    SLICE_X118Y456       LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.148     2.578 r  abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/g0_b9__0/O
                         net (fo=2, routed)           0.104     2.682    abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/out[7]
    SLICE_X117Y456                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/g0_b3__1/I4
    SLICE_X117Y456       LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.148     2.830 r  abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/g0_b3__1/O
                         net (fo=1, routed)           0.009     2.839    abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[20][1]
    SLICE_X117Y456                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[13]_INST_0_i_3/S[1]
    SLICE_X117Y456       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[4])
                                                      0.200     3.039 r  abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[13]_INST_0_i_3/O[4]
                         net (fo=5, routed)           0.152     3.191    abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/a1g[1].s_i[12]
    SLICE_X117Y458                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/P[21]_INST_0_i_8/I1
    SLICE_X117Y458       LUT4 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.165     3.356 r  abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/P[21]_INST_0_i_8/O
                         net (fo=1, routed)           0.485     3.841    abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[28][0]
    SLICE_X117Y460                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[21]_INST_0/DI[0]
    SLICE_X117Y460       CARRY8 (Prop_CARRY8_SLICEL_DI[0]_O[1])
                                                      0.078     3.919 f  abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[21]_INST_0/O[1]
                         net (fo=2, routed)           0.199     4.118    abssq04_fixpt16_struct/subsystem16bitalg/abs4/P[22]
    SLICE_X119Y459                                                    f  abssq04_fixpt16_struct/subsystem16bitalg/abs4/i__carry__1_i_3/I0
    SLICE_X119Y459       LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     4.241 r  abssq04_fixpt16_struct/subsystem16bitalg/abs4/i__carry__1_i_3/O
                         net (fo=1, routed)           0.011     4.252    abssq04_fixpt16_struct/subsystem16bitalg/abs4/i__carry__1_i_3_n_0
    SLICE_X119Y459                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/abs4/_inferred__0/i__carry__1/S[5]
    SLICE_X119Y459       CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[6])
                                                      0.127     4.379 r  abssq04_fixpt16_struct/subsystem16bitalg/abs4/_inferred__0/i__carry__1/O[6]
                         net (fo=1, routed)           0.134     4.513    abssq04_fixpt16_struct/subsystem16bitalg/abs4/_inferred__0/i__carry__1_n_9
    SLICE_X118Y459                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/abs4/comp3.core_instance3_i_42/I1
    SLICE_X118Y459       LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.158     4.671 r  abssq04_fixpt16_struct/subsystem16bitalg/abs4/comp3.core_instance3_i_42/O
                         net (fo=1, routed)           0.362     5.033    abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[23]
    SLICE_X120Y459                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[23].carryxor_i_1/I0
    SLICE_X120Y459       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     5.123 r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[23].carryxor_i_1/O
                         net (fo=1, routed)           0.010     5.133    abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[23].carryxor_i_1_n_0
    SLICE_X120Y459                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/S[7]
    SLICE_X120Y459       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     5.248 r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.274    abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_23
    SLICE_X120Y460                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/CI
    SLICE_X120Y460       CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067     5.341 r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/O[2]
                         net (fo=3, routed)           0.616     5.957    abssq04_fixpt16_struct/subsystem16bitalg/addsub4/S[12]
    SLICE_X120Y450                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/result_16_3_rel_carry_i_10/I0
    SLICE_X120Y450       LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     6.046 r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/result_16_3_rel_carry_i_10/O
                         net (fo=1, routed)           0.008     6.054    abssq04_fixpt16_struct/subsystem16bitalg/bool1/gate_out1_OBUF[15]_inst_i_1[6]
    SLICE_X120Y450                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/bool1/result_16_3_rel_carry/S[6]
    SLICE_X120Y450       CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.122     6.176 r  abssq04_fixpt16_struct/subsystem16bitalg/bool1/result_16_3_rel_carry/CO[7]
                         net (fo=16, routed)          0.215     6.391    abssq04_fixpt16_struct/subsystem16bitalg/mux/CO[0]
    SLICE_X119Y450                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/mux/gate_out1_OBUF[15]_inst_i_1/I2
    SLICE_X119Y450       LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.068     6.459 r  abssq04_fixpt16_struct/subsystem16bitalg/mux/gate_out1_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           1.298     7.757    gate_out1_OBUF[15]
    BF8                                                               r  gate_out1_OBUF[15]_inst/I
    BF8                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      1.057     8.814 r  gate_out1_OBUF[15]_inst/O
                         net (fo=0)                   0.000     8.814    gate_out1[15]
    BF8                                                               r  gate_out1[15] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.035    49.965    
                         output delay                -0.000    49.965    
  -------------------------------------------------------------------
                         required time                         49.965    
                         arrival time                          -8.814    
  -------------------------------------------------------------------
                         slack                                 41.150    

Slack (MET) :             41.159ns  (required time - arrival time)
  Source:                 gate_in2[4]
                            (input port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gate_out1[11]
                            (output port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (clk rise@50.000ns - clk rise@0.000ns)
  Data Path Delay:        8.806ns  (logic 3.421ns (38.845%)  route 5.385ns (61.155%))
  Logic Levels:           17  (CARRY8=6 IBUFCTRL=1 INBUF=1 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    AY11                                              0.000     0.000 r  gate_in2[4] (IN)
                         net (fo=0)                   0.000     0.000    gate_in2_IBUF[4]_inst/I
    AY11                                                              r  gate_in2_IBUF[4]_inst/INBUF_INST/PAD
    AY11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.659     0.659 r  gate_in2_IBUF[4]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.659    gate_in2_IBUF[4]_inst/OUT
    AY11                                                              r  gate_in2_IBUF[4]_inst/IBUFCTRL_INST/I
    AY11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  gate_in2_IBUF[4]_inst/IBUFCTRL_INST/O
                         net (fo=16, routed)          1.771     2.430    abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/A[4]
    SLICE_X118Y456                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/g0_b9__0/I4
    SLICE_X118Y456       LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.148     2.578 r  abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/g0_b9__0/O
                         net (fo=2, routed)           0.104     2.682    abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/out[7]
    SLICE_X117Y456                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/g0_b3__1/I4
    SLICE_X117Y456       LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.148     2.830 r  abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/g0_b3__1/O
                         net (fo=1, routed)           0.009     2.839    abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[20][1]
    SLICE_X117Y456                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[13]_INST_0_i_3/S[1]
    SLICE_X117Y456       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[4])
                                                      0.200     3.039 r  abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[13]_INST_0_i_3/O[4]
                         net (fo=5, routed)           0.152     3.191    abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/a1g[1].s_i[12]
    SLICE_X117Y458                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/P[21]_INST_0_i_8/I1
    SLICE_X117Y458       LUT4 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.165     3.356 r  abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/P[21]_INST_0_i_8/O
                         net (fo=1, routed)           0.485     3.841    abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[28][0]
    SLICE_X117Y460                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[21]_INST_0/DI[0]
    SLICE_X117Y460       CARRY8 (Prop_CARRY8_SLICEL_DI[0]_O[1])
                                                      0.078     3.919 f  abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[21]_INST_0/O[1]
                         net (fo=2, routed)           0.199     4.118    abssq04_fixpt16_struct/subsystem16bitalg/abs4/P[22]
    SLICE_X119Y459                                                    f  abssq04_fixpt16_struct/subsystem16bitalg/abs4/i__carry__1_i_3/I0
    SLICE_X119Y459       LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     4.241 r  abssq04_fixpt16_struct/subsystem16bitalg/abs4/i__carry__1_i_3/O
                         net (fo=1, routed)           0.011     4.252    abssq04_fixpt16_struct/subsystem16bitalg/abs4/i__carry__1_i_3_n_0
    SLICE_X119Y459                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/abs4/_inferred__0/i__carry__1/S[5]
    SLICE_X119Y459       CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[6])
                                                      0.127     4.379 r  abssq04_fixpt16_struct/subsystem16bitalg/abs4/_inferred__0/i__carry__1/O[6]
                         net (fo=1, routed)           0.134     4.513    abssq04_fixpt16_struct/subsystem16bitalg/abs4/_inferred__0/i__carry__1_n_9
    SLICE_X118Y459                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/abs4/comp3.core_instance3_i_42/I1
    SLICE_X118Y459       LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.158     4.671 r  abssq04_fixpt16_struct/subsystem16bitalg/abs4/comp3.core_instance3_i_42/O
                         net (fo=1, routed)           0.362     5.033    abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[23]
    SLICE_X120Y459                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[23].carryxor_i_1/I0
    SLICE_X120Y459       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     5.123 r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[23].carryxor_i_1/O
                         net (fo=1, routed)           0.010     5.133    abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[23].carryxor_i_1_n_0
    SLICE_X120Y459                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/S[7]
    SLICE_X120Y459       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     5.248 r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.274    abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_23
    SLICE_X120Y460                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/CI
    SLICE_X120Y460       CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067     5.341 r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/O[2]
                         net (fo=3, routed)           0.616     5.957    abssq04_fixpt16_struct/subsystem16bitalg/addsub4/S[12]
    SLICE_X120Y450                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/result_16_3_rel_carry_i_10/I0
    SLICE_X120Y450       LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     6.046 r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/result_16_3_rel_carry_i_10/O
                         net (fo=1, routed)           0.008     6.054    abssq04_fixpt16_struct/subsystem16bitalg/bool1/gate_out1_OBUF[15]_inst_i_1[6]
    SLICE_X120Y450                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/bool1/result_16_3_rel_carry/S[6]
    SLICE_X120Y450       CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.122     6.176 r  abssq04_fixpt16_struct/subsystem16bitalg/bool1/result_16_3_rel_carry/CO[7]
                         net (fo=16, routed)          0.196     6.372    abssq04_fixpt16_struct/subsystem16bitalg/mux/CO[0]
    SLICE_X120Y449                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/mux/gate_out1_OBUF[11]_inst_i_1/I2
    SLICE_X120Y449       LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.068     6.440 r  abssq04_fixpt16_struct/subsystem16bitalg/mux/gate_out1_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           1.302     7.742    gate_out1_OBUF[11]
    BF7                                                               r  gate_out1_OBUF[11]_inst/I
    BF7                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      1.063     8.806 r  gate_out1_OBUF[11]_inst/O
                         net (fo=0)                   0.000     8.806    gate_out1[11]
    BF7                                                               r  gate_out1[11] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.035    49.965    
                         output delay                -0.000    49.965    
  -------------------------------------------------------------------
                         required time                         49.965    
                         arrival time                          -8.806    
  -------------------------------------------------------------------
                         slack                                 41.159    

Slack (MET) :             41.163ns  (required time - arrival time)
  Source:                 gate_in2[4]
                            (input port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gate_out1[1]
                            (output port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (clk rise@50.000ns - clk rise@0.000ns)
  Data Path Delay:        8.802ns  (logic 3.396ns (38.581%)  route 5.406ns (61.419%))
  Logic Levels:           17  (CARRY8=6 IBUFCTRL=1 INBUF=1 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    AY11                                              0.000     0.000 r  gate_in2[4] (IN)
                         net (fo=0)                   0.000     0.000    gate_in2_IBUF[4]_inst/I
    AY11                                                              r  gate_in2_IBUF[4]_inst/INBUF_INST/PAD
    AY11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.659     0.659 r  gate_in2_IBUF[4]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.659    gate_in2_IBUF[4]_inst/OUT
    AY11                                                              r  gate_in2_IBUF[4]_inst/IBUFCTRL_INST/I
    AY11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  gate_in2_IBUF[4]_inst/IBUFCTRL_INST/O
                         net (fo=16, routed)          1.771     2.430    abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/A[4]
    SLICE_X118Y456                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/g0_b9__0/I4
    SLICE_X118Y456       LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.148     2.578 r  abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/g0_b9__0/O
                         net (fo=2, routed)           0.104     2.682    abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/out[7]
    SLICE_X117Y456                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/g0_b3__1/I4
    SLICE_X117Y456       LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.148     2.830 r  abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/g0_b3__1/O
                         net (fo=1, routed)           0.009     2.839    abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[20][1]
    SLICE_X117Y456                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[13]_INST_0_i_3/S[1]
    SLICE_X117Y456       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[4])
                                                      0.200     3.039 r  abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[13]_INST_0_i_3/O[4]
                         net (fo=5, routed)           0.152     3.191    abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/a1g[1].s_i[12]
    SLICE_X117Y458                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/P[21]_INST_0_i_8/I1
    SLICE_X117Y458       LUT4 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.165     3.356 r  abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/P[21]_INST_0_i_8/O
                         net (fo=1, routed)           0.485     3.841    abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[28][0]
    SLICE_X117Y460                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[21]_INST_0/DI[0]
    SLICE_X117Y460       CARRY8 (Prop_CARRY8_SLICEL_DI[0]_O[1])
                                                      0.078     3.919 f  abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[21]_INST_0/O[1]
                         net (fo=2, routed)           0.199     4.118    abssq04_fixpt16_struct/subsystem16bitalg/abs4/P[22]
    SLICE_X119Y459                                                    f  abssq04_fixpt16_struct/subsystem16bitalg/abs4/i__carry__1_i_3/I0
    SLICE_X119Y459       LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     4.241 r  abssq04_fixpt16_struct/subsystem16bitalg/abs4/i__carry__1_i_3/O
                         net (fo=1, routed)           0.011     4.252    abssq04_fixpt16_struct/subsystem16bitalg/abs4/i__carry__1_i_3_n_0
    SLICE_X119Y459                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/abs4/_inferred__0/i__carry__1/S[5]
    SLICE_X119Y459       CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[6])
                                                      0.127     4.379 r  abssq04_fixpt16_struct/subsystem16bitalg/abs4/_inferred__0/i__carry__1/O[6]
                         net (fo=1, routed)           0.134     4.513    abssq04_fixpt16_struct/subsystem16bitalg/abs4/_inferred__0/i__carry__1_n_9
    SLICE_X118Y459                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/abs4/comp3.core_instance3_i_42/I1
    SLICE_X118Y459       LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.158     4.671 r  abssq04_fixpt16_struct/subsystem16bitalg/abs4/comp3.core_instance3_i_42/O
                         net (fo=1, routed)           0.362     5.033    abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[23]
    SLICE_X120Y459                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[23].carryxor_i_1/I0
    SLICE_X120Y459       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     5.123 r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[23].carryxor_i_1/O
                         net (fo=1, routed)           0.010     5.133    abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[23].carryxor_i_1_n_0
    SLICE_X120Y459                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/S[7]
    SLICE_X120Y459       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     5.248 r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.274    abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_23
    SLICE_X120Y460                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/CI
    SLICE_X120Y460       CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067     5.341 r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/O[2]
                         net (fo=3, routed)           0.616     5.957    abssq04_fixpt16_struct/subsystem16bitalg/addsub4/S[12]
    SLICE_X120Y450                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/result_16_3_rel_carry_i_10/I0
    SLICE_X120Y450       LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     6.046 r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/result_16_3_rel_carry_i_10/O
                         net (fo=1, routed)           0.008     6.054    abssq04_fixpt16_struct/subsystem16bitalg/bool1/gate_out1_OBUF[15]_inst_i_1[6]
    SLICE_X120Y450                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/bool1/result_16_3_rel_carry/S[6]
    SLICE_X120Y450       CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.122     6.176 r  abssq04_fixpt16_struct/subsystem16bitalg/bool1/result_16_3_rel_carry/CO[7]
                         net (fo=16, routed)          0.194     6.370    abssq04_fixpt16_struct/subsystem16bitalg/mux/CO[0]
    SLICE_X120Y449                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/mux/gate_out1_OBUF[1]_inst_i_1/I2
    SLICE_X120Y449       LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.066     6.436 r  abssq04_fixpt16_struct/subsystem16bitalg/mux/gate_out1_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.325     7.761    gate_out1_OBUF[1]
    BC9                                                               r  gate_out1_OBUF[1]_inst/I
    BC9                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      1.041     8.802 r  gate_out1_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.802    gate_out1[1]
    BC9                                                               r  gate_out1[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.035    49.965    
                         output delay                -0.000    49.965    
  -------------------------------------------------------------------
                         required time                         49.965    
                         arrival time                          -8.802    
  -------------------------------------------------------------------
                         slack                                 41.163    

Slack (MET) :             41.176ns  (required time - arrival time)
  Source:                 gate_in2[4]
                            (input port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gate_out1[6]
                            (output port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (clk rise@50.000ns - clk rise@0.000ns)
  Data Path Delay:        8.788ns  (logic 3.441ns (39.155%)  route 5.347ns (60.845%))
  Logic Levels:           17  (CARRY8=6 IBUFCTRL=1 INBUF=1 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    AY11                                              0.000     0.000 r  gate_in2[4] (IN)
                         net (fo=0)                   0.000     0.000    gate_in2_IBUF[4]_inst/I
    AY11                                                              r  gate_in2_IBUF[4]_inst/INBUF_INST/PAD
    AY11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.659     0.659 r  gate_in2_IBUF[4]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.659    gate_in2_IBUF[4]_inst/OUT
    AY11                                                              r  gate_in2_IBUF[4]_inst/IBUFCTRL_INST/I
    AY11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  gate_in2_IBUF[4]_inst/IBUFCTRL_INST/O
                         net (fo=16, routed)          1.771     2.430    abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/A[4]
    SLICE_X118Y456                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/g0_b9__0/I4
    SLICE_X118Y456       LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.148     2.578 r  abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/g0_b9__0/O
                         net (fo=2, routed)           0.104     2.682    abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/out[7]
    SLICE_X117Y456                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/g0_b3__1/I4
    SLICE_X117Y456       LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.148     2.830 r  abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/g0_b3__1/O
                         net (fo=1, routed)           0.009     2.839    abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[20][1]
    SLICE_X117Y456                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[13]_INST_0_i_3/S[1]
    SLICE_X117Y456       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[4])
                                                      0.200     3.039 r  abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[13]_INST_0_i_3/O[4]
                         net (fo=5, routed)           0.152     3.191    abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/a1g[1].s_i[12]
    SLICE_X117Y458                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/P[21]_INST_0_i_8/I1
    SLICE_X117Y458       LUT4 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.165     3.356 r  abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/P[21]_INST_0_i_8/O
                         net (fo=1, routed)           0.485     3.841    abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[28][0]
    SLICE_X117Y460                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[21]_INST_0/DI[0]
    SLICE_X117Y460       CARRY8 (Prop_CARRY8_SLICEL_DI[0]_O[1])
                                                      0.078     3.919 f  abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[21]_INST_0/O[1]
                         net (fo=2, routed)           0.199     4.118    abssq04_fixpt16_struct/subsystem16bitalg/abs4/P[22]
    SLICE_X119Y459                                                    f  abssq04_fixpt16_struct/subsystem16bitalg/abs4/i__carry__1_i_3/I0
    SLICE_X119Y459       LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     4.241 r  abssq04_fixpt16_struct/subsystem16bitalg/abs4/i__carry__1_i_3/O
                         net (fo=1, routed)           0.011     4.252    abssq04_fixpt16_struct/subsystem16bitalg/abs4/i__carry__1_i_3_n_0
    SLICE_X119Y459                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/abs4/_inferred__0/i__carry__1/S[5]
    SLICE_X119Y459       CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[6])
                                                      0.127     4.379 r  abssq04_fixpt16_struct/subsystem16bitalg/abs4/_inferred__0/i__carry__1/O[6]
                         net (fo=1, routed)           0.134     4.513    abssq04_fixpt16_struct/subsystem16bitalg/abs4/_inferred__0/i__carry__1_n_9
    SLICE_X118Y459                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/abs4/comp3.core_instance3_i_42/I1
    SLICE_X118Y459       LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.158     4.671 r  abssq04_fixpt16_struct/subsystem16bitalg/abs4/comp3.core_instance3_i_42/O
                         net (fo=1, routed)           0.362     5.033    abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[23]
    SLICE_X120Y459                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[23].carryxor_i_1/I0
    SLICE_X120Y459       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     5.123 r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[23].carryxor_i_1/O
                         net (fo=1, routed)           0.010     5.133    abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[23].carryxor_i_1_n_0
    SLICE_X120Y459                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/S[7]
    SLICE_X120Y459       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     5.248 r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.274    abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_23
    SLICE_X120Y460                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/CI
    SLICE_X120Y460       CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067     5.341 r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/O[2]
                         net (fo=3, routed)           0.616     5.957    abssq04_fixpt16_struct/subsystem16bitalg/addsub4/S[12]
    SLICE_X120Y450                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/result_16_3_rel_carry_i_10/I0
    SLICE_X120Y450       LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     6.046 r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/result_16_3_rel_carry_i_10/O
                         net (fo=1, routed)           0.008     6.054    abssq04_fixpt16_struct/subsystem16bitalg/bool1/gate_out1_OBUF[15]_inst_i_1[6]
    SLICE_X120Y450                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/bool1/result_16_3_rel_carry/S[6]
    SLICE_X120Y450       CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.122     6.176 r  abssq04_fixpt16_struct/subsystem16bitalg/bool1/result_16_3_rel_carry/CO[7]
                         net (fo=16, routed)          0.196     6.373    abssq04_fixpt16_struct/subsystem16bitalg/mux/CO[0]
    SLICE_X119Y450                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/mux/gate_out1_OBUF[6]_inst_i_1/I2
    SLICE_X119Y450       LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.099     6.472 r  abssq04_fixpt16_struct/subsystem16bitalg/mux/gate_out1_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.264     7.736    gate_out1_OBUF[6]
    BC7                                                               r  gate_out1_OBUF[6]_inst/I
    BC7                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      1.053     8.788 r  gate_out1_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.788    gate_out1[6]
    BC7                                                               r  gate_out1[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.035    49.965    
                         output delay                -0.000    49.965    
  -------------------------------------------------------------------
                         required time                         49.965    
                         arrival time                          -8.788    
  -------------------------------------------------------------------
                         slack                                 41.176    

Slack (MET) :             41.190ns  (required time - arrival time)
  Source:                 gate_in2[4]
                            (input port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gate_out1[7]
                            (output port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (clk rise@50.000ns - clk rise@0.000ns)
  Data Path Delay:        8.775ns  (logic 3.450ns (39.322%)  route 5.324ns (60.678%))
  Logic Levels:           17  (CARRY8=6 IBUFCTRL=1 INBUF=1 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    AY11                                              0.000     0.000 r  gate_in2[4] (IN)
                         net (fo=0)                   0.000     0.000    gate_in2_IBUF[4]_inst/I
    AY11                                                              r  gate_in2_IBUF[4]_inst/INBUF_INST/PAD
    AY11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.659     0.659 r  gate_in2_IBUF[4]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.659    gate_in2_IBUF[4]_inst/OUT
    AY11                                                              r  gate_in2_IBUF[4]_inst/IBUFCTRL_INST/I
    AY11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  gate_in2_IBUF[4]_inst/IBUFCTRL_INST/O
                         net (fo=16, routed)          1.771     2.430    abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/A[4]
    SLICE_X118Y456                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/g0_b9__0/I4
    SLICE_X118Y456       LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.148     2.578 r  abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/g0_b9__0/O
                         net (fo=2, routed)           0.104     2.682    abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/out[7]
    SLICE_X117Y456                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/g0_b3__1/I4
    SLICE_X117Y456       LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.148     2.830 r  abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/g0_b3__1/O
                         net (fo=1, routed)           0.009     2.839    abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[20][1]
    SLICE_X117Y456                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[13]_INST_0_i_3/S[1]
    SLICE_X117Y456       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[4])
                                                      0.200     3.039 r  abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[13]_INST_0_i_3/O[4]
                         net (fo=5, routed)           0.152     3.191    abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/a1g[1].s_i[12]
    SLICE_X117Y458                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/P[21]_INST_0_i_8/I1
    SLICE_X117Y458       LUT4 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.165     3.356 r  abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/P[21]_INST_0_i_8/O
                         net (fo=1, routed)           0.485     3.841    abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[28][0]
    SLICE_X117Y460                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[21]_INST_0/DI[0]
    SLICE_X117Y460       CARRY8 (Prop_CARRY8_SLICEL_DI[0]_O[1])
                                                      0.078     3.919 f  abssq04_fixpt16_struct/subsystem16bitalg/cmult4/comp1.core_instance1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[21]_INST_0/O[1]
                         net (fo=2, routed)           0.199     4.118    abssq04_fixpt16_struct/subsystem16bitalg/abs4/P[22]
    SLICE_X119Y459                                                    f  abssq04_fixpt16_struct/subsystem16bitalg/abs4/i__carry__1_i_3/I0
    SLICE_X119Y459       LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     4.241 r  abssq04_fixpt16_struct/subsystem16bitalg/abs4/i__carry__1_i_3/O
                         net (fo=1, routed)           0.011     4.252    abssq04_fixpt16_struct/subsystem16bitalg/abs4/i__carry__1_i_3_n_0
    SLICE_X119Y459                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/abs4/_inferred__0/i__carry__1/S[5]
    SLICE_X119Y459       CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[6])
                                                      0.127     4.379 r  abssq04_fixpt16_struct/subsystem16bitalg/abs4/_inferred__0/i__carry__1/O[6]
                         net (fo=1, routed)           0.134     4.513    abssq04_fixpt16_struct/subsystem16bitalg/abs4/_inferred__0/i__carry__1_n_9
    SLICE_X118Y459                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/abs4/comp3.core_instance3_i_42/I1
    SLICE_X118Y459       LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.158     4.671 r  abssq04_fixpt16_struct/subsystem16bitalg/abs4/comp3.core_instance3_i_42/O
                         net (fo=1, routed)           0.362     5.033    abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[23]
    SLICE_X120Y459                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[23].carryxor_i_1/I0
    SLICE_X120Y459       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     5.123 r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[23].carryxor_i_1/O
                         net (fo=1, routed)           0.010     5.133    abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[23].carryxor_i_1_n_0
    SLICE_X120Y459                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/S[7]
    SLICE_X120Y459       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     5.248 r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.274    abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_23
    SLICE_X120Y460                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/CI
    SLICE_X120Y460       CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067     5.341 r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/O[2]
                         net (fo=3, routed)           0.616     5.957    abssq04_fixpt16_struct/subsystem16bitalg/addsub4/S[12]
    SLICE_X120Y450                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/result_16_3_rel_carry_i_10/I0
    SLICE_X120Y450       LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     6.046 r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/result_16_3_rel_carry_i_10/O
                         net (fo=1, routed)           0.008     6.054    abssq04_fixpt16_struct/subsystem16bitalg/bool1/gate_out1_OBUF[15]_inst_i_1[6]
    SLICE_X120Y450                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/bool1/result_16_3_rel_carry/S[6]
    SLICE_X120Y450       CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.122     6.176 r  abssq04_fixpt16_struct/subsystem16bitalg/bool1/result_16_3_rel_carry/CO[7]
                         net (fo=16, routed)          0.196     6.373    abssq04_fixpt16_struct/subsystem16bitalg/mux/CO[0]
    SLICE_X119Y450                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/mux/gate_out1_OBUF[7]_inst_i_1/I2
    SLICE_X119Y450       LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.109     6.482 r  abssq04_fixpt16_struct/subsystem16bitalg/mux/gate_out1_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.241     7.723    gate_out1_OBUF[7]
    BD7                                                               r  gate_out1_OBUF[7]_inst/I
    BD7                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      1.052     8.775 r  gate_out1_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.775    gate_out1[7]
    BD7                                                               r  gate_out1[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.035    49.965    
                         output delay                -0.000    49.965    
  -------------------------------------------------------------------
                         required time                         49.965    
                         arrival time                          -8.775    
  -------------------------------------------------------------------
                         slack                                 41.190    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.186ns  (arrival time - required time)
  Source:                 gate_in2[1]
                            (input port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gate_out1[2]
                            (output port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.186ns  (logic 0.967ns (44.239%)  route 1.219ns (55.761%))
  Logic Levels:           9  (CARRY8=3 IBUFCTRL=1 INBUF=1 LUT2=1 LUT3=2 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    AY15                                              0.000     0.000 r  gate_in2[1] (IN)
                         net (fo=0)                   0.000     0.000    gate_in2_IBUF[1]_inst/I
    AY15                                                              r  gate_in2_IBUF[1]_inst/INBUF_INST/PAD
    AY15                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.269     0.269 r  gate_in2_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.269    gate_in2_IBUF[1]_inst/OUT
    AY15                                                              r  gate_in2_IBUF[1]_inst/IBUFCTRL_INST/I
    AY15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.269 r  gate_in2_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=20, routed)          0.371     0.640    abssq04_fixpt16_struct/subsystem16bitalg/abs4/P[2]
    SLICE_X118Y457                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/abs4/comp3.core_instance3_i_63/I0
    SLICE_X118Y457       LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.035     0.675 r  abssq04_fixpt16_struct/subsystem16bitalg/abs4/comp3.core_instance3_i_63/O
                         net (fo=1, routed)           0.093     0.768    abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[2]
    SLICE_X120Y457                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1/I0
    SLICE_X120Y457       LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.022     0.790 r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1/O
                         net (fo=1, routed)           0.008     0.798    abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1_n_0
    SLICE_X120Y457                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/S[2]
    SLICE_X120Y457       CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.055     0.853 r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.003     0.856    abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X120Y458                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4_CARRY8/CI
    SLICE_X120Y458       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.017     0.873 r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.003     0.876    abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X120Y459                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/CI
    SLICE_X120Y459       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.019     0.895 r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/O[0]
                         net (fo=3, routed)           0.201     1.097    abssq04_fixpt16_struct/subsystem16bitalg/mux/S[2]
    SLICE_X119Y450                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/mux/gate_out1_OBUF[2]_inst_i_1/I0
    SLICE_X119Y450       LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.023     1.120 r  abssq04_fixpt16_struct/subsystem16bitalg/mux/gate_out1_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.539     1.659    gate_out1_OBUF[2]
    BA10                                                              r  gate_out1_OBUF[2]_inst/I
    BA10                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.527     2.186 r  gate_out1_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.186    gate_out1[2]
    BA10                                                              r  gate_out1[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           2.186    
  -------------------------------------------------------------------
                         slack                                  2.186    

Slack (MET) :             2.212ns  (arrival time - required time)
  Source:                 gate_in2[1]
                            (input port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gate_out1[0]
                            (output port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.212ns  (logic 1.016ns (45.934%)  route 1.196ns (54.066%))
  Logic Levels:           8  (CARRY8=2 IBUFCTRL=1 INBUF=1 LUT2=1 LUT3=2 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    AY15                                              0.000     0.000 r  gate_in2[1] (IN)
                         net (fo=0)                   0.000     0.000    gate_in2_IBUF[1]_inst/I
    AY15                                                              r  gate_in2_IBUF[1]_inst/INBUF_INST/PAD
    AY15                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.269     0.269 r  gate_in2_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.269    gate_in2_IBUF[1]_inst/OUT
    AY15                                                              r  gate_in2_IBUF[1]_inst/IBUFCTRL_INST/I
    AY15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.269 r  gate_in2_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=20, routed)          0.371     0.640    abssq04_fixpt16_struct/subsystem16bitalg/abs4/P[2]
    SLICE_X118Y457                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/abs4/comp3.core_instance3_i_63/I0
    SLICE_X118Y457       LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.035     0.675 r  abssq04_fixpt16_struct/subsystem16bitalg/abs4/comp3.core_instance3_i_63/O
                         net (fo=1, routed)           0.093     0.768    abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[2]
    SLICE_X120Y457                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1/I0
    SLICE_X120Y457       LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.022     0.790 r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1/O
                         net (fo=1, routed)           0.008     0.798    abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1_n_0
    SLICE_X120Y457                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/S[2]
    SLICE_X120Y457       CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.055     0.853 r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.003     0.856    abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X120Y458                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4_CARRY8/CI
    SLICE_X120Y458       CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.041     0.897 r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4_CARRY8/O[6]
                         net (fo=3, routed)           0.159     1.056    abssq04_fixpt16_struct/subsystem16bitalg/mux/S[0]
    SLICE_X120Y449                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/mux/gate_out1_OBUF[0]_inst_i_1/I0
    SLICE_X120Y449       LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.059     1.115 r  abssq04_fixpt16_struct/subsystem16bitalg/mux/gate_out1_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.562     1.677    gate_out1_OBUF[0]
    BB9                                                               r  gate_out1_OBUF[0]_inst/I
    BB9                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.535     2.212 r  gate_out1_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.212    gate_out1[0]
    BB9                                                               r  gate_out1[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           2.212    
  -------------------------------------------------------------------
                         slack                                  2.212    

Slack (MET) :             2.213ns  (arrival time - required time)
  Source:                 gate_in2[1]
                            (input port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gate_out1[1]
                            (output port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.213ns  (logic 1.002ns (45.280%)  route 1.211ns (54.720%))
  Logic Levels:           8  (CARRY8=2 IBUFCTRL=1 INBUF=1 LUT2=1 LUT3=2 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    AY15                                              0.000     0.000 r  gate_in2[1] (IN)
                         net (fo=0)                   0.000     0.000    gate_in2_IBUF[1]_inst/I
    AY15                                                              r  gate_in2_IBUF[1]_inst/INBUF_INST/PAD
    AY15                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.269     0.269 r  gate_in2_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.269    gate_in2_IBUF[1]_inst/OUT
    AY15                                                              r  gate_in2_IBUF[1]_inst/IBUFCTRL_INST/I
    AY15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.269 r  gate_in2_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=20, routed)          0.371     0.640    abssq04_fixpt16_struct/subsystem16bitalg/abs4/P[2]
    SLICE_X118Y457                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/abs4/comp3.core_instance3_i_63/I0
    SLICE_X118Y457       LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.035     0.675 r  abssq04_fixpt16_struct/subsystem16bitalg/abs4/comp3.core_instance3_i_63/O
                         net (fo=1, routed)           0.093     0.768    abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[2]
    SLICE_X120Y457                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1/I0
    SLICE_X120Y457       LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.022     0.790 r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1/O
                         net (fo=1, routed)           0.008     0.798    abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1_n_0
    SLICE_X120Y457                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/S[2]
    SLICE_X120Y457       CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.055     0.853 r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.003     0.856    abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X120Y458                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4_CARRY8/CI
    SLICE_X120Y458       CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.051     0.907 r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4_CARRY8/O[7]
                         net (fo=3, routed)           0.156     1.063    abssq04_fixpt16_struct/subsystem16bitalg/mux/S[1]
    SLICE_X120Y449                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/mux/gate_out1_OBUF[1]_inst_i_1/I0
    SLICE_X120Y449       LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.039     1.102 r  abssq04_fixpt16_struct/subsystem16bitalg/mux/gate_out1_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.580     1.682    gate_out1_OBUF[1]
    BC9                                                               r  gate_out1_OBUF[1]_inst/I
    BC9                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.531     2.213 r  gate_out1_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.213    gate_out1[1]
    BC9                                                               r  gate_out1[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  2.213    

Slack (MET) :             2.225ns  (arrival time - required time)
  Source:                 gate_in2[1]
                            (input port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gate_out1[5]
                            (output port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.225ns  (logic 1.000ns (44.956%)  route 1.225ns (55.044%))
  Logic Levels:           9  (CARRY8=3 IBUFCTRL=1 INBUF=1 LUT2=1 LUT3=2 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    AY15                                              0.000     0.000 r  gate_in2[1] (IN)
                         net (fo=0)                   0.000     0.000    gate_in2_IBUF[1]_inst/I
    AY15                                                              r  gate_in2_IBUF[1]_inst/INBUF_INST/PAD
    AY15                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.269     0.269 r  gate_in2_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.269    gate_in2_IBUF[1]_inst/OUT
    AY15                                                              r  gate_in2_IBUF[1]_inst/IBUFCTRL_INST/I
    AY15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.269 r  gate_in2_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=20, routed)          0.371     0.640    abssq04_fixpt16_struct/subsystem16bitalg/abs4/P[2]
    SLICE_X118Y457                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/abs4/comp3.core_instance3_i_63/I0
    SLICE_X118Y457       LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.035     0.675 r  abssq04_fixpt16_struct/subsystem16bitalg/abs4/comp3.core_instance3_i_63/O
                         net (fo=1, routed)           0.093     0.768    abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[2]
    SLICE_X120Y457                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1/I0
    SLICE_X120Y457       LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.022     0.790 r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1/O
                         net (fo=1, routed)           0.008     0.798    abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1_n_0
    SLICE_X120Y457                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/S[2]
    SLICE_X120Y457       CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.055     0.853 r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.003     0.856    abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X120Y458                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4_CARRY8/CI
    SLICE_X120Y458       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.017     0.873 r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.003     0.876    abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X120Y459                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/CI
    SLICE_X120Y459       CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.033     0.909 r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/O[3]
                         net (fo=3, routed)           0.207     1.117    abssq04_fixpt16_struct/subsystem16bitalg/mux/S[5]
    SLICE_X119Y450                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/mux/gate_out1_OBUF[5]_inst_i_1/I0
    SLICE_X119Y450       LUT3 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.032     1.149 r  abssq04_fixpt16_struct/subsystem16bitalg/mux/gate_out1_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.539     1.688    gate_out1_OBUF[5]
    BD8                                                               r  gate_out1_OBUF[5]_inst/I
    BD8                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.537     2.225 r  gate_out1_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.225    gate_out1[5]
    BD8                                                               r  gate_out1[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           2.225    
  -------------------------------------------------------------------
                         slack                                  2.225    

Slack (MET) :             2.238ns  (arrival time - required time)
  Source:                 gate_in2[1]
                            (input port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gate_out1[4]
                            (output port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.238ns  (logic 0.979ns (43.748%)  route 1.259ns (56.252%))
  Logic Levels:           9  (CARRY8=3 IBUFCTRL=1 INBUF=1 LUT2=1 LUT3=2 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    AY15                                              0.000     0.000 r  gate_in2[1] (IN)
                         net (fo=0)                   0.000     0.000    gate_in2_IBUF[1]_inst/I
    AY15                                                              r  gate_in2_IBUF[1]_inst/INBUF_INST/PAD
    AY15                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.269     0.269 r  gate_in2_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.269    gate_in2_IBUF[1]_inst/OUT
    AY15                                                              r  gate_in2_IBUF[1]_inst/IBUFCTRL_INST/I
    AY15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.269 r  gate_in2_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=20, routed)          0.371     0.640    abssq04_fixpt16_struct/subsystem16bitalg/abs4/P[2]
    SLICE_X118Y457                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/abs4/comp3.core_instance3_i_63/I0
    SLICE_X118Y457       LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.035     0.675 r  abssq04_fixpt16_struct/subsystem16bitalg/abs4/comp3.core_instance3_i_63/O
                         net (fo=1, routed)           0.093     0.768    abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[2]
    SLICE_X120Y457                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1/I0
    SLICE_X120Y457       LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.022     0.790 r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1/O
                         net (fo=1, routed)           0.008     0.798    abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1_n_0
    SLICE_X120Y457                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/S[2]
    SLICE_X120Y457       CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.055     0.853 r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.003     0.856    abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X120Y458                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4_CARRY8/CI
    SLICE_X120Y458       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.017     0.873 r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.003     0.876    abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X120Y459                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/CI
    SLICE_X120Y459       CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.024     0.900 r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/O[2]
                         net (fo=3, routed)           0.240     1.140    abssq04_fixpt16_struct/subsystem16bitalg/mux/S[4]
    SLICE_X119Y450                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/mux/gate_out1_OBUF[4]_inst_i_1/I0
    SLICE_X119Y450       LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.022     1.162 r  abssq04_fixpt16_struct/subsystem16bitalg/mux/gate_out1_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.541     1.703    gate_out1_OBUF[4]
    BD9                                                               r  gate_out1_OBUF[4]_inst/I
    BD9                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.535     2.238 r  gate_out1_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.238    gate_out1[4]
    BD9                                                               r  gate_out1[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           2.238    
  -------------------------------------------------------------------
                         slack                                  2.238    

Slack (MET) :             2.242ns  (arrival time - required time)
  Source:                 gate_in2[1]
                            (input port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gate_out1[6]
                            (output port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.242ns  (logic 0.999ns (44.563%)  route 1.243ns (55.437%))
  Logic Levels:           9  (CARRY8=3 IBUFCTRL=1 INBUF=1 LUT2=1 LUT3=2 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    AY15                                              0.000     0.000 r  gate_in2[1] (IN)
                         net (fo=0)                   0.000     0.000    gate_in2_IBUF[1]_inst/I
    AY15                                                              r  gate_in2_IBUF[1]_inst/INBUF_INST/PAD
    AY15                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.269     0.269 r  gate_in2_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.269    gate_in2_IBUF[1]_inst/OUT
    AY15                                                              r  gate_in2_IBUF[1]_inst/IBUFCTRL_INST/I
    AY15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.269 r  gate_in2_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=20, routed)          0.371     0.640    abssq04_fixpt16_struct/subsystem16bitalg/abs4/P[2]
    SLICE_X118Y457                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/abs4/comp3.core_instance3_i_63/I0
    SLICE_X118Y457       LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.035     0.675 r  abssq04_fixpt16_struct/subsystem16bitalg/abs4/comp3.core_instance3_i_63/O
                         net (fo=1, routed)           0.093     0.768    abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[2]
    SLICE_X120Y457                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1/I0
    SLICE_X120Y457       LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.022     0.790 r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1/O
                         net (fo=1, routed)           0.008     0.798    abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1_n_0
    SLICE_X120Y457                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/S[2]
    SLICE_X120Y457       CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.055     0.853 r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.003     0.856    abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X120Y458                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4_CARRY8/CI
    SLICE_X120Y458       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.017     0.873 r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.003     0.876    abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X120Y459                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/CI
    SLICE_X120Y459       CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.035     0.911 r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/O[4]
                         net (fo=3, routed)           0.195     1.106    abssq04_fixpt16_struct/subsystem16bitalg/mux/S[6]
    SLICE_X119Y450                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/mux/gate_out1_OBUF[6]_inst_i_1/I0
    SLICE_X119Y450       LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.023     1.129 r  abssq04_fixpt16_struct/subsystem16bitalg/mux/gate_out1_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.570     1.699    gate_out1_OBUF[6]
    BC7                                                               r  gate_out1_OBUF[6]_inst/I
    BC7                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.543     2.242 r  gate_out1_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.242    gate_out1[6]
    BC7                                                               r  gate_out1[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           2.242    
  -------------------------------------------------------------------
                         slack                                  2.242    

Slack (MET) :             2.257ns  (arrival time - required time)
  Source:                 gate_in2[1]
                            (input port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gate_out1[10]
                            (output port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.257ns  (logic 1.018ns (45.093%)  route 1.239ns (54.907%))
  Logic Levels:           10  (CARRY8=4 IBUFCTRL=1 INBUF=1 LUT2=1 LUT3=2 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    AY15                                              0.000     0.000 r  gate_in2[1] (IN)
                         net (fo=0)                   0.000     0.000    gate_in2_IBUF[1]_inst/I
    AY15                                                              r  gate_in2_IBUF[1]_inst/INBUF_INST/PAD
    AY15                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.269     0.269 r  gate_in2_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.269    gate_in2_IBUF[1]_inst/OUT
    AY15                                                              r  gate_in2_IBUF[1]_inst/IBUFCTRL_INST/I
    AY15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.269 r  gate_in2_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=20, routed)          0.371     0.640    abssq04_fixpt16_struct/subsystem16bitalg/abs4/P[2]
    SLICE_X118Y457                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/abs4/comp3.core_instance3_i_63/I0
    SLICE_X118Y457       LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.035     0.675 r  abssq04_fixpt16_struct/subsystem16bitalg/abs4/comp3.core_instance3_i_63/O
                         net (fo=1, routed)           0.093     0.768    abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[2]
    SLICE_X120Y457                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1/I0
    SLICE_X120Y457       LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.022     0.790 r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1/O
                         net (fo=1, routed)           0.008     0.798    abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1_n_0
    SLICE_X120Y457                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/S[2]
    SLICE_X120Y457       CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.055     0.853 r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.003     0.856    abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X120Y458                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4_CARRY8/CI
    SLICE_X120Y458       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.017     0.873 r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.003     0.876    abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X120Y459                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/CI
    SLICE_X120Y459       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.017     0.893 r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.003     0.896    abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_23
    SLICE_X120Y460                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/CI
    SLICE_X120Y460       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.019     0.915 r  abssq04_fixpt16_struct/subsystem16bitalg/addsub4/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/O[0]
                         net (fo=3, routed)           0.210     1.125    abssq04_fixpt16_struct/subsystem16bitalg/mux/S[10]
    SLICE_X120Y449                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/mux/gate_out1_OBUF[10]_inst_i_1/I0
    SLICE_X120Y449       LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.040     1.165 r  abssq04_fixpt16_struct/subsystem16bitalg/mux/gate_out1_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           0.548     1.713    gate_out1_OBUF[10]
    BE7                                                               r  gate_out1_OBUF[10]_inst/I
    BE7                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.544     2.257 r  gate_out1_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.257    gate_out1[10]
    BE7                                                               r  gate_out1[10] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           2.257    
  -------------------------------------------------------------------
                         slack                                  2.257    

Slack (MET) :             2.267ns  (arrival time - required time)
  Source:                 gate_in1[9]
                            (input port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gate_out1[12]
                            (output port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.267ns  (logic 0.967ns (42.638%)  route 1.300ns (57.362%))
  Logic Levels:           10  (CARRY8=5 IBUFCTRL=1 INBUF=1 LUT3=2 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    AT15                                              0.000     0.000 r  gate_in1[9] (IN)
                         net (fo=0)                   0.000     0.000    gate_in1_IBUF[9]_inst/I
    AT15                                                              r  gate_in1_IBUF[9]_inst/INBUF_INST/PAD
    AT15                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.228     0.228 r  gate_in1_IBUF[9]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.228    gate_in1_IBUF[9]_inst/OUT
    AT15                                                              r  gate_in1_IBUF[9]_inst/IBUFCTRL_INST/I
    AT15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.228 r  gate_in1_IBUF[9]_inst/IBUFCTRL_INST/O
                         net (fo=16, routed)          0.430     0.658    abssq04_fixpt16_struct/subsystem16bitalg/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[23]
    SLICE_X119Y453                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/DI[7]
    SLICE_X119Y453       CARRY8 (Prop_CARRY8_SLICEL_DI[7]_CO[7])
                                                      0.030     0.688 r  abssq04_fixpt16_struct/subsystem16bitalg/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.003     0.691    abssq04_fixpt16_struct/subsystem16bitalg/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_23
    SLICE_X119Y454                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/CI
    SLICE_X119Y454       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.017     0.708 r  abssq04_fixpt16_struct/subsystem16bitalg/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.003     0.711    abssq04_fixpt16_struct/subsystem16bitalg/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X119Y455                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4_CARRY8/CI
    SLICE_X119Y455       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.019     0.730 r  abssq04_fixpt16_struct/subsystem16bitalg/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4_CARRY8/O[0]
                         net (fo=32, routed)          0.095     0.825    abssq04_fixpt16_struct/subsystem16bitalg/abs1/comp2.core_instance2[32]
    SLICE_X120Y455                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/abs1/comp2.core_instance2_i_11/I2
    SLICE_X120Y455       LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.041     0.866 r  abssq04_fixpt16_struct/subsystem16bitalg/abs1/comp2.core_instance2_i_11/O
                         net (fo=2, routed)           0.059     0.925    abssq04_fixpt16_struct/subsystem16bitalg/addsub3/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[23]
    SLICE_X120Y453                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/addsub3/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/DI[7]
    SLICE_X120Y453       CARRY8 (Prop_CARRY8_SLICEL_DI[7]_CO[7])
                                                      0.030     0.955 r  abssq04_fixpt16_struct/subsystem16bitalg/addsub3/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.003     0.958    abssq04_fixpt16_struct/subsystem16bitalg/addsub3/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_23
    SLICE_X120Y454                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/addsub3/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/CI
    SLICE_X120Y454       CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.024     0.982 r  abssq04_fixpt16_struct/subsystem16bitalg/addsub3/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/O[2]
                         net (fo=3, routed)           0.146     1.128    abssq04_fixpt16_struct/subsystem16bitalg/mux/gate_out1[15][12]
    SLICE_X119Y450                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/mux/gate_out1_OBUF[12]_inst_i_1/I1
    SLICE_X119Y450       LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     1.178 r  abssq04_fixpt16_struct/subsystem16bitalg/mux/gate_out1_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           0.562     1.740    gate_out1_OBUF[12]
    BD10                                                              r  gate_out1_OBUF[12]_inst/I
    BD10                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.527     2.267 r  gate_out1_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.267    gate_out1[12]
    BD10                                                              r  gate_out1[12] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  2.267    

Slack (MET) :             2.281ns  (arrival time - required time)
  Source:                 gate_in1[6]
                            (input port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gate_out1[7]
                            (output port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.281ns  (logic 0.920ns (40.339%)  route 1.361ns (59.661%))
  Logic Levels:           8  (CARRY8=2 IBUFCTRL=1 INBUF=1 LUT2=1 LUT3=2 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    AL14                                              0.000     0.000 r  gate_in1[6] (IN)
                         net (fo=0)                   0.000     0.000    gate_in1_IBUF[6]_inst/I
    AL14                                                              r  gate_in1_IBUF[6]_inst/INBUF_INST/PAD
    AL14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.209     0.209 r  gate_in1_IBUF[6]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.209    gate_in1_IBUF[6]_inst/OUT
    AL14                                                              r  gate_in1_IBUF[6]_inst/IBUFCTRL_INST/I
    AL14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.209 r  gate_in1_IBUF[6]_inst/IBUFCTRL_INST/O
                         net (fo=17, routed)          0.440     0.649    abssq04_fixpt16_struct/subsystem16bitalg/addsub2/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[20]
    SLICE_X118Y454                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/addsub2/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/DI[4]
    SLICE_X118Y454       CARRY8 (Prop_CARRY8_SLICEM_DI[4]_O[5])
                                                      0.032     0.681 r  abssq04_fixpt16_struct/subsystem16bitalg/addsub2/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/O[5]
                         net (fo=2, routed)           0.145     0.825    abssq04_fixpt16_struct/subsystem16bitalg/abs2/comp2.core_instance2[21]
    SLICE_X120Y455                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/abs2/comp2.core_instance2_i_46/I0
    SLICE_X120Y455       LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.033     0.858 r  abssq04_fixpt16_struct/subsystem16bitalg/abs2/comp2.core_instance2_i_46/O
                         net (fo=1, routed)           0.065     0.923    abssq04_fixpt16_struct/subsystem16bitalg/addsub3/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[21]
    SLICE_X120Y453                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/addsub3/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[21].carryxor_i_1/I0
    SLICE_X120Y453       LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.040     0.963 r  abssq04_fixpt16_struct/subsystem16bitalg/addsub3/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[21].carryxor_i_1/O
                         net (fo=1, routed)           0.009     0.972    abssq04_fixpt16_struct/subsystem16bitalg/addsub3/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[21].carryxor_i_1_n_0
    SLICE_X120Y453                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/addsub3/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/S[5]
    SLICE_X120Y453       CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[5])
                                                      0.017     0.989 r  abssq04_fixpt16_struct/subsystem16bitalg/addsub3/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/O[5]
                         net (fo=3, routed)           0.140     1.129    abssq04_fixpt16_struct/subsystem16bitalg/mux/gate_out1[15][7]
    SLICE_X119Y450                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/mux/gate_out1_OBUF[7]_inst_i_1/I1
    SLICE_X119Y450       LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.047     1.176 r  abssq04_fixpt16_struct/subsystem16bitalg/mux/gate_out1_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.562     1.738    gate_out1_OBUF[7]
    BD7                                                               r  gate_out1_OBUF[7]_inst/I
    BD7                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.543     2.281 r  gate_out1_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.281    gate_out1[7]
    BD7                                                               r  gate_out1[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           2.281    
  -------------------------------------------------------------------
                         slack                                  2.281    

Slack (MET) :             2.285ns  (arrival time - required time)
  Source:                 gate_in1[9]
                            (input port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gate_out1[9]
                            (output port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.285ns  (logic 0.956ns (41.841%)  route 1.329ns (58.159%))
  Logic Levels:           10  (CARRY8=4 IBUFCTRL=1 INBUF=1 LUT2=1 LUT3=2 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    AT15                                              0.000     0.000 r  gate_in1[9] (IN)
                         net (fo=0)                   0.000     0.000    gate_in1_IBUF[9]_inst/I
    AT15                                                              r  gate_in1_IBUF[9]_inst/INBUF_INST/PAD
    AT15                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.228     0.228 r  gate_in1_IBUF[9]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.228    gate_in1_IBUF[9]_inst/OUT
    AT15                                                              r  gate_in1_IBUF[9]_inst/IBUFCTRL_INST/I
    AT15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.228 r  gate_in1_IBUF[9]_inst/IBUFCTRL_INST/O
                         net (fo=16, routed)          0.430     0.658    abssq04_fixpt16_struct/subsystem16bitalg/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[23]
    SLICE_X119Y453                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/DI[7]
    SLICE_X119Y453       CARRY8 (Prop_CARRY8_SLICEL_DI[7]_CO[7])
                                                      0.030     0.688 r  abssq04_fixpt16_struct/subsystem16bitalg/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.003     0.691    abssq04_fixpt16_struct/subsystem16bitalg/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_23
    SLICE_X119Y454                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/CI
    SLICE_X119Y454       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.017     0.708 r  abssq04_fixpt16_struct/subsystem16bitalg/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.003     0.711    abssq04_fixpt16_struct/subsystem16bitalg/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X119Y455                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4_CARRY8/CI
    SLICE_X119Y455       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.019     0.730 r  abssq04_fixpt16_struct/subsystem16bitalg/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4_CARRY8/O[0]
                         net (fo=32, routed)          0.095     0.825    abssq04_fixpt16_struct/subsystem16bitalg/abs1/comp2.core_instance2[32]
    SLICE_X120Y455                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/abs1/comp2.core_instance2_i_11/I2
    SLICE_X120Y455       LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.041     0.866 r  abssq04_fixpt16_struct/subsystem16bitalg/abs1/comp2.core_instance2_i_11/O
                         net (fo=2, routed)           0.052     0.918    abssq04_fixpt16_struct/subsystem16bitalg/addsub3/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[23]
    SLICE_X120Y453                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/addsub3/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[23].carryxor_i_1/I1
    SLICE_X120Y453       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.023     0.941 r  abssq04_fixpt16_struct/subsystem16bitalg/addsub3/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[23].carryxor_i_1/O
                         net (fo=1, routed)           0.008     0.949    abssq04_fixpt16_struct/subsystem16bitalg/addsub3/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[23].carryxor_i_1_n_0
    SLICE_X120Y453                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/addsub3/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/S[7]
    SLICE_X120Y453       CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.017     0.966 r  abssq04_fixpt16_struct/subsystem16bitalg/addsub3/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4_CARRY8/O[7]
                         net (fo=3, routed)           0.141     1.106    abssq04_fixpt16_struct/subsystem16bitalg/mux/gate_out1[15][9]
    SLICE_X119Y450                                                    r  abssq04_fixpt16_struct/subsystem16bitalg/mux/gate_out1_OBUF[9]_inst_i_1/I1
    SLICE_X119Y450       LUT3 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.038     1.144 r  abssq04_fixpt16_struct/subsystem16bitalg/mux/gate_out1_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.598     1.742    gate_out1_OBUF[9]
    BF9                                                               r  gate_out1_OBUF[9]_inst/I
    BF9                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.543     2.285 r  gate_out1_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.285    gate_out1[9]
    BF9                                                               r  gate_out1[9] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                  2.285    






