INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bok/dev/16Bit_FPU/16Bit_FPU.srcs/sources_1/new/add_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bok/dev/16Bit_FPU/16Bit_FPU.srcs/sources_1/new/exception.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bok/dev/16Bit_FPU/16Bit_FPU.srcs/sources_1/new/divide.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bok/dev/16Bit_FPU/16Bit_FPU.srcs/sources_1/new/fpu.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bok/dev/16Bit_FPU/16Bit_FPU.srcs/sources_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bok/dev/16Bit_FPU/16Bit_FPU.srcs/sim_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_sub_tb
