<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › net › ethernet › ibm › emac › emac.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>emac.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * drivers/net/ethernet/ibm/emac/emac.h</span>
<span class="cm"> *</span>
<span class="cm"> * Register definitions for PowerPC 4xx on-chip ethernet contoller</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright 2007 Benjamin Herrenschmidt, IBM Corp.</span>
<span class="cm"> *                &lt;benh@kernel.crashing.org&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * Based on the arch/ppc version of the driver:</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (c) 2004, 2005 Zultys Technologies.</span>
<span class="cm"> * Eugene Surovegin &lt;eugene.surovegin@zultys.com&gt; or &lt;ebs@ebshome.net&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * Based on original work by</span>
<span class="cm"> *      Matt Porter &lt;mporter@kernel.crashing.org&gt;</span>
<span class="cm"> *      Armin Kuster &lt;akuster@mvista.com&gt;</span>
<span class="cm"> * 	Copyright 2002-2004 MontaVista Software Inc.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute  it and/or modify it</span>
<span class="cm"> * under  the terms of  the GNU General  Public License as published by the</span>
<span class="cm"> * Free Software Foundation;  either version 2 of the  License, or (at your</span>
<span class="cm"> * option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> */</span>
<span class="cp">#ifndef __IBM_NEWEMAC_H</span>
<span class="cp">#define __IBM_NEWEMAC_H</span>

<span class="cp">#include &lt;linux/types.h&gt;</span>
<span class="cp">#include &lt;linux/phy.h&gt;</span>

<span class="cm">/* EMAC registers 			Write Access rules */</span>
<span class="k">struct</span> <span class="n">emac_regs</span> <span class="p">{</span>
	<span class="cm">/* Common registers across all EMAC implementations. */</span>
	<span class="n">u32</span> <span class="n">mr0</span><span class="p">;</span>			<span class="cm">/* Special 	*/</span>
	<span class="n">u32</span> <span class="n">mr1</span><span class="p">;</span>			<span class="cm">/* Reset 	*/</span>
	<span class="n">u32</span> <span class="n">tmr0</span><span class="p">;</span>			<span class="cm">/* Special 	*/</span>
	<span class="n">u32</span> <span class="n">tmr1</span><span class="p">;</span>			<span class="cm">/* Special 	*/</span>
	<span class="n">u32</span> <span class="n">rmr</span><span class="p">;</span>			<span class="cm">/* Reset 	*/</span>
	<span class="n">u32</span> <span class="n">isr</span><span class="p">;</span>			<span class="cm">/* Always 	*/</span>
	<span class="n">u32</span> <span class="n">iser</span><span class="p">;</span>			<span class="cm">/* Reset 	*/</span>
	<span class="n">u32</span> <span class="n">iahr</span><span class="p">;</span>			<span class="cm">/* Reset, R, T 	*/</span>
	<span class="n">u32</span> <span class="n">ialr</span><span class="p">;</span>			<span class="cm">/* Reset, R, T 	*/</span>
	<span class="n">u32</span> <span class="n">vtpid</span><span class="p">;</span>			<span class="cm">/* Reset, R, T 	*/</span>
	<span class="n">u32</span> <span class="n">vtci</span><span class="p">;</span>			<span class="cm">/* Reset, R, T 	*/</span>
	<span class="n">u32</span> <span class="n">ptr</span><span class="p">;</span>			<span class="cm">/* Reset,    T 	*/</span>
	<span class="k">union</span> <span class="p">{</span>
		<span class="cm">/* Registers unique to EMAC4 implementations */</span>
		<span class="k">struct</span> <span class="p">{</span>
			<span class="n">u32</span> <span class="n">iaht1</span><span class="p">;</span>	<span class="cm">/* Reset, R	*/</span>
			<span class="n">u32</span> <span class="n">iaht2</span><span class="p">;</span>	<span class="cm">/* Reset, R	*/</span>
			<span class="n">u32</span> <span class="n">iaht3</span><span class="p">;</span>	<span class="cm">/* Reset, R	*/</span>
			<span class="n">u32</span> <span class="n">iaht4</span><span class="p">;</span>	<span class="cm">/* Reset, R	*/</span>
			<span class="n">u32</span> <span class="n">gaht1</span><span class="p">;</span>	<span class="cm">/* Reset, R	*/</span>
			<span class="n">u32</span> <span class="n">gaht2</span><span class="p">;</span>	<span class="cm">/* Reset, R	*/</span>
			<span class="n">u32</span> <span class="n">gaht3</span><span class="p">;</span>	<span class="cm">/* Reset, R	*/</span>
			<span class="n">u32</span> <span class="n">gaht4</span><span class="p">;</span>	<span class="cm">/* Reset, R	*/</span>
		<span class="p">}</span> <span class="n">emac4</span><span class="p">;</span>
		<span class="cm">/* Registers unique to EMAC4SYNC implementations */</span>
		<span class="k">struct</span> <span class="p">{</span>
			<span class="n">u32</span> <span class="n">mahr</span><span class="p">;</span>	<span class="cm">/* Reset, R, T  */</span>
			<span class="n">u32</span> <span class="n">malr</span><span class="p">;</span>	<span class="cm">/* Reset, R, T  */</span>
			<span class="n">u32</span> <span class="n">mmahr</span><span class="p">;</span>	<span class="cm">/* Reset, R, T  */</span>
			<span class="n">u32</span> <span class="n">mmalr</span><span class="p">;</span>	<span class="cm">/* Reset, R, T  */</span>
			<span class="n">u32</span> <span class="n">rsvd0</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
		<span class="p">}</span> <span class="n">emac4sync</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">u0</span><span class="p">;</span>
	<span class="cm">/* Common registers across all EMAC implementations. */</span>
	<span class="n">u32</span> <span class="n">lsah</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">lsal</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ipgvr</span><span class="p">;</span>			<span class="cm">/* Reset,    T 	*/</span>
	<span class="n">u32</span> <span class="n">stacr</span><span class="p">;</span>			<span class="cm">/* Special 	*/</span>
	<span class="n">u32</span> <span class="n">trtr</span><span class="p">;</span>			<span class="cm">/* Special 	*/</span>
	<span class="n">u32</span> <span class="n">rwmr</span><span class="p">;</span>			<span class="cm">/* Reset 	*/</span>
	<span class="n">u32</span> <span class="n">octx</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ocrx</span><span class="p">;</span>
	<span class="k">union</span> <span class="p">{</span>
		<span class="cm">/* Registers unique to EMAC4 implementations */</span>
		<span class="k">struct</span> <span class="p">{</span>
			<span class="n">u32</span> <span class="n">ipcr</span><span class="p">;</span>
		<span class="p">}</span> <span class="n">emac4</span><span class="p">;</span>
		<span class="cm">/* Registers unique to EMAC4SYNC implementations */</span>
		<span class="k">struct</span> <span class="p">{</span>
			<span class="n">u32</span> <span class="n">rsvd1</span><span class="p">;</span>
			<span class="n">u32</span> <span class="n">revid</span><span class="p">;</span>
 			<span class="n">u32</span> <span class="n">rsvd2</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
			<span class="n">u32</span> <span class="n">iaht1</span><span class="p">;</span>	<span class="cm">/* Reset, R     */</span>
			<span class="n">u32</span> <span class="n">iaht2</span><span class="p">;</span>	<span class="cm">/* Reset, R     */</span>
			<span class="n">u32</span> <span class="n">iaht3</span><span class="p">;</span>	<span class="cm">/* Reset, R     */</span>
			<span class="n">u32</span> <span class="n">iaht4</span><span class="p">;</span>	<span class="cm">/* Reset, R     */</span>
			<span class="n">u32</span> <span class="n">iaht5</span><span class="p">;</span>	<span class="cm">/* Reset, R     */</span>
			<span class="n">u32</span> <span class="n">iaht6</span><span class="p">;</span>	<span class="cm">/* Reset, R     */</span>
			<span class="n">u32</span> <span class="n">iaht7</span><span class="p">;</span>	<span class="cm">/* Reset, R     */</span>
			<span class="n">u32</span> <span class="n">iaht8</span><span class="p">;</span>	<span class="cm">/* Reset, R     */</span>
			<span class="n">u32</span> <span class="n">gaht1</span><span class="p">;</span>	<span class="cm">/* Reset, R     */</span>
			<span class="n">u32</span> <span class="n">gaht2</span><span class="p">;</span>	<span class="cm">/* Reset, R     */</span>
			<span class="n">u32</span> <span class="n">gaht3</span><span class="p">;</span>	<span class="cm">/* Reset, R     */</span>
			<span class="n">u32</span> <span class="n">gaht4</span><span class="p">;</span>	<span class="cm">/* Reset, R     */</span>
			<span class="n">u32</span> <span class="n">gaht5</span><span class="p">;</span>	<span class="cm">/* Reset, R     */</span>
			<span class="n">u32</span> <span class="n">gaht6</span><span class="p">;</span>	<span class="cm">/* Reset, R     */</span>
			<span class="n">u32</span> <span class="n">gaht7</span><span class="p">;</span>	<span class="cm">/* Reset, R     */</span>
			<span class="n">u32</span> <span class="n">gaht8</span><span class="p">;</span>	<span class="cm">/* Reset, R     */</span>
			<span class="n">u32</span> <span class="n">tpc</span><span class="p">;</span>	<span class="cm">/* Reset, T     */</span>
		<span class="p">}</span> <span class="n">emac4sync</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">u1</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * PHY mode settings (EMAC &lt;-&gt; ZMII/RGMII bridge &lt;-&gt; PHY)</span>
<span class="cm"> */</span>
<span class="cp">#define PHY_MODE_NA	PHY_INTERFACE_MODE_NA</span>
<span class="cp">#define PHY_MODE_MII	PHY_INTERFACE_MODE_MII</span>
<span class="cp">#define PHY_MODE_RMII	PHY_INTERFACE_MODE_RMII</span>
<span class="cp">#define PHY_MODE_SMII	PHY_INTERFACE_MODE_SMII</span>
<span class="cp">#define PHY_MODE_RGMII	PHY_INTERFACE_MODE_RGMII</span>
<span class="cp">#define PHY_MODE_TBI	PHY_INTERFACE_MODE_TBI</span>
<span class="cp">#define PHY_MODE_GMII	PHY_INTERFACE_MODE_GMII</span>
<span class="cp">#define PHY_MODE_RTBI	PHY_INTERFACE_MODE_RTBI</span>
<span class="cp">#define PHY_MODE_SGMII	PHY_INTERFACE_MODE_SGMII</span>

<span class="cm">/* EMACx_MR0 */</span>
<span class="cp">#define EMAC_MR0_RXI			0x80000000</span>
<span class="cp">#define EMAC_MR0_TXI			0x40000000</span>
<span class="cp">#define EMAC_MR0_SRST			0x20000000</span>
<span class="cp">#define EMAC_MR0_TXE			0x10000000</span>
<span class="cp">#define EMAC_MR0_RXE			0x08000000</span>
<span class="cp">#define EMAC_MR0_WKE			0x04000000</span>

<span class="cm">/* EMACx_MR1 */</span>
<span class="cp">#define EMAC_MR1_FDE			0x80000000</span>
<span class="cp">#define EMAC_MR1_ILE			0x40000000</span>
<span class="cp">#define EMAC_MR1_VLE			0x20000000</span>
<span class="cp">#define EMAC_MR1_EIFC			0x10000000</span>
<span class="cp">#define EMAC_MR1_APP			0x08000000</span>
<span class="cp">#define EMAC_MR1_IST			0x01000000</span>

<span class="cp">#define EMAC_MR1_MF_MASK		0x00c00000</span>
<span class="cp">#define EMAC_MR1_MF_10			0x00000000</span>
<span class="cp">#define EMAC_MR1_MF_100			0x00400000</span>
<span class="cp">#define EMAC_MR1_MF_1000		0x00800000</span>
<span class="cp">#define EMAC_MR1_MF_1000GPCS		0x00c00000</span>
<span class="cp">#define EMAC_MR1_MF_IPPA(id)		(((id) &amp; 0x1f) &lt;&lt; 6)</span>

<span class="cp">#define EMAC_MR1_RFS_4K			0x00300000</span>
<span class="cp">#define EMAC_MR1_RFS_16K		0x00000000</span>
<span class="cp">#define EMAC_MR1_TFS_2K			0x00080000</span>
<span class="cp">#define EMAC_MR1_TR0_MULT		0x00008000</span>
<span class="cp">#define EMAC_MR1_JPSM			0x00000000</span>
<span class="cp">#define EMAC_MR1_MWSW_001		0x00000000</span>
<span class="cp">#define EMAC_MR1_BASE(opb)		(EMAC_MR1_TFS_2K | EMAC_MR1_TR0_MULT)</span>


<span class="cp">#define EMAC4_MR1_RFS_2K		0x00100000</span>
<span class="cp">#define EMAC4_MR1_RFS_4K		0x00180000</span>
<span class="cp">#define EMAC4_MR1_RFS_16K		0x00280000</span>
<span class="cp">#define EMAC4_MR1_TFS_2K       		0x00020000</span>
<span class="cp">#define EMAC4_MR1_TFS_4K		0x00030000</span>
<span class="cp">#define EMAC4_MR1_TFS_16K		0x00050000</span>
<span class="cp">#define EMAC4_MR1_TR			0x00008000</span>
<span class="cp">#define EMAC4_MR1_MWSW_001		0x00001000</span>
<span class="cp">#define EMAC4_MR1_JPSM			0x00000800</span>
<span class="cp">#define EMAC4_MR1_OBCI_MASK		0x00000038</span>
<span class="cp">#define EMAC4_MR1_OBCI_50		0x00000000</span>
<span class="cp">#define EMAC4_MR1_OBCI_66		0x00000008</span>
<span class="cp">#define EMAC4_MR1_OBCI_83		0x00000010</span>
<span class="cp">#define EMAC4_MR1_OBCI_100		0x00000018</span>
<span class="cp">#define EMAC4_MR1_OBCI_100P		0x00000020</span>
<span class="cp">#define EMAC4_MR1_OBCI(freq)		((freq) &lt;= 50  ? EMAC4_MR1_OBCI_50 : \</span>
<span class="cp">					 (freq) &lt;= 66  ? EMAC4_MR1_OBCI_66 : \</span>
<span class="cp">					 (freq) &lt;= 83  ? EMAC4_MR1_OBCI_83 : \</span>
<span class="cp">					 (freq) &lt;= 100 ? EMAC4_MR1_OBCI_100 : \</span>
<span class="cp">						EMAC4_MR1_OBCI_100P)</span>

<span class="cm">/* EMACx_TMR0 */</span>
<span class="cp">#define EMAC_TMR0_GNP			0x80000000</span>
<span class="cp">#define EMAC_TMR0_DEFAULT		0x00000000</span>
<span class="cp">#define EMAC4_TMR0_TFAE_2_32		0x00000001</span>
<span class="cp">#define EMAC4_TMR0_TFAE_4_64		0x00000002</span>
<span class="cp">#define EMAC4_TMR0_TFAE_8_128		0x00000003</span>
<span class="cp">#define EMAC4_TMR0_TFAE_16_256		0x00000004</span>
<span class="cp">#define EMAC4_TMR0_TFAE_32_512		0x00000005</span>
<span class="cp">#define EMAC4_TMR0_TFAE_64_1024		0x00000006</span>
<span class="cp">#define EMAC4_TMR0_TFAE_128_2048	0x00000007</span>
<span class="cp">#define EMAC4_TMR0_DEFAULT		EMAC4_TMR0_TFAE_2_32</span>
<span class="cp">#define EMAC_TMR0_XMIT			(EMAC_TMR0_GNP | EMAC_TMR0_DEFAULT)</span>
<span class="cp">#define EMAC4_TMR0_XMIT			(EMAC_TMR0_GNP | EMAC4_TMR0_DEFAULT)</span>

<span class="cm">/* EMACx_TMR1 */</span>

<span class="cp">#define EMAC_TMR1(l,h)			(((l) &lt;&lt; 27) | (((h) &amp; 0xff) &lt;&lt; 16))</span>
<span class="cp">#define EMAC4_TMR1(l,h)			(((l) &lt;&lt; 27) | (((h) &amp; 0x3ff) &lt;&lt; 14))</span>

<span class="cm">/* EMACx_RMR */</span>
<span class="cp">#define EMAC_RMR_SP			0x80000000</span>
<span class="cp">#define EMAC_RMR_SFCS			0x40000000</span>
<span class="cp">#define EMAC_RMR_RRP			0x20000000</span>
<span class="cp">#define EMAC_RMR_RFP			0x10000000</span>
<span class="cp">#define EMAC_RMR_ROP			0x08000000</span>
<span class="cp">#define EMAC_RMR_RPIR			0x04000000</span>
<span class="cp">#define EMAC_RMR_PPP			0x02000000</span>
<span class="cp">#define EMAC_RMR_PME			0x01000000</span>
<span class="cp">#define EMAC_RMR_PMME			0x00800000</span>
<span class="cp">#define EMAC_RMR_IAE			0x00400000</span>
<span class="cp">#define EMAC_RMR_MIAE			0x00200000</span>
<span class="cp">#define EMAC_RMR_BAE			0x00100000</span>
<span class="cp">#define EMAC_RMR_MAE			0x00080000</span>
<span class="cp">#define EMAC_RMR_BASE			0x00000000</span>
<span class="cp">#define EMAC4_RMR_RFAF_2_32		0x00000001</span>
<span class="cp">#define EMAC4_RMR_RFAF_4_64		0x00000002</span>
<span class="cp">#define EMAC4_RMR_RFAF_8_128		0x00000003</span>
<span class="cp">#define EMAC4_RMR_RFAF_16_256		0x00000004</span>
<span class="cp">#define EMAC4_RMR_RFAF_32_512		0x00000005</span>
<span class="cp">#define EMAC4_RMR_RFAF_64_1024		0x00000006</span>
<span class="cp">#define EMAC4_RMR_RFAF_128_2048		0x00000007</span>
<span class="cp">#define EMAC4_RMR_BASE			EMAC4_RMR_RFAF_128_2048</span>
<span class="cp">#define EMAC4_RMR_MJS_MASK              0x0001fff8</span>
<span class="cp">#define EMAC4_RMR_MJS(s)                (((s) &lt;&lt; 3) &amp; EMAC4_RMR_MJS_MASK)</span>

<span class="cm">/* EMACx_ISR &amp; EMACx_ISER */</span>
<span class="cp">#define EMAC4_ISR_TXPE			0x20000000</span>
<span class="cp">#define EMAC4_ISR_RXPE			0x10000000</span>
<span class="cp">#define EMAC4_ISR_TXUE			0x08000000</span>
<span class="cp">#define EMAC4_ISR_RXOE			0x04000000</span>
<span class="cp">#define EMAC_ISR_OVR			0x02000000</span>
<span class="cp">#define EMAC_ISR_PP			0x01000000</span>
<span class="cp">#define EMAC_ISR_BP			0x00800000</span>
<span class="cp">#define EMAC_ISR_RP			0x00400000</span>
<span class="cp">#define EMAC_ISR_SE			0x00200000</span>
<span class="cp">#define EMAC_ISR_ALE			0x00100000</span>
<span class="cp">#define EMAC_ISR_BFCS			0x00080000</span>
<span class="cp">#define EMAC_ISR_PTLE			0x00040000</span>
<span class="cp">#define EMAC_ISR_ORE			0x00020000</span>
<span class="cp">#define EMAC_ISR_IRE			0x00010000</span>
<span class="cp">#define EMAC_ISR_SQE			0x00000080</span>
<span class="cp">#define EMAC_ISR_TE			0x00000040</span>
<span class="cp">#define EMAC_ISR_MOS			0x00000002</span>
<span class="cp">#define EMAC_ISR_MOF			0x00000001</span>

<span class="cm">/* EMACx_STACR */</span>
<span class="cp">#define EMAC_STACR_PHYD_MASK		0xffff</span>
<span class="cp">#define EMAC_STACR_PHYD_SHIFT		16</span>
<span class="cp">#define EMAC_STACR_OC			0x00008000</span>
<span class="cp">#define EMAC_STACR_PHYE			0x00004000</span>
<span class="cp">#define EMAC_STACR_STAC_MASK		0x00003000</span>
<span class="cp">#define EMAC_STACR_STAC_READ		0x00001000</span>
<span class="cp">#define EMAC_STACR_STAC_WRITE		0x00002000</span>
<span class="cp">#define EMAC_STACR_OPBC_MASK		0x00000C00</span>
<span class="cp">#define EMAC_STACR_OPBC_50		0x00000000</span>
<span class="cp">#define EMAC_STACR_OPBC_66		0x00000400</span>
<span class="cp">#define EMAC_STACR_OPBC_83		0x00000800</span>
<span class="cp">#define EMAC_STACR_OPBC_100		0x00000C00</span>
<span class="cp">#define EMAC_STACR_OPBC(freq)		((freq) &lt;= 50 ? EMAC_STACR_OPBC_50 : \</span>
<span class="cp">					 (freq) &lt;= 66 ? EMAC_STACR_OPBC_66 : \</span>
<span class="cp">					 (freq) &lt;= 83 ? EMAC_STACR_OPBC_83 : EMAC_STACR_OPBC_100)</span>
<span class="cp">#define EMAC_STACR_BASE(opb)		EMAC_STACR_OPBC(opb)</span>
<span class="cp">#define EMAC4_STACR_BASE(opb)		0x00000000</span>
<span class="cp">#define EMAC_STACR_PCDA_MASK		0x1f</span>
<span class="cp">#define EMAC_STACR_PCDA_SHIFT		5</span>
<span class="cp">#define EMAC_STACR_PRA_MASK		0x1f</span>
<span class="cp">#define EMACX_STACR_STAC_MASK		0x00003800</span>
<span class="cp">#define EMACX_STACR_STAC_READ		0x00001000</span>
<span class="cp">#define EMACX_STACR_STAC_WRITE		0x00000800</span>
<span class="cp">#define EMACX_STACR_STAC_IND_ADDR	0x00002000</span>
<span class="cp">#define EMACX_STACR_STAC_IND_READ	0x00003800</span>
<span class="cp">#define EMACX_STACR_STAC_IND_READINC	0x00003000</span>
<span class="cp">#define EMACX_STACR_STAC_IND_WRITE	0x00002800</span>


<span class="cm">/* EMACx_TRTR */</span>
<span class="cp">#define EMAC_TRTR_SHIFT_EMAC4		24</span>
<span class="cp">#define EMAC_TRTR_SHIFT		27</span>

<span class="cm">/* EMAC specific TX descriptor control fields (write access) */</span>
<span class="cp">#define EMAC_TX_CTRL_GFCS		0x0200</span>
<span class="cp">#define EMAC_TX_CTRL_GP			0x0100</span>
<span class="cp">#define EMAC_TX_CTRL_ISA		0x0080</span>
<span class="cp">#define EMAC_TX_CTRL_RSA		0x0040</span>
<span class="cp">#define EMAC_TX_CTRL_IVT		0x0020</span>
<span class="cp">#define EMAC_TX_CTRL_RVT		0x0010</span>
<span class="cp">#define EMAC_TX_CTRL_TAH_CSUM		0x000e</span>

<span class="cm">/* EMAC specific TX descriptor status fields (read access) */</span>
<span class="cp">#define EMAC_TX_ST_BFCS			0x0200</span>
<span class="cp">#define EMAC_TX_ST_LCS			0x0080</span>
<span class="cp">#define EMAC_TX_ST_ED			0x0040</span>
<span class="cp">#define EMAC_TX_ST_EC			0x0020</span>
<span class="cp">#define EMAC_TX_ST_LC			0x0010</span>
<span class="cp">#define EMAC_TX_ST_MC			0x0008</span>
<span class="cp">#define EMAC_TX_ST_SC			0x0004</span>
<span class="cp">#define EMAC_TX_ST_UR			0x0002</span>
<span class="cp">#define EMAC_TX_ST_SQE			0x0001</span>
<span class="cp">#define EMAC_IS_BAD_TX			(EMAC_TX_ST_LCS | EMAC_TX_ST_ED | \</span>
<span class="cp">					 EMAC_TX_ST_EC | EMAC_TX_ST_LC | \</span>
<span class="cp">					 EMAC_TX_ST_MC | EMAC_TX_ST_UR)</span>
<span class="cp">#define EMAC_IS_BAD_TX_TAH		(EMAC_TX_ST_LCS | EMAC_TX_ST_ED | \</span>
<span class="cp">					 EMAC_TX_ST_EC | EMAC_TX_ST_LC)</span>

<span class="cm">/* EMAC specific RX descriptor status fields (read access) */</span>
<span class="cp">#define EMAC_RX_ST_OE			0x0200</span>
<span class="cp">#define EMAC_RX_ST_PP			0x0100</span>
<span class="cp">#define EMAC_RX_ST_BP			0x0080</span>
<span class="cp">#define EMAC_RX_ST_RP			0x0040</span>
<span class="cp">#define EMAC_RX_ST_SE			0x0020</span>
<span class="cp">#define EMAC_RX_ST_AE			0x0010</span>
<span class="cp">#define EMAC_RX_ST_BFCS			0x0008</span>
<span class="cp">#define EMAC_RX_ST_PTL			0x0004</span>
<span class="cp">#define EMAC_RX_ST_ORE			0x0002</span>
<span class="cp">#define EMAC_RX_ST_IRE			0x0001</span>
<span class="cp">#define EMAC_RX_TAH_BAD_CSUM		0x0003</span>
<span class="cp">#define EMAC_BAD_RX_MASK		(EMAC_RX_ST_OE | EMAC_RX_ST_BP | \</span>
<span class="cp">					 EMAC_RX_ST_RP | EMAC_RX_ST_SE | \</span>
<span class="cp">					 EMAC_RX_ST_AE | EMAC_RX_ST_BFCS | \</span>
<span class="cp">					 EMAC_RX_ST_PTL | EMAC_RX_ST_ORE | \</span>
<span class="cp">					 EMAC_RX_ST_IRE )</span>
<span class="cp">#endif </span><span class="cm">/* __IBM_NEWEMAC_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
