LEAR_MASK 0x80
#define MC_SEQ_SUP_CNTL__BKPT_CLEAR__SHIFT 0x7
#define MC_SEQ_SUP_CNTL__PGM_CHKSUM_MASK 0xff800000
#define MC_SEQ_SUP_CNTL__PGM_CHKSUM__SHIFT 0x17
#define MC_SEQ_SUP_PGM__CNTL_MASK 0xffffffff
#define MC_SEQ_SUP_PGM__CNTL__SHIFT 0x0
#define MC_SEQ_SUP_GP0_STAT__STATUS_MASK 0xffffffff
#define MC_SEQ_SUP_GP0_STAT__STATUS__SHIFT 0x0
#define MC_SEQ_SUP_GP1_STAT__STATUS_MASK 0xffffffff
#define MC_SEQ_SUP_GP1_STAT__STATUS__SHIFT 0x0
#define MC_SEQ_SUP_GP2_STAT__STATUS_MASK 0xffffffff
#define MC_SEQ_SUP_GP2_STAT__STATUS__SHIFT 0x0
#define MC_SEQ_SUP_GP3_STAT__STATUS_MASK 0xffffffff
#define MC_SEQ_SUP_GP3_STAT__STATUS__SHIFT 0x0
#define MC_SEQ_SUP_IR_STAT__STATUS_MASK 0xffffffff
#define MC_SEQ_SUP_IR_STAT__STATUS__SHIFT 0x0
#define MC_SEQ_SUP_DEC_STAT__STATUS_MASK 0xffffffff
#define MC_SEQ_SUP_DEC_STAT__STATUS__SHIFT 0x0
#define MC_SEQ_SUP_PGM_STAT__STATUS_MASK 0xffffffff
#define MC_SEQ_SUP_PGM_STAT__STATUS__SHIFT 0x0
#define MC_SEQ_SUP_R_PGM__PGM_MASK 0xffffffff
#define MC_SEQ_SUP_R_PGM__PGM__SHIFT 0x0
#define MC_SEQ_MISC3__VALUE_MASK 0xffffffff
#define MC_SEQ_MISC3__VALUE__SHIFT 0x0
#define MC_SEQ_MISC4__VALUE_MASK 0xffffffff
#define MC_SEQ_MISC4__VALUE__SHIFT 0x0
#define MC_SEQ_MISC5__VALUE_MASK 0xffffffff
#define MC_SEQ_MISC5__VALUE__SHIFT 0x0
#define MC_SEQ_MISC6__VALUE_MASK 0xffffffff
#define MC_SEQ_MISC6__VALUE__SHIFT 0x0
#define MC_SEQ_MISC7__VALUE_MASK 0xffffffff
#define MC_SEQ_MISC7__VALUE__SHIFT 0x0
#define MC_SEQ_MISC8__VALUE_MASK 0xffffffff
#define MC_SEQ_MISC8__VALUE__SHIFT 0x0
#define MC_SEQ_MISC9__VALUE_MASK 0xffffffff
#define MC_SEQ_MISC9__VALUE__SHIFT 0x0
#define MC_SEQ_CG__CG_SEQ_REQ_MASK 0xff
#define MC_SEQ_CG__CG_SEQ_REQ__SHIFT 0x0
#define MC_SEQ_CG__CG_SEQ_RESP_MASK 0xff00
#define MC_SEQ_CG__CG_SEQ_RESP__SHIFT 0x8
#define MC_SEQ_CG__SEQ_CG_REQ_MASK 0xff0000
#define MC_SEQ_CG__SEQ_CG_REQ__SHIFT 0x10
#define MC_SEQ_CG__SEQ_CG_RESP_MASK 0xff000000
#define MC_SEQ_CG__SEQ_CG_RESP__SHIFT 0x18
#define MC_SEQ_BYTE_REMAP_D0__BYTE0_MASK 0x3
#define MC_SEQ_BYTE_REMAP_D0__BYTE0__SHIFT 0x0
#define MC_SEQ_BYTE_REMAP_D0__BYTE1_MASK 0xc
#define MC_SEQ_BYTE_REMAP_D0__BYTE1__SHIFT 0x2
#define MC_SEQ_BYTE_REMAP_D0__BYTE2_MASK 0x30
#define MC_SEQ_BYTE_REMAP_D0__BYTE2__SHIFT 0x4
#define MC_SEQ_BYTE_REMAP_D0__BYTE3_MASK 0xc0
#define MC_SEQ_BYTE_REMAP_D0__BYTE3__SHIFT 0x6
#define MC_SEQ_BYTE_REMAP_D1__BYTE0_MASK 0x3
#define MC_SEQ_BYTE_REMAP_D1__BYTE0__SHIFT 0x0
#define MC_SEQ_BYTE_REMAP_D1__BYTE1_MASK 0xc
#define MC_SEQ_BYTE_REMAP_D1__BYTE1__SHIFT 0x2
#define MC_SEQ_BYTE_REMAP_D1__BYTE2_MASK 0x30
#define MC_SEQ_BYTE_REMAP_D1__BYTE2__SHIFT 0x4
#define MC_SEQ_BYTE_REMAP_D1__BYTE3_MASK 0xc0
#define MC_SEQ_BYTE_REMAP_D1__BYTE3__SHIFT 0x6
#define MC_SEQ_BIT_REMAP_B0_D0__BIT0_MASK 0x7
#define MC_SEQ_BIT_REMAP_B0_D0__BIT0__SHIFT 0x0
#define MC_SEQ_BIT_REMAP_B0_D0__BIT1_MASK 0x38
#define MC_SEQ_BIT_REMAP_B0_D0__BIT1__SHIFT 0x3
#define MC_SEQ_BIT_REMAP_B0_D0__BIT2_MASK 0x1c0
#define MC_SEQ_BIT_REMAP_B0_D0__BIT2__SHIFT 0x6
#define MC_SEQ_BIT_REMAP_B0_D0__BIT3_MASK 0xe00
#define MC_SEQ_BIT_REMAP_B0_D0__BIT3__SHIFT 0x9
#define MC_SEQ_BIT_REMAP_B0_D0__BIT4_MASK 0x7000
#define MC_SEQ_BIT_REMAP_B0_D0__BIT4__SHIFT 0xc
#define MC_SEQ_BIT_REMAP_B0_D0__BIT5_MASK 0x38000
#define MC_SEQ_BIT_REMAP_B0_D0__BIT5__SHIFT 0xf
#define MC_SEQ_BIT_REMAP_B0_D0__BIT6_MASK 0x1c0000
#define MC_SEQ_BIT_REMAP_B0_D0__BIT6__SHIFT 0x12
#define MC_SEQ_BIT_REMAP_B0_D0__BIT7_MASK 0xe00000
#define MC_SEQ_BIT_REMAP_B0_D0__BIT7__SHIFT 0x15
#define MC_SEQ_BIT_REMAP_B1_D0__BIT0_MASK 0x7
#define MC_SEQ_BIT_REMAP_B1_D0__BIT0__SHIFT 0x0
#define MC_SEQ_BIT_REMAP_B1_D0__BIT1_MASK 0x38
#define MC_SEQ_BIT_REMAP_B1_D0__BIT1__SHIFT 0x3
#define MC_SEQ_BIT_REMAP_B1_D0__BIT2_MASK 0x1c0
#define MC_SEQ_BIT_REMAP_B1_D0__BIT2__SHIFT 0x6
#define MC_SEQ_BIT_REMAP_B1_D0__BIT3_MASK 0xe00
#define MC_SEQ_BIT_REMAP_B1_D0__BIT3__SHIFT 0x9
#define MC_SEQ_BIT_REMAP_B1_D0__BIT4_MASK 0x7000
#define MC_SEQ_BIT_REMAP_B1_D0__BIT4__SHIFT 0xc
#define MC_SEQ_BIT_REMAP_B1_D0__BIT5_MASK 0x38000
#define MC_SEQ_BIT_REMAP_B1_D0__BIT5__SHIFT 0xf
#define MC_SEQ_BIT_REMAP_B1_D0__BIT6_MASK 0x1c0000
#define MC_SEQ_BIT_REMAP_B1_D0__BIT6__SHIFT 0x12
#define MC_SEQ_BIT_REMAP_B1_D0__BIT7_MASK 0xe00000
#define MC_SEQ_BIT_REMAP_B1_D0__BIT7__SHIFT 0x15
#define MC_SEQ_BIT_REMAP_B2_D0__BIT0_MASK 0x7
#define MC_SEQ_BIT_REMAP_B2_D0__BIT0__SHIFT 0x0
#define MC_SEQ_BIT_REMAP_B2_D0__BIT1_MASK 0x38
#define MC_SEQ_BIT_REMAP_B2_D0__BIT1__SHIFT 0x3
#define MC_SEQ_BIT_REMAP_B2_D0__BIT2_MASK 0x1c0
#define MC_SEQ_BIT_REMAP_B2_D0__BIT2__SHIFT 0x6
#define MC_SEQ_BIT_REMAP_B2_D0__BIT3_MASK 0xe00
#define MC_SEQ_BIT_REMAP_B2_D0__BIT3__SHIFT 0x9
#define MC_SEQ_BIT_REMAP_B2_D0__BIT4_MASK 0x7000
#define MC_SEQ_BIT_REMAP_B2_D0__BIT4__SHIFT 0xc
#define MC_SEQ_BIT_REMAP_B2_D0__BIT5_MASK 0x38000
#define MC_SEQ_BIT_REMAP_B2_D0__BIT5__SHIFT 0xf
#define MC_SEQ_BIT_REMAP_B2_D0__BIT6_MASK 0x1c0000
#define MC_SEQ_BIT_REMAP_B2_D0__BIT6__SHIFT 0x12
#define MC_SEQ_BIT_REMAP_B2_D0__BIT7_MASK 0xe00000
#define MC_SEQ_BIT_REMAP_B2_D0__BIT7__SHIFT 0x15
#define MC_SEQ_BIT_REMAP_B3_D0__BIT0_MASK 0x7
#define MC_SEQ_BIT_REMAP_B3_D0__BIT0__SHIFT 0x0
#define MC_SEQ_BIT_REMAP_B3_D0__BIT1_MASK 0x38
#define MC_SEQ_BIT_REMAP_B3_D0__BIT1__SHIFT 0x3
#define MC_SEQ_BIT_REMAP_B3_D0__BIT2_MASK 0x1c0
#define MC_SEQ_BIT_REMAP_B3_D0__BIT2__SHIFT 0x6
#define MC_SEQ_BIT_REMAP_B3_D0__BIT3_MASK 0xe00
#define MC_SEQ_BIT_REMAP_B3_D0__BIT3__SHIFT 0x9
#define MC_SEQ_BIT_REMAP_B3_D0__BIT4_MASK 0x7000
#define MC_SEQ_BIT_REMAP_B3_D0__BIT4__SHIFT 0xc
#define MC_SEQ_BIT_REMAP_B3_D0__BIT5_MASK 0x38000
#define MC_SEQ_BIT_REMAP_B3_D0__BIT5__SHIFT 0xf
#define MC_SEQ_BIT_REMAP_B3_D0__BIT6_MASK 0x1c0000
#define MC_SEQ_BIT_REMAP_B3_D0__BIT6__SHIFT 0x12
#define MC_SEQ_BIT_REMAP_B3_D0__BIT7_MASK 0xe00000
#define MC_SEQ_BIT_REMAP_B3_D0__BIT7__SHIFT 0x15
#define MC_SEQ_BIT_REMAP_B0_D1__BIT0_MASK 0x7
#define MC_SEQ_BIT_REMAP_B0_D1__BIT0__SHIFT 0x0
#define MC_SEQ_BIT_REMAP_B0_D1__BIT1_MASK 0x38
#define MC_SEQ_BIT_REMAP_B0_D1__BIT1__SHIFT 0x3
#define MC_SEQ_BIT_REMAP_B0_D1__BIT2_MASK 0x1c0
#define MC_SEQ_BIT_REMAP_B0_D1__BIT2__SHIFT 0x6
#define MC_SEQ_BIT_REMAP_B0_D1__BIT3_MASK 0xe00
#define MC_SEQ_BIT_REMAP_B0_D1__BIT3__SHIFT 0x9
#define MC_SEQ_BIT_REMAP_B0_D1__BIT4_MASK 0x7000
#define MC_SEQ_BIT_REMAP_B0_D1__BIT4__SHIFT 0xc
#define MC_SEQ_BIT_REMAP_B0_D1__BIT5_MASK 0x38000
#define MC_SEQ_BIT_REMAP_B0_D1__BIT5__SHIFT 0xf
#define MC_SEQ_BIT_REMAP_B0_D1__BIT6_MASK 0x1c0000
#define MC_SEQ_BIT_REMAP_B0_D1__BIT6__SHIFT 0x12
#define MC_SEQ_BIT_REMAP_B0_D1__BIT7_MASK 0xe00000
#define MC_SEQ_BIT_REMAP_B0_D1__BIT7__SHIFT 0x15
#define MC_SEQ_BIT_REMAP_B1_D1__BIT0_MASK 0x7
#define MC_SEQ_BIT_REMAP_B1_D1__BIT0__SHIFT 0x0
#define MC_SEQ_BIT_REMAP_B1_D1__BIT1_MASK 0x38
#define MC_SEQ_BIT_REMAP_B1_D1__BIT1__SHIFT 0x3
#define MC_SEQ_BIT_REMAP_B1_D1__BIT2_MASK 0x1c0
#define MC_SEQ_BIT_REMAP_B1_D1__BIT2__SHIFT 0x6
#define MC_SEQ_BIT_REMAP_B1_D1__BIT3_MASK 0xe00
#define MC_SEQ_BIT_REMAP_B1_D1__BIT3__SHIFT 0x9
#define MC_SEQ_BIT_REMAP_B1_D1__BIT4_MASK 0x7000
#define MC_SEQ_BIT_REMAP_B1_D1__BIT4__SHIFT 0xc
#define MC_SEQ_BIT_REMAP_B1_D1__BIT5_MASK 0x38000
#define MC_SEQ_BIT_REMAP_B1_D1__BIT5__SHIFT 0xf
#define MC_SEQ_BIT_REMAP_B1_D1__BIT6_MASK 0x1c0000
#define MC_SEQ_BIT_REMAP_B1_D1__BIT6__SHIFT 0x12
#define MC_SEQ_BIT_REMAP_B1_D1__BIT7_MASK 0xe00000
#define MC_SEQ_BIT_REMAP_B1_D1__BIT7__SHIFT 0x15
#define MC_SEQ_BIT_REMAP_B2_D1__BIT0_MASK 0x7
#define MC_SEQ_BIT_REMAP_B2_D1__BIT0__SHIFT 0x0
#define MC_SEQ_BIT_REMAP_B2_D1__BIT1_MASK 0x38
#define MC_SEQ_BIT_REMAP_B2_D1__BIT1__SHIFT 0x3
#define MC_SEQ_BIT_REMAP_B2_D1__BIT2_MASK 0x1c0
#define MC_SEQ_BIT_REMAP_B2_D1__BIT2__SHIFT 0x6
#define MC_SEQ_BIT_REMAP_B2_D1__BIT3_MASK 0xe00
#define MC_SEQ_BIT_REMAP_B2_D1__BIT3__SHIFT 0x9
#define MC_SEQ_BIT_REMAP_B2_D1__BIT4_MASK 0x7000
#define MC_SEQ_BIT_REMAP_B2_D1__BIT4__SHIFT 0xc
#define MC_SEQ_BIT_REMAP_B2_D1__BIT5_MASK 0x38000
#define MC_SEQ_BIT_REMAP_B2_D1__BIT5__SHIFT 0xf
#define MC_SEQ_BIT_REMAP_B2_D1__BIT6_MASK 0x1c0000
#define MC_SEQ_BIT_REMAP_B2_D1__BIT6__SHIFT 0x12
#define MC_SEQ_BIT_REMAP_B2_D1__BIT7_MASK 0xe00000
#define MC_SEQ_BIT_REMAP_B2_D1__BIT7__SHIFT 0x15
#define MC_SEQ_BIT_REMAP_B3_D1__BIT0_MASK 0x7
#define MC_SEQ_BIT_REMAP_B3_D1__BIT0__SHIFT 0x0
#define MC_SEQ_BIT_REMAP_B3_D1__BIT1_MASK 0x38
#define MC_SEQ_BIT_REMAP_B3_D1__BIT1__SHIFT 0x3
#define MC_SEQ_BIT_REMAP_B3_D1__BIT2_MASK 0x1c0
#define MC_SEQ_BIT_REMAP_B3_D1__BIT2__SHIFT 0x6
#define MC_SEQ_BIT_REMAP_B3_D1__BIT3_MASK 0xe00
#define MC_SEQ_BIT_REMAP_B3_D1__BIT3__SHIFT 0x9
#define MC_SEQ_BIT_REMAP_B3_D1__BIT4_MASK 0x7000
#define MC_SEQ_BIT_REMAP_B3_D1__BIT4__SHIFT 0xc
#define MC_SEQ_BIT_REMAP_B3_D1__BIT5_MASK 0x38000
#define MC_SEQ_BIT_REMAP_B3_D1__BIT5__SHIFT 0xf
#define MC_SEQ_BIT_REMAP_B3_D1__BIT6_MASK 0x1c0000
#define MC_SEQ_BIT_REMAP_B3_D1__BIT6__SHIFT 0x12
#define MC_SEQ_BIT_REMAP_B3_D1__BIT7_MASK 0xe00000
#define MC_SEQ_BIT_REMAP_B3_D1__BIT7__SHIFT 0x15
#define MC_SEQ_RAS_TIMING_LP__TRCDW_MASK 0x1f
#define MC_SEQ_RAS_TIMING_LP__TRCDW__SHIFT 0x0
#define MC_SEQ_RAS_TIMING_LP__TRCDWA_MASK 0x3e0
#define MC_SEQ_RAS_TIMING_LP__TRCDWA__SHIFT 0x5
#define MC_SEQ_RAS_TIMING_LP__TRCDR_MASK 0x7c00
#define MC_SEQ_RAS_TIMING_LP__TRCDR__SHIFT 0xa
#define MC_SEQ_RAS_TIMING_LP__TRCDRA_MASK 0xf8000
#define MC_SEQ_RAS_TIMING_LP__TRCDRA__SHIFT 0xf
#define MC_SEQ_RAS_TIMING_LP__TRRD_MASK 0xf00000
#define MC_SEQ_RAS_TIMING_LP__TRRD__SHIFT 0x14
#define MC_SEQ_RAS_TIMING_LP__TRC_MASK 0x7f000000
#define MC_SEQ_RAS_TIMING_LP__TRC__SHIFT 0x18
#define MC_SEQ_CAS_TIMING_LP__TNOPW_MASK 0x3
#define MC_SEQ_CAS_TIMING_LP__TNOPW__SHIFT 0x0
#define MC_SEQ_CAS_TIMING_LP__TNOPR_MASK 0xc
#define MC_SEQ_CAS_TIMING_LP__TNOPR__SHIFT 0x2
#define MC_SEQ_CAS_TIMING_LP__TR2W_MASK 0x1f0
#define MC_SEQ_CAS_TIMING_LP__TR2W__SHIFT 0x4
#define MC_SEQ_CAS_TIMING_LP__TCCDL_MASK 0xe00
#define MC_SEQ_CAS_TIMING_LP__TCCDL__SHIFT 0x9
#define MC_SEQ_CAS_TIMING_LP__TR2R_MASK 0xf000
#define MC_SEQ_CAS_TIMING_LP__TR2R__SHIFT 0xc
#define MC_SEQ_CAS_TIMING_LP__TW2R_MASK 0x1f0000
#define MC_SEQ_CAS_TIMING_LP__TW2R__SHIFT 0x10
#define MC_SEQ_CAS_TIMING_LP__TCL_MASK 0x1f000000
#define MC_SEQ_CAS_TIMING_LP__TCL__SHIFT 0x18
#define MC_SEQ_MISC_TIMING_LP__TRP_WRA_MASK 0x3f
#define MC_SEQ_MISC_TIMING_LP__TRP_WRA__SHIFT 0x0
#define MC_SEQ_MISC_TIMING_LP__TRP_RDA_MASK 0x3f00
#define MC_SEQ_MISC_TIMING_LP__TRP_RDA__SHIFT 0x8
#define MC_SEQ_MISC_TIMING_LP__TRP_MASK 0xf8000
#define MC_SEQ_MISC_TIMING_LP__TRP__SHIFT 0xf
#define MC_SEQ_MISC_TIMING_LP__TRFC_MASK 0x1ff00000
#define MC_SEQ_MISC_TIMING_LP__TRFC__SHIFT 0x14
#define MC_SEQ_MISC_TIMING2_LP__PA2RDATA_MASK 0x7
#define MC_SEQ_MISC_TIMING2_LP__PA2RDATA__SHIFT 0x0
#define MC_SEQ_MISC_TIMING2_LP__PA2WDATA_MASK 0x70
#define MC_SEQ_MISC_TIMING2_LP__PA2WDATA__SHIFT 0x4
#define MC_SEQ_MISC_TIMING2_LP__FAW_MASK 0x1f00
#define MC_SEQ_MISC_TIMING2_LP__FAW__SHIFT 0x8
#define MC_SEQ_MISC_TIMING2_LP__TREDC_MASK 0xe000
#define MC_SEQ_MISC_TIMING2_LP__TREDC__SHIFT 0xd
#define MC_SEQ_MISC_TIMING2_LP__TWEDC_MASK 0x1f0000
#define MC_SEQ_MISC_TIMING2_LP__TWEDC__SHIFT 0x10
#define MC_SEQ_MISC_TIMING2_LP__TADR_MASK 0xe00000
#define MC_SEQ_MISC_TIMING2_LP__TADR__SHIFT 0x15
#define MC_SEQ_MISC_TIMING2_LP__TFCKTR_