Analysis & Synthesis report for RedNeuronal_NiosII
Mon Jan 08 01:17:13 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |RedNeuronal_NiosII|RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_tck:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_tck|DRsize
 11. Registers Protected by Synthesis
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_register_bank_a_module:RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated
 18. Source assignments for RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_register_bank_b_module:RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated
 19. Source assignments for RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_debug:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 20. Source assignments for RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_ocimem:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_ocimem|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_ociram_sp_ram_module:RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated
 21. Source assignments for RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_tck:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 22. Source assignments for RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_tck:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 23. Source assignments for RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_sysclk:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 24. Source assignments for RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_sysclk:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 25. Source assignments for RedNeuronal_NiosII_sram:sram|altsyncram:the_altsyncram|altsyncram_vhn1:auto_generated
 26. Source assignments for RedNeuronal_NiosII_uart:uart|RedNeuronal_NiosII_uart_scfifo_w:the_RedNeuronal_NiosII_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 27. Source assignments for RedNeuronal_NiosII_uart:uart|RedNeuronal_NiosII_uart_scfifo_r:the_RedNeuronal_NiosII_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 28. Source assignments for RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|RedNeuronal_NiosII_mm_interconnect_0_cmd_demux:cmd_demux
 29. Source assignments for RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|RedNeuronal_NiosII_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 30. Source assignments for RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|RedNeuronal_NiosII_mm_interconnect_0_rsp_demux:rsp_demux
 31. Source assignments for RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|RedNeuronal_NiosII_mm_interconnect_0_cmd_demux_001:rsp_demux_001
 32. Source assignments for RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|RedNeuronal_NiosII_mm_interconnect_0_cmd_demux_001:rsp_demux_002
 33. Source assignments for altera_reset_controller:rst_controller
 34. Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 35. Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 36. Parameter Settings for User Entity Instance: RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_register_bank_a_module:RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_register_bank_a
 37. Parameter Settings for User Entity Instance: RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_register_bank_a_module:RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_register_bank_a|altsyncram:the_altsyncram
 38. Parameter Settings for User Entity Instance: RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_register_bank_b_module:RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_register_bank_b
 39. Parameter Settings for User Entity Instance: RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_register_bank_b_module:RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_register_bank_b|altsyncram:the_altsyncram
 40. Parameter Settings for User Entity Instance: RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_debug:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 41. Parameter Settings for User Entity Instance: RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_ocimem:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_ocimem|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_ociram_sp_ram_module:RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_ociram_sp_ram
 42. Parameter Settings for User Entity Instance: RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_ocimem:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_ocimem|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_ociram_sp_ram_module:RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_ociram_sp_ram|altsyncram:the_altsyncram
 43. Parameter Settings for User Entity Instance: RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_tck:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 44. Parameter Settings for User Entity Instance: RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_tck:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 45. Parameter Settings for User Entity Instance: RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_sysclk:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 46. Parameter Settings for User Entity Instance: RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_sysclk:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 47. Parameter Settings for User Entity Instance: RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_phy
 48. Parameter Settings for User Entity Instance: RedNeuronal_NiosII_sram:sram
 49. Parameter Settings for User Entity Instance: RedNeuronal_NiosII_sram:sram|altsyncram:the_altsyncram
 50. Parameter Settings for User Entity Instance: RedNeuronal_NiosII_uart:uart|RedNeuronal_NiosII_uart_scfifo_w:the_RedNeuronal_NiosII_uart_scfifo_w|scfifo:wfifo
 51. Parameter Settings for User Entity Instance: RedNeuronal_NiosII_uart:uart|RedNeuronal_NiosII_uart_scfifo_r:the_RedNeuronal_NiosII_uart_scfifo_r|scfifo:rfifo
 52. Parameter Settings for User Entity Instance: RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:redneuronal_niosii_data_master_translator
 53. Parameter Settings for User Entity Instance: RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:redneuronal_niosii_instruction_master_translator
 54. Parameter Settings for User Entity Instance: RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_avalon_jtag_slave_translator
 55. Parameter Settings for User Entity Instance: RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:redneuronal_niosii_debug_mem_slave_translator
 56. Parameter Settings for User Entity Instance: RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_s1_translator
 57. Parameter Settings for User Entity Instance: RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:redneuronal_niosii_data_master_agent
 58. Parameter Settings for User Entity Instance: RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:redneuronal_niosii_instruction_master_agent
 59. Parameter Settings for User Entity Instance: RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_avalon_jtag_slave_agent
 60. Parameter Settings for User Entity Instance: RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 61. Parameter Settings for User Entity Instance: RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_avalon_jtag_slave_agent_rsp_fifo
 62. Parameter Settings for User Entity Instance: RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:redneuronal_niosii_debug_mem_slave_agent
 63. Parameter Settings for User Entity Instance: RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:redneuronal_niosii_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 64. Parameter Settings for User Entity Instance: RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:redneuronal_niosii_debug_mem_slave_agent_rsp_fifo
 65. Parameter Settings for User Entity Instance: RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_s1_agent
 66. Parameter Settings for User Entity Instance: RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 67. Parameter Settings for User Entity Instance: RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo
 68. Parameter Settings for User Entity Instance: RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|RedNeuronal_NiosII_mm_interconnect_0_router:router|RedNeuronal_NiosII_mm_interconnect_0_router_default_decode:the_default_decode
 69. Parameter Settings for User Entity Instance: RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|RedNeuronal_NiosII_mm_interconnect_0_router_001:router_001|RedNeuronal_NiosII_mm_interconnect_0_router_001_default_decode:the_default_decode
 70. Parameter Settings for User Entity Instance: RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|RedNeuronal_NiosII_mm_interconnect_0_router_002:router_002|RedNeuronal_NiosII_mm_interconnect_0_router_002_default_decode:the_default_decode
 71. Parameter Settings for User Entity Instance: RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|RedNeuronal_NiosII_mm_interconnect_0_router_003:router_003|RedNeuronal_NiosII_mm_interconnect_0_router_003_default_decode:the_default_decode
 72. Parameter Settings for User Entity Instance: RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|RedNeuronal_NiosII_mm_interconnect_0_router_003:router_004|RedNeuronal_NiosII_mm_interconnect_0_router_003_default_decode:the_default_decode
 73. Parameter Settings for User Entity Instance: RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|RedNeuronal_NiosII_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb
 74. Parameter Settings for User Entity Instance: RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|RedNeuronal_NiosII_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 75. Parameter Settings for User Entity Instance: RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|RedNeuronal_NiosII_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb
 76. Parameter Settings for User Entity Instance: RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|RedNeuronal_NiosII_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 77. Parameter Settings for User Entity Instance: RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|RedNeuronal_NiosII_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
 78. Parameter Settings for User Entity Instance: RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|RedNeuronal_NiosII_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 79. Parameter Settings for User Entity Instance: RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|RedNeuronal_NiosII_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
 80. Parameter Settings for User Entity Instance: RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|RedNeuronal_NiosII_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 81. Parameter Settings for User Entity Instance: RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|RedNeuronal_NiosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
 82. Parameter Settings for User Entity Instance: RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|RedNeuronal_NiosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
 83. Parameter Settings for User Entity Instance: RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|RedNeuronal_NiosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
 84. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller
 85. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 86. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 87. altsyncram Parameter Settings by Entity Instance
 88. scfifo Parameter Settings by Entity Instance
 89. Port Connectivity Checks: "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
 90. Port Connectivity Checks: "altera_reset_controller:rst_controller"
 91. Port Connectivity Checks: "RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|RedNeuronal_NiosII_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
 92. Port Connectivity Checks: "RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|RedNeuronal_NiosII_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
 93. Port Connectivity Checks: "RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|RedNeuronal_NiosII_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
 94. Port Connectivity Checks: "RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|RedNeuronal_NiosII_mm_interconnect_0_router_003:router_003|RedNeuronal_NiosII_mm_interconnect_0_router_003_default_decode:the_default_decode"
 95. Port Connectivity Checks: "RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|RedNeuronal_NiosII_mm_interconnect_0_router_002:router_002|RedNeuronal_NiosII_mm_interconnect_0_router_002_default_decode:the_default_decode"
 96. Port Connectivity Checks: "RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|RedNeuronal_NiosII_mm_interconnect_0_router_001:router_001|RedNeuronal_NiosII_mm_interconnect_0_router_001_default_decode:the_default_decode"
 97. Port Connectivity Checks: "RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|RedNeuronal_NiosII_mm_interconnect_0_router:router|RedNeuronal_NiosII_mm_interconnect_0_router_default_decode:the_default_decode"
 98. Port Connectivity Checks: "RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo"
 99. Port Connectivity Checks: "RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_s1_agent"
100. Port Connectivity Checks: "RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:redneuronal_niosii_debug_mem_slave_agent_rsp_fifo"
101. Port Connectivity Checks: "RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:redneuronal_niosii_debug_mem_slave_agent"
102. Port Connectivity Checks: "RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_avalon_jtag_slave_agent_rsp_fifo"
103. Port Connectivity Checks: "RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_avalon_jtag_slave_agent"
104. Port Connectivity Checks: "RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:redneuronal_niosii_instruction_master_agent"
105. Port Connectivity Checks: "RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:redneuronal_niosii_data_master_agent"
106. Port Connectivity Checks: "RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_s1_translator"
107. Port Connectivity Checks: "RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:redneuronal_niosii_debug_mem_slave_translator"
108. Port Connectivity Checks: "RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_avalon_jtag_slave_translator"
109. Port Connectivity Checks: "RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:redneuronal_niosii_instruction_master_translator"
110. Port Connectivity Checks: "RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:redneuronal_niosii_data_master_translator"
111. Port Connectivity Checks: "RedNeuronal_NiosII_uart:uart|alt_jtag_atlantic:RedNeuronal_NiosII_uart_alt_jtag_atlantic"
112. Port Connectivity Checks: "RedNeuronal_NiosII_uart:uart"
113. Port Connectivity Checks: "RedNeuronal_NiosII_sram:sram"
114. Port Connectivity Checks: "RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_phy"
115. Port Connectivity Checks: "RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_sysclk:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
116. Port Connectivity Checks: "RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_sysclk:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
117. Port Connectivity Checks: "RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_pib:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_pib"
118. Port Connectivity Checks: "RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_fifo:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_fifo|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_fifo_wrptr_inc:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_fifo_wrptr_inc"
119. Port Connectivity Checks: "RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_dtrace:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_dtrace|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_td_mode:RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_trc_ctrl_td_mode"
120. Port Connectivity Checks: "RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_itrace:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_itrace"
121. Port Connectivity Checks: "RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_dbrk:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_dbrk"
122. Port Connectivity Checks: "RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_xbrk:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_xbrk"
123. Port Connectivity Checks: "RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_debug:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_debug"
124. Port Connectivity Checks: "RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci"
125. Port Connectivity Checks: "RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_test_bench:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_test_bench"
126. Port Connectivity Checks: "RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii"
127. Post-Synthesis Netlist Statistics for Top Partition
128. Elapsed Time Per Partition
129. Analysis & Synthesis Messages
130. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Jan 08 01:17:13 2024       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; RedNeuronal_NiosII                          ;
; Top-level Entity Name           ; RedNeuronal_NiosII                          ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 881                                         ;
; Total pins                      ; 1                                           ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 3,288,064                                   ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; RedNeuronal_NiosII ; RedNeuronal_NiosII ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
; File Name with User-Entered Path                                                                                  ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                ; Library            ;
+-------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
; RedNeuronal_NiosII/synthesis/RedNeuronal_NiosII.v                                                                 ; yes             ; User Verilog HDL File                        ; C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/RedNeuronal_NiosII.v                                                                 ; RedNeuronal_NiosII ;
; RedNeuronal_NiosII/synthesis/submodules/altera_reset_controller.v                                                 ; yes             ; User Verilog HDL File                        ; C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/altera_reset_controller.v                                                 ; RedNeuronal_NiosII ;
; RedNeuronal_NiosII/synthesis/submodules/altera_reset_synchronizer.v                                               ; yes             ; User Verilog HDL File                        ; C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/altera_reset_synchronizer.v                                               ; RedNeuronal_NiosII ;
; RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_irq_mapper.sv                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_irq_mapper.sv                                          ; RedNeuronal_NiosII ;
; RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_mm_interconnect_0.v                                    ; yes             ; User Verilog HDL File                        ; C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_mm_interconnect_0.v                                    ; RedNeuronal_NiosII ;
; RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File                        ; C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_mm_interconnect_0_avalon_st_adapter.v                  ; RedNeuronal_NiosII ;
; RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; RedNeuronal_NiosII ;
; RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_mm_interconnect_0_rsp_mux_001.sv                       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_mm_interconnect_0_rsp_mux_001.sv                       ; RedNeuronal_NiosII ;
; RedNeuronal_NiosII/synthesis/submodules/altera_merlin_arbitrator.sv                                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/altera_merlin_arbitrator.sv                                               ; RedNeuronal_NiosII ;
; RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_mm_interconnect_0_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_mm_interconnect_0_rsp_mux.sv                           ; RedNeuronal_NiosII ;
; RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_mm_interconnect_0_rsp_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_mm_interconnect_0_rsp_demux.sv                         ; RedNeuronal_NiosII ;
; RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_mm_interconnect_0_cmd_mux_001.sv                       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_mm_interconnect_0_cmd_mux_001.sv                       ; RedNeuronal_NiosII ;
; RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_mm_interconnect_0_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_mm_interconnect_0_cmd_mux.sv                           ; RedNeuronal_NiosII ;
; RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_mm_interconnect_0_cmd_demux_001.sv                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_mm_interconnect_0_cmd_demux_001.sv                     ; RedNeuronal_NiosII ;
; RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_mm_interconnect_0_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_mm_interconnect_0_cmd_demux.sv                         ; RedNeuronal_NiosII ;
; RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_mm_interconnect_0_router_003.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_mm_interconnect_0_router_003.sv                        ; RedNeuronal_NiosII ;
; RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_mm_interconnect_0_router_002.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_mm_interconnect_0_router_002.sv                        ; RedNeuronal_NiosII ;
; RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_mm_interconnect_0_router_001.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_mm_interconnect_0_router_001.sv                        ; RedNeuronal_NiosII ;
; RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_mm_interconnect_0_router.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_mm_interconnect_0_router.sv                            ; RedNeuronal_NiosII ;
; RedNeuronal_NiosII/synthesis/submodules/altera_avalon_sc_fifo.v                                                   ; yes             ; User Verilog HDL File                        ; C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/altera_avalon_sc_fifo.v                                                   ; RedNeuronal_NiosII ;
; RedNeuronal_NiosII/synthesis/submodules/altera_merlin_slave_agent.sv                                              ; yes             ; User SystemVerilog HDL File                  ; C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/altera_merlin_slave_agent.sv                                              ; RedNeuronal_NiosII ;
; RedNeuronal_NiosII/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                       ; RedNeuronal_NiosII ;
; RedNeuronal_NiosII/synthesis/submodules/altera_merlin_master_agent.sv                                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/altera_merlin_master_agent.sv                                             ; RedNeuronal_NiosII ;
; RedNeuronal_NiosII/synthesis/submodules/altera_merlin_slave_translator.sv                                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/altera_merlin_slave_translator.sv                                         ; RedNeuronal_NiosII ;
; RedNeuronal_NiosII/synthesis/submodules/altera_merlin_master_translator.sv                                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/altera_merlin_master_translator.sv                                        ; RedNeuronal_NiosII ;
; RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_uart.v                                                 ; yes             ; User Verilog HDL File                        ; C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_uart.v                                                 ; RedNeuronal_NiosII ;
; RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_sram.hex                                               ; yes             ; User Hexadecimal (Intel-Format) File         ; C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_sram.hex                                               ; RedNeuronal_NiosII ;
; RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_sram.v                                                 ; yes             ; User Verilog HDL File                        ; C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_sram.v                                                 ; RedNeuronal_NiosII ;
; RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_RedNeuronal_NiosII.v                                   ; yes             ; User Verilog HDL File                        ; C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_RedNeuronal_NiosII.v                                   ; RedNeuronal_NiosII ;
; RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_RedNeuronal_NiosII_cpu.v                               ; yes             ; User Verilog HDL File                        ; C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_RedNeuronal_NiosII_cpu.v                               ; RedNeuronal_NiosII ;
; RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_sysclk.v            ; yes             ; User Verilog HDL File                        ; C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_sysclk.v            ; RedNeuronal_NiosII ;
; RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_tck.v               ; yes             ; User Verilog HDL File                        ; C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_tck.v               ; RedNeuronal_NiosII ;
; RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper.v           ; yes             ; User Verilog HDL File                        ; C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper.v           ; RedNeuronal_NiosII ;
; RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_test_bench.v                    ; yes             ; User Verilog HDL File                        ; C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_test_bench.v                    ; RedNeuronal_NiosII ;
; altsyncram.tdf                                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                       ;                    ;
; stratix_ram_block.inc                                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                ;                    ;
; lpm_mux.inc                                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                          ;                    ;
; lpm_decode.inc                                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                       ;                    ;
; aglobal181.inc                                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                                                       ;                    ;
; a_rdenreg.inc                                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                        ;                    ;
; altrom.inc                                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                                                           ;                    ;
; altram.inc                                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                                                           ;                    ;
; altdpram.inc                                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                                                         ;                    ;
; db/altsyncram_msi1.tdf                                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/braya/Desktop/RedNeuronal_NiosII/db/altsyncram_msi1.tdf                                                                                            ;                    ;
; altera_std_synchronizer.v                                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                                            ;                    ;
; db/altsyncram_qid1.tdf                                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/braya/Desktop/RedNeuronal_NiosII/db/altsyncram_qid1.tdf                                                                                            ;                    ;
; sld_virtual_jtag_basic.v                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                             ;                    ;
; sld_jtag_endpoint_adapter.vhd                                                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                        ;                    ;
; sld_jtag_endpoint_adapter_impl.sv                                                                                 ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                    ;                    ;
; db/altsyncram_vhn1.tdf                                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/braya/Desktop/RedNeuronal_NiosII/db/altsyncram_vhn1.tdf                                                                                            ;                    ;
; db/decode_qma.tdf                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/braya/Desktop/RedNeuronal_NiosII/db/decode_qma.tdf                                                                                                 ;                    ;
; db/mux_nib.tdf                                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/braya/Desktop/RedNeuronal_NiosII/db/mux_nib.tdf                                                                                                    ;                    ;
; scfifo.tdf                                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf                                                                                           ;                    ;
; a_regfifo.inc                                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                                        ;                    ;
; a_dpfifo.inc                                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                                         ;                    ;
; a_i2fifo.inc                                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                                         ;                    ;
; a_fffifo.inc                                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                                         ;                    ;
; a_f2fifo.inc                                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                                         ;                    ;
; db/scfifo_3291.tdf                                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/braya/Desktop/RedNeuronal_NiosII/db/scfifo_3291.tdf                                                                                                ;                    ;
; db/a_dpfifo_5771.tdf                                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/braya/Desktop/RedNeuronal_NiosII/db/a_dpfifo_5771.tdf                                                                                              ;                    ;
; db/a_fefifo_7cf.tdf                                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/braya/Desktop/RedNeuronal_NiosII/db/a_fefifo_7cf.tdf                                                                                               ;                    ;
; db/cntr_vg7.tdf                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/braya/Desktop/RedNeuronal_NiosII/db/cntr_vg7.tdf                                                                                                   ;                    ;
; db/altsyncram_7pu1.tdf                                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/braya/Desktop/RedNeuronal_NiosII/db/altsyncram_7pu1.tdf                                                                                            ;                    ;
; db/cntr_jgb.tdf                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/braya/Desktop/RedNeuronal_NiosII/db/cntr_jgb.tdf                                                                                                   ;                    ;
; alt_jtag_atlantic.v                                                                                               ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                                                  ;                    ;
; sld_hub.vhd                                                                                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                          ; altera_sld         ;
; db/ip/sld336e060f/alt_sld_fab.v                                                                                   ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/braya/Desktop/RedNeuronal_NiosII/db/ip/sld336e060f/alt_sld_fab.v                                                                                   ; alt_sld_fab        ;
; db/ip/sld336e060f/submodules/alt_sld_fab_alt_sld_fab.v                                                            ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/braya/Desktop/RedNeuronal_NiosII/db/ip/sld336e060f/submodules/alt_sld_fab_alt_sld_fab.v                                                            ; alt_sld_fab        ;
; db/ip/sld336e060f/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                     ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/braya/Desktop/RedNeuronal_NiosII/db/ip/sld336e060f/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                     ; alt_sld_fab        ;
; db/ip/sld336e060f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                                  ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/braya/Desktop/RedNeuronal_NiosII/db/ip/sld336e060f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                                  ; alt_sld_fab        ;
; db/ip/sld336e060f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                                ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/braya/Desktop/RedNeuronal_NiosII/db/ip/sld336e060f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                                ; alt_sld_fab        ;
; db/ip/sld336e060f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                                  ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/braya/Desktop/RedNeuronal_NiosII/db/ip/sld336e060f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                                  ; alt_sld_fab        ;
; sld_jtag_hub.vhd                                                                                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                     ;                    ;
; sld_rom_sr.vhd                                                                                                    ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                       ;                    ;
+-------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+---------------------------------------------+---------------+
; Resource                                    ; Usage         ;
+---------------------------------------------+---------------+
; Estimate of Logic utilization (ALMs needed) ; 855           ;
;                                             ;               ;
; Combinational ALUT usage for logic          ; 1273          ;
;     -- 7 input functions                    ; 29            ;
;     -- 6 input functions                    ; 299           ;
;     -- 5 input functions                    ; 250           ;
;     -- 4 input functions                    ; 229           ;
;     -- <=3 input functions                  ; 466           ;
;                                             ;               ;
; Dedicated logic registers                   ; 881           ;
;                                             ;               ;
; I/O pins                                    ; 1             ;
; Total MLAB memory bits                      ; 0             ;
; Total block memory bits                     ; 3288064       ;
;                                             ;               ;
; Total DSP Blocks                            ; 0             ;
;                                             ;               ;
; Maximum fan-out node                        ; clk_clk~input ;
; Maximum fan-out                             ; 1238          ;
; Total fan-out                               ; 17916         ;
; Average fan-out                             ; 6.65          ;
+---------------------------------------------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------+
; Compilation Hierarchy Node                                                                                                                     ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Entity Name                                                      ; Library Name       ;
+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------+
; |RedNeuronal_NiosII                                                                                                                            ; 1273 (1)            ; 881 (0)                   ; 3288064           ; 0          ; 1    ; 0            ; |RedNeuronal_NiosII                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; RedNeuronal_NiosII                                               ; RedNeuronal_NiosII ;
;    |RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|                                                                                  ; 665 (0)             ; 578 (0)                   ; 10240             ; 0          ; 0    ; 0            ; |RedNeuronal_NiosII|RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; RedNeuronal_NiosII_RedNeuronal_NiosII                            ; RedNeuronal_NiosII ;
;       |RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|                                                                                          ; 665 (504)           ; 578 (309)                 ; 10240             ; 0          ; 0    ; 0            ; |RedNeuronal_NiosII|RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu                                                                                                                                                                                                                                                                                                                                                                                                                                ; RedNeuronal_NiosII_RedNeuronal_NiosII_cpu                        ; RedNeuronal_NiosII ;
;          |RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|                         ; 161 (6)             ; 269 (80)                  ; 8192              ; 0          ; 0    ; 0            ; |RedNeuronal_NiosII|RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci                                                                                                                                                                                                                                                                                                                    ; RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci              ; RedNeuronal_NiosII ;
;             |RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper|  ; 63 (0)              ; 96 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |RedNeuronal_NiosII|RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper                                                                                                                                                                                    ; RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper    ; RedNeuronal_NiosII ;
;                |RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_sysclk:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_sysclk| ; 6 (6)               ; 49 (45)                   ; 0                 ; 0          ; 0    ; 0            ; |RedNeuronal_NiosII|RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_sysclk:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_sysclk                                                      ; RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_sysclk     ; RedNeuronal_NiosII ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                       ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RedNeuronal_NiosII|RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_sysclk:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                                          ; work               ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer4|                                                                       ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RedNeuronal_NiosII|RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_sysclk:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                                          ; work               ;
;                |RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_tck:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_tck|       ; 53 (53)             ; 47 (43)                   ; 0                 ; 0          ; 0    ; 0            ; |RedNeuronal_NiosII|RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_tck:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_tck                                                            ; RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_tck        ; RedNeuronal_NiosII ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                       ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RedNeuronal_NiosII|RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_tck:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                                          ; work               ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                       ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RedNeuronal_NiosII|RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_tck:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                                          ; work               ;
;                |sld_virtual_jtag_basic:RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_phy|                                              ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RedNeuronal_NiosII|RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_phy                                                                                                   ; sld_virtual_jtag_basic                                           ; work               ;
;             |RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg|        ; 8 (8)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |RedNeuronal_NiosII|RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg                                                                                                                                                                                          ; RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg       ; RedNeuronal_NiosII ;
;             |RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_break:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_break|          ; 2 (2)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RedNeuronal_NiosII|RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_break:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_break                                                                                                                                                                                            ; RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_break        ; RedNeuronal_NiosII ;
;             |RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_debug:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_debug|          ; 6 (6)               ; 9 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |RedNeuronal_NiosII|RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_debug:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_debug                                                                                                                                                                                            ; RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_debug        ; RedNeuronal_NiosII ;
;                |altera_std_synchronizer:the_altera_std_synchronizer|                                                                           ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RedNeuronal_NiosII|RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_debug:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                        ; altera_std_synchronizer                                          ; work               ;
;             |RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_ocimem:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_ocimem|                ; 76 (76)             ; 49 (49)                   ; 8192              ; 0          ; 0    ; 0            ; |RedNeuronal_NiosII|RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_ocimem:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_ocimem                                                                                                                                                                                                  ; RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_ocimem           ; RedNeuronal_NiosII ;
;                |RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_ociram_sp_ram_module:RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_ociram_sp_ram|        ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |RedNeuronal_NiosII|RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_ocimem:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_ocimem|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_ociram_sp_ram_module:RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_ociram_sp_ram                                                                           ; RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_ociram_sp_ram_module   ; RedNeuronal_NiosII ;
;                   |altsyncram:the_altsyncram|                                                                                                  ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |RedNeuronal_NiosII|RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_ocimem:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_ocimem|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_ociram_sp_ram_module:RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                                       ; work               ;
;                      |altsyncram_qid1:auto_generated|                                                                                          ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |RedNeuronal_NiosII|RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_ocimem:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_ocimem|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_ociram_sp_ram_module:RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated                  ; altsyncram_qid1                                                  ; work               ;
;          |RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_register_bank_a_module:RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_register_bank_a|          ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |RedNeuronal_NiosII|RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_register_bank_a_module:RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_register_bank_a                                                                                                                                                                                                                                                                                                     ; RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_register_bank_a_module ; RedNeuronal_NiosII ;
;             |altsyncram:the_altsyncram|                                                                                                        ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |RedNeuronal_NiosII|RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_register_bank_a_module:RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                           ; altsyncram                                                       ; work               ;
;                |altsyncram_msi1:auto_generated|                                                                                                ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |RedNeuronal_NiosII|RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_register_bank_a_module:RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated                                                                                                                                                                                                                                            ; altsyncram_msi1                                                  ; work               ;
;          |RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_register_bank_b_module:RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_register_bank_b|          ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |RedNeuronal_NiosII|RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_register_bank_b_module:RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_register_bank_b                                                                                                                                                                                                                                                                                                     ; RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_register_bank_b_module ; RedNeuronal_NiosII ;
;             |altsyncram:the_altsyncram|                                                                                                        ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |RedNeuronal_NiosII|RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_register_bank_b_module:RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                           ; altsyncram                                                       ; work               ;
;                |altsyncram_msi1:auto_generated|                                                                                                ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |RedNeuronal_NiosII|RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_register_bank_b_module:RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated                                                                                                                                                                                                                                            ; altsyncram_msi1                                                  ; work               ;
;    |RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|                                                                                    ; 191 (0)             ; 86 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |RedNeuronal_NiosII|RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; RedNeuronal_NiosII_mm_interconnect_0                             ; RedNeuronal_NiosII ;
;       |RedNeuronal_NiosII_mm_interconnect_0_cmd_demux:cmd_demux|                                                                               ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RedNeuronal_NiosII|RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|RedNeuronal_NiosII_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                                                                                                                                       ; RedNeuronal_NiosII_mm_interconnect_0_cmd_demux                   ; RedNeuronal_NiosII ;
;       |RedNeuronal_NiosII_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                       ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RedNeuronal_NiosII|RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|RedNeuronal_NiosII_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                                                                                                                                               ; RedNeuronal_NiosII_mm_interconnect_0_cmd_demux_001               ; RedNeuronal_NiosII ;
;       |RedNeuronal_NiosII_mm_interconnect_0_cmd_demux_001:rsp_demux_001|                                                                       ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RedNeuronal_NiosII|RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|RedNeuronal_NiosII_mm_interconnect_0_cmd_demux_001:rsp_demux_001                                                                                                                                                                                                                                                                                                                                                                                                               ; RedNeuronal_NiosII_mm_interconnect_0_cmd_demux_001               ; RedNeuronal_NiosII ;
;       |RedNeuronal_NiosII_mm_interconnect_0_cmd_demux_001:rsp_demux_002|                                                                       ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RedNeuronal_NiosII|RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|RedNeuronal_NiosII_mm_interconnect_0_cmd_demux_001:rsp_demux_002                                                                                                                                                                                                                                                                                                                                                                                                               ; RedNeuronal_NiosII_mm_interconnect_0_cmd_demux_001               ; RedNeuronal_NiosII ;
;       |RedNeuronal_NiosII_mm_interconnect_0_cmd_mux_001:cmd_mux_001|                                                                           ; 54 (50)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |RedNeuronal_NiosII|RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|RedNeuronal_NiosII_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                                                                                                                                                                                                                                                                   ; RedNeuronal_NiosII_mm_interconnect_0_cmd_mux_001                 ; RedNeuronal_NiosII ;
;          |altera_merlin_arbitrator:arb|                                                                                                        ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RedNeuronal_NiosII|RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|RedNeuronal_NiosII_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                                                                      ; altera_merlin_arbitrator                                         ; RedNeuronal_NiosII ;
;       |RedNeuronal_NiosII_mm_interconnect_0_cmd_mux_001:cmd_mux_002|                                                                           ; 62 (58)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |RedNeuronal_NiosII|RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|RedNeuronal_NiosII_mm_interconnect_0_cmd_mux_001:cmd_mux_002                                                                                                                                                                                                                                                                                                                                                                                                                   ; RedNeuronal_NiosII_mm_interconnect_0_cmd_mux_001                 ; RedNeuronal_NiosII ;
;          |altera_merlin_arbitrator:arb|                                                                                                        ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RedNeuronal_NiosII|RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|RedNeuronal_NiosII_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                                                                      ; altera_merlin_arbitrator                                         ; RedNeuronal_NiosII ;
;       |RedNeuronal_NiosII_mm_interconnect_0_router:router|                                                                                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RedNeuronal_NiosII|RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|RedNeuronal_NiosII_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                                                                                                                                             ; RedNeuronal_NiosII_mm_interconnect_0_router                      ; RedNeuronal_NiosII ;
;       |RedNeuronal_NiosII_mm_interconnect_0_router_001:router_001|                                                                             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RedNeuronal_NiosII|RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|RedNeuronal_NiosII_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                                                                                                                                                     ; RedNeuronal_NiosII_mm_interconnect_0_router_001                  ; RedNeuronal_NiosII ;
;       |RedNeuronal_NiosII_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                   ; 17 (17)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RedNeuronal_NiosII|RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|RedNeuronal_NiosII_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                                                                                                                                           ; RedNeuronal_NiosII_mm_interconnect_0_rsp_mux                     ; RedNeuronal_NiosII ;
;       |altera_avalon_sc_fifo:redneuronal_niosii_debug_mem_slave_agent_rsp_fifo|                                                                ; 9 (9)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |RedNeuronal_NiosII|RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:redneuronal_niosii_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                                            ; RedNeuronal_NiosII ;
;       |altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|                                                                                           ; 8 (8)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |RedNeuronal_NiosII|RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                                            ; RedNeuronal_NiosII ;
;       |altera_avalon_sc_fifo:uart_avalon_jtag_slave_agent_rsp_fifo|                                                                            ; 3 (3)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RedNeuronal_NiosII|RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                                            ; RedNeuronal_NiosII ;
;       |altera_merlin_master_agent:redneuronal_niosii_data_master_agent|                                                                        ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |RedNeuronal_NiosII|RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:redneuronal_niosii_data_master_agent                                                                                                                                                                                                                                                                                                                                                                                                                ; altera_merlin_master_agent                                       ; RedNeuronal_NiosII ;
;       |altera_merlin_master_agent:redneuronal_niosii_instruction_master_agent|                                                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RedNeuronal_NiosII|RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:redneuronal_niosii_instruction_master_agent                                                                                                                                                                                                                                                                                                                                                                                                         ; altera_merlin_master_agent                                       ; RedNeuronal_NiosII ;
;       |altera_merlin_master_translator:redneuronal_niosii_data_master_translator|                                                              ; 9 (9)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |RedNeuronal_NiosII|RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:redneuronal_niosii_data_master_translator                                                                                                                                                                                                                                                                                                                                                                                                      ; altera_merlin_master_translator                                  ; RedNeuronal_NiosII ;
;       |altera_merlin_master_translator:redneuronal_niosii_instruction_master_translator|                                                       ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |RedNeuronal_NiosII|RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:redneuronal_niosii_instruction_master_translator                                                                                                                                                                                                                                                                                                                                                                                               ; altera_merlin_master_translator                                  ; RedNeuronal_NiosII ;
;       |altera_merlin_slave_translator:redneuronal_niosii_debug_mem_slave_translator|                                                           ; 1 (1)               ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |RedNeuronal_NiosII|RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:redneuronal_niosii_debug_mem_slave_translator                                                                                                                                                                                                                                                                                                                                                                                                   ; altera_merlin_slave_translator                                   ; RedNeuronal_NiosII ;
;       |altera_merlin_slave_translator:sram_s1_translator|                                                                                      ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |RedNeuronal_NiosII|RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_s1_translator                                                                                                                                                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_translator                                   ; RedNeuronal_NiosII ;
;       |altera_merlin_slave_translator:uart_avalon_jtag_slave_translator|                                                                       ; 2 (2)               ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |RedNeuronal_NiosII|RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                                                                                                                                                               ; altera_merlin_slave_translator                                   ; RedNeuronal_NiosII ;
;    |RedNeuronal_NiosII_sram:sram|                                                                                                              ; 178 (2)             ; 4 (0)                     ; 3276800           ; 0          ; 0    ; 0            ; |RedNeuronal_NiosII|RedNeuronal_NiosII_sram:sram                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; RedNeuronal_NiosII_sram                                          ; RedNeuronal_NiosII ;
;       |altsyncram:the_altsyncram|                                                                                                              ; 176 (0)             ; 4 (0)                     ; 3276800           ; 0          ; 0    ; 0            ; |RedNeuronal_NiosII|RedNeuronal_NiosII_sram:sram|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; altsyncram                                                       ; work               ;
;          |altsyncram_vhn1:auto_generated|                                                                                                      ; 176 (0)             ; 4 (4)                     ; 3276800           ; 0          ; 0    ; 0            ; |RedNeuronal_NiosII|RedNeuronal_NiosII_sram:sram|altsyncram:the_altsyncram|altsyncram_vhn1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; altsyncram_vhn1                                                  ; work               ;
;             |decode_qma:decode3|                                                                                                               ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RedNeuronal_NiosII|RedNeuronal_NiosII_sram:sram|altsyncram:the_altsyncram|altsyncram_vhn1:auto_generated|decode_qma:decode3                                                                                                                                                                                                                                                                                                                                                                                                                              ; decode_qma                                                       ; work               ;
;             |mux_nib:mux2|                                                                                                                     ; 160 (160)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RedNeuronal_NiosII|RedNeuronal_NiosII_sram:sram|altsyncram:the_altsyncram|altsyncram_vhn1:auto_generated|mux_nib:mux2                                                                                                                                                                                                                                                                                                                                                                                                                                    ; mux_nib                                                          ; work               ;
;    |RedNeuronal_NiosII_uart:uart|                                                                                                              ; 117 (36)            ; 112 (13)                  ; 1024              ; 0          ; 0    ; 0            ; |RedNeuronal_NiosII|RedNeuronal_NiosII_uart:uart                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; RedNeuronal_NiosII_uart                                          ; RedNeuronal_NiosII ;
;       |RedNeuronal_NiosII_uart_scfifo_r:the_RedNeuronal_NiosII_uart_scfifo_r|                                                                  ; 25 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |RedNeuronal_NiosII|RedNeuronal_NiosII_uart:uart|RedNeuronal_NiosII_uart_scfifo_r:the_RedNeuronal_NiosII_uart_scfifo_r                                                                                                                                                                                                                                                                                                                                                                                                                                    ; RedNeuronal_NiosII_uart_scfifo_r                                 ; RedNeuronal_NiosII ;
;          |scfifo:rfifo|                                                                                                                        ; 25 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |RedNeuronal_NiosII|RedNeuronal_NiosII_uart:uart|RedNeuronal_NiosII_uart_scfifo_r:the_RedNeuronal_NiosII_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                                                                                                                                                       ; scfifo                                                           ; work               ;
;             |scfifo_3291:auto_generated|                                                                                                       ; 25 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |RedNeuronal_NiosII|RedNeuronal_NiosII_uart:uart|RedNeuronal_NiosII_uart_scfifo_r:the_RedNeuronal_NiosII_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                                                                                                                                                                            ; scfifo_3291                                                      ; work               ;
;                |a_dpfifo_5771:dpfifo|                                                                                                          ; 25 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |RedNeuronal_NiosII|RedNeuronal_NiosII_uart:uart|RedNeuronal_NiosII_uart_scfifo_r:the_RedNeuronal_NiosII_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                                                                                                                                                                                       ; a_dpfifo_5771                                                    ; work               ;
;                   |a_fefifo_7cf:fifo_state|                                                                                                    ; 13 (7)              ; 8 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RedNeuronal_NiosII|RedNeuronal_NiosII_uart:uart|RedNeuronal_NiosII_uart_scfifo_r:the_RedNeuronal_NiosII_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                                                                                                                                               ; a_fefifo_7cf                                                     ; work               ;
;                      |cntr_vg7:count_usedw|                                                                                                    ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |RedNeuronal_NiosII|RedNeuronal_NiosII_uart:uart|RedNeuronal_NiosII_uart_scfifo_r:the_RedNeuronal_NiosII_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                                                                                                                                                                          ; cntr_vg7                                                         ; work               ;
;                   |altsyncram_7pu1:FIFOram|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |RedNeuronal_NiosII|RedNeuronal_NiosII_uart:uart|RedNeuronal_NiosII_uart_scfifo_r:the_RedNeuronal_NiosII_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                                                                                                                                                                               ; altsyncram_7pu1                                                  ; work               ;
;                   |cntr_jgb:rd_ptr_count|                                                                                                      ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |RedNeuronal_NiosII|RedNeuronal_NiosII_uart:uart|RedNeuronal_NiosII_uart_scfifo_r:the_RedNeuronal_NiosII_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                                                                                                                                                                 ; cntr_jgb                                                         ; work               ;
;                   |cntr_jgb:wr_ptr|                                                                                                            ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |RedNeuronal_NiosII|RedNeuronal_NiosII_uart:uart|RedNeuronal_NiosII_uart_scfifo_r:the_RedNeuronal_NiosII_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                                                                                                                                                                       ; cntr_jgb                                                         ; work               ;
;       |RedNeuronal_NiosII_uart_scfifo_w:the_RedNeuronal_NiosII_uart_scfifo_w|                                                                  ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |RedNeuronal_NiosII|RedNeuronal_NiosII_uart:uart|RedNeuronal_NiosII_uart_scfifo_w:the_RedNeuronal_NiosII_uart_scfifo_w                                                                                                                                                                                                                                                                                                                                                                                                                                    ; RedNeuronal_NiosII_uart_scfifo_w                                 ; RedNeuronal_NiosII ;
;          |scfifo:wfifo|                                                                                                                        ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |RedNeuronal_NiosII|RedNeuronal_NiosII_uart:uart|RedNeuronal_NiosII_uart_scfifo_w:the_RedNeuronal_NiosII_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                                                                                                                                                       ; scfifo                                                           ; work               ;
;             |scfifo_3291:auto_generated|                                                                                                       ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |RedNeuronal_NiosII|RedNeuronal_NiosII_uart:uart|RedNeuronal_NiosII_uart_scfifo_w:the_RedNeuronal_NiosII_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                                                                                                                                                                            ; scfifo_3291                                                      ; work               ;
;                |a_dpfifo_5771:dpfifo|                                                                                                          ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |RedNeuronal_NiosII|RedNeuronal_NiosII_uart:uart|RedNeuronal_NiosII_uart_scfifo_w:the_RedNeuronal_NiosII_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                                                                                                                                                                                       ; a_dpfifo_5771                                                    ; work               ;
;                   |a_fefifo_7cf:fifo_state|                                                                                                    ; 12 (6)              ; 8 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RedNeuronal_NiosII|RedNeuronal_NiosII_uart:uart|RedNeuronal_NiosII_uart_scfifo_w:the_RedNeuronal_NiosII_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                                                                                                                                               ; a_fefifo_7cf                                                     ; work               ;
;                      |cntr_vg7:count_usedw|                                                                                                    ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |RedNeuronal_NiosII|RedNeuronal_NiosII_uart:uart|RedNeuronal_NiosII_uart_scfifo_w:the_RedNeuronal_NiosII_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                                                                                                                                                                          ; cntr_vg7                                                         ; work               ;
;                   |altsyncram_7pu1:FIFOram|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |RedNeuronal_NiosII|RedNeuronal_NiosII_uart:uart|RedNeuronal_NiosII_uart_scfifo_w:the_RedNeuronal_NiosII_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                                                                                                                                                                               ; altsyncram_7pu1                                                  ; work               ;
;                   |cntr_jgb:rd_ptr_count|                                                                                                      ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |RedNeuronal_NiosII|RedNeuronal_NiosII_uart:uart|RedNeuronal_NiosII_uart_scfifo_w:the_RedNeuronal_NiosII_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                                                                                                                                                                 ; cntr_jgb                                                         ; work               ;
;                   |cntr_jgb:wr_ptr|                                                                                                            ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |RedNeuronal_NiosII|RedNeuronal_NiosII_uart:uart|RedNeuronal_NiosII_uart_scfifo_w:the_RedNeuronal_NiosII_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                                                                                                                                                                       ; cntr_jgb                                                         ; work               ;
;       |alt_jtag_atlantic:RedNeuronal_NiosII_uart_alt_jtag_atlantic|                                                                            ; 32 (32)             ; 59 (59)                   ; 0                 ; 0          ; 0    ; 0            ; |RedNeuronal_NiosII|RedNeuronal_NiosII_uart:uart|alt_jtag_atlantic:RedNeuronal_NiosII_uart_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                                                                                                                                                              ; alt_jtag_atlantic                                                ; work               ;
;    |altera_reset_controller:rst_controller|                                                                                                    ; 6 (5)               ; 16 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |RedNeuronal_NiosII|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; altera_reset_controller                                          ; RedNeuronal_NiosII ;
;       |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                                         ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |RedNeuronal_NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; altera_reset_synchronizer                                        ; RedNeuronal_NiosII ;
;       |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |RedNeuronal_NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; altera_reset_synchronizer                                        ; RedNeuronal_NiosII ;
;    |sld_hub:auto_hub|                                                                                                                          ; 115 (1)             ; 85 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |RedNeuronal_NiosII|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; sld_hub                                                          ; altera_sld         ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|        ; 114 (0)             ; 85 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |RedNeuronal_NiosII|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                                                                                                                                                      ; alt_sld_fab_with_jtag_input                                      ; altera_sld         ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                                  ; 114 (0)             ; 85 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |RedNeuronal_NiosII|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                                                                                                                                                   ; alt_sld_fab                                                      ; alt_sld_fab        ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                              ; 114 (1)             ; 85 (6)                    ; 0                 ; 0          ; 0    ; 0            ; |RedNeuronal_NiosII|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                                                                                                                               ; alt_sld_fab_alt_sld_fab                                          ; alt_sld_fab        ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                                   ; 113 (0)             ; 79 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |RedNeuronal_NiosII|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                                                                                                                                   ; alt_sld_fab_alt_sld_fab_sldfabric                                ; alt_sld_fab        ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                               ; 113 (78)            ; 79 (51)                   ; 0                 ; 0          ; 0    ; 0            ; |RedNeuronal_NiosII|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                                                                                                                                      ; sld_jtag_hub                                                     ; work               ;
;                      |sld_rom_sr:hub_info_reg|                                                                                                 ; 16 (16)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |RedNeuronal_NiosII|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                                                                                                                              ; sld_rom_sr                                                       ; work               ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                               ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |RedNeuronal_NiosII|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                            ; sld_shadow_jsm                                                   ; altera_sld         ;
+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+-----------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+-----------------------------+
; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_ocimem:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_ocimem|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_ociram_sp_ram_module:RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192    ; None                        ;
; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_register_bank_a_module:RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None                        ;
; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_register_bank_b_module:RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None                        ;
; RedNeuronal_NiosII_sram:sram|altsyncram:the_altsyncram|altsyncram_vhn1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                                                                ; AUTO ; Single Port      ; 102400       ; 32           ; --           ; --           ; 3276800 ; RedNeuronal_NiosII_sram.hex ;
; RedNeuronal_NiosII_uart:uart|RedNeuronal_NiosII_uart_scfifo_r:the_RedNeuronal_NiosII_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                              ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None                        ;
; RedNeuronal_NiosII_uart:uart|RedNeuronal_NiosII_uart_scfifo_w:the_RedNeuronal_NiosII_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                              ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+-----------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                ;
+--------+---------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
; Vendor ; IP Core Name                    ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                         ; IP Include File         ;
+--------+---------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
; N/A    ; Qsys                            ; 18.1    ; N/A          ; N/A          ; |RedNeuronal_NiosII                                                                                                                                                                                                                                                                     ; RedNeuronal_NiosII.qsys ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |RedNeuronal_NiosII|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                         ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |RedNeuronal_NiosII|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                         ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |RedNeuronal_NiosII|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                         ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |RedNeuronal_NiosII|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                         ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |RedNeuronal_NiosII|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                         ;
; Altera ; altera_irq_mapper               ; 18.1    ; N/A          ; N/A          ; |RedNeuronal_NiosII|RedNeuronal_NiosII_irq_mapper:irq_mapper                                                                                                                                                                                                                            ; RedNeuronal_NiosII.qsys ;
; Altera ; altera_mm_interconnect          ; 18.1    ; N/A          ; N/A          ; |RedNeuronal_NiosII|RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                              ; RedNeuronal_NiosII.qsys ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |RedNeuronal_NiosII|RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|RedNeuronal_NiosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                     ; RedNeuronal_NiosII.qsys ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |RedNeuronal_NiosII|RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|RedNeuronal_NiosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|RedNeuronal_NiosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                              ; RedNeuronal_NiosII.qsys ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |RedNeuronal_NiosII|RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|RedNeuronal_NiosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                 ; RedNeuronal_NiosII.qsys ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |RedNeuronal_NiosII|RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|RedNeuronal_NiosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|RedNeuronal_NiosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                          ; RedNeuronal_NiosII.qsys ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |RedNeuronal_NiosII|RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|RedNeuronal_NiosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                 ; RedNeuronal_NiosII.qsys ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |RedNeuronal_NiosII|RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|RedNeuronal_NiosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|RedNeuronal_NiosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                          ; RedNeuronal_NiosII.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |RedNeuronal_NiosII|RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|RedNeuronal_NiosII_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                     ; RedNeuronal_NiosII.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |RedNeuronal_NiosII|RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|RedNeuronal_NiosII_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                             ; RedNeuronal_NiosII.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |RedNeuronal_NiosII|RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|RedNeuronal_NiosII_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                         ; RedNeuronal_NiosII.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |RedNeuronal_NiosII|RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|RedNeuronal_NiosII_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                 ; RedNeuronal_NiosII.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |RedNeuronal_NiosII|RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|RedNeuronal_NiosII_mm_interconnect_0_cmd_mux_001:cmd_mux_002                                                                                                                                                 ; RedNeuronal_NiosII.qsys ;
; Altera ; altera_merlin_master_agent      ; 18.1    ; N/A          ; N/A          ; |RedNeuronal_NiosII|RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:redneuronal_niosii_data_master_agent                                                                                                                                              ; RedNeuronal_NiosII.qsys ;
; Altera ; altera_merlin_master_translator ; 18.1    ; N/A          ; N/A          ; |RedNeuronal_NiosII|RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:redneuronal_niosii_data_master_translator                                                                                                                                    ; RedNeuronal_NiosII.qsys ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |RedNeuronal_NiosII|RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:redneuronal_niosii_debug_mem_slave_agent                                                                                                                                           ; RedNeuronal_NiosII.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |RedNeuronal_NiosII|RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:redneuronal_niosii_debug_mem_slave_agent_rsp_fifo                                                                                                                                      ; RedNeuronal_NiosII.qsys ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |RedNeuronal_NiosII|RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:redneuronal_niosii_debug_mem_slave_translator                                                                                                                                 ; RedNeuronal_NiosII.qsys ;
; Altera ; altera_merlin_master_agent      ; 18.1    ; N/A          ; N/A          ; |RedNeuronal_NiosII|RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:redneuronal_niosii_instruction_master_agent                                                                                                                                       ; RedNeuronal_NiosII.qsys ;
; Altera ; altera_merlin_master_translator ; 18.1    ; N/A          ; N/A          ; |RedNeuronal_NiosII|RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:redneuronal_niosii_instruction_master_translator                                                                                                                             ; RedNeuronal_NiosII.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |RedNeuronal_NiosII|RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|RedNeuronal_NiosII_mm_interconnect_0_router:router                                                                                                                                                           ; RedNeuronal_NiosII.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |RedNeuronal_NiosII|RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|RedNeuronal_NiosII_mm_interconnect_0_router_001:router_001                                                                                                                                                   ; RedNeuronal_NiosII.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |RedNeuronal_NiosII|RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|RedNeuronal_NiosII_mm_interconnect_0_router_002:router_002                                                                                                                                                   ; RedNeuronal_NiosII.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |RedNeuronal_NiosII|RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|RedNeuronal_NiosII_mm_interconnect_0_router_003:router_003                                                                                                                                                   ; RedNeuronal_NiosII.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |RedNeuronal_NiosII|RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|RedNeuronal_NiosII_mm_interconnect_0_router_003:router_004                                                                                                                                                   ; RedNeuronal_NiosII.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |RedNeuronal_NiosII|RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|RedNeuronal_NiosII_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                     ; RedNeuronal_NiosII.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |RedNeuronal_NiosII|RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|RedNeuronal_NiosII_mm_interconnect_0_cmd_demux_001:rsp_demux_001                                                                                                                                             ; RedNeuronal_NiosII.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |RedNeuronal_NiosII|RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|RedNeuronal_NiosII_mm_interconnect_0_cmd_demux_001:rsp_demux_002                                                                                                                                             ; RedNeuronal_NiosII.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |RedNeuronal_NiosII|RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|RedNeuronal_NiosII_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                         ; RedNeuronal_NiosII.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |RedNeuronal_NiosII|RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|RedNeuronal_NiosII_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                 ; RedNeuronal_NiosII.qsys ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |RedNeuronal_NiosII|RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_s1_agent                                                                                                                                                                      ; RedNeuronal_NiosII.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |RedNeuronal_NiosII|RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo                                                                                                                                                                 ; RedNeuronal_NiosII.qsys ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |RedNeuronal_NiosII|RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_s1_translator                                                                                                                                                            ; RedNeuronal_NiosII.qsys ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |RedNeuronal_NiosII|RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_avalon_jtag_slave_agent                                                                                                                                                       ; RedNeuronal_NiosII.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |RedNeuronal_NiosII|RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                  ; RedNeuronal_NiosII.qsys ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |RedNeuronal_NiosII|RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_avalon_jtag_slave_translator                                                                                                                                             ; RedNeuronal_NiosII.qsys ;
; Altera ; altera_nios2_gen2               ; 18.1    ; N/A          ; N/A          ; |RedNeuronal_NiosII|RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii                                                                                                                                                                                                            ; RedNeuronal_NiosII.qsys ;
; Altera ; altera_nios2_gen2_unit          ; 18.1    ; N/A          ; N/A          ; |RedNeuronal_NiosII|RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu                                                                                                                                                              ; RedNeuronal_NiosII.qsys ;
; Altera ; altera_reset_controller         ; 18.1    ; N/A          ; N/A          ; |RedNeuronal_NiosII|altera_reset_controller:rst_controller                                                                                                                                                                                                                              ; RedNeuronal_NiosII.qsys ;
; Altera ; altera_avalon_onchip_memory2    ; 18.1    ; N/A          ; N/A          ; |RedNeuronal_NiosII|RedNeuronal_NiosII_sram:sram                                                                                                                                                                                                                                        ; RedNeuronal_NiosII.qsys ;
; Altera ; altera_avalon_jtag_uart         ; 18.1    ; N/A          ; N/A          ; |RedNeuronal_NiosII|RedNeuronal_NiosII_uart:uart                                                                                                                                                                                                                                        ; RedNeuronal_NiosII.qsys ;
+--------+---------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RedNeuronal_NiosII|RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_tck:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_tck:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_tck:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_tck:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_tck:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; RedNeuronal_NiosII_uart:uart|alt_jtag_atlantic:RedNeuronal_NiosII_uart_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; RedNeuronal_NiosII_uart:uart|alt_jtag_atlantic:RedNeuronal_NiosII_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; RedNeuronal_NiosII_uart:uart|alt_jtag_atlantic:RedNeuronal_NiosII_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; RedNeuronal_NiosII_uart:uart|alt_jtag_atlantic:RedNeuronal_NiosII_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; RedNeuronal_NiosII_uart:uart|alt_jtag_atlantic:RedNeuronal_NiosII_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; RedNeuronal_NiosII_uart:uart|alt_jtag_atlantic:RedNeuronal_NiosII_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; RedNeuronal_NiosII_uart:uart|alt_jtag_atlantic:RedNeuronal_NiosII_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_sysclk:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_sysclk:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; RedNeuronal_NiosII_uart:uart|alt_jtag_atlantic:RedNeuronal_NiosII_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; RedNeuronal_NiosII_uart:uart|alt_jtag_atlantic:RedNeuronal_NiosII_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_sysclk:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_sysclk:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_debug:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                        ; yes                                                              ; yes                                        ;
; RedNeuronal_NiosII_uart:uart|alt_jtag_atlantic:RedNeuronal_NiosII_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; RedNeuronal_NiosII_uart:uart|alt_jtag_atlantic:RedNeuronal_NiosII_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_debug:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                         ; yes                                                              ; yes                                        ;
; RedNeuronal_NiosII_uart:uart|alt_jtag_atlantic:RedNeuronal_NiosII_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; RedNeuronal_NiosII_uart:uart|alt_jtag_atlantic:RedNeuronal_NiosII_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; RedNeuronal_NiosII_uart:uart|alt_jtag_atlantic:RedNeuronal_NiosII_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; RedNeuronal_NiosII_uart:uart|alt_jtag_atlantic:RedNeuronal_NiosII_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; RedNeuronal_NiosII_uart:uart|alt_jtag_atlantic:RedNeuronal_NiosII_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; RedNeuronal_NiosII_uart:uart|alt_jtag_atlantic:RedNeuronal_NiosII_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; RedNeuronal_NiosII_uart:uart|alt_jtag_atlantic:RedNeuronal_NiosII_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; RedNeuronal_NiosII_uart:uart|alt_jtag_atlantic:RedNeuronal_NiosII_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; RedNeuronal_NiosII_uart:uart|alt_jtag_atlantic:RedNeuronal_NiosII_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; RedNeuronal_NiosII_uart:uart|alt_jtag_atlantic:RedNeuronal_NiosII_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; RedNeuronal_NiosII_uart:uart|alt_jtag_atlantic:RedNeuronal_NiosII_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; RedNeuronal_NiosII_uart:uart|alt_jtag_atlantic:RedNeuronal_NiosII_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; RedNeuronal_NiosII_uart:uart|alt_jtag_atlantic:RedNeuronal_NiosII_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; RedNeuronal_NiosII_uart:uart|alt_jtag_atlantic:RedNeuronal_NiosII_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; Total number of protected registers is 44                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                                                  ;                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Reason for Removal                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|RedNeuronal_NiosII_mm_interconnect_0_cmd_mux_001:cmd_mux_002|locked[0,1]                                                                                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|RedNeuronal_NiosII_mm_interconnect_0_cmd_mux_001:cmd_mux_001|locked[0,1]                                                                                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|W_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|W_rf_ecc_unrecoverable_valid                                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|W_ienable_reg[1..31]                                                                                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|W_ipending_reg[1..31]                                                                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|W_cdsr_reg[0..31]                                                                                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|R_ctrl_custom                                                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|R_ctrl_crst                                                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|R_ctrl_ld_ex                                                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|R_ctrl_st_ex                                                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_im:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_im|trc_wrap                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_im:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_dbrk:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_dbrk:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_dbrk:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_xbrk:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_xbrk|xbrk_break                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|W_control_rd_data[1..31]                                                                                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                                                           ; Merged with RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                                                           ;
; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                                                           ; Merged with RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                                                           ;
; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                                                           ; Merged with RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                                                           ;
; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                                                           ; Merged with RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                                                           ;
; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                                                           ; Merged with RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                                                           ;
; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                                                           ; Merged with RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                                                           ;
; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                                                           ; Merged with RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                                                           ;
; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                                                           ; Merged with RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                                                           ;
; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                                                           ; Merged with RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                                                          ;
; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                                                          ; Merged with RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                                                          ;
; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                                                          ; Merged with RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                                                          ;
; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                                                          ; Merged with RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                                                          ;
; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                                                          ; Merged with RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                                                          ;
; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                                                          ; Merged with RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                                                          ;
; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                                                          ; Merged with RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                                                          ;
; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                                                          ; Merged with RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                                                          ;
; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                                                          ; Merged with RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                                                          ;
; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                                                          ; Merged with RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                                                          ;
; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                                                          ; Merged with RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                                                          ;
; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                                                          ; Merged with RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                                                          ;
; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                                                          ; Merged with RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                                                          ;
; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                                                          ; Merged with RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                                                          ;
; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                                                          ; Merged with RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                                                          ;
; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                                                          ; Merged with RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                                                          ;
; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                                                          ; Merged with RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                                                          ;
; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                                                          ; Merged with RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                                                          ;
; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                                                          ; Merged with RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                                                          ;
; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                                                          ; Merged with RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                                                          ;
; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                                                          ; Merged with RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                                                          ;
; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                                                          ; Merged with RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                                                          ;
; RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                                                                                                                                                                        ; Merged with RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                                                                                                                                                        ;
; RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                                                                                                                                                        ; Merged with RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                                                                                                                                                        ;
; RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                                                                                                                                        ; Merged with RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                                                                                                                                                        ;
; RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:redneuronal_niosii_debug_mem_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                                                                                                                             ; Merged with RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:redneuronal_niosii_debug_mem_slave_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                                                                                                                             ;
; RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:redneuronal_niosii_debug_mem_slave_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                                                                                                                                             ; Merged with RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:redneuronal_niosii_debug_mem_slave_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                                                                                                                             ;
; RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:redneuronal_niosii_debug_mem_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                                                                                                             ; Merged with RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:redneuronal_niosii_debug_mem_slave_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                                                                                                                             ;
; RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                                                                                                                                                         ; Merged with RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                                                                                                                         ;
; RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                                                                                                                                         ; Merged with RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                                                                                                                         ;
; RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:redneuronal_niosii_debug_mem_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                                                                                                             ; Merged with RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:redneuronal_niosii_debug_mem_slave_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                                                                                                                             ;
; RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:redneuronal_niosii_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                                                                                             ; Merged with RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:redneuronal_niosii_debug_mem_slave_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                                                                                                                             ;
; RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:redneuronal_niosii_debug_mem_slave_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                                                                                                                             ; Merged with RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:redneuronal_niosii_debug_mem_slave_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                                                                                                                             ;
; RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                                                                                                                                        ; Merged with RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                                                                                                                                                        ;
; RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                                                                                                                        ; Merged with RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                                                                                                                                                        ;
; RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                                                                                                                                                        ; Merged with RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                                                                                                                                                        ;
; RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:redneuronal_niosii_instruction_master_agent|hold_waitrequest                                                                                                                                                                                                                                                                                                                                        ; Merged with RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:redneuronal_niosii_data_master_agent|hold_waitrequest                                                                                                                                                                                                                                                                                                                                               ;
; RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:redneuronal_niosii_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                                                                        ; Merged with RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:redneuronal_niosii_data_master_agent|hold_waitrequest                                                                                                                                                                                                                                                                                                                                               ;
; RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                                                                                                   ; Merged with RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:redneuronal_niosii_data_master_agent|hold_waitrequest                                                                                                                                                                                                                                                                                                                                               ;
; RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                                                                                    ; Merged with RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:redneuronal_niosii_data_master_agent|hold_waitrequest                                                                                                                                                                                                                                                                                                                                               ;
; RedNeuronal_NiosII_uart:uart|alt_jtag_atlantic:RedNeuronal_NiosII_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                                                                                                                         ; Merged with RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:redneuronal_niosii_data_master_agent|hold_waitrequest                                                                                                                                                                                                                                                                                                                                               ;
; RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                                                                                                                         ; Merged with RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                                                                                                                                         ;
; RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                                                                                                         ; Merged with RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                                                                                                                                         ;
; RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                                                                                                         ; Merged with RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                                                                                                                                                         ;
; RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:redneuronal_niosii_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                                                                              ; Merged with RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:redneuronal_niosii_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                                                                                                                              ;
; RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                                                                                          ; Merged with RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                                                                                                                                          ;
; RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:redneuronal_niosii_debug_mem_slave_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_break:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_break|trigger_state                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:redneuronal_niosii_debug_mem_slave_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:redneuronal_niosii_debug_mem_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:redneuronal_niosii_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:redneuronal_niosii_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_dbrk:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_dbrk|dbrk_break                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:redneuronal_niosii_debug_mem_slave_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_break:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_break|trigbrktype                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:redneuronal_niosii_debug_mem_slave_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:redneuronal_niosii_debug_mem_slave_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|RedNeuronal_NiosII_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count_zero_flag                                                                                                                                                                                                                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|RedNeuronal_NiosII_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|RedNeuronal_NiosII_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count[0]                                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|RedNeuronal_NiosII_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count[0]                                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_tck:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_tck:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_tck:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_tck:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_tck:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_tck|DRsize.011 ; Merged with RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_tck:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_tck|DRsize.001 ;
; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_tck:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; Total Number of Removed Registers = 262                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|mem[0][57],                                                                                                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                           ; RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                           ; RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                                                                                                                                                        ;
; RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:redneuronal_niosii_debug_mem_slave_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:redneuronal_niosii_debug_mem_slave_agent_rsp_fifo|mem[0][57],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:redneuronal_niosii_debug_mem_slave_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                           ; RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:redneuronal_niosii_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                           ; RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:redneuronal_niosii_debug_mem_slave_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                                                                                                                             ;
; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_dbrk:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                                                           ; Stuck at GND              ; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_dbrk:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_dbrk|dbrk_break,                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_break:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_break|trigbrktype                                                                                                                                ;
; RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                                                                                                                                       ; Lost Fanouts              ; RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][79],                                                                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                           ; RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                                                                                     ;
; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|W_ienable_reg[28]                                                                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|W_control_rd_data[28]                                                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|W_ienable_reg[27]                                                                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|W_control_rd_data[27]                                                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|W_ienable_reg[26]                                                                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|W_control_rd_data[26]                                                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|W_ienable_reg[25]                                                                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|W_control_rd_data[25]                                                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|W_ienable_reg[24]                                                                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|W_control_rd_data[24]                                                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|W_ienable_reg[23]                                                                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|W_control_rd_data[23]                                                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|W_ienable_reg[22]                                                                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|W_control_rd_data[22]                                                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|W_ienable_reg[21]                                                                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|W_control_rd_data[21]                                                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|W_ienable_reg[20]                                                                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|W_control_rd_data[20]                                                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|W_ienable_reg[19]                                                                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|W_control_rd_data[19]                                                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|W_ienable_reg[18]                                                                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|W_control_rd_data[18]                                                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|W_ienable_reg[17]                                                                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|W_control_rd_data[17]                                                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|W_ienable_reg[16]                                                                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|W_control_rd_data[16]                                                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|W_ienable_reg[15]                                                                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|W_control_rd_data[15]                                                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|W_ienable_reg[14]                                                                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|W_control_rd_data[14]                                                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|W_ienable_reg[13]                                                                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|W_control_rd_data[13]                                                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|W_ienable_reg[12]                                                                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|W_control_rd_data[12]                                                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|W_ienable_reg[11]                                                                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|W_control_rd_data[11]                                                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|W_ienable_reg[10]                                                                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|W_control_rd_data[10]                                                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|W_ienable_reg[9]                                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|W_control_rd_data[9]                                                                                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|W_ienable_reg[8]                                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|W_control_rd_data[8]                                                                                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|W_ienable_reg[7]                                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|W_control_rd_data[7]                                                                                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|W_ienable_reg[6]                                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|W_control_rd_data[6]                                                                                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|W_control_rd_data[5]                                                                                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|W_ienable_reg[4]                                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|W_control_rd_data[4]                                                                                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|W_ienable_reg[3]                                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|W_control_rd_data[3]                                                                                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|W_ienable_reg[2]                                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|W_control_rd_data[2]                                                                                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|W_ienable_reg[1]                                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|W_control_rd_data[1]                                                                                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_dbrk:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                                                 ; Stuck at GND              ; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_break:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_break|trigger_state                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|W_ienable_reg[31]                                                                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|W_control_rd_data[31]                                                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                                                                                                                                       ; Lost Fanouts              ; RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                                                                                                                         ;
; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|W_ienable_reg[30]                                                                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|W_control_rd_data[30]                                                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|W_ienable_reg[29]                                                                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|W_control_rd_data[29]                                                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                                                                                                                       ; Stuck at GND              ; RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                                                                                                       ; Lost Fanouts              ; RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                                                                                                                                         ;
; RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:redneuronal_niosii_debug_mem_slave_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:redneuronal_niosii_debug_mem_slave_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                                                                                                                                                                       ; Stuck at GND              ; RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|RedNeuronal_NiosII_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count_zero_flag                                                                                                                                                                                                                                                                                                                                           ; Stuck at VCC              ; RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|RedNeuronal_NiosII_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count[0]                                                                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|RedNeuronal_NiosII_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                                                                                                                                                           ; Stuck at VCC              ; RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|RedNeuronal_NiosII_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count[0]                                                                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_tck:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts              ; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_tck:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_tck|DRsize.101 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 881   ;
; Number of registers using Synchronous Clear  ; 212   ;
; Number of registers using Synchronous Load   ; 162   ;
; Number of registers using Asynchronous Clear ; 545   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 386   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                                                           ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; RedNeuronal_NiosII_uart:uart|alt_jtag_atlantic:RedNeuronal_NiosII_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                           ; 11      ;
; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                       ; 6       ;
; RedNeuronal_NiosII_uart:uart|t_dav                                                                                                                                                                                                                                                                                                                          ; 3       ;
; RedNeuronal_NiosII_uart:uart|alt_jtag_atlantic:RedNeuronal_NiosII_uart_alt_jtag_atlantic|rst2                                                                                                                                                                                                                                                               ; 3       ;
; altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                                                                                                  ; 1       ;
; RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:redneuronal_niosii_data_master_agent|hold_waitrequest                                                                                                                                                                                                                     ; 13      ;
; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|i_read                                                                                                                                                                                                                                               ; 6       ;
; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|F_pc[17]                                                                                                                                                                                                                                             ; 2       ;
; altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                                                                                  ; 2       ;
; RedNeuronal_NiosII_uart:uart|av_waitrequest                                                                                                                                                                                                                                                                                                                 ; 9       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                               ; 1       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                               ; 4       ;
; RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|RedNeuronal_NiosII_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                        ; 2       ;
; altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                                                                                                  ; 1       ;
; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg|oci_ienable[0] ; 2       ;
; RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|RedNeuronal_NiosII_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                        ; 2       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                               ; 1       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                               ; 1       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                   ; 1       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                    ; 1       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                    ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                             ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                             ; 3       ;
; Total number of inverted registers = 23                                                                                                                                                                                                                                                                                                                     ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |RedNeuronal_NiosII|RedNeuronal_NiosII_uart:uart|alt_jtag_atlantic:RedNeuronal_NiosII_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |RedNeuronal_NiosII|RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|readdata[3]                                                                                                                                                                                                                                                    ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |RedNeuronal_NiosII|RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|D_iw[20]                                                                                                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |RedNeuronal_NiosII|RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|D_iw[7]                                                                                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |RedNeuronal_NiosII|RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|d_writedata[25]                                                                                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |RedNeuronal_NiosII|RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|av_ld_byte0_data[7]                                                                                                                                                                                                                                                                                                                                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |RedNeuronal_NiosII|RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|av_ld_byte1_data[0]                                                                                                                                                                                                                                                                                                                                                        ;
; 3:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; Yes        ; |RedNeuronal_NiosII|RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|E_src1[16]                                                                                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |RedNeuronal_NiosII|RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|E_src1[21]                                                                                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |RedNeuronal_NiosII|RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|E_src2[0]                                                                                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |RedNeuronal_NiosII|RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|E_shift_rot_result[22]                                                                                                                                                                                                                                                                                                                                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |RedNeuronal_NiosII|RedNeuronal_NiosII_uart:uart|alt_jtag_atlantic:RedNeuronal_NiosII_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                                                                                                                              ;
; 4:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |RedNeuronal_NiosII|RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_ocimem:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_ocimem|MonDReg[22]                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |RedNeuronal_NiosII|RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_ocimem:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_ocimem|MonDReg[10]                                                                                                                                  ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |RedNeuronal_NiosII|RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_ocimem:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_ocimem|MonAReg[3]                                                                                                                                   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |RedNeuronal_NiosII|RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_break:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_break|break_readreg[20]                                                                                                                      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |RedNeuronal_NiosII|RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|W_alu_result[2]                                                                                                                                                                                                                                                                                                                                                            ;
; 4:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; Yes        ; |RedNeuronal_NiosII|RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|F_pc[10]                                                                                                                                                                                                                                                                                                                                                                   ;
; 4:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |RedNeuronal_NiosII|RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|E_src2[7]                                                                                                                                                                                                                                                                                                                                                                  ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |RedNeuronal_NiosII|RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|E_src2[26]                                                                                                                                                                                                                                                                                                                                                                 ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |RedNeuronal_NiosII|RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_tck:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_tck|sr[36] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |RedNeuronal_NiosII|RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_tck:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_tck|sr[34] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |RedNeuronal_NiosII|RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_tck:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_tck|sr[8]  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |RedNeuronal_NiosII|RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_tck:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_tck|sr[27] ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |RedNeuronal_NiosII|RedNeuronal_NiosII_uart:uart|alt_jtag_atlantic:RedNeuronal_NiosII_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                                                                                                                                              ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |RedNeuronal_NiosII|RedNeuronal_NiosII_uart:uart|alt_jtag_atlantic:RedNeuronal_NiosII_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                                                                                                                                              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |RedNeuronal_NiosII|RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|d_byteenable[3]                                                                                                                                                                                                                                                                                                                                                            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |RedNeuronal_NiosII|RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|E_logic_result[24]                                                                                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |RedNeuronal_NiosII|RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|W_rf_wr_data[28]                                                                                                                                                                                                                                                                                                                                                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |RedNeuronal_NiosII|RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|D_dst_regnum[3]                                                                                                                                                                                                                                                                                                                                                            ;
; 13:1               ; 32 bits   ; 256 LEs       ; 256 LEs              ; 0 LEs                  ; No         ; |RedNeuronal_NiosII|RedNeuronal_NiosII_sram:sram|altsyncram:the_altsyncram|altsyncram_vhn1:auto_generated|mux_nib:mux2|l4_w12_n0_mux_dataout                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_register_bank_a_module:RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_register_bank_b_module:RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_debug:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_ocimem:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_ocimem|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_ociram_sp_ram_module:RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_tck:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_tck:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_sysclk:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_sysclk:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for RedNeuronal_NiosII_sram:sram|altsyncram:the_altsyncram|altsyncram_vhn1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                             ;
+---------------------------------+--------------------+------+------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                              ;
+---------------------------------+--------------------+------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RedNeuronal_NiosII_uart:uart|RedNeuronal_NiosII_uart_scfifo_w:the_RedNeuronal_NiosII_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RedNeuronal_NiosII_uart:uart|RedNeuronal_NiosII_uart_scfifo_r:the_RedNeuronal_NiosII_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|RedNeuronal_NiosII_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                    ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|RedNeuronal_NiosII_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|RedNeuronal_NiosII_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                    ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|RedNeuronal_NiosII_mm_interconnect_0_cmd_demux_001:rsp_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|RedNeuronal_NiosII_mm_interconnect_0_cmd_demux_001:rsp_demux_002 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller             ;
+-------------------+-------+------+----------------------------------------+
; Assignment        ; Value ; From ; To                                     ;
+-------------------+-------+------+----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0] ;
+-------------------+-------+------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                    ;
+-------------------+-------+------+-----------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                ;
+-------------------+-------+------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_register_bank_a_module:RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_register_bank_a ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                 ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                               ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_register_bank_a_module:RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                         ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                                                      ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                               ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                                                                               ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                      ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                                                                               ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                                                                               ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                                                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_msi1      ; Untyped                                                                                                                                                                                                                                      ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_register_bank_b_module:RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_register_bank_b ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                 ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                               ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_register_bank_b_module:RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                         ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                                                      ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                               ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                                                                               ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                      ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                                                                               ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                                                                               ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                                                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_msi1      ; Untyped                                                                                                                                                                                                                                      ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_debug:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_ocimem:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_ocimem|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_ociram_sp_ram_module:RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_ociram_sp_ram ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_ocimem:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_ocimem|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_ociram_sp_ram_module:RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_qid1      ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_tck:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_tck:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_sysclk:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_sysclk:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_phy ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RedNeuronal_NiosII_sram:sram ;
+----------------+-----------------------------+----------------------------+
; Parameter Name ; Value                       ; Type                       ;
+----------------+-----------------------------+----------------------------+
; INIT_FILE      ; RedNeuronal_NiosII_sram.hex ; String                     ;
+----------------+-----------------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RedNeuronal_NiosII_sram:sram|altsyncram:the_altsyncram ;
+------------------------------------+-----------------------------+----------------------------------+
; Parameter Name                     ; Value                       ; Type                             ;
+------------------------------------+-----------------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                           ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                          ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                         ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                          ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                         ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                           ; Untyped                          ;
; OPERATION_MODE                     ; SINGLE_PORT                 ; Untyped                          ;
; WIDTH_A                            ; 32                          ; Signed Integer                   ;
; WIDTHAD_A                          ; 17                          ; Signed Integer                   ;
; NUMWORDS_A                         ; 102400                      ; Signed Integer                   ;
; OUTDATA_REG_A                      ; UNREGISTERED                ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                        ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                        ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                        ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                        ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                        ; Untyped                          ;
; WIDTH_B                            ; 1                           ; Untyped                          ;
; WIDTHAD_B                          ; 1                           ; Untyped                          ;
; NUMWORDS_B                         ; 1                           ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1                      ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                      ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1                      ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1                      ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED                ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1                      ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                        ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                        ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                        ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                        ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                        ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                        ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 4                           ; Signed Integer                   ;
; WIDTH_BYTEENA_B                    ; 1                           ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                        ; Untyped                          ;
; BYTE_SIZE                          ; 8                           ; Signed Integer                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                   ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE                   ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ        ; Untyped                          ;
; INIT_FILE                          ; RedNeuronal_NiosII_sram.hex ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A                      ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 102400                      ; Signed Integer                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                      ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                      ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                      ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                      ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN             ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN             ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                       ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                       ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                           ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone V                   ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_vhn1             ; Untyped                          ;
+------------------------------------+-----------------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RedNeuronal_NiosII_uart:uart|RedNeuronal_NiosII_uart_scfifo_w:the_RedNeuronal_NiosII_uart_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                 ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                           ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                         ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                         ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                       ;
; lpm_width               ; 8           ; Signed Integer                                                                                                       ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                       ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                       ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                              ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                              ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                              ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                              ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                              ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                              ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                              ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                              ;
; USE_EAB                 ; ON          ; Untyped                                                                                                              ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                              ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                              ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                              ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                              ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RedNeuronal_NiosII_uart:uart|RedNeuronal_NiosII_uart_scfifo_r:the_RedNeuronal_NiosII_uart_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                 ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                           ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                         ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                         ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                       ;
; lpm_width               ; 8           ; Signed Integer                                                                                                       ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                       ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                       ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                              ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                              ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                              ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                              ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                              ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                              ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                              ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                              ;
; USE_EAB                 ; ON          ; Untyped                                                                                                              ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                              ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                              ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                              ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                              ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:redneuronal_niosii_data_master_translator ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                    ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 21    ; Signed Integer                                                                                                                          ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                          ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                          ;
; UAV_ADDRESS_W               ; 21    ; Signed Integer                                                                                                                          ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                          ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                          ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                          ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                          ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                          ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                          ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                          ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                          ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                          ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                          ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                          ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                                          ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                          ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                          ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                          ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:redneuronal_niosii_instruction_master_translator ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                           ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 21    ; Signed Integer                                                                                                                                 ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                 ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                 ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                 ;
; UAV_ADDRESS_W               ; 21    ; Signed Integer                                                                                                                                 ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                 ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                 ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                 ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                 ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                 ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                 ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                                 ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                                 ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                 ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                 ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                 ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                 ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                 ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                 ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                                 ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_avalon_jtag_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                              ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                              ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                              ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:redneuronal_niosii_debug_mem_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                    ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                          ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                          ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                          ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                          ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                         ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 17    ; Signed Integer                                                                                               ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                               ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                               ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                               ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                               ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                               ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                               ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                               ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:redneuronal_niosii_data_master_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 77    ; Signed Integer                                                                                                                  ;
; PKT_QOS_L                 ; 77    ; Signed Integer                                                                                                                  ;
; PKT_DATA_SIDEBAND_H       ; 75    ; Signed Integer                                                                                                                  ;
; PKT_DATA_SIDEBAND_L       ; 75    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_SIDEBAND_H       ; 74    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_SIDEBAND_L       ; 74    ; Signed Integer                                                                                                                  ;
; PKT_CACHE_H               ; 89    ; Signed Integer                                                                                                                  ;
; PKT_CACHE_L               ; 86    ; Signed Integer                                                                                                                  ;
; PKT_THREAD_ID_H           ; 82    ; Signed Integer                                                                                                                  ;
; PKT_THREAD_ID_L           ; 82    ; Signed Integer                                                                                                                  ;
; PKT_BEGIN_BURST           ; 76    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_H          ; 85    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_L          ; 83    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 68    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 66    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 71    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 69    ; Signed Integer                                                                                                                  ;
; PKT_BURST_TYPE_H          ; 73    ; Signed Integer                                                                                                                  ;
; PKT_BURST_TYPE_L          ; 72    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_EXCLUSIVE       ; 62    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_L              ; 78    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_H             ; 81    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 90    ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 91    ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 92    ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 94    ; Signed Integer                                                                                                                  ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                                                  ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                  ;
; ID                        ; 0     ; Signed Integer                                                                                                                  ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                  ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                  ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                  ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                  ;
; PKT_ADDR_W                ; 21    ; Signed Integer                                                                                                                  ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:redneuronal_niosii_instruction_master_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 77    ; Signed Integer                                                                                                                         ;
; PKT_QOS_L                 ; 77    ; Signed Integer                                                                                                                         ;
; PKT_DATA_SIDEBAND_H       ; 75    ; Signed Integer                                                                                                                         ;
; PKT_DATA_SIDEBAND_L       ; 75    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_SIDEBAND_H       ; 74    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_SIDEBAND_L       ; 74    ; Signed Integer                                                                                                                         ;
; PKT_CACHE_H               ; 89    ; Signed Integer                                                                                                                         ;
; PKT_CACHE_L               ; 86    ; Signed Integer                                                                                                                         ;
; PKT_THREAD_ID_H           ; 82    ; Signed Integer                                                                                                                         ;
; PKT_THREAD_ID_L           ; 82    ; Signed Integer                                                                                                                         ;
; PKT_BEGIN_BURST           ; 76    ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_H          ; 85    ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_L          ; 83    ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_H           ; 68    ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_L           ; 66    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_H          ; 71    ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_L          ; 69    ; Signed Integer                                                                                                                         ;
; PKT_BURST_TYPE_H          ; 73    ; Signed Integer                                                                                                                         ;
; PKT_BURST_TYPE_L          ; 72    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_EXCLUSIVE       ; 62    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_L              ; 78    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_H             ; 81    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 90    ; Signed Integer                                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 91    ; Signed Integer                                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 92    ; Signed Integer                                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 94    ; Signed Integer                                                                                                                         ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                                                         ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                         ;
; ID                        ; 1     ; Signed Integer                                                                                                                         ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                         ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                         ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                         ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                         ;
; PKT_ADDR_W                ; 21    ; Signed Integer                                                                                                                         ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_avalon_jtag_slave_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 76    ; Signed Integer                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                         ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                         ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                         ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                         ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                         ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_L              ; 78    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_H             ; 81    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_H           ; 68    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_L           ; 66    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_H          ; 85    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_L          ; 83    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 91    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 90    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_H          ; 71    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_L          ; 69    ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 92    ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 94    ; Signed Integer                                                                                                         ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                                         ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                         ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                         ;
; FIFO_DATA_W               ; 96    ; Signed Integer                                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                    ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                    ;
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:redneuronal_niosii_debug_mem_slave_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 76    ; Signed Integer                                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_L              ; 78    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_H             ; 81    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_H           ; 68    ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_L           ; 66    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_H          ; 85    ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_L          ; 83    ; Signed Integer                                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 91    ; Signed Integer                                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 90    ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_H          ; 71    ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_L          ; 69    ; Signed Integer                                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 92    ; Signed Integer                                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 94    ; Signed Integer                                                                                                                     ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                                                     ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                     ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                     ;
; FIFO_DATA_W               ; 96    ; Signed Integer                                                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:redneuronal_niosii_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:redneuronal_niosii_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                ;
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                    ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 76    ; Signed Integer                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                          ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                          ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                          ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                          ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                          ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                          ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                          ;
; PKT_SRC_ID_L              ; 78    ; Signed Integer                                                                                          ;
; PKT_DEST_ID_H             ; 81    ; Signed Integer                                                                                          ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                          ;
; PKT_BURSTWRAP_H           ; 68    ; Signed Integer                                                                                          ;
; PKT_BURSTWRAP_L           ; 66    ; Signed Integer                                                                                          ;
; PKT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                          ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                          ;
; PKT_PROTECTION_H          ; 85    ; Signed Integer                                                                                          ;
; PKT_PROTECTION_L          ; 83    ; Signed Integer                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 91    ; Signed Integer                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 90    ; Signed Integer                                                                                          ;
; PKT_BURST_SIZE_H          ; 71    ; Signed Integer                                                                                          ;
; PKT_BURST_SIZE_L          ; 69    ; Signed Integer                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 92    ; Signed Integer                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 94    ; Signed Integer                                                                                          ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                          ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                          ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                          ;
; FIFO_DATA_W               ; 96    ; Signed Integer                                                                                          ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                   ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                     ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                     ;
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|RedNeuronal_NiosII_mm_interconnect_0_router:router|RedNeuronal_NiosII_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 2     ; Signed Integer                                                                                                                                                                                          ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                          ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                          ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|RedNeuronal_NiosII_mm_interconnect_0_router_001:router_001|RedNeuronal_NiosII_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|RedNeuronal_NiosII_mm_interconnect_0_router_002:router_002|RedNeuronal_NiosII_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|RedNeuronal_NiosII_mm_interconnect_0_router_003:router_003|RedNeuronal_NiosII_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|RedNeuronal_NiosII_mm_interconnect_0_router_003:router_004|RedNeuronal_NiosII_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|RedNeuronal_NiosII_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                           ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                 ;
; SCHEME         ; round-robin ; String                                                                                                                                                         ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                 ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|RedNeuronal_NiosII_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|RedNeuronal_NiosII_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                           ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                 ;
; SCHEME         ; round-robin ; String                                                                                                                                                         ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                 ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|RedNeuronal_NiosII_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|RedNeuronal_NiosII_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                        ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3      ; Signed Integer                                                                                                                                              ;
; SCHEME         ; no-arb ; String                                                                                                                                                      ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                              ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|RedNeuronal_NiosII_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|RedNeuronal_NiosII_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                                      ;
; SCHEME         ; no-arb ; String                                                                                                                                                              ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                      ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|RedNeuronal_NiosII_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|RedNeuronal_NiosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                               ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                     ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|RedNeuronal_NiosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                         ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                         ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                         ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                         ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                         ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                         ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                         ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                         ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                         ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                         ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                         ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                         ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                         ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                         ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                         ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                         ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|RedNeuronal_NiosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                         ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                         ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                         ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                         ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                         ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                         ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                         ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                         ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                         ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                         ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                         ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                         ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                         ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                         ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                         ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                         ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller ;
+---------------------------+----------+----------------------------------------------+
; Parameter Name            ; Value    ; Type                                         ;
+---------------------------+----------+----------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                               ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                       ;
; SYNC_DEPTH                ; 2        ; Signed Integer                               ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                               ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                               ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                               ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                               ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                               ;
+---------------------------+----------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Entity Instance                           ; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_register_bank_a_module:RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; Entity Instance                           ; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_register_bank_b_module:RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; Entity Instance                           ; RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_ocimem:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_ocimem|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_ociram_sp_ram_module:RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; Entity Instance                           ; RedNeuronal_NiosII_sram:sram|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 102400                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                 ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                           ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                               ;
; Entity Instance            ; RedNeuronal_NiosII_uart:uart|RedNeuronal_NiosII_uart_scfifo_w:the_RedNeuronal_NiosII_uart_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                    ;
;     -- lpm_width           ; 8                                                                                                               ;
;     -- LPM_NUMWORDS        ; 64                                                                                                              ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                             ;
;     -- USE_EAB             ; ON                                                                                                              ;
; Entity Instance            ; RedNeuronal_NiosII_uart:uart|RedNeuronal_NiosII_uart_scfifo_r:the_RedNeuronal_NiosII_uart_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                    ;
;     -- lpm_width           ; 8                                                                                                               ;
;     -- LPM_NUMWORDS        ; 64                                                                                                              ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                             ;
;     -- USE_EAB             ; ON                                                                                                              ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                             ;
+----------+-------+----------+-------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                        ;
+----------+-------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller" ;
+----------------+-------+----------+--------------------------------+
; Port           ; Type  ; Severity ; Details                        ;
+----------------+-------+----------+--------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                   ;
; reset_in1      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                   ;
; reset_in2      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                   ;
; reset_in3      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                   ;
; reset_in4      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                   ;
; reset_in5      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                   ;
; reset_in6      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                   ;
; reset_in7      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                   ;
; reset_in8      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                   ;
; reset_in9      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                   ;
; reset_in10     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                   ;
; reset_in11     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                   ;
; reset_in12     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                   ;
; reset_in13     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                   ;
; reset_in14     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                   ;
; reset_in15     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                   ;
+----------------+-------+----------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|RedNeuronal_NiosII_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                      ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                 ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                 ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                          ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|RedNeuronal_NiosII_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                              ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[5..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                         ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                         ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|RedNeuronal_NiosII_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                       ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                  ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|RedNeuronal_NiosII_mm_interconnect_0_router_003:router_003|RedNeuronal_NiosII_mm_interconnect_0_router_003_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                            ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|RedNeuronal_NiosII_mm_interconnect_0_router_002:router_002|RedNeuronal_NiosII_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                            ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|RedNeuronal_NiosII_mm_interconnect_0_router_001:router_001|RedNeuronal_NiosII_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                 ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                 ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|RedNeuronal_NiosII_mm_interconnect_0_router:router|RedNeuronal_NiosII_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                    ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                     ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                     ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                 ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                  ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                         ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                    ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                    ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:redneuronal_niosii_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                            ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                             ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:redneuronal_niosii_debug_mem_slave_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                    ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                               ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                        ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                   ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:redneuronal_niosii_instruction_master_agent" ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                       ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:redneuronal_niosii_data_master_agent" ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                 ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                            ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                            ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                  ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                            ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                  ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                            ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                            ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:redneuronal_niosii_debug_mem_slave_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                            ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                       ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                           ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:redneuronal_niosii_instruction_master_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                           ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                           ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                           ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:redneuronal_niosii_data_master_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                         ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                    ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                    ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RedNeuronal_NiosII_uart:uart|alt_jtag_atlantic:RedNeuronal_NiosII_uart_alt_jtag_atlantic"                                                              ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RedNeuronal_NiosII_uart:uart"                                                                                     ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "RedNeuronal_NiosII_sram:sram" ;
+--------+-------+----------+------------------------------+
; Port   ; Type  ; Severity ; Details                      ;
+--------+-------+----------+------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                 ;
+--------+-------+----------+------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_phy" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                               ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                               ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                               ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                               ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                               ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                               ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                               ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                               ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                               ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                               ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                               ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                               ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                               ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                               ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                               ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                               ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                               ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                               ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                               ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                               ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_sysclk:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_sysclk:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_pib:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_pib" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                              ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                  ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_fifo:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_fifo|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_fifo_wrptr_inc:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_dtrace:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_dtrace|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_td_mode:RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_itrace:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_itrace" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                        ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_dbrk:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                           ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                               ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_xbrk:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                           ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                               ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_debug:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_debug" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                  ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                             ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                               ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; oci_ienable[31..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                   ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_test_bench:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_test_bench" ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                                                                    ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                               ;
; i_address[1..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                               ;
; test_has_ended  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                        ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii" ;
+---------------+--------+----------+--------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                          ;
+---------------+--------+----------+--------------------------------------------------+
; dummy_ci_port ; Output ; Info     ; Explicitly unconnected                           ;
+---------------+--------+----------+--------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 796                         ;
;     CLR               ; 200                         ;
;     CLR SCLR          ; 61                          ;
;     CLR SCLR SLD      ; 11                          ;
;     CLR SLD           ; 68                          ;
;     ENA               ; 65                          ;
;     ENA CLR           ; 105                         ;
;     ENA CLR SCLR      ; 50                          ;
;     ENA CLR SLD       ; 18                          ;
;     ENA SCLR          ; 61                          ;
;     ENA SCLR SLD      ; 22                          ;
;     ENA SLD           ; 9                           ;
;     SLD               ; 32                          ;
;     plain             ; 94                          ;
; arriav_lcell_comb     ; 1158                        ;
;     arith             ; 112                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 68                          ;
;         2 data inputs ; 11                          ;
;         3 data inputs ; 31                          ;
;         4 data inputs ; 1                           ;
;     extend            ; 27                          ;
;         7 data inputs ; 27                          ;
;     normal            ; 1019                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 13                          ;
;         2 data inputs ; 123                         ;
;         3 data inputs ; 170                         ;
;         4 data inputs ; 212                         ;
;         5 data inputs ; 224                         ;
;         6 data inputs ; 275                         ;
; boundary_port         ; 40                          ;
; stratixv_ram_block    ; 528                         ;
;                       ;                             ;
; Max LUT depth         ; 5.30                        ;
; Average LUT depth     ; 2.25                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Mon Jan 08 01:16:36 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RedNeuronal_NiosII -c RedNeuronal_NiosII
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file redneuronal_niosii/synthesis/redneuronal_niosii.v
    Info (12023): Found entity 1: RedNeuronal_NiosII File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/RedNeuronal_NiosII.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file redneuronal_niosii/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file redneuronal_niosii/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file redneuronal_niosii/synthesis/submodules/redneuronal_niosii_irq_mapper.sv
    Info (12023): Found entity 1: RedNeuronal_NiosII_irq_mapper File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file redneuronal_niosii/synthesis/submodules/redneuronal_niosii_mm_interconnect_0.v
    Info (12023): Found entity 1: RedNeuronal_NiosII_mm_interconnect_0 File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file redneuronal_niosii/synthesis/submodules/redneuronal_niosii_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: RedNeuronal_NiosII_mm_interconnect_0_avalon_st_adapter File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file redneuronal_niosii/synthesis/submodules/redneuronal_niosii_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: RedNeuronal_NiosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file redneuronal_niosii/synthesis/submodules/redneuronal_niosii_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: RedNeuronal_NiosII_mm_interconnect_0_rsp_mux_001 File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file redneuronal_niosii/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file redneuronal_niosii/synthesis/submodules/redneuronal_niosii_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: RedNeuronal_NiosII_mm_interconnect_0_rsp_mux File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file redneuronal_niosii/synthesis/submodules/redneuronal_niosii_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: RedNeuronal_NiosII_mm_interconnect_0_rsp_demux File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file redneuronal_niosii/synthesis/submodules/redneuronal_niosii_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: RedNeuronal_NiosII_mm_interconnect_0_cmd_mux_001 File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_mm_interconnect_0_cmd_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file redneuronal_niosii/synthesis/submodules/redneuronal_niosii_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: RedNeuronal_NiosII_mm_interconnect_0_cmd_mux File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file redneuronal_niosii/synthesis/submodules/redneuronal_niosii_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: RedNeuronal_NiosII_mm_interconnect_0_cmd_demux_001 File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file redneuronal_niosii/synthesis/submodules/redneuronal_niosii_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: RedNeuronal_NiosII_mm_interconnect_0_cmd_demux File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file redneuronal_niosii/synthesis/submodules/redneuronal_niosii_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: RedNeuronal_NiosII_mm_interconnect_0_router_003_default_decode File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: RedNeuronal_NiosII_mm_interconnect_0_router_003 File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file redneuronal_niosii/synthesis/submodules/redneuronal_niosii_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: RedNeuronal_NiosII_mm_interconnect_0_router_002_default_decode File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: RedNeuronal_NiosII_mm_interconnect_0_router_002 File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file redneuronal_niosii/synthesis/submodules/redneuronal_niosii_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: RedNeuronal_NiosII_mm_interconnect_0_router_001_default_decode File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: RedNeuronal_NiosII_mm_interconnect_0_router_001 File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file redneuronal_niosii/synthesis/submodules/redneuronal_niosii_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: RedNeuronal_NiosII_mm_interconnect_0_router_default_decode File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: RedNeuronal_NiosII_mm_interconnect_0_router File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file redneuronal_niosii/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file redneuronal_niosii/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file redneuronal_niosii/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file redneuronal_niosii/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file redneuronal_niosii/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file redneuronal_niosii/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 5 design units, including 5 entities, in source file redneuronal_niosii/synthesis/submodules/redneuronal_niosii_uart.v
    Info (12023): Found entity 1: RedNeuronal_NiosII_uart_sim_scfifo_w File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_uart.v Line: 21
    Info (12023): Found entity 2: RedNeuronal_NiosII_uart_scfifo_w File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_uart.v Line: 78
    Info (12023): Found entity 3: RedNeuronal_NiosII_uart_sim_scfifo_r File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_uart.v Line: 164
    Info (12023): Found entity 4: RedNeuronal_NiosII_uart_scfifo_r File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_uart.v Line: 243
    Info (12023): Found entity 5: RedNeuronal_NiosII_uart File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_uart.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file redneuronal_niosii/synthesis/submodules/redneuronal_niosii_sram.v
    Info (12023): Found entity 1: RedNeuronal_NiosII_sram File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_sram.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file redneuronal_niosii/synthesis/submodules/redneuronal_niosii_redneuronal_niosii.v
    Info (12023): Found entity 1: RedNeuronal_NiosII_RedNeuronal_NiosII File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_RedNeuronal_NiosII.v Line: 9
Info (12021): Found 21 design units, including 21 entities, in source file redneuronal_niosii/synthesis/submodules/redneuronal_niosii_redneuronal_niosii_cpu.v
    Info (12023): Found entity 1: RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_register_bank_a_module File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_RedNeuronal_NiosII_cpu.v Line: 21
    Info (12023): Found entity 2: RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_register_bank_b_module File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_RedNeuronal_NiosII_cpu.v Line: 87
    Info (12023): Found entity 3: RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_debug File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_RedNeuronal_NiosII_cpu.v Line: 153
    Info (12023): Found entity 4: RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_break File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_RedNeuronal_NiosII_cpu.v Line: 295
    Info (12023): Found entity 5: RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_xbrk File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_RedNeuronal_NiosII_cpu.v Line: 588
    Info (12023): Found entity 6: RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_dbrk File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_RedNeuronal_NiosII_cpu.v Line: 795
    Info (12023): Found entity 7: RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_itrace File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_RedNeuronal_NiosII_cpu.v Line: 982
    Info (12023): Found entity 8: RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_td_mode File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_RedNeuronal_NiosII_cpu.v Line: 1115
    Info (12023): Found entity 9: RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_dtrace File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_RedNeuronal_NiosII_cpu.v Line: 1183
    Info (12023): Found entity 10: RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_compute_input_tm_cnt File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_RedNeuronal_NiosII_cpu.v Line: 1265
    Info (12023): Found entity 11: RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_fifo_wrptr_inc File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_RedNeuronal_NiosII_cpu.v Line: 1337
    Info (12023): Found entity 12: RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_fifo_cnt_inc File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_RedNeuronal_NiosII_cpu.v Line: 1380
    Info (12023): Found entity 13: RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_fifo File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_RedNeuronal_NiosII_cpu.v Line: 1427
    Info (12023): Found entity 14: RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_pib File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_RedNeuronal_NiosII_cpu.v Line: 1913
    Info (12023): Found entity 15: RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_im File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_RedNeuronal_NiosII_cpu.v Line: 1936
    Info (12023): Found entity 16: RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_performance_monitors File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_RedNeuronal_NiosII_cpu.v Line: 2006
    Info (12023): Found entity 17: RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_RedNeuronal_NiosII_cpu.v Line: 2023
    Info (12023): Found entity 18: RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_ociram_sp_ram_module File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_RedNeuronal_NiosII_cpu.v Line: 2116
    Info (12023): Found entity 19: RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_ocimem File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_RedNeuronal_NiosII_cpu.v Line: 2181
    Info (12023): Found entity 20: RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_RedNeuronal_NiosII_cpu.v Line: 2362
    Info (12023): Found entity 21: RedNeuronal_NiosII_RedNeuronal_NiosII_cpu File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_RedNeuronal_NiosII_cpu.v Line: 2834
Info (12021): Found 1 design units, including 1 entities, in source file redneuronal_niosii/synthesis/submodules/redneuronal_niosii_redneuronal_niosii_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_sysclk File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file redneuronal_niosii/synthesis/submodules/redneuronal_niosii_redneuronal_niosii_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_tck File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file redneuronal_niosii/synthesis/submodules/redneuronal_niosii_redneuronal_niosii_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file redneuronal_niosii/synthesis/submodules/redneuronal_niosii_redneuronal_niosii_cpu_test_bench.v
    Info (12023): Found entity 1: RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_test_bench File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_test_bench.v Line: 21
Info (12127): Elaborating entity "RedNeuronal_NiosII" for the top level hierarchy
Info (12128): Elaborating entity "RedNeuronal_NiosII_RedNeuronal_NiosII" for hierarchy "RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii" File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/RedNeuronal_NiosII.v Line: 77
Info (12128): Elaborating entity "RedNeuronal_NiosII_RedNeuronal_NiosII_cpu" for hierarchy "RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu" File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_RedNeuronal_NiosII.v Line: 65
Info (12128): Elaborating entity "RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_test_bench" for hierarchy "RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_test_bench:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_test_bench" File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_RedNeuronal_NiosII_cpu.v Line: 3545
Info (12128): Elaborating entity "RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_register_bank_a_module" for hierarchy "RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_register_bank_a_module:RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_register_bank_a" File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_RedNeuronal_NiosII_cpu.v Line: 4061
Info (12128): Elaborating entity "altsyncram" for hierarchy "RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_register_bank_a_module:RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_RedNeuronal_NiosII_cpu.v Line: 58
Info (12130): Elaborated megafunction instantiation "RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_register_bank_a_module:RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_RedNeuronal_NiosII_cpu.v Line: 58
Info (12133): Instantiated megafunction "RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_register_bank_a_module:RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_RedNeuronal_NiosII_cpu.v Line: 58
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf
    Info (12023): Found entity 1: altsyncram_msi1 File: C:/Users/braya/Desktop/RedNeuronal_NiosII/db/altsyncram_msi1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_msi1" for hierarchy "RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_register_bank_a_module:RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_register_bank_b_module" for hierarchy "RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_register_bank_b_module:RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_register_bank_b" File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_RedNeuronal_NiosII_cpu.v Line: 4079
Info (12128): Elaborating entity "RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci" for hierarchy "RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci" File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_RedNeuronal_NiosII_cpu.v Line: 4575
Info (12128): Elaborating entity "RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_debug" for hierarchy "RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_debug:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_debug" File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_RedNeuronal_NiosII_cpu.v Line: 2531
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_debug:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_RedNeuronal_NiosII_cpu.v Line: 220
Info (12130): Elaborated megafunction instantiation "RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_debug:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_RedNeuronal_NiosII_cpu.v Line: 220
Info (12133): Instantiated megafunction "RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_debug:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_RedNeuronal_NiosII_cpu.v Line: 220
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_break" for hierarchy "RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_break:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_break" File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_RedNeuronal_NiosII_cpu.v Line: 2561
Info (12128): Elaborating entity "RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_xbrk" for hierarchy "RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_xbrk:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_xbrk" File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_RedNeuronal_NiosII_cpu.v Line: 2582
Info (12128): Elaborating entity "RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_dbrk" for hierarchy "RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_dbrk:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_dbrk" File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_RedNeuronal_NiosII_cpu.v Line: 2608
Info (12128): Elaborating entity "RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_itrace" for hierarchy "RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_itrace:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_itrace" File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_RedNeuronal_NiosII_cpu.v Line: 2624
Info (12128): Elaborating entity "RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_dtrace" for hierarchy "RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_dtrace:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_dtrace" File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_RedNeuronal_NiosII_cpu.v Line: 2639
Info (12128): Elaborating entity "RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_td_mode" for hierarchy "RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_dtrace:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_dtrace|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_td_mode:RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_trc_ctrl_td_mode" File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_RedNeuronal_NiosII_cpu.v Line: 1233
Info (12128): Elaborating entity "RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_fifo" for hierarchy "RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_fifo:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_fifo" File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_RedNeuronal_NiosII_cpu.v Line: 2654
Info (12128): Elaborating entity "RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_fifo:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_fifo|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_compute_input_tm_cnt:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_compute_input_tm_cnt" File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_RedNeuronal_NiosII_cpu.v Line: 1546
Info (12128): Elaborating entity "RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_fifo:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_fifo|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_fifo_wrptr_inc:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_fifo_wrptr_inc" File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_RedNeuronal_NiosII_cpu.v Line: 1555
Info (12128): Elaborating entity "RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_fifo:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_fifo|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_fifo_cnt_inc:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_fifo_cnt_inc" File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_RedNeuronal_NiosII_cpu.v Line: 1564
Info (12128): Elaborating entity "RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_pib" for hierarchy "RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_pib:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_pib" File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_RedNeuronal_NiosII_cpu.v Line: 2659
Info (12128): Elaborating entity "RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_im" for hierarchy "RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_im:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci_im" File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_RedNeuronal_NiosII_cpu.v Line: 2673
Info (12128): Elaborating entity "RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg" for hierarchy "RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_avalon_reg" File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_RedNeuronal_NiosII_cpu.v Line: 2692
Info (12128): Elaborating entity "RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_ocimem" for hierarchy "RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_ocimem:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_ocimem" File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_RedNeuronal_NiosII_cpu.v Line: 2712
Info (12128): Elaborating entity "RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_ociram_sp_ram_module" for hierarchy "RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_ocimem:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_ocimem|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_ociram_sp_ram_module:RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_ociram_sp_ram" File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_RedNeuronal_NiosII_cpu.v Line: 2332
Info (12128): Elaborating entity "altsyncram" for hierarchy "RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_ocimem:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_ocimem|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_ociram_sp_ram_module:RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_RedNeuronal_NiosII_cpu.v Line: 2156
Info (12130): Elaborated megafunction instantiation "RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_ocimem:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_ocimem|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_ociram_sp_ram_module:RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_RedNeuronal_NiosII_cpu.v Line: 2156
Info (12133): Instantiated megafunction "RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_ocimem:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_ocimem|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_ociram_sp_ram_module:RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_RedNeuronal_NiosII_cpu.v Line: 2156
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf
    Info (12023): Found entity 1: altsyncram_qid1 File: C:/Users/braya/Desktop/RedNeuronal_NiosII/db/altsyncram_qid1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_qid1" for hierarchy "RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_ocimem:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_ocimem|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_ociram_sp_ram_module:RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper" for hierarchy "RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper" File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_RedNeuronal_NiosII_cpu.v Line: 2814
Info (12128): Elaborating entity "RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_tck" for hierarchy "RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_tck:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_tck" File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_sysclk" for hierarchy "RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_sysclk:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_sysclk" File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_phy" File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper.v Line: 207
Info (12130): Elaborated megafunction instantiation "RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_phy" File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper.v Line: 207
Info (12133): Instantiated megafunction "RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_phy" with the following parameter: File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper.v Line: 207
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12131): Elaborated megafunction instantiation "RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_phy" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "RedNeuronal_NiosII_RedNeuronal_NiosII:redneuronal_niosii|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu:cpu|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_nios2_oci|RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper:the_RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:RedNeuronal_NiosII_RedNeuronal_NiosII_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "RedNeuronal_NiosII_sram" for hierarchy "RedNeuronal_NiosII_sram:sram" File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/RedNeuronal_NiosII.v Line: 91
Info (12128): Elaborating entity "altsyncram" for hierarchy "RedNeuronal_NiosII_sram:sram|altsyncram:the_altsyncram" File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_sram.v Line: 69
Info (12130): Elaborated megafunction instantiation "RedNeuronal_NiosII_sram:sram|altsyncram:the_altsyncram" File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_sram.v Line: 69
Info (12133): Instantiated megafunction "RedNeuronal_NiosII_sram:sram|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_sram.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "RedNeuronal_NiosII_sram.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "102400"
    Info (12134): Parameter "numwords_a" = "102400"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "17"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vhn1.tdf
    Info (12023): Found entity 1: altsyncram_vhn1 File: C:/Users/braya/Desktop/RedNeuronal_NiosII/db/altsyncram_vhn1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_vhn1" for hierarchy "RedNeuronal_NiosII_sram:sram|altsyncram:the_altsyncram|altsyncram_vhn1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_qma.tdf
    Info (12023): Found entity 1: decode_qma File: C:/Users/braya/Desktop/RedNeuronal_NiosII/db/decode_qma.tdf Line: 22
Info (12128): Elaborating entity "decode_qma" for hierarchy "RedNeuronal_NiosII_sram:sram|altsyncram:the_altsyncram|altsyncram_vhn1:auto_generated|decode_qma:decode3" File: C:/Users/braya/Desktop/RedNeuronal_NiosII/db/altsyncram_vhn1.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_nib.tdf
    Info (12023): Found entity 1: mux_nib File: C:/Users/braya/Desktop/RedNeuronal_NiosII/db/mux_nib.tdf Line: 22
Info (12128): Elaborating entity "mux_nib" for hierarchy "RedNeuronal_NiosII_sram:sram|altsyncram:the_altsyncram|altsyncram_vhn1:auto_generated|mux_nib:mux2" File: C:/Users/braya/Desktop/RedNeuronal_NiosII/db/altsyncram_vhn1.tdf Line: 44
Info (12128): Elaborating entity "RedNeuronal_NiosII_uart" for hierarchy "RedNeuronal_NiosII_uart:uart" File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/RedNeuronal_NiosII.v Line: 104
Info (12128): Elaborating entity "RedNeuronal_NiosII_uart_scfifo_w" for hierarchy "RedNeuronal_NiosII_uart:uart|RedNeuronal_NiosII_uart_scfifo_w:the_RedNeuronal_NiosII_uart_scfifo_w" File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_uart.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "RedNeuronal_NiosII_uart:uart|RedNeuronal_NiosII_uart_scfifo_w:the_RedNeuronal_NiosII_uart_scfifo_w|scfifo:wfifo" File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_uart.v Line: 139
Info (12130): Elaborated megafunction instantiation "RedNeuronal_NiosII_uart:uart|RedNeuronal_NiosII_uart_scfifo_w:the_RedNeuronal_NiosII_uart_scfifo_w|scfifo:wfifo" File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_uart.v Line: 139
Info (12133): Instantiated megafunction "RedNeuronal_NiosII_uart:uart|RedNeuronal_NiosII_uart_scfifo_w:the_RedNeuronal_NiosII_uart_scfifo_w|scfifo:wfifo" with the following parameter: File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_uart.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf
    Info (12023): Found entity 1: scfifo_3291 File: C:/Users/braya/Desktop/RedNeuronal_NiosII/db/scfifo_3291.tdf Line: 24
Info (12128): Elaborating entity "scfifo_3291" for hierarchy "RedNeuronal_NiosII_uart:uart|RedNeuronal_NiosII_uart_scfifo_w:the_RedNeuronal_NiosII_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf
    Info (12023): Found entity 1: a_dpfifo_5771 File: C:/Users/braya/Desktop/RedNeuronal_NiosII/db/a_dpfifo_5771.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_5771" for hierarchy "RedNeuronal_NiosII_uart:uart|RedNeuronal_NiosII_uart_scfifo_w:the_RedNeuronal_NiosII_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo" File: C:/Users/braya/Desktop/RedNeuronal_NiosII/db/scfifo_3291.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: C:/Users/braya/Desktop/RedNeuronal_NiosII/db/a_fefifo_7cf.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "RedNeuronal_NiosII_uart:uart|RedNeuronal_NiosII_uart_scfifo_w:the_RedNeuronal_NiosII_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state" File: C:/Users/braya/Desktop/RedNeuronal_NiosII/db/a_dpfifo_5771.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf
    Info (12023): Found entity 1: cntr_vg7 File: C:/Users/braya/Desktop/RedNeuronal_NiosII/db/cntr_vg7.tdf Line: 25
Info (12128): Elaborating entity "cntr_vg7" for hierarchy "RedNeuronal_NiosII_uart:uart|RedNeuronal_NiosII_uart_scfifo_w:the_RedNeuronal_NiosII_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw" File: C:/Users/braya/Desktop/RedNeuronal_NiosII/db/a_fefifo_7cf.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf
    Info (12023): Found entity 1: altsyncram_7pu1 File: C:/Users/braya/Desktop/RedNeuronal_NiosII/db/altsyncram_7pu1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_7pu1" for hierarchy "RedNeuronal_NiosII_uart:uart|RedNeuronal_NiosII_uart_scfifo_w:the_RedNeuronal_NiosII_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram" File: C:/Users/braya/Desktop/RedNeuronal_NiosII/db/a_dpfifo_5771.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf
    Info (12023): Found entity 1: cntr_jgb File: C:/Users/braya/Desktop/RedNeuronal_NiosII/db/cntr_jgb.tdf Line: 25
Info (12128): Elaborating entity "cntr_jgb" for hierarchy "RedNeuronal_NiosII_uart:uart|RedNeuronal_NiosII_uart_scfifo_w:the_RedNeuronal_NiosII_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count" File: C:/Users/braya/Desktop/RedNeuronal_NiosII/db/a_dpfifo_5771.tdf Line: 44
Info (12128): Elaborating entity "RedNeuronal_NiosII_uart_scfifo_r" for hierarchy "RedNeuronal_NiosII_uart:uart|RedNeuronal_NiosII_uart_scfifo_r:the_RedNeuronal_NiosII_uart_scfifo_r" File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_uart.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "RedNeuronal_NiosII_uart:uart|alt_jtag_atlantic:RedNeuronal_NiosII_uart_alt_jtag_atlantic" File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_uart.v Line: 569
Info (12130): Elaborated megafunction instantiation "RedNeuronal_NiosII_uart:uart|alt_jtag_atlantic:RedNeuronal_NiosII_uart_alt_jtag_atlantic" File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_uart.v Line: 569
Info (12133): Instantiated megafunction "RedNeuronal_NiosII_uart:uart|alt_jtag_atlantic:RedNeuronal_NiosII_uart_alt_jtag_atlantic" with the following parameter: File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_uart.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "RedNeuronal_NiosII_uart:uart|alt_jtag_atlantic:RedNeuronal_NiosII_uart_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "RedNeuronal_NiosII_uart:uart|alt_jtag_atlantic:RedNeuronal_NiosII_uart_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "RedNeuronal_NiosII_mm_interconnect_0" for hierarchy "RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0" File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/RedNeuronal_NiosII.v Line: 143
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:redneuronal_niosii_data_master_translator" File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_mm_interconnect_0.v Line: 358
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:redneuronal_niosii_instruction_master_translator" File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_mm_interconnect_0.v Line: 418
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_avalon_jtag_slave_translator" File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_mm_interconnect_0.v Line: 482
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:redneuronal_niosii_debug_mem_slave_translator" File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_mm_interconnect_0.v Line: 546
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_s1_translator" File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_mm_interconnect_0.v Line: 610
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:redneuronal_niosii_data_master_agent" File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_mm_interconnect_0.v Line: 691
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:redneuronal_niosii_instruction_master_agent" File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_mm_interconnect_0.v Line: 772
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_avalon_jtag_slave_agent" File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_mm_interconnect_0.v Line: 856
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_avalon_jtag_slave_agent_rsp_fifo" File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_mm_interconnect_0.v Line: 897
Info (12128): Elaborating entity "RedNeuronal_NiosII_mm_interconnect_0_router" for hierarchy "RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|RedNeuronal_NiosII_mm_interconnect_0_router:router" File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_mm_interconnect_0.v Line: 1163
Info (12128): Elaborating entity "RedNeuronal_NiosII_mm_interconnect_0_router_default_decode" for hierarchy "RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|RedNeuronal_NiosII_mm_interconnect_0_router:router|RedNeuronal_NiosII_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_mm_interconnect_0_router.sv Line: 181
Info (12128): Elaborating entity "RedNeuronal_NiosII_mm_interconnect_0_router_001" for hierarchy "RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|RedNeuronal_NiosII_mm_interconnect_0_router_001:router_001" File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_mm_interconnect_0.v Line: 1179
Info (12128): Elaborating entity "RedNeuronal_NiosII_mm_interconnect_0_router_001_default_decode" for hierarchy "RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|RedNeuronal_NiosII_mm_interconnect_0_router_001:router_001|RedNeuronal_NiosII_mm_interconnect_0_router_001_default_decode:the_default_decode" File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_mm_interconnect_0_router_001.sv Line: 180
Info (12128): Elaborating entity "RedNeuronal_NiosII_mm_interconnect_0_router_002" for hierarchy "RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|RedNeuronal_NiosII_mm_interconnect_0_router_002:router_002" File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_mm_interconnect_0.v Line: 1195
Info (12128): Elaborating entity "RedNeuronal_NiosII_mm_interconnect_0_router_002_default_decode" for hierarchy "RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|RedNeuronal_NiosII_mm_interconnect_0_router_002:router_002|RedNeuronal_NiosII_mm_interconnect_0_router_002_default_decode:the_default_decode" File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_mm_interconnect_0_router_002.sv Line: 173
Info (12128): Elaborating entity "RedNeuronal_NiosII_mm_interconnect_0_router_003" for hierarchy "RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|RedNeuronal_NiosII_mm_interconnect_0_router_003:router_003" File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_mm_interconnect_0.v Line: 1211
Info (12128): Elaborating entity "RedNeuronal_NiosII_mm_interconnect_0_router_003_default_decode" for hierarchy "RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|RedNeuronal_NiosII_mm_interconnect_0_router_003:router_003|RedNeuronal_NiosII_mm_interconnect_0_router_003_default_decode:the_default_decode" File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_mm_interconnect_0_router_003.sv Line: 178
Info (12128): Elaborating entity "RedNeuronal_NiosII_mm_interconnect_0_cmd_demux" for hierarchy "RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|RedNeuronal_NiosII_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_mm_interconnect_0.v Line: 1256
Info (12128): Elaborating entity "RedNeuronal_NiosII_mm_interconnect_0_cmd_demux_001" for hierarchy "RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|RedNeuronal_NiosII_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_mm_interconnect_0.v Line: 1279
Info (12128): Elaborating entity "RedNeuronal_NiosII_mm_interconnect_0_cmd_mux" for hierarchy "RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|RedNeuronal_NiosII_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_mm_interconnect_0.v Line: 1296
Info (12128): Elaborating entity "RedNeuronal_NiosII_mm_interconnect_0_cmd_mux_001" for hierarchy "RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|RedNeuronal_NiosII_mm_interconnect_0_cmd_mux_001:cmd_mux_001" File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_mm_interconnect_0.v Line: 1319
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|RedNeuronal_NiosII_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb" File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_mm_interconnect_0_cmd_mux_001.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|RedNeuronal_NiosII_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "RedNeuronal_NiosII_mm_interconnect_0_rsp_demux" for hierarchy "RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|RedNeuronal_NiosII_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_mm_interconnect_0.v Line: 1359
Info (12128): Elaborating entity "RedNeuronal_NiosII_mm_interconnect_0_rsp_mux" for hierarchy "RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|RedNeuronal_NiosII_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_mm_interconnect_0.v Line: 1434
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|RedNeuronal_NiosII_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_mm_interconnect_0_rsp_mux.sv Line: 326
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|RedNeuronal_NiosII_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "RedNeuronal_NiosII_mm_interconnect_0_rsp_mux_001" for hierarchy "RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|RedNeuronal_NiosII_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_mm_interconnect_0.v Line: 1457
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|RedNeuronal_NiosII_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_mm_interconnect_0_rsp_mux_001.sv Line: 310
Info (12128): Elaborating entity "RedNeuronal_NiosII_mm_interconnect_0_avalon_st_adapter" for hierarchy "RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|RedNeuronal_NiosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_mm_interconnect_0.v Line: 1486
Info (12128): Elaborating entity "RedNeuronal_NiosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "RedNeuronal_NiosII_mm_interconnect_0:mm_interconnect_0|RedNeuronal_NiosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|RedNeuronal_NiosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/RedNeuronal_NiosII_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "RedNeuronal_NiosII_irq_mapper" for hierarchy "RedNeuronal_NiosII_irq_mapper:irq_mapper" File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/RedNeuronal_NiosII.v Line: 150
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "altera_reset_controller:rst_controller" File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/RedNeuronal_NiosII.v Line: 213
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/braya/Desktop/RedNeuronal_NiosII/RedNeuronal_NiosII/synthesis/submodules/altera_reset_controller.v Line: 220
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2024.01.08.01:16:58 Progress: Loading sld336e060f/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld336e060f/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/braya/Desktop/RedNeuronal_NiosII/db/ip/sld336e060f/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld336e060f/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/braya/Desktop/RedNeuronal_NiosII/db/ip/sld336e060f/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld336e060f/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/braya/Desktop/RedNeuronal_NiosII/db/ip/sld336e060f/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld336e060f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/braya/Desktop/RedNeuronal_NiosII/db/ip/sld336e060f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld336e060f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/braya/Desktop/RedNeuronal_NiosII/db/ip/sld336e060f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/braya/Desktop/RedNeuronal_NiosII/db/ip/sld336e060f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld336e060f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/braya/Desktop/RedNeuronal_NiosII/db/ip/sld336e060f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 27 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/braya/Desktop/RedNeuronal_NiosII/output_files/RedNeuronal_NiosII.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2150 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 1 output pins
    Info (21061): Implemented 1616 logic cells
    Info (21064): Implemented 528 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4974 megabytes
    Info: Processing ended: Mon Jan 08 01:17:13 2024
    Info: Elapsed time: 00:00:37
    Info: Total CPU time (on all processors): 00:00:25


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/braya/Desktop/RedNeuronal_NiosII/output_files/RedNeuronal_NiosII.map.smsg.


