// Copyright lowRISC contributors.
// Licensed under the Apache License, Version 2.0, see LICENSE for details.
// SPDX-License-Identifier: Apache-2.0

// This file was generated automatically.
// Please do not modify content of this file directly.
// File generated by using template: "toplevel.rs.tpl"
// To regenerate this file follow OpenTitan topgen documentations.

#![allow(dead_code)]

//! This file contains enums and consts for use within the Rust codebase.
//!
//! These definitions are for information that depends on the top-specific chip
//! configuration, which includes:
//! - Device Memory Information (for Peripherals and Memory)
//! - PLIC Interrupt ID Names and Source Mappings
//! - Alert ID Names and Source Mappings
//! - Pinmux Pin/Select Names
//! - Power Manager Wakeups

use core::convert::TryFrom;

/// Peripheral base address for uart0 in top darjeeling.
///
/// This should be used with #mmio_region_from_addr to access the memory-mapped
/// registers associated with the peripheral (usually via a DIF).
pub const TOP_DARJEELING_UART0_BASE_ADDR: usize = 0x30010000;

/// Peripheral size for uart0 in top darjeeling.
///
/// This is the size (in bytes) of the peripheral's reserved memory area. All
/// memory-mapped registers associated with this peripheral should have an
/// address between #TOP_DARJEELING_UART0_BASE_ADDR and
/// `TOP_DARJEELING_UART0_BASE_ADDR + TOP_DARJEELING_UART0_SIZE_BYTES`.
pub const TOP_DARJEELING_UART0_SIZE_BYTES: usize = 0x40;
/// Peripheral base address for gpio in top darjeeling.
///
/// This should be used with #mmio_region_from_addr to access the memory-mapped
/// registers associated with the peripheral (usually via a DIF).
pub const TOP_DARJEELING_GPIO_BASE_ADDR: usize = 0x30000000;

/// Peripheral size for gpio in top darjeeling.
///
/// This is the size (in bytes) of the peripheral's reserved memory area. All
/// memory-mapped registers associated with this peripheral should have an
/// address between #TOP_DARJEELING_GPIO_BASE_ADDR and
/// `TOP_DARJEELING_GPIO_BASE_ADDR + TOP_DARJEELING_GPIO_SIZE_BYTES`.
pub const TOP_DARJEELING_GPIO_SIZE_BYTES: usize = 0x40;
/// Peripheral base address for spi_device in top darjeeling.
///
/// This should be used with #mmio_region_from_addr to access the memory-mapped
/// registers associated with the peripheral (usually via a DIF).
pub const TOP_DARJEELING_SPI_DEVICE_BASE_ADDR: usize = 0x30310000;

/// Peripheral size for spi_device in top darjeeling.
///
/// This is the size (in bytes) of the peripheral's reserved memory area. All
/// memory-mapped registers associated with this peripheral should have an
/// address between #TOP_DARJEELING_SPI_DEVICE_BASE_ADDR and
/// `TOP_DARJEELING_SPI_DEVICE_BASE_ADDR + TOP_DARJEELING_SPI_DEVICE_SIZE_BYTES`.
pub const TOP_DARJEELING_SPI_DEVICE_SIZE_BYTES: usize = 0x2000;
/// Peripheral base address for i2c0 in top darjeeling.
///
/// This should be used with #mmio_region_from_addr to access the memory-mapped
/// registers associated with the peripheral (usually via a DIF).
pub const TOP_DARJEELING_I2C0_BASE_ADDR: usize = 0x30080000;

/// Peripheral size for i2c0 in top darjeeling.
///
/// This is the size (in bytes) of the peripheral's reserved memory area. All
/// memory-mapped registers associated with this peripheral should have an
/// address between #TOP_DARJEELING_I2C0_BASE_ADDR and
/// `TOP_DARJEELING_I2C0_BASE_ADDR + TOP_DARJEELING_I2C0_SIZE_BYTES`.
pub const TOP_DARJEELING_I2C0_SIZE_BYTES: usize = 0x80;
/// Peripheral base address for i2c1 in top darjeeling.
///
/// This should be used with #mmio_region_from_addr to access the memory-mapped
/// registers associated with the peripheral (usually via a DIF).
pub const TOP_DARJEELING_I2C1_BASE_ADDR: usize = 0x31030000;

/// Peripheral size for i2c1 in top darjeeling.
///
/// This is the size (in bytes) of the peripheral's reserved memory area. All
/// memory-mapped registers associated with this peripheral should have an
/// address between #TOP_DARJEELING_I2C1_BASE_ADDR and
/// `TOP_DARJEELING_I2C1_BASE_ADDR + TOP_DARJEELING_I2C1_SIZE_BYTES`.
pub const TOP_DARJEELING_I2C1_SIZE_BYTES: usize = 0x80;
/// Peripheral base address for i2c2 in top darjeeling.
///
/// This should be used with #mmio_region_from_addr to access the memory-mapped
/// registers associated with the peripheral (usually via a DIF).
pub const TOP_DARJEELING_I2C2_BASE_ADDR: usize = 0x31040000;

/// Peripheral size for i2c2 in top darjeeling.
///
/// This is the size (in bytes) of the peripheral's reserved memory area. All
/// memory-mapped registers associated with this peripheral should have an
/// address between #TOP_DARJEELING_I2C2_BASE_ADDR and
/// `TOP_DARJEELING_I2C2_BASE_ADDR + TOP_DARJEELING_I2C2_SIZE_BYTES`.
pub const TOP_DARJEELING_I2C2_SIZE_BYTES: usize = 0x80;
/// Peripheral base address for rv_timer in top darjeeling.
///
/// This should be used with #mmio_region_from_addr to access the memory-mapped
/// registers associated with the peripheral (usually via a DIF).
pub const TOP_DARJEELING_RV_TIMER_BASE_ADDR: usize = 0x30100000;

/// Peripheral size for rv_timer in top darjeeling.
///
/// This is the size (in bytes) of the peripheral's reserved memory area. All
/// memory-mapped registers associated with this peripheral should have an
/// address between #TOP_DARJEELING_RV_TIMER_BASE_ADDR and
/// `TOP_DARJEELING_RV_TIMER_BASE_ADDR + TOP_DARJEELING_RV_TIMER_SIZE_BYTES`.
pub const TOP_DARJEELING_RV_TIMER_SIZE_BYTES: usize = 0x200;
/// Peripheral base address for core device on otp_ctrl in top darjeeling.
///
/// This should be used with #mmio_region_from_addr to access the memory-mapped
/// registers associated with the peripheral (usually via a DIF).
pub const TOP_DARJEELING_OTP_CTRL_CORE_BASE_ADDR: usize = 0x30130000;

/// Peripheral size for core device on otp_ctrl in top darjeeling.
///
/// This is the size (in bytes) of the peripheral's reserved memory area. All
/// memory-mapped registers associated with this peripheral should have an
/// address between #TOP_DARJEELING_OTP_CTRL_CORE_BASE_ADDR and
/// `TOP_DARJEELING_OTP_CTRL_CORE_BASE_ADDR + TOP_DARJEELING_OTP_CTRL_CORE_SIZE_BYTES`.
pub const TOP_DARJEELING_OTP_CTRL_CORE_SIZE_BYTES: usize = 0x8000;
/// Peripheral base address for prim device on otp_ctrl in top darjeeling.
///
/// This should be used with #mmio_region_from_addr to access the memory-mapped
/// registers associated with the peripheral (usually via a DIF).
pub const TOP_DARJEELING_OTP_CTRL_PRIM_BASE_ADDR: usize = 0x30138000;

/// Peripheral size for prim device on otp_ctrl in top darjeeling.
///
/// This is the size (in bytes) of the peripheral's reserved memory area. All
/// memory-mapped registers associated with this peripheral should have an
/// address between #TOP_DARJEELING_OTP_CTRL_PRIM_BASE_ADDR and
/// `TOP_DARJEELING_OTP_CTRL_PRIM_BASE_ADDR + TOP_DARJEELING_OTP_CTRL_PRIM_SIZE_BYTES`.
pub const TOP_DARJEELING_OTP_CTRL_PRIM_SIZE_BYTES: usize = 0x20;
/// Peripheral base address for lc_ctrl in top darjeeling.
///
/// This should be used with #mmio_region_from_addr to access the memory-mapped
/// registers associated with the peripheral (usually via a DIF).
pub const TOP_DARJEELING_LC_CTRL_BASE_ADDR: usize = 0x30140000;

/// Peripheral size for lc_ctrl in top darjeeling.
///
/// This is the size (in bytes) of the peripheral's reserved memory area. All
/// memory-mapped registers associated with this peripheral should have an
/// address between #TOP_DARJEELING_LC_CTRL_BASE_ADDR and
/// `TOP_DARJEELING_LC_CTRL_BASE_ADDR + TOP_DARJEELING_LC_CTRL_SIZE_BYTES`.
pub const TOP_DARJEELING_LC_CTRL_SIZE_BYTES: usize = 0x100;
/// Peripheral base address for alert_handler in top darjeeling.
///
/// This should be used with #mmio_region_from_addr to access the memory-mapped
/// registers associated with the peripheral (usually via a DIF).
pub const TOP_DARJEELING_ALERT_HANDLER_BASE_ADDR: usize = 0x30150000;

/// Peripheral size for alert_handler in top darjeeling.
///
/// This is the size (in bytes) of the peripheral's reserved memory area. All
/// memory-mapped registers associated with this peripheral should have an
/// address between #TOP_DARJEELING_ALERT_HANDLER_BASE_ADDR and
/// `TOP_DARJEELING_ALERT_HANDLER_BASE_ADDR + TOP_DARJEELING_ALERT_HANDLER_SIZE_BYTES`.
pub const TOP_DARJEELING_ALERT_HANDLER_SIZE_BYTES: usize = 0x800;
/// Peripheral base address for spi_host0 in top darjeeling.
///
/// This should be used with #mmio_region_from_addr to access the memory-mapped
/// registers associated with the peripheral (usually via a DIF).
pub const TOP_DARJEELING_SPI_HOST0_BASE_ADDR: usize = 0x30300000;

/// Peripheral size for spi_host0 in top darjeeling.
///
/// This is the size (in bytes) of the peripheral's reserved memory area. All
/// memory-mapped registers associated with this peripheral should have an
/// address between #TOP_DARJEELING_SPI_HOST0_BASE_ADDR and
/// `TOP_DARJEELING_SPI_HOST0_BASE_ADDR + TOP_DARJEELING_SPI_HOST0_SIZE_BYTES`.
pub const TOP_DARJEELING_SPI_HOST0_SIZE_BYTES: usize = 0x40;
/// Peripheral base address for spi_host1 in top darjeeling.
///
/// This should be used with #mmio_region_from_addr to access the memory-mapped
/// registers associated with the peripheral (usually via a DIF).
pub const TOP_DARJEELING_SPI_HOST1_BASE_ADDR: usize = 0x32000000;

/// Peripheral size for spi_host1 in top darjeeling.
///
/// This is the size (in bytes) of the peripheral's reserved memory area. All
/// memory-mapped registers associated with this peripheral should have an
/// address between #TOP_DARJEELING_SPI_HOST1_BASE_ADDR and
/// `TOP_DARJEELING_SPI_HOST1_BASE_ADDR + TOP_DARJEELING_SPI_HOST1_SIZE_BYTES`.
pub const TOP_DARJEELING_SPI_HOST1_SIZE_BYTES: usize = 0x40;
/// Peripheral base address for usbdev in top darjeeling.
///
/// This should be used with #mmio_region_from_addr to access the memory-mapped
/// registers associated with the peripheral (usually via a DIF).
pub const TOP_DARJEELING_USBDEV_BASE_ADDR: usize = 0x32010000;

/// Peripheral size for usbdev in top darjeeling.
///
/// This is the size (in bytes) of the peripheral's reserved memory area. All
/// memory-mapped registers associated with this peripheral should have an
/// address between #TOP_DARJEELING_USBDEV_BASE_ADDR and
/// `TOP_DARJEELING_USBDEV_BASE_ADDR + TOP_DARJEELING_USBDEV_SIZE_BYTES`.
pub const TOP_DARJEELING_USBDEV_SIZE_BYTES: usize = 0x1000;
/// Peripheral base address for pwrmgr_aon in top darjeeling.
///
/// This should be used with #mmio_region_from_addr to access the memory-mapped
/// registers associated with the peripheral (usually via a DIF).
pub const TOP_DARJEELING_PWRMGR_AON_BASE_ADDR: usize = 0x30400000;

/// Peripheral size for pwrmgr_aon in top darjeeling.
///
/// This is the size (in bytes) of the peripheral's reserved memory area. All
/// memory-mapped registers associated with this peripheral should have an
/// address between #TOP_DARJEELING_PWRMGR_AON_BASE_ADDR and
/// `TOP_DARJEELING_PWRMGR_AON_BASE_ADDR + TOP_DARJEELING_PWRMGR_AON_SIZE_BYTES`.
pub const TOP_DARJEELING_PWRMGR_AON_SIZE_BYTES: usize = 0x80;
/// Peripheral base address for rstmgr_aon in top darjeeling.
///
/// This should be used with #mmio_region_from_addr to access the memory-mapped
/// registers associated with the peripheral (usually via a DIF).
pub const TOP_DARJEELING_RSTMGR_AON_BASE_ADDR: usize = 0x30410000;

/// Peripheral size for rstmgr_aon in top darjeeling.
///
/// This is the size (in bytes) of the peripheral's reserved memory area. All
/// memory-mapped registers associated with this peripheral should have an
/// address between #TOP_DARJEELING_RSTMGR_AON_BASE_ADDR and
/// `TOP_DARJEELING_RSTMGR_AON_BASE_ADDR + TOP_DARJEELING_RSTMGR_AON_SIZE_BYTES`.
pub const TOP_DARJEELING_RSTMGR_AON_SIZE_BYTES: usize = 0x80;
/// Peripheral base address for clkmgr_aon in top darjeeling.
///
/// This should be used with #mmio_region_from_addr to access the memory-mapped
/// registers associated with the peripheral (usually via a DIF).
pub const TOP_DARJEELING_CLKMGR_AON_BASE_ADDR: usize = 0x30420000;

/// Peripheral size for clkmgr_aon in top darjeeling.
///
/// This is the size (in bytes) of the peripheral's reserved memory area. All
/// memory-mapped registers associated with this peripheral should have an
/// address between #TOP_DARJEELING_CLKMGR_AON_BASE_ADDR and
/// `TOP_DARJEELING_CLKMGR_AON_BASE_ADDR + TOP_DARJEELING_CLKMGR_AON_SIZE_BYTES`.
pub const TOP_DARJEELING_CLKMGR_AON_SIZE_BYTES: usize = 0x80;
/// Peripheral base address for sysrst_ctrl_aon in top darjeeling.
///
/// This should be used with #mmio_region_from_addr to access the memory-mapped
/// registers associated with the peripheral (usually via a DIF).
pub const TOP_DARJEELING_SYSRST_CTRL_AON_BASE_ADDR: usize = 0x31060000;

/// Peripheral size for sysrst_ctrl_aon in top darjeeling.
///
/// This is the size (in bytes) of the peripheral's reserved memory area. All
/// memory-mapped registers associated with this peripheral should have an
/// address between #TOP_DARJEELING_SYSRST_CTRL_AON_BASE_ADDR and
/// `TOP_DARJEELING_SYSRST_CTRL_AON_BASE_ADDR + TOP_DARJEELING_SYSRST_CTRL_AON_SIZE_BYTES`.
pub const TOP_DARJEELING_SYSRST_CTRL_AON_SIZE_BYTES: usize = 0x100;
/// Peripheral base address for adc_ctrl_aon in top darjeeling.
///
/// This should be used with #mmio_region_from_addr to access the memory-mapped
/// registers associated with the peripheral (usually via a DIF).
pub const TOP_DARJEELING_ADC_CTRL_AON_BASE_ADDR: usize = 0x31070000;

/// Peripheral size for adc_ctrl_aon in top darjeeling.
///
/// This is the size (in bytes) of the peripheral's reserved memory area. All
/// memory-mapped registers associated with this peripheral should have an
/// address between #TOP_DARJEELING_ADC_CTRL_AON_BASE_ADDR and
/// `TOP_DARJEELING_ADC_CTRL_AON_BASE_ADDR + TOP_DARJEELING_ADC_CTRL_AON_SIZE_BYTES`.
pub const TOP_DARJEELING_ADC_CTRL_AON_SIZE_BYTES: usize = 0x80;
/// Peripheral base address for pinmux_aon in top darjeeling.
///
/// This should be used with #mmio_region_from_addr to access the memory-mapped
/// registers associated with the peripheral (usually via a DIF).
pub const TOP_DARJEELING_PINMUX_AON_BASE_ADDR: usize = 0x30460000;

/// Peripheral size for pinmux_aon in top darjeeling.
///
/// This is the size (in bytes) of the peripheral's reserved memory area. All
/// memory-mapped registers associated with this peripheral should have an
/// address between #TOP_DARJEELING_PINMUX_AON_BASE_ADDR and
/// `TOP_DARJEELING_PINMUX_AON_BASE_ADDR + TOP_DARJEELING_PINMUX_AON_SIZE_BYTES`.
pub const TOP_DARJEELING_PINMUX_AON_SIZE_BYTES: usize = 0x1000;
/// Peripheral base address for aon_timer_aon in top darjeeling.
///
/// This should be used with #mmio_region_from_addr to access the memory-mapped
/// registers associated with the peripheral (usually via a DIF).
pub const TOP_DARJEELING_AON_TIMER_AON_BASE_ADDR: usize = 0x30470000;

/// Peripheral size for aon_timer_aon in top darjeeling.
///
/// This is the size (in bytes) of the peripheral's reserved memory area. All
/// memory-mapped registers associated with this peripheral should have an
/// address between #TOP_DARJEELING_AON_TIMER_AON_BASE_ADDR and
/// `TOP_DARJEELING_AON_TIMER_AON_BASE_ADDR + TOP_DARJEELING_AON_TIMER_AON_SIZE_BYTES`.
pub const TOP_DARJEELING_AON_TIMER_AON_SIZE_BYTES: usize = 0x40;
/// Peripheral base address for ast in top darjeeling.
///
/// This should be used with #mmio_region_from_addr to access the memory-mapped
/// registers associated with the peripheral (usually via a DIF).
pub const TOP_DARJEELING_AST_BASE_ADDR: usize = 0x30480000;

/// Peripheral size for ast in top darjeeling.
///
/// This is the size (in bytes) of the peripheral's reserved memory area. All
/// memory-mapped registers associated with this peripheral should have an
/// address between #TOP_DARJEELING_AST_BASE_ADDR and
/// `TOP_DARJEELING_AST_BASE_ADDR + TOP_DARJEELING_AST_SIZE_BYTES`.
pub const TOP_DARJEELING_AST_SIZE_BYTES: usize = 0x400;
/// Peripheral base address for sensor_ctrl in top darjeeling.
///
/// This should be used with #mmio_region_from_addr to access the memory-mapped
/// registers associated with the peripheral (usually via a DIF).
pub const TOP_DARJEELING_SENSOR_CTRL_BASE_ADDR: usize = 0x30020000;

/// Peripheral size for sensor_ctrl in top darjeeling.
///
/// This is the size (in bytes) of the peripheral's reserved memory area. All
/// memory-mapped registers associated with this peripheral should have an
/// address between #TOP_DARJEELING_SENSOR_CTRL_BASE_ADDR and
/// `TOP_DARJEELING_SENSOR_CTRL_BASE_ADDR + TOP_DARJEELING_SENSOR_CTRL_SIZE_BYTES`.
pub const TOP_DARJEELING_SENSOR_CTRL_SIZE_BYTES: usize = 0x40;
/// Peripheral base address for core device on soc_proxy in top darjeeling.
///
/// This should be used with #mmio_region_from_addr to access the memory-mapped
/// registers associated with the peripheral (usually via a DIF).
pub const TOP_DARJEELING_SOC_PROXY_CORE_BASE_ADDR: usize = 0x22030000;

/// Peripheral size for core device on soc_proxy in top darjeeling.
///
/// This is the size (in bytes) of the peripheral's reserved memory area. All
/// memory-mapped registers associated with this peripheral should have an
/// address between #TOP_DARJEELING_SOC_PROXY_CORE_BASE_ADDR and
/// `TOP_DARJEELING_SOC_PROXY_CORE_BASE_ADDR + TOP_DARJEELING_SOC_PROXY_CORE_SIZE_BYTES`.
pub const TOP_DARJEELING_SOC_PROXY_CORE_SIZE_BYTES: usize = 0x4;
/// Peripheral base address for ctn device on soc_proxy in top darjeeling.
///
/// This should be used with #mmio_region_from_addr to access the memory-mapped
/// registers associated with the peripheral (usually via a DIF).
pub const TOP_DARJEELING_SOC_PROXY_CTN_BASE_ADDR: usize = 0x40000000;

/// Peripheral size for ctn device on soc_proxy in top darjeeling.
///
/// This is the size (in bytes) of the peripheral's reserved memory area. All
/// memory-mapped registers associated with this peripheral should have an
/// address between #TOP_DARJEELING_SOC_PROXY_CTN_BASE_ADDR and
/// `TOP_DARJEELING_SOC_PROXY_CTN_BASE_ADDR + TOP_DARJEELING_SOC_PROXY_CTN_SIZE_BYTES`.
pub const TOP_DARJEELING_SOC_PROXY_CTN_SIZE_BYTES: usize = 0x40000000;
/// Peripheral base address for regs device on sram_ctrl_ret_aon in top darjeeling.
///
/// This should be used with #mmio_region_from_addr to access the memory-mapped
/// registers associated with the peripheral (usually via a DIF).
pub const TOP_DARJEELING_SRAM_CTRL_RET_AON_REGS_BASE_ADDR: usize = 0x30500000;

/// Peripheral size for regs device on sram_ctrl_ret_aon in top darjeeling.
///
/// This is the size (in bytes) of the peripheral's reserved memory area. All
/// memory-mapped registers associated with this peripheral should have an
/// address between #TOP_DARJEELING_SRAM_CTRL_RET_AON_REGS_BASE_ADDR and
/// `TOP_DARJEELING_SRAM_CTRL_RET_AON_REGS_BASE_ADDR + TOP_DARJEELING_SRAM_CTRL_RET_AON_REGS_SIZE_BYTES`.
pub const TOP_DARJEELING_SRAM_CTRL_RET_AON_REGS_SIZE_BYTES: usize = 0x20;
/// Peripheral base address for ram device on sram_ctrl_ret_aon in top darjeeling.
///
/// This should be used with #mmio_region_from_addr to access the memory-mapped
/// registers associated with the peripheral (usually via a DIF).
pub const TOP_DARJEELING_SRAM_CTRL_RET_AON_RAM_BASE_ADDR: usize = 0x30600000;

/// Peripheral size for ram device on sram_ctrl_ret_aon in top darjeeling.
///
/// This is the size (in bytes) of the peripheral's reserved memory area. All
/// memory-mapped registers associated with this peripheral should have an
/// address between #TOP_DARJEELING_SRAM_CTRL_RET_AON_RAM_BASE_ADDR and
/// `TOP_DARJEELING_SRAM_CTRL_RET_AON_RAM_BASE_ADDR + TOP_DARJEELING_SRAM_CTRL_RET_AON_RAM_SIZE_BYTES`.
pub const TOP_DARJEELING_SRAM_CTRL_RET_AON_RAM_SIZE_BYTES: usize = 0x1000;
/// Peripheral base address for core device on flash_ctrl in top darjeeling.
///
/// This should be used with #mmio_region_from_addr to access the memory-mapped
/// registers associated with the peripheral (usually via a DIF).
pub const TOP_DARJEELING_FLASH_CTRL_CORE_BASE_ADDR: usize = 0x33000000;

/// Peripheral size for core device on flash_ctrl in top darjeeling.
///
/// This is the size (in bytes) of the peripheral's reserved memory area. All
/// memory-mapped registers associated with this peripheral should have an
/// address between #TOP_DARJEELING_FLASH_CTRL_CORE_BASE_ADDR and
/// `TOP_DARJEELING_FLASH_CTRL_CORE_BASE_ADDR + TOP_DARJEELING_FLASH_CTRL_CORE_SIZE_BYTES`.
pub const TOP_DARJEELING_FLASH_CTRL_CORE_SIZE_BYTES: usize = 0x200;
/// Peripheral base address for prim device on flash_ctrl in top darjeeling.
///
/// This should be used with #mmio_region_from_addr to access the memory-mapped
/// registers associated with the peripheral (usually via a DIF).
pub const TOP_DARJEELING_FLASH_CTRL_PRIM_BASE_ADDR: usize = 0x33008000;

/// Peripheral size for prim device on flash_ctrl in top darjeeling.
///
/// This is the size (in bytes) of the peripheral's reserved memory area. All
/// memory-mapped registers associated with this peripheral should have an
/// address between #TOP_DARJEELING_FLASH_CTRL_PRIM_BASE_ADDR and
/// `TOP_DARJEELING_FLASH_CTRL_PRIM_BASE_ADDR + TOP_DARJEELING_FLASH_CTRL_PRIM_SIZE_BYTES`.
pub const TOP_DARJEELING_FLASH_CTRL_PRIM_SIZE_BYTES: usize = 0x80;
/// Peripheral base address for mem device on flash_ctrl in top darjeeling.
///
/// This should be used with #mmio_region_from_addr to access the memory-mapped
/// registers associated with the peripheral (usually via a DIF).
pub const TOP_DARJEELING_FLASH_CTRL_MEM_BASE_ADDR: usize = 0x34000000;

/// Peripheral size for mem device on flash_ctrl in top darjeeling.
///
/// This is the size (in bytes) of the peripheral's reserved memory area. All
/// memory-mapped registers associated with this peripheral should have an
/// address between #TOP_DARJEELING_FLASH_CTRL_MEM_BASE_ADDR and
/// `TOP_DARJEELING_FLASH_CTRL_MEM_BASE_ADDR + TOP_DARJEELING_FLASH_CTRL_MEM_SIZE_BYTES`.
pub const TOP_DARJEELING_FLASH_CTRL_MEM_SIZE_BYTES: usize = 0x100000;
/// Peripheral base address for regs device on rv_dm in top darjeeling.
///
/// This should be used with #mmio_region_from_addr to access the memory-mapped
/// registers associated with the peripheral (usually via a DIF).
pub const TOP_DARJEELING_RV_DM_REGS_BASE_ADDR: usize = 0x21200000;

/// Peripheral size for regs device on rv_dm in top darjeeling.
///
/// This is the size (in bytes) of the peripheral's reserved memory area. All
/// memory-mapped registers associated with this peripheral should have an
/// address between #TOP_DARJEELING_RV_DM_REGS_BASE_ADDR and
/// `TOP_DARJEELING_RV_DM_REGS_BASE_ADDR + TOP_DARJEELING_RV_DM_REGS_SIZE_BYTES`.
pub const TOP_DARJEELING_RV_DM_REGS_SIZE_BYTES: usize = 0x4;
/// Peripheral base address for mem device on rv_dm in top darjeeling.
///
/// This should be used with #mmio_region_from_addr to access the memory-mapped
/// registers associated with the peripheral (usually via a DIF).
pub const TOP_DARJEELING_RV_DM_MEM_BASE_ADDR: usize = 0x40000;

/// Peripheral size for mem device on rv_dm in top darjeeling.
///
/// This is the size (in bytes) of the peripheral's reserved memory area. All
/// memory-mapped registers associated with this peripheral should have an
/// address between #TOP_DARJEELING_RV_DM_MEM_BASE_ADDR and
/// `TOP_DARJEELING_RV_DM_MEM_BASE_ADDR + TOP_DARJEELING_RV_DM_MEM_SIZE_BYTES`.
pub const TOP_DARJEELING_RV_DM_MEM_SIZE_BYTES: usize = 0x1000;
/// Peripheral base address for rv_plic in top darjeeling.
///
/// This should be used with #mmio_region_from_addr to access the memory-mapped
/// registers associated with the peripheral (usually via a DIF).
pub const TOP_DARJEELING_RV_PLIC_BASE_ADDR: usize = 0x28000000;

/// Peripheral size for rv_plic in top darjeeling.
///
/// This is the size (in bytes) of the peripheral's reserved memory area. All
/// memory-mapped registers associated with this peripheral should have an
/// address between #TOP_DARJEELING_RV_PLIC_BASE_ADDR and
/// `TOP_DARJEELING_RV_PLIC_BASE_ADDR + TOP_DARJEELING_RV_PLIC_SIZE_BYTES`.
pub const TOP_DARJEELING_RV_PLIC_SIZE_BYTES: usize = 0x8000000;
/// Peripheral base address for aes in top darjeeling.
///
/// This should be used with #mmio_region_from_addr to access the memory-mapped
/// registers associated with the peripheral (usually via a DIF).
pub const TOP_DARJEELING_AES_BASE_ADDR: usize = 0x21100000;

/// Peripheral size for aes in top darjeeling.
///
/// This is the size (in bytes) of the peripheral's reserved memory area. All
/// memory-mapped registers associated with this peripheral should have an
/// address between #TOP_DARJEELING_AES_BASE_ADDR and
/// `TOP_DARJEELING_AES_BASE_ADDR + TOP_DARJEELING_AES_SIZE_BYTES`.
pub const TOP_DARJEELING_AES_SIZE_BYTES: usize = 0x100;
/// Peripheral base address for hmac in top darjeeling.
///
/// This should be used with #mmio_region_from_addr to access the memory-mapped
/// registers associated with the peripheral (usually via a DIF).
pub const TOP_DARJEELING_HMAC_BASE_ADDR: usize = 0x21110000;

/// Peripheral size for hmac in top darjeeling.
///
/// This is the size (in bytes) of the peripheral's reserved memory area. All
/// memory-mapped registers associated with this peripheral should have an
/// address between #TOP_DARJEELING_HMAC_BASE_ADDR and
/// `TOP_DARJEELING_HMAC_BASE_ADDR + TOP_DARJEELING_HMAC_SIZE_BYTES`.
pub const TOP_DARJEELING_HMAC_SIZE_BYTES: usize = 0x1000;
/// Peripheral base address for kmac in top darjeeling.
///
/// This should be used with #mmio_region_from_addr to access the memory-mapped
/// registers associated with the peripheral (usually via a DIF).
pub const TOP_DARJEELING_KMAC_BASE_ADDR: usize = 0x21120000;

/// Peripheral size for kmac in top darjeeling.
///
/// This is the size (in bytes) of the peripheral's reserved memory area. All
/// memory-mapped registers associated with this peripheral should have an
/// address between #TOP_DARJEELING_KMAC_BASE_ADDR and
/// `TOP_DARJEELING_KMAC_BASE_ADDR + TOP_DARJEELING_KMAC_SIZE_BYTES`.
pub const TOP_DARJEELING_KMAC_SIZE_BYTES: usize = 0x1000;
/// Peripheral base address for otbn in top darjeeling.
///
/// This should be used with #mmio_region_from_addr to access the memory-mapped
/// registers associated with the peripheral (usually via a DIF).
pub const TOP_DARJEELING_OTBN_BASE_ADDR: usize = 0x21130000;

/// Peripheral size for otbn in top darjeeling.
///
/// This is the size (in bytes) of the peripheral's reserved memory area. All
/// memory-mapped registers associated with this peripheral should have an
/// address between #TOP_DARJEELING_OTBN_BASE_ADDR and
/// `TOP_DARJEELING_OTBN_BASE_ADDR + TOP_DARJEELING_OTBN_SIZE_BYTES`.
pub const TOP_DARJEELING_OTBN_SIZE_BYTES: usize = 0x10000;
/// Peripheral base address for keymgr in top darjeeling.
///
/// This should be used with #mmio_region_from_addr to access the memory-mapped
/// registers associated with the peripheral (usually via a DIF).
pub const TOP_DARJEELING_KEYMGR_BASE_ADDR: usize = 0x21140000;

/// Peripheral size for keymgr in top darjeeling.
///
/// This is the size (in bytes) of the peripheral's reserved memory area. All
/// memory-mapped registers associated with this peripheral should have an
/// address between #TOP_DARJEELING_KEYMGR_BASE_ADDR and
/// `TOP_DARJEELING_KEYMGR_BASE_ADDR + TOP_DARJEELING_KEYMGR_SIZE_BYTES`.
pub const TOP_DARJEELING_KEYMGR_SIZE_BYTES: usize = 0x100;
/// Peripheral base address for csrng in top darjeeling.
///
/// This should be used with #mmio_region_from_addr to access the memory-mapped
/// registers associated with the peripheral (usually via a DIF).
pub const TOP_DARJEELING_CSRNG_BASE_ADDR: usize = 0x21150000;

/// Peripheral size for csrng in top darjeeling.
///
/// This is the size (in bytes) of the peripheral's reserved memory area. All
/// memory-mapped registers associated with this peripheral should have an
/// address between #TOP_DARJEELING_CSRNG_BASE_ADDR and
/// `TOP_DARJEELING_CSRNG_BASE_ADDR + TOP_DARJEELING_CSRNG_SIZE_BYTES`.
pub const TOP_DARJEELING_CSRNG_SIZE_BYTES: usize = 0x80;
/// Peripheral base address for edn0 in top darjeeling.
///
/// This should be used with #mmio_region_from_addr to access the memory-mapped
/// registers associated with the peripheral (usually via a DIF).
pub const TOP_DARJEELING_EDN0_BASE_ADDR: usize = 0x21170000;

/// Peripheral size for edn0 in top darjeeling.
///
/// This is the size (in bytes) of the peripheral's reserved memory area. All
/// memory-mapped registers associated with this peripheral should have an
/// address between #TOP_DARJEELING_EDN0_BASE_ADDR and
/// `TOP_DARJEELING_EDN0_BASE_ADDR + TOP_DARJEELING_EDN0_SIZE_BYTES`.
pub const TOP_DARJEELING_EDN0_SIZE_BYTES: usize = 0x80;
/// Peripheral base address for edn1 in top darjeeling.
///
/// This should be used with #mmio_region_from_addr to access the memory-mapped
/// registers associated with the peripheral (usually via a DIF).
pub const TOP_DARJEELING_EDN1_BASE_ADDR: usize = 0x21180000;

/// Peripheral size for edn1 in top darjeeling.
///
/// This is the size (in bytes) of the peripheral's reserved memory area. All
/// memory-mapped registers associated with this peripheral should have an
/// address between #TOP_DARJEELING_EDN1_BASE_ADDR and
/// `TOP_DARJEELING_EDN1_BASE_ADDR + TOP_DARJEELING_EDN1_SIZE_BYTES`.
pub const TOP_DARJEELING_EDN1_SIZE_BYTES: usize = 0x80;
/// Peripheral base address for regs device on sram_ctrl_main in top darjeeling.
///
/// This should be used with #mmio_region_from_addr to access the memory-mapped
/// registers associated with the peripheral (usually via a DIF).
pub const TOP_DARJEELING_SRAM_CTRL_MAIN_REGS_BASE_ADDR: usize = 0x211C0000;

/// Peripheral size for regs device on sram_ctrl_main in top darjeeling.
///
/// This is the size (in bytes) of the peripheral's reserved memory area. All
/// memory-mapped registers associated with this peripheral should have an
/// address between #TOP_DARJEELING_SRAM_CTRL_MAIN_REGS_BASE_ADDR and
/// `TOP_DARJEELING_SRAM_CTRL_MAIN_REGS_BASE_ADDR + TOP_DARJEELING_SRAM_CTRL_MAIN_REGS_SIZE_BYTES`.
pub const TOP_DARJEELING_SRAM_CTRL_MAIN_REGS_SIZE_BYTES: usize = 0x20;
/// Peripheral base address for ram device on sram_ctrl_main in top darjeeling.
///
/// This should be used with #mmio_region_from_addr to access the memory-mapped
/// registers associated with the peripheral (usually via a DIF).
pub const TOP_DARJEELING_SRAM_CTRL_MAIN_RAM_BASE_ADDR: usize = 0x10000000;

/// Peripheral size for ram device on sram_ctrl_main in top darjeeling.
///
/// This is the size (in bytes) of the peripheral's reserved memory area. All
/// memory-mapped registers associated with this peripheral should have an
/// address between #TOP_DARJEELING_SRAM_CTRL_MAIN_RAM_BASE_ADDR and
/// `TOP_DARJEELING_SRAM_CTRL_MAIN_RAM_BASE_ADDR + TOP_DARJEELING_SRAM_CTRL_MAIN_RAM_SIZE_BYTES`.
pub const TOP_DARJEELING_SRAM_CTRL_MAIN_RAM_SIZE_BYTES: usize = 0x10000;
/// Peripheral base address for regs device on sram_ctrl_mbox in top darjeeling.
///
/// This should be used with #mmio_region_from_addr to access the memory-mapped
/// registers associated with the peripheral (usually via a DIF).
pub const TOP_DARJEELING_SRAM_CTRL_MBOX_REGS_BASE_ADDR: usize = 0x211D0000;

/// Peripheral size for regs device on sram_ctrl_mbox in top darjeeling.
///
/// This is the size (in bytes) of the peripheral's reserved memory area. All
/// memory-mapped registers associated with this peripheral should have an
/// address between #TOP_DARJEELING_SRAM_CTRL_MBOX_REGS_BASE_ADDR and
/// `TOP_DARJEELING_SRAM_CTRL_MBOX_REGS_BASE_ADDR + TOP_DARJEELING_SRAM_CTRL_MBOX_REGS_SIZE_BYTES`.
pub const TOP_DARJEELING_SRAM_CTRL_MBOX_REGS_SIZE_BYTES: usize = 0x20;
/// Peripheral base address for ram device on sram_ctrl_mbox in top darjeeling.
///
/// This should be used with #mmio_region_from_addr to access the memory-mapped
/// registers associated with the peripheral (usually via a DIF).
pub const TOP_DARJEELING_SRAM_CTRL_MBOX_RAM_BASE_ADDR: usize = 0x11000000;

/// Peripheral size for ram device on sram_ctrl_mbox in top darjeeling.
///
/// This is the size (in bytes) of the peripheral's reserved memory area. All
/// memory-mapped registers associated with this peripheral should have an
/// address between #TOP_DARJEELING_SRAM_CTRL_MBOX_RAM_BASE_ADDR and
/// `TOP_DARJEELING_SRAM_CTRL_MBOX_RAM_BASE_ADDR + TOP_DARJEELING_SRAM_CTRL_MBOX_RAM_SIZE_BYTES`.
pub const TOP_DARJEELING_SRAM_CTRL_MBOX_RAM_SIZE_BYTES: usize = 0x1000;
/// Peripheral base address for regs device on rom_ctrl0 in top darjeeling.
///
/// This should be used with #mmio_region_from_addr to access the memory-mapped
/// registers associated with the peripheral (usually via a DIF).
pub const TOP_DARJEELING_ROM_CTRL0_REGS_BASE_ADDR: usize = 0x211E0000;

/// Peripheral size for regs device on rom_ctrl0 in top darjeeling.
///
/// This is the size (in bytes) of the peripheral's reserved memory area. All
/// memory-mapped registers associated with this peripheral should have an
/// address between #TOP_DARJEELING_ROM_CTRL0_REGS_BASE_ADDR and
/// `TOP_DARJEELING_ROM_CTRL0_REGS_BASE_ADDR + TOP_DARJEELING_ROM_CTRL0_REGS_SIZE_BYTES`.
pub const TOP_DARJEELING_ROM_CTRL0_REGS_SIZE_BYTES: usize = 0x80;
/// Peripheral base address for rom device on rom_ctrl0 in top darjeeling.
///
/// This should be used with #mmio_region_from_addr to access the memory-mapped
/// registers associated with the peripheral (usually via a DIF).
pub const TOP_DARJEELING_ROM_CTRL0_ROM_BASE_ADDR: usize = 0x8000;

/// Peripheral size for rom device on rom_ctrl0 in top darjeeling.
///
/// This is the size (in bytes) of the peripheral's reserved memory area. All
/// memory-mapped registers associated with this peripheral should have an
/// address between #TOP_DARJEELING_ROM_CTRL0_ROM_BASE_ADDR and
/// `TOP_DARJEELING_ROM_CTRL0_ROM_BASE_ADDR + TOP_DARJEELING_ROM_CTRL0_ROM_SIZE_BYTES`.
pub const TOP_DARJEELING_ROM_CTRL0_ROM_SIZE_BYTES: usize = 0x8000;
/// Peripheral base address for regs device on rom_ctrl1 in top darjeeling.
///
/// This should be used with #mmio_region_from_addr to access the memory-mapped
/// registers associated with the peripheral (usually via a DIF).
pub const TOP_DARJEELING_ROM_CTRL1_REGS_BASE_ADDR: usize = 0x211E1000;

/// Peripheral size for regs device on rom_ctrl1 in top darjeeling.
///
/// This is the size (in bytes) of the peripheral's reserved memory area. All
/// memory-mapped registers associated with this peripheral should have an
/// address between #TOP_DARJEELING_ROM_CTRL1_REGS_BASE_ADDR and
/// `TOP_DARJEELING_ROM_CTRL1_REGS_BASE_ADDR + TOP_DARJEELING_ROM_CTRL1_REGS_SIZE_BYTES`.
pub const TOP_DARJEELING_ROM_CTRL1_REGS_SIZE_BYTES: usize = 0x80;
/// Peripheral base address for rom device on rom_ctrl1 in top darjeeling.
///
/// This should be used with #mmio_region_from_addr to access the memory-mapped
/// registers associated with the peripheral (usually via a DIF).
pub const TOP_DARJEELING_ROM_CTRL1_ROM_BASE_ADDR: usize = 0x20000;

/// Peripheral size for rom device on rom_ctrl1 in top darjeeling.
///
/// This is the size (in bytes) of the peripheral's reserved memory area. All
/// memory-mapped registers associated with this peripheral should have an
/// address between #TOP_DARJEELING_ROM_CTRL1_ROM_BASE_ADDR and
/// `TOP_DARJEELING_ROM_CTRL1_ROM_BASE_ADDR + TOP_DARJEELING_ROM_CTRL1_ROM_SIZE_BYTES`.
pub const TOP_DARJEELING_ROM_CTRL1_ROM_SIZE_BYTES: usize = 0x10000;
/// Peripheral base address for dma in top darjeeling.
///
/// This should be used with #mmio_region_from_addr to access the memory-mapped
/// registers associated with the peripheral (usually via a DIF).
pub const TOP_DARJEELING_DMA_BASE_ADDR: usize = 0x22010000;

/// Peripheral size for dma in top darjeeling.
///
/// This is the size (in bytes) of the peripheral's reserved memory area. All
/// memory-mapped registers associated with this peripheral should have an
/// address between #TOP_DARJEELING_DMA_BASE_ADDR and
/// `TOP_DARJEELING_DMA_BASE_ADDR + TOP_DARJEELING_DMA_SIZE_BYTES`.
pub const TOP_DARJEELING_DMA_SIZE_BYTES: usize = 0x100;
/// Peripheral base address for cfg device on rv_core_ibex in top darjeeling.
///
/// This should be used with #mmio_region_from_addr to access the memory-mapped
/// registers associated with the peripheral (usually via a DIF).
pub const TOP_DARJEELING_RV_CORE_IBEX_CFG_BASE_ADDR: usize = 0x211F0000;

/// Peripheral size for cfg device on rv_core_ibex in top darjeeling.
///
/// This is the size (in bytes) of the peripheral's reserved memory area. All
/// memory-mapped registers associated with this peripheral should have an
/// address between #TOP_DARJEELING_RV_CORE_IBEX_CFG_BASE_ADDR and
/// `TOP_DARJEELING_RV_CORE_IBEX_CFG_BASE_ADDR + TOP_DARJEELING_RV_CORE_IBEX_CFG_SIZE_BYTES`.
pub const TOP_DARJEELING_RV_CORE_IBEX_CFG_SIZE_BYTES: usize = 0x800;

/// Memory base address for ctn in top darjeeling.
pub const CTN_BASE_ADDR: usize = 0x40000000;

/// Memory size for ctn in top darjeeling.
pub const CTN_SIZE_BYTES: usize = 0x40000000;
/// Memory base address for ram_ret_aon in top darjeeling.
pub const RAM_RET_AON_BASE_ADDR: usize = 0x30600000;

/// Memory size for ram_ret_aon in top darjeeling.
pub const RAM_RET_AON_SIZE_BYTES: usize = 0x1000;
/// Memory base address for eflash in top darjeeling.
pub const EFLASH_BASE_ADDR: usize = 0x34000000;

/// Memory size for eflash in top darjeeling.
pub const EFLASH_SIZE_BYTES: usize = 0x100000;
/// Memory base address for ram_main in top darjeeling.
pub const RAM_MAIN_BASE_ADDR: usize = 0x10000000;

/// Memory size for ram_main in top darjeeling.
pub const RAM_MAIN_SIZE_BYTES: usize = 0x10000;
/// Memory base address for ram_mbox in top darjeeling.
pub const RAM_MBOX_BASE_ADDR: usize = 0x11000000;

/// Memory size for ram_mbox in top darjeeling.
pub const RAM_MBOX_SIZE_BYTES: usize = 0x1000;
/// Memory base address for rom0 in top darjeeling.
pub const ROM0_BASE_ADDR: usize = 0x8000;

/// Memory size for rom0 in top darjeeling.
pub const ROM0_SIZE_BYTES: usize = 0x8000;
/// Memory base address for rom1 in top darjeeling.
pub const ROM1_BASE_ADDR: usize = 0x20000;

/// Memory size for rom1 in top darjeeling.
pub const ROM1_SIZE_BYTES: usize = 0x10000;

/// PLIC Interrupt Source Peripheral.
///
/// Enumeration used to determine which peripheral asserted the corresponding
/// interrupt.
#[repr(u32)]
pub enum TopDarjeelingPlicPeripheral {
    /// Unknown Peripheral
    Unknown = 0,
    /// uart0
    Uart0 = 1,
    /// gpio
    Gpio = 2,
    /// spi_device
    SpiDevice = 3,
    /// i2c0
    I2c0 = 4,
    /// i2c1
    I2c1 = 5,
    /// i2c2
    I2c2 = 6,
    /// rv_timer
    RvTimer = 7,
    /// otp_ctrl
    OtpCtrl = 8,
    /// alert_handler
    AlertHandler = 9,
    /// spi_host0
    SpiHost0 = 10,
    /// spi_host1
    SpiHost1 = 11,
    /// usbdev
    Usbdev = 12,
    /// pwrmgr_aon
    PwrmgrAon = 13,
    /// sysrst_ctrl_aon
    SysrstCtrlAon = 14,
    /// adc_ctrl_aon
    AdcCtrlAon = 15,
    /// aon_timer_aon
    AonTimerAon = 16,
    /// sensor_ctrl
    SensorCtrl = 17,
    /// flash_ctrl
    FlashCtrl = 18,
    /// hmac
    Hmac = 19,
    /// kmac
    Kmac = 20,
    /// otbn
    Otbn = 21,
    /// keymgr
    Keymgr = 22,
    /// csrng
    Csrng = 23,
    /// edn0
    Edn0 = 24,
    /// edn1
    Edn1 = 25,
    /// dma
    Dma = 26,
}

impl TryFrom<u32> for TopDarjeelingPlicPeripheral {
    type Error = u32;
    fn try_from(val: u32) -> Result<Self, Self::Error> {
        match val {
            0 => Ok(Self::Unknown),
            1 => Ok(Self::Uart0),
            2 => Ok(Self::Gpio),
            3 => Ok(Self::SpiDevice),
            4 => Ok(Self::I2c0),
            5 => Ok(Self::I2c1),
            6 => Ok(Self::I2c2),
            7 => Ok(Self::RvTimer),
            8 => Ok(Self::OtpCtrl),
            9 => Ok(Self::AlertHandler),
            10 => Ok(Self::SpiHost0),
            11 => Ok(Self::SpiHost1),
            12 => Ok(Self::Usbdev),
            13 => Ok(Self::PwrmgrAon),
            14 => Ok(Self::SysrstCtrlAon),
            15 => Ok(Self::AdcCtrlAon),
            16 => Ok(Self::AonTimerAon),
            17 => Ok(Self::SensorCtrl),
            18 => Ok(Self::FlashCtrl),
            19 => Ok(Self::Hmac),
            20 => Ok(Self::Kmac),
            21 => Ok(Self::Otbn),
            22 => Ok(Self::Keymgr),
            23 => Ok(Self::Csrng),
            24 => Ok(Self::Edn0),
            25 => Ok(Self::Edn1),
            26 => Ok(Self::Dma),
            _ => Err(val),
        }
    }
}

/// PLIC Interrupt Source.
///
/// Enumeration of all PLIC interrupt sources. The interrupt sources belonging to
/// the same peripheral are guaranteed to be consecutive.
#[repr(u32)]
pub enum TopDarjeelingPlicIrqId {
    /// No Interrupt
    None = 0,
    /// uart0_tx_watermark
    Uart0TxWatermark = 1,
    /// uart0_rx_watermark
    Uart0RxWatermark = 2,
    /// uart0_tx_empty
    Uart0TxEmpty = 3,
    /// uart0_rx_overflow
    Uart0RxOverflow = 4,
    /// uart0_rx_frame_err
    Uart0RxFrameErr = 5,
    /// uart0_rx_break_err
    Uart0RxBreakErr = 6,
    /// uart0_rx_timeout
    Uart0RxTimeout = 7,
    /// uart0_rx_parity_err
    Uart0RxParityErr = 8,
    /// gpio_gpio 0
    GpioGpio0 = 9,
    /// gpio_gpio 1
    GpioGpio1 = 10,
    /// gpio_gpio 2
    GpioGpio2 = 11,
    /// gpio_gpio 3
    GpioGpio3 = 12,
    /// gpio_gpio 4
    GpioGpio4 = 13,
    /// gpio_gpio 5
    GpioGpio5 = 14,
    /// gpio_gpio 6
    GpioGpio6 = 15,
    /// gpio_gpio 7
    GpioGpio7 = 16,
    /// gpio_gpio 8
    GpioGpio8 = 17,
    /// gpio_gpio 9
    GpioGpio9 = 18,
    /// gpio_gpio 10
    GpioGpio10 = 19,
    /// gpio_gpio 11
    GpioGpio11 = 20,
    /// gpio_gpio 12
    GpioGpio12 = 21,
    /// gpio_gpio 13
    GpioGpio13 = 22,
    /// gpio_gpio 14
    GpioGpio14 = 23,
    /// gpio_gpio 15
    GpioGpio15 = 24,
    /// gpio_gpio 16
    GpioGpio16 = 25,
    /// gpio_gpio 17
    GpioGpio17 = 26,
    /// gpio_gpio 18
    GpioGpio18 = 27,
    /// gpio_gpio 19
    GpioGpio19 = 28,
    /// gpio_gpio 20
    GpioGpio20 = 29,
    /// gpio_gpio 21
    GpioGpio21 = 30,
    /// gpio_gpio 22
    GpioGpio22 = 31,
    /// gpio_gpio 23
    GpioGpio23 = 32,
    /// gpio_gpio 24
    GpioGpio24 = 33,
    /// gpio_gpio 25
    GpioGpio25 = 34,
    /// gpio_gpio 26
    GpioGpio26 = 35,
    /// gpio_gpio 27
    GpioGpio27 = 36,
    /// gpio_gpio 28
    GpioGpio28 = 37,
    /// gpio_gpio 29
    GpioGpio29 = 38,
    /// gpio_gpio 30
    GpioGpio30 = 39,
    /// gpio_gpio 31
    GpioGpio31 = 40,
    /// spi_device_generic_rx_full
    SpiDeviceGenericRxFull = 41,
    /// spi_device_generic_rx_watermark
    SpiDeviceGenericRxWatermark = 42,
    /// spi_device_generic_tx_watermark
    SpiDeviceGenericTxWatermark = 43,
    /// spi_device_generic_rx_error
    SpiDeviceGenericRxError = 44,
    /// spi_device_generic_rx_overflow
    SpiDeviceGenericRxOverflow = 45,
    /// spi_device_generic_tx_underflow
    SpiDeviceGenericTxUnderflow = 46,
    /// spi_device_upload_cmdfifo_not_empty
    SpiDeviceUploadCmdfifoNotEmpty = 47,
    /// spi_device_upload_payload_not_empty
    SpiDeviceUploadPayloadNotEmpty = 48,
    /// spi_device_upload_payload_overflow
    SpiDeviceUploadPayloadOverflow = 49,
    /// spi_device_readbuf_watermark
    SpiDeviceReadbufWatermark = 50,
    /// spi_device_readbuf_flip
    SpiDeviceReadbufFlip = 51,
    /// spi_device_tpm_header_not_empty
    SpiDeviceTpmHeaderNotEmpty = 52,
    /// i2c0_fmt_threshold
    I2c0FmtThreshold = 53,
    /// i2c0_rx_threshold
    I2c0RxThreshold = 54,
    /// i2c0_fmt_overflow
    I2c0FmtOverflow = 55,
    /// i2c0_rx_overflow
    I2c0RxOverflow = 56,
    /// i2c0_nak
    I2c0Nak = 57,
    /// i2c0_scl_interference
    I2c0SclInterference = 58,
    /// i2c0_sda_interference
    I2c0SdaInterference = 59,
    /// i2c0_stretch_timeout
    I2c0StretchTimeout = 60,
    /// i2c0_sda_unstable
    I2c0SdaUnstable = 61,
    /// i2c0_cmd_complete
    I2c0CmdComplete = 62,
    /// i2c0_tx_stretch
    I2c0TxStretch = 63,
    /// i2c0_tx_overflow
    I2c0TxOverflow = 64,
    /// i2c0_acq_full
    I2c0AcqFull = 65,
    /// i2c0_unexp_stop
    I2c0UnexpStop = 66,
    /// i2c0_host_timeout
    I2c0HostTimeout = 67,
    /// i2c1_fmt_threshold
    I2c1FmtThreshold = 68,
    /// i2c1_rx_threshold
    I2c1RxThreshold = 69,
    /// i2c1_fmt_overflow
    I2c1FmtOverflow = 70,
    /// i2c1_rx_overflow
    I2c1RxOverflow = 71,
    /// i2c1_nak
    I2c1Nak = 72,
    /// i2c1_scl_interference
    I2c1SclInterference = 73,
    /// i2c1_sda_interference
    I2c1SdaInterference = 74,
    /// i2c1_stretch_timeout
    I2c1StretchTimeout = 75,
    /// i2c1_sda_unstable
    I2c1SdaUnstable = 76,
    /// i2c1_cmd_complete
    I2c1CmdComplete = 77,
    /// i2c1_tx_stretch
    I2c1TxStretch = 78,
    /// i2c1_tx_overflow
    I2c1TxOverflow = 79,
    /// i2c1_acq_full
    I2c1AcqFull = 80,
    /// i2c1_unexp_stop
    I2c1UnexpStop = 81,
    /// i2c1_host_timeout
    I2c1HostTimeout = 82,
    /// i2c2_fmt_threshold
    I2c2FmtThreshold = 83,
    /// i2c2_rx_threshold
    I2c2RxThreshold = 84,
    /// i2c2_fmt_overflow
    I2c2FmtOverflow = 85,
    /// i2c2_rx_overflow
    I2c2RxOverflow = 86,
    /// i2c2_nak
    I2c2Nak = 87,
    /// i2c2_scl_interference
    I2c2SclInterference = 88,
    /// i2c2_sda_interference
    I2c2SdaInterference = 89,
    /// i2c2_stretch_timeout
    I2c2StretchTimeout = 90,
    /// i2c2_sda_unstable
    I2c2SdaUnstable = 91,
    /// i2c2_cmd_complete
    I2c2CmdComplete = 92,
    /// i2c2_tx_stretch
    I2c2TxStretch = 93,
    /// i2c2_tx_overflow
    I2c2TxOverflow = 94,
    /// i2c2_acq_full
    I2c2AcqFull = 95,
    /// i2c2_unexp_stop
    I2c2UnexpStop = 96,
    /// i2c2_host_timeout
    I2c2HostTimeout = 97,
    /// rv_timer_timer_expired_hart0_timer0
    RvTimerTimerExpiredHart0Timer0 = 98,
    /// otp_ctrl_otp_operation_done
    OtpCtrlOtpOperationDone = 99,
    /// otp_ctrl_otp_error
    OtpCtrlOtpError = 100,
    /// alert_handler_classa
    AlertHandlerClassa = 101,
    /// alert_handler_classb
    AlertHandlerClassb = 102,
    /// alert_handler_classc
    AlertHandlerClassc = 103,
    /// alert_handler_classd
    AlertHandlerClassd = 104,
    /// spi_host0_error
    SpiHost0Error = 105,
    /// spi_host0_spi_event
    SpiHost0SpiEvent = 106,
    /// spi_host1_error
    SpiHost1Error = 107,
    /// spi_host1_spi_event
    SpiHost1SpiEvent = 108,
    /// usbdev_pkt_received
    UsbdevPktReceived = 109,
    /// usbdev_pkt_sent
    UsbdevPktSent = 110,
    /// usbdev_disconnected
    UsbdevDisconnected = 111,
    /// usbdev_host_lost
    UsbdevHostLost = 112,
    /// usbdev_link_reset
    UsbdevLinkReset = 113,
    /// usbdev_link_suspend
    UsbdevLinkSuspend = 114,
    /// usbdev_link_resume
    UsbdevLinkResume = 115,
    /// usbdev_av_empty
    UsbdevAvEmpty = 116,
    /// usbdev_rx_full
    UsbdevRxFull = 117,
    /// usbdev_av_overflow
    UsbdevAvOverflow = 118,
    /// usbdev_link_in_err
    UsbdevLinkInErr = 119,
    /// usbdev_rx_crc_err
    UsbdevRxCrcErr = 120,
    /// usbdev_rx_pid_err
    UsbdevRxPidErr = 121,
    /// usbdev_rx_bitstuff_err
    UsbdevRxBitstuffErr = 122,
    /// usbdev_frame
    UsbdevFrame = 123,
    /// usbdev_powered
    UsbdevPowered = 124,
    /// usbdev_link_out_err
    UsbdevLinkOutErr = 125,
    /// pwrmgr_aon_wakeup
    PwrmgrAonWakeup = 126,
    /// sysrst_ctrl_aon_event_detected
    SysrstCtrlAonEventDetected = 127,
    /// adc_ctrl_aon_match_done
    AdcCtrlAonMatchDone = 128,
    /// aon_timer_aon_wkup_timer_expired
    AonTimerAonWkupTimerExpired = 129,
    /// aon_timer_aon_wdog_timer_bark
    AonTimerAonWdogTimerBark = 130,
    /// sensor_ctrl_io_status_change
    SensorCtrlIoStatusChange = 131,
    /// sensor_ctrl_init_status_change
    SensorCtrlInitStatusChange = 132,
    /// flash_ctrl_prog_empty
    FlashCtrlProgEmpty = 133,
    /// flash_ctrl_prog_lvl
    FlashCtrlProgLvl = 134,
    /// flash_ctrl_rd_full
    FlashCtrlRdFull = 135,
    /// flash_ctrl_rd_lvl
    FlashCtrlRdLvl = 136,
    /// flash_ctrl_op_done
    FlashCtrlOpDone = 137,
    /// flash_ctrl_corr_err
    FlashCtrlCorrErr = 138,
    /// hmac_hmac_done
    HmacHmacDone = 139,
    /// hmac_fifo_empty
    HmacFifoEmpty = 140,
    /// hmac_hmac_err
    HmacHmacErr = 141,
    /// kmac_kmac_done
    KmacKmacDone = 142,
    /// kmac_fifo_empty
    KmacFifoEmpty = 143,
    /// kmac_kmac_err
    KmacKmacErr = 144,
    /// otbn_done
    OtbnDone = 145,
    /// keymgr_op_done
    KeymgrOpDone = 146,
    /// csrng_cs_cmd_req_done
    CsrngCsCmdReqDone = 147,
    /// csrng_cs_entropy_req
    CsrngCsEntropyReq = 148,
    /// csrng_cs_hw_inst_exc
    CsrngCsHwInstExc = 149,
    /// csrng_cs_fatal_err
    CsrngCsFatalErr = 150,
    /// edn0_edn_cmd_req_done
    Edn0EdnCmdReqDone = 151,
    /// edn0_edn_fatal_err
    Edn0EdnFatalErr = 152,
    /// edn1_edn_cmd_req_done
    Edn1EdnCmdReqDone = 153,
    /// edn1_edn_fatal_err
    Edn1EdnFatalErr = 154,
    /// dma_dma_done
    DmaDmaDone = 155,
    /// dma_dma_error
    DmaDmaError = 156,
    /// dma_dma_memory_buffer_limit
    DmaDmaMemoryBufferLimit = 157,
}

impl TryFrom<u32> for TopDarjeelingPlicIrqId {
    type Error = u32;
    fn try_from(val: u32) -> Result<Self, Self::Error> {
        match val {
            0 => Ok(Self::None),
            1 => Ok(Self::Uart0TxWatermark),
            2 => Ok(Self::Uart0RxWatermark),
            3 => Ok(Self::Uart0TxEmpty),
            4 => Ok(Self::Uart0RxOverflow),
            5 => Ok(Self::Uart0RxFrameErr),
            6 => Ok(Self::Uart0RxBreakErr),
            7 => Ok(Self::Uart0RxTimeout),
            8 => Ok(Self::Uart0RxParityErr),
            9 => Ok(Self::GpioGpio0),
            10 => Ok(Self::GpioGpio1),
            11 => Ok(Self::GpioGpio2),
            12 => Ok(Self::GpioGpio3),
            13 => Ok(Self::GpioGpio4),
            14 => Ok(Self::GpioGpio5),
            15 => Ok(Self::GpioGpio6),
            16 => Ok(Self::GpioGpio7),
            17 => Ok(Self::GpioGpio8),
            18 => Ok(Self::GpioGpio9),
            19 => Ok(Self::GpioGpio10),
            20 => Ok(Self::GpioGpio11),
            21 => Ok(Self::GpioGpio12),
            22 => Ok(Self::GpioGpio13),
            23 => Ok(Self::GpioGpio14),
            24 => Ok(Self::GpioGpio15),
            25 => Ok(Self::GpioGpio16),
            26 => Ok(Self::GpioGpio17),
            27 => Ok(Self::GpioGpio18),
            28 => Ok(Self::GpioGpio19),
            29 => Ok(Self::GpioGpio20),
            30 => Ok(Self::GpioGpio21),
            31 => Ok(Self::GpioGpio22),
            32 => Ok(Self::GpioGpio23),
            33 => Ok(Self::GpioGpio24),
            34 => Ok(Self::GpioGpio25),
            35 => Ok(Self::GpioGpio26),
            36 => Ok(Self::GpioGpio27),
            37 => Ok(Self::GpioGpio28),
            38 => Ok(Self::GpioGpio29),
            39 => Ok(Self::GpioGpio30),
            40 => Ok(Self::GpioGpio31),
            41 => Ok(Self::SpiDeviceGenericRxFull),
            42 => Ok(Self::SpiDeviceGenericRxWatermark),
            43 => Ok(Self::SpiDeviceGenericTxWatermark),
            44 => Ok(Self::SpiDeviceGenericRxError),
            45 => Ok(Self::SpiDeviceGenericRxOverflow),
            46 => Ok(Self::SpiDeviceGenericTxUnderflow),
            47 => Ok(Self::SpiDeviceUploadCmdfifoNotEmpty),
            48 => Ok(Self::SpiDeviceUploadPayloadNotEmpty),
            49 => Ok(Self::SpiDeviceUploadPayloadOverflow),
            50 => Ok(Self::SpiDeviceReadbufWatermark),
            51 => Ok(Self::SpiDeviceReadbufFlip),
            52 => Ok(Self::SpiDeviceTpmHeaderNotEmpty),
            53 => Ok(Self::I2c0FmtThreshold),
            54 => Ok(Self::I2c0RxThreshold),
            55 => Ok(Self::I2c0FmtOverflow),
            56 => Ok(Self::I2c0RxOverflow),
            57 => Ok(Self::I2c0Nak),
            58 => Ok(Self::I2c0SclInterference),
            59 => Ok(Self::I2c0SdaInterference),
            60 => Ok(Self::I2c0StretchTimeout),
            61 => Ok(Self::I2c0SdaUnstable),
            62 => Ok(Self::I2c0CmdComplete),
            63 => Ok(Self::I2c0TxStretch),
            64 => Ok(Self::I2c0TxOverflow),
            65 => Ok(Self::I2c0AcqFull),
            66 => Ok(Self::I2c0UnexpStop),
            67 => Ok(Self::I2c0HostTimeout),
            68 => Ok(Self::I2c1FmtThreshold),
            69 => Ok(Self::I2c1RxThreshold),
            70 => Ok(Self::I2c1FmtOverflow),
            71 => Ok(Self::I2c1RxOverflow),
            72 => Ok(Self::I2c1Nak),
            73 => Ok(Self::I2c1SclInterference),
            74 => Ok(Self::I2c1SdaInterference),
            75 => Ok(Self::I2c1StretchTimeout),
            76 => Ok(Self::I2c1SdaUnstable),
            77 => Ok(Self::I2c1CmdComplete),
            78 => Ok(Self::I2c1TxStretch),
            79 => Ok(Self::I2c1TxOverflow),
            80 => Ok(Self::I2c1AcqFull),
            81 => Ok(Self::I2c1UnexpStop),
            82 => Ok(Self::I2c1HostTimeout),
            83 => Ok(Self::I2c2FmtThreshold),
            84 => Ok(Self::I2c2RxThreshold),
            85 => Ok(Self::I2c2FmtOverflow),
            86 => Ok(Self::I2c2RxOverflow),
            87 => Ok(Self::I2c2Nak),
            88 => Ok(Self::I2c2SclInterference),
            89 => Ok(Self::I2c2SdaInterference),
            90 => Ok(Self::I2c2StretchTimeout),
            91 => Ok(Self::I2c2SdaUnstable),
            92 => Ok(Self::I2c2CmdComplete),
            93 => Ok(Self::I2c2TxStretch),
            94 => Ok(Self::I2c2TxOverflow),
            95 => Ok(Self::I2c2AcqFull),
            96 => Ok(Self::I2c2UnexpStop),
            97 => Ok(Self::I2c2HostTimeout),
            98 => Ok(Self::RvTimerTimerExpiredHart0Timer0),
            99 => Ok(Self::OtpCtrlOtpOperationDone),
            100 => Ok(Self::OtpCtrlOtpError),
            101 => Ok(Self::AlertHandlerClassa),
            102 => Ok(Self::AlertHandlerClassb),
            103 => Ok(Self::AlertHandlerClassc),
            104 => Ok(Self::AlertHandlerClassd),
            105 => Ok(Self::SpiHost0Error),
            106 => Ok(Self::SpiHost0SpiEvent),
            107 => Ok(Self::SpiHost1Error),
            108 => Ok(Self::SpiHost1SpiEvent),
            109 => Ok(Self::UsbdevPktReceived),
            110 => Ok(Self::UsbdevPktSent),
            111 => Ok(Self::UsbdevDisconnected),
            112 => Ok(Self::UsbdevHostLost),
            113 => Ok(Self::UsbdevLinkReset),
            114 => Ok(Self::UsbdevLinkSuspend),
            115 => Ok(Self::UsbdevLinkResume),
            116 => Ok(Self::UsbdevAvEmpty),
            117 => Ok(Self::UsbdevRxFull),
            118 => Ok(Self::UsbdevAvOverflow),
            119 => Ok(Self::UsbdevLinkInErr),
            120 => Ok(Self::UsbdevRxCrcErr),
            121 => Ok(Self::UsbdevRxPidErr),
            122 => Ok(Self::UsbdevRxBitstuffErr),
            123 => Ok(Self::UsbdevFrame),
            124 => Ok(Self::UsbdevPowered),
            125 => Ok(Self::UsbdevLinkOutErr),
            126 => Ok(Self::PwrmgrAonWakeup),
            127 => Ok(Self::SysrstCtrlAonEventDetected),
            128 => Ok(Self::AdcCtrlAonMatchDone),
            129 => Ok(Self::AonTimerAonWkupTimerExpired),
            130 => Ok(Self::AonTimerAonWdogTimerBark),
            131 => Ok(Self::SensorCtrlIoStatusChange),
            132 => Ok(Self::SensorCtrlInitStatusChange),
            133 => Ok(Self::FlashCtrlProgEmpty),
            134 => Ok(Self::FlashCtrlProgLvl),
            135 => Ok(Self::FlashCtrlRdFull),
            136 => Ok(Self::FlashCtrlRdLvl),
            137 => Ok(Self::FlashCtrlOpDone),
            138 => Ok(Self::FlashCtrlCorrErr),
            139 => Ok(Self::HmacHmacDone),
            140 => Ok(Self::HmacFifoEmpty),
            141 => Ok(Self::HmacHmacErr),
            142 => Ok(Self::KmacKmacDone),
            143 => Ok(Self::KmacFifoEmpty),
            144 => Ok(Self::KmacKmacErr),
            145 => Ok(Self::OtbnDone),
            146 => Ok(Self::KeymgrOpDone),
            147 => Ok(Self::CsrngCsCmdReqDone),
            148 => Ok(Self::CsrngCsEntropyReq),
            149 => Ok(Self::CsrngCsHwInstExc),
            150 => Ok(Self::CsrngCsFatalErr),
            151 => Ok(Self::Edn0EdnCmdReqDone),
            152 => Ok(Self::Edn0EdnFatalErr),
            153 => Ok(Self::Edn1EdnCmdReqDone),
            154 => Ok(Self::Edn1EdnFatalErr),
            155 => Ok(Self::DmaDmaDone),
            156 => Ok(Self::DmaDmaError),
            157 => Ok(Self::DmaDmaMemoryBufferLimit),
            _ => Err(val),
        }
    }
}

/// PLIC Interrupt Target.
///
/// Enumeration used to determine which set of IE, CC, threshold registers to
/// access for a given interrupt target.
#[repr(u32)]
pub enum TopDarjeelingPlicTarget {
    /// Ibex Core 0
    Ibex0 = 0,
}

/// Alert Handler Source Peripheral.
///
/// Enumeration used to determine which peripheral asserted the corresponding
/// alert.
#[repr(u32)]
pub enum TopDarjeelingAlertPeripheral {
    /// uart0
    Uart0 = 0,
    /// gpio
    Gpio = 1,
    /// spi_device
    SpiDevice = 2,
    /// i2c0
    I2c0 = 3,
    /// i2c1
    I2c1 = 4,
    /// i2c2
    I2c2 = 5,
    /// rv_timer
    RvTimer = 6,
    /// otp_ctrl
    OtpCtrl = 7,
    /// lc_ctrl
    LcCtrl = 8,
    /// spi_host0
    SpiHost0 = 9,
    /// spi_host1
    SpiHost1 = 10,
    /// usbdev
    Usbdev = 11,
    /// pwrmgr_aon
    PwrmgrAon = 12,
    /// rstmgr_aon
    RstmgrAon = 13,
    /// clkmgr_aon
    ClkmgrAon = 14,
    /// sysrst_ctrl_aon
    SysrstCtrlAon = 15,
    /// adc_ctrl_aon
    AdcCtrlAon = 16,
    /// pinmux_aon
    PinmuxAon = 17,
    /// aon_timer_aon
    AonTimerAon = 18,
    /// sensor_ctrl
    SensorCtrl = 19,
    /// soc_proxy
    SocProxy = 20,
    /// sram_ctrl_ret_aon
    SramCtrlRetAon = 21,
    /// flash_ctrl
    FlashCtrl = 22,
    /// rv_dm
    RvDm = 23,
    /// rv_plic
    RvPlic = 24,
    /// aes
    Aes = 25,
    /// hmac
    Hmac = 26,
    /// kmac
    Kmac = 27,
    /// otbn
    Otbn = 28,
    /// keymgr
    Keymgr = 29,
    /// csrng
    Csrng = 30,
    /// edn0
    Edn0 = 31,
    /// edn1
    Edn1 = 32,
    /// sram_ctrl_main
    SramCtrlMain = 33,
    /// sram_ctrl_mbox
    SramCtrlMbox = 34,
    /// rom_ctrl0
    RomCtrl0 = 35,
    /// rom_ctrl1
    RomCtrl1 = 36,
    /// dma
    Dma = 37,
    /// rv_core_ibex
    RvCoreIbex = 38,
}

/// Alert Handler Alert Source.
///
/// Enumeration of all Alert Handler Alert Sources. The alert sources belonging to
/// the same peripheral are guaranteed to be consecutive.
#[repr(u32)]
pub enum TopDarjeelingAlertId {
    /// uart0_fatal_fault
    Uart0FatalFault = 0,
    /// gpio_fatal_fault
    GpioFatalFault = 1,
    /// spi_device_fatal_fault
    SpiDeviceFatalFault = 2,
    /// i2c0_fatal_fault
    I2c0FatalFault = 3,
    /// i2c1_fatal_fault
    I2c1FatalFault = 4,
    /// i2c2_fatal_fault
    I2c2FatalFault = 5,
    /// rv_timer_fatal_fault
    RvTimerFatalFault = 6,
    /// otp_ctrl_fatal_macro_error
    OtpCtrlFatalMacroError = 7,
    /// otp_ctrl_fatal_check_error
    OtpCtrlFatalCheckError = 8,
    /// otp_ctrl_fatal_bus_integ_error
    OtpCtrlFatalBusIntegError = 9,
    /// otp_ctrl_fatal_prim_otp_alert
    OtpCtrlFatalPrimOtpAlert = 10,
    /// otp_ctrl_recov_prim_otp_alert
    OtpCtrlRecovPrimOtpAlert = 11,
    /// lc_ctrl_fatal_prog_error
    LcCtrlFatalProgError = 12,
    /// lc_ctrl_fatal_state_error
    LcCtrlFatalStateError = 13,
    /// lc_ctrl_fatal_bus_integ_error
    LcCtrlFatalBusIntegError = 14,
    /// spi_host0_fatal_fault
    SpiHost0FatalFault = 15,
    /// spi_host1_fatal_fault
    SpiHost1FatalFault = 16,
    /// usbdev_fatal_fault
    UsbdevFatalFault = 17,
    /// pwrmgr_aon_fatal_fault
    PwrmgrAonFatalFault = 18,
    /// rstmgr_aon_fatal_fault
    RstmgrAonFatalFault = 19,
    /// rstmgr_aon_fatal_cnsty_fault
    RstmgrAonFatalCnstyFault = 20,
    /// clkmgr_aon_recov_fault
    ClkmgrAonRecovFault = 21,
    /// clkmgr_aon_fatal_fault
    ClkmgrAonFatalFault = 22,
    /// sysrst_ctrl_aon_fatal_fault
    SysrstCtrlAonFatalFault = 23,
    /// adc_ctrl_aon_fatal_fault
    AdcCtrlAonFatalFault = 24,
    /// pinmux_aon_fatal_fault
    PinmuxAonFatalFault = 25,
    /// aon_timer_aon_fatal_fault
    AonTimerAonFatalFault = 26,
    /// sensor_ctrl_recov_alert
    SensorCtrlRecovAlert = 27,
    /// sensor_ctrl_fatal_alert
    SensorCtrlFatalAlert = 28,
    /// soc_proxy_fatal_alert_intg
    SocProxyFatalAlertIntg = 29,
    /// sram_ctrl_ret_aon_fatal_error
    SramCtrlRetAonFatalError = 30,
    /// flash_ctrl_recov_err
    FlashCtrlRecovErr = 31,
    /// flash_ctrl_fatal_std_err
    FlashCtrlFatalStdErr = 32,
    /// flash_ctrl_fatal_err
    FlashCtrlFatalErr = 33,
    /// flash_ctrl_fatal_prim_flash_alert
    FlashCtrlFatalPrimFlashAlert = 34,
    /// flash_ctrl_recov_prim_flash_alert
    FlashCtrlRecovPrimFlashAlert = 35,
    /// rv_dm_fatal_fault
    RvDmFatalFault = 36,
    /// rv_plic_fatal_fault
    RvPlicFatalFault = 37,
    /// aes_recov_ctrl_update_err
    AesRecovCtrlUpdateErr = 38,
    /// aes_fatal_fault
    AesFatalFault = 39,
    /// hmac_fatal_fault
    HmacFatalFault = 40,
    /// kmac_recov_operation_err
    KmacRecovOperationErr = 41,
    /// kmac_fatal_fault_err
    KmacFatalFaultErr = 42,
    /// otbn_fatal
    OtbnFatal = 43,
    /// otbn_recov
    OtbnRecov = 44,
    /// keymgr_recov_operation_err
    KeymgrRecovOperationErr = 45,
    /// keymgr_fatal_fault_err
    KeymgrFatalFaultErr = 46,
    /// csrng_recov_alert
    CsrngRecovAlert = 47,
    /// csrng_fatal_alert
    CsrngFatalAlert = 48,
    /// edn0_recov_alert
    Edn0RecovAlert = 49,
    /// edn0_fatal_alert
    Edn0FatalAlert = 50,
    /// edn1_recov_alert
    Edn1RecovAlert = 51,
    /// edn1_fatal_alert
    Edn1FatalAlert = 52,
    /// sram_ctrl_main_fatal_error
    SramCtrlMainFatalError = 53,
    /// sram_ctrl_mbox_fatal_error
    SramCtrlMboxFatalError = 54,
    /// rom_ctrl0_fatal
    RomCtrl0Fatal = 55,
    /// rom_ctrl1_fatal
    RomCtrl1Fatal = 56,
    /// dma_fatal_fault
    DmaFatalFault = 57,
    /// rv_core_ibex_fatal_sw_err
    RvCoreIbexFatalSwErr = 58,
    /// rv_core_ibex_recov_sw_err
    RvCoreIbexRecovSwErr = 59,
    /// rv_core_ibex_fatal_hw_err
    RvCoreIbexFatalHwErr = 60,
    /// rv_core_ibex_recov_hw_err
    RvCoreIbexRecovHwErr = 61,
}

impl TryFrom<u32> for TopDarjeelingAlertId {
    type Error = u32;
    fn try_from(val: u32) -> Result<Self, Self::Error> {
        match val {
            0 => Ok(Self::Uart0FatalFault),
            1 => Ok(Self::GpioFatalFault),
            2 => Ok(Self::SpiDeviceFatalFault),
            3 => Ok(Self::I2c0FatalFault),
            4 => Ok(Self::I2c1FatalFault),
            5 => Ok(Self::I2c2FatalFault),
            6 => Ok(Self::RvTimerFatalFault),
            7 => Ok(Self::OtpCtrlFatalMacroError),
            8 => Ok(Self::OtpCtrlFatalCheckError),
            9 => Ok(Self::OtpCtrlFatalBusIntegError),
            10 => Ok(Self::OtpCtrlFatalPrimOtpAlert),
            11 => Ok(Self::OtpCtrlRecovPrimOtpAlert),
            12 => Ok(Self::LcCtrlFatalProgError),
            13 => Ok(Self::LcCtrlFatalStateError),
            14 => Ok(Self::LcCtrlFatalBusIntegError),
            15 => Ok(Self::SpiHost0FatalFault),
            16 => Ok(Self::SpiHost1FatalFault),
            17 => Ok(Self::UsbdevFatalFault),
            18 => Ok(Self::PwrmgrAonFatalFault),
            19 => Ok(Self::RstmgrAonFatalFault),
            20 => Ok(Self::RstmgrAonFatalCnstyFault),
            21 => Ok(Self::ClkmgrAonRecovFault),
            22 => Ok(Self::ClkmgrAonFatalFault),
            23 => Ok(Self::SysrstCtrlAonFatalFault),
            24 => Ok(Self::AdcCtrlAonFatalFault),
            25 => Ok(Self::PinmuxAonFatalFault),
            26 => Ok(Self::AonTimerAonFatalFault),
            27 => Ok(Self::SensorCtrlRecovAlert),
            28 => Ok(Self::SensorCtrlFatalAlert),
            29 => Ok(Self::SocProxyFatalAlertIntg),
            30 => Ok(Self::SramCtrlRetAonFatalError),
            31 => Ok(Self::FlashCtrlRecovErr),
            32 => Ok(Self::FlashCtrlFatalStdErr),
            33 => Ok(Self::FlashCtrlFatalErr),
            34 => Ok(Self::FlashCtrlFatalPrimFlashAlert),
            35 => Ok(Self::FlashCtrlRecovPrimFlashAlert),
            36 => Ok(Self::RvDmFatalFault),
            37 => Ok(Self::RvPlicFatalFault),
            38 => Ok(Self::AesRecovCtrlUpdateErr),
            39 => Ok(Self::AesFatalFault),
            40 => Ok(Self::HmacFatalFault),
            41 => Ok(Self::KmacRecovOperationErr),
            42 => Ok(Self::KmacFatalFaultErr),
            43 => Ok(Self::OtbnFatal),
            44 => Ok(Self::OtbnRecov),
            45 => Ok(Self::KeymgrRecovOperationErr),
            46 => Ok(Self::KeymgrFatalFaultErr),
            47 => Ok(Self::CsrngRecovAlert),
            48 => Ok(Self::CsrngFatalAlert),
            49 => Ok(Self::Edn0RecovAlert),
            50 => Ok(Self::Edn0FatalAlert),
            51 => Ok(Self::Edn1RecovAlert),
            52 => Ok(Self::Edn1FatalAlert),
            53 => Ok(Self::SramCtrlMainFatalError),
            54 => Ok(Self::SramCtrlMboxFatalError),
            55 => Ok(Self::RomCtrl0Fatal),
            56 => Ok(Self::RomCtrl1Fatal),
            57 => Ok(Self::DmaFatalFault),
            58 => Ok(Self::RvCoreIbexFatalSwErr),
            59 => Ok(Self::RvCoreIbexRecovSwErr),
            60 => Ok(Self::RvCoreIbexFatalHwErr),
            61 => Ok(Self::RvCoreIbexRecovHwErr),
            _ => Err(val),
        }
    }
}

/// PLIC Interrupt Source to Peripheral Map
///
/// This array is a mapping from `TopDarjeelingPlicIrqId` to
/// `TopDarjeelingPlicPeripheral`.
pub const TOP_DARJEELING_PLIC_INTERRUPT_FOR_PERIPHERAL: [TopDarjeelingPlicPeripheral; 158] = [
    // None -> TopDarjeelingPlicPeripheral::Unknown
    TopDarjeelingPlicPeripheral::Unknown,
    // Uart0TxWatermark -> TopDarjeelingPlicPeripheral::Uart0
    TopDarjeelingPlicPeripheral::Uart0,
    // Uart0RxWatermark -> TopDarjeelingPlicPeripheral::Uart0
    TopDarjeelingPlicPeripheral::Uart0,
    // Uart0TxEmpty -> TopDarjeelingPlicPeripheral::Uart0
    TopDarjeelingPlicPeripheral::Uart0,
    // Uart0RxOverflow -> TopDarjeelingPlicPeripheral::Uart0
    TopDarjeelingPlicPeripheral::Uart0,
    // Uart0RxFrameErr -> TopDarjeelingPlicPeripheral::Uart0
    TopDarjeelingPlicPeripheral::Uart0,
    // Uart0RxBreakErr -> TopDarjeelingPlicPeripheral::Uart0
    TopDarjeelingPlicPeripheral::Uart0,
    // Uart0RxTimeout -> TopDarjeelingPlicPeripheral::Uart0
    TopDarjeelingPlicPeripheral::Uart0,
    // Uart0RxParityErr -> TopDarjeelingPlicPeripheral::Uart0
    TopDarjeelingPlicPeripheral::Uart0,
    // GpioGpio0 -> TopDarjeelingPlicPeripheral::Gpio
    TopDarjeelingPlicPeripheral::Gpio,
    // GpioGpio1 -> TopDarjeelingPlicPeripheral::Gpio
    TopDarjeelingPlicPeripheral::Gpio,
    // GpioGpio2 -> TopDarjeelingPlicPeripheral::Gpio
    TopDarjeelingPlicPeripheral::Gpio,
    // GpioGpio3 -> TopDarjeelingPlicPeripheral::Gpio
    TopDarjeelingPlicPeripheral::Gpio,
    // GpioGpio4 -> TopDarjeelingPlicPeripheral::Gpio
    TopDarjeelingPlicPeripheral::Gpio,
    // GpioGpio5 -> TopDarjeelingPlicPeripheral::Gpio
    TopDarjeelingPlicPeripheral::Gpio,
    // GpioGpio6 -> TopDarjeelingPlicPeripheral::Gpio
    TopDarjeelingPlicPeripheral::Gpio,
    // GpioGpio7 -> TopDarjeelingPlicPeripheral::Gpio
    TopDarjeelingPlicPeripheral::Gpio,
    // GpioGpio8 -> TopDarjeelingPlicPeripheral::Gpio
    TopDarjeelingPlicPeripheral::Gpio,
    // GpioGpio9 -> TopDarjeelingPlicPeripheral::Gpio
    TopDarjeelingPlicPeripheral::Gpio,
    // GpioGpio10 -> TopDarjeelingPlicPeripheral::Gpio
    TopDarjeelingPlicPeripheral::Gpio,
    // GpioGpio11 -> TopDarjeelingPlicPeripheral::Gpio
    TopDarjeelingPlicPeripheral::Gpio,
    // GpioGpio12 -> TopDarjeelingPlicPeripheral::Gpio
    TopDarjeelingPlicPeripheral::Gpio,
    // GpioGpio13 -> TopDarjeelingPlicPeripheral::Gpio
    TopDarjeelingPlicPeripheral::Gpio,
    // GpioGpio14 -> TopDarjeelingPlicPeripheral::Gpio
    TopDarjeelingPlicPeripheral::Gpio,
    // GpioGpio15 -> TopDarjeelingPlicPeripheral::Gpio
    TopDarjeelingPlicPeripheral::Gpio,
    // GpioGpio16 -> TopDarjeelingPlicPeripheral::Gpio
    TopDarjeelingPlicPeripheral::Gpio,
    // GpioGpio17 -> TopDarjeelingPlicPeripheral::Gpio
    TopDarjeelingPlicPeripheral::Gpio,
    // GpioGpio18 -> TopDarjeelingPlicPeripheral::Gpio
    TopDarjeelingPlicPeripheral::Gpio,
    // GpioGpio19 -> TopDarjeelingPlicPeripheral::Gpio
    TopDarjeelingPlicPeripheral::Gpio,
    // GpioGpio20 -> TopDarjeelingPlicPeripheral::Gpio
    TopDarjeelingPlicPeripheral::Gpio,
    // GpioGpio21 -> TopDarjeelingPlicPeripheral::Gpio
    TopDarjeelingPlicPeripheral::Gpio,
    // GpioGpio22 -> TopDarjeelingPlicPeripheral::Gpio
    TopDarjeelingPlicPeripheral::Gpio,
    // GpioGpio23 -> TopDarjeelingPlicPeripheral::Gpio
    TopDarjeelingPlicPeripheral::Gpio,
    // GpioGpio24 -> TopDarjeelingPlicPeripheral::Gpio
    TopDarjeelingPlicPeripheral::Gpio,
    // GpioGpio25 -> TopDarjeelingPlicPeripheral::Gpio
    TopDarjeelingPlicPeripheral::Gpio,
    // GpioGpio26 -> TopDarjeelingPlicPeripheral::Gpio
    TopDarjeelingPlicPeripheral::Gpio,
    // GpioGpio27 -> TopDarjeelingPlicPeripheral::Gpio
    TopDarjeelingPlicPeripheral::Gpio,
    // GpioGpio28 -> TopDarjeelingPlicPeripheral::Gpio
    TopDarjeelingPlicPeripheral::Gpio,
    // GpioGpio29 -> TopDarjeelingPlicPeripheral::Gpio
    TopDarjeelingPlicPeripheral::Gpio,
    // GpioGpio30 -> TopDarjeelingPlicPeripheral::Gpio
    TopDarjeelingPlicPeripheral::Gpio,
    // GpioGpio31 -> TopDarjeelingPlicPeripheral::Gpio
    TopDarjeelingPlicPeripheral::Gpio,
    // SpiDeviceGenericRxFull -> TopDarjeelingPlicPeripheral::SpiDevice
    TopDarjeelingPlicPeripheral::SpiDevice,
    // SpiDeviceGenericRxWatermark -> TopDarjeelingPlicPeripheral::SpiDevice
    TopDarjeelingPlicPeripheral::SpiDevice,
    // SpiDeviceGenericTxWatermark -> TopDarjeelingPlicPeripheral::SpiDevice
    TopDarjeelingPlicPeripheral::SpiDevice,
    // SpiDeviceGenericRxError -> TopDarjeelingPlicPeripheral::SpiDevice
    TopDarjeelingPlicPeripheral::SpiDevice,
    // SpiDeviceGenericRxOverflow -> TopDarjeelingPlicPeripheral::SpiDevice
    TopDarjeelingPlicPeripheral::SpiDevice,
    // SpiDeviceGenericTxUnderflow -> TopDarjeelingPlicPeripheral::SpiDevice
    TopDarjeelingPlicPeripheral::SpiDevice,
    // SpiDeviceUploadCmdfifoNotEmpty -> TopDarjeelingPlicPeripheral::SpiDevice
    TopDarjeelingPlicPeripheral::SpiDevice,
    // SpiDeviceUploadPayloadNotEmpty -> TopDarjeelingPlicPeripheral::SpiDevice
    TopDarjeelingPlicPeripheral::SpiDevice,
    // SpiDeviceUploadPayloadOverflow -> TopDarjeelingPlicPeripheral::SpiDevice
    TopDarjeelingPlicPeripheral::SpiDevice,
    // SpiDeviceReadbufWatermark -> TopDarjeelingPlicPeripheral::SpiDevice
    TopDarjeelingPlicPeripheral::SpiDevice,
    // SpiDeviceReadbufFlip -> TopDarjeelingPlicPeripheral::SpiDevice
    TopDarjeelingPlicPeripheral::SpiDevice,
    // SpiDeviceTpmHeaderNotEmpty -> TopDarjeelingPlicPeripheral::SpiDevice
    TopDarjeelingPlicPeripheral::SpiDevice,
    // I2c0FmtThreshold -> TopDarjeelingPlicPeripheral::I2c0
    TopDarjeelingPlicPeripheral::I2c0,
    // I2c0RxThreshold -> TopDarjeelingPlicPeripheral::I2c0
    TopDarjeelingPlicPeripheral::I2c0,
    // I2c0FmtOverflow -> TopDarjeelingPlicPeripheral::I2c0
    TopDarjeelingPlicPeripheral::I2c0,
    // I2c0RxOverflow -> TopDarjeelingPlicPeripheral::I2c0
    TopDarjeelingPlicPeripheral::I2c0,
    // I2c0Nak -> TopDarjeelingPlicPeripheral::I2c0
    TopDarjeelingPlicPeripheral::I2c0,
    // I2c0SclInterference -> TopDarjeelingPlicPeripheral::I2c0
    TopDarjeelingPlicPeripheral::I2c0,
    // I2c0SdaInterference -> TopDarjeelingPlicPeripheral::I2c0
    TopDarjeelingPlicPeripheral::I2c0,
    // I2c0StretchTimeout -> TopDarjeelingPlicPeripheral::I2c0
    TopDarjeelingPlicPeripheral::I2c0,
    // I2c0SdaUnstable -> TopDarjeelingPlicPeripheral::I2c0
    TopDarjeelingPlicPeripheral::I2c0,
    // I2c0CmdComplete -> TopDarjeelingPlicPeripheral::I2c0
    TopDarjeelingPlicPeripheral::I2c0,
    // I2c0TxStretch -> TopDarjeelingPlicPeripheral::I2c0
    TopDarjeelingPlicPeripheral::I2c0,
    // I2c0TxOverflow -> TopDarjeelingPlicPeripheral::I2c0
    TopDarjeelingPlicPeripheral::I2c0,
    // I2c0AcqFull -> TopDarjeelingPlicPeripheral::I2c0
    TopDarjeelingPlicPeripheral::I2c0,
    // I2c0UnexpStop -> TopDarjeelingPlicPeripheral::I2c0
    TopDarjeelingPlicPeripheral::I2c0,
    // I2c0HostTimeout -> TopDarjeelingPlicPeripheral::I2c0
    TopDarjeelingPlicPeripheral::I2c0,
    // I2c1FmtThreshold -> TopDarjeelingPlicPeripheral::I2c1
    TopDarjeelingPlicPeripheral::I2c1,
    // I2c1RxThreshold -> TopDarjeelingPlicPeripheral::I2c1
    TopDarjeelingPlicPeripheral::I2c1,
    // I2c1FmtOverflow -> TopDarjeelingPlicPeripheral::I2c1
    TopDarjeelingPlicPeripheral::I2c1,
    // I2c1RxOverflow -> TopDarjeelingPlicPeripheral::I2c1
    TopDarjeelingPlicPeripheral::I2c1,
    // I2c1Nak -> TopDarjeelingPlicPeripheral::I2c1
    TopDarjeelingPlicPeripheral::I2c1,
    // I2c1SclInterference -> TopDarjeelingPlicPeripheral::I2c1
    TopDarjeelingPlicPeripheral::I2c1,
    // I2c1SdaInterference -> TopDarjeelingPlicPeripheral::I2c1
    TopDarjeelingPlicPeripheral::I2c1,
    // I2c1StretchTimeout -> TopDarjeelingPlicPeripheral::I2c1
    TopDarjeelingPlicPeripheral::I2c1,
    // I2c1SdaUnstable -> TopDarjeelingPlicPeripheral::I2c1
    TopDarjeelingPlicPeripheral::I2c1,
    // I2c1CmdComplete -> TopDarjeelingPlicPeripheral::I2c1
    TopDarjeelingPlicPeripheral::I2c1,
    // I2c1TxStretch -> TopDarjeelingPlicPeripheral::I2c1
    TopDarjeelingPlicPeripheral::I2c1,
    // I2c1TxOverflow -> TopDarjeelingPlicPeripheral::I2c1
    TopDarjeelingPlicPeripheral::I2c1,
    // I2c1AcqFull -> TopDarjeelingPlicPeripheral::I2c1
    TopDarjeelingPlicPeripheral::I2c1,
    // I2c1UnexpStop -> TopDarjeelingPlicPeripheral::I2c1
    TopDarjeelingPlicPeripheral::I2c1,
    // I2c1HostTimeout -> TopDarjeelingPlicPeripheral::I2c1
    TopDarjeelingPlicPeripheral::I2c1,
    // I2c2FmtThreshold -> TopDarjeelingPlicPeripheral::I2c2
    TopDarjeelingPlicPeripheral::I2c2,
    // I2c2RxThreshold -> TopDarjeelingPlicPeripheral::I2c2
    TopDarjeelingPlicPeripheral::I2c2,
    // I2c2FmtOverflow -> TopDarjeelingPlicPeripheral::I2c2
    TopDarjeelingPlicPeripheral::I2c2,
    // I2c2RxOverflow -> TopDarjeelingPlicPeripheral::I2c2
    TopDarjeelingPlicPeripheral::I2c2,
    // I2c2Nak -> TopDarjeelingPlicPeripheral::I2c2
    TopDarjeelingPlicPeripheral::I2c2,
    // I2c2SclInterference -> TopDarjeelingPlicPeripheral::I2c2
    TopDarjeelingPlicPeripheral::I2c2,
    // I2c2SdaInterference -> TopDarjeelingPlicPeripheral::I2c2
    TopDarjeelingPlicPeripheral::I2c2,
    // I2c2StretchTimeout -> TopDarjeelingPlicPeripheral::I2c2
    TopDarjeelingPlicPeripheral::I2c2,
    // I2c2SdaUnstable -> TopDarjeelingPlicPeripheral::I2c2
    TopDarjeelingPlicPeripheral::I2c2,
    // I2c2CmdComplete -> TopDarjeelingPlicPeripheral::I2c2
    TopDarjeelingPlicPeripheral::I2c2,
    // I2c2TxStretch -> TopDarjeelingPlicPeripheral::I2c2
    TopDarjeelingPlicPeripheral::I2c2,
    // I2c2TxOverflow -> TopDarjeelingPlicPeripheral::I2c2
    TopDarjeelingPlicPeripheral::I2c2,
    // I2c2AcqFull -> TopDarjeelingPlicPeripheral::I2c2
    TopDarjeelingPlicPeripheral::I2c2,
    // I2c2UnexpStop -> TopDarjeelingPlicPeripheral::I2c2
    TopDarjeelingPlicPeripheral::I2c2,
    // I2c2HostTimeout -> TopDarjeelingPlicPeripheral::I2c2
    TopDarjeelingPlicPeripheral::I2c2,
    // RvTimerTimerExpiredHart0Timer0 -> TopDarjeelingPlicPeripheral::RvTimer
    TopDarjeelingPlicPeripheral::RvTimer,
    // OtpCtrlOtpOperationDone -> TopDarjeelingPlicPeripheral::OtpCtrl
    TopDarjeelingPlicPeripheral::OtpCtrl,
    // OtpCtrlOtpError -> TopDarjeelingPlicPeripheral::OtpCtrl
    TopDarjeelingPlicPeripheral::OtpCtrl,
    // AlertHandlerClassa -> TopDarjeelingPlicPeripheral::AlertHandler
    TopDarjeelingPlicPeripheral::AlertHandler,
    // AlertHandlerClassb -> TopDarjeelingPlicPeripheral::AlertHandler
    TopDarjeelingPlicPeripheral::AlertHandler,
    // AlertHandlerClassc -> TopDarjeelingPlicPeripheral::AlertHandler
    TopDarjeelingPlicPeripheral::AlertHandler,
    // AlertHandlerClassd -> TopDarjeelingPlicPeripheral::AlertHandler
    TopDarjeelingPlicPeripheral::AlertHandler,
    // SpiHost0Error -> TopDarjeelingPlicPeripheral::SpiHost0
    TopDarjeelingPlicPeripheral::SpiHost0,
    // SpiHost0SpiEvent -> TopDarjeelingPlicPeripheral::SpiHost0
    TopDarjeelingPlicPeripheral::SpiHost0,
    // SpiHost1Error -> TopDarjeelingPlicPeripheral::SpiHost1
    TopDarjeelingPlicPeripheral::SpiHost1,
    // SpiHost1SpiEvent -> TopDarjeelingPlicPeripheral::SpiHost1
    TopDarjeelingPlicPeripheral::SpiHost1,
    // UsbdevPktReceived -> TopDarjeelingPlicPeripheral::Usbdev
    TopDarjeelingPlicPeripheral::Usbdev,
    // UsbdevPktSent -> TopDarjeelingPlicPeripheral::Usbdev
    TopDarjeelingPlicPeripheral::Usbdev,
    // UsbdevDisconnected -> TopDarjeelingPlicPeripheral::Usbdev
    TopDarjeelingPlicPeripheral::Usbdev,
    // UsbdevHostLost -> TopDarjeelingPlicPeripheral::Usbdev
    TopDarjeelingPlicPeripheral::Usbdev,
    // UsbdevLinkReset -> TopDarjeelingPlicPeripheral::Usbdev
    TopDarjeelingPlicPeripheral::Usbdev,
    // UsbdevLinkSuspend -> TopDarjeelingPlicPeripheral::Usbdev
    TopDarjeelingPlicPeripheral::Usbdev,
    // UsbdevLinkResume -> TopDarjeelingPlicPeripheral::Usbdev
    TopDarjeelingPlicPeripheral::Usbdev,
    // UsbdevAvEmpty -> TopDarjeelingPlicPeripheral::Usbdev
    TopDarjeelingPlicPeripheral::Usbdev,
    // UsbdevRxFull -> TopDarjeelingPlicPeripheral::Usbdev
    TopDarjeelingPlicPeripheral::Usbdev,
    // UsbdevAvOverflow -> TopDarjeelingPlicPeripheral::Usbdev
    TopDarjeelingPlicPeripheral::Usbdev,
    // UsbdevLinkInErr -> TopDarjeelingPlicPeripheral::Usbdev
    TopDarjeelingPlicPeripheral::Usbdev,
    // UsbdevRxCrcErr -> TopDarjeelingPlicPeripheral::Usbdev
    TopDarjeelingPlicPeripheral::Usbdev,
    // UsbdevRxPidErr -> TopDarjeelingPlicPeripheral::Usbdev
    TopDarjeelingPlicPeripheral::Usbdev,
    // UsbdevRxBitstuffErr -> TopDarjeelingPlicPeripheral::Usbdev
    TopDarjeelingPlicPeripheral::Usbdev,
    // UsbdevFrame -> TopDarjeelingPlicPeripheral::Usbdev
    TopDarjeelingPlicPeripheral::Usbdev,
    // UsbdevPowered -> TopDarjeelingPlicPeripheral::Usbdev
    TopDarjeelingPlicPeripheral::Usbdev,
    // UsbdevLinkOutErr -> TopDarjeelingPlicPeripheral::Usbdev
    TopDarjeelingPlicPeripheral::Usbdev,
    // PwrmgrAonWakeup -> TopDarjeelingPlicPeripheral::PwrmgrAon
    TopDarjeelingPlicPeripheral::PwrmgrAon,
    // SysrstCtrlAonEventDetected -> TopDarjeelingPlicPeripheral::SysrstCtrlAon
    TopDarjeelingPlicPeripheral::SysrstCtrlAon,
    // AdcCtrlAonMatchDone -> TopDarjeelingPlicPeripheral::AdcCtrlAon
    TopDarjeelingPlicPeripheral::AdcCtrlAon,
    // AonTimerAonWkupTimerExpired -> TopDarjeelingPlicPeripheral::AonTimerAon
    TopDarjeelingPlicPeripheral::AonTimerAon,
    // AonTimerAonWdogTimerBark -> TopDarjeelingPlicPeripheral::AonTimerAon
    TopDarjeelingPlicPeripheral::AonTimerAon,
    // SensorCtrlIoStatusChange -> TopDarjeelingPlicPeripheral::SensorCtrl
    TopDarjeelingPlicPeripheral::SensorCtrl,
    // SensorCtrlInitStatusChange -> TopDarjeelingPlicPeripheral::SensorCtrl
    TopDarjeelingPlicPeripheral::SensorCtrl,
    // FlashCtrlProgEmpty -> TopDarjeelingPlicPeripheral::FlashCtrl
    TopDarjeelingPlicPeripheral::FlashCtrl,
    // FlashCtrlProgLvl -> TopDarjeelingPlicPeripheral::FlashCtrl
    TopDarjeelingPlicPeripheral::FlashCtrl,
    // FlashCtrlRdFull -> TopDarjeelingPlicPeripheral::FlashCtrl
    TopDarjeelingPlicPeripheral::FlashCtrl,
    // FlashCtrlRdLvl -> TopDarjeelingPlicPeripheral::FlashCtrl
    TopDarjeelingPlicPeripheral::FlashCtrl,
    // FlashCtrlOpDone -> TopDarjeelingPlicPeripheral::FlashCtrl
    TopDarjeelingPlicPeripheral::FlashCtrl,
    // FlashCtrlCorrErr -> TopDarjeelingPlicPeripheral::FlashCtrl
    TopDarjeelingPlicPeripheral::FlashCtrl,
    // HmacHmacDone -> TopDarjeelingPlicPeripheral::Hmac
    TopDarjeelingPlicPeripheral::Hmac,
    // HmacFifoEmpty -> TopDarjeelingPlicPeripheral::Hmac
    TopDarjeelingPlicPeripheral::Hmac,
    // HmacHmacErr -> TopDarjeelingPlicPeripheral::Hmac
    TopDarjeelingPlicPeripheral::Hmac,
    // KmacKmacDone -> TopDarjeelingPlicPeripheral::Kmac
    TopDarjeelingPlicPeripheral::Kmac,
    // KmacFifoEmpty -> TopDarjeelingPlicPeripheral::Kmac
    TopDarjeelingPlicPeripheral::Kmac,
    // KmacKmacErr -> TopDarjeelingPlicPeripheral::Kmac
    TopDarjeelingPlicPeripheral::Kmac,
    // OtbnDone -> TopDarjeelingPlicPeripheral::Otbn
    TopDarjeelingPlicPeripheral::Otbn,
    // KeymgrOpDone -> TopDarjeelingPlicPeripheral::Keymgr
    TopDarjeelingPlicPeripheral::Keymgr,
    // CsrngCsCmdReqDone -> TopDarjeelingPlicPeripheral::Csrng
    TopDarjeelingPlicPeripheral::Csrng,
    // CsrngCsEntropyReq -> TopDarjeelingPlicPeripheral::Csrng
    TopDarjeelingPlicPeripheral::Csrng,
    // CsrngCsHwInstExc -> TopDarjeelingPlicPeripheral::Csrng
    TopDarjeelingPlicPeripheral::Csrng,
    // CsrngCsFatalErr -> TopDarjeelingPlicPeripheral::Csrng
    TopDarjeelingPlicPeripheral::Csrng,
    // Edn0EdnCmdReqDone -> TopDarjeelingPlicPeripheral::Edn0
    TopDarjeelingPlicPeripheral::Edn0,
    // Edn0EdnFatalErr -> TopDarjeelingPlicPeripheral::Edn0
    TopDarjeelingPlicPeripheral::Edn0,
    // Edn1EdnCmdReqDone -> TopDarjeelingPlicPeripheral::Edn1
    TopDarjeelingPlicPeripheral::Edn1,
    // Edn1EdnFatalErr -> TopDarjeelingPlicPeripheral::Edn1
    TopDarjeelingPlicPeripheral::Edn1,
    // DmaDmaDone -> TopDarjeelingPlicPeripheral::Dma
    TopDarjeelingPlicPeripheral::Dma,
    // DmaDmaError -> TopDarjeelingPlicPeripheral::Dma
    TopDarjeelingPlicPeripheral::Dma,
    // DmaDmaMemoryBufferLimit -> TopDarjeelingPlicPeripheral::Dma
    TopDarjeelingPlicPeripheral::Dma,
];

/// Alert Handler Alert Source to Peripheral Map
///
/// This array is a mapping from `TopDarjeelingAlertId` to
/// `TopDarjeelingAlertPeripheral`.
pub const TOP_DARJEELING_ALERT_FOR_PERIPHERAL: [TopDarjeelingAlertPeripheral; 62] = [
    // Uart0FatalFault -> TopDarjeelingAlertPeripheral::Uart0
    TopDarjeelingAlertPeripheral::Uart0,
    // GpioFatalFault -> TopDarjeelingAlertPeripheral::Gpio
    TopDarjeelingAlertPeripheral::Gpio,
    // SpiDeviceFatalFault -> TopDarjeelingAlertPeripheral::SpiDevice
    TopDarjeelingAlertPeripheral::SpiDevice,
    // I2c0FatalFault -> TopDarjeelingAlertPeripheral::I2c0
    TopDarjeelingAlertPeripheral::I2c0,
    // I2c1FatalFault -> TopDarjeelingAlertPeripheral::I2c1
    TopDarjeelingAlertPeripheral::I2c1,
    // I2c2FatalFault -> TopDarjeelingAlertPeripheral::I2c2
    TopDarjeelingAlertPeripheral::I2c2,
    // RvTimerFatalFault -> TopDarjeelingAlertPeripheral::RvTimer
    TopDarjeelingAlertPeripheral::RvTimer,
    // OtpCtrlFatalMacroError -> TopDarjeelingAlertPeripheral::OtpCtrl
    TopDarjeelingAlertPeripheral::OtpCtrl,
    // OtpCtrlFatalCheckError -> TopDarjeelingAlertPeripheral::OtpCtrl
    TopDarjeelingAlertPeripheral::OtpCtrl,
    // OtpCtrlFatalBusIntegError -> TopDarjeelingAlertPeripheral::OtpCtrl
    TopDarjeelingAlertPeripheral::OtpCtrl,
    // OtpCtrlFatalPrimOtpAlert -> TopDarjeelingAlertPeripheral::OtpCtrl
    TopDarjeelingAlertPeripheral::OtpCtrl,
    // OtpCtrlRecovPrimOtpAlert -> TopDarjeelingAlertPeripheral::OtpCtrl
    TopDarjeelingAlertPeripheral::OtpCtrl,
    // LcCtrlFatalProgError -> TopDarjeelingAlertPeripheral::LcCtrl
    TopDarjeelingAlertPeripheral::LcCtrl,
    // LcCtrlFatalStateError -> TopDarjeelingAlertPeripheral::LcCtrl
    TopDarjeelingAlertPeripheral::LcCtrl,
    // LcCtrlFatalBusIntegError -> TopDarjeelingAlertPeripheral::LcCtrl
    TopDarjeelingAlertPeripheral::LcCtrl,
    // SpiHost0FatalFault -> TopDarjeelingAlertPeripheral::SpiHost0
    TopDarjeelingAlertPeripheral::SpiHost0,
    // SpiHost1FatalFault -> TopDarjeelingAlertPeripheral::SpiHost1
    TopDarjeelingAlertPeripheral::SpiHost1,
    // UsbdevFatalFault -> TopDarjeelingAlertPeripheral::Usbdev
    TopDarjeelingAlertPeripheral::Usbdev,
    // PwrmgrAonFatalFault -> TopDarjeelingAlertPeripheral::PwrmgrAon
    TopDarjeelingAlertPeripheral::PwrmgrAon,
    // RstmgrAonFatalFault -> TopDarjeelingAlertPeripheral::RstmgrAon
    TopDarjeelingAlertPeripheral::RstmgrAon,
    // RstmgrAonFatalCnstyFault -> TopDarjeelingAlertPeripheral::RstmgrAon
    TopDarjeelingAlertPeripheral::RstmgrAon,
    // ClkmgrAonRecovFault -> TopDarjeelingAlertPeripheral::ClkmgrAon
    TopDarjeelingAlertPeripheral::ClkmgrAon,
    // ClkmgrAonFatalFault -> TopDarjeelingAlertPeripheral::ClkmgrAon
    TopDarjeelingAlertPeripheral::ClkmgrAon,
    // SysrstCtrlAonFatalFault -> TopDarjeelingAlertPeripheral::SysrstCtrlAon
    TopDarjeelingAlertPeripheral::SysrstCtrlAon,
    // AdcCtrlAonFatalFault -> TopDarjeelingAlertPeripheral::AdcCtrlAon
    TopDarjeelingAlertPeripheral::AdcCtrlAon,
    // PinmuxAonFatalFault -> TopDarjeelingAlertPeripheral::PinmuxAon
    TopDarjeelingAlertPeripheral::PinmuxAon,
    // AonTimerAonFatalFault -> TopDarjeelingAlertPeripheral::AonTimerAon
    TopDarjeelingAlertPeripheral::AonTimerAon,
    // SensorCtrlRecovAlert -> TopDarjeelingAlertPeripheral::SensorCtrl
    TopDarjeelingAlertPeripheral::SensorCtrl,
    // SensorCtrlFatalAlert -> TopDarjeelingAlertPeripheral::SensorCtrl
    TopDarjeelingAlertPeripheral::SensorCtrl,
    // SocProxyFatalAlertIntg -> TopDarjeelingAlertPeripheral::SocProxy
    TopDarjeelingAlertPeripheral::SocProxy,
    // SramCtrlRetAonFatalError -> TopDarjeelingAlertPeripheral::SramCtrlRetAon
    TopDarjeelingAlertPeripheral::SramCtrlRetAon,
    // FlashCtrlRecovErr -> TopDarjeelingAlertPeripheral::FlashCtrl
    TopDarjeelingAlertPeripheral::FlashCtrl,
    // FlashCtrlFatalStdErr -> TopDarjeelingAlertPeripheral::FlashCtrl
    TopDarjeelingAlertPeripheral::FlashCtrl,
    // FlashCtrlFatalErr -> TopDarjeelingAlertPeripheral::FlashCtrl
    TopDarjeelingAlertPeripheral::FlashCtrl,
    // FlashCtrlFatalPrimFlashAlert -> TopDarjeelingAlertPeripheral::FlashCtrl
    TopDarjeelingAlertPeripheral::FlashCtrl,
    // FlashCtrlRecovPrimFlashAlert -> TopDarjeelingAlertPeripheral::FlashCtrl
    TopDarjeelingAlertPeripheral::FlashCtrl,
    // RvDmFatalFault -> TopDarjeelingAlertPeripheral::RvDm
    TopDarjeelingAlertPeripheral::RvDm,
    // RvPlicFatalFault -> TopDarjeelingAlertPeripheral::RvPlic
    TopDarjeelingAlertPeripheral::RvPlic,
    // AesRecovCtrlUpdateErr -> TopDarjeelingAlertPeripheral::Aes
    TopDarjeelingAlertPeripheral::Aes,
    // AesFatalFault -> TopDarjeelingAlertPeripheral::Aes
    TopDarjeelingAlertPeripheral::Aes,
    // HmacFatalFault -> TopDarjeelingAlertPeripheral::Hmac
    TopDarjeelingAlertPeripheral::Hmac,
    // KmacRecovOperationErr -> TopDarjeelingAlertPeripheral::Kmac
    TopDarjeelingAlertPeripheral::Kmac,
    // KmacFatalFaultErr -> TopDarjeelingAlertPeripheral::Kmac
    TopDarjeelingAlertPeripheral::Kmac,
    // OtbnFatal -> TopDarjeelingAlertPeripheral::Otbn
    TopDarjeelingAlertPeripheral::Otbn,
    // OtbnRecov -> TopDarjeelingAlertPeripheral::Otbn
    TopDarjeelingAlertPeripheral::Otbn,
    // KeymgrRecovOperationErr -> TopDarjeelingAlertPeripheral::Keymgr
    TopDarjeelingAlertPeripheral::Keymgr,
    // KeymgrFatalFaultErr -> TopDarjeelingAlertPeripheral::Keymgr
    TopDarjeelingAlertPeripheral::Keymgr,
    // CsrngRecovAlert -> TopDarjeelingAlertPeripheral::Csrng
    TopDarjeelingAlertPeripheral::Csrng,
    // CsrngFatalAlert -> TopDarjeelingAlertPeripheral::Csrng
    TopDarjeelingAlertPeripheral::Csrng,
    // Edn0RecovAlert -> TopDarjeelingAlertPeripheral::Edn0
    TopDarjeelingAlertPeripheral::Edn0,
    // Edn0FatalAlert -> TopDarjeelingAlertPeripheral::Edn0
    TopDarjeelingAlertPeripheral::Edn0,
    // Edn1RecovAlert -> TopDarjeelingAlertPeripheral::Edn1
    TopDarjeelingAlertPeripheral::Edn1,
    // Edn1FatalAlert -> TopDarjeelingAlertPeripheral::Edn1
    TopDarjeelingAlertPeripheral::Edn1,
    // SramCtrlMainFatalError -> TopDarjeelingAlertPeripheral::SramCtrlMain
    TopDarjeelingAlertPeripheral::SramCtrlMain,
    // SramCtrlMboxFatalError -> TopDarjeelingAlertPeripheral::SramCtrlMbox
    TopDarjeelingAlertPeripheral::SramCtrlMbox,
    // RomCtrl0Fatal -> TopDarjeelingAlertPeripheral::RomCtrl0
    TopDarjeelingAlertPeripheral::RomCtrl0,
    // RomCtrl1Fatal -> TopDarjeelingAlertPeripheral::RomCtrl1
    TopDarjeelingAlertPeripheral::RomCtrl1,
    // DmaFatalFault -> TopDarjeelingAlertPeripheral::Dma
    TopDarjeelingAlertPeripheral::Dma,
    // RvCoreIbexFatalSwErr -> TopDarjeelingAlertPeripheral::RvCoreIbex
    TopDarjeelingAlertPeripheral::RvCoreIbex,
    // RvCoreIbexRecovSwErr -> TopDarjeelingAlertPeripheral::RvCoreIbex
    TopDarjeelingAlertPeripheral::RvCoreIbex,
    // RvCoreIbexFatalHwErr -> TopDarjeelingAlertPeripheral::RvCoreIbex
    TopDarjeelingAlertPeripheral::RvCoreIbex,
    // RvCoreIbexRecovHwErr -> TopDarjeelingAlertPeripheral::RvCoreIbex
    TopDarjeelingAlertPeripheral::RvCoreIbex,
];

// PERIPH_INSEL ranges from 0 to TOP_DARJEELING_NUM_MIO_PADS + 2 -1}
//  0 and 1 are tied to value 0 and 1
pub const TOP_DARJEELING_NUM_MIO_PADS: usize = 47;
pub const TOP_DARJEELING_NUM_DIO_PADS: usize = 16;

pub const TOP_DARJEELING_PINMUX_MIO_PERIPH_INSEL_IDX_OFFSET: usize = 2;
pub const TOP_DARJEELING_PINMUX_PERIPH_OUTSEL_IDX_OFFSET: usize = 3;

/// Pinmux Peripheral Input.
#[repr(u32)]
pub enum TopDarjeelingPinmuxPeripheralIn {
    /// Peripheral Input 0
    GpioGpio0 = 0,
    /// Peripheral Input 1
    GpioGpio1 = 1,
    /// Peripheral Input 2
    GpioGpio2 = 2,
    /// Peripheral Input 3
    GpioGpio3 = 3,
    /// Peripheral Input 4
    GpioGpio4 = 4,
    /// Peripheral Input 5
    GpioGpio5 = 5,
    /// Peripheral Input 6
    GpioGpio6 = 6,
    /// Peripheral Input 7
    GpioGpio7 = 7,
    /// Peripheral Input 8
    GpioGpio8 = 8,
    /// Peripheral Input 9
    GpioGpio9 = 9,
    /// Peripheral Input 10
    GpioGpio10 = 10,
    /// Peripheral Input 11
    GpioGpio11 = 11,
    /// Peripheral Input 12
    GpioGpio12 = 12,
    /// Peripheral Input 13
    GpioGpio13 = 13,
    /// Peripheral Input 14
    GpioGpio14 = 14,
    /// Peripheral Input 15
    GpioGpio15 = 15,
    /// Peripheral Input 16
    GpioGpio16 = 16,
    /// Peripheral Input 17
    GpioGpio17 = 17,
    /// Peripheral Input 18
    GpioGpio18 = 18,
    /// Peripheral Input 19
    GpioGpio19 = 19,
    /// Peripheral Input 20
    GpioGpio20 = 20,
    /// Peripheral Input 21
    GpioGpio21 = 21,
    /// Peripheral Input 22
    GpioGpio22 = 22,
    /// Peripheral Input 23
    GpioGpio23 = 23,
    /// Peripheral Input 24
    GpioGpio24 = 24,
    /// Peripheral Input 25
    GpioGpio25 = 25,
    /// Peripheral Input 26
    GpioGpio26 = 26,
    /// Peripheral Input 27
    GpioGpio27 = 27,
    /// Peripheral Input 28
    GpioGpio28 = 28,
    /// Peripheral Input 29
    GpioGpio29 = 29,
    /// Peripheral Input 30
    GpioGpio30 = 30,
    /// Peripheral Input 31
    GpioGpio31 = 31,
    /// Peripheral Input 32
    I2c0Sda = 32,
    /// Peripheral Input 33
    I2c0Scl = 33,
    /// Peripheral Input 34
    I2c1Sda = 34,
    /// Peripheral Input 35
    I2c1Scl = 35,
    /// Peripheral Input 36
    I2c2Sda = 36,
    /// Peripheral Input 37
    I2c2Scl = 37,
    /// Peripheral Input 38
    SpiHost1Sd0 = 38,
    /// Peripheral Input 39
    SpiHost1Sd1 = 39,
    /// Peripheral Input 40
    SpiHost1Sd2 = 40,
    /// Peripheral Input 41
    SpiHost1Sd3 = 41,
    /// Peripheral Input 42
    Uart0Rx = 42,
    /// Peripheral Input 43
    SpiDeviceTpmCsb = 43,
    /// Peripheral Input 44
    FlashCtrlTck = 44,
    /// Peripheral Input 45
    FlashCtrlTms = 45,
    /// Peripheral Input 46
    FlashCtrlTdi = 46,
    /// Peripheral Input 47
    SysrstCtrlAonAcPresent = 47,
    /// Peripheral Input 48
    SysrstCtrlAonKey0In = 48,
    /// Peripheral Input 49
    SysrstCtrlAonKey1In = 49,
    /// Peripheral Input 50
    SysrstCtrlAonKey2In = 50,
    /// Peripheral Input 51
    SysrstCtrlAonPwrbIn = 51,
    /// Peripheral Input 52
    SysrstCtrlAonLidOpen = 52,
    /// Peripheral Input 53
    UsbdevSense = 53,
}

impl TryFrom<u32> for TopDarjeelingPinmuxPeripheralIn {
    type Error = u32;
    fn try_from(val: u32) -> Result<Self, Self::Error> {
        match val {
            0 => Ok(Self::GpioGpio0),
            1 => Ok(Self::GpioGpio1),
            2 => Ok(Self::GpioGpio2),
            3 => Ok(Self::GpioGpio3),
            4 => Ok(Self::GpioGpio4),
            5 => Ok(Self::GpioGpio5),
            6 => Ok(Self::GpioGpio6),
            7 => Ok(Self::GpioGpio7),
            8 => Ok(Self::GpioGpio8),
            9 => Ok(Self::GpioGpio9),
            10 => Ok(Self::GpioGpio10),
            11 => Ok(Self::GpioGpio11),
            12 => Ok(Self::GpioGpio12),
            13 => Ok(Self::GpioGpio13),
            14 => Ok(Self::GpioGpio14),
            15 => Ok(Self::GpioGpio15),
            16 => Ok(Self::GpioGpio16),
            17 => Ok(Self::GpioGpio17),
            18 => Ok(Self::GpioGpio18),
            19 => Ok(Self::GpioGpio19),
            20 => Ok(Self::GpioGpio20),
            21 => Ok(Self::GpioGpio21),
            22 => Ok(Self::GpioGpio22),
            23 => Ok(Self::GpioGpio23),
            24 => Ok(Self::GpioGpio24),
            25 => Ok(Self::GpioGpio25),
            26 => Ok(Self::GpioGpio26),
            27 => Ok(Self::GpioGpio27),
            28 => Ok(Self::GpioGpio28),
            29 => Ok(Self::GpioGpio29),
            30 => Ok(Self::GpioGpio30),
            31 => Ok(Self::GpioGpio31),
            32 => Ok(Self::I2c0Sda),
            33 => Ok(Self::I2c0Scl),
            34 => Ok(Self::I2c1Sda),
            35 => Ok(Self::I2c1Scl),
            36 => Ok(Self::I2c2Sda),
            37 => Ok(Self::I2c2Scl),
            38 => Ok(Self::SpiHost1Sd0),
            39 => Ok(Self::SpiHost1Sd1),
            40 => Ok(Self::SpiHost1Sd2),
            41 => Ok(Self::SpiHost1Sd3),
            42 => Ok(Self::Uart0Rx),
            43 => Ok(Self::SpiDeviceTpmCsb),
            44 => Ok(Self::FlashCtrlTck),
            45 => Ok(Self::FlashCtrlTms),
            46 => Ok(Self::FlashCtrlTdi),
            47 => Ok(Self::SysrstCtrlAonAcPresent),
            48 => Ok(Self::SysrstCtrlAonKey0In),
            49 => Ok(Self::SysrstCtrlAonKey1In),
            50 => Ok(Self::SysrstCtrlAonKey2In),
            51 => Ok(Self::SysrstCtrlAonPwrbIn),
            52 => Ok(Self::SysrstCtrlAonLidOpen),
            53 => Ok(Self::UsbdevSense),
            _ => Err(val),
        }
    }
}

/// Pinmux MIO Input Selector.
#[repr(u32)]
pub enum TopDarjeelingPinmuxInsel {
    /// Tie constantly to zero
    ConstantZero = 0,
    /// Tie constantly to one
    ConstantOne = 1,
    /// MIO Pad 0
    Ioa0 = 2,
    /// MIO Pad 1
    Ioa1 = 3,
    /// MIO Pad 2
    Ioa2 = 4,
    /// MIO Pad 3
    Ioa3 = 5,
    /// MIO Pad 4
    Ioa4 = 6,
    /// MIO Pad 5
    Ioa5 = 7,
    /// MIO Pad 6
    Ioa6 = 8,
    /// MIO Pad 7
    Ioa7 = 9,
    /// MIO Pad 8
    Ioa8 = 10,
    /// MIO Pad 9
    Iob0 = 11,
    /// MIO Pad 10
    Iob1 = 12,
    /// MIO Pad 11
    Iob2 = 13,
    /// MIO Pad 12
    Iob3 = 14,
    /// MIO Pad 13
    Iob4 = 15,
    /// MIO Pad 14
    Iob5 = 16,
    /// MIO Pad 15
    Iob6 = 17,
    /// MIO Pad 16
    Iob7 = 18,
    /// MIO Pad 17
    Iob8 = 19,
    /// MIO Pad 18
    Iob9 = 20,
    /// MIO Pad 19
    Iob10 = 21,
    /// MIO Pad 20
    Iob11 = 22,
    /// MIO Pad 21
    Iob12 = 23,
    /// MIO Pad 22
    Ioc0 = 24,
    /// MIO Pad 23
    Ioc1 = 25,
    /// MIO Pad 24
    Ioc2 = 26,
    /// MIO Pad 25
    Ioc3 = 27,
    /// MIO Pad 26
    Ioc4 = 28,
    /// MIO Pad 27
    Ioc5 = 29,
    /// MIO Pad 28
    Ioc6 = 30,
    /// MIO Pad 29
    Ioc7 = 31,
    /// MIO Pad 30
    Ioc8 = 32,
    /// MIO Pad 31
    Ioc9 = 33,
    /// MIO Pad 32
    Ioc10 = 34,
    /// MIO Pad 33
    Ioc11 = 35,
    /// MIO Pad 34
    Ioc12 = 36,
    /// MIO Pad 35
    Ior0 = 37,
    /// MIO Pad 36
    Ior1 = 38,
    /// MIO Pad 37
    Ior2 = 39,
    /// MIO Pad 38
    Ior3 = 40,
    /// MIO Pad 39
    Ior4 = 41,
    /// MIO Pad 40
    Ior5 = 42,
    /// MIO Pad 41
    Ior6 = 43,
    /// MIO Pad 42
    Ior7 = 44,
    /// MIO Pad 43
    Ior10 = 45,
    /// MIO Pad 44
    Ior11 = 46,
    /// MIO Pad 45
    Ior12 = 47,
    /// MIO Pad 46
    Ior13 = 48,
}

impl TryFrom<u32> for TopDarjeelingPinmuxInsel {
    type Error = u32;
    fn try_from(val: u32) -> Result<Self, Self::Error> {
        match val {
            0 => Ok(Self::ConstantZero),
            1 => Ok(Self::ConstantOne),
            2 => Ok(Self::Ioa0),
            3 => Ok(Self::Ioa1),
            4 => Ok(Self::Ioa2),
            5 => Ok(Self::Ioa3),
            6 => Ok(Self::Ioa4),
            7 => Ok(Self::Ioa5),
            8 => Ok(Self::Ioa6),
            9 => Ok(Self::Ioa7),
            10 => Ok(Self::Ioa8),
            11 => Ok(Self::Iob0),
            12 => Ok(Self::Iob1),
            13 => Ok(Self::Iob2),
            14 => Ok(Self::Iob3),
            15 => Ok(Self::Iob4),
            16 => Ok(Self::Iob5),
            17 => Ok(Self::Iob6),
            18 => Ok(Self::Iob7),
            19 => Ok(Self::Iob8),
            20 => Ok(Self::Iob9),
            21 => Ok(Self::Iob10),
            22 => Ok(Self::Iob11),
            23 => Ok(Self::Iob12),
            24 => Ok(Self::Ioc0),
            25 => Ok(Self::Ioc1),
            26 => Ok(Self::Ioc2),
            27 => Ok(Self::Ioc3),
            28 => Ok(Self::Ioc4),
            29 => Ok(Self::Ioc5),
            30 => Ok(Self::Ioc6),
            31 => Ok(Self::Ioc7),
            32 => Ok(Self::Ioc8),
            33 => Ok(Self::Ioc9),
            34 => Ok(Self::Ioc10),
            35 => Ok(Self::Ioc11),
            36 => Ok(Self::Ioc12),
            37 => Ok(Self::Ior0),
            38 => Ok(Self::Ior1),
            39 => Ok(Self::Ior2),
            40 => Ok(Self::Ior3),
            41 => Ok(Self::Ior4),
            42 => Ok(Self::Ior5),
            43 => Ok(Self::Ior6),
            44 => Ok(Self::Ior7),
            45 => Ok(Self::Ior10),
            46 => Ok(Self::Ior11),
            47 => Ok(Self::Ior12),
            48 => Ok(Self::Ior13),
            _ => Err(val),
        }
    }
}

/// Pinmux MIO Output.
#[repr(u32)]
pub enum TopDarjeelingPinmuxMioOut {
    /// MIO Pad 0
    Ioa0 = 0,
    /// MIO Pad 1
    Ioa1 = 1,
    /// MIO Pad 2
    Ioa2 = 2,
    /// MIO Pad 3
    Ioa3 = 3,
    /// MIO Pad 4
    Ioa4 = 4,
    /// MIO Pad 5
    Ioa5 = 5,
    /// MIO Pad 6
    Ioa6 = 6,
    /// MIO Pad 7
    Ioa7 = 7,
    /// MIO Pad 8
    Ioa8 = 8,
    /// MIO Pad 9
    Iob0 = 9,
    /// MIO Pad 10
    Iob1 = 10,
    /// MIO Pad 11
    Iob2 = 11,
    /// MIO Pad 12
    Iob3 = 12,
    /// MIO Pad 13
    Iob4 = 13,
    /// MIO Pad 14
    Iob5 = 14,
    /// MIO Pad 15
    Iob6 = 15,
    /// MIO Pad 16
    Iob7 = 16,
    /// MIO Pad 17
    Iob8 = 17,
    /// MIO Pad 18
    Iob9 = 18,
    /// MIO Pad 19
    Iob10 = 19,
    /// MIO Pad 20
    Iob11 = 20,
    /// MIO Pad 21
    Iob12 = 21,
    /// MIO Pad 22
    Ioc0 = 22,
    /// MIO Pad 23
    Ioc1 = 23,
    /// MIO Pad 24
    Ioc2 = 24,
    /// MIO Pad 25
    Ioc3 = 25,
    /// MIO Pad 26
    Ioc4 = 26,
    /// MIO Pad 27
    Ioc5 = 27,
    /// MIO Pad 28
    Ioc6 = 28,
    /// MIO Pad 29
    Ioc7 = 29,
    /// MIO Pad 30
    Ioc8 = 30,
    /// MIO Pad 31
    Ioc9 = 31,
    /// MIO Pad 32
    Ioc10 = 32,
    /// MIO Pad 33
    Ioc11 = 33,
    /// MIO Pad 34
    Ioc12 = 34,
    /// MIO Pad 35
    Ior0 = 35,
    /// MIO Pad 36
    Ior1 = 36,
    /// MIO Pad 37
    Ior2 = 37,
    /// MIO Pad 38
    Ior3 = 38,
    /// MIO Pad 39
    Ior4 = 39,
    /// MIO Pad 40
    Ior5 = 40,
    /// MIO Pad 41
    Ior6 = 41,
    /// MIO Pad 42
    Ior7 = 42,
    /// MIO Pad 43
    Ior10 = 43,
    /// MIO Pad 44
    Ior11 = 44,
    /// MIO Pad 45
    Ior12 = 45,
    /// MIO Pad 46
    Ior13 = 46,
}

impl TryFrom<u32> for TopDarjeelingPinmuxMioOut {
    type Error = u32;
    fn try_from(val: u32) -> Result<Self, Self::Error> {
        match val {
            0 => Ok(Self::Ioa0),
            1 => Ok(Self::Ioa1),
            2 => Ok(Self::Ioa2),
            3 => Ok(Self::Ioa3),
            4 => Ok(Self::Ioa4),
            5 => Ok(Self::Ioa5),
            6 => Ok(Self::Ioa6),
            7 => Ok(Self::Ioa7),
            8 => Ok(Self::Ioa8),
            9 => Ok(Self::Iob0),
            10 => Ok(Self::Iob1),
            11 => Ok(Self::Iob2),
            12 => Ok(Self::Iob3),
            13 => Ok(Self::Iob4),
            14 => Ok(Self::Iob5),
            15 => Ok(Self::Iob6),
            16 => Ok(Self::Iob7),
            17 => Ok(Self::Iob8),
            18 => Ok(Self::Iob9),
            19 => Ok(Self::Iob10),
            20 => Ok(Self::Iob11),
            21 => Ok(Self::Iob12),
            22 => Ok(Self::Ioc0),
            23 => Ok(Self::Ioc1),
            24 => Ok(Self::Ioc2),
            25 => Ok(Self::Ioc3),
            26 => Ok(Self::Ioc4),
            27 => Ok(Self::Ioc5),
            28 => Ok(Self::Ioc6),
            29 => Ok(Self::Ioc7),
            30 => Ok(Self::Ioc8),
            31 => Ok(Self::Ioc9),
            32 => Ok(Self::Ioc10),
            33 => Ok(Self::Ioc11),
            34 => Ok(Self::Ioc12),
            35 => Ok(Self::Ior0),
            36 => Ok(Self::Ior1),
            37 => Ok(Self::Ior2),
            38 => Ok(Self::Ior3),
            39 => Ok(Self::Ior4),
            40 => Ok(Self::Ior5),
            41 => Ok(Self::Ior6),
            42 => Ok(Self::Ior7),
            43 => Ok(Self::Ior10),
            44 => Ok(Self::Ior11),
            45 => Ok(Self::Ior12),
            46 => Ok(Self::Ior13),
            _ => Err(val),
        }
    }
}

/// Pinmux Peripheral Output Selector.
#[repr(u32)]
pub enum TopDarjeelingPinmuxOutsel {
    /// Tie constantly to zero
    ConstantZero = 0,
    /// Tie constantly to one
    ConstantOne = 1,
    /// Tie constantly to high-Z
    ConstantHighZ = 2,
    /// Peripheral Output 0
    GpioGpio0 = 3,
    /// Peripheral Output 1
    GpioGpio1 = 4,
    /// Peripheral Output 2
    GpioGpio2 = 5,
    /// Peripheral Output 3
    GpioGpio3 = 6,
    /// Peripheral Output 4
    GpioGpio4 = 7,
    /// Peripheral Output 5
    GpioGpio5 = 8,
    /// Peripheral Output 6
    GpioGpio6 = 9,
    /// Peripheral Output 7
    GpioGpio7 = 10,
    /// Peripheral Output 8
    GpioGpio8 = 11,
    /// Peripheral Output 9
    GpioGpio9 = 12,
    /// Peripheral Output 10
    GpioGpio10 = 13,
    /// Peripheral Output 11
    GpioGpio11 = 14,
    /// Peripheral Output 12
    GpioGpio12 = 15,
    /// Peripheral Output 13
    GpioGpio13 = 16,
    /// Peripheral Output 14
    GpioGpio14 = 17,
    /// Peripheral Output 15
    GpioGpio15 = 18,
    /// Peripheral Output 16
    GpioGpio16 = 19,
    /// Peripheral Output 17
    GpioGpio17 = 20,
    /// Peripheral Output 18
    GpioGpio18 = 21,
    /// Peripheral Output 19
    GpioGpio19 = 22,
    /// Peripheral Output 20
    GpioGpio20 = 23,
    /// Peripheral Output 21
    GpioGpio21 = 24,
    /// Peripheral Output 22
    GpioGpio22 = 25,
    /// Peripheral Output 23
    GpioGpio23 = 26,
    /// Peripheral Output 24
    GpioGpio24 = 27,
    /// Peripheral Output 25
    GpioGpio25 = 28,
    /// Peripheral Output 26
    GpioGpio26 = 29,
    /// Peripheral Output 27
    GpioGpio27 = 30,
    /// Peripheral Output 28
    GpioGpio28 = 31,
    /// Peripheral Output 29
    GpioGpio29 = 32,
    /// Peripheral Output 30
    GpioGpio30 = 33,
    /// Peripheral Output 31
    GpioGpio31 = 34,
    /// Peripheral Output 32
    I2c0Sda = 35,
    /// Peripheral Output 33
    I2c0Scl = 36,
    /// Peripheral Output 34
    I2c1Sda = 37,
    /// Peripheral Output 35
    I2c1Scl = 38,
    /// Peripheral Output 36
    I2c2Sda = 39,
    /// Peripheral Output 37
    I2c2Scl = 40,
    /// Peripheral Output 38
    SpiHost1Sd0 = 41,
    /// Peripheral Output 39
    SpiHost1Sd1 = 42,
    /// Peripheral Output 40
    SpiHost1Sd2 = 43,
    /// Peripheral Output 41
    SpiHost1Sd3 = 44,
    /// Peripheral Output 42
    Uart0Tx = 45,
    /// Peripheral Output 43
    SpiHost1Sck = 46,
    /// Peripheral Output 44
    SpiHost1Csb = 47,
    /// Peripheral Output 45
    FlashCtrlTdo = 48,
    /// Peripheral Output 46
    SensorCtrlAstDebugOut0 = 49,
    /// Peripheral Output 47
    SensorCtrlAstDebugOut1 = 50,
    /// Peripheral Output 48
    SensorCtrlAstDebugOut2 = 51,
    /// Peripheral Output 49
    SensorCtrlAstDebugOut3 = 52,
    /// Peripheral Output 50
    SensorCtrlAstDebugOut4 = 53,
    /// Peripheral Output 51
    SensorCtrlAstDebugOut5 = 54,
    /// Peripheral Output 52
    SensorCtrlAstDebugOut6 = 55,
    /// Peripheral Output 53
    SensorCtrlAstDebugOut7 = 56,
    /// Peripheral Output 54
    SensorCtrlAstDebugOut8 = 57,
    /// Peripheral Output 55
    OtpCtrlTest0 = 58,
    /// Peripheral Output 56
    SysrstCtrlAonBatDisable = 59,
    /// Peripheral Output 57
    SysrstCtrlAonKey0Out = 60,
    /// Peripheral Output 58
    SysrstCtrlAonKey1Out = 61,
    /// Peripheral Output 59
    SysrstCtrlAonKey2Out = 62,
    /// Peripheral Output 60
    SysrstCtrlAonPwrbOut = 63,
    /// Peripheral Output 61
    SysrstCtrlAonZ3Wakeup = 64,
}

impl TryFrom<u32> for TopDarjeelingPinmuxOutsel {
    type Error = u32;
    fn try_from(val: u32) -> Result<Self, Self::Error> {
        match val {
            0 => Ok(Self::ConstantZero),
            1 => Ok(Self::ConstantOne),
            2 => Ok(Self::ConstantHighZ),
            3 => Ok(Self::GpioGpio0),
            4 => Ok(Self::GpioGpio1),
            5 => Ok(Self::GpioGpio2),
            6 => Ok(Self::GpioGpio3),
            7 => Ok(Self::GpioGpio4),
            8 => Ok(Self::GpioGpio5),
            9 => Ok(Self::GpioGpio6),
            10 => Ok(Self::GpioGpio7),
            11 => Ok(Self::GpioGpio8),
            12 => Ok(Self::GpioGpio9),
            13 => Ok(Self::GpioGpio10),
            14 => Ok(Self::GpioGpio11),
            15 => Ok(Self::GpioGpio12),
            16 => Ok(Self::GpioGpio13),
            17 => Ok(Self::GpioGpio14),
            18 => Ok(Self::GpioGpio15),
            19 => Ok(Self::GpioGpio16),
            20 => Ok(Self::GpioGpio17),
            21 => Ok(Self::GpioGpio18),
            22 => Ok(Self::GpioGpio19),
            23 => Ok(Self::GpioGpio20),
            24 => Ok(Self::GpioGpio21),
            25 => Ok(Self::GpioGpio22),
            26 => Ok(Self::GpioGpio23),
            27 => Ok(Self::GpioGpio24),
            28 => Ok(Self::GpioGpio25),
            29 => Ok(Self::GpioGpio26),
            30 => Ok(Self::GpioGpio27),
            31 => Ok(Self::GpioGpio28),
            32 => Ok(Self::GpioGpio29),
            33 => Ok(Self::GpioGpio30),
            34 => Ok(Self::GpioGpio31),
            35 => Ok(Self::I2c0Sda),
            36 => Ok(Self::I2c0Scl),
            37 => Ok(Self::I2c1Sda),
            38 => Ok(Self::I2c1Scl),
            39 => Ok(Self::I2c2Sda),
            40 => Ok(Self::I2c2Scl),
            41 => Ok(Self::SpiHost1Sd0),
            42 => Ok(Self::SpiHost1Sd1),
            43 => Ok(Self::SpiHost1Sd2),
            44 => Ok(Self::SpiHost1Sd3),
            45 => Ok(Self::Uart0Tx),
            46 => Ok(Self::SpiHost1Sck),
            47 => Ok(Self::SpiHost1Csb),
            48 => Ok(Self::FlashCtrlTdo),
            49 => Ok(Self::SensorCtrlAstDebugOut0),
            50 => Ok(Self::SensorCtrlAstDebugOut1),
            51 => Ok(Self::SensorCtrlAstDebugOut2),
            52 => Ok(Self::SensorCtrlAstDebugOut3),
            53 => Ok(Self::SensorCtrlAstDebugOut4),
            54 => Ok(Self::SensorCtrlAstDebugOut5),
            55 => Ok(Self::SensorCtrlAstDebugOut6),
            56 => Ok(Self::SensorCtrlAstDebugOut7),
            57 => Ok(Self::SensorCtrlAstDebugOut8),
            58 => Ok(Self::OtpCtrlTest0),
            59 => Ok(Self::SysrstCtrlAonBatDisable),
            60 => Ok(Self::SysrstCtrlAonKey0Out),
            61 => Ok(Self::SysrstCtrlAonKey1Out),
            62 => Ok(Self::SysrstCtrlAonKey2Out),
            63 => Ok(Self::SysrstCtrlAonPwrbOut),
            64 => Ok(Self::SysrstCtrlAonZ3Wakeup),
            _ => Err(val),
        }
    }
}

/// Dedicated Pad Selects
#[repr(u32)]
pub enum TopDarjeelingDirectPads {
    UsbdevUsbDp = 0,
    UsbdevUsbDn = 1,
    SpiHost0Sd0 = 2,
    SpiHost0Sd1 = 3,
    SpiHost0Sd2 = 4,
    SpiHost0Sd3 = 5,
    SpiDeviceSd0 = 6,
    SpiDeviceSd1 = 7,
    SpiDeviceSd2 = 8,
    SpiDeviceSd3 = 9,
    SysrstCtrlAonEcRstL = 10,
    SysrstCtrlAonFlashWpL = 11,
    SpiDeviceSck = 12,
    SpiDeviceCsb = 13,
    SpiHost0Sck = 14,
    SpiHost0Csb = 15,
}

impl TryFrom<u32> for TopDarjeelingDirectPads {
    type Error = u32;
    fn try_from(val: u32) -> Result<Self, Self::Error> {
        match val {
            0 => Ok(Self::UsbdevUsbDp),
            1 => Ok(Self::UsbdevUsbDn),
            2 => Ok(Self::SpiHost0Sd0),
            3 => Ok(Self::SpiHost0Sd1),
            4 => Ok(Self::SpiHost0Sd2),
            5 => Ok(Self::SpiHost0Sd3),
            6 => Ok(Self::SpiDeviceSd0),
            7 => Ok(Self::SpiDeviceSd1),
            8 => Ok(Self::SpiDeviceSd2),
            9 => Ok(Self::SpiDeviceSd3),
            10 => Ok(Self::SysrstCtrlAonEcRstL),
            11 => Ok(Self::SysrstCtrlAonFlashWpL),
            12 => Ok(Self::SpiDeviceSck),
            13 => Ok(Self::SpiDeviceCsb),
            14 => Ok(Self::SpiHost0Sck),
            15 => Ok(Self::SpiHost0Csb),
            _ => Err(val),
        }
    }
}

/// Muxed Pad Selects
#[repr(u32)]
pub enum TopDarjeelingMuxedPads {
    Ioa0 = 0,
    Ioa1 = 1,
    Ioa2 = 2,
    Ioa3 = 3,
    Ioa4 = 4,
    Ioa5 = 5,
    Ioa6 = 6,
    Ioa7 = 7,
    Ioa8 = 8,
    Iob0 = 9,
    Iob1 = 10,
    Iob2 = 11,
    Iob3 = 12,
    Iob4 = 13,
    Iob5 = 14,
    Iob6 = 15,
    Iob7 = 16,
    Iob8 = 17,
    Iob9 = 18,
    Iob10 = 19,
    Iob11 = 20,
    Iob12 = 21,
    Ioc0 = 22,
    Ioc1 = 23,
    Ioc2 = 24,
    Ioc3 = 25,
    Ioc4 = 26,
    Ioc5 = 27,
    Ioc6 = 28,
    Ioc7 = 29,
    Ioc8 = 30,
    Ioc9 = 31,
    Ioc10 = 32,
    Ioc11 = 33,
    Ioc12 = 34,
    Ior0 = 35,
    Ior1 = 36,
    Ior2 = 37,
    Ior3 = 38,
    Ior4 = 39,
    Ior5 = 40,
    Ior6 = 41,
    Ior7 = 42,
    Ior10 = 43,
    Ior11 = 44,
    Ior12 = 45,
    Ior13 = 46,
}

impl TryFrom<u32> for TopDarjeelingMuxedPads {
    type Error = u32;
    fn try_from(val: u32) -> Result<Self, Self::Error> {
        match val {
            0 => Ok(Self::Ioa0),
            1 => Ok(Self::Ioa1),
            2 => Ok(Self::Ioa2),
            3 => Ok(Self::Ioa3),
            4 => Ok(Self::Ioa4),
            5 => Ok(Self::Ioa5),
            6 => Ok(Self::Ioa6),
            7 => Ok(Self::Ioa7),
            8 => Ok(Self::Ioa8),
            9 => Ok(Self::Iob0),
            10 => Ok(Self::Iob1),
            11 => Ok(Self::Iob2),
            12 => Ok(Self::Iob3),
            13 => Ok(Self::Iob4),
            14 => Ok(Self::Iob5),
            15 => Ok(Self::Iob6),
            16 => Ok(Self::Iob7),
            17 => Ok(Self::Iob8),
            18 => Ok(Self::Iob9),
            19 => Ok(Self::Iob10),
            20 => Ok(Self::Iob11),
            21 => Ok(Self::Iob12),
            22 => Ok(Self::Ioc0),
            23 => Ok(Self::Ioc1),
            24 => Ok(Self::Ioc2),
            25 => Ok(Self::Ioc3),
            26 => Ok(Self::Ioc4),
            27 => Ok(Self::Ioc5),
            28 => Ok(Self::Ioc6),
            29 => Ok(Self::Ioc7),
            30 => Ok(Self::Ioc8),
            31 => Ok(Self::Ioc9),
            32 => Ok(Self::Ioc10),
            33 => Ok(Self::Ioc11),
            34 => Ok(Self::Ioc12),
            35 => Ok(Self::Ior0),
            36 => Ok(Self::Ior1),
            37 => Ok(Self::Ior2),
            38 => Ok(Self::Ior3),
            39 => Ok(Self::Ior4),
            40 => Ok(Self::Ior5),
            41 => Ok(Self::Ior6),
            42 => Ok(Self::Ior7),
            43 => Ok(Self::Ior10),
            44 => Ok(Self::Ior11),
            45 => Ok(Self::Ior12),
            46 => Ok(Self::Ior13),
            _ => Err(val),
        }
    }
}

/// Power Manager Wakeup Signals
#[repr(u32)]
pub enum TopDarjeelingPowerManagerWakeUps {
    SysrstCtrlAonWkupReq = 0,
    AdcCtrlAonWkupReq = 1,
    PinmuxAonPinWkupReq = 2,
    PinmuxAonUsbWkupReq = 3,
    AonTimerAonWkupReq = 4,
    SensorCtrlWkupReq = 5,
    SocProxyWkupInternalReq = 6,
    SocProxyWkupExternalReq = 7,
}

/// Reset Manager Software Controlled Resets
#[repr(u32)]
pub enum TopDarjeelingResetManagerSwResets {
    SpiDevice = 0,
    SpiHost0 = 1,
    SpiHost1 = 2,
    Usb = 3,
    UsbAon = 4,
    I2c0 = 5,
    I2c1 = 6,
    I2c2 = 7,
}

/// Power Manager Reset Request Signals
#[repr(u32)]
pub enum TopDarjeelingPowerManagerResetRequests {
    SysrstCtrlAonRstReq = 0,
    AonTimerAonAonTimerRstReq = 1,
}

/// Clock Manager Software-Controlled ("Gated") Clocks.
///
/// The Software has full control over these clocks.
#[repr(u32)]
pub enum TopDarjeelingGateableClocks {
    /// Clock clk_io_div4_peri in group peri
    IoDiv4Peri = 0,
    /// Clock clk_io_div2_peri in group peri
    IoDiv2Peri = 1,
    /// Clock clk_io_peri in group peri
    IoPeri = 2,
    /// Clock clk_usb_peri in group peri
    UsbPeri = 3,
}

/// Clock Manager Software-Hinted Clocks.
///
/// The Software has partial control over these clocks. It can ask them to stop,
/// but the clock manager is in control of whether the clock actually is stopped.
#[repr(u32)]
pub enum TopDarjeelingHintableClocks {
    /// Clock clk_main_aes in group trans
    MainAes = 0,
    /// Clock clk_main_hmac in group trans
    MainHmac = 1,
    /// Clock clk_main_kmac in group trans
    MainKmac = 2,
    /// Clock clk_main_otbn in group trans
    MainOtbn = 3,
}

/// MMIO Region
///
/// MMIO region excludes any memory that is separate from the module
/// configuration space, i.e. ROM, main SRAM, and flash are excluded but
/// retention SRAM, spi_device memory, or usbdev memory are included.
pub const TOP_DARJEELING_MMIO_BASE_ADDR: usize = 0x21100000;
pub const TOP_DARJEELING_MMIO_SIZE_BYTES: usize = 0x11F08080;
