{
  "design": {
    "design_info": {
      "boundary_crc": "0xFE1221DEFE1221DE",
      "device": "xc7a35tcpg236-1",
      "gen_directory": "../../../../lab_7_2.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.1"
    },
    "design_tree": {
      "question_1_0": ""
    },
    "ports": {
      "D0": {
        "direction": "I"
      },
      "D1": {
        "direction": "I"
      },
      "D2": {
        "direction": "I"
      },
      "D3": {
        "direction": "I"
      },
      "D4": {
        "direction": "I"
      },
      "D5": {
        "direction": "I"
      },
      "V": {
        "direction": "O"
      },
      "A0": {
        "direction": "O"
      },
      "A1": {
        "direction": "O"
      },
      "A2": {
        "direction": "O"
      }
    },
    "components": {
      "question_1_0": {
        "vlnv": "xilinx.com:user:question_1:1.0",
        "xci_name": "design_1_question_1_0_0",
        "xci_path": "ip\\design_1_question_1_0_0\\design_1_question_1_0_0.xci",
        "inst_hier_path": "question_1_0"
      }
    },
    "nets": {
      "D0_1": {
        "ports": [
          "D0",
          "question_1_0/D0"
        ]
      },
      "D1_1": {
        "ports": [
          "D1",
          "question_1_0/D1"
        ]
      }
    }
  }
}