# gate-level-Verilog-HDL-
Gate level Modeling
