<def f='llvm/llvm/include/llvm/CodeGen/CallingConvLower.h' l='352' ll='356' type='unsigned int llvm::CCState::AllocateReg(unsigned int Reg)'/>
<doc f='llvm/llvm/include/llvm/CodeGen/CallingConvLower.h' l='349'>/// AllocateReg - Attempt to allocate one register.  If it is not available,
  /// return zero.  Otherwise, return the register, marking it and any aliases
  /// as allocated.</doc>
<use f='llvm/llvm/lib/Target/AArch64/AArch64CallingConvention.cpp' l='123' u='c' c='_ZL23CC_AArch64_Custom_BlockRjRN4llvm3MVTES2_RNS0_11CCValAssign7LocInfoERNS0_3ISD10ArgFlagsTyERNS0_7CCStateE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp' l='192' u='c' c='_ZL19allocateSystemSGPRsRN4llvm7CCStateERNS_15MachineFunctionERNS_21SIMachineFunctionInfoEjb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp' l='220' u='c' c='_ZNK4llvm18AMDGPUCallLowering20lowerFormalArgumentsERNS_16MachineIRBuilderERKNS_8FunctionENS_8ArrayRefIjEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp' l='226' u='c' c='_ZNK4llvm18AMDGPUCallLowering20lowerFormalArgumentsERNS_16MachineIRBuilderERKNS_8FunctionENS_8ArrayRefIjEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp' l='232' u='c' c='_ZNK4llvm18AMDGPUCallLowering20lowerFormalArgumentsERNS_16MachineIRBuilderERKNS_8FunctionENS_8ArrayRefIjEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp' l='242' u='c' c='_ZNK4llvm18AMDGPUCallLowering20lowerFormalArgumentsERNS_16MachineIRBuilderERKNS_8FunctionENS_8ArrayRefIjEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp' l='248' u='c' c='_ZNK4llvm18AMDGPUCallLowering20lowerFormalArgumentsERNS_16MachineIRBuilderERKNS_8FunctionENS_8ArrayRefIjEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp' l='254' u='c' c='_ZNK4llvm18AMDGPUCallLowering20lowerFormalArgumentsERNS_16MachineIRBuilderERKNS_8FunctionENS_8ArrayRefIjEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1543' u='c' c='_ZL30allocateSpecialEntryInputVGPRsRN4llvm7CCStateERNS_15MachineFunctionERKNS_14SIRegisterInfoERNS_21SIMachineFunctionInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1551' u='c' c='_ZL30allocateSpecialEntryInputVGPRsRN4llvm7CCStateERNS_15MachineFunctionERKNS_14SIRegisterInfoERNS_21SIMachineFunctionInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1559' u='c' c='_ZL30allocateSpecialEntryInputVGPRsRN4llvm7CCStateERNS_15MachineFunctionERKNS_14SIRegisterInfoERNS_21SIMachineFunctionInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1578' u='c' c='_ZL19allocateVGPR32InputRN4llvm7CCStateE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1595' u='c' c='_ZL23allocateSGPR32InputImplRN4llvm7CCStateEPKNS_19TargetRegisterClassEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1668' u='c' c='_ZL20allocateHSAUserSGPRsRN4llvm7CCStateERNS_15MachineFunctionERKNS_14SIRegisterInfoERNS_21SIMachineFunctionInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1675' u='c' c='_ZL20allocateHSAUserSGPRsRN4llvm7CCStateERNS_15MachineFunctionERKNS_14SIRegisterInfoERNS_21SIMachineFunctionInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1681' u='c' c='_ZL20allocateHSAUserSGPRsRN4llvm7CCStateERNS_15MachineFunctionERKNS_14SIRegisterInfoERNS_21SIMachineFunctionInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1687' u='c' c='_ZL20allocateHSAUserSGPRsRN4llvm7CCStateERNS_15MachineFunctionERKNS_14SIRegisterInfoERNS_21SIMachineFunctionInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1693' u='c' c='_ZL20allocateHSAUserSGPRsRN4llvm7CCStateERNS_15MachineFunctionERKNS_14SIRegisterInfoERNS_21SIMachineFunctionInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1699' u='c' c='_ZL20allocateHSAUserSGPRsRN4llvm7CCStateERNS_15MachineFunctionERKNS_14SIRegisterInfoERNS_21SIMachineFunctionInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1705' u='c' c='_ZL20allocateHSAUserSGPRsRN4llvm7CCStateERNS_15MachineFunctionERKNS_14SIRegisterInfoERNS_21SIMachineFunctionInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1721' u='c' c='_ZL19allocateSystemSGPRsRN4llvm7CCStateERNS_15MachineFunctionERNS_21SIMachineFunctionInfoEjb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1727' u='c' c='_ZL19allocateSystemSGPRsRN4llvm7CCStateERNS_15MachineFunctionERNS_21SIMachineFunctionInfoEjb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1733' u='c' c='_ZL19allocateSystemSGPRsRN4llvm7CCStateERNS_15MachineFunctionERNS_21SIMachineFunctionInfoEjb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1739' u='c' c='_ZL19allocateSystemSGPRsRN4llvm7CCStateERNS_15MachineFunctionERNS_21SIMachineFunctionInfoEjb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1760' u='c' c='_ZL19allocateSystemSGPRsRN4llvm7CCStateERNS_15MachineFunctionERNS_21SIMachineFunctionInfoEjb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='2120' u='c' c='_ZNK4llvm16SITargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='2121' u='c' c='_ZNK4llvm16SITargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='2122' u='c' c='_ZNK4llvm16SITargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMCallingConv.cpp' l='95' u='c' c='_ZL14f64AssignAAPCSRjRN4llvm3MVTES2_RNS0_11CCValAssign7LocInfoERNS0_7CCStateEb'/>
<use f='llvm/llvm/lib/Target/ARM/ARMCallingConv.cpp' l='209' u='c' c='_ZL29CC_ARM_AAPCS_Custom_AggregateRjRN4llvm3MVTES2_RNS0_11CCValAssign7LocInfoERNS0_3ISD10ArgFlagsTyERNS0_7CCStateE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMCallingConv.cpp' l='252' u='c' c='_ZL29CC_ARM_AAPCS_Custom_AggregateRjRN4llvm3MVTES2_RNS0_11CCValAssign7LocInfoERNS0_3ISD10ArgFlagsTyERNS0_7CCStateE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMCallingConv.cpp' l='263' u='c' c='_ZL29CC_ARM_AAPCS_Custom_AggregateRjRN4llvm3MVTES2_RNS0_11CCValAssign7LocInfoERNS0_3ISD10ArgFlagsTyERNS0_7CCStateE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp' l='143' u='c' c='_ZL10CC_SkipOddRjRN4llvm3MVTES2_RNS0_11CCValAssign7LocInfoERNS0_3ISD10ArgFlagsTyERNS0_7CCStateE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCCallingConv.cpp' l='49' u='c' c='_ZL33CC_PPC32_SVR4_Custom_AlignArgRegsRjRN4llvm3MVTES2_RNS0_11CCValAssign7LocInfoERNS0_3ISD10ArgFlagsTyERNS0_7CCStateE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCCallingConv.cpp' l='74' u='c' c='_ZL43CC_PPC32_SVR4_Custom_SkipLastArgRegsPPCF128RjRN4llvm3MVTES2_RNS0_11CCValAssign7LocInfoERNS0_3ISD10ArgFlagsTyERNS0_7CCStateE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCCallingConv.cpp' l='98' u='c' c='_ZL35CC_PPC32_SVR4_Custom_AlignFPArgRegsRjRN4llvm3MVTES2_RNS0_11CCValAssign7LocInfoERNS0_3ISD10ArgFlagsTyERNS0_7CCStateE'/>
<use f='llvm/llvm/lib/Target/X86/X86CallingConv.cpp' l='53' u='c' c='_ZL29CC_X86_32_RegCall_Assign2RegsRjRN4llvm3MVTES2_RNS0_11CCValAssign7LocInfoERNS0_3ISD10ArgFlagsTyERNS0_7CCStateE'/>
<use f='llvm/llvm/lib/Target/X86/X86CallingConv.cpp' l='104' u='c' c='_ZL31CC_X86_VectorCallAssignRegisterRjRN4llvm3MVTES2_RNS0_11CCValAssign7LocInfoERNS0_3ISD10ArgFlagsTyERNS0_7CCStateE'/>
<use f='llvm/llvm/lib/Target/X86/X86CallingConv.cpp' l='282' u='c' c='_ZL18CC_X86_32_MCUInRegRjRN4llvm3MVTES2_RNS0_11CCValAssign7LocInfoERNS0_3ISD10ArgFlagsTyERNS0_7CCStateE'/>
