%%  ************    Chipforge's Fibel   *******************************
%%
%%  Organisation:   Chipforge
%%                  Germany / European Union
%%
%%  Profile:        Chipforge focus on fine System-on-Chip Cores in
%%                  Verilog HDL Code which are easy understandable and
%%                  adjustable. For further information see
%%                          www.chipforge.org
%%                  there are projects from small cores up to PCBs, too.
%%
%%  File:           Fibel/part-7/DE_part-7.tex
%%
%%  Purpose:        Part Level File DE (deutsch)
%%
%%  ************    LaTeX   *******************************************
%%
%%  ///////////////////////////////////////////////////////////////////
%%
%%  Copyright (c)   2019, 2020 by
%%                  chipforge <fibel@nospam.chipforge.org>
%%
%%  Permission is granted to copy, distribute and/or modify this
%%  document under the terms of the GNU Free Documentation License,
%%  Version 1.3 or any later version published by the Free Software
%%  Foundation; with no Invariant Sections, no Front-Cover Texts, and
%%  no Back-Cover Texts.
%%
%%   (__)   A copy of the license is included in the section entitled
%%   oo )   "GNU Free Documentation License".
%%   /_/|   http://www.gnu.org/licenses/fdl-1.3.html
%%
%%  ///////////////////////////////////////////////////////////////////
\part{Vorgehen}

%%  -------------------------------------------------------------------
%%                  TOPICS
%%  -------------------------------------------------------------------

Offene Punkte:

\begin{itemize}
    \item{gute Spezifikation, gute Planung}
    \item{mit den richtigen Open Source Tools zu Silizium}
    \item{Synthese einer Netzliste}
    \item{Place and Route, Clock Tree}
    \item{Setup- and Hold-Zeiten, STA}
    \item{GDS II}
\end{itemize}

