// Seed: 2121553704
module module_0 ();
  assign module_2.id_1 = 0;
  assign id_1 = id_1;
endmodule
module module_1 (
    output logic id_0,
    input  tri1  id_1
);
  always_ff @(posedge id_1) id_0 <= 1;
  wire id_3, id_4;
  module_0 modCall_1 ();
  wire id_5 = id_3;
  wire id_6;
endmodule
module module_2;
  always
    if (id_1 && 1) begin : LABEL_0
      repeat (1) id_1 <= 1 & 1;
    end
  initial id_1 = 1'h0;
  module_0 modCall_1 ();
endmodule
module module_3 ();
  assign #1 id_1 = 1;
  module_0 modCall_1 ();
endmodule
