
Autoinnotech_AutoCart_STM32F103VCT6_ver.2026-01-11.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006754  080001e4  080001e4  000101e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000114  08006938  08006938  00016938  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006a4c  08006a4c  0002005c  2**0
                  CONTENTS
  4 .ARM          00000000  08006a4c  08006a4c  0002005c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006a4c  08006a4c  0002005c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006a4c  08006a4c  00016a4c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006a50  08006a50  00016a50  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000005c  20000000  08006a54  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000838  2000005c  08006ab0  0002005c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000894  08006ab0  00020894  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002005c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020085  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001ac5a  00000000  00000000  000200c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000411e  00000000  00000000  0003ad22  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000018d0  00000000  00000000  0003ee40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000133b  00000000  00000000  00040710  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0000525c  00000000  00000000  00041a4b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001ff9b  00000000  00000000  00046ca7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000a7698  00000000  00000000  00066c42  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00006c88  00000000  00000000  0010e2dc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000082  00000000  00000000  00114f64  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e4 <__do_global_dtors_aux>:
 80001e4:	b510      	push	{r4, lr}
 80001e6:	4c05      	ldr	r4, [pc, #20]	; (80001fc <__do_global_dtors_aux+0x18>)
 80001e8:	7823      	ldrb	r3, [r4, #0]
 80001ea:	b933      	cbnz	r3, 80001fa <__do_global_dtors_aux+0x16>
 80001ec:	4b04      	ldr	r3, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x1c>)
 80001ee:	b113      	cbz	r3, 80001f6 <__do_global_dtors_aux+0x12>
 80001f0:	4804      	ldr	r0, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x20>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	2301      	movs	r3, #1
 80001f8:	7023      	strb	r3, [r4, #0]
 80001fa:	bd10      	pop	{r4, pc}
 80001fc:	2000005c 	.word	0x2000005c
 8000200:	00000000 	.word	0x00000000
 8000204:	08006920 	.word	0x08006920

08000208 <frame_dummy>:
 8000208:	b508      	push	{r3, lr}
 800020a:	4b03      	ldr	r3, [pc, #12]	; (8000218 <frame_dummy+0x10>)
 800020c:	b11b      	cbz	r3, 8000216 <frame_dummy+0xe>
 800020e:	4903      	ldr	r1, [pc, #12]	; (800021c <frame_dummy+0x14>)
 8000210:	4803      	ldr	r0, [pc, #12]	; (8000220 <frame_dummy+0x18>)
 8000212:	f3af 8000 	nop.w
 8000216:	bd08      	pop	{r3, pc}
 8000218:	00000000 	.word	0x00000000
 800021c:	20000060 	.word	0x20000060
 8000220:	08006920 	.word	0x08006920

08000224 <strlen>:
 8000224:	4603      	mov	r3, r0
 8000226:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022a:	2a00      	cmp	r2, #0
 800022c:	d1fb      	bne.n	8000226 <strlen+0x2>
 800022e:	1a18      	subs	r0, r3, r0
 8000230:	3801      	subs	r0, #1
 8000232:	4770      	bx	lr

08000234 <HW_CAN_Init>:
 * @brief CAN1 Initialization Function
 * @details main.c에서 추출된 설정값으로 CAN 주변장치를 초기화합니다.
 * @retval HAL_StatusTypeDef
 */
HAL_StatusTypeDef HW_CAN_Init(void)
{
 8000234:	b580      	push	{r7, lr}
 8000236:	af00      	add	r7, sp, #0
  hcan.Instance = CAN1;
 8000238:	4b20      	ldr	r3, [pc, #128]	; (80002bc <HW_CAN_Init+0x88>)
 800023a:	4a21      	ldr	r2, [pc, #132]	; (80002c0 <HW_CAN_Init+0x8c>)
 800023c:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 16;
 800023e:	4b1f      	ldr	r3, [pc, #124]	; (80002bc <HW_CAN_Init+0x88>)
 8000240:	2210      	movs	r2, #16
 8000242:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8000244:	4b1d      	ldr	r3, [pc, #116]	; (80002bc <HW_CAN_Init+0x88>)
 8000246:	2200      	movs	r2, #0
 8000248:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800024a:	4b1c      	ldr	r3, [pc, #112]	; (80002bc <HW_CAN_Init+0x88>)
 800024c:	2200      	movs	r2, #0
 800024e:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_1TQ;
 8000250:	4b1a      	ldr	r3, [pc, #104]	; (80002bc <HW_CAN_Init+0x88>)
 8000252:	2200      	movs	r2, #0
 8000254:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_1TQ;
 8000256:	4b19      	ldr	r3, [pc, #100]	; (80002bc <HW_CAN_Init+0x88>)
 8000258:	2200      	movs	r2, #0
 800025a:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 800025c:	4b17      	ldr	r3, [pc, #92]	; (80002bc <HW_CAN_Init+0x88>)
 800025e:	2200      	movs	r2, #0
 8000260:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 8000262:	4b16      	ldr	r3, [pc, #88]	; (80002bc <HW_CAN_Init+0x88>)
 8000264:	2200      	movs	r2, #0
 8000266:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 8000268:	4b14      	ldr	r3, [pc, #80]	; (80002bc <HW_CAN_Init+0x88>)
 800026a:	2200      	movs	r2, #0
 800026c:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 800026e:	4b13      	ldr	r3, [pc, #76]	; (80002bc <HW_CAN_Init+0x88>)
 8000270:	2200      	movs	r2, #0
 8000272:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8000274:	4b11      	ldr	r3, [pc, #68]	; (80002bc <HW_CAN_Init+0x88>)
 8000276:	2200      	movs	r2, #0
 8000278:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 800027a:	4b10      	ldr	r3, [pc, #64]	; (80002bc <HW_CAN_Init+0x88>)
 800027c:	2200      	movs	r2, #0
 800027e:	775a      	strb	r2, [r3, #29]

  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8000280:	480e      	ldr	r0, [pc, #56]	; (80002bc <HW_CAN_Init+0x88>)
 8000282:	f001 fca3 	bl	8001bcc <HAL_CAN_Init>
 8000286:	4603      	mov	r3, r0
 8000288:	2b00      	cmp	r3, #0
 800028a:	d001      	beq.n	8000290 <HW_CAN_Init+0x5c>
  {
    return HAL_ERROR;
 800028c:	2301      	movs	r3, #1
 800028e:	e013      	b.n	80002b8 <HW_CAN_Init+0x84>
  }

  /* 필터 설정 적용 */
  HW_CAN_ConfigFilter();
 8000290:	f000 f818 	bl	80002c4 <HW_CAN_ConfigFilter>

  /* CAN 모듈 시작 */
  if (HAL_CAN_Start(&hcan) != HAL_OK)
 8000294:	4809      	ldr	r0, [pc, #36]	; (80002bc <HW_CAN_Init+0x88>)
 8000296:	f001 fe5d 	bl	8001f54 <HAL_CAN_Start>
 800029a:	4603      	mov	r3, r0
 800029c:	2b00      	cmp	r3, #0
 800029e:	d001      	beq.n	80002a4 <HW_CAN_Init+0x70>
  {
    return HAL_ERROR;
 80002a0:	2301      	movs	r3, #1
 80002a2:	e009      	b.n	80002b8 <HW_CAN_Init+0x84>
  }

  /* 수신 인터럽트(FIFO0 메시지 대기) 활성화 */
  if (HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK)
 80002a4:	2102      	movs	r1, #2
 80002a6:	4805      	ldr	r0, [pc, #20]	; (80002bc <HW_CAN_Init+0x88>)
 80002a8:	f001 fe98 	bl	8001fdc <HAL_CAN_ActivateNotification>
 80002ac:	4603      	mov	r3, r0
 80002ae:	2b00      	cmp	r3, #0
 80002b0:	d001      	beq.n	80002b6 <HW_CAN_Init+0x82>
  {
    return HAL_ERROR;
 80002b2:	2301      	movs	r3, #1
 80002b4:	e000      	b.n	80002b8 <HW_CAN_Init+0x84>
  }

  return HAL_OK;
 80002b6:	2300      	movs	r3, #0
}
 80002b8:	4618      	mov	r0, r3
 80002ba:	bd80      	pop	{r7, pc}
 80002bc:	20000078 	.word	0x20000078
 80002c0:	40006400 	.word	0x40006400

080002c4 <HW_CAN_ConfigFilter>:
/**
 * @brief Configures CAN filters to receive all incoming messages.
 * @note 필터 뱅크 0을 사용하며, 모든 ID를 통과시키도록 마스크를 0으로 설정합니다.
 */
void HW_CAN_ConfigFilter(void)
{
 80002c4:	b580      	push	{r7, lr}
 80002c6:	b08a      	sub	sp, #40	; 0x28
 80002c8:	af00      	add	r7, sp, #0
  CAN_FilterTypeDef sFilterConfig;

  sFilterConfig.FilterBank = 0;
 80002ca:	2300      	movs	r3, #0
 80002cc:	617b      	str	r3, [r7, #20]
  sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 80002ce:	2300      	movs	r3, #0
 80002d0:	61bb      	str	r3, [r7, #24]
  sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 80002d2:	2301      	movs	r3, #1
 80002d4:	61fb      	str	r3, [r7, #28]
  sFilterConfig.FilterIdHigh = 0x0000;
 80002d6:	2300      	movs	r3, #0
 80002d8:	603b      	str	r3, [r7, #0]
  sFilterConfig.FilterIdLow = 0x0000;
 80002da:	2300      	movs	r3, #0
 80002dc:	607b      	str	r3, [r7, #4]
  sFilterConfig.FilterMaskIdHigh = 0x0000;
 80002de:	2300      	movs	r3, #0
 80002e0:	60bb      	str	r3, [r7, #8]
  sFilterConfig.FilterMaskIdLow = 0x0000;
 80002e2:	2300      	movs	r3, #0
 80002e4:	60fb      	str	r3, [r7, #12]
  sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 80002e6:	2300      	movs	r3, #0
 80002e8:	613b      	str	r3, [r7, #16]
  sFilterConfig.FilterActivation = ENABLE;
 80002ea:	2301      	movs	r3, #1
 80002ec:	623b      	str	r3, [r7, #32]
  sFilterConfig.SlaveStartFilterBank = 14;
 80002ee:	230e      	movs	r3, #14
 80002f0:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_CAN_ConfigFilter(&hcan, &sFilterConfig) != HAL_OK)
 80002f2:	463b      	mov	r3, r7
 80002f4:	4619      	mov	r1, r3
 80002f6:	4806      	ldr	r0, [pc, #24]	; (8000310 <HW_CAN_ConfigFilter+0x4c>)
 80002f8:	f001 fd63 	bl	8001dc2 <HAL_CAN_ConfigFilter>
 80002fc:	4603      	mov	r3, r0
 80002fe:	2b00      	cmp	r3, #0
 8000300:	d001      	beq.n	8000306 <HW_CAN_ConfigFilter+0x42>
  {
    /* 초기화 실패 시 시스템 에러 핸들러 호출 */
    Error_Handler();
 8000302:	f000 ff41 	bl	8001188 <Error_Handler>
  }
}
 8000306:	bf00      	nop
 8000308:	3728      	adds	r7, #40	; 0x28
 800030a:	46bd      	mov	sp, r7
 800030c:	bd80      	pop	{r7, pc}
 800030e:	bf00      	nop
 8000310:	20000078 	.word	0x20000078

08000314 <HW_DAC_Init>:
 * @brief DAC Initialization Function
 * @details main.c의 설정을 기반으로 2개 채널을 초기화합니다.
 * @retval HAL_StatusTypeDef
 */
HAL_StatusTypeDef HW_DAC_Init(void)
{
 8000314:	b580      	push	{r7, lr}
 8000316:	b082      	sub	sp, #8
 8000318:	af00      	add	r7, sp, #0
  DAC_ChannelConfTypeDef sConfig = {0};
 800031a:	463b      	mov	r3, r7
 800031c:	2200      	movs	r2, #0
 800031e:	601a      	str	r2, [r3, #0]
 8000320:	605a      	str	r2, [r3, #4]

  /** DAC Initialization
   */
  hdac.Instance = DAC;
 8000322:	4b18      	ldr	r3, [pc, #96]	; (8000384 <HW_DAC_Init+0x70>)
 8000324:	4a18      	ldr	r2, [pc, #96]	; (8000388 <HW_DAC_Init+0x74>)
 8000326:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8000328:	4816      	ldr	r0, [pc, #88]	; (8000384 <HW_DAC_Init+0x70>)
 800032a:	f001 ff8a 	bl	8002242 <HAL_DAC_Init>
 800032e:	4603      	mov	r3, r0
 8000330:	2b00      	cmp	r3, #0
 8000332:	d001      	beq.n	8000338 <HW_DAC_Init+0x24>
  {
    return HAL_ERROR;
 8000334:	2301      	movs	r3, #1
 8000336:	e020      	b.n	800037a <HW_DAC_Init+0x66>
  }

  /** DAC channel OUT1 config
   */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8000338:	2300      	movs	r3, #0
 800033a:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 800033c:	2300      	movs	r3, #0
 800033e:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000340:	463b      	mov	r3, r7
 8000342:	2200      	movs	r2, #0
 8000344:	4619      	mov	r1, r3
 8000346:	480f      	ldr	r0, [pc, #60]	; (8000384 <HW_DAC_Init+0x70>)
 8000348:	f001 fff3 	bl	8002332 <HAL_DAC_ConfigChannel>
 800034c:	4603      	mov	r3, r0
 800034e:	2b00      	cmp	r3, #0
 8000350:	d001      	beq.n	8000356 <HW_DAC_Init+0x42>
  {
    return HAL_ERROR;
 8000352:	2301      	movs	r3, #1
 8000354:	e011      	b.n	800037a <HW_DAC_Init+0x66>
  }

  /** DAC channel OUT2 config
   */
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8000356:	463b      	mov	r3, r7
 8000358:	2210      	movs	r2, #16
 800035a:	4619      	mov	r1, r3
 800035c:	4809      	ldr	r0, [pc, #36]	; (8000384 <HW_DAC_Init+0x70>)
 800035e:	f001 ffe8 	bl	8002332 <HAL_DAC_ConfigChannel>
 8000362:	4603      	mov	r3, r0
 8000364:	2b00      	cmp	r3, #0
 8000366:	d001      	beq.n	800036c <HW_DAC_Init+0x58>
  {
    return HAL_ERROR;
 8000368:	2301      	movs	r3, #1
 800036a:	e006      	b.n	800037a <HW_DAC_Init+0x66>
  }

  /* 초기화 완료 후 채널 활성화 (필요에 따라 Start 함수를 별도로 호출 가능) */
  HW_DAC_Start(DAC_CHANNEL_1);
 800036c:	2000      	movs	r0, #0
 800036e:	f000 f80d 	bl	800038c <HW_DAC_Start>
  HW_DAC_Start(DAC_CHANNEL_2);
 8000372:	2010      	movs	r0, #16
 8000374:	f000 f80a 	bl	800038c <HW_DAC_Start>

  return HAL_OK;
 8000378:	2300      	movs	r3, #0
}
 800037a:	4618      	mov	r0, r3
 800037c:	3708      	adds	r7, #8
 800037e:	46bd      	mov	sp, r7
 8000380:	bd80      	pop	{r7, pc}
 8000382:	bf00      	nop
 8000384:	200000a0 	.word	0x200000a0
 8000388:	40007400 	.word	0x40007400

0800038c <HW_DAC_Start>:
 * @brief 특정 DAC 채널의 출력을 활성화합니다.
 * @param channel DAC_CHANNEL_1 또는 DAC_CHANNEL_2
 * @retval HAL_StatusTypeDef
 */
HAL_StatusTypeDef HW_DAC_Start(uint32_t channel)
{
 800038c:	b580      	push	{r7, lr}
 800038e:	b082      	sub	sp, #8
 8000390:	af00      	add	r7, sp, #0
 8000392:	6078      	str	r0, [r7, #4]
  return HAL_DAC_Start(&hdac, channel);
 8000394:	6879      	ldr	r1, [r7, #4]
 8000396:	4804      	ldr	r0, [pc, #16]	; (80003a8 <HW_DAC_Start+0x1c>)
 8000398:	f001 ff75 	bl	8002286 <HAL_DAC_Start>
 800039c:	4603      	mov	r3, r0
}
 800039e:	4618      	mov	r0, r3
 80003a0:	3708      	adds	r7, #8
 80003a2:	46bd      	mov	sp, r7
 80003a4:	bd80      	pop	{r7, pc}
 80003a6:	bf00      	nop
 80003a8:	200000a0 	.word	0x200000a0

080003ac <HW_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @details 모든 정의된 핀들을 입력/출력/교체기능 모드로 초기화합니다.
 */
void HW_GPIO_Init(void)
{
 80003ac:	b580      	push	{r7, lr}
 80003ae:	b08a      	sub	sp, #40	; 0x28
 80003b0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003b2:	f107 0318 	add.w	r3, r7, #24
 80003b6:	2200      	movs	r2, #0
 80003b8:	601a      	str	r2, [r3, #0]
 80003ba:	605a      	str	r2, [r3, #4]
 80003bc:	609a      	str	r2, [r3, #8]
 80003be:	60da      	str	r2, [r3, #12]

  /* 1. GPIO 클럭 활성화 */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80003c0:	4b74      	ldr	r3, [pc, #464]	; (8000594 <HW_GPIO_Init+0x1e8>)
 80003c2:	699b      	ldr	r3, [r3, #24]
 80003c4:	4a73      	ldr	r2, [pc, #460]	; (8000594 <HW_GPIO_Init+0x1e8>)
 80003c6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80003ca:	6193      	str	r3, [r2, #24]
 80003cc:	4b71      	ldr	r3, [pc, #452]	; (8000594 <HW_GPIO_Init+0x1e8>)
 80003ce:	699b      	ldr	r3, [r3, #24]
 80003d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80003d4:	617b      	str	r3, [r7, #20]
 80003d6:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80003d8:	4b6e      	ldr	r3, [pc, #440]	; (8000594 <HW_GPIO_Init+0x1e8>)
 80003da:	699b      	ldr	r3, [r3, #24]
 80003dc:	4a6d      	ldr	r2, [pc, #436]	; (8000594 <HW_GPIO_Init+0x1e8>)
 80003de:	f043 0310 	orr.w	r3, r3, #16
 80003e2:	6193      	str	r3, [r2, #24]
 80003e4:	4b6b      	ldr	r3, [pc, #428]	; (8000594 <HW_GPIO_Init+0x1e8>)
 80003e6:	699b      	ldr	r3, [r3, #24]
 80003e8:	f003 0310 	and.w	r3, r3, #16
 80003ec:	613b      	str	r3, [r7, #16]
 80003ee:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80003f0:	4b68      	ldr	r3, [pc, #416]	; (8000594 <HW_GPIO_Init+0x1e8>)
 80003f2:	699b      	ldr	r3, [r3, #24]
 80003f4:	4a67      	ldr	r2, [pc, #412]	; (8000594 <HW_GPIO_Init+0x1e8>)
 80003f6:	f043 0304 	orr.w	r3, r3, #4
 80003fa:	6193      	str	r3, [r2, #24]
 80003fc:	4b65      	ldr	r3, [pc, #404]	; (8000594 <HW_GPIO_Init+0x1e8>)
 80003fe:	699b      	ldr	r3, [r3, #24]
 8000400:	f003 0304 	and.w	r3, r3, #4
 8000404:	60fb      	str	r3, [r7, #12]
 8000406:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000408:	4b62      	ldr	r3, [pc, #392]	; (8000594 <HW_GPIO_Init+0x1e8>)
 800040a:	699b      	ldr	r3, [r3, #24]
 800040c:	4a61      	ldr	r2, [pc, #388]	; (8000594 <HW_GPIO_Init+0x1e8>)
 800040e:	f043 0308 	orr.w	r3, r3, #8
 8000412:	6193      	str	r3, [r2, #24]
 8000414:	4b5f      	ldr	r3, [pc, #380]	; (8000594 <HW_GPIO_Init+0x1e8>)
 8000416:	699b      	ldr	r3, [r3, #24]
 8000418:	f003 0308 	and.w	r3, r3, #8
 800041c:	60bb      	str	r3, [r7, #8]
 800041e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000420:	4b5c      	ldr	r3, [pc, #368]	; (8000594 <HW_GPIO_Init+0x1e8>)
 8000422:	699b      	ldr	r3, [r3, #24]
 8000424:	4a5b      	ldr	r2, [pc, #364]	; (8000594 <HW_GPIO_Init+0x1e8>)
 8000426:	f043 0320 	orr.w	r3, r3, #32
 800042a:	6193      	str	r3, [r2, #24]
 800042c:	4b59      	ldr	r3, [pc, #356]	; (8000594 <HW_GPIO_Init+0x1e8>)
 800042e:	699b      	ldr	r3, [r3, #24]
 8000430:	f003 0320 	and.w	r3, r3, #32
 8000434:	607b      	str	r3, [r7, #4]
 8000436:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_AFIO_CLK_ENABLE(); // 리맵 및 인터럽트용
 8000438:	4b56      	ldr	r3, [pc, #344]	; (8000594 <HW_GPIO_Init+0x1e8>)
 800043a:	699b      	ldr	r3, [r3, #24]
 800043c:	4a55      	ldr	r2, [pc, #340]	; (8000594 <HW_GPIO_Init+0x1e8>)
 800043e:	f043 0301 	orr.w	r3, r3, #1
 8000442:	6193      	str	r3, [r2, #24]
 8000444:	4b53      	ldr	r3, [pc, #332]	; (8000594 <HW_GPIO_Init+0x1e8>)
 8000446:	699b      	ldr	r3, [r3, #24]
 8000448:	f003 0301 	and.w	r3, r3, #1
 800044c:	603b      	str	r3, [r7, #0]
 800044e:	683b      	ldr	r3, [r7, #0]

  /* 2. 출력 핀 초기 레벨 설정 (안전을 위해 초기화 전 설정) */
  // 모터 드라이버: SLEEP 해제(High), 나머지는 정지상태(Low)
  HAL_GPIO_WritePin(GPIOE, M1_SLEEP_Pin | M2_SLEEP_Pin, GPIO_PIN_SET);
 8000450:	2201      	movs	r2, #1
 8000452:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8000456:	4850      	ldr	r0, [pc, #320]	; (8000598 <HW_GPIO_Init+0x1ec>)
 8000458:	f002 f96f 	bl	800273a <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOE, M1_DRVOFF_Pin | M2_DRVOFF_Pin, GPIO_PIN_RESET);
 800045c:	2200      	movs	r2, #0
 800045e:	f44f 4140 	mov.w	r1, #49152	; 0xc000
 8000462:	484d      	ldr	r0, [pc, #308]	; (8000598 <HW_GPIO_Init+0x1ec>)
 8000464:	f002 f969 	bl	800273a <HAL_GPIO_WritePin>

  // 모터 방향 및 브레이크 (Port C & D)
  HAL_GPIO_WritePin(GPIOC, M1_DIR_Pin | M1_BREAK_Pin, GPIO_PIN_RESET);
 8000468:	2200      	movs	r2, #0
 800046a:	f44f 7140 	mov.w	r1, #768	; 0x300
 800046e:	484b      	ldr	r0, [pc, #300]	; (800059c <HW_GPIO_Init+0x1f0>)
 8000470:	f002 f963 	bl	800273a <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOD, M2_DIR_Pin | M2_BREAK_Pin, GPIO_PIN_RESET);
 8000474:	2200      	movs	r2, #0
 8000476:	f44f 4140 	mov.w	r1, #49152	; 0xc000
 800047a:	4849      	ldr	r0, [pc, #292]	; (80005a0 <HW_GPIO_Init+0x1f4>)
 800047c:	f002 f95d 	bl	800273a <HAL_GPIO_WritePin>

  // LED: Active Low 기준으로 초기 상태 OFF(Set)
  HAL_GPIO_WritePin(GPIOB, LED1_Pin | LED2_Pin, GPIO_PIN_SET);
 8000480:	2201      	movs	r2, #1
 8000482:	2103      	movs	r1, #3
 8000484:	4847      	ldr	r0, [pc, #284]	; (80005a4 <HW_GPIO_Init+0x1f8>)
 8000486:	f002 f958 	bl	800273a <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_SET);
 800048a:	2201      	movs	r2, #1
 800048c:	2180      	movs	r1, #128	; 0x80
 800048e:	4846      	ldr	r0, [pc, #280]	; (80005a8 <HW_GPIO_Init+0x1fc>)
 8000490:	f002 f953 	bl	800273a <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOE, LED4_Pin, GPIO_PIN_SET);
 8000494:	2201      	movs	r2, #1
 8000496:	2101      	movs	r1, #1
 8000498:	483f      	ldr	r0, [pc, #252]	; (8000598 <HW_GPIO_Init+0x1ec>)
 800049a:	f002 f94e 	bl	800273a <HAL_GPIO_WritePin>

  // 기타 제어 핀
  HAL_GPIO_WritePin(GPIOC, OUT1_Pin|OUT2_Pin|OUT3_Pin|OUT4_Pin|BUZZ_Pin, GPIO_PIN_RESET);
 800049e:	2200      	movs	r2, #0
 80004a0:	212f      	movs	r1, #47	; 0x2f
 80004a2:	483e      	ldr	r0, [pc, #248]	; (800059c <HW_GPIO_Init+0x1f0>)
 80004a4:	f002 f949 	bl	800273a <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOD, DE3_Pin|PWRKEY_Pin|DE2_Pin, GPIO_PIN_RESET);
 80004a8:	2200      	movs	r2, #0
 80004aa:	f44f 6192 	mov.w	r1, #1168	; 0x490
 80004ae:	483c      	ldr	r0, [pc, #240]	; (80005a0 <HW_GPIO_Init+0x1f4>)
 80004b0:	f002 f943 	bl	800273a <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, BOOT1_Pin|LTE_SLEEP_Pin|TOF_SHUT2_Pin|TOF_SHUT1_Pin, GPIO_PIN_RESET);
 80004b4:	2200      	movs	r2, #0
 80004b6:	f44f 7149 	mov.w	r1, #804	; 0x324
 80004ba:	483a      	ldr	r0, [pc, #232]	; (80005a4 <HW_GPIO_Init+0x1f8>)
 80004bc:	f002 f93d 	bl	800273a <HAL_GPIO_WritePin>

  /* 3. INPUT Pins 설정 */
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80004c0:	2300      	movs	r3, #0
 80004c2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004c4:	2300      	movs	r3, #0
 80004c6:	623b      	str	r3, [r7, #32]

  // Port E Inputs (센서, 스위치, RF 등)
  GPIO_InitStruct.Pin = GY_NRTST_Pin|GY_INT_Pin|SW1_Pin|SW2_Pin|SW3_Pin
 80004c8:	f640 73fe 	movw	r3, #4094	; 0xffe
 80004cc:	61bb      	str	r3, [r7, #24]
                          |RF_TRIG_Pin|RF_D1_Pin|RF_D2_Pin|RF_D3_Pin|RF_D4_Pin|TOF_INT_Pin;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80004ce:	f107 0318 	add.w	r3, r7, #24
 80004d2:	4619      	mov	r1, r3
 80004d4:	4830      	ldr	r0, [pc, #192]	; (8000598 <HW_GPIO_Init+0x1ec>)
 80004d6:	f001 ff85 	bl	80023e4 <HAL_GPIO_Init>

  // Port A Inputs
  GPIO_InitStruct.Pin = IN1_Pin|IN2_Pin|IN3_Pin|IN4_Pin;
 80004da:	234e      	movs	r3, #78	; 0x4e
 80004dc:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004de:	f107 0318 	add.w	r3, r7, #24
 80004e2:	4619      	mov	r1, r3
 80004e4:	4830      	ldr	r0, [pc, #192]	; (80005a8 <HW_GPIO_Init+0x1fc>)
 80004e6:	f001 ff7d 	bl	80023e4 <HAL_GPIO_Init>

  // Port C & D (인터럽트/상태 입력)
  GPIO_InitStruct.Pin = SPI2_INT_Pin | M1_FGOUT_Pin;
 80004ea:	2350      	movs	r3, #80	; 0x50
 80004ec:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80004ee:	f107 0318 	add.w	r3, r7, #24
 80004f2:	4619      	mov	r1, r3
 80004f4:	4829      	ldr	r0, [pc, #164]	; (800059c <HW_GPIO_Init+0x1f0>)
 80004f6:	f001 ff75 	bl	80023e4 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = M1_FAULT_Pin | M2_FAULT_Pin | M2_FGOUT_Pin;
 80004fa:	f641 0308 	movw	r3, #6152	; 0x1808
 80004fe:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000500:	f107 0318 	add.w	r3, r7, #24
 8000504:	4619      	mov	r1, r3
 8000506:	4826      	ldr	r0, [pc, #152]	; (80005a0 <HW_GPIO_Init+0x1f4>)
 8000508:	f001 ff6c 	bl	80023e4 <HAL_GPIO_Init>

  /* 4. OUTPUT Pins 설정 (Push-Pull) */
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800050c:	2301      	movs	r3, #1
 800050e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000510:	2300      	movs	r3, #0
 8000512:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000514:	2302      	movs	r3, #2
 8000516:	627b      	str	r3, [r7, #36]	; 0x24

  // Port C Outputs
  GPIO_InitStruct.Pin = OUT1_Pin|OUT2_Pin|OUT3_Pin|OUT4_Pin|BUZZ_Pin|M1_DIR_Pin|M1_BREAK_Pin;
 8000518:	f240 332f 	movw	r3, #815	; 0x32f
 800051c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800051e:	f107 0318 	add.w	r3, r7, #24
 8000522:	4619      	mov	r1, r3
 8000524:	481d      	ldr	r0, [pc, #116]	; (800059c <HW_GPIO_Init+0x1f0>)
 8000526:	f001 ff5d 	bl	80023e4 <HAL_GPIO_Init>

  // Port B Outputs
  GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin|BOOT1_Pin|LTE_SLEEP_Pin|TOF_SHUT2_Pin|TOF_SHUT1_Pin;
 800052a:	f240 3327 	movw	r3, #807	; 0x327
 800052e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000530:	f107 0318 	add.w	r3, r7, #24
 8000534:	4619      	mov	r1, r3
 8000536:	481b      	ldr	r0, [pc, #108]	; (80005a4 <HW_GPIO_Init+0x1f8>)
 8000538:	f001 ff54 	bl	80023e4 <HAL_GPIO_Init>

  // Port E Outputs
  GPIO_InitStruct.Pin = M2_SLEEP_Pin|M1_SLEEP_Pin|M2_DRVOFF_Pin|M1_DRVOFF_Pin|LED4_Pin;
 800053c:	f24f 0301 	movw	r3, #61441	; 0xf001
 8000540:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000542:	f107 0318 	add.w	r3, r7, #24
 8000546:	4619      	mov	r1, r3
 8000548:	4813      	ldr	r0, [pc, #76]	; (8000598 <HW_GPIO_Init+0x1ec>)
 800054a:	f001 ff4b 	bl	80023e4 <HAL_GPIO_Init>

  // Port D Outputs (PD13은 타이머에서 AF_PP로 설정하므로 여기서 제외!)
  GPIO_InitStruct.Pin = DE3_Pin|PWRKEY_Pin|DE2_Pin|M2_DIR_Pin|M2_BREAK_Pin;
 800054e:	f24c 4390 	movw	r3, #50320	; 0xc490
 8000552:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000554:	f107 0318 	add.w	r3, r7, #24
 8000558:	4619      	mov	r1, r3
 800055a:	4811      	ldr	r0, [pc, #68]	; (80005a0 <HW_GPIO_Init+0x1f4>)
 800055c:	f001 ff42 	bl	80023e4 <HAL_GPIO_Init>

  // Port A LED3
  GPIO_InitStruct.Pin = LED3_Pin;
 8000560:	2380      	movs	r3, #128	; 0x80
 8000562:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED3_GPIO_Port, &GPIO_InitStruct);
 8000564:	f107 0318 	add.w	r3, r7, #24
 8000568:	4619      	mov	r1, r3
 800056a:	480f      	ldr	r0, [pc, #60]	; (80005a8 <HW_GPIO_Init+0x1fc>)
 800056c:	f001 ff3a 	bl	80023e4 <HAL_GPIO_Init>

  /* 5. MCO (PA8) 설정 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000570:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000574:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000576:	2302      	movs	r3, #2
 8000578:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800057a:	2302      	movs	r3, #2
 800057c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800057e:	f107 0318 	add.w	r3, r7, #24
 8000582:	4619      	mov	r1, r3
 8000584:	4808      	ldr	r0, [pc, #32]	; (80005a8 <HW_GPIO_Init+0x1fc>)
 8000586:	f001 ff2d 	bl	80023e4 <HAL_GPIO_Init>
}
 800058a:	bf00      	nop
 800058c:	3728      	adds	r7, #40	; 0x28
 800058e:	46bd      	mov	sp, r7
 8000590:	bd80      	pop	{r7, pc}
 8000592:	bf00      	nop
 8000594:	40021000 	.word	0x40021000
 8000598:	40011800 	.word	0x40011800
 800059c:	40011000 	.word	0x40011000
 80005a0:	40011400 	.word	0x40011400
 80005a4:	40010c00 	.word	0x40010c00
 80005a8:	40010800 	.word	0x40010800

080005ac <HW_I2C1_Init>:
/**
 * @brief I2C1 Initialization Function
 * @retval HAL_StatusTypeDef
 */
HAL_StatusTypeDef HW_I2C1_Init(void)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	af00      	add	r7, sp, #0
  hi2c1.Instance = I2C1;
 80005b0:	4b13      	ldr	r3, [pc, #76]	; (8000600 <HW_I2C1_Init+0x54>)
 80005b2:	4a14      	ldr	r2, [pc, #80]	; (8000604 <HW_I2C1_Init+0x58>)
 80005b4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80005b6:	4b12      	ldr	r3, [pc, #72]	; (8000600 <HW_I2C1_Init+0x54>)
 80005b8:	4a13      	ldr	r2, [pc, #76]	; (8000608 <HW_I2C1_Init+0x5c>)
 80005ba:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80005bc:	4b10      	ldr	r3, [pc, #64]	; (8000600 <HW_I2C1_Init+0x54>)
 80005be:	2200      	movs	r2, #0
 80005c0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80005c2:	4b0f      	ldr	r3, [pc, #60]	; (8000600 <HW_I2C1_Init+0x54>)
 80005c4:	2200      	movs	r2, #0
 80005c6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80005c8:	4b0d      	ldr	r3, [pc, #52]	; (8000600 <HW_I2C1_Init+0x54>)
 80005ca:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80005ce:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80005d0:	4b0b      	ldr	r3, [pc, #44]	; (8000600 <HW_I2C1_Init+0x54>)
 80005d2:	2200      	movs	r2, #0
 80005d4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80005d6:	4b0a      	ldr	r3, [pc, #40]	; (8000600 <HW_I2C1_Init+0x54>)
 80005d8:	2200      	movs	r2, #0
 80005da:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80005dc:	4b08      	ldr	r3, [pc, #32]	; (8000600 <HW_I2C1_Init+0x54>)
 80005de:	2200      	movs	r2, #0
 80005e0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80005e2:	4b07      	ldr	r3, [pc, #28]	; (8000600 <HW_I2C1_Init+0x54>)
 80005e4:	2200      	movs	r2, #0
 80005e6:	621a      	str	r2, [r3, #32]

  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80005e8:	4805      	ldr	r0, [pc, #20]	; (8000600 <HW_I2C1_Init+0x54>)
 80005ea:	f002 f8d7 	bl	800279c <HAL_I2C_Init>
 80005ee:	4603      	mov	r3, r0
 80005f0:	2b00      	cmp	r3, #0
 80005f2:	d001      	beq.n	80005f8 <HW_I2C1_Init+0x4c>
  {
    return HAL_ERROR;
 80005f4:	2301      	movs	r3, #1
 80005f6:	e000      	b.n	80005fa <HW_I2C1_Init+0x4e>
  }
  return HAL_OK;
 80005f8:	2300      	movs	r3, #0
}
 80005fa:	4618      	mov	r0, r3
 80005fc:	bd80      	pop	{r7, pc}
 80005fe:	bf00      	nop
 8000600:	200000b4 	.word	0x200000b4
 8000604:	40005400 	.word	0x40005400
 8000608:	000186a0 	.word	0x000186a0

0800060c <HW_I2C2_Init>:
/**
 * @brief I2C2 Initialization Function
 * @retval HAL_StatusTypeDef
 */
HAL_StatusTypeDef HW_I2C2_Init(void)
{
 800060c:	b580      	push	{r7, lr}
 800060e:	af00      	add	r7, sp, #0
  hi2c2.Instance = I2C2;
 8000610:	4b13      	ldr	r3, [pc, #76]	; (8000660 <HW_I2C2_Init+0x54>)
 8000612:	4a14      	ldr	r2, [pc, #80]	; (8000664 <HW_I2C2_Init+0x58>)
 8000614:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8000616:	4b12      	ldr	r3, [pc, #72]	; (8000660 <HW_I2C2_Init+0x54>)
 8000618:	4a13      	ldr	r2, [pc, #76]	; (8000668 <HW_I2C2_Init+0x5c>)
 800061a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800061c:	4b10      	ldr	r3, [pc, #64]	; (8000660 <HW_I2C2_Init+0x54>)
 800061e:	2200      	movs	r2, #0
 8000620:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8000622:	4b0f      	ldr	r3, [pc, #60]	; (8000660 <HW_I2C2_Init+0x54>)
 8000624:	2200      	movs	r2, #0
 8000626:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000628:	4b0d      	ldr	r3, [pc, #52]	; (8000660 <HW_I2C2_Init+0x54>)
 800062a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800062e:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000630:	4b0b      	ldr	r3, [pc, #44]	; (8000660 <HW_I2C2_Init+0x54>)
 8000632:	2200      	movs	r2, #0
 8000634:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8000636:	4b0a      	ldr	r3, [pc, #40]	; (8000660 <HW_I2C2_Init+0x54>)
 8000638:	2200      	movs	r2, #0
 800063a:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800063c:	4b08      	ldr	r3, [pc, #32]	; (8000660 <HW_I2C2_Init+0x54>)
 800063e:	2200      	movs	r2, #0
 8000640:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000642:	4b07      	ldr	r3, [pc, #28]	; (8000660 <HW_I2C2_Init+0x54>)
 8000644:	2200      	movs	r2, #0
 8000646:	621a      	str	r2, [r3, #32]

  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000648:	4805      	ldr	r0, [pc, #20]	; (8000660 <HW_I2C2_Init+0x54>)
 800064a:	f002 f8a7 	bl	800279c <HAL_I2C_Init>
 800064e:	4603      	mov	r3, r0
 8000650:	2b00      	cmp	r3, #0
 8000652:	d001      	beq.n	8000658 <HW_I2C2_Init+0x4c>
  {
    return HAL_ERROR;
 8000654:	2301      	movs	r3, #1
 8000656:	e000      	b.n	800065a <HW_I2C2_Init+0x4e>
  }
  return HAL_OK;
 8000658:	2300      	movs	r3, #0
}
 800065a:	4618      	mov	r0, r3
 800065c:	bd80      	pop	{r7, pc}
 800065e:	bf00      	nop
 8000660:	20000108 	.word	0x20000108
 8000664:	40005800 	.word	0x40005800
 8000668:	000186a0 	.word	0x000186a0

0800066c <HW_RS485_Init_Config>:

/**
 * @brief RS485 구성 정보를 초기화하고 핀을 수신 모드로 둡니다.
 */
void HW_RS485_Init_Config(RS485_Config_t *config, UART_HandleTypeDef *huart, GPIO_TypeDef *port, uint16_t pin)
{
 800066c:	b580      	push	{r7, lr}
 800066e:	b084      	sub	sp, #16
 8000670:	af00      	add	r7, sp, #0
 8000672:	60f8      	str	r0, [r7, #12]
 8000674:	60b9      	str	r1, [r7, #8]
 8000676:	607a      	str	r2, [r7, #4]
 8000678:	807b      	strh	r3, [r7, #2]
    config->huart = huart;
 800067a:	68fb      	ldr	r3, [r7, #12]
 800067c:	68ba      	ldr	r2, [r7, #8]
 800067e:	601a      	str	r2, [r3, #0]
    config->DE_Port = port;
 8000680:	68fb      	ldr	r3, [r7, #12]
 8000682:	687a      	ldr	r2, [r7, #4]
 8000684:	605a      	str	r2, [r3, #4]
    config->DE_Pin = pin;
 8000686:	68fb      	ldr	r3, [r7, #12]
 8000688:	887a      	ldrh	r2, [r7, #2]
 800068a:	811a      	strh	r2, [r3, #8]

    // 초기 상태는 항상 수신 모드(Low)
    HW_RS485_Set_RxMode(config);
 800068c:	68f8      	ldr	r0, [r7, #12]
 800068e:	f000 f814 	bl	80006ba <HW_RS485_Set_RxMode>
}
 8000692:	bf00      	nop
 8000694:	3710      	adds	r7, #16
 8000696:	46bd      	mov	sp, r7
 8000698:	bd80      	pop	{r7, pc}

0800069a <HW_RS485_Set_TxMode>:

/**
 * @brief 송신 모드로 전환합니다.
 */
void HW_RS485_Set_TxMode(RS485_Config_t *config)
{
 800069a:	b580      	push	{r7, lr}
 800069c:	b082      	sub	sp, #8
 800069e:	af00      	add	r7, sp, #0
 80006a0:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(config->DE_Port, config->DE_Pin, GPIO_PIN_SET);
 80006a2:	687b      	ldr	r3, [r7, #4]
 80006a4:	6858      	ldr	r0, [r3, #4]
 80006a6:	687b      	ldr	r3, [r7, #4]
 80006a8:	891b      	ldrh	r3, [r3, #8]
 80006aa:	2201      	movs	r2, #1
 80006ac:	4619      	mov	r1, r3
 80006ae:	f002 f844 	bl	800273a <HAL_GPIO_WritePin>
}
 80006b2:	bf00      	nop
 80006b4:	3708      	adds	r7, #8
 80006b6:	46bd      	mov	sp, r7
 80006b8:	bd80      	pop	{r7, pc}

080006ba <HW_RS485_Set_RxMode>:

/**
 * @brief 수신 모드로 전환합니다.
 */
void HW_RS485_Set_RxMode(RS485_Config_t *config)
{
 80006ba:	b580      	push	{r7, lr}
 80006bc:	b082      	sub	sp, #8
 80006be:	af00      	add	r7, sp, #0
 80006c0:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(config->DE_Port, config->DE_Pin, GPIO_PIN_RESET);
 80006c2:	687b      	ldr	r3, [r7, #4]
 80006c4:	6858      	ldr	r0, [r3, #4]
 80006c6:	687b      	ldr	r3, [r7, #4]
 80006c8:	891b      	ldrh	r3, [r3, #8]
 80006ca:	2200      	movs	r2, #0
 80006cc:	4619      	mov	r1, r3
 80006ce:	f002 f834 	bl	800273a <HAL_GPIO_WritePin>
}
 80006d2:	bf00      	nop
 80006d4:	3708      	adds	r7, #8
 80006d6:	46bd      	mov	sp, r7
 80006d8:	bd80      	pop	{r7, pc}

080006da <HW_RS485_Transmit>:

/**
 * @brief 범용 RS485 송신 함수
 */
HAL_StatusTypeDef HW_RS485_Transmit(RS485_Config_t *config, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80006da:	b580      	push	{r7, lr}
 80006dc:	b086      	sub	sp, #24
 80006de:	af00      	add	r7, sp, #0
 80006e0:	60f8      	str	r0, [r7, #12]
 80006e2:	60b9      	str	r1, [r7, #8]
 80006e4:	603b      	str	r3, [r7, #0]
 80006e6:	4613      	mov	r3, r2
 80006e8:	80fb      	strh	r3, [r7, #6]
    HAL_StatusTypeDef status;

    if (config == NULL || config->huart == NULL) return HAL_ERROR;
 80006ea:	68fb      	ldr	r3, [r7, #12]
 80006ec:	2b00      	cmp	r3, #0
 80006ee:	d003      	beq.n	80006f8 <HW_RS485_Transmit+0x1e>
 80006f0:	68fb      	ldr	r3, [r7, #12]
 80006f2:	681b      	ldr	r3, [r3, #0]
 80006f4:	2b00      	cmp	r3, #0
 80006f6:	d101      	bne.n	80006fc <HW_RS485_Transmit+0x22>
 80006f8:	2301      	movs	r3, #1
 80006fa:	e018      	b.n	800072e <HW_RS485_Transmit+0x54>

    // 1. 송신 모드 전환
    HW_RS485_Set_TxMode(config);
 80006fc:	68f8      	ldr	r0, [r7, #12]
 80006fe:	f7ff ffcc 	bl	800069a <HW_RS485_Set_TxMode>

    // 2. 데이터 송신
    status = HAL_UART_Transmit(config->huart, pData, Size, Timeout);
 8000702:	68fb      	ldr	r3, [r7, #12]
 8000704:	6818      	ldr	r0, [r3, #0]
 8000706:	88fa      	ldrh	r2, [r7, #6]
 8000708:	683b      	ldr	r3, [r7, #0]
 800070a:	68b9      	ldr	r1, [r7, #8]
 800070c:	f005 fa27 	bl	8005b5e <HAL_UART_Transmit>
 8000710:	4603      	mov	r3, r0
 8000712:	75fb      	strb	r3, [r7, #23]

    // 3. 하드웨어 전송 완료(TC) 대기 (데이터 잘림 방지 필수!)
    while(__HAL_UART_GET_FLAG(config->huart, UART_FLAG_TC) == RESET);
 8000714:	bf00      	nop
 8000716:	68fb      	ldr	r3, [r7, #12]
 8000718:	681b      	ldr	r3, [r3, #0]
 800071a:	681b      	ldr	r3, [r3, #0]
 800071c:	681b      	ldr	r3, [r3, #0]
 800071e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000722:	2b40      	cmp	r3, #64	; 0x40
 8000724:	d1f7      	bne.n	8000716 <HW_RS485_Transmit+0x3c>

    // 4. 수신 모드로 즉시 복구
    HW_RS485_Set_RxMode(config);
 8000726:	68f8      	ldr	r0, [r7, #12]
 8000728:	f7ff ffc7 	bl	80006ba <HW_RS485_Set_RxMode>

    return status;
 800072c:	7dfb      	ldrb	r3, [r7, #23]
}
 800072e:	4618      	mov	r0, r3
 8000730:	3718      	adds	r7, #24
 8000732:	46bd      	mov	sp, r7
 8000734:	bd80      	pop	{r7, pc}
	...

08000738 <HW_RTC_Init>:
 * @brief RTC Initialization Function
 * @details RTC 장치를 초기화하고 시간 포맷을 24시간제로 설정합니다.
 * @retval HAL_StatusTypeDef
 */
HAL_StatusTypeDef HW_RTC_Init(void)
{
 8000738:	b580      	push	{r7, lr}
 800073a:	af00      	add	r7, sp, #0
  /** Initialize RTC Only
   */
  hrtc.Instance = RTC;
 800073c:	4b0a      	ldr	r3, [pc, #40]	; (8000768 <HW_RTC_Init+0x30>)
 800073e:	4a0b      	ldr	r2, [pc, #44]	; (800076c <HW_RTC_Init+0x34>)
 8000740:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_AUTO_1_SECOND;
 8000742:	4b09      	ldr	r3, [pc, #36]	; (8000768 <HW_RTC_Init+0x30>)
 8000744:	f04f 32ff 	mov.w	r2, #4294967295
 8000748:	605a      	str	r2, [r3, #4]
  hrtc.Init.OutPut = RTC_OUTPUTSOURCE_NONE;
 800074a:	4b07      	ldr	r3, [pc, #28]	; (8000768 <HW_RTC_Init+0x30>)
 800074c:	2200      	movs	r2, #0
 800074e:	609a      	str	r2, [r3, #8]

  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000750:	4805      	ldr	r0, [pc, #20]	; (8000768 <HW_RTC_Init+0x30>)
 8000752:	f003 ff61 	bl	8004618 <HAL_RTC_Init>
 8000756:	4603      	mov	r3, r0
 8000758:	2b00      	cmp	r3, #0
 800075a:	d001      	beq.n	8000760 <HW_RTC_Init+0x28>
  {
    return HAL_ERROR;
 800075c:	2301      	movs	r3, #1
 800075e:	e000      	b.n	8000762 <HW_RTC_Init+0x2a>

  /* * 참고: RTC 날짜/시간 초기 설정이 필요한 경우
   * 아래 HW_RTC_SetDateTime 함수를 호출하여 초기값을 기입할 수 있습니다.
   */

  return HAL_OK;
 8000760:	2300      	movs	r3, #0
}
 8000762:	4618      	mov	r0, r3
 8000764:	bd80      	pop	{r7, pc}
 8000766:	bf00      	nop
 8000768:	2000015c 	.word	0x2000015c
 800076c:	40002800 	.word	0x40002800

08000770 <HW_SPI2_Init>:
 * @brief SPI2 Initialization Function
 * @details Master mode, 8-bit, CPOL Low, CPHA 1Edge 설정을 반영합니다.
 * @retval HAL_StatusTypeDef
 */
HAL_StatusTypeDef HW_SPI2_Init(void)
{
 8000770:	b580      	push	{r7, lr}
 8000772:	af00      	add	r7, sp, #0
  hspi2.Instance = SPI2;
 8000774:	4b18      	ldr	r3, [pc, #96]	; (80007d8 <HW_SPI2_Init+0x68>)
 8000776:	4a19      	ldr	r2, [pc, #100]	; (80007dc <HW_SPI2_Init+0x6c>)
 8000778:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800077a:	4b17      	ldr	r3, [pc, #92]	; (80007d8 <HW_SPI2_Init+0x68>)
 800077c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000780:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000782:	4b15      	ldr	r3, [pc, #84]	; (80007d8 <HW_SPI2_Init+0x68>)
 8000784:	2200      	movs	r2, #0
 8000786:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000788:	4b13      	ldr	r3, [pc, #76]	; (80007d8 <HW_SPI2_Init+0x68>)
 800078a:	2200      	movs	r2, #0
 800078c:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800078e:	4b12      	ldr	r3, [pc, #72]	; (80007d8 <HW_SPI2_Init+0x68>)
 8000790:	2200      	movs	r2, #0
 8000792:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000794:	4b10      	ldr	r3, [pc, #64]	; (80007d8 <HW_SPI2_Init+0x68>)
 8000796:	2200      	movs	r2, #0
 8000798:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
 800079a:	4b0f      	ldr	r3, [pc, #60]	; (80007d8 <HW_SPI2_Init+0x68>)
 800079c:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 80007a0:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80007a2:	4b0d      	ldr	r3, [pc, #52]	; (80007d8 <HW_SPI2_Init+0x68>)
 80007a4:	2200      	movs	r2, #0
 80007a6:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80007a8:	4b0b      	ldr	r3, [pc, #44]	; (80007d8 <HW_SPI2_Init+0x68>)
 80007aa:	2200      	movs	r2, #0
 80007ac:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80007ae:	4b0a      	ldr	r3, [pc, #40]	; (80007d8 <HW_SPI2_Init+0x68>)
 80007b0:	2200      	movs	r2, #0
 80007b2:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80007b4:	4b08      	ldr	r3, [pc, #32]	; (80007d8 <HW_SPI2_Init+0x68>)
 80007b6:	2200      	movs	r2, #0
 80007b8:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 80007ba:	4b07      	ldr	r3, [pc, #28]	; (80007d8 <HW_SPI2_Init+0x68>)
 80007bc:	220a      	movs	r2, #10
 80007be:	62da      	str	r2, [r3, #44]	; 0x2c

  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80007c0:	4805      	ldr	r0, [pc, #20]	; (80007d8 <HW_SPI2_Init+0x68>)
 80007c2:	f004 f832 	bl	800482a <HAL_SPI_Init>
 80007c6:	4603      	mov	r3, r0
 80007c8:	2b00      	cmp	r3, #0
 80007ca:	d001      	beq.n	80007d0 <HW_SPI2_Init+0x60>
  {
    return HAL_ERROR;
 80007cc:	2301      	movs	r3, #1
 80007ce:	e000      	b.n	80007d2 <HW_SPI2_Init+0x62>
  }
  return HAL_OK;
 80007d0:	2300      	movs	r3, #0
}
 80007d2:	4618      	mov	r0, r3
 80007d4:	bd80      	pop	{r7, pc}
 80007d6:	bf00      	nop
 80007d8:	20000170 	.word	0x20000170
 80007dc:	40003800 	.word	0x40003800

080007e0 <SystemClock_Config>:
 * @brief System Clock Configuration
 * @details HSE(8MHz)를 소스로 사용하여 PLL을 통해 72MHz 시스템 클럭을 생성합니다.
 * USB 클럭(48MHz) 및 RTC 클럭(LSI) 설정이 포함됩니다.
 */
void SystemClock_Config(void)
{
 80007e0:	b580      	push	{r7, lr}
 80007e2:	b096      	sub	sp, #88	; 0x58
 80007e4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007e6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80007ea:	2228      	movs	r2, #40	; 0x28
 80007ec:	2100      	movs	r1, #0
 80007ee:	4618      	mov	r0, r3
 80007f0:	f005 fc04 	bl	8005ffc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007f4:	f107 031c 	add.w	r3, r7, #28
 80007f8:	2200      	movs	r2, #0
 80007fa:	601a      	str	r2, [r3, #0]
 80007fc:	605a      	str	r2, [r3, #4]
 80007fe:	609a      	str	r2, [r3, #8]
 8000800:	60da      	str	r2, [r3, #12]
 8000802:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000804:	1d3b      	adds	r3, r7, #4
 8000806:	2200      	movs	r2, #0
 8000808:	601a      	str	r2, [r3, #0]
 800080a:	605a      	str	r2, [r3, #4]
 800080c:	609a      	str	r2, [r3, #8]
 800080e:	60da      	str	r2, [r3, #12]
 8000810:	611a      	str	r2, [r3, #16]
 8000812:	615a      	str	r2, [r3, #20]

  /** RCC Oscillator 초기화
   */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI | RCC_OSCILLATORTYPE_HSE;
 8000814:	2309      	movs	r3, #9
 8000816:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000818:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800081c:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800081e:	2300      	movs	r3, #0
 8000820:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000822:	2301      	movs	r3, #1
 8000824:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000826:	2301      	movs	r3, #1
 8000828:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800082a:	2302      	movs	r3, #2
 800082c:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800082e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000832:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8000834:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8000838:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800083a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800083e:	4618      	mov	r0, r3
 8000840:	f003 f914 	bl	8003a6c <HAL_RCC_OscConfig>
 8000844:	4603      	mov	r3, r0
 8000846:	2b00      	cmp	r3, #0
 8000848:	d001      	beq.n	800084e <SystemClock_Config+0x6e>
  {
    System_ErrorHandler();
 800084a:	f000 f831 	bl	80008b0 <System_ErrorHandler>
  }

  /** CPU, AHB, APB 버스 클럭 설정
   */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 800084e:	230f      	movs	r3, #15
 8000850:	61fb      	str	r3, [r7, #28]
                              | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000852:	2302      	movs	r3, #2
 8000854:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000856:	2300      	movs	r3, #0
 8000858:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800085a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800085e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000860:	2300      	movs	r3, #0
 8000862:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000864:	f107 031c 	add.w	r3, r7, #28
 8000868:	2101      	movs	r1, #1
 800086a:	4618      	mov	r0, r3
 800086c:	f003 fb80 	bl	8003f70 <HAL_RCC_ClockConfig>
 8000870:	4603      	mov	r3, r0
 8000872:	2b00      	cmp	r3, #0
 8000874:	d001      	beq.n	800087a <SystemClock_Config+0x9a>
  {
    System_ErrorHandler();
 8000876:	f000 f81b 	bl	80008b0 <System_ErrorHandler>
  }

  /** 주변장치(RTC, USB) 클럭 설정
   */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC | RCC_PERIPHCLK_USB;
 800087a:	2311      	movs	r3, #17
 800087c:	607b      	str	r3, [r7, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 800087e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000882:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 8000884:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000888:	61bb      	str	r3, [r7, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800088a:	1d3b      	adds	r3, r7, #4
 800088c:	4618      	mov	r0, r3
 800088e:	f003 fd35 	bl	80042fc <HAL_RCCEx_PeriphCLKConfig>
 8000892:	4603      	mov	r3, r0
 8000894:	2b00      	cmp	r3, #0
 8000896:	d001      	beq.n	800089c <SystemClock_Config+0xbc>
  {
    System_ErrorHandler();
 8000898:	f000 f80a 	bl	80008b0 <System_ErrorHandler>
  }

  /** MCO(Master Clock Output) 설정 - PA8 핀으로 시스템 클럭 출력
   */
  HAL_RCC_MCOConfig(RCC_MCO, RCC_MCO1SOURCE_SYSCLK, RCC_MCODIV_1);
 800089c:	2200      	movs	r2, #0
 800089e:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
 80008a2:	2000      	movs	r0, #0
 80008a4:	f003 fc4e 	bl	8004144 <HAL_RCC_MCOConfig>
}
 80008a8:	bf00      	nop
 80008aa:	3758      	adds	r7, #88	; 0x58
 80008ac:	46bd      	mov	sp, r7
 80008ae:	bd80      	pop	{r7, pc}

080008b0 <System_ErrorHandler>:

/**
 * @brief 시스템 오류 발생 시 무한 루프 및 디버깅을 위한 핸들러
 */
void System_ErrorHandler(void)
{
 80008b0:	b480      	push	{r7}
 80008b2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008b4:	b672      	cpsid	i
}
 80008b6:	bf00      	nop
  /* 사용자 구현: 에러 LED 점등 또는 로그 출력 가능 */
  __disable_irq();
  while (1)
 80008b8:	e7fe      	b.n	80008b8 <System_ErrorHandler+0x8>
	...

080008bc <HW_TIM1_Init>:
volatile uint8_t timer_100ms_flag = 0;

/**
 * @brief TIM1: Output Compare / Timing Mode
 */
void HW_TIM1_Init(void) {
 80008bc:	b580      	push	{r7, lr}
 80008be:	b092      	sub	sp, #72	; 0x48
 80008c0:	af00      	add	r7, sp, #0
    TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 80008c2:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80008c6:	2200      	movs	r2, #0
 80008c8:	601a      	str	r2, [r3, #0]
 80008ca:	605a      	str	r2, [r3, #4]
    TIM_OC_InitTypeDef sConfigOC = { 0 };
 80008cc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80008d0:	2200      	movs	r2, #0
 80008d2:	601a      	str	r2, [r3, #0]
 80008d4:	605a      	str	r2, [r3, #4]
 80008d6:	609a      	str	r2, [r3, #8]
 80008d8:	60da      	str	r2, [r3, #12]
 80008da:	611a      	str	r2, [r3, #16]
 80008dc:	615a      	str	r2, [r3, #20]
 80008de:	619a      	str	r2, [r3, #24]
    TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = { 0 };
 80008e0:	1d3b      	adds	r3, r7, #4
 80008e2:	2220      	movs	r2, #32
 80008e4:	2100      	movs	r1, #0
 80008e6:	4618      	mov	r0, r3
 80008e8:	f005 fb88 	bl	8005ffc <memset>

    htim1.Instance = TIM1;
 80008ec:	4b2e      	ldr	r3, [pc, #184]	; (80009a8 <HW_TIM1_Init+0xec>)
 80008ee:	4a2f      	ldr	r2, [pc, #188]	; (80009ac <HW_TIM1_Init+0xf0>)
 80008f0:	601a      	str	r2, [r3, #0]
    htim1.Init.Prescaler = 0;
 80008f2:	4b2d      	ldr	r3, [pc, #180]	; (80009a8 <HW_TIM1_Init+0xec>)
 80008f4:	2200      	movs	r2, #0
 80008f6:	605a      	str	r2, [r3, #4]
    htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80008f8:	4b2b      	ldr	r3, [pc, #172]	; (80009a8 <HW_TIM1_Init+0xec>)
 80008fa:	2200      	movs	r2, #0
 80008fc:	609a      	str	r2, [r3, #8]
    htim1.Init.Period = 65535;
 80008fe:	4b2a      	ldr	r3, [pc, #168]	; (80009a8 <HW_TIM1_Init+0xec>)
 8000900:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000904:	60da      	str	r2, [r3, #12]
    htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000906:	4b28      	ldr	r3, [pc, #160]	; (80009a8 <HW_TIM1_Init+0xec>)
 8000908:	2200      	movs	r2, #0
 800090a:	611a      	str	r2, [r3, #16]
    htim1.Init.RepetitionCounter = 0;
 800090c:	4b26      	ldr	r3, [pc, #152]	; (80009a8 <HW_TIM1_Init+0xec>)
 800090e:	2200      	movs	r2, #0
 8000910:	615a      	str	r2, [r3, #20]
    htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000912:	4b25      	ldr	r3, [pc, #148]	; (80009a8 <HW_TIM1_Init+0xec>)
 8000914:	2200      	movs	r2, #0
 8000916:	619a      	str	r2, [r3, #24]
    if (HAL_TIM_OC_Init(&htim1) != HAL_OK) {
 8000918:	4823      	ldr	r0, [pc, #140]	; (80009a8 <HW_TIM1_Init+0xec>)
 800091a:	f004 f8b9 	bl	8004a90 <HAL_TIM_OC_Init>
 800091e:	4603      	mov	r3, r0
 8000920:	2b00      	cmp	r3, #0
 8000922:	d001      	beq.n	8000928 <HW_TIM1_Init+0x6c>
        Error_Handler();
 8000924:	f000 fc30 	bl	8001188 <Error_Handler>
    }

    sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000928:	2300      	movs	r3, #0
 800092a:	643b      	str	r3, [r7, #64]	; 0x40
    sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800092c:	2300      	movs	r3, #0
 800092e:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig);
 8000930:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000934:	4619      	mov	r1, r3
 8000936:	481c      	ldr	r0, [pc, #112]	; (80009a8 <HW_TIM1_Init+0xec>)
 8000938:	f004 fff2 	bl	8005920 <HAL_TIMEx_MasterConfigSynchronization>

    sConfigOC.OCMode = TIM_OCMODE_TIMING;
 800093c:	2300      	movs	r3, #0
 800093e:	627b      	str	r3, [r7, #36]	; 0x24
    sConfigOC.Pulse = 0;
 8000940:	2300      	movs	r3, #0
 8000942:	62bb      	str	r3, [r7, #40]	; 0x28
    sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000944:	2300      	movs	r3, #0
 8000946:	62fb      	str	r3, [r7, #44]	; 0x2c
    sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000948:	2300      	movs	r3, #0
 800094a:	633b      	str	r3, [r7, #48]	; 0x30
    sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800094c:	2300      	movs	r3, #0
 800094e:	637b      	str	r3, [r7, #52]	; 0x34
    sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000950:	2300      	movs	r3, #0
 8000952:	63bb      	str	r3, [r7, #56]	; 0x38
    sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000954:	2300      	movs	r3, #0
 8000956:	63fb      	str	r3, [r7, #60]	; 0x3c
    if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK) {
 8000958:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800095c:	2208      	movs	r2, #8
 800095e:	4619      	mov	r1, r3
 8000960:	4811      	ldr	r0, [pc, #68]	; (80009a8 <HW_TIM1_Init+0xec>)
 8000962:	f004 fae7 	bl	8004f34 <HAL_TIM_OC_ConfigChannel>
 8000966:	4603      	mov	r3, r0
 8000968:	2b00      	cmp	r3, #0
 800096a:	d001      	beq.n	8000970 <HW_TIM1_Init+0xb4>
        Error_Handler();
 800096c:	f000 fc0c 	bl	8001188 <Error_Handler>
    }

    sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000970:	2300      	movs	r3, #0
 8000972:	607b      	str	r3, [r7, #4]
    sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000974:	2300      	movs	r3, #0
 8000976:	60bb      	str	r3, [r7, #8]
    sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000978:	2300      	movs	r3, #0
 800097a:	60fb      	str	r3, [r7, #12]
    sBreakDeadTimeConfig.DeadTime = 0;
 800097c:	2300      	movs	r3, #0
 800097e:	613b      	str	r3, [r7, #16]
    sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000980:	2300      	movs	r3, #0
 8000982:	617b      	str	r3, [r7, #20]
    sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000984:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000988:	61bb      	str	r3, [r7, #24]
    sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800098a:	2300      	movs	r3, #0
 800098c:	623b      	str	r3, [r7, #32]
    HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig);
 800098e:	1d3b      	adds	r3, r7, #4
 8000990:	4619      	mov	r1, r3
 8000992:	4805      	ldr	r0, [pc, #20]	; (80009a8 <HW_TIM1_Init+0xec>)
 8000994:	f005 f830 	bl	80059f8 <HAL_TIMEx_ConfigBreakDeadTime>

    HAL_TIM_MspPostInit(&htim1);
 8000998:	4803      	ldr	r0, [pc, #12]	; (80009a8 <HW_TIM1_Init+0xec>)
 800099a:	f000 fe15 	bl	80015c8 <HAL_TIM_MspPostInit>
}
 800099e:	bf00      	nop
 80009a0:	3748      	adds	r7, #72	; 0x48
 80009a2:	46bd      	mov	sp, r7
 80009a4:	bd80      	pop	{r7, pc}
 80009a6:	bf00      	nop
 80009a8:	200001c8 	.word	0x200001c8
 80009ac:	40012c00 	.word	0x40012c00

080009b0 <HW_TIM2_Init>:

/**
 * @brief TIM2: 1ms Base Timer (1kHz Frequency)
 */
void HW_TIM2_Init(void) {
 80009b0:	b580      	push	{r7, lr}
 80009b2:	b086      	sub	sp, #24
 80009b4:	af00      	add	r7, sp, #0
    TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 80009b6:	f107 0308 	add.w	r3, r7, #8
 80009ba:	2200      	movs	r2, #0
 80009bc:	601a      	str	r2, [r3, #0]
 80009be:	605a      	str	r2, [r3, #4]
 80009c0:	609a      	str	r2, [r3, #8]
 80009c2:	60da      	str	r2, [r3, #12]
    TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 80009c4:	463b      	mov	r3, r7
 80009c6:	2200      	movs	r2, #0
 80009c8:	601a      	str	r2, [r3, #0]
 80009ca:	605a      	str	r2, [r3, #4]

    htim2.Instance = TIM2;
 80009cc:	4b1b      	ldr	r3, [pc, #108]	; (8000a3c <HW_TIM2_Init+0x8c>)
 80009ce:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80009d2:	601a      	str	r2, [r3, #0]
    htim2.Init.Prescaler = 71; // 72MHz / 72 = 1MHz
 80009d4:	4b19      	ldr	r3, [pc, #100]	; (8000a3c <HW_TIM2_Init+0x8c>)
 80009d6:	2247      	movs	r2, #71	; 0x47
 80009d8:	605a      	str	r2, [r3, #4]
    htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80009da:	4b18      	ldr	r3, [pc, #96]	; (8000a3c <HW_TIM2_Init+0x8c>)
 80009dc:	2200      	movs	r2, #0
 80009de:	609a      	str	r2, [r3, #8]
    htim2.Init.Period = 999;   // 1MHz / 1000 = 1kHz (1ms)
 80009e0:	4b16      	ldr	r3, [pc, #88]	; (8000a3c <HW_TIM2_Init+0x8c>)
 80009e2:	f240 32e7 	movw	r2, #999	; 0x3e7
 80009e6:	60da      	str	r2, [r3, #12]
    htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80009e8:	4b14      	ldr	r3, [pc, #80]	; (8000a3c <HW_TIM2_Init+0x8c>)
 80009ea:	2200      	movs	r2, #0
 80009ec:	611a      	str	r2, [r3, #16]
    htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80009ee:	4b13      	ldr	r3, [pc, #76]	; (8000a3c <HW_TIM2_Init+0x8c>)
 80009f0:	2200      	movs	r2, #0
 80009f2:	619a      	str	r2, [r3, #24]

    if (HAL_TIM_Base_Init(&htim2) != HAL_OK) {
 80009f4:	4811      	ldr	r0, [pc, #68]	; (8000a3c <HW_TIM2_Init+0x8c>)
 80009f6:	f003 ff9c 	bl	8004932 <HAL_TIM_Base_Init>
 80009fa:	4603      	mov	r3, r0
 80009fc:	2b00      	cmp	r3, #0
 80009fe:	d001      	beq.n	8000a04 <HW_TIM2_Init+0x54>
        Error_Handler();
 8000a00:	f000 fbc2 	bl	8001188 <Error_Handler>
    }

    sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000a04:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000a08:	60bb      	str	r3, [r7, #8]
    if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK) {
 8000a0a:	f107 0308 	add.w	r3, r7, #8
 8000a0e:	4619      	mov	r1, r3
 8000a10:	480a      	ldr	r0, [pc, #40]	; (8000a3c <HW_TIM2_Init+0x8c>)
 8000a12:	f004 fbad 	bl	8005170 <HAL_TIM_ConfigClockSource>
 8000a16:	4603      	mov	r3, r0
 8000a18:	2b00      	cmp	r3, #0
 8000a1a:	d001      	beq.n	8000a20 <HW_TIM2_Init+0x70>
        Error_Handler();
 8000a1c:	f000 fbb4 	bl	8001188 <Error_Handler>
    }

    sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a20:	2300      	movs	r3, #0
 8000a22:	603b      	str	r3, [r7, #0]
    sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a24:	2300      	movs	r3, #0
 8000a26:	607b      	str	r3, [r7, #4]
    HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig);
 8000a28:	463b      	mov	r3, r7
 8000a2a:	4619      	mov	r1, r3
 8000a2c:	4803      	ldr	r0, [pc, #12]	; (8000a3c <HW_TIM2_Init+0x8c>)
 8000a2e:	f004 ff77 	bl	8005920 <HAL_TIMEx_MasterConfigSynchronization>
}
 8000a32:	bf00      	nop
 8000a34:	3718      	adds	r7, #24
 8000a36:	46bd      	mov	sp, r7
 8000a38:	bd80      	pop	{r7, pc}
 8000a3a:	bf00      	nop
 8000a3c:	20000210 	.word	0x20000210

08000a40 <HW_TIM4_Init>:

/**
 * @brief TIM4: PWM 제어용 (Channel 2 사용 - PD13 리맵)
 */
void HW_TIM4_Init(void) {
 8000a40:	b580      	push	{r7, lr}
 8000a42:	b08a      	sub	sp, #40	; 0x28
 8000a44:	af00      	add	r7, sp, #0
    TIM_OC_InitTypeDef sConfigOC = { 0 };
 8000a46:	f107 0308 	add.w	r3, r7, #8
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	601a      	str	r2, [r3, #0]
 8000a4e:	605a      	str	r2, [r3, #4]
 8000a50:	609a      	str	r2, [r3, #8]
 8000a52:	60da      	str	r2, [r3, #12]
 8000a54:	611a      	str	r2, [r3, #16]
 8000a56:	615a      	str	r2, [r3, #20]
 8000a58:	619a      	str	r2, [r3, #24]

    htim4.Instance = TIM4;
 8000a5a:	4b28      	ldr	r3, [pc, #160]	; (8000afc <HW_TIM4_Init+0xbc>)
 8000a5c:	4a28      	ldr	r2, [pc, #160]	; (8000b00 <HW_TIM4_Init+0xc0>)
 8000a5e:	601a      	str	r2, [r3, #0]
    htim4.Init.Prescaler = 0;
 8000a60:	4b26      	ldr	r3, [pc, #152]	; (8000afc <HW_TIM4_Init+0xbc>)
 8000a62:	2200      	movs	r2, #0
 8000a64:	605a      	str	r2, [r3, #4]
    htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a66:	4b25      	ldr	r3, [pc, #148]	; (8000afc <HW_TIM4_Init+0xbc>)
 8000a68:	2200      	movs	r2, #0
 8000a6a:	609a      	str	r2, [r3, #8]
    htim4.Init.Period = 3599; // 20kHz
 8000a6c:	4b23      	ldr	r3, [pc, #140]	; (8000afc <HW_TIM4_Init+0xbc>)
 8000a6e:	f640 620f 	movw	r2, #3599	; 0xe0f
 8000a72:	60da      	str	r2, [r3, #12]
    htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a74:	4b21      	ldr	r3, [pc, #132]	; (8000afc <HW_TIM4_Init+0xbc>)
 8000a76:	2200      	movs	r2, #0
 8000a78:	611a      	str	r2, [r3, #16]
    htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000a7a:	4b20      	ldr	r3, [pc, #128]	; (8000afc <HW_TIM4_Init+0xbc>)
 8000a7c:	2280      	movs	r2, #128	; 0x80
 8000a7e:	619a      	str	r2, [r3, #24]

    if (HAL_TIM_PWM_Init(&htim4) != HAL_OK) {
 8000a80:	481e      	ldr	r0, [pc, #120]	; (8000afc <HW_TIM4_Init+0xbc>)
 8000a82:	f004 f85d 	bl	8004b40 <HAL_TIM_PWM_Init>
 8000a86:	4603      	mov	r3, r0
 8000a88:	2b00      	cmp	r3, #0
 8000a8a:	d001      	beq.n	8000a90 <HW_TIM4_Init+0x50>
        Error_Handler();
 8000a8c:	f000 fb7c 	bl	8001188 <Error_Handler>
    }

    // --- PD13 사용을 위한 리맵 설정 ---
    __HAL_RCC_AFIO_CLK_ENABLE();
 8000a90:	4b1c      	ldr	r3, [pc, #112]	; (8000b04 <HW_TIM4_Init+0xc4>)
 8000a92:	699b      	ldr	r3, [r3, #24]
 8000a94:	4a1b      	ldr	r2, [pc, #108]	; (8000b04 <HW_TIM4_Init+0xc4>)
 8000a96:	f043 0301 	orr.w	r3, r3, #1
 8000a9a:	6193      	str	r3, [r2, #24]
 8000a9c:	4b19      	ldr	r3, [pc, #100]	; (8000b04 <HW_TIM4_Init+0xc4>)
 8000a9e:	699b      	ldr	r3, [r3, #24]
 8000aa0:	f003 0301 	and.w	r3, r3, #1
 8000aa4:	607b      	str	r3, [r7, #4]
 8000aa6:	687b      	ldr	r3, [r7, #4]
    __HAL_AFIO_REMAP_TIM4_ENABLE();
 8000aa8:	4b17      	ldr	r3, [pc, #92]	; (8000b08 <HW_TIM4_Init+0xc8>)
 8000aaa:	685b      	ldr	r3, [r3, #4]
 8000aac:	627b      	str	r3, [r7, #36]	; 0x24
 8000aae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ab0:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8000ab4:	627b      	str	r3, [r7, #36]	; 0x24
 8000ab6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ab8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000abc:	627b      	str	r3, [r7, #36]	; 0x24
 8000abe:	4a12      	ldr	r2, [pc, #72]	; (8000b08 <HW_TIM4_Init+0xc8>)
 8000ac0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ac2:	6053      	str	r3, [r2, #4]

    sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000ac4:	2360      	movs	r3, #96	; 0x60
 8000ac6:	60bb      	str	r3, [r7, #8]
    sConfigOC.Pulse = 0;
 8000ac8:	2300      	movs	r3, #0
 8000aca:	60fb      	str	r3, [r7, #12]
    sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000acc:	2300      	movs	r3, #0
 8000ace:	613b      	str	r3, [r7, #16]
    sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000ad0:	2300      	movs	r3, #0
 8000ad2:	61bb      	str	r3, [r7, #24]

    if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK) {
 8000ad4:	f107 0308 	add.w	r3, r7, #8
 8000ad8:	2204      	movs	r2, #4
 8000ada:	4619      	mov	r1, r3
 8000adc:	4807      	ldr	r0, [pc, #28]	; (8000afc <HW_TIM4_Init+0xbc>)
 8000ade:	f004 fa85 	bl	8004fec <HAL_TIM_PWM_ConfigChannel>
 8000ae2:	4603      	mov	r3, r0
 8000ae4:	2b00      	cmp	r3, #0
 8000ae6:	d001      	beq.n	8000aec <HW_TIM4_Init+0xac>
        Error_Handler();
 8000ae8:	f000 fb4e 	bl	8001188 <Error_Handler>
    }

    HAL_TIM_MspPostInit(&htim4);
 8000aec:	4803      	ldr	r0, [pc, #12]	; (8000afc <HW_TIM4_Init+0xbc>)
 8000aee:	f000 fd6b 	bl	80015c8 <HAL_TIM_MspPostInit>
}
 8000af2:	bf00      	nop
 8000af4:	3728      	adds	r7, #40	; 0x28
 8000af6:	46bd      	mov	sp, r7
 8000af8:	bd80      	pop	{r7, pc}
 8000afa:	bf00      	nop
 8000afc:	20000258 	.word	0x20000258
 8000b00:	40000800 	.word	0x40000800
 8000b04:	40021000 	.word	0x40021000
 8000b08:	40010000 	.word	0x40010000

08000b0c <HW_TIM8_Init>:

/**
 * @brief TIM8: Advanced Timer - PWM 제어용 (Channel 2 사용 - PC7)
 */
void HW_TIM8_Init(void) {
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	b090      	sub	sp, #64	; 0x40
 8000b10:	af00      	add	r7, sp, #0
    TIM_OC_InitTypeDef sConfigOC = { 0 };
 8000b12:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b16:	2200      	movs	r2, #0
 8000b18:	601a      	str	r2, [r3, #0]
 8000b1a:	605a      	str	r2, [r3, #4]
 8000b1c:	609a      	str	r2, [r3, #8]
 8000b1e:	60da      	str	r2, [r3, #12]
 8000b20:	611a      	str	r2, [r3, #16]
 8000b22:	615a      	str	r2, [r3, #20]
 8000b24:	619a      	str	r2, [r3, #24]
    TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = { 0 };
 8000b26:	1d3b      	adds	r3, r7, #4
 8000b28:	2220      	movs	r2, #32
 8000b2a:	2100      	movs	r1, #0
 8000b2c:	4618      	mov	r0, r3
 8000b2e:	f005 fa65 	bl	8005ffc <memset>

    htim8.Instance = TIM8;
 8000b32:	4b2c      	ldr	r3, [pc, #176]	; (8000be4 <HW_TIM8_Init+0xd8>)
 8000b34:	4a2c      	ldr	r2, [pc, #176]	; (8000be8 <HW_TIM8_Init+0xdc>)
 8000b36:	601a      	str	r2, [r3, #0]
    htim8.Init.Prescaler = 0;
 8000b38:	4b2a      	ldr	r3, [pc, #168]	; (8000be4 <HW_TIM8_Init+0xd8>)
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	605a      	str	r2, [r3, #4]
    htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b3e:	4b29      	ldr	r3, [pc, #164]	; (8000be4 <HW_TIM8_Init+0xd8>)
 8000b40:	2200      	movs	r2, #0
 8000b42:	609a      	str	r2, [r3, #8]
    htim8.Init.Period = 3599;  // 20kHz
 8000b44:	4b27      	ldr	r3, [pc, #156]	; (8000be4 <HW_TIM8_Init+0xd8>)
 8000b46:	f640 620f 	movw	r2, #3599	; 0xe0f
 8000b4a:	60da      	str	r2, [r3, #12]
    htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000b4c:	4b25      	ldr	r3, [pc, #148]	; (8000be4 <HW_TIM8_Init+0xd8>)
 8000b4e:	2200      	movs	r2, #0
 8000b50:	611a      	str	r2, [r3, #16]
    htim8.Init.RepetitionCounter = 0;
 8000b52:	4b24      	ldr	r3, [pc, #144]	; (8000be4 <HW_TIM8_Init+0xd8>)
 8000b54:	2200      	movs	r2, #0
 8000b56:	615a      	str	r2, [r3, #20]
    htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000b58:	4b22      	ldr	r3, [pc, #136]	; (8000be4 <HW_TIM8_Init+0xd8>)
 8000b5a:	2280      	movs	r2, #128	; 0x80
 8000b5c:	619a      	str	r2, [r3, #24]

    if (HAL_TIM_PWM_Init(&htim8) != HAL_OK) {
 8000b5e:	4821      	ldr	r0, [pc, #132]	; (8000be4 <HW_TIM8_Init+0xd8>)
 8000b60:	f003 ffee 	bl	8004b40 <HAL_TIM_PWM_Init>
 8000b64:	4603      	mov	r3, r0
 8000b66:	2b00      	cmp	r3, #0
 8000b68:	d001      	beq.n	8000b6e <HW_TIM8_Init+0x62>
        Error_Handler();
 8000b6a:	f000 fb0d 	bl	8001188 <Error_Handler>
    }

    sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000b6e:	2360      	movs	r3, #96	; 0x60
 8000b70:	627b      	str	r3, [r7, #36]	; 0x24
    sConfigOC.Pulse = 0;
 8000b72:	2300      	movs	r3, #0
 8000b74:	62bb      	str	r3, [r7, #40]	; 0x28
    sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000b76:	2300      	movs	r3, #0
 8000b78:	62fb      	str	r3, [r7, #44]	; 0x2c
    sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000b7a:	2300      	movs	r3, #0
 8000b7c:	633b      	str	r3, [r7, #48]	; 0x30
    sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000b7e:	2300      	movs	r3, #0
 8000b80:	637b      	str	r3, [r7, #52]	; 0x34
    sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000b82:	2300      	movs	r3, #0
 8000b84:	63bb      	str	r3, [r7, #56]	; 0x38
    sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000b86:	2300      	movs	r3, #0
 8000b88:	63fb      	str	r3, [r7, #60]	; 0x3c

    if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK) {
 8000b8a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b8e:	2204      	movs	r2, #4
 8000b90:	4619      	mov	r1, r3
 8000b92:	4814      	ldr	r0, [pc, #80]	; (8000be4 <HW_TIM8_Init+0xd8>)
 8000b94:	f004 fa2a 	bl	8004fec <HAL_TIM_PWM_ConfigChannel>
 8000b98:	4603      	mov	r3, r0
 8000b9a:	2b00      	cmp	r3, #0
 8000b9c:	d001      	beq.n	8000ba2 <HW_TIM8_Init+0x96>
        Error_Handler();
 8000b9e:	f000 faf3 	bl	8001188 <Error_Handler>
    }

    // 고급 타이머 출력 활성화 설정
    sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000ba2:	2300      	movs	r3, #0
 8000ba4:	607b      	str	r3, [r7, #4]
    sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000ba6:	2300      	movs	r3, #0
 8000ba8:	60bb      	str	r3, [r7, #8]
    sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000baa:	2300      	movs	r3, #0
 8000bac:	60fb      	str	r3, [r7, #12]
    sBreakDeadTimeConfig.DeadTime = 0;
 8000bae:	2300      	movs	r3, #0
 8000bb0:	613b      	str	r3, [r7, #16]
    sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000bb2:	2300      	movs	r3, #0
 8000bb4:	617b      	str	r3, [r7, #20]
    sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000bb6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000bba:	61bb      	str	r3, [r7, #24]
    sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_ENABLE;
 8000bbc:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000bc0:	623b      	str	r3, [r7, #32]

    if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK) {
 8000bc2:	1d3b      	adds	r3, r7, #4
 8000bc4:	4619      	mov	r1, r3
 8000bc6:	4807      	ldr	r0, [pc, #28]	; (8000be4 <HW_TIM8_Init+0xd8>)
 8000bc8:	f004 ff16 	bl	80059f8 <HAL_TIMEx_ConfigBreakDeadTime>
 8000bcc:	4603      	mov	r3, r0
 8000bce:	2b00      	cmp	r3, #0
 8000bd0:	d001      	beq.n	8000bd6 <HW_TIM8_Init+0xca>
        Error_Handler();
 8000bd2:	f000 fad9 	bl	8001188 <Error_Handler>
    }

    HAL_TIM_MspPostInit(&htim8);
 8000bd6:	4803      	ldr	r0, [pc, #12]	; (8000be4 <HW_TIM8_Init+0xd8>)
 8000bd8:	f000 fcf6 	bl	80015c8 <HAL_TIM_MspPostInit>
}
 8000bdc:	bf00      	nop
 8000bde:	3740      	adds	r7, #64	; 0x40
 8000be0:	46bd      	mov	sp, r7
 8000be2:	bd80      	pop	{r7, pc}
 8000be4:	200002a0 	.word	0x200002a0
 8000be8:	40013400 	.word	0x40013400

08000bec <HW_TIM_SetPWM_Duty>:
/* 아래는 기존 시작/Duty 설정/콜백 함수들 유지 */
HAL_StatusTypeDef HW_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t channel) {
    return HAL_TIM_PWM_Start(htim, channel);
}

void HW_TIM_SetPWM_Duty(TIM_HandleTypeDef *htim, uint32_t channel, uint32_t pulse) {
 8000bec:	b480      	push	{r7}
 8000bee:	b085      	sub	sp, #20
 8000bf0:	af00      	add	r7, sp, #0
 8000bf2:	60f8      	str	r0, [r7, #12]
 8000bf4:	60b9      	str	r1, [r7, #8]
 8000bf6:	607a      	str	r2, [r7, #4]
    __HAL_TIM_SET_COMPARE(htim, channel, pulse);
 8000bf8:	68bb      	ldr	r3, [r7, #8]
 8000bfa:	2b00      	cmp	r3, #0
 8000bfc:	d104      	bne.n	8000c08 <HW_TIM_SetPWM_Duty+0x1c>
 8000bfe:	68fb      	ldr	r3, [r7, #12]
 8000c00:	681b      	ldr	r3, [r3, #0]
 8000c02:	687a      	ldr	r2, [r7, #4]
 8000c04:	635a      	str	r2, [r3, #52]	; 0x34
}
 8000c06:	e013      	b.n	8000c30 <HW_TIM_SetPWM_Duty+0x44>
    __HAL_TIM_SET_COMPARE(htim, channel, pulse);
 8000c08:	68bb      	ldr	r3, [r7, #8]
 8000c0a:	2b04      	cmp	r3, #4
 8000c0c:	d104      	bne.n	8000c18 <HW_TIM_SetPWM_Duty+0x2c>
 8000c0e:	68fb      	ldr	r3, [r7, #12]
 8000c10:	681a      	ldr	r2, [r3, #0]
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	6393      	str	r3, [r2, #56]	; 0x38
}
 8000c16:	e00b      	b.n	8000c30 <HW_TIM_SetPWM_Duty+0x44>
    __HAL_TIM_SET_COMPARE(htim, channel, pulse);
 8000c18:	68bb      	ldr	r3, [r7, #8]
 8000c1a:	2b08      	cmp	r3, #8
 8000c1c:	d104      	bne.n	8000c28 <HW_TIM_SetPWM_Duty+0x3c>
 8000c1e:	68fb      	ldr	r3, [r7, #12]
 8000c20:	681a      	ldr	r2, [r3, #0]
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	63d3      	str	r3, [r2, #60]	; 0x3c
}
 8000c26:	e003      	b.n	8000c30 <HW_TIM_SetPWM_Duty+0x44>
    __HAL_TIM_SET_COMPARE(htim, channel, pulse);
 8000c28:	68fb      	ldr	r3, [r7, #12]
 8000c2a:	681a      	ldr	r2, [r3, #0]
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	6413      	str	r3, [r2, #64]	; 0x40
}
 8000c30:	bf00      	nop
 8000c32:	3714      	adds	r7, #20
 8000c34:	46bd      	mov	sp, r7
 8000c36:	bc80      	pop	{r7}
 8000c38:	4770      	bx	lr
	...

08000c3c <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8000c3c:	b480      	push	{r7}
 8000c3e:	b083      	sub	sp, #12
 8000c40:	af00      	add	r7, sp, #0
 8000c42:	6078      	str	r0, [r7, #4]
    static uint32_t led_counter = 0;
    if (htim->Instance == TIM2) {
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	681b      	ldr	r3, [r3, #0]
 8000c48:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000c4c:	d10e      	bne.n	8000c6c <HAL_TIM_PeriodElapsedCallback+0x30>
        led_counter++;
 8000c4e:	4b0a      	ldr	r3, [pc, #40]	; (8000c78 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8000c50:	681b      	ldr	r3, [r3, #0]
 8000c52:	3301      	adds	r3, #1
 8000c54:	4a08      	ldr	r2, [pc, #32]	; (8000c78 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8000c56:	6013      	str	r3, [r2, #0]
        if (led_counter >= 100) {
 8000c58:	4b07      	ldr	r3, [pc, #28]	; (8000c78 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8000c5a:	681b      	ldr	r3, [r3, #0]
 8000c5c:	2b63      	cmp	r3, #99	; 0x63
 8000c5e:	d905      	bls.n	8000c6c <HAL_TIM_PeriodElapsedCallback+0x30>
            led_counter = 0;
 8000c60:	4b05      	ldr	r3, [pc, #20]	; (8000c78 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8000c62:	2200      	movs	r2, #0
 8000c64:	601a      	str	r2, [r3, #0]
            timer_100ms_flag = 1;
 8000c66:	4b05      	ldr	r3, [pc, #20]	; (8000c7c <HAL_TIM_PeriodElapsedCallback+0x40>)
 8000c68:	2201      	movs	r2, #1
 8000c6a:	701a      	strb	r2, [r3, #0]
        }
    }
}
 8000c6c:	bf00      	nop
 8000c6e:	370c      	adds	r7, #12
 8000c70:	46bd      	mov	sp, r7
 8000c72:	bc80      	pop	{r7}
 8000c74:	4770      	bx	lr
 8000c76:	bf00      	nop
 8000c78:	200002ec 	.word	0x200002ec
 8000c7c:	200002e8 	.word	0x200002e8

08000c80 <HW_USART1_UART_Init>:

/**
 * @brief USART1 Initialization
 */
void HW_USART1_UART_Init(void)
{
 8000c80:	b580      	push	{r7, lr}
 8000c82:	af00      	add	r7, sp, #0
  huart1.Instance = USART1;
 8000c84:	4b11      	ldr	r3, [pc, #68]	; (8000ccc <HW_USART1_UART_Init+0x4c>)
 8000c86:	4a12      	ldr	r2, [pc, #72]	; (8000cd0 <HW_USART1_UART_Init+0x50>)
 8000c88:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000c8a:	4b10      	ldr	r3, [pc, #64]	; (8000ccc <HW_USART1_UART_Init+0x4c>)
 8000c8c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000c90:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000c92:	4b0e      	ldr	r3, [pc, #56]	; (8000ccc <HW_USART1_UART_Init+0x4c>)
 8000c94:	2200      	movs	r2, #0
 8000c96:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000c98:	4b0c      	ldr	r3, [pc, #48]	; (8000ccc <HW_USART1_UART_Init+0x4c>)
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000c9e:	4b0b      	ldr	r3, [pc, #44]	; (8000ccc <HW_USART1_UART_Init+0x4c>)
 8000ca0:	2200      	movs	r2, #0
 8000ca2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000ca4:	4b09      	ldr	r3, [pc, #36]	; (8000ccc <HW_USART1_UART_Init+0x4c>)
 8000ca6:	220c      	movs	r2, #12
 8000ca8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000caa:	4b08      	ldr	r3, [pc, #32]	; (8000ccc <HW_USART1_UART_Init+0x4c>)
 8000cac:	2200      	movs	r2, #0
 8000cae:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000cb0:	4b06      	ldr	r3, [pc, #24]	; (8000ccc <HW_USART1_UART_Init+0x4c>)
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK) Error_Handler();
 8000cb6:	4805      	ldr	r0, [pc, #20]	; (8000ccc <HW_USART1_UART_Init+0x4c>)
 8000cb8:	f004 ff01 	bl	8005abe <HAL_UART_Init>
 8000cbc:	4603      	mov	r3, r0
 8000cbe:	2b00      	cmp	r3, #0
 8000cc0:	d001      	beq.n	8000cc6 <HW_USART1_UART_Init+0x46>
 8000cc2:	f000 fa61 	bl	8001188 <Error_Handler>
}
 8000cc6:	bf00      	nop
 8000cc8:	bd80      	pop	{r7, pc}
 8000cca:	bf00      	nop
 8000ccc:	200002f0 	.word	0x200002f0
 8000cd0:	40013800 	.word	0x40013800

08000cd4 <HW_USART2_UART_Init>:

/**
 * @brief USART2 Initialization
 */
void HW_USART2_UART_Init(void)
{
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	af00      	add	r7, sp, #0
  huart2.Instance = USART2;
 8000cd8:	4b11      	ldr	r3, [pc, #68]	; (8000d20 <HW_USART2_UART_Init+0x4c>)
 8000cda:	4a12      	ldr	r2, [pc, #72]	; (8000d24 <HW_USART2_UART_Init+0x50>)
 8000cdc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000cde:	4b10      	ldr	r3, [pc, #64]	; (8000d20 <HW_USART2_UART_Init+0x4c>)
 8000ce0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000ce4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000ce6:	4b0e      	ldr	r3, [pc, #56]	; (8000d20 <HW_USART2_UART_Init+0x4c>)
 8000ce8:	2200      	movs	r2, #0
 8000cea:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000cec:	4b0c      	ldr	r3, [pc, #48]	; (8000d20 <HW_USART2_UART_Init+0x4c>)
 8000cee:	2200      	movs	r2, #0
 8000cf0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000cf2:	4b0b      	ldr	r3, [pc, #44]	; (8000d20 <HW_USART2_UART_Init+0x4c>)
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000cf8:	4b09      	ldr	r3, [pc, #36]	; (8000d20 <HW_USART2_UART_Init+0x4c>)
 8000cfa:	220c      	movs	r2, #12
 8000cfc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000cfe:	4b08      	ldr	r3, [pc, #32]	; (8000d20 <HW_USART2_UART_Init+0x4c>)
 8000d00:	2200      	movs	r2, #0
 8000d02:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000d04:	4b06      	ldr	r3, [pc, #24]	; (8000d20 <HW_USART2_UART_Init+0x4c>)
 8000d06:	2200      	movs	r2, #0
 8000d08:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK) Error_Handler();
 8000d0a:	4805      	ldr	r0, [pc, #20]	; (8000d20 <HW_USART2_UART_Init+0x4c>)
 8000d0c:	f004 fed7 	bl	8005abe <HAL_UART_Init>
 8000d10:	4603      	mov	r3, r0
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	d001      	beq.n	8000d1a <HW_USART2_UART_Init+0x46>
 8000d16:	f000 fa37 	bl	8001188 <Error_Handler>
}
 8000d1a:	bf00      	nop
 8000d1c:	bd80      	pop	{r7, pc}
 8000d1e:	bf00      	nop
 8000d20:	20000338 	.word	0x20000338
 8000d24:	40004400 	.word	0x40004400

08000d28 <HW_USART3_UART_Init>:

/**
 * @brief USART3 Initialization
 */
void HW_USART3_UART_Init(void)
{
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	af00      	add	r7, sp, #0
  huart3.Instance = USART3;
 8000d2c:	4b11      	ldr	r3, [pc, #68]	; (8000d74 <HW_USART3_UART_Init+0x4c>)
 8000d2e:	4a12      	ldr	r2, [pc, #72]	; (8000d78 <HW_USART3_UART_Init+0x50>)
 8000d30:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8000d32:	4b10      	ldr	r3, [pc, #64]	; (8000d74 <HW_USART3_UART_Init+0x4c>)
 8000d34:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000d38:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000d3a:	4b0e      	ldr	r3, [pc, #56]	; (8000d74 <HW_USART3_UART_Init+0x4c>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000d40:	4b0c      	ldr	r3, [pc, #48]	; (8000d74 <HW_USART3_UART_Init+0x4c>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000d46:	4b0b      	ldr	r3, [pc, #44]	; (8000d74 <HW_USART3_UART_Init+0x4c>)
 8000d48:	2200      	movs	r2, #0
 8000d4a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000d4c:	4b09      	ldr	r3, [pc, #36]	; (8000d74 <HW_USART3_UART_Init+0x4c>)
 8000d4e:	220c      	movs	r2, #12
 8000d50:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000d52:	4b08      	ldr	r3, [pc, #32]	; (8000d74 <HW_USART3_UART_Init+0x4c>)
 8000d54:	2200      	movs	r2, #0
 8000d56:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000d58:	4b06      	ldr	r3, [pc, #24]	; (8000d74 <HW_USART3_UART_Init+0x4c>)
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK) Error_Handler();
 8000d5e:	4805      	ldr	r0, [pc, #20]	; (8000d74 <HW_USART3_UART_Init+0x4c>)
 8000d60:	f004 fead 	bl	8005abe <HAL_UART_Init>
 8000d64:	4603      	mov	r3, r0
 8000d66:	2b00      	cmp	r3, #0
 8000d68:	d001      	beq.n	8000d6e <HW_USART3_UART_Init+0x46>
 8000d6a:	f000 fa0d 	bl	8001188 <Error_Handler>
}
 8000d6e:	bf00      	nop
 8000d70:	bd80      	pop	{r7, pc}
 8000d72:	bf00      	nop
 8000d74:	20000380 	.word	0x20000380
 8000d78:	40004800 	.word	0x40004800

08000d7c <HW_UART4_Init>:

/**
 * @brief UART4 Initialization
 */
void HW_UART4_Init(void)
{
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	af00      	add	r7, sp, #0
  huart4.Instance = UART4;
 8000d80:	4b11      	ldr	r3, [pc, #68]	; (8000dc8 <HW_UART4_Init+0x4c>)
 8000d82:	4a12      	ldr	r2, [pc, #72]	; (8000dcc <HW_UART4_Init+0x50>)
 8000d84:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8000d86:	4b10      	ldr	r3, [pc, #64]	; (8000dc8 <HW_UART4_Init+0x4c>)
 8000d88:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000d8c:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8000d8e:	4b0e      	ldr	r3, [pc, #56]	; (8000dc8 <HW_UART4_Init+0x4c>)
 8000d90:	2200      	movs	r2, #0
 8000d92:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8000d94:	4b0c      	ldr	r3, [pc, #48]	; (8000dc8 <HW_UART4_Init+0x4c>)
 8000d96:	2200      	movs	r2, #0
 8000d98:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8000d9a:	4b0b      	ldr	r3, [pc, #44]	; (8000dc8 <HW_UART4_Init+0x4c>)
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8000da0:	4b09      	ldr	r3, [pc, #36]	; (8000dc8 <HW_UART4_Init+0x4c>)
 8000da2:	220c      	movs	r2, #12
 8000da4:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000da6:	4b08      	ldr	r3, [pc, #32]	; (8000dc8 <HW_UART4_Init+0x4c>)
 8000da8:	2200      	movs	r2, #0
 8000daa:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8000dac:	4b06      	ldr	r3, [pc, #24]	; (8000dc8 <HW_UART4_Init+0x4c>)
 8000dae:	2200      	movs	r2, #0
 8000db0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK) Error_Handler();
 8000db2:	4805      	ldr	r0, [pc, #20]	; (8000dc8 <HW_UART4_Init+0x4c>)
 8000db4:	f004 fe83 	bl	8005abe <HAL_UART_Init>
 8000db8:	4603      	mov	r3, r0
 8000dba:	2b00      	cmp	r3, #0
 8000dbc:	d001      	beq.n	8000dc2 <HW_UART4_Init+0x46>
 8000dbe:	f000 f9e3 	bl	8001188 <Error_Handler>
}
 8000dc2:	bf00      	nop
 8000dc4:	bd80      	pop	{r7, pc}
 8000dc6:	bf00      	nop
 8000dc8:	200003c8 	.word	0x200003c8
 8000dcc:	40004c00 	.word	0x40004c00

08000dd0 <HW_UART5_Init>:

/**
 * @brief UART5 Initialization
 */
void HW_UART5_Init(void)
{
 8000dd0:	b580      	push	{r7, lr}
 8000dd2:	af00      	add	r7, sp, #0
  huart5.Instance = UART5;
 8000dd4:	4b11      	ldr	r3, [pc, #68]	; (8000e1c <HW_UART5_Init+0x4c>)
 8000dd6:	4a12      	ldr	r2, [pc, #72]	; (8000e20 <HW_UART5_Init+0x50>)
 8000dd8:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 8000dda:	4b10      	ldr	r3, [pc, #64]	; (8000e1c <HW_UART5_Init+0x4c>)
 8000ddc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000de0:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8000de2:	4b0e      	ldr	r3, [pc, #56]	; (8000e1c <HW_UART5_Init+0x4c>)
 8000de4:	2200      	movs	r2, #0
 8000de6:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8000de8:	4b0c      	ldr	r3, [pc, #48]	; (8000e1c <HW_UART5_Init+0x4c>)
 8000dea:	2200      	movs	r2, #0
 8000dec:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8000dee:	4b0b      	ldr	r3, [pc, #44]	; (8000e1c <HW_UART5_Init+0x4c>)
 8000df0:	2200      	movs	r2, #0
 8000df2:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8000df4:	4b09      	ldr	r3, [pc, #36]	; (8000e1c <HW_UART5_Init+0x4c>)
 8000df6:	220c      	movs	r2, #12
 8000df8:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000dfa:	4b08      	ldr	r3, [pc, #32]	; (8000e1c <HW_UART5_Init+0x4c>)
 8000dfc:	2200      	movs	r2, #0
 8000dfe:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e00:	4b06      	ldr	r3, [pc, #24]	; (8000e1c <HW_UART5_Init+0x4c>)
 8000e02:	2200      	movs	r2, #0
 8000e04:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK) Error_Handler();
 8000e06:	4805      	ldr	r0, [pc, #20]	; (8000e1c <HW_UART5_Init+0x4c>)
 8000e08:	f004 fe59 	bl	8005abe <HAL_UART_Init>
 8000e0c:	4603      	mov	r3, r0
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	d001      	beq.n	8000e16 <HW_UART5_Init+0x46>
 8000e12:	f000 f9b9 	bl	8001188 <Error_Handler>
}
 8000e16:	bf00      	nop
 8000e18:	bd80      	pop	{r7, pc}
 8000e1a:	bf00      	nop
 8000e1c:	20000410 	.word	0x20000410
 8000e20:	40005000 	.word	0x40005000

08000e24 <HW_USB_PCD_Init>:
/**
 * @brief USB_OTG_FS Initialization Function
 * @details 장치 모드로 설정하며, 엔드포인트 8개를 기본으로 구성합니다.
 */
void HW_USB_PCD_Init(void)
{
 8000e24:	b580      	push	{r7, lr}
 8000e26:	af00      	add	r7, sp, #0
  hpcd_USB_FS.Instance = USB;
 8000e28:	4b0d      	ldr	r3, [pc, #52]	; (8000e60 <HW_USB_PCD_Init+0x3c>)
 8000e2a:	4a0e      	ldr	r2, [pc, #56]	; (8000e64 <HW_USB_PCD_Init+0x40>)
 8000e2c:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8000e2e:	4b0c      	ldr	r3, [pc, #48]	; (8000e60 <HW_USB_PCD_Init+0x3c>)
 8000e30:	2208      	movs	r2, #8
 8000e32:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8000e34:	4b0a      	ldr	r3, [pc, #40]	; (8000e60 <HW_USB_PCD_Init+0x3c>)
 8000e36:	2202      	movs	r2, #2
 8000e38:	719a      	strb	r2, [r3, #6]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8000e3a:	4b09      	ldr	r3, [pc, #36]	; (8000e60 <HW_USB_PCD_Init+0x3c>)
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8000e40:	4b07      	ldr	r3, [pc, #28]	; (8000e60 <HW_USB_PCD_Init+0x3c>)
 8000e42:	2200      	movs	r2, #0
 8000e44:	72da      	strb	r2, [r3, #11]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8000e46:	4b06      	ldr	r3, [pc, #24]	; (8000e60 <HW_USB_PCD_Init+0x3c>)
 8000e48:	2200      	movs	r2, #0
 8000e4a:	731a      	strb	r2, [r3, #12]

  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8000e4c:	4804      	ldr	r0, [pc, #16]	; (8000e60 <HW_USB_PCD_Init+0x3c>)
 8000e4e:	f002 fd0a 	bl	8003866 <HAL_PCD_Init>
 8000e52:	4603      	mov	r3, r0
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	d001      	beq.n	8000e5c <HW_USB_PCD_Init+0x38>
  {
    /* 시스템 에러 핸들러 호출 가능 */
    Error_Handler();
 8000e58:	f000 f996 	bl	8001188 <Error_Handler>
  }
}
 8000e5c:	bf00      	nop
 8000e5e:	bd80      	pop	{r7, pc}
 8000e60:	20000458 	.word	0x20000458
 8000e64:	40005c00 	.word	0x40005c00

08000e68 <main>:
/* Private function prototypes -----------------------------------------------*/
void TOF_Simple_Init(void);
void TOF_Start_Ranging(void);

/* Main program --------------------------------------------------------------*/
int main(void) {
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	b098      	sub	sp, #96	; 0x60
 8000e6c:	af04      	add	r7, sp, #16
    HAL_Init();
 8000e6e:	f000 fe27 	bl	8001ac0 <HAL_Init>
    SystemClock_Config();
 8000e72:	f7ff fcb5 	bl	80007e0 <SystemClock_Config>

    /* 주변장치 초기화 */
    HW_GPIO_Init();
 8000e76:	f7ff fa99 	bl	80003ac <HW_GPIO_Init>
    HW_RTC_Init();
 8000e7a:	f7ff fc5d 	bl	8000738 <HW_RTC_Init>
    HW_DAC_Init();
 8000e7e:	f7ff fa49 	bl	8000314 <HW_DAC_Init>
    HW_I2C1_Init();
 8000e82:	f7ff fb93 	bl	80005ac <HW_I2C1_Init>
    HW_I2C2_Init();
 8000e86:	f7ff fbc1 	bl	800060c <HW_I2C2_Init>
    HW_SPI2_Init();
 8000e8a:	f7ff fc71 	bl	8000770 <HW_SPI2_Init>
    HW_TIM1_Init();
 8000e8e:	f7ff fd15 	bl	80008bc <HW_TIM1_Init>
    HW_TIM2_Init();
 8000e92:	f7ff fd8d 	bl	80009b0 <HW_TIM2_Init>
    HW_TIM8_Init();
 8000e96:	f7ff fe39 	bl	8000b0c <HW_TIM8_Init>
    HW_USART1_UART_Init();
 8000e9a:	f7ff fef1 	bl	8000c80 <HW_USART1_UART_Init>
    HW_USART2_UART_Init();
 8000e9e:	f7ff ff19 	bl	8000cd4 <HW_USART2_UART_Init>
    HW_USART3_UART_Init();
 8000ea2:	f7ff ff41 	bl	8000d28 <HW_USART3_UART_Init>
    HW_UART4_Init();
 8000ea6:	f7ff ff69 	bl	8000d7c <HW_UART4_Init>
    HW_UART5_Init();
 8000eaa:	f7ff ff91 	bl	8000dd0 <HW_UART5_Init>
    HW_CAN_Init();
 8000eae:	f7ff f9c1 	bl	8000234 <HW_CAN_Init>
    HW_TIM4_Init();
 8000eb2:	f7ff fdc5 	bl	8000a40 <HW_TIM4_Init>
    HW_USB_PCD_Init();
 8000eb6:	f7ff ffb5 	bl	8000e24 <HW_USB_PCD_Init>

    /* USER CODE BEGIN 2 */
    // RS485 초기화
    HW_RS485_Init_Config(&rs485_ch3, &huart3, DE3_GPIO_Port, DE3_Pin);
 8000eba:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000ebe:	4a5c      	ldr	r2, [pc, #368]	; (8001030 <main+0x1c8>)
 8000ec0:	495c      	ldr	r1, [pc, #368]	; (8001034 <main+0x1cc>)
 8000ec2:	485d      	ldr	r0, [pc, #372]	; (8001038 <main+0x1d0>)
 8000ec4:	f7ff fbd2 	bl	800066c <HW_RS485_Init_Config>

    // 모터 드라이버 및 초기 핀 설정
    HAL_GPIO_WritePin(M1_SLEEP_GPIO_Port, M1_SLEEP_Pin, GPIO_PIN_SET);
 8000ec8:	2201      	movs	r2, #1
 8000eca:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000ece:	485b      	ldr	r0, [pc, #364]	; (800103c <main+0x1d4>)
 8000ed0:	f001 fc33 	bl	800273a <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(M2_SLEEP_GPIO_Port, M2_SLEEP_Pin, GPIO_PIN_SET);
 8000ed4:	2201      	movs	r2, #1
 8000ed6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000eda:	4858      	ldr	r0, [pc, #352]	; (800103c <main+0x1d4>)
 8000edc:	f001 fc2d 	bl	800273a <HAL_GPIO_WritePin>

    // PWM 시작 및 출력 허용
    HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 8000ee0:	2104      	movs	r1, #4
 8000ee2:	4857      	ldr	r0, [pc, #348]	; (8001040 <main+0x1d8>)
 8000ee4:	f003 fe7c 	bl	8004be0 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_2);
 8000ee8:	2104      	movs	r1, #4
 8000eea:	4856      	ldr	r0, [pc, #344]	; (8001044 <main+0x1dc>)
 8000eec:	f003 fe78 	bl	8004be0 <HAL_TIM_PWM_Start>
    __HAL_TIM_MOE_ENABLE(&htim8);
 8000ef0:	4b54      	ldr	r3, [pc, #336]	; (8001044 <main+0x1dc>)
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000ef6:	4b53      	ldr	r3, [pc, #332]	; (8001044 <main+0x1dc>)
 8000ef8:	681b      	ldr	r3, [r3, #0]
 8000efa:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8000efe:	645a      	str	r2, [r3, #68]	; 0x44

    // 센서 활성화 및 초기화
    HAL_GPIO_WritePin(TOF_SHUT1_GPIO_Port, TOF_SHUT1_Pin, GPIO_PIN_SET);
 8000f00:	2201      	movs	r2, #1
 8000f02:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000f06:	4850      	ldr	r0, [pc, #320]	; (8001048 <main+0x1e0>)
 8000f08:	f001 fc17 	bl	800273a <HAL_GPIO_WritePin>
    HAL_Delay(100);
 8000f0c:	2064      	movs	r0, #100	; 0x64
 8000f0e:	f000 fe39 	bl	8001b84 <HAL_Delay>
    TOF_Simple_Init();
 8000f12:	f000 f8a9 	bl	8001068 <TOF_Simple_Init>

    // 100ms 타이머 인터럽트 시작
    HAL_TIM_Base_Start_IT(&htim2);
 8000f16:	484d      	ldr	r0, [pc, #308]	; (800104c <main+0x1e4>)
 8000f18:	f003 fd5a 	bl	80049d0 <HAL_TIM_Base_Start_IT>
    /* USER CODE END 2 */

    while (1) {
        /* [STEP 1] 100ms 주기적 측정 요청 */
        if (timer_100ms_flag == 1) {
 8000f1c:	4b4c      	ldr	r3, [pc, #304]	; (8001050 <main+0x1e8>)
 8000f1e:	781b      	ldrb	r3, [r3, #0]
 8000f20:	b2db      	uxtb	r3, r3
 8000f22:	2b01      	cmp	r3, #1
 8000f24:	d12b      	bne.n	8000f7e <main+0x116>
            timer_100ms_flag = 0;
 8000f26:	4b4a      	ldr	r3, [pc, #296]	; (8001050 <main+0x1e8>)
 8000f28:	2200      	movs	r2, #0
 8000f2a:	701a      	strb	r2, [r3, #0]

            if (!tof_initialized) {
 8000f2c:	4b49      	ldr	r3, [pc, #292]	; (8001054 <main+0x1ec>)
 8000f2e:	781b      	ldrb	r3, [r3, #0]
 8000f30:	2b00      	cmp	r3, #0
 8000f32:	d101      	bne.n	8000f38 <main+0xd0>
                TOF_Simple_Init();
 8000f34:	f000 f898 	bl	8001068 <TOF_Simple_Init>
            }

            // 센서가 IDLE 상태일 때만 새로운 측정 시작
            if (tof_initialized && tof_step == TOF_STATE_IDLE) {
 8000f38:	4b46      	ldr	r3, [pc, #280]	; (8001054 <main+0x1ec>)
 8000f3a:	781b      	ldrb	r3, [r3, #0]
 8000f3c:	2b00      	cmp	r3, #0
 8000f3e:	d00d      	beq.n	8000f5c <main+0xf4>
 8000f40:	4b45      	ldr	r3, [pc, #276]	; (8001058 <main+0x1f0>)
 8000f42:	781b      	ldrb	r3, [r3, #0]
 8000f44:	2b00      	cmp	r3, #0
 8000f46:	d109      	bne.n	8000f5c <main+0xf4>
                TOF_Start_Ranging();
 8000f48:	f000 f8f4 	bl	8001134 <TOF_Start_Ranging>
                tof_step = TOF_STATE_READY_WAIT;
 8000f4c:	4b42      	ldr	r3, [pc, #264]	; (8001058 <main+0x1f0>)
 8000f4e:	2201      	movs	r2, #1
 8000f50:	701a      	strb	r2, [r3, #0]
                tof_timeout_tick = HAL_GetTick(); // 타임아웃 감시용
 8000f52:	f000 fe0d 	bl	8001b70 <HAL_GetTick>
 8000f56:	4603      	mov	r3, r0
 8000f58:	4a40      	ldr	r2, [pc, #256]	; (800105c <main+0x1f4>)
 8000f5a:	6013      	str	r3, [r2, #0]
            }

            // PWM 제어 및 LED 토글 유지
			uint32_t duty_20_percent = 720;
 8000f5c:	f44f 7334 	mov.w	r3, #720	; 0x2d0
 8000f60:	64fb      	str	r3, [r7, #76]	; 0x4c
            HW_TIM_SetPWM_Duty(&htim4, TIM_CHANNEL_2, duty_20_percent);
 8000f62:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8000f64:	2104      	movs	r1, #4
 8000f66:	4836      	ldr	r0, [pc, #216]	; (8001040 <main+0x1d8>)
 8000f68:	f7ff fe40 	bl	8000bec <HW_TIM_SetPWM_Duty>
            HW_TIM_SetPWM_Duty(&htim8, TIM_CHANNEL_2, duty_20_percent);
 8000f6c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8000f6e:	2104      	movs	r1, #4
 8000f70:	4834      	ldr	r0, [pc, #208]	; (8001044 <main+0x1dc>)
 8000f72:	f7ff fe3b 	bl	8000bec <HW_TIM_SetPWM_Duty>
            HAL_GPIO_TogglePin(GPIOB, LED1_Pin);
 8000f76:	2101      	movs	r1, #1
 8000f78:	4833      	ldr	r0, [pc, #204]	; (8001048 <main+0x1e0>)
 8000f7a:	f001 fbf6 	bl	800276a <HAL_GPIO_TogglePin>
        }

        /* [STEP 2] TOF_INT 핀(PE1) 상태 실시간 체크 */
        if (tof_step == TOF_STATE_READY_WAIT) {
 8000f7e:	4b36      	ldr	r3, [pc, #216]	; (8001058 <main+0x1f0>)
 8000f80:	781b      	ldrb	r3, [r3, #0]
 8000f82:	2b01      	cmp	r3, #1
 8000f84:	d1ca      	bne.n	8000f1c <main+0xb4>
            // 센서가 측정을 완료하여 INT 핀을 Low로 내렸는지 확인
            if (HAL_GPIO_ReadPin(GPIOE, TOF_INT_Pin) == GPIO_PIN_RESET) {
 8000f86:	2102      	movs	r1, #2
 8000f88:	482c      	ldr	r0, [pc, #176]	; (800103c <main+0x1d4>)
 8000f8a:	f001 fbbf 	bl	800270c <HAL_GPIO_ReadPin>
 8000f8e:	4603      	mov	r3, r0
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	d140      	bne.n	8001016 <main+0x1ae>
                uint8_t range_data[2];
                // 거리 값 읽기 (0x0096)
                if (HAL_I2C_Mem_Read(&hi2c2, TOF_ADDR, 0x0096, I2C_MEMADD_SIZE_16BIT, range_data, 2, 100) == HAL_OK) {
 8000f94:	2364      	movs	r3, #100	; 0x64
 8000f96:	9302      	str	r3, [sp, #8]
 8000f98:	2302      	movs	r3, #2
 8000f9a:	9301      	str	r3, [sp, #4]
 8000f9c:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8000fa0:	9300      	str	r3, [sp, #0]
 8000fa2:	2310      	movs	r3, #16
 8000fa4:	2296      	movs	r2, #150	; 0x96
 8000fa6:	2152      	movs	r1, #82	; 0x52
 8000fa8:	482d      	ldr	r0, [pc, #180]	; (8001060 <main+0x1f8>)
 8000faa:	f001 fe35 	bl	8002c18 <HAL_I2C_Mem_Read>
 8000fae:	4603      	mov	r3, r0
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	d11c      	bne.n	8000fee <main+0x186>
                    uint16_t distance = (range_data[0] << 8) | range_data[1];
 8000fb4:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 8000fb8:	021b      	lsls	r3, r3, #8
 8000fba:	b21a      	sxth	r2, r3
 8000fbc:	f897 3049 	ldrb.w	r3, [r7, #73]	; 0x49
 8000fc0:	b21b      	sxth	r3, r3
 8000fc2:	4313      	orrs	r3, r2
 8000fc4:	b21b      	sxth	r3, r3
 8000fc6:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
                    char tof_msg[64];
                    sprintf(tof_msg, "Distance: %d mm\r\n", distance);
 8000fca:	f8b7 204a 	ldrh.w	r2, [r7, #74]	; 0x4a
 8000fce:	1d3b      	adds	r3, r7, #4
 8000fd0:	4924      	ldr	r1, [pc, #144]	; (8001064 <main+0x1fc>)
 8000fd2:	4618      	mov	r0, r3
 8000fd4:	f004 fff2 	bl	8005fbc <siprintf>
                    HW_RS485_Transmit(&rs485_ch3, (uint8_t*)tof_msg, strlen(tof_msg), 50);
 8000fd8:	1d3b      	adds	r3, r7, #4
 8000fda:	4618      	mov	r0, r3
 8000fdc:	f7ff f922 	bl	8000224 <strlen>
 8000fe0:	4603      	mov	r3, r0
 8000fe2:	b29a      	uxth	r2, r3
 8000fe4:	1d39      	adds	r1, r7, #4
 8000fe6:	2332      	movs	r3, #50	; 0x32
 8000fe8:	4813      	ldr	r0, [pc, #76]	; (8001038 <main+0x1d0>)
 8000fea:	f7ff fb76 	bl	80006da <HW_RS485_Transmit>
                }

                // 인터럽트 클리어 (반드시 수행해야 핀이 다시 High로 복귀)
                uint8_t clear_int = 0x01;
 8000fee:	2301      	movs	r3, #1
 8000ff0:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
                HAL_I2C_Mem_Write(&hi2c2, TOF_ADDR, 0x0086, I2C_MEMADD_SIZE_16BIT, &clear_int, 1, 10);
 8000ff4:	230a      	movs	r3, #10
 8000ff6:	9302      	str	r3, [sp, #8]
 8000ff8:	2301      	movs	r3, #1
 8000ffa:	9301      	str	r3, [sp, #4]
 8000ffc:	f107 0347 	add.w	r3, r7, #71	; 0x47
 8001000:	9300      	str	r3, [sp, #0]
 8001002:	2310      	movs	r3, #16
 8001004:	2286      	movs	r2, #134	; 0x86
 8001006:	2152      	movs	r1, #82	; 0x52
 8001008:	4815      	ldr	r0, [pc, #84]	; (8001060 <main+0x1f8>)
 800100a:	f001 fd0b 	bl	8002a24 <HAL_I2C_Mem_Write>

                tof_step = TOF_STATE_IDLE;
 800100e:	4b12      	ldr	r3, [pc, #72]	; (8001058 <main+0x1f0>)
 8001010:	2200      	movs	r2, #0
 8001012:	701a      	strb	r2, [r3, #0]
 8001014:	e782      	b.n	8000f1c <main+0xb4>
            }
            // 안전장치: 150ms 동안 응답 없으면 IDLE로 복귀 (배선 이탈 등 대비)
            else if (HAL_GetTick() - tof_timeout_tick > 150) {
 8001016:	f000 fdab 	bl	8001b70 <HAL_GetTick>
 800101a:	4602      	mov	r2, r0
 800101c:	4b0f      	ldr	r3, [pc, #60]	; (800105c <main+0x1f4>)
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	1ad3      	subs	r3, r2, r3
 8001022:	2b96      	cmp	r3, #150	; 0x96
 8001024:	f67f af7a 	bls.w	8000f1c <main+0xb4>
                tof_step = TOF_STATE_IDLE;
 8001028:	4b0b      	ldr	r3, [pc, #44]	; (8001058 <main+0x1f0>)
 800102a:	2200      	movs	r2, #0
 800102c:	701a      	strb	r2, [r3, #0]
        if (timer_100ms_flag == 1) {
 800102e:	e775      	b.n	8000f1c <main+0xb4>
 8001030:	40011400 	.word	0x40011400
 8001034:	20000380 	.word	0x20000380
 8001038:	20000730 	.word	0x20000730
 800103c:	40011800 	.word	0x40011800
 8001040:	20000258 	.word	0x20000258
 8001044:	200002a0 	.word	0x200002a0
 8001048:	40010c00 	.word	0x40010c00
 800104c:	20000210 	.word	0x20000210
 8001050:	200002e8 	.word	0x200002e8
 8001054:	2000073c 	.word	0x2000073c
 8001058:	2000073d 	.word	0x2000073d
 800105c:	20000740 	.word	0x20000740
 8001060:	20000108 	.word	0x20000108
 8001064:	08006938 	.word	0x08006938

08001068 <TOF_Simple_Init>:
        }
    }
}

/* USER CODE BEGIN 4 */
void TOF_Simple_Init(void) {
 8001068:	b580      	push	{r7, lr}
 800106a:	b096      	sub	sp, #88	; 0x58
 800106c:	af04      	add	r7, sp, #16
    uint8_t data = 0;
 800106e:	2300      	movs	r3, #0
 8001070:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
    HAL_StatusTypeDef status;
    char debug_msg[64];

    // Model ID 확인 (VL53L1X = 0xEA)
    status = HAL_I2C_Mem_Read(&hi2c2, TOF_ADDR, 0x010F, I2C_MEMADD_SIZE_16BIT, &data, 1, 100);
 8001074:	2364      	movs	r3, #100	; 0x64
 8001076:	9302      	str	r3, [sp, #8]
 8001078:	2301      	movs	r3, #1
 800107a:	9301      	str	r3, [sp, #4]
 800107c:	f107 0346 	add.w	r3, r7, #70	; 0x46
 8001080:	9300      	str	r3, [sp, #0]
 8001082:	2310      	movs	r3, #16
 8001084:	f240 120f 	movw	r2, #271	; 0x10f
 8001088:	2152      	movs	r1, #82	; 0x52
 800108a:	4824      	ldr	r0, [pc, #144]	; (800111c <TOF_Simple_Init+0xb4>)
 800108c:	f001 fdc4 	bl	8002c18 <HAL_I2C_Mem_Read>
 8001090:	4603      	mov	r3, r0
 8001092:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

    if (status == HAL_OK && data == 0xEA) {
 8001096:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800109a:	2b00      	cmp	r3, #0
 800109c:	d126      	bne.n	80010ec <TOF_Simple_Init+0x84>
 800109e:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80010a2:	2bea      	cmp	r3, #234	; 0xea
 80010a4:	d122      	bne.n	80010ec <TOF_Simple_Init+0x84>
        // 기본 부팅 및 초기화 (0x0087에 0x01을 써서 시스템 가동)
        uint8_t start_cmd = 0x01;
 80010a6:	2301      	movs	r3, #1
 80010a8:	70fb      	strb	r3, [r7, #3]
        if (HAL_I2C_Mem_Write(&hi2c2, TOF_ADDR, 0x0087, I2C_MEMADD_SIZE_16BIT, &start_cmd, 1, 100) == HAL_OK) {
 80010aa:	2364      	movs	r3, #100	; 0x64
 80010ac:	9302      	str	r3, [sp, #8]
 80010ae:	2301      	movs	r3, #1
 80010b0:	9301      	str	r3, [sp, #4]
 80010b2:	1cfb      	adds	r3, r7, #3
 80010b4:	9300      	str	r3, [sp, #0]
 80010b6:	2310      	movs	r3, #16
 80010b8:	2287      	movs	r2, #135	; 0x87
 80010ba:	2152      	movs	r1, #82	; 0x52
 80010bc:	4817      	ldr	r0, [pc, #92]	; (800111c <TOF_Simple_Init+0xb4>)
 80010be:	f001 fcb1 	bl	8002a24 <HAL_I2C_Mem_Write>
 80010c2:	4603      	mov	r3, r0
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d10b      	bne.n	80010e0 <TOF_Simple_Init+0x78>
            tof_initialized = 1;
 80010c8:	4b15      	ldr	r3, [pc, #84]	; (8001120 <TOF_Simple_Init+0xb8>)
 80010ca:	2201      	movs	r2, #1
 80010cc:	701a      	strb	r2, [r3, #0]
            sprintf(debug_msg, "[TOF] Init Success (ID: 0x%02X)\r\n", data);
 80010ce:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80010d2:	461a      	mov	r2, r3
 80010d4:	1d3b      	adds	r3, r7, #4
 80010d6:	4913      	ldr	r1, [pc, #76]	; (8001124 <TOF_Simple_Init+0xbc>)
 80010d8:	4618      	mov	r0, r3
 80010da:	f004 ff6f 	bl	8005fbc <siprintf>
    if (status == HAL_OK && data == 0xEA) {
 80010de:	e00d      	b.n	80010fc <TOF_Simple_Init+0x94>
        } else {
            sprintf(debug_msg, "[TOF] Config Write Failed!\r\n");
 80010e0:	1d3b      	adds	r3, r7, #4
 80010e2:	4911      	ldr	r1, [pc, #68]	; (8001128 <TOF_Simple_Init+0xc0>)
 80010e4:	4618      	mov	r0, r3
 80010e6:	f004 ff69 	bl	8005fbc <siprintf>
    if (status == HAL_OK && data == 0xEA) {
 80010ea:	e007      	b.n	80010fc <TOF_Simple_Init+0x94>
        }
    } else {
        sprintf(debug_msg, "[TOF] Search Failed! Status: %d, ID: 0x%02X\r\n", status, data);
 80010ec:	f897 2047 	ldrb.w	r2, [r7, #71]	; 0x47
 80010f0:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80010f4:	1d38      	adds	r0, r7, #4
 80010f6:	490d      	ldr	r1, [pc, #52]	; (800112c <TOF_Simple_Init+0xc4>)
 80010f8:	f004 ff60 	bl	8005fbc <siprintf>
    }
    HW_RS485_Transmit(&rs485_ch3, (uint8_t*)debug_msg, strlen(debug_msg), 50);
 80010fc:	1d3b      	adds	r3, r7, #4
 80010fe:	4618      	mov	r0, r3
 8001100:	f7ff f890 	bl	8000224 <strlen>
 8001104:	4603      	mov	r3, r0
 8001106:	b29a      	uxth	r2, r3
 8001108:	1d39      	adds	r1, r7, #4
 800110a:	2332      	movs	r3, #50	; 0x32
 800110c:	4808      	ldr	r0, [pc, #32]	; (8001130 <TOF_Simple_Init+0xc8>)
 800110e:	f7ff fae4 	bl	80006da <HW_RS485_Transmit>
}
 8001112:	bf00      	nop
 8001114:	3748      	adds	r7, #72	; 0x48
 8001116:	46bd      	mov	sp, r7
 8001118:	bd80      	pop	{r7, pc}
 800111a:	bf00      	nop
 800111c:	20000108 	.word	0x20000108
 8001120:	2000073c 	.word	0x2000073c
 8001124:	0800694c 	.word	0x0800694c
 8001128:	08006970 	.word	0x08006970
 800112c:	08006990 	.word	0x08006990
 8001130:	20000730 	.word	0x20000730

08001134 <TOF_Start_Ranging>:

void TOF_Start_Ranging(void) {
 8001134:	b580      	push	{r7, lr}
 8001136:	b086      	sub	sp, #24
 8001138:	af04      	add	r7, sp, #16
    uint8_t start_cmd = 0x01;
 800113a:	2301      	movs	r3, #1
 800113c:	70fb      	strb	r3, [r7, #3]
    if (HAL_I2C_Mem_Write(&hi2c2, TOF_ADDR, 0x0087, I2C_MEMADD_SIZE_16BIT, &start_cmd, 1, 100) != HAL_OK) {
 800113e:	2364      	movs	r3, #100	; 0x64
 8001140:	9302      	str	r3, [sp, #8]
 8001142:	2301      	movs	r3, #1
 8001144:	9301      	str	r3, [sp, #4]
 8001146:	1cfb      	adds	r3, r7, #3
 8001148:	9300      	str	r3, [sp, #0]
 800114a:	2310      	movs	r3, #16
 800114c:	2287      	movs	r2, #135	; 0x87
 800114e:	2152      	movs	r1, #82	; 0x52
 8001150:	480a      	ldr	r0, [pc, #40]	; (800117c <TOF_Start_Ranging+0x48>)
 8001152:	f001 fc67 	bl	8002a24 <HAL_I2C_Mem_Write>
 8001156:	4603      	mov	r3, r0
 8001158:	2b00      	cmp	r3, #0
 800115a:	d00b      	beq.n	8001174 <TOF_Start_Ranging+0x40>
        char *err = "[TOF] Start Failed!\r\n";
 800115c:	4b08      	ldr	r3, [pc, #32]	; (8001180 <TOF_Start_Ranging+0x4c>)
 800115e:	607b      	str	r3, [r7, #4]
        HW_RS485_Transmit(&rs485_ch3, (uint8_t*)err, strlen(err), 50);
 8001160:	6878      	ldr	r0, [r7, #4]
 8001162:	f7ff f85f 	bl	8000224 <strlen>
 8001166:	4603      	mov	r3, r0
 8001168:	b29a      	uxth	r2, r3
 800116a:	2332      	movs	r3, #50	; 0x32
 800116c:	6879      	ldr	r1, [r7, #4]
 800116e:	4805      	ldr	r0, [pc, #20]	; (8001184 <TOF_Start_Ranging+0x50>)
 8001170:	f7ff fab3 	bl	80006da <HW_RS485_Transmit>
    }
}
 8001174:	bf00      	nop
 8001176:	3708      	adds	r7, #8
 8001178:	46bd      	mov	sp, r7
 800117a:	bd80      	pop	{r7, pc}
 800117c:	20000108 	.word	0x20000108
 8001180:	080069c0 	.word	0x080069c0
 8001184:	20000730 	.word	0x20000730

08001188 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8001188:	b480      	push	{r7}
 800118a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800118c:	b672      	cpsid	i
}
 800118e:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001190:	e7fe      	b.n	8001190 <Error_Handler+0x8>
	...

08001194 <HAL_MspInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
/**
 * Initializes the Global MSP.
 */
void HAL_MspInit(void) {
 8001194:	b480      	push	{r7}
 8001196:	b085      	sub	sp, #20
 8001198:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN MspInit 0 */

	/* USER CODE END MspInit 0 */

	__HAL_RCC_AFIO_CLK_ENABLE();
 800119a:	4b13      	ldr	r3, [pc, #76]	; (80011e8 <HAL_MspInit+0x54>)
 800119c:	699b      	ldr	r3, [r3, #24]
 800119e:	4a12      	ldr	r2, [pc, #72]	; (80011e8 <HAL_MspInit+0x54>)
 80011a0:	f043 0301 	orr.w	r3, r3, #1
 80011a4:	6193      	str	r3, [r2, #24]
 80011a6:	4b10      	ldr	r3, [pc, #64]	; (80011e8 <HAL_MspInit+0x54>)
 80011a8:	699b      	ldr	r3, [r3, #24]
 80011aa:	f003 0301 	and.w	r3, r3, #1
 80011ae:	60bb      	str	r3, [r7, #8]
 80011b0:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_PWR_CLK_ENABLE();
 80011b2:	4b0d      	ldr	r3, [pc, #52]	; (80011e8 <HAL_MspInit+0x54>)
 80011b4:	69db      	ldr	r3, [r3, #28]
 80011b6:	4a0c      	ldr	r2, [pc, #48]	; (80011e8 <HAL_MspInit+0x54>)
 80011b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80011bc:	61d3      	str	r3, [r2, #28]
 80011be:	4b0a      	ldr	r3, [pc, #40]	; (80011e8 <HAL_MspInit+0x54>)
 80011c0:	69db      	ldr	r3, [r3, #28]
 80011c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011c6:	607b      	str	r3, [r7, #4]
 80011c8:	687b      	ldr	r3, [r7, #4]

	/* System interrupt init*/

	/** ENABLE: Full SWJ (JTAG-DP + SW-DP): Reset State
	 */
	__HAL_AFIO_REMAP_SWJ_ENABLE();
 80011ca:	4b08      	ldr	r3, [pc, #32]	; (80011ec <HAL_MspInit+0x58>)
 80011cc:	685b      	ldr	r3, [r3, #4]
 80011ce:	60fb      	str	r3, [r7, #12]
 80011d0:	68fb      	ldr	r3, [r7, #12]
 80011d2:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80011d6:	60fb      	str	r3, [r7, #12]
 80011d8:	4a04      	ldr	r2, [pc, #16]	; (80011ec <HAL_MspInit+0x58>)
 80011da:	68fb      	ldr	r3, [r7, #12]
 80011dc:	6053      	str	r3, [r2, #4]

	/* USER CODE BEGIN MspInit 1 */

	/* USER CODE END MspInit 1 */
}
 80011de:	bf00      	nop
 80011e0:	3714      	adds	r7, #20
 80011e2:	46bd      	mov	sp, r7
 80011e4:	bc80      	pop	{r7}
 80011e6:	4770      	bx	lr
 80011e8:	40021000 	.word	0x40021000
 80011ec:	40010000 	.word	0x40010000

080011f0 <HAL_CAN_MspInit>:
 * @brief CAN MSP Initialization
 * This function configures the hardware resources used in this example
 * @param hcan: CAN handle pointer
 * @retval None
 */
void HAL_CAN_MspInit(CAN_HandleTypeDef *hcan) {
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b08a      	sub	sp, #40	; 0x28
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 80011f8:	f107 0314 	add.w	r3, r7, #20
 80011fc:	2200      	movs	r2, #0
 80011fe:	601a      	str	r2, [r3, #0]
 8001200:	605a      	str	r2, [r3, #4]
 8001202:	609a      	str	r2, [r3, #8]
 8001204:	60da      	str	r2, [r3, #12]
	if (hcan->Instance == CAN1) {
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	4a24      	ldr	r2, [pc, #144]	; (800129c <HAL_CAN_MspInit+0xac>)
 800120c:	4293      	cmp	r3, r2
 800120e:	d141      	bne.n	8001294 <HAL_CAN_MspInit+0xa4>
		/* USER CODE BEGIN CAN1_MspInit 0 */

		/* USER CODE END CAN1_MspInit 0 */
		/* Peripheral clock enable */
		__HAL_RCC_CAN1_CLK_ENABLE();
 8001210:	4b23      	ldr	r3, [pc, #140]	; (80012a0 <HAL_CAN_MspInit+0xb0>)
 8001212:	69db      	ldr	r3, [r3, #28]
 8001214:	4a22      	ldr	r2, [pc, #136]	; (80012a0 <HAL_CAN_MspInit+0xb0>)
 8001216:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800121a:	61d3      	str	r3, [r2, #28]
 800121c:	4b20      	ldr	r3, [pc, #128]	; (80012a0 <HAL_CAN_MspInit+0xb0>)
 800121e:	69db      	ldr	r3, [r3, #28]
 8001220:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001224:	613b      	str	r3, [r7, #16]
 8001226:	693b      	ldr	r3, [r7, #16]

		__HAL_RCC_GPIOD_CLK_ENABLE();
 8001228:	4b1d      	ldr	r3, [pc, #116]	; (80012a0 <HAL_CAN_MspInit+0xb0>)
 800122a:	699b      	ldr	r3, [r3, #24]
 800122c:	4a1c      	ldr	r2, [pc, #112]	; (80012a0 <HAL_CAN_MspInit+0xb0>)
 800122e:	f043 0320 	orr.w	r3, r3, #32
 8001232:	6193      	str	r3, [r2, #24]
 8001234:	4b1a      	ldr	r3, [pc, #104]	; (80012a0 <HAL_CAN_MspInit+0xb0>)
 8001236:	699b      	ldr	r3, [r3, #24]
 8001238:	f003 0320 	and.w	r3, r3, #32
 800123c:	60fb      	str	r3, [r7, #12]
 800123e:	68fb      	ldr	r3, [r7, #12]
		/**CAN GPIO Configuration
		 PD0     ------> CAN_RX
		 PD1     ------> CAN_TX
		 */
		GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001240:	2301      	movs	r3, #1
 8001242:	617b      	str	r3, [r7, #20]
		GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001244:	2300      	movs	r3, #0
 8001246:	61bb      	str	r3, [r7, #24]
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001248:	2300      	movs	r3, #0
 800124a:	61fb      	str	r3, [r7, #28]
		HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800124c:	f107 0314 	add.w	r3, r7, #20
 8001250:	4619      	mov	r1, r3
 8001252:	4814      	ldr	r0, [pc, #80]	; (80012a4 <HAL_CAN_MspInit+0xb4>)
 8001254:	f001 f8c6 	bl	80023e4 <HAL_GPIO_Init>

		GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001258:	2302      	movs	r3, #2
 800125a:	617b      	str	r3, [r7, #20]
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800125c:	2302      	movs	r3, #2
 800125e:	61bb      	str	r3, [r7, #24]
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001260:	2303      	movs	r3, #3
 8001262:	623b      	str	r3, [r7, #32]
		HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001264:	f107 0314 	add.w	r3, r7, #20
 8001268:	4619      	mov	r1, r3
 800126a:	480e      	ldr	r0, [pc, #56]	; (80012a4 <HAL_CAN_MspInit+0xb4>)
 800126c:	f001 f8ba 	bl	80023e4 <HAL_GPIO_Init>

		__HAL_AFIO_REMAP_CAN1_3();
 8001270:	4b0d      	ldr	r3, [pc, #52]	; (80012a8 <HAL_CAN_MspInit+0xb8>)
 8001272:	685b      	ldr	r3, [r3, #4]
 8001274:	627b      	str	r3, [r7, #36]	; 0x24
 8001276:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001278:	f423 43c0 	bic.w	r3, r3, #24576	; 0x6000
 800127c:	627b      	str	r3, [r7, #36]	; 0x24
 800127e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001280:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8001284:	627b      	str	r3, [r7, #36]	; 0x24
 8001286:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001288:	f443 43c0 	orr.w	r3, r3, #24576	; 0x6000
 800128c:	627b      	str	r3, [r7, #36]	; 0x24
 800128e:	4a06      	ldr	r2, [pc, #24]	; (80012a8 <HAL_CAN_MspInit+0xb8>)
 8001290:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001292:	6053      	str	r3, [r2, #4]
		/* USER CODE BEGIN CAN1_MspInit 1 */

		/* USER CODE END CAN1_MspInit 1 */
	}

}
 8001294:	bf00      	nop
 8001296:	3728      	adds	r7, #40	; 0x28
 8001298:	46bd      	mov	sp, r7
 800129a:	bd80      	pop	{r7, pc}
 800129c:	40006400 	.word	0x40006400
 80012a0:	40021000 	.word	0x40021000
 80012a4:	40011400 	.word	0x40011400
 80012a8:	40010000 	.word	0x40010000

080012ac <HAL_DAC_MspInit>:
 * @brief DAC MSP Initialization
 * This function configures the hardware resources used in this example
 * @param hdac: DAC handle pointer
 * @retval None
 */
void HAL_DAC_MspInit(DAC_HandleTypeDef *hdac) {
 80012ac:	b580      	push	{r7, lr}
 80012ae:	b088      	sub	sp, #32
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 80012b4:	f107 0310 	add.w	r3, r7, #16
 80012b8:	2200      	movs	r2, #0
 80012ba:	601a      	str	r2, [r3, #0]
 80012bc:	605a      	str	r2, [r3, #4]
 80012be:	609a      	str	r2, [r3, #8]
 80012c0:	60da      	str	r2, [r3, #12]
	if (hdac->Instance == DAC) {
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	4a14      	ldr	r2, [pc, #80]	; (8001318 <HAL_DAC_MspInit+0x6c>)
 80012c8:	4293      	cmp	r3, r2
 80012ca:	d121      	bne.n	8001310 <HAL_DAC_MspInit+0x64>
		/* USER CODE BEGIN DAC_MspInit 0 */

		/* USER CODE END DAC_MspInit 0 */
		/* Peripheral clock enable */
		__HAL_RCC_DAC_CLK_ENABLE();
 80012cc:	4b13      	ldr	r3, [pc, #76]	; (800131c <HAL_DAC_MspInit+0x70>)
 80012ce:	69db      	ldr	r3, [r3, #28]
 80012d0:	4a12      	ldr	r2, [pc, #72]	; (800131c <HAL_DAC_MspInit+0x70>)
 80012d2:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80012d6:	61d3      	str	r3, [r2, #28]
 80012d8:	4b10      	ldr	r3, [pc, #64]	; (800131c <HAL_DAC_MspInit+0x70>)
 80012da:	69db      	ldr	r3, [r3, #28]
 80012dc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80012e0:	60fb      	str	r3, [r7, #12]
 80012e2:	68fb      	ldr	r3, [r7, #12]

		__HAL_RCC_GPIOA_CLK_ENABLE();
 80012e4:	4b0d      	ldr	r3, [pc, #52]	; (800131c <HAL_DAC_MspInit+0x70>)
 80012e6:	699b      	ldr	r3, [r3, #24]
 80012e8:	4a0c      	ldr	r2, [pc, #48]	; (800131c <HAL_DAC_MspInit+0x70>)
 80012ea:	f043 0304 	orr.w	r3, r3, #4
 80012ee:	6193      	str	r3, [r2, #24]
 80012f0:	4b0a      	ldr	r3, [pc, #40]	; (800131c <HAL_DAC_MspInit+0x70>)
 80012f2:	699b      	ldr	r3, [r3, #24]
 80012f4:	f003 0304 	and.w	r3, r3, #4
 80012f8:	60bb      	str	r3, [r7, #8]
 80012fa:	68bb      	ldr	r3, [r7, #8]
		/**DAC GPIO Configuration
		 PA4     ------> DAC_OUT1
		 PA5     ------> DAC_OUT2
		 */
		GPIO_InitStruct.Pin = M1_MOTOR_PW_Pin | M2_MOTOR_PW_Pin;
 80012fc:	2330      	movs	r3, #48	; 0x30
 80012fe:	613b      	str	r3, [r7, #16]
		GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001300:	2303      	movs	r3, #3
 8001302:	617b      	str	r3, [r7, #20]
		HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001304:	f107 0310 	add.w	r3, r7, #16
 8001308:	4619      	mov	r1, r3
 800130a:	4805      	ldr	r0, [pc, #20]	; (8001320 <HAL_DAC_MspInit+0x74>)
 800130c:	f001 f86a 	bl	80023e4 <HAL_GPIO_Init>
		/* USER CODE BEGIN DAC_MspInit 1 */

		/* USER CODE END DAC_MspInit 1 */
	}

}
 8001310:	bf00      	nop
 8001312:	3720      	adds	r7, #32
 8001314:	46bd      	mov	sp, r7
 8001316:	bd80      	pop	{r7, pc}
 8001318:	40007400 	.word	0x40007400
 800131c:	40021000 	.word	0x40021000
 8001320:	40010800 	.word	0x40010800

08001324 <HAL_I2C_MspInit>:
 * @brief I2C MSP Initialization
 * This function configures the hardware resources used in this example
 * @param hi2c: I2C handle pointer
 * @retval None
 */
void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c) {
 8001324:	b580      	push	{r7, lr}
 8001326:	b08a      	sub	sp, #40	; 0x28
 8001328:	af00      	add	r7, sp, #0
 800132a:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 800132c:	f107 0318 	add.w	r3, r7, #24
 8001330:	2200      	movs	r2, #0
 8001332:	601a      	str	r2, [r3, #0]
 8001334:	605a      	str	r2, [r3, #4]
 8001336:	609a      	str	r2, [r3, #8]
 8001338:	60da      	str	r2, [r3, #12]
	if (hi2c->Instance == I2C1) {
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	4a2b      	ldr	r2, [pc, #172]	; (80013ec <HAL_I2C_MspInit+0xc8>)
 8001340:	4293      	cmp	r3, r2
 8001342:	d124      	bne.n	800138e <HAL_I2C_MspInit+0x6a>
		/* USER CODE BEGIN I2C1_MspInit 0 */

		/* USER CODE END I2C1_MspInit 0 */

		__HAL_RCC_GPIOB_CLK_ENABLE();
 8001344:	4b2a      	ldr	r3, [pc, #168]	; (80013f0 <HAL_I2C_MspInit+0xcc>)
 8001346:	699b      	ldr	r3, [r3, #24]
 8001348:	4a29      	ldr	r2, [pc, #164]	; (80013f0 <HAL_I2C_MspInit+0xcc>)
 800134a:	f043 0308 	orr.w	r3, r3, #8
 800134e:	6193      	str	r3, [r2, #24]
 8001350:	4b27      	ldr	r3, [pc, #156]	; (80013f0 <HAL_I2C_MspInit+0xcc>)
 8001352:	699b      	ldr	r3, [r3, #24]
 8001354:	f003 0308 	and.w	r3, r3, #8
 8001358:	617b      	str	r3, [r7, #20]
 800135a:	697b      	ldr	r3, [r7, #20]
		/**I2C1 GPIO Configuration
		 PB6     ------> I2C1_SCL
		 PB7     ------> I2C1_SDA
		 */
		GPIO_InitStruct.Pin = GPIO_PIN_6 | GPIO_PIN_7;
 800135c:	23c0      	movs	r3, #192	; 0xc0
 800135e:	61bb      	str	r3, [r7, #24]
		GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001360:	2312      	movs	r3, #18
 8001362:	61fb      	str	r3, [r7, #28]
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001364:	2303      	movs	r3, #3
 8001366:	627b      	str	r3, [r7, #36]	; 0x24
		HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001368:	f107 0318 	add.w	r3, r7, #24
 800136c:	4619      	mov	r1, r3
 800136e:	4821      	ldr	r0, [pc, #132]	; (80013f4 <HAL_I2C_MspInit+0xd0>)
 8001370:	f001 f838 	bl	80023e4 <HAL_GPIO_Init>

		/* Peripheral clock enable */
		__HAL_RCC_I2C1_CLK_ENABLE();
 8001374:	4b1e      	ldr	r3, [pc, #120]	; (80013f0 <HAL_I2C_MspInit+0xcc>)
 8001376:	69db      	ldr	r3, [r3, #28]
 8001378:	4a1d      	ldr	r2, [pc, #116]	; (80013f0 <HAL_I2C_MspInit+0xcc>)
 800137a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800137e:	61d3      	str	r3, [r2, #28]
 8001380:	4b1b      	ldr	r3, [pc, #108]	; (80013f0 <HAL_I2C_MspInit+0xcc>)
 8001382:	69db      	ldr	r3, [r3, #28]
 8001384:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001388:	613b      	str	r3, [r7, #16]
 800138a:	693b      	ldr	r3, [r7, #16]
		/* USER CODE BEGIN I2C2_MspInit 1 */

		/* USER CODE END I2C2_MspInit 1 */
	}

}
 800138c:	e029      	b.n	80013e2 <HAL_I2C_MspInit+0xbe>
	} else if (hi2c->Instance == I2C2) {
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	4a19      	ldr	r2, [pc, #100]	; (80013f8 <HAL_I2C_MspInit+0xd4>)
 8001394:	4293      	cmp	r3, r2
 8001396:	d124      	bne.n	80013e2 <HAL_I2C_MspInit+0xbe>
		__HAL_RCC_GPIOB_CLK_ENABLE();
 8001398:	4b15      	ldr	r3, [pc, #84]	; (80013f0 <HAL_I2C_MspInit+0xcc>)
 800139a:	699b      	ldr	r3, [r3, #24]
 800139c:	4a14      	ldr	r2, [pc, #80]	; (80013f0 <HAL_I2C_MspInit+0xcc>)
 800139e:	f043 0308 	orr.w	r3, r3, #8
 80013a2:	6193      	str	r3, [r2, #24]
 80013a4:	4b12      	ldr	r3, [pc, #72]	; (80013f0 <HAL_I2C_MspInit+0xcc>)
 80013a6:	699b      	ldr	r3, [r3, #24]
 80013a8:	f003 0308 	and.w	r3, r3, #8
 80013ac:	60fb      	str	r3, [r7, #12]
 80013ae:	68fb      	ldr	r3, [r7, #12]
		GPIO_InitStruct.Pin = GPIO_PIN_10 | GPIO_PIN_11;
 80013b0:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80013b4:	61bb      	str	r3, [r7, #24]
		GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80013b6:	2312      	movs	r3, #18
 80013b8:	61fb      	str	r3, [r7, #28]
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80013ba:	2303      	movs	r3, #3
 80013bc:	627b      	str	r3, [r7, #36]	; 0x24
		HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013be:	f107 0318 	add.w	r3, r7, #24
 80013c2:	4619      	mov	r1, r3
 80013c4:	480b      	ldr	r0, [pc, #44]	; (80013f4 <HAL_I2C_MspInit+0xd0>)
 80013c6:	f001 f80d 	bl	80023e4 <HAL_GPIO_Init>
		__HAL_RCC_I2C2_CLK_ENABLE();
 80013ca:	4b09      	ldr	r3, [pc, #36]	; (80013f0 <HAL_I2C_MspInit+0xcc>)
 80013cc:	69db      	ldr	r3, [r3, #28]
 80013ce:	4a08      	ldr	r2, [pc, #32]	; (80013f0 <HAL_I2C_MspInit+0xcc>)
 80013d0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80013d4:	61d3      	str	r3, [r2, #28]
 80013d6:	4b06      	ldr	r3, [pc, #24]	; (80013f0 <HAL_I2C_MspInit+0xcc>)
 80013d8:	69db      	ldr	r3, [r3, #28]
 80013da:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80013de:	60bb      	str	r3, [r7, #8]
 80013e0:	68bb      	ldr	r3, [r7, #8]
}
 80013e2:	bf00      	nop
 80013e4:	3728      	adds	r7, #40	; 0x28
 80013e6:	46bd      	mov	sp, r7
 80013e8:	bd80      	pop	{r7, pc}
 80013ea:	bf00      	nop
 80013ec:	40005400 	.word	0x40005400
 80013f0:	40021000 	.word	0x40021000
 80013f4:	40010c00 	.word	0x40010c00
 80013f8:	40005800 	.word	0x40005800

080013fc <HAL_RTC_MspInit>:
 * @brief RTC MSP Initialization
 * This function configures the hardware resources used in this example
 * @param hrtc: RTC handle pointer
 * @retval None
 */
void HAL_RTC_MspInit(RTC_HandleTypeDef *hrtc) {
 80013fc:	b580      	push	{r7, lr}
 80013fe:	b084      	sub	sp, #16
 8001400:	af00      	add	r7, sp, #0
 8001402:	6078      	str	r0, [r7, #4]
	if (hrtc->Instance == RTC) {
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	4a0b      	ldr	r2, [pc, #44]	; (8001438 <HAL_RTC_MspInit+0x3c>)
 800140a:	4293      	cmp	r3, r2
 800140c:	d110      	bne.n	8001430 <HAL_RTC_MspInit+0x34>
		/* USER CODE BEGIN RTC_MspInit 0 */

		/* USER CODE END RTC_MspInit 0 */
		HAL_PWR_EnableBkUpAccess();
 800140e:	f002 fb21 	bl	8003a54 <HAL_PWR_EnableBkUpAccess>
		/* Enable BKP CLK enable for backup registers */
		__HAL_RCC_BKP_CLK_ENABLE();
 8001412:	4b0a      	ldr	r3, [pc, #40]	; (800143c <HAL_RTC_MspInit+0x40>)
 8001414:	69db      	ldr	r3, [r3, #28]
 8001416:	4a09      	ldr	r2, [pc, #36]	; (800143c <HAL_RTC_MspInit+0x40>)
 8001418:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800141c:	61d3      	str	r3, [r2, #28]
 800141e:	4b07      	ldr	r3, [pc, #28]	; (800143c <HAL_RTC_MspInit+0x40>)
 8001420:	69db      	ldr	r3, [r3, #28]
 8001422:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001426:	60fb      	str	r3, [r7, #12]
 8001428:	68fb      	ldr	r3, [r7, #12]
		/* Peripheral clock enable */
		__HAL_RCC_RTC_ENABLE();
 800142a:	4b05      	ldr	r3, [pc, #20]	; (8001440 <HAL_RTC_MspInit+0x44>)
 800142c:	2201      	movs	r2, #1
 800142e:	601a      	str	r2, [r3, #0]
		/* USER CODE BEGIN RTC_MspInit 1 */

		/* USER CODE END RTC_MspInit 1 */
	}

}
 8001430:	bf00      	nop
 8001432:	3710      	adds	r7, #16
 8001434:	46bd      	mov	sp, r7
 8001436:	bd80      	pop	{r7, pc}
 8001438:	40002800 	.word	0x40002800
 800143c:	40021000 	.word	0x40021000
 8001440:	4242043c 	.word	0x4242043c

08001444 <HAL_SPI_MspInit>:
 * @brief SPI MSP Initialization
 * This function configures the hardware resources used in this example
 * @param hspi: SPI handle pointer
 * @retval None
 */
void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi) {
 8001444:	b580      	push	{r7, lr}
 8001446:	b088      	sub	sp, #32
 8001448:	af00      	add	r7, sp, #0
 800144a:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 800144c:	f107 0310 	add.w	r3, r7, #16
 8001450:	2200      	movs	r2, #0
 8001452:	601a      	str	r2, [r3, #0]
 8001454:	605a      	str	r2, [r3, #4]
 8001456:	609a      	str	r2, [r3, #8]
 8001458:	60da      	str	r2, [r3, #12]
	if (hspi->Instance == SPI2) {
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	4a1c      	ldr	r2, [pc, #112]	; (80014d0 <HAL_SPI_MspInit+0x8c>)
 8001460:	4293      	cmp	r3, r2
 8001462:	d131      	bne.n	80014c8 <HAL_SPI_MspInit+0x84>
		/* USER CODE BEGIN SPI2_MspInit 0 */

		/* USER CODE END SPI2_MspInit 0 */
		/* Peripheral clock enable */
		__HAL_RCC_SPI2_CLK_ENABLE();
 8001464:	4b1b      	ldr	r3, [pc, #108]	; (80014d4 <HAL_SPI_MspInit+0x90>)
 8001466:	69db      	ldr	r3, [r3, #28]
 8001468:	4a1a      	ldr	r2, [pc, #104]	; (80014d4 <HAL_SPI_MspInit+0x90>)
 800146a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800146e:	61d3      	str	r3, [r2, #28]
 8001470:	4b18      	ldr	r3, [pc, #96]	; (80014d4 <HAL_SPI_MspInit+0x90>)
 8001472:	69db      	ldr	r3, [r3, #28]
 8001474:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001478:	60fb      	str	r3, [r7, #12]
 800147a:	68fb      	ldr	r3, [r7, #12]

		__HAL_RCC_GPIOB_CLK_ENABLE();
 800147c:	4b15      	ldr	r3, [pc, #84]	; (80014d4 <HAL_SPI_MspInit+0x90>)
 800147e:	699b      	ldr	r3, [r3, #24]
 8001480:	4a14      	ldr	r2, [pc, #80]	; (80014d4 <HAL_SPI_MspInit+0x90>)
 8001482:	f043 0308 	orr.w	r3, r3, #8
 8001486:	6193      	str	r3, [r2, #24]
 8001488:	4b12      	ldr	r3, [pc, #72]	; (80014d4 <HAL_SPI_MspInit+0x90>)
 800148a:	699b      	ldr	r3, [r3, #24]
 800148c:	f003 0308 	and.w	r3, r3, #8
 8001490:	60bb      	str	r3, [r7, #8]
 8001492:	68bb      	ldr	r3, [r7, #8]
		 PB12     ------> SPI2_NSS
		 PB13     ------> SPI2_SCK
		 PB14     ------> SPI2_MISO
		 PB15     ------> SPI2_MOSI
		 */
		GPIO_InitStruct.Pin = GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_15;
 8001494:	f44f 4330 	mov.w	r3, #45056	; 0xb000
 8001498:	613b      	str	r3, [r7, #16]
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800149a:	2302      	movs	r3, #2
 800149c:	617b      	str	r3, [r7, #20]
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800149e:	2303      	movs	r3, #3
 80014a0:	61fb      	str	r3, [r7, #28]
		HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014a2:	f107 0310 	add.w	r3, r7, #16
 80014a6:	4619      	mov	r1, r3
 80014a8:	480b      	ldr	r0, [pc, #44]	; (80014d8 <HAL_SPI_MspInit+0x94>)
 80014aa:	f000 ff9b 	bl	80023e4 <HAL_GPIO_Init>

		GPIO_InitStruct.Pin = GPIO_PIN_14;
 80014ae:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80014b2:	613b      	str	r3, [r7, #16]
		GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80014b4:	2300      	movs	r3, #0
 80014b6:	617b      	str	r3, [r7, #20]
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014b8:	2300      	movs	r3, #0
 80014ba:	61bb      	str	r3, [r7, #24]
		HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014bc:	f107 0310 	add.w	r3, r7, #16
 80014c0:	4619      	mov	r1, r3
 80014c2:	4805      	ldr	r0, [pc, #20]	; (80014d8 <HAL_SPI_MspInit+0x94>)
 80014c4:	f000 ff8e 	bl	80023e4 <HAL_GPIO_Init>
		/* USER CODE BEGIN SPI2_MspInit 1 */

		/* USER CODE END SPI2_MspInit 1 */
	}

}
 80014c8:	bf00      	nop
 80014ca:	3720      	adds	r7, #32
 80014cc:	46bd      	mov	sp, r7
 80014ce:	bd80      	pop	{r7, pc}
 80014d0:	40003800 	.word	0x40003800
 80014d4:	40021000 	.word	0x40021000
 80014d8:	40010c00 	.word	0x40010c00

080014dc <HAL_TIM_Base_MspInit>:
 * @brief TIM_Base MSP Initialization
 * This function configures the hardware resources used in this example
 * @param htim_base: TIM_Base handle pointer
 * @retval None
 */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim_base) {
 80014dc:	b580      	push	{r7, lr}
 80014de:	b084      	sub	sp, #16
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	6078      	str	r0, [r7, #4]
	if (htim_base->Instance == TIM1) {
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	4a16      	ldr	r2, [pc, #88]	; (8001544 <HAL_TIM_Base_MspInit+0x68>)
 80014ea:	4293      	cmp	r3, r2
 80014ec:	d10c      	bne.n	8001508 <HAL_TIM_Base_MspInit+0x2c>
		/* USER CODE BEGIN TIM1_MspInit 0 */

		/* USER CODE END TIM1_MspInit 0 */
		/* Peripheral clock enable */
		__HAL_RCC_TIM1_CLK_ENABLE();
 80014ee:	4b16      	ldr	r3, [pc, #88]	; (8001548 <HAL_TIM_Base_MspInit+0x6c>)
 80014f0:	699b      	ldr	r3, [r3, #24]
 80014f2:	4a15      	ldr	r2, [pc, #84]	; (8001548 <HAL_TIM_Base_MspInit+0x6c>)
 80014f4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80014f8:	6193      	str	r3, [r2, #24]
 80014fa:	4b13      	ldr	r3, [pc, #76]	; (8001548 <HAL_TIM_Base_MspInit+0x6c>)
 80014fc:	699b      	ldr	r3, [r3, #24]
 80014fe:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001502:	60fb      	str	r3, [r7, #12]
 8001504:	68fb      	ldr	r3, [r7, #12]
		HAL_NVIC_EnableIRQ(TIM2_IRQn);
		/* USER CODE BEGIN TIM2_MspInit 1 */
		/* USER CODE END TIM2_MspInit 1 */
	}

}
 8001506:	e018      	b.n	800153a <HAL_TIM_Base_MspInit+0x5e>
	} else if (htim_base->Instance == TIM2) {
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001510:	d113      	bne.n	800153a <HAL_TIM_Base_MspInit+0x5e>
		__HAL_RCC_TIM2_CLK_ENABLE();
 8001512:	4b0d      	ldr	r3, [pc, #52]	; (8001548 <HAL_TIM_Base_MspInit+0x6c>)
 8001514:	69db      	ldr	r3, [r3, #28]
 8001516:	4a0c      	ldr	r2, [pc, #48]	; (8001548 <HAL_TIM_Base_MspInit+0x6c>)
 8001518:	f043 0301 	orr.w	r3, r3, #1
 800151c:	61d3      	str	r3, [r2, #28]
 800151e:	4b0a      	ldr	r3, [pc, #40]	; (8001548 <HAL_TIM_Base_MspInit+0x6c>)
 8001520:	69db      	ldr	r3, [r3, #28]
 8001522:	f003 0301 	and.w	r3, r3, #1
 8001526:	60bb      	str	r3, [r7, #8]
 8001528:	68bb      	ldr	r3, [r7, #8]
		HAL_NVIC_SetPriority(TIM2_IRQn, 1, 0);
 800152a:	2200      	movs	r2, #0
 800152c:	2101      	movs	r1, #1
 800152e:	201c      	movs	r0, #28
 8001530:	f000 fe51 	bl	80021d6 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001534:	201c      	movs	r0, #28
 8001536:	f000 fe6a 	bl	800220e <HAL_NVIC_EnableIRQ>
}
 800153a:	bf00      	nop
 800153c:	3710      	adds	r7, #16
 800153e:	46bd      	mov	sp, r7
 8001540:	bd80      	pop	{r7, pc}
 8001542:	bf00      	nop
 8001544:	40012c00 	.word	0x40012c00
 8001548:	40021000 	.word	0x40021000

0800154c <HAL_TIM_PWM_MspInit>:
 * @brief TIM_PWM MSP Initialization
 * This function configures the hardware resources used in this example
 * @param htim_pwm: TIM_PWM handle pointer
 * @retval None
 */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim_pwm) {
 800154c:	b480      	push	{r7}
 800154e:	b087      	sub	sp, #28
 8001550:	af00      	add	r7, sp, #0
 8001552:	6078      	str	r0, [r7, #4]
	if (htim_pwm->Instance == TIM4) {
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	4a18      	ldr	r2, [pc, #96]	; (80015bc <HAL_TIM_PWM_MspInit+0x70>)
 800155a:	4293      	cmp	r3, r2
 800155c:	d118      	bne.n	8001590 <HAL_TIM_PWM_MspInit+0x44>
		/* USER CODE BEGIN TIM4_MspInit 0 */

		/* USER CODE END TIM4_MspInit 0 */
		/* Peripheral clock enable */
		__HAL_RCC_AFIO_CLK_ENABLE();
 800155e:	4b18      	ldr	r3, [pc, #96]	; (80015c0 <HAL_TIM_PWM_MspInit+0x74>)
 8001560:	699b      	ldr	r3, [r3, #24]
 8001562:	4a17      	ldr	r2, [pc, #92]	; (80015c0 <HAL_TIM_PWM_MspInit+0x74>)
 8001564:	f043 0301 	orr.w	r3, r3, #1
 8001568:	6193      	str	r3, [r2, #24]
 800156a:	4b15      	ldr	r3, [pc, #84]	; (80015c0 <HAL_TIM_PWM_MspInit+0x74>)
 800156c:	699b      	ldr	r3, [r3, #24]
 800156e:	f003 0301 	and.w	r3, r3, #1
 8001572:	617b      	str	r3, [r7, #20]
 8001574:	697b      	ldr	r3, [r7, #20]
		__HAL_RCC_TIM4_CLK_ENABLE();
 8001576:	4b12      	ldr	r3, [pc, #72]	; (80015c0 <HAL_TIM_PWM_MspInit+0x74>)
 8001578:	69db      	ldr	r3, [r3, #28]
 800157a:	4a11      	ldr	r2, [pc, #68]	; (80015c0 <HAL_TIM_PWM_MspInit+0x74>)
 800157c:	f043 0304 	orr.w	r3, r3, #4
 8001580:	61d3      	str	r3, [r2, #28]
 8001582:	4b0f      	ldr	r3, [pc, #60]	; (80015c0 <HAL_TIM_PWM_MspInit+0x74>)
 8001584:	69db      	ldr	r3, [r3, #28]
 8001586:	f003 0304 	and.w	r3, r3, #4
 800158a:	613b      	str	r3, [r7, #16]
 800158c:	693b      	ldr	r3, [r7, #16]
		/* USER CODE BEGIN TIM8_MspInit 1 */

		/* USER CODE END TIM8_MspInit 1 */
	}

}
 800158e:	e010      	b.n	80015b2 <HAL_TIM_PWM_MspInit+0x66>
	} else if (htim_pwm->Instance == TIM8) {
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	4a0b      	ldr	r2, [pc, #44]	; (80015c4 <HAL_TIM_PWM_MspInit+0x78>)
 8001596:	4293      	cmp	r3, r2
 8001598:	d10b      	bne.n	80015b2 <HAL_TIM_PWM_MspInit+0x66>
		__HAL_RCC_TIM8_CLK_ENABLE();
 800159a:	4b09      	ldr	r3, [pc, #36]	; (80015c0 <HAL_TIM_PWM_MspInit+0x74>)
 800159c:	699b      	ldr	r3, [r3, #24]
 800159e:	4a08      	ldr	r2, [pc, #32]	; (80015c0 <HAL_TIM_PWM_MspInit+0x74>)
 80015a0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80015a4:	6193      	str	r3, [r2, #24]
 80015a6:	4b06      	ldr	r3, [pc, #24]	; (80015c0 <HAL_TIM_PWM_MspInit+0x74>)
 80015a8:	699b      	ldr	r3, [r3, #24]
 80015aa:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80015ae:	60fb      	str	r3, [r7, #12]
 80015b0:	68fb      	ldr	r3, [r7, #12]
}
 80015b2:	bf00      	nop
 80015b4:	371c      	adds	r7, #28
 80015b6:	46bd      	mov	sp, r7
 80015b8:	bc80      	pop	{r7}
 80015ba:	4770      	bx	lr
 80015bc:	40000800 	.word	0x40000800
 80015c0:	40021000 	.word	0x40021000
 80015c4:	40013400 	.word	0x40013400

080015c8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim) {
 80015c8:	b580      	push	{r7, lr}
 80015ca:	b08a      	sub	sp, #40	; 0x28
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 80015d0:	f107 0314 	add.w	r3, r7, #20
 80015d4:	2200      	movs	r2, #0
 80015d6:	601a      	str	r2, [r3, #0]
 80015d8:	605a      	str	r2, [r3, #4]
 80015da:	609a      	str	r2, [r3, #8]
 80015dc:	60da      	str	r2, [r3, #12]
	if (htim->Instance == TIM4) {
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	4a26      	ldr	r2, [pc, #152]	; (800167c <HAL_TIM_MspPostInit+0xb4>)
 80015e4:	4293      	cmp	r3, r2
 80015e6:	d127      	bne.n	8001638 <HAL_TIM_MspPostInit+0x70>
		/* USER CODE BEGIN TIM4_MspPostInit 0 */

		/* USER CODE END TIM4_MspPostInit 0 */
		__HAL_RCC_GPIOD_CLK_ENABLE();
 80015e8:	4b25      	ldr	r3, [pc, #148]	; (8001680 <HAL_TIM_MspPostInit+0xb8>)
 80015ea:	699b      	ldr	r3, [r3, #24]
 80015ec:	4a24      	ldr	r2, [pc, #144]	; (8001680 <HAL_TIM_MspPostInit+0xb8>)
 80015ee:	f043 0320 	orr.w	r3, r3, #32
 80015f2:	6193      	str	r3, [r2, #24]
 80015f4:	4b22      	ldr	r3, [pc, #136]	; (8001680 <HAL_TIM_MspPostInit+0xb8>)
 80015f6:	699b      	ldr	r3, [r3, #24]
 80015f8:	f003 0320 	and.w	r3, r3, #32
 80015fc:	613b      	str	r3, [r7, #16]
 80015fe:	693b      	ldr	r3, [r7, #16]
		/**TIM4 GPIO Configuration
		 PD13     ------> TIM4_CH2
		 */
		GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001600:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001604:	617b      	str	r3, [r7, #20]
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001606:	2302      	movs	r3, #2
 8001608:	61bb      	str	r3, [r7, #24]
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800160a:	2302      	movs	r3, #2
 800160c:	623b      	str	r3, [r7, #32]
		HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800160e:	f107 0314 	add.w	r3, r7, #20
 8001612:	4619      	mov	r1, r3
 8001614:	481b      	ldr	r0, [pc, #108]	; (8001684 <HAL_TIM_MspPostInit+0xbc>)
 8001616:	f000 fee5 	bl	80023e4 <HAL_GPIO_Init>

		__HAL_AFIO_REMAP_TIM4_ENABLE();
 800161a:	4b1b      	ldr	r3, [pc, #108]	; (8001688 <HAL_TIM_MspPostInit+0xc0>)
 800161c:	685b      	ldr	r3, [r3, #4]
 800161e:	627b      	str	r3, [r7, #36]	; 0x24
 8001620:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001622:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8001626:	627b      	str	r3, [r7, #36]	; 0x24
 8001628:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800162a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800162e:	627b      	str	r3, [r7, #36]	; 0x24
 8001630:	4a15      	ldr	r2, [pc, #84]	; (8001688 <HAL_TIM_MspPostInit+0xc0>)
 8001632:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001634:	6053      	str	r3, [r2, #4]
		/* USER CODE BEGIN TIM8_MspPostInit 1 */

		/* USER CODE END TIM8_MspPostInit 1 */
	}

}
 8001636:	e01c      	b.n	8001672 <HAL_TIM_MspPostInit+0xaa>
	} else if (htim->Instance == TIM8) {
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	4a13      	ldr	r2, [pc, #76]	; (800168c <HAL_TIM_MspPostInit+0xc4>)
 800163e:	4293      	cmp	r3, r2
 8001640:	d117      	bne.n	8001672 <HAL_TIM_MspPostInit+0xaa>
		__HAL_RCC_GPIOC_CLK_ENABLE();
 8001642:	4b0f      	ldr	r3, [pc, #60]	; (8001680 <HAL_TIM_MspPostInit+0xb8>)
 8001644:	699b      	ldr	r3, [r3, #24]
 8001646:	4a0e      	ldr	r2, [pc, #56]	; (8001680 <HAL_TIM_MspPostInit+0xb8>)
 8001648:	f043 0310 	orr.w	r3, r3, #16
 800164c:	6193      	str	r3, [r2, #24]
 800164e:	4b0c      	ldr	r3, [pc, #48]	; (8001680 <HAL_TIM_MspPostInit+0xb8>)
 8001650:	699b      	ldr	r3, [r3, #24]
 8001652:	f003 0310 	and.w	r3, r3, #16
 8001656:	60fb      	str	r3, [r7, #12]
 8001658:	68fb      	ldr	r3, [r7, #12]
		GPIO_InitStruct.Pin = GPIO_PIN_7;
 800165a:	2380      	movs	r3, #128	; 0x80
 800165c:	617b      	str	r3, [r7, #20]
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800165e:	2302      	movs	r3, #2
 8001660:	61bb      	str	r3, [r7, #24]
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001662:	2302      	movs	r3, #2
 8001664:	623b      	str	r3, [r7, #32]
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001666:	f107 0314 	add.w	r3, r7, #20
 800166a:	4619      	mov	r1, r3
 800166c:	4808      	ldr	r0, [pc, #32]	; (8001690 <HAL_TIM_MspPostInit+0xc8>)
 800166e:	f000 feb9 	bl	80023e4 <HAL_GPIO_Init>
}
 8001672:	bf00      	nop
 8001674:	3728      	adds	r7, #40	; 0x28
 8001676:	46bd      	mov	sp, r7
 8001678:	bd80      	pop	{r7, pc}
 800167a:	bf00      	nop
 800167c:	40000800 	.word	0x40000800
 8001680:	40021000 	.word	0x40021000
 8001684:	40011400 	.word	0x40011400
 8001688:	40010000 	.word	0x40010000
 800168c:	40013400 	.word	0x40013400
 8001690:	40011000 	.word	0x40011000

08001694 <HAL_UART_MspInit>:
 * @brief UART MSP Initialization
 * This function configures the hardware resources used in this example
 * @param huart: UART handle pointer
 * @retval None
 */
void HAL_UART_MspInit(UART_HandleTypeDef *huart) {
 8001694:	b580      	push	{r7, lr}
 8001696:	b094      	sub	sp, #80	; 0x50
 8001698:	af00      	add	r7, sp, #0
 800169a:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 800169c:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80016a0:	2200      	movs	r2, #0
 80016a2:	601a      	str	r2, [r3, #0]
 80016a4:	605a      	str	r2, [r3, #4]
 80016a6:	609a      	str	r2, [r3, #8]
 80016a8:	60da      	str	r2, [r3, #12]
	if (huart->Instance == UART4) {
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	4aa1      	ldr	r2, [pc, #644]	; (8001934 <HAL_UART_MspInit+0x2a0>)
 80016b0:	4293      	cmp	r3, r2
 80016b2:	d132      	bne.n	800171a <HAL_UART_MspInit+0x86>
		/* USER CODE BEGIN UART4_MspInit 0 */

		/* USER CODE END UART4_MspInit 0 */
		/* Peripheral clock enable */
		__HAL_RCC_UART4_CLK_ENABLE();
 80016b4:	4ba0      	ldr	r3, [pc, #640]	; (8001938 <HAL_UART_MspInit+0x2a4>)
 80016b6:	69db      	ldr	r3, [r3, #28]
 80016b8:	4a9f      	ldr	r2, [pc, #636]	; (8001938 <HAL_UART_MspInit+0x2a4>)
 80016ba:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80016be:	61d3      	str	r3, [r2, #28]
 80016c0:	4b9d      	ldr	r3, [pc, #628]	; (8001938 <HAL_UART_MspInit+0x2a4>)
 80016c2:	69db      	ldr	r3, [r3, #28]
 80016c4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80016c8:	637b      	str	r3, [r7, #52]	; 0x34
 80016ca:	6b7b      	ldr	r3, [r7, #52]	; 0x34

		__HAL_RCC_GPIOC_CLK_ENABLE();
 80016cc:	4b9a      	ldr	r3, [pc, #616]	; (8001938 <HAL_UART_MspInit+0x2a4>)
 80016ce:	699b      	ldr	r3, [r3, #24]
 80016d0:	4a99      	ldr	r2, [pc, #612]	; (8001938 <HAL_UART_MspInit+0x2a4>)
 80016d2:	f043 0310 	orr.w	r3, r3, #16
 80016d6:	6193      	str	r3, [r2, #24]
 80016d8:	4b97      	ldr	r3, [pc, #604]	; (8001938 <HAL_UART_MspInit+0x2a4>)
 80016da:	699b      	ldr	r3, [r3, #24]
 80016dc:	f003 0310 	and.w	r3, r3, #16
 80016e0:	633b      	str	r3, [r7, #48]	; 0x30
 80016e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
		/**UART4 GPIO Configuration
		 PC10     ------> UART4_TX
		 PC11     ------> UART4_RX
		 */
		GPIO_InitStruct.Pin = GPIO_PIN_10;
 80016e4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80016e8:	63bb      	str	r3, [r7, #56]	; 0x38
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016ea:	2302      	movs	r3, #2
 80016ec:	63fb      	str	r3, [r7, #60]	; 0x3c
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80016ee:	2303      	movs	r3, #3
 80016f0:	647b      	str	r3, [r7, #68]	; 0x44
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80016f2:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80016f6:	4619      	mov	r1, r3
 80016f8:	4890      	ldr	r0, [pc, #576]	; (800193c <HAL_UART_MspInit+0x2a8>)
 80016fa:	f000 fe73 	bl	80023e4 <HAL_GPIO_Init>

		GPIO_InitStruct.Pin = GPIO_PIN_11;
 80016fe:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001702:	63bb      	str	r3, [r7, #56]	; 0x38
		GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001704:	2300      	movs	r3, #0
 8001706:	63fb      	str	r3, [r7, #60]	; 0x3c
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001708:	2300      	movs	r3, #0
 800170a:	643b      	str	r3, [r7, #64]	; 0x40
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800170c:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001710:	4619      	mov	r1, r3
 8001712:	488a      	ldr	r0, [pc, #552]	; (800193c <HAL_UART_MspInit+0x2a8>)
 8001714:	f000 fe66 	bl	80023e4 <HAL_GPIO_Init>
		/* USER CODE BEGIN USART3_MspInit 1 */

		/* USER CODE END USART3_MspInit 1 */
	}

}
 8001718:	e107      	b.n	800192a <HAL_UART_MspInit+0x296>
	} else if (huart->Instance == UART5) {
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	4a88      	ldr	r2, [pc, #544]	; (8001940 <HAL_UART_MspInit+0x2ac>)
 8001720:	4293      	cmp	r3, r2
 8001722:	d13d      	bne.n	80017a0 <HAL_UART_MspInit+0x10c>
		__HAL_RCC_UART5_CLK_ENABLE();
 8001724:	4b84      	ldr	r3, [pc, #528]	; (8001938 <HAL_UART_MspInit+0x2a4>)
 8001726:	69db      	ldr	r3, [r3, #28]
 8001728:	4a83      	ldr	r2, [pc, #524]	; (8001938 <HAL_UART_MspInit+0x2a4>)
 800172a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800172e:	61d3      	str	r3, [r2, #28]
 8001730:	4b81      	ldr	r3, [pc, #516]	; (8001938 <HAL_UART_MspInit+0x2a4>)
 8001732:	69db      	ldr	r3, [r3, #28]
 8001734:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001738:	62fb      	str	r3, [r7, #44]	; 0x2c
 800173a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
		__HAL_RCC_GPIOC_CLK_ENABLE();
 800173c:	4b7e      	ldr	r3, [pc, #504]	; (8001938 <HAL_UART_MspInit+0x2a4>)
 800173e:	699b      	ldr	r3, [r3, #24]
 8001740:	4a7d      	ldr	r2, [pc, #500]	; (8001938 <HAL_UART_MspInit+0x2a4>)
 8001742:	f043 0310 	orr.w	r3, r3, #16
 8001746:	6193      	str	r3, [r2, #24]
 8001748:	4b7b      	ldr	r3, [pc, #492]	; (8001938 <HAL_UART_MspInit+0x2a4>)
 800174a:	699b      	ldr	r3, [r3, #24]
 800174c:	f003 0310 	and.w	r3, r3, #16
 8001750:	62bb      	str	r3, [r7, #40]	; 0x28
 8001752:	6abb      	ldr	r3, [r7, #40]	; 0x28
		__HAL_RCC_GPIOD_CLK_ENABLE();
 8001754:	4b78      	ldr	r3, [pc, #480]	; (8001938 <HAL_UART_MspInit+0x2a4>)
 8001756:	699b      	ldr	r3, [r3, #24]
 8001758:	4a77      	ldr	r2, [pc, #476]	; (8001938 <HAL_UART_MspInit+0x2a4>)
 800175a:	f043 0320 	orr.w	r3, r3, #32
 800175e:	6193      	str	r3, [r2, #24]
 8001760:	4b75      	ldr	r3, [pc, #468]	; (8001938 <HAL_UART_MspInit+0x2a4>)
 8001762:	699b      	ldr	r3, [r3, #24]
 8001764:	f003 0320 	and.w	r3, r3, #32
 8001768:	627b      	str	r3, [r7, #36]	; 0x24
 800176a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
		GPIO_InitStruct.Pin = GPIO_PIN_12;
 800176c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001770:	63bb      	str	r3, [r7, #56]	; 0x38
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001772:	2302      	movs	r3, #2
 8001774:	63fb      	str	r3, [r7, #60]	; 0x3c
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001776:	2303      	movs	r3, #3
 8001778:	647b      	str	r3, [r7, #68]	; 0x44
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800177a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800177e:	4619      	mov	r1, r3
 8001780:	486e      	ldr	r0, [pc, #440]	; (800193c <HAL_UART_MspInit+0x2a8>)
 8001782:	f000 fe2f 	bl	80023e4 <HAL_GPIO_Init>
		GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001786:	2304      	movs	r3, #4
 8001788:	63bb      	str	r3, [r7, #56]	; 0x38
		GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800178a:	2300      	movs	r3, #0
 800178c:	63fb      	str	r3, [r7, #60]	; 0x3c
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 800178e:	2300      	movs	r3, #0
 8001790:	643b      	str	r3, [r7, #64]	; 0x40
		HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001792:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001796:	4619      	mov	r1, r3
 8001798:	486a      	ldr	r0, [pc, #424]	; (8001944 <HAL_UART_MspInit+0x2b0>)
 800179a:	f000 fe23 	bl	80023e4 <HAL_GPIO_Init>
}
 800179e:	e0c4      	b.n	800192a <HAL_UART_MspInit+0x296>
	} else if (huart->Instance == USART1) {
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	4a68      	ldr	r2, [pc, #416]	; (8001948 <HAL_UART_MspInit+0x2b4>)
 80017a6:	4293      	cmp	r3, r2
 80017a8:	d132      	bne.n	8001810 <HAL_UART_MspInit+0x17c>
		__HAL_RCC_USART1_CLK_ENABLE();
 80017aa:	4b63      	ldr	r3, [pc, #396]	; (8001938 <HAL_UART_MspInit+0x2a4>)
 80017ac:	699b      	ldr	r3, [r3, #24]
 80017ae:	4a62      	ldr	r2, [pc, #392]	; (8001938 <HAL_UART_MspInit+0x2a4>)
 80017b0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80017b4:	6193      	str	r3, [r2, #24]
 80017b6:	4b60      	ldr	r3, [pc, #384]	; (8001938 <HAL_UART_MspInit+0x2a4>)
 80017b8:	699b      	ldr	r3, [r3, #24]
 80017ba:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80017be:	623b      	str	r3, [r7, #32]
 80017c0:	6a3b      	ldr	r3, [r7, #32]
		__HAL_RCC_GPIOA_CLK_ENABLE();
 80017c2:	4b5d      	ldr	r3, [pc, #372]	; (8001938 <HAL_UART_MspInit+0x2a4>)
 80017c4:	699b      	ldr	r3, [r3, #24]
 80017c6:	4a5c      	ldr	r2, [pc, #368]	; (8001938 <HAL_UART_MspInit+0x2a4>)
 80017c8:	f043 0304 	orr.w	r3, r3, #4
 80017cc:	6193      	str	r3, [r2, #24]
 80017ce:	4b5a      	ldr	r3, [pc, #360]	; (8001938 <HAL_UART_MspInit+0x2a4>)
 80017d0:	699b      	ldr	r3, [r3, #24]
 80017d2:	f003 0304 	and.w	r3, r3, #4
 80017d6:	61fb      	str	r3, [r7, #28]
 80017d8:	69fb      	ldr	r3, [r7, #28]
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 80017da:	f44f 7300 	mov.w	r3, #512	; 0x200
 80017de:	63bb      	str	r3, [r7, #56]	; 0x38
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017e0:	2302      	movs	r3, #2
 80017e2:	63fb      	str	r3, [r7, #60]	; 0x3c
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80017e4:	2303      	movs	r3, #3
 80017e6:	647b      	str	r3, [r7, #68]	; 0x44
		HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017e8:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80017ec:	4619      	mov	r1, r3
 80017ee:	4857      	ldr	r0, [pc, #348]	; (800194c <HAL_UART_MspInit+0x2b8>)
 80017f0:	f000 fdf8 	bl	80023e4 <HAL_GPIO_Init>
		GPIO_InitStruct.Pin = GPIO_PIN_10;
 80017f4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80017f8:	63bb      	str	r3, [r7, #56]	; 0x38
		GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80017fa:	2300      	movs	r3, #0
 80017fc:	63fb      	str	r3, [r7, #60]	; 0x3c
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017fe:	2300      	movs	r3, #0
 8001800:	643b      	str	r3, [r7, #64]	; 0x40
		HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001802:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001806:	4619      	mov	r1, r3
 8001808:	4850      	ldr	r0, [pc, #320]	; (800194c <HAL_UART_MspInit+0x2b8>)
 800180a:	f000 fdeb 	bl	80023e4 <HAL_GPIO_Init>
}
 800180e:	e08c      	b.n	800192a <HAL_UART_MspInit+0x296>
	} else if (huart->Instance == USART2) {
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	4a4e      	ldr	r2, [pc, #312]	; (8001950 <HAL_UART_MspInit+0x2bc>)
 8001816:	4293      	cmp	r3, r2
 8001818:	d13e      	bne.n	8001898 <HAL_UART_MspInit+0x204>
		__HAL_RCC_USART2_CLK_ENABLE();
 800181a:	4b47      	ldr	r3, [pc, #284]	; (8001938 <HAL_UART_MspInit+0x2a4>)
 800181c:	69db      	ldr	r3, [r3, #28]
 800181e:	4a46      	ldr	r2, [pc, #280]	; (8001938 <HAL_UART_MspInit+0x2a4>)
 8001820:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001824:	61d3      	str	r3, [r2, #28]
 8001826:	4b44      	ldr	r3, [pc, #272]	; (8001938 <HAL_UART_MspInit+0x2a4>)
 8001828:	69db      	ldr	r3, [r3, #28]
 800182a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800182e:	61bb      	str	r3, [r7, #24]
 8001830:	69bb      	ldr	r3, [r7, #24]
		__HAL_RCC_GPIOD_CLK_ENABLE();
 8001832:	4b41      	ldr	r3, [pc, #260]	; (8001938 <HAL_UART_MspInit+0x2a4>)
 8001834:	699b      	ldr	r3, [r3, #24]
 8001836:	4a40      	ldr	r2, [pc, #256]	; (8001938 <HAL_UART_MspInit+0x2a4>)
 8001838:	f043 0320 	orr.w	r3, r3, #32
 800183c:	6193      	str	r3, [r2, #24]
 800183e:	4b3e      	ldr	r3, [pc, #248]	; (8001938 <HAL_UART_MspInit+0x2a4>)
 8001840:	699b      	ldr	r3, [r3, #24]
 8001842:	f003 0320 	and.w	r3, r3, #32
 8001846:	617b      	str	r3, [r7, #20]
 8001848:	697b      	ldr	r3, [r7, #20]
		GPIO_InitStruct.Pin = GPIO_PIN_5;
 800184a:	2320      	movs	r3, #32
 800184c:	63bb      	str	r3, [r7, #56]	; 0x38
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800184e:	2302      	movs	r3, #2
 8001850:	63fb      	str	r3, [r7, #60]	; 0x3c
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001852:	2303      	movs	r3, #3
 8001854:	647b      	str	r3, [r7, #68]	; 0x44
		HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001856:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800185a:	4619      	mov	r1, r3
 800185c:	4839      	ldr	r0, [pc, #228]	; (8001944 <HAL_UART_MspInit+0x2b0>)
 800185e:	f000 fdc1 	bl	80023e4 <HAL_GPIO_Init>
		GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001862:	2340      	movs	r3, #64	; 0x40
 8001864:	63bb      	str	r3, [r7, #56]	; 0x38
		GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001866:	2300      	movs	r3, #0
 8001868:	63fb      	str	r3, [r7, #60]	; 0x3c
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 800186a:	2300      	movs	r3, #0
 800186c:	643b      	str	r3, [r7, #64]	; 0x40
		HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800186e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001872:	4619      	mov	r1, r3
 8001874:	4833      	ldr	r0, [pc, #204]	; (8001944 <HAL_UART_MspInit+0x2b0>)
 8001876:	f000 fdb5 	bl	80023e4 <HAL_GPIO_Init>
		__HAL_AFIO_REMAP_USART2_ENABLE();
 800187a:	4b36      	ldr	r3, [pc, #216]	; (8001954 <HAL_UART_MspInit+0x2c0>)
 800187c:	685b      	ldr	r3, [r3, #4]
 800187e:	64bb      	str	r3, [r7, #72]	; 0x48
 8001880:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001882:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8001886:	64bb      	str	r3, [r7, #72]	; 0x48
 8001888:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800188a:	f043 0308 	orr.w	r3, r3, #8
 800188e:	64bb      	str	r3, [r7, #72]	; 0x48
 8001890:	4a30      	ldr	r2, [pc, #192]	; (8001954 <HAL_UART_MspInit+0x2c0>)
 8001892:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001894:	6053      	str	r3, [r2, #4]
}
 8001896:	e048      	b.n	800192a <HAL_UART_MspInit+0x296>
	} else if (huart->Instance == USART3) {
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	4a2e      	ldr	r2, [pc, #184]	; (8001958 <HAL_UART_MspInit+0x2c4>)
 800189e:	4293      	cmp	r3, r2
 80018a0:	d143      	bne.n	800192a <HAL_UART_MspInit+0x296>
		__HAL_RCC_USART3_CLK_ENABLE();
 80018a2:	4b25      	ldr	r3, [pc, #148]	; (8001938 <HAL_UART_MspInit+0x2a4>)
 80018a4:	69db      	ldr	r3, [r3, #28]
 80018a6:	4a24      	ldr	r2, [pc, #144]	; (8001938 <HAL_UART_MspInit+0x2a4>)
 80018a8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80018ac:	61d3      	str	r3, [r2, #28]
 80018ae:	4b22      	ldr	r3, [pc, #136]	; (8001938 <HAL_UART_MspInit+0x2a4>)
 80018b0:	69db      	ldr	r3, [r3, #28]
 80018b2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80018b6:	613b      	str	r3, [r7, #16]
 80018b8:	693b      	ldr	r3, [r7, #16]
		__HAL_RCC_GPIOD_CLK_ENABLE();
 80018ba:	4b1f      	ldr	r3, [pc, #124]	; (8001938 <HAL_UART_MspInit+0x2a4>)
 80018bc:	699b      	ldr	r3, [r3, #24]
 80018be:	4a1e      	ldr	r2, [pc, #120]	; (8001938 <HAL_UART_MspInit+0x2a4>)
 80018c0:	f043 0320 	orr.w	r3, r3, #32
 80018c4:	6193      	str	r3, [r2, #24]
 80018c6:	4b1c      	ldr	r3, [pc, #112]	; (8001938 <HAL_UART_MspInit+0x2a4>)
 80018c8:	699b      	ldr	r3, [r3, #24]
 80018ca:	f003 0320 	and.w	r3, r3, #32
 80018ce:	60fb      	str	r3, [r7, #12]
 80018d0:	68fb      	ldr	r3, [r7, #12]
		GPIO_InitStruct.Pin = GPIO_PIN_8;
 80018d2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80018d6:	63bb      	str	r3, [r7, #56]	; 0x38
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018d8:	2302      	movs	r3, #2
 80018da:	63fb      	str	r3, [r7, #60]	; 0x3c
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80018dc:	2303      	movs	r3, #3
 80018de:	647b      	str	r3, [r7, #68]	; 0x44
		HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80018e0:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80018e4:	4619      	mov	r1, r3
 80018e6:	4817      	ldr	r0, [pc, #92]	; (8001944 <HAL_UART_MspInit+0x2b0>)
 80018e8:	f000 fd7c 	bl	80023e4 <HAL_GPIO_Init>
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 80018ec:	f44f 7300 	mov.w	r3, #512	; 0x200
 80018f0:	63bb      	str	r3, [r7, #56]	; 0x38
		GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018f2:	2300      	movs	r3, #0
 80018f4:	63fb      	str	r3, [r7, #60]	; 0x3c
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018f6:	2300      	movs	r3, #0
 80018f8:	643b      	str	r3, [r7, #64]	; 0x40
		HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80018fa:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80018fe:	4619      	mov	r1, r3
 8001900:	4810      	ldr	r0, [pc, #64]	; (8001944 <HAL_UART_MspInit+0x2b0>)
 8001902:	f000 fd6f 	bl	80023e4 <HAL_GPIO_Init>
		__HAL_AFIO_REMAP_USART3_ENABLE();
 8001906:	4b13      	ldr	r3, [pc, #76]	; (8001954 <HAL_UART_MspInit+0x2c0>)
 8001908:	685b      	ldr	r3, [r3, #4]
 800190a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800190c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800190e:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8001912:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001914:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001916:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 800191a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800191c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800191e:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 8001922:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001924:	4a0b      	ldr	r2, [pc, #44]	; (8001954 <HAL_UART_MspInit+0x2c0>)
 8001926:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001928:	6053      	str	r3, [r2, #4]
}
 800192a:	bf00      	nop
 800192c:	3750      	adds	r7, #80	; 0x50
 800192e:	46bd      	mov	sp, r7
 8001930:	bd80      	pop	{r7, pc}
 8001932:	bf00      	nop
 8001934:	40004c00 	.word	0x40004c00
 8001938:	40021000 	.word	0x40021000
 800193c:	40011000 	.word	0x40011000
 8001940:	40005000 	.word	0x40005000
 8001944:	40011400 	.word	0x40011400
 8001948:	40013800 	.word	0x40013800
 800194c:	40010800 	.word	0x40010800
 8001950:	40004400 	.word	0x40004400
 8001954:	40010000 	.word	0x40010000
 8001958:	40004800 	.word	0x40004800

0800195c <HAL_PCD_MspInit>:
 * @brief PCD MSP Initialization
 * This function configures the hardware resources used in this example
 * @param hpcd: PCD handle pointer
 * @retval None
 */
void HAL_PCD_MspInit(PCD_HandleTypeDef *hpcd) {
 800195c:	b480      	push	{r7}
 800195e:	b085      	sub	sp, #20
 8001960:	af00      	add	r7, sp, #0
 8001962:	6078      	str	r0, [r7, #4]
	if (hpcd->Instance == USB) {
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	4a09      	ldr	r2, [pc, #36]	; (8001990 <HAL_PCD_MspInit+0x34>)
 800196a:	4293      	cmp	r3, r2
 800196c:	d10b      	bne.n	8001986 <HAL_PCD_MspInit+0x2a>
		/* USER CODE BEGIN USB_MspInit 0 */

		/* USER CODE END USB_MspInit 0 */
		/* Peripheral clock enable */
		__HAL_RCC_USB_CLK_ENABLE();
 800196e:	4b09      	ldr	r3, [pc, #36]	; (8001994 <HAL_PCD_MspInit+0x38>)
 8001970:	69db      	ldr	r3, [r3, #28]
 8001972:	4a08      	ldr	r2, [pc, #32]	; (8001994 <HAL_PCD_MspInit+0x38>)
 8001974:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001978:	61d3      	str	r3, [r2, #28]
 800197a:	4b06      	ldr	r3, [pc, #24]	; (8001994 <HAL_PCD_MspInit+0x38>)
 800197c:	69db      	ldr	r3, [r3, #28]
 800197e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001982:	60fb      	str	r3, [r7, #12]
 8001984:	68fb      	ldr	r3, [r7, #12]
		/* USER CODE BEGIN USB_MspInit 1 */

		/* USER CODE END USB_MspInit 1 */
	}

}
 8001986:	bf00      	nop
 8001988:	3714      	adds	r7, #20
 800198a:	46bd      	mov	sp, r7
 800198c:	bc80      	pop	{r7}
 800198e:	4770      	bx	lr
 8001990:	40005c00 	.word	0x40005c00
 8001994:	40021000 	.word	0x40021000

08001998 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001998:	b480      	push	{r7}
 800199a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800199c:	e7fe      	b.n	800199c <NMI_Handler+0x4>

0800199e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800199e:	b480      	push	{r7}
 80019a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80019a2:	e7fe      	b.n	80019a2 <HardFault_Handler+0x4>

080019a4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80019a4:	b480      	push	{r7}
 80019a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80019a8:	e7fe      	b.n	80019a8 <MemManage_Handler+0x4>

080019aa <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80019aa:	b480      	push	{r7}
 80019ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80019ae:	e7fe      	b.n	80019ae <BusFault_Handler+0x4>

080019b0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80019b0:	b480      	push	{r7}
 80019b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80019b4:	e7fe      	b.n	80019b4 <UsageFault_Handler+0x4>

080019b6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80019b6:	b480      	push	{r7}
 80019b8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80019ba:	bf00      	nop
 80019bc:	46bd      	mov	sp, r7
 80019be:	bc80      	pop	{r7}
 80019c0:	4770      	bx	lr

080019c2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80019c2:	b480      	push	{r7}
 80019c4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80019c6:	bf00      	nop
 80019c8:	46bd      	mov	sp, r7
 80019ca:	bc80      	pop	{r7}
 80019cc:	4770      	bx	lr

080019ce <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80019ce:	b480      	push	{r7}
 80019d0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80019d2:	bf00      	nop
 80019d4:	46bd      	mov	sp, r7
 80019d6:	bc80      	pop	{r7}
 80019d8:	4770      	bx	lr

080019da <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80019da:	b580      	push	{r7, lr}
 80019dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80019de:	f000 f8b5 	bl	8001b4c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80019e2:	bf00      	nop
 80019e4:	bd80      	pop	{r7, pc}
	...

080019e8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80019e8:	b580      	push	{r7, lr}
 80019ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80019ec:	4802      	ldr	r0, [pc, #8]	; (80019f8 <TIM2_IRQHandler+0x10>)
 80019ee:	f003 f9b1 	bl	8004d54 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80019f2:	bf00      	nop
 80019f4:	bd80      	pop	{r7, pc}
 80019f6:	bf00      	nop
 80019f8:	20000210 	.word	0x20000210

080019fc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	b086      	sub	sp, #24
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001a04:	4a14      	ldr	r2, [pc, #80]	; (8001a58 <_sbrk+0x5c>)
 8001a06:	4b15      	ldr	r3, [pc, #84]	; (8001a5c <_sbrk+0x60>)
 8001a08:	1ad3      	subs	r3, r2, r3
 8001a0a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001a0c:	697b      	ldr	r3, [r7, #20]
 8001a0e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001a10:	4b13      	ldr	r3, [pc, #76]	; (8001a60 <_sbrk+0x64>)
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d102      	bne.n	8001a1e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001a18:	4b11      	ldr	r3, [pc, #68]	; (8001a60 <_sbrk+0x64>)
 8001a1a:	4a12      	ldr	r2, [pc, #72]	; (8001a64 <_sbrk+0x68>)
 8001a1c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001a1e:	4b10      	ldr	r3, [pc, #64]	; (8001a60 <_sbrk+0x64>)
 8001a20:	681a      	ldr	r2, [r3, #0]
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	4413      	add	r3, r2
 8001a26:	693a      	ldr	r2, [r7, #16]
 8001a28:	429a      	cmp	r2, r3
 8001a2a:	d207      	bcs.n	8001a3c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001a2c:	f004 faee 	bl	800600c <__errno>
 8001a30:	4603      	mov	r3, r0
 8001a32:	220c      	movs	r2, #12
 8001a34:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001a36:	f04f 33ff 	mov.w	r3, #4294967295
 8001a3a:	e009      	b.n	8001a50 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001a3c:	4b08      	ldr	r3, [pc, #32]	; (8001a60 <_sbrk+0x64>)
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001a42:	4b07      	ldr	r3, [pc, #28]	; (8001a60 <_sbrk+0x64>)
 8001a44:	681a      	ldr	r2, [r3, #0]
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	4413      	add	r3, r2
 8001a4a:	4a05      	ldr	r2, [pc, #20]	; (8001a60 <_sbrk+0x64>)
 8001a4c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001a4e:	68fb      	ldr	r3, [r7, #12]
}
 8001a50:	4618      	mov	r0, r3
 8001a52:	3718      	adds	r7, #24
 8001a54:	46bd      	mov	sp, r7
 8001a56:	bd80      	pop	{r7, pc}
 8001a58:	2000c000 	.word	0x2000c000
 8001a5c:	00000400 	.word	0x00000400
 8001a60:	20000744 	.word	0x20000744
 8001a64:	20000898 	.word	0x20000898

08001a68 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001a68:	b480      	push	{r7}
 8001a6a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001a6c:	bf00      	nop
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	bc80      	pop	{r7}
 8001a72:	4770      	bx	lr

08001a74 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001a74:	f7ff fff8 	bl	8001a68 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001a78:	480b      	ldr	r0, [pc, #44]	; (8001aa8 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001a7a:	490c      	ldr	r1, [pc, #48]	; (8001aac <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001a7c:	4a0c      	ldr	r2, [pc, #48]	; (8001ab0 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001a7e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001a80:	e002      	b.n	8001a88 <LoopCopyDataInit>

08001a82 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a82:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a84:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a86:	3304      	adds	r3, #4

08001a88 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a88:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a8a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a8c:	d3f9      	bcc.n	8001a82 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a8e:	4a09      	ldr	r2, [pc, #36]	; (8001ab4 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001a90:	4c09      	ldr	r4, [pc, #36]	; (8001ab8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001a92:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a94:	e001      	b.n	8001a9a <LoopFillZerobss>

08001a96 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a96:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a98:	3204      	adds	r2, #4

08001a9a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a9a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001a9c:	d3fb      	bcc.n	8001a96 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001a9e:	f004 fabb 	bl	8006018 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001aa2:	f7ff f9e1 	bl	8000e68 <main>
  bx lr
 8001aa6:	4770      	bx	lr
  ldr r0, =_sdata
 8001aa8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001aac:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8001ab0:	08006a54 	.word	0x08006a54
  ldr r2, =_sbss
 8001ab4:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8001ab8:	20000894 	.word	0x20000894

08001abc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001abc:	e7fe      	b.n	8001abc <ADC1_2_IRQHandler>
	...

08001ac0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001ac4:	4b08      	ldr	r3, [pc, #32]	; (8001ae8 <HAL_Init+0x28>)
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	4a07      	ldr	r2, [pc, #28]	; (8001ae8 <HAL_Init+0x28>)
 8001aca:	f043 0310 	orr.w	r3, r3, #16
 8001ace:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ad0:	2003      	movs	r0, #3
 8001ad2:	f000 fb75 	bl	80021c0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001ad6:	200f      	movs	r0, #15
 8001ad8:	f000 f808 	bl	8001aec <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001adc:	f7ff fb5a 	bl	8001194 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001ae0:	2300      	movs	r3, #0
}
 8001ae2:	4618      	mov	r0, r3
 8001ae4:	bd80      	pop	{r7, pc}
 8001ae6:	bf00      	nop
 8001ae8:	40022000 	.word	0x40022000

08001aec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	b082      	sub	sp, #8
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001af4:	4b12      	ldr	r3, [pc, #72]	; (8001b40 <HAL_InitTick+0x54>)
 8001af6:	681a      	ldr	r2, [r3, #0]
 8001af8:	4b12      	ldr	r3, [pc, #72]	; (8001b44 <HAL_InitTick+0x58>)
 8001afa:	781b      	ldrb	r3, [r3, #0]
 8001afc:	4619      	mov	r1, r3
 8001afe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b02:	fbb3 f3f1 	udiv	r3, r3, r1
 8001b06:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b0a:	4618      	mov	r0, r3
 8001b0c:	f000 fb8d 	bl	800222a <HAL_SYSTICK_Config>
 8001b10:	4603      	mov	r3, r0
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d001      	beq.n	8001b1a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001b16:	2301      	movs	r3, #1
 8001b18:	e00e      	b.n	8001b38 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	2b0f      	cmp	r3, #15
 8001b1e:	d80a      	bhi.n	8001b36 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001b20:	2200      	movs	r2, #0
 8001b22:	6879      	ldr	r1, [r7, #4]
 8001b24:	f04f 30ff 	mov.w	r0, #4294967295
 8001b28:	f000 fb55 	bl	80021d6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001b2c:	4a06      	ldr	r2, [pc, #24]	; (8001b48 <HAL_InitTick+0x5c>)
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001b32:	2300      	movs	r3, #0
 8001b34:	e000      	b.n	8001b38 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001b36:	2301      	movs	r3, #1
}
 8001b38:	4618      	mov	r0, r3
 8001b3a:	3708      	adds	r7, #8
 8001b3c:	46bd      	mov	sp, r7
 8001b3e:	bd80      	pop	{r7, pc}
 8001b40:	20000000 	.word	0x20000000
 8001b44:	20000008 	.word	0x20000008
 8001b48:	20000004 	.word	0x20000004

08001b4c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b4c:	b480      	push	{r7}
 8001b4e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001b50:	4b05      	ldr	r3, [pc, #20]	; (8001b68 <HAL_IncTick+0x1c>)
 8001b52:	781b      	ldrb	r3, [r3, #0]
 8001b54:	461a      	mov	r2, r3
 8001b56:	4b05      	ldr	r3, [pc, #20]	; (8001b6c <HAL_IncTick+0x20>)
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	4413      	add	r3, r2
 8001b5c:	4a03      	ldr	r2, [pc, #12]	; (8001b6c <HAL_IncTick+0x20>)
 8001b5e:	6013      	str	r3, [r2, #0]
}
 8001b60:	bf00      	nop
 8001b62:	46bd      	mov	sp, r7
 8001b64:	bc80      	pop	{r7}
 8001b66:	4770      	bx	lr
 8001b68:	20000008 	.word	0x20000008
 8001b6c:	20000748 	.word	0x20000748

08001b70 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b70:	b480      	push	{r7}
 8001b72:	af00      	add	r7, sp, #0
  return uwTick;
 8001b74:	4b02      	ldr	r3, [pc, #8]	; (8001b80 <HAL_GetTick+0x10>)
 8001b76:	681b      	ldr	r3, [r3, #0]
}
 8001b78:	4618      	mov	r0, r3
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	bc80      	pop	{r7}
 8001b7e:	4770      	bx	lr
 8001b80:	20000748 	.word	0x20000748

08001b84 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	b084      	sub	sp, #16
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001b8c:	f7ff fff0 	bl	8001b70 <HAL_GetTick>
 8001b90:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b9c:	d005      	beq.n	8001baa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001b9e:	4b0a      	ldr	r3, [pc, #40]	; (8001bc8 <HAL_Delay+0x44>)
 8001ba0:	781b      	ldrb	r3, [r3, #0]
 8001ba2:	461a      	mov	r2, r3
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	4413      	add	r3, r2
 8001ba8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001baa:	bf00      	nop
 8001bac:	f7ff ffe0 	bl	8001b70 <HAL_GetTick>
 8001bb0:	4602      	mov	r2, r0
 8001bb2:	68bb      	ldr	r3, [r7, #8]
 8001bb4:	1ad3      	subs	r3, r2, r3
 8001bb6:	68fa      	ldr	r2, [r7, #12]
 8001bb8:	429a      	cmp	r2, r3
 8001bba:	d8f7      	bhi.n	8001bac <HAL_Delay+0x28>
  {
  }
}
 8001bbc:	bf00      	nop
 8001bbe:	bf00      	nop
 8001bc0:	3710      	adds	r7, #16
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	bd80      	pop	{r7, pc}
 8001bc6:	bf00      	nop
 8001bc8:	20000008 	.word	0x20000008

08001bcc <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	b084      	sub	sp, #16
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d101      	bne.n	8001bde <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8001bda:	2301      	movs	r3, #1
 8001bdc:	e0ed      	b.n	8001dba <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001be4:	b2db      	uxtb	r3, r3
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d102      	bne.n	8001bf0 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8001bea:	6878      	ldr	r0, [r7, #4]
 8001bec:	f7ff fb00 	bl	80011f0 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	681a      	ldr	r2, [r3, #0]
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	f042 0201 	orr.w	r2, r2, #1
 8001bfe:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001c00:	f7ff ffb6 	bl	8001b70 <HAL_GetTick>
 8001c04:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001c06:	e012      	b.n	8001c2e <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001c08:	f7ff ffb2 	bl	8001b70 <HAL_GetTick>
 8001c0c:	4602      	mov	r2, r0
 8001c0e:	68fb      	ldr	r3, [r7, #12]
 8001c10:	1ad3      	subs	r3, r2, r3
 8001c12:	2b0a      	cmp	r3, #10
 8001c14:	d90b      	bls.n	8001c2e <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c1a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	2205      	movs	r2, #5
 8001c26:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001c2a:	2301      	movs	r3, #1
 8001c2c:	e0c5      	b.n	8001dba <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	685b      	ldr	r3, [r3, #4]
 8001c34:	f003 0301 	and.w	r3, r3, #1
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d0e5      	beq.n	8001c08 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	681a      	ldr	r2, [r3, #0]
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	f022 0202 	bic.w	r2, r2, #2
 8001c4a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001c4c:	f7ff ff90 	bl	8001b70 <HAL_GetTick>
 8001c50:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001c52:	e012      	b.n	8001c7a <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001c54:	f7ff ff8c 	bl	8001b70 <HAL_GetTick>
 8001c58:	4602      	mov	r2, r0
 8001c5a:	68fb      	ldr	r3, [r7, #12]
 8001c5c:	1ad3      	subs	r3, r2, r3
 8001c5e:	2b0a      	cmp	r3, #10
 8001c60:	d90b      	bls.n	8001c7a <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c66:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	2205      	movs	r2, #5
 8001c72:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001c76:	2301      	movs	r3, #1
 8001c78:	e09f      	b.n	8001dba <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	685b      	ldr	r3, [r3, #4]
 8001c80:	f003 0302 	and.w	r3, r3, #2
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d1e5      	bne.n	8001c54 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	7e1b      	ldrb	r3, [r3, #24]
 8001c8c:	2b01      	cmp	r3, #1
 8001c8e:	d108      	bne.n	8001ca2 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	681a      	ldr	r2, [r3, #0]
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001c9e:	601a      	str	r2, [r3, #0]
 8001ca0:	e007      	b.n	8001cb2 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	681a      	ldr	r2, [r3, #0]
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001cb0:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	7e5b      	ldrb	r3, [r3, #25]
 8001cb6:	2b01      	cmp	r3, #1
 8001cb8:	d108      	bne.n	8001ccc <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	681a      	ldr	r2, [r3, #0]
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001cc8:	601a      	str	r2, [r3, #0]
 8001cca:	e007      	b.n	8001cdc <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	681a      	ldr	r2, [r3, #0]
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001cda:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	7e9b      	ldrb	r3, [r3, #26]
 8001ce0:	2b01      	cmp	r3, #1
 8001ce2:	d108      	bne.n	8001cf6 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	681a      	ldr	r2, [r3, #0]
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	f042 0220 	orr.w	r2, r2, #32
 8001cf2:	601a      	str	r2, [r3, #0]
 8001cf4:	e007      	b.n	8001d06 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	681a      	ldr	r2, [r3, #0]
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	f022 0220 	bic.w	r2, r2, #32
 8001d04:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	7edb      	ldrb	r3, [r3, #27]
 8001d0a:	2b01      	cmp	r3, #1
 8001d0c:	d108      	bne.n	8001d20 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	681a      	ldr	r2, [r3, #0]
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	f022 0210 	bic.w	r2, r2, #16
 8001d1c:	601a      	str	r2, [r3, #0]
 8001d1e:	e007      	b.n	8001d30 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	681a      	ldr	r2, [r3, #0]
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	f042 0210 	orr.w	r2, r2, #16
 8001d2e:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	7f1b      	ldrb	r3, [r3, #28]
 8001d34:	2b01      	cmp	r3, #1
 8001d36:	d108      	bne.n	8001d4a <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	681a      	ldr	r2, [r3, #0]
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	f042 0208 	orr.w	r2, r2, #8
 8001d46:	601a      	str	r2, [r3, #0]
 8001d48:	e007      	b.n	8001d5a <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	681a      	ldr	r2, [r3, #0]
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	f022 0208 	bic.w	r2, r2, #8
 8001d58:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	7f5b      	ldrb	r3, [r3, #29]
 8001d5e:	2b01      	cmp	r3, #1
 8001d60:	d108      	bne.n	8001d74 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	681a      	ldr	r2, [r3, #0]
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	f042 0204 	orr.w	r2, r2, #4
 8001d70:	601a      	str	r2, [r3, #0]
 8001d72:	e007      	b.n	8001d84 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	681a      	ldr	r2, [r3, #0]
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	f022 0204 	bic.w	r2, r2, #4
 8001d82:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	689a      	ldr	r2, [r3, #8]
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	68db      	ldr	r3, [r3, #12]
 8001d8c:	431a      	orrs	r2, r3
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	691b      	ldr	r3, [r3, #16]
 8001d92:	431a      	orrs	r2, r3
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	695b      	ldr	r3, [r3, #20]
 8001d98:	ea42 0103 	orr.w	r1, r2, r3
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	685b      	ldr	r3, [r3, #4]
 8001da0:	1e5a      	subs	r2, r3, #1
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	430a      	orrs	r2, r1
 8001da8:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	2200      	movs	r2, #0
 8001dae:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	2201      	movs	r2, #1
 8001db4:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8001db8:	2300      	movs	r3, #0
}
 8001dba:	4618      	mov	r0, r3
 8001dbc:	3710      	adds	r7, #16
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	bd80      	pop	{r7, pc}

08001dc2 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8001dc2:	b480      	push	{r7}
 8001dc4:	b087      	sub	sp, #28
 8001dc6:	af00      	add	r7, sp, #0
 8001dc8:	6078      	str	r0, [r7, #4]
 8001dca:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001dd8:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8001dda:	7cfb      	ldrb	r3, [r7, #19]
 8001ddc:	2b01      	cmp	r3, #1
 8001dde:	d003      	beq.n	8001de8 <HAL_CAN_ConfigFilter+0x26>
 8001de0:	7cfb      	ldrb	r3, [r7, #19]
 8001de2:	2b02      	cmp	r3, #2
 8001de4:	f040 80aa 	bne.w	8001f3c <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001de8:	697b      	ldr	r3, [r7, #20]
 8001dea:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001dee:	f043 0201 	orr.w	r2, r3, #1
 8001df2:	697b      	ldr	r3, [r7, #20]
 8001df4:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8001df8:	683b      	ldr	r3, [r7, #0]
 8001dfa:	695b      	ldr	r3, [r3, #20]
 8001dfc:	f003 031f 	and.w	r3, r3, #31
 8001e00:	2201      	movs	r2, #1
 8001e02:	fa02 f303 	lsl.w	r3, r2, r3
 8001e06:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8001e08:	697b      	ldr	r3, [r7, #20]
 8001e0a:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	43db      	mvns	r3, r3
 8001e12:	401a      	ands	r2, r3
 8001e14:	697b      	ldr	r3, [r7, #20]
 8001e16:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8001e1a:	683b      	ldr	r3, [r7, #0]
 8001e1c:	69db      	ldr	r3, [r3, #28]
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d123      	bne.n	8001e6a <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8001e22:	697b      	ldr	r3, [r7, #20]
 8001e24:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8001e28:	68fb      	ldr	r3, [r7, #12]
 8001e2a:	43db      	mvns	r3, r3
 8001e2c:	401a      	ands	r2, r3
 8001e2e:	697b      	ldr	r3, [r7, #20]
 8001e30:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001e34:	683b      	ldr	r3, [r7, #0]
 8001e36:	68db      	ldr	r3, [r3, #12]
 8001e38:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001e3a:	683b      	ldr	r3, [r7, #0]
 8001e3c:	685b      	ldr	r3, [r3, #4]
 8001e3e:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001e40:	683a      	ldr	r2, [r7, #0]
 8001e42:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001e44:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001e46:	697b      	ldr	r3, [r7, #20]
 8001e48:	3248      	adds	r2, #72	; 0x48
 8001e4a:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001e4e:	683b      	ldr	r3, [r7, #0]
 8001e50:	689b      	ldr	r3, [r3, #8]
 8001e52:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8001e54:	683b      	ldr	r3, [r7, #0]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001e5a:	683b      	ldr	r3, [r7, #0]
 8001e5c:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001e5e:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001e60:	6979      	ldr	r1, [r7, #20]
 8001e62:	3348      	adds	r3, #72	; 0x48
 8001e64:	00db      	lsls	r3, r3, #3
 8001e66:	440b      	add	r3, r1
 8001e68:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8001e6a:	683b      	ldr	r3, [r7, #0]
 8001e6c:	69db      	ldr	r3, [r3, #28]
 8001e6e:	2b01      	cmp	r3, #1
 8001e70:	d122      	bne.n	8001eb8 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8001e72:	697b      	ldr	r3, [r7, #20]
 8001e74:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	431a      	orrs	r2, r3
 8001e7c:	697b      	ldr	r3, [r7, #20]
 8001e7e:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001e82:	683b      	ldr	r3, [r7, #0]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001e88:	683b      	ldr	r3, [r7, #0]
 8001e8a:	685b      	ldr	r3, [r3, #4]
 8001e8c:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001e8e:	683a      	ldr	r2, [r7, #0]
 8001e90:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001e92:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001e94:	697b      	ldr	r3, [r7, #20]
 8001e96:	3248      	adds	r2, #72	; 0x48
 8001e98:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001e9c:	683b      	ldr	r3, [r7, #0]
 8001e9e:	689b      	ldr	r3, [r3, #8]
 8001ea0:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8001ea2:	683b      	ldr	r3, [r7, #0]
 8001ea4:	68db      	ldr	r3, [r3, #12]
 8001ea6:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001ea8:	683b      	ldr	r3, [r7, #0]
 8001eaa:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001eac:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001eae:	6979      	ldr	r1, [r7, #20]
 8001eb0:	3348      	adds	r3, #72	; 0x48
 8001eb2:	00db      	lsls	r3, r3, #3
 8001eb4:	440b      	add	r3, r1
 8001eb6:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8001eb8:	683b      	ldr	r3, [r7, #0]
 8001eba:	699b      	ldr	r3, [r3, #24]
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d109      	bne.n	8001ed4 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8001ec0:	697b      	ldr	r3, [r7, #20]
 8001ec2:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	43db      	mvns	r3, r3
 8001eca:	401a      	ands	r2, r3
 8001ecc:	697b      	ldr	r3, [r7, #20]
 8001ece:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8001ed2:	e007      	b.n	8001ee4 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8001ed4:	697b      	ldr	r3, [r7, #20]
 8001ed6:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	431a      	orrs	r2, r3
 8001ede:	697b      	ldr	r3, [r7, #20]
 8001ee0:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8001ee4:	683b      	ldr	r3, [r7, #0]
 8001ee6:	691b      	ldr	r3, [r3, #16]
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d109      	bne.n	8001f00 <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8001eec:	697b      	ldr	r3, [r7, #20]
 8001eee:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8001ef2:	68fb      	ldr	r3, [r7, #12]
 8001ef4:	43db      	mvns	r3, r3
 8001ef6:	401a      	ands	r2, r3
 8001ef8:	697b      	ldr	r3, [r7, #20]
 8001efa:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8001efe:	e007      	b.n	8001f10 <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8001f00:	697b      	ldr	r3, [r7, #20]
 8001f02:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	431a      	orrs	r2, r3
 8001f0a:	697b      	ldr	r3, [r7, #20]
 8001f0c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8001f10:	683b      	ldr	r3, [r7, #0]
 8001f12:	6a1b      	ldr	r3, [r3, #32]
 8001f14:	2b01      	cmp	r3, #1
 8001f16:	d107      	bne.n	8001f28 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8001f18:	697b      	ldr	r3, [r7, #20]
 8001f1a:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	431a      	orrs	r2, r3
 8001f22:	697b      	ldr	r3, [r7, #20]
 8001f24:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001f28:	697b      	ldr	r3, [r7, #20]
 8001f2a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001f2e:	f023 0201 	bic.w	r2, r3, #1
 8001f32:	697b      	ldr	r3, [r7, #20]
 8001f34:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8001f38:	2300      	movs	r3, #0
 8001f3a:	e006      	b.n	8001f4a <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f40:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001f48:	2301      	movs	r3, #1
  }
}
 8001f4a:	4618      	mov	r0, r3
 8001f4c:	371c      	adds	r7, #28
 8001f4e:	46bd      	mov	sp, r7
 8001f50:	bc80      	pop	{r7}
 8001f52:	4770      	bx	lr

08001f54 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8001f54:	b580      	push	{r7, lr}
 8001f56:	b084      	sub	sp, #16
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001f62:	b2db      	uxtb	r3, r3
 8001f64:	2b01      	cmp	r3, #1
 8001f66:	d12e      	bne.n	8001fc6 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	2202      	movs	r2, #2
 8001f6c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	681a      	ldr	r2, [r3, #0]
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	f022 0201 	bic.w	r2, r2, #1
 8001f7e:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001f80:	f7ff fdf6 	bl	8001b70 <HAL_GetTick>
 8001f84:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001f86:	e012      	b.n	8001fae <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001f88:	f7ff fdf2 	bl	8001b70 <HAL_GetTick>
 8001f8c:	4602      	mov	r2, r0
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	1ad3      	subs	r3, r2, r3
 8001f92:	2b0a      	cmp	r3, #10
 8001f94:	d90b      	bls.n	8001fae <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f9a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	2205      	movs	r2, #5
 8001fa6:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8001faa:	2301      	movs	r3, #1
 8001fac:	e012      	b.n	8001fd4 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	685b      	ldr	r3, [r3, #4]
 8001fb4:	f003 0301 	and.w	r3, r3, #1
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d1e5      	bne.n	8001f88 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	2200      	movs	r2, #0
 8001fc0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	e006      	b.n	8001fd4 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fca:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001fd2:	2301      	movs	r3, #1
  }
}
 8001fd4:	4618      	mov	r0, r3
 8001fd6:	3710      	adds	r7, #16
 8001fd8:	46bd      	mov	sp, r7
 8001fda:	bd80      	pop	{r7, pc}

08001fdc <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8001fdc:	b480      	push	{r7}
 8001fde:	b085      	sub	sp, #20
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	6078      	str	r0, [r7, #4]
 8001fe4:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001fec:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8001fee:	7bfb      	ldrb	r3, [r7, #15]
 8001ff0:	2b01      	cmp	r3, #1
 8001ff2:	d002      	beq.n	8001ffa <HAL_CAN_ActivateNotification+0x1e>
 8001ff4:	7bfb      	ldrb	r3, [r7, #15]
 8001ff6:	2b02      	cmp	r3, #2
 8001ff8:	d109      	bne.n	800200e <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	6959      	ldr	r1, [r3, #20]
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	683a      	ldr	r2, [r7, #0]
 8002006:	430a      	orrs	r2, r1
 8002008:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 800200a:	2300      	movs	r3, #0
 800200c:	e006      	b.n	800201c <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002012:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800201a:	2301      	movs	r3, #1
  }
}
 800201c:	4618      	mov	r0, r3
 800201e:	3714      	adds	r7, #20
 8002020:	46bd      	mov	sp, r7
 8002022:	bc80      	pop	{r7}
 8002024:	4770      	bx	lr
	...

08002028 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002028:	b480      	push	{r7}
 800202a:	b085      	sub	sp, #20
 800202c:	af00      	add	r7, sp, #0
 800202e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	f003 0307 	and.w	r3, r3, #7
 8002036:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002038:	4b0c      	ldr	r3, [pc, #48]	; (800206c <__NVIC_SetPriorityGrouping+0x44>)
 800203a:	68db      	ldr	r3, [r3, #12]
 800203c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800203e:	68ba      	ldr	r2, [r7, #8]
 8002040:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002044:	4013      	ands	r3, r2
 8002046:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800204c:	68bb      	ldr	r3, [r7, #8]
 800204e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002050:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002054:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002058:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800205a:	4a04      	ldr	r2, [pc, #16]	; (800206c <__NVIC_SetPriorityGrouping+0x44>)
 800205c:	68bb      	ldr	r3, [r7, #8]
 800205e:	60d3      	str	r3, [r2, #12]
}
 8002060:	bf00      	nop
 8002062:	3714      	adds	r7, #20
 8002064:	46bd      	mov	sp, r7
 8002066:	bc80      	pop	{r7}
 8002068:	4770      	bx	lr
 800206a:	bf00      	nop
 800206c:	e000ed00 	.word	0xe000ed00

08002070 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002070:	b480      	push	{r7}
 8002072:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002074:	4b04      	ldr	r3, [pc, #16]	; (8002088 <__NVIC_GetPriorityGrouping+0x18>)
 8002076:	68db      	ldr	r3, [r3, #12]
 8002078:	0a1b      	lsrs	r3, r3, #8
 800207a:	f003 0307 	and.w	r3, r3, #7
}
 800207e:	4618      	mov	r0, r3
 8002080:	46bd      	mov	sp, r7
 8002082:	bc80      	pop	{r7}
 8002084:	4770      	bx	lr
 8002086:	bf00      	nop
 8002088:	e000ed00 	.word	0xe000ed00

0800208c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800208c:	b480      	push	{r7}
 800208e:	b083      	sub	sp, #12
 8002090:	af00      	add	r7, sp, #0
 8002092:	4603      	mov	r3, r0
 8002094:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002096:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800209a:	2b00      	cmp	r3, #0
 800209c:	db0b      	blt.n	80020b6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800209e:	79fb      	ldrb	r3, [r7, #7]
 80020a0:	f003 021f 	and.w	r2, r3, #31
 80020a4:	4906      	ldr	r1, [pc, #24]	; (80020c0 <__NVIC_EnableIRQ+0x34>)
 80020a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020aa:	095b      	lsrs	r3, r3, #5
 80020ac:	2001      	movs	r0, #1
 80020ae:	fa00 f202 	lsl.w	r2, r0, r2
 80020b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80020b6:	bf00      	nop
 80020b8:	370c      	adds	r7, #12
 80020ba:	46bd      	mov	sp, r7
 80020bc:	bc80      	pop	{r7}
 80020be:	4770      	bx	lr
 80020c0:	e000e100 	.word	0xe000e100

080020c4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80020c4:	b480      	push	{r7}
 80020c6:	b083      	sub	sp, #12
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	4603      	mov	r3, r0
 80020cc:	6039      	str	r1, [r7, #0]
 80020ce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80020d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	db0a      	blt.n	80020ee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020d8:	683b      	ldr	r3, [r7, #0]
 80020da:	b2da      	uxtb	r2, r3
 80020dc:	490c      	ldr	r1, [pc, #48]	; (8002110 <__NVIC_SetPriority+0x4c>)
 80020de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020e2:	0112      	lsls	r2, r2, #4
 80020e4:	b2d2      	uxtb	r2, r2
 80020e6:	440b      	add	r3, r1
 80020e8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80020ec:	e00a      	b.n	8002104 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020ee:	683b      	ldr	r3, [r7, #0]
 80020f0:	b2da      	uxtb	r2, r3
 80020f2:	4908      	ldr	r1, [pc, #32]	; (8002114 <__NVIC_SetPriority+0x50>)
 80020f4:	79fb      	ldrb	r3, [r7, #7]
 80020f6:	f003 030f 	and.w	r3, r3, #15
 80020fa:	3b04      	subs	r3, #4
 80020fc:	0112      	lsls	r2, r2, #4
 80020fe:	b2d2      	uxtb	r2, r2
 8002100:	440b      	add	r3, r1
 8002102:	761a      	strb	r2, [r3, #24]
}
 8002104:	bf00      	nop
 8002106:	370c      	adds	r7, #12
 8002108:	46bd      	mov	sp, r7
 800210a:	bc80      	pop	{r7}
 800210c:	4770      	bx	lr
 800210e:	bf00      	nop
 8002110:	e000e100 	.word	0xe000e100
 8002114:	e000ed00 	.word	0xe000ed00

08002118 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002118:	b480      	push	{r7}
 800211a:	b089      	sub	sp, #36	; 0x24
 800211c:	af00      	add	r7, sp, #0
 800211e:	60f8      	str	r0, [r7, #12]
 8002120:	60b9      	str	r1, [r7, #8]
 8002122:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	f003 0307 	and.w	r3, r3, #7
 800212a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800212c:	69fb      	ldr	r3, [r7, #28]
 800212e:	f1c3 0307 	rsb	r3, r3, #7
 8002132:	2b04      	cmp	r3, #4
 8002134:	bf28      	it	cs
 8002136:	2304      	movcs	r3, #4
 8002138:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800213a:	69fb      	ldr	r3, [r7, #28]
 800213c:	3304      	adds	r3, #4
 800213e:	2b06      	cmp	r3, #6
 8002140:	d902      	bls.n	8002148 <NVIC_EncodePriority+0x30>
 8002142:	69fb      	ldr	r3, [r7, #28]
 8002144:	3b03      	subs	r3, #3
 8002146:	e000      	b.n	800214a <NVIC_EncodePriority+0x32>
 8002148:	2300      	movs	r3, #0
 800214a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800214c:	f04f 32ff 	mov.w	r2, #4294967295
 8002150:	69bb      	ldr	r3, [r7, #24]
 8002152:	fa02 f303 	lsl.w	r3, r2, r3
 8002156:	43da      	mvns	r2, r3
 8002158:	68bb      	ldr	r3, [r7, #8]
 800215a:	401a      	ands	r2, r3
 800215c:	697b      	ldr	r3, [r7, #20]
 800215e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002160:	f04f 31ff 	mov.w	r1, #4294967295
 8002164:	697b      	ldr	r3, [r7, #20]
 8002166:	fa01 f303 	lsl.w	r3, r1, r3
 800216a:	43d9      	mvns	r1, r3
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002170:	4313      	orrs	r3, r2
         );
}
 8002172:	4618      	mov	r0, r3
 8002174:	3724      	adds	r7, #36	; 0x24
 8002176:	46bd      	mov	sp, r7
 8002178:	bc80      	pop	{r7}
 800217a:	4770      	bx	lr

0800217c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800217c:	b580      	push	{r7, lr}
 800217e:	b082      	sub	sp, #8
 8002180:	af00      	add	r7, sp, #0
 8002182:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	3b01      	subs	r3, #1
 8002188:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800218c:	d301      	bcc.n	8002192 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800218e:	2301      	movs	r3, #1
 8002190:	e00f      	b.n	80021b2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002192:	4a0a      	ldr	r2, [pc, #40]	; (80021bc <SysTick_Config+0x40>)
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	3b01      	subs	r3, #1
 8002198:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800219a:	210f      	movs	r1, #15
 800219c:	f04f 30ff 	mov.w	r0, #4294967295
 80021a0:	f7ff ff90 	bl	80020c4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80021a4:	4b05      	ldr	r3, [pc, #20]	; (80021bc <SysTick_Config+0x40>)
 80021a6:	2200      	movs	r2, #0
 80021a8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80021aa:	4b04      	ldr	r3, [pc, #16]	; (80021bc <SysTick_Config+0x40>)
 80021ac:	2207      	movs	r2, #7
 80021ae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80021b0:	2300      	movs	r3, #0
}
 80021b2:	4618      	mov	r0, r3
 80021b4:	3708      	adds	r7, #8
 80021b6:	46bd      	mov	sp, r7
 80021b8:	bd80      	pop	{r7, pc}
 80021ba:	bf00      	nop
 80021bc:	e000e010 	.word	0xe000e010

080021c0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80021c0:	b580      	push	{r7, lr}
 80021c2:	b082      	sub	sp, #8
 80021c4:	af00      	add	r7, sp, #0
 80021c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80021c8:	6878      	ldr	r0, [r7, #4]
 80021ca:	f7ff ff2d 	bl	8002028 <__NVIC_SetPriorityGrouping>
}
 80021ce:	bf00      	nop
 80021d0:	3708      	adds	r7, #8
 80021d2:	46bd      	mov	sp, r7
 80021d4:	bd80      	pop	{r7, pc}

080021d6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80021d6:	b580      	push	{r7, lr}
 80021d8:	b086      	sub	sp, #24
 80021da:	af00      	add	r7, sp, #0
 80021dc:	4603      	mov	r3, r0
 80021de:	60b9      	str	r1, [r7, #8]
 80021e0:	607a      	str	r2, [r7, #4]
 80021e2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80021e4:	2300      	movs	r3, #0
 80021e6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80021e8:	f7ff ff42 	bl	8002070 <__NVIC_GetPriorityGrouping>
 80021ec:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80021ee:	687a      	ldr	r2, [r7, #4]
 80021f0:	68b9      	ldr	r1, [r7, #8]
 80021f2:	6978      	ldr	r0, [r7, #20]
 80021f4:	f7ff ff90 	bl	8002118 <NVIC_EncodePriority>
 80021f8:	4602      	mov	r2, r0
 80021fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80021fe:	4611      	mov	r1, r2
 8002200:	4618      	mov	r0, r3
 8002202:	f7ff ff5f 	bl	80020c4 <__NVIC_SetPriority>
}
 8002206:	bf00      	nop
 8002208:	3718      	adds	r7, #24
 800220a:	46bd      	mov	sp, r7
 800220c:	bd80      	pop	{r7, pc}

0800220e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800220e:	b580      	push	{r7, lr}
 8002210:	b082      	sub	sp, #8
 8002212:	af00      	add	r7, sp, #0
 8002214:	4603      	mov	r3, r0
 8002216:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002218:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800221c:	4618      	mov	r0, r3
 800221e:	f7ff ff35 	bl	800208c <__NVIC_EnableIRQ>
}
 8002222:	bf00      	nop
 8002224:	3708      	adds	r7, #8
 8002226:	46bd      	mov	sp, r7
 8002228:	bd80      	pop	{r7, pc}

0800222a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800222a:	b580      	push	{r7, lr}
 800222c:	b082      	sub	sp, #8
 800222e:	af00      	add	r7, sp, #0
 8002230:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002232:	6878      	ldr	r0, [r7, #4]
 8002234:	f7ff ffa2 	bl	800217c <SysTick_Config>
 8002238:	4603      	mov	r3, r0
}
 800223a:	4618      	mov	r0, r3
 800223c:	3708      	adds	r7, #8
 800223e:	46bd      	mov	sp, r7
 8002240:	bd80      	pop	{r7, pc}

08002242 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8002242:	b580      	push	{r7, lr}
 8002244:	b082      	sub	sp, #8
 8002246:	af00      	add	r7, sp, #0
 8002248:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	2b00      	cmp	r3, #0
 800224e:	d101      	bne.n	8002254 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8002250:	2301      	movs	r3, #1
 8002252:	e014      	b.n	800227e <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	791b      	ldrb	r3, [r3, #4]
 8002258:	b2db      	uxtb	r3, r3
 800225a:	2b00      	cmp	r3, #0
 800225c:	d105      	bne.n	800226a <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	2200      	movs	r2, #0
 8002262:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8002264:	6878      	ldr	r0, [r7, #4]
 8002266:	f7ff f821 	bl	80012ac <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	2202      	movs	r2, #2
 800226e:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	2200      	movs	r2, #0
 8002274:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	2201      	movs	r2, #1
 800227a:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 800227c:	2300      	movs	r3, #0
}
 800227e:	4618      	mov	r0, r3
 8002280:	3708      	adds	r7, #8
 8002282:	46bd      	mov	sp, r7
 8002284:	bd80      	pop	{r7, pc}

08002286 <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8002286:	b480      	push	{r7}
 8002288:	b083      	sub	sp, #12
 800228a:	af00      	add	r7, sp, #0
 800228c:	6078      	str	r0, [r7, #4]
 800228e:	6039      	str	r1, [r7, #0]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	2b00      	cmp	r3, #0
 8002294:	d101      	bne.n	800229a <HAL_DAC_Start+0x14>
  {
    return HAL_ERROR;
 8002296:	2301      	movs	r3, #1
 8002298:	e046      	b.n	8002328 <HAL_DAC_Start+0xa2>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	795b      	ldrb	r3, [r3, #5]
 800229e:	2b01      	cmp	r3, #1
 80022a0:	d101      	bne.n	80022a6 <HAL_DAC_Start+0x20>
 80022a2:	2302      	movs	r3, #2
 80022a4:	e040      	b.n	8002328 <HAL_DAC_Start+0xa2>
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	2201      	movs	r2, #1
 80022aa:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	2202      	movs	r2, #2
 80022b0:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	6819      	ldr	r1, [r3, #0]
 80022b8:	683b      	ldr	r3, [r7, #0]
 80022ba:	f003 0310 	and.w	r3, r3, #16
 80022be:	2201      	movs	r2, #1
 80022c0:	409a      	lsls	r2, r3
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	430a      	orrs	r2, r1
 80022c8:	601a      	str	r2, [r3, #0]

  if (Channel == DAC_CHANNEL_1)
 80022ca:	683b      	ldr	r3, [r7, #0]
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d10f      	bne.n	80022f0 <HAL_DAC_Start+0x6a>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	f003 033c 	and.w	r3, r3, #60	; 0x3c
 80022da:	2b3c      	cmp	r3, #60	; 0x3c
 80022dc:	d11d      	bne.n	800231a <HAL_DAC_Start+0x94>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	685a      	ldr	r2, [r3, #4]
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	f042 0201 	orr.w	r2, r2, #1
 80022ec:	605a      	str	r2, [r3, #4]
 80022ee:	e014      	b.n	800231a <HAL_DAC_Start+0x94>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80022fa:	683b      	ldr	r3, [r7, #0]
 80022fc:	f003 0310 	and.w	r3, r3, #16
 8002300:	213c      	movs	r1, #60	; 0x3c
 8002302:	fa01 f303 	lsl.w	r3, r1, r3
 8002306:	429a      	cmp	r2, r3
 8002308:	d107      	bne.n	800231a <HAL_DAC_Start+0x94>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	685a      	ldr	r2, [r3, #4]
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	f042 0202 	orr.w	r2, r2, #2
 8002318:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	2201      	movs	r2, #1
 800231e:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	2200      	movs	r2, #0
 8002324:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8002326:	2300      	movs	r3, #0
}
 8002328:	4618      	mov	r0, r3
 800232a:	370c      	adds	r7, #12
 800232c:	46bd      	mov	sp, r7
 800232e:	bc80      	pop	{r7}
 8002330:	4770      	bx	lr

08002332 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8002332:	b480      	push	{r7}
 8002334:	b089      	sub	sp, #36	; 0x24
 8002336:	af00      	add	r7, sp, #0
 8002338:	60f8      	str	r0, [r7, #12]
 800233a:	60b9      	str	r1, [r7, #8]
 800233c:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800233e:	2300      	movs	r3, #0
 8002340:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpreg1;
  uint32_t tmpreg2;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	2b00      	cmp	r3, #0
 8002346:	d002      	beq.n	800234e <HAL_DAC_ConfigChannel+0x1c>
 8002348:	68bb      	ldr	r3, [r7, #8]
 800234a:	2b00      	cmp	r3, #0
 800234c:	d101      	bne.n	8002352 <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 800234e:	2301      	movs	r3, #1
 8002350:	e042      	b.n	80023d8 <HAL_DAC_ConfigChannel+0xa6>
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	795b      	ldrb	r3, [r3, #5]
 8002356:	2b01      	cmp	r3, #1
 8002358:	d101      	bne.n	800235e <HAL_DAC_ConfigChannel+0x2c>
 800235a:	2302      	movs	r3, #2
 800235c:	e03c      	b.n	80023d8 <HAL_DAC_ConfigChannel+0xa6>
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	2201      	movs	r2, #1
 8002362:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	2202      	movs	r2, #2
 8002368:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	61bb      	str	r3, [r7, #24]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
               << (Channel & 0x10UL));
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	f003 0310 	and.w	r3, r3, #16
 8002378:	f640 72fe 	movw	r2, #4094	; 0xffe
 800237c:	fa02 f303 	lsl.w	r3, r2, r3
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
 8002380:	43db      	mvns	r3, r3
 8002382:	69ba      	ldr	r2, [r7, #24]
 8002384:	4013      	ands	r3, r2
 8002386:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8002388:	68bb      	ldr	r3, [r7, #8]
 800238a:	681a      	ldr	r2, [r3, #0]
 800238c:	68bb      	ldr	r3, [r7, #8]
 800238e:	685b      	ldr	r3, [r3, #4]
 8002390:	4313      	orrs	r3, r2
 8002392:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	f003 0310 	and.w	r3, r3, #16
 800239a:	697a      	ldr	r2, [r7, #20]
 800239c:	fa02 f303 	lsl.w	r3, r2, r3
 80023a0:	69ba      	ldr	r2, [r7, #24]
 80023a2:	4313      	orrs	r3, r2
 80023a4:	61bb      	str	r3, [r7, #24]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	69ba      	ldr	r2, [r7, #24]
 80023ac:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	6819      	ldr	r1, [r3, #0]
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	f003 0310 	and.w	r3, r3, #16
 80023ba:	22c0      	movs	r2, #192	; 0xc0
 80023bc:	fa02 f303 	lsl.w	r3, r2, r3
 80023c0:	43da      	mvns	r2, r3
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	400a      	ands	r2, r1
 80023c8:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	2201      	movs	r2, #1
 80023ce:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	2200      	movs	r2, #0
 80023d4:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 80023d6:	7ffb      	ldrb	r3, [r7, #31]
}
 80023d8:	4618      	mov	r0, r3
 80023da:	3724      	adds	r7, #36	; 0x24
 80023dc:	46bd      	mov	sp, r7
 80023de:	bc80      	pop	{r7}
 80023e0:	4770      	bx	lr
	...

080023e4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80023e4:	b480      	push	{r7}
 80023e6:	b08b      	sub	sp, #44	; 0x2c
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	6078      	str	r0, [r7, #4]
 80023ec:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80023ee:	2300      	movs	r3, #0
 80023f0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80023f2:	2300      	movs	r3, #0
 80023f4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80023f6:	e179      	b.n	80026ec <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80023f8:	2201      	movs	r2, #1
 80023fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002400:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002402:	683b      	ldr	r3, [r7, #0]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	69fa      	ldr	r2, [r7, #28]
 8002408:	4013      	ands	r3, r2
 800240a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800240c:	69ba      	ldr	r2, [r7, #24]
 800240e:	69fb      	ldr	r3, [r7, #28]
 8002410:	429a      	cmp	r2, r3
 8002412:	f040 8168 	bne.w	80026e6 <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002416:	683b      	ldr	r3, [r7, #0]
 8002418:	685b      	ldr	r3, [r3, #4]
 800241a:	4a96      	ldr	r2, [pc, #600]	; (8002674 <HAL_GPIO_Init+0x290>)
 800241c:	4293      	cmp	r3, r2
 800241e:	d05e      	beq.n	80024de <HAL_GPIO_Init+0xfa>
 8002420:	4a94      	ldr	r2, [pc, #592]	; (8002674 <HAL_GPIO_Init+0x290>)
 8002422:	4293      	cmp	r3, r2
 8002424:	d875      	bhi.n	8002512 <HAL_GPIO_Init+0x12e>
 8002426:	4a94      	ldr	r2, [pc, #592]	; (8002678 <HAL_GPIO_Init+0x294>)
 8002428:	4293      	cmp	r3, r2
 800242a:	d058      	beq.n	80024de <HAL_GPIO_Init+0xfa>
 800242c:	4a92      	ldr	r2, [pc, #584]	; (8002678 <HAL_GPIO_Init+0x294>)
 800242e:	4293      	cmp	r3, r2
 8002430:	d86f      	bhi.n	8002512 <HAL_GPIO_Init+0x12e>
 8002432:	4a92      	ldr	r2, [pc, #584]	; (800267c <HAL_GPIO_Init+0x298>)
 8002434:	4293      	cmp	r3, r2
 8002436:	d052      	beq.n	80024de <HAL_GPIO_Init+0xfa>
 8002438:	4a90      	ldr	r2, [pc, #576]	; (800267c <HAL_GPIO_Init+0x298>)
 800243a:	4293      	cmp	r3, r2
 800243c:	d869      	bhi.n	8002512 <HAL_GPIO_Init+0x12e>
 800243e:	4a90      	ldr	r2, [pc, #576]	; (8002680 <HAL_GPIO_Init+0x29c>)
 8002440:	4293      	cmp	r3, r2
 8002442:	d04c      	beq.n	80024de <HAL_GPIO_Init+0xfa>
 8002444:	4a8e      	ldr	r2, [pc, #568]	; (8002680 <HAL_GPIO_Init+0x29c>)
 8002446:	4293      	cmp	r3, r2
 8002448:	d863      	bhi.n	8002512 <HAL_GPIO_Init+0x12e>
 800244a:	4a8e      	ldr	r2, [pc, #568]	; (8002684 <HAL_GPIO_Init+0x2a0>)
 800244c:	4293      	cmp	r3, r2
 800244e:	d046      	beq.n	80024de <HAL_GPIO_Init+0xfa>
 8002450:	4a8c      	ldr	r2, [pc, #560]	; (8002684 <HAL_GPIO_Init+0x2a0>)
 8002452:	4293      	cmp	r3, r2
 8002454:	d85d      	bhi.n	8002512 <HAL_GPIO_Init+0x12e>
 8002456:	2b12      	cmp	r3, #18
 8002458:	d82a      	bhi.n	80024b0 <HAL_GPIO_Init+0xcc>
 800245a:	2b12      	cmp	r3, #18
 800245c:	d859      	bhi.n	8002512 <HAL_GPIO_Init+0x12e>
 800245e:	a201      	add	r2, pc, #4	; (adr r2, 8002464 <HAL_GPIO_Init+0x80>)
 8002460:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002464:	080024df 	.word	0x080024df
 8002468:	080024b9 	.word	0x080024b9
 800246c:	080024cb 	.word	0x080024cb
 8002470:	0800250d 	.word	0x0800250d
 8002474:	08002513 	.word	0x08002513
 8002478:	08002513 	.word	0x08002513
 800247c:	08002513 	.word	0x08002513
 8002480:	08002513 	.word	0x08002513
 8002484:	08002513 	.word	0x08002513
 8002488:	08002513 	.word	0x08002513
 800248c:	08002513 	.word	0x08002513
 8002490:	08002513 	.word	0x08002513
 8002494:	08002513 	.word	0x08002513
 8002498:	08002513 	.word	0x08002513
 800249c:	08002513 	.word	0x08002513
 80024a0:	08002513 	.word	0x08002513
 80024a4:	08002513 	.word	0x08002513
 80024a8:	080024c1 	.word	0x080024c1
 80024ac:	080024d5 	.word	0x080024d5
 80024b0:	4a75      	ldr	r2, [pc, #468]	; (8002688 <HAL_GPIO_Init+0x2a4>)
 80024b2:	4293      	cmp	r3, r2
 80024b4:	d013      	beq.n	80024de <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80024b6:	e02c      	b.n	8002512 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80024b8:	683b      	ldr	r3, [r7, #0]
 80024ba:	68db      	ldr	r3, [r3, #12]
 80024bc:	623b      	str	r3, [r7, #32]
          break;
 80024be:	e029      	b.n	8002514 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80024c0:	683b      	ldr	r3, [r7, #0]
 80024c2:	68db      	ldr	r3, [r3, #12]
 80024c4:	3304      	adds	r3, #4
 80024c6:	623b      	str	r3, [r7, #32]
          break;
 80024c8:	e024      	b.n	8002514 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80024ca:	683b      	ldr	r3, [r7, #0]
 80024cc:	68db      	ldr	r3, [r3, #12]
 80024ce:	3308      	adds	r3, #8
 80024d0:	623b      	str	r3, [r7, #32]
          break;
 80024d2:	e01f      	b.n	8002514 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80024d4:	683b      	ldr	r3, [r7, #0]
 80024d6:	68db      	ldr	r3, [r3, #12]
 80024d8:	330c      	adds	r3, #12
 80024da:	623b      	str	r3, [r7, #32]
          break;
 80024dc:	e01a      	b.n	8002514 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80024de:	683b      	ldr	r3, [r7, #0]
 80024e0:	689b      	ldr	r3, [r3, #8]
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d102      	bne.n	80024ec <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80024e6:	2304      	movs	r3, #4
 80024e8:	623b      	str	r3, [r7, #32]
          break;
 80024ea:	e013      	b.n	8002514 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80024ec:	683b      	ldr	r3, [r7, #0]
 80024ee:	689b      	ldr	r3, [r3, #8]
 80024f0:	2b01      	cmp	r3, #1
 80024f2:	d105      	bne.n	8002500 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80024f4:	2308      	movs	r3, #8
 80024f6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	69fa      	ldr	r2, [r7, #28]
 80024fc:	611a      	str	r2, [r3, #16]
          break;
 80024fe:	e009      	b.n	8002514 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002500:	2308      	movs	r3, #8
 8002502:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	69fa      	ldr	r2, [r7, #28]
 8002508:	615a      	str	r2, [r3, #20]
          break;
 800250a:	e003      	b.n	8002514 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800250c:	2300      	movs	r3, #0
 800250e:	623b      	str	r3, [r7, #32]
          break;
 8002510:	e000      	b.n	8002514 <HAL_GPIO_Init+0x130>
          break;
 8002512:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002514:	69bb      	ldr	r3, [r7, #24]
 8002516:	2bff      	cmp	r3, #255	; 0xff
 8002518:	d801      	bhi.n	800251e <HAL_GPIO_Init+0x13a>
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	e001      	b.n	8002522 <HAL_GPIO_Init+0x13e>
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	3304      	adds	r3, #4
 8002522:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002524:	69bb      	ldr	r3, [r7, #24]
 8002526:	2bff      	cmp	r3, #255	; 0xff
 8002528:	d802      	bhi.n	8002530 <HAL_GPIO_Init+0x14c>
 800252a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800252c:	009b      	lsls	r3, r3, #2
 800252e:	e002      	b.n	8002536 <HAL_GPIO_Init+0x152>
 8002530:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002532:	3b08      	subs	r3, #8
 8002534:	009b      	lsls	r3, r3, #2
 8002536:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002538:	697b      	ldr	r3, [r7, #20]
 800253a:	681a      	ldr	r2, [r3, #0]
 800253c:	210f      	movs	r1, #15
 800253e:	693b      	ldr	r3, [r7, #16]
 8002540:	fa01 f303 	lsl.w	r3, r1, r3
 8002544:	43db      	mvns	r3, r3
 8002546:	401a      	ands	r2, r3
 8002548:	6a39      	ldr	r1, [r7, #32]
 800254a:	693b      	ldr	r3, [r7, #16]
 800254c:	fa01 f303 	lsl.w	r3, r1, r3
 8002550:	431a      	orrs	r2, r3
 8002552:	697b      	ldr	r3, [r7, #20]
 8002554:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002556:	683b      	ldr	r3, [r7, #0]
 8002558:	685b      	ldr	r3, [r3, #4]
 800255a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800255e:	2b00      	cmp	r3, #0
 8002560:	f000 80c1 	beq.w	80026e6 <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002564:	4b49      	ldr	r3, [pc, #292]	; (800268c <HAL_GPIO_Init+0x2a8>)
 8002566:	699b      	ldr	r3, [r3, #24]
 8002568:	4a48      	ldr	r2, [pc, #288]	; (800268c <HAL_GPIO_Init+0x2a8>)
 800256a:	f043 0301 	orr.w	r3, r3, #1
 800256e:	6193      	str	r3, [r2, #24]
 8002570:	4b46      	ldr	r3, [pc, #280]	; (800268c <HAL_GPIO_Init+0x2a8>)
 8002572:	699b      	ldr	r3, [r3, #24]
 8002574:	f003 0301 	and.w	r3, r3, #1
 8002578:	60bb      	str	r3, [r7, #8]
 800257a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800257c:	4a44      	ldr	r2, [pc, #272]	; (8002690 <HAL_GPIO_Init+0x2ac>)
 800257e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002580:	089b      	lsrs	r3, r3, #2
 8002582:	3302      	adds	r3, #2
 8002584:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002588:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800258a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800258c:	f003 0303 	and.w	r3, r3, #3
 8002590:	009b      	lsls	r3, r3, #2
 8002592:	220f      	movs	r2, #15
 8002594:	fa02 f303 	lsl.w	r3, r2, r3
 8002598:	43db      	mvns	r3, r3
 800259a:	68fa      	ldr	r2, [r7, #12]
 800259c:	4013      	ands	r3, r2
 800259e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	4a3c      	ldr	r2, [pc, #240]	; (8002694 <HAL_GPIO_Init+0x2b0>)
 80025a4:	4293      	cmp	r3, r2
 80025a6:	d01f      	beq.n	80025e8 <HAL_GPIO_Init+0x204>
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	4a3b      	ldr	r2, [pc, #236]	; (8002698 <HAL_GPIO_Init+0x2b4>)
 80025ac:	4293      	cmp	r3, r2
 80025ae:	d019      	beq.n	80025e4 <HAL_GPIO_Init+0x200>
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	4a3a      	ldr	r2, [pc, #232]	; (800269c <HAL_GPIO_Init+0x2b8>)
 80025b4:	4293      	cmp	r3, r2
 80025b6:	d013      	beq.n	80025e0 <HAL_GPIO_Init+0x1fc>
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	4a39      	ldr	r2, [pc, #228]	; (80026a0 <HAL_GPIO_Init+0x2bc>)
 80025bc:	4293      	cmp	r3, r2
 80025be:	d00d      	beq.n	80025dc <HAL_GPIO_Init+0x1f8>
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	4a38      	ldr	r2, [pc, #224]	; (80026a4 <HAL_GPIO_Init+0x2c0>)
 80025c4:	4293      	cmp	r3, r2
 80025c6:	d007      	beq.n	80025d8 <HAL_GPIO_Init+0x1f4>
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	4a37      	ldr	r2, [pc, #220]	; (80026a8 <HAL_GPIO_Init+0x2c4>)
 80025cc:	4293      	cmp	r3, r2
 80025ce:	d101      	bne.n	80025d4 <HAL_GPIO_Init+0x1f0>
 80025d0:	2305      	movs	r3, #5
 80025d2:	e00a      	b.n	80025ea <HAL_GPIO_Init+0x206>
 80025d4:	2306      	movs	r3, #6
 80025d6:	e008      	b.n	80025ea <HAL_GPIO_Init+0x206>
 80025d8:	2304      	movs	r3, #4
 80025da:	e006      	b.n	80025ea <HAL_GPIO_Init+0x206>
 80025dc:	2303      	movs	r3, #3
 80025de:	e004      	b.n	80025ea <HAL_GPIO_Init+0x206>
 80025e0:	2302      	movs	r3, #2
 80025e2:	e002      	b.n	80025ea <HAL_GPIO_Init+0x206>
 80025e4:	2301      	movs	r3, #1
 80025e6:	e000      	b.n	80025ea <HAL_GPIO_Init+0x206>
 80025e8:	2300      	movs	r3, #0
 80025ea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80025ec:	f002 0203 	and.w	r2, r2, #3
 80025f0:	0092      	lsls	r2, r2, #2
 80025f2:	4093      	lsls	r3, r2
 80025f4:	68fa      	ldr	r2, [r7, #12]
 80025f6:	4313      	orrs	r3, r2
 80025f8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80025fa:	4925      	ldr	r1, [pc, #148]	; (8002690 <HAL_GPIO_Init+0x2ac>)
 80025fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025fe:	089b      	lsrs	r3, r3, #2
 8002600:	3302      	adds	r3, #2
 8002602:	68fa      	ldr	r2, [r7, #12]
 8002604:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002608:	683b      	ldr	r3, [r7, #0]
 800260a:	685b      	ldr	r3, [r3, #4]
 800260c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002610:	2b00      	cmp	r3, #0
 8002612:	d006      	beq.n	8002622 <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002614:	4b25      	ldr	r3, [pc, #148]	; (80026ac <HAL_GPIO_Init+0x2c8>)
 8002616:	689a      	ldr	r2, [r3, #8]
 8002618:	4924      	ldr	r1, [pc, #144]	; (80026ac <HAL_GPIO_Init+0x2c8>)
 800261a:	69bb      	ldr	r3, [r7, #24]
 800261c:	4313      	orrs	r3, r2
 800261e:	608b      	str	r3, [r1, #8]
 8002620:	e006      	b.n	8002630 <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002622:	4b22      	ldr	r3, [pc, #136]	; (80026ac <HAL_GPIO_Init+0x2c8>)
 8002624:	689a      	ldr	r2, [r3, #8]
 8002626:	69bb      	ldr	r3, [r7, #24]
 8002628:	43db      	mvns	r3, r3
 800262a:	4920      	ldr	r1, [pc, #128]	; (80026ac <HAL_GPIO_Init+0x2c8>)
 800262c:	4013      	ands	r3, r2
 800262e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002630:	683b      	ldr	r3, [r7, #0]
 8002632:	685b      	ldr	r3, [r3, #4]
 8002634:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002638:	2b00      	cmp	r3, #0
 800263a:	d006      	beq.n	800264a <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800263c:	4b1b      	ldr	r3, [pc, #108]	; (80026ac <HAL_GPIO_Init+0x2c8>)
 800263e:	68da      	ldr	r2, [r3, #12]
 8002640:	491a      	ldr	r1, [pc, #104]	; (80026ac <HAL_GPIO_Init+0x2c8>)
 8002642:	69bb      	ldr	r3, [r7, #24]
 8002644:	4313      	orrs	r3, r2
 8002646:	60cb      	str	r3, [r1, #12]
 8002648:	e006      	b.n	8002658 <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800264a:	4b18      	ldr	r3, [pc, #96]	; (80026ac <HAL_GPIO_Init+0x2c8>)
 800264c:	68da      	ldr	r2, [r3, #12]
 800264e:	69bb      	ldr	r3, [r7, #24]
 8002650:	43db      	mvns	r3, r3
 8002652:	4916      	ldr	r1, [pc, #88]	; (80026ac <HAL_GPIO_Init+0x2c8>)
 8002654:	4013      	ands	r3, r2
 8002656:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002658:	683b      	ldr	r3, [r7, #0]
 800265a:	685b      	ldr	r3, [r3, #4]
 800265c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002660:	2b00      	cmp	r3, #0
 8002662:	d025      	beq.n	80026b0 <HAL_GPIO_Init+0x2cc>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002664:	4b11      	ldr	r3, [pc, #68]	; (80026ac <HAL_GPIO_Init+0x2c8>)
 8002666:	685a      	ldr	r2, [r3, #4]
 8002668:	4910      	ldr	r1, [pc, #64]	; (80026ac <HAL_GPIO_Init+0x2c8>)
 800266a:	69bb      	ldr	r3, [r7, #24]
 800266c:	4313      	orrs	r3, r2
 800266e:	604b      	str	r3, [r1, #4]
 8002670:	e025      	b.n	80026be <HAL_GPIO_Init+0x2da>
 8002672:	bf00      	nop
 8002674:	10320000 	.word	0x10320000
 8002678:	10310000 	.word	0x10310000
 800267c:	10220000 	.word	0x10220000
 8002680:	10210000 	.word	0x10210000
 8002684:	10120000 	.word	0x10120000
 8002688:	10110000 	.word	0x10110000
 800268c:	40021000 	.word	0x40021000
 8002690:	40010000 	.word	0x40010000
 8002694:	40010800 	.word	0x40010800
 8002698:	40010c00 	.word	0x40010c00
 800269c:	40011000 	.word	0x40011000
 80026a0:	40011400 	.word	0x40011400
 80026a4:	40011800 	.word	0x40011800
 80026a8:	40011c00 	.word	0x40011c00
 80026ac:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80026b0:	4b15      	ldr	r3, [pc, #84]	; (8002708 <HAL_GPIO_Init+0x324>)
 80026b2:	685a      	ldr	r2, [r3, #4]
 80026b4:	69bb      	ldr	r3, [r7, #24]
 80026b6:	43db      	mvns	r3, r3
 80026b8:	4913      	ldr	r1, [pc, #76]	; (8002708 <HAL_GPIO_Init+0x324>)
 80026ba:	4013      	ands	r3, r2
 80026bc:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80026be:	683b      	ldr	r3, [r7, #0]
 80026c0:	685b      	ldr	r3, [r3, #4]
 80026c2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d006      	beq.n	80026d8 <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80026ca:	4b0f      	ldr	r3, [pc, #60]	; (8002708 <HAL_GPIO_Init+0x324>)
 80026cc:	681a      	ldr	r2, [r3, #0]
 80026ce:	490e      	ldr	r1, [pc, #56]	; (8002708 <HAL_GPIO_Init+0x324>)
 80026d0:	69bb      	ldr	r3, [r7, #24]
 80026d2:	4313      	orrs	r3, r2
 80026d4:	600b      	str	r3, [r1, #0]
 80026d6:	e006      	b.n	80026e6 <HAL_GPIO_Init+0x302>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80026d8:	4b0b      	ldr	r3, [pc, #44]	; (8002708 <HAL_GPIO_Init+0x324>)
 80026da:	681a      	ldr	r2, [r3, #0]
 80026dc:	69bb      	ldr	r3, [r7, #24]
 80026de:	43db      	mvns	r3, r3
 80026e0:	4909      	ldr	r1, [pc, #36]	; (8002708 <HAL_GPIO_Init+0x324>)
 80026e2:	4013      	ands	r3, r2
 80026e4:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80026e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026e8:	3301      	adds	r3, #1
 80026ea:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80026ec:	683b      	ldr	r3, [r7, #0]
 80026ee:	681a      	ldr	r2, [r3, #0]
 80026f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026f2:	fa22 f303 	lsr.w	r3, r2, r3
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	f47f ae7e 	bne.w	80023f8 <HAL_GPIO_Init+0x14>
  }
}
 80026fc:	bf00      	nop
 80026fe:	bf00      	nop
 8002700:	372c      	adds	r7, #44	; 0x2c
 8002702:	46bd      	mov	sp, r7
 8002704:	bc80      	pop	{r7}
 8002706:	4770      	bx	lr
 8002708:	40010400 	.word	0x40010400

0800270c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800270c:	b480      	push	{r7}
 800270e:	b085      	sub	sp, #20
 8002710:	af00      	add	r7, sp, #0
 8002712:	6078      	str	r0, [r7, #4]
 8002714:	460b      	mov	r3, r1
 8002716:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	689a      	ldr	r2, [r3, #8]
 800271c:	887b      	ldrh	r3, [r7, #2]
 800271e:	4013      	ands	r3, r2
 8002720:	2b00      	cmp	r3, #0
 8002722:	d002      	beq.n	800272a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002724:	2301      	movs	r3, #1
 8002726:	73fb      	strb	r3, [r7, #15]
 8002728:	e001      	b.n	800272e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800272a:	2300      	movs	r3, #0
 800272c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800272e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002730:	4618      	mov	r0, r3
 8002732:	3714      	adds	r7, #20
 8002734:	46bd      	mov	sp, r7
 8002736:	bc80      	pop	{r7}
 8002738:	4770      	bx	lr

0800273a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800273a:	b480      	push	{r7}
 800273c:	b083      	sub	sp, #12
 800273e:	af00      	add	r7, sp, #0
 8002740:	6078      	str	r0, [r7, #4]
 8002742:	460b      	mov	r3, r1
 8002744:	807b      	strh	r3, [r7, #2]
 8002746:	4613      	mov	r3, r2
 8002748:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800274a:	787b      	ldrb	r3, [r7, #1]
 800274c:	2b00      	cmp	r3, #0
 800274e:	d003      	beq.n	8002758 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002750:	887a      	ldrh	r2, [r7, #2]
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002756:	e003      	b.n	8002760 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002758:	887b      	ldrh	r3, [r7, #2]
 800275a:	041a      	lsls	r2, r3, #16
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	611a      	str	r2, [r3, #16]
}
 8002760:	bf00      	nop
 8002762:	370c      	adds	r7, #12
 8002764:	46bd      	mov	sp, r7
 8002766:	bc80      	pop	{r7}
 8002768:	4770      	bx	lr

0800276a <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800276a:	b480      	push	{r7}
 800276c:	b085      	sub	sp, #20
 800276e:	af00      	add	r7, sp, #0
 8002770:	6078      	str	r0, [r7, #4]
 8002772:	460b      	mov	r3, r1
 8002774:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	68db      	ldr	r3, [r3, #12]
 800277a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800277c:	887a      	ldrh	r2, [r7, #2]
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	4013      	ands	r3, r2
 8002782:	041a      	lsls	r2, r3, #16
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	43d9      	mvns	r1, r3
 8002788:	887b      	ldrh	r3, [r7, #2]
 800278a:	400b      	ands	r3, r1
 800278c:	431a      	orrs	r2, r3
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	611a      	str	r2, [r3, #16]
}
 8002792:	bf00      	nop
 8002794:	3714      	adds	r7, #20
 8002796:	46bd      	mov	sp, r7
 8002798:	bc80      	pop	{r7}
 800279a:	4770      	bx	lr

0800279c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800279c:	b580      	push	{r7, lr}
 800279e:	b084      	sub	sp, #16
 80027a0:	af00      	add	r7, sp, #0
 80027a2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d101      	bne.n	80027ae <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80027aa:	2301      	movs	r3, #1
 80027ac:	e12b      	b.n	8002a06 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80027b4:	b2db      	uxtb	r3, r3
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d106      	bne.n	80027c8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	2200      	movs	r2, #0
 80027be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80027c2:	6878      	ldr	r0, [r7, #4]
 80027c4:	f7fe fdae 	bl	8001324 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	2224      	movs	r2, #36	; 0x24
 80027cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	681a      	ldr	r2, [r3, #0]
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	f022 0201 	bic.w	r2, r2, #1
 80027de:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	681a      	ldr	r2, [r3, #0]
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80027ee:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	681a      	ldr	r2, [r3, #0]
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80027fe:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002800:	f001 fd36 	bl	8004270 <HAL_RCC_GetPCLK1Freq>
 8002804:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	685b      	ldr	r3, [r3, #4]
 800280a:	4a81      	ldr	r2, [pc, #516]	; (8002a10 <HAL_I2C_Init+0x274>)
 800280c:	4293      	cmp	r3, r2
 800280e:	d807      	bhi.n	8002820 <HAL_I2C_Init+0x84>
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	4a80      	ldr	r2, [pc, #512]	; (8002a14 <HAL_I2C_Init+0x278>)
 8002814:	4293      	cmp	r3, r2
 8002816:	bf94      	ite	ls
 8002818:	2301      	movls	r3, #1
 800281a:	2300      	movhi	r3, #0
 800281c:	b2db      	uxtb	r3, r3
 800281e:	e006      	b.n	800282e <HAL_I2C_Init+0x92>
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	4a7d      	ldr	r2, [pc, #500]	; (8002a18 <HAL_I2C_Init+0x27c>)
 8002824:	4293      	cmp	r3, r2
 8002826:	bf94      	ite	ls
 8002828:	2301      	movls	r3, #1
 800282a:	2300      	movhi	r3, #0
 800282c:	b2db      	uxtb	r3, r3
 800282e:	2b00      	cmp	r3, #0
 8002830:	d001      	beq.n	8002836 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002832:	2301      	movs	r3, #1
 8002834:	e0e7      	b.n	8002a06 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	4a78      	ldr	r2, [pc, #480]	; (8002a1c <HAL_I2C_Init+0x280>)
 800283a:	fba2 2303 	umull	r2, r3, r2, r3
 800283e:	0c9b      	lsrs	r3, r3, #18
 8002840:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	685b      	ldr	r3, [r3, #4]
 8002848:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	68ba      	ldr	r2, [r7, #8]
 8002852:	430a      	orrs	r2, r1
 8002854:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	6a1b      	ldr	r3, [r3, #32]
 800285c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	685b      	ldr	r3, [r3, #4]
 8002864:	4a6a      	ldr	r2, [pc, #424]	; (8002a10 <HAL_I2C_Init+0x274>)
 8002866:	4293      	cmp	r3, r2
 8002868:	d802      	bhi.n	8002870 <HAL_I2C_Init+0xd4>
 800286a:	68bb      	ldr	r3, [r7, #8]
 800286c:	3301      	adds	r3, #1
 800286e:	e009      	b.n	8002884 <HAL_I2C_Init+0xe8>
 8002870:	68bb      	ldr	r3, [r7, #8]
 8002872:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002876:	fb02 f303 	mul.w	r3, r2, r3
 800287a:	4a69      	ldr	r2, [pc, #420]	; (8002a20 <HAL_I2C_Init+0x284>)
 800287c:	fba2 2303 	umull	r2, r3, r2, r3
 8002880:	099b      	lsrs	r3, r3, #6
 8002882:	3301      	adds	r3, #1
 8002884:	687a      	ldr	r2, [r7, #4]
 8002886:	6812      	ldr	r2, [r2, #0]
 8002888:	430b      	orrs	r3, r1
 800288a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	69db      	ldr	r3, [r3, #28]
 8002892:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002896:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	685b      	ldr	r3, [r3, #4]
 800289e:	495c      	ldr	r1, [pc, #368]	; (8002a10 <HAL_I2C_Init+0x274>)
 80028a0:	428b      	cmp	r3, r1
 80028a2:	d819      	bhi.n	80028d8 <HAL_I2C_Init+0x13c>
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	1e59      	subs	r1, r3, #1
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	685b      	ldr	r3, [r3, #4]
 80028ac:	005b      	lsls	r3, r3, #1
 80028ae:	fbb1 f3f3 	udiv	r3, r1, r3
 80028b2:	1c59      	adds	r1, r3, #1
 80028b4:	f640 73fc 	movw	r3, #4092	; 0xffc
 80028b8:	400b      	ands	r3, r1
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d00a      	beq.n	80028d4 <HAL_I2C_Init+0x138>
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	1e59      	subs	r1, r3, #1
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	685b      	ldr	r3, [r3, #4]
 80028c6:	005b      	lsls	r3, r3, #1
 80028c8:	fbb1 f3f3 	udiv	r3, r1, r3
 80028cc:	3301      	adds	r3, #1
 80028ce:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80028d2:	e051      	b.n	8002978 <HAL_I2C_Init+0x1dc>
 80028d4:	2304      	movs	r3, #4
 80028d6:	e04f      	b.n	8002978 <HAL_I2C_Init+0x1dc>
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	689b      	ldr	r3, [r3, #8]
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d111      	bne.n	8002904 <HAL_I2C_Init+0x168>
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	1e58      	subs	r0, r3, #1
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	6859      	ldr	r1, [r3, #4]
 80028e8:	460b      	mov	r3, r1
 80028ea:	005b      	lsls	r3, r3, #1
 80028ec:	440b      	add	r3, r1
 80028ee:	fbb0 f3f3 	udiv	r3, r0, r3
 80028f2:	3301      	adds	r3, #1
 80028f4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	bf0c      	ite	eq
 80028fc:	2301      	moveq	r3, #1
 80028fe:	2300      	movne	r3, #0
 8002900:	b2db      	uxtb	r3, r3
 8002902:	e012      	b.n	800292a <HAL_I2C_Init+0x18e>
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	1e58      	subs	r0, r3, #1
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	6859      	ldr	r1, [r3, #4]
 800290c:	460b      	mov	r3, r1
 800290e:	009b      	lsls	r3, r3, #2
 8002910:	440b      	add	r3, r1
 8002912:	0099      	lsls	r1, r3, #2
 8002914:	440b      	add	r3, r1
 8002916:	fbb0 f3f3 	udiv	r3, r0, r3
 800291a:	3301      	adds	r3, #1
 800291c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002920:	2b00      	cmp	r3, #0
 8002922:	bf0c      	ite	eq
 8002924:	2301      	moveq	r3, #1
 8002926:	2300      	movne	r3, #0
 8002928:	b2db      	uxtb	r3, r3
 800292a:	2b00      	cmp	r3, #0
 800292c:	d001      	beq.n	8002932 <HAL_I2C_Init+0x196>
 800292e:	2301      	movs	r3, #1
 8002930:	e022      	b.n	8002978 <HAL_I2C_Init+0x1dc>
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	689b      	ldr	r3, [r3, #8]
 8002936:	2b00      	cmp	r3, #0
 8002938:	d10e      	bne.n	8002958 <HAL_I2C_Init+0x1bc>
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	1e58      	subs	r0, r3, #1
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	6859      	ldr	r1, [r3, #4]
 8002942:	460b      	mov	r3, r1
 8002944:	005b      	lsls	r3, r3, #1
 8002946:	440b      	add	r3, r1
 8002948:	fbb0 f3f3 	udiv	r3, r0, r3
 800294c:	3301      	adds	r3, #1
 800294e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002952:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002956:	e00f      	b.n	8002978 <HAL_I2C_Init+0x1dc>
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	1e58      	subs	r0, r3, #1
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	6859      	ldr	r1, [r3, #4]
 8002960:	460b      	mov	r3, r1
 8002962:	009b      	lsls	r3, r3, #2
 8002964:	440b      	add	r3, r1
 8002966:	0099      	lsls	r1, r3, #2
 8002968:	440b      	add	r3, r1
 800296a:	fbb0 f3f3 	udiv	r3, r0, r3
 800296e:	3301      	adds	r3, #1
 8002970:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002974:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002978:	6879      	ldr	r1, [r7, #4]
 800297a:	6809      	ldr	r1, [r1, #0]
 800297c:	4313      	orrs	r3, r2
 800297e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	69da      	ldr	r2, [r3, #28]
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	6a1b      	ldr	r3, [r3, #32]
 8002992:	431a      	orrs	r2, r3
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	430a      	orrs	r2, r1
 800299a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	689b      	ldr	r3, [r3, #8]
 80029a2:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80029a6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80029aa:	687a      	ldr	r2, [r7, #4]
 80029ac:	6911      	ldr	r1, [r2, #16]
 80029ae:	687a      	ldr	r2, [r7, #4]
 80029b0:	68d2      	ldr	r2, [r2, #12]
 80029b2:	4311      	orrs	r1, r2
 80029b4:	687a      	ldr	r2, [r7, #4]
 80029b6:	6812      	ldr	r2, [r2, #0]
 80029b8:	430b      	orrs	r3, r1
 80029ba:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	68db      	ldr	r3, [r3, #12]
 80029c2:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	695a      	ldr	r2, [r3, #20]
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	699b      	ldr	r3, [r3, #24]
 80029ce:	431a      	orrs	r2, r3
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	430a      	orrs	r2, r1
 80029d6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	681a      	ldr	r2, [r3, #0]
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	f042 0201 	orr.w	r2, r2, #1
 80029e6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	2200      	movs	r2, #0
 80029ec:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	2220      	movs	r2, #32
 80029f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	2200      	movs	r2, #0
 80029fa:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	2200      	movs	r2, #0
 8002a00:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002a04:	2300      	movs	r3, #0
}
 8002a06:	4618      	mov	r0, r3
 8002a08:	3710      	adds	r7, #16
 8002a0a:	46bd      	mov	sp, r7
 8002a0c:	bd80      	pop	{r7, pc}
 8002a0e:	bf00      	nop
 8002a10:	000186a0 	.word	0x000186a0
 8002a14:	001e847f 	.word	0x001e847f
 8002a18:	003d08ff 	.word	0x003d08ff
 8002a1c:	431bde83 	.word	0x431bde83
 8002a20:	10624dd3 	.word	0x10624dd3

08002a24 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002a24:	b580      	push	{r7, lr}
 8002a26:	b088      	sub	sp, #32
 8002a28:	af02      	add	r7, sp, #8
 8002a2a:	60f8      	str	r0, [r7, #12]
 8002a2c:	4608      	mov	r0, r1
 8002a2e:	4611      	mov	r1, r2
 8002a30:	461a      	mov	r2, r3
 8002a32:	4603      	mov	r3, r0
 8002a34:	817b      	strh	r3, [r7, #10]
 8002a36:	460b      	mov	r3, r1
 8002a38:	813b      	strh	r3, [r7, #8]
 8002a3a:	4613      	mov	r3, r2
 8002a3c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002a3e:	f7ff f897 	bl	8001b70 <HAL_GetTick>
 8002a42:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002a4a:	b2db      	uxtb	r3, r3
 8002a4c:	2b20      	cmp	r3, #32
 8002a4e:	f040 80d9 	bne.w	8002c04 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002a52:	697b      	ldr	r3, [r7, #20]
 8002a54:	9300      	str	r3, [sp, #0]
 8002a56:	2319      	movs	r3, #25
 8002a58:	2201      	movs	r2, #1
 8002a5a:	496d      	ldr	r1, [pc, #436]	; (8002c10 <HAL_I2C_Mem_Write+0x1ec>)
 8002a5c:	68f8      	ldr	r0, [r7, #12]
 8002a5e:	f000 fccd 	bl	80033fc <I2C_WaitOnFlagUntilTimeout>
 8002a62:	4603      	mov	r3, r0
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d001      	beq.n	8002a6c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8002a68:	2302      	movs	r3, #2
 8002a6a:	e0cc      	b.n	8002c06 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002a72:	2b01      	cmp	r3, #1
 8002a74:	d101      	bne.n	8002a7a <HAL_I2C_Mem_Write+0x56>
 8002a76:	2302      	movs	r3, #2
 8002a78:	e0c5      	b.n	8002c06 <HAL_I2C_Mem_Write+0x1e2>
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	2201      	movs	r2, #1
 8002a7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	f003 0301 	and.w	r3, r3, #1
 8002a8c:	2b01      	cmp	r3, #1
 8002a8e:	d007      	beq.n	8002aa0 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	681a      	ldr	r2, [r3, #0]
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	f042 0201 	orr.w	r2, r2, #1
 8002a9e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	681a      	ldr	r2, [r3, #0]
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002aae:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	2221      	movs	r2, #33	; 0x21
 8002ab4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	2240      	movs	r2, #64	; 0x40
 8002abc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	2200      	movs	r2, #0
 8002ac4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	6a3a      	ldr	r2, [r7, #32]
 8002aca:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002ad0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ad6:	b29a      	uxth	r2, r3
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	4a4d      	ldr	r2, [pc, #308]	; (8002c14 <HAL_I2C_Mem_Write+0x1f0>)
 8002ae0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002ae2:	88f8      	ldrh	r0, [r7, #6]
 8002ae4:	893a      	ldrh	r2, [r7, #8]
 8002ae6:	8979      	ldrh	r1, [r7, #10]
 8002ae8:	697b      	ldr	r3, [r7, #20]
 8002aea:	9301      	str	r3, [sp, #4]
 8002aec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002aee:	9300      	str	r3, [sp, #0]
 8002af0:	4603      	mov	r3, r0
 8002af2:	68f8      	ldr	r0, [r7, #12]
 8002af4:	f000 fb04 	bl	8003100 <I2C_RequestMemoryWrite>
 8002af8:	4603      	mov	r3, r0
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d052      	beq.n	8002ba4 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8002afe:	2301      	movs	r3, #1
 8002b00:	e081      	b.n	8002c06 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002b02:	697a      	ldr	r2, [r7, #20]
 8002b04:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002b06:	68f8      	ldr	r0, [r7, #12]
 8002b08:	f000 fd92 	bl	8003630 <I2C_WaitOnTXEFlagUntilTimeout>
 8002b0c:	4603      	mov	r3, r0
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d00d      	beq.n	8002b2e <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b16:	2b04      	cmp	r3, #4
 8002b18:	d107      	bne.n	8002b2a <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	681a      	ldr	r2, [r3, #0]
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002b28:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002b2a:	2301      	movs	r3, #1
 8002b2c:	e06b      	b.n	8002c06 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b32:	781a      	ldrb	r2, [r3, #0]
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b3e:	1c5a      	adds	r2, r3, #1
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b48:	3b01      	subs	r3, #1
 8002b4a:	b29a      	uxth	r2, r3
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b54:	b29b      	uxth	r3, r3
 8002b56:	3b01      	subs	r3, #1
 8002b58:	b29a      	uxth	r2, r3
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	695b      	ldr	r3, [r3, #20]
 8002b64:	f003 0304 	and.w	r3, r3, #4
 8002b68:	2b04      	cmp	r3, #4
 8002b6a:	d11b      	bne.n	8002ba4 <HAL_I2C_Mem_Write+0x180>
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d017      	beq.n	8002ba4 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b78:	781a      	ldrb	r2, [r3, #0]
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b84:	1c5a      	adds	r2, r3, #1
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b8e:	3b01      	subs	r3, #1
 8002b90:	b29a      	uxth	r2, r3
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b9a:	b29b      	uxth	r3, r3
 8002b9c:	3b01      	subs	r3, #1
 8002b9e:	b29a      	uxth	r2, r3
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d1aa      	bne.n	8002b02 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002bac:	697a      	ldr	r2, [r7, #20]
 8002bae:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002bb0:	68f8      	ldr	r0, [r7, #12]
 8002bb2:	f000 fd85 	bl	80036c0 <I2C_WaitOnBTFFlagUntilTimeout>
 8002bb6:	4603      	mov	r3, r0
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d00d      	beq.n	8002bd8 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bc0:	2b04      	cmp	r3, #4
 8002bc2:	d107      	bne.n	8002bd4 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	681a      	ldr	r2, [r3, #0]
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002bd2:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002bd4:	2301      	movs	r3, #1
 8002bd6:	e016      	b.n	8002c06 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	681a      	ldr	r2, [r3, #0]
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002be6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	2220      	movs	r2, #32
 8002bec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	2200      	movs	r2, #0
 8002bf4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	2200      	movs	r2, #0
 8002bfc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002c00:	2300      	movs	r3, #0
 8002c02:	e000      	b.n	8002c06 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8002c04:	2302      	movs	r3, #2
  }
}
 8002c06:	4618      	mov	r0, r3
 8002c08:	3718      	adds	r7, #24
 8002c0a:	46bd      	mov	sp, r7
 8002c0c:	bd80      	pop	{r7, pc}
 8002c0e:	bf00      	nop
 8002c10:	00100002 	.word	0x00100002
 8002c14:	ffff0000 	.word	0xffff0000

08002c18 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002c18:	b580      	push	{r7, lr}
 8002c1a:	b08c      	sub	sp, #48	; 0x30
 8002c1c:	af02      	add	r7, sp, #8
 8002c1e:	60f8      	str	r0, [r7, #12]
 8002c20:	4608      	mov	r0, r1
 8002c22:	4611      	mov	r1, r2
 8002c24:	461a      	mov	r2, r3
 8002c26:	4603      	mov	r3, r0
 8002c28:	817b      	strh	r3, [r7, #10]
 8002c2a:	460b      	mov	r3, r1
 8002c2c:	813b      	strh	r3, [r7, #8]
 8002c2e:	4613      	mov	r3, r2
 8002c30:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 8002c32:	2300      	movs	r3, #0
 8002c34:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002c36:	f7fe ff9b 	bl	8001b70 <HAL_GetTick>
 8002c3a:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002c42:	b2db      	uxtb	r3, r3
 8002c44:	2b20      	cmp	r3, #32
 8002c46:	f040 8250 	bne.w	80030ea <HAL_I2C_Mem_Read+0x4d2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002c4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c4c:	9300      	str	r3, [sp, #0]
 8002c4e:	2319      	movs	r3, #25
 8002c50:	2201      	movs	r2, #1
 8002c52:	4982      	ldr	r1, [pc, #520]	; (8002e5c <HAL_I2C_Mem_Read+0x244>)
 8002c54:	68f8      	ldr	r0, [r7, #12]
 8002c56:	f000 fbd1 	bl	80033fc <I2C_WaitOnFlagUntilTimeout>
 8002c5a:	4603      	mov	r3, r0
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d001      	beq.n	8002c64 <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 8002c60:	2302      	movs	r3, #2
 8002c62:	e243      	b.n	80030ec <HAL_I2C_Mem_Read+0x4d4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002c6a:	2b01      	cmp	r3, #1
 8002c6c:	d101      	bne.n	8002c72 <HAL_I2C_Mem_Read+0x5a>
 8002c6e:	2302      	movs	r3, #2
 8002c70:	e23c      	b.n	80030ec <HAL_I2C_Mem_Read+0x4d4>
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	2201      	movs	r2, #1
 8002c76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	f003 0301 	and.w	r3, r3, #1
 8002c84:	2b01      	cmp	r3, #1
 8002c86:	d007      	beq.n	8002c98 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	681a      	ldr	r2, [r3, #0]
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	f042 0201 	orr.w	r2, r2, #1
 8002c96:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	681a      	ldr	r2, [r3, #0]
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002ca6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	2222      	movs	r2, #34	; 0x22
 8002cac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	2240      	movs	r2, #64	; 0x40
 8002cb4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	2200      	movs	r2, #0
 8002cbc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002cc2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8002cc8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002cce:	b29a      	uxth	r2, r3
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	4a62      	ldr	r2, [pc, #392]	; (8002e60 <HAL_I2C_Mem_Read+0x248>)
 8002cd8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002cda:	88f8      	ldrh	r0, [r7, #6]
 8002cdc:	893a      	ldrh	r2, [r7, #8]
 8002cde:	8979      	ldrh	r1, [r7, #10]
 8002ce0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ce2:	9301      	str	r3, [sp, #4]
 8002ce4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ce6:	9300      	str	r3, [sp, #0]
 8002ce8:	4603      	mov	r3, r0
 8002cea:	68f8      	ldr	r0, [r7, #12]
 8002cec:	f000 fa9e 	bl	800322c <I2C_RequestMemoryRead>
 8002cf0:	4603      	mov	r3, r0
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d001      	beq.n	8002cfa <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 8002cf6:	2301      	movs	r3, #1
 8002cf8:	e1f8      	b.n	80030ec <HAL_I2C_Mem_Read+0x4d4>
    }

    if (hi2c->XferSize == 0U)
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d113      	bne.n	8002d2a <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002d02:	2300      	movs	r3, #0
 8002d04:	61fb      	str	r3, [r7, #28]
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	695b      	ldr	r3, [r3, #20]
 8002d0c:	61fb      	str	r3, [r7, #28]
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	699b      	ldr	r3, [r3, #24]
 8002d14:	61fb      	str	r3, [r7, #28]
 8002d16:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	681a      	ldr	r2, [r3, #0]
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002d26:	601a      	str	r2, [r3, #0]
 8002d28:	e1cc      	b.n	80030c4 <HAL_I2C_Mem_Read+0x4ac>
    }
    else if (hi2c->XferSize == 1U)
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d2e:	2b01      	cmp	r3, #1
 8002d30:	d11e      	bne.n	8002d70 <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	681a      	ldr	r2, [r3, #0]
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002d40:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002d42:	b672      	cpsid	i
}
 8002d44:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002d46:	2300      	movs	r3, #0
 8002d48:	61bb      	str	r3, [r7, #24]
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	695b      	ldr	r3, [r3, #20]
 8002d50:	61bb      	str	r3, [r7, #24]
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	699b      	ldr	r3, [r3, #24]
 8002d58:	61bb      	str	r3, [r7, #24]
 8002d5a:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	681a      	ldr	r2, [r3, #0]
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002d6a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002d6c:	b662      	cpsie	i
}
 8002d6e:	e035      	b.n	8002ddc <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d74:	2b02      	cmp	r3, #2
 8002d76:	d11e      	bne.n	8002db6 <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	681a      	ldr	r2, [r3, #0]
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002d86:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002d88:	b672      	cpsid	i
}
 8002d8a:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002d8c:	2300      	movs	r3, #0
 8002d8e:	617b      	str	r3, [r7, #20]
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	695b      	ldr	r3, [r3, #20]
 8002d96:	617b      	str	r3, [r7, #20]
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	699b      	ldr	r3, [r3, #24]
 8002d9e:	617b      	str	r3, [r7, #20]
 8002da0:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	681a      	ldr	r2, [r3, #0]
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002db0:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002db2:	b662      	cpsie	i
}
 8002db4:	e012      	b.n	8002ddc <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	681a      	ldr	r2, [r3, #0]
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002dc4:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002dc6:	2300      	movs	r3, #0
 8002dc8:	613b      	str	r3, [r7, #16]
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	695b      	ldr	r3, [r3, #20]
 8002dd0:	613b      	str	r3, [r7, #16]
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	699b      	ldr	r3, [r3, #24]
 8002dd8:	613b      	str	r3, [r7, #16]
 8002dda:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8002ddc:	e172      	b.n	80030c4 <HAL_I2C_Mem_Read+0x4ac>
    {
      if (hi2c->XferSize <= 3U)
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002de2:	2b03      	cmp	r3, #3
 8002de4:	f200 811f 	bhi.w	8003026 <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002dec:	2b01      	cmp	r3, #1
 8002dee:	d123      	bne.n	8002e38 <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002df0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002df2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002df4:	68f8      	ldr	r0, [r7, #12]
 8002df6:	f000 fcab 	bl	8003750 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002dfa:	4603      	mov	r3, r0
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d001      	beq.n	8002e04 <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 8002e00:	2301      	movs	r3, #1
 8002e02:	e173      	b.n	80030ec <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	691a      	ldr	r2, [r3, #16]
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e0e:	b2d2      	uxtb	r2, r2
 8002e10:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e16:	1c5a      	adds	r2, r3, #1
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e20:	3b01      	subs	r3, #1
 8002e22:	b29a      	uxth	r2, r3
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e2c:	b29b      	uxth	r3, r3
 8002e2e:	3b01      	subs	r3, #1
 8002e30:	b29a      	uxth	r2, r3
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002e36:	e145      	b.n	80030c4 <HAL_I2C_Mem_Read+0x4ac>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e3c:	2b02      	cmp	r3, #2
 8002e3e:	d152      	bne.n	8002ee6 <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002e40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e42:	9300      	str	r3, [sp, #0]
 8002e44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e46:	2200      	movs	r2, #0
 8002e48:	4906      	ldr	r1, [pc, #24]	; (8002e64 <HAL_I2C_Mem_Read+0x24c>)
 8002e4a:	68f8      	ldr	r0, [r7, #12]
 8002e4c:	f000 fad6 	bl	80033fc <I2C_WaitOnFlagUntilTimeout>
 8002e50:	4603      	mov	r3, r0
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d008      	beq.n	8002e68 <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 8002e56:	2301      	movs	r3, #1
 8002e58:	e148      	b.n	80030ec <HAL_I2C_Mem_Read+0x4d4>
 8002e5a:	bf00      	nop
 8002e5c:	00100002 	.word	0x00100002
 8002e60:	ffff0000 	.word	0xffff0000
 8002e64:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8002e68:	b672      	cpsid	i
}
 8002e6a:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	681a      	ldr	r2, [r3, #0]
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002e7a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	691a      	ldr	r2, [r3, #16]
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e86:	b2d2      	uxtb	r2, r2
 8002e88:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e8e:	1c5a      	adds	r2, r3, #1
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e98:	3b01      	subs	r3, #1
 8002e9a:	b29a      	uxth	r2, r3
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ea4:	b29b      	uxth	r3, r3
 8002ea6:	3b01      	subs	r3, #1
 8002ea8:	b29a      	uxth	r2, r3
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8002eae:	b662      	cpsie	i
}
 8002eb0:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	691a      	ldr	r2, [r3, #16]
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ebc:	b2d2      	uxtb	r2, r2
 8002ebe:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ec4:	1c5a      	adds	r2, r3, #1
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ece:	3b01      	subs	r3, #1
 8002ed0:	b29a      	uxth	r2, r3
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002eda:	b29b      	uxth	r3, r3
 8002edc:	3b01      	subs	r3, #1
 8002ede:	b29a      	uxth	r2, r3
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002ee4:	e0ee      	b.n	80030c4 <HAL_I2C_Mem_Read+0x4ac>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002ee6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ee8:	9300      	str	r3, [sp, #0]
 8002eea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002eec:	2200      	movs	r2, #0
 8002eee:	4981      	ldr	r1, [pc, #516]	; (80030f4 <HAL_I2C_Mem_Read+0x4dc>)
 8002ef0:	68f8      	ldr	r0, [r7, #12]
 8002ef2:	f000 fa83 	bl	80033fc <I2C_WaitOnFlagUntilTimeout>
 8002ef6:	4603      	mov	r3, r0
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d001      	beq.n	8002f00 <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 8002efc:	2301      	movs	r3, #1
 8002efe:	e0f5      	b.n	80030ec <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	681a      	ldr	r2, [r3, #0]
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002f0e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002f10:	b672      	cpsid	i
}
 8002f12:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	691a      	ldr	r2, [r3, #16]
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f1e:	b2d2      	uxtb	r2, r2
 8002f20:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f26:	1c5a      	adds	r2, r3, #1
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f30:	3b01      	subs	r3, #1
 8002f32:	b29a      	uxth	r2, r3
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f3c:	b29b      	uxth	r3, r3
 8002f3e:	3b01      	subs	r3, #1
 8002f40:	b29a      	uxth	r2, r3
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8002f46:	4b6c      	ldr	r3, [pc, #432]	; (80030f8 <HAL_I2C_Mem_Read+0x4e0>)
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	08db      	lsrs	r3, r3, #3
 8002f4c:	4a6b      	ldr	r2, [pc, #428]	; (80030fc <HAL_I2C_Mem_Read+0x4e4>)
 8002f4e:	fba2 2303 	umull	r2, r3, r2, r3
 8002f52:	0a1a      	lsrs	r2, r3, #8
 8002f54:	4613      	mov	r3, r2
 8002f56:	009b      	lsls	r3, r3, #2
 8002f58:	4413      	add	r3, r2
 8002f5a:	00da      	lsls	r2, r3, #3
 8002f5c:	1ad3      	subs	r3, r2, r3
 8002f5e:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8002f60:	6a3b      	ldr	r3, [r7, #32]
 8002f62:	3b01      	subs	r3, #1
 8002f64:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8002f66:	6a3b      	ldr	r3, [r7, #32]
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d118      	bne.n	8002f9e <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	2200      	movs	r2, #0
 8002f70:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	2220      	movs	r2, #32
 8002f76:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	2200      	movs	r2, #0
 8002f7e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f86:	f043 0220 	orr.w	r2, r3, #32
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8002f8e:	b662      	cpsie	i
}
 8002f90:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	2200      	movs	r2, #0
 8002f96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 8002f9a:	2301      	movs	r3, #1
 8002f9c:	e0a6      	b.n	80030ec <HAL_I2C_Mem_Read+0x4d4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	695b      	ldr	r3, [r3, #20]
 8002fa4:	f003 0304 	and.w	r3, r3, #4
 8002fa8:	2b04      	cmp	r3, #4
 8002faa:	d1d9      	bne.n	8002f60 <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	681a      	ldr	r2, [r3, #0]
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002fba:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	691a      	ldr	r2, [r3, #16]
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fc6:	b2d2      	uxtb	r2, r2
 8002fc8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fce:	1c5a      	adds	r2, r3, #1
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002fd8:	3b01      	subs	r3, #1
 8002fda:	b29a      	uxth	r2, r3
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002fe4:	b29b      	uxth	r3, r3
 8002fe6:	3b01      	subs	r3, #1
 8002fe8:	b29a      	uxth	r2, r3
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8002fee:	b662      	cpsie	i
}
 8002ff0:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	691a      	ldr	r2, [r3, #16]
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ffc:	b2d2      	uxtb	r2, r2
 8002ffe:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003004:	1c5a      	adds	r2, r3, #1
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800300e:	3b01      	subs	r3, #1
 8003010:	b29a      	uxth	r2, r3
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800301a:	b29b      	uxth	r3, r3
 800301c:	3b01      	subs	r3, #1
 800301e:	b29a      	uxth	r2, r3
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003024:	e04e      	b.n	80030c4 <HAL_I2C_Mem_Read+0x4ac>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003026:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003028:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800302a:	68f8      	ldr	r0, [r7, #12]
 800302c:	f000 fb90 	bl	8003750 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003030:	4603      	mov	r3, r0
 8003032:	2b00      	cmp	r3, #0
 8003034:	d001      	beq.n	800303a <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 8003036:	2301      	movs	r3, #1
 8003038:	e058      	b.n	80030ec <HAL_I2C_Mem_Read+0x4d4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	691a      	ldr	r2, [r3, #16]
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003044:	b2d2      	uxtb	r2, r2
 8003046:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800304c:	1c5a      	adds	r2, r3, #1
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003056:	3b01      	subs	r3, #1
 8003058:	b29a      	uxth	r2, r3
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003062:	b29b      	uxth	r3, r3
 8003064:	3b01      	subs	r3, #1
 8003066:	b29a      	uxth	r2, r3
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	695b      	ldr	r3, [r3, #20]
 8003072:	f003 0304 	and.w	r3, r3, #4
 8003076:	2b04      	cmp	r3, #4
 8003078:	d124      	bne.n	80030c4 <HAL_I2C_Mem_Read+0x4ac>
        {
          if (hi2c->XferSize == 3U)
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800307e:	2b03      	cmp	r3, #3
 8003080:	d107      	bne.n	8003092 <HAL_I2C_Mem_Read+0x47a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	681a      	ldr	r2, [r3, #0]
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003090:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	691a      	ldr	r2, [r3, #16]
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800309c:	b2d2      	uxtb	r2, r2
 800309e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030a4:	1c5a      	adds	r2, r3, #1
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80030ae:	3b01      	subs	r3, #1
 80030b0:	b29a      	uxth	r2, r3
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80030ba:	b29b      	uxth	r3, r3
 80030bc:	3b01      	subs	r3, #1
 80030be:	b29a      	uxth	r2, r3
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	f47f ae88 	bne.w	8002dde <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	2220      	movs	r2, #32
 80030d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	2200      	movs	r2, #0
 80030da:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	2200      	movs	r2, #0
 80030e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80030e6:	2300      	movs	r3, #0
 80030e8:	e000      	b.n	80030ec <HAL_I2C_Mem_Read+0x4d4>
  }
  else
  {
    return HAL_BUSY;
 80030ea:	2302      	movs	r3, #2
  }
}
 80030ec:	4618      	mov	r0, r3
 80030ee:	3728      	adds	r7, #40	; 0x28
 80030f0:	46bd      	mov	sp, r7
 80030f2:	bd80      	pop	{r7, pc}
 80030f4:	00010004 	.word	0x00010004
 80030f8:	20000000 	.word	0x20000000
 80030fc:	14f8b589 	.word	0x14f8b589

08003100 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003100:	b580      	push	{r7, lr}
 8003102:	b088      	sub	sp, #32
 8003104:	af02      	add	r7, sp, #8
 8003106:	60f8      	str	r0, [r7, #12]
 8003108:	4608      	mov	r0, r1
 800310a:	4611      	mov	r1, r2
 800310c:	461a      	mov	r2, r3
 800310e:	4603      	mov	r3, r0
 8003110:	817b      	strh	r3, [r7, #10]
 8003112:	460b      	mov	r3, r1
 8003114:	813b      	strh	r3, [r7, #8]
 8003116:	4613      	mov	r3, r2
 8003118:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	681a      	ldr	r2, [r3, #0]
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003128:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800312a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800312c:	9300      	str	r3, [sp, #0]
 800312e:	6a3b      	ldr	r3, [r7, #32]
 8003130:	2200      	movs	r2, #0
 8003132:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003136:	68f8      	ldr	r0, [r7, #12]
 8003138:	f000 f960 	bl	80033fc <I2C_WaitOnFlagUntilTimeout>
 800313c:	4603      	mov	r3, r0
 800313e:	2b00      	cmp	r3, #0
 8003140:	d00d      	beq.n	800315e <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800314c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003150:	d103      	bne.n	800315a <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003158:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800315a:	2303      	movs	r3, #3
 800315c:	e05f      	b.n	800321e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800315e:	897b      	ldrh	r3, [r7, #10]
 8003160:	b2db      	uxtb	r3, r3
 8003162:	461a      	mov	r2, r3
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800316c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800316e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003170:	6a3a      	ldr	r2, [r7, #32]
 8003172:	492d      	ldr	r1, [pc, #180]	; (8003228 <I2C_RequestMemoryWrite+0x128>)
 8003174:	68f8      	ldr	r0, [r7, #12]
 8003176:	f000 f9bb 	bl	80034f0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800317a:	4603      	mov	r3, r0
 800317c:	2b00      	cmp	r3, #0
 800317e:	d001      	beq.n	8003184 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8003180:	2301      	movs	r3, #1
 8003182:	e04c      	b.n	800321e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003184:	2300      	movs	r3, #0
 8003186:	617b      	str	r3, [r7, #20]
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	695b      	ldr	r3, [r3, #20]
 800318e:	617b      	str	r3, [r7, #20]
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	699b      	ldr	r3, [r3, #24]
 8003196:	617b      	str	r3, [r7, #20]
 8003198:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800319a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800319c:	6a39      	ldr	r1, [r7, #32]
 800319e:	68f8      	ldr	r0, [r7, #12]
 80031a0:	f000 fa46 	bl	8003630 <I2C_WaitOnTXEFlagUntilTimeout>
 80031a4:	4603      	mov	r3, r0
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d00d      	beq.n	80031c6 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031ae:	2b04      	cmp	r3, #4
 80031b0:	d107      	bne.n	80031c2 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	681a      	ldr	r2, [r3, #0]
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80031c0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80031c2:	2301      	movs	r3, #1
 80031c4:	e02b      	b.n	800321e <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80031c6:	88fb      	ldrh	r3, [r7, #6]
 80031c8:	2b01      	cmp	r3, #1
 80031ca:	d105      	bne.n	80031d8 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80031cc:	893b      	ldrh	r3, [r7, #8]
 80031ce:	b2da      	uxtb	r2, r3
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	611a      	str	r2, [r3, #16]
 80031d6:	e021      	b.n	800321c <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80031d8:	893b      	ldrh	r3, [r7, #8]
 80031da:	0a1b      	lsrs	r3, r3, #8
 80031dc:	b29b      	uxth	r3, r3
 80031de:	b2da      	uxtb	r2, r3
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80031e6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80031e8:	6a39      	ldr	r1, [r7, #32]
 80031ea:	68f8      	ldr	r0, [r7, #12]
 80031ec:	f000 fa20 	bl	8003630 <I2C_WaitOnTXEFlagUntilTimeout>
 80031f0:	4603      	mov	r3, r0
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d00d      	beq.n	8003212 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031fa:	2b04      	cmp	r3, #4
 80031fc:	d107      	bne.n	800320e <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	681a      	ldr	r2, [r3, #0]
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800320c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800320e:	2301      	movs	r3, #1
 8003210:	e005      	b.n	800321e <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003212:	893b      	ldrh	r3, [r7, #8]
 8003214:	b2da      	uxtb	r2, r3
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 800321c:	2300      	movs	r3, #0
}
 800321e:	4618      	mov	r0, r3
 8003220:	3718      	adds	r7, #24
 8003222:	46bd      	mov	sp, r7
 8003224:	bd80      	pop	{r7, pc}
 8003226:	bf00      	nop
 8003228:	00010002 	.word	0x00010002

0800322c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800322c:	b580      	push	{r7, lr}
 800322e:	b088      	sub	sp, #32
 8003230:	af02      	add	r7, sp, #8
 8003232:	60f8      	str	r0, [r7, #12]
 8003234:	4608      	mov	r0, r1
 8003236:	4611      	mov	r1, r2
 8003238:	461a      	mov	r2, r3
 800323a:	4603      	mov	r3, r0
 800323c:	817b      	strh	r3, [r7, #10]
 800323e:	460b      	mov	r3, r1
 8003240:	813b      	strh	r3, [r7, #8]
 8003242:	4613      	mov	r3, r2
 8003244:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	681a      	ldr	r2, [r3, #0]
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003254:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	681a      	ldr	r2, [r3, #0]
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003264:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003266:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003268:	9300      	str	r3, [sp, #0]
 800326a:	6a3b      	ldr	r3, [r7, #32]
 800326c:	2200      	movs	r2, #0
 800326e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003272:	68f8      	ldr	r0, [r7, #12]
 8003274:	f000 f8c2 	bl	80033fc <I2C_WaitOnFlagUntilTimeout>
 8003278:	4603      	mov	r3, r0
 800327a:	2b00      	cmp	r3, #0
 800327c:	d00d      	beq.n	800329a <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003288:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800328c:	d103      	bne.n	8003296 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003294:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003296:	2303      	movs	r3, #3
 8003298:	e0aa      	b.n	80033f0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800329a:	897b      	ldrh	r3, [r7, #10]
 800329c:	b2db      	uxtb	r3, r3
 800329e:	461a      	mov	r2, r3
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80032a8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80032aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032ac:	6a3a      	ldr	r2, [r7, #32]
 80032ae:	4952      	ldr	r1, [pc, #328]	; (80033f8 <I2C_RequestMemoryRead+0x1cc>)
 80032b0:	68f8      	ldr	r0, [r7, #12]
 80032b2:	f000 f91d 	bl	80034f0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80032b6:	4603      	mov	r3, r0
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d001      	beq.n	80032c0 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80032bc:	2301      	movs	r3, #1
 80032be:	e097      	b.n	80033f0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80032c0:	2300      	movs	r3, #0
 80032c2:	617b      	str	r3, [r7, #20]
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	695b      	ldr	r3, [r3, #20]
 80032ca:	617b      	str	r3, [r7, #20]
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	699b      	ldr	r3, [r3, #24]
 80032d2:	617b      	str	r3, [r7, #20]
 80032d4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80032d6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80032d8:	6a39      	ldr	r1, [r7, #32]
 80032da:	68f8      	ldr	r0, [r7, #12]
 80032dc:	f000 f9a8 	bl	8003630 <I2C_WaitOnTXEFlagUntilTimeout>
 80032e0:	4603      	mov	r3, r0
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d00d      	beq.n	8003302 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032ea:	2b04      	cmp	r3, #4
 80032ec:	d107      	bne.n	80032fe <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	681a      	ldr	r2, [r3, #0]
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80032fc:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80032fe:	2301      	movs	r3, #1
 8003300:	e076      	b.n	80033f0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003302:	88fb      	ldrh	r3, [r7, #6]
 8003304:	2b01      	cmp	r3, #1
 8003306:	d105      	bne.n	8003314 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003308:	893b      	ldrh	r3, [r7, #8]
 800330a:	b2da      	uxtb	r2, r3
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	611a      	str	r2, [r3, #16]
 8003312:	e021      	b.n	8003358 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003314:	893b      	ldrh	r3, [r7, #8]
 8003316:	0a1b      	lsrs	r3, r3, #8
 8003318:	b29b      	uxth	r3, r3
 800331a:	b2da      	uxtb	r2, r3
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003322:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003324:	6a39      	ldr	r1, [r7, #32]
 8003326:	68f8      	ldr	r0, [r7, #12]
 8003328:	f000 f982 	bl	8003630 <I2C_WaitOnTXEFlagUntilTimeout>
 800332c:	4603      	mov	r3, r0
 800332e:	2b00      	cmp	r3, #0
 8003330:	d00d      	beq.n	800334e <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003336:	2b04      	cmp	r3, #4
 8003338:	d107      	bne.n	800334a <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	681a      	ldr	r2, [r3, #0]
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003348:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800334a:	2301      	movs	r3, #1
 800334c:	e050      	b.n	80033f0 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800334e:	893b      	ldrh	r3, [r7, #8]
 8003350:	b2da      	uxtb	r2, r3
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003358:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800335a:	6a39      	ldr	r1, [r7, #32]
 800335c:	68f8      	ldr	r0, [r7, #12]
 800335e:	f000 f967 	bl	8003630 <I2C_WaitOnTXEFlagUntilTimeout>
 8003362:	4603      	mov	r3, r0
 8003364:	2b00      	cmp	r3, #0
 8003366:	d00d      	beq.n	8003384 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800336c:	2b04      	cmp	r3, #4
 800336e:	d107      	bne.n	8003380 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	681a      	ldr	r2, [r3, #0]
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800337e:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003380:	2301      	movs	r3, #1
 8003382:	e035      	b.n	80033f0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	681a      	ldr	r2, [r3, #0]
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003392:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003394:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003396:	9300      	str	r3, [sp, #0]
 8003398:	6a3b      	ldr	r3, [r7, #32]
 800339a:	2200      	movs	r2, #0
 800339c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80033a0:	68f8      	ldr	r0, [r7, #12]
 80033a2:	f000 f82b 	bl	80033fc <I2C_WaitOnFlagUntilTimeout>
 80033a6:	4603      	mov	r3, r0
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d00d      	beq.n	80033c8 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033b6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80033ba:	d103      	bne.n	80033c4 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	f44f 7200 	mov.w	r2, #512	; 0x200
 80033c2:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80033c4:	2303      	movs	r3, #3
 80033c6:	e013      	b.n	80033f0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80033c8:	897b      	ldrh	r3, [r7, #10]
 80033ca:	b2db      	uxtb	r3, r3
 80033cc:	f043 0301 	orr.w	r3, r3, #1
 80033d0:	b2da      	uxtb	r2, r3
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80033d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033da:	6a3a      	ldr	r2, [r7, #32]
 80033dc:	4906      	ldr	r1, [pc, #24]	; (80033f8 <I2C_RequestMemoryRead+0x1cc>)
 80033de:	68f8      	ldr	r0, [r7, #12]
 80033e0:	f000 f886 	bl	80034f0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80033e4:	4603      	mov	r3, r0
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d001      	beq.n	80033ee <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80033ea:	2301      	movs	r3, #1
 80033ec:	e000      	b.n	80033f0 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80033ee:	2300      	movs	r3, #0
}
 80033f0:	4618      	mov	r0, r3
 80033f2:	3718      	adds	r7, #24
 80033f4:	46bd      	mov	sp, r7
 80033f6:	bd80      	pop	{r7, pc}
 80033f8:	00010002 	.word	0x00010002

080033fc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80033fc:	b580      	push	{r7, lr}
 80033fe:	b084      	sub	sp, #16
 8003400:	af00      	add	r7, sp, #0
 8003402:	60f8      	str	r0, [r7, #12]
 8003404:	60b9      	str	r1, [r7, #8]
 8003406:	603b      	str	r3, [r7, #0]
 8003408:	4613      	mov	r3, r2
 800340a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800340c:	e048      	b.n	80034a0 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800340e:	683b      	ldr	r3, [r7, #0]
 8003410:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003414:	d044      	beq.n	80034a0 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003416:	f7fe fbab 	bl	8001b70 <HAL_GetTick>
 800341a:	4602      	mov	r2, r0
 800341c:	69bb      	ldr	r3, [r7, #24]
 800341e:	1ad3      	subs	r3, r2, r3
 8003420:	683a      	ldr	r2, [r7, #0]
 8003422:	429a      	cmp	r2, r3
 8003424:	d302      	bcc.n	800342c <I2C_WaitOnFlagUntilTimeout+0x30>
 8003426:	683b      	ldr	r3, [r7, #0]
 8003428:	2b00      	cmp	r3, #0
 800342a:	d139      	bne.n	80034a0 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800342c:	68bb      	ldr	r3, [r7, #8]
 800342e:	0c1b      	lsrs	r3, r3, #16
 8003430:	b2db      	uxtb	r3, r3
 8003432:	2b01      	cmp	r3, #1
 8003434:	d10d      	bne.n	8003452 <I2C_WaitOnFlagUntilTimeout+0x56>
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	695b      	ldr	r3, [r3, #20]
 800343c:	43da      	mvns	r2, r3
 800343e:	68bb      	ldr	r3, [r7, #8]
 8003440:	4013      	ands	r3, r2
 8003442:	b29b      	uxth	r3, r3
 8003444:	2b00      	cmp	r3, #0
 8003446:	bf0c      	ite	eq
 8003448:	2301      	moveq	r3, #1
 800344a:	2300      	movne	r3, #0
 800344c:	b2db      	uxtb	r3, r3
 800344e:	461a      	mov	r2, r3
 8003450:	e00c      	b.n	800346c <I2C_WaitOnFlagUntilTimeout+0x70>
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	699b      	ldr	r3, [r3, #24]
 8003458:	43da      	mvns	r2, r3
 800345a:	68bb      	ldr	r3, [r7, #8]
 800345c:	4013      	ands	r3, r2
 800345e:	b29b      	uxth	r3, r3
 8003460:	2b00      	cmp	r3, #0
 8003462:	bf0c      	ite	eq
 8003464:	2301      	moveq	r3, #1
 8003466:	2300      	movne	r3, #0
 8003468:	b2db      	uxtb	r3, r3
 800346a:	461a      	mov	r2, r3
 800346c:	79fb      	ldrb	r3, [r7, #7]
 800346e:	429a      	cmp	r2, r3
 8003470:	d116      	bne.n	80034a0 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	2200      	movs	r2, #0
 8003476:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	2220      	movs	r2, #32
 800347c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	2200      	movs	r2, #0
 8003484:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800348c:	f043 0220 	orr.w	r2, r3, #32
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	2200      	movs	r2, #0
 8003498:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 800349c:	2301      	movs	r3, #1
 800349e:	e023      	b.n	80034e8 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80034a0:	68bb      	ldr	r3, [r7, #8]
 80034a2:	0c1b      	lsrs	r3, r3, #16
 80034a4:	b2db      	uxtb	r3, r3
 80034a6:	2b01      	cmp	r3, #1
 80034a8:	d10d      	bne.n	80034c6 <I2C_WaitOnFlagUntilTimeout+0xca>
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	695b      	ldr	r3, [r3, #20]
 80034b0:	43da      	mvns	r2, r3
 80034b2:	68bb      	ldr	r3, [r7, #8]
 80034b4:	4013      	ands	r3, r2
 80034b6:	b29b      	uxth	r3, r3
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	bf0c      	ite	eq
 80034bc:	2301      	moveq	r3, #1
 80034be:	2300      	movne	r3, #0
 80034c0:	b2db      	uxtb	r3, r3
 80034c2:	461a      	mov	r2, r3
 80034c4:	e00c      	b.n	80034e0 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	699b      	ldr	r3, [r3, #24]
 80034cc:	43da      	mvns	r2, r3
 80034ce:	68bb      	ldr	r3, [r7, #8]
 80034d0:	4013      	ands	r3, r2
 80034d2:	b29b      	uxth	r3, r3
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	bf0c      	ite	eq
 80034d8:	2301      	moveq	r3, #1
 80034da:	2300      	movne	r3, #0
 80034dc:	b2db      	uxtb	r3, r3
 80034de:	461a      	mov	r2, r3
 80034e0:	79fb      	ldrb	r3, [r7, #7]
 80034e2:	429a      	cmp	r2, r3
 80034e4:	d093      	beq.n	800340e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80034e6:	2300      	movs	r3, #0
}
 80034e8:	4618      	mov	r0, r3
 80034ea:	3710      	adds	r7, #16
 80034ec:	46bd      	mov	sp, r7
 80034ee:	bd80      	pop	{r7, pc}

080034f0 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80034f0:	b580      	push	{r7, lr}
 80034f2:	b084      	sub	sp, #16
 80034f4:	af00      	add	r7, sp, #0
 80034f6:	60f8      	str	r0, [r7, #12]
 80034f8:	60b9      	str	r1, [r7, #8]
 80034fa:	607a      	str	r2, [r7, #4]
 80034fc:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80034fe:	e071      	b.n	80035e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	695b      	ldr	r3, [r3, #20]
 8003506:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800350a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800350e:	d123      	bne.n	8003558 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	681a      	ldr	r2, [r3, #0]
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800351e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003528:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	2200      	movs	r2, #0
 800352e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	2220      	movs	r2, #32
 8003534:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	2200      	movs	r2, #0
 800353c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003544:	f043 0204 	orr.w	r2, r3, #4
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	2200      	movs	r2, #0
 8003550:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003554:	2301      	movs	r3, #1
 8003556:	e067      	b.n	8003628 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800355e:	d041      	beq.n	80035e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003560:	f7fe fb06 	bl	8001b70 <HAL_GetTick>
 8003564:	4602      	mov	r2, r0
 8003566:	683b      	ldr	r3, [r7, #0]
 8003568:	1ad3      	subs	r3, r2, r3
 800356a:	687a      	ldr	r2, [r7, #4]
 800356c:	429a      	cmp	r2, r3
 800356e:	d302      	bcc.n	8003576 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	2b00      	cmp	r3, #0
 8003574:	d136      	bne.n	80035e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003576:	68bb      	ldr	r3, [r7, #8]
 8003578:	0c1b      	lsrs	r3, r3, #16
 800357a:	b2db      	uxtb	r3, r3
 800357c:	2b01      	cmp	r3, #1
 800357e:	d10c      	bne.n	800359a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	695b      	ldr	r3, [r3, #20]
 8003586:	43da      	mvns	r2, r3
 8003588:	68bb      	ldr	r3, [r7, #8]
 800358a:	4013      	ands	r3, r2
 800358c:	b29b      	uxth	r3, r3
 800358e:	2b00      	cmp	r3, #0
 8003590:	bf14      	ite	ne
 8003592:	2301      	movne	r3, #1
 8003594:	2300      	moveq	r3, #0
 8003596:	b2db      	uxtb	r3, r3
 8003598:	e00b      	b.n	80035b2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	699b      	ldr	r3, [r3, #24]
 80035a0:	43da      	mvns	r2, r3
 80035a2:	68bb      	ldr	r3, [r7, #8]
 80035a4:	4013      	ands	r3, r2
 80035a6:	b29b      	uxth	r3, r3
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	bf14      	ite	ne
 80035ac:	2301      	movne	r3, #1
 80035ae:	2300      	moveq	r3, #0
 80035b0:	b2db      	uxtb	r3, r3
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d016      	beq.n	80035e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	2200      	movs	r2, #0
 80035ba:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	2220      	movs	r2, #32
 80035c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	2200      	movs	r2, #0
 80035c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035d0:	f043 0220 	orr.w	r2, r3, #32
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	2200      	movs	r2, #0
 80035dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80035e0:	2301      	movs	r3, #1
 80035e2:	e021      	b.n	8003628 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80035e4:	68bb      	ldr	r3, [r7, #8]
 80035e6:	0c1b      	lsrs	r3, r3, #16
 80035e8:	b2db      	uxtb	r3, r3
 80035ea:	2b01      	cmp	r3, #1
 80035ec:	d10c      	bne.n	8003608 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	695b      	ldr	r3, [r3, #20]
 80035f4:	43da      	mvns	r2, r3
 80035f6:	68bb      	ldr	r3, [r7, #8]
 80035f8:	4013      	ands	r3, r2
 80035fa:	b29b      	uxth	r3, r3
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	bf14      	ite	ne
 8003600:	2301      	movne	r3, #1
 8003602:	2300      	moveq	r3, #0
 8003604:	b2db      	uxtb	r3, r3
 8003606:	e00b      	b.n	8003620 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	699b      	ldr	r3, [r3, #24]
 800360e:	43da      	mvns	r2, r3
 8003610:	68bb      	ldr	r3, [r7, #8]
 8003612:	4013      	ands	r3, r2
 8003614:	b29b      	uxth	r3, r3
 8003616:	2b00      	cmp	r3, #0
 8003618:	bf14      	ite	ne
 800361a:	2301      	movne	r3, #1
 800361c:	2300      	moveq	r3, #0
 800361e:	b2db      	uxtb	r3, r3
 8003620:	2b00      	cmp	r3, #0
 8003622:	f47f af6d 	bne.w	8003500 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003626:	2300      	movs	r3, #0
}
 8003628:	4618      	mov	r0, r3
 800362a:	3710      	adds	r7, #16
 800362c:	46bd      	mov	sp, r7
 800362e:	bd80      	pop	{r7, pc}

08003630 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003630:	b580      	push	{r7, lr}
 8003632:	b084      	sub	sp, #16
 8003634:	af00      	add	r7, sp, #0
 8003636:	60f8      	str	r0, [r7, #12]
 8003638:	60b9      	str	r1, [r7, #8]
 800363a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800363c:	e034      	b.n	80036a8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800363e:	68f8      	ldr	r0, [r7, #12]
 8003640:	f000 f8e3 	bl	800380a <I2C_IsAcknowledgeFailed>
 8003644:	4603      	mov	r3, r0
 8003646:	2b00      	cmp	r3, #0
 8003648:	d001      	beq.n	800364e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800364a:	2301      	movs	r3, #1
 800364c:	e034      	b.n	80036b8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800364e:	68bb      	ldr	r3, [r7, #8]
 8003650:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003654:	d028      	beq.n	80036a8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003656:	f7fe fa8b 	bl	8001b70 <HAL_GetTick>
 800365a:	4602      	mov	r2, r0
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	1ad3      	subs	r3, r2, r3
 8003660:	68ba      	ldr	r2, [r7, #8]
 8003662:	429a      	cmp	r2, r3
 8003664:	d302      	bcc.n	800366c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003666:	68bb      	ldr	r3, [r7, #8]
 8003668:	2b00      	cmp	r3, #0
 800366a:	d11d      	bne.n	80036a8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	695b      	ldr	r3, [r3, #20]
 8003672:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003676:	2b80      	cmp	r3, #128	; 0x80
 8003678:	d016      	beq.n	80036a8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	2200      	movs	r2, #0
 800367e:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	2220      	movs	r2, #32
 8003684:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	2200      	movs	r2, #0
 800368c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003694:	f043 0220 	orr.w	r2, r3, #32
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	2200      	movs	r2, #0
 80036a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80036a4:	2301      	movs	r3, #1
 80036a6:	e007      	b.n	80036b8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	695b      	ldr	r3, [r3, #20]
 80036ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80036b2:	2b80      	cmp	r3, #128	; 0x80
 80036b4:	d1c3      	bne.n	800363e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80036b6:	2300      	movs	r3, #0
}
 80036b8:	4618      	mov	r0, r3
 80036ba:	3710      	adds	r7, #16
 80036bc:	46bd      	mov	sp, r7
 80036be:	bd80      	pop	{r7, pc}

080036c0 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80036c0:	b580      	push	{r7, lr}
 80036c2:	b084      	sub	sp, #16
 80036c4:	af00      	add	r7, sp, #0
 80036c6:	60f8      	str	r0, [r7, #12]
 80036c8:	60b9      	str	r1, [r7, #8]
 80036ca:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80036cc:	e034      	b.n	8003738 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80036ce:	68f8      	ldr	r0, [r7, #12]
 80036d0:	f000 f89b 	bl	800380a <I2C_IsAcknowledgeFailed>
 80036d4:	4603      	mov	r3, r0
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d001      	beq.n	80036de <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80036da:	2301      	movs	r3, #1
 80036dc:	e034      	b.n	8003748 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80036de:	68bb      	ldr	r3, [r7, #8]
 80036e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036e4:	d028      	beq.n	8003738 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80036e6:	f7fe fa43 	bl	8001b70 <HAL_GetTick>
 80036ea:	4602      	mov	r2, r0
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	1ad3      	subs	r3, r2, r3
 80036f0:	68ba      	ldr	r2, [r7, #8]
 80036f2:	429a      	cmp	r2, r3
 80036f4:	d302      	bcc.n	80036fc <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80036f6:	68bb      	ldr	r3, [r7, #8]
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d11d      	bne.n	8003738 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	695b      	ldr	r3, [r3, #20]
 8003702:	f003 0304 	and.w	r3, r3, #4
 8003706:	2b04      	cmp	r3, #4
 8003708:	d016      	beq.n	8003738 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	2200      	movs	r2, #0
 800370e:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	2220      	movs	r2, #32
 8003714:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	2200      	movs	r2, #0
 800371c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003724:	f043 0220 	orr.w	r2, r3, #32
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	2200      	movs	r2, #0
 8003730:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003734:	2301      	movs	r3, #1
 8003736:	e007      	b.n	8003748 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	695b      	ldr	r3, [r3, #20]
 800373e:	f003 0304 	and.w	r3, r3, #4
 8003742:	2b04      	cmp	r3, #4
 8003744:	d1c3      	bne.n	80036ce <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003746:	2300      	movs	r3, #0
}
 8003748:	4618      	mov	r0, r3
 800374a:	3710      	adds	r7, #16
 800374c:	46bd      	mov	sp, r7
 800374e:	bd80      	pop	{r7, pc}

08003750 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003750:	b580      	push	{r7, lr}
 8003752:	b084      	sub	sp, #16
 8003754:	af00      	add	r7, sp, #0
 8003756:	60f8      	str	r0, [r7, #12]
 8003758:	60b9      	str	r1, [r7, #8]
 800375a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800375c:	e049      	b.n	80037f2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	695b      	ldr	r3, [r3, #20]
 8003764:	f003 0310 	and.w	r3, r3, #16
 8003768:	2b10      	cmp	r3, #16
 800376a:	d119      	bne.n	80037a0 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	f06f 0210 	mvn.w	r2, #16
 8003774:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	2200      	movs	r2, #0
 800377a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	2220      	movs	r2, #32
 8003780:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	2200      	movs	r2, #0
 8003788:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	2200      	movs	r2, #0
 8003798:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800379c:	2301      	movs	r3, #1
 800379e:	e030      	b.n	8003802 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80037a0:	f7fe f9e6 	bl	8001b70 <HAL_GetTick>
 80037a4:	4602      	mov	r2, r0
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	1ad3      	subs	r3, r2, r3
 80037aa:	68ba      	ldr	r2, [r7, #8]
 80037ac:	429a      	cmp	r2, r3
 80037ae:	d302      	bcc.n	80037b6 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80037b0:	68bb      	ldr	r3, [r7, #8]
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d11d      	bne.n	80037f2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	695b      	ldr	r3, [r3, #20]
 80037bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80037c0:	2b40      	cmp	r3, #64	; 0x40
 80037c2:	d016      	beq.n	80037f2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	2200      	movs	r2, #0
 80037c8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	2220      	movs	r2, #32
 80037ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	2200      	movs	r2, #0
 80037d6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037de:	f043 0220 	orr.w	r2, r3, #32
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	2200      	movs	r2, #0
 80037ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80037ee:	2301      	movs	r3, #1
 80037f0:	e007      	b.n	8003802 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	695b      	ldr	r3, [r3, #20]
 80037f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80037fc:	2b40      	cmp	r3, #64	; 0x40
 80037fe:	d1ae      	bne.n	800375e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003800:	2300      	movs	r3, #0
}
 8003802:	4618      	mov	r0, r3
 8003804:	3710      	adds	r7, #16
 8003806:	46bd      	mov	sp, r7
 8003808:	bd80      	pop	{r7, pc}

0800380a <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800380a:	b480      	push	{r7}
 800380c:	b083      	sub	sp, #12
 800380e:	af00      	add	r7, sp, #0
 8003810:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	695b      	ldr	r3, [r3, #20]
 8003818:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800381c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003820:	d11b      	bne.n	800385a <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800382a:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	2200      	movs	r2, #0
 8003830:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	2220      	movs	r2, #32
 8003836:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	2200      	movs	r2, #0
 800383e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003846:	f043 0204 	orr.w	r2, r3, #4
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	2200      	movs	r2, #0
 8003852:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003856:	2301      	movs	r3, #1
 8003858:	e000      	b.n	800385c <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800385a:	2300      	movs	r3, #0
}
 800385c:	4618      	mov	r0, r3
 800385e:	370c      	adds	r7, #12
 8003860:	46bd      	mov	sp, r7
 8003862:	bc80      	pop	{r7}
 8003864:	4770      	bx	lr

08003866 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003866:	b580      	push	{r7, lr}
 8003868:	b084      	sub	sp, #16
 800386a:	af00      	add	r7, sp, #0
 800386c:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	2b00      	cmp	r3, #0
 8003872:	d101      	bne.n	8003878 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003874:	2301      	movs	r3, #1
 8003876:	e0e8      	b.n	8003a4a <HAL_PCD_Init+0x1e4>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	f893 3291 	ldrb.w	r3, [r3, #657]	; 0x291
 800387e:	b2db      	uxtb	r3, r3
 8003880:	2b00      	cmp	r3, #0
 8003882:	d106      	bne.n	8003892 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	2200      	movs	r2, #0
 8003888:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800388c:	6878      	ldr	r0, [r7, #4]
 800388e:	f7fe f865 	bl	800195c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	2203      	movs	r2, #3
 8003896:	f883 2291 	strb.w	r2, [r3, #657]	; 0x291

  /* Disable DMA mode for FS instance */
  hpcd->Init.dma_enable = 0U;
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	2200      	movs	r2, #0
 800389e:	715a      	strb	r2, [r3, #5]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	4618      	mov	r0, r3
 80038a6:	f002 fb3c 	bl	8005f22 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	6818      	ldr	r0, [r3, #0]
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	3304      	adds	r3, #4
 80038b2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80038b4:	f002 fb28 	bl	8005f08 <USB_CoreInit>
 80038b8:	4603      	mov	r3, r0
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d005      	beq.n	80038ca <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	2202      	movs	r2, #2
 80038c2:	f883 2291 	strb.w	r2, [r3, #657]	; 0x291
    return HAL_ERROR;
 80038c6:	2301      	movs	r3, #1
 80038c8:	e0bf      	b.n	8003a4a <HAL_PCD_Init+0x1e4>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	2100      	movs	r1, #0
 80038d0:	4618      	mov	r0, r3
 80038d2:	f002 fb40 	bl	8005f56 <USB_SetCurrentMode>
 80038d6:	4603      	mov	r3, r0
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d005      	beq.n	80038e8 <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	2202      	movs	r2, #2
 80038e0:	f883 2291 	strb.w	r2, [r3, #657]	; 0x291
    return HAL_ERROR;
 80038e4:	2301      	movs	r3, #1
 80038e6:	e0b0      	b.n	8003a4a <HAL_PCD_Init+0x1e4>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80038e8:	2300      	movs	r3, #0
 80038ea:	73fb      	strb	r3, [r7, #15]
 80038ec:	e03e      	b.n	800396c <HAL_PCD_Init+0x106>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80038ee:	7bfa      	ldrb	r2, [r7, #15]
 80038f0:	6879      	ldr	r1, [r7, #4]
 80038f2:	4613      	mov	r3, r2
 80038f4:	009b      	lsls	r3, r3, #2
 80038f6:	4413      	add	r3, r2
 80038f8:	00db      	lsls	r3, r3, #3
 80038fa:	440b      	add	r3, r1
 80038fc:	3311      	adds	r3, #17
 80038fe:	2201      	movs	r2, #1
 8003900:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003902:	7bfa      	ldrb	r2, [r7, #15]
 8003904:	6879      	ldr	r1, [r7, #4]
 8003906:	4613      	mov	r3, r2
 8003908:	009b      	lsls	r3, r3, #2
 800390a:	4413      	add	r3, r2
 800390c:	00db      	lsls	r3, r3, #3
 800390e:	440b      	add	r3, r1
 8003910:	3310      	adds	r3, #16
 8003912:	7bfa      	ldrb	r2, [r7, #15]
 8003914:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003916:	7bfa      	ldrb	r2, [r7, #15]
 8003918:	6879      	ldr	r1, [r7, #4]
 800391a:	4613      	mov	r3, r2
 800391c:	009b      	lsls	r3, r3, #2
 800391e:	4413      	add	r3, r2
 8003920:	00db      	lsls	r3, r3, #3
 8003922:	440b      	add	r3, r1
 8003924:	3313      	adds	r3, #19
 8003926:	2200      	movs	r2, #0
 8003928:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800392a:	7bfa      	ldrb	r2, [r7, #15]
 800392c:	6879      	ldr	r1, [r7, #4]
 800392e:	4613      	mov	r3, r2
 8003930:	009b      	lsls	r3, r3, #2
 8003932:	4413      	add	r3, r2
 8003934:	00db      	lsls	r3, r3, #3
 8003936:	440b      	add	r3, r1
 8003938:	3320      	adds	r3, #32
 800393a:	2200      	movs	r2, #0
 800393c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800393e:	7bfa      	ldrb	r2, [r7, #15]
 8003940:	6879      	ldr	r1, [r7, #4]
 8003942:	4613      	mov	r3, r2
 8003944:	009b      	lsls	r3, r3, #2
 8003946:	4413      	add	r3, r2
 8003948:	00db      	lsls	r3, r3, #3
 800394a:	440b      	add	r3, r1
 800394c:	3324      	adds	r3, #36	; 0x24
 800394e:	2200      	movs	r2, #0
 8003950:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003952:	7bfb      	ldrb	r3, [r7, #15]
 8003954:	6879      	ldr	r1, [r7, #4]
 8003956:	1c5a      	adds	r2, r3, #1
 8003958:	4613      	mov	r3, r2
 800395a:	009b      	lsls	r3, r3, #2
 800395c:	4413      	add	r3, r2
 800395e:	00db      	lsls	r3, r3, #3
 8003960:	440b      	add	r3, r1
 8003962:	2200      	movs	r2, #0
 8003964:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003966:	7bfb      	ldrb	r3, [r7, #15]
 8003968:	3301      	adds	r3, #1
 800396a:	73fb      	strb	r3, [r7, #15]
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	791b      	ldrb	r3, [r3, #4]
 8003970:	7bfa      	ldrb	r2, [r7, #15]
 8003972:	429a      	cmp	r2, r3
 8003974:	d3bb      	bcc.n	80038ee <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003976:	2300      	movs	r3, #0
 8003978:	73fb      	strb	r3, [r7, #15]
 800397a:	e044      	b.n	8003a06 <HAL_PCD_Init+0x1a0>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800397c:	7bfa      	ldrb	r2, [r7, #15]
 800397e:	6879      	ldr	r1, [r7, #4]
 8003980:	4613      	mov	r3, r2
 8003982:	009b      	lsls	r3, r3, #2
 8003984:	4413      	add	r3, r2
 8003986:	00db      	lsls	r3, r3, #3
 8003988:	440b      	add	r3, r1
 800398a:	f203 1351 	addw	r3, r3, #337	; 0x151
 800398e:	2200      	movs	r2, #0
 8003990:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003992:	7bfa      	ldrb	r2, [r7, #15]
 8003994:	6879      	ldr	r1, [r7, #4]
 8003996:	4613      	mov	r3, r2
 8003998:	009b      	lsls	r3, r3, #2
 800399a:	4413      	add	r3, r2
 800399c:	00db      	lsls	r3, r3, #3
 800399e:	440b      	add	r3, r1
 80039a0:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 80039a4:	7bfa      	ldrb	r2, [r7, #15]
 80039a6:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80039a8:	7bfa      	ldrb	r2, [r7, #15]
 80039aa:	6879      	ldr	r1, [r7, #4]
 80039ac:	4613      	mov	r3, r2
 80039ae:	009b      	lsls	r3, r3, #2
 80039b0:	4413      	add	r3, r2
 80039b2:	00db      	lsls	r3, r3, #3
 80039b4:	440b      	add	r3, r1
 80039b6:	f203 1353 	addw	r3, r3, #339	; 0x153
 80039ba:	2200      	movs	r2, #0
 80039bc:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80039be:	7bfa      	ldrb	r2, [r7, #15]
 80039c0:	6879      	ldr	r1, [r7, #4]
 80039c2:	4613      	mov	r3, r2
 80039c4:	009b      	lsls	r3, r3, #2
 80039c6:	4413      	add	r3, r2
 80039c8:	00db      	lsls	r3, r3, #3
 80039ca:	440b      	add	r3, r1
 80039cc:	f503 73b0 	add.w	r3, r3, #352	; 0x160
 80039d0:	2200      	movs	r2, #0
 80039d2:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80039d4:	7bfa      	ldrb	r2, [r7, #15]
 80039d6:	6879      	ldr	r1, [r7, #4]
 80039d8:	4613      	mov	r3, r2
 80039da:	009b      	lsls	r3, r3, #2
 80039dc:	4413      	add	r3, r2
 80039de:	00db      	lsls	r3, r3, #3
 80039e0:	440b      	add	r3, r1
 80039e2:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 80039e6:	2200      	movs	r2, #0
 80039e8:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80039ea:	7bfa      	ldrb	r2, [r7, #15]
 80039ec:	6879      	ldr	r1, [r7, #4]
 80039ee:	4613      	mov	r3, r2
 80039f0:	009b      	lsls	r3, r3, #2
 80039f2:	4413      	add	r3, r2
 80039f4:	00db      	lsls	r3, r3, #3
 80039f6:	440b      	add	r3, r1
 80039f8:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80039fc:	2200      	movs	r2, #0
 80039fe:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003a00:	7bfb      	ldrb	r3, [r7, #15]
 8003a02:	3301      	adds	r3, #1
 8003a04:	73fb      	strb	r3, [r7, #15]
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	791b      	ldrb	r3, [r3, #4]
 8003a0a:	7bfa      	ldrb	r2, [r7, #15]
 8003a0c:	429a      	cmp	r2, r3
 8003a0e:	d3b5      	bcc.n	800397c <HAL_PCD_Init+0x116>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	6818      	ldr	r0, [r3, #0]
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	3304      	adds	r3, #4
 8003a18:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003a1a:	f002 faa8 	bl	8005f6e <USB_DevInit>
 8003a1e:	4603      	mov	r3, r0
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d005      	beq.n	8003a30 <HAL_PCD_Init+0x1ca>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	2202      	movs	r2, #2
 8003a28:	f883 2291 	strb.w	r2, [r3, #657]	; 0x291
    return HAL_ERROR;
 8003a2c:	2301      	movs	r3, #1
 8003a2e:	e00c      	b.n	8003a4a <HAL_PCD_Init+0x1e4>
  }

  hpcd->USB_Address = 0U;
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	2200      	movs	r2, #0
 8003a34:	735a      	strb	r2, [r3, #13]
  hpcd->State = HAL_PCD_STATE_READY;
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	2201      	movs	r2, #1
 8003a3a:	f883 2291 	strb.w	r2, [r3, #657]	; 0x291
  (void)USB_DevDisconnect(hpcd->Instance);
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	4618      	mov	r0, r3
 8003a44:	f002 fab0 	bl	8005fa8 <USB_DevDisconnect>

  return HAL_OK;
 8003a48:	2300      	movs	r3, #0
}
 8003a4a:	4618      	mov	r0, r3
 8003a4c:	3710      	adds	r7, #16
 8003a4e:	46bd      	mov	sp, r7
 8003a50:	bd80      	pop	{r7, pc}
	...

08003a54 <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 128 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003a54:	b480      	push	{r7}
 8003a56:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 8003a58:	4b03      	ldr	r3, [pc, #12]	; (8003a68 <HAL_PWR_EnableBkUpAccess+0x14>)
 8003a5a:	2201      	movs	r2, #1
 8003a5c:	601a      	str	r2, [r3, #0]
}
 8003a5e:	bf00      	nop
 8003a60:	46bd      	mov	sp, r7
 8003a62:	bc80      	pop	{r7}
 8003a64:	4770      	bx	lr
 8003a66:	bf00      	nop
 8003a68:	420e0020 	.word	0x420e0020

08003a6c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003a6c:	b580      	push	{r7, lr}
 8003a6e:	b086      	sub	sp, #24
 8003a70:	af00      	add	r7, sp, #0
 8003a72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d101      	bne.n	8003a7e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003a7a:	2301      	movs	r3, #1
 8003a7c:	e272      	b.n	8003f64 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	f003 0301 	and.w	r3, r3, #1
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	f000 8087 	beq.w	8003b9a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003a8c:	4b92      	ldr	r3, [pc, #584]	; (8003cd8 <HAL_RCC_OscConfig+0x26c>)
 8003a8e:	685b      	ldr	r3, [r3, #4]
 8003a90:	f003 030c 	and.w	r3, r3, #12
 8003a94:	2b04      	cmp	r3, #4
 8003a96:	d00c      	beq.n	8003ab2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003a98:	4b8f      	ldr	r3, [pc, #572]	; (8003cd8 <HAL_RCC_OscConfig+0x26c>)
 8003a9a:	685b      	ldr	r3, [r3, #4]
 8003a9c:	f003 030c 	and.w	r3, r3, #12
 8003aa0:	2b08      	cmp	r3, #8
 8003aa2:	d112      	bne.n	8003aca <HAL_RCC_OscConfig+0x5e>
 8003aa4:	4b8c      	ldr	r3, [pc, #560]	; (8003cd8 <HAL_RCC_OscConfig+0x26c>)
 8003aa6:	685b      	ldr	r3, [r3, #4]
 8003aa8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003aac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003ab0:	d10b      	bne.n	8003aca <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ab2:	4b89      	ldr	r3, [pc, #548]	; (8003cd8 <HAL_RCC_OscConfig+0x26c>)
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d06c      	beq.n	8003b98 <HAL_RCC_OscConfig+0x12c>
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	685b      	ldr	r3, [r3, #4]
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d168      	bne.n	8003b98 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003ac6:	2301      	movs	r3, #1
 8003ac8:	e24c      	b.n	8003f64 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	685b      	ldr	r3, [r3, #4]
 8003ace:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003ad2:	d106      	bne.n	8003ae2 <HAL_RCC_OscConfig+0x76>
 8003ad4:	4b80      	ldr	r3, [pc, #512]	; (8003cd8 <HAL_RCC_OscConfig+0x26c>)
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	4a7f      	ldr	r2, [pc, #508]	; (8003cd8 <HAL_RCC_OscConfig+0x26c>)
 8003ada:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003ade:	6013      	str	r3, [r2, #0]
 8003ae0:	e02e      	b.n	8003b40 <HAL_RCC_OscConfig+0xd4>
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	685b      	ldr	r3, [r3, #4]
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d10c      	bne.n	8003b04 <HAL_RCC_OscConfig+0x98>
 8003aea:	4b7b      	ldr	r3, [pc, #492]	; (8003cd8 <HAL_RCC_OscConfig+0x26c>)
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	4a7a      	ldr	r2, [pc, #488]	; (8003cd8 <HAL_RCC_OscConfig+0x26c>)
 8003af0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003af4:	6013      	str	r3, [r2, #0]
 8003af6:	4b78      	ldr	r3, [pc, #480]	; (8003cd8 <HAL_RCC_OscConfig+0x26c>)
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	4a77      	ldr	r2, [pc, #476]	; (8003cd8 <HAL_RCC_OscConfig+0x26c>)
 8003afc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003b00:	6013      	str	r3, [r2, #0]
 8003b02:	e01d      	b.n	8003b40 <HAL_RCC_OscConfig+0xd4>
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	685b      	ldr	r3, [r3, #4]
 8003b08:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003b0c:	d10c      	bne.n	8003b28 <HAL_RCC_OscConfig+0xbc>
 8003b0e:	4b72      	ldr	r3, [pc, #456]	; (8003cd8 <HAL_RCC_OscConfig+0x26c>)
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	4a71      	ldr	r2, [pc, #452]	; (8003cd8 <HAL_RCC_OscConfig+0x26c>)
 8003b14:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003b18:	6013      	str	r3, [r2, #0]
 8003b1a:	4b6f      	ldr	r3, [pc, #444]	; (8003cd8 <HAL_RCC_OscConfig+0x26c>)
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	4a6e      	ldr	r2, [pc, #440]	; (8003cd8 <HAL_RCC_OscConfig+0x26c>)
 8003b20:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003b24:	6013      	str	r3, [r2, #0]
 8003b26:	e00b      	b.n	8003b40 <HAL_RCC_OscConfig+0xd4>
 8003b28:	4b6b      	ldr	r3, [pc, #428]	; (8003cd8 <HAL_RCC_OscConfig+0x26c>)
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	4a6a      	ldr	r2, [pc, #424]	; (8003cd8 <HAL_RCC_OscConfig+0x26c>)
 8003b2e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003b32:	6013      	str	r3, [r2, #0]
 8003b34:	4b68      	ldr	r3, [pc, #416]	; (8003cd8 <HAL_RCC_OscConfig+0x26c>)
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	4a67      	ldr	r2, [pc, #412]	; (8003cd8 <HAL_RCC_OscConfig+0x26c>)
 8003b3a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003b3e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	685b      	ldr	r3, [r3, #4]
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d013      	beq.n	8003b70 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b48:	f7fe f812 	bl	8001b70 <HAL_GetTick>
 8003b4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b4e:	e008      	b.n	8003b62 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003b50:	f7fe f80e 	bl	8001b70 <HAL_GetTick>
 8003b54:	4602      	mov	r2, r0
 8003b56:	693b      	ldr	r3, [r7, #16]
 8003b58:	1ad3      	subs	r3, r2, r3
 8003b5a:	2b64      	cmp	r3, #100	; 0x64
 8003b5c:	d901      	bls.n	8003b62 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003b5e:	2303      	movs	r3, #3
 8003b60:	e200      	b.n	8003f64 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b62:	4b5d      	ldr	r3, [pc, #372]	; (8003cd8 <HAL_RCC_OscConfig+0x26c>)
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d0f0      	beq.n	8003b50 <HAL_RCC_OscConfig+0xe4>
 8003b6e:	e014      	b.n	8003b9a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b70:	f7fd fffe 	bl	8001b70 <HAL_GetTick>
 8003b74:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003b76:	e008      	b.n	8003b8a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003b78:	f7fd fffa 	bl	8001b70 <HAL_GetTick>
 8003b7c:	4602      	mov	r2, r0
 8003b7e:	693b      	ldr	r3, [r7, #16]
 8003b80:	1ad3      	subs	r3, r2, r3
 8003b82:	2b64      	cmp	r3, #100	; 0x64
 8003b84:	d901      	bls.n	8003b8a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003b86:	2303      	movs	r3, #3
 8003b88:	e1ec      	b.n	8003f64 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003b8a:	4b53      	ldr	r3, [pc, #332]	; (8003cd8 <HAL_RCC_OscConfig+0x26c>)
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d1f0      	bne.n	8003b78 <HAL_RCC_OscConfig+0x10c>
 8003b96:	e000      	b.n	8003b9a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b98:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	f003 0302 	and.w	r3, r3, #2
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d063      	beq.n	8003c6e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003ba6:	4b4c      	ldr	r3, [pc, #304]	; (8003cd8 <HAL_RCC_OscConfig+0x26c>)
 8003ba8:	685b      	ldr	r3, [r3, #4]
 8003baa:	f003 030c 	and.w	r3, r3, #12
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d00b      	beq.n	8003bca <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003bb2:	4b49      	ldr	r3, [pc, #292]	; (8003cd8 <HAL_RCC_OscConfig+0x26c>)
 8003bb4:	685b      	ldr	r3, [r3, #4]
 8003bb6:	f003 030c 	and.w	r3, r3, #12
 8003bba:	2b08      	cmp	r3, #8
 8003bbc:	d11c      	bne.n	8003bf8 <HAL_RCC_OscConfig+0x18c>
 8003bbe:	4b46      	ldr	r3, [pc, #280]	; (8003cd8 <HAL_RCC_OscConfig+0x26c>)
 8003bc0:	685b      	ldr	r3, [r3, #4]
 8003bc2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d116      	bne.n	8003bf8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003bca:	4b43      	ldr	r3, [pc, #268]	; (8003cd8 <HAL_RCC_OscConfig+0x26c>)
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	f003 0302 	and.w	r3, r3, #2
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d005      	beq.n	8003be2 <HAL_RCC_OscConfig+0x176>
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	691b      	ldr	r3, [r3, #16]
 8003bda:	2b01      	cmp	r3, #1
 8003bdc:	d001      	beq.n	8003be2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003bde:	2301      	movs	r3, #1
 8003be0:	e1c0      	b.n	8003f64 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003be2:	4b3d      	ldr	r3, [pc, #244]	; (8003cd8 <HAL_RCC_OscConfig+0x26c>)
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	695b      	ldr	r3, [r3, #20]
 8003bee:	00db      	lsls	r3, r3, #3
 8003bf0:	4939      	ldr	r1, [pc, #228]	; (8003cd8 <HAL_RCC_OscConfig+0x26c>)
 8003bf2:	4313      	orrs	r3, r2
 8003bf4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003bf6:	e03a      	b.n	8003c6e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	691b      	ldr	r3, [r3, #16]
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d020      	beq.n	8003c42 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003c00:	4b36      	ldr	r3, [pc, #216]	; (8003cdc <HAL_RCC_OscConfig+0x270>)
 8003c02:	2201      	movs	r2, #1
 8003c04:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c06:	f7fd ffb3 	bl	8001b70 <HAL_GetTick>
 8003c0a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c0c:	e008      	b.n	8003c20 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003c0e:	f7fd ffaf 	bl	8001b70 <HAL_GetTick>
 8003c12:	4602      	mov	r2, r0
 8003c14:	693b      	ldr	r3, [r7, #16]
 8003c16:	1ad3      	subs	r3, r2, r3
 8003c18:	2b02      	cmp	r3, #2
 8003c1a:	d901      	bls.n	8003c20 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003c1c:	2303      	movs	r3, #3
 8003c1e:	e1a1      	b.n	8003f64 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c20:	4b2d      	ldr	r3, [pc, #180]	; (8003cd8 <HAL_RCC_OscConfig+0x26c>)
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	f003 0302 	and.w	r3, r3, #2
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d0f0      	beq.n	8003c0e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c2c:	4b2a      	ldr	r3, [pc, #168]	; (8003cd8 <HAL_RCC_OscConfig+0x26c>)
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	695b      	ldr	r3, [r3, #20]
 8003c38:	00db      	lsls	r3, r3, #3
 8003c3a:	4927      	ldr	r1, [pc, #156]	; (8003cd8 <HAL_RCC_OscConfig+0x26c>)
 8003c3c:	4313      	orrs	r3, r2
 8003c3e:	600b      	str	r3, [r1, #0]
 8003c40:	e015      	b.n	8003c6e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003c42:	4b26      	ldr	r3, [pc, #152]	; (8003cdc <HAL_RCC_OscConfig+0x270>)
 8003c44:	2200      	movs	r2, #0
 8003c46:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c48:	f7fd ff92 	bl	8001b70 <HAL_GetTick>
 8003c4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003c4e:	e008      	b.n	8003c62 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003c50:	f7fd ff8e 	bl	8001b70 <HAL_GetTick>
 8003c54:	4602      	mov	r2, r0
 8003c56:	693b      	ldr	r3, [r7, #16]
 8003c58:	1ad3      	subs	r3, r2, r3
 8003c5a:	2b02      	cmp	r3, #2
 8003c5c:	d901      	bls.n	8003c62 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003c5e:	2303      	movs	r3, #3
 8003c60:	e180      	b.n	8003f64 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003c62:	4b1d      	ldr	r3, [pc, #116]	; (8003cd8 <HAL_RCC_OscConfig+0x26c>)
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	f003 0302 	and.w	r3, r3, #2
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d1f0      	bne.n	8003c50 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	f003 0308 	and.w	r3, r3, #8
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d03a      	beq.n	8003cf0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	699b      	ldr	r3, [r3, #24]
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d019      	beq.n	8003cb6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003c82:	4b17      	ldr	r3, [pc, #92]	; (8003ce0 <HAL_RCC_OscConfig+0x274>)
 8003c84:	2201      	movs	r2, #1
 8003c86:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c88:	f7fd ff72 	bl	8001b70 <HAL_GetTick>
 8003c8c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003c8e:	e008      	b.n	8003ca2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003c90:	f7fd ff6e 	bl	8001b70 <HAL_GetTick>
 8003c94:	4602      	mov	r2, r0
 8003c96:	693b      	ldr	r3, [r7, #16]
 8003c98:	1ad3      	subs	r3, r2, r3
 8003c9a:	2b02      	cmp	r3, #2
 8003c9c:	d901      	bls.n	8003ca2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003c9e:	2303      	movs	r3, #3
 8003ca0:	e160      	b.n	8003f64 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003ca2:	4b0d      	ldr	r3, [pc, #52]	; (8003cd8 <HAL_RCC_OscConfig+0x26c>)
 8003ca4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ca6:	f003 0302 	and.w	r3, r3, #2
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d0f0      	beq.n	8003c90 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003cae:	2001      	movs	r0, #1
 8003cb0:	f000 fb06 	bl	80042c0 <RCC_Delay>
 8003cb4:	e01c      	b.n	8003cf0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003cb6:	4b0a      	ldr	r3, [pc, #40]	; (8003ce0 <HAL_RCC_OscConfig+0x274>)
 8003cb8:	2200      	movs	r2, #0
 8003cba:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003cbc:	f7fd ff58 	bl	8001b70 <HAL_GetTick>
 8003cc0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003cc2:	e00f      	b.n	8003ce4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003cc4:	f7fd ff54 	bl	8001b70 <HAL_GetTick>
 8003cc8:	4602      	mov	r2, r0
 8003cca:	693b      	ldr	r3, [r7, #16]
 8003ccc:	1ad3      	subs	r3, r2, r3
 8003cce:	2b02      	cmp	r3, #2
 8003cd0:	d908      	bls.n	8003ce4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003cd2:	2303      	movs	r3, #3
 8003cd4:	e146      	b.n	8003f64 <HAL_RCC_OscConfig+0x4f8>
 8003cd6:	bf00      	nop
 8003cd8:	40021000 	.word	0x40021000
 8003cdc:	42420000 	.word	0x42420000
 8003ce0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003ce4:	4b92      	ldr	r3, [pc, #584]	; (8003f30 <HAL_RCC_OscConfig+0x4c4>)
 8003ce6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ce8:	f003 0302 	and.w	r3, r3, #2
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d1e9      	bne.n	8003cc4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	f003 0304 	and.w	r3, r3, #4
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	f000 80a6 	beq.w	8003e4a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003cfe:	2300      	movs	r3, #0
 8003d00:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003d02:	4b8b      	ldr	r3, [pc, #556]	; (8003f30 <HAL_RCC_OscConfig+0x4c4>)
 8003d04:	69db      	ldr	r3, [r3, #28]
 8003d06:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d10d      	bne.n	8003d2a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003d0e:	4b88      	ldr	r3, [pc, #544]	; (8003f30 <HAL_RCC_OscConfig+0x4c4>)
 8003d10:	69db      	ldr	r3, [r3, #28]
 8003d12:	4a87      	ldr	r2, [pc, #540]	; (8003f30 <HAL_RCC_OscConfig+0x4c4>)
 8003d14:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003d18:	61d3      	str	r3, [r2, #28]
 8003d1a:	4b85      	ldr	r3, [pc, #532]	; (8003f30 <HAL_RCC_OscConfig+0x4c4>)
 8003d1c:	69db      	ldr	r3, [r3, #28]
 8003d1e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d22:	60bb      	str	r3, [r7, #8]
 8003d24:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003d26:	2301      	movs	r3, #1
 8003d28:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d2a:	4b82      	ldr	r3, [pc, #520]	; (8003f34 <HAL_RCC_OscConfig+0x4c8>)
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d118      	bne.n	8003d68 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003d36:	4b7f      	ldr	r3, [pc, #508]	; (8003f34 <HAL_RCC_OscConfig+0x4c8>)
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	4a7e      	ldr	r2, [pc, #504]	; (8003f34 <HAL_RCC_OscConfig+0x4c8>)
 8003d3c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003d40:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003d42:	f7fd ff15 	bl	8001b70 <HAL_GetTick>
 8003d46:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d48:	e008      	b.n	8003d5c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003d4a:	f7fd ff11 	bl	8001b70 <HAL_GetTick>
 8003d4e:	4602      	mov	r2, r0
 8003d50:	693b      	ldr	r3, [r7, #16]
 8003d52:	1ad3      	subs	r3, r2, r3
 8003d54:	2b64      	cmp	r3, #100	; 0x64
 8003d56:	d901      	bls.n	8003d5c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003d58:	2303      	movs	r3, #3
 8003d5a:	e103      	b.n	8003f64 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d5c:	4b75      	ldr	r3, [pc, #468]	; (8003f34 <HAL_RCC_OscConfig+0x4c8>)
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d0f0      	beq.n	8003d4a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	68db      	ldr	r3, [r3, #12]
 8003d6c:	2b01      	cmp	r3, #1
 8003d6e:	d106      	bne.n	8003d7e <HAL_RCC_OscConfig+0x312>
 8003d70:	4b6f      	ldr	r3, [pc, #444]	; (8003f30 <HAL_RCC_OscConfig+0x4c4>)
 8003d72:	6a1b      	ldr	r3, [r3, #32]
 8003d74:	4a6e      	ldr	r2, [pc, #440]	; (8003f30 <HAL_RCC_OscConfig+0x4c4>)
 8003d76:	f043 0301 	orr.w	r3, r3, #1
 8003d7a:	6213      	str	r3, [r2, #32]
 8003d7c:	e02d      	b.n	8003dda <HAL_RCC_OscConfig+0x36e>
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	68db      	ldr	r3, [r3, #12]
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d10c      	bne.n	8003da0 <HAL_RCC_OscConfig+0x334>
 8003d86:	4b6a      	ldr	r3, [pc, #424]	; (8003f30 <HAL_RCC_OscConfig+0x4c4>)
 8003d88:	6a1b      	ldr	r3, [r3, #32]
 8003d8a:	4a69      	ldr	r2, [pc, #420]	; (8003f30 <HAL_RCC_OscConfig+0x4c4>)
 8003d8c:	f023 0301 	bic.w	r3, r3, #1
 8003d90:	6213      	str	r3, [r2, #32]
 8003d92:	4b67      	ldr	r3, [pc, #412]	; (8003f30 <HAL_RCC_OscConfig+0x4c4>)
 8003d94:	6a1b      	ldr	r3, [r3, #32]
 8003d96:	4a66      	ldr	r2, [pc, #408]	; (8003f30 <HAL_RCC_OscConfig+0x4c4>)
 8003d98:	f023 0304 	bic.w	r3, r3, #4
 8003d9c:	6213      	str	r3, [r2, #32]
 8003d9e:	e01c      	b.n	8003dda <HAL_RCC_OscConfig+0x36e>
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	68db      	ldr	r3, [r3, #12]
 8003da4:	2b05      	cmp	r3, #5
 8003da6:	d10c      	bne.n	8003dc2 <HAL_RCC_OscConfig+0x356>
 8003da8:	4b61      	ldr	r3, [pc, #388]	; (8003f30 <HAL_RCC_OscConfig+0x4c4>)
 8003daa:	6a1b      	ldr	r3, [r3, #32]
 8003dac:	4a60      	ldr	r2, [pc, #384]	; (8003f30 <HAL_RCC_OscConfig+0x4c4>)
 8003dae:	f043 0304 	orr.w	r3, r3, #4
 8003db2:	6213      	str	r3, [r2, #32]
 8003db4:	4b5e      	ldr	r3, [pc, #376]	; (8003f30 <HAL_RCC_OscConfig+0x4c4>)
 8003db6:	6a1b      	ldr	r3, [r3, #32]
 8003db8:	4a5d      	ldr	r2, [pc, #372]	; (8003f30 <HAL_RCC_OscConfig+0x4c4>)
 8003dba:	f043 0301 	orr.w	r3, r3, #1
 8003dbe:	6213      	str	r3, [r2, #32]
 8003dc0:	e00b      	b.n	8003dda <HAL_RCC_OscConfig+0x36e>
 8003dc2:	4b5b      	ldr	r3, [pc, #364]	; (8003f30 <HAL_RCC_OscConfig+0x4c4>)
 8003dc4:	6a1b      	ldr	r3, [r3, #32]
 8003dc6:	4a5a      	ldr	r2, [pc, #360]	; (8003f30 <HAL_RCC_OscConfig+0x4c4>)
 8003dc8:	f023 0301 	bic.w	r3, r3, #1
 8003dcc:	6213      	str	r3, [r2, #32]
 8003dce:	4b58      	ldr	r3, [pc, #352]	; (8003f30 <HAL_RCC_OscConfig+0x4c4>)
 8003dd0:	6a1b      	ldr	r3, [r3, #32]
 8003dd2:	4a57      	ldr	r2, [pc, #348]	; (8003f30 <HAL_RCC_OscConfig+0x4c4>)
 8003dd4:	f023 0304 	bic.w	r3, r3, #4
 8003dd8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	68db      	ldr	r3, [r3, #12]
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d015      	beq.n	8003e0e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003de2:	f7fd fec5 	bl	8001b70 <HAL_GetTick>
 8003de6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003de8:	e00a      	b.n	8003e00 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003dea:	f7fd fec1 	bl	8001b70 <HAL_GetTick>
 8003dee:	4602      	mov	r2, r0
 8003df0:	693b      	ldr	r3, [r7, #16]
 8003df2:	1ad3      	subs	r3, r2, r3
 8003df4:	f241 3288 	movw	r2, #5000	; 0x1388
 8003df8:	4293      	cmp	r3, r2
 8003dfa:	d901      	bls.n	8003e00 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003dfc:	2303      	movs	r3, #3
 8003dfe:	e0b1      	b.n	8003f64 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e00:	4b4b      	ldr	r3, [pc, #300]	; (8003f30 <HAL_RCC_OscConfig+0x4c4>)
 8003e02:	6a1b      	ldr	r3, [r3, #32]
 8003e04:	f003 0302 	and.w	r3, r3, #2
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d0ee      	beq.n	8003dea <HAL_RCC_OscConfig+0x37e>
 8003e0c:	e014      	b.n	8003e38 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003e0e:	f7fd feaf 	bl	8001b70 <HAL_GetTick>
 8003e12:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003e14:	e00a      	b.n	8003e2c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e16:	f7fd feab 	bl	8001b70 <HAL_GetTick>
 8003e1a:	4602      	mov	r2, r0
 8003e1c:	693b      	ldr	r3, [r7, #16]
 8003e1e:	1ad3      	subs	r3, r2, r3
 8003e20:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e24:	4293      	cmp	r3, r2
 8003e26:	d901      	bls.n	8003e2c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003e28:	2303      	movs	r3, #3
 8003e2a:	e09b      	b.n	8003f64 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003e2c:	4b40      	ldr	r3, [pc, #256]	; (8003f30 <HAL_RCC_OscConfig+0x4c4>)
 8003e2e:	6a1b      	ldr	r3, [r3, #32]
 8003e30:	f003 0302 	and.w	r3, r3, #2
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d1ee      	bne.n	8003e16 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003e38:	7dfb      	ldrb	r3, [r7, #23]
 8003e3a:	2b01      	cmp	r3, #1
 8003e3c:	d105      	bne.n	8003e4a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003e3e:	4b3c      	ldr	r3, [pc, #240]	; (8003f30 <HAL_RCC_OscConfig+0x4c4>)
 8003e40:	69db      	ldr	r3, [r3, #28]
 8003e42:	4a3b      	ldr	r2, [pc, #236]	; (8003f30 <HAL_RCC_OscConfig+0x4c4>)
 8003e44:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003e48:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	69db      	ldr	r3, [r3, #28]
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	f000 8087 	beq.w	8003f62 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003e54:	4b36      	ldr	r3, [pc, #216]	; (8003f30 <HAL_RCC_OscConfig+0x4c4>)
 8003e56:	685b      	ldr	r3, [r3, #4]
 8003e58:	f003 030c 	and.w	r3, r3, #12
 8003e5c:	2b08      	cmp	r3, #8
 8003e5e:	d061      	beq.n	8003f24 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	69db      	ldr	r3, [r3, #28]
 8003e64:	2b02      	cmp	r3, #2
 8003e66:	d146      	bne.n	8003ef6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e68:	4b33      	ldr	r3, [pc, #204]	; (8003f38 <HAL_RCC_OscConfig+0x4cc>)
 8003e6a:	2200      	movs	r2, #0
 8003e6c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e6e:	f7fd fe7f 	bl	8001b70 <HAL_GetTick>
 8003e72:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003e74:	e008      	b.n	8003e88 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e76:	f7fd fe7b 	bl	8001b70 <HAL_GetTick>
 8003e7a:	4602      	mov	r2, r0
 8003e7c:	693b      	ldr	r3, [r7, #16]
 8003e7e:	1ad3      	subs	r3, r2, r3
 8003e80:	2b02      	cmp	r3, #2
 8003e82:	d901      	bls.n	8003e88 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003e84:	2303      	movs	r3, #3
 8003e86:	e06d      	b.n	8003f64 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003e88:	4b29      	ldr	r3, [pc, #164]	; (8003f30 <HAL_RCC_OscConfig+0x4c4>)
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d1f0      	bne.n	8003e76 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	6a1b      	ldr	r3, [r3, #32]
 8003e98:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003e9c:	d108      	bne.n	8003eb0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003e9e:	4b24      	ldr	r3, [pc, #144]	; (8003f30 <HAL_RCC_OscConfig+0x4c4>)
 8003ea0:	685b      	ldr	r3, [r3, #4]
 8003ea2:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	689b      	ldr	r3, [r3, #8]
 8003eaa:	4921      	ldr	r1, [pc, #132]	; (8003f30 <HAL_RCC_OscConfig+0x4c4>)
 8003eac:	4313      	orrs	r3, r2
 8003eae:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003eb0:	4b1f      	ldr	r3, [pc, #124]	; (8003f30 <HAL_RCC_OscConfig+0x4c4>)
 8003eb2:	685b      	ldr	r3, [r3, #4]
 8003eb4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	6a19      	ldr	r1, [r3, #32]
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ec0:	430b      	orrs	r3, r1
 8003ec2:	491b      	ldr	r1, [pc, #108]	; (8003f30 <HAL_RCC_OscConfig+0x4c4>)
 8003ec4:	4313      	orrs	r3, r2
 8003ec6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003ec8:	4b1b      	ldr	r3, [pc, #108]	; (8003f38 <HAL_RCC_OscConfig+0x4cc>)
 8003eca:	2201      	movs	r2, #1
 8003ecc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ece:	f7fd fe4f 	bl	8001b70 <HAL_GetTick>
 8003ed2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003ed4:	e008      	b.n	8003ee8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ed6:	f7fd fe4b 	bl	8001b70 <HAL_GetTick>
 8003eda:	4602      	mov	r2, r0
 8003edc:	693b      	ldr	r3, [r7, #16]
 8003ede:	1ad3      	subs	r3, r2, r3
 8003ee0:	2b02      	cmp	r3, #2
 8003ee2:	d901      	bls.n	8003ee8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003ee4:	2303      	movs	r3, #3
 8003ee6:	e03d      	b.n	8003f64 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003ee8:	4b11      	ldr	r3, [pc, #68]	; (8003f30 <HAL_RCC_OscConfig+0x4c4>)
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d0f0      	beq.n	8003ed6 <HAL_RCC_OscConfig+0x46a>
 8003ef4:	e035      	b.n	8003f62 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003ef6:	4b10      	ldr	r3, [pc, #64]	; (8003f38 <HAL_RCC_OscConfig+0x4cc>)
 8003ef8:	2200      	movs	r2, #0
 8003efa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003efc:	f7fd fe38 	bl	8001b70 <HAL_GetTick>
 8003f00:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003f02:	e008      	b.n	8003f16 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f04:	f7fd fe34 	bl	8001b70 <HAL_GetTick>
 8003f08:	4602      	mov	r2, r0
 8003f0a:	693b      	ldr	r3, [r7, #16]
 8003f0c:	1ad3      	subs	r3, r2, r3
 8003f0e:	2b02      	cmp	r3, #2
 8003f10:	d901      	bls.n	8003f16 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003f12:	2303      	movs	r3, #3
 8003f14:	e026      	b.n	8003f64 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003f16:	4b06      	ldr	r3, [pc, #24]	; (8003f30 <HAL_RCC_OscConfig+0x4c4>)
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d1f0      	bne.n	8003f04 <HAL_RCC_OscConfig+0x498>
 8003f22:	e01e      	b.n	8003f62 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	69db      	ldr	r3, [r3, #28]
 8003f28:	2b01      	cmp	r3, #1
 8003f2a:	d107      	bne.n	8003f3c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003f2c:	2301      	movs	r3, #1
 8003f2e:	e019      	b.n	8003f64 <HAL_RCC_OscConfig+0x4f8>
 8003f30:	40021000 	.word	0x40021000
 8003f34:	40007000 	.word	0x40007000
 8003f38:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003f3c:	4b0b      	ldr	r3, [pc, #44]	; (8003f6c <HAL_RCC_OscConfig+0x500>)
 8003f3e:	685b      	ldr	r3, [r3, #4]
 8003f40:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	6a1b      	ldr	r3, [r3, #32]
 8003f4c:	429a      	cmp	r2, r3
 8003f4e:	d106      	bne.n	8003f5e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003f5a:	429a      	cmp	r2, r3
 8003f5c:	d001      	beq.n	8003f62 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003f5e:	2301      	movs	r3, #1
 8003f60:	e000      	b.n	8003f64 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003f62:	2300      	movs	r3, #0
}
 8003f64:	4618      	mov	r0, r3
 8003f66:	3718      	adds	r7, #24
 8003f68:	46bd      	mov	sp, r7
 8003f6a:	bd80      	pop	{r7, pc}
 8003f6c:	40021000 	.word	0x40021000

08003f70 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003f70:	b580      	push	{r7, lr}
 8003f72:	b084      	sub	sp, #16
 8003f74:	af00      	add	r7, sp, #0
 8003f76:	6078      	str	r0, [r7, #4]
 8003f78:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d101      	bne.n	8003f84 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003f80:	2301      	movs	r3, #1
 8003f82:	e0d0      	b.n	8004126 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003f84:	4b6a      	ldr	r3, [pc, #424]	; (8004130 <HAL_RCC_ClockConfig+0x1c0>)
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	f003 0307 	and.w	r3, r3, #7
 8003f8c:	683a      	ldr	r2, [r7, #0]
 8003f8e:	429a      	cmp	r2, r3
 8003f90:	d910      	bls.n	8003fb4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f92:	4b67      	ldr	r3, [pc, #412]	; (8004130 <HAL_RCC_ClockConfig+0x1c0>)
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	f023 0207 	bic.w	r2, r3, #7
 8003f9a:	4965      	ldr	r1, [pc, #404]	; (8004130 <HAL_RCC_ClockConfig+0x1c0>)
 8003f9c:	683b      	ldr	r3, [r7, #0]
 8003f9e:	4313      	orrs	r3, r2
 8003fa0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003fa2:	4b63      	ldr	r3, [pc, #396]	; (8004130 <HAL_RCC_ClockConfig+0x1c0>)
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	f003 0307 	and.w	r3, r3, #7
 8003faa:	683a      	ldr	r2, [r7, #0]
 8003fac:	429a      	cmp	r2, r3
 8003fae:	d001      	beq.n	8003fb4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003fb0:	2301      	movs	r3, #1
 8003fb2:	e0b8      	b.n	8004126 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	f003 0302 	and.w	r3, r3, #2
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d020      	beq.n	8004002 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	f003 0304 	and.w	r3, r3, #4
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d005      	beq.n	8003fd8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003fcc:	4b59      	ldr	r3, [pc, #356]	; (8004134 <HAL_RCC_ClockConfig+0x1c4>)
 8003fce:	685b      	ldr	r3, [r3, #4]
 8003fd0:	4a58      	ldr	r2, [pc, #352]	; (8004134 <HAL_RCC_ClockConfig+0x1c4>)
 8003fd2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003fd6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	f003 0308 	and.w	r3, r3, #8
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d005      	beq.n	8003ff0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003fe4:	4b53      	ldr	r3, [pc, #332]	; (8004134 <HAL_RCC_ClockConfig+0x1c4>)
 8003fe6:	685b      	ldr	r3, [r3, #4]
 8003fe8:	4a52      	ldr	r2, [pc, #328]	; (8004134 <HAL_RCC_ClockConfig+0x1c4>)
 8003fea:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003fee:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003ff0:	4b50      	ldr	r3, [pc, #320]	; (8004134 <HAL_RCC_ClockConfig+0x1c4>)
 8003ff2:	685b      	ldr	r3, [r3, #4]
 8003ff4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	689b      	ldr	r3, [r3, #8]
 8003ffc:	494d      	ldr	r1, [pc, #308]	; (8004134 <HAL_RCC_ClockConfig+0x1c4>)
 8003ffe:	4313      	orrs	r3, r2
 8004000:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	f003 0301 	and.w	r3, r3, #1
 800400a:	2b00      	cmp	r3, #0
 800400c:	d040      	beq.n	8004090 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	685b      	ldr	r3, [r3, #4]
 8004012:	2b01      	cmp	r3, #1
 8004014:	d107      	bne.n	8004026 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004016:	4b47      	ldr	r3, [pc, #284]	; (8004134 <HAL_RCC_ClockConfig+0x1c4>)
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800401e:	2b00      	cmp	r3, #0
 8004020:	d115      	bne.n	800404e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004022:	2301      	movs	r3, #1
 8004024:	e07f      	b.n	8004126 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	685b      	ldr	r3, [r3, #4]
 800402a:	2b02      	cmp	r3, #2
 800402c:	d107      	bne.n	800403e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800402e:	4b41      	ldr	r3, [pc, #260]	; (8004134 <HAL_RCC_ClockConfig+0x1c4>)
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004036:	2b00      	cmp	r3, #0
 8004038:	d109      	bne.n	800404e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800403a:	2301      	movs	r3, #1
 800403c:	e073      	b.n	8004126 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800403e:	4b3d      	ldr	r3, [pc, #244]	; (8004134 <HAL_RCC_ClockConfig+0x1c4>)
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	f003 0302 	and.w	r3, r3, #2
 8004046:	2b00      	cmp	r3, #0
 8004048:	d101      	bne.n	800404e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800404a:	2301      	movs	r3, #1
 800404c:	e06b      	b.n	8004126 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800404e:	4b39      	ldr	r3, [pc, #228]	; (8004134 <HAL_RCC_ClockConfig+0x1c4>)
 8004050:	685b      	ldr	r3, [r3, #4]
 8004052:	f023 0203 	bic.w	r2, r3, #3
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	685b      	ldr	r3, [r3, #4]
 800405a:	4936      	ldr	r1, [pc, #216]	; (8004134 <HAL_RCC_ClockConfig+0x1c4>)
 800405c:	4313      	orrs	r3, r2
 800405e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004060:	f7fd fd86 	bl	8001b70 <HAL_GetTick>
 8004064:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004066:	e00a      	b.n	800407e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004068:	f7fd fd82 	bl	8001b70 <HAL_GetTick>
 800406c:	4602      	mov	r2, r0
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	1ad3      	subs	r3, r2, r3
 8004072:	f241 3288 	movw	r2, #5000	; 0x1388
 8004076:	4293      	cmp	r3, r2
 8004078:	d901      	bls.n	800407e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800407a:	2303      	movs	r3, #3
 800407c:	e053      	b.n	8004126 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800407e:	4b2d      	ldr	r3, [pc, #180]	; (8004134 <HAL_RCC_ClockConfig+0x1c4>)
 8004080:	685b      	ldr	r3, [r3, #4]
 8004082:	f003 020c 	and.w	r2, r3, #12
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	685b      	ldr	r3, [r3, #4]
 800408a:	009b      	lsls	r3, r3, #2
 800408c:	429a      	cmp	r2, r3
 800408e:	d1eb      	bne.n	8004068 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004090:	4b27      	ldr	r3, [pc, #156]	; (8004130 <HAL_RCC_ClockConfig+0x1c0>)
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	f003 0307 	and.w	r3, r3, #7
 8004098:	683a      	ldr	r2, [r7, #0]
 800409a:	429a      	cmp	r2, r3
 800409c:	d210      	bcs.n	80040c0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800409e:	4b24      	ldr	r3, [pc, #144]	; (8004130 <HAL_RCC_ClockConfig+0x1c0>)
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	f023 0207 	bic.w	r2, r3, #7
 80040a6:	4922      	ldr	r1, [pc, #136]	; (8004130 <HAL_RCC_ClockConfig+0x1c0>)
 80040a8:	683b      	ldr	r3, [r7, #0]
 80040aa:	4313      	orrs	r3, r2
 80040ac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80040ae:	4b20      	ldr	r3, [pc, #128]	; (8004130 <HAL_RCC_ClockConfig+0x1c0>)
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	f003 0307 	and.w	r3, r3, #7
 80040b6:	683a      	ldr	r2, [r7, #0]
 80040b8:	429a      	cmp	r2, r3
 80040ba:	d001      	beq.n	80040c0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80040bc:	2301      	movs	r3, #1
 80040be:	e032      	b.n	8004126 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	f003 0304 	and.w	r3, r3, #4
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d008      	beq.n	80040de <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80040cc:	4b19      	ldr	r3, [pc, #100]	; (8004134 <HAL_RCC_ClockConfig+0x1c4>)
 80040ce:	685b      	ldr	r3, [r3, #4]
 80040d0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	68db      	ldr	r3, [r3, #12]
 80040d8:	4916      	ldr	r1, [pc, #88]	; (8004134 <HAL_RCC_ClockConfig+0x1c4>)
 80040da:	4313      	orrs	r3, r2
 80040dc:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	f003 0308 	and.w	r3, r3, #8
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d009      	beq.n	80040fe <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80040ea:	4b12      	ldr	r3, [pc, #72]	; (8004134 <HAL_RCC_ClockConfig+0x1c4>)
 80040ec:	685b      	ldr	r3, [r3, #4]
 80040ee:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	691b      	ldr	r3, [r3, #16]
 80040f6:	00db      	lsls	r3, r3, #3
 80040f8:	490e      	ldr	r1, [pc, #56]	; (8004134 <HAL_RCC_ClockConfig+0x1c4>)
 80040fa:	4313      	orrs	r3, r2
 80040fc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80040fe:	f000 f859 	bl	80041b4 <HAL_RCC_GetSysClockFreq>
 8004102:	4602      	mov	r2, r0
 8004104:	4b0b      	ldr	r3, [pc, #44]	; (8004134 <HAL_RCC_ClockConfig+0x1c4>)
 8004106:	685b      	ldr	r3, [r3, #4]
 8004108:	091b      	lsrs	r3, r3, #4
 800410a:	f003 030f 	and.w	r3, r3, #15
 800410e:	490a      	ldr	r1, [pc, #40]	; (8004138 <HAL_RCC_ClockConfig+0x1c8>)
 8004110:	5ccb      	ldrb	r3, [r1, r3]
 8004112:	fa22 f303 	lsr.w	r3, r2, r3
 8004116:	4a09      	ldr	r2, [pc, #36]	; (800413c <HAL_RCC_ClockConfig+0x1cc>)
 8004118:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800411a:	4b09      	ldr	r3, [pc, #36]	; (8004140 <HAL_RCC_ClockConfig+0x1d0>)
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	4618      	mov	r0, r3
 8004120:	f7fd fce4 	bl	8001aec <HAL_InitTick>

  return HAL_OK;
 8004124:	2300      	movs	r3, #0
}
 8004126:	4618      	mov	r0, r3
 8004128:	3710      	adds	r7, #16
 800412a:	46bd      	mov	sp, r7
 800412c:	bd80      	pop	{r7, pc}
 800412e:	bf00      	nop
 8004130:	40022000 	.word	0x40022000
 8004134:	40021000 	.word	0x40021000
 8004138:	080069d8 	.word	0x080069d8
 800413c:	20000000 	.word	0x20000000
 8004140:	20000004 	.word	0x20000004

08004144 <HAL_RCC_MCOConfig>:
  *          This parameter can be one of the following values:
  *            @arg @ref RCC_MCODIV_1 no division applied to MCO clock
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 8004144:	b580      	push	{r7, lr}
 8004146:	b08a      	sub	sp, #40	; 0x28
 8004148:	af00      	add	r7, sp, #0
 800414a:	60f8      	str	r0, [r7, #12]
 800414c:	60b9      	str	r1, [r7, #8]
 800414e:	607a      	str	r2, [r7, #4]
  GPIO_InitTypeDef gpio = {0U};
 8004150:	f107 0318 	add.w	r3, r7, #24
 8004154:	2200      	movs	r2, #0
 8004156:	601a      	str	r2, [r3, #0]
 8004158:	605a      	str	r2, [r3, #4]
 800415a:	609a      	str	r2, [r3, #8]
 800415c:	60da      	str	r2, [r3, #12]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(RCC_MCOx);
  UNUSED(RCC_MCODiv);

  /* Configure the MCO1 pin in alternate function mode */
  gpio.Mode      = GPIO_MODE_AF_PP;
 800415e:	2302      	movs	r3, #2
 8004160:	61fb      	str	r3, [r7, #28]
  gpio.Speed     = GPIO_SPEED_FREQ_HIGH;
 8004162:	2303      	movs	r3, #3
 8004164:	627b      	str	r3, [r7, #36]	; 0x24
  gpio.Pull      = GPIO_NOPULL;
 8004166:	2300      	movs	r3, #0
 8004168:	623b      	str	r3, [r7, #32]
  gpio.Pin       = MCO1_PIN;
 800416a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800416e:	61bb      	str	r3, [r7, #24]

  /* MCO1 Clock Enable */
  MCO1_CLK_ENABLE();
 8004170:	4b0e      	ldr	r3, [pc, #56]	; (80041ac <HAL_RCC_MCOConfig+0x68>)
 8004172:	699b      	ldr	r3, [r3, #24]
 8004174:	4a0d      	ldr	r2, [pc, #52]	; (80041ac <HAL_RCC_MCOConfig+0x68>)
 8004176:	f043 0304 	orr.w	r3, r3, #4
 800417a:	6193      	str	r3, [r2, #24]
 800417c:	4b0b      	ldr	r3, [pc, #44]	; (80041ac <HAL_RCC_MCOConfig+0x68>)
 800417e:	699b      	ldr	r3, [r3, #24]
 8004180:	f003 0304 	and.w	r3, r3, #4
 8004184:	617b      	str	r3, [r7, #20]
 8004186:	697b      	ldr	r3, [r7, #20]

  HAL_GPIO_Init(MCO1_GPIO_PORT, &gpio);
 8004188:	f107 0318 	add.w	r3, r7, #24
 800418c:	4619      	mov	r1, r3
 800418e:	4808      	ldr	r0, [pc, #32]	; (80041b0 <HAL_RCC_MCOConfig+0x6c>)
 8004190:	f7fe f928 	bl	80023e4 <HAL_GPIO_Init>

  /* Configure the MCO clock source */
  __HAL_RCC_MCO1_CONFIG(RCC_MCOSource, RCC_MCODiv);
 8004194:	4b05      	ldr	r3, [pc, #20]	; (80041ac <HAL_RCC_MCOConfig+0x68>)
 8004196:	685b      	ldr	r3, [r3, #4]
 8004198:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 800419c:	4903      	ldr	r1, [pc, #12]	; (80041ac <HAL_RCC_MCOConfig+0x68>)
 800419e:	68bb      	ldr	r3, [r7, #8]
 80041a0:	4313      	orrs	r3, r2
 80041a2:	604b      	str	r3, [r1, #4]
}
 80041a4:	bf00      	nop
 80041a6:	3728      	adds	r7, #40	; 0x28
 80041a8:	46bd      	mov	sp, r7
 80041aa:	bd80      	pop	{r7, pc}
 80041ac:	40021000 	.word	0x40021000
 80041b0:	40010800 	.word	0x40010800

080041b4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80041b4:	b480      	push	{r7}
 80041b6:	b087      	sub	sp, #28
 80041b8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80041ba:	2300      	movs	r3, #0
 80041bc:	60fb      	str	r3, [r7, #12]
 80041be:	2300      	movs	r3, #0
 80041c0:	60bb      	str	r3, [r7, #8]
 80041c2:	2300      	movs	r3, #0
 80041c4:	617b      	str	r3, [r7, #20]
 80041c6:	2300      	movs	r3, #0
 80041c8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80041ca:	2300      	movs	r3, #0
 80041cc:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80041ce:	4b1e      	ldr	r3, [pc, #120]	; (8004248 <HAL_RCC_GetSysClockFreq+0x94>)
 80041d0:	685b      	ldr	r3, [r3, #4]
 80041d2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	f003 030c 	and.w	r3, r3, #12
 80041da:	2b04      	cmp	r3, #4
 80041dc:	d002      	beq.n	80041e4 <HAL_RCC_GetSysClockFreq+0x30>
 80041de:	2b08      	cmp	r3, #8
 80041e0:	d003      	beq.n	80041ea <HAL_RCC_GetSysClockFreq+0x36>
 80041e2:	e027      	b.n	8004234 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80041e4:	4b19      	ldr	r3, [pc, #100]	; (800424c <HAL_RCC_GetSysClockFreq+0x98>)
 80041e6:	613b      	str	r3, [r7, #16]
      break;
 80041e8:	e027      	b.n	800423a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	0c9b      	lsrs	r3, r3, #18
 80041ee:	f003 030f 	and.w	r3, r3, #15
 80041f2:	4a17      	ldr	r2, [pc, #92]	; (8004250 <HAL_RCC_GetSysClockFreq+0x9c>)
 80041f4:	5cd3      	ldrb	r3, [r2, r3]
 80041f6:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d010      	beq.n	8004224 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004202:	4b11      	ldr	r3, [pc, #68]	; (8004248 <HAL_RCC_GetSysClockFreq+0x94>)
 8004204:	685b      	ldr	r3, [r3, #4]
 8004206:	0c5b      	lsrs	r3, r3, #17
 8004208:	f003 0301 	and.w	r3, r3, #1
 800420c:	4a11      	ldr	r2, [pc, #68]	; (8004254 <HAL_RCC_GetSysClockFreq+0xa0>)
 800420e:	5cd3      	ldrb	r3, [r2, r3]
 8004210:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	4a0d      	ldr	r2, [pc, #52]	; (800424c <HAL_RCC_GetSysClockFreq+0x98>)
 8004216:	fb03 f202 	mul.w	r2, r3, r2
 800421a:	68bb      	ldr	r3, [r7, #8]
 800421c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004220:	617b      	str	r3, [r7, #20]
 8004222:	e004      	b.n	800422e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	4a0c      	ldr	r2, [pc, #48]	; (8004258 <HAL_RCC_GetSysClockFreq+0xa4>)
 8004228:	fb02 f303 	mul.w	r3, r2, r3
 800422c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800422e:	697b      	ldr	r3, [r7, #20]
 8004230:	613b      	str	r3, [r7, #16]
      break;
 8004232:	e002      	b.n	800423a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004234:	4b05      	ldr	r3, [pc, #20]	; (800424c <HAL_RCC_GetSysClockFreq+0x98>)
 8004236:	613b      	str	r3, [r7, #16]
      break;
 8004238:	bf00      	nop
    }
  }
  return sysclockfreq;
 800423a:	693b      	ldr	r3, [r7, #16]
}
 800423c:	4618      	mov	r0, r3
 800423e:	371c      	adds	r7, #28
 8004240:	46bd      	mov	sp, r7
 8004242:	bc80      	pop	{r7}
 8004244:	4770      	bx	lr
 8004246:	bf00      	nop
 8004248:	40021000 	.word	0x40021000
 800424c:	007a1200 	.word	0x007a1200
 8004250:	080069f0 	.word	0x080069f0
 8004254:	08006a00 	.word	0x08006a00
 8004258:	003d0900 	.word	0x003d0900

0800425c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800425c:	b480      	push	{r7}
 800425e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004260:	4b02      	ldr	r3, [pc, #8]	; (800426c <HAL_RCC_GetHCLKFreq+0x10>)
 8004262:	681b      	ldr	r3, [r3, #0]
}
 8004264:	4618      	mov	r0, r3
 8004266:	46bd      	mov	sp, r7
 8004268:	bc80      	pop	{r7}
 800426a:	4770      	bx	lr
 800426c:	20000000 	.word	0x20000000

08004270 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004270:	b580      	push	{r7, lr}
 8004272:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004274:	f7ff fff2 	bl	800425c <HAL_RCC_GetHCLKFreq>
 8004278:	4602      	mov	r2, r0
 800427a:	4b05      	ldr	r3, [pc, #20]	; (8004290 <HAL_RCC_GetPCLK1Freq+0x20>)
 800427c:	685b      	ldr	r3, [r3, #4]
 800427e:	0a1b      	lsrs	r3, r3, #8
 8004280:	f003 0307 	and.w	r3, r3, #7
 8004284:	4903      	ldr	r1, [pc, #12]	; (8004294 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004286:	5ccb      	ldrb	r3, [r1, r3]
 8004288:	fa22 f303 	lsr.w	r3, r2, r3
}
 800428c:	4618      	mov	r0, r3
 800428e:	bd80      	pop	{r7, pc}
 8004290:	40021000 	.word	0x40021000
 8004294:	080069e8 	.word	0x080069e8

08004298 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004298:	b580      	push	{r7, lr}
 800429a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800429c:	f7ff ffde 	bl	800425c <HAL_RCC_GetHCLKFreq>
 80042a0:	4602      	mov	r2, r0
 80042a2:	4b05      	ldr	r3, [pc, #20]	; (80042b8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80042a4:	685b      	ldr	r3, [r3, #4]
 80042a6:	0adb      	lsrs	r3, r3, #11
 80042a8:	f003 0307 	and.w	r3, r3, #7
 80042ac:	4903      	ldr	r1, [pc, #12]	; (80042bc <HAL_RCC_GetPCLK2Freq+0x24>)
 80042ae:	5ccb      	ldrb	r3, [r1, r3]
 80042b0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80042b4:	4618      	mov	r0, r3
 80042b6:	bd80      	pop	{r7, pc}
 80042b8:	40021000 	.word	0x40021000
 80042bc:	080069e8 	.word	0x080069e8

080042c0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80042c0:	b480      	push	{r7}
 80042c2:	b085      	sub	sp, #20
 80042c4:	af00      	add	r7, sp, #0
 80042c6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80042c8:	4b0a      	ldr	r3, [pc, #40]	; (80042f4 <RCC_Delay+0x34>)
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	4a0a      	ldr	r2, [pc, #40]	; (80042f8 <RCC_Delay+0x38>)
 80042ce:	fba2 2303 	umull	r2, r3, r2, r3
 80042d2:	0a5b      	lsrs	r3, r3, #9
 80042d4:	687a      	ldr	r2, [r7, #4]
 80042d6:	fb02 f303 	mul.w	r3, r2, r3
 80042da:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80042dc:	bf00      	nop
  }
  while (Delay --);
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	1e5a      	subs	r2, r3, #1
 80042e2:	60fa      	str	r2, [r7, #12]
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d1f9      	bne.n	80042dc <RCC_Delay+0x1c>
}
 80042e8:	bf00      	nop
 80042ea:	bf00      	nop
 80042ec:	3714      	adds	r7, #20
 80042ee:	46bd      	mov	sp, r7
 80042f0:	bc80      	pop	{r7}
 80042f2:	4770      	bx	lr
 80042f4:	20000000 	.word	0x20000000
 80042f8:	10624dd3 	.word	0x10624dd3

080042fc <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80042fc:	b580      	push	{r7, lr}
 80042fe:	b086      	sub	sp, #24
 8004300:	af00      	add	r7, sp, #0
 8004302:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8004304:	2300      	movs	r3, #0
 8004306:	613b      	str	r3, [r7, #16]
 8004308:	2300      	movs	r3, #0
 800430a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	f003 0301 	and.w	r3, r3, #1
 8004314:	2b00      	cmp	r3, #0
 8004316:	d07d      	beq.n	8004414 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8004318:	2300      	movs	r3, #0
 800431a:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800431c:	4b4f      	ldr	r3, [pc, #316]	; (800445c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800431e:	69db      	ldr	r3, [r3, #28]
 8004320:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004324:	2b00      	cmp	r3, #0
 8004326:	d10d      	bne.n	8004344 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004328:	4b4c      	ldr	r3, [pc, #304]	; (800445c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800432a:	69db      	ldr	r3, [r3, #28]
 800432c:	4a4b      	ldr	r2, [pc, #300]	; (800445c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800432e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004332:	61d3      	str	r3, [r2, #28]
 8004334:	4b49      	ldr	r3, [pc, #292]	; (800445c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004336:	69db      	ldr	r3, [r3, #28]
 8004338:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800433c:	60bb      	str	r3, [r7, #8]
 800433e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004340:	2301      	movs	r3, #1
 8004342:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004344:	4b46      	ldr	r3, [pc, #280]	; (8004460 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800434c:	2b00      	cmp	r3, #0
 800434e:	d118      	bne.n	8004382 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004350:	4b43      	ldr	r3, [pc, #268]	; (8004460 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	4a42      	ldr	r2, [pc, #264]	; (8004460 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004356:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800435a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800435c:	f7fd fc08 	bl	8001b70 <HAL_GetTick>
 8004360:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004362:	e008      	b.n	8004376 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004364:	f7fd fc04 	bl	8001b70 <HAL_GetTick>
 8004368:	4602      	mov	r2, r0
 800436a:	693b      	ldr	r3, [r7, #16]
 800436c:	1ad3      	subs	r3, r2, r3
 800436e:	2b64      	cmp	r3, #100	; 0x64
 8004370:	d901      	bls.n	8004376 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8004372:	2303      	movs	r3, #3
 8004374:	e06d      	b.n	8004452 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004376:	4b3a      	ldr	r3, [pc, #232]	; (8004460 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800437e:	2b00      	cmp	r3, #0
 8004380:	d0f0      	beq.n	8004364 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004382:	4b36      	ldr	r3, [pc, #216]	; (800445c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004384:	6a1b      	ldr	r3, [r3, #32]
 8004386:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800438a:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	2b00      	cmp	r3, #0
 8004390:	d02e      	beq.n	80043f0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	685b      	ldr	r3, [r3, #4]
 8004396:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800439a:	68fa      	ldr	r2, [r7, #12]
 800439c:	429a      	cmp	r2, r3
 800439e:	d027      	beq.n	80043f0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80043a0:	4b2e      	ldr	r3, [pc, #184]	; (800445c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80043a2:	6a1b      	ldr	r3, [r3, #32]
 80043a4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80043a8:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80043aa:	4b2e      	ldr	r3, [pc, #184]	; (8004464 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80043ac:	2201      	movs	r2, #1
 80043ae:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80043b0:	4b2c      	ldr	r3, [pc, #176]	; (8004464 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80043b2:	2200      	movs	r2, #0
 80043b4:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80043b6:	4a29      	ldr	r2, [pc, #164]	; (800445c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	f003 0301 	and.w	r3, r3, #1
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d014      	beq.n	80043f0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043c6:	f7fd fbd3 	bl	8001b70 <HAL_GetTick>
 80043ca:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80043cc:	e00a      	b.n	80043e4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80043ce:	f7fd fbcf 	bl	8001b70 <HAL_GetTick>
 80043d2:	4602      	mov	r2, r0
 80043d4:	693b      	ldr	r3, [r7, #16]
 80043d6:	1ad3      	subs	r3, r2, r3
 80043d8:	f241 3288 	movw	r2, #5000	; 0x1388
 80043dc:	4293      	cmp	r3, r2
 80043de:	d901      	bls.n	80043e4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80043e0:	2303      	movs	r3, #3
 80043e2:	e036      	b.n	8004452 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80043e4:	4b1d      	ldr	r3, [pc, #116]	; (800445c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80043e6:	6a1b      	ldr	r3, [r3, #32]
 80043e8:	f003 0302 	and.w	r3, r3, #2
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d0ee      	beq.n	80043ce <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80043f0:	4b1a      	ldr	r3, [pc, #104]	; (800445c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80043f2:	6a1b      	ldr	r3, [r3, #32]
 80043f4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	685b      	ldr	r3, [r3, #4]
 80043fc:	4917      	ldr	r1, [pc, #92]	; (800445c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80043fe:	4313      	orrs	r3, r2
 8004400:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004402:	7dfb      	ldrb	r3, [r7, #23]
 8004404:	2b01      	cmp	r3, #1
 8004406:	d105      	bne.n	8004414 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004408:	4b14      	ldr	r3, [pc, #80]	; (800445c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800440a:	69db      	ldr	r3, [r3, #28]
 800440c:	4a13      	ldr	r2, [pc, #76]	; (800445c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800440e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004412:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	f003 0302 	and.w	r3, r3, #2
 800441c:	2b00      	cmp	r3, #0
 800441e:	d008      	beq.n	8004432 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004420:	4b0e      	ldr	r3, [pc, #56]	; (800445c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004422:	685b      	ldr	r3, [r3, #4]
 8004424:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	689b      	ldr	r3, [r3, #8]
 800442c:	490b      	ldr	r1, [pc, #44]	; (800445c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800442e:	4313      	orrs	r3, r2
 8004430:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	f003 0310 	and.w	r3, r3, #16
 800443a:	2b00      	cmp	r3, #0
 800443c:	d008      	beq.n	8004450 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800443e:	4b07      	ldr	r3, [pc, #28]	; (800445c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004440:	685b      	ldr	r3, [r3, #4]
 8004442:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	695b      	ldr	r3, [r3, #20]
 800444a:	4904      	ldr	r1, [pc, #16]	; (800445c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800444c:	4313      	orrs	r3, r2
 800444e:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8004450:	2300      	movs	r3, #0
}
 8004452:	4618      	mov	r0, r3
 8004454:	3718      	adds	r7, #24
 8004456:	46bd      	mov	sp, r7
 8004458:	bd80      	pop	{r7, pc}
 800445a:	bf00      	nop
 800445c:	40021000 	.word	0x40021000
 8004460:	40007000 	.word	0x40007000
 8004464:	42420440 	.word	0x42420440

08004468 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004468:	b580      	push	{r7, lr}
 800446a:	b088      	sub	sp, #32
 800446c:	af00      	add	r7, sp, #0
 800446e:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8004470:	2300      	movs	r3, #0
 8004472:	617b      	str	r3, [r7, #20]
 8004474:	2300      	movs	r3, #0
 8004476:	61fb      	str	r3, [r7, #28]
 8004478:	2300      	movs	r3, #0
 800447a:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 800447c:	2300      	movs	r3, #0
 800447e:	60fb      	str	r3, [r7, #12]
 8004480:	2300      	movs	r3, #0
 8004482:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	3b01      	subs	r3, #1
 8004488:	2b0f      	cmp	r3, #15
 800448a:	f200 80af 	bhi.w	80045ec <HAL_RCCEx_GetPeriphCLKFreq+0x184>
 800448e:	a201      	add	r2, pc, #4	; (adr r2, 8004494 <HAL_RCCEx_GetPeriphCLKFreq+0x2c>)
 8004490:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004494:	0800456b 	.word	0x0800456b
 8004498:	080045d1 	.word	0x080045d1
 800449c:	080045ed 	.word	0x080045ed
 80044a0:	0800455b 	.word	0x0800455b
 80044a4:	080045ed 	.word	0x080045ed
 80044a8:	080045ed 	.word	0x080045ed
 80044ac:	080045ed 	.word	0x080045ed
 80044b0:	08004563 	.word	0x08004563
 80044b4:	080045ed 	.word	0x080045ed
 80044b8:	080045ed 	.word	0x080045ed
 80044bc:	080045ed 	.word	0x080045ed
 80044c0:	080045ed 	.word	0x080045ed
 80044c4:	080045ed 	.word	0x080045ed
 80044c8:	080045ed 	.word	0x080045ed
 80044cc:	080045ed 	.word	0x080045ed
 80044d0:	080044d5 	.word	0x080044d5
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
    case RCC_PERIPHCLK_USB:
    {
      /* Get RCC configuration ------------------------------------------------------*/
      temp_reg = RCC->CFGR;
 80044d4:	4b4a      	ldr	r3, [pc, #296]	; (8004600 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 80044d6:	685b      	ldr	r3, [r3, #4]
 80044d8:	60fb      	str	r3, [r7, #12]

      /* Check if PLL is enabled */
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 80044da:	4b49      	ldr	r3, [pc, #292]	; (8004600 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	f000 8084 	beq.w	80045f0 <HAL_RCCEx_GetPeriphCLKFreq+0x188>
      {
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	0c9b      	lsrs	r3, r3, #18
 80044ec:	f003 030f 	and.w	r3, r3, #15
 80044f0:	4a44      	ldr	r2, [pc, #272]	; (8004604 <HAL_RCCEx_GetPeriphCLKFreq+0x19c>)
 80044f2:	5cd3      	ldrb	r3, [r2, r3]
 80044f4:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d015      	beq.n	800452c <HAL_RCCEx_GetPeriphCLKFreq+0xc4>
        {
#if defined(STM32F105xC) || defined(STM32F107xC) || defined(STM32F100xB)\
 || defined(STM32F100xE)
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004500:	4b3f      	ldr	r3, [pc, #252]	; (8004600 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8004502:	685b      	ldr	r3, [r3, #4]
 8004504:	0c5b      	lsrs	r3, r3, #17
 8004506:	f003 0301 	and.w	r3, r3, #1
 800450a:	4a3f      	ldr	r2, [pc, #252]	; (8004608 <HAL_RCCEx_GetPeriphCLKFreq+0x1a0>)
 800450c:	5cd3      	ldrb	r3, [r2, r3]
 800450e:	617b      	str	r3, [r7, #20]
          if (pllmul == aPLLMULFactorTable[(uint32_t)(RCC_CFGR_PLLMULL6_5) >> RCC_CFGR_PLLMULL_Pos])
          {
            pllclk = pllclk / 2;
          }
#else
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004516:	2b00      	cmp	r3, #0
 8004518:	d00d      	beq.n	8004536 <HAL_RCCEx_GetPeriphCLKFreq+0xce>
          {
            /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 800451a:	4a3c      	ldr	r2, [pc, #240]	; (800460c <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>)
 800451c:	697b      	ldr	r3, [r7, #20]
 800451e:	fbb2 f2f3 	udiv	r2, r2, r3
 8004522:	693b      	ldr	r3, [r7, #16]
 8004524:	fb02 f303 	mul.w	r3, r2, r3
 8004528:	61fb      	str	r3, [r7, #28]
 800452a:	e004      	b.n	8004536 <HAL_RCCEx_GetPeriphCLKFreq+0xce>
#endif /* STM32F105xC || STM32F107xC */
        }
        else
        {
          /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800452c:	693b      	ldr	r3, [r7, #16]
 800452e:	4a38      	ldr	r2, [pc, #224]	; (8004610 <HAL_RCCEx_GetPeriphCLKFreq+0x1a8>)
 8004530:	fb02 f303 	mul.w	r3, r2, r3
 8004534:	61fb      	str	r3, [r7, #28]
          /* Prescaler of 3 selected for USB */
          frequency = (2 * pllclk) / 3;
        }
#else
        /* USBCLK = PLLCLK / USB prescaler */
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8004536:	4b32      	ldr	r3, [pc, #200]	; (8004600 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8004538:	685b      	ldr	r3, [r3, #4]
 800453a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800453e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004542:	d102      	bne.n	800454a <HAL_RCCEx_GetPeriphCLKFreq+0xe2>
        {
          /* No prescaler selected for USB */
          frequency = pllclk;
 8004544:	69fb      	ldr	r3, [r7, #28]
 8004546:	61bb      	str	r3, [r7, #24]
          /* Prescaler of 1.5 selected for USB */
          frequency = (pllclk * 2) / 3;
        }
#endif
      }
      break;
 8004548:	e052      	b.n	80045f0 <HAL_RCCEx_GetPeriphCLKFreq+0x188>
          frequency = (pllclk * 2) / 3;
 800454a:	69fb      	ldr	r3, [r7, #28]
 800454c:	005b      	lsls	r3, r3, #1
 800454e:	4a31      	ldr	r2, [pc, #196]	; (8004614 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>)
 8004550:	fba2 2303 	umull	r2, r3, r2, r3
 8004554:	085b      	lsrs	r3, r3, #1
 8004556:	61bb      	str	r3, [r7, #24]
      break;
 8004558:	e04a      	b.n	80045f0 <HAL_RCCEx_GetPeriphCLKFreq+0x188>
#if defined(STM32F103xE) || defined(STM32F103xG) || defined(STM32F105xC) || defined(STM32F107xC)
    case RCC_PERIPHCLK_I2S2:
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S2 */
      frequency = HAL_RCC_GetSysClockFreq();
 800455a:	f7ff fe2b 	bl	80041b4 <HAL_RCC_GetSysClockFreq>
 800455e:	61b8      	str	r0, [r7, #24]
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 8004560:	e049      	b.n	80045f6 <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
    }
    case RCC_PERIPHCLK_I2S3:
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S3 */
      frequency = HAL_RCC_GetSysClockFreq();
 8004562:	f7ff fe27 	bl	80041b4 <HAL_RCC_GetSysClockFreq>
 8004566:	61b8      	str	r0, [r7, #24]
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 8004568:	e045      	b.n	80045f6 <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
    }
#endif /* STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */
    case RCC_PERIPHCLK_RTC:
    {
      /* Get RCC BDCR configuration ------------------------------------------------------*/
      temp_reg = RCC->BDCR;
 800456a:	4b25      	ldr	r3, [pc, #148]	; (8004600 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 800456c:	6a1b      	ldr	r3, [r3, #32]
 800456e:	60fb      	str	r3, [r7, #12]

      /* Check if LSE is ready if RTC clock selection is LSE */
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004576:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800457a:	d108      	bne.n	800458e <HAL_RCCEx_GetPeriphCLKFreq+0x126>
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	f003 0302 	and.w	r3, r3, #2
 8004582:	2b00      	cmp	r3, #0
 8004584:	d003      	beq.n	800458e <HAL_RCCEx_GetPeriphCLKFreq+0x126>
      {
        frequency = LSE_VALUE;
 8004586:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800458a:	61bb      	str	r3, [r7, #24]
 800458c:	e01f      	b.n	80045ce <HAL_RCCEx_GetPeriphCLKFreq+0x166>
      }
      /* Check if LSI is ready if RTC clock selection is LSI */
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004594:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004598:	d109      	bne.n	80045ae <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 800459a:	4b19      	ldr	r3, [pc, #100]	; (8004600 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 800459c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800459e:	f003 0302 	and.w	r3, r3, #2
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d003      	beq.n	80045ae <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      {
        frequency = LSI_VALUE;
 80045a6:	f649 4340 	movw	r3, #40000	; 0x9c40
 80045aa:	61bb      	str	r3, [r7, #24]
 80045ac:	e00f      	b.n	80045ce <HAL_RCCEx_GetPeriphCLKFreq+0x166>
      }
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80045b4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80045b8:	d11c      	bne.n	80045f4 <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
 80045ba:	4b11      	ldr	r3, [pc, #68]	; (8004600 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d016      	beq.n	80045f4 <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
      {
        frequency = HSE_VALUE / 128U;
 80045c6:	f24f 4324 	movw	r3, #62500	; 0xf424
 80045ca:	61bb      	str	r3, [r7, #24]
      /* Clock not enabled for RTC*/
      else
      {
        /* nothing to do: frequency already initialized to 0U */
      }
      break;
 80045cc:	e012      	b.n	80045f4 <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
 80045ce:	e011      	b.n	80045f4 <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
    }
    case RCC_PERIPHCLK_ADC:
    {
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 80045d0:	f7ff fe62 	bl	8004298 <HAL_RCC_GetPCLK2Freq>
 80045d4:	4602      	mov	r2, r0
 80045d6:	4b0a      	ldr	r3, [pc, #40]	; (8004600 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 80045d8:	685b      	ldr	r3, [r3, #4]
 80045da:	0b9b      	lsrs	r3, r3, #14
 80045dc:	f003 0303 	and.w	r3, r3, #3
 80045e0:	3301      	adds	r3, #1
 80045e2:	005b      	lsls	r3, r3, #1
 80045e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80045e8:	61bb      	str	r3, [r7, #24]
      break;
 80045ea:	e004      	b.n	80045f6 <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
    }
    default:
    {
      break;
 80045ec:	bf00      	nop
 80045ee:	e002      	b.n	80045f6 <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
      break;
 80045f0:	bf00      	nop
 80045f2:	e000      	b.n	80045f6 <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
      break;
 80045f4:	bf00      	nop
    }
  }
  return (frequency);
 80045f6:	69bb      	ldr	r3, [r7, #24]
}
 80045f8:	4618      	mov	r0, r3
 80045fa:	3720      	adds	r7, #32
 80045fc:	46bd      	mov	sp, r7
 80045fe:	bd80      	pop	{r7, pc}
 8004600:	40021000 	.word	0x40021000
 8004604:	08006a04 	.word	0x08006a04
 8004608:	08006a14 	.word	0x08006a14
 800460c:	007a1200 	.word	0x007a1200
 8004610:	003d0900 	.word	0x003d0900
 8004614:	aaaaaaab 	.word	0xaaaaaaab

08004618 <HAL_RTC_Init>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8004618:	b580      	push	{r7, lr}
 800461a:	b084      	sub	sp, #16
 800461c:	af00      	add	r7, sp, #0
 800461e:	6078      	str	r0, [r7, #4]
  uint32_t prescaler = 0U;
 8004620:	2300      	movs	r3, #0
 8004622:	60fb      	str	r3, [r7, #12]
  /* Check input parameters */
  if (hrtc == NULL)
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	2b00      	cmp	r3, #0
 8004628:	d101      	bne.n	800462e <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 800462a:	2301      	movs	r3, #1
 800462c:	e07a      	b.n	8004724 <HAL_RTC_Init+0x10c>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	7c5b      	ldrb	r3, [r3, #17]
 8004632:	b2db      	uxtb	r3, r3
 8004634:	2b00      	cmp	r3, #0
 8004636:	d105      	bne.n	8004644 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	2200      	movs	r2, #0
 800463c:	741a      	strb	r2, [r3, #16]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800463e:	6878      	ldr	r0, [r7, #4]
 8004640:	f7fc fedc 	bl	80013fc <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	2202      	movs	r2, #2
 8004648:	745a      	strb	r2, [r3, #17]

  /* Waiting for synchro */
  if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800464a:	6878      	ldr	r0, [r7, #4]
 800464c:	f000 f870 	bl	8004730 <HAL_RTC_WaitForSynchro>
 8004650:	4603      	mov	r3, r0
 8004652:	2b00      	cmp	r3, #0
 8004654:	d004      	beq.n	8004660 <HAL_RTC_Init+0x48>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	2204      	movs	r2, #4
 800465a:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 800465c:	2301      	movs	r3, #1
 800465e:	e061      	b.n	8004724 <HAL_RTC_Init+0x10c>
  }

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8004660:	6878      	ldr	r0, [r7, #4]
 8004662:	f000 f892 	bl	800478a <RTC_EnterInitMode>
 8004666:	4603      	mov	r3, r0
 8004668:	2b00      	cmp	r3, #0
 800466a:	d004      	beq.n	8004676 <HAL_RTC_Init+0x5e>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	2204      	movs	r2, #4
 8004670:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 8004672:	2301      	movs	r3, #1
 8004674:	e056      	b.n	8004724 <HAL_RTC_Init+0x10c>
  }
  else
  {
    /* Clear Flags Bits */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_OW | RTC_FLAG_ALRAF | RTC_FLAG_SEC));
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	685a      	ldr	r2, [r3, #4]
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	f022 0207 	bic.w	r2, r2, #7
 8004684:	605a      	str	r2, [r3, #4]

    if (hrtc->Init.OutPut != RTC_OUTPUTSOURCE_NONE)
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	689b      	ldr	r3, [r3, #8]
 800468a:	2b00      	cmp	r3, #0
 800468c:	d005      	beq.n	800469a <HAL_RTC_Init+0x82>
    {
      /* Disable the selected Tamper pin */
      CLEAR_BIT(BKP->CR, BKP_CR_TPE);
 800468e:	4b27      	ldr	r3, [pc, #156]	; (800472c <HAL_RTC_Init+0x114>)
 8004690:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004692:	4a26      	ldr	r2, [pc, #152]	; (800472c <HAL_RTC_Init+0x114>)
 8004694:	f023 0301 	bic.w	r3, r3, #1
 8004698:	6313      	str	r3, [r2, #48]	; 0x30
    }

    /* Set the signal which will be routed to RTC Tamper pin*/
    MODIFY_REG(BKP->RTCCR, (BKP_RTCCR_CCO | BKP_RTCCR_ASOE | BKP_RTCCR_ASOS), hrtc->Init.OutPut);
 800469a:	4b24      	ldr	r3, [pc, #144]	; (800472c <HAL_RTC_Init+0x114>)
 800469c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800469e:	f423 7260 	bic.w	r2, r3, #896	; 0x380
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	689b      	ldr	r3, [r3, #8]
 80046a6:	4921      	ldr	r1, [pc, #132]	; (800472c <HAL_RTC_Init+0x114>)
 80046a8:	4313      	orrs	r3, r2
 80046aa:	62cb      	str	r3, [r1, #44]	; 0x2c

    if (hrtc->Init.AsynchPrediv != RTC_AUTO_1_SECOND)
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	685b      	ldr	r3, [r3, #4]
 80046b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046b4:	d003      	beq.n	80046be <HAL_RTC_Init+0xa6>
    {
      /* RTC Prescaler provided directly by end-user*/
      prescaler = hrtc->Init.AsynchPrediv;
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	685b      	ldr	r3, [r3, #4]
 80046ba:	60fb      	str	r3, [r7, #12]
 80046bc:	e00e      	b.n	80046dc <HAL_RTC_Init+0xc4>
    }
    else
    {
      /* RTC Prescaler will be automatically calculated to get 1 second timebase */
      /* Get the RTCCLK frequency */
      prescaler = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_RTC);
 80046be:	2001      	movs	r0, #1
 80046c0:	f7ff fed2 	bl	8004468 <HAL_RCCEx_GetPeriphCLKFreq>
 80046c4:	60f8      	str	r0, [r7, #12]

      /* Check that RTC clock is enabled*/
      if (prescaler == 0U)
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d104      	bne.n	80046d6 <HAL_RTC_Init+0xbe>
      {
        /* Should not happen. Frequency is not available*/
        hrtc->State = HAL_RTC_STATE_ERROR;
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	2204      	movs	r2, #4
 80046d0:	745a      	strb	r2, [r3, #17]
        return HAL_ERROR;
 80046d2:	2301      	movs	r3, #1
 80046d4:	e026      	b.n	8004724 <HAL_RTC_Init+0x10c>
      }
      else
      {
        /* RTC period = RTCCLK/(RTC_PR + 1) */
        prescaler = prescaler - 1U;
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	3b01      	subs	r3, #1
 80046da:	60fb      	str	r3, [r7, #12]
      }
    }

    /* Configure the RTC_PRLH / RTC_PRLL */
    WRITE_REG(hrtc->Instance->PRLH, ((prescaler >> 16U) & RTC_PRLH_PRL));
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	0c1a      	lsrs	r2, r3, #16
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	f002 020f 	and.w	r2, r2, #15
 80046e8:	609a      	str	r2, [r3, #8]
    WRITE_REG(hrtc->Instance->PRLL, (prescaler & RTC_PRLL_PRL));
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	68fa      	ldr	r2, [r7, #12]
 80046f0:	b292      	uxth	r2, r2
 80046f2:	60da      	str	r2, [r3, #12]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 80046f4:	6878      	ldr	r0, [r7, #4]
 80046f6:	f000 f870 	bl	80047da <RTC_ExitInitMode>
 80046fa:	4603      	mov	r3, r0
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d004      	beq.n	800470a <HAL_RTC_Init+0xf2>
    {
      hrtc->State = HAL_RTC_STATE_ERROR;
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	2204      	movs	r2, #4
 8004704:	745a      	strb	r2, [r3, #17]

      return HAL_ERROR;
 8004706:	2301      	movs	r3, #1
 8004708:	e00c      	b.n	8004724 <HAL_RTC_Init+0x10c>
    }

    /* Initialize date to 1st of January 2000 */
    hrtc->DateToUpdate.Year = 0x00U;
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	2200      	movs	r2, #0
 800470e:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_MONTH_JANUARY;
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	2201      	movs	r2, #1
 8004714:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date = 0x01U;
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	2201      	movs	r2, #1
 800471a:	739a      	strb	r2, [r3, #14]

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	2201      	movs	r2, #1
 8004720:	745a      	strb	r2, [r3, #17]

    return HAL_OK;
 8004722:	2300      	movs	r3, #0
  }
}
 8004724:	4618      	mov	r0, r3
 8004726:	3710      	adds	r7, #16
 8004728:	46bd      	mov	sp, r7
 800472a:	bd80      	pop	{r7, pc}
 800472c:	40006c00 	.word	0x40006c00

08004730 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8004730:	b580      	push	{r7, lr}
 8004732:	b084      	sub	sp, #16
 8004734:	af00      	add	r7, sp, #0
 8004736:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004738:	2300      	movs	r3, #0
 800473a:	60fb      	str	r3, [r7, #12]

  /* Check input parameters */
  if (hrtc == NULL)
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	2b00      	cmp	r3, #0
 8004740:	d101      	bne.n	8004746 <HAL_RTC_WaitForSynchro+0x16>
  {
    return HAL_ERROR;
 8004742:	2301      	movs	r3, #1
 8004744:	e01d      	b.n	8004782 <HAL_RTC_WaitForSynchro+0x52>
  }

  /* Clear RSF flag */
  CLEAR_BIT(hrtc->Instance->CRL, RTC_FLAG_RSF);
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	685a      	ldr	r2, [r3, #4]
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	f022 0208 	bic.w	r2, r2, #8
 8004754:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 8004756:	f7fd fa0b 	bl	8001b70 <HAL_GetTick>
 800475a:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 800475c:	e009      	b.n	8004772 <HAL_RTC_WaitForSynchro+0x42>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 800475e:	f7fd fa07 	bl	8001b70 <HAL_GetTick>
 8004762:	4602      	mov	r2, r0
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	1ad3      	subs	r3, r2, r3
 8004768:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800476c:	d901      	bls.n	8004772 <HAL_RTC_WaitForSynchro+0x42>
    {
      return HAL_TIMEOUT;
 800476e:	2303      	movs	r3, #3
 8004770:	e007      	b.n	8004782 <HAL_RTC_WaitForSynchro+0x52>
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	685b      	ldr	r3, [r3, #4]
 8004778:	f003 0308 	and.w	r3, r3, #8
 800477c:	2b00      	cmp	r3, #0
 800477e:	d0ee      	beq.n	800475e <HAL_RTC_WaitForSynchro+0x2e>
    }
  }

  return HAL_OK;
 8004780:	2300      	movs	r3, #0
}
 8004782:	4618      	mov	r0, r3
 8004784:	3710      	adds	r7, #16
 8004786:	46bd      	mov	sp, r7
 8004788:	bd80      	pop	{r7, pc}

0800478a <RTC_EnterInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800478a:	b580      	push	{r7, lr}
 800478c:	b084      	sub	sp, #16
 800478e:	af00      	add	r7, sp, #0
 8004790:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004792:	2300      	movs	r3, #0
 8004794:	60fb      	str	r3, [r7, #12]

  tickstart = HAL_GetTick();
 8004796:	f7fd f9eb 	bl	8001b70 <HAL_GetTick>
 800479a:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 800479c:	e009      	b.n	80047b2 <RTC_EnterInitMode+0x28>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 800479e:	f7fd f9e7 	bl	8001b70 <HAL_GetTick>
 80047a2:	4602      	mov	r2, r0
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	1ad3      	subs	r3, r2, r3
 80047a8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80047ac:	d901      	bls.n	80047b2 <RTC_EnterInitMode+0x28>
    {
      return HAL_TIMEOUT;
 80047ae:	2303      	movs	r3, #3
 80047b0:	e00f      	b.n	80047d2 <RTC_EnterInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	685b      	ldr	r3, [r3, #4]
 80047b8:	f003 0320 	and.w	r3, r3, #32
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d0ee      	beq.n	800479e <RTC_EnterInitMode+0x14>
    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	685a      	ldr	r2, [r3, #4]
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	f042 0210 	orr.w	r2, r2, #16
 80047ce:	605a      	str	r2, [r3, #4]


  return HAL_OK;
 80047d0:	2300      	movs	r3, #0
}
 80047d2:	4618      	mov	r0, r3
 80047d4:	3710      	adds	r7, #16
 80047d6:	46bd      	mov	sp, r7
 80047d8:	bd80      	pop	{r7, pc}

080047da <RTC_ExitInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80047da:	b580      	push	{r7, lr}
 80047dc:	b084      	sub	sp, #16
 80047de:	af00      	add	r7, sp, #0
 80047e0:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80047e2:	2300      	movs	r3, #0
 80047e4:	60fb      	str	r3, [r7, #12]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	685a      	ldr	r2, [r3, #4]
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	f022 0210 	bic.w	r2, r2, #16
 80047f4:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 80047f6:	f7fd f9bb 	bl	8001b70 <HAL_GetTick>
 80047fa:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 80047fc:	e009      	b.n	8004812 <RTC_ExitInitMode+0x38>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 80047fe:	f7fd f9b7 	bl	8001b70 <HAL_GetTick>
 8004802:	4602      	mov	r2, r0
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	1ad3      	subs	r3, r2, r3
 8004808:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800480c:	d901      	bls.n	8004812 <RTC_ExitInitMode+0x38>
    {
      return HAL_TIMEOUT;
 800480e:	2303      	movs	r3, #3
 8004810:	e007      	b.n	8004822 <RTC_ExitInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	685b      	ldr	r3, [r3, #4]
 8004818:	f003 0320 	and.w	r3, r3, #32
 800481c:	2b00      	cmp	r3, #0
 800481e:	d0ee      	beq.n	80047fe <RTC_ExitInitMode+0x24>
    }
  }

  return HAL_OK;
 8004820:	2300      	movs	r3, #0
}
 8004822:	4618      	mov	r0, r3
 8004824:	3710      	adds	r7, #16
 8004826:	46bd      	mov	sp, r7
 8004828:	bd80      	pop	{r7, pc}

0800482a <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800482a:	b580      	push	{r7, lr}
 800482c:	b082      	sub	sp, #8
 800482e:	af00      	add	r7, sp, #0
 8004830:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	2b00      	cmp	r3, #0
 8004836:	d101      	bne.n	800483c <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004838:	2301      	movs	r3, #1
 800483a:	e076      	b.n	800492a <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004840:	2b00      	cmp	r3, #0
 8004842:	d108      	bne.n	8004856 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	685b      	ldr	r3, [r3, #4]
 8004848:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800484c:	d009      	beq.n	8004862 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	2200      	movs	r2, #0
 8004852:	61da      	str	r2, [r3, #28]
 8004854:	e005      	b.n	8004862 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	2200      	movs	r2, #0
 800485a:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	2200      	movs	r2, #0
 8004860:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	2200      	movs	r2, #0
 8004866:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800486e:	b2db      	uxtb	r3, r3
 8004870:	2b00      	cmp	r3, #0
 8004872:	d106      	bne.n	8004882 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	2200      	movs	r2, #0
 8004878:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800487c:	6878      	ldr	r0, [r7, #4]
 800487e:	f7fc fde1 	bl	8001444 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	2202      	movs	r2, #2
 8004886:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	681a      	ldr	r2, [r3, #0]
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004898:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	685b      	ldr	r3, [r3, #4]
 800489e:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	689b      	ldr	r3, [r3, #8]
 80048a6:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80048aa:	431a      	orrs	r2, r3
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	68db      	ldr	r3, [r3, #12]
 80048b0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80048b4:	431a      	orrs	r2, r3
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	691b      	ldr	r3, [r3, #16]
 80048ba:	f003 0302 	and.w	r3, r3, #2
 80048be:	431a      	orrs	r2, r3
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	695b      	ldr	r3, [r3, #20]
 80048c4:	f003 0301 	and.w	r3, r3, #1
 80048c8:	431a      	orrs	r2, r3
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	699b      	ldr	r3, [r3, #24]
 80048ce:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80048d2:	431a      	orrs	r2, r3
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	69db      	ldr	r3, [r3, #28]
 80048d8:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80048dc:	431a      	orrs	r2, r3
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	6a1b      	ldr	r3, [r3, #32]
 80048e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80048e6:	ea42 0103 	orr.w	r1, r2, r3
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048ee:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	430a      	orrs	r2, r1
 80048f8:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	699b      	ldr	r3, [r3, #24]
 80048fe:	0c1a      	lsrs	r2, r3, #16
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	f002 0204 	and.w	r2, r2, #4
 8004908:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	69da      	ldr	r2, [r3, #28]
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004918:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	2200      	movs	r2, #0
 800491e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	2201      	movs	r2, #1
 8004924:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8004928:	2300      	movs	r3, #0
}
 800492a:	4618      	mov	r0, r3
 800492c:	3708      	adds	r7, #8
 800492e:	46bd      	mov	sp, r7
 8004930:	bd80      	pop	{r7, pc}

08004932 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004932:	b580      	push	{r7, lr}
 8004934:	b082      	sub	sp, #8
 8004936:	af00      	add	r7, sp, #0
 8004938:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	2b00      	cmp	r3, #0
 800493e:	d101      	bne.n	8004944 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004940:	2301      	movs	r3, #1
 8004942:	e041      	b.n	80049c8 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800494a:	b2db      	uxtb	r3, r3
 800494c:	2b00      	cmp	r3, #0
 800494e:	d106      	bne.n	800495e <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	2200      	movs	r2, #0
 8004954:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004958:	6878      	ldr	r0, [r7, #4]
 800495a:	f7fc fdbf 	bl	80014dc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	2202      	movs	r2, #2
 8004962:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	681a      	ldr	r2, [r3, #0]
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	3304      	adds	r3, #4
 800496e:	4619      	mov	r1, r3
 8004970:	4610      	mov	r0, r2
 8004972:	f000 fce9 	bl	8005348 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	2201      	movs	r2, #1
 800497a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	2201      	movs	r2, #1
 8004982:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	2201      	movs	r2, #1
 800498a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	2201      	movs	r2, #1
 8004992:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	2201      	movs	r2, #1
 800499a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	2201      	movs	r2, #1
 80049a2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	2201      	movs	r2, #1
 80049aa:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	2201      	movs	r2, #1
 80049b2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	2201      	movs	r2, #1
 80049ba:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	2201      	movs	r2, #1
 80049c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80049c6:	2300      	movs	r3, #0
}
 80049c8:	4618      	mov	r0, r3
 80049ca:	3708      	adds	r7, #8
 80049cc:	46bd      	mov	sp, r7
 80049ce:	bd80      	pop	{r7, pc}

080049d0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80049d0:	b480      	push	{r7}
 80049d2:	b085      	sub	sp, #20
 80049d4:	af00      	add	r7, sp, #0
 80049d6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80049de:	b2db      	uxtb	r3, r3
 80049e0:	2b01      	cmp	r3, #1
 80049e2:	d001      	beq.n	80049e8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80049e4:	2301      	movs	r3, #1
 80049e6:	e044      	b.n	8004a72 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	2202      	movs	r2, #2
 80049ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	68da      	ldr	r2, [r3, #12]
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	f042 0201 	orr.w	r2, r2, #1
 80049fe:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	4a1d      	ldr	r2, [pc, #116]	; (8004a7c <HAL_TIM_Base_Start_IT+0xac>)
 8004a06:	4293      	cmp	r3, r2
 8004a08:	d018      	beq.n	8004a3c <HAL_TIM_Base_Start_IT+0x6c>
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	4a1c      	ldr	r2, [pc, #112]	; (8004a80 <HAL_TIM_Base_Start_IT+0xb0>)
 8004a10:	4293      	cmp	r3, r2
 8004a12:	d013      	beq.n	8004a3c <HAL_TIM_Base_Start_IT+0x6c>
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004a1c:	d00e      	beq.n	8004a3c <HAL_TIM_Base_Start_IT+0x6c>
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	4a18      	ldr	r2, [pc, #96]	; (8004a84 <HAL_TIM_Base_Start_IT+0xb4>)
 8004a24:	4293      	cmp	r3, r2
 8004a26:	d009      	beq.n	8004a3c <HAL_TIM_Base_Start_IT+0x6c>
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	4a16      	ldr	r2, [pc, #88]	; (8004a88 <HAL_TIM_Base_Start_IT+0xb8>)
 8004a2e:	4293      	cmp	r3, r2
 8004a30:	d004      	beq.n	8004a3c <HAL_TIM_Base_Start_IT+0x6c>
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	4a15      	ldr	r2, [pc, #84]	; (8004a8c <HAL_TIM_Base_Start_IT+0xbc>)
 8004a38:	4293      	cmp	r3, r2
 8004a3a:	d111      	bne.n	8004a60 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	689b      	ldr	r3, [r3, #8]
 8004a42:	f003 0307 	and.w	r3, r3, #7
 8004a46:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	2b06      	cmp	r3, #6
 8004a4c:	d010      	beq.n	8004a70 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	681a      	ldr	r2, [r3, #0]
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	f042 0201 	orr.w	r2, r2, #1
 8004a5c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a5e:	e007      	b.n	8004a70 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	681a      	ldr	r2, [r3, #0]
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	f042 0201 	orr.w	r2, r2, #1
 8004a6e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004a70:	2300      	movs	r3, #0
}
 8004a72:	4618      	mov	r0, r3
 8004a74:	3714      	adds	r7, #20
 8004a76:	46bd      	mov	sp, r7
 8004a78:	bc80      	pop	{r7}
 8004a7a:	4770      	bx	lr
 8004a7c:	40012c00 	.word	0x40012c00
 8004a80:	40013400 	.word	0x40013400
 8004a84:	40000400 	.word	0x40000400
 8004a88:	40000800 	.word	0x40000800
 8004a8c:	40000c00 	.word	0x40000c00

08004a90 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8004a90:	b580      	push	{r7, lr}
 8004a92:	b082      	sub	sp, #8
 8004a94:	af00      	add	r7, sp, #0
 8004a96:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d101      	bne.n	8004aa2 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8004a9e:	2301      	movs	r3, #1
 8004aa0:	e041      	b.n	8004b26 <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004aa8:	b2db      	uxtb	r3, r3
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d106      	bne.n	8004abc <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	2200      	movs	r2, #0
 8004ab2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8004ab6:	6878      	ldr	r0, [r7, #4]
 8004ab8:	f000 f839 	bl	8004b2e <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	2202      	movs	r2, #2
 8004ac0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681a      	ldr	r2, [r3, #0]
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	3304      	adds	r3, #4
 8004acc:	4619      	mov	r1, r3
 8004ace:	4610      	mov	r0, r2
 8004ad0:	f000 fc3a 	bl	8005348 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	2201      	movs	r2, #1
 8004ad8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	2201      	movs	r2, #1
 8004ae0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	2201      	movs	r2, #1
 8004ae8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	2201      	movs	r2, #1
 8004af0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	2201      	movs	r2, #1
 8004af8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	2201      	movs	r2, #1
 8004b00:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	2201      	movs	r2, #1
 8004b08:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	2201      	movs	r2, #1
 8004b10:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	2201      	movs	r2, #1
 8004b18:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	2201      	movs	r2, #1
 8004b20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004b24:	2300      	movs	r3, #0
}
 8004b26:	4618      	mov	r0, r3
 8004b28:	3708      	adds	r7, #8
 8004b2a:	46bd      	mov	sp, r7
 8004b2c:	bd80      	pop	{r7, pc}

08004b2e <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8004b2e:	b480      	push	{r7}
 8004b30:	b083      	sub	sp, #12
 8004b32:	af00      	add	r7, sp, #0
 8004b34:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8004b36:	bf00      	nop
 8004b38:	370c      	adds	r7, #12
 8004b3a:	46bd      	mov	sp, r7
 8004b3c:	bc80      	pop	{r7}
 8004b3e:	4770      	bx	lr

08004b40 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004b40:	b580      	push	{r7, lr}
 8004b42:	b082      	sub	sp, #8
 8004b44:	af00      	add	r7, sp, #0
 8004b46:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d101      	bne.n	8004b52 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004b4e:	2301      	movs	r3, #1
 8004b50:	e041      	b.n	8004bd6 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004b58:	b2db      	uxtb	r3, r3
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d106      	bne.n	8004b6c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	2200      	movs	r2, #0
 8004b62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004b66:	6878      	ldr	r0, [r7, #4]
 8004b68:	f7fc fcf0 	bl	800154c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	2202      	movs	r2, #2
 8004b70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681a      	ldr	r2, [r3, #0]
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	3304      	adds	r3, #4
 8004b7c:	4619      	mov	r1, r3
 8004b7e:	4610      	mov	r0, r2
 8004b80:	f000 fbe2 	bl	8005348 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	2201      	movs	r2, #1
 8004b88:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	2201      	movs	r2, #1
 8004b90:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	2201      	movs	r2, #1
 8004b98:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	2201      	movs	r2, #1
 8004ba0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	2201      	movs	r2, #1
 8004ba8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	2201      	movs	r2, #1
 8004bb0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	2201      	movs	r2, #1
 8004bb8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	2201      	movs	r2, #1
 8004bc0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	2201      	movs	r2, #1
 8004bc8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	2201      	movs	r2, #1
 8004bd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004bd4:	2300      	movs	r3, #0
}
 8004bd6:	4618      	mov	r0, r3
 8004bd8:	3708      	adds	r7, #8
 8004bda:	46bd      	mov	sp, r7
 8004bdc:	bd80      	pop	{r7, pc}
	...

08004be0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004be0:	b580      	push	{r7, lr}
 8004be2:	b084      	sub	sp, #16
 8004be4:	af00      	add	r7, sp, #0
 8004be6:	6078      	str	r0, [r7, #4]
 8004be8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004bea:	683b      	ldr	r3, [r7, #0]
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d109      	bne.n	8004c04 <HAL_TIM_PWM_Start+0x24>
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004bf6:	b2db      	uxtb	r3, r3
 8004bf8:	2b01      	cmp	r3, #1
 8004bfa:	bf14      	ite	ne
 8004bfc:	2301      	movne	r3, #1
 8004bfe:	2300      	moveq	r3, #0
 8004c00:	b2db      	uxtb	r3, r3
 8004c02:	e022      	b.n	8004c4a <HAL_TIM_PWM_Start+0x6a>
 8004c04:	683b      	ldr	r3, [r7, #0]
 8004c06:	2b04      	cmp	r3, #4
 8004c08:	d109      	bne.n	8004c1e <HAL_TIM_PWM_Start+0x3e>
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004c10:	b2db      	uxtb	r3, r3
 8004c12:	2b01      	cmp	r3, #1
 8004c14:	bf14      	ite	ne
 8004c16:	2301      	movne	r3, #1
 8004c18:	2300      	moveq	r3, #0
 8004c1a:	b2db      	uxtb	r3, r3
 8004c1c:	e015      	b.n	8004c4a <HAL_TIM_PWM_Start+0x6a>
 8004c1e:	683b      	ldr	r3, [r7, #0]
 8004c20:	2b08      	cmp	r3, #8
 8004c22:	d109      	bne.n	8004c38 <HAL_TIM_PWM_Start+0x58>
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004c2a:	b2db      	uxtb	r3, r3
 8004c2c:	2b01      	cmp	r3, #1
 8004c2e:	bf14      	ite	ne
 8004c30:	2301      	movne	r3, #1
 8004c32:	2300      	moveq	r3, #0
 8004c34:	b2db      	uxtb	r3, r3
 8004c36:	e008      	b.n	8004c4a <HAL_TIM_PWM_Start+0x6a>
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004c3e:	b2db      	uxtb	r3, r3
 8004c40:	2b01      	cmp	r3, #1
 8004c42:	bf14      	ite	ne
 8004c44:	2301      	movne	r3, #1
 8004c46:	2300      	moveq	r3, #0
 8004c48:	b2db      	uxtb	r3, r3
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d001      	beq.n	8004c52 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004c4e:	2301      	movs	r3, #1
 8004c50:	e072      	b.n	8004d38 <HAL_TIM_PWM_Start+0x158>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004c52:	683b      	ldr	r3, [r7, #0]
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d104      	bne.n	8004c62 <HAL_TIM_PWM_Start+0x82>
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	2202      	movs	r2, #2
 8004c5c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004c60:	e013      	b.n	8004c8a <HAL_TIM_PWM_Start+0xaa>
 8004c62:	683b      	ldr	r3, [r7, #0]
 8004c64:	2b04      	cmp	r3, #4
 8004c66:	d104      	bne.n	8004c72 <HAL_TIM_PWM_Start+0x92>
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	2202      	movs	r2, #2
 8004c6c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004c70:	e00b      	b.n	8004c8a <HAL_TIM_PWM_Start+0xaa>
 8004c72:	683b      	ldr	r3, [r7, #0]
 8004c74:	2b08      	cmp	r3, #8
 8004c76:	d104      	bne.n	8004c82 <HAL_TIM_PWM_Start+0xa2>
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	2202      	movs	r2, #2
 8004c7c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004c80:	e003      	b.n	8004c8a <HAL_TIM_PWM_Start+0xaa>
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	2202      	movs	r2, #2
 8004c86:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	2201      	movs	r2, #1
 8004c90:	6839      	ldr	r1, [r7, #0]
 8004c92:	4618      	mov	r0, r3
 8004c94:	f000 fe20 	bl	80058d8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	4a28      	ldr	r2, [pc, #160]	; (8004d40 <HAL_TIM_PWM_Start+0x160>)
 8004c9e:	4293      	cmp	r3, r2
 8004ca0:	d004      	beq.n	8004cac <HAL_TIM_PWM_Start+0xcc>
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	4a27      	ldr	r2, [pc, #156]	; (8004d44 <HAL_TIM_PWM_Start+0x164>)
 8004ca8:	4293      	cmp	r3, r2
 8004caa:	d101      	bne.n	8004cb0 <HAL_TIM_PWM_Start+0xd0>
 8004cac:	2301      	movs	r3, #1
 8004cae:	e000      	b.n	8004cb2 <HAL_TIM_PWM_Start+0xd2>
 8004cb0:	2300      	movs	r3, #0
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d007      	beq.n	8004cc6 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004cc4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	4a1d      	ldr	r2, [pc, #116]	; (8004d40 <HAL_TIM_PWM_Start+0x160>)
 8004ccc:	4293      	cmp	r3, r2
 8004cce:	d018      	beq.n	8004d02 <HAL_TIM_PWM_Start+0x122>
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	4a1b      	ldr	r2, [pc, #108]	; (8004d44 <HAL_TIM_PWM_Start+0x164>)
 8004cd6:	4293      	cmp	r3, r2
 8004cd8:	d013      	beq.n	8004d02 <HAL_TIM_PWM_Start+0x122>
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004ce2:	d00e      	beq.n	8004d02 <HAL_TIM_PWM_Start+0x122>
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	4a17      	ldr	r2, [pc, #92]	; (8004d48 <HAL_TIM_PWM_Start+0x168>)
 8004cea:	4293      	cmp	r3, r2
 8004cec:	d009      	beq.n	8004d02 <HAL_TIM_PWM_Start+0x122>
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	4a16      	ldr	r2, [pc, #88]	; (8004d4c <HAL_TIM_PWM_Start+0x16c>)
 8004cf4:	4293      	cmp	r3, r2
 8004cf6:	d004      	beq.n	8004d02 <HAL_TIM_PWM_Start+0x122>
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	4a14      	ldr	r2, [pc, #80]	; (8004d50 <HAL_TIM_PWM_Start+0x170>)
 8004cfe:	4293      	cmp	r3, r2
 8004d00:	d111      	bne.n	8004d26 <HAL_TIM_PWM_Start+0x146>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	689b      	ldr	r3, [r3, #8]
 8004d08:	f003 0307 	and.w	r3, r3, #7
 8004d0c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	2b06      	cmp	r3, #6
 8004d12:	d010      	beq.n	8004d36 <HAL_TIM_PWM_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	681a      	ldr	r2, [r3, #0]
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	f042 0201 	orr.w	r2, r2, #1
 8004d22:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004d24:	e007      	b.n	8004d36 <HAL_TIM_PWM_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	681a      	ldr	r2, [r3, #0]
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	f042 0201 	orr.w	r2, r2, #1
 8004d34:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004d36:	2300      	movs	r3, #0
}
 8004d38:	4618      	mov	r0, r3
 8004d3a:	3710      	adds	r7, #16
 8004d3c:	46bd      	mov	sp, r7
 8004d3e:	bd80      	pop	{r7, pc}
 8004d40:	40012c00 	.word	0x40012c00
 8004d44:	40013400 	.word	0x40013400
 8004d48:	40000400 	.word	0x40000400
 8004d4c:	40000800 	.word	0x40000800
 8004d50:	40000c00 	.word	0x40000c00

08004d54 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004d54:	b580      	push	{r7, lr}
 8004d56:	b084      	sub	sp, #16
 8004d58:	af00      	add	r7, sp, #0
 8004d5a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	68db      	ldr	r3, [r3, #12]
 8004d62:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	691b      	ldr	r3, [r3, #16]
 8004d6a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004d6c:	68bb      	ldr	r3, [r7, #8]
 8004d6e:	f003 0302 	and.w	r3, r3, #2
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d020      	beq.n	8004db8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	f003 0302 	and.w	r3, r3, #2
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d01b      	beq.n	8004db8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	f06f 0202 	mvn.w	r2, #2
 8004d88:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	2201      	movs	r2, #1
 8004d8e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	699b      	ldr	r3, [r3, #24]
 8004d96:	f003 0303 	and.w	r3, r3, #3
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d003      	beq.n	8004da6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004d9e:	6878      	ldr	r0, [r7, #4]
 8004da0:	f000 fab6 	bl	8005310 <HAL_TIM_IC_CaptureCallback>
 8004da4:	e005      	b.n	8004db2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004da6:	6878      	ldr	r0, [r7, #4]
 8004da8:	f000 faa9 	bl	80052fe <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004dac:	6878      	ldr	r0, [r7, #4]
 8004dae:	f000 fab8 	bl	8005322 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	2200      	movs	r2, #0
 8004db6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004db8:	68bb      	ldr	r3, [r7, #8]
 8004dba:	f003 0304 	and.w	r3, r3, #4
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d020      	beq.n	8004e04 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	f003 0304 	and.w	r3, r3, #4
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d01b      	beq.n	8004e04 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	f06f 0204 	mvn.w	r2, #4
 8004dd4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	2202      	movs	r2, #2
 8004dda:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	699b      	ldr	r3, [r3, #24]
 8004de2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d003      	beq.n	8004df2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004dea:	6878      	ldr	r0, [r7, #4]
 8004dec:	f000 fa90 	bl	8005310 <HAL_TIM_IC_CaptureCallback>
 8004df0:	e005      	b.n	8004dfe <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004df2:	6878      	ldr	r0, [r7, #4]
 8004df4:	f000 fa83 	bl	80052fe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004df8:	6878      	ldr	r0, [r7, #4]
 8004dfa:	f000 fa92 	bl	8005322 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	2200      	movs	r2, #0
 8004e02:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004e04:	68bb      	ldr	r3, [r7, #8]
 8004e06:	f003 0308 	and.w	r3, r3, #8
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d020      	beq.n	8004e50 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	f003 0308 	and.w	r3, r3, #8
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d01b      	beq.n	8004e50 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	f06f 0208 	mvn.w	r2, #8
 8004e20:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	2204      	movs	r2, #4
 8004e26:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	69db      	ldr	r3, [r3, #28]
 8004e2e:	f003 0303 	and.w	r3, r3, #3
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d003      	beq.n	8004e3e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004e36:	6878      	ldr	r0, [r7, #4]
 8004e38:	f000 fa6a 	bl	8005310 <HAL_TIM_IC_CaptureCallback>
 8004e3c:	e005      	b.n	8004e4a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e3e:	6878      	ldr	r0, [r7, #4]
 8004e40:	f000 fa5d 	bl	80052fe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e44:	6878      	ldr	r0, [r7, #4]
 8004e46:	f000 fa6c 	bl	8005322 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	2200      	movs	r2, #0
 8004e4e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004e50:	68bb      	ldr	r3, [r7, #8]
 8004e52:	f003 0310 	and.w	r3, r3, #16
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d020      	beq.n	8004e9c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	f003 0310 	and.w	r3, r3, #16
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d01b      	beq.n	8004e9c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	f06f 0210 	mvn.w	r2, #16
 8004e6c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	2208      	movs	r2, #8
 8004e72:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	69db      	ldr	r3, [r3, #28]
 8004e7a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d003      	beq.n	8004e8a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004e82:	6878      	ldr	r0, [r7, #4]
 8004e84:	f000 fa44 	bl	8005310 <HAL_TIM_IC_CaptureCallback>
 8004e88:	e005      	b.n	8004e96 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e8a:	6878      	ldr	r0, [r7, #4]
 8004e8c:	f000 fa37 	bl	80052fe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e90:	6878      	ldr	r0, [r7, #4]
 8004e92:	f000 fa46 	bl	8005322 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	2200      	movs	r2, #0
 8004e9a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004e9c:	68bb      	ldr	r3, [r7, #8]
 8004e9e:	f003 0301 	and.w	r3, r3, #1
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d00c      	beq.n	8004ec0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	f003 0301 	and.w	r3, r3, #1
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d007      	beq.n	8004ec0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	f06f 0201 	mvn.w	r2, #1
 8004eb8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004eba:	6878      	ldr	r0, [r7, #4]
 8004ebc:	f7fb febe 	bl	8000c3c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004ec0:	68bb      	ldr	r3, [r7, #8]
 8004ec2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d00c      	beq.n	8004ee4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d007      	beq.n	8004ee4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004edc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004ede:	6878      	ldr	r0, [r7, #4]
 8004ee0:	f000 fde4 	bl	8005aac <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004ee4:	68bb      	ldr	r3, [r7, #8]
 8004ee6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d00c      	beq.n	8004f08 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d007      	beq.n	8004f08 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004f00:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004f02:	6878      	ldr	r0, [r7, #4]
 8004f04:	f000 fa16 	bl	8005334 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004f08:	68bb      	ldr	r3, [r7, #8]
 8004f0a:	f003 0320 	and.w	r3, r3, #32
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d00c      	beq.n	8004f2c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	f003 0320 	and.w	r3, r3, #32
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d007      	beq.n	8004f2c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	f06f 0220 	mvn.w	r2, #32
 8004f24:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004f26:	6878      	ldr	r0, [r7, #4]
 8004f28:	f000 fdb7 	bl	8005a9a <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004f2c:	bf00      	nop
 8004f2e:	3710      	adds	r7, #16
 8004f30:	46bd      	mov	sp, r7
 8004f32:	bd80      	pop	{r7, pc}

08004f34 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8004f34:	b580      	push	{r7, lr}
 8004f36:	b086      	sub	sp, #24
 8004f38:	af00      	add	r7, sp, #0
 8004f3a:	60f8      	str	r0, [r7, #12]
 8004f3c:	60b9      	str	r1, [r7, #8]
 8004f3e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004f40:	2300      	movs	r3, #0
 8004f42:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004f4a:	2b01      	cmp	r3, #1
 8004f4c:	d101      	bne.n	8004f52 <HAL_TIM_OC_ConfigChannel+0x1e>
 8004f4e:	2302      	movs	r3, #2
 8004f50:	e048      	b.n	8004fe4 <HAL_TIM_OC_ConfigChannel+0xb0>
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	2201      	movs	r2, #1
 8004f56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	2b0c      	cmp	r3, #12
 8004f5e:	d839      	bhi.n	8004fd4 <HAL_TIM_OC_ConfigChannel+0xa0>
 8004f60:	a201      	add	r2, pc, #4	; (adr r2, 8004f68 <HAL_TIM_OC_ConfigChannel+0x34>)
 8004f62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f66:	bf00      	nop
 8004f68:	08004f9d 	.word	0x08004f9d
 8004f6c:	08004fd5 	.word	0x08004fd5
 8004f70:	08004fd5 	.word	0x08004fd5
 8004f74:	08004fd5 	.word	0x08004fd5
 8004f78:	08004fab 	.word	0x08004fab
 8004f7c:	08004fd5 	.word	0x08004fd5
 8004f80:	08004fd5 	.word	0x08004fd5
 8004f84:	08004fd5 	.word	0x08004fd5
 8004f88:	08004fb9 	.word	0x08004fb9
 8004f8c:	08004fd5 	.word	0x08004fd5
 8004f90:	08004fd5 	.word	0x08004fd5
 8004f94:	08004fd5 	.word	0x08004fd5
 8004f98:	08004fc7 	.word	0x08004fc7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	68b9      	ldr	r1, [r7, #8]
 8004fa2:	4618      	mov	r0, r3
 8004fa4:	f000 fa56 	bl	8005454 <TIM_OC1_SetConfig>
      break;
 8004fa8:	e017      	b.n	8004fda <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	68b9      	ldr	r1, [r7, #8]
 8004fb0:	4618      	mov	r0, r3
 8004fb2:	f000 fabf 	bl	8005534 <TIM_OC2_SetConfig>
      break;
 8004fb6:	e010      	b.n	8004fda <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	68b9      	ldr	r1, [r7, #8]
 8004fbe:	4618      	mov	r0, r3
 8004fc0:	f000 fb2c 	bl	800561c <TIM_OC3_SetConfig>
      break;
 8004fc4:	e009      	b.n	8004fda <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	68b9      	ldr	r1, [r7, #8]
 8004fcc:	4618      	mov	r0, r3
 8004fce:	f000 fb99 	bl	8005704 <TIM_OC4_SetConfig>
      break;
 8004fd2:	e002      	b.n	8004fda <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 8004fd4:	2301      	movs	r3, #1
 8004fd6:	75fb      	strb	r3, [r7, #23]
      break;
 8004fd8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	2200      	movs	r2, #0
 8004fde:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004fe2:	7dfb      	ldrb	r3, [r7, #23]
}
 8004fe4:	4618      	mov	r0, r3
 8004fe6:	3718      	adds	r7, #24
 8004fe8:	46bd      	mov	sp, r7
 8004fea:	bd80      	pop	{r7, pc}

08004fec <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004fec:	b580      	push	{r7, lr}
 8004fee:	b086      	sub	sp, #24
 8004ff0:	af00      	add	r7, sp, #0
 8004ff2:	60f8      	str	r0, [r7, #12]
 8004ff4:	60b9      	str	r1, [r7, #8]
 8004ff6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004ff8:	2300      	movs	r3, #0
 8004ffa:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005002:	2b01      	cmp	r3, #1
 8005004:	d101      	bne.n	800500a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005006:	2302      	movs	r3, #2
 8005008:	e0ae      	b.n	8005168 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	2201      	movs	r2, #1
 800500e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	2b0c      	cmp	r3, #12
 8005016:	f200 809f 	bhi.w	8005158 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800501a:	a201      	add	r2, pc, #4	; (adr r2, 8005020 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800501c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005020:	08005055 	.word	0x08005055
 8005024:	08005159 	.word	0x08005159
 8005028:	08005159 	.word	0x08005159
 800502c:	08005159 	.word	0x08005159
 8005030:	08005095 	.word	0x08005095
 8005034:	08005159 	.word	0x08005159
 8005038:	08005159 	.word	0x08005159
 800503c:	08005159 	.word	0x08005159
 8005040:	080050d7 	.word	0x080050d7
 8005044:	08005159 	.word	0x08005159
 8005048:	08005159 	.word	0x08005159
 800504c:	08005159 	.word	0x08005159
 8005050:	08005117 	.word	0x08005117
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	68b9      	ldr	r1, [r7, #8]
 800505a:	4618      	mov	r0, r3
 800505c:	f000 f9fa 	bl	8005454 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	699a      	ldr	r2, [r3, #24]
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	f042 0208 	orr.w	r2, r2, #8
 800506e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	699a      	ldr	r2, [r3, #24]
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	f022 0204 	bic.w	r2, r2, #4
 800507e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	6999      	ldr	r1, [r3, #24]
 8005086:	68bb      	ldr	r3, [r7, #8]
 8005088:	691a      	ldr	r2, [r3, #16]
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	430a      	orrs	r2, r1
 8005090:	619a      	str	r2, [r3, #24]
      break;
 8005092:	e064      	b.n	800515e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	68b9      	ldr	r1, [r7, #8]
 800509a:	4618      	mov	r0, r3
 800509c:	f000 fa4a 	bl	8005534 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	699a      	ldr	r2, [r3, #24]
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80050ae:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	699a      	ldr	r2, [r3, #24]
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80050be:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	6999      	ldr	r1, [r3, #24]
 80050c6:	68bb      	ldr	r3, [r7, #8]
 80050c8:	691b      	ldr	r3, [r3, #16]
 80050ca:	021a      	lsls	r2, r3, #8
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	430a      	orrs	r2, r1
 80050d2:	619a      	str	r2, [r3, #24]
      break;
 80050d4:	e043      	b.n	800515e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	68b9      	ldr	r1, [r7, #8]
 80050dc:	4618      	mov	r0, r3
 80050de:	f000 fa9d 	bl	800561c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	69da      	ldr	r2, [r3, #28]
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	f042 0208 	orr.w	r2, r2, #8
 80050f0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	69da      	ldr	r2, [r3, #28]
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	f022 0204 	bic.w	r2, r2, #4
 8005100:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	69d9      	ldr	r1, [r3, #28]
 8005108:	68bb      	ldr	r3, [r7, #8]
 800510a:	691a      	ldr	r2, [r3, #16]
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	430a      	orrs	r2, r1
 8005112:	61da      	str	r2, [r3, #28]
      break;
 8005114:	e023      	b.n	800515e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	68b9      	ldr	r1, [r7, #8]
 800511c:	4618      	mov	r0, r3
 800511e:	f000 faf1 	bl	8005704 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	69da      	ldr	r2, [r3, #28]
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005130:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	69da      	ldr	r2, [r3, #28]
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005140:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	69d9      	ldr	r1, [r3, #28]
 8005148:	68bb      	ldr	r3, [r7, #8]
 800514a:	691b      	ldr	r3, [r3, #16]
 800514c:	021a      	lsls	r2, r3, #8
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	430a      	orrs	r2, r1
 8005154:	61da      	str	r2, [r3, #28]
      break;
 8005156:	e002      	b.n	800515e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005158:	2301      	movs	r3, #1
 800515a:	75fb      	strb	r3, [r7, #23]
      break;
 800515c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	2200      	movs	r2, #0
 8005162:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005166:	7dfb      	ldrb	r3, [r7, #23]
}
 8005168:	4618      	mov	r0, r3
 800516a:	3718      	adds	r7, #24
 800516c:	46bd      	mov	sp, r7
 800516e:	bd80      	pop	{r7, pc}

08005170 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005170:	b580      	push	{r7, lr}
 8005172:	b084      	sub	sp, #16
 8005174:	af00      	add	r7, sp, #0
 8005176:	6078      	str	r0, [r7, #4]
 8005178:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800517a:	2300      	movs	r3, #0
 800517c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005184:	2b01      	cmp	r3, #1
 8005186:	d101      	bne.n	800518c <HAL_TIM_ConfigClockSource+0x1c>
 8005188:	2302      	movs	r3, #2
 800518a:	e0b4      	b.n	80052f6 <HAL_TIM_ConfigClockSource+0x186>
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	2201      	movs	r2, #1
 8005190:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	2202      	movs	r2, #2
 8005198:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	689b      	ldr	r3, [r3, #8]
 80051a2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80051a4:	68bb      	ldr	r3, [r7, #8]
 80051a6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80051aa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80051ac:	68bb      	ldr	r3, [r7, #8]
 80051ae:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80051b2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	68ba      	ldr	r2, [r7, #8]
 80051ba:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80051bc:	683b      	ldr	r3, [r7, #0]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80051c4:	d03e      	beq.n	8005244 <HAL_TIM_ConfigClockSource+0xd4>
 80051c6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80051ca:	f200 8087 	bhi.w	80052dc <HAL_TIM_ConfigClockSource+0x16c>
 80051ce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80051d2:	f000 8086 	beq.w	80052e2 <HAL_TIM_ConfigClockSource+0x172>
 80051d6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80051da:	d87f      	bhi.n	80052dc <HAL_TIM_ConfigClockSource+0x16c>
 80051dc:	2b70      	cmp	r3, #112	; 0x70
 80051de:	d01a      	beq.n	8005216 <HAL_TIM_ConfigClockSource+0xa6>
 80051e0:	2b70      	cmp	r3, #112	; 0x70
 80051e2:	d87b      	bhi.n	80052dc <HAL_TIM_ConfigClockSource+0x16c>
 80051e4:	2b60      	cmp	r3, #96	; 0x60
 80051e6:	d050      	beq.n	800528a <HAL_TIM_ConfigClockSource+0x11a>
 80051e8:	2b60      	cmp	r3, #96	; 0x60
 80051ea:	d877      	bhi.n	80052dc <HAL_TIM_ConfigClockSource+0x16c>
 80051ec:	2b50      	cmp	r3, #80	; 0x50
 80051ee:	d03c      	beq.n	800526a <HAL_TIM_ConfigClockSource+0xfa>
 80051f0:	2b50      	cmp	r3, #80	; 0x50
 80051f2:	d873      	bhi.n	80052dc <HAL_TIM_ConfigClockSource+0x16c>
 80051f4:	2b40      	cmp	r3, #64	; 0x40
 80051f6:	d058      	beq.n	80052aa <HAL_TIM_ConfigClockSource+0x13a>
 80051f8:	2b40      	cmp	r3, #64	; 0x40
 80051fa:	d86f      	bhi.n	80052dc <HAL_TIM_ConfigClockSource+0x16c>
 80051fc:	2b30      	cmp	r3, #48	; 0x30
 80051fe:	d064      	beq.n	80052ca <HAL_TIM_ConfigClockSource+0x15a>
 8005200:	2b30      	cmp	r3, #48	; 0x30
 8005202:	d86b      	bhi.n	80052dc <HAL_TIM_ConfigClockSource+0x16c>
 8005204:	2b20      	cmp	r3, #32
 8005206:	d060      	beq.n	80052ca <HAL_TIM_ConfigClockSource+0x15a>
 8005208:	2b20      	cmp	r3, #32
 800520a:	d867      	bhi.n	80052dc <HAL_TIM_ConfigClockSource+0x16c>
 800520c:	2b00      	cmp	r3, #0
 800520e:	d05c      	beq.n	80052ca <HAL_TIM_ConfigClockSource+0x15a>
 8005210:	2b10      	cmp	r3, #16
 8005212:	d05a      	beq.n	80052ca <HAL_TIM_ConfigClockSource+0x15a>
 8005214:	e062      	b.n	80052dc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800521a:	683b      	ldr	r3, [r7, #0]
 800521c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800521e:	683b      	ldr	r3, [r7, #0]
 8005220:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005222:	683b      	ldr	r3, [r7, #0]
 8005224:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005226:	f000 fb38 	bl	800589a <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	689b      	ldr	r3, [r3, #8]
 8005230:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005232:	68bb      	ldr	r3, [r7, #8]
 8005234:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005238:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	68ba      	ldr	r2, [r7, #8]
 8005240:	609a      	str	r2, [r3, #8]
      break;
 8005242:	e04f      	b.n	80052e4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005248:	683b      	ldr	r3, [r7, #0]
 800524a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800524c:	683b      	ldr	r3, [r7, #0]
 800524e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005250:	683b      	ldr	r3, [r7, #0]
 8005252:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005254:	f000 fb21 	bl	800589a <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	689a      	ldr	r2, [r3, #8]
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005266:	609a      	str	r2, [r3, #8]
      break;
 8005268:	e03c      	b.n	80052e4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800526e:	683b      	ldr	r3, [r7, #0]
 8005270:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005272:	683b      	ldr	r3, [r7, #0]
 8005274:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005276:	461a      	mov	r2, r3
 8005278:	f000 fa98 	bl	80057ac <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	2150      	movs	r1, #80	; 0x50
 8005282:	4618      	mov	r0, r3
 8005284:	f000 faef 	bl	8005866 <TIM_ITRx_SetConfig>
      break;
 8005288:	e02c      	b.n	80052e4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800528e:	683b      	ldr	r3, [r7, #0]
 8005290:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005292:	683b      	ldr	r3, [r7, #0]
 8005294:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005296:	461a      	mov	r2, r3
 8005298:	f000 fab6 	bl	8005808 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	2160      	movs	r1, #96	; 0x60
 80052a2:	4618      	mov	r0, r3
 80052a4:	f000 fadf 	bl	8005866 <TIM_ITRx_SetConfig>
      break;
 80052a8:	e01c      	b.n	80052e4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80052ae:	683b      	ldr	r3, [r7, #0]
 80052b0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80052b2:	683b      	ldr	r3, [r7, #0]
 80052b4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80052b6:	461a      	mov	r2, r3
 80052b8:	f000 fa78 	bl	80057ac <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	2140      	movs	r1, #64	; 0x40
 80052c2:	4618      	mov	r0, r3
 80052c4:	f000 facf 	bl	8005866 <TIM_ITRx_SetConfig>
      break;
 80052c8:	e00c      	b.n	80052e4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681a      	ldr	r2, [r3, #0]
 80052ce:	683b      	ldr	r3, [r7, #0]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	4619      	mov	r1, r3
 80052d4:	4610      	mov	r0, r2
 80052d6:	f000 fac6 	bl	8005866 <TIM_ITRx_SetConfig>
      break;
 80052da:	e003      	b.n	80052e4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80052dc:	2301      	movs	r3, #1
 80052de:	73fb      	strb	r3, [r7, #15]
      break;
 80052e0:	e000      	b.n	80052e4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80052e2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	2201      	movs	r2, #1
 80052e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	2200      	movs	r2, #0
 80052f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80052f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80052f6:	4618      	mov	r0, r3
 80052f8:	3710      	adds	r7, #16
 80052fa:	46bd      	mov	sp, r7
 80052fc:	bd80      	pop	{r7, pc}

080052fe <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80052fe:	b480      	push	{r7}
 8005300:	b083      	sub	sp, #12
 8005302:	af00      	add	r7, sp, #0
 8005304:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005306:	bf00      	nop
 8005308:	370c      	adds	r7, #12
 800530a:	46bd      	mov	sp, r7
 800530c:	bc80      	pop	{r7}
 800530e:	4770      	bx	lr

08005310 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005310:	b480      	push	{r7}
 8005312:	b083      	sub	sp, #12
 8005314:	af00      	add	r7, sp, #0
 8005316:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005318:	bf00      	nop
 800531a:	370c      	adds	r7, #12
 800531c:	46bd      	mov	sp, r7
 800531e:	bc80      	pop	{r7}
 8005320:	4770      	bx	lr

08005322 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005322:	b480      	push	{r7}
 8005324:	b083      	sub	sp, #12
 8005326:	af00      	add	r7, sp, #0
 8005328:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800532a:	bf00      	nop
 800532c:	370c      	adds	r7, #12
 800532e:	46bd      	mov	sp, r7
 8005330:	bc80      	pop	{r7}
 8005332:	4770      	bx	lr

08005334 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005334:	b480      	push	{r7}
 8005336:	b083      	sub	sp, #12
 8005338:	af00      	add	r7, sp, #0
 800533a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800533c:	bf00      	nop
 800533e:	370c      	adds	r7, #12
 8005340:	46bd      	mov	sp, r7
 8005342:	bc80      	pop	{r7}
 8005344:	4770      	bx	lr
	...

08005348 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005348:	b480      	push	{r7}
 800534a:	b085      	sub	sp, #20
 800534c:	af00      	add	r7, sp, #0
 800534e:	6078      	str	r0, [r7, #4]
 8005350:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	4a39      	ldr	r2, [pc, #228]	; (8005440 <TIM_Base_SetConfig+0xf8>)
 800535c:	4293      	cmp	r3, r2
 800535e:	d013      	beq.n	8005388 <TIM_Base_SetConfig+0x40>
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	4a38      	ldr	r2, [pc, #224]	; (8005444 <TIM_Base_SetConfig+0xfc>)
 8005364:	4293      	cmp	r3, r2
 8005366:	d00f      	beq.n	8005388 <TIM_Base_SetConfig+0x40>
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800536e:	d00b      	beq.n	8005388 <TIM_Base_SetConfig+0x40>
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	4a35      	ldr	r2, [pc, #212]	; (8005448 <TIM_Base_SetConfig+0x100>)
 8005374:	4293      	cmp	r3, r2
 8005376:	d007      	beq.n	8005388 <TIM_Base_SetConfig+0x40>
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	4a34      	ldr	r2, [pc, #208]	; (800544c <TIM_Base_SetConfig+0x104>)
 800537c:	4293      	cmp	r3, r2
 800537e:	d003      	beq.n	8005388 <TIM_Base_SetConfig+0x40>
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	4a33      	ldr	r2, [pc, #204]	; (8005450 <TIM_Base_SetConfig+0x108>)
 8005384:	4293      	cmp	r3, r2
 8005386:	d108      	bne.n	800539a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800538e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005390:	683b      	ldr	r3, [r7, #0]
 8005392:	685b      	ldr	r3, [r3, #4]
 8005394:	68fa      	ldr	r2, [r7, #12]
 8005396:	4313      	orrs	r3, r2
 8005398:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	4a28      	ldr	r2, [pc, #160]	; (8005440 <TIM_Base_SetConfig+0xf8>)
 800539e:	4293      	cmp	r3, r2
 80053a0:	d013      	beq.n	80053ca <TIM_Base_SetConfig+0x82>
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	4a27      	ldr	r2, [pc, #156]	; (8005444 <TIM_Base_SetConfig+0xfc>)
 80053a6:	4293      	cmp	r3, r2
 80053a8:	d00f      	beq.n	80053ca <TIM_Base_SetConfig+0x82>
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80053b0:	d00b      	beq.n	80053ca <TIM_Base_SetConfig+0x82>
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	4a24      	ldr	r2, [pc, #144]	; (8005448 <TIM_Base_SetConfig+0x100>)
 80053b6:	4293      	cmp	r3, r2
 80053b8:	d007      	beq.n	80053ca <TIM_Base_SetConfig+0x82>
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	4a23      	ldr	r2, [pc, #140]	; (800544c <TIM_Base_SetConfig+0x104>)
 80053be:	4293      	cmp	r3, r2
 80053c0:	d003      	beq.n	80053ca <TIM_Base_SetConfig+0x82>
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	4a22      	ldr	r2, [pc, #136]	; (8005450 <TIM_Base_SetConfig+0x108>)
 80053c6:	4293      	cmp	r3, r2
 80053c8:	d108      	bne.n	80053dc <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80053d0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80053d2:	683b      	ldr	r3, [r7, #0]
 80053d4:	68db      	ldr	r3, [r3, #12]
 80053d6:	68fa      	ldr	r2, [r7, #12]
 80053d8:	4313      	orrs	r3, r2
 80053da:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80053e2:	683b      	ldr	r3, [r7, #0]
 80053e4:	695b      	ldr	r3, [r3, #20]
 80053e6:	4313      	orrs	r3, r2
 80053e8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	68fa      	ldr	r2, [r7, #12]
 80053ee:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80053f0:	683b      	ldr	r3, [r7, #0]
 80053f2:	689a      	ldr	r2, [r3, #8]
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80053f8:	683b      	ldr	r3, [r7, #0]
 80053fa:	681a      	ldr	r2, [r3, #0]
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	4a0f      	ldr	r2, [pc, #60]	; (8005440 <TIM_Base_SetConfig+0xf8>)
 8005404:	4293      	cmp	r3, r2
 8005406:	d003      	beq.n	8005410 <TIM_Base_SetConfig+0xc8>
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	4a0e      	ldr	r2, [pc, #56]	; (8005444 <TIM_Base_SetConfig+0xfc>)
 800540c:	4293      	cmp	r3, r2
 800540e:	d103      	bne.n	8005418 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005410:	683b      	ldr	r3, [r7, #0]
 8005412:	691a      	ldr	r2, [r3, #16]
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	2201      	movs	r2, #1
 800541c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	691b      	ldr	r3, [r3, #16]
 8005422:	f003 0301 	and.w	r3, r3, #1
 8005426:	2b00      	cmp	r3, #0
 8005428:	d005      	beq.n	8005436 <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	691b      	ldr	r3, [r3, #16]
 800542e:	f023 0201 	bic.w	r2, r3, #1
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	611a      	str	r2, [r3, #16]
  }
}
 8005436:	bf00      	nop
 8005438:	3714      	adds	r7, #20
 800543a:	46bd      	mov	sp, r7
 800543c:	bc80      	pop	{r7}
 800543e:	4770      	bx	lr
 8005440:	40012c00 	.word	0x40012c00
 8005444:	40013400 	.word	0x40013400
 8005448:	40000400 	.word	0x40000400
 800544c:	40000800 	.word	0x40000800
 8005450:	40000c00 	.word	0x40000c00

08005454 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005454:	b480      	push	{r7}
 8005456:	b087      	sub	sp, #28
 8005458:	af00      	add	r7, sp, #0
 800545a:	6078      	str	r0, [r7, #4]
 800545c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	6a1b      	ldr	r3, [r3, #32]
 8005462:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	6a1b      	ldr	r3, [r3, #32]
 8005468:	f023 0201 	bic.w	r2, r3, #1
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	685b      	ldr	r3, [r3, #4]
 8005474:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	699b      	ldr	r3, [r3, #24]
 800547a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005482:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	f023 0303 	bic.w	r3, r3, #3
 800548a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800548c:	683b      	ldr	r3, [r7, #0]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	68fa      	ldr	r2, [r7, #12]
 8005492:	4313      	orrs	r3, r2
 8005494:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005496:	697b      	ldr	r3, [r7, #20]
 8005498:	f023 0302 	bic.w	r3, r3, #2
 800549c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800549e:	683b      	ldr	r3, [r7, #0]
 80054a0:	689b      	ldr	r3, [r3, #8]
 80054a2:	697a      	ldr	r2, [r7, #20]
 80054a4:	4313      	orrs	r3, r2
 80054a6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	4a20      	ldr	r2, [pc, #128]	; (800552c <TIM_OC1_SetConfig+0xd8>)
 80054ac:	4293      	cmp	r3, r2
 80054ae:	d003      	beq.n	80054b8 <TIM_OC1_SetConfig+0x64>
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	4a1f      	ldr	r2, [pc, #124]	; (8005530 <TIM_OC1_SetConfig+0xdc>)
 80054b4:	4293      	cmp	r3, r2
 80054b6:	d10c      	bne.n	80054d2 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80054b8:	697b      	ldr	r3, [r7, #20]
 80054ba:	f023 0308 	bic.w	r3, r3, #8
 80054be:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80054c0:	683b      	ldr	r3, [r7, #0]
 80054c2:	68db      	ldr	r3, [r3, #12]
 80054c4:	697a      	ldr	r2, [r7, #20]
 80054c6:	4313      	orrs	r3, r2
 80054c8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80054ca:	697b      	ldr	r3, [r7, #20]
 80054cc:	f023 0304 	bic.w	r3, r3, #4
 80054d0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	4a15      	ldr	r2, [pc, #84]	; (800552c <TIM_OC1_SetConfig+0xd8>)
 80054d6:	4293      	cmp	r3, r2
 80054d8:	d003      	beq.n	80054e2 <TIM_OC1_SetConfig+0x8e>
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	4a14      	ldr	r2, [pc, #80]	; (8005530 <TIM_OC1_SetConfig+0xdc>)
 80054de:	4293      	cmp	r3, r2
 80054e0:	d111      	bne.n	8005506 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80054e2:	693b      	ldr	r3, [r7, #16]
 80054e4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80054e8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80054ea:	693b      	ldr	r3, [r7, #16]
 80054ec:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80054f0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80054f2:	683b      	ldr	r3, [r7, #0]
 80054f4:	695b      	ldr	r3, [r3, #20]
 80054f6:	693a      	ldr	r2, [r7, #16]
 80054f8:	4313      	orrs	r3, r2
 80054fa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80054fc:	683b      	ldr	r3, [r7, #0]
 80054fe:	699b      	ldr	r3, [r3, #24]
 8005500:	693a      	ldr	r2, [r7, #16]
 8005502:	4313      	orrs	r3, r2
 8005504:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	693a      	ldr	r2, [r7, #16]
 800550a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	68fa      	ldr	r2, [r7, #12]
 8005510:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005512:	683b      	ldr	r3, [r7, #0]
 8005514:	685a      	ldr	r2, [r3, #4]
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	697a      	ldr	r2, [r7, #20]
 800551e:	621a      	str	r2, [r3, #32]
}
 8005520:	bf00      	nop
 8005522:	371c      	adds	r7, #28
 8005524:	46bd      	mov	sp, r7
 8005526:	bc80      	pop	{r7}
 8005528:	4770      	bx	lr
 800552a:	bf00      	nop
 800552c:	40012c00 	.word	0x40012c00
 8005530:	40013400 	.word	0x40013400

08005534 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005534:	b480      	push	{r7}
 8005536:	b087      	sub	sp, #28
 8005538:	af00      	add	r7, sp, #0
 800553a:	6078      	str	r0, [r7, #4]
 800553c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	6a1b      	ldr	r3, [r3, #32]
 8005542:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	6a1b      	ldr	r3, [r3, #32]
 8005548:	f023 0210 	bic.w	r2, r3, #16
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	685b      	ldr	r3, [r3, #4]
 8005554:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	699b      	ldr	r3, [r3, #24]
 800555a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005562:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800556a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800556c:	683b      	ldr	r3, [r7, #0]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	021b      	lsls	r3, r3, #8
 8005572:	68fa      	ldr	r2, [r7, #12]
 8005574:	4313      	orrs	r3, r2
 8005576:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005578:	697b      	ldr	r3, [r7, #20]
 800557a:	f023 0320 	bic.w	r3, r3, #32
 800557e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005580:	683b      	ldr	r3, [r7, #0]
 8005582:	689b      	ldr	r3, [r3, #8]
 8005584:	011b      	lsls	r3, r3, #4
 8005586:	697a      	ldr	r2, [r7, #20]
 8005588:	4313      	orrs	r3, r2
 800558a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	4a21      	ldr	r2, [pc, #132]	; (8005614 <TIM_OC2_SetConfig+0xe0>)
 8005590:	4293      	cmp	r3, r2
 8005592:	d003      	beq.n	800559c <TIM_OC2_SetConfig+0x68>
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	4a20      	ldr	r2, [pc, #128]	; (8005618 <TIM_OC2_SetConfig+0xe4>)
 8005598:	4293      	cmp	r3, r2
 800559a:	d10d      	bne.n	80055b8 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800559c:	697b      	ldr	r3, [r7, #20]
 800559e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80055a2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80055a4:	683b      	ldr	r3, [r7, #0]
 80055a6:	68db      	ldr	r3, [r3, #12]
 80055a8:	011b      	lsls	r3, r3, #4
 80055aa:	697a      	ldr	r2, [r7, #20]
 80055ac:	4313      	orrs	r3, r2
 80055ae:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80055b0:	697b      	ldr	r3, [r7, #20]
 80055b2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80055b6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	4a16      	ldr	r2, [pc, #88]	; (8005614 <TIM_OC2_SetConfig+0xe0>)
 80055bc:	4293      	cmp	r3, r2
 80055be:	d003      	beq.n	80055c8 <TIM_OC2_SetConfig+0x94>
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	4a15      	ldr	r2, [pc, #84]	; (8005618 <TIM_OC2_SetConfig+0xe4>)
 80055c4:	4293      	cmp	r3, r2
 80055c6:	d113      	bne.n	80055f0 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80055c8:	693b      	ldr	r3, [r7, #16]
 80055ca:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80055ce:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80055d0:	693b      	ldr	r3, [r7, #16]
 80055d2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80055d6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80055d8:	683b      	ldr	r3, [r7, #0]
 80055da:	695b      	ldr	r3, [r3, #20]
 80055dc:	009b      	lsls	r3, r3, #2
 80055de:	693a      	ldr	r2, [r7, #16]
 80055e0:	4313      	orrs	r3, r2
 80055e2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80055e4:	683b      	ldr	r3, [r7, #0]
 80055e6:	699b      	ldr	r3, [r3, #24]
 80055e8:	009b      	lsls	r3, r3, #2
 80055ea:	693a      	ldr	r2, [r7, #16]
 80055ec:	4313      	orrs	r3, r2
 80055ee:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	693a      	ldr	r2, [r7, #16]
 80055f4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	68fa      	ldr	r2, [r7, #12]
 80055fa:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80055fc:	683b      	ldr	r3, [r7, #0]
 80055fe:	685a      	ldr	r2, [r3, #4]
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	697a      	ldr	r2, [r7, #20]
 8005608:	621a      	str	r2, [r3, #32]
}
 800560a:	bf00      	nop
 800560c:	371c      	adds	r7, #28
 800560e:	46bd      	mov	sp, r7
 8005610:	bc80      	pop	{r7}
 8005612:	4770      	bx	lr
 8005614:	40012c00 	.word	0x40012c00
 8005618:	40013400 	.word	0x40013400

0800561c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800561c:	b480      	push	{r7}
 800561e:	b087      	sub	sp, #28
 8005620:	af00      	add	r7, sp, #0
 8005622:	6078      	str	r0, [r7, #4]
 8005624:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	6a1b      	ldr	r3, [r3, #32]
 800562a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	6a1b      	ldr	r3, [r3, #32]
 8005630:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	685b      	ldr	r3, [r3, #4]
 800563c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	69db      	ldr	r3, [r3, #28]
 8005642:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800564a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	f023 0303 	bic.w	r3, r3, #3
 8005652:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005654:	683b      	ldr	r3, [r7, #0]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	68fa      	ldr	r2, [r7, #12]
 800565a:	4313      	orrs	r3, r2
 800565c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800565e:	697b      	ldr	r3, [r7, #20]
 8005660:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005664:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005666:	683b      	ldr	r3, [r7, #0]
 8005668:	689b      	ldr	r3, [r3, #8]
 800566a:	021b      	lsls	r3, r3, #8
 800566c:	697a      	ldr	r2, [r7, #20]
 800566e:	4313      	orrs	r3, r2
 8005670:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	4a21      	ldr	r2, [pc, #132]	; (80056fc <TIM_OC3_SetConfig+0xe0>)
 8005676:	4293      	cmp	r3, r2
 8005678:	d003      	beq.n	8005682 <TIM_OC3_SetConfig+0x66>
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	4a20      	ldr	r2, [pc, #128]	; (8005700 <TIM_OC3_SetConfig+0xe4>)
 800567e:	4293      	cmp	r3, r2
 8005680:	d10d      	bne.n	800569e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005682:	697b      	ldr	r3, [r7, #20]
 8005684:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005688:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800568a:	683b      	ldr	r3, [r7, #0]
 800568c:	68db      	ldr	r3, [r3, #12]
 800568e:	021b      	lsls	r3, r3, #8
 8005690:	697a      	ldr	r2, [r7, #20]
 8005692:	4313      	orrs	r3, r2
 8005694:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005696:	697b      	ldr	r3, [r7, #20]
 8005698:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800569c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	4a16      	ldr	r2, [pc, #88]	; (80056fc <TIM_OC3_SetConfig+0xe0>)
 80056a2:	4293      	cmp	r3, r2
 80056a4:	d003      	beq.n	80056ae <TIM_OC3_SetConfig+0x92>
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	4a15      	ldr	r2, [pc, #84]	; (8005700 <TIM_OC3_SetConfig+0xe4>)
 80056aa:	4293      	cmp	r3, r2
 80056ac:	d113      	bne.n	80056d6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80056ae:	693b      	ldr	r3, [r7, #16]
 80056b0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80056b4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80056b6:	693b      	ldr	r3, [r7, #16]
 80056b8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80056bc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80056be:	683b      	ldr	r3, [r7, #0]
 80056c0:	695b      	ldr	r3, [r3, #20]
 80056c2:	011b      	lsls	r3, r3, #4
 80056c4:	693a      	ldr	r2, [r7, #16]
 80056c6:	4313      	orrs	r3, r2
 80056c8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80056ca:	683b      	ldr	r3, [r7, #0]
 80056cc:	699b      	ldr	r3, [r3, #24]
 80056ce:	011b      	lsls	r3, r3, #4
 80056d0:	693a      	ldr	r2, [r7, #16]
 80056d2:	4313      	orrs	r3, r2
 80056d4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	693a      	ldr	r2, [r7, #16]
 80056da:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	68fa      	ldr	r2, [r7, #12]
 80056e0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80056e2:	683b      	ldr	r3, [r7, #0]
 80056e4:	685a      	ldr	r2, [r3, #4]
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	697a      	ldr	r2, [r7, #20]
 80056ee:	621a      	str	r2, [r3, #32]
}
 80056f0:	bf00      	nop
 80056f2:	371c      	adds	r7, #28
 80056f4:	46bd      	mov	sp, r7
 80056f6:	bc80      	pop	{r7}
 80056f8:	4770      	bx	lr
 80056fa:	bf00      	nop
 80056fc:	40012c00 	.word	0x40012c00
 8005700:	40013400 	.word	0x40013400

08005704 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005704:	b480      	push	{r7}
 8005706:	b087      	sub	sp, #28
 8005708:	af00      	add	r7, sp, #0
 800570a:	6078      	str	r0, [r7, #4]
 800570c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	6a1b      	ldr	r3, [r3, #32]
 8005712:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	6a1b      	ldr	r3, [r3, #32]
 8005718:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	685b      	ldr	r3, [r3, #4]
 8005724:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	69db      	ldr	r3, [r3, #28]
 800572a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005732:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800573a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800573c:	683b      	ldr	r3, [r7, #0]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	021b      	lsls	r3, r3, #8
 8005742:	68fa      	ldr	r2, [r7, #12]
 8005744:	4313      	orrs	r3, r2
 8005746:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005748:	693b      	ldr	r3, [r7, #16]
 800574a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800574e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005750:	683b      	ldr	r3, [r7, #0]
 8005752:	689b      	ldr	r3, [r3, #8]
 8005754:	031b      	lsls	r3, r3, #12
 8005756:	693a      	ldr	r2, [r7, #16]
 8005758:	4313      	orrs	r3, r2
 800575a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	4a11      	ldr	r2, [pc, #68]	; (80057a4 <TIM_OC4_SetConfig+0xa0>)
 8005760:	4293      	cmp	r3, r2
 8005762:	d003      	beq.n	800576c <TIM_OC4_SetConfig+0x68>
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	4a10      	ldr	r2, [pc, #64]	; (80057a8 <TIM_OC4_SetConfig+0xa4>)
 8005768:	4293      	cmp	r3, r2
 800576a:	d109      	bne.n	8005780 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800576c:	697b      	ldr	r3, [r7, #20]
 800576e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005772:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005774:	683b      	ldr	r3, [r7, #0]
 8005776:	695b      	ldr	r3, [r3, #20]
 8005778:	019b      	lsls	r3, r3, #6
 800577a:	697a      	ldr	r2, [r7, #20]
 800577c:	4313      	orrs	r3, r2
 800577e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	697a      	ldr	r2, [r7, #20]
 8005784:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	68fa      	ldr	r2, [r7, #12]
 800578a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800578c:	683b      	ldr	r3, [r7, #0]
 800578e:	685a      	ldr	r2, [r3, #4]
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	693a      	ldr	r2, [r7, #16]
 8005798:	621a      	str	r2, [r3, #32]
}
 800579a:	bf00      	nop
 800579c:	371c      	adds	r7, #28
 800579e:	46bd      	mov	sp, r7
 80057a0:	bc80      	pop	{r7}
 80057a2:	4770      	bx	lr
 80057a4:	40012c00 	.word	0x40012c00
 80057a8:	40013400 	.word	0x40013400

080057ac <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80057ac:	b480      	push	{r7}
 80057ae:	b087      	sub	sp, #28
 80057b0:	af00      	add	r7, sp, #0
 80057b2:	60f8      	str	r0, [r7, #12]
 80057b4:	60b9      	str	r1, [r7, #8]
 80057b6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	6a1b      	ldr	r3, [r3, #32]
 80057bc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	6a1b      	ldr	r3, [r3, #32]
 80057c2:	f023 0201 	bic.w	r2, r3, #1
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	699b      	ldr	r3, [r3, #24]
 80057ce:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80057d0:	693b      	ldr	r3, [r7, #16]
 80057d2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80057d6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	011b      	lsls	r3, r3, #4
 80057dc:	693a      	ldr	r2, [r7, #16]
 80057de:	4313      	orrs	r3, r2
 80057e0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80057e2:	697b      	ldr	r3, [r7, #20]
 80057e4:	f023 030a 	bic.w	r3, r3, #10
 80057e8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80057ea:	697a      	ldr	r2, [r7, #20]
 80057ec:	68bb      	ldr	r3, [r7, #8]
 80057ee:	4313      	orrs	r3, r2
 80057f0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	693a      	ldr	r2, [r7, #16]
 80057f6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	697a      	ldr	r2, [r7, #20]
 80057fc:	621a      	str	r2, [r3, #32]
}
 80057fe:	bf00      	nop
 8005800:	371c      	adds	r7, #28
 8005802:	46bd      	mov	sp, r7
 8005804:	bc80      	pop	{r7}
 8005806:	4770      	bx	lr

08005808 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005808:	b480      	push	{r7}
 800580a:	b087      	sub	sp, #28
 800580c:	af00      	add	r7, sp, #0
 800580e:	60f8      	str	r0, [r7, #12]
 8005810:	60b9      	str	r1, [r7, #8]
 8005812:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	6a1b      	ldr	r3, [r3, #32]
 8005818:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	6a1b      	ldr	r3, [r3, #32]
 800581e:	f023 0210 	bic.w	r2, r3, #16
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	699b      	ldr	r3, [r3, #24]
 800582a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800582c:	693b      	ldr	r3, [r7, #16]
 800582e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005832:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	031b      	lsls	r3, r3, #12
 8005838:	693a      	ldr	r2, [r7, #16]
 800583a:	4313      	orrs	r3, r2
 800583c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800583e:	697b      	ldr	r3, [r7, #20]
 8005840:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005844:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005846:	68bb      	ldr	r3, [r7, #8]
 8005848:	011b      	lsls	r3, r3, #4
 800584a:	697a      	ldr	r2, [r7, #20]
 800584c:	4313      	orrs	r3, r2
 800584e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	693a      	ldr	r2, [r7, #16]
 8005854:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	697a      	ldr	r2, [r7, #20]
 800585a:	621a      	str	r2, [r3, #32]
}
 800585c:	bf00      	nop
 800585e:	371c      	adds	r7, #28
 8005860:	46bd      	mov	sp, r7
 8005862:	bc80      	pop	{r7}
 8005864:	4770      	bx	lr

08005866 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005866:	b480      	push	{r7}
 8005868:	b085      	sub	sp, #20
 800586a:	af00      	add	r7, sp, #0
 800586c:	6078      	str	r0, [r7, #4]
 800586e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	689b      	ldr	r3, [r3, #8]
 8005874:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800587c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800587e:	683a      	ldr	r2, [r7, #0]
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	4313      	orrs	r3, r2
 8005884:	f043 0307 	orr.w	r3, r3, #7
 8005888:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	68fa      	ldr	r2, [r7, #12]
 800588e:	609a      	str	r2, [r3, #8]
}
 8005890:	bf00      	nop
 8005892:	3714      	adds	r7, #20
 8005894:	46bd      	mov	sp, r7
 8005896:	bc80      	pop	{r7}
 8005898:	4770      	bx	lr

0800589a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800589a:	b480      	push	{r7}
 800589c:	b087      	sub	sp, #28
 800589e:	af00      	add	r7, sp, #0
 80058a0:	60f8      	str	r0, [r7, #12]
 80058a2:	60b9      	str	r1, [r7, #8]
 80058a4:	607a      	str	r2, [r7, #4]
 80058a6:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	689b      	ldr	r3, [r3, #8]
 80058ac:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80058ae:	697b      	ldr	r3, [r7, #20]
 80058b0:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80058b4:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80058b6:	683b      	ldr	r3, [r7, #0]
 80058b8:	021a      	lsls	r2, r3, #8
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	431a      	orrs	r2, r3
 80058be:	68bb      	ldr	r3, [r7, #8]
 80058c0:	4313      	orrs	r3, r2
 80058c2:	697a      	ldr	r2, [r7, #20]
 80058c4:	4313      	orrs	r3, r2
 80058c6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	697a      	ldr	r2, [r7, #20]
 80058cc:	609a      	str	r2, [r3, #8]
}
 80058ce:	bf00      	nop
 80058d0:	371c      	adds	r7, #28
 80058d2:	46bd      	mov	sp, r7
 80058d4:	bc80      	pop	{r7}
 80058d6:	4770      	bx	lr

080058d8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80058d8:	b480      	push	{r7}
 80058da:	b087      	sub	sp, #28
 80058dc:	af00      	add	r7, sp, #0
 80058de:	60f8      	str	r0, [r7, #12]
 80058e0:	60b9      	str	r1, [r7, #8]
 80058e2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80058e4:	68bb      	ldr	r3, [r7, #8]
 80058e6:	f003 031f 	and.w	r3, r3, #31
 80058ea:	2201      	movs	r2, #1
 80058ec:	fa02 f303 	lsl.w	r3, r2, r3
 80058f0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	6a1a      	ldr	r2, [r3, #32]
 80058f6:	697b      	ldr	r3, [r7, #20]
 80058f8:	43db      	mvns	r3, r3
 80058fa:	401a      	ands	r2, r3
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	6a1a      	ldr	r2, [r3, #32]
 8005904:	68bb      	ldr	r3, [r7, #8]
 8005906:	f003 031f 	and.w	r3, r3, #31
 800590a:	6879      	ldr	r1, [r7, #4]
 800590c:	fa01 f303 	lsl.w	r3, r1, r3
 8005910:	431a      	orrs	r2, r3
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	621a      	str	r2, [r3, #32]
}
 8005916:	bf00      	nop
 8005918:	371c      	adds	r7, #28
 800591a:	46bd      	mov	sp, r7
 800591c:	bc80      	pop	{r7}
 800591e:	4770      	bx	lr

08005920 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005920:	b480      	push	{r7}
 8005922:	b085      	sub	sp, #20
 8005924:	af00      	add	r7, sp, #0
 8005926:	6078      	str	r0, [r7, #4]
 8005928:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005930:	2b01      	cmp	r3, #1
 8005932:	d101      	bne.n	8005938 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005934:	2302      	movs	r3, #2
 8005936:	e050      	b.n	80059da <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	2201      	movs	r2, #1
 800593c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	2202      	movs	r2, #2
 8005944:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	685b      	ldr	r3, [r3, #4]
 800594e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	689b      	ldr	r3, [r3, #8]
 8005956:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800595e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005960:	683b      	ldr	r3, [r7, #0]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	68fa      	ldr	r2, [r7, #12]
 8005966:	4313      	orrs	r3, r2
 8005968:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	68fa      	ldr	r2, [r7, #12]
 8005970:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	4a1b      	ldr	r2, [pc, #108]	; (80059e4 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8005978:	4293      	cmp	r3, r2
 800597a:	d018      	beq.n	80059ae <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	4a19      	ldr	r2, [pc, #100]	; (80059e8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005982:	4293      	cmp	r3, r2
 8005984:	d013      	beq.n	80059ae <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800598e:	d00e      	beq.n	80059ae <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	4a15      	ldr	r2, [pc, #84]	; (80059ec <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8005996:	4293      	cmp	r3, r2
 8005998:	d009      	beq.n	80059ae <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	4a14      	ldr	r2, [pc, #80]	; (80059f0 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80059a0:	4293      	cmp	r3, r2
 80059a2:	d004      	beq.n	80059ae <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	4a12      	ldr	r2, [pc, #72]	; (80059f4 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80059aa:	4293      	cmp	r3, r2
 80059ac:	d10c      	bne.n	80059c8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80059ae:	68bb      	ldr	r3, [r7, #8]
 80059b0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80059b4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80059b6:	683b      	ldr	r3, [r7, #0]
 80059b8:	685b      	ldr	r3, [r3, #4]
 80059ba:	68ba      	ldr	r2, [r7, #8]
 80059bc:	4313      	orrs	r3, r2
 80059be:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	68ba      	ldr	r2, [r7, #8]
 80059c6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	2201      	movs	r2, #1
 80059cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	2200      	movs	r2, #0
 80059d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80059d8:	2300      	movs	r3, #0
}
 80059da:	4618      	mov	r0, r3
 80059dc:	3714      	adds	r7, #20
 80059de:	46bd      	mov	sp, r7
 80059e0:	bc80      	pop	{r7}
 80059e2:	4770      	bx	lr
 80059e4:	40012c00 	.word	0x40012c00
 80059e8:	40013400 	.word	0x40013400
 80059ec:	40000400 	.word	0x40000400
 80059f0:	40000800 	.word	0x40000800
 80059f4:	40000c00 	.word	0x40000c00

080059f8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80059f8:	b480      	push	{r7}
 80059fa:	b085      	sub	sp, #20
 80059fc:	af00      	add	r7, sp, #0
 80059fe:	6078      	str	r0, [r7, #4]
 8005a00:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005a02:	2300      	movs	r3, #0
 8005a04:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005a0c:	2b01      	cmp	r3, #1
 8005a0e:	d101      	bne.n	8005a14 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005a10:	2302      	movs	r3, #2
 8005a12:	e03d      	b.n	8005a90 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	2201      	movs	r2, #1
 8005a18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8005a22:	683b      	ldr	r3, [r7, #0]
 8005a24:	68db      	ldr	r3, [r3, #12]
 8005a26:	4313      	orrs	r3, r2
 8005a28:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005a30:	683b      	ldr	r3, [r7, #0]
 8005a32:	689b      	ldr	r3, [r3, #8]
 8005a34:	4313      	orrs	r3, r2
 8005a36:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8005a3e:	683b      	ldr	r3, [r7, #0]
 8005a40:	685b      	ldr	r3, [r3, #4]
 8005a42:	4313      	orrs	r3, r2
 8005a44:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8005a4c:	683b      	ldr	r3, [r7, #0]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	4313      	orrs	r3, r2
 8005a52:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005a5a:	683b      	ldr	r3, [r7, #0]
 8005a5c:	691b      	ldr	r3, [r3, #16]
 8005a5e:	4313      	orrs	r3, r2
 8005a60:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8005a68:	683b      	ldr	r3, [r7, #0]
 8005a6a:	695b      	ldr	r3, [r3, #20]
 8005a6c:	4313      	orrs	r3, r2
 8005a6e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8005a76:	683b      	ldr	r3, [r7, #0]
 8005a78:	69db      	ldr	r3, [r3, #28]
 8005a7a:	4313      	orrs	r3, r2
 8005a7c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	68fa      	ldr	r2, [r7, #12]
 8005a84:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	2200      	movs	r2, #0
 8005a8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005a8e:	2300      	movs	r3, #0
}
 8005a90:	4618      	mov	r0, r3
 8005a92:	3714      	adds	r7, #20
 8005a94:	46bd      	mov	sp, r7
 8005a96:	bc80      	pop	{r7}
 8005a98:	4770      	bx	lr

08005a9a <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005a9a:	b480      	push	{r7}
 8005a9c:	b083      	sub	sp, #12
 8005a9e:	af00      	add	r7, sp, #0
 8005aa0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005aa2:	bf00      	nop
 8005aa4:	370c      	adds	r7, #12
 8005aa6:	46bd      	mov	sp, r7
 8005aa8:	bc80      	pop	{r7}
 8005aaa:	4770      	bx	lr

08005aac <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005aac:	b480      	push	{r7}
 8005aae:	b083      	sub	sp, #12
 8005ab0:	af00      	add	r7, sp, #0
 8005ab2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005ab4:	bf00      	nop
 8005ab6:	370c      	adds	r7, #12
 8005ab8:	46bd      	mov	sp, r7
 8005aba:	bc80      	pop	{r7}
 8005abc:	4770      	bx	lr

08005abe <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005abe:	b580      	push	{r7, lr}
 8005ac0:	b082      	sub	sp, #8
 8005ac2:	af00      	add	r7, sp, #0
 8005ac4:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d101      	bne.n	8005ad0 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005acc:	2301      	movs	r3, #1
 8005ace:	e042      	b.n	8005b56 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005ad6:	b2db      	uxtb	r3, r3
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d106      	bne.n	8005aea <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	2200      	movs	r2, #0
 8005ae0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005ae4:	6878      	ldr	r0, [r7, #4]
 8005ae6:	f7fb fdd5 	bl	8001694 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	2224      	movs	r2, #36	; 0x24
 8005aee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	68da      	ldr	r2, [r3, #12]
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005b00:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005b02:	6878      	ldr	r0, [r7, #4]
 8005b04:	f000 f972 	bl	8005dec <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	691a      	ldr	r2, [r3, #16]
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005b16:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	695a      	ldr	r2, [r3, #20]
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005b26:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	68da      	ldr	r2, [r3, #12]
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005b36:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	2200      	movs	r2, #0
 8005b3c:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	2220      	movs	r2, #32
 8005b42:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	2220      	movs	r2, #32
 8005b4a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	2200      	movs	r2, #0
 8005b52:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8005b54:	2300      	movs	r3, #0
}
 8005b56:	4618      	mov	r0, r3
 8005b58:	3708      	adds	r7, #8
 8005b5a:	46bd      	mov	sp, r7
 8005b5c:	bd80      	pop	{r7, pc}

08005b5e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005b5e:	b580      	push	{r7, lr}
 8005b60:	b08a      	sub	sp, #40	; 0x28
 8005b62:	af02      	add	r7, sp, #8
 8005b64:	60f8      	str	r0, [r7, #12]
 8005b66:	60b9      	str	r1, [r7, #8]
 8005b68:	603b      	str	r3, [r7, #0]
 8005b6a:	4613      	mov	r3, r2
 8005b6c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005b6e:	2300      	movs	r3, #0
 8005b70:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005b78:	b2db      	uxtb	r3, r3
 8005b7a:	2b20      	cmp	r3, #32
 8005b7c:	d175      	bne.n	8005c6a <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005b7e:	68bb      	ldr	r3, [r7, #8]
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	d002      	beq.n	8005b8a <HAL_UART_Transmit+0x2c>
 8005b84:	88fb      	ldrh	r3, [r7, #6]
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d101      	bne.n	8005b8e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005b8a:	2301      	movs	r3, #1
 8005b8c:	e06e      	b.n	8005c6c <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	2200      	movs	r2, #0
 8005b92:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	2221      	movs	r2, #33	; 0x21
 8005b98:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005b9c:	f7fb ffe8 	bl	8001b70 <HAL_GetTick>
 8005ba0:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	88fa      	ldrh	r2, [r7, #6]
 8005ba6:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	88fa      	ldrh	r2, [r7, #6]
 8005bac:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	689b      	ldr	r3, [r3, #8]
 8005bb2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005bb6:	d108      	bne.n	8005bca <HAL_UART_Transmit+0x6c>
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	691b      	ldr	r3, [r3, #16]
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d104      	bne.n	8005bca <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005bc0:	2300      	movs	r3, #0
 8005bc2:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005bc4:	68bb      	ldr	r3, [r7, #8]
 8005bc6:	61bb      	str	r3, [r7, #24]
 8005bc8:	e003      	b.n	8005bd2 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005bca:	68bb      	ldr	r3, [r7, #8]
 8005bcc:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005bce:	2300      	movs	r3, #0
 8005bd0:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005bd2:	e02e      	b.n	8005c32 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005bd4:	683b      	ldr	r3, [r7, #0]
 8005bd6:	9300      	str	r3, [sp, #0]
 8005bd8:	697b      	ldr	r3, [r7, #20]
 8005bda:	2200      	movs	r2, #0
 8005bdc:	2180      	movs	r1, #128	; 0x80
 8005bde:	68f8      	ldr	r0, [r7, #12]
 8005be0:	f000 f848 	bl	8005c74 <UART_WaitOnFlagUntilTimeout>
 8005be4:	4603      	mov	r3, r0
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d005      	beq.n	8005bf6 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	2220      	movs	r2, #32
 8005bee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        return HAL_TIMEOUT;
 8005bf2:	2303      	movs	r3, #3
 8005bf4:	e03a      	b.n	8005c6c <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8005bf6:	69fb      	ldr	r3, [r7, #28]
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	d10b      	bne.n	8005c14 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005bfc:	69bb      	ldr	r3, [r7, #24]
 8005bfe:	881b      	ldrh	r3, [r3, #0]
 8005c00:	461a      	mov	r2, r3
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005c0a:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005c0c:	69bb      	ldr	r3, [r7, #24]
 8005c0e:	3302      	adds	r3, #2
 8005c10:	61bb      	str	r3, [r7, #24]
 8005c12:	e007      	b.n	8005c24 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005c14:	69fb      	ldr	r3, [r7, #28]
 8005c16:	781a      	ldrb	r2, [r3, #0]
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005c1e:	69fb      	ldr	r3, [r7, #28]
 8005c20:	3301      	adds	r3, #1
 8005c22:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005c28:	b29b      	uxth	r3, r3
 8005c2a:	3b01      	subs	r3, #1
 8005c2c:	b29a      	uxth	r2, r3
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005c36:	b29b      	uxth	r3, r3
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d1cb      	bne.n	8005bd4 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005c3c:	683b      	ldr	r3, [r7, #0]
 8005c3e:	9300      	str	r3, [sp, #0]
 8005c40:	697b      	ldr	r3, [r7, #20]
 8005c42:	2200      	movs	r2, #0
 8005c44:	2140      	movs	r1, #64	; 0x40
 8005c46:	68f8      	ldr	r0, [r7, #12]
 8005c48:	f000 f814 	bl	8005c74 <UART_WaitOnFlagUntilTimeout>
 8005c4c:	4603      	mov	r3, r0
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d005      	beq.n	8005c5e <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	2220      	movs	r2, #32
 8005c56:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      return HAL_TIMEOUT;
 8005c5a:	2303      	movs	r3, #3
 8005c5c:	e006      	b.n	8005c6c <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	2220      	movs	r2, #32
 8005c62:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8005c66:	2300      	movs	r3, #0
 8005c68:	e000      	b.n	8005c6c <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005c6a:	2302      	movs	r3, #2
  }
}
 8005c6c:	4618      	mov	r0, r3
 8005c6e:	3720      	adds	r7, #32
 8005c70:	46bd      	mov	sp, r7
 8005c72:	bd80      	pop	{r7, pc}

08005c74 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005c74:	b580      	push	{r7, lr}
 8005c76:	b086      	sub	sp, #24
 8005c78:	af00      	add	r7, sp, #0
 8005c7a:	60f8      	str	r0, [r7, #12]
 8005c7c:	60b9      	str	r1, [r7, #8]
 8005c7e:	603b      	str	r3, [r7, #0]
 8005c80:	4613      	mov	r3, r2
 8005c82:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005c84:	e03b      	b.n	8005cfe <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005c86:	6a3b      	ldr	r3, [r7, #32]
 8005c88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c8c:	d037      	beq.n	8005cfe <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005c8e:	f7fb ff6f 	bl	8001b70 <HAL_GetTick>
 8005c92:	4602      	mov	r2, r0
 8005c94:	683b      	ldr	r3, [r7, #0]
 8005c96:	1ad3      	subs	r3, r2, r3
 8005c98:	6a3a      	ldr	r2, [r7, #32]
 8005c9a:	429a      	cmp	r2, r3
 8005c9c:	d302      	bcc.n	8005ca4 <UART_WaitOnFlagUntilTimeout+0x30>
 8005c9e:	6a3b      	ldr	r3, [r7, #32]
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d101      	bne.n	8005ca8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005ca4:	2303      	movs	r3, #3
 8005ca6:	e03a      	b.n	8005d1e <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	68db      	ldr	r3, [r3, #12]
 8005cae:	f003 0304 	and.w	r3, r3, #4
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	d023      	beq.n	8005cfe <UART_WaitOnFlagUntilTimeout+0x8a>
 8005cb6:	68bb      	ldr	r3, [r7, #8]
 8005cb8:	2b80      	cmp	r3, #128	; 0x80
 8005cba:	d020      	beq.n	8005cfe <UART_WaitOnFlagUntilTimeout+0x8a>
 8005cbc:	68bb      	ldr	r3, [r7, #8]
 8005cbe:	2b40      	cmp	r3, #64	; 0x40
 8005cc0:	d01d      	beq.n	8005cfe <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	f003 0308 	and.w	r3, r3, #8
 8005ccc:	2b08      	cmp	r3, #8
 8005cce:	d116      	bne.n	8005cfe <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005cd0:	2300      	movs	r3, #0
 8005cd2:	617b      	str	r3, [r7, #20]
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	617b      	str	r3, [r7, #20]
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	685b      	ldr	r3, [r3, #4]
 8005ce2:	617b      	str	r3, [r7, #20]
 8005ce4:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005ce6:	68f8      	ldr	r0, [r7, #12]
 8005ce8:	f000 f81d 	bl	8005d26 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	2208      	movs	r2, #8
 8005cf0:	645a      	str	r2, [r3, #68]	; 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	2200      	movs	r2, #0
 8005cf6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8005cfa:	2301      	movs	r3, #1
 8005cfc:	e00f      	b.n	8005d1e <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	681a      	ldr	r2, [r3, #0]
 8005d04:	68bb      	ldr	r3, [r7, #8]
 8005d06:	4013      	ands	r3, r2
 8005d08:	68ba      	ldr	r2, [r7, #8]
 8005d0a:	429a      	cmp	r2, r3
 8005d0c:	bf0c      	ite	eq
 8005d0e:	2301      	moveq	r3, #1
 8005d10:	2300      	movne	r3, #0
 8005d12:	b2db      	uxtb	r3, r3
 8005d14:	461a      	mov	r2, r3
 8005d16:	79fb      	ldrb	r3, [r7, #7]
 8005d18:	429a      	cmp	r2, r3
 8005d1a:	d0b4      	beq.n	8005c86 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005d1c:	2300      	movs	r3, #0
}
 8005d1e:	4618      	mov	r0, r3
 8005d20:	3718      	adds	r7, #24
 8005d22:	46bd      	mov	sp, r7
 8005d24:	bd80      	pop	{r7, pc}

08005d26 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005d26:	b480      	push	{r7}
 8005d28:	b095      	sub	sp, #84	; 0x54
 8005d2a:	af00      	add	r7, sp, #0
 8005d2c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	330c      	adds	r3, #12
 8005d34:	637b      	str	r3, [r7, #52]	; 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d36:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005d38:	e853 3f00 	ldrex	r3, [r3]
 8005d3c:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005d3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d40:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005d44:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	330c      	adds	r3, #12
 8005d4c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005d4e:	643a      	str	r2, [r7, #64]	; 0x40
 8005d50:	63fb      	str	r3, [r7, #60]	; 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d52:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005d54:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005d56:	e841 2300 	strex	r3, r2, [r1]
 8005d5a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005d5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	d1e5      	bne.n	8005d2e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	3314      	adds	r3, #20
 8005d68:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d6a:	6a3b      	ldr	r3, [r7, #32]
 8005d6c:	e853 3f00 	ldrex	r3, [r3]
 8005d70:	61fb      	str	r3, [r7, #28]
   return(result);
 8005d72:	69fb      	ldr	r3, [r7, #28]
 8005d74:	f023 0301 	bic.w	r3, r3, #1
 8005d78:	64bb      	str	r3, [r7, #72]	; 0x48
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	3314      	adds	r3, #20
 8005d80:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005d82:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005d84:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d86:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005d88:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005d8a:	e841 2300 	strex	r3, r2, [r1]
 8005d8e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005d90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d1e5      	bne.n	8005d62 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d9a:	2b01      	cmp	r3, #1
 8005d9c:	d119      	bne.n	8005dd2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	330c      	adds	r3, #12
 8005da4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	e853 3f00 	ldrex	r3, [r3]
 8005dac:	60bb      	str	r3, [r7, #8]
   return(result);
 8005dae:	68bb      	ldr	r3, [r7, #8]
 8005db0:	f023 0310 	bic.w	r3, r3, #16
 8005db4:	647b      	str	r3, [r7, #68]	; 0x44
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	330c      	adds	r3, #12
 8005dbc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005dbe:	61ba      	str	r2, [r7, #24]
 8005dc0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005dc2:	6979      	ldr	r1, [r7, #20]
 8005dc4:	69ba      	ldr	r2, [r7, #24]
 8005dc6:	e841 2300 	strex	r3, r2, [r1]
 8005dca:	613b      	str	r3, [r7, #16]
   return(result);
 8005dcc:	693b      	ldr	r3, [r7, #16]
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d1e5      	bne.n	8005d9e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	2220      	movs	r2, #32
 8005dd6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	2200      	movs	r2, #0
 8005dde:	631a      	str	r2, [r3, #48]	; 0x30
}
 8005de0:	bf00      	nop
 8005de2:	3754      	adds	r7, #84	; 0x54
 8005de4:	46bd      	mov	sp, r7
 8005de6:	bc80      	pop	{r7}
 8005de8:	4770      	bx	lr
	...

08005dec <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005dec:	b580      	push	{r7, lr}
 8005dee:	b084      	sub	sp, #16
 8005df0:	af00      	add	r7, sp, #0
 8005df2:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	691b      	ldr	r3, [r3, #16]
 8005dfa:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	68da      	ldr	r2, [r3, #12]
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	430a      	orrs	r2, r1
 8005e08:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	689a      	ldr	r2, [r3, #8]
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	691b      	ldr	r3, [r3, #16]
 8005e12:	431a      	orrs	r2, r3
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	695b      	ldr	r3, [r3, #20]
 8005e18:	4313      	orrs	r3, r2
 8005e1a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	68db      	ldr	r3, [r3, #12]
 8005e22:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8005e26:	f023 030c 	bic.w	r3, r3, #12
 8005e2a:	687a      	ldr	r2, [r7, #4]
 8005e2c:	6812      	ldr	r2, [r2, #0]
 8005e2e:	68b9      	ldr	r1, [r7, #8]
 8005e30:	430b      	orrs	r3, r1
 8005e32:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	695b      	ldr	r3, [r3, #20]
 8005e3a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	699a      	ldr	r2, [r3, #24]
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	430a      	orrs	r2, r1
 8005e48:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	4a2c      	ldr	r2, [pc, #176]	; (8005f00 <UART_SetConfig+0x114>)
 8005e50:	4293      	cmp	r3, r2
 8005e52:	d103      	bne.n	8005e5c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005e54:	f7fe fa20 	bl	8004298 <HAL_RCC_GetPCLK2Freq>
 8005e58:	60f8      	str	r0, [r7, #12]
 8005e5a:	e002      	b.n	8005e62 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8005e5c:	f7fe fa08 	bl	8004270 <HAL_RCC_GetPCLK1Freq>
 8005e60:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005e62:	68fa      	ldr	r2, [r7, #12]
 8005e64:	4613      	mov	r3, r2
 8005e66:	009b      	lsls	r3, r3, #2
 8005e68:	4413      	add	r3, r2
 8005e6a:	009a      	lsls	r2, r3, #2
 8005e6c:	441a      	add	r2, r3
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	685b      	ldr	r3, [r3, #4]
 8005e72:	009b      	lsls	r3, r3, #2
 8005e74:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e78:	4a22      	ldr	r2, [pc, #136]	; (8005f04 <UART_SetConfig+0x118>)
 8005e7a:	fba2 2303 	umull	r2, r3, r2, r3
 8005e7e:	095b      	lsrs	r3, r3, #5
 8005e80:	0119      	lsls	r1, r3, #4
 8005e82:	68fa      	ldr	r2, [r7, #12]
 8005e84:	4613      	mov	r3, r2
 8005e86:	009b      	lsls	r3, r3, #2
 8005e88:	4413      	add	r3, r2
 8005e8a:	009a      	lsls	r2, r3, #2
 8005e8c:	441a      	add	r2, r3
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	685b      	ldr	r3, [r3, #4]
 8005e92:	009b      	lsls	r3, r3, #2
 8005e94:	fbb2 f2f3 	udiv	r2, r2, r3
 8005e98:	4b1a      	ldr	r3, [pc, #104]	; (8005f04 <UART_SetConfig+0x118>)
 8005e9a:	fba3 0302 	umull	r0, r3, r3, r2
 8005e9e:	095b      	lsrs	r3, r3, #5
 8005ea0:	2064      	movs	r0, #100	; 0x64
 8005ea2:	fb00 f303 	mul.w	r3, r0, r3
 8005ea6:	1ad3      	subs	r3, r2, r3
 8005ea8:	011b      	lsls	r3, r3, #4
 8005eaa:	3332      	adds	r3, #50	; 0x32
 8005eac:	4a15      	ldr	r2, [pc, #84]	; (8005f04 <UART_SetConfig+0x118>)
 8005eae:	fba2 2303 	umull	r2, r3, r2, r3
 8005eb2:	095b      	lsrs	r3, r3, #5
 8005eb4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005eb8:	4419      	add	r1, r3
 8005eba:	68fa      	ldr	r2, [r7, #12]
 8005ebc:	4613      	mov	r3, r2
 8005ebe:	009b      	lsls	r3, r3, #2
 8005ec0:	4413      	add	r3, r2
 8005ec2:	009a      	lsls	r2, r3, #2
 8005ec4:	441a      	add	r2, r3
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	685b      	ldr	r3, [r3, #4]
 8005eca:	009b      	lsls	r3, r3, #2
 8005ecc:	fbb2 f2f3 	udiv	r2, r2, r3
 8005ed0:	4b0c      	ldr	r3, [pc, #48]	; (8005f04 <UART_SetConfig+0x118>)
 8005ed2:	fba3 0302 	umull	r0, r3, r3, r2
 8005ed6:	095b      	lsrs	r3, r3, #5
 8005ed8:	2064      	movs	r0, #100	; 0x64
 8005eda:	fb00 f303 	mul.w	r3, r0, r3
 8005ede:	1ad3      	subs	r3, r2, r3
 8005ee0:	011b      	lsls	r3, r3, #4
 8005ee2:	3332      	adds	r3, #50	; 0x32
 8005ee4:	4a07      	ldr	r2, [pc, #28]	; (8005f04 <UART_SetConfig+0x118>)
 8005ee6:	fba2 2303 	umull	r2, r3, r2, r3
 8005eea:	095b      	lsrs	r3, r3, #5
 8005eec:	f003 020f 	and.w	r2, r3, #15
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	440a      	add	r2, r1
 8005ef6:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8005ef8:	bf00      	nop
 8005efa:	3710      	adds	r7, #16
 8005efc:	46bd      	mov	sp, r7
 8005efe:	bd80      	pop	{r7, pc}
 8005f00:	40013800 	.word	0x40013800
 8005f04:	51eb851f 	.word	0x51eb851f

08005f08 <USB_CoreInit>:
  * @param  cfg pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8005f08:	b480      	push	{r7}
 8005f0a:	b085      	sub	sp, #20
 8005f0c:	af00      	add	r7, sp, #0
 8005f0e:	60f8      	str	r0, [r7, #12]
 8005f10:	4638      	mov	r0, r7
 8005f12:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8005f16:	2300      	movs	r3, #0
}
 8005f18:	4618      	mov	r0, r3
 8005f1a:	3714      	adds	r7, #20
 8005f1c:	46bd      	mov	sp, r7
 8005f1e:	bc80      	pop	{r7}
 8005f20:	4770      	bx	lr

08005f22 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8005f22:	b480      	push	{r7}
 8005f24:	b085      	sub	sp, #20
 8005f26:	af00      	add	r7, sp, #0
 8005f28:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8005f2a:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8005f2e:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8005f36:	b29a      	uxth	r2, r3
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	b29b      	uxth	r3, r3
 8005f3c:	43db      	mvns	r3, r3
 8005f3e:	b29b      	uxth	r3, r3
 8005f40:	4013      	ands	r3, r2
 8005f42:	b29a      	uxth	r2, r3
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8005f4a:	2300      	movs	r3, #0
}
 8005f4c:	4618      	mov	r0, r3
 8005f4e:	3714      	adds	r7, #20
 8005f50:	46bd      	mov	sp, r7
 8005f52:	bc80      	pop	{r7}
 8005f54:	4770      	bx	lr

08005f56 <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 8005f56:	b480      	push	{r7}
 8005f58:	b083      	sub	sp, #12
 8005f5a:	af00      	add	r7, sp, #0
 8005f5c:	6078      	str	r0, [r7, #4]
 8005f5e:	460b      	mov	r3, r1
 8005f60:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8005f62:	2300      	movs	r3, #0
}
 8005f64:	4618      	mov	r0, r3
 8005f66:	370c      	adds	r7, #12
 8005f68:	46bd      	mov	sp, r7
 8005f6a:	bc80      	pop	{r7}
 8005f6c:	4770      	bx	lr

08005f6e <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8005f6e:	b480      	push	{r7}
 8005f70:	b085      	sub	sp, #20
 8005f72:	af00      	add	r7, sp, #0
 8005f74:	60f8      	str	r0, [r7, #12]
 8005f76:	4638      	mov	r0, r7
 8005f78:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	2201      	movs	r2, #1
 8005f80:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	2200      	movs	r2, #0
 8005f88:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	2200      	movs	r2, #0
 8005f90:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	2200      	movs	r2, #0
 8005f98:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8005f9c:	2300      	movs	r3, #0
}
 8005f9e:	4618      	mov	r0, r3
 8005fa0:	3714      	adds	r7, #20
 8005fa2:	46bd      	mov	sp, r7
 8005fa4:	bc80      	pop	{r7}
 8005fa6:	4770      	bx	lr

08005fa8 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 8005fa8:	b480      	push	{r7}
 8005faa:	b083      	sub	sp, #12
 8005fac:	af00      	add	r7, sp, #0
 8005fae:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8005fb0:	2300      	movs	r3, #0
}
 8005fb2:	4618      	mov	r0, r3
 8005fb4:	370c      	adds	r7, #12
 8005fb6:	46bd      	mov	sp, r7
 8005fb8:	bc80      	pop	{r7}
 8005fba:	4770      	bx	lr

08005fbc <siprintf>:
 8005fbc:	b40e      	push	{r1, r2, r3}
 8005fbe:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005fc2:	b500      	push	{lr}
 8005fc4:	b09c      	sub	sp, #112	; 0x70
 8005fc6:	ab1d      	add	r3, sp, #116	; 0x74
 8005fc8:	9002      	str	r0, [sp, #8]
 8005fca:	9006      	str	r0, [sp, #24]
 8005fcc:	9107      	str	r1, [sp, #28]
 8005fce:	9104      	str	r1, [sp, #16]
 8005fd0:	4808      	ldr	r0, [pc, #32]	; (8005ff4 <siprintf+0x38>)
 8005fd2:	4909      	ldr	r1, [pc, #36]	; (8005ff8 <siprintf+0x3c>)
 8005fd4:	f853 2b04 	ldr.w	r2, [r3], #4
 8005fd8:	9105      	str	r1, [sp, #20]
 8005fda:	6800      	ldr	r0, [r0, #0]
 8005fdc:	a902      	add	r1, sp, #8
 8005fde:	9301      	str	r3, [sp, #4]
 8005fe0:	f000 f99c 	bl	800631c <_svfiprintf_r>
 8005fe4:	2200      	movs	r2, #0
 8005fe6:	9b02      	ldr	r3, [sp, #8]
 8005fe8:	701a      	strb	r2, [r3, #0]
 8005fea:	b01c      	add	sp, #112	; 0x70
 8005fec:	f85d eb04 	ldr.w	lr, [sp], #4
 8005ff0:	b003      	add	sp, #12
 8005ff2:	4770      	bx	lr
 8005ff4:	20000058 	.word	0x20000058
 8005ff8:	ffff0208 	.word	0xffff0208

08005ffc <memset>:
 8005ffc:	4603      	mov	r3, r0
 8005ffe:	4402      	add	r2, r0
 8006000:	4293      	cmp	r3, r2
 8006002:	d100      	bne.n	8006006 <memset+0xa>
 8006004:	4770      	bx	lr
 8006006:	f803 1b01 	strb.w	r1, [r3], #1
 800600a:	e7f9      	b.n	8006000 <memset+0x4>

0800600c <__errno>:
 800600c:	4b01      	ldr	r3, [pc, #4]	; (8006014 <__errno+0x8>)
 800600e:	6818      	ldr	r0, [r3, #0]
 8006010:	4770      	bx	lr
 8006012:	bf00      	nop
 8006014:	20000058 	.word	0x20000058

08006018 <__libc_init_array>:
 8006018:	b570      	push	{r4, r5, r6, lr}
 800601a:	2600      	movs	r6, #0
 800601c:	4d0c      	ldr	r5, [pc, #48]	; (8006050 <__libc_init_array+0x38>)
 800601e:	4c0d      	ldr	r4, [pc, #52]	; (8006054 <__libc_init_array+0x3c>)
 8006020:	1b64      	subs	r4, r4, r5
 8006022:	10a4      	asrs	r4, r4, #2
 8006024:	42a6      	cmp	r6, r4
 8006026:	d109      	bne.n	800603c <__libc_init_array+0x24>
 8006028:	f000 fc7a 	bl	8006920 <_init>
 800602c:	2600      	movs	r6, #0
 800602e:	4d0a      	ldr	r5, [pc, #40]	; (8006058 <__libc_init_array+0x40>)
 8006030:	4c0a      	ldr	r4, [pc, #40]	; (800605c <__libc_init_array+0x44>)
 8006032:	1b64      	subs	r4, r4, r5
 8006034:	10a4      	asrs	r4, r4, #2
 8006036:	42a6      	cmp	r6, r4
 8006038:	d105      	bne.n	8006046 <__libc_init_array+0x2e>
 800603a:	bd70      	pop	{r4, r5, r6, pc}
 800603c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006040:	4798      	blx	r3
 8006042:	3601      	adds	r6, #1
 8006044:	e7ee      	b.n	8006024 <__libc_init_array+0xc>
 8006046:	f855 3b04 	ldr.w	r3, [r5], #4
 800604a:	4798      	blx	r3
 800604c:	3601      	adds	r6, #1
 800604e:	e7f2      	b.n	8006036 <__libc_init_array+0x1e>
 8006050:	08006a4c 	.word	0x08006a4c
 8006054:	08006a4c 	.word	0x08006a4c
 8006058:	08006a4c 	.word	0x08006a4c
 800605c:	08006a50 	.word	0x08006a50

08006060 <__retarget_lock_acquire_recursive>:
 8006060:	4770      	bx	lr

08006062 <__retarget_lock_release_recursive>:
 8006062:	4770      	bx	lr

08006064 <memcpy>:
 8006064:	440a      	add	r2, r1
 8006066:	4291      	cmp	r1, r2
 8006068:	f100 33ff 	add.w	r3, r0, #4294967295
 800606c:	d100      	bne.n	8006070 <memcpy+0xc>
 800606e:	4770      	bx	lr
 8006070:	b510      	push	{r4, lr}
 8006072:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006076:	4291      	cmp	r1, r2
 8006078:	f803 4f01 	strb.w	r4, [r3, #1]!
 800607c:	d1f9      	bne.n	8006072 <memcpy+0xe>
 800607e:	bd10      	pop	{r4, pc}

08006080 <_free_r>:
 8006080:	b538      	push	{r3, r4, r5, lr}
 8006082:	4605      	mov	r5, r0
 8006084:	2900      	cmp	r1, #0
 8006086:	d040      	beq.n	800610a <_free_r+0x8a>
 8006088:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800608c:	1f0c      	subs	r4, r1, #4
 800608e:	2b00      	cmp	r3, #0
 8006090:	bfb8      	it	lt
 8006092:	18e4      	addlt	r4, r4, r3
 8006094:	f000 f8dc 	bl	8006250 <__malloc_lock>
 8006098:	4a1c      	ldr	r2, [pc, #112]	; (800610c <_free_r+0x8c>)
 800609a:	6813      	ldr	r3, [r2, #0]
 800609c:	b933      	cbnz	r3, 80060ac <_free_r+0x2c>
 800609e:	6063      	str	r3, [r4, #4]
 80060a0:	6014      	str	r4, [r2, #0]
 80060a2:	4628      	mov	r0, r5
 80060a4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80060a8:	f000 b8d8 	b.w	800625c <__malloc_unlock>
 80060ac:	42a3      	cmp	r3, r4
 80060ae:	d908      	bls.n	80060c2 <_free_r+0x42>
 80060b0:	6820      	ldr	r0, [r4, #0]
 80060b2:	1821      	adds	r1, r4, r0
 80060b4:	428b      	cmp	r3, r1
 80060b6:	bf01      	itttt	eq
 80060b8:	6819      	ldreq	r1, [r3, #0]
 80060ba:	685b      	ldreq	r3, [r3, #4]
 80060bc:	1809      	addeq	r1, r1, r0
 80060be:	6021      	streq	r1, [r4, #0]
 80060c0:	e7ed      	b.n	800609e <_free_r+0x1e>
 80060c2:	461a      	mov	r2, r3
 80060c4:	685b      	ldr	r3, [r3, #4]
 80060c6:	b10b      	cbz	r3, 80060cc <_free_r+0x4c>
 80060c8:	42a3      	cmp	r3, r4
 80060ca:	d9fa      	bls.n	80060c2 <_free_r+0x42>
 80060cc:	6811      	ldr	r1, [r2, #0]
 80060ce:	1850      	adds	r0, r2, r1
 80060d0:	42a0      	cmp	r0, r4
 80060d2:	d10b      	bne.n	80060ec <_free_r+0x6c>
 80060d4:	6820      	ldr	r0, [r4, #0]
 80060d6:	4401      	add	r1, r0
 80060d8:	1850      	adds	r0, r2, r1
 80060da:	4283      	cmp	r3, r0
 80060dc:	6011      	str	r1, [r2, #0]
 80060de:	d1e0      	bne.n	80060a2 <_free_r+0x22>
 80060e0:	6818      	ldr	r0, [r3, #0]
 80060e2:	685b      	ldr	r3, [r3, #4]
 80060e4:	4408      	add	r0, r1
 80060e6:	6010      	str	r0, [r2, #0]
 80060e8:	6053      	str	r3, [r2, #4]
 80060ea:	e7da      	b.n	80060a2 <_free_r+0x22>
 80060ec:	d902      	bls.n	80060f4 <_free_r+0x74>
 80060ee:	230c      	movs	r3, #12
 80060f0:	602b      	str	r3, [r5, #0]
 80060f2:	e7d6      	b.n	80060a2 <_free_r+0x22>
 80060f4:	6820      	ldr	r0, [r4, #0]
 80060f6:	1821      	adds	r1, r4, r0
 80060f8:	428b      	cmp	r3, r1
 80060fa:	bf01      	itttt	eq
 80060fc:	6819      	ldreq	r1, [r3, #0]
 80060fe:	685b      	ldreq	r3, [r3, #4]
 8006100:	1809      	addeq	r1, r1, r0
 8006102:	6021      	streq	r1, [r4, #0]
 8006104:	6063      	str	r3, [r4, #4]
 8006106:	6054      	str	r4, [r2, #4]
 8006108:	e7cb      	b.n	80060a2 <_free_r+0x22>
 800610a:	bd38      	pop	{r3, r4, r5, pc}
 800610c:	2000088c 	.word	0x2000088c

08006110 <sbrk_aligned>:
 8006110:	b570      	push	{r4, r5, r6, lr}
 8006112:	4e0e      	ldr	r6, [pc, #56]	; (800614c <sbrk_aligned+0x3c>)
 8006114:	460c      	mov	r4, r1
 8006116:	6831      	ldr	r1, [r6, #0]
 8006118:	4605      	mov	r5, r0
 800611a:	b911      	cbnz	r1, 8006122 <sbrk_aligned+0x12>
 800611c:	f000 fbaa 	bl	8006874 <_sbrk_r>
 8006120:	6030      	str	r0, [r6, #0]
 8006122:	4621      	mov	r1, r4
 8006124:	4628      	mov	r0, r5
 8006126:	f000 fba5 	bl	8006874 <_sbrk_r>
 800612a:	1c43      	adds	r3, r0, #1
 800612c:	d00a      	beq.n	8006144 <sbrk_aligned+0x34>
 800612e:	1cc4      	adds	r4, r0, #3
 8006130:	f024 0403 	bic.w	r4, r4, #3
 8006134:	42a0      	cmp	r0, r4
 8006136:	d007      	beq.n	8006148 <sbrk_aligned+0x38>
 8006138:	1a21      	subs	r1, r4, r0
 800613a:	4628      	mov	r0, r5
 800613c:	f000 fb9a 	bl	8006874 <_sbrk_r>
 8006140:	3001      	adds	r0, #1
 8006142:	d101      	bne.n	8006148 <sbrk_aligned+0x38>
 8006144:	f04f 34ff 	mov.w	r4, #4294967295
 8006148:	4620      	mov	r0, r4
 800614a:	bd70      	pop	{r4, r5, r6, pc}
 800614c:	20000890 	.word	0x20000890

08006150 <_malloc_r>:
 8006150:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006154:	1ccd      	adds	r5, r1, #3
 8006156:	f025 0503 	bic.w	r5, r5, #3
 800615a:	3508      	adds	r5, #8
 800615c:	2d0c      	cmp	r5, #12
 800615e:	bf38      	it	cc
 8006160:	250c      	movcc	r5, #12
 8006162:	2d00      	cmp	r5, #0
 8006164:	4607      	mov	r7, r0
 8006166:	db01      	blt.n	800616c <_malloc_r+0x1c>
 8006168:	42a9      	cmp	r1, r5
 800616a:	d905      	bls.n	8006178 <_malloc_r+0x28>
 800616c:	230c      	movs	r3, #12
 800616e:	2600      	movs	r6, #0
 8006170:	603b      	str	r3, [r7, #0]
 8006172:	4630      	mov	r0, r6
 8006174:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006178:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800624c <_malloc_r+0xfc>
 800617c:	f000 f868 	bl	8006250 <__malloc_lock>
 8006180:	f8d8 3000 	ldr.w	r3, [r8]
 8006184:	461c      	mov	r4, r3
 8006186:	bb5c      	cbnz	r4, 80061e0 <_malloc_r+0x90>
 8006188:	4629      	mov	r1, r5
 800618a:	4638      	mov	r0, r7
 800618c:	f7ff ffc0 	bl	8006110 <sbrk_aligned>
 8006190:	1c43      	adds	r3, r0, #1
 8006192:	4604      	mov	r4, r0
 8006194:	d155      	bne.n	8006242 <_malloc_r+0xf2>
 8006196:	f8d8 4000 	ldr.w	r4, [r8]
 800619a:	4626      	mov	r6, r4
 800619c:	2e00      	cmp	r6, #0
 800619e:	d145      	bne.n	800622c <_malloc_r+0xdc>
 80061a0:	2c00      	cmp	r4, #0
 80061a2:	d048      	beq.n	8006236 <_malloc_r+0xe6>
 80061a4:	6823      	ldr	r3, [r4, #0]
 80061a6:	4631      	mov	r1, r6
 80061a8:	4638      	mov	r0, r7
 80061aa:	eb04 0903 	add.w	r9, r4, r3
 80061ae:	f000 fb61 	bl	8006874 <_sbrk_r>
 80061b2:	4581      	cmp	r9, r0
 80061b4:	d13f      	bne.n	8006236 <_malloc_r+0xe6>
 80061b6:	6821      	ldr	r1, [r4, #0]
 80061b8:	4638      	mov	r0, r7
 80061ba:	1a6d      	subs	r5, r5, r1
 80061bc:	4629      	mov	r1, r5
 80061be:	f7ff ffa7 	bl	8006110 <sbrk_aligned>
 80061c2:	3001      	adds	r0, #1
 80061c4:	d037      	beq.n	8006236 <_malloc_r+0xe6>
 80061c6:	6823      	ldr	r3, [r4, #0]
 80061c8:	442b      	add	r3, r5
 80061ca:	6023      	str	r3, [r4, #0]
 80061cc:	f8d8 3000 	ldr.w	r3, [r8]
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d038      	beq.n	8006246 <_malloc_r+0xf6>
 80061d4:	685a      	ldr	r2, [r3, #4]
 80061d6:	42a2      	cmp	r2, r4
 80061d8:	d12b      	bne.n	8006232 <_malloc_r+0xe2>
 80061da:	2200      	movs	r2, #0
 80061dc:	605a      	str	r2, [r3, #4]
 80061de:	e00f      	b.n	8006200 <_malloc_r+0xb0>
 80061e0:	6822      	ldr	r2, [r4, #0]
 80061e2:	1b52      	subs	r2, r2, r5
 80061e4:	d41f      	bmi.n	8006226 <_malloc_r+0xd6>
 80061e6:	2a0b      	cmp	r2, #11
 80061e8:	d917      	bls.n	800621a <_malloc_r+0xca>
 80061ea:	1961      	adds	r1, r4, r5
 80061ec:	42a3      	cmp	r3, r4
 80061ee:	6025      	str	r5, [r4, #0]
 80061f0:	bf18      	it	ne
 80061f2:	6059      	strne	r1, [r3, #4]
 80061f4:	6863      	ldr	r3, [r4, #4]
 80061f6:	bf08      	it	eq
 80061f8:	f8c8 1000 	streq.w	r1, [r8]
 80061fc:	5162      	str	r2, [r4, r5]
 80061fe:	604b      	str	r3, [r1, #4]
 8006200:	4638      	mov	r0, r7
 8006202:	f104 060b 	add.w	r6, r4, #11
 8006206:	f000 f829 	bl	800625c <__malloc_unlock>
 800620a:	f026 0607 	bic.w	r6, r6, #7
 800620e:	1d23      	adds	r3, r4, #4
 8006210:	1af2      	subs	r2, r6, r3
 8006212:	d0ae      	beq.n	8006172 <_malloc_r+0x22>
 8006214:	1b9b      	subs	r3, r3, r6
 8006216:	50a3      	str	r3, [r4, r2]
 8006218:	e7ab      	b.n	8006172 <_malloc_r+0x22>
 800621a:	42a3      	cmp	r3, r4
 800621c:	6862      	ldr	r2, [r4, #4]
 800621e:	d1dd      	bne.n	80061dc <_malloc_r+0x8c>
 8006220:	f8c8 2000 	str.w	r2, [r8]
 8006224:	e7ec      	b.n	8006200 <_malloc_r+0xb0>
 8006226:	4623      	mov	r3, r4
 8006228:	6864      	ldr	r4, [r4, #4]
 800622a:	e7ac      	b.n	8006186 <_malloc_r+0x36>
 800622c:	4634      	mov	r4, r6
 800622e:	6876      	ldr	r6, [r6, #4]
 8006230:	e7b4      	b.n	800619c <_malloc_r+0x4c>
 8006232:	4613      	mov	r3, r2
 8006234:	e7cc      	b.n	80061d0 <_malloc_r+0x80>
 8006236:	230c      	movs	r3, #12
 8006238:	4638      	mov	r0, r7
 800623a:	603b      	str	r3, [r7, #0]
 800623c:	f000 f80e 	bl	800625c <__malloc_unlock>
 8006240:	e797      	b.n	8006172 <_malloc_r+0x22>
 8006242:	6025      	str	r5, [r4, #0]
 8006244:	e7dc      	b.n	8006200 <_malloc_r+0xb0>
 8006246:	605b      	str	r3, [r3, #4]
 8006248:	deff      	udf	#255	; 0xff
 800624a:	bf00      	nop
 800624c:	2000088c 	.word	0x2000088c

08006250 <__malloc_lock>:
 8006250:	4801      	ldr	r0, [pc, #4]	; (8006258 <__malloc_lock+0x8>)
 8006252:	f7ff bf05 	b.w	8006060 <__retarget_lock_acquire_recursive>
 8006256:	bf00      	nop
 8006258:	20000888 	.word	0x20000888

0800625c <__malloc_unlock>:
 800625c:	4801      	ldr	r0, [pc, #4]	; (8006264 <__malloc_unlock+0x8>)
 800625e:	f7ff bf00 	b.w	8006062 <__retarget_lock_release_recursive>
 8006262:	bf00      	nop
 8006264:	20000888 	.word	0x20000888

08006268 <__ssputs_r>:
 8006268:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800626c:	461f      	mov	r7, r3
 800626e:	688e      	ldr	r6, [r1, #8]
 8006270:	4682      	mov	sl, r0
 8006272:	42be      	cmp	r6, r7
 8006274:	460c      	mov	r4, r1
 8006276:	4690      	mov	r8, r2
 8006278:	680b      	ldr	r3, [r1, #0]
 800627a:	d82c      	bhi.n	80062d6 <__ssputs_r+0x6e>
 800627c:	898a      	ldrh	r2, [r1, #12]
 800627e:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006282:	d026      	beq.n	80062d2 <__ssputs_r+0x6a>
 8006284:	6965      	ldr	r5, [r4, #20]
 8006286:	6909      	ldr	r1, [r1, #16]
 8006288:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800628c:	eba3 0901 	sub.w	r9, r3, r1
 8006290:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006294:	1c7b      	adds	r3, r7, #1
 8006296:	444b      	add	r3, r9
 8006298:	106d      	asrs	r5, r5, #1
 800629a:	429d      	cmp	r5, r3
 800629c:	bf38      	it	cc
 800629e:	461d      	movcc	r5, r3
 80062a0:	0553      	lsls	r3, r2, #21
 80062a2:	d527      	bpl.n	80062f4 <__ssputs_r+0x8c>
 80062a4:	4629      	mov	r1, r5
 80062a6:	f7ff ff53 	bl	8006150 <_malloc_r>
 80062aa:	4606      	mov	r6, r0
 80062ac:	b360      	cbz	r0, 8006308 <__ssputs_r+0xa0>
 80062ae:	464a      	mov	r2, r9
 80062b0:	6921      	ldr	r1, [r4, #16]
 80062b2:	f7ff fed7 	bl	8006064 <memcpy>
 80062b6:	89a3      	ldrh	r3, [r4, #12]
 80062b8:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80062bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80062c0:	81a3      	strh	r3, [r4, #12]
 80062c2:	6126      	str	r6, [r4, #16]
 80062c4:	444e      	add	r6, r9
 80062c6:	6026      	str	r6, [r4, #0]
 80062c8:	463e      	mov	r6, r7
 80062ca:	6165      	str	r5, [r4, #20]
 80062cc:	eba5 0509 	sub.w	r5, r5, r9
 80062d0:	60a5      	str	r5, [r4, #8]
 80062d2:	42be      	cmp	r6, r7
 80062d4:	d900      	bls.n	80062d8 <__ssputs_r+0x70>
 80062d6:	463e      	mov	r6, r7
 80062d8:	4632      	mov	r2, r6
 80062da:	4641      	mov	r1, r8
 80062dc:	6820      	ldr	r0, [r4, #0]
 80062de:	f000 faaf 	bl	8006840 <memmove>
 80062e2:	2000      	movs	r0, #0
 80062e4:	68a3      	ldr	r3, [r4, #8]
 80062e6:	1b9b      	subs	r3, r3, r6
 80062e8:	60a3      	str	r3, [r4, #8]
 80062ea:	6823      	ldr	r3, [r4, #0]
 80062ec:	4433      	add	r3, r6
 80062ee:	6023      	str	r3, [r4, #0]
 80062f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80062f4:	462a      	mov	r2, r5
 80062f6:	f000 fadb 	bl	80068b0 <_realloc_r>
 80062fa:	4606      	mov	r6, r0
 80062fc:	2800      	cmp	r0, #0
 80062fe:	d1e0      	bne.n	80062c2 <__ssputs_r+0x5a>
 8006300:	4650      	mov	r0, sl
 8006302:	6921      	ldr	r1, [r4, #16]
 8006304:	f7ff febc 	bl	8006080 <_free_r>
 8006308:	230c      	movs	r3, #12
 800630a:	f8ca 3000 	str.w	r3, [sl]
 800630e:	89a3      	ldrh	r3, [r4, #12]
 8006310:	f04f 30ff 	mov.w	r0, #4294967295
 8006314:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006318:	81a3      	strh	r3, [r4, #12]
 800631a:	e7e9      	b.n	80062f0 <__ssputs_r+0x88>

0800631c <_svfiprintf_r>:
 800631c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006320:	4698      	mov	r8, r3
 8006322:	898b      	ldrh	r3, [r1, #12]
 8006324:	4607      	mov	r7, r0
 8006326:	061b      	lsls	r3, r3, #24
 8006328:	460d      	mov	r5, r1
 800632a:	4614      	mov	r4, r2
 800632c:	b09d      	sub	sp, #116	; 0x74
 800632e:	d50e      	bpl.n	800634e <_svfiprintf_r+0x32>
 8006330:	690b      	ldr	r3, [r1, #16]
 8006332:	b963      	cbnz	r3, 800634e <_svfiprintf_r+0x32>
 8006334:	2140      	movs	r1, #64	; 0x40
 8006336:	f7ff ff0b 	bl	8006150 <_malloc_r>
 800633a:	6028      	str	r0, [r5, #0]
 800633c:	6128      	str	r0, [r5, #16]
 800633e:	b920      	cbnz	r0, 800634a <_svfiprintf_r+0x2e>
 8006340:	230c      	movs	r3, #12
 8006342:	603b      	str	r3, [r7, #0]
 8006344:	f04f 30ff 	mov.w	r0, #4294967295
 8006348:	e0d0      	b.n	80064ec <_svfiprintf_r+0x1d0>
 800634a:	2340      	movs	r3, #64	; 0x40
 800634c:	616b      	str	r3, [r5, #20]
 800634e:	2300      	movs	r3, #0
 8006350:	9309      	str	r3, [sp, #36]	; 0x24
 8006352:	2320      	movs	r3, #32
 8006354:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006358:	2330      	movs	r3, #48	; 0x30
 800635a:	f04f 0901 	mov.w	r9, #1
 800635e:	f8cd 800c 	str.w	r8, [sp, #12]
 8006362:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 8006504 <_svfiprintf_r+0x1e8>
 8006366:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800636a:	4623      	mov	r3, r4
 800636c:	469a      	mov	sl, r3
 800636e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006372:	b10a      	cbz	r2, 8006378 <_svfiprintf_r+0x5c>
 8006374:	2a25      	cmp	r2, #37	; 0x25
 8006376:	d1f9      	bne.n	800636c <_svfiprintf_r+0x50>
 8006378:	ebba 0b04 	subs.w	fp, sl, r4
 800637c:	d00b      	beq.n	8006396 <_svfiprintf_r+0x7a>
 800637e:	465b      	mov	r3, fp
 8006380:	4622      	mov	r2, r4
 8006382:	4629      	mov	r1, r5
 8006384:	4638      	mov	r0, r7
 8006386:	f7ff ff6f 	bl	8006268 <__ssputs_r>
 800638a:	3001      	adds	r0, #1
 800638c:	f000 80a9 	beq.w	80064e2 <_svfiprintf_r+0x1c6>
 8006390:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006392:	445a      	add	r2, fp
 8006394:	9209      	str	r2, [sp, #36]	; 0x24
 8006396:	f89a 3000 	ldrb.w	r3, [sl]
 800639a:	2b00      	cmp	r3, #0
 800639c:	f000 80a1 	beq.w	80064e2 <_svfiprintf_r+0x1c6>
 80063a0:	2300      	movs	r3, #0
 80063a2:	f04f 32ff 	mov.w	r2, #4294967295
 80063a6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80063aa:	f10a 0a01 	add.w	sl, sl, #1
 80063ae:	9304      	str	r3, [sp, #16]
 80063b0:	9307      	str	r3, [sp, #28]
 80063b2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80063b6:	931a      	str	r3, [sp, #104]	; 0x68
 80063b8:	4654      	mov	r4, sl
 80063ba:	2205      	movs	r2, #5
 80063bc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80063c0:	4850      	ldr	r0, [pc, #320]	; (8006504 <_svfiprintf_r+0x1e8>)
 80063c2:	f000 fa67 	bl	8006894 <memchr>
 80063c6:	9a04      	ldr	r2, [sp, #16]
 80063c8:	b9d8      	cbnz	r0, 8006402 <_svfiprintf_r+0xe6>
 80063ca:	06d0      	lsls	r0, r2, #27
 80063cc:	bf44      	itt	mi
 80063ce:	2320      	movmi	r3, #32
 80063d0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80063d4:	0711      	lsls	r1, r2, #28
 80063d6:	bf44      	itt	mi
 80063d8:	232b      	movmi	r3, #43	; 0x2b
 80063da:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80063de:	f89a 3000 	ldrb.w	r3, [sl]
 80063e2:	2b2a      	cmp	r3, #42	; 0x2a
 80063e4:	d015      	beq.n	8006412 <_svfiprintf_r+0xf6>
 80063e6:	4654      	mov	r4, sl
 80063e8:	2000      	movs	r0, #0
 80063ea:	f04f 0c0a 	mov.w	ip, #10
 80063ee:	9a07      	ldr	r2, [sp, #28]
 80063f0:	4621      	mov	r1, r4
 80063f2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80063f6:	3b30      	subs	r3, #48	; 0x30
 80063f8:	2b09      	cmp	r3, #9
 80063fa:	d94d      	bls.n	8006498 <_svfiprintf_r+0x17c>
 80063fc:	b1b0      	cbz	r0, 800642c <_svfiprintf_r+0x110>
 80063fe:	9207      	str	r2, [sp, #28]
 8006400:	e014      	b.n	800642c <_svfiprintf_r+0x110>
 8006402:	eba0 0308 	sub.w	r3, r0, r8
 8006406:	fa09 f303 	lsl.w	r3, r9, r3
 800640a:	4313      	orrs	r3, r2
 800640c:	46a2      	mov	sl, r4
 800640e:	9304      	str	r3, [sp, #16]
 8006410:	e7d2      	b.n	80063b8 <_svfiprintf_r+0x9c>
 8006412:	9b03      	ldr	r3, [sp, #12]
 8006414:	1d19      	adds	r1, r3, #4
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	9103      	str	r1, [sp, #12]
 800641a:	2b00      	cmp	r3, #0
 800641c:	bfbb      	ittet	lt
 800641e:	425b      	neglt	r3, r3
 8006420:	f042 0202 	orrlt.w	r2, r2, #2
 8006424:	9307      	strge	r3, [sp, #28]
 8006426:	9307      	strlt	r3, [sp, #28]
 8006428:	bfb8      	it	lt
 800642a:	9204      	strlt	r2, [sp, #16]
 800642c:	7823      	ldrb	r3, [r4, #0]
 800642e:	2b2e      	cmp	r3, #46	; 0x2e
 8006430:	d10c      	bne.n	800644c <_svfiprintf_r+0x130>
 8006432:	7863      	ldrb	r3, [r4, #1]
 8006434:	2b2a      	cmp	r3, #42	; 0x2a
 8006436:	d134      	bne.n	80064a2 <_svfiprintf_r+0x186>
 8006438:	9b03      	ldr	r3, [sp, #12]
 800643a:	3402      	adds	r4, #2
 800643c:	1d1a      	adds	r2, r3, #4
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	9203      	str	r2, [sp, #12]
 8006442:	2b00      	cmp	r3, #0
 8006444:	bfb8      	it	lt
 8006446:	f04f 33ff 	movlt.w	r3, #4294967295
 800644a:	9305      	str	r3, [sp, #20]
 800644c:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 8006508 <_svfiprintf_r+0x1ec>
 8006450:	2203      	movs	r2, #3
 8006452:	4650      	mov	r0, sl
 8006454:	7821      	ldrb	r1, [r4, #0]
 8006456:	f000 fa1d 	bl	8006894 <memchr>
 800645a:	b138      	cbz	r0, 800646c <_svfiprintf_r+0x150>
 800645c:	2240      	movs	r2, #64	; 0x40
 800645e:	9b04      	ldr	r3, [sp, #16]
 8006460:	eba0 000a 	sub.w	r0, r0, sl
 8006464:	4082      	lsls	r2, r0
 8006466:	4313      	orrs	r3, r2
 8006468:	3401      	adds	r4, #1
 800646a:	9304      	str	r3, [sp, #16]
 800646c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006470:	2206      	movs	r2, #6
 8006472:	4826      	ldr	r0, [pc, #152]	; (800650c <_svfiprintf_r+0x1f0>)
 8006474:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006478:	f000 fa0c 	bl	8006894 <memchr>
 800647c:	2800      	cmp	r0, #0
 800647e:	d038      	beq.n	80064f2 <_svfiprintf_r+0x1d6>
 8006480:	4b23      	ldr	r3, [pc, #140]	; (8006510 <_svfiprintf_r+0x1f4>)
 8006482:	bb1b      	cbnz	r3, 80064cc <_svfiprintf_r+0x1b0>
 8006484:	9b03      	ldr	r3, [sp, #12]
 8006486:	3307      	adds	r3, #7
 8006488:	f023 0307 	bic.w	r3, r3, #7
 800648c:	3308      	adds	r3, #8
 800648e:	9303      	str	r3, [sp, #12]
 8006490:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006492:	4433      	add	r3, r6
 8006494:	9309      	str	r3, [sp, #36]	; 0x24
 8006496:	e768      	b.n	800636a <_svfiprintf_r+0x4e>
 8006498:	460c      	mov	r4, r1
 800649a:	2001      	movs	r0, #1
 800649c:	fb0c 3202 	mla	r2, ip, r2, r3
 80064a0:	e7a6      	b.n	80063f0 <_svfiprintf_r+0xd4>
 80064a2:	2300      	movs	r3, #0
 80064a4:	f04f 0c0a 	mov.w	ip, #10
 80064a8:	4619      	mov	r1, r3
 80064aa:	3401      	adds	r4, #1
 80064ac:	9305      	str	r3, [sp, #20]
 80064ae:	4620      	mov	r0, r4
 80064b0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80064b4:	3a30      	subs	r2, #48	; 0x30
 80064b6:	2a09      	cmp	r2, #9
 80064b8:	d903      	bls.n	80064c2 <_svfiprintf_r+0x1a6>
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d0c6      	beq.n	800644c <_svfiprintf_r+0x130>
 80064be:	9105      	str	r1, [sp, #20]
 80064c0:	e7c4      	b.n	800644c <_svfiprintf_r+0x130>
 80064c2:	4604      	mov	r4, r0
 80064c4:	2301      	movs	r3, #1
 80064c6:	fb0c 2101 	mla	r1, ip, r1, r2
 80064ca:	e7f0      	b.n	80064ae <_svfiprintf_r+0x192>
 80064cc:	ab03      	add	r3, sp, #12
 80064ce:	9300      	str	r3, [sp, #0]
 80064d0:	462a      	mov	r2, r5
 80064d2:	4638      	mov	r0, r7
 80064d4:	4b0f      	ldr	r3, [pc, #60]	; (8006514 <_svfiprintf_r+0x1f8>)
 80064d6:	a904      	add	r1, sp, #16
 80064d8:	f3af 8000 	nop.w
 80064dc:	1c42      	adds	r2, r0, #1
 80064de:	4606      	mov	r6, r0
 80064e0:	d1d6      	bne.n	8006490 <_svfiprintf_r+0x174>
 80064e2:	89ab      	ldrh	r3, [r5, #12]
 80064e4:	065b      	lsls	r3, r3, #25
 80064e6:	f53f af2d 	bmi.w	8006344 <_svfiprintf_r+0x28>
 80064ea:	9809      	ldr	r0, [sp, #36]	; 0x24
 80064ec:	b01d      	add	sp, #116	; 0x74
 80064ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80064f2:	ab03      	add	r3, sp, #12
 80064f4:	9300      	str	r3, [sp, #0]
 80064f6:	462a      	mov	r2, r5
 80064f8:	4638      	mov	r0, r7
 80064fa:	4b06      	ldr	r3, [pc, #24]	; (8006514 <_svfiprintf_r+0x1f8>)
 80064fc:	a904      	add	r1, sp, #16
 80064fe:	f000 f87d 	bl	80065fc <_printf_i>
 8006502:	e7eb      	b.n	80064dc <_svfiprintf_r+0x1c0>
 8006504:	08006a16 	.word	0x08006a16
 8006508:	08006a1c 	.word	0x08006a1c
 800650c:	08006a20 	.word	0x08006a20
 8006510:	00000000 	.word	0x00000000
 8006514:	08006269 	.word	0x08006269

08006518 <_printf_common>:
 8006518:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800651c:	4616      	mov	r6, r2
 800651e:	4699      	mov	r9, r3
 8006520:	688a      	ldr	r2, [r1, #8]
 8006522:	690b      	ldr	r3, [r1, #16]
 8006524:	4607      	mov	r7, r0
 8006526:	4293      	cmp	r3, r2
 8006528:	bfb8      	it	lt
 800652a:	4613      	movlt	r3, r2
 800652c:	6033      	str	r3, [r6, #0]
 800652e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006532:	460c      	mov	r4, r1
 8006534:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006538:	b10a      	cbz	r2, 800653e <_printf_common+0x26>
 800653a:	3301      	adds	r3, #1
 800653c:	6033      	str	r3, [r6, #0]
 800653e:	6823      	ldr	r3, [r4, #0]
 8006540:	0699      	lsls	r1, r3, #26
 8006542:	bf42      	ittt	mi
 8006544:	6833      	ldrmi	r3, [r6, #0]
 8006546:	3302      	addmi	r3, #2
 8006548:	6033      	strmi	r3, [r6, #0]
 800654a:	6825      	ldr	r5, [r4, #0]
 800654c:	f015 0506 	ands.w	r5, r5, #6
 8006550:	d106      	bne.n	8006560 <_printf_common+0x48>
 8006552:	f104 0a19 	add.w	sl, r4, #25
 8006556:	68e3      	ldr	r3, [r4, #12]
 8006558:	6832      	ldr	r2, [r6, #0]
 800655a:	1a9b      	subs	r3, r3, r2
 800655c:	42ab      	cmp	r3, r5
 800655e:	dc2b      	bgt.n	80065b8 <_printf_common+0xa0>
 8006560:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006564:	1e13      	subs	r3, r2, #0
 8006566:	6822      	ldr	r2, [r4, #0]
 8006568:	bf18      	it	ne
 800656a:	2301      	movne	r3, #1
 800656c:	0692      	lsls	r2, r2, #26
 800656e:	d430      	bmi.n	80065d2 <_printf_common+0xba>
 8006570:	4649      	mov	r1, r9
 8006572:	4638      	mov	r0, r7
 8006574:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006578:	47c0      	blx	r8
 800657a:	3001      	adds	r0, #1
 800657c:	d023      	beq.n	80065c6 <_printf_common+0xae>
 800657e:	6823      	ldr	r3, [r4, #0]
 8006580:	6922      	ldr	r2, [r4, #16]
 8006582:	f003 0306 	and.w	r3, r3, #6
 8006586:	2b04      	cmp	r3, #4
 8006588:	bf14      	ite	ne
 800658a:	2500      	movne	r5, #0
 800658c:	6833      	ldreq	r3, [r6, #0]
 800658e:	f04f 0600 	mov.w	r6, #0
 8006592:	bf08      	it	eq
 8006594:	68e5      	ldreq	r5, [r4, #12]
 8006596:	f104 041a 	add.w	r4, r4, #26
 800659a:	bf08      	it	eq
 800659c:	1aed      	subeq	r5, r5, r3
 800659e:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80065a2:	bf08      	it	eq
 80065a4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80065a8:	4293      	cmp	r3, r2
 80065aa:	bfc4      	itt	gt
 80065ac:	1a9b      	subgt	r3, r3, r2
 80065ae:	18ed      	addgt	r5, r5, r3
 80065b0:	42b5      	cmp	r5, r6
 80065b2:	d11a      	bne.n	80065ea <_printf_common+0xd2>
 80065b4:	2000      	movs	r0, #0
 80065b6:	e008      	b.n	80065ca <_printf_common+0xb2>
 80065b8:	2301      	movs	r3, #1
 80065ba:	4652      	mov	r2, sl
 80065bc:	4649      	mov	r1, r9
 80065be:	4638      	mov	r0, r7
 80065c0:	47c0      	blx	r8
 80065c2:	3001      	adds	r0, #1
 80065c4:	d103      	bne.n	80065ce <_printf_common+0xb6>
 80065c6:	f04f 30ff 	mov.w	r0, #4294967295
 80065ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80065ce:	3501      	adds	r5, #1
 80065d0:	e7c1      	b.n	8006556 <_printf_common+0x3e>
 80065d2:	2030      	movs	r0, #48	; 0x30
 80065d4:	18e1      	adds	r1, r4, r3
 80065d6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80065da:	1c5a      	adds	r2, r3, #1
 80065dc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80065e0:	4422      	add	r2, r4
 80065e2:	3302      	adds	r3, #2
 80065e4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80065e8:	e7c2      	b.n	8006570 <_printf_common+0x58>
 80065ea:	2301      	movs	r3, #1
 80065ec:	4622      	mov	r2, r4
 80065ee:	4649      	mov	r1, r9
 80065f0:	4638      	mov	r0, r7
 80065f2:	47c0      	blx	r8
 80065f4:	3001      	adds	r0, #1
 80065f6:	d0e6      	beq.n	80065c6 <_printf_common+0xae>
 80065f8:	3601      	adds	r6, #1
 80065fa:	e7d9      	b.n	80065b0 <_printf_common+0x98>

080065fc <_printf_i>:
 80065fc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006600:	7e0f      	ldrb	r7, [r1, #24]
 8006602:	4691      	mov	r9, r2
 8006604:	2f78      	cmp	r7, #120	; 0x78
 8006606:	4680      	mov	r8, r0
 8006608:	460c      	mov	r4, r1
 800660a:	469a      	mov	sl, r3
 800660c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800660e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006612:	d807      	bhi.n	8006624 <_printf_i+0x28>
 8006614:	2f62      	cmp	r7, #98	; 0x62
 8006616:	d80a      	bhi.n	800662e <_printf_i+0x32>
 8006618:	2f00      	cmp	r7, #0
 800661a:	f000 80d5 	beq.w	80067c8 <_printf_i+0x1cc>
 800661e:	2f58      	cmp	r7, #88	; 0x58
 8006620:	f000 80c1 	beq.w	80067a6 <_printf_i+0x1aa>
 8006624:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006628:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800662c:	e03a      	b.n	80066a4 <_printf_i+0xa8>
 800662e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006632:	2b15      	cmp	r3, #21
 8006634:	d8f6      	bhi.n	8006624 <_printf_i+0x28>
 8006636:	a101      	add	r1, pc, #4	; (adr r1, 800663c <_printf_i+0x40>)
 8006638:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800663c:	08006695 	.word	0x08006695
 8006640:	080066a9 	.word	0x080066a9
 8006644:	08006625 	.word	0x08006625
 8006648:	08006625 	.word	0x08006625
 800664c:	08006625 	.word	0x08006625
 8006650:	08006625 	.word	0x08006625
 8006654:	080066a9 	.word	0x080066a9
 8006658:	08006625 	.word	0x08006625
 800665c:	08006625 	.word	0x08006625
 8006660:	08006625 	.word	0x08006625
 8006664:	08006625 	.word	0x08006625
 8006668:	080067af 	.word	0x080067af
 800666c:	080066d5 	.word	0x080066d5
 8006670:	08006769 	.word	0x08006769
 8006674:	08006625 	.word	0x08006625
 8006678:	08006625 	.word	0x08006625
 800667c:	080067d1 	.word	0x080067d1
 8006680:	08006625 	.word	0x08006625
 8006684:	080066d5 	.word	0x080066d5
 8006688:	08006625 	.word	0x08006625
 800668c:	08006625 	.word	0x08006625
 8006690:	08006771 	.word	0x08006771
 8006694:	682b      	ldr	r3, [r5, #0]
 8006696:	1d1a      	adds	r2, r3, #4
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	602a      	str	r2, [r5, #0]
 800669c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80066a0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80066a4:	2301      	movs	r3, #1
 80066a6:	e0a0      	b.n	80067ea <_printf_i+0x1ee>
 80066a8:	6820      	ldr	r0, [r4, #0]
 80066aa:	682b      	ldr	r3, [r5, #0]
 80066ac:	0607      	lsls	r7, r0, #24
 80066ae:	f103 0104 	add.w	r1, r3, #4
 80066b2:	6029      	str	r1, [r5, #0]
 80066b4:	d501      	bpl.n	80066ba <_printf_i+0xbe>
 80066b6:	681e      	ldr	r6, [r3, #0]
 80066b8:	e003      	b.n	80066c2 <_printf_i+0xc6>
 80066ba:	0646      	lsls	r6, r0, #25
 80066bc:	d5fb      	bpl.n	80066b6 <_printf_i+0xba>
 80066be:	f9b3 6000 	ldrsh.w	r6, [r3]
 80066c2:	2e00      	cmp	r6, #0
 80066c4:	da03      	bge.n	80066ce <_printf_i+0xd2>
 80066c6:	232d      	movs	r3, #45	; 0x2d
 80066c8:	4276      	negs	r6, r6
 80066ca:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80066ce:	230a      	movs	r3, #10
 80066d0:	4859      	ldr	r0, [pc, #356]	; (8006838 <_printf_i+0x23c>)
 80066d2:	e012      	b.n	80066fa <_printf_i+0xfe>
 80066d4:	682b      	ldr	r3, [r5, #0]
 80066d6:	6820      	ldr	r0, [r4, #0]
 80066d8:	1d19      	adds	r1, r3, #4
 80066da:	6029      	str	r1, [r5, #0]
 80066dc:	0605      	lsls	r5, r0, #24
 80066de:	d501      	bpl.n	80066e4 <_printf_i+0xe8>
 80066e0:	681e      	ldr	r6, [r3, #0]
 80066e2:	e002      	b.n	80066ea <_printf_i+0xee>
 80066e4:	0641      	lsls	r1, r0, #25
 80066e6:	d5fb      	bpl.n	80066e0 <_printf_i+0xe4>
 80066e8:	881e      	ldrh	r6, [r3, #0]
 80066ea:	2f6f      	cmp	r7, #111	; 0x6f
 80066ec:	bf0c      	ite	eq
 80066ee:	2308      	moveq	r3, #8
 80066f0:	230a      	movne	r3, #10
 80066f2:	4851      	ldr	r0, [pc, #324]	; (8006838 <_printf_i+0x23c>)
 80066f4:	2100      	movs	r1, #0
 80066f6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80066fa:	6865      	ldr	r5, [r4, #4]
 80066fc:	2d00      	cmp	r5, #0
 80066fe:	bfa8      	it	ge
 8006700:	6821      	ldrge	r1, [r4, #0]
 8006702:	60a5      	str	r5, [r4, #8]
 8006704:	bfa4      	itt	ge
 8006706:	f021 0104 	bicge.w	r1, r1, #4
 800670a:	6021      	strge	r1, [r4, #0]
 800670c:	b90e      	cbnz	r6, 8006712 <_printf_i+0x116>
 800670e:	2d00      	cmp	r5, #0
 8006710:	d04b      	beq.n	80067aa <_printf_i+0x1ae>
 8006712:	4615      	mov	r5, r2
 8006714:	fbb6 f1f3 	udiv	r1, r6, r3
 8006718:	fb03 6711 	mls	r7, r3, r1, r6
 800671c:	5dc7      	ldrb	r7, [r0, r7]
 800671e:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006722:	4637      	mov	r7, r6
 8006724:	42bb      	cmp	r3, r7
 8006726:	460e      	mov	r6, r1
 8006728:	d9f4      	bls.n	8006714 <_printf_i+0x118>
 800672a:	2b08      	cmp	r3, #8
 800672c:	d10b      	bne.n	8006746 <_printf_i+0x14a>
 800672e:	6823      	ldr	r3, [r4, #0]
 8006730:	07de      	lsls	r6, r3, #31
 8006732:	d508      	bpl.n	8006746 <_printf_i+0x14a>
 8006734:	6923      	ldr	r3, [r4, #16]
 8006736:	6861      	ldr	r1, [r4, #4]
 8006738:	4299      	cmp	r1, r3
 800673a:	bfde      	ittt	le
 800673c:	2330      	movle	r3, #48	; 0x30
 800673e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006742:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006746:	1b52      	subs	r2, r2, r5
 8006748:	6122      	str	r2, [r4, #16]
 800674a:	464b      	mov	r3, r9
 800674c:	4621      	mov	r1, r4
 800674e:	4640      	mov	r0, r8
 8006750:	f8cd a000 	str.w	sl, [sp]
 8006754:	aa03      	add	r2, sp, #12
 8006756:	f7ff fedf 	bl	8006518 <_printf_common>
 800675a:	3001      	adds	r0, #1
 800675c:	d14a      	bne.n	80067f4 <_printf_i+0x1f8>
 800675e:	f04f 30ff 	mov.w	r0, #4294967295
 8006762:	b004      	add	sp, #16
 8006764:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006768:	6823      	ldr	r3, [r4, #0]
 800676a:	f043 0320 	orr.w	r3, r3, #32
 800676e:	6023      	str	r3, [r4, #0]
 8006770:	2778      	movs	r7, #120	; 0x78
 8006772:	4832      	ldr	r0, [pc, #200]	; (800683c <_printf_i+0x240>)
 8006774:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8006778:	6823      	ldr	r3, [r4, #0]
 800677a:	6829      	ldr	r1, [r5, #0]
 800677c:	061f      	lsls	r7, r3, #24
 800677e:	f851 6b04 	ldr.w	r6, [r1], #4
 8006782:	d402      	bmi.n	800678a <_printf_i+0x18e>
 8006784:	065f      	lsls	r7, r3, #25
 8006786:	bf48      	it	mi
 8006788:	b2b6      	uxthmi	r6, r6
 800678a:	07df      	lsls	r7, r3, #31
 800678c:	bf48      	it	mi
 800678e:	f043 0320 	orrmi.w	r3, r3, #32
 8006792:	6029      	str	r1, [r5, #0]
 8006794:	bf48      	it	mi
 8006796:	6023      	strmi	r3, [r4, #0]
 8006798:	b91e      	cbnz	r6, 80067a2 <_printf_i+0x1a6>
 800679a:	6823      	ldr	r3, [r4, #0]
 800679c:	f023 0320 	bic.w	r3, r3, #32
 80067a0:	6023      	str	r3, [r4, #0]
 80067a2:	2310      	movs	r3, #16
 80067a4:	e7a6      	b.n	80066f4 <_printf_i+0xf8>
 80067a6:	4824      	ldr	r0, [pc, #144]	; (8006838 <_printf_i+0x23c>)
 80067a8:	e7e4      	b.n	8006774 <_printf_i+0x178>
 80067aa:	4615      	mov	r5, r2
 80067ac:	e7bd      	b.n	800672a <_printf_i+0x12e>
 80067ae:	682b      	ldr	r3, [r5, #0]
 80067b0:	6826      	ldr	r6, [r4, #0]
 80067b2:	1d18      	adds	r0, r3, #4
 80067b4:	6961      	ldr	r1, [r4, #20]
 80067b6:	6028      	str	r0, [r5, #0]
 80067b8:	0635      	lsls	r5, r6, #24
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	d501      	bpl.n	80067c2 <_printf_i+0x1c6>
 80067be:	6019      	str	r1, [r3, #0]
 80067c0:	e002      	b.n	80067c8 <_printf_i+0x1cc>
 80067c2:	0670      	lsls	r0, r6, #25
 80067c4:	d5fb      	bpl.n	80067be <_printf_i+0x1c2>
 80067c6:	8019      	strh	r1, [r3, #0]
 80067c8:	2300      	movs	r3, #0
 80067ca:	4615      	mov	r5, r2
 80067cc:	6123      	str	r3, [r4, #16]
 80067ce:	e7bc      	b.n	800674a <_printf_i+0x14e>
 80067d0:	682b      	ldr	r3, [r5, #0]
 80067d2:	2100      	movs	r1, #0
 80067d4:	1d1a      	adds	r2, r3, #4
 80067d6:	602a      	str	r2, [r5, #0]
 80067d8:	681d      	ldr	r5, [r3, #0]
 80067da:	6862      	ldr	r2, [r4, #4]
 80067dc:	4628      	mov	r0, r5
 80067de:	f000 f859 	bl	8006894 <memchr>
 80067e2:	b108      	cbz	r0, 80067e8 <_printf_i+0x1ec>
 80067e4:	1b40      	subs	r0, r0, r5
 80067e6:	6060      	str	r0, [r4, #4]
 80067e8:	6863      	ldr	r3, [r4, #4]
 80067ea:	6123      	str	r3, [r4, #16]
 80067ec:	2300      	movs	r3, #0
 80067ee:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80067f2:	e7aa      	b.n	800674a <_printf_i+0x14e>
 80067f4:	462a      	mov	r2, r5
 80067f6:	4649      	mov	r1, r9
 80067f8:	4640      	mov	r0, r8
 80067fa:	6923      	ldr	r3, [r4, #16]
 80067fc:	47d0      	blx	sl
 80067fe:	3001      	adds	r0, #1
 8006800:	d0ad      	beq.n	800675e <_printf_i+0x162>
 8006802:	6823      	ldr	r3, [r4, #0]
 8006804:	079b      	lsls	r3, r3, #30
 8006806:	d413      	bmi.n	8006830 <_printf_i+0x234>
 8006808:	68e0      	ldr	r0, [r4, #12]
 800680a:	9b03      	ldr	r3, [sp, #12]
 800680c:	4298      	cmp	r0, r3
 800680e:	bfb8      	it	lt
 8006810:	4618      	movlt	r0, r3
 8006812:	e7a6      	b.n	8006762 <_printf_i+0x166>
 8006814:	2301      	movs	r3, #1
 8006816:	4632      	mov	r2, r6
 8006818:	4649      	mov	r1, r9
 800681a:	4640      	mov	r0, r8
 800681c:	47d0      	blx	sl
 800681e:	3001      	adds	r0, #1
 8006820:	d09d      	beq.n	800675e <_printf_i+0x162>
 8006822:	3501      	adds	r5, #1
 8006824:	68e3      	ldr	r3, [r4, #12]
 8006826:	9903      	ldr	r1, [sp, #12]
 8006828:	1a5b      	subs	r3, r3, r1
 800682a:	42ab      	cmp	r3, r5
 800682c:	dcf2      	bgt.n	8006814 <_printf_i+0x218>
 800682e:	e7eb      	b.n	8006808 <_printf_i+0x20c>
 8006830:	2500      	movs	r5, #0
 8006832:	f104 0619 	add.w	r6, r4, #25
 8006836:	e7f5      	b.n	8006824 <_printf_i+0x228>
 8006838:	08006a27 	.word	0x08006a27
 800683c:	08006a38 	.word	0x08006a38

08006840 <memmove>:
 8006840:	4288      	cmp	r0, r1
 8006842:	b510      	push	{r4, lr}
 8006844:	eb01 0402 	add.w	r4, r1, r2
 8006848:	d902      	bls.n	8006850 <memmove+0x10>
 800684a:	4284      	cmp	r4, r0
 800684c:	4623      	mov	r3, r4
 800684e:	d807      	bhi.n	8006860 <memmove+0x20>
 8006850:	1e43      	subs	r3, r0, #1
 8006852:	42a1      	cmp	r1, r4
 8006854:	d008      	beq.n	8006868 <memmove+0x28>
 8006856:	f811 2b01 	ldrb.w	r2, [r1], #1
 800685a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800685e:	e7f8      	b.n	8006852 <memmove+0x12>
 8006860:	4601      	mov	r1, r0
 8006862:	4402      	add	r2, r0
 8006864:	428a      	cmp	r2, r1
 8006866:	d100      	bne.n	800686a <memmove+0x2a>
 8006868:	bd10      	pop	{r4, pc}
 800686a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800686e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006872:	e7f7      	b.n	8006864 <memmove+0x24>

08006874 <_sbrk_r>:
 8006874:	b538      	push	{r3, r4, r5, lr}
 8006876:	2300      	movs	r3, #0
 8006878:	4d05      	ldr	r5, [pc, #20]	; (8006890 <_sbrk_r+0x1c>)
 800687a:	4604      	mov	r4, r0
 800687c:	4608      	mov	r0, r1
 800687e:	602b      	str	r3, [r5, #0]
 8006880:	f7fb f8bc 	bl	80019fc <_sbrk>
 8006884:	1c43      	adds	r3, r0, #1
 8006886:	d102      	bne.n	800688e <_sbrk_r+0x1a>
 8006888:	682b      	ldr	r3, [r5, #0]
 800688a:	b103      	cbz	r3, 800688e <_sbrk_r+0x1a>
 800688c:	6023      	str	r3, [r4, #0]
 800688e:	bd38      	pop	{r3, r4, r5, pc}
 8006890:	20000884 	.word	0x20000884

08006894 <memchr>:
 8006894:	4603      	mov	r3, r0
 8006896:	b510      	push	{r4, lr}
 8006898:	b2c9      	uxtb	r1, r1
 800689a:	4402      	add	r2, r0
 800689c:	4293      	cmp	r3, r2
 800689e:	4618      	mov	r0, r3
 80068a0:	d101      	bne.n	80068a6 <memchr+0x12>
 80068a2:	2000      	movs	r0, #0
 80068a4:	e003      	b.n	80068ae <memchr+0x1a>
 80068a6:	7804      	ldrb	r4, [r0, #0]
 80068a8:	3301      	adds	r3, #1
 80068aa:	428c      	cmp	r4, r1
 80068ac:	d1f6      	bne.n	800689c <memchr+0x8>
 80068ae:	bd10      	pop	{r4, pc}

080068b0 <_realloc_r>:
 80068b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80068b4:	4680      	mov	r8, r0
 80068b6:	4614      	mov	r4, r2
 80068b8:	460e      	mov	r6, r1
 80068ba:	b921      	cbnz	r1, 80068c6 <_realloc_r+0x16>
 80068bc:	4611      	mov	r1, r2
 80068be:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80068c2:	f7ff bc45 	b.w	8006150 <_malloc_r>
 80068c6:	b92a      	cbnz	r2, 80068d4 <_realloc_r+0x24>
 80068c8:	f7ff fbda 	bl	8006080 <_free_r>
 80068cc:	4625      	mov	r5, r4
 80068ce:	4628      	mov	r0, r5
 80068d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80068d4:	f000 f81b 	bl	800690e <_malloc_usable_size_r>
 80068d8:	4284      	cmp	r4, r0
 80068da:	4607      	mov	r7, r0
 80068dc:	d802      	bhi.n	80068e4 <_realloc_r+0x34>
 80068de:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80068e2:	d812      	bhi.n	800690a <_realloc_r+0x5a>
 80068e4:	4621      	mov	r1, r4
 80068e6:	4640      	mov	r0, r8
 80068e8:	f7ff fc32 	bl	8006150 <_malloc_r>
 80068ec:	4605      	mov	r5, r0
 80068ee:	2800      	cmp	r0, #0
 80068f0:	d0ed      	beq.n	80068ce <_realloc_r+0x1e>
 80068f2:	42bc      	cmp	r4, r7
 80068f4:	4622      	mov	r2, r4
 80068f6:	4631      	mov	r1, r6
 80068f8:	bf28      	it	cs
 80068fa:	463a      	movcs	r2, r7
 80068fc:	f7ff fbb2 	bl	8006064 <memcpy>
 8006900:	4631      	mov	r1, r6
 8006902:	4640      	mov	r0, r8
 8006904:	f7ff fbbc 	bl	8006080 <_free_r>
 8006908:	e7e1      	b.n	80068ce <_realloc_r+0x1e>
 800690a:	4635      	mov	r5, r6
 800690c:	e7df      	b.n	80068ce <_realloc_r+0x1e>

0800690e <_malloc_usable_size_r>:
 800690e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006912:	1f18      	subs	r0, r3, #4
 8006914:	2b00      	cmp	r3, #0
 8006916:	bfbc      	itt	lt
 8006918:	580b      	ldrlt	r3, [r1, r0]
 800691a:	18c0      	addlt	r0, r0, r3
 800691c:	4770      	bx	lr
	...

08006920 <_init>:
 8006920:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006922:	bf00      	nop
 8006924:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006926:	bc08      	pop	{r3}
 8006928:	469e      	mov	lr, r3
 800692a:	4770      	bx	lr

0800692c <_fini>:
 800692c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800692e:	bf00      	nop
 8006930:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006932:	bc08      	pop	{r3}
 8006934:	469e      	mov	lr, r3
 8006936:	4770      	bx	lr
