{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1557179620992 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557179621023 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 06 22:53:40 2019 " "Processing started: Mon May 06 22:53:40 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557179621023 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179621023 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off spi_test -c spi_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off spi_test -c spi_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179621023 ""}
{ "Critical Warning" "WIDU_REMOVED_QIC_ASSIGNMENTS_DUE_TO_NO_QIC_LICENSE" "" "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." {  } {  } 1 138067 "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." 0 0 "Analysis & Synthesis" 0 -1 1557179622086 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1557179622195 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1557179622195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regn-rtl " "Found design unit 1: regn-rtl" {  } { { "regn.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/regn.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557179654452 ""} { "Info" "ISGN_ENTITY_NAME" "1 regn " "Found entity 1: regn" {  } { { "regn.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/regn.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557179654452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179654452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo_controller-rtl " "Found design unit 1: fifo_controller-rtl" {  } { { "fifo_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/fifo_controller.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557179654458 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo_controller " "Found entity 1: fifo_controller" {  } { { "fifo_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/fifo_controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557179654458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179654458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_controller-controller " "Found design unit 1: lcd_controller-controller" {  } { { "lcd_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/lcd_controller.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557179654466 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_controller " "Found entity 1: lcd_controller" {  } { { "lcd_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/lcd_controller.vhd" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557179654466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179654466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_slave.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi_slave.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_slave-logic " "Found design unit 1: spi_slave-logic" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557179654472 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_slave " "Found entity 1: spi_slave" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557179654472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179654472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/spi_test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file output_files/spi_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 spi_test " "Found entity 1: spi_test" {  } { { "output_files/spi_test.bdf" "" { Schematic "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/output_files/spi_test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557179654484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179654484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_pll-SYN " "Found design unit 1: spi_pll-SYN" {  } { { "spi_PLL.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_PLL.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557179654515 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_PLL " "Found entity 1: spi_PLL" {  } { { "spi_PLL.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_PLL.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557179654515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179654515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adc_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adc_controller-rtl " "Found design unit 1: adc_controller-rtl" {  } { { "adc_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/adc_controller.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557179654520 ""} { "Info" "ISGN_ENTITY_NAME" "1 adc_controller " "Found entity 1: adc_controller" {  } { { "adc_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/adc_controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557179654520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179654520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/adc_test/adc_controller_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tests/adc_test/adc_controller_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adc_controller_test-v1 " "Found design unit 1: adc_controller_test-v1" {  } { { "tests/adc_test/adc_controller_tb.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/tests/adc_test/adc_controller_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557179654526 ""} { "Info" "ISGN_ENTITY_NAME" "1 adc_controller_test " "Found entity 1: adc_controller_test" {  } { { "tests/adc_test/adc_controller_tb.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/tests/adc_test/adc_controller_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557179654526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179654526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/fifo_test/fifo_controller_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tests/fifo_test/fifo_controller_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo_controller_test-v1 " "Found design unit 1: fifo_controller_test-v1" {  } { { "tests/fifo_test/fifo_controller_tb.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/tests/fifo_test/fifo_controller_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557179654532 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo_controller_test " "Found entity 1: fifo_controller_test" {  } { { "tests/fifo_test/fifo_controller_tb.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/tests/fifo_test/fifo_controller_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557179654532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179654532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_controller-rtl " "Found design unit 1: spi_controller-rtl" {  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557179654537 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_controller " "Found entity 1: spi_controller" {  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557179654537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179654537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "servo_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file servo_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 servo_controller-rtl " "Found design unit 1: servo_controller-rtl" {  } { { "servo_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/servo_controller.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557179654569 ""} { "Info" "ISGN_ENTITY_NAME" "1 servo_controller " "Found entity 1: servo_controller" {  } { { "servo_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/servo_controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557179654569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179654569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file encoder_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 encoder_controller-rtl " "Found design unit 1: encoder_controller-rtl" {  } { { "encoder_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/encoder_controller.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557179654575 ""} { "Info" "ISGN_ENTITY_NAME" "1 encoder_controller " "Found entity 1: encoder_controller" {  } { { "encoder_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/encoder_controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557179654575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179654575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pwm-rtl " "Found design unit 1: pwm-rtl" {  } { { "pwm.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/pwm.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557179654586 ""} { "Info" "ISGN_ENTITY_NAME" "1 pwm " "Found entity 1: pwm" {  } { { "pwm.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/pwm.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557179654586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179654586 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "spi_test " "Elaborating entity \"spi_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1557179654884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_slave spi_slave:inst10 " "Elaborating entity \"spi_slave\" for hierarchy \"spi_slave:inst10\"" {  } { { "output_files/spi_test.bdf" "inst10" { Schematic "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/output_files/spi_test.bdf" { { 600 640 928 840 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557179654931 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n spi_slave.vhd(74) " "VHDL Process Statement warning at spi_slave.vhd(74): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557179654935 "|spi_test|spi_slave:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt spi_slave.vhd(87) " "VHDL Process Statement warning at spi_slave.vhd(87): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557179654935 "|spi_test|spi_slave:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt spi_slave.vhd(92) " "VHDL Process Statement warning at spi_slave.vhd(92): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557179654936 "|spi_test|spi_slave:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "st_load_trdy spi_slave.vhd(97) " "VHDL Process Statement warning at spi_slave.vhd(97): signal \"st_load_trdy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557179654936 "|spi_test|spi_slave:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n spi_slave.vhd(97) " "VHDL Process Statement warning at spi_slave.vhd(97): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557179654936 "|spi_test|spi_slave:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "st_load_trdy spi_slave.vhd(99) " "VHDL Process Statement warning at spi_slave.vhd(99): signal \"st_load_trdy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557179654936 "|spi_test|spi_slave:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_add spi_slave.vhd(101) " "VHDL Process Statement warning at spi_slave.vhd(101): signal \"wr_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557179654936 "|spi_test|spi_slave:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt spi_slave.vhd(101) " "VHDL Process Statement warning at spi_slave.vhd(101): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557179654936 "|spi_test|spi_slave:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_add spi_slave.vhd(103) " "VHDL Process Statement warning at spi_slave.vhd(103): signal \"rd_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557179654937 "|spi_test|spi_slave:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt spi_slave.vhd(103) " "VHDL Process Statement warning at spi_slave.vhd(103): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557179654937 "|spi_test|spi_slave:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "st_load_rrdy spi_slave.vhd(108) " "VHDL Process Statement warning at spi_slave.vhd(108): signal \"st_load_rrdy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557179654938 "|spi_test|spi_slave:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n spi_slave.vhd(108) " "VHDL Process Statement warning at spi_slave.vhd(108): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557179654940 "|spi_test|spi_slave:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "st_load_rrdy spi_slave.vhd(110) " "VHDL Process Statement warning at spi_slave.vhd(110): signal \"st_load_rrdy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557179654940 "|spi_test|spi_slave:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_add spi_slave.vhd(112) " "VHDL Process Statement warning at spi_slave.vhd(112): signal \"wr_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557179654940 "|spi_test|spi_slave:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt spi_slave.vhd(112) " "VHDL Process Statement warning at spi_slave.vhd(112): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557179654941 "|spi_test|spi_slave:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_add spi_slave.vhd(114) " "VHDL Process Statement warning at spi_slave.vhd(114): signal \"wr_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557179654941 "|spi_test|spi_slave:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt spi_slave.vhd(114) " "VHDL Process Statement warning at spi_slave.vhd(114): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557179654941 "|spi_test|spi_slave:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "st_load_roe spi_slave.vhd(119) " "VHDL Process Statement warning at spi_slave.vhd(119): signal \"st_load_roe\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557179654941 "|spi_test|spi_slave:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n spi_slave.vhd(119) " "VHDL Process Statement warning at spi_slave.vhd(119): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557179654942 "|spi_test|spi_slave:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "st_load_roe spi_slave.vhd(121) " "VHDL Process Statement warning at spi_slave.vhd(121): signal \"st_load_roe\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557179654942 "|spi_test|spi_slave:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rrdy spi_slave.vhd(123) " "VHDL Process Statement warning at spi_slave.vhd(123): signal \"rrdy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557179654943 "|spi_test|spi_slave:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_add spi_slave.vhd(123) " "VHDL Process Statement warning at spi_slave.vhd(123): signal \"wr_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557179654944 "|spi_test|spi_slave:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt spi_slave.vhd(123) " "VHDL Process Statement warning at spi_slave.vhd(123): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557179654944 "|spi_test|spi_slave:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_add spi_slave.vhd(125) " "VHDL Process Statement warning at spi_slave.vhd(125): signal \"wr_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557179654944 "|spi_test|spi_slave:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt spi_slave.vhd(125) " "VHDL Process Statement warning at spi_slave.vhd(125): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557179654944 "|spi_test|spi_slave:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n spi_slave.vhd(131) " "VHDL Process Statement warning at spi_slave.vhd(131): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557179654944 "|spi_test|spi_slave:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_add spi_slave.vhd(135) " "VHDL Process Statement warning at spi_slave.vhd(135): signal \"wr_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557179654945 "|spi_test|spi_slave:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt spi_slave.vhd(135) " "VHDL Process Statement warning at spi_slave.vhd(135): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557179654946 "|spi_test|spi_slave:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n spi_slave.vhd(141) " "VHDL Process Statement warning at spi_slave.vhd(141): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 141 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557179654947 "|spi_test|spi_slave:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rx_buf spi_slave.vhd(144) " "VHDL Process Statement warning at spi_slave.vhd(144): signal \"rx_buf\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 144 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557179654948 "|spi_test|spi_slave:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n spi_slave.vhd(148) " "VHDL Process Statement warning at spi_slave.vhd(148): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557179654949 "|spi_test|spi_slave:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tx_load_data spi_slave.vhd(151) " "VHDL Process Statement warning at spi_slave.vhd(151): signal \"tx_load_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557179654949 "|spi_test|spi_slave:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_add spi_slave.vhd(152) " "VHDL Process Statement warning at spi_slave.vhd(152): signal \"rd_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557179654949 "|spi_test|spi_slave:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt spi_slave.vhd(152) " "VHDL Process Statement warning at spi_slave.vhd(152): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557179654951 "|spi_test|spi_slave:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n spi_slave.vhd(157) " "VHDL Process Statement warning at spi_slave.vhd(157): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557179654951 "|spi_test|spi_slave:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_add spi_slave.vhd(159) " "VHDL Process Statement warning at spi_slave.vhd(159): signal \"rd_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 159 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557179654952 "|spi_test|spi_slave:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_add spi_slave.vhd(166) " "VHDL Process Statement warning at spi_slave.vhd(166): signal \"rd_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 166 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557179654953 "|spi_test|spi_slave:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt spi_slave.vhd(166) " "VHDL Process Statement warning at spi_slave.vhd(166): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 166 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557179654953 "|spi_test|spi_slave:inst10"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rx_data spi_slave.vhd(83) " "VHDL Process Statement warning at spi_slave.vhd(83): inferring latch(es) for signal or variable \"rx_data\", which holds its previous value in one or more paths through the process" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 83 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557179654955 "|spi_test|spi_slave:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[0\] spi_slave.vhd(83) " "Inferred latch for \"rx_data\[0\]\" at spi_slave.vhd(83)" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179654960 "|spi_test|spi_slave:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[1\] spi_slave.vhd(83) " "Inferred latch for \"rx_data\[1\]\" at spi_slave.vhd(83)" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179654960 "|spi_test|spi_slave:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[2\] spi_slave.vhd(83) " "Inferred latch for \"rx_data\[2\]\" at spi_slave.vhd(83)" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179654960 "|spi_test|spi_slave:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[3\] spi_slave.vhd(83) " "Inferred latch for \"rx_data\[3\]\" at spi_slave.vhd(83)" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179654961 "|spi_test|spi_slave:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[4\] spi_slave.vhd(83) " "Inferred latch for \"rx_data\[4\]\" at spi_slave.vhd(83)" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179654961 "|spi_test|spi_slave:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[5\] spi_slave.vhd(83) " "Inferred latch for \"rx_data\[5\]\" at spi_slave.vhd(83)" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179654961 "|spi_test|spi_slave:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[6\] spi_slave.vhd(83) " "Inferred latch for \"rx_data\[6\]\" at spi_slave.vhd(83)" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179654961 "|spi_test|spi_slave:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[7\] spi_slave.vhd(83) " "Inferred latch for \"rx_data\[7\]\" at spi_slave.vhd(83)" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179654961 "|spi_test|spi_slave:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[8\] spi_slave.vhd(83) " "Inferred latch for \"rx_data\[8\]\" at spi_slave.vhd(83)" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179654962 "|spi_test|spi_slave:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[9\] spi_slave.vhd(83) " "Inferred latch for \"rx_data\[9\]\" at spi_slave.vhd(83)" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179654962 "|spi_test|spi_slave:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[10\] spi_slave.vhd(83) " "Inferred latch for \"rx_data\[10\]\" at spi_slave.vhd(83)" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179654962 "|spi_test|spi_slave:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[11\] spi_slave.vhd(83) " "Inferred latch for \"rx_data\[11\]\" at spi_slave.vhd(83)" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179654962 "|spi_test|spi_slave:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[12\] spi_slave.vhd(83) " "Inferred latch for \"rx_data\[12\]\" at spi_slave.vhd(83)" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179654963 "|spi_test|spi_slave:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[13\] spi_slave.vhd(83) " "Inferred latch for \"rx_data\[13\]\" at spi_slave.vhd(83)" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179654963 "|spi_test|spi_slave:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[14\] spi_slave.vhd(83) " "Inferred latch for \"rx_data\[14\]\" at spi_slave.vhd(83)" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179654963 "|spi_test|spi_slave:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[15\] spi_slave.vhd(83) " "Inferred latch for \"rx_data\[15\]\" at spi_slave.vhd(83)" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179654963 "|spi_test|spi_slave:inst10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_controller lcd_controller:inst " "Elaborating entity \"lcd_controller\" for hierarchy \"lcd_controller:inst\"" {  } { { "output_files/spi_test.bdf" "inst" { Schematic "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/output_files/spi_test.bdf" { { 600 1064 1272 744 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557179655028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_controller spi_controller:inst25 " "Elaborating entity \"spi_controller\" for hierarchy \"spi_controller:inst25\"" {  } { { "output_files/spi_test.bdf" "inst25" { Schematic "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/output_files/spi_test.bdf" { { 472 1528 1960 616 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557179655074 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cmd spi_controller.vhd(80) " "VHDL Process Statement warning at spi_controller.vhd(80): signal \"cmd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557179655074 "|spi_test|spi_controller:inst25"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FIFO_CONFIG spi_controller.vhd(82) " "VHDL Process Statement warning at spi_controller.vhd(82): signal \"FIFO_CONFIG\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557179655074 "|spi_test|spi_controller:inst25"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "latch_set_2 spi_controller.vhd(84) " "VHDL Process Statement warning at spi_controller.vhd(84): signal \"latch_set_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557179655074 "|spi_test|spi_controller:inst25"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fifo_latch spi_controller.vhd(85) " "VHDL Process Statement warning at spi_controller.vhd(85): signal \"fifo_latch\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557179655074 "|spi_test|spi_controller:inst25"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FIFO_CONFIG spi_controller.vhd(87) " "VHDL Process Statement warning at spi_controller.vhd(87): signal \"FIFO_CONFIG\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557179655074 "|spi_test|spi_controller:inst25"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FIFO_CONFIG spi_controller.vhd(88) " "VHDL Process Statement warning at spi_controller.vhd(88): signal \"FIFO_CONFIG\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557179655074 "|spi_test|spi_controller:inst25"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst_y spi_controller.vhd(92) " "VHDL Process Statement warning at spi_controller.vhd(92): signal \"rst_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557179655074 "|spi_test|spi_controller:inst25"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "latch_set_2 spi_controller.vhd(93) " "VHDL Process Statement warning at spi_controller.vhd(93): signal \"latch_set_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557179655074 "|spi_test|spi_controller:inst25"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SPACE_AVAILABLE spi_controller.vhd(104) " "VHDL Process Statement warning at spi_controller.vhd(104): signal \"SPACE_AVAILABLE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557179655074 "|spi_test|spi_controller:inst25"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "TX_DATA spi_controller.vhd(78) " "VHDL Process Statement warning at spi_controller.vhd(78): inferring latch(es) for signal or variable \"TX_DATA\", which holds its previous value in one or more paths through the process" {  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 78 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557179655074 "|spi_test|spi_controller:inst25"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "latch_set_2 spi_controller.vhd(78) " "VHDL Process Statement warning at spi_controller.vhd(78): inferring latch(es) for signal or variable \"latch_set_2\", which holds its previous value in one or more paths through the process" {  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 78 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557179655074 "|spi_test|spi_controller:inst25"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "FIFO_CONFIG_OUT spi_controller.vhd(78) " "VHDL Process Statement warning at spi_controller.vhd(78): inferring latch(es) for signal or variable \"FIFO_CONFIG_OUT\", which holds its previous value in one or more paths through the process" {  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 78 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557179655074 "|spi_test|spi_controller:inst25"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rst_y spi_controller.vhd(78) " "VHDL Process Statement warning at spi_controller.vhd(78): inferring latch(es) for signal or variable \"rst_y\", which holds its previous value in one or more paths through the process" {  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 78 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557179655074 "|spi_test|spi_controller:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rst_y spi_controller.vhd(78) " "Inferred latch for \"rst_y\" at spi_controller.vhd(78)" {  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179655090 "|spi_test|spi_controller:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIFO_CONFIG_OUT\[0\] spi_controller.vhd(78) " "Inferred latch for \"FIFO_CONFIG_OUT\[0\]\" at spi_controller.vhd(78)" {  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179655090 "|spi_test|spi_controller:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIFO_CONFIG_OUT\[1\] spi_controller.vhd(78) " "Inferred latch for \"FIFO_CONFIG_OUT\[1\]\" at spi_controller.vhd(78)" {  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179655090 "|spi_test|spi_controller:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIFO_CONFIG_OUT\[2\] spi_controller.vhd(78) " "Inferred latch for \"FIFO_CONFIG_OUT\[2\]\" at spi_controller.vhd(78)" {  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179655090 "|spi_test|spi_controller:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIFO_CONFIG_OUT\[3\] spi_controller.vhd(78) " "Inferred latch for \"FIFO_CONFIG_OUT\[3\]\" at spi_controller.vhd(78)" {  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179655090 "|spi_test|spi_controller:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIFO_CONFIG_OUT\[4\] spi_controller.vhd(78) " "Inferred latch for \"FIFO_CONFIG_OUT\[4\]\" at spi_controller.vhd(78)" {  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179655090 "|spi_test|spi_controller:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIFO_CONFIG_OUT\[5\] spi_controller.vhd(78) " "Inferred latch for \"FIFO_CONFIG_OUT\[5\]\" at spi_controller.vhd(78)" {  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179655090 "|spi_test|spi_controller:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latch_set_2 spi_controller.vhd(78) " "Inferred latch for \"latch_set_2\" at spi_controller.vhd(78)" {  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179655090 "|spi_test|spi_controller:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_DATA\[0\] spi_controller.vhd(78) " "Inferred latch for \"TX_DATA\[0\]\" at spi_controller.vhd(78)" {  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179655090 "|spi_test|spi_controller:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_DATA\[1\] spi_controller.vhd(78) " "Inferred latch for \"TX_DATA\[1\]\" at spi_controller.vhd(78)" {  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179655090 "|spi_test|spi_controller:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_DATA\[2\] spi_controller.vhd(78) " "Inferred latch for \"TX_DATA\[2\]\" at spi_controller.vhd(78)" {  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179655090 "|spi_test|spi_controller:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_DATA\[3\] spi_controller.vhd(78) " "Inferred latch for \"TX_DATA\[3\]\" at spi_controller.vhd(78)" {  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179655090 "|spi_test|spi_controller:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_DATA\[4\] spi_controller.vhd(78) " "Inferred latch for \"TX_DATA\[4\]\" at spi_controller.vhd(78)" {  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179655090 "|spi_test|spi_controller:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_DATA\[5\] spi_controller.vhd(78) " "Inferred latch for \"TX_DATA\[5\]\" at spi_controller.vhd(78)" {  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179655090 "|spi_test|spi_controller:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_DATA\[6\] spi_controller.vhd(78) " "Inferred latch for \"TX_DATA\[6\]\" at spi_controller.vhd(78)" {  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179655090 "|spi_test|spi_controller:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_DATA\[7\] spi_controller.vhd(78) " "Inferred latch for \"TX_DATA\[7\]\" at spi_controller.vhd(78)" {  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179655090 "|spi_test|spi_controller:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_DATA\[8\] spi_controller.vhd(78) " "Inferred latch for \"TX_DATA\[8\]\" at spi_controller.vhd(78)" {  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179655090 "|spi_test|spi_controller:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_DATA\[9\] spi_controller.vhd(78) " "Inferred latch for \"TX_DATA\[9\]\" at spi_controller.vhd(78)" {  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179655090 "|spi_test|spi_controller:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_DATA\[10\] spi_controller.vhd(78) " "Inferred latch for \"TX_DATA\[10\]\" at spi_controller.vhd(78)" {  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179655090 "|spi_test|spi_controller:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_DATA\[11\] spi_controller.vhd(78) " "Inferred latch for \"TX_DATA\[11\]\" at spi_controller.vhd(78)" {  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179655090 "|spi_test|spi_controller:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_DATA\[12\] spi_controller.vhd(78) " "Inferred latch for \"TX_DATA\[12\]\" at spi_controller.vhd(78)" {  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179655090 "|spi_test|spi_controller:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_DATA\[13\] spi_controller.vhd(78) " "Inferred latch for \"TX_DATA\[13\]\" at spi_controller.vhd(78)" {  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179655090 "|spi_test|spi_controller:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_DATA\[14\] spi_controller.vhd(78) " "Inferred latch for \"TX_DATA\[14\]\" at spi_controller.vhd(78)" {  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179655090 "|spi_test|spi_controller:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_DATA\[15\] spi_controller.vhd(78) " "Inferred latch for \"TX_DATA\[15\]\" at spi_controller.vhd(78)" {  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179655090 "|spi_test|spi_controller:inst25"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn regn:FIFO_CONFIG " "Elaborating entity \"regn\" for hierarchy \"regn:FIFO_CONFIG\"" {  } { { "output_files/spi_test.bdf" "FIFO_CONFIG" { Schematic "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/output_files/spi_test.bdf" { { 272 1600 1808 416 "FIFO_CONFIG" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557179655106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_controller fifo_controller:inst17 " "Elaborating entity \"fifo_controller\" for hierarchy \"fifo_controller:inst17\"" {  } { { "output_files/spi_test.bdf" "inst17" { Schematic "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/output_files/spi_test.bdf" { { 600 2792 3208 808 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557179655147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SCFIFO SCFIFO:inst18 " "Elaborating entity \"SCFIFO\" for hierarchy \"SCFIFO:inst18\"" {  } { { "output_files/spi_test.bdf" "inst18" { Schematic "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/output_files/spi_test.bdf" { { 496 3296 3440 656 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557179655654 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SCFIFO:inst18 " "Elaborated megafunction instantiation \"SCFIFO:inst18\"" {  } { { "output_files/spi_test.bdf" "" { Schematic "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/output_files/spi_test.bdf" { { 496 3296 3440 656 "inst18" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557179655672 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SCFIFO:inst18 " "Instantiated megafunction \"SCFIFO:inst18\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "ALLOW_RWCYCLE_WHEN_FULL OFF " "Parameter \"ALLOW_RWCYCLE_WHEN_FULL\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557179655672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ALMOST_EMPTY_VALUE 6 " "Parameter \"ALMOST_EMPTY_VALUE\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557179655672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ALMOST_FULL_VALUE 6 " "Parameter \"ALMOST_FULL_VALUE\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557179655672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 8 " "Parameter \"LPM_NUMWORDS\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557179655672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SHOWAHEAD OFF " "Parameter \"LPM_SHOWAHEAD\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557179655672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 12 " "Parameter \"LPM_WIDTH\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557179655672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OVERFLOW_CHECKING ON " "Parameter \"OVERFLOW_CHECKING\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557179655672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "UNDERFLOW_CHECKING ON " "Parameter \"UNDERFLOW_CHECKING\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557179655672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "USE_EAB ON " "Parameter \"USE_EAB\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557179655672 ""}  } { { "output_files/spi_test.bdf" "" { Schematic "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/output_files/spi_test.bdf" { { 496 3296 3440 656 "inst18" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557179655672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_tr71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_tr71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_tr71 " "Found entity 1: scfifo_tr71" {  } { { "db/scfifo_tr71.tdf" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/db/scfifo_tr71.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557179655763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179655763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_tr71 SCFIFO:inst18\|scfifo_tr71:auto_generated " "Elaborating entity \"scfifo_tr71\" for hierarchy \"SCFIFO:inst18\|scfifo_tr71:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557179655764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_get.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_get.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_get " "Found entity 1: a_dpfifo_get" {  } { { "db/a_dpfifo_get.tdf" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/db/a_dpfifo_get.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557179655837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179655837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_get SCFIFO:inst18\|scfifo_tr71:auto_generated\|a_dpfifo_get:dpfifo " "Elaborating entity \"a_dpfifo_get\" for hierarchy \"SCFIFO:inst18\|scfifo_tr71:auto_generated\|a_dpfifo_get:dpfifo\"" {  } { { "db/scfifo_tr71.tdf" "dpfifo" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/db/scfifo_tr71.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557179655838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_m4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_m4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_m4f " "Found entity 1: a_fefifo_m4f" {  } { { "db/a_fefifo_m4f.tdf" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/db/a_fefifo_m4f.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557179655897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179655897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_m4f SCFIFO:inst18\|scfifo_tr71:auto_generated\|a_dpfifo_get:dpfifo\|a_fefifo_m4f:fifo_state " "Elaborating entity \"a_fefifo_m4f\" for hierarchy \"SCFIFO:inst18\|scfifo_tr71:auto_generated\|a_dpfifo_get:dpfifo\|a_fefifo_m4f:fifo_state\"" {  } { { "db/a_dpfifo_get.tdf" "fifo_state" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/db/a_dpfifo_get.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557179655898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ao7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ao7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ao7 " "Found entity 1: cntr_ao7" {  } { { "db/cntr_ao7.tdf" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/db/cntr_ao7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557179656030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179656030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ao7 SCFIFO:inst18\|scfifo_tr71:auto_generated\|a_dpfifo_get:dpfifo\|a_fefifo_m4f:fifo_state\|cntr_ao7:count_usedw " "Elaborating entity \"cntr_ao7\" for hierarchy \"SCFIFO:inst18\|scfifo_tr71:auto_generated\|a_dpfifo_get:dpfifo\|a_fefifo_m4f:fifo_state\|cntr_ao7:count_usedw\"" {  } { { "db/a_fefifo_m4f.tdf" "count_usedw" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/db/a_fefifo_m4f.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557179656031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ugm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ugm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ugm1 " "Found entity 1: altsyncram_ugm1" {  } { { "db/altsyncram_ugm1.tdf" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/db/altsyncram_ugm1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557179656160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179656160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ugm1 SCFIFO:inst18\|scfifo_tr71:auto_generated\|a_dpfifo_get:dpfifo\|altsyncram_ugm1:FIFOram " "Elaborating entity \"altsyncram_ugm1\" for hierarchy \"SCFIFO:inst18\|scfifo_tr71:auto_generated\|a_dpfifo_get:dpfifo\|altsyncram_ugm1:FIFOram\"" {  } { { "db/a_dpfifo_get.tdf" "FIFOram" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/db/a_dpfifo_get.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557179656161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_unb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_unb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_unb " "Found entity 1: cntr_unb" {  } { { "db/cntr_unb.tdf" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/db/cntr_unb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557179656291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179656291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_unb SCFIFO:inst18\|scfifo_tr71:auto_generated\|a_dpfifo_get:dpfifo\|cntr_unb:rd_ptr_count " "Elaborating entity \"cntr_unb\" for hierarchy \"SCFIFO:inst18\|scfifo_tr71:auto_generated\|a_dpfifo_get:dpfifo\|cntr_unb:rd_ptr_count\"" {  } { { "db/a_dpfifo_get.tdf" "rd_ptr_count" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/db/a_dpfifo_get.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557179656291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_controller adc_controller:inst11 " "Elaborating entity \"adc_controller\" for hierarchy \"adc_controller:inst11\"" {  } { { "output_files/spi_test.bdf" "inst11" { Schematic "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/output_files/spi_test.bdf" { { -56 1152 1432 88 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557179656311 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ADC_IN_DATA adc_controller.vhd(68) " "VHDL Process Statement warning at adc_controller.vhd(68): signal \"ADC_IN_DATA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adc_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/adc_controller.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557179656313 "|spi_test|adc_controller:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ADC_IN_DATA adc_controller.vhd(71) " "VHDL Process Statement warning at adc_controller.vhd(71): signal \"ADC_IN_DATA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adc_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/adc_controller.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557179656314 "|spi_test|adc_controller:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_buf adc_controller.vhd(73) " "VHDL Process Statement warning at adc_controller.vhd(73): signal \"out_buf\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adc_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/adc_controller.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557179656314 "|spi_test|adc_controller:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addr adc_controller.vhd(85) " "VHDL Process Statement warning at adc_controller.vhd(85): signal \"addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adc_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/adc_controller.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557179656315 "|spi_test|adc_controller:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addr adc_controller.vhd(87) " "VHDL Process Statement warning at adc_controller.vhd(87): signal \"addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adc_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/adc_controller.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557179656315 "|spi_test|adc_controller:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addr adc_controller.vhd(89) " "VHDL Process Statement warning at adc_controller.vhd(89): signal \"addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adc_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/adc_controller.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557179656315 "|spi_test|adc_controller:inst11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "out_buf adc_controller.vhd(61) " "VHDL Process Statement warning at adc_controller.vhd(61): inferring latch(es) for signal or variable \"out_buf\", which holds its previous value in one or more paths through the process" {  } { { "adc_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/adc_controller.vhd" 61 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557179656315 "|spi_test|adc_controller:inst11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ADC_OUT_DATA adc_controller.vhd(61) " "VHDL Process Statement warning at adc_controller.vhd(61): inferring latch(es) for signal or variable \"ADC_OUT_DATA\", which holds its previous value in one or more paths through the process" {  } { { "adc_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/adc_controller.vhd" 61 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557179656316 "|spi_test|adc_controller:inst11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CS_N adc_controller.vhd(61) " "VHDL Process Statement warning at adc_controller.vhd(61): inferring latch(es) for signal or variable \"CS_N\", which holds its previous value in one or more paths through the process" {  } { { "adc_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/adc_controller.vhd" 61 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557179656316 "|spi_test|adc_controller:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CS_N adc_controller.vhd(61) " "Inferred latch for \"CS_N\" at adc_controller.vhd(61)" {  } { { "adc_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/adc_controller.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179656319 "|spi_test|adc_controller:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_OUT_DATA\[0\] adc_controller.vhd(61) " "Inferred latch for \"ADC_OUT_DATA\[0\]\" at adc_controller.vhd(61)" {  } { { "adc_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/adc_controller.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179656319 "|spi_test|adc_controller:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_OUT_DATA\[1\] adc_controller.vhd(61) " "Inferred latch for \"ADC_OUT_DATA\[1\]\" at adc_controller.vhd(61)" {  } { { "adc_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/adc_controller.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179656319 "|spi_test|adc_controller:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_OUT_DATA\[2\] adc_controller.vhd(61) " "Inferred latch for \"ADC_OUT_DATA\[2\]\" at adc_controller.vhd(61)" {  } { { "adc_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/adc_controller.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179656319 "|spi_test|adc_controller:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_OUT_DATA\[3\] adc_controller.vhd(61) " "Inferred latch for \"ADC_OUT_DATA\[3\]\" at adc_controller.vhd(61)" {  } { { "adc_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/adc_controller.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179656320 "|spi_test|adc_controller:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_OUT_DATA\[4\] adc_controller.vhd(61) " "Inferred latch for \"ADC_OUT_DATA\[4\]\" at adc_controller.vhd(61)" {  } { { "adc_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/adc_controller.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179656320 "|spi_test|adc_controller:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_OUT_DATA\[5\] adc_controller.vhd(61) " "Inferred latch for \"ADC_OUT_DATA\[5\]\" at adc_controller.vhd(61)" {  } { { "adc_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/adc_controller.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179656320 "|spi_test|adc_controller:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_OUT_DATA\[6\] adc_controller.vhd(61) " "Inferred latch for \"ADC_OUT_DATA\[6\]\" at adc_controller.vhd(61)" {  } { { "adc_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/adc_controller.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179656320 "|spi_test|adc_controller:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_OUT_DATA\[7\] adc_controller.vhd(61) " "Inferred latch for \"ADC_OUT_DATA\[7\]\" at adc_controller.vhd(61)" {  } { { "adc_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/adc_controller.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179656320 "|spi_test|adc_controller:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_OUT_DATA\[8\] adc_controller.vhd(61) " "Inferred latch for \"ADC_OUT_DATA\[8\]\" at adc_controller.vhd(61)" {  } { { "adc_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/adc_controller.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179656320 "|spi_test|adc_controller:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_OUT_DATA\[9\] adc_controller.vhd(61) " "Inferred latch for \"ADC_OUT_DATA\[9\]\" at adc_controller.vhd(61)" {  } { { "adc_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/adc_controller.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179656321 "|spi_test|adc_controller:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_OUT_DATA\[10\] adc_controller.vhd(61) " "Inferred latch for \"ADC_OUT_DATA\[10\]\" at adc_controller.vhd(61)" {  } { { "adc_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/adc_controller.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179656321 "|spi_test|adc_controller:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_OUT_DATA\[11\] adc_controller.vhd(61) " "Inferred latch for \"ADC_OUT_DATA\[11\]\" at adc_controller.vhd(61)" {  } { { "adc_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/adc_controller.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179656321 "|spi_test|adc_controller:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_buf\[0\] adc_controller.vhd(61) " "Inferred latch for \"out_buf\[0\]\" at adc_controller.vhd(61)" {  } { { "adc_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/adc_controller.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179656321 "|spi_test|adc_controller:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_buf\[1\] adc_controller.vhd(61) " "Inferred latch for \"out_buf\[1\]\" at adc_controller.vhd(61)" {  } { { "adc_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/adc_controller.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179656322 "|spi_test|adc_controller:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_buf\[2\] adc_controller.vhd(61) " "Inferred latch for \"out_buf\[2\]\" at adc_controller.vhd(61)" {  } { { "adc_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/adc_controller.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179656322 "|spi_test|adc_controller:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_buf\[3\] adc_controller.vhd(61) " "Inferred latch for \"out_buf\[3\]\" at adc_controller.vhd(61)" {  } { { "adc_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/adc_controller.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179656322 "|spi_test|adc_controller:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_buf\[4\] adc_controller.vhd(61) " "Inferred latch for \"out_buf\[4\]\" at adc_controller.vhd(61)" {  } { { "adc_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/adc_controller.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179656322 "|spi_test|adc_controller:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_buf\[5\] adc_controller.vhd(61) " "Inferred latch for \"out_buf\[5\]\" at adc_controller.vhd(61)" {  } { { "adc_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/adc_controller.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179656322 "|spi_test|adc_controller:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_buf\[6\] adc_controller.vhd(61) " "Inferred latch for \"out_buf\[6\]\" at adc_controller.vhd(61)" {  } { { "adc_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/adc_controller.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179656322 "|spi_test|adc_controller:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_buf\[7\] adc_controller.vhd(61) " "Inferred latch for \"out_buf\[7\]\" at adc_controller.vhd(61)" {  } { { "adc_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/adc_controller.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179656323 "|spi_test|adc_controller:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_buf\[8\] adc_controller.vhd(61) " "Inferred latch for \"out_buf\[8\]\" at adc_controller.vhd(61)" {  } { { "adc_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/adc_controller.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179656323 "|spi_test|adc_controller:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_buf\[9\] adc_controller.vhd(61) " "Inferred latch for \"out_buf\[9\]\" at adc_controller.vhd(61)" {  } { { "adc_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/adc_controller.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179656323 "|spi_test|adc_controller:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_buf\[10\] adc_controller.vhd(61) " "Inferred latch for \"out_buf\[10\]\" at adc_controller.vhd(61)" {  } { { "adc_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/adc_controller.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179656323 "|spi_test|adc_controller:inst11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn regn:SPACE_AVAILABLE2 " "Elaborating entity \"regn\" for hierarchy \"regn:SPACE_AVAILABLE2\"" {  } { { "output_files/spi_test.bdf" "SPACE_AVAILABLE2" { Schematic "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/output_files/spi_test.bdf" { { 264 2136 2344 408 "SPACE_AVAILABLE2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557179656357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "servo_controller servo_controller:inst27 " "Elaborating entity \"servo_controller\" for hierarchy \"servo_controller:inst27\"" {  } { { "output_files/spi_test.bdf" "inst27" { Schematic "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/output_files/spi_test.bdf" { { 1016 1824 2208 1160 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557179656376 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "changed_2 servo_controller.vhd(38) " "VHDL Process Statement warning at servo_controller.vhd(38): signal \"changed_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "servo_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/servo_controller.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557179656377 "|spi_test|servo_controller:inst27"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "changed_2 servo_controller.vhd(40) " "VHDL Process Statement warning at servo_controller.vhd(40): signal \"changed_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "servo_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/servo_controller.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557179656378 "|spi_test|servo_controller:inst27"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "changed_2 servo_controller.vhd(36) " "VHDL Process Statement warning at servo_controller.vhd(36): inferring latch(es) for signal or variable \"changed_2\", which holds its previous value in one or more paths through the process" {  } { { "servo_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/servo_controller.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557179656379 "|spi_test|servo_controller:inst27"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cmd servo_controller.vhd(48) " "VHDL Process Statement warning at servo_controller.vhd(48): signal \"cmd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "servo_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/servo_controller.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557179656380 "|spi_test|servo_controller:inst27"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE servo_controller.vhd(49) " "VHDL warning at servo_controller.vhd(49): comparison between unequal length operands always returns FALSE" {  } { { "servo_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/servo_controller.vhd" 49 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179656380 "|spi_test|servo_controller:inst27"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE servo_controller.vhd(51) " "VHDL warning at servo_controller.vhd(51): comparison between unequal length operands always returns FALSE" {  } { { "servo_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/servo_controller.vhd" 51 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179656380 "|spi_test|servo_controller:inst27"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE servo_controller.vhd(53) " "VHDL warning at servo_controller.vhd(53): comparison between unequal length operands always returns FALSE" {  } { { "servo_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/servo_controller.vhd" 53 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179656380 "|spi_test|servo_controller:inst27"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE servo_controller.vhd(55) " "VHDL warning at servo_controller.vhd(55): comparison between unequal length operands always returns FALSE" {  } { { "servo_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/servo_controller.vhd" 55 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179656381 "|spi_test|servo_controller:inst27"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "set_angle servo_controller.vhd(61) " "VHDL Process Statement warning at servo_controller.vhd(61): signal \"set_angle\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "servo_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/servo_controller.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557179656381 "|spi_test|servo_controller:inst27"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "changed_1 servo_controller.vhd(64) " "VHDL Process Statement warning at servo_controller.vhd(64): signal \"changed_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "servo_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/servo_controller.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557179656381 "|spi_test|servo_controller:inst27"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "set_state servo_controller.vhd(66) " "VHDL Process Statement warning at servo_controller.vhd(66): signal \"set_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "servo_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/servo_controller.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557179656381 "|spi_test|servo_controller:inst27"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "TX_DATA servo_controller.vhd(46) " "VHDL Process Statement warning at servo_controller.vhd(46): inferring latch(es) for signal or variable \"TX_DATA\", which holds its previous value in one or more paths through the process" {  } { { "servo_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/servo_controller.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557179656382 "|spi_test|servo_controller:inst27"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "set_angle servo_controller.vhd(46) " "VHDL Process Statement warning at servo_controller.vhd(46): inferring latch(es) for signal or variable \"set_angle\", which holds its previous value in one or more paths through the process" {  } { { "servo_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/servo_controller.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557179656382 "|spi_test|servo_controller:inst27"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SERVO_OUT servo_controller.vhd(46) " "VHDL Process Statement warning at servo_controller.vhd(46): inferring latch(es) for signal or variable \"SERVO_OUT\", which holds its previous value in one or more paths through the process" {  } { { "servo_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/servo_controller.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557179656382 "|spi_test|servo_controller:inst27"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "changed_1 servo_controller.vhd(46) " "VHDL Process Statement warning at servo_controller.vhd(46): inferring latch(es) for signal or variable \"changed_1\", which holds its previous value in one or more paths through the process" {  } { { "servo_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/servo_controller.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557179656383 "|spi_test|servo_controller:inst27"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SERVO_REG_OUT servo_controller.vhd(46) " "VHDL Process Statement warning at servo_controller.vhd(46): inferring latch(es) for signal or variable \"SERVO_REG_OUT\", which holds its previous value in one or more paths through the process" {  } { { "servo_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/servo_controller.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557179656383 "|spi_test|servo_controller:inst27"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "set_state servo_controller.vhd(46) " "VHDL Process Statement warning at servo_controller.vhd(46): inferring latch(es) for signal or variable \"set_state\", which holds its previous value in one or more paths through the process" {  } { { "servo_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/servo_controller.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557179656384 "|spi_test|servo_controller:inst27"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PWM_EN servo_controller.vhd(46) " "VHDL Process Statement warning at servo_controller.vhd(46): inferring latch(es) for signal or variable \"PWM_EN\", which holds its previous value in one or more paths through the process" {  } { { "servo_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/servo_controller.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557179656385 "|spi_test|servo_controller:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWM_EN servo_controller.vhd(46) " "Inferred latch for \"PWM_EN\" at servo_controller.vhd(46)" {  } { { "servo_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/servo_controller.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179656386 "|spi_test|servo_controller:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_state servo_controller.vhd(46) " "Inferred latch for \"set_state\" at servo_controller.vhd(46)" {  } { { "servo_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/servo_controller.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179656386 "|spi_test|servo_controller:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SERVO_REG_OUT\[0\] servo_controller.vhd(46) " "Inferred latch for \"SERVO_REG_OUT\[0\]\" at servo_controller.vhd(46)" {  } { { "servo_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/servo_controller.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179656386 "|spi_test|servo_controller:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SERVO_REG_OUT\[1\] servo_controller.vhd(46) " "Inferred latch for \"SERVO_REG_OUT\[1\]\" at servo_controller.vhd(46)" {  } { { "servo_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/servo_controller.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179656387 "|spi_test|servo_controller:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SERVO_REG_OUT\[2\] servo_controller.vhd(46) " "Inferred latch for \"SERVO_REG_OUT\[2\]\" at servo_controller.vhd(46)" {  } { { "servo_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/servo_controller.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179656387 "|spi_test|servo_controller:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SERVO_REG_OUT\[3\] servo_controller.vhd(46) " "Inferred latch for \"SERVO_REG_OUT\[3\]\" at servo_controller.vhd(46)" {  } { { "servo_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/servo_controller.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179656387 "|spi_test|servo_controller:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SERVO_REG_OUT\[4\] servo_controller.vhd(46) " "Inferred latch for \"SERVO_REG_OUT\[4\]\" at servo_controller.vhd(46)" {  } { { "servo_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/servo_controller.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179656387 "|spi_test|servo_controller:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SERVO_REG_OUT\[5\] servo_controller.vhd(46) " "Inferred latch for \"SERVO_REG_OUT\[5\]\" at servo_controller.vhd(46)" {  } { { "servo_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/servo_controller.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179656388 "|spi_test|servo_controller:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SERVO_REG_OUT\[6\] servo_controller.vhd(46) " "Inferred latch for \"SERVO_REG_OUT\[6\]\" at servo_controller.vhd(46)" {  } { { "servo_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/servo_controller.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179656388 "|spi_test|servo_controller:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SERVO_REG_OUT\[7\] servo_controller.vhd(46) " "Inferred latch for \"SERVO_REG_OUT\[7\]\" at servo_controller.vhd(46)" {  } { { "servo_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/servo_controller.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179656388 "|spi_test|servo_controller:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SERVO_REG_OUT\[8\] servo_controller.vhd(46) " "Inferred latch for \"SERVO_REG_OUT\[8\]\" at servo_controller.vhd(46)" {  } { { "servo_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/servo_controller.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179656388 "|spi_test|servo_controller:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "changed_1 servo_controller.vhd(46) " "Inferred latch for \"changed_1\" at servo_controller.vhd(46)" {  } { { "servo_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/servo_controller.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179656389 "|spi_test|servo_controller:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SERVO_OUT\[0\] servo_controller.vhd(46) " "Inferred latch for \"SERVO_OUT\[0\]\" at servo_controller.vhd(46)" {  } { { "servo_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/servo_controller.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179656389 "|spi_test|servo_controller:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SERVO_OUT\[1\] servo_controller.vhd(46) " "Inferred latch for \"SERVO_OUT\[1\]\" at servo_controller.vhd(46)" {  } { { "servo_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/servo_controller.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179656389 "|spi_test|servo_controller:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SERVO_OUT\[2\] servo_controller.vhd(46) " "Inferred latch for \"SERVO_OUT\[2\]\" at servo_controller.vhd(46)" {  } { { "servo_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/servo_controller.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179656390 "|spi_test|servo_controller:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SERVO_OUT\[3\] servo_controller.vhd(46) " "Inferred latch for \"SERVO_OUT\[3\]\" at servo_controller.vhd(46)" {  } { { "servo_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/servo_controller.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179656390 "|spi_test|servo_controller:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SERVO_OUT\[4\] servo_controller.vhd(46) " "Inferred latch for \"SERVO_OUT\[4\]\" at servo_controller.vhd(46)" {  } { { "servo_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/servo_controller.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179656390 "|spi_test|servo_controller:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SERVO_OUT\[5\] servo_controller.vhd(46) " "Inferred latch for \"SERVO_OUT\[5\]\" at servo_controller.vhd(46)" {  } { { "servo_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/servo_controller.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179656390 "|spi_test|servo_controller:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SERVO_OUT\[6\] servo_controller.vhd(46) " "Inferred latch for \"SERVO_OUT\[6\]\" at servo_controller.vhd(46)" {  } { { "servo_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/servo_controller.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179656391 "|spi_test|servo_controller:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SERVO_OUT\[7\] servo_controller.vhd(46) " "Inferred latch for \"SERVO_OUT\[7\]\" at servo_controller.vhd(46)" {  } { { "servo_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/servo_controller.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179656391 "|spi_test|servo_controller:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_angle servo_controller.vhd(46) " "Inferred latch for \"set_angle\" at servo_controller.vhd(46)" {  } { { "servo_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/servo_controller.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179656391 "|spi_test|servo_controller:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_DATA\[0\] servo_controller.vhd(46) " "Inferred latch for \"TX_DATA\[0\]\" at servo_controller.vhd(46)" {  } { { "servo_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/servo_controller.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179656391 "|spi_test|servo_controller:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_DATA\[1\] servo_controller.vhd(46) " "Inferred latch for \"TX_DATA\[1\]\" at servo_controller.vhd(46)" {  } { { "servo_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/servo_controller.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179656392 "|spi_test|servo_controller:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_DATA\[2\] servo_controller.vhd(46) " "Inferred latch for \"TX_DATA\[2\]\" at servo_controller.vhd(46)" {  } { { "servo_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/servo_controller.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179656392 "|spi_test|servo_controller:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_DATA\[3\] servo_controller.vhd(46) " "Inferred latch for \"TX_DATA\[3\]\" at servo_controller.vhd(46)" {  } { { "servo_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/servo_controller.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179656392 "|spi_test|servo_controller:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_DATA\[4\] servo_controller.vhd(46) " "Inferred latch for \"TX_DATA\[4\]\" at servo_controller.vhd(46)" {  } { { "servo_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/servo_controller.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179656392 "|spi_test|servo_controller:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_DATA\[5\] servo_controller.vhd(46) " "Inferred latch for \"TX_DATA\[5\]\" at servo_controller.vhd(46)" {  } { { "servo_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/servo_controller.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179656392 "|spi_test|servo_controller:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_DATA\[6\] servo_controller.vhd(46) " "Inferred latch for \"TX_DATA\[6\]\" at servo_controller.vhd(46)" {  } { { "servo_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/servo_controller.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179656392 "|spi_test|servo_controller:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_DATA\[7\] servo_controller.vhd(46) " "Inferred latch for \"TX_DATA\[7\]\" at servo_controller.vhd(46)" {  } { { "servo_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/servo_controller.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179656393 "|spi_test|servo_controller:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_DATA\[8\] servo_controller.vhd(46) " "Inferred latch for \"TX_DATA\[8\]\" at servo_controller.vhd(46)" {  } { { "servo_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/servo_controller.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179656393 "|spi_test|servo_controller:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_DATA\[9\] servo_controller.vhd(46) " "Inferred latch for \"TX_DATA\[9\]\" at servo_controller.vhd(46)" {  } { { "servo_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/servo_controller.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179656393 "|spi_test|servo_controller:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_DATA\[10\] servo_controller.vhd(46) " "Inferred latch for \"TX_DATA\[10\]\" at servo_controller.vhd(46)" {  } { { "servo_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/servo_controller.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179656393 "|spi_test|servo_controller:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_DATA\[11\] servo_controller.vhd(46) " "Inferred latch for \"TX_DATA\[11\]\" at servo_controller.vhd(46)" {  } { { "servo_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/servo_controller.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179656393 "|spi_test|servo_controller:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_DATA\[12\] servo_controller.vhd(46) " "Inferred latch for \"TX_DATA\[12\]\" at servo_controller.vhd(46)" {  } { { "servo_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/servo_controller.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179656393 "|spi_test|servo_controller:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_DATA\[13\] servo_controller.vhd(46) " "Inferred latch for \"TX_DATA\[13\]\" at servo_controller.vhd(46)" {  } { { "servo_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/servo_controller.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179656393 "|spi_test|servo_controller:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_DATA\[14\] servo_controller.vhd(46) " "Inferred latch for \"TX_DATA\[14\]\" at servo_controller.vhd(46)" {  } { { "servo_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/servo_controller.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179656394 "|spi_test|servo_controller:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_DATA\[15\] servo_controller.vhd(46) " "Inferred latch for \"TX_DATA\[15\]\" at servo_controller.vhd(46)" {  } { { "servo_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/servo_controller.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179656394 "|spi_test|servo_controller:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "changed_2 servo_controller.vhd(36) " "Inferred latch for \"changed_2\" at servo_controller.vhd(36)" {  } { { "servo_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/servo_controller.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179656394 "|spi_test|servo_controller:inst27"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder_controller encoder_controller:inst26 " "Elaborating entity \"encoder_controller\" for hierarchy \"encoder_controller:inst26\"" {  } { { "output_files/spi_test.bdf" "inst26" { Schematic "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/output_files/spi_test.bdf" { { 928 2752 2984 1072 "inst26" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557179656413 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "old_angle encoder_controller.vhd(24) " "VHDL Signal Declaration warning at encoder_controller.vhd(24): used explicit default value for signal \"old_angle\" because signal was never assigned a value" {  } { { "encoder_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/encoder_controller.vhd" 24 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1557179656415 "|spi_test|encoder_controller:inst26"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dir encoder_controller.vhd(27) " "Verilog HDL or VHDL warning at encoder_controller.vhd(27): object \"dir\" assigned a value but never read" {  } { { "encoder_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/encoder_controller.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557179656415 "|spi_test|encoder_controller:inst26"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "STATE encoder_controller.vhd(33) " "VHDL Process Statement warning at encoder_controller.vhd(33): signal \"STATE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "encoder_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/encoder_controller.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557179656415 "|spi_test|encoder_controller:inst26"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r_turns encoder_controller.vhd(63) " "VHDL Process Statement warning at encoder_controller.vhd(63): signal \"r_turns\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "encoder_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/encoder_controller.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557179656418 "|spi_test|encoder_controller:inst26"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r_turns encoder_controller.vhd(65) " "VHDL Process Statement warning at encoder_controller.vhd(65): signal \"r_turns\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "encoder_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/encoder_controller.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557179656418 "|spi_test|encoder_controller:inst26"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "turns encoder_controller.vhd(67) " "VHDL Process Statement warning at encoder_controller.vhd(67): signal \"turns\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "encoder_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/encoder_controller.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557179656418 "|spi_test|encoder_controller:inst26"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "turns encoder_controller.vhd(61) " "VHDL Process Statement warning at encoder_controller.vhd(61): inferring latch(es) for signal or variable \"turns\", which holds its previous value in one or more paths through the process" {  } { { "encoder_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/encoder_controller.vhd" 61 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557179656418 "|spi_test|encoder_controller:inst26"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "r_turns encoder_controller.vhd(61) " "VHDL Process Statement warning at encoder_controller.vhd(61): inferring latch(es) for signal or variable \"r_turns\", which holds its previous value in one or more paths through the process" {  } { { "encoder_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/encoder_controller.vhd" 61 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557179656419 "|spi_test|encoder_controller:inst26"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "max encoder_controller.vhd(75) " "VHDL Process Statement warning at encoder_controller.vhd(75): signal \"max\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "encoder_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/encoder_controller.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557179656419 "|spi_test|encoder_controller:inst26"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "max encoder_controller.vhd(80) " "VHDL Process Statement warning at encoder_controller.vhd(80): signal \"max\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "encoder_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/encoder_controller.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557179656420 "|spi_test|encoder_controller:inst26"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst_turns encoder_controller.vhd(84) " "VHDL Process Statement warning at encoder_controller.vhd(84): signal \"rst_turns\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "encoder_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/encoder_controller.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557179656421 "|spi_test|encoder_controller:inst26"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MOTOR_A encoder_controller.vhd(71) " "VHDL Process Statement warning at encoder_controller.vhd(71): inferring latch(es) for signal or variable \"MOTOR_A\", which holds its previous value in one or more paths through the process" {  } { { "encoder_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/encoder_controller.vhd" 71 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557179656421 "|spi_test|encoder_controller:inst26"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MOTOR_B encoder_controller.vhd(71) " "VHDL Process Statement warning at encoder_controller.vhd(71): inferring latch(es) for signal or variable \"MOTOR_B\", which holds its previous value in one or more paths through the process" {  } { { "encoder_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/encoder_controller.vhd" 71 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557179656423 "|spi_test|encoder_controller:inst26"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rst_turns encoder_controller.vhd(71) " "VHDL Process Statement warning at encoder_controller.vhd(71): inferring latch(es) for signal or variable \"rst_turns\", which holds its previous value in one or more paths through the process" {  } { { "encoder_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/encoder_controller.vhd" 71 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557179656423 "|spi_test|encoder_controller:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rst_turns encoder_controller.vhd(71) " "Inferred latch for \"rst_turns\" at encoder_controller.vhd(71)" {  } { { "encoder_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/encoder_controller.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179656431 "|spi_test|encoder_controller:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MOTOR_B encoder_controller.vhd(71) " "Inferred latch for \"MOTOR_B\" at encoder_controller.vhd(71)" {  } { { "encoder_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/encoder_controller.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179656431 "|spi_test|encoder_controller:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MOTOR_A encoder_controller.vhd(71) " "Inferred latch for \"MOTOR_A\" at encoder_controller.vhd(71)" {  } { { "encoder_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/encoder_controller.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179656431 "|spi_test|encoder_controller:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_turns encoder_controller.vhd(61) " "Inferred latch for \"r_turns\" at encoder_controller.vhd(61)" {  } { { "encoder_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/encoder_controller.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179656432 "|spi_test|encoder_controller:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "turns\[0\] encoder_controller.vhd(61) " "Inferred latch for \"turns\[0\]\" at encoder_controller.vhd(61)" {  } { { "encoder_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/encoder_controller.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179656432 "|spi_test|encoder_controller:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "turns\[1\] encoder_controller.vhd(61) " "Inferred latch for \"turns\[1\]\" at encoder_controller.vhd(61)" {  } { { "encoder_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/encoder_controller.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179656433 "|spi_test|encoder_controller:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "turns\[2\] encoder_controller.vhd(61) " "Inferred latch for \"turns\[2\]\" at encoder_controller.vhd(61)" {  } { { "encoder_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/encoder_controller.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179656433 "|spi_test|encoder_controller:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "turns\[3\] encoder_controller.vhd(61) " "Inferred latch for \"turns\[3\]\" at encoder_controller.vhd(61)" {  } { { "encoder_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/encoder_controller.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179656433 "|spi_test|encoder_controller:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "turns\[4\] encoder_controller.vhd(61) " "Inferred latch for \"turns\[4\]\" at encoder_controller.vhd(61)" {  } { { "encoder_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/encoder_controller.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179656433 "|spi_test|encoder_controller:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "turns\[5\] encoder_controller.vhd(61) " "Inferred latch for \"turns\[5\]\" at encoder_controller.vhd(61)" {  } { { "encoder_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/encoder_controller.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179656434 "|spi_test|encoder_controller:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "turns\[6\] encoder_controller.vhd(61) " "Inferred latch for \"turns\[6\]\" at encoder_controller.vhd(61)" {  } { { "encoder_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/encoder_controller.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179656434 "|spi_test|encoder_controller:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "turns\[7\] encoder_controller.vhd(61) " "Inferred latch for \"turns\[7\]\" at encoder_controller.vhd(61)" {  } { { "encoder_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/encoder_controller.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179656434 "|spi_test|encoder_controller:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "turns\[8\] encoder_controller.vhd(61) " "Inferred latch for \"turns\[8\]\" at encoder_controller.vhd(61)" {  } { { "encoder_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/encoder_controller.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179656434 "|spi_test|encoder_controller:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "turns\[9\] encoder_controller.vhd(61) " "Inferred latch for \"turns\[9\]\" at encoder_controller.vhd(61)" {  } { { "encoder_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/encoder_controller.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179656434 "|spi_test|encoder_controller:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "turns\[10\] encoder_controller.vhd(61) " "Inferred latch for \"turns\[10\]\" at encoder_controller.vhd(61)" {  } { { "encoder_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/encoder_controller.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179656435 "|spi_test|encoder_controller:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "turns\[11\] encoder_controller.vhd(61) " "Inferred latch for \"turns\[11\]\" at encoder_controller.vhd(61)" {  } { { "encoder_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/encoder_controller.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179656435 "|spi_test|encoder_controller:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "turns\[12\] encoder_controller.vhd(61) " "Inferred latch for \"turns\[12\]\" at encoder_controller.vhd(61)" {  } { { "encoder_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/encoder_controller.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179656436 "|spi_test|encoder_controller:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "turns\[13\] encoder_controller.vhd(61) " "Inferred latch for \"turns\[13\]\" at encoder_controller.vhd(61)" {  } { { "encoder_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/encoder_controller.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179656436 "|spi_test|encoder_controller:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "turns\[14\] encoder_controller.vhd(61) " "Inferred latch for \"turns\[14\]\" at encoder_controller.vhd(61)" {  } { { "encoder_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/encoder_controller.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179656437 "|spi_test|encoder_controller:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "turns\[15\] encoder_controller.vhd(61) " "Inferred latch for \"turns\[15\]\" at encoder_controller.vhd(61)" {  } { { "encoder_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/encoder_controller.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179656437 "|spi_test|encoder_controller:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "turns\[16\] encoder_controller.vhd(61) " "Inferred latch for \"turns\[16\]\" at encoder_controller.vhd(61)" {  } { { "encoder_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/encoder_controller.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179656437 "|spi_test|encoder_controller:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "turns\[17\] encoder_controller.vhd(61) " "Inferred latch for \"turns\[17\]\" at encoder_controller.vhd(61)" {  } { { "encoder_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/encoder_controller.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179656438 "|spi_test|encoder_controller:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "turns\[18\] encoder_controller.vhd(61) " "Inferred latch for \"turns\[18\]\" at encoder_controller.vhd(61)" {  } { { "encoder_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/encoder_controller.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179656439 "|spi_test|encoder_controller:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "turns\[19\] encoder_controller.vhd(61) " "Inferred latch for \"turns\[19\]\" at encoder_controller.vhd(61)" {  } { { "encoder_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/encoder_controller.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179656439 "|spi_test|encoder_controller:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "turns\[20\] encoder_controller.vhd(61) " "Inferred latch for \"turns\[20\]\" at encoder_controller.vhd(61)" {  } { { "encoder_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/encoder_controller.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179656439 "|spi_test|encoder_controller:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "turns\[21\] encoder_controller.vhd(61) " "Inferred latch for \"turns\[21\]\" at encoder_controller.vhd(61)" {  } { { "encoder_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/encoder_controller.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179656440 "|spi_test|encoder_controller:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "turns\[22\] encoder_controller.vhd(61) " "Inferred latch for \"turns\[22\]\" at encoder_controller.vhd(61)" {  } { { "encoder_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/encoder_controller.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179656440 "|spi_test|encoder_controller:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "turns\[23\] encoder_controller.vhd(61) " "Inferred latch for \"turns\[23\]\" at encoder_controller.vhd(61)" {  } { { "encoder_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/encoder_controller.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179656440 "|spi_test|encoder_controller:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "turns\[24\] encoder_controller.vhd(61) " "Inferred latch for \"turns\[24\]\" at encoder_controller.vhd(61)" {  } { { "encoder_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/encoder_controller.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179656440 "|spi_test|encoder_controller:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "turns\[25\] encoder_controller.vhd(61) " "Inferred latch for \"turns\[25\]\" at encoder_controller.vhd(61)" {  } { { "encoder_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/encoder_controller.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179656441 "|spi_test|encoder_controller:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "turns\[26\] encoder_controller.vhd(61) " "Inferred latch for \"turns\[26\]\" at encoder_controller.vhd(61)" {  } { { "encoder_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/encoder_controller.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179656441 "|spi_test|encoder_controller:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "turns\[27\] encoder_controller.vhd(61) " "Inferred latch for \"turns\[27\]\" at encoder_controller.vhd(61)" {  } { { "encoder_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/encoder_controller.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179656441 "|spi_test|encoder_controller:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "turns\[28\] encoder_controller.vhd(61) " "Inferred latch for \"turns\[28\]\" at encoder_controller.vhd(61)" {  } { { "encoder_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/encoder_controller.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179656441 "|spi_test|encoder_controller:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "turns\[29\] encoder_controller.vhd(61) " "Inferred latch for \"turns\[29\]\" at encoder_controller.vhd(61)" {  } { { "encoder_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/encoder_controller.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179656480 "|spi_test|encoder_controller:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "turns\[30\] encoder_controller.vhd(61) " "Inferred latch for \"turns\[30\]\" at encoder_controller.vhd(61)" {  } { { "encoder_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/encoder_controller.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179656481 "|spi_test|encoder_controller:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "turns\[31\] encoder_controller.vhd(61) " "Inferred latch for \"turns\[31\]\" at encoder_controller.vhd(61)" {  } { { "encoder_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/encoder_controller.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179656481 "|spi_test|encoder_controller:inst26"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn regn:SPACE_AVAILABLE1 " "Elaborating entity \"regn\" for hierarchy \"regn:SPACE_AVAILABLE1\"" {  } { { "output_files/spi_test.bdf" "SPACE_AVAILABLE1" { Schematic "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/output_files/spi_test.bdf" { { 256 2552 2760 400 "SPACE_AVAILABLE1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557179656505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_PLL spi_PLL:inst14 " "Elaborating entity \"spi_PLL\" for hierarchy \"spi_PLL:inst14\"" {  } { { "output_files/spi_test.bdf" "inst14" { Schematic "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/output_files/spi_test.bdf" { { -112 624 760 -32 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557179656594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll spi_PLL:inst14\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"spi_PLL:inst14\|altpll:altpll_component\"" {  } { { "spi_PLL.vhd" "altpll_component" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_PLL.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557179656709 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "spi_PLL:inst14\|altpll:altpll_component " "Elaborated megafunction instantiation \"spi_PLL:inst14\|altpll:altpll_component\"" {  } { { "spi_PLL.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_PLL.vhd" 134 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557179656771 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "spi_PLL:inst14\|altpll:altpll_component " "Instantiated megafunction \"spi_PLL:inst14\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557179656771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 25 " "Parameter \"clk0_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557179656771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557179656771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557179656771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557179656771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557179656771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557179656771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557179656771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=spi_PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=spi_PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557179656771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557179656771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557179656771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557179656771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557179656771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557179656771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557179656771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557179656771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557179656771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557179656771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557179656771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557179656771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557179656771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557179656771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557179656771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557179656771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557179656771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557179656771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557179656771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557179656771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557179656771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557179656771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557179656771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557179656771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557179656771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557179656771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557179656771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557179656771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557179656771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557179656771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557179656771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557179656771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557179656771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557179656771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557179656771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557179656771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557179656771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557179656771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557179656771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557179656771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557179656771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557179656771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557179656771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557179656771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557179656771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557179656771 ""}  } { { "spi_PLL.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_PLL.vhd" 134 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557179656771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/spi_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/spi_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_PLL_altpll " "Found entity 1: spi_PLL_altpll" {  } { { "db/spi_pll_altpll.v" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/db/spi_pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557179656870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179656870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_PLL_altpll spi_PLL:inst14\|altpll:altpll_component\|spi_PLL_altpll:auto_generated " "Elaborating entity \"spi_PLL_altpll\" for hierarchy \"spi_PLL:inst14\|altpll:altpll_component\|spi_PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557179656871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm pwm:inst3 " "Elaborating entity \"pwm\" for hierarchy \"pwm:inst3\"" {  } { { "output_files/spi_test.bdf" "inst3" { Schematic "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/output_files/spi_test.bdf" { { 944 3128 3280 1056 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557179656894 ""}
{ "Critical Warning" "WIDU_REMOVED_QIC_ASSIGNMENTS_DUE_TO_NO_QIC_LICENSE" "" "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." {  } {  } 1 138067 "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." 0 0 "Analysis & Synthesis" 0 -1 1557179657085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4224.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4224.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4224 " "Found entity 1: altsyncram_4224" {  } { { "db/altsyncram_4224.tdf" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/db/altsyncram_4224.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557179660830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179660830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_usc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_usc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_usc " "Found entity 1: mux_usc" {  } { { "db/mux_usc.tdf" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/db/mux_usc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557179661111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179661111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557179661259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179661259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qei.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qei.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qei " "Found entity 1: cntr_qei" {  } { { "db/cntr_qei.tdf" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/db/cntr_qei.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557179661431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179661431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_l6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_l6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_l6j " "Found entity 1: cntr_l6j" {  } { { "db/cntr_l6j.tdf" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/db/cntr_l6j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557179661556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179661556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hgi " "Found entity 1: cntr_hgi" {  } { { "db/cntr_hgi.tdf" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/db/cntr_hgi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557179661696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179661696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/db/cmpr_rgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557179661790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179661790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557179661900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179661900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557179661978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179661978 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557179662966 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1557179663231 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.05.06.22:54:39 Progress: Loading sldc02636a9/alt_sld_fab_wrapper_hw.tcl " "2019.05.06.22:54:39 Progress: Loading sldc02636a9/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179679034 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179686586 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179686888 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179692661 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179692958 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179693271 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179693630 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179693646 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179693661 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1557179694440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc02636a9/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc02636a9/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldc02636a9/alt_sld_fab.v" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/db/ip/sldc02636a9/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557179694866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179694866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc02636a9/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc02636a9/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldc02636a9/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/db/ip/sldc02636a9/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557179695038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179695038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc02636a9/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc02636a9/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldc02636a9/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/db/ip/sldc02636a9/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557179695038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179695038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc02636a9/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc02636a9/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldc02636a9/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/db/ip/sldc02636a9/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557179695206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179695206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc02636a9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldc02636a9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldc02636a9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/db/ip/sldc02636a9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557179695410 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldc02636a9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/db/ip/sldc02636a9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557179695410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179695410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc02636a9/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc02636a9/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldc02636a9/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/db/ip/sldc02636a9/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557179695566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179695566 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regn:SPACE_AVAILABLE2\|dataout\[0\] " "Converted tri-state buffer \"regn:SPACE_AVAILABLE2\|dataout\[0\]\" feeding internal logic into a wire" {  } { { "regn.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/regn.vhd" 22 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1557179698016 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regn:SPACE_AVAILABLE2\|dataout\[1\] " "Converted tri-state buffer \"regn:SPACE_AVAILABLE2\|dataout\[1\]\" feeding internal logic into a wire" {  } { { "regn.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/regn.vhd" 22 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1557179698016 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regn:SPACE_AVAILABLE2\|dataout\[2\] " "Converted tri-state buffer \"regn:SPACE_AVAILABLE2\|dataout\[2\]\" feeding internal logic into a wire" {  } { { "regn.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/regn.vhd" 22 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1557179698016 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regn:FIFO_CONFIG\|dataout\[0\] " "Converted tri-state buffer \"regn:FIFO_CONFIG\|dataout\[0\]\" feeding internal logic into a wire" {  } { { "regn.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/regn.vhd" 22 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1557179698016 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regn:FIFO_CONFIG\|dataout\[1\] " "Converted tri-state buffer \"regn:FIFO_CONFIG\|dataout\[1\]\" feeding internal logic into a wire" {  } { { "regn.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/regn.vhd" 22 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1557179698016 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regn:FIFO_CONFIG\|dataout\[2\] " "Converted tri-state buffer \"regn:FIFO_CONFIG\|dataout\[2\]\" feeding internal logic into a wire" {  } { { "regn.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/regn.vhd" 22 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1557179698016 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regn:FIFO_CONFIG\|dataout\[3\] " "Converted tri-state buffer \"regn:FIFO_CONFIG\|dataout\[3\]\" feeding internal logic into a wire" {  } { { "regn.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/regn.vhd" 22 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1557179698016 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regn:FIFO_CONFIG\|dataout\[4\] " "Converted tri-state buffer \"regn:FIFO_CONFIG\|dataout\[4\]\" feeding internal logic into a wire" {  } { { "regn.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/regn.vhd" 22 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1557179698016 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regn:FIFO_CONFIG\|dataout\[5\] " "Converted tri-state buffer \"regn:FIFO_CONFIG\|dataout\[5\]\" feeding internal logic into a wire" {  } { { "regn.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/regn.vhd" 22 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1557179698016 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regn:FIFO_CONFIG\|dataout\[6\] " "Converted tri-state buffer \"regn:FIFO_CONFIG\|dataout\[6\]\" feeding internal logic into a wire" {  } { { "regn.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/regn.vhd" 22 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1557179698016 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regn:FIFO_CONFIG\|dataout\[7\] " "Converted tri-state buffer \"regn:FIFO_CONFIG\|dataout\[7\]\" feeding internal logic into a wire" {  } { { "regn.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/regn.vhd" 22 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1557179698016 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "spi_controller:inst25\|TX_DATA\[0\] " "Converted tri-state buffer \"spi_controller:inst25\|TX_DATA\[0\]\" feeding internal logic into a wire" {  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 78 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1557179698016 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "spi_controller:inst25\|TX_DATA\[1\] " "Converted tri-state buffer \"spi_controller:inst25\|TX_DATA\[1\]\" feeding internal logic into a wire" {  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 78 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1557179698016 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "spi_controller:inst25\|TX_DATA\[2\] " "Converted tri-state buffer \"spi_controller:inst25\|TX_DATA\[2\]\" feeding internal logic into a wire" {  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 78 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1557179698016 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "spi_controller:inst25\|TX_DATA\[3\] " "Converted tri-state buffer \"spi_controller:inst25\|TX_DATA\[3\]\" feeding internal logic into a wire" {  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 78 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1557179698016 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "spi_controller:inst25\|TX_DATA\[4\] " "Converted tri-state buffer \"spi_controller:inst25\|TX_DATA\[4\]\" feeding internal logic into a wire" {  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 78 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1557179698016 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "spi_controller:inst25\|TX_DATA\[5\] " "Converted tri-state buffer \"spi_controller:inst25\|TX_DATA\[5\]\" feeding internal logic into a wire" {  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 78 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1557179698016 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "spi_controller:inst25\|TX_DATA\[6\] " "Converted tri-state buffer \"spi_controller:inst25\|TX_DATA\[6\]\" feeding internal logic into a wire" {  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 78 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1557179698016 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "spi_controller:inst25\|TX_DATA\[7\] " "Converted tri-state buffer \"spi_controller:inst25\|TX_DATA\[7\]\" feeding internal logic into a wire" {  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 78 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1557179698016 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "spi_controller:inst25\|TX_DATA\[8\] " "Converted tri-state buffer \"spi_controller:inst25\|TX_DATA\[8\]\" feeding internal logic into a wire" {  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 78 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1557179698016 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "spi_controller:inst25\|TX_DATA\[9\] " "Converted tri-state buffer \"spi_controller:inst25\|TX_DATA\[9\]\" feeding internal logic into a wire" {  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 78 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1557179698016 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "spi_controller:inst25\|TX_DATA\[10\] " "Converted tri-state buffer \"spi_controller:inst25\|TX_DATA\[10\]\" feeding internal logic into a wire" {  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 78 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1557179698016 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "spi_controller:inst25\|TX_DATA\[11\] " "Converted tri-state buffer \"spi_controller:inst25\|TX_DATA\[11\]\" feeding internal logic into a wire" {  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 78 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1557179698016 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "spi_controller:inst25\|TX_DATA\[12\] " "Converted tri-state buffer \"spi_controller:inst25\|TX_DATA\[12\]\" feeding internal logic into a wire" {  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 78 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1557179698016 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "spi_controller:inst25\|TX_DATA\[13\] " "Converted tri-state buffer \"spi_controller:inst25\|TX_DATA\[13\]\" feeding internal logic into a wire" {  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1557179698016 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "spi_controller:inst25\|TX_DATA\[14\] " "Converted tri-state buffer \"spi_controller:inst25\|TX_DATA\[14\]\" feeding internal logic into a wire" {  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1557179698016 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "spi_controller:inst25\|TX_DATA\[15\] " "Converted tri-state buffer \"spi_controller:inst25\|TX_DATA\[15\]\" feeding internal logic into a wire" {  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1557179698016 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1557179698016 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "encoder_controller:inst26\|MOTOR_A " "LATCH primitive \"encoder_controller:inst26\|MOTOR_A\" is permanently disabled" {  } { { "encoder_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/encoder_controller.vhd" 18 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1557179698172 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "encoder_controller:inst26\|rst_turns " "LATCH primitive \"encoder_controller:inst26\|rst_turns\" is permanently disabled" {  } { { "encoder_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/encoder_controller.vhd" 27 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1557179698172 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "encoder_controller:inst26\|rst_turns " "LATCH primitive \"encoder_controller:inst26\|rst_turns\" is permanently disabled" {  } { { "encoder_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/encoder_controller.vhd" 27 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1557179698313 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "adc_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/adc_controller.vhd" 34 -1 0 } } { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 77 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1557179701732 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1557179701732 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi_slave:inst9\|trdy spi_slave:inst9\|trdy~_emulated spi_slave:inst9\|trdy~1 " "Register \"spi_slave:inst9\|trdy\" is converted into an equivalent circuit using register \"spi_slave:inst9\|trdy~_emulated\" and latch \"spi_slave:inst9\|trdy~1\"" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 46 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557179701747 "|spi_test|spi_slave:inst9|trdy"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi_slave:inst9\|tx_buf\[11\] spi_slave:inst9\|tx_buf\[11\]~_emulated spi_slave:inst9\|tx_buf\[11\]~1 " "Register \"spi_slave:inst9\|tx_buf\[11\]\" is converted into an equivalent circuit using register \"spi_slave:inst9\|tx_buf\[11\]~_emulated\" and latch \"spi_slave:inst9\|tx_buf\[11\]~1\"" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 148 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557179701747 "|spi_test|spi_slave:inst9|tx_buf[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi_slave:inst9\|tx_buf\[10\] spi_slave:inst9\|tx_buf\[10\]~_emulated spi_slave:inst9\|tx_buf\[10\]~6 " "Register \"spi_slave:inst9\|tx_buf\[10\]\" is converted into an equivalent circuit using register \"spi_slave:inst9\|tx_buf\[10\]~_emulated\" and latch \"spi_slave:inst9\|tx_buf\[10\]~6\"" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 148 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557179701747 "|spi_test|spi_slave:inst9|tx_buf[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi_slave:inst9\|tx_buf\[9\] spi_slave:inst9\|tx_buf\[9\]~_emulated spi_slave:inst9\|tx_buf\[9\]~11 " "Register \"spi_slave:inst9\|tx_buf\[9\]\" is converted into an equivalent circuit using register \"spi_slave:inst9\|tx_buf\[9\]~_emulated\" and latch \"spi_slave:inst9\|tx_buf\[9\]~11\"" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 148 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557179701747 "|spi_test|spi_slave:inst9|tx_buf[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi_slave:inst9\|tx_buf\[8\] spi_slave:inst9\|tx_buf\[8\]~_emulated spi_slave:inst9\|tx_buf\[8\]~16 " "Register \"spi_slave:inst9\|tx_buf\[8\]\" is converted into an equivalent circuit using register \"spi_slave:inst9\|tx_buf\[8\]~_emulated\" and latch \"spi_slave:inst9\|tx_buf\[8\]~16\"" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 148 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557179701747 "|spi_test|spi_slave:inst9|tx_buf[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi_slave:inst9\|tx_buf\[7\] spi_slave:inst9\|tx_buf\[7\]~_emulated spi_slave:inst9\|tx_buf\[7\]~21 " "Register \"spi_slave:inst9\|tx_buf\[7\]\" is converted into an equivalent circuit using register \"spi_slave:inst9\|tx_buf\[7\]~_emulated\" and latch \"spi_slave:inst9\|tx_buf\[7\]~21\"" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 148 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557179701747 "|spi_test|spi_slave:inst9|tx_buf[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi_slave:inst9\|tx_buf\[6\] spi_slave:inst9\|tx_buf\[6\]~_emulated spi_slave:inst9\|tx_buf\[6\]~26 " "Register \"spi_slave:inst9\|tx_buf\[6\]\" is converted into an equivalent circuit using register \"spi_slave:inst9\|tx_buf\[6\]~_emulated\" and latch \"spi_slave:inst9\|tx_buf\[6\]~26\"" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 148 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557179701747 "|spi_test|spi_slave:inst9|tx_buf[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi_slave:inst9\|tx_buf\[5\] spi_slave:inst9\|tx_buf\[5\]~_emulated spi_slave:inst9\|tx_buf\[5\]~31 " "Register \"spi_slave:inst9\|tx_buf\[5\]\" is converted into an equivalent circuit using register \"spi_slave:inst9\|tx_buf\[5\]~_emulated\" and latch \"spi_slave:inst9\|tx_buf\[5\]~31\"" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 148 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557179701747 "|spi_test|spi_slave:inst9|tx_buf[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi_slave:inst9\|tx_buf\[4\] spi_slave:inst9\|tx_buf\[4\]~_emulated spi_slave:inst9\|tx_buf\[4\]~36 " "Register \"spi_slave:inst9\|tx_buf\[4\]\" is converted into an equivalent circuit using register \"spi_slave:inst9\|tx_buf\[4\]~_emulated\" and latch \"spi_slave:inst9\|tx_buf\[4\]~36\"" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 148 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557179701747 "|spi_test|spi_slave:inst9|tx_buf[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi_slave:inst9\|tx_buf\[3\] spi_slave:inst9\|tx_buf\[3\]~_emulated spi_slave:inst9\|tx_buf\[3\]~41 " "Register \"spi_slave:inst9\|tx_buf\[3\]\" is converted into an equivalent circuit using register \"spi_slave:inst9\|tx_buf\[3\]~_emulated\" and latch \"spi_slave:inst9\|tx_buf\[3\]~41\"" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 148 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557179701747 "|spi_test|spi_slave:inst9|tx_buf[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi_slave:inst9\|tx_buf\[2\] spi_slave:inst9\|tx_buf\[2\]~_emulated spi_slave:inst9\|tx_buf\[2\]~46 " "Register \"spi_slave:inst9\|tx_buf\[2\]\" is converted into an equivalent circuit using register \"spi_slave:inst9\|tx_buf\[2\]~_emulated\" and latch \"spi_slave:inst9\|tx_buf\[2\]~46\"" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 148 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557179701747 "|spi_test|spi_slave:inst9|tx_buf[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi_slave:inst9\|tx_buf\[1\] spi_slave:inst9\|tx_buf\[1\]~_emulated spi_slave:inst9\|tx_buf\[1\]~51 " "Register \"spi_slave:inst9\|tx_buf\[1\]\" is converted into an equivalent circuit using register \"spi_slave:inst9\|tx_buf\[1\]~_emulated\" and latch \"spi_slave:inst9\|tx_buf\[1\]~51\"" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 148 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557179701747 "|spi_test|spi_slave:inst9|tx_buf[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi_slave:inst9\|tx_buf\[0\] spi_slave:inst9\|tx_buf\[0\]~_emulated spi_slave:inst9\|tx_buf\[0\]~56 " "Register \"spi_slave:inst9\|tx_buf\[0\]\" is converted into an equivalent circuit using register \"spi_slave:inst9\|tx_buf\[0\]~_emulated\" and latch \"spi_slave:inst9\|tx_buf\[0\]~56\"" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 148 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557179701747 "|spi_test|spi_slave:inst9|tx_buf[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1557179701747 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "MOTORA VCC " "Pin \"MOTORA\" is stuck at VCC" {  } { { "output_files/spi_test.bdf" "" { Schematic "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/output_files/spi_test.bdf" { { 968 3424 3600 984 "MOTORA" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557179702212 "|spi_test|MOTORA"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1557179702212 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557179702400 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "38 " "38 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1557179703695 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 145 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1557179703774 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1557179703774 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557179704187 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1557179705172 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1557179705172 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557179705422 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 39 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 39 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1557179709019 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1557179709066 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557179709066 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OPTOA " "No output dependent on input pin \"OPTOA\"" {  } { { "output_files/spi_test.bdf" "" { Schematic "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/output_files/spi_test.bdf" { { 1040 2504 2672 1056 "OPTOA" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557179709709 "|spi_test|OPTOA"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OPTOB " "No output dependent on input pin \"OPTOB\"" {  } { { "output_files/spi_test.bdf" "" { Schematic "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/output_files/spi_test.bdf" { { 1080 2504 2672 1096 "OPTOB" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557179709709 "|spi_test|OPTOB"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1557179709709 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1559 " "Implemented 1559 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1557179709709 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1557179709709 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1509 " "Implemented 1509 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1557179709709 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1557179709709 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1557179709709 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1557179709709 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 146 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 146 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4851 " "Peak virtual memory: 4851 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557179709802 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 06 22:55:09 2019 " "Processing ended: Mon May 06 22:55:09 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557179709802 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:29 " "Elapsed time: 00:01:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557179709802 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:47 " "Total CPU time (on all processors): 00:01:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557179709802 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1557179709802 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1557179711810 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Partition Merge Quartus Prime " "Running Quartus Prime Partition Merge" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557179711826 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 06 22:55:11 2019 " "Processing started: Mon May 06 22:55:11 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557179711826 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1557179711826 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_cdb --read_settings_files=off --write_settings_files=off spi_test -c spi_test --merge=on " "Command: quartus_cdb --read_settings_files=off --write_settings_files=off spi_test -c spi_test --merge=on" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1557179711826 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1557179711982 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "Top " "Using synthesis netlist for partition \"Top\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1557179712185 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "sld_hub:auto_hub " "Using synthesis netlist for partition \"sld_hub:auto_hub\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1557179712248 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "sld_signaltap:auto_signaltap_0 " "Using synthesis netlist for partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1557179712279 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 39 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 39 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Design Software" 0 -1 1557179712342 ""}
{ "Info" "IAMERGE_ATOM_BLACKBOX_RESOLVED" "3 " "Resolved and merged 3 partition(s)" {  } {  } 0 35002 "Resolved and merged %1!d! partition(s)" 0 0 "Design Software" 0 -1 1557179712342 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1557179712388 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1557179712388 ""}
{ "Critical Warning" "WIDU_REMOVED_QIC_ASSIGNMENTS_DUE_TO_NO_QIC_LICENSE" "" "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." {  } {  } 1 138067 "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." 0 0 "Design Software" 0 -1 1557179712670 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OPTOA " "No output dependent on input pin \"OPTOA\"" {  } { { "output_files/spi_test.bdf" "" { Schematic "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/output_files/spi_test.bdf" { { 1040 2504 2672 1056 "OPTOA" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557179712717 "|spi_test|OPTOA"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OPTOB " "No output dependent on input pin \"OPTOB\"" {  } { { "output_files/spi_test.bdf" "" { Schematic "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/output_files/spi_test.bdf" { { 1080 2504 2672 1096 "OPTOB" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557179712717 "|spi_test|OPTOB"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Design Software" 0 -1 1557179712717 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1559 " "Implemented 1559 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1557179712717 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1557179712717 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1509 " "Implemented 1509 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1557179712717 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1557179712717 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1557179712717 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Design Software" 0 -1 1557179712717 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Partition Merge 0 s 5 s Quartus Prime " "Quartus Prime Partition Merge was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4673 " "Peak virtual memory: 4673 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557179712976 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 06 22:55:12 2019 " "Processing ended: Mon May 06 22:55:12 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557179712976 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557179712976 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557179712976 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1557179712976 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1557179715102 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557179715117 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 06 22:55:14 2019 " "Processing started: Mon May 06 22:55:14 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557179715117 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1557179715117 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off spi_test -c spi_test " "Command: quartus_fit --read_settings_files=off --write_settings_files=off spi_test -c spi_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1557179715117 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1557179715508 ""}
{ "Info" "0" "" "Project  = spi_test" {  } {  } 0 0 "Project  = spi_test" 0 0 "Fitter" 0 0 1557179715508 ""}
{ "Info" "0" "" "Revision = spi_test" {  } {  } 0 0 "Revision = spi_test" 0 0 "Fitter" 0 0 1557179715508 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1557179715742 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1557179715758 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "spi_test EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"spi_test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1557179715774 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1557179715914 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1557179715914 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "spi_PLL:inst14\|altpll:altpll_component\|spi_PLL_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"spi_PLL:inst14\|altpll:altpll_component\|spi_PLL_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "spi_PLL:inst14\|altpll:altpll_component\|spi_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] 1 25 0 0 " "Implementing clock multiplication of 1, clock division of 25, and phase shift of 0 degrees (0 ps) for spi_PLL:inst14\|altpll:altpll_component\|spi_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/spi_pll_altpll.v" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/db/spi_pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/" { { 0 { 0 ""} 0 130 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1557179716018 ""}  } { { "db/spi_pll_altpll.v" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/db/spi_pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/" { { 0 { 0 ""} 0 130 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1557179716018 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1557179716197 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1557179716213 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1557179716400 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1557179716400 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1557179716400 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1557179716400 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/" { { 0 { 0 ""} 0 3125 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1557179716400 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/" { { 0 { 0 ""} 0 3127 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1557179716400 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/" { { 0 { 0 ""} 0 3129 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1557179716400 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/" { { 0 { 0 ""} 0 3131 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1557179716400 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/" { { 0 { 0 ""} 0 3133 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1557179716400 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1557179716400 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1557179716416 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1557179716510 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 28 " "No exact pin location assignment(s) for 1 pins of 28 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1557179717166 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "80 " "TimeQuest Timing Analyzer is analyzing 80 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1557179717728 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1557179717744 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1557179717744 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1557179717744 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1557179717744 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "spi_test.sdc " "Synopsys Design Constraints File file not found: 'spi_test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1557179717744 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst25\|latch_set_2~2\|combout " "Node \"inst25\|latch_set_2~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557179717760 ""} { "Warning" "WSTA_SCC_NODE" "inst25\|latch_set_2~2\|dataa " "Node \"inst25\|latch_set_2~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557179717760 ""}  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 29 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1557179717760 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst25\|rst_y~0\|combout " "Node \"inst25\|rst_y~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557179717760 ""} { "Warning" "WSTA_SCC_NODE" "inst25\|rst_y~0\|dataa " "Node \"inst25\|rst_y~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557179717760 ""}  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 29 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1557179717760 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "50MHz_CLK " "Node: 50MHz_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lcd_controller:inst\|state.ready 50MHz_CLK " "Register lcd_controller:inst\|state.ready is being clocked by 50MHz_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1557179717760 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1557179717760 "|spi_test|50MHz_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "LCD_CS_N " "Node: LCD_CS_N was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register inst4 LCD_CS_N " "Register inst4 is being clocked by LCD_CS_N" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1557179717760 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1557179717760 "|spi_test|LCD_CS_N"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SCLK_IN " "Node: SCLK_IN was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register spi_slave:inst10\|rrdy SCLK_IN " "Register spi_slave:inst10\|rrdy is being clocked by SCLK_IN" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1557179717760 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1557179717760 "|spi_test|SCLK_IN"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CS_N " "Node: CS_N was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch spi_slave:inst9\|tx_buf\[11\]~1 CS_N " "Latch spi_slave:inst9\|tx_buf\[11\]~1 is being clocked by CS_N" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1557179717760 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1557179717760 "|spi_test|CS_N"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "spi_controller:inst25\|cmd " "Node: spi_controller:inst25\|cmd was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch spi_controller:inst25\|TX_DATA\[11\]\$latch spi_controller:inst25\|cmd " "Latch spi_controller:inst25\|TX_DATA\[11\]\$latch is being clocked by spi_controller:inst25\|cmd" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1557179717760 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1557179717760 "|spi_test|spi_controller:inst25|cmd"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "adc_controller:inst11\|rising_state\[0\] " "Node: adc_controller:inst11\|rising_state\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch adc_controller:inst11\|ADC_OUT_DATA\[11\] adc_controller:inst11\|rising_state\[0\] " "Latch adc_controller:inst11\|ADC_OUT_DATA\[11\] is being clocked by adc_controller:inst11\|rising_state\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1557179717760 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1557179717760 "|spi_test|adc_controller:inst11|rising_state[0]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1557179717775 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1557179717775 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1557179717791 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1557179717791 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1557179717791 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1557179717791 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1557179717791 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1557179717791 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1557179717791 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1557179717791 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "50MHz_CLK~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node 50MHz_CLK~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1557179718057 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADC_SCLK~output " "Destination node ADC_SCLK~output" {  } { { "output_files/spi_test.bdf" "" { Schematic "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/output_files/spi_test.bdf" { { -16 1824 2000 0 "ADC_SCLK" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/" { { 0 { 0 ""} 0 3099 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1557179718057 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1557179718057 ""}  } { { "output_files/spi_test.bdf" "" { Schematic "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/output_files/spi_test.bdf" { { -88 400 568 -72 "50MHz_CLK" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/" { { 0 { 0 ""} 0 3104 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1557179718057 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "spi_PLL:inst14\|altpll:altpll_component\|spi_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node spi_PLL:inst14\|altpll:altpll_component\|spi_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL4E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL4E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1557179718057 ""}  } { { "db/spi_pll_altpll.v" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/db/spi_pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/" { { 0 { 0 ""} 0 130 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1557179718057 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1557179718057 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/" { { 0 { 0 ""} 0 1547 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1557179718057 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "spi_slave:inst9\|process_1~4  " "Automatically promoted node spi_slave:inst9\|process_1~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1557179718057 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/" { { 0 { 0 ""} 0 1323 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1557179718057 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "adc_controller:inst11\|Equal2~9  " "Automatically promoted node adc_controller:inst11\|Equal2~9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1557179718057 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "adc_controller:inst11\|rising_state\[30\]~3 " "Destination node adc_controller:inst11\|rising_state\[30\]~3" {  } { { "adc_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/adc_controller.vhd" 34 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/" { { 0 { 0 ""} 0 1201 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1557179718057 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "adc_controller:inst11\|rising_state\[29\]~5 " "Destination node adc_controller:inst11\|rising_state\[29\]~5" {  } { { "adc_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/adc_controller.vhd" 34 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/" { { 0 { 0 ""} 0 1203 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1557179718057 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "adc_controller:inst11\|rising_state\[28\]~7 " "Destination node adc_controller:inst11\|rising_state\[28\]~7" {  } { { "adc_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/adc_controller.vhd" 34 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/" { { 0 { 0 ""} 0 1205 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1557179718057 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "adc_controller:inst11\|rising_state\[27\]~11 " "Destination node adc_controller:inst11\|rising_state\[27\]~11" {  } { { "adc_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/adc_controller.vhd" 34 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/" { { 0 { 0 ""} 0 1209 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1557179718057 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "adc_controller:inst11\|rising_state\[26\]~12 " "Destination node adc_controller:inst11\|rising_state\[26\]~12" {  } { { "adc_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/adc_controller.vhd" 34 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/" { { 0 { 0 ""} 0 1210 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1557179718057 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "adc_controller:inst11\|rising_state\[25\]~14 " "Destination node adc_controller:inst11\|rising_state\[25\]~14" {  } { { "adc_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/adc_controller.vhd" 34 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/" { { 0 { 0 ""} 0 1212 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1557179718057 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "adc_controller:inst11\|rising_state\[24\]~17 " "Destination node adc_controller:inst11\|rising_state\[24\]~17" {  } { { "adc_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/adc_controller.vhd" 34 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/" { { 0 { 0 ""} 0 1215 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1557179718057 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "adc_controller:inst11\|rising_state\[23\]~18 " "Destination node adc_controller:inst11\|rising_state\[23\]~18" {  } { { "adc_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/adc_controller.vhd" 34 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/" { { 0 { 0 ""} 0 1216 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1557179718057 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "adc_controller:inst11\|rising_state\[22\]~20 " "Destination node adc_controller:inst11\|rising_state\[22\]~20" {  } { { "adc_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/adc_controller.vhd" 34 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/" { { 0 { 0 ""} 0 1218 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1557179718057 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "adc_controller:inst11\|rising_state\[21\]~22 " "Destination node adc_controller:inst11\|rising_state\[21\]~22" {  } { { "adc_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/adc_controller.vhd" 34 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/" { { 0 { 0 ""} 0 1220 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1557179718057 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1557179718057 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1557179718057 ""}  } { { "adc_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/adc_controller.vhd" 70 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/" { { 0 { 0 ""} 0 1137 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1557179718057 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "spi_controller:inst25\|cmd  " "Automatically promoted node spi_controller:inst25\|cmd " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1557179718057 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_controller:inst25\|FIFO_CONFIG_OUT\[5\]~1 " "Destination node spi_controller:inst25\|FIFO_CONFIG_OUT\[5\]~1" {  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/" { { 0 { 0 ""} 0 1313 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1557179718057 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_controller:inst25\|latch_set_2~2 " "Destination node spi_controller:inst25\|latch_set_2~2" {  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/" { { 0 { 0 ""} 0 1366 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1557179718057 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_controller:inst25\|rst_y~0 " "Destination node spi_controller:inst25\|rst_y~0" {  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/" { { 0 { 0 ""} 0 1373 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1557179718057 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_controller:inst25\|cmd~0 " "Destination node spi_controller:inst25\|cmd~0" {  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/" { { 0 { 0 ""} 0 1417 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1557179718057 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1557179718057 ""}  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/" { { 0 { 0 ""} 0 394 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1557179718057 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "spi_slave:inst9\|tx_buf\[0\]~61  " "Automatically promoted node spi_slave:inst9\|tx_buf\[0\]~61 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1557179718057 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_slave:inst9\|trdy~2 " "Destination node spi_slave:inst9\|trdy~2" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 46 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/" { { 0 { 0 ""} 0 720 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1557179718057 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_slave:inst9\|tx_buf\[15\]~60 " "Destination node spi_slave:inst9\|tx_buf\[15\]~60" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 148 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/" { { 0 { 0 ""} 0 1284 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1557179718057 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_slave:inst9\|trdy~0 " "Destination node spi_slave:inst9\|trdy~0" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 46 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/" { { 0 { 0 ""} 0 718 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1557179718057 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_slave:inst9\|tx_buf\[11\]~2 " "Destination node spi_slave:inst9\|tx_buf\[11\]~2" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 148 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/" { { 0 { 0 ""} 0 724 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1557179718057 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_slave:inst9\|tx_buf\[10\]~7 " "Destination node spi_slave:inst9\|tx_buf\[10\]~7" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 148 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/" { { 0 { 0 ""} 0 729 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1557179718057 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_slave:inst9\|tx_buf\[9\]~12 " "Destination node spi_slave:inst9\|tx_buf\[9\]~12" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 148 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/" { { 0 { 0 ""} 0 734 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1557179718057 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_slave:inst9\|tx_buf\[8\]~17 " "Destination node spi_slave:inst9\|tx_buf\[8\]~17" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 148 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/" { { 0 { 0 ""} 0 739 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1557179718057 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_slave:inst9\|tx_buf\[7\]~22 " "Destination node spi_slave:inst9\|tx_buf\[7\]~22" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 148 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/" { { 0 { 0 ""} 0 744 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1557179718057 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_slave:inst9\|tx_buf\[6\]~27 " "Destination node spi_slave:inst9\|tx_buf\[6\]~27" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 148 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/" { { 0 { 0 ""} 0 749 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1557179718057 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_slave:inst9\|tx_buf\[5\]~32 " "Destination node spi_slave:inst9\|tx_buf\[5\]~32" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 148 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/" { { 0 { 0 ""} 0 754 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1557179718057 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1557179718057 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1557179718057 ""}  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 148 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/" { { 0 { 0 ""} 0 1317 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1557179718057 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "spi_slave:inst10\|process_1~0  " "Automatically promoted node spi_slave:inst10\|process_1~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1557179718057 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/" { { 0 { 0 ""} 0 1094 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1557179718057 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "spi_controller:inst25\|FIFO_CONFIG_OUT\[5\]~1  " "Automatically promoted node spi_controller:inst25\|FIFO_CONFIG_OUT\[5\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1557179718057 ""}  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/" { { 0 { 0 ""} 0 1313 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1557179718057 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "regn:FIFO_CONFIG\|dataout\[1\]~reg0  " "Automatically promoted node regn:FIFO_CONFIG\|dataout\[1\]~reg0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1557179718057 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_controller:inst25\|TX_DATA\[1\]~15 " "Destination node spi_controller:inst25\|TX_DATA\[1\]~15" {  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/" { { 0 { 0 ""} 0 1395 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1557179718057 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1557179718057 ""}  } { { "regn.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/regn.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/" { { 0 { 0 ""} 0 338 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1557179718057 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "spi_slave:inst10\|process_0~0  " "Automatically promoted node spi_slave:inst10\|process_0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1557179718057 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/" { { 0 { 0 ""} 0 1093 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1557179718057 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "spi_slave:inst13\|process_0~0  " "Automatically promoted node spi_slave:inst13\|process_0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1557179718057 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/" { { 0 { 0 ""} 0 1086 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1557179718057 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "spi_slave:inst9\|process_0~0  " "Automatically promoted node spi_slave:inst9\|process_0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1557179718057 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/" { { 0 { 0 ""} 0 1085 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1557179718057 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "spi_slave:inst9\|trdy~0  " "Automatically promoted node spi_slave:inst9\|trdy~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1557179718057 ""}  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 46 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/" { { 0 { 0 ""} 0 718 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1557179718057 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "spi_slave:inst9\|tx_buf\[15\]~60  " "Automatically promoted node spi_slave:inst9\|tx_buf\[15\]~60 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1557179718057 ""}  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 148 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/" { { 0 { 0 ""} 0 1284 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1557179718057 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1557179719590 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1557179719596 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1557179719597 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1557179719606 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1557179719617 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1557179719628 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1557179719629 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1557179719634 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1557179719754 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1557179719760 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1557179719760 ""}
{ "Warning" "WCUT_PLL_NON_ZDB_COMP_CLK_FEEDING_IO" "spi_PLL:inst14\|altpll:altpll_component\|spi_PLL_altpll:auto_generated\|pll1 compensate_clock 0 " "PLL \"spi_PLL:inst14\|altpll:altpll_component\|spi_PLL_altpll:auto_generated\|pll1\" is in normal or source synchronous mode with output clock \"compensate_clock\" set to clk\[0\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" {  } { { "db/spi_pll_altpll.v" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/db/spi_pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "spi_PLL.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_PLL.vhd" 134 0 0 } } { "output_files/spi_test.bdf" "" { Schematic "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/output_files/spi_test.bdf" { { -112 624 760 -32 "inst14" "" } } } }  } 0 15058 "PLL \"%1!s!\" is in normal or source synchronous mode with output clock \"%2!s!\" set to clk\[%3!d!\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" 0 0 "Fitter" 0 -1 1557179719821 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_0 " "Node \"LED_0\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557179719947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_1 " "Node \"LED_1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557179719947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_2 " "Node \"LED_2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557179719947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_3 " "Node \"LED_3\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557179719947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_4 " "Node \"LED_4\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557179719947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_5 " "Node \"LED_5\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557179719947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_6 " "Node \"LED_6\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557179719947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_7 " "Node \"LED_7\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557179719947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Switch_0 " "Node \"Switch_0\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Switch_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557179719947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Switch_1 " "Node \"Switch_1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Switch_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557179719947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Switch_2 " "Node \"Switch_2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Switch_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557179719947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Switch_3 " "Node \"Switch_3\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Switch_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557179719947 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1557179719947 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557179719948 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1557179719960 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1557179722112 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557179722875 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1557179722925 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1557179724358 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557179724358 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1557179725087 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 12 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1557179728634 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1557179728634 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1557179728962 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1557179728962 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1557179728962 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557179728962 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.84 " "Total time spent on timing analysis during the Fitter is 0.84 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1557179730567 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1557179730598 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1557179731020 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1557179731020 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1557179731657 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557179732462 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1557179733041 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/output_files/spi_test.fit.smsg " "Generated suppressed messages file C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/output_files/spi_test.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1557179733276 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 38 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5185 " "Peak virtual memory: 5185 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557179734422 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 06 22:55:34 2019 " "Processing ended: Mon May 06 22:55:34 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557179734422 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557179734422 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557179734422 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1557179734422 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1557179736050 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557179736066 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 06 22:55:35 2019 " "Processing started: Mon May 06 22:55:35 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557179736066 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1557179736066 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off spi_test -c spi_test " "Command: quartus_asm --read_settings_files=off --write_settings_files=off spi_test -c spi_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1557179736066 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1557179736815 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1557179739413 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1557179739491 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4683 " "Peak virtual memory: 4683 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557179739819 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 06 22:55:39 2019 " "Processing ended: Mon May 06 22:55:39 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557179739819 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557179739819 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557179739819 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1557179739819 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1557179740605 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1557179742442 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557179742458 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 06 22:55:41 2019 " "Processing started: Mon May 06 22:55:41 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557179742458 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557179742458 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta spi_test -c spi_test " "Command: quartus_sta spi_test -c spi_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557179742458 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1557179743020 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1557179743643 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557179743643 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557179743823 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557179743823 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "80 " "TimeQuest Timing Analyzer is analyzing 80 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1557179744394 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1557179744674 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1557179744674 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1557179744674 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557179744674 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "spi_test.sdc " "Synopsys Design Constraints File file not found: 'spi_test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1557179744705 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst25\|latch_set_2~2\|combout " "Node \"inst25\|latch_set_2~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557179744721 ""} { "Warning" "WSTA_SCC_NODE" "inst25\|latch_set_2~2\|datac " "Node \"inst25\|latch_set_2~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557179744721 ""}  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 29 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557179744721 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst25\|rst_y~0\|combout " "Node \"inst25\|rst_y~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557179744721 ""} { "Warning" "WSTA_SCC_NODE" "inst25\|rst_y~0\|datac " "Node \"inst25\|rst_y~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557179744721 ""}  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 29 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557179744721 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "50MHz_CLK " "Node: 50MHz_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lcd_controller:inst\|state.ready 50MHz_CLK " "Register lcd_controller:inst\|state.ready is being clocked by 50MHz_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1557179744752 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1557179744752 "|spi_test|50MHz_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "LCD_CS_N " "Node: LCD_CS_N was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register inst4 LCD_CS_N " "Register inst4 is being clocked by LCD_CS_N" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1557179744752 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1557179744752 "|spi_test|LCD_CS_N"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SCLK_IN " "Node: SCLK_IN was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register spi_slave:inst10\|rrdy SCLK_IN " "Register spi_slave:inst10\|rrdy is being clocked by SCLK_IN" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1557179744752 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1557179744752 "|spi_test|SCLK_IN"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CS_N " "Node: CS_N was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch spi_slave:inst9\|rx_data\[1\] CS_N " "Latch spi_slave:inst9\|rx_data\[1\] is being clocked by CS_N" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1557179744752 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1557179744752 "|spi_test|CS_N"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "spi_controller:inst25\|cmd " "Node: spi_controller:inst25\|cmd was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch spi_controller:inst25\|TX_DATA\[11\]\$latch spi_controller:inst25\|cmd " "Latch spi_controller:inst25\|TX_DATA\[11\]\$latch is being clocked by spi_controller:inst25\|cmd" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1557179744752 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1557179744752 "|spi_test|spi_controller:inst25|cmd"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "adc_controller:inst11\|rising_state\[0\] " "Node: adc_controller:inst11\|rising_state\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch adc_controller:inst11\|ADC_OUT_DATA\[11\] adc_controller:inst11\|rising_state\[0\] " "Latch adc_controller:inst11\|ADC_OUT_DATA\[11\] is being clocked by adc_controller:inst11\|rising_state\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1557179744752 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1557179744752 "|spi_test|adc_controller:inst11|rising_state[0]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1557179744768 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557179744768 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1557179744768 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1557179744768 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1557179744768 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1557179744799 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1557179744940 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.045 " "Worst-case setup slack is 45.045" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557179745112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557179745112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.045               0.000 altera_reserved_tck  " "   45.045               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557179745112 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557179745112 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.358 " "Worst-case hold slack is 0.358" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557179745158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557179745158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 altera_reserved_tck  " "    0.358               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557179745158 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557179745158 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 96.599 " "Worst-case recovery slack is 96.599" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557179745174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557179745174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.599               0.000 altera_reserved_tck  " "   96.599               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557179745174 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557179745174 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.884 " "Worst-case removal slack is 0.884" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557179745205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557179745205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.884               0.000 altera_reserved_tck  " "    0.884               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557179745205 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557179745205 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.581 " "Worst-case minimum pulse width slack is 49.581" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557179745205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557179745205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.581               0.000 altera_reserved_tck  " "   49.581               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557179745205 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557179745205 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557179745418 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557179745418 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557179745418 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557179745418 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 343.568 ns " "Worst Case Available Settling Time: 343.568 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557179745418 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557179745418 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557179745418 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1557179745449 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557179745559 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557179746701 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "50MHz_CLK " "Node: 50MHz_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lcd_controller:inst\|state.ready 50MHz_CLK " "Register lcd_controller:inst\|state.ready is being clocked by 50MHz_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1557179747013 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1557179747013 "|spi_test|50MHz_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "LCD_CS_N " "Node: LCD_CS_N was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register inst4 LCD_CS_N " "Register inst4 is being clocked by LCD_CS_N" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1557179747013 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1557179747013 "|spi_test|LCD_CS_N"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SCLK_IN " "Node: SCLK_IN was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register spi_slave:inst10\|rrdy SCLK_IN " "Register spi_slave:inst10\|rrdy is being clocked by SCLK_IN" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1557179747013 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1557179747013 "|spi_test|SCLK_IN"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CS_N " "Node: CS_N was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch spi_slave:inst9\|rx_data\[1\] CS_N " "Latch spi_slave:inst9\|rx_data\[1\] is being clocked by CS_N" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1557179747013 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1557179747013 "|spi_test|CS_N"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "spi_controller:inst25\|cmd " "Node: spi_controller:inst25\|cmd was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch spi_controller:inst25\|TX_DATA\[11\]\$latch spi_controller:inst25\|cmd " "Latch spi_controller:inst25\|TX_DATA\[11\]\$latch is being clocked by spi_controller:inst25\|cmd" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1557179747013 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1557179747013 "|spi_test|spi_controller:inst25|cmd"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "adc_controller:inst11\|rising_state\[0\] " "Node: adc_controller:inst11\|rising_state\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch adc_controller:inst11\|ADC_OUT_DATA\[11\] adc_controller:inst11\|rising_state\[0\] " "Latch adc_controller:inst11\|ADC_OUT_DATA\[11\] is being clocked by adc_controller:inst11\|rising_state\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1557179747013 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1557179747013 "|spi_test|adc_controller:inst11|rising_state[0]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1557179747029 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557179747029 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1557179747029 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1557179747029 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1557179747029 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.595 " "Worst-case setup slack is 45.595" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557179747154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557179747154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.595               0.000 altera_reserved_tck  " "   45.595               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557179747154 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557179747154 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.312 " "Worst-case hold slack is 0.312" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557179747201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557179747201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 altera_reserved_tck  " "    0.312               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557179747201 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557179747201 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 96.980 " "Worst-case recovery slack is 96.980" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557179747232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557179747232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.980               0.000 altera_reserved_tck  " "   96.980               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557179747232 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557179747232 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.789 " "Worst-case removal slack is 0.789" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557179747263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557179747263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.789               0.000 altera_reserved_tck  " "    0.789               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557179747263 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557179747263 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.551 " "Worst-case minimum pulse width slack is 49.551" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557179747279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557179747279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.551               0.000 altera_reserved_tck  " "   49.551               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557179747279 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557179747279 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557179747576 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557179747576 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557179747576 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557179747576 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 344.310 ns " "Worst Case Available Settling Time: 344.310 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557179747576 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557179747576 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557179747576 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1557179747591 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "50MHz_CLK " "Node: 50MHz_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lcd_controller:inst\|state.ready 50MHz_CLK " "Register lcd_controller:inst\|state.ready is being clocked by 50MHz_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1557179748051 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1557179748051 "|spi_test|50MHz_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "LCD_CS_N " "Node: LCD_CS_N was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register inst4 LCD_CS_N " "Register inst4 is being clocked by LCD_CS_N" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1557179748051 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1557179748051 "|spi_test|LCD_CS_N"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SCLK_IN " "Node: SCLK_IN was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register spi_slave:inst10\|rrdy SCLK_IN " "Register spi_slave:inst10\|rrdy is being clocked by SCLK_IN" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1557179748051 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1557179748051 "|spi_test|SCLK_IN"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CS_N " "Node: CS_N was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch spi_slave:inst9\|rx_data\[1\] CS_N " "Latch spi_slave:inst9\|rx_data\[1\] is being clocked by CS_N" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1557179748051 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1557179748051 "|spi_test|CS_N"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "spi_controller:inst25\|cmd " "Node: spi_controller:inst25\|cmd was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch spi_controller:inst25\|TX_DATA\[11\]\$latch spi_controller:inst25\|cmd " "Latch spi_controller:inst25\|TX_DATA\[11\]\$latch is being clocked by spi_controller:inst25\|cmd" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1557179748051 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1557179748051 "|spi_test|spi_controller:inst25|cmd"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "adc_controller:inst11\|rising_state\[0\] " "Node: adc_controller:inst11\|rising_state\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch adc_controller:inst11\|ADC_OUT_DATA\[11\] adc_controller:inst11\|rising_state\[0\] " "Latch adc_controller:inst11\|ADC_OUT_DATA\[11\] is being clocked by adc_controller:inst11\|rising_state\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1557179748051 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1557179748051 "|spi_test|adc_controller:inst11|rising_state[0]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1557179748051 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557179748051 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1557179748051 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1557179748051 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1557179748051 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.302 " "Worst-case setup slack is 47.302" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557179748082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557179748082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.302               0.000 altera_reserved_tck  " "   47.302               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557179748082 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557179748082 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.187 " "Worst-case hold slack is 0.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557179748098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557179748098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 altera_reserved_tck  " "    0.187               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557179748098 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557179748098 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 97.964 " "Worst-case recovery slack is 97.964" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557179748144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557179748144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.964               0.000 altera_reserved_tck  " "   97.964               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557179748144 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557179748144 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.493 " "Worst-case removal slack is 0.493" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557179748176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557179748176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.493               0.000 altera_reserved_tck  " "    0.493               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557179748176 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557179748176 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.470 " "Worst-case minimum pulse width slack is 49.470" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557179748191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557179748191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.470               0.000 altera_reserved_tck  " "   49.470               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557179748191 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557179748191 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557179748473 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557179748473 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557179748473 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557179748473 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 346.614 ns " "Worst Case Available Settling Time: 346.614 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557179748473 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557179748473 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557179748473 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557179749568 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557179749568 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 42 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4770 " "Peak virtual memory: 4770 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557179749834 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 06 22:55:49 2019 " "Processing ended: Mon May 06 22:55:49 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557179749834 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557179749834 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557179749834 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557179749834 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557179751582 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557179751613 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 06 22:55:51 2019 " "Processing started: Mon May 06 22:55:51 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557179751613 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1557179751613 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off spi_test -c spi_test " "Command: quartus_eda --read_settings_files=off --write_settings_files=off spi_test -c spi_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1557179751613 ""}
{ "Critical Warning" "WIDU_REMOVED_QIC_ASSIGNMENTS_DUE_TO_NO_QIC_LICENSE" "" "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." {  } {  } 1 138067 "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." 0 0 "EDA Netlist Writer" 0 -1 1557179752522 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1557179752881 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "spi_test_6_1200mv_85c_slow.vho C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/simulation/modelsim/ simulation " "Generated file spi_test_6_1200mv_85c_slow.vho in folder \"C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1557179755478 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "spi_test_6_1200mv_0c_slow.vho C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/simulation/modelsim/ simulation " "Generated file spi_test_6_1200mv_0c_slow.vho in folder \"C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1557179756307 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "spi_test_min_1200mv_0c_fast.vho C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/simulation/modelsim/ simulation " "Generated file spi_test_min_1200mv_0c_fast.vho in folder \"C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1557179756682 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "spi_test.vho C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/simulation/modelsim/ simulation " "Generated file spi_test.vho in folder \"C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1557179757119 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "spi_test_6_1200mv_85c_vhd_slow.sdo C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/simulation/modelsim/ simulation " "Generated file spi_test_6_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1557179757535 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "spi_test_6_1200mv_0c_vhd_slow.sdo C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/simulation/modelsim/ simulation " "Generated file spi_test_6_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1557179757863 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "spi_test_min_1200mv_0c_vhd_fast.sdo C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/simulation/modelsim/ simulation " "Generated file spi_test_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1557179758684 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "spi_test_vhd.sdo C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/simulation/modelsim/ simulation " "Generated file spi_test_vhd.sdo in folder \"C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1557179758997 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4663 " "Peak virtual memory: 4663 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557179763707 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 06 22:56:03 2019 " "Processing ended: Mon May 06 22:56:03 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557179763707 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557179763707 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557179763707 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1557179763707 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 234 s " "Quartus Prime Full Compilation was successful. 0 errors, 234 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1557179764551 ""}
