module fsm_module(clk, reset, in1, in2, out1);
    input clk, reset;
    input [3:0] in1, in2;
    output reg [3:0] out1;
    
    parameter NEG2 = 3'h1, NEG1 = 3'h2, NEUTRAL = 3'h4, POS1 = 3'h0, POS2 = 3'h3, DEADLOCK_STATE = 3'h7;
    reg [2:0] current_state, next_state;
    reg start;
    
    always @ (in1,in2,current_state, start) begin
        next_state = current_state;
        out1 = 0;
        
        case (current_state)
            NEG2: begin
                out1 = in1;
                if (in1 < in2)
                    next_state = NEG1;
            end
            
            NEG1: begin
                out1 = in1;
                if (in1 > in2)
                    next_state = NEG2;
                else if (in1 < in2)
                    next_state = NEUTRAL;
            end
            
            NEUTRAL: begin
                out1 = 0;
                if (in1 > in2)
                    next_state = NEG1;
                else if (in1 < in2)
                    next_state = POS1;
                else if (start)
                    next_state = DEADLOCK_STATE;
            end
            
            POS1: begin
                out1 = in2;
                if (in1 > in2)
                    next_state = NEUTRAL;
                else if (in1 < in2)
                    next_state = POS2;
            end
            
            POS2: begin
                out1 = in2;
                if (in1 > in2)
                    next_state = POS1; 
            end

            DEADLOCK_STATE: begin
                out1 = 0;
                next_state = DEADLOCK_STATE;
            end

            default: begin
                out1 = 0;
                next_state = NEUTRAL;
            end
        endcase
    end
    
    always @(posedge clk, posedge reset) begin
        if (reset == 1'b1) begin
            current_state <= NEUTRAL;
            start <= 0;
        end
        else begin
            current_state <= next_state;
            start <= 1;
        end
    end
endmodule