
main.elf:     file format elf32-littlearm

SYMBOL TABLE:
08000000 l    d  .isr_vector	00000000 .isr_vector
080000c4 l    d  .text	00000000 .text
20000000 l    d  .data	00000000 .data
20000014 l    d  .bss	00000000 .bss
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loclists	00000000 .debug_loclists
00000000 l    d  .debug_rnglists	00000000 .debug_rnglists
00000000 l    d  .debug_line_str	00000000 .debug_line_str
00000000 l    df *ABS*	00000000 ccxE9sWZ.o
f108f85f l       *ABS*	00000000 BootRAM
08003338 l       .text	00000000 LoopCopyDataInit
08003330 l       .text	00000000 CopyDataInit
0800334c l       .text	00000000 LoopFillZerobss
08003346 l       .text	00000000 FillZerobss
0800335e l       .text	00000000 LoopForever
08003378 l       .text	00000000 Infinite_Loop
00000000 l    df *ABS*	00000000 stm32f0xx_adc.c
00000000 l    df *ABS*	00000000 stm32f0xx_exti.c
00000000 l    df *ABS*	00000000 stm32f0xx_gpio.c
00000000 l    df *ABS*	00000000 stm32f0xx_i2c.c
00000000 l    df *ABS*	00000000 stm32f0xx_rcc.c
08003380 l     O .text	00000010 APBAHBPrescTable
00000000 l    df *ABS*	00000000 stm32f0xx_spi.c
00000000 l    df *ABS*	00000000 _udivsi3.o
0800134c l       .text	00000000 .udivsi3_skip_div0_test
00000000 l    df *ABS*	00000000 _divsi3.o
08001460 l       .text	00000000 .divsi3_skip_div0_test
00000000 l    df *ABS*	00000000 _dvmd_tls.o
00000000 l    df *ABS*	00000000 addsf3.c
00000000 l    df *ABS*	00000000 divsf3.c
00000000 l    df *ABS*	00000000 mulsf3.c
00000000 l    df *ABS*	00000000 floatsisf.c
00000000 l    df *ABS*	00000000 muldf3.c
00000000 l    df *ABS*	00000000 extendsfdf2.c
00000000 l    df *ABS*	00000000 truncdfsf2.c
00000000 l    df *ABS*	00000000 _clzsi2.o
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 memcpy-stub.c
00000000 l    df *ABS*	00000000 init.c
00000000 l    df *ABS*	00000000 main.c
20000034 l     O .bss	00000004 TimingDelay
00000000 l    df *ABS*	00000000 system_stm32f0xx.c
00000000 l    df *ABS*	00000000 stm32f0xx_nucleo.c
00000000 l    df *ABS*	00000000 stm32f0xx_it.c
00000000 l    df *ABS*	00000000 Peripheral_Init.c
08002a30 l     F .text	00000016 set_nrf24_SPI_CE.part.0
00000000 l    df *ABS*	00000000 crti.o
00000000 l    df *ABS*	00000000 crtn.o
08000b9c g     F .text	0000001c RCC_HSICmd
08000c24 g     F .text	00000018 RCC_LSEDriveConfig
08000c78 g     F .text	00000024 RCC_PLLCmd
08000260 g     F .text	00000020 ADC_ContinuousModeCmd
08000f34 g     F .text	00000018 RCC_AHBPeriphResetCmd
0800062c g     F .text	00000022 GPIO_PinAFConfig
08001240 g     F .text	00000004 SPI_SendData8
08000ff0 g     F .text	0000000c RCC_ClearITPendingBit
080005fc g     F .text	0000000e GPIO_ReadOutputDataBit
08003378  w    F .text	00000002 TIM1_CC_IRQHandler
08000a74 g     F .text	00000006 I2C_ReceiveData
0800297a g     F .text	00000002 HardFault_Handler
08002ec8 g     F .text	00000088 MySPI_Init
08003378  w    F .text	00000002 ADC1_COMP_IRQHandler
080002c0 g     F .text	00000028 ADC_GetCalibrationFactor
08000308 g     F .text	00000014 ADC_DMACmd
08002980 g     F .text	00000008 SysTick_Handler
08000cd4 g     F .text	0000000c RCC_MCOConfig
080007ac g     F .text	00000020 I2C_OwnAddress2Config
08003378  w    F .text	00000002 PVD_IRQHandler
20000010 g     O .data	00000001 SETUP_AW
080002e8 g     F .text	0000000a ADC_StopOfConversion
08000360 g     F .text	00000014 ADC_GetITStatus
080002a0 g     F .text	00000020 ADC_OverrunModeCmd
0800117c g     F .text	00000014 SPI_TIModeCmd
08000d64 g     F .text	00000018 RCC_CECCLKConfig
08003424 g       .text	00000000 _sidata
0800297e g     F .text	00000002 PendSV_Handler
08000ffc g     F .text	00000044 SPI_I2S_DeInit
08002978 g     F .text	00000002 NMI_Handler
20000044 g       .bss	00000000 __exidx_end
080012a8 g     F .text	00000006 SPI_GetCRCPolynomial
08003378  w    F .text	00000002 I2C1_IRQHandler
08000f7c g     F .text	00000018 RCC_ITConfig
080011d4 g     F .text	00000020 SPI_BiDirectionalLineConfig
08003424 g       .text	00000000 _etext
20000014 g       .bss	00000000 _sbss
08000340 g     F .text	0000001c ADC_GetFlagStatus
20000030 g     O .bss	00000001 BlinkSpeed
08000ce0 g     F .text	00000014 RCC_SYSCLKConfig
08001638 g     F .text	00000340 .hidden __aeabi_fadd
080009f4 g     F .text	0000001c I2C_TimeoutBConfig
08000378 g     F .text	00000020 EXTI_DeInit
08000b4c g     F .text	0000003c RCC_WaitForHSEStartUp
2000000a g     O .data	00000001 WRITE_COMMAND
080007ec g     F .text	00000020 I2C_SlaveByteControlCmd
20000000 g     O .data	00000004 BUTTON_PORT
08000ec8 g     F .text	00000024 RCC_BackupResetCmd
08000738 g     F .text	00000012 I2C_ITConfig
080026c8 g     F .text	0000008c memcpy
08000124 g     F .text	00000016 ADC_Cmd
080001b8 g     F .text	00000010 ADC_AnalogWatchdogSingleChannelConfig
08001258 g     F .text	00000014 SPI_CRCLengthConfig
08000cb0 g     F .text	00000024 RCC_ClockSecuritySystemCmd
08000fc8 g     F .text	00000014 RCC_ClearFlag
080008f0 g     F .text	00000020 I2C_10BitAddressHeaderCmd
08000374 g     F .text	00000004 ADC_ClearITPendingBit
2000000e g     O .data	00000001 RX_ADDR_P0
08000b3c g     F .text	00000010 RCC_HSEConfig
0800134c g     F .text	0000010a .hidden __udivsi3
08001e1c g     F .text	00000094 .hidden __aeabi_i2f
08000968 g     F .text	00000020 I2C_SMBusAlertCmd
0800126c g     F .text	00000020 SPI_CalculateCRC
0800131c g     F .text	00000008 SPI_I2S_ClearFlag
08000f04 g     F .text	00000018 RCC_APB2PeriphClockCmd
08000a7c g     F .text	00000012 I2C_DMACmd
08000508 g     F .text	000000a8 GPIO_Init
08003234 g     F .text	00000016 ADC_convert_to_8bit_controls
08000c58 g     F .text	00000020 RCC_PLLConfig
08000d30 g     F .text	00000034 RCC_ADCCLKConfig
08002f50 g     F .text	0000004c NRF24L01p_Init
20000000 g       .data	00000000 _sdata
08003378  w    F .text	00000002 SPI1_IRQHandler
08000190 g     F .text	00000020 ADC_AnalogWatchdogCmd
08000628 g     F .text	00000004 GPIO_Write
08000170 g     F .text	00000020 ADC_WaitModeCmd
08003378  w    F .text	00000002 TIM6_DAC_IRQHandler
0800060c g     F .text	00000006 GPIO_ReadOutputData
08002c0c g     F .text	00000040 nrf24_write_register
08000c04 g     F .text	00000020 RCC_LSEConfig
08000a10 g     F .text	00000020 I2C_CalculatePEC
08000ea4 g     F .text	00000024 RCC_RTCCLKCmd
08000f1c g     F .text	00000018 RCC_APB1PeriphClockCmd
08000fdc g     F .text	00000014 RCC_GetITStatus
20000044 g       .bss	00000000 __exidx_start
08001eb0 g     F .text	00000598 .hidden __aeabi_dmul
0800081c g     F .text	00000020 I2C_10BitAddressingModeCmd
08001324 g     F .text	00000028 SPI_I2S_GetITStatus
08002754 g     F .text	00000048 __libc_init_array
08002b30 g     F .text	000000b0 I2C_receive
0800324c g     F .text	000000dc ADC_take_Multiple_Readings
0800130c g     F .text	0000000e SPI_I2S_GetFlagStatus
08000eec g     F .text	00000018 RCC_AHBPeriphClockCmd
08000a70 g     F .text	00000004 I2C_SendData
08003378  w    F .text	00000002 EXTI2_3_IRQHandler
08000300 g     F .text	00000006 ADC_GetConversionValue
20000008 g     O .data	00000001 WRITE_PAYLOAD_NOACK
0800340c g     F .text	00000000 _init
08003378  w    F .text	00000002 I2C2_IRQHandler
08001190 g     F .text	00000020 I2S_Cmd
0800279c g     F .text	00000040 System_Clock_Init
08002d4c g     F .text	000000cc transmitBytesNRF
08001218 g     F .text	00000014 SPI_SSOutputCmd
080011b0 g     F .text	00000010 SPI_DataSizeConfig
08002a48 g     F .text	00000080 I2C_Settings_Init
08000688 g     F .text	00000064 I2C_Init
08003378  w    F .text	00000002 TIM17_IRQHandler
080024d8 g     F .text	0000010c .hidden __aeabi_d2f
080001b0 g     F .text	00000008 ADC_AnalogWatchdogThresholdsConfig
08000458 g     F .text	0000000c EXTI_ClearITPendingBit
080009c4 g     F .text	00000020 I2C_IdleClockTimeoutCmd
08003378  w    F .text	00000002 RTC_IRQHandler
20000044 g       .bss	00000000 _ebss
08003328  w    F .text	00000038 Reset_Handler
080005f4 g     F .text	00000006 GPIO_ReadInputData
2000003c g     O .bss	00000008 ctx
08000f94 g     F .text	00000034 RCC_GetFlagStatus
0800324a g     F .text	00000002 generate_predictions
08000988 g     F .text	00000020 I2C_ClockTimeoutCmd
08002ca8 g     F .text	00000074 nrf24_write_TX_payload
08000614 g     F .text	00000004 GPIO_SetBits
0800041c g     F .text	00000014 EXTI_GetFlagStatus
08000cf4 g     F .text	00000010 RCC_GetSYSCLKSource
0800061c g     F .text	0000000c GPIO_WriteBit
080008b0 g     F .text	00000020 I2C_GenerateSTART
080006ec g     F .text	00000016 I2C_StructInit
08001460 g     F .text	00000000 .hidden __aeabi_idiv
08000dac g     F .text	000000e8 RCC_GetClocksFreq
080025e4 g     F .text	0000003c .hidden __clzsi2
08003378  w    F .text	00000002 TIM16_IRQHandler
0800040c g     F .text	00000010 EXTI_GenerateSWInterrupt
08003378  w    F .text	00000002 TIM3_IRQHandler
08003378  w    F .text	00000002 RCC_IRQHandler
08002988 g     F .text	0000003c EXTI4_15_IRQHandler
20000014 g       .bss	00000000 _bss
08003378  w    F .text	00000002 DMA1_Channel1_IRQHandler
08003378 g       .text	00000002 Default_Handler
08000948 g     F .text	00000020 I2C_TransferHandling
080009a8 g     F .text	0000001a I2C_ExtendedClockTimeoutCmd
08000430 g     F .text	0000000c EXTI_ClearFlag
08000a90 g     F .text	0000000e I2C_GetFlagStatus
08003044 g     F .text	00000070 makeControlSignal
080012c4 g     F .text	00000014 SPI_LastDMATransferCmd
08000e94 g     F .text	00000010 RCC_RTCCLKConfig
20000038 g     O .bss	00000001 CONFIG
0800122c g     F .text	00000014 SPI_NSSPulseModeCmd
08003378  w    F .text	00000002 CEC_IRQHandler
08000bcc g     F .text	0000001c RCC_HSI14Cmd
080030b4 g     F .text	00000180 getICM20948_ACCEL_GYRO_TEMPdata
08003378  w    F .text	00000002 TIM14_IRQHandler
08003378  w    F .text	00000002 DMA1_Channel4_5_IRQHandler
08000398 g     F .text	00000064 EXTI_Init
20000011 g     O .data	00000001 ENAA
080011f4 g     F .text	00000024 SPI_NSSInternalSoftwareConfig
2000000c g     O .data	00000001 TX_ADDR
08000650 g     F .text	00000038 I2C_DeInit
08000704 g     F .text	00000014 I2C_Cmd
08002eac g     F .text	0000001c test_nrf24_connection
08000618 g     F .text	00000004 GPIO_ResetBits
08001978 g     F .text	00000224 .hidden __aeabi_fdiv
08000aa0 g     F .text	00000004 I2C_ClearFlag
0800128c g     F .text	0000000c SPI_TransmitCRC
0800076c g     F .text	00000020 I2C_StopModeCmd
08003378  w    F .text	00000002 TIM15_IRQHandler
08003378  w    F .text	00000002 EXTI0_1_IRQHandler
08001634  w    F .text	00000002 .hidden __aeabi_ldiv0
08000be8 g     F .text	0000001c RCC_HSI14ADCRequestCmd
20000007 g     O .data	00000001 STATUS_REG
080010b0 g     F .text	0000000e I2S_StructInit
0800085c g     F .text	00000020 I2C_ReloadCmd
0800043c g     F .text	0000001c EXTI_GetITStatus
08003378  w    F .text	00000002 SPI2_IRQHandler
2000000b g     O .data	00000001 FEATURE
08002620 g     F .text	000000a6 memset
08001250 g     F .text	00000006 SPI_I2S_ReceiveData16
08000b88 g     F .text	00000014 RCC_AdjustHSICalibrationValue
080027f4 g     F .text	000000a4 main
0800093c g     F .text	0000000a I2C_GetTransferDirection
0800134c g     F .text	00000000 .hidden __aeabi_uidiv
0800297c g     F .text	00000002 SVC_Handler
08002f9c g     F .text	000000a8 ICM20948_init
080012b0 g     F .text	00000012 SPI_I2S_DMACmd
0800031c g     F .text	00000010 ADC_DMARequestModeConfig
0800013c g     F .text	00000012 ADC_JitterCmd
080003fc g     F .text	0000000e EXTI_StructInit
08000230 g     F .text	00000024 ADC_VbatCmd
0800020c g     F .text	00000024 ADC_VrefintCmd
0800083c g     F .text	00000020 I2C_AutoEndCmd
08001460 g     F .text	000001cc .hidden __divsi3
08002be0 g     F .text	0000002c set_nrf24_SPI_CSN
080007cc g     F .text	00000020 I2C_GeneralCallCmd
080001e8 g     F .text	00000024 ADC_TempSensorCmd
08002c4c g     F .text	0000005c nrf24_multiwrite_register
08001168 g     F .text	00000014 SPI_Cmd
08002e18 g     F .text	00000094 transmit
08000718 g     F .text	00000020 I2C_SoftwareResetCmd
080028ac g     F .text	000000b4 SystemInit
08001244 g     F .text	00000004 SPI_I2S_SendData16
08000bb8 g     F .text	00000014 RCC_AdjustHSI14CalibrationValue
08000464 g     F .text	000000a4 GPIO_DeInit
08003418 g     F .text	00000000 _fini
08000a30 g     F .text	00000020 I2C_PECRequestCmd
08000890 g     F .text	00000020 I2C_MasterRequestConfig
08000adc g     F .text	00000060 RCC_DeInit
08000254 g     F .text	0000000a ADC_ChannelConfig
080029c4 g     F .text	0000006c delay_microseconds
08000114 g     F .text	00000010 ADC_StructInit
0800032c g     F .text	00000012 ADC_ITConfig
08001b9c g     F .text	00000280 .hidden __aeabi_fmul
08003378  w    F .text	00000002 TS_IRQHandler
08002ac8 g     F .text	00000068 I2C_transmit
08003378  w    F .text	00000002 WWDG_IRQHandler
08000f64 g     F .text	00000018 RCC_APB1PeriphResetCmd
0800035c g     F .text	00000004 ADC_ClearFlag
20000000 g       .data	00000000 _data
08000c9c g     F .text	00000014 RCC_PREDIV1Config
080027dc g     F .text	00000018 Delay
08000aa4 g     F .text	00000032 I2C_GetITStatus
08002960 g     F .text	00000018 STM_EVAL_PBGetState
08003378  w    F .text	00000002 TIM2_IRQHandler
20000005 g     O .data	00000001 ACK
0800074c g     F .text	00000020 I2C_StretchClockCmd
080005b0 g     F .text	00000010 GPIO_StructInit
08003378  w    F .text	00000002 DMA1_Channel2_3_IRQHandler
080000c4 g     F .text	00000024 ADC_DeInit
2000000f g     O .data	00000001 RF_SETUP
0800087c g     F .text	00000014 I2C_NumberOfBytesConfig
080000e8 g     F .text	0000002c ADC_Init
20002000 g       *ABS*	00000000 _estack
08001458 g     F .text	00000008 .hidden __aeabi_uidivmod
08000a58 g     F .text	00000016 I2C_ReadRegister
08001298 g     F .text	00000010 SPI_GetCRC
20000014 g       .data	00000000 _edata
2000000d g     O .data	00000001 RX_PW_P0
080011c0 g     F .text	00000014 SPI_RxFIFOThresholdConfig
080002f4 g     F .text	0000000a ADC_StartOfConversion
080009e4 g     F .text	00000010 I2C_TimeoutAConfig
08003378  w    F .text	00000002 USART2_IRQHandler
08000150 g     F .text	00000020 ADC_AutoPowerOffCmd
08000000 g     O .isr_vector	00000000 g_pfnVectors
08000a50 g     F .text	00000006 I2C_GetPEC
08000280 g     F .text	00000020 ADC_DiscModeCmd
080012d8 g     F .text	0000001c SPI_I2S_ITConfig
20000014 g     O .bss	0000001c RCC_Clocks
08000d94 g     F .text	00000018 RCC_USARTCLKConfig
0800078c g     F .text	00000020 I2C_DualAddressCmd
0800080c g     F .text	00000010 I2C_SlaveAddressConfig
08002898 g     F .text	00000014 TimingDelay_Decrement
08001634  w    F .text	00000002 .hidden __aeabi_idiv0
08000d7c g     F .text	00000018 RCC_I2CCLKConfig
08000d18 g     F .text	00000018 RCC_PCLKConfig
08003378  w    F .text	00000002 FLASH_IRQHandler
20000004 g     O .data	00000001 ADDRESS_LEN
080012f4 g     F .text	0000000a SPI_GetTransmissionFIFOStatus
20000009 g     O .data	00000001 WRITE_PAYLOAD_COMMAND
080005c0 g     F .text	00000024 GPIO_PinLockConfig
08003378  w    F .text	00000002 USART1_IRQHandler
08000c3c g     F .text	0000001c RCC_LSICmd
08000910 g     F .text	00000020 I2C_AcknowledgeConfig
080001c8 g     F .text	00000020 ADC_AnalogWatchdogSingleChannelCmd
08000f4c g     F .text	00000018 RCC_APB2PeriphResetCmd
080008d0 g     F .text	00000020 I2C_GenerateSTOP
08001300 g     F .text	0000000a SPI_GetReceptionFIFOStatus
08003378  w    F .text	00000002 TIM1_BRK_UP_TRG_COM_IRQHandler
08001040 g     F .text	0000001c SPI_StructInit
0800105c g     F .text	00000054 SPI_Init
08002448 g     F .text	00000090 .hidden __aeabi_f2d
08000ad8 g     F .text	00000004 I2C_ClearITPendingBit
08001248 g     F .text	00000006 SPI_ReceiveData8
0800162c g     F .text	00000008 .hidden __aeabi_idivmod
080005e4 g     F .text	0000000e GPIO_ReadInputDataBit
20000006 g     O .data	00000001 FLUSH_TX
080010c0 g     F .text	000000a8 I2S_Init
08000930 g     F .text	0000000a I2C_GetAddressMatched
08000d04 g     F .text	00000014 RCC_HCLKConfig
08002d1c g     F .text	00000030 nrf24_clear_TX



Disassembly of section .text:

080000c4 <ADC_DeInit>:
void ADC_DeInit(ADC_TypeDef* ADCx)
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  if(ADCx == ADC1)
 80000c4:	4b07      	ldr	r3, [pc, #28]	@ (80000e4 <ADC_DeInit+0x20>)
{
 80000c6:	b510      	push	{r4, lr}
  if(ADCx == ADC1)
 80000c8:	4298      	cmp	r0, r3
 80000ca:	d000      	beq.n	80000ce <ADC_DeInit+0xa>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC1, ENABLE);

    /* Release ADC1 from reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC1, DISABLE);
  }
}
 80000cc:	bd10      	pop	{r4, pc}
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC1, ENABLE);
 80000ce:	2080      	movs	r0, #128	@ 0x80
 80000d0:	2101      	movs	r1, #1
 80000d2:	0080      	lsls	r0, r0, #2
 80000d4:	f000 ff3a 	bl	8000f4c <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC1, DISABLE);
 80000d8:	2080      	movs	r0, #128	@ 0x80
 80000da:	2100      	movs	r1, #0
 80000dc:	0080      	lsls	r0, r0, #2
 80000de:	f000 ff35 	bl	8000f4c <RCC_APB2PeriphResetCmd>
}
 80000e2:	e7f3      	b.n	80000cc <ADC_DeInit+0x8>
 80000e4:	40012400 	.word	0x40012400

080000e8 <ADC_Init>:
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure that contains 
  *         the configuration information for the specified ADC peripheral.
  * @retval None
  */
void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct)
{
 80000e8:	b510      	push	{r4, lr}
 80000ea:	680b      	ldr	r3, [r1, #0]
 80000ec:	688c      	ldr	r4, [r1, #8]
  assert_param(IS_ADC_EXTERNAL_TRIG_CONV(ADC_InitStruct->ADC_ExternalTrigConv));
  assert_param(IS_ADC_DATA_ALIGN(ADC_InitStruct->ADC_DataAlign));
  assert_param(IS_ADC_SCAN_DIRECTION(ADC_InitStruct->ADC_ScanDirection)); 

  /* Get the ADCx CFGR value */
  tmpreg = ADCx->CFGR1;
 80000ee:	68c2      	ldr	r2, [r0, #12]
  /* Set EXTEN[1:0] bits according to ADC_ExternalTrigConvEdge value */
  /* Set EXTSEL[2:0] bits according to ADC_ExternalTrigConv value */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set SCANDIR bit according to ADC_ScanDirection value */
 
  tmpreg  |= (uint32_t)(ADC_InitStruct->ADC_Resolution | ((uint32_t)(ADC_InitStruct->ADC_ContinuousConvMode) << 13) |
 80000f0:	4323      	orrs	r3, r4
 80000f2:	68cc      	ldr	r4, [r1, #12]
             ADC_InitStruct->ADC_ExternalTrigConvEdge | ADC_InitStruct->ADC_ExternalTrigConv |
             ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ScanDirection);

  /* Write to ADCx CFGR */
  ADCx->CFGR1 = tmpreg;
}
 80000f4:	4323      	orrs	r3, r4
 80000f6:	690c      	ldr	r4, [r1, #16]
 80000f8:	4323      	orrs	r3, r4
 80000fa:	694c      	ldr	r4, [r1, #20]
 80000fc:	4323      	orrs	r3, r4
  tmpreg &= CFGR1_CLEAR_MASK;
 80000fe:	4c04      	ldr	r4, [pc, #16]	@ (8000110 <ADC_Init+0x28>)
 8000100:	4022      	ands	r2, r4
 8000102:	4313      	orrs	r3, r2
  tmpreg  |= (uint32_t)(ADC_InitStruct->ADC_Resolution | ((uint32_t)(ADC_InitStruct->ADC_ContinuousConvMode) << 13) |
 8000104:	790a      	ldrb	r2, [r1, #4]
 8000106:	0352      	lsls	r2, r2, #13
 8000108:	4313      	orrs	r3, r2
  ADCx->CFGR1 = tmpreg;
 800010a:	60c3      	str	r3, [r0, #12]
}
 800010c:	bd10      	pop	{r4, pc}
 800010e:	46c0      	nop			@ (mov r8, r8)
 8000110:	ffffd203 	.word	0xffffd203

08000114 <ADC_StructInit>:
  */
void ADC_StructInit(ADC_InitTypeDef* ADC_InitStruct)
{
  /* Reset ADC init structure parameters values */
  /* Initialize the ADC_Resolution member */
  ADC_InitStruct->ADC_Resolution = ADC_Resolution_12b;
 8000114:	2300      	movs	r3, #0
 8000116:	6003      	str	r3, [r0, #0]

   /* Initialize the ADC_ContinuousConvMode member */
  ADC_InitStruct->ADC_ContinuousConvMode = DISABLE;
 8000118:	7103      	strb	r3, [r0, #4]

  /* Initialize the ADC_ExternalTrigConvEdge member */
  ADC_InitStruct->ADC_ExternalTrigConvEdge = ADC_ExternalTrigConvEdge_None;
 800011a:	6083      	str	r3, [r0, #8]

  /* Initialize the ADC_ExternalTrigConv member */
  ADC_InitStruct->ADC_ExternalTrigConv = ADC_ExternalTrigConv_T1_TRGO;
 800011c:	60c3      	str	r3, [r0, #12]

  /* Initialize the ADC_DataAlign member */
  ADC_InitStruct->ADC_DataAlign = ADC_DataAlign_Right;
 800011e:	6103      	str	r3, [r0, #16]

  /* Initialize the ADC_ScanDirection member */
  ADC_InitStruct->ADC_ScanDirection = ADC_ScanDirection_Upward;
 8000120:	6143      	str	r3, [r0, #20]
}
 8000122:	4770      	bx	lr

08000124 <ADC_Cmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Set the ADEN bit to Enable the ADC peripheral */
    ADCx->CR |= (uint32_t)ADC_CR_ADEN;
 8000124:	6883      	ldr	r3, [r0, #8]
  if (NewState != DISABLE)
 8000126:	2900      	cmp	r1, #0
 8000128:	d003      	beq.n	8000132 <ADC_Cmd+0xe>
    ADCx->CR |= (uint32_t)ADC_CR_ADEN;
 800012a:	2201      	movs	r2, #1
 800012c:	4313      	orrs	r3, r2
 800012e:	6083      	str	r3, [r0, #8]
  else
  {
    /* Set the ADDIS to Disable the ADC peripheral */
    ADCx->CR |= (uint32_t)ADC_CR_ADDIS;
  }
}
 8000130:	4770      	bx	lr
    ADCx->CR |= (uint32_t)ADC_CR_ADDIS;
 8000132:	2202      	movs	r2, #2
 8000134:	4313      	orrs	r3, r2
 8000136:	6083      	str	r3, [r0, #8]
}
 8000138:	e7fa      	b.n	8000130 <ADC_Cmd+0xc>
 800013a:	46c0      	nop			@ (mov r8, r8)

0800013c <ADC_JitterCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Disable Jitter */
    ADCx->CFGR2 |= (uint32_t)ADC_JitterOff;
 800013c:	6903      	ldr	r3, [r0, #16]
  if (NewState != DISABLE)
 800013e:	2a00      	cmp	r2, #0
 8000140:	d002      	beq.n	8000148 <ADC_JitterCmd+0xc>
    ADCx->CFGR2 |= (uint32_t)ADC_JitterOff;
 8000142:	430b      	orrs	r3, r1
 8000144:	6103      	str	r3, [r0, #16]
  else
  {
    /* Enable Jitter */
    ADCx->CFGR2 &= (uint32_t)(~ADC_JitterOff);
  }
}
 8000146:	4770      	bx	lr
    ADCx->CFGR2 &= (uint32_t)(~ADC_JitterOff);
 8000148:	438b      	bics	r3, r1
 800014a:	6103      	str	r3, [r0, #16]
}
 800014c:	e7fb      	b.n	8000146 <ADC_JitterCmd+0xa>
 800014e:	46c0      	nop			@ (mov r8, r8)

08000150 <ADC_AutoPowerOffCmd>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000150:	2900      	cmp	r1, #0
 8000152:	d005      	beq.n	8000160 <ADC_AutoPowerOffCmd+0x10>
  {
    /* Enable the ADC Automatic Power-Off */
    ADCx->CFGR1 |= ADC_CFGR1_AUTOFF;
 8000154:	2380      	movs	r3, #128	@ 0x80
 8000156:	68c2      	ldr	r2, [r0, #12]
 8000158:	021b      	lsls	r3, r3, #8
 800015a:	4313      	orrs	r3, r2
 800015c:	60c3      	str	r3, [r0, #12]
  else
  {
    /* Disable the ADC Automatic Power-Off */
    ADCx->CFGR1 &= (uint32_t)~ADC_CFGR1_AUTOFF;
  }
}
 800015e:	4770      	bx	lr
    ADCx->CFGR1 &= (uint32_t)~ADC_CFGR1_AUTOFF;
 8000160:	68c3      	ldr	r3, [r0, #12]
 8000162:	4a02      	ldr	r2, [pc, #8]	@ (800016c <ADC_AutoPowerOffCmd+0x1c>)
 8000164:	4013      	ands	r3, r2
 8000166:	60c3      	str	r3, [r0, #12]
}
 8000168:	e7f9      	b.n	800015e <ADC_AutoPowerOffCmd+0xe>
 800016a:	46c0      	nop			@ (mov r8, r8)
 800016c:	ffff7fff 	.word	0xffff7fff

08000170 <ADC_WaitModeCmd>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000170:	2900      	cmp	r1, #0
 8000172:	d005      	beq.n	8000180 <ADC_WaitModeCmd+0x10>
  {
    /* Enable the ADC Automatic Delayed conversion */
    ADCx->CFGR1 |= ADC_CFGR1_WAIT;
 8000174:	2380      	movs	r3, #128	@ 0x80
 8000176:	68c2      	ldr	r2, [r0, #12]
 8000178:	01db      	lsls	r3, r3, #7
 800017a:	4313      	orrs	r3, r2
 800017c:	60c3      	str	r3, [r0, #12]
  else
  {
    /* Disable the ADC Automatic Delayed conversion */
    ADCx->CFGR1 &= (uint32_t)~ADC_CFGR1_WAIT;
  }
}
 800017e:	4770      	bx	lr
    ADCx->CFGR1 &= (uint32_t)~ADC_CFGR1_WAIT;
 8000180:	68c3      	ldr	r3, [r0, #12]
 8000182:	4a02      	ldr	r2, [pc, #8]	@ (800018c <ADC_WaitModeCmd+0x1c>)
 8000184:	4013      	ands	r3, r2
 8000186:	60c3      	str	r3, [r0, #12]
}
 8000188:	e7f9      	b.n	800017e <ADC_WaitModeCmd+0xe>
 800018a:	46c0      	nop			@ (mov r8, r8)
 800018c:	ffffbfff 	.word	0xffffbfff

08000190 <ADC_AnalogWatchdogCmd>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000190:	2900      	cmp	r1, #0
 8000192:	d005      	beq.n	80001a0 <ADC_AnalogWatchdogCmd+0x10>
  {
    /* Enable the ADC Analog Watchdog */
    ADCx->CFGR1 |= ADC_CFGR1_AWDEN;
 8000194:	2380      	movs	r3, #128	@ 0x80
 8000196:	68c2      	ldr	r2, [r0, #12]
 8000198:	041b      	lsls	r3, r3, #16
 800019a:	4313      	orrs	r3, r2
 800019c:	60c3      	str	r3, [r0, #12]
  else
  {
    /* Disable the ADC Analog Watchdog */
    ADCx->CFGR1 &= (uint32_t)~ADC_CFGR1_AWDEN;
  }
}
 800019e:	4770      	bx	lr
    ADCx->CFGR1 &= (uint32_t)~ADC_CFGR1_AWDEN;
 80001a0:	68c3      	ldr	r3, [r0, #12]
 80001a2:	4a02      	ldr	r2, [pc, #8]	@ (80001ac <ADC_AnalogWatchdogCmd+0x1c>)
 80001a4:	4013      	ands	r3, r2
 80001a6:	60c3      	str	r3, [r0, #12]
}
 80001a8:	e7f9      	b.n	800019e <ADC_AnalogWatchdogCmd+0xe>
 80001aa:	46c0      	nop			@ (mov r8, r8)
 80001ac:	ff7fffff 	.word	0xff7fffff

080001b0 <ADC_AnalogWatchdogThresholdsConfig>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_THRESHOLD(HighThreshold));
  assert_param(IS_ADC_THRESHOLD(LowThreshold));

  /* Set the ADCx high and low threshold */
  ADCx->TR = LowThreshold | ((uint32_t)HighThreshold << 16);
 80001b0:	0409      	lsls	r1, r1, #16
 80001b2:	4311      	orrs	r1, r2
 80001b4:	6201      	str	r1, [r0, #32]

}
 80001b6:	4770      	bx	lr

080001b8 <ADC_AnalogWatchdogSingleChannelConfig>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_ANALOG_WATCHDOG_CHANNEL(ADC_AnalogWatchdog_Channel));

  /* Get the old register value */
  tmpreg = ADCx->CFGR1;
 80001b8:	68c3      	ldr	r3, [r0, #12]

  /* Clear the Analog watchdog channel select bits */
  tmpreg &= ~ADC_CFGR1_AWDCH;
 80001ba:	4a02      	ldr	r2, [pc, #8]	@ (80001c4 <ADC_AnalogWatchdogSingleChannelConfig+0xc>)
 80001bc:	4013      	ands	r3, r2

  /* Set the Analog watchdog channel */
  tmpreg |= ADC_AnalogWatchdog_Channel;
 80001be:	430b      	orrs	r3, r1

  /* Store the new register value */
  ADCx->CFGR1 = tmpreg;
 80001c0:	60c3      	str	r3, [r0, #12]
}
 80001c2:	4770      	bx	lr
 80001c4:	83ffffff 	.word	0x83ffffff

080001c8 <ADC_AnalogWatchdogSingleChannelCmd>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80001c8:	2900      	cmp	r1, #0
 80001ca:	d005      	beq.n	80001d8 <ADC_AnalogWatchdogSingleChannelCmd+0x10>
  {
    /* Enable the ADC Analog Watchdog Single Channel */
    ADCx->CFGR1 |= ADC_CFGR1_AWDSGL;
 80001cc:	2380      	movs	r3, #128	@ 0x80
 80001ce:	68c2      	ldr	r2, [r0, #12]
 80001d0:	03db      	lsls	r3, r3, #15
 80001d2:	4313      	orrs	r3, r2
 80001d4:	60c3      	str	r3, [r0, #12]
  else
  {
    /* Disable the ADC Analog Watchdog Single Channel */
    ADCx->CFGR1 &= (uint32_t)~ADC_CFGR1_AWDSGL;
  }
}
 80001d6:	4770      	bx	lr
    ADCx->CFGR1 &= (uint32_t)~ADC_CFGR1_AWDSGL;
 80001d8:	68c3      	ldr	r3, [r0, #12]
 80001da:	4a02      	ldr	r2, [pc, #8]	@ (80001e4 <ADC_AnalogWatchdogSingleChannelCmd+0x1c>)
 80001dc:	4013      	ands	r3, r2
 80001de:	60c3      	str	r3, [r0, #12]
}
 80001e0:	e7f9      	b.n	80001d6 <ADC_AnalogWatchdogSingleChannelCmd+0xe>
 80001e2:	46c0      	nop			@ (mov r8, r8)
 80001e4:	ffbfffff 	.word	0xffbfffff

080001e8 <ADC_TempSensorCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the temperature sensor channel*/
    ADC->CCR |= (uint32_t)ADC_CCR_TSEN;
 80001e8:	4a06      	ldr	r2, [pc, #24]	@ (8000204 <ADC_TempSensorCmd+0x1c>)
  if (NewState != DISABLE)
 80001ea:	2800      	cmp	r0, #0
 80001ec:	d005      	beq.n	80001fa <ADC_TempSensorCmd+0x12>
    ADC->CCR |= (uint32_t)ADC_CCR_TSEN;
 80001ee:	2380      	movs	r3, #128	@ 0x80
 80001f0:	6811      	ldr	r1, [r2, #0]
 80001f2:	041b      	lsls	r3, r3, #16
 80001f4:	430b      	orrs	r3, r1
 80001f6:	6013      	str	r3, [r2, #0]
  else
  {
    /* Disable the temperature sensor channel*/
    ADC->CCR &= (uint32_t)(~ADC_CCR_TSEN);
  }
}
 80001f8:	4770      	bx	lr
    ADC->CCR &= (uint32_t)(~ADC_CCR_TSEN);
 80001fa:	6813      	ldr	r3, [r2, #0]
 80001fc:	4902      	ldr	r1, [pc, #8]	@ (8000208 <ADC_TempSensorCmd+0x20>)
 80001fe:	400b      	ands	r3, r1
 8000200:	6013      	str	r3, [r2, #0]
}
 8000202:	e7f9      	b.n	80001f8 <ADC_TempSensorCmd+0x10>
 8000204:	40012708 	.word	0x40012708
 8000208:	ff7fffff 	.word	0xff7fffff

0800020c <ADC_VrefintCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the Vrefint channel*/
    ADC->CCR |= (uint32_t)ADC_CCR_VREFEN;
 800020c:	4a06      	ldr	r2, [pc, #24]	@ (8000228 <ADC_VrefintCmd+0x1c>)
  if (NewState != DISABLE)
 800020e:	2800      	cmp	r0, #0
 8000210:	d005      	beq.n	800021e <ADC_VrefintCmd+0x12>
    ADC->CCR |= (uint32_t)ADC_CCR_VREFEN;
 8000212:	2380      	movs	r3, #128	@ 0x80
 8000214:	6811      	ldr	r1, [r2, #0]
 8000216:	03db      	lsls	r3, r3, #15
 8000218:	430b      	orrs	r3, r1
 800021a:	6013      	str	r3, [r2, #0]
  else
  {
    /* Disable the Vrefint channel*/
    ADC->CCR &= (uint32_t)(~ADC_CCR_VREFEN);
  }
}
 800021c:	4770      	bx	lr
    ADC->CCR &= (uint32_t)(~ADC_CCR_VREFEN);
 800021e:	6813      	ldr	r3, [r2, #0]
 8000220:	4902      	ldr	r1, [pc, #8]	@ (800022c <ADC_VrefintCmd+0x20>)
 8000222:	400b      	ands	r3, r1
 8000224:	6013      	str	r3, [r2, #0]
}
 8000226:	e7f9      	b.n	800021c <ADC_VrefintCmd+0x10>
 8000228:	40012708 	.word	0x40012708
 800022c:	ffbfffff 	.word	0xffbfffff

08000230 <ADC_VbatCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the Vbat channel*/
    ADC->CCR |= (uint32_t)ADC_CCR_VBATEN;
 8000230:	4a06      	ldr	r2, [pc, #24]	@ (800024c <ADC_VbatCmd+0x1c>)
  if (NewState != DISABLE)
 8000232:	2800      	cmp	r0, #0
 8000234:	d005      	beq.n	8000242 <ADC_VbatCmd+0x12>
    ADC->CCR |= (uint32_t)ADC_CCR_VBATEN;
 8000236:	2380      	movs	r3, #128	@ 0x80
 8000238:	6811      	ldr	r1, [r2, #0]
 800023a:	045b      	lsls	r3, r3, #17
 800023c:	430b      	orrs	r3, r1
 800023e:	6013      	str	r3, [r2, #0]
  else
  {
    /* Disable the Vbat channel*/
    ADC->CCR &= (uint32_t)(~ADC_CCR_VBATEN);
  }
}
 8000240:	4770      	bx	lr
    ADC->CCR &= (uint32_t)(~ADC_CCR_VBATEN);
 8000242:	6813      	ldr	r3, [r2, #0]
 8000244:	4902      	ldr	r1, [pc, #8]	@ (8000250 <ADC_VbatCmd+0x20>)
 8000246:	400b      	ands	r3, r1
 8000248:	6013      	str	r3, [r2, #0]
}
 800024a:	e7f9      	b.n	8000240 <ADC_VbatCmd+0x10>
 800024c:	40012708 	.word	0x40012708
 8000250:	feffffff 	.word	0xfeffffff

08000254 <ADC_ChannelConfig>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));

  /* Configure the ADC Channel */
  ADCx->CHSELR |= (uint32_t)ADC_Channel;
 8000254:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8000256:	430b      	orrs	r3, r1
 8000258:	6283      	str	r3, [r0, #40]	@ 0x28

  /* Set the ADC Sampling Time register */
  tmpreg |= (uint32_t)ADC_SampleTime;

  /* Configure the ADC Sample time register */
  ADCx->SMPR = tmpreg ;
 800025a:	6142      	str	r2, [r0, #20]
}
 800025c:	4770      	bx	lr
 800025e:	46c0      	nop			@ (mov r8, r8)

08000260 <ADC_ContinuousModeCmd>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

    if (NewState != DISABLE)
 8000260:	2900      	cmp	r1, #0
 8000262:	d005      	beq.n	8000270 <ADC_ContinuousModeCmd+0x10>
  {
    /* Enable the Continuous mode*/
    ADCx->CFGR1 |= (uint32_t)ADC_CFGR1_CONT;
 8000264:	2380      	movs	r3, #128	@ 0x80
 8000266:	68c2      	ldr	r2, [r0, #12]
 8000268:	019b      	lsls	r3, r3, #6
 800026a:	4313      	orrs	r3, r2
 800026c:	60c3      	str	r3, [r0, #12]
  else
  {
    /* Disable the Continuous mode */
    ADCx->CFGR1 &= (uint32_t)(~ADC_CFGR1_CONT);
  }
}
 800026e:	4770      	bx	lr
    ADCx->CFGR1 &= (uint32_t)(~ADC_CFGR1_CONT);
 8000270:	68c3      	ldr	r3, [r0, #12]
 8000272:	4a02      	ldr	r2, [pc, #8]	@ (800027c <ADC_ContinuousModeCmd+0x1c>)
 8000274:	4013      	ands	r3, r2
 8000276:	60c3      	str	r3, [r0, #12]
}
 8000278:	e7f9      	b.n	800026e <ADC_ContinuousModeCmd+0xe>
 800027a:	46c0      	nop			@ (mov r8, r8)
 800027c:	ffffdfff 	.word	0xffffdfff

08000280 <ADC_DiscModeCmd>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

    if (NewState != DISABLE)
 8000280:	2900      	cmp	r1, #0
 8000282:	d005      	beq.n	8000290 <ADC_DiscModeCmd+0x10>
  {
    /* Enable the Discontinuous mode */
    ADCx->CFGR1 |= (uint32_t)ADC_CFGR1_DISCEN;
 8000284:	2380      	movs	r3, #128	@ 0x80
 8000286:	68c2      	ldr	r2, [r0, #12]
 8000288:	025b      	lsls	r3, r3, #9
 800028a:	4313      	orrs	r3, r2
 800028c:	60c3      	str	r3, [r0, #12]
  else
  {
    /* Disable the Discontinuous mode */
    ADCx->CFGR1 &= (uint32_t)(~ADC_CFGR1_DISCEN);
  }
}
 800028e:	4770      	bx	lr
    ADCx->CFGR1 &= (uint32_t)(~ADC_CFGR1_DISCEN);
 8000290:	68c3      	ldr	r3, [r0, #12]
 8000292:	4a02      	ldr	r2, [pc, #8]	@ (800029c <ADC_DiscModeCmd+0x1c>)
 8000294:	4013      	ands	r3, r2
 8000296:	60c3      	str	r3, [r0, #12]
}
 8000298:	e7f9      	b.n	800028e <ADC_DiscModeCmd+0xe>
 800029a:	46c0      	nop			@ (mov r8, r8)
 800029c:	fffeffff 	.word	0xfffeffff

080002a0 <ADC_OverrunModeCmd>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

    if (NewState != DISABLE)
 80002a0:	2900      	cmp	r1, #0
 80002a2:	d005      	beq.n	80002b0 <ADC_OverrunModeCmd+0x10>
  {
    /* Enable the Overrun mode */
    ADCx->CFGR1 |= (uint32_t)ADC_CFGR1_OVRMOD;
 80002a4:	2380      	movs	r3, #128	@ 0x80
 80002a6:	68c2      	ldr	r2, [r0, #12]
 80002a8:	015b      	lsls	r3, r3, #5
 80002aa:	4313      	orrs	r3, r2
 80002ac:	60c3      	str	r3, [r0, #12]
  else
  {
    /* Disable the Overrun mode */
    ADCx->CFGR1 &= (uint32_t)(~ADC_CFGR1_OVRMOD);
  }
}
 80002ae:	4770      	bx	lr
    ADCx->CFGR1 &= (uint32_t)(~ADC_CFGR1_OVRMOD);
 80002b0:	68c3      	ldr	r3, [r0, #12]
 80002b2:	4a02      	ldr	r2, [pc, #8]	@ (80002bc <ADC_OverrunModeCmd+0x1c>)
 80002b4:	4013      	ands	r3, r2
 80002b6:	60c3      	str	r3, [r0, #12]
}
 80002b8:	e7f9      	b.n	80002ae <ADC_OverrunModeCmd+0xe>
 80002ba:	46c0      	nop			@ (mov r8, r8)
 80002bc:	ffffefff 	.word	0xffffefff

080002c0 <ADC_GetCalibrationFactor>:

  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  
  /* Set the ADC calibartion */
  ADCx->CR |= (uint32_t)ADC_CR_ADCAL;
 80002c0:	2380      	movs	r3, #128	@ 0x80
 80002c2:	6882      	ldr	r2, [r0, #8]
 80002c4:	061b      	lsls	r3, r3, #24
 80002c6:	4313      	orrs	r3, r2
 80002c8:	6083      	str	r3, [r0, #8]
 80002ca:	23f0      	movs	r3, #240	@ 0xf0
{
 80002cc:	0001      	movs	r1, r0
  ADCx->CR |= (uint32_t)ADC_CR_ADCAL;
 80002ce:	021b      	lsls	r3, r3, #8
  /* Wait until no ADC calibration is completed */
  do
  {
    calibrationstatus = ADCx->CR & ADC_CR_ADCAL;
    calibrationcounter++;  
  } while((calibrationcounter != CALIBRATION_TIMEOUT) && (calibrationstatus != 0x00));
 80002d0:	3b01      	subs	r3, #1
    calibrationstatus = ADCx->CR & ADC_CR_ADCAL;
 80002d2:	688a      	ldr	r2, [r1, #8]
  } while((calibrationcounter != CALIBRATION_TIMEOUT) && (calibrationstatus != 0x00));
 80002d4:	2b00      	cmp	r3, #0
 80002d6:	d001      	beq.n	80002dc <ADC_GetCalibrationFactor+0x1c>
 80002d8:	2a00      	cmp	r2, #0
 80002da:	dbf9      	blt.n	80002d0 <ADC_GetCalibrationFactor+0x10>
    
  if((uint32_t)(ADCx->CR & ADC_CR_ADCAL) == RESET)
 80002dc:	688b      	ldr	r3, [r1, #8]
    tmpreg = ADCx->DR;
  }
  else
  {
    /* Error factor */
    tmpreg = 0x00000000;
 80002de:	2000      	movs	r0, #0
  if((uint32_t)(ADCx->CR & ADC_CR_ADCAL) == RESET)
 80002e0:	2b00      	cmp	r3, #0
 80002e2:	db00      	blt.n	80002e6 <ADC_GetCalibrationFactor+0x26>
    tmpreg = ADCx->DR;
 80002e4:	6c08      	ldr	r0, [r1, #64]	@ 0x40
  }
  return tmpreg;
}
 80002e6:	4770      	bx	lr

080002e8 <ADC_StopOfConversion>:
void ADC_StopOfConversion(ADC_TypeDef* ADCx)
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  
  ADCx->CR |= (uint32_t)ADC_CR_ADSTP;
 80002e8:	2210      	movs	r2, #16
 80002ea:	6883      	ldr	r3, [r0, #8]
 80002ec:	4313      	orrs	r3, r2
 80002ee:	6083      	str	r3, [r0, #8]
}
 80002f0:	4770      	bx	lr
 80002f2:	46c0      	nop			@ (mov r8, r8)

080002f4 <ADC_StartOfConversion>:
void ADC_StartOfConversion(ADC_TypeDef* ADCx)
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  
  ADCx->CR |= (uint32_t)ADC_CR_ADSTART;
 80002f4:	2204      	movs	r2, #4
 80002f6:	6883      	ldr	r3, [r0, #8]
 80002f8:	4313      	orrs	r3, r2
 80002fa:	6083      	str	r3, [r0, #8]
}
 80002fc:	4770      	bx	lr
 80002fe:	46c0      	nop			@ (mov r8, r8)

08000300 <ADC_GetConversionValue>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Return the selected ADC conversion value */
  return (uint16_t) ADCx->DR;
 8000300:	6c00      	ldr	r0, [r0, #64]	@ 0x40
 8000302:	b280      	uxth	r0, r0
}
 8000304:	4770      	bx	lr
 8000306:	46c0      	nop			@ (mov r8, r8)

08000308 <ADC_DMACmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the selected ADC DMA request */
    ADCx->CFGR1 |= (uint32_t)ADC_CFGR1_DMAEN;
 8000308:	2201      	movs	r2, #1
 800030a:	68c3      	ldr	r3, [r0, #12]
  if (NewState != DISABLE)
 800030c:	2900      	cmp	r1, #0
 800030e:	d002      	beq.n	8000316 <ADC_DMACmd+0xe>
    ADCx->CFGR1 |= (uint32_t)ADC_CFGR1_DMAEN;
 8000310:	4313      	orrs	r3, r2
 8000312:	60c3      	str	r3, [r0, #12]
  else
  {
    /* Disable the selected ADC DMA request */
    ADCx->CFGR1 &= (uint32_t)(~ADC_CFGR1_DMAEN);
  }
}
 8000314:	4770      	bx	lr
    ADCx->CFGR1 &= (uint32_t)(~ADC_CFGR1_DMAEN);
 8000316:	4393      	bics	r3, r2
 8000318:	60c3      	str	r3, [r0, #12]
}
 800031a:	e7fb      	b.n	8000314 <ADC_DMACmd+0xc>

0800031c <ADC_DMARequestModeConfig>:
void ADC_DMARequestModeConfig(ADC_TypeDef* ADCx, uint32_t ADC_DMARequestMode)
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  ADCx->CFGR1 &= (uint32_t)~ADC_CFGR1_DMACFG;
 800031c:	2202      	movs	r2, #2
 800031e:	68c3      	ldr	r3, [r0, #12]
 8000320:	4393      	bics	r3, r2
 8000322:	60c3      	str	r3, [r0, #12]
  ADCx->CFGR1 |= (uint32_t)ADC_DMARequestMode;
 8000324:	68c3      	ldr	r3, [r0, #12]
 8000326:	430b      	orrs	r3, r1
 8000328:	60c3      	str	r3, [r0, #12]
}
 800032a:	4770      	bx	lr

0800032c <ADC_ITConfig>:
  assert_param(IS_ADC_CONFIG_IT(ADC_IT)); 

  if (NewState != DISABLE)
  {
    /* Enable the selected ADC interrupts */
    ADCx->IER |= ADC_IT;
 800032c:	6843      	ldr	r3, [r0, #4]
  if (NewState != DISABLE)
 800032e:	2a00      	cmp	r2, #0
 8000330:	d002      	beq.n	8000338 <ADC_ITConfig+0xc>
    ADCx->IER |= ADC_IT;
 8000332:	430b      	orrs	r3, r1
 8000334:	6043      	str	r3, [r0, #4]
  else
  {
    /* Disable the selected ADC interrupts */
    ADCx->IER &= (~(uint32_t)ADC_IT);
  }
}
 8000336:	4770      	bx	lr
    ADCx->IER &= (~(uint32_t)ADC_IT);
 8000338:	438b      	bics	r3, r1
 800033a:	6043      	str	r3, [r0, #4]
}
 800033c:	e7fb      	b.n	8000336 <ADC_ITConfig+0xa>
 800033e:	46c0      	nop			@ (mov r8, r8)

08000340 <ADC_GetFlagStatus>:

  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_GET_FLAG(ADC_FLAG));

  if((uint32_t)(ADC_FLAG & 0x01000000))
 8000340:	01cb      	lsls	r3, r1, #7
 8000342:	d507      	bpl.n	8000354 <ADC_GetFlagStatus+0x14>
  {
    tmpreg = ADCx->CR & 0xFEFFFFFF;
 8000344:	6883      	ldr	r3, [r0, #8]
 8000346:	4a04      	ldr	r2, [pc, #16]	@ (8000358 <ADC_GetFlagStatus+0x18>)
 8000348:	4013      	ands	r3, r2
  {
    tmpreg = ADCx->ISR;
  }
  
  /* Check the status of the specified ADC flag */
  if ((tmpreg & ADC_FLAG) != (uint32_t)RESET)
 800034a:	4019      	ands	r1, r3
 800034c:	1e4b      	subs	r3, r1, #1
 800034e:	4199      	sbcs	r1, r3
  {
    /* ADC_FLAG is reset */
    bitstatus = RESET;
  }
  /* Return the ADC_FLAG status */
  return  bitstatus;
 8000350:	b2c8      	uxtb	r0, r1
}
 8000352:	4770      	bx	lr
    tmpreg = ADCx->ISR;
 8000354:	6803      	ldr	r3, [r0, #0]
 8000356:	e7f8      	b.n	800034a <ADC_GetFlagStatus+0xa>
 8000358:	feffffff 	.word	0xfeffffff

0800035c <ADC_ClearFlag>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CLEAR_FLAG(ADC_FLAG));

  /* Clear the selected ADC flags */
  ADCx->ISR = (uint32_t)ADC_FLAG;
 800035c:	6001      	str	r1, [r0, #0]
}
 800035e:	4770      	bx	lr

08000360 <ADC_GetITStatus>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_GET_IT(ADC_IT));

  /* Get the ADC_IT enable bit status */
  enablestatus = (uint32_t)(ADCx->IER & ADC_IT); 
 8000360:	6842      	ldr	r2, [r0, #4]

  /* Check the status of the specified ADC interrupt */
  if (((uint32_t)(ADCx->ISR & ADC_IT) != (uint32_t)RESET) && (enablestatus != (uint32_t)RESET))
 8000362:	6803      	ldr	r3, [r0, #0]
    bitstatus = SET;
  }
  else
  {
    /* ADC_IT is reset */
    bitstatus = RESET;
 8000364:	2000      	movs	r0, #0
  if (((uint32_t)(ADCx->ISR & ADC_IT) != (uint32_t)RESET) && (enablestatus != (uint32_t)RESET))
 8000366:	4219      	tst	r1, r3
 8000368:	d003      	beq.n	8000372 <ADC_GetITStatus+0x12>
  enablestatus = (uint32_t)(ADCx->IER & ADC_IT); 
 800036a:	4011      	ands	r1, r2
  if (((uint32_t)(ADCx->ISR & ADC_IT) != (uint32_t)RESET) && (enablestatus != (uint32_t)RESET))
 800036c:	1e4b      	subs	r3, r1, #1
 800036e:	4199      	sbcs	r1, r3
 8000370:	b2c8      	uxtb	r0, r1
  }
  /* Return the ADC_IT status */
  return  bitstatus;
}
 8000372:	4770      	bx	lr

08000374 <ADC_ClearITPendingBit>:
  *            @arg ADC_IT_EOSEQ: End of sequence of conversion interrupt
  *            @arg ADC_IT_OVR: overrun interrupt
  *            @arg ADC_IT_AWD: Analog watchdog interrupt
  * @retval None
  */
void ADC_ClearITPendingBit(ADC_TypeDef* ADCx, uint32_t ADC_IT)
 8000374:	6001      	str	r1, [r0, #0]
 8000376:	4770      	bx	lr

08000378 <EXTI_DeInit>:
  * @param  None
  * @retval None
  */
void EXTI_DeInit(void)
{
  EXTI->IMR = 0x0F940000;
 8000378:	4b04      	ldr	r3, [pc, #16]	@ (800038c <EXTI_DeInit+0x14>)
 800037a:	4a05      	ldr	r2, [pc, #20]	@ (8000390 <EXTI_DeInit+0x18>)
 800037c:	601a      	str	r2, [r3, #0]
  EXTI->EMR = 0x00000000;
 800037e:	2200      	movs	r2, #0
 8000380:	605a      	str	r2, [r3, #4]
  EXTI->RTSR = 0x00000000;
 8000382:	609a      	str	r2, [r3, #8]
  EXTI->FTSR = 0x00000000;
 8000384:	60da      	str	r2, [r3, #12]
  EXTI->PR = 0x006BFFFF;
 8000386:	4a03      	ldr	r2, [pc, #12]	@ (8000394 <EXTI_DeInit+0x1c>)
 8000388:	615a      	str	r2, [r3, #20]
}
 800038a:	4770      	bx	lr
 800038c:	40010400 	.word	0x40010400
 8000390:	0f940000 	.word	0x0f940000
 8000394:	006bffff 	.word	0x006bffff

08000398 <EXTI_Init>:
  {
    /* Clear EXTI line configuration */
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
    EXTI->EMR &= ~EXTI_InitStruct->EXTI_Line;

    tmp += EXTI_InitStruct->EXTI_Mode;
 8000398:	4b17      	ldr	r3, [pc, #92]	@ (80003f8 <EXTI_Init+0x60>)
{
 800039a:	b530      	push	{r4, r5, lr}
    tmp += EXTI_InitStruct->EXTI_Mode;
 800039c:	469c      	mov	ip, r3
 800039e:	7902      	ldrb	r2, [r0, #4]
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
 80003a0:	6804      	ldr	r4, [r0, #0]
  if (EXTI_InitStruct->EXTI_LineCmd != DISABLE)
 80003a2:	7983      	ldrb	r3, [r0, #6]
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
 80003a4:	43e1      	mvns	r1, r4
    tmp += EXTI_InitStruct->EXTI_Mode;
 80003a6:	4462      	add	r2, ip
  if (EXTI_InitStruct->EXTI_LineCmd != DISABLE)
 80003a8:	2b00      	cmp	r3, #0
 80003aa:	d01a      	beq.n	80003e2 <EXTI_Init+0x4a>
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
 80003ac:	4663      	mov	r3, ip
 80003ae:	681d      	ldr	r5, [r3, #0]
 80003b0:	400d      	ands	r5, r1
 80003b2:	601d      	str	r5, [r3, #0]
    EXTI->EMR &= ~EXTI_InitStruct->EXTI_Line;
 80003b4:	685d      	ldr	r5, [r3, #4]
 80003b6:	4029      	ands	r1, r5
 80003b8:	6059      	str	r1, [r3, #4]

    *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 80003ba:	6811      	ldr	r1, [r2, #0]
 80003bc:	4321      	orrs	r1, r4
 80003be:	6011      	str	r1, [r2, #0]

    /* Clear Rising Falling edge configuration */
    EXTI->RTSR &= ~EXTI_InitStruct->EXTI_Line;
 80003c0:	6899      	ldr	r1, [r3, #8]
 80003c2:	6802      	ldr	r2, [r0, #0]
 80003c4:	4391      	bics	r1, r2
 80003c6:	6099      	str	r1, [r3, #8]
    EXTI->FTSR &= ~EXTI_InitStruct->EXTI_Line;
 80003c8:	68d9      	ldr	r1, [r3, #12]
 80003ca:	4391      	bics	r1, r2
 80003cc:	60d9      	str	r1, [r3, #12]

    /* Select the trigger for the selected interrupts */
    if (EXTI_InitStruct->EXTI_Trigger == EXTI_Trigger_Rising_Falling)
 80003ce:	7941      	ldrb	r1, [r0, #5]
 80003d0:	2910      	cmp	r1, #16
 80003d2:	d00a      	beq.n	80003ea <EXTI_Init+0x52>
      EXTI->FTSR |= EXTI_InitStruct->EXTI_Line;
    }
    else
    {
      tmp = (uint32_t)EXTI_BASE;
      tmp += EXTI_InitStruct->EXTI_Trigger;
 80003d4:	4b08      	ldr	r3, [pc, #32]	@ (80003f8 <EXTI_Init+0x60>)
 80003d6:	469c      	mov	ip, r3
 80003d8:	4461      	add	r1, ip

      *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 80003da:	680b      	ldr	r3, [r1, #0]
 80003dc:	431a      	orrs	r2, r3
 80003de:	600a      	str	r2, [r1, #0]
 80003e0:	e002      	b.n	80003e8 <EXTI_Init+0x50>
  else
  {
    tmp += EXTI_InitStruct->EXTI_Mode;

    /* Disable the selected external lines */
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
 80003e2:	6813      	ldr	r3, [r2, #0]
 80003e4:	4019      	ands	r1, r3
 80003e6:	6011      	str	r1, [r2, #0]
  }
}
 80003e8:	bd30      	pop	{r4, r5, pc}
      EXTI->RTSR |= EXTI_InitStruct->EXTI_Line;
 80003ea:	6899      	ldr	r1, [r3, #8]
 80003ec:	4311      	orrs	r1, r2
 80003ee:	6099      	str	r1, [r3, #8]
      EXTI->FTSR |= EXTI_InitStruct->EXTI_Line;
 80003f0:	68d9      	ldr	r1, [r3, #12]
 80003f2:	430a      	orrs	r2, r1
 80003f4:	60da      	str	r2, [r3, #12]
 80003f6:	e7f7      	b.n	80003e8 <EXTI_Init+0x50>
 80003f8:	40010400 	.word	0x40010400

080003fc <EXTI_StructInit>:
  * @retval None
  */
void EXTI_StructInit(EXTI_InitTypeDef* EXTI_InitStruct)
{
  EXTI_InitStruct->EXTI_Line = EXTI_LINENONE;
  EXTI_InitStruct->EXTI_Mode = EXTI_Mode_Interrupt;
 80003fc:	22c0      	movs	r2, #192	@ 0xc0
  EXTI_InitStruct->EXTI_Line = EXTI_LINENONE;
 80003fe:	2300      	movs	r3, #0
  EXTI_InitStruct->EXTI_Mode = EXTI_Mode_Interrupt;
 8000400:	0112      	lsls	r2, r2, #4
  EXTI_InitStruct->EXTI_Line = EXTI_LINENONE;
 8000402:	6003      	str	r3, [r0, #0]
  EXTI_InitStruct->EXTI_Mode = EXTI_Mode_Interrupt;
 8000404:	8082      	strh	r2, [r0, #4]
  EXTI_InitStruct->EXTI_Trigger = EXTI_Trigger_Falling;
  EXTI_InitStruct->EXTI_LineCmd = DISABLE;
 8000406:	7183      	strb	r3, [r0, #6]
}
 8000408:	4770      	bx	lr
 800040a:	46c0      	nop			@ (mov r8, r8)

0800040c <EXTI_GenerateSWInterrupt>:
void EXTI_GenerateSWInterrupt(uint32_t EXTI_Line)
{
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));

  EXTI->SWIER |= EXTI_Line;
 800040c:	4a02      	ldr	r2, [pc, #8]	@ (8000418 <EXTI_GenerateSWInterrupt+0xc>)
 800040e:	6913      	ldr	r3, [r2, #16]
 8000410:	4303      	orrs	r3, r0
 8000412:	6113      	str	r3, [r2, #16]
}
 8000414:	4770      	bx	lr
 8000416:	46c0      	nop			@ (mov r8, r8)
 8000418:	40010400 	.word	0x40010400

0800041c <EXTI_GetFlagStatus>:
{
   FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_GET_EXTI_LINE(EXTI_Line));

  if ((EXTI->PR & EXTI_Line) != (uint32_t)RESET)
 800041c:	4b03      	ldr	r3, [pc, #12]	@ (800042c <EXTI_GetFlagStatus+0x10>)
 800041e:	695b      	ldr	r3, [r3, #20]
 8000420:	4018      	ands	r0, r3
 8000422:	1e43      	subs	r3, r0, #1
 8000424:	4198      	sbcs	r0, r3
  }
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
 8000426:	b2c0      	uxtb	r0, r0
}
 8000428:	4770      	bx	lr
 800042a:	46c0      	nop			@ (mov r8, r8)
 800042c:	40010400 	.word	0x40010400

08000430 <EXTI_ClearFlag>:
void EXTI_ClearFlag(uint32_t EXTI_Line)
{
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));

  EXTI->PR = EXTI_Line;
 8000430:	4b01      	ldr	r3, [pc, #4]	@ (8000438 <EXTI_ClearFlag+0x8>)
 8000432:	6158      	str	r0, [r3, #20]
}
 8000434:	4770      	bx	lr
 8000436:	46c0      	nop			@ (mov r8, r8)
 8000438:	40010400 	.word	0x40010400

0800043c <EXTI_GetITStatus>:
  * @param  EXTI_Line: specifies the EXTI line to check.
  *          This parameter can be EXTI_Linex where x can be (0..27).
  * @retval The new state of EXTI_Line (SET or RESET).
  */
ITStatus EXTI_GetITStatus(uint32_t EXTI_Line)
{
 800043c:	0003      	movs	r3, r0
  ITStatus bitstatus = RESET;
  uint32_t enablestatus = 0;
  /* Check the parameters */
  assert_param(IS_GET_EXTI_LINE(EXTI_Line));

  enablestatus =  EXTI->IMR & EXTI_Line;
 800043e:	4a05      	ldr	r2, [pc, #20]	@ (8000454 <EXTI_GetITStatus+0x18>)
  {
    bitstatus = SET;
  }
  else
  {
    bitstatus = RESET;
 8000440:	2000      	movs	r0, #0
  enablestatus =  EXTI->IMR & EXTI_Line;
 8000442:	6811      	ldr	r1, [r2, #0]
  if (((EXTI->PR & EXTI_Line) != (uint32_t)RESET) && (enablestatus != (uint32_t)RESET))
 8000444:	6952      	ldr	r2, [r2, #20]
 8000446:	4213      	tst	r3, r2
 8000448:	d003      	beq.n	8000452 <EXTI_GetITStatus+0x16>
  enablestatus =  EXTI->IMR & EXTI_Line;
 800044a:	400b      	ands	r3, r1
  if (((EXTI->PR & EXTI_Line) != (uint32_t)RESET) && (enablestatus != (uint32_t)RESET))
 800044c:	1e5a      	subs	r2, r3, #1
 800044e:	4193      	sbcs	r3, r2
 8000450:	b2d8      	uxtb	r0, r3
  }
  return bitstatus;
  
}
 8000452:	4770      	bx	lr
 8000454:	40010400 	.word	0x40010400

08000458 <EXTI_ClearITPendingBit>:
  * @brief  Clears the EXTI's line pending bits.
  * @param  EXTI_Line: specifies the EXTI lines to clear.
  *          This parameter can be any combination of EXTI_Linex where x can be (0..27).
  * @retval None
  */
void EXTI_ClearITPendingBit(uint32_t EXTI_Line)
 8000458:	4b01      	ldr	r3, [pc, #4]	@ (8000460 <EXTI_ClearITPendingBit+0x8>)
 800045a:	6158      	str	r0, [r3, #20]
 800045c:	4770      	bx	lr
 800045e:	46c0      	nop			@ (mov r8, r8)
 8000460:	40010400 	.word	0x40010400

08000464 <GPIO_DeInit>:
void GPIO_DeInit(GPIO_TypeDef* GPIOx)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  if(GPIOx == GPIOA)
 8000464:	2390      	movs	r3, #144	@ 0x90
{
 8000466:	b510      	push	{r4, lr}
  if(GPIOx == GPIOA)
 8000468:	05db      	lsls	r3, r3, #23
 800046a:	4298      	cmp	r0, r3
 800046c:	d017      	beq.n	800049e <GPIO_DeInit+0x3a>
  {
    RCC_AHBPeriphResetCmd(RCC_AHBPeriph_GPIOA, ENABLE);
    RCC_AHBPeriphResetCmd(RCC_AHBPeriph_GPIOA, DISABLE);
  }
  else if(GPIOx == GPIOB)
 800046e:	4b22      	ldr	r3, [pc, #136]	@ (80004f8 <GPIO_DeInit+0x94>)
 8000470:	4298      	cmp	r0, r3
 8000472:	d01f      	beq.n	80004b4 <GPIO_DeInit+0x50>
  {
    RCC_AHBPeriphResetCmd(RCC_AHBPeriph_GPIOB, ENABLE);
    RCC_AHBPeriphResetCmd(RCC_AHBPeriph_GPIOB, DISABLE);
  }
  else if(GPIOx == GPIOC)
 8000474:	4b21      	ldr	r3, [pc, #132]	@ (80004fc <GPIO_DeInit+0x98>)
 8000476:	4298      	cmp	r0, r3
 8000478:	d027      	beq.n	80004ca <GPIO_DeInit+0x66>
  {
    RCC_AHBPeriphResetCmd(RCC_AHBPeriph_GPIOC, ENABLE);
    RCC_AHBPeriphResetCmd(RCC_AHBPeriph_GPIOC, DISABLE);
  }
  else if(GPIOx == GPIOD)
 800047a:	4b21      	ldr	r3, [pc, #132]	@ (8000500 <GPIO_DeInit+0x9c>)
 800047c:	4298      	cmp	r0, r3
 800047e:	d003      	beq.n	8000488 <GPIO_DeInit+0x24>
    RCC_AHBPeriphResetCmd(RCC_AHBPeriph_GPIOD, ENABLE);
    RCC_AHBPeriphResetCmd(RCC_AHBPeriph_GPIOD, DISABLE);
  }
  else
  {
    if(GPIOx == GPIOF)
 8000480:	4b20      	ldr	r3, [pc, #128]	@ (8000504 <GPIO_DeInit+0xa0>)
 8000482:	4298      	cmp	r0, r3
 8000484:	d02c      	beq.n	80004e0 <GPIO_DeInit+0x7c>
    {
      RCC_AHBPeriphResetCmd(RCC_AHBPeriph_GPIOF, ENABLE);
      RCC_AHBPeriphResetCmd(RCC_AHBPeriph_GPIOF, DISABLE);
    }
  }
}
 8000486:	bd10      	pop	{r4, pc}
    RCC_AHBPeriphResetCmd(RCC_AHBPeriph_GPIOD, ENABLE);
 8000488:	2080      	movs	r0, #128	@ 0x80
 800048a:	2101      	movs	r1, #1
 800048c:	0340      	lsls	r0, r0, #13
 800048e:	f000 fd51 	bl	8000f34 <RCC_AHBPeriphResetCmd>
    RCC_AHBPeriphResetCmd(RCC_AHBPeriph_GPIOD, DISABLE);
 8000492:	2080      	movs	r0, #128	@ 0x80
 8000494:	2100      	movs	r1, #0
 8000496:	0340      	lsls	r0, r0, #13
 8000498:	f000 fd4c 	bl	8000f34 <RCC_AHBPeriphResetCmd>
 800049c:	e7f3      	b.n	8000486 <GPIO_DeInit+0x22>
    RCC_AHBPeriphResetCmd(RCC_AHBPeriph_GPIOA, ENABLE);
 800049e:	2080      	movs	r0, #128	@ 0x80
 80004a0:	2101      	movs	r1, #1
 80004a2:	0280      	lsls	r0, r0, #10
 80004a4:	f000 fd46 	bl	8000f34 <RCC_AHBPeriphResetCmd>
    RCC_AHBPeriphResetCmd(RCC_AHBPeriph_GPIOA, DISABLE);
 80004a8:	2080      	movs	r0, #128	@ 0x80
 80004aa:	2100      	movs	r1, #0
 80004ac:	0280      	lsls	r0, r0, #10
 80004ae:	f000 fd41 	bl	8000f34 <RCC_AHBPeriphResetCmd>
 80004b2:	e7e8      	b.n	8000486 <GPIO_DeInit+0x22>
    RCC_AHBPeriphResetCmd(RCC_AHBPeriph_GPIOB, ENABLE);
 80004b4:	2080      	movs	r0, #128	@ 0x80
 80004b6:	2101      	movs	r1, #1
 80004b8:	02c0      	lsls	r0, r0, #11
 80004ba:	f000 fd3b 	bl	8000f34 <RCC_AHBPeriphResetCmd>
    RCC_AHBPeriphResetCmd(RCC_AHBPeriph_GPIOB, DISABLE);
 80004be:	2080      	movs	r0, #128	@ 0x80
 80004c0:	2100      	movs	r1, #0
 80004c2:	02c0      	lsls	r0, r0, #11
 80004c4:	f000 fd36 	bl	8000f34 <RCC_AHBPeriphResetCmd>
 80004c8:	e7dd      	b.n	8000486 <GPIO_DeInit+0x22>
    RCC_AHBPeriphResetCmd(RCC_AHBPeriph_GPIOC, ENABLE);
 80004ca:	2080      	movs	r0, #128	@ 0x80
 80004cc:	2101      	movs	r1, #1
 80004ce:	0300      	lsls	r0, r0, #12
 80004d0:	f000 fd30 	bl	8000f34 <RCC_AHBPeriphResetCmd>
    RCC_AHBPeriphResetCmd(RCC_AHBPeriph_GPIOC, DISABLE);
 80004d4:	2080      	movs	r0, #128	@ 0x80
 80004d6:	2100      	movs	r1, #0
 80004d8:	0300      	lsls	r0, r0, #12
 80004da:	f000 fd2b 	bl	8000f34 <RCC_AHBPeriphResetCmd>
 80004de:	e7d2      	b.n	8000486 <GPIO_DeInit+0x22>
      RCC_AHBPeriphResetCmd(RCC_AHBPeriph_GPIOF, ENABLE);
 80004e0:	2080      	movs	r0, #128	@ 0x80
 80004e2:	2101      	movs	r1, #1
 80004e4:	03c0      	lsls	r0, r0, #15
 80004e6:	f000 fd25 	bl	8000f34 <RCC_AHBPeriphResetCmd>
      RCC_AHBPeriphResetCmd(RCC_AHBPeriph_GPIOF, DISABLE);
 80004ea:	2080      	movs	r0, #128	@ 0x80
 80004ec:	2100      	movs	r1, #0
 80004ee:	03c0      	lsls	r0, r0, #15
 80004f0:	f000 fd20 	bl	8000f34 <RCC_AHBPeriphResetCmd>
}
 80004f4:	e7c7      	b.n	8000486 <GPIO_DeInit+0x22>
 80004f6:	46c0      	nop			@ (mov r8, r8)
 80004f8:	48000400 	.word	0x48000400
 80004fc:	48000800 	.word	0x48000800
 8000500:	48000c00 	.word	0x48000c00
 8000504:	48001400 	.word	0x48001400

08000508 <GPIO_Init>:
  * @note   The configured pins can be: GPIO_Pin_0 to GPIO_Pin_15 for GPIOA, GPIOB and GPIOC,
  *         GPIO_Pin_0 to GPIO_Pin_2 for GPIOD, GPIO_Pin_0 to GPIO_Pin_3 for GPIOF.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8000508:	b5f0      	push	{r4, r5, r6, r7, lr}
 800050a:	46de      	mov	lr, fp
 800050c:	4645      	mov	r5, r8
 800050e:	4657      	mov	r7, sl
 8000510:	464e      	mov	r6, r9

  /*-------------------------- Configure the port pins -----------------------*/
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
  {
    pos = ((uint32_t)0x01) << pinpos;
 8000512:	2401      	movs	r4, #1
{
 8000514:	b5e0      	push	{r5, r6, r7, lr}

    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8000516:	680b      	ldr	r3, [r1, #0]
    pos = ((uint32_t)0x01) << pinpos;
 8000518:	46a3      	mov	fp, r4
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 800051a:	3402      	adds	r4, #2
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 800051c:	469c      	mov	ip, r3
 800051e:	2200      	movs	r2, #0
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000520:	2300      	movs	r3, #0
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8000522:	46a0      	mov	r8, r4
{
 8000524:	b083      	sub	sp, #12
 8000526:	e003      	b.n	8000530 <GPIO_Init+0x28>
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000528:	3301      	adds	r3, #1
 800052a:	3202      	adds	r2, #2
 800052c:	2b10      	cmp	r3, #16
 800052e:	d038      	beq.n	80005a2 <GPIO_Init+0x9a>
    pos = ((uint32_t)0x01) << pinpos;
 8000530:	465c      	mov	r4, fp
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8000532:	4665      	mov	r5, ip
    pos = ((uint32_t)0x01) << pinpos;
 8000534:	409c      	lsls	r4, r3
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8000536:	4025      	ands	r5, r4
    if (currentpin == pos)
 8000538:	42ac      	cmp	r4, r5
 800053a:	d1f5      	bne.n	8000528 <GPIO_Init+0x20>
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 800053c:	4646      	mov	r6, r8
 800053e:	4096      	lsls	r6, r2
 8000540:	43f7      	mvns	r7, r6
      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000542:	790d      	ldrb	r5, [r1, #4]
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8000544:	9701      	str	r7, [sp, #4]
      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000546:	1e6e      	subs	r6, r5, #1
 8000548:	2e01      	cmp	r6, #1
 800054a:	d814      	bhi.n	8000576 <GPIO_Init+0x6e>
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 800054c:	6886      	ldr	r6, [r0, #8]
 800054e:	403e      	ands	r6, r7
 8000550:	6086      	str	r6, [r0, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000552:	6886      	ldr	r6, [r0, #8]
 8000554:	46b2      	mov	sl, r6
 8000556:	794e      	ldrb	r6, [r1, #5]
 8000558:	4096      	lsls	r6, r2
 800055a:	46b1      	mov	r9, r6
 800055c:	4656      	mov	r6, sl
 800055e:	464f      	mov	r7, r9
 8000560:	433e      	orrs	r6, r7
 8000562:	6086      	str	r6, [r0, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration */
        GPIOx->OTYPER &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos));
 8000564:	8886      	ldrh	r6, [r0, #4]
 8000566:	43a6      	bics	r6, r4
 8000568:	8086      	strh	r6, [r0, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 800056a:	798e      	ldrb	r6, [r1, #6]
 800056c:	8884      	ldrh	r4, [r0, #4]
 800056e:	409e      	lsls	r6, r3
 8000570:	4334      	orrs	r4, r6
 8000572:	b2a4      	uxth	r4, r4
 8000574:	8084      	strh	r4, [r0, #4]
      }

      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));

      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000576:	4095      	lsls	r5, r2
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8000578:	6804      	ldr	r4, [r0, #0]
 800057a:	9e01      	ldr	r6, [sp, #4]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 800057c:	3301      	adds	r3, #1
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 800057e:	4026      	ands	r6, r4
 8000580:	6006      	str	r6, [r0, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000582:	6804      	ldr	r4, [r0, #0]
 8000584:	4325      	orrs	r5, r4
 8000586:	6005      	str	r5, [r0, #0]

      /* Pull-up Pull down resistor configuration */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8000588:	4645      	mov	r5, r8
 800058a:	4095      	lsls	r5, r2
 800058c:	68c4      	ldr	r4, [r0, #12]
 800058e:	43ac      	bics	r4, r5
 8000590:	60c4      	str	r4, [r0, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8000592:	79cc      	ldrb	r4, [r1, #7]
 8000594:	68c5      	ldr	r5, [r0, #12]
 8000596:	4094      	lsls	r4, r2
 8000598:	432c      	orrs	r4, r5
 800059a:	60c4      	str	r4, [r0, #12]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 800059c:	3202      	adds	r2, #2
 800059e:	2b10      	cmp	r3, #16
 80005a0:	d1c6      	bne.n	8000530 <GPIO_Init+0x28>
    }
  }
}
 80005a2:	b003      	add	sp, #12
 80005a4:	bcf0      	pop	{r4, r5, r6, r7}
 80005a6:	46bb      	mov	fp, r7
 80005a8:	46b2      	mov	sl, r6
 80005aa:	46a9      	mov	r9, r5
 80005ac:	46a0      	mov	r8, r4
 80005ae:	bdf0      	pop	{r4, r5, r6, r7, pc}

080005b0 <GPIO_StructInit>:
  * @retval None
  */
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
 80005b0:	4b02      	ldr	r3, [pc, #8]	@ (80005bc <GPIO_StructInit+0xc>)
 80005b2:	6003      	str	r3, [r0, #0]
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN;
 80005b4:	2380      	movs	r3, #128	@ 0x80
 80005b6:	009b      	lsls	r3, r3, #2
 80005b8:	6043      	str	r3, [r0, #4]
  GPIO_InitStruct->GPIO_Speed = GPIO_Speed_Level_2;
  GPIO_InitStruct->GPIO_OType = GPIO_OType_PP;
  GPIO_InitStruct->GPIO_PuPd = GPIO_PuPd_NOPULL;
}
 80005ba:	4770      	bx	lr
 80005bc:	0000ffff 	.word	0x0000ffff

080005c0 <GPIO_PinLockConfig>:
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_PinLockConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  __IO uint32_t tmp = 0x00010000;
 80005c0:	2380      	movs	r3, #128	@ 0x80
{
 80005c2:	b082      	sub	sp, #8
  __IO uint32_t tmp = 0x00010000;
 80005c4:	025b      	lsls	r3, r3, #9
 80005c6:	9301      	str	r3, [sp, #4]

  /* Check the parameters */
  assert_param(IS_GPIO_LIST_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  tmp |= GPIO_Pin;
 80005c8:	9b01      	ldr	r3, [sp, #4]
 80005ca:	430b      	orrs	r3, r1
 80005cc:	9301      	str	r3, [sp, #4]
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
 80005ce:	9b01      	ldr	r3, [sp, #4]
 80005d0:	61c3      	str	r3, [r0, #28]
  /* Reset LCKK bit */
  GPIOx->LCKR =  GPIO_Pin;
 80005d2:	61c1      	str	r1, [r0, #28]
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
 80005d4:	9b01      	ldr	r3, [sp, #4]
 80005d6:	61c3      	str	r3, [r0, #28]
  /* Read LCKK bit */
  tmp = GPIOx->LCKR;
 80005d8:	69c3      	ldr	r3, [r0, #28]
 80005da:	9301      	str	r3, [sp, #4]
  /* Read LCKK bit */
  tmp = GPIOx->LCKR;
 80005dc:	69c3      	ldr	r3, [r0, #28]
 80005de:	9301      	str	r3, [sp, #4]
}
 80005e0:	b002      	add	sp, #8
 80005e2:	4770      	bx	lr

080005e4 <GPIO_ReadInputDataBit>:

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)Bit_RESET)
 80005e4:	8a03      	ldrh	r3, [r0, #16]
 80005e6:	4019      	ands	r1, r3
 80005e8:	0008      	movs	r0, r1
 80005ea:	1e43      	subs	r3, r0, #1
 80005ec:	4198      	sbcs	r0, r3
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
  }
  return bitstatus;
 80005ee:	b2c0      	uxtb	r0, r0
}
 80005f0:	4770      	bx	lr
 80005f2:	46c0      	nop			@ (mov r8, r8)

080005f4 <GPIO_ReadInputData>:
uint16_t GPIO_ReadInputData(GPIO_TypeDef* GPIOx)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  return ((uint16_t)GPIOx->IDR);
 80005f4:	8a00      	ldrh	r0, [r0, #16]
 80005f6:	b280      	uxth	r0, r0
}
 80005f8:	4770      	bx	lr
 80005fa:	46c0      	nop			@ (mov r8, r8)

080005fc <GPIO_ReadOutputDataBit>:

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != (uint32_t)Bit_RESET)
 80005fc:	8a83      	ldrh	r3, [r0, #20]
 80005fe:	4019      	ands	r1, r3
 8000600:	0008      	movs	r0, r1
 8000602:	1e43      	subs	r3, r0, #1
 8000604:	4198      	sbcs	r0, r3
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
  }
  return bitstatus;
 8000606:	b2c0      	uxtb	r0, r0
}
 8000608:	4770      	bx	lr
 800060a:	46c0      	nop			@ (mov r8, r8)

0800060c <GPIO_ReadOutputData>:
uint16_t GPIO_ReadOutputData(GPIO_TypeDef* GPIOx)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  return ((uint16_t)GPIOx->ODR);
 800060c:	8a80      	ldrh	r0, [r0, #20]
 800060e:	b280      	uxth	r0, r0
}
 8000610:	4770      	bx	lr
 8000612:	46c0      	nop			@ (mov r8, r8)

08000614 <GPIO_SetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRR = GPIO_Pin;
 8000614:	6181      	str	r1, [r0, #24]
}
 8000616:	4770      	bx	lr

08000618 <GPIO_ResetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BRR = GPIO_Pin;
 8000618:	8501      	strh	r1, [r0, #40]	@ 0x28
}
 800061a:	4770      	bx	lr

0800061c <GPIO_WriteBit>:
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_BIT_ACTION(BitVal));

  if (BitVal != Bit_RESET)
 800061c:	2a00      	cmp	r2, #0
 800061e:	d001      	beq.n	8000624 <GPIO_WriteBit+0x8>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000620:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8000622:	4770      	bx	lr
    GPIOx->BRR = GPIO_Pin ;
 8000624:	8501      	strh	r1, [r0, #40]	@ 0x28
}
 8000626:	e7fc      	b.n	8000622 <GPIO_WriteBit+0x6>

08000628 <GPIO_Write>:
void GPIO_Write(GPIO_TypeDef* GPIOx, uint16_t PortVal)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  GPIOx->ODR = PortVal;
 8000628:	8281      	strh	r1, [r0, #20]
}
 800062a:	4770      	bx	lr

0800062c <GPIO_PinAFConfig>:
  /* Check the parameters */
  assert_param(IS_GPIO_LIST_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));

  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4));
 800062c:	2307      	movs	r3, #7
{
 800062e:	b510      	push	{r4, lr}
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4));
 8000630:	240f      	movs	r4, #15
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4));
 8000632:	400b      	ands	r3, r1
 8000634:	009b      	lsls	r3, r3, #2
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4));
 8000636:	409c      	lsls	r4, r3
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4));
 8000638:	409a      	lsls	r2, r3
 800063a:	08c9      	lsrs	r1, r1, #3
 800063c:	0089      	lsls	r1, r1, #2
 800063e:	1840      	adds	r0, r0, r1
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4));
 8000640:	6a01      	ldr	r1, [r0, #32]
 8000642:	43a1      	bics	r1, r4
 8000644:	6201      	str	r1, [r0, #32]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 8000646:	6a01      	ldr	r1, [r0, #32]
 8000648:	430a      	orrs	r2, r1
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 800064a:	6202      	str	r2, [r0, #32]
}
 800064c:	bd10      	pop	{r4, pc}
 800064e:	46c0      	nop			@ (mov r8, r8)

08000650 <I2C_DeInit>:
void I2C_DeInit(I2C_TypeDef* I2Cx)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));

  if (I2Cx == I2C1)
 8000650:	4b0c      	ldr	r3, [pc, #48]	@ (8000684 <I2C_DeInit+0x34>)
  {
    /* Enable I2C1 reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C1, ENABLE);
 8000652:	2101      	movs	r1, #1
{
 8000654:	b510      	push	{r4, lr}
  if (I2Cx == I2C1)
 8000656:	4298      	cmp	r0, r3
 8000658:	d009      	beq.n	800066e <I2C_DeInit+0x1e>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C1, DISABLE);
  }
  else
  {
    /* Enable I2C2 reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C2, ENABLE);
 800065a:	2080      	movs	r0, #128	@ 0x80
 800065c:	03c0      	lsls	r0, r0, #15
 800065e:	f000 fc81 	bl	8000f64 <RCC_APB1PeriphResetCmd>
    /* Release I2C2 from reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C2, DISABLE);
 8000662:	2080      	movs	r0, #128	@ 0x80
 8000664:	2100      	movs	r1, #0
 8000666:	03c0      	lsls	r0, r0, #15
 8000668:	f000 fc7c 	bl	8000f64 <RCC_APB1PeriphResetCmd>
  }
}
 800066c:	bd10      	pop	{r4, pc}
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C1, ENABLE);
 800066e:	2080      	movs	r0, #128	@ 0x80
 8000670:	0380      	lsls	r0, r0, #14
 8000672:	f000 fc77 	bl	8000f64 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C1, DISABLE);
 8000676:	2080      	movs	r0, #128	@ 0x80
 8000678:	2100      	movs	r1, #0
 800067a:	0380      	lsls	r0, r0, #14
 800067c:	f000 fc72 	bl	8000f64 <RCC_APB1PeriphResetCmd>
 8000680:	e7f4      	b.n	800066c <I2C_DeInit+0x1c>
 8000682:	46c0      	nop			@ (mov r8, r8)
 8000684:	40005400 	.word	0x40005400

08000688 <I2C_Init>:
  * @param  I2C_InitStruct: pointer to a I2C_InitTypeDef structure that
  *         contains the configuration information for the specified I2C peripheral.
  * @retval None
  */
void I2C_Init(I2C_TypeDef* I2Cx, I2C_InitTypeDef* I2C_InitStruct)
{
 8000688:	b530      	push	{r4, r5, lr}
  assert_param(IS_I2C_OWN_ADDRESS1(I2C_InitStruct->I2C_OwnAddress1));
  assert_param(IS_I2C_ACK(I2C_InitStruct->I2C_Ack));
  assert_param(IS_I2C_ACKNOWLEDGE_ADDRESS(I2C_InitStruct->I2C_AcknowledgedAddress));

  /* Disable I2Cx Peripheral */
  I2Cx->CR1 &= (uint32_t)~((uint32_t)I2C_CR1_PE);
 800068a:	2401      	movs	r4, #1
 800068c:	6803      	ldr	r3, [r0, #0]
  /* Clear I2Cx CR1 register */
  tmpreg &= CR1_CLEAR_MASK;
  /* Configure I2Cx: analog and digital filter */
  /* Set ANFOFF bit according to I2C_AnalogFilter value */
  /* Set DFN bits according to I2C_DigitalFilter value */
  tmpreg |= (uint32_t)I2C_InitStruct->I2C_AnalogFilter |(I2C_InitStruct->I2C_DigitalFilter << 8);
 800068e:	684d      	ldr	r5, [r1, #4]
  I2Cx->CR1 &= (uint32_t)~((uint32_t)I2C_CR1_PE);
 8000690:	43a3      	bics	r3, r4
 8000692:	6003      	str	r3, [r0, #0]
  tmpreg = I2Cx->CR1;
 8000694:	6802      	ldr	r2, [r0, #0]
  tmpreg &= CR1_CLEAR_MASK;
 8000696:	4b12      	ldr	r3, [pc, #72]	@ (80006e0 <I2C_Init+0x58>)
 8000698:	401a      	ands	r2, r3
  tmpreg |= (uint32_t)I2C_InitStruct->I2C_AnalogFilter |(I2C_InitStruct->I2C_DigitalFilter << 8);
 800069a:	688b      	ldr	r3, [r1, #8]
 800069c:	021b      	lsls	r3, r3, #8
 800069e:	432b      	orrs	r3, r5
 80006a0:	4313      	orrs	r3, r2

  /* Write to I2Cx CR1 */
  I2Cx->CR1 = tmpreg;
 80006a2:	6003      	str	r3, [r0, #0]

  /*---------------------------- I2Cx TIMING Configuration -------------------*/
  /* Configure I2Cx: Timing */
  /* Set TIMINGR bits according to I2C_Timing */
  /* Write to I2Cx TIMING */
  I2Cx->TIMINGR = I2C_InitStruct->I2C_Timing & TIMING_CLEAR_MASK;
 80006a4:	4a0f      	ldr	r2, [pc, #60]	@ (80006e4 <I2C_Init+0x5c>)
 80006a6:	680b      	ldr	r3, [r1, #0]
 80006a8:	4013      	ands	r3, r2
 80006aa:	6103      	str	r3, [r0, #16]

  /* Enable I2Cx Peripheral */
  I2Cx->CR1 |= I2C_CR1_PE;
 80006ac:	6803      	ldr	r3, [r0, #0]
  /* Clear OAR2 register */
  I2Cx->OAR2 = (uint32_t)tmpreg;
  /* Configure I2Cx: Own Address1 and acknowledged address */
  /* Set OA1MODE bit according to I2C_AcknowledgedAddress value */
  /* Set OA1 bits according to I2C_OwnAddress1 value */
  tmpreg = (uint32_t)((uint32_t)I2C_InitStruct->I2C_AcknowledgedAddress | \
 80006ae:	690a      	ldr	r2, [r1, #16]
  I2Cx->CR1 |= I2C_CR1_PE;
 80006b0:	4323      	orrs	r3, r4
 80006b2:	6003      	str	r3, [r0, #0]
  I2Cx->OAR1 = (uint32_t)tmpreg;
 80006b4:	2300      	movs	r3, #0
 80006b6:	6083      	str	r3, [r0, #8]
  I2Cx->OAR2 = (uint32_t)tmpreg;
 80006b8:	60c3      	str	r3, [r0, #12]
  tmpreg = (uint32_t)((uint32_t)I2C_InitStruct->I2C_AcknowledgedAddress | \
 80006ba:	698b      	ldr	r3, [r1, #24]
 80006bc:	4313      	orrs	r3, r2
                      (uint32_t)I2C_InitStruct->I2C_OwnAddress1);
  /* Write to I2Cx OAR1 */
  I2Cx->OAR1 = tmpreg;
 80006be:	6083      	str	r3, [r0, #8]
  /* Enable Own Address1 acknowledgement */
  I2Cx->OAR1 |= I2C_OAR1_OA1EN;
 80006c0:	2380      	movs	r3, #128	@ 0x80
 80006c2:	6882      	ldr	r2, [r0, #8]
 80006c4:	021b      	lsls	r3, r3, #8
 80006c6:	4313      	orrs	r3, r2
 80006c8:	6083      	str	r3, [r0, #8]
  /*---------------------------- I2Cx MODE Configuration ---------------------*/
  /* Configure I2Cx: mode */
  /* Set SMBDEN and SMBHEN bits according to I2C_Mode value */
  tmpreg = I2C_InitStruct->I2C_Mode;
  /* Write to I2Cx CR1 */
  I2Cx->CR1 |= tmpreg;
 80006ca:	6803      	ldr	r3, [r0, #0]
 80006cc:	68ca      	ldr	r2, [r1, #12]
 80006ce:	4313      	orrs	r3, r2
 80006d0:	6003      	str	r3, [r0, #0]

  /*---------------------------- I2Cx ACK Configuration ----------------------*/
  /* Get the I2Cx CR2 value */
  tmpreg = I2Cx->CR2;
 80006d2:	6843      	ldr	r3, [r0, #4]
  /* Clear I2Cx CR2 register */
  tmpreg &= CR2_CLEAR_MASK;
 80006d4:	4a04      	ldr	r2, [pc, #16]	@ (80006e8 <I2C_Init+0x60>)
 80006d6:	4013      	ands	r3, r2
  /* Configure I2Cx: acknowledgement */
  /* Set NACK bit according to I2C_Ack value */
  tmpreg |= I2C_InitStruct->I2C_Ack;
 80006d8:	694a      	ldr	r2, [r1, #20]
 80006da:	4313      	orrs	r3, r2
  /* Write to I2Cx CR2 */
  I2Cx->CR2 = tmpreg;
 80006dc:	6043      	str	r3, [r0, #4]
}
 80006de:	bd30      	pop	{r4, r5, pc}
 80006e0:	00cfe0ff 	.word	0x00cfe0ff
 80006e4:	f0ffffff 	.word	0xf0ffffff
 80006e8:	07ff7fff 	.word	0x07ff7fff

080006ec <I2C_StructInit>:
  /* Initialize the I2C_Mode member */
  I2C_InitStruct->I2C_Mode = I2C_Mode_I2C;
  /* Initialize the I2C_OwnAddress1 member */
  I2C_InitStruct->I2C_OwnAddress1 = 0;
  /* Initialize the I2C_Ack member */
  I2C_InitStruct->I2C_Ack = I2C_Ack_Disable;
 80006ec:	2280      	movs	r2, #128	@ 0x80
  I2C_InitStruct->I2C_Timing = 0;
 80006ee:	2300      	movs	r3, #0
  I2C_InitStruct->I2C_Ack = I2C_Ack_Disable;
 80006f0:	0212      	lsls	r2, r2, #8
  I2C_InitStruct->I2C_Timing = 0;
 80006f2:	6003      	str	r3, [r0, #0]
  I2C_InitStruct->I2C_AnalogFilter = I2C_AnalogFilter_Enable;
 80006f4:	6043      	str	r3, [r0, #4]
  I2C_InitStruct->I2C_DigitalFilter = 0;
 80006f6:	6083      	str	r3, [r0, #8]
  I2C_InitStruct->I2C_Mode = I2C_Mode_I2C;
 80006f8:	60c3      	str	r3, [r0, #12]
  I2C_InitStruct->I2C_OwnAddress1 = 0;
 80006fa:	6103      	str	r3, [r0, #16]
  I2C_InitStruct->I2C_Ack = I2C_Ack_Disable;
 80006fc:	6142      	str	r2, [r0, #20]
  /* Initialize the I2C_AcknowledgedAddress member */
  I2C_InitStruct->I2C_AcknowledgedAddress = I2C_AcknowledgedAddress_7bit;
 80006fe:	6183      	str	r3, [r0, #24]
}
 8000700:	4770      	bx	lr
 8000702:	46c0      	nop			@ (mov r8, r8)

08000704 <I2C_Cmd>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected I2C peripheral */
    I2Cx->CR1 |= I2C_CR1_PE;
 8000704:	2201      	movs	r2, #1
 8000706:	6803      	ldr	r3, [r0, #0]
  if (NewState != DISABLE)
 8000708:	2900      	cmp	r1, #0
 800070a:	d002      	beq.n	8000712 <I2C_Cmd+0xe>
    I2Cx->CR1 |= I2C_CR1_PE;
 800070c:	4313      	orrs	r3, r2
 800070e:	6003      	str	r3, [r0, #0]
  else
  {
    /* Disable the selected I2C peripheral */
    I2Cx->CR1 &= (uint32_t)~((uint32_t)I2C_CR1_PE);
  }
}
 8000710:	4770      	bx	lr
    I2Cx->CR1 &= (uint32_t)~((uint32_t)I2C_CR1_PE);
 8000712:	4393      	bics	r3, r2
 8000714:	6003      	str	r3, [r0, #0]
}
 8000716:	e7fb      	b.n	8000710 <I2C_Cmd+0xc>

08000718 <I2C_SoftwareResetCmd>:
void I2C_SoftwareResetCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000718:	2900      	cmp	r1, #0
 800071a:	d005      	beq.n	8000728 <I2C_SoftwareResetCmd+0x10>
  {
    /* Peripheral under reset */
    I2Cx->CR1 |= I2C_CR1_SWRST;
 800071c:	2380      	movs	r3, #128	@ 0x80
 800071e:	6802      	ldr	r2, [r0, #0]
 8000720:	019b      	lsls	r3, r3, #6
 8000722:	4313      	orrs	r3, r2
 8000724:	6003      	str	r3, [r0, #0]
  else
  {
    /* Peripheral not under reset */
    I2Cx->CR1 &= (uint32_t)~((uint32_t)I2C_CR1_SWRST);
  }
}
 8000726:	4770      	bx	lr
    I2Cx->CR1 &= (uint32_t)~((uint32_t)I2C_CR1_SWRST);
 8000728:	6803      	ldr	r3, [r0, #0]
 800072a:	4a02      	ldr	r2, [pc, #8]	@ (8000734 <I2C_SoftwareResetCmd+0x1c>)
 800072c:	4013      	ands	r3, r2
 800072e:	6003      	str	r3, [r0, #0]
}
 8000730:	e7f9      	b.n	8000726 <I2C_SoftwareResetCmd+0xe>
 8000732:	46c0      	nop			@ (mov r8, r8)
 8000734:	ffffdfff 	.word	0xffffdfff

08000738 <I2C_ITConfig>:
  assert_param(IS_I2C_CONFIG_IT(I2C_IT));
  
  if (NewState != DISABLE)
  {
    /* Enable the selected I2C interrupts */
    I2Cx->CR1 |= I2C_IT;
 8000738:	6803      	ldr	r3, [r0, #0]
  if (NewState != DISABLE)
 800073a:	2a00      	cmp	r2, #0
 800073c:	d002      	beq.n	8000744 <I2C_ITConfig+0xc>
    I2Cx->CR1 |= I2C_IT;
 800073e:	430b      	orrs	r3, r1
 8000740:	6003      	str	r3, [r0, #0]
  else
  {
    /* Disable the selected I2C interrupts */
    I2Cx->CR1 &= (uint32_t)~((uint32_t)I2C_IT);
  }
}
 8000742:	4770      	bx	lr
    I2Cx->CR1 &= (uint32_t)~((uint32_t)I2C_IT);
 8000744:	438b      	bics	r3, r1
 8000746:	6003      	str	r3, [r0, #0]
}
 8000748:	e7fb      	b.n	8000742 <I2C_ITConfig+0xa>
 800074a:	46c0      	nop			@ (mov r8, r8)

0800074c <I2C_StretchClockCmd>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800074c:	2900      	cmp	r1, #0
 800074e:	d004      	beq.n	800075a <I2C_StretchClockCmd+0xe>
  {
    /* Enable clock stretching */
    I2Cx->CR1 &= (uint32_t)~((uint32_t)I2C_CR1_NOSTRETCH);    
 8000750:	6803      	ldr	r3, [r0, #0]
 8000752:	4a05      	ldr	r2, [pc, #20]	@ (8000768 <I2C_StretchClockCmd+0x1c>)
 8000754:	4013      	ands	r3, r2
 8000756:	6003      	str	r3, [r0, #0]
  else
  {
    /* Disable clock stretching  */
    I2Cx->CR1 |= I2C_CR1_NOSTRETCH;
  }
}
 8000758:	4770      	bx	lr
    I2Cx->CR1 |= I2C_CR1_NOSTRETCH;
 800075a:	2380      	movs	r3, #128	@ 0x80
 800075c:	6802      	ldr	r2, [r0, #0]
 800075e:	029b      	lsls	r3, r3, #10
 8000760:	4313      	orrs	r3, r2
 8000762:	6003      	str	r3, [r0, #0]
}
 8000764:	e7f8      	b.n	8000758 <I2C_StretchClockCmd+0xc>
 8000766:	46c0      	nop			@ (mov r8, r8)
 8000768:	fffdffff 	.word	0xfffdffff

0800076c <I2C_StopModeCmd>:
{
  /* Check the parameters */
  assert_param(IS_I2C_1_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800076c:	2900      	cmp	r1, #0
 800076e:	d005      	beq.n	800077c <I2C_StopModeCmd+0x10>
  {
    /* Enable wakeup from stop mode */
    I2Cx->CR1 |= I2C_CR1_WUPEN;   
 8000770:	2380      	movs	r3, #128	@ 0x80
 8000772:	6802      	ldr	r2, [r0, #0]
 8000774:	02db      	lsls	r3, r3, #11
 8000776:	4313      	orrs	r3, r2
 8000778:	6003      	str	r3, [r0, #0]
  else
  {
    /* Disable wakeup from stop mode */    
    I2Cx->CR1 &= (uint32_t)~((uint32_t)I2C_CR1_WUPEN); 
  }
}
 800077a:	4770      	bx	lr
    I2Cx->CR1 &= (uint32_t)~((uint32_t)I2C_CR1_WUPEN); 
 800077c:	6803      	ldr	r3, [r0, #0]
 800077e:	4a02      	ldr	r2, [pc, #8]	@ (8000788 <I2C_StopModeCmd+0x1c>)
 8000780:	4013      	ands	r3, r2
 8000782:	6003      	str	r3, [r0, #0]
}
 8000784:	e7f9      	b.n	800077a <I2C_StopModeCmd+0xe>
 8000786:	46c0      	nop			@ (mov r8, r8)
 8000788:	fffbffff 	.word	0xfffbffff

0800078c <I2C_DualAddressCmd>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800078c:	2900      	cmp	r1, #0
 800078e:	d005      	beq.n	800079c <I2C_DualAddressCmd+0x10>
  {
    /* Enable own address 2 */
    I2Cx->OAR2 |= I2C_OAR2_OA2EN;
 8000790:	2380      	movs	r3, #128	@ 0x80
 8000792:	68c2      	ldr	r2, [r0, #12]
 8000794:	021b      	lsls	r3, r3, #8
 8000796:	4313      	orrs	r3, r2
 8000798:	60c3      	str	r3, [r0, #12]
  else
  {
    /* Disable own address 2 */
    I2Cx->OAR2 &= (uint32_t)~((uint32_t)I2C_OAR2_OA2EN);
  }
}    
 800079a:	4770      	bx	lr
    I2Cx->OAR2 &= (uint32_t)~((uint32_t)I2C_OAR2_OA2EN);
 800079c:	68c3      	ldr	r3, [r0, #12]
 800079e:	4a02      	ldr	r2, [pc, #8]	@ (80007a8 <I2C_DualAddressCmd+0x1c>)
 80007a0:	4013      	ands	r3, r2
 80007a2:	60c3      	str	r3, [r0, #12]
}    
 80007a4:	e7f9      	b.n	800079a <I2C_DualAddressCmd+0xe>
 80007a6:	46c0      	nop			@ (mov r8, r8)
 80007a8:	ffff7fff 	.word	0xffff7fff

080007ac <I2C_OwnAddress2Config>:
  *            @arg I2C_OA2_Mask06: OA2[6:1] are masked and don't care.
  *            @arg I2C_OA2_Mask07: OA2[7:1] are masked and don't care.
  * @retval None
  */
void I2C_OwnAddress2Config(I2C_TypeDef* I2Cx, uint16_t Address, uint8_t Mask)
{
 80007ac:	b510      	push	{r4, lr}
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_OWN_ADDRESS2(Address));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(Mask));
  
  /* Get the old register value */
  tmpreg = I2Cx->OAR2;
 80007ae:	68c3      	ldr	r3, [r0, #12]

  /* Reset I2Cx OA2 bit [7:1] and OA2MSK bit [1:0]  */
  tmpreg &= (uint32_t)~((uint32_t)(I2C_OAR2_OA2 | I2C_OAR2_OA2MSK));
 80007b0:	4c05      	ldr	r4, [pc, #20]	@ (80007c8 <I2C_OwnAddress2Config+0x1c>)

  /* Set I2Cx SADD */
  tmpreg |= (uint32_t)(((uint32_t)Address & I2C_OAR2_OA2) | \
            (((uint32_t)Mask << 8) & I2C_OAR2_OA2MSK)) ;
 80007b2:	0212      	lsls	r2, r2, #8
  tmpreg &= (uint32_t)~((uint32_t)(I2C_OAR2_OA2 | I2C_OAR2_OA2MSK));
 80007b4:	4023      	ands	r3, r4
            (((uint32_t)Mask << 8) & I2C_OAR2_OA2MSK)) ;
 80007b6:	24e0      	movs	r4, #224	@ 0xe0
 80007b8:	00e4      	lsls	r4, r4, #3
 80007ba:	4022      	ands	r2, r4
  tmpreg |= (uint32_t)(((uint32_t)Address & I2C_OAR2_OA2) | \
 80007bc:	24fe      	movs	r4, #254	@ 0xfe
 80007be:	400c      	ands	r4, r1
 80007c0:	4322      	orrs	r2, r4
 80007c2:	431a      	orrs	r2, r3

  /* Store the new register value */
  I2Cx->OAR2 = tmpreg;
 80007c4:	60c2      	str	r2, [r0, #12]
}
 80007c6:	bd10      	pop	{r4, pc}
 80007c8:	fffff801 	.word	0xfffff801

080007cc <I2C_GeneralCallCmd>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80007cc:	2900      	cmp	r1, #0
 80007ce:	d005      	beq.n	80007dc <I2C_GeneralCallCmd+0x10>
  {
    /* Enable general call mode */
    I2Cx->CR1 |= I2C_CR1_GCEN;
 80007d0:	2380      	movs	r3, #128	@ 0x80
 80007d2:	6802      	ldr	r2, [r0, #0]
 80007d4:	031b      	lsls	r3, r3, #12
 80007d6:	4313      	orrs	r3, r2
 80007d8:	6003      	str	r3, [r0, #0]
  else
  {
    /* Disable general call mode */
    I2Cx->CR1 &= (uint32_t)~((uint32_t)I2C_CR1_GCEN);
  }
} 
 80007da:	4770      	bx	lr
    I2Cx->CR1 &= (uint32_t)~((uint32_t)I2C_CR1_GCEN);
 80007dc:	6803      	ldr	r3, [r0, #0]
 80007de:	4a02      	ldr	r2, [pc, #8]	@ (80007e8 <I2C_GeneralCallCmd+0x1c>)
 80007e0:	4013      	ands	r3, r2
 80007e2:	6003      	str	r3, [r0, #0]
} 
 80007e4:	e7f9      	b.n	80007da <I2C_GeneralCallCmd+0xe>
 80007e6:	46c0      	nop			@ (mov r8, r8)
 80007e8:	fff7ffff 	.word	0xfff7ffff

080007ec <I2C_SlaveByteControlCmd>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80007ec:	2900      	cmp	r1, #0
 80007ee:	d005      	beq.n	80007fc <I2C_SlaveByteControlCmd+0x10>
  {
    /* Enable slave byte control */
    I2Cx->CR1 |= I2C_CR1_SBC;
 80007f0:	2380      	movs	r3, #128	@ 0x80
 80007f2:	6802      	ldr	r2, [r0, #0]
 80007f4:	025b      	lsls	r3, r3, #9
 80007f6:	4313      	orrs	r3, r2
 80007f8:	6003      	str	r3, [r0, #0]
  else
  {
    /* Disable slave byte control */
    I2Cx->CR1 &= (uint32_t)~((uint32_t)I2C_CR1_SBC);
  }
}
 80007fa:	4770      	bx	lr
    I2Cx->CR1 &= (uint32_t)~((uint32_t)I2C_CR1_SBC);
 80007fc:	6803      	ldr	r3, [r0, #0]
 80007fe:	4a02      	ldr	r2, [pc, #8]	@ (8000808 <I2C_SlaveByteControlCmd+0x1c>)
 8000800:	4013      	ands	r3, r2
 8000802:	6003      	str	r3, [r0, #0]
}
 8000804:	e7f9      	b.n	80007fa <I2C_SlaveByteControlCmd+0xe>
 8000806:	46c0      	nop			@ (mov r8, r8)
 8000808:	fffeffff 	.word	0xfffeffff

0800080c <I2C_SlaveAddressConfig>:
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_SLAVE_ADDRESS(Address));
               
  /* Get the old register value */
  tmpreg = I2Cx->CR2;
 800080c:	6843      	ldr	r3, [r0, #4]

  /* Reset I2Cx SADD bit [9:0] */
  tmpreg &= (uint32_t)~((uint32_t)I2C_CR2_SADD);

  /* Set I2Cx SADD */
  tmpreg |= (uint32_t)((uint32_t)Address & I2C_CR2_SADD);
 800080e:	0589      	lsls	r1, r1, #22
  tmpreg &= (uint32_t)~((uint32_t)I2C_CR2_SADD);
 8000810:	0a9b      	lsrs	r3, r3, #10
 8000812:	029b      	lsls	r3, r3, #10
  tmpreg |= (uint32_t)((uint32_t)Address & I2C_CR2_SADD);
 8000814:	0d89      	lsrs	r1, r1, #22
 8000816:	4319      	orrs	r1, r3

  /* Store the new register value */
  I2Cx->CR2 = tmpreg;
 8000818:	6041      	str	r1, [r0, #4]
}
 800081a:	4770      	bx	lr

0800081c <I2C_10BitAddressingModeCmd>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800081c:	2900      	cmp	r1, #0
 800081e:	d005      	beq.n	800082c <I2C_10BitAddressingModeCmd+0x10>
  {
    /* Enable 10-bit addressing mode */
    I2Cx->CR2 |= I2C_CR2_ADD10;
 8000820:	2380      	movs	r3, #128	@ 0x80
 8000822:	6842      	ldr	r2, [r0, #4]
 8000824:	011b      	lsls	r3, r3, #4
 8000826:	4313      	orrs	r3, r2
 8000828:	6043      	str	r3, [r0, #4]
  else
  {
    /* Disable 10-bit addressing mode */
    I2Cx->CR2 &= (uint32_t)~((uint32_t)I2C_CR2_ADD10);
  }
} 
 800082a:	4770      	bx	lr
    I2Cx->CR2 &= (uint32_t)~((uint32_t)I2C_CR2_ADD10);
 800082c:	6843      	ldr	r3, [r0, #4]
 800082e:	4a02      	ldr	r2, [pc, #8]	@ (8000838 <I2C_10BitAddressingModeCmd+0x1c>)
 8000830:	4013      	ands	r3, r2
 8000832:	6043      	str	r3, [r0, #4]
} 
 8000834:	e7f9      	b.n	800082a <I2C_10BitAddressingModeCmd+0xe>
 8000836:	46c0      	nop			@ (mov r8, r8)
 8000838:	fffff7ff 	.word	0xfffff7ff

0800083c <I2C_AutoEndCmd>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800083c:	2900      	cmp	r1, #0
 800083e:	d005      	beq.n	800084c <I2C_AutoEndCmd+0x10>
  {
    /* Enable Auto end mode */
    I2Cx->CR2 |= I2C_CR2_AUTOEND;
 8000840:	2380      	movs	r3, #128	@ 0x80
 8000842:	6842      	ldr	r2, [r0, #4]
 8000844:	049b      	lsls	r3, r3, #18
 8000846:	4313      	orrs	r3, r2
 8000848:	6043      	str	r3, [r0, #4]
  else
  {
    /* Disable Auto end mode */
    I2Cx->CR2 &= (uint32_t)~((uint32_t)I2C_CR2_AUTOEND);
  }
} 
 800084a:	4770      	bx	lr
    I2Cx->CR2 &= (uint32_t)~((uint32_t)I2C_CR2_AUTOEND);
 800084c:	6843      	ldr	r3, [r0, #4]
 800084e:	4a02      	ldr	r2, [pc, #8]	@ (8000858 <I2C_AutoEndCmd+0x1c>)
 8000850:	4013      	ands	r3, r2
 8000852:	6043      	str	r3, [r0, #4]
} 
 8000854:	e7f9      	b.n	800084a <I2C_AutoEndCmd+0xe>
 8000856:	46c0      	nop			@ (mov r8, r8)
 8000858:	fdffffff 	.word	0xfdffffff

0800085c <I2C_ReloadCmd>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800085c:	2900      	cmp	r1, #0
 800085e:	d005      	beq.n	800086c <I2C_ReloadCmd+0x10>
  {
    /* Enable Auto Reload mode */
    I2Cx->CR2 |= I2C_CR2_RELOAD;
 8000860:	2380      	movs	r3, #128	@ 0x80
 8000862:	6842      	ldr	r2, [r0, #4]
 8000864:	045b      	lsls	r3, r3, #17
 8000866:	4313      	orrs	r3, r2
 8000868:	6043      	str	r3, [r0, #4]
  else
  {
    /* Disable Auto Reload mode */
    I2Cx->CR2 &= (uint32_t)~((uint32_t)I2C_CR2_RELOAD);
  }
}
 800086a:	4770      	bx	lr
    I2Cx->CR2 &= (uint32_t)~((uint32_t)I2C_CR2_RELOAD);
 800086c:	6843      	ldr	r3, [r0, #4]
 800086e:	4a02      	ldr	r2, [pc, #8]	@ (8000878 <I2C_ReloadCmd+0x1c>)
 8000870:	4013      	ands	r3, r2
 8000872:	6043      	str	r3, [r0, #4]
}
 8000874:	e7f9      	b.n	800086a <I2C_ReloadCmd+0xe>
 8000876:	46c0      	nop			@ (mov r8, r8)
 8000878:	feffffff 	.word	0xfeffffff

0800087c <I2C_NumberOfBytesConfig>:

  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));

  /* Get the old register value */
  tmpreg = I2Cx->CR2;
 800087c:	6843      	ldr	r3, [r0, #4]

  /* Reset I2Cx Nbytes bit [7:0] */
  tmpreg &= (uint32_t)~((uint32_t)I2C_CR2_NBYTES);
 800087e:	4a03      	ldr	r2, [pc, #12]	@ (800088c <I2C_NumberOfBytesConfig+0x10>)

  /* Set I2Cx Nbytes */
  tmpreg |= (uint32_t)(((uint32_t)Number_Bytes << 16 ) & I2C_CR2_NBYTES);
 8000880:	0409      	lsls	r1, r1, #16
  tmpreg &= (uint32_t)~((uint32_t)I2C_CR2_NBYTES);
 8000882:	4013      	ands	r3, r2
  tmpreg |= (uint32_t)(((uint32_t)Number_Bytes << 16 ) & I2C_CR2_NBYTES);
 8000884:	4319      	orrs	r1, r3

  /* Store the new register value */
  I2Cx->CR2 = tmpreg;
 8000886:	6041      	str	r1, [r0, #4]
}  
 8000888:	4770      	bx	lr
 800088a:	46c0      	nop			@ (mov r8, r8)
 800088c:	ff00ffff 	.word	0xff00ffff

08000890 <I2C_MasterRequestConfig>:
/* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_DIRECTION(I2C_Direction));
  
  /* Test on the direction to set/reset the read/write bit */
  if (I2C_Direction == I2C_Direction_Transmitter)
 8000890:	2900      	cmp	r1, #0
 8000892:	d104      	bne.n	800089e <I2C_MasterRequestConfig+0xe>
  {
    /* Request a write Transfer */
    I2Cx->CR2 &= (uint32_t)~((uint32_t)I2C_CR2_RD_WRN);
 8000894:	6843      	ldr	r3, [r0, #4]
 8000896:	4a05      	ldr	r2, [pc, #20]	@ (80008ac <I2C_MasterRequestConfig+0x1c>)
 8000898:	4013      	ands	r3, r2
 800089a:	6043      	str	r3, [r0, #4]
  else
  {
    /* Request a read Transfer */
    I2Cx->CR2 |= I2C_CR2_RD_WRN;
  }
}  
 800089c:	4770      	bx	lr
    I2Cx->CR2 |= I2C_CR2_RD_WRN;
 800089e:	2380      	movs	r3, #128	@ 0x80
 80008a0:	6842      	ldr	r2, [r0, #4]
 80008a2:	00db      	lsls	r3, r3, #3
 80008a4:	4313      	orrs	r3, r2
 80008a6:	6043      	str	r3, [r0, #4]
}  
 80008a8:	e7f8      	b.n	800089c <I2C_MasterRequestConfig+0xc>
 80008aa:	46c0      	nop			@ (mov r8, r8)
 80008ac:	fffffbff 	.word	0xfffffbff

080008b0 <I2C_GenerateSTART>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80008b0:	2900      	cmp	r1, #0
 80008b2:	d005      	beq.n	80008c0 <I2C_GenerateSTART+0x10>
  {
    /* Generate a START condition */
    I2Cx->CR2 |= I2C_CR2_START;
 80008b4:	2380      	movs	r3, #128	@ 0x80
 80008b6:	6842      	ldr	r2, [r0, #4]
 80008b8:	019b      	lsls	r3, r3, #6
 80008ba:	4313      	orrs	r3, r2
 80008bc:	6043      	str	r3, [r0, #4]
  else
  {
    /* Disable the START condition generation */
    I2Cx->CR2 &= (uint32_t)~((uint32_t)I2C_CR2_START);
  }
}  
 80008be:	4770      	bx	lr
    I2Cx->CR2 &= (uint32_t)~((uint32_t)I2C_CR2_START);
 80008c0:	6843      	ldr	r3, [r0, #4]
 80008c2:	4a02      	ldr	r2, [pc, #8]	@ (80008cc <I2C_GenerateSTART+0x1c>)
 80008c4:	4013      	ands	r3, r2
 80008c6:	6043      	str	r3, [r0, #4]
}  
 80008c8:	e7f9      	b.n	80008be <I2C_GenerateSTART+0xe>
 80008ca:	46c0      	nop			@ (mov r8, r8)
 80008cc:	ffffdfff 	.word	0xffffdfff

080008d0 <I2C_GenerateSTOP>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80008d0:	2900      	cmp	r1, #0
 80008d2:	d005      	beq.n	80008e0 <I2C_GenerateSTOP+0x10>
  {
    /* Generate a STOP condition */
    I2Cx->CR2 |= I2C_CR2_STOP;
 80008d4:	2380      	movs	r3, #128	@ 0x80
 80008d6:	6842      	ldr	r2, [r0, #4]
 80008d8:	01db      	lsls	r3, r3, #7
 80008da:	4313      	orrs	r3, r2
 80008dc:	6043      	str	r3, [r0, #4]
  else
  {
    /* Disable the STOP condition generation */
    I2Cx->CR2 &= (uint32_t)~((uint32_t)I2C_CR2_STOP);
  }
}  
 80008de:	4770      	bx	lr
    I2Cx->CR2 &= (uint32_t)~((uint32_t)I2C_CR2_STOP);
 80008e0:	6843      	ldr	r3, [r0, #4]
 80008e2:	4a02      	ldr	r2, [pc, #8]	@ (80008ec <I2C_GenerateSTOP+0x1c>)
 80008e4:	4013      	ands	r3, r2
 80008e6:	6043      	str	r3, [r0, #4]
}  
 80008e8:	e7f9      	b.n	80008de <I2C_GenerateSTOP+0xe>
 80008ea:	46c0      	nop			@ (mov r8, r8)
 80008ec:	ffffbfff 	.word	0xffffbfff

080008f0 <I2C_10BitAddressHeaderCmd>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80008f0:	2900      	cmp	r1, #0
 80008f2:	d005      	beq.n	8000900 <I2C_10BitAddressHeaderCmd+0x10>
  {
    /* Enable 10-bit header only mode */
    I2Cx->CR2 |= I2C_CR2_HEAD10R;
 80008f4:	2380      	movs	r3, #128	@ 0x80
 80008f6:	6842      	ldr	r2, [r0, #4]
 80008f8:	015b      	lsls	r3, r3, #5
 80008fa:	4313      	orrs	r3, r2
 80008fc:	6043      	str	r3, [r0, #4]
  else
  {
    /* Disable 10-bit header only mode */
    I2Cx->CR2 &= (uint32_t)~((uint32_t)I2C_CR2_HEAD10R);
  }
}    
 80008fe:	4770      	bx	lr
    I2Cx->CR2 &= (uint32_t)~((uint32_t)I2C_CR2_HEAD10R);
 8000900:	6843      	ldr	r3, [r0, #4]
 8000902:	4a02      	ldr	r2, [pc, #8]	@ (800090c <I2C_10BitAddressHeaderCmd+0x1c>)
 8000904:	4013      	ands	r3, r2
 8000906:	6043      	str	r3, [r0, #4]
}    
 8000908:	e7f9      	b.n	80008fe <I2C_10BitAddressHeaderCmd+0xe>
 800090a:	46c0      	nop			@ (mov r8, r8)
 800090c:	ffffefff 	.word	0xffffefff

08000910 <I2C_AcknowledgeConfig>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000910:	2900      	cmp	r1, #0
 8000912:	d004      	beq.n	800091e <I2C_AcknowledgeConfig+0xe>
  {
    /* Enable ACK generation */
    I2Cx->CR2 &= (uint32_t)~((uint32_t)I2C_CR2_NACK);    
 8000914:	6843      	ldr	r3, [r0, #4]
 8000916:	4a05      	ldr	r2, [pc, #20]	@ (800092c <I2C_AcknowledgeConfig+0x1c>)
 8000918:	4013      	ands	r3, r2
 800091a:	6043      	str	r3, [r0, #4]
  else
  {
    /* Enable NACK generation */
    I2Cx->CR2 |= I2C_CR2_NACK;
  }
}
 800091c:	4770      	bx	lr
    I2Cx->CR2 |= I2C_CR2_NACK;
 800091e:	2380      	movs	r3, #128	@ 0x80
 8000920:	6842      	ldr	r2, [r0, #4]
 8000922:	021b      	lsls	r3, r3, #8
 8000924:	4313      	orrs	r3, r2
 8000926:	6043      	str	r3, [r0, #4]
}
 8000928:	e7f8      	b.n	800091c <I2C_AcknowledgeConfig+0xc>
 800092a:	46c0      	nop			@ (mov r8, r8)
 800092c:	ffff7fff 	.word	0xffff7fff

08000930 <I2C_GetAddressMatched>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  
  /* Return the slave matched address in the SR1 register */
  return (uint8_t)(((uint32_t)I2Cx->ISR & I2C_ISR_ADDCODE) >> 16) ;
 8000930:	23fe      	movs	r3, #254	@ 0xfe
 8000932:	6980      	ldr	r0, [r0, #24]
 8000934:	0c00      	lsrs	r0, r0, #16
 8000936:	4018      	ands	r0, r3
}
 8000938:	4770      	bx	lr
 800093a:	46c0      	nop			@ (mov r8, r8)

0800093c <I2C_GetTransferDirection>:
  
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  
  /* Return the slave matched address in the SR1 register */
  tmpreg = (uint32_t)(I2Cx->ISR & I2C_ISR_DIR);
 800093c:	6980      	ldr	r0, [r0, #24]
  
  /* If write transfer is requested */
  if (tmpreg == 0)
 800093e:	03c0      	lsls	r0, r0, #15
 8000940:	0fc0      	lsrs	r0, r0, #31
  else
  {
    /* Read transfer is requested */
    direction = I2C_Direction_Receiver;
  }  
  return direction;
 8000942:	0280      	lsls	r0, r0, #10
}
 8000944:	4770      	bx	lr
 8000946:	46c0      	nop			@ (mov r8, r8)

08000948 <I2C_TransferHandling>:
  *            @arg I2C_Generate_Start_Read: Generate Restart for read request.
  *            @arg I2C_Generate_Start_Write: Generate Restart for write request.
  * @retval None
  */
void I2C_TransferHandling(I2C_TypeDef* I2Cx, uint16_t Address, uint8_t Number_Bytes, uint32_t ReloadEndMode, uint32_t StartStopMode)
{
 8000948:	b530      	push	{r4, r5, lr}
  assert_param(IS_I2C_SLAVE_ADDRESS(Address));  
  assert_param(IS_RELOAD_END_MODE(ReloadEndMode));
  assert_param(IS_START_STOP_MODE(StartStopMode));
    
  /* Get the CR2 register value */
  tmpreg = I2Cx->CR2;
 800094a:	6844      	ldr	r4, [r0, #4]
  
  /* clear tmpreg specific bits */
  tmpreg &= (uint32_t)~((uint32_t)(I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | I2C_CR2_RD_WRN | I2C_CR2_START | I2C_CR2_STOP));
 800094c:	4d05      	ldr	r5, [pc, #20]	@ (8000964 <I2C_TransferHandling+0x1c>)
  
  /* update tmpreg */
  tmpreg |= (uint32_t)(((uint32_t)Address & I2C_CR2_SADD) | (((uint32_t)Number_Bytes << 16 ) & I2C_CR2_NBYTES) | \
 800094e:	0412      	lsls	r2, r2, #16
  tmpreg &= (uint32_t)~((uint32_t)(I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | I2C_CR2_RD_WRN | I2C_CR2_START | I2C_CR2_STOP));
 8000950:	402c      	ands	r4, r5
  tmpreg |= (uint32_t)(((uint32_t)Address & I2C_CR2_SADD) | (((uint32_t)Number_Bytes << 16 ) & I2C_CR2_NBYTES) | \
 8000952:	9d03      	ldr	r5, [sp, #12]
 8000954:	0589      	lsls	r1, r1, #22
 8000956:	432b      	orrs	r3, r5
 8000958:	431a      	orrs	r2, r3
 800095a:	0d89      	lsrs	r1, r1, #22
 800095c:	430a      	orrs	r2, r1
 800095e:	4322      	orrs	r2, r4
            (uint32_t)ReloadEndMode | (uint32_t)StartStopMode);
  
  /* update CR2 register */
  I2Cx->CR2 = tmpreg;  
 8000960:	6042      	str	r2, [r0, #4]
}
 8000962:	bd30      	pop	{r4, r5, pc}
 8000964:	fc009800 	.word	0xfc009800

08000968 <I2C_SMBusAlertCmd>:
{
  /* Check the parameters */
  assert_param(IS_I2C_1_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000968:	2900      	cmp	r1, #0
 800096a:	d005      	beq.n	8000978 <I2C_SMBusAlertCmd+0x10>
  {
    /* Enable SMBus alert */
    I2Cx->CR1 |= I2C_CR1_ALERTEN;   
 800096c:	2380      	movs	r3, #128	@ 0x80
 800096e:	6802      	ldr	r2, [r0, #0]
 8000970:	03db      	lsls	r3, r3, #15
 8000972:	4313      	orrs	r3, r2
 8000974:	6003      	str	r3, [r0, #0]
  else
  {
    /* Disable SMBus alert */    
    I2Cx->CR1 &= (uint32_t)~((uint32_t)I2C_CR1_ALERTEN); 
  }
}
 8000976:	4770      	bx	lr
    I2Cx->CR1 &= (uint32_t)~((uint32_t)I2C_CR1_ALERTEN); 
 8000978:	6803      	ldr	r3, [r0, #0]
 800097a:	4a02      	ldr	r2, [pc, #8]	@ (8000984 <I2C_SMBusAlertCmd+0x1c>)
 800097c:	4013      	ands	r3, r2
 800097e:	6003      	str	r3, [r0, #0]
}
 8000980:	e7f9      	b.n	8000976 <I2C_SMBusAlertCmd+0xe>
 8000982:	46c0      	nop			@ (mov r8, r8)
 8000984:	ffbfffff 	.word	0xffbfffff

08000988 <I2C_ClockTimeoutCmd>:
{
  /* Check the parameters */
  assert_param(IS_I2C_1_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000988:	2900      	cmp	r1, #0
 800098a:	d005      	beq.n	8000998 <I2C_ClockTimeoutCmd+0x10>
  {
    /* Enable Clock Timeout */
    I2Cx->TIMEOUTR |= I2C_TIMEOUTR_TIMOUTEN;   
 800098c:	2380      	movs	r3, #128	@ 0x80
 800098e:	6942      	ldr	r2, [r0, #20]
 8000990:	021b      	lsls	r3, r3, #8
 8000992:	4313      	orrs	r3, r2
 8000994:	6143      	str	r3, [r0, #20]
  else
  {
    /* Disable Clock Timeout */    
    I2Cx->TIMEOUTR &= (uint32_t)~((uint32_t)I2C_TIMEOUTR_TIMOUTEN); 
  }
}
 8000996:	4770      	bx	lr
    I2Cx->TIMEOUTR &= (uint32_t)~((uint32_t)I2C_TIMEOUTR_TIMOUTEN); 
 8000998:	6943      	ldr	r3, [r0, #20]
 800099a:	4a02      	ldr	r2, [pc, #8]	@ (80009a4 <I2C_ClockTimeoutCmd+0x1c>)
 800099c:	4013      	ands	r3, r2
 800099e:	6143      	str	r3, [r0, #20]
}
 80009a0:	e7f9      	b.n	8000996 <I2C_ClockTimeoutCmd+0xe>
 80009a2:	46c0      	nop			@ (mov r8, r8)
 80009a4:	ffff7fff 	.word	0xffff7fff

080009a8 <I2C_ExtendedClockTimeoutCmd>:
{
  /* Check the parameters */
  assert_param(IS_I2C_1_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80009a8:	2900      	cmp	r1, #0
 80009aa:	d005      	beq.n	80009b8 <I2C_ExtendedClockTimeoutCmd+0x10>
  {
    /* Enable Clock Timeout */
    I2Cx->TIMEOUTR |= I2C_TIMEOUTR_TEXTEN;   
 80009ac:	2380      	movs	r3, #128	@ 0x80
 80009ae:	6942      	ldr	r2, [r0, #20]
 80009b0:	061b      	lsls	r3, r3, #24
 80009b2:	4313      	orrs	r3, r2
 80009b4:	6143      	str	r3, [r0, #20]
  else
  {
    /* Disable Clock Timeout */    
    I2Cx->TIMEOUTR &= (uint32_t)~((uint32_t)I2C_TIMEOUTR_TEXTEN); 
  }
}
 80009b6:	4770      	bx	lr
    I2Cx->TIMEOUTR &= (uint32_t)~((uint32_t)I2C_TIMEOUTR_TEXTEN); 
 80009b8:	6943      	ldr	r3, [r0, #20]
 80009ba:	005b      	lsls	r3, r3, #1
 80009bc:	085b      	lsrs	r3, r3, #1
 80009be:	6143      	str	r3, [r0, #20]
}
 80009c0:	e7f9      	b.n	80009b6 <I2C_ExtendedClockTimeoutCmd+0xe>
 80009c2:	46c0      	nop			@ (mov r8, r8)

080009c4 <I2C_IdleClockTimeoutCmd>:
{
  /* Check the parameters */
  assert_param(IS_I2C_1_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80009c4:	2900      	cmp	r1, #0
 80009c6:	d005      	beq.n	80009d4 <I2C_IdleClockTimeoutCmd+0x10>
  {
    /* Enable Clock Timeout */
    I2Cx->TIMEOUTR |= I2C_TIMEOUTR_TIDLE;   
 80009c8:	2380      	movs	r3, #128	@ 0x80
 80009ca:	6942      	ldr	r2, [r0, #20]
 80009cc:	015b      	lsls	r3, r3, #5
 80009ce:	4313      	orrs	r3, r2
 80009d0:	6143      	str	r3, [r0, #20]
  else
  {
    /* Disable Clock Timeout */    
    I2Cx->TIMEOUTR &= (uint32_t)~((uint32_t)I2C_TIMEOUTR_TIDLE); 
  }
}
 80009d2:	4770      	bx	lr
    I2Cx->TIMEOUTR &= (uint32_t)~((uint32_t)I2C_TIMEOUTR_TIDLE); 
 80009d4:	6943      	ldr	r3, [r0, #20]
 80009d6:	4a02      	ldr	r2, [pc, #8]	@ (80009e0 <I2C_IdleClockTimeoutCmd+0x1c>)
 80009d8:	4013      	ands	r3, r2
 80009da:	6143      	str	r3, [r0, #20]
}
 80009dc:	e7f9      	b.n	80009d2 <I2C_IdleClockTimeoutCmd+0xe>
 80009de:	46c0      	nop			@ (mov r8, r8)
 80009e0:	ffffefff 	.word	0xffffefff

080009e4 <I2C_TimeoutAConfig>:
  /* Check the parameters */
  assert_param(IS_I2C_1_PERIPH(I2Cx));
  assert_param(IS_I2C_TIMEOUT(Timeout));
    
  /* Get the old register value */
  tmpreg = I2Cx->TIMEOUTR;
 80009e4:	6943      	ldr	r3, [r0, #20]

  /* Reset I2Cx TIMEOUTA bit [11:0] */
  tmpreg &= (uint32_t)~((uint32_t)I2C_TIMEOUTR_TIMEOUTA);

  /* Set I2Cx TIMEOUTA */
  tmpreg |= (uint32_t)((uint32_t)Timeout & I2C_TIMEOUTR_TIMEOUTA) ;
 80009e6:	0509      	lsls	r1, r1, #20
  tmpreg &= (uint32_t)~((uint32_t)I2C_TIMEOUTR_TIMEOUTA);
 80009e8:	0b1b      	lsrs	r3, r3, #12
 80009ea:	031b      	lsls	r3, r3, #12
  tmpreg |= (uint32_t)((uint32_t)Timeout & I2C_TIMEOUTR_TIMEOUTA) ;
 80009ec:	0d09      	lsrs	r1, r1, #20
 80009ee:	4319      	orrs	r1, r3

  /* Store the new register value */
  I2Cx->TIMEOUTR = tmpreg;
 80009f0:	6141      	str	r1, [r0, #20]
}
 80009f2:	4770      	bx	lr

080009f4 <I2C_TimeoutBConfig>:
  /* Check the parameters */
  assert_param(IS_I2C_1_PERIPH(I2Cx));
  assert_param(IS_I2C_TIMEOUT(Timeout));

  /* Get the old register value */
  tmpreg = I2Cx->TIMEOUTR;
 80009f4:	6943      	ldr	r3, [r0, #20]

  /* Reset I2Cx TIMEOUTB bit [11:0] */
  tmpreg &= (uint32_t)~((uint32_t)I2C_TIMEOUTR_TIMEOUTB);
 80009f6:	4a04      	ldr	r2, [pc, #16]	@ (8000a08 <I2C_TimeoutBConfig+0x14>)

  /* Set I2Cx TIMEOUTB */
  tmpreg |= (uint32_t)(((uint32_t)Timeout << 16) & I2C_TIMEOUTR_TIMEOUTB) ;
 80009f8:	0409      	lsls	r1, r1, #16
  tmpreg &= (uint32_t)~((uint32_t)I2C_TIMEOUTR_TIMEOUTB);
 80009fa:	4013      	ands	r3, r2
  tmpreg |= (uint32_t)(((uint32_t)Timeout << 16) & I2C_TIMEOUTR_TIMEOUTB) ;
 80009fc:	4a03      	ldr	r2, [pc, #12]	@ (8000a0c <I2C_TimeoutBConfig+0x18>)
 80009fe:	4011      	ands	r1, r2
 8000a00:	4319      	orrs	r1, r3

  /* Store the new register value */
  I2Cx->TIMEOUTR = tmpreg;
 8000a02:	6141      	str	r1, [r0, #20]
}
 8000a04:	4770      	bx	lr
 8000a06:	46c0      	nop			@ (mov r8, r8)
 8000a08:	f000ffff 	.word	0xf000ffff
 8000a0c:	0fff0000 	.word	0x0fff0000

08000a10 <I2C_CalculatePEC>:
{
  /* Check the parameters */
  assert_param(IS_I2C_1_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000a10:	2900      	cmp	r1, #0
 8000a12:	d005      	beq.n	8000a20 <I2C_CalculatePEC+0x10>
  {
    /* Enable PEC calculation */
    I2Cx->CR1 |= I2C_CR1_PECEN;   
 8000a14:	2380      	movs	r3, #128	@ 0x80
 8000a16:	6802      	ldr	r2, [r0, #0]
 8000a18:	041b      	lsls	r3, r3, #16
 8000a1a:	4313      	orrs	r3, r2
 8000a1c:	6003      	str	r3, [r0, #0]
  else
  {
    /* Disable PEC calculation */    
    I2Cx->CR1 &= (uint32_t)~((uint32_t)I2C_CR1_PECEN); 
  }
}
 8000a1e:	4770      	bx	lr
    I2Cx->CR1 &= (uint32_t)~((uint32_t)I2C_CR1_PECEN); 
 8000a20:	6803      	ldr	r3, [r0, #0]
 8000a22:	4a02      	ldr	r2, [pc, #8]	@ (8000a2c <I2C_CalculatePEC+0x1c>)
 8000a24:	4013      	ands	r3, r2
 8000a26:	6003      	str	r3, [r0, #0]
}
 8000a28:	e7f9      	b.n	8000a1e <I2C_CalculatePEC+0xe>
 8000a2a:	46c0      	nop			@ (mov r8, r8)
 8000a2c:	ff7fffff 	.word	0xff7fffff

08000a30 <I2C_PECRequestCmd>:
{
  /* Check the parameters */
  assert_param(IS_I2C_1_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000a30:	2900      	cmp	r1, #0
 8000a32:	d005      	beq.n	8000a40 <I2C_PECRequestCmd+0x10>
  {
    /* Enable PEC transmission/reception request */
    I2Cx->CR1 |= I2C_CR2_PECBYTE;   
 8000a34:	2380      	movs	r3, #128	@ 0x80
 8000a36:	6802      	ldr	r2, [r0, #0]
 8000a38:	04db      	lsls	r3, r3, #19
 8000a3a:	4313      	orrs	r3, r2
 8000a3c:	6003      	str	r3, [r0, #0]
  else
  {
    /* Disable PEC transmission/reception request */    
    I2Cx->CR1 &= (uint32_t)~((uint32_t)I2C_CR2_PECBYTE); 
  }
}
 8000a3e:	4770      	bx	lr
    I2Cx->CR1 &= (uint32_t)~((uint32_t)I2C_CR2_PECBYTE); 
 8000a40:	6803      	ldr	r3, [r0, #0]
 8000a42:	4a02      	ldr	r2, [pc, #8]	@ (8000a4c <I2C_PECRequestCmd+0x1c>)
 8000a44:	4013      	ands	r3, r2
 8000a46:	6003      	str	r3, [r0, #0]
}
 8000a48:	e7f9      	b.n	8000a3e <I2C_PECRequestCmd+0xe>
 8000a4a:	46c0      	nop			@ (mov r8, r8)
 8000a4c:	fbffffff 	.word	0xfbffffff

08000a50 <I2C_GetPEC>:
{
  /* Check the parameters */
  assert_param(IS_I2C_1_PERIPH(I2Cx));
  
  /* Return the slave matched address in the SR1 register */
  return (uint8_t)((uint32_t)I2Cx->PECR & I2C_PECR_PEC);
 8000a50:	6a00      	ldr	r0, [r0, #32]
 8000a52:	b2c0      	uxtb	r0, r0
}
 8000a54:	4770      	bx	lr
 8000a56:	46c0      	nop			@ (mov r8, r8)

08000a58 <I2C_ReadRegister>:
  *            @arg I2C_Register_TXDR: TXDR register.
  * @retval The value of the read register.
  */
uint32_t I2C_ReadRegister(I2C_TypeDef* I2Cx, uint8_t I2C_Register)
{
  __IO uint32_t tmp = 0;
 8000a58:	2300      	movs	r3, #0
{
 8000a5a:	b082      	sub	sp, #8
  __IO uint32_t tmp = 0;
 8000a5c:	9301      	str	r3, [sp, #4]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_REGISTER(I2C_Register));

  tmp = (uint32_t)I2Cx;
 8000a5e:	9001      	str	r0, [sp, #4]
  tmp += I2C_Register;
 8000a60:	9b01      	ldr	r3, [sp, #4]
 8000a62:	18c9      	adds	r1, r1, r3
 8000a64:	9101      	str	r1, [sp, #4]

  /* Return the selected register value */
  return (*(__IO uint32_t *) tmp);
 8000a66:	9b01      	ldr	r3, [sp, #4]
 8000a68:	6818      	ldr	r0, [r3, #0]
}
 8000a6a:	b002      	add	sp, #8
 8000a6c:	4770      	bx	lr
 8000a6e:	46c0      	nop			@ (mov r8, r8)

08000a70 <I2C_SendData>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  
  /* Write in the DR register the data to be sent */
  I2Cx->TXDR = (uint8_t)Data;
 8000a70:	6281      	str	r1, [r0, #40]	@ 0x28
}
 8000a72:	4770      	bx	lr

08000a74 <I2C_ReceiveData>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  
  /* Return the data in the DR register */
  return (uint8_t)I2Cx->RXDR;
 8000a74:	6a40      	ldr	r0, [r0, #36]	@ 0x24
 8000a76:	b2c0      	uxtb	r0, r0
}  
 8000a78:	4770      	bx	lr
 8000a7a:	46c0      	nop			@ (mov r8, r8)

08000a7c <I2C_DMACmd>:
  *            @arg I2C_DMAReq_Rx: Rx DMA transfer request
  * @param  NewState: new state of the selected I2C DMA transfer request.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void I2C_DMACmd(I2C_TypeDef* I2Cx, uint32_t I2C_DMAReq, FunctionalState NewState)
 8000a7c:	6803      	ldr	r3, [r0, #0]
 8000a7e:	2a00      	cmp	r2, #0
 8000a80:	d002      	beq.n	8000a88 <I2C_DMACmd+0xc>
 8000a82:	4319      	orrs	r1, r3
 8000a84:	6001      	str	r1, [r0, #0]
 8000a86:	4770      	bx	lr
 8000a88:	438b      	bics	r3, r1
 8000a8a:	6003      	str	r3, [r0, #0]
 8000a8c:	e7fb      	b.n	8000a86 <I2C_DMACmd+0xa>
 8000a8e:	46c0      	nop			@ (mov r8, r8)

08000a90 <I2C_GetFlagStatus>:
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_GET_FLAG(I2C_FLAG));
  
  /* Get the ISR register value */
  tmpreg = I2Cx->ISR;
 8000a90:	6983      	ldr	r3, [r0, #24]
  
  /* Get flag status */
  tmpreg &= I2C_FLAG;
 8000a92:	4019      	ands	r1, r3
 8000a94:	0008      	movs	r0, r1
  
  if(tmpreg != 0)
 8000a96:	1e43      	subs	r3, r0, #1
 8000a98:	4198      	sbcs	r0, r3
  else
  {
    /* I2C_FLAG is reset */
    bitstatus = RESET;
  }
  return bitstatus;
 8000a9a:	b2c0      	uxtb	r0, r0
} 
 8000a9c:	4770      	bx	lr
 8000a9e:	46c0      	nop			@ (mov r8, r8)

08000aa0 <I2C_ClearFlag>:
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_CLEAR_FLAG(I2C_FLAG));

  /* Clear the selected flag */
  I2Cx->ICR = I2C_FLAG;
 8000aa0:	61c1      	str	r1, [r0, #28]
  }
 8000aa2:	4770      	bx	lr

08000aa4 <I2C_GetITStatus>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_GET_IT(I2C_IT));

  /* Check if the interrupt source is enabled or not */
  /* If Error interrupt */
  if((I2C_IT & ERROR_IT_MASK) != 0)
 8000aa4:	23fc      	movs	r3, #252	@ 0xfc
 8000aa6:	019b      	lsls	r3, r3, #6
 8000aa8:	4219      	tst	r1, r3
 8000aaa:	d00a      	beq.n	8000ac2 <I2C_GetITStatus+0x1e>
  {
    enablestatus = (uint32_t)((I2C_CR1_ERRIE) & (I2Cx->CR1));
 8000aac:	2380      	movs	r3, #128	@ 0x80
 8000aae:	6802      	ldr	r2, [r0, #0]
 8000ab0:	4013      	ands	r3, r2
  {
    enablestatus = (uint32_t)((I2C_IT) & (I2Cx->CR1));
  }
  
  /* Get the ISR register value */
  tmpreg = I2Cx->ISR;
 8000ab2:	6982      	ldr	r2, [r0, #24]
    bitstatus = SET;
  }
  else
  {
    /* I2C_IT is reset */
    bitstatus = RESET;
 8000ab4:	2000      	movs	r0, #0
  if((tmpreg != RESET) && enablestatus)
 8000ab6:	420a      	tst	r2, r1
 8000ab8:	d002      	beq.n	8000ac0 <I2C_GetITStatus+0x1c>
 8000aba:	1e5a      	subs	r2, r3, #1
 8000abc:	4193      	sbcs	r3, r2
 8000abe:	b2d8      	uxtb	r0, r3
  }

  /* Return the I2C_IT status */
  return bitstatus;
}
 8000ac0:	4770      	bx	lr
  else if((I2C_IT & TC_IT_MASK) != 0)
 8000ac2:	23c0      	movs	r3, #192	@ 0xc0
 8000ac4:	420b      	tst	r3, r1
 8000ac6:	d003      	beq.n	8000ad0 <I2C_GetITStatus+0x2c>
    enablestatus = (uint32_t)((I2C_CR1_TCIE) & (I2Cx->CR1));
 8000ac8:	6802      	ldr	r2, [r0, #0]
 8000aca:	3b80      	subs	r3, #128	@ 0x80
 8000acc:	4013      	ands	r3, r2
 8000ace:	e7f0      	b.n	8000ab2 <I2C_GetITStatus+0xe>
    enablestatus = (uint32_t)((I2C_IT) & (I2Cx->CR1));
 8000ad0:	6803      	ldr	r3, [r0, #0]
 8000ad2:	400b      	ands	r3, r1
 8000ad4:	e7ed      	b.n	8000ab2 <I2C_GetITStatus+0xe>
 8000ad6:	46c0      	nop			@ (mov r8, r8)

08000ad8 <I2C_ClearITPendingBit>:
  *            @arg I2C_IT_PECERR: PEC error in reception
  *            @arg I2C_IT_TIMEOUT: Timeout or Tlow detection flag
  *            @arg I2C_IT_ALERT: SMBus Alert
  * @retval The new state of I2C_IT (SET or RESET).
  */
void I2C_ClearITPendingBit(I2C_TypeDef* I2Cx, uint32_t I2C_IT)
 8000ad8:	61c1      	str	r1, [r0, #28]
 8000ada:	4770      	bx	lr

08000adc <RCC_DeInit>:
  * @retval None
  */
void RCC_DeInit(void)
{
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000adc:	2101      	movs	r1, #1
 8000ade:	4b11      	ldr	r3, [pc, #68]	@ (8000b24 <RCC_DeInit+0x48>)

  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE and MCOSEL[2:0] bits */
  RCC->CFGR &= (uint32_t)0xF8FFB80C;
 8000ae0:	4811      	ldr	r0, [pc, #68]	@ (8000b28 <RCC_DeInit+0x4c>)
  RCC->CR |= (uint32_t)0x00000001;
 8000ae2:	681a      	ldr	r2, [r3, #0]
 8000ae4:	430a      	orrs	r2, r1
 8000ae6:	601a      	str	r2, [r3, #0]
  RCC->CFGR &= (uint32_t)0xF8FFB80C;
 8000ae8:	685a      	ldr	r2, [r3, #4]
 8000aea:	4002      	ands	r2, r0
 8000aec:	605a      	str	r2, [r3, #4]
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8000aee:	681a      	ldr	r2, [r3, #0]
 8000af0:	480e      	ldr	r0, [pc, #56]	@ (8000b2c <RCC_DeInit+0x50>)
 8000af2:	4002      	ands	r2, r0
 8000af4:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000af6:	681a      	ldr	r2, [r3, #0]
 8000af8:	480d      	ldr	r0, [pc, #52]	@ (8000b30 <RCC_DeInit+0x54>)
 8000afa:	4002      	ands	r2, r0
 8000afc:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  RCC->CFGR &= (uint32_t)0xFFC0FFFF;
 8000afe:	685a      	ldr	r2, [r3, #4]
 8000b00:	480c      	ldr	r0, [pc, #48]	@ (8000b34 <RCC_DeInit+0x58>)
 8000b02:	4002      	ands	r2, r0

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0;
 8000b04:	200f      	movs	r0, #15
  RCC->CFGR &= (uint32_t)0xFFC0FFFF;
 8000b06:	605a      	str	r2, [r3, #4]
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0;
 8000b08:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000b0a:	4382      	bics	r2, r0
 8000b0c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Reset USARTSW[1:0], I2CSW, CECSW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFFFFEAC;
 8000b0e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000b10:	4809      	ldr	r0, [pc, #36]	@ (8000b38 <RCC_DeInit+0x5c>)
 8000b12:	4002      	ands	r2, r0
 8000b14:	631a      	str	r2, [r3, #48]	@ 0x30
  
  /* Reset HSI14 bit */
  RCC->CR2 &= (uint32_t)0xFFFFFFFE;
 8000b16:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000b18:	438a      	bics	r2, r1
 8000b1a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8000b1c:	2200      	movs	r2, #0
 8000b1e:	609a      	str	r2, [r3, #8]
}
 8000b20:	4770      	bx	lr
 8000b22:	46c0      	nop			@ (mov r8, r8)
 8000b24:	40021000 	.word	0x40021000
 8000b28:	f8ffb80c 	.word	0xf8ffb80c
 8000b2c:	fef6ffff 	.word	0xfef6ffff
 8000b30:	fffbffff 	.word	0xfffbffff
 8000b34:	ffc0ffff 	.word	0xffc0ffff
 8000b38:	fffffeac 	.word	0xfffffeac

08000b3c <RCC_HSEConfig>:
{
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));

  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  *(__IO uint8_t *) CR_BYTE2_ADDRESS = RCC_HSE_OFF;
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	4b02      	ldr	r3, [pc, #8]	@ (8000b48 <RCC_HSEConfig+0xc>)
 8000b40:	701a      	strb	r2, [r3, #0]

  /* Set the new HSE configuration -------------------------------------------*/
  *(__IO uint8_t *) CR_BYTE2_ADDRESS = RCC_HSE;
 8000b42:	7018      	strb	r0, [r3, #0]

}
 8000b44:	4770      	bx	lr
 8000b46:	46c0      	nop			@ (mov r8, r8)
 8000b48:	40021002 	.word	0x40021002

08000b4c <RCC_WaitForHSEStartUp>:
  *          - SUCCESS: HSE oscillator is stable and ready to use
  *          - ERROR: HSE oscillator not yet ready
  */
ErrorStatus RCC_WaitForHSEStartUp(void)
{
  __IO uint32_t StartUpCounter = 0;
 8000b4c:	2300      	movs	r3, #0
  }    

  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_MASK;

  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 8000b4e:	2280      	movs	r2, #128	@ 0x80
  } while((StartUpCounter != HSE_STARTUP_TIMEOUT) && (HSEStatus == RESET));
 8000b50:	20a0      	movs	r0, #160	@ 0xa0
{
 8000b52:	b082      	sub	sp, #8
    statusreg = RCC->CR;
 8000b54:	490b      	ldr	r1, [pc, #44]	@ (8000b84 <RCC_WaitForHSEStartUp+0x38>)
  __IO uint32_t StartUpCounter = 0;
 8000b56:	9301      	str	r3, [sp, #4]
  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 8000b58:	0292      	lsls	r2, r2, #10
  } while((StartUpCounter != HSE_STARTUP_TIMEOUT) && (HSEStatus == RESET));
 8000b5a:	00c0      	lsls	r0, r0, #3
    statusreg = RCC->CR;
 8000b5c:	680b      	ldr	r3, [r1, #0]
  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 8000b5e:	4213      	tst	r3, r2
 8000b60:	d009      	beq.n	8000b76 <RCC_WaitForHSEStartUp+0x2a>
    StartUpCounter++;  
 8000b62:	9b01      	ldr	r3, [sp, #4]
 8000b64:	3301      	adds	r3, #1
 8000b66:	9301      	str	r3, [sp, #4]
  } while((StartUpCounter != HSE_STARTUP_TIMEOUT) && (HSEStatus == RESET));
 8000b68:	9b01      	ldr	r3, [sp, #4]
    statusreg = RCC->CR;
 8000b6a:	4b06      	ldr	r3, [pc, #24]	@ (8000b84 <RCC_WaitForHSEStartUp+0x38>)
 8000b6c:	6818      	ldr	r0, [r3, #0]
  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 8000b6e:	0380      	lsls	r0, r0, #14
  return (status);
 8000b70:	0fc0      	lsrs	r0, r0, #31
}
 8000b72:	b002      	add	sp, #8
 8000b74:	4770      	bx	lr
    StartUpCounter++;  
 8000b76:	9b01      	ldr	r3, [sp, #4]
 8000b78:	3301      	adds	r3, #1
 8000b7a:	9301      	str	r3, [sp, #4]
  } while((StartUpCounter != HSE_STARTUP_TIMEOUT) && (HSEStatus == RESET));
 8000b7c:	9b01      	ldr	r3, [sp, #4]
 8000b7e:	4283      	cmp	r3, r0
 8000b80:	d1ec      	bne.n	8000b5c <RCC_WaitForHSEStartUp+0x10>
 8000b82:	e7f2      	b.n	8000b6a <RCC_WaitForHSEStartUp+0x1e>
 8000b84:	40021000 	.word	0x40021000

08000b88 <RCC_AdjustHSICalibrationValue>:
  tmpreg &= ~RCC_CR_HSITRIM;
 8000b88:	21f8      	movs	r1, #248	@ 0xf8
  tmpreg = RCC->CR;
 8000b8a:	4a03      	ldr	r2, [pc, #12]	@ (8000b98 <RCC_AdjustHSICalibrationValue+0x10>)
  tmpreg |= (uint32_t)HSICalibrationValue << 3;
 8000b8c:	00c0      	lsls	r0, r0, #3
  tmpreg = RCC->CR;
 8000b8e:	6813      	ldr	r3, [r2, #0]
  tmpreg &= ~RCC_CR_HSITRIM;
 8000b90:	438b      	bics	r3, r1
  tmpreg |= (uint32_t)HSICalibrationValue << 3;
 8000b92:	4318      	orrs	r0, r3
  RCC->CR = tmpreg;
 8000b94:	6010      	str	r0, [r2, #0]
}
 8000b96:	4770      	bx	lr
 8000b98:	40021000 	.word	0x40021000

08000b9c <RCC_HSICmd>:
    RCC->CR |= RCC_CR_HSION;
 8000b9c:	4a05      	ldr	r2, [pc, #20]	@ (8000bb4 <RCC_HSICmd+0x18>)
 8000b9e:	2101      	movs	r1, #1
 8000ba0:	6813      	ldr	r3, [r2, #0]
  if (NewState != DISABLE)
 8000ba2:	2800      	cmp	r0, #0
 8000ba4:	d002      	beq.n	8000bac <RCC_HSICmd+0x10>
    RCC->CR |= RCC_CR_HSION;
 8000ba6:	430b      	orrs	r3, r1
 8000ba8:	6013      	str	r3, [r2, #0]
}
 8000baa:	4770      	bx	lr
    RCC->CR &= ~RCC_CR_HSION;
 8000bac:	438b      	bics	r3, r1
 8000bae:	6013      	str	r3, [r2, #0]
}
 8000bb0:	e7fb      	b.n	8000baa <RCC_HSICmd+0xe>
 8000bb2:	46c0      	nop			@ (mov r8, r8)
 8000bb4:	40021000 	.word	0x40021000

08000bb8 <RCC_AdjustHSI14CalibrationValue>:
  tmpreg &= ~RCC_CR2_HSI14TRIM;
 8000bb8:	21f8      	movs	r1, #248	@ 0xf8
  tmpreg = RCC->CR2;
 8000bba:	4a03      	ldr	r2, [pc, #12]	@ (8000bc8 <RCC_AdjustHSI14CalibrationValue+0x10>)
  tmpreg |= (uint32_t)HSI14CalibrationValue << 3;
 8000bbc:	00c0      	lsls	r0, r0, #3
  tmpreg = RCC->CR2;
 8000bbe:	6b53      	ldr	r3, [r2, #52]	@ 0x34
  tmpreg &= ~RCC_CR2_HSI14TRIM;
 8000bc0:	438b      	bics	r3, r1
  tmpreg |= (uint32_t)HSI14CalibrationValue << 3;
 8000bc2:	4318      	orrs	r0, r3
  RCC->CR2 = tmpreg;
 8000bc4:	6350      	str	r0, [r2, #52]	@ 0x34
}
 8000bc6:	4770      	bx	lr
 8000bc8:	40021000 	.word	0x40021000

08000bcc <RCC_HSI14Cmd>:
    RCC->CR2 |= RCC_CR2_HSI14ON;
 8000bcc:	4a05      	ldr	r2, [pc, #20]	@ (8000be4 <RCC_HSI14Cmd+0x18>)
 8000bce:	2101      	movs	r1, #1
 8000bd0:	6b53      	ldr	r3, [r2, #52]	@ 0x34
  if (NewState != DISABLE)
 8000bd2:	2800      	cmp	r0, #0
 8000bd4:	d002      	beq.n	8000bdc <RCC_HSI14Cmd+0x10>
    RCC->CR2 |= RCC_CR2_HSI14ON;
 8000bd6:	430b      	orrs	r3, r1
 8000bd8:	6353      	str	r3, [r2, #52]	@ 0x34
}
 8000bda:	4770      	bx	lr
    RCC->CR2 &= ~RCC_CR2_HSI14ON;
 8000bdc:	438b      	bics	r3, r1
 8000bde:	6353      	str	r3, [r2, #52]	@ 0x34
}
 8000be0:	e7fb      	b.n	8000bda <RCC_HSI14Cmd+0xe>
 8000be2:	46c0      	nop			@ (mov r8, r8)
 8000be4:	40021000 	.word	0x40021000

08000be8 <RCC_HSI14ADCRequestCmd>:
    RCC->CR2 &= ~RCC_CR2_HSI14DIS;
 8000be8:	4a05      	ldr	r2, [pc, #20]	@ (8000c00 <RCC_HSI14ADCRequestCmd+0x18>)
 8000bea:	2104      	movs	r1, #4
 8000bec:	6b53      	ldr	r3, [r2, #52]	@ 0x34
  if (NewState != DISABLE)
 8000bee:	2800      	cmp	r0, #0
 8000bf0:	d002      	beq.n	8000bf8 <RCC_HSI14ADCRequestCmd+0x10>
    RCC->CR2 &= ~RCC_CR2_HSI14DIS;
 8000bf2:	438b      	bics	r3, r1
 8000bf4:	6353      	str	r3, [r2, #52]	@ 0x34
}
 8000bf6:	4770      	bx	lr
    RCC->CR2 |= RCC_CR2_HSI14DIS;
 8000bf8:	430b      	orrs	r3, r1
 8000bfa:	6353      	str	r3, [r2, #52]	@ 0x34
}
 8000bfc:	e7fb      	b.n	8000bf6 <RCC_HSI14ADCRequestCmd+0xe>
 8000bfe:	46c0      	nop			@ (mov r8, r8)
 8000c00:	40021000 	.word	0x40021000

08000c04 <RCC_LSEConfig>:
  RCC->BDCR &= ~(RCC_BDCR_LSEON);
 8000c04:	2101      	movs	r1, #1
 8000c06:	4b06      	ldr	r3, [pc, #24]	@ (8000c20 <RCC_LSEConfig+0x1c>)
 8000c08:	6a1a      	ldr	r2, [r3, #32]
 8000c0a:	438a      	bics	r2, r1
 8000c0c:	621a      	str	r2, [r3, #32]
  RCC->BDCR &= ~(RCC_BDCR_LSEBYP);
 8000c0e:	6a1a      	ldr	r2, [r3, #32]
 8000c10:	3103      	adds	r1, #3
 8000c12:	438a      	bics	r2, r1
 8000c14:	621a      	str	r2, [r3, #32]
  RCC->BDCR |= RCC_LSE;
 8000c16:	6a1a      	ldr	r2, [r3, #32]
 8000c18:	4302      	orrs	r2, r0
 8000c1a:	621a      	str	r2, [r3, #32]
}
 8000c1c:	4770      	bx	lr
 8000c1e:	46c0      	nop			@ (mov r8, r8)
 8000c20:	40021000 	.word	0x40021000

08000c24 <RCC_LSEDriveConfig>:
  RCC->BDCR &= ~(RCC_BDCR_LSEDRV);
 8000c24:	2118      	movs	r1, #24
 8000c26:	4b04      	ldr	r3, [pc, #16]	@ (8000c38 <RCC_LSEDriveConfig+0x14>)
 8000c28:	6a1a      	ldr	r2, [r3, #32]
 8000c2a:	438a      	bics	r2, r1
 8000c2c:	621a      	str	r2, [r3, #32]
  RCC->BDCR |= RCC_LSEDrive;
 8000c2e:	6a1a      	ldr	r2, [r3, #32]
 8000c30:	4302      	orrs	r2, r0
 8000c32:	621a      	str	r2, [r3, #32]
}
 8000c34:	4770      	bx	lr
 8000c36:	46c0      	nop			@ (mov r8, r8)
 8000c38:	40021000 	.word	0x40021000

08000c3c <RCC_LSICmd>:
    RCC->CSR |= RCC_CSR_LSION;
 8000c3c:	4a05      	ldr	r2, [pc, #20]	@ (8000c54 <RCC_LSICmd+0x18>)
 8000c3e:	2101      	movs	r1, #1
 8000c40:	6a53      	ldr	r3, [r2, #36]	@ 0x24
  if (NewState != DISABLE)
 8000c42:	2800      	cmp	r0, #0
 8000c44:	d002      	beq.n	8000c4c <RCC_LSICmd+0x10>
    RCC->CSR |= RCC_CSR_LSION;
 8000c46:	430b      	orrs	r3, r1
 8000c48:	6253      	str	r3, [r2, #36]	@ 0x24
}
 8000c4a:	4770      	bx	lr
    RCC->CSR &= ~RCC_CSR_LSION;
 8000c4c:	438b      	bics	r3, r1
 8000c4e:	6253      	str	r3, [r2, #36]	@ 0x24
}
 8000c50:	e7fb      	b.n	8000c4a <RCC_LSICmd+0xe>
 8000c52:	46c0      	nop			@ (mov r8, r8)
 8000c54:	40021000 	.word	0x40021000

08000c58 <RCC_PLLConfig>:
  RCC->CFGR &= ~(RCC_CFGR_PLLMULL | RCC_CFGR_PLLSRC);
 8000c58:	4a05      	ldr	r2, [pc, #20]	@ (8000c70 <RCC_PLLConfig+0x18>)
{
 8000c5a:	b510      	push	{r4, lr}
  RCC->CFGR &= ~(RCC_CFGR_PLLMULL | RCC_CFGR_PLLSRC);
 8000c5c:	6853      	ldr	r3, [r2, #4]
 8000c5e:	4c05      	ldr	r4, [pc, #20]	@ (8000c74 <RCC_PLLConfig+0x1c>)
 8000c60:	4023      	ands	r3, r4
 8000c62:	6053      	str	r3, [r2, #4]
  RCC->CFGR |= (uint32_t)(RCC_PLLSource | RCC_PLLMul);
 8000c64:	6853      	ldr	r3, [r2, #4]
 8000c66:	430b      	orrs	r3, r1
 8000c68:	4303      	orrs	r3, r0
 8000c6a:	6053      	str	r3, [r2, #4]
}
 8000c6c:	bd10      	pop	{r4, pc}
 8000c6e:	46c0      	nop			@ (mov r8, r8)
 8000c70:	40021000 	.word	0x40021000
 8000c74:	ffc2ffff 	.word	0xffc2ffff

08000c78 <RCC_PLLCmd>:
    RCC->CR |= RCC_CR_PLLON;
 8000c78:	4a06      	ldr	r2, [pc, #24]	@ (8000c94 <RCC_PLLCmd+0x1c>)
  if (NewState != DISABLE)
 8000c7a:	2800      	cmp	r0, #0
 8000c7c:	d005      	beq.n	8000c8a <RCC_PLLCmd+0x12>
    RCC->CR |= RCC_CR_PLLON;
 8000c7e:	2380      	movs	r3, #128	@ 0x80
 8000c80:	6811      	ldr	r1, [r2, #0]
 8000c82:	045b      	lsls	r3, r3, #17
 8000c84:	430b      	orrs	r3, r1
 8000c86:	6013      	str	r3, [r2, #0]
}
 8000c88:	4770      	bx	lr
    RCC->CR &= ~RCC_CR_PLLON;
 8000c8a:	6813      	ldr	r3, [r2, #0]
 8000c8c:	4902      	ldr	r1, [pc, #8]	@ (8000c98 <RCC_PLLCmd+0x20>)
 8000c8e:	400b      	ands	r3, r1
 8000c90:	6013      	str	r3, [r2, #0]
}
 8000c92:	e7f9      	b.n	8000c88 <RCC_PLLCmd+0x10>
 8000c94:	40021000 	.word	0x40021000
 8000c98:	feffffff 	.word	0xfeffffff

08000c9c <RCC_PREDIV1Config>:
  tmpreg &= ~(RCC_CFGR2_PREDIV1);
 8000c9c:	210f      	movs	r1, #15
  tmpreg = RCC->CFGR2;
 8000c9e:	4a03      	ldr	r2, [pc, #12]	@ (8000cac <RCC_PREDIV1Config+0x10>)
 8000ca0:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
  tmpreg &= ~(RCC_CFGR2_PREDIV1);
 8000ca2:	438b      	bics	r3, r1
  tmpreg |= RCC_PREDIV1_Div;
 8000ca4:	4303      	orrs	r3, r0
  RCC->CFGR2 = tmpreg;
 8000ca6:	62d3      	str	r3, [r2, #44]	@ 0x2c
}
 8000ca8:	4770      	bx	lr
 8000caa:	46c0      	nop			@ (mov r8, r8)
 8000cac:	40021000 	.word	0x40021000

08000cb0 <RCC_ClockSecuritySystemCmd>:
    RCC->CR |= RCC_CR_CSSON;
 8000cb0:	4a06      	ldr	r2, [pc, #24]	@ (8000ccc <RCC_ClockSecuritySystemCmd+0x1c>)
  if (NewState != DISABLE)
 8000cb2:	2800      	cmp	r0, #0
 8000cb4:	d005      	beq.n	8000cc2 <RCC_ClockSecuritySystemCmd+0x12>
    RCC->CR |= RCC_CR_CSSON;
 8000cb6:	2380      	movs	r3, #128	@ 0x80
 8000cb8:	6811      	ldr	r1, [r2, #0]
 8000cba:	031b      	lsls	r3, r3, #12
 8000cbc:	430b      	orrs	r3, r1
 8000cbe:	6013      	str	r3, [r2, #0]
}
 8000cc0:	4770      	bx	lr
    RCC->CR &= ~RCC_CR_CSSON;
 8000cc2:	6813      	ldr	r3, [r2, #0]
 8000cc4:	4902      	ldr	r1, [pc, #8]	@ (8000cd0 <RCC_ClockSecuritySystemCmd+0x20>)
 8000cc6:	400b      	ands	r3, r1
 8000cc8:	6013      	str	r3, [r2, #0]
}
 8000cca:	e7f9      	b.n	8000cc0 <RCC_ClockSecuritySystemCmd+0x10>
 8000ccc:	40021000 	.word	0x40021000
 8000cd0:	fff7ffff 	.word	0xfff7ffff

08000cd4 <RCC_MCOConfig>:
  *(__IO uint8_t *) CFGR_BYTE3_ADDRESS =  RCC_MCOSource;
 8000cd4:	4b01      	ldr	r3, [pc, #4]	@ (8000cdc <RCC_MCOConfig+0x8>)
 8000cd6:	7018      	strb	r0, [r3, #0]
}
 8000cd8:	4770      	bx	lr
 8000cda:	46c0      	nop			@ (mov r8, r8)
 8000cdc:	40021007 	.word	0x40021007

08000ce0 <RCC_SYSCLKConfig>:
  tmpreg &= ~RCC_CFGR_SW;
 8000ce0:	2103      	movs	r1, #3
  tmpreg = RCC->CFGR;
 8000ce2:	4a03      	ldr	r2, [pc, #12]	@ (8000cf0 <RCC_SYSCLKConfig+0x10>)
 8000ce4:	6853      	ldr	r3, [r2, #4]
  tmpreg &= ~RCC_CFGR_SW;
 8000ce6:	438b      	bics	r3, r1
  tmpreg |= RCC_SYSCLKSource;
 8000ce8:	4303      	orrs	r3, r0
  RCC->CFGR = tmpreg;
 8000cea:	6053      	str	r3, [r2, #4]
}
 8000cec:	4770      	bx	lr
 8000cee:	46c0      	nop			@ (mov r8, r8)
 8000cf0:	40021000 	.word	0x40021000

08000cf4 <RCC_GetSYSCLKSource>:
  return ((uint8_t)(RCC->CFGR & RCC_CFGR_SWS));
 8000cf4:	200c      	movs	r0, #12
 8000cf6:	4b02      	ldr	r3, [pc, #8]	@ (8000d00 <RCC_GetSYSCLKSource+0xc>)
 8000cf8:	685b      	ldr	r3, [r3, #4]
 8000cfa:	4018      	ands	r0, r3
}
 8000cfc:	4770      	bx	lr
 8000cfe:	46c0      	nop			@ (mov r8, r8)
 8000d00:	40021000 	.word	0x40021000

08000d04 <RCC_HCLKConfig>:
  tmpreg &= ~RCC_CFGR_HPRE;
 8000d04:	21f0      	movs	r1, #240	@ 0xf0
  tmpreg = RCC->CFGR;
 8000d06:	4a03      	ldr	r2, [pc, #12]	@ (8000d14 <RCC_HCLKConfig+0x10>)
 8000d08:	6853      	ldr	r3, [r2, #4]
  tmpreg &= ~RCC_CFGR_HPRE;
 8000d0a:	438b      	bics	r3, r1
  tmpreg |= RCC_SYSCLK;
 8000d0c:	4303      	orrs	r3, r0
  RCC->CFGR = tmpreg;
 8000d0e:	6053      	str	r3, [r2, #4]
}
 8000d10:	4770      	bx	lr
 8000d12:	46c0      	nop			@ (mov r8, r8)
 8000d14:	40021000 	.word	0x40021000

08000d18 <RCC_PCLKConfig>:
  tmpreg = RCC->CFGR;
 8000d18:	4a03      	ldr	r2, [pc, #12]	@ (8000d28 <RCC_PCLKConfig+0x10>)
  tmpreg &= ~RCC_CFGR_PPRE;
 8000d1a:	4904      	ldr	r1, [pc, #16]	@ (8000d2c <RCC_PCLKConfig+0x14>)
  tmpreg = RCC->CFGR;
 8000d1c:	6853      	ldr	r3, [r2, #4]
  tmpreg &= ~RCC_CFGR_PPRE;
 8000d1e:	400b      	ands	r3, r1
  tmpreg |= RCC_HCLK;
 8000d20:	4303      	orrs	r3, r0
  RCC->CFGR = tmpreg;
 8000d22:	6053      	str	r3, [r2, #4]
}
 8000d24:	4770      	bx	lr
 8000d26:	46c0      	nop			@ (mov r8, r8)
 8000d28:	40021000 	.word	0x40021000
 8000d2c:	fffff8ff 	.word	0xfffff8ff

08000d30 <RCC_ADCCLKConfig>:
  RCC->CFGR &= ~RCC_CFGR_ADCPRE;
 8000d30:	4b09      	ldr	r3, [pc, #36]	@ (8000d58 <RCC_ADCCLKConfig+0x28>)
 8000d32:	490a      	ldr	r1, [pc, #40]	@ (8000d5c <RCC_ADCCLKConfig+0x2c>)
 8000d34:	685a      	ldr	r2, [r3, #4]
 8000d36:	400a      	ands	r2, r1
 8000d38:	605a      	str	r2, [r3, #4]
  RCC->CFGR |= RCC_ADCCLK & 0xFFFF;
 8000d3a:	6859      	ldr	r1, [r3, #4]
 8000d3c:	0402      	lsls	r2, r0, #16
 8000d3e:	0c12      	lsrs	r2, r2, #16
 8000d40:	430a      	orrs	r2, r1
 8000d42:	605a      	str	r2, [r3, #4]
  RCC->CFGR3 &= ~RCC_CFGR3_ADCSW; 
 8000d44:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000d46:	4906      	ldr	r1, [pc, #24]	@ (8000d60 <RCC_ADCCLKConfig+0x30>)
  RCC->CFGR3 |= RCC_ADCCLK >> 16;  
 8000d48:	0c00      	lsrs	r0, r0, #16
  RCC->CFGR3 &= ~RCC_CFGR3_ADCSW; 
 8000d4a:	400a      	ands	r2, r1
 8000d4c:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC->CFGR3 |= RCC_ADCCLK >> 16;  
 8000d4e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000d50:	4310      	orrs	r0, r2
 8000d52:	6318      	str	r0, [r3, #48]	@ 0x30
}
 8000d54:	4770      	bx	lr
 8000d56:	46c0      	nop			@ (mov r8, r8)
 8000d58:	40021000 	.word	0x40021000
 8000d5c:	ffffbfff 	.word	0xffffbfff
 8000d60:	fffffeff 	.word	0xfffffeff

08000d64 <RCC_CECCLKConfig>:
  RCC->CFGR3 &= ~RCC_CFGR3_CECSW;
 8000d64:	2140      	movs	r1, #64	@ 0x40
 8000d66:	4b04      	ldr	r3, [pc, #16]	@ (8000d78 <RCC_CECCLKConfig+0x14>)
 8000d68:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000d6a:	438a      	bics	r2, r1
 8000d6c:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC->CFGR3 |= RCC_CECCLK;
 8000d6e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000d70:	4302      	orrs	r2, r0
 8000d72:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8000d74:	4770      	bx	lr
 8000d76:	46c0      	nop			@ (mov r8, r8)
 8000d78:	40021000 	.word	0x40021000

08000d7c <RCC_I2CCLKConfig>:
  RCC->CFGR3 &= ~RCC_CFGR3_I2C1SW;
 8000d7c:	2110      	movs	r1, #16
 8000d7e:	4b04      	ldr	r3, [pc, #16]	@ (8000d90 <RCC_I2CCLKConfig+0x14>)
 8000d80:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000d82:	438a      	bics	r2, r1
 8000d84:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC->CFGR3 |= RCC_I2CCLK;
 8000d86:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000d88:	4302      	orrs	r2, r0
 8000d8a:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8000d8c:	4770      	bx	lr
 8000d8e:	46c0      	nop			@ (mov r8, r8)
 8000d90:	40021000 	.word	0x40021000

08000d94 <RCC_USARTCLKConfig>:
  RCC->CFGR3 &= ~RCC_CFGR3_USART1SW;
 8000d94:	2103      	movs	r1, #3
 8000d96:	4b04      	ldr	r3, [pc, #16]	@ (8000da8 <RCC_USARTCLKConfig+0x14>)
 8000d98:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000d9a:	438a      	bics	r2, r1
 8000d9c:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC->CFGR3 |= RCC_USARTCLK;
 8000d9e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000da0:	4302      	orrs	r2, r0
 8000da2:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8000da4:	4770      	bx	lr
 8000da6:	46c0      	nop			@ (mov r8, r8)
 8000da8:	40021000 	.word	0x40021000

08000dac <RCC_GetClocksFreq>:
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8000dac:	230c      	movs	r3, #12
 8000dae:	4a34      	ldr	r2, [pc, #208]	@ (8000e80 <RCC_GetClocksFreq+0xd4>)
{
 8000db0:	b570      	push	{r4, r5, r6, lr}
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8000db2:	6851      	ldr	r1, [r2, #4]
{
 8000db4:	0004      	movs	r4, r0
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8000db6:	400b      	ands	r3, r1
  switch (tmp)
 8000db8:	2b08      	cmp	r3, #8
 8000dba:	d042      	beq.n	8000e42 <RCC_GetClocksFreq+0x96>
 8000dbc:	4831      	ldr	r0, [pc, #196]	@ (8000e84 <RCC_GetClocksFreq+0xd8>)
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8000dbe:	0002      	movs	r2, r0
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 8000dc0:	492f      	ldr	r1, [pc, #188]	@ (8000e80 <RCC_GetClocksFreq+0xd4>)
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8000dc2:	6020      	str	r0, [r4, #0]
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 8000dc4:	684b      	ldr	r3, [r1, #4]
  presc = APBAHBPrescTable[tmp]; 
 8000dc6:	4d30      	ldr	r5, [pc, #192]	@ (8000e88 <RCC_GetClocksFreq+0xdc>)
  tmp = tmp >> 4;
 8000dc8:	061b      	lsls	r3, r3, #24
 8000dca:	0f1b      	lsrs	r3, r3, #28
  presc = APBAHBPrescTable[tmp]; 
 8000dcc:	5ceb      	ldrb	r3, [r5, r3]
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8000dce:	40da      	lsrs	r2, r3
 8000dd0:	6062      	str	r2, [r4, #4]
  tmp = RCC->CFGR & RCC_CFGR_PPRE;
 8000dd2:	684b      	ldr	r3, [r1, #4]
  tmp = tmp >> 8;
 8000dd4:	055b      	lsls	r3, r3, #21
 8000dd6:	0f5b      	lsrs	r3, r3, #29
  presc = APBAHBPrescTable[tmp];
 8000dd8:	5ceb      	ldrb	r3, [r5, r3]
  RCC_Clocks->PCLK_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8000dda:	40da      	lsrs	r2, r3
 8000ddc:	60a2      	str	r2, [r4, #8]
  if((RCC->CFGR3 & RCC_CFGR3_ADCSW) != RCC_CFGR3_ADCSW)
 8000dde:	6b0b      	ldr	r3, [r1, #48]	@ 0x30
 8000de0:	05db      	lsls	r3, r3, #23
 8000de2:	d51b      	bpl.n	8000e1c <RCC_GetClocksFreq+0x70>
    if((RCC->CFGR & RCC_CFGR_ADCPRE) != RCC_CFGR_ADCPRE)
 8000de4:	6849      	ldr	r1, [r1, #4]
      RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK_Frequency >> 2;
 8000de6:	0893      	lsrs	r3, r2, #2
    if((RCC->CFGR & RCC_CFGR_ADCPRE) != RCC_CFGR_ADCPRE)
 8000de8:	0449      	lsls	r1, r1, #17
 8000dea:	d528      	bpl.n	8000e3e <RCC_GetClocksFreq+0x92>
    RCC_Clocks->CECCLK_Frequency = HSI_VALUE / 244;
 8000dec:	2511      	movs	r5, #17
  if((RCC->CFGR3 & RCC_CFGR3_CECSW) != RCC_CFGR3_CECSW)
 8000dee:	4924      	ldr	r1, [pc, #144]	@ (8000e80 <RCC_GetClocksFreq+0xd4>)
    RCC_Clocks->ADCCLK_Frequency = HSI14_VALUE;
 8000df0:	60e3      	str	r3, [r4, #12]
  if((RCC->CFGR3 & RCC_CFGR3_CECSW) != RCC_CFGR3_CECSW)
 8000df2:	6b0b      	ldr	r3, [r1, #48]	@ 0x30
 8000df4:	065b      	lsls	r3, r3, #25
    RCC_Clocks->CECCLK_Frequency = HSI_VALUE / 244;
 8000df6:	17db      	asrs	r3, r3, #31
 8000df8:	43ab      	bics	r3, r5
 8000dfa:	4d24      	ldr	r5, [pc, #144]	@ (8000e8c <RCC_GetClocksFreq+0xe0>)
 8000dfc:	46ac      	mov	ip, r5
 8000dfe:	4463      	add	r3, ip
 8000e00:	6123      	str	r3, [r4, #16]
  if((RCC->CFGR3 & RCC_CFGR3_I2C1SW) != RCC_CFGR3_I2C1SW)
 8000e02:	6b0b      	ldr	r3, [r1, #48]	@ 0x30
    RCC_Clocks->I2C1CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 8000e04:	0001      	movs	r1, r0
  if((RCC->CFGR3 & RCC_CFGR3_I2C1SW) != RCC_CFGR3_I2C1SW)
 8000e06:	06db      	lsls	r3, r3, #27
 8000e08:	d400      	bmi.n	8000e0c <RCC_GetClocksFreq+0x60>
    RCC_Clocks->I2C1CLK_Frequency = HSI_VALUE;
 8000e0a:	491e      	ldr	r1, [pc, #120]	@ (8000e84 <RCC_GetClocksFreq+0xd8>)
  if((RCC->CFGR3 & RCC_CFGR3_USART1SW) == 0x0)
 8000e0c:	2303      	movs	r3, #3
 8000e0e:	6161      	str	r1, [r4, #20]
 8000e10:	491b      	ldr	r1, [pc, #108]	@ (8000e80 <RCC_GetClocksFreq+0xd4>)
 8000e12:	6b0d      	ldr	r5, [r1, #48]	@ 0x30
 8000e14:	422b      	tst	r3, r5
 8000e16:	d103      	bne.n	8000e20 <RCC_GetClocksFreq+0x74>
    RCC_Clocks->USART1CLK_Frequency = RCC_Clocks->PCLK_Frequency;
 8000e18:	61a2      	str	r2, [r4, #24]
}
 8000e1a:	bd70      	pop	{r4, r5, r6, pc}
 8000e1c:	4b1c      	ldr	r3, [pc, #112]	@ (8000e90 <RCC_GetClocksFreq+0xe4>)
 8000e1e:	e7e5      	b.n	8000dec <RCC_GetClocksFreq+0x40>
  else if((RCC->CFGR3 & RCC_CFGR3_USART1SW) == RCC_CFGR3_USART1SW_0)
 8000e20:	6b0a      	ldr	r2, [r1, #48]	@ 0x30
 8000e22:	401a      	ands	r2, r3
 8000e24:	2a01      	cmp	r2, #1
 8000e26:	d01c      	beq.n	8000e62 <RCC_GetClocksFreq+0xb6>
  else if((RCC->CFGR3 & RCC_CFGR3_USART1SW) == RCC_CFGR3_USART1SW_1)
 8000e28:	6b0a      	ldr	r2, [r1, #48]	@ 0x30
 8000e2a:	401a      	ands	r2, r3
 8000e2c:	2a02      	cmp	r2, #2
 8000e2e:	d022      	beq.n	8000e76 <RCC_GetClocksFreq+0xca>
  else if((RCC->CFGR3 & RCC_CFGR3_USART1SW) == RCC_CFGR3_USART1SW)
 8000e30:	6b0a      	ldr	r2, [r1, #48]	@ 0x30
 8000e32:	4013      	ands	r3, r2
 8000e34:	2b03      	cmp	r3, #3
 8000e36:	d1f0      	bne.n	8000e1a <RCC_GetClocksFreq+0x6e>
    RCC_Clocks->USART1CLK_Frequency = HSI_VALUE;
 8000e38:	4b12      	ldr	r3, [pc, #72]	@ (8000e84 <RCC_GetClocksFreq+0xd8>)
 8000e3a:	61a3      	str	r3, [r4, #24]
}
 8000e3c:	e7ed      	b.n	8000e1a <RCC_GetClocksFreq+0x6e>
      RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK_Frequency >> 1;
 8000e3e:	0853      	lsrs	r3, r2, #1
 8000e40:	e7d4      	b.n	8000dec <RCC_GetClocksFreq+0x40>
      pllmull = ( pllmull >> 18) + 2;
 8000e42:	210f      	movs	r1, #15
      pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 8000e44:	6850      	ldr	r0, [r2, #4]
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 8000e46:	6853      	ldr	r3, [r2, #4]
      pllmull = ( pllmull >> 18) + 2;
 8000e48:	0c80      	lsrs	r0, r0, #18
 8000e4a:	4008      	ands	r0, r1
 8000e4c:	1c85      	adds	r5, r0, #2
      if (pllsource == 0x00)
 8000e4e:	03db      	lsls	r3, r3, #15
 8000e50:	d409      	bmi.n	8000e66 <RCC_GetClocksFreq+0xba>
        RCC_Clocks->SYSCLK_Frequency = (HSI_VALUE >> 1) * pllmull;
 8000e52:	016a      	lsls	r2, r5, #5
 8000e54:	1b52      	subs	r2, r2, r5
 8000e56:	0193      	lsls	r3, r2, #6
 8000e58:	1a9b      	subs	r3, r3, r2
 8000e5a:	00db      	lsls	r3, r3, #3
 8000e5c:	195b      	adds	r3, r3, r5
 8000e5e:	0218      	lsls	r0, r3, #8
 8000e60:	e7ad      	b.n	8000dbe <RCC_GetClocksFreq+0x12>
    RCC_Clocks->USART1CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 8000e62:	61a0      	str	r0, [r4, #24]
 8000e64:	e7d9      	b.n	8000e1a <RCC_GetClocksFreq+0x6e>
        prediv1factor = (RCC->CFGR2 & RCC_CFGR2_PREDIV1) + 1;
 8000e66:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
        RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE / prediv1factor) * pllmull; 
 8000e68:	4806      	ldr	r0, [pc, #24]	@ (8000e84 <RCC_GetClocksFreq+0xd8>)
        prediv1factor = (RCC->CFGR2 & RCC_CFGR2_PREDIV1) + 1;
 8000e6a:	4019      	ands	r1, r3
 8000e6c:	3101      	adds	r1, #1
        RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE / prediv1factor) * pllmull; 
 8000e6e:	f000 fa6d 	bl	800134c <__udivsi3>
 8000e72:	4368      	muls	r0, r5
 8000e74:	e7a3      	b.n	8000dbe <RCC_GetClocksFreq+0x12>
    RCC_Clocks->USART1CLK_Frequency = LSE_VALUE;
 8000e76:	2380      	movs	r3, #128	@ 0x80
 8000e78:	021b      	lsls	r3, r3, #8
 8000e7a:	61a3      	str	r3, [r4, #24]
 8000e7c:	e7cd      	b.n	8000e1a <RCC_GetClocksFreq+0x6e>
 8000e7e:	46c0      	nop			@ (mov r8, r8)
 8000e80:	40021000 	.word	0x40021000
 8000e84:	007a1200 	.word	0x007a1200
 8000e88:	08003380 	.word	0x08003380
 8000e8c:	00008012 	.word	0x00008012
 8000e90:	00d59f80 	.word	0x00d59f80

08000e94 <RCC_RTCCLKConfig>:
  RCC->BDCR |= RCC_RTCCLKSource;
 8000e94:	4a02      	ldr	r2, [pc, #8]	@ (8000ea0 <RCC_RTCCLKConfig+0xc>)
 8000e96:	6a13      	ldr	r3, [r2, #32]
 8000e98:	4303      	orrs	r3, r0
 8000e9a:	6213      	str	r3, [r2, #32]
}
 8000e9c:	4770      	bx	lr
 8000e9e:	46c0      	nop			@ (mov r8, r8)
 8000ea0:	40021000 	.word	0x40021000

08000ea4 <RCC_RTCCLKCmd>:
    RCC->BDCR |= RCC_BDCR_RTCEN;
 8000ea4:	4a06      	ldr	r2, [pc, #24]	@ (8000ec0 <RCC_RTCCLKCmd+0x1c>)
  if (NewState != DISABLE)
 8000ea6:	2800      	cmp	r0, #0
 8000ea8:	d005      	beq.n	8000eb6 <RCC_RTCCLKCmd+0x12>
    RCC->BDCR |= RCC_BDCR_RTCEN;
 8000eaa:	2380      	movs	r3, #128	@ 0x80
 8000eac:	6a11      	ldr	r1, [r2, #32]
 8000eae:	021b      	lsls	r3, r3, #8
 8000eb0:	430b      	orrs	r3, r1
 8000eb2:	6213      	str	r3, [r2, #32]
}
 8000eb4:	4770      	bx	lr
    RCC->BDCR &= ~RCC_BDCR_RTCEN;
 8000eb6:	6a13      	ldr	r3, [r2, #32]
 8000eb8:	4902      	ldr	r1, [pc, #8]	@ (8000ec4 <RCC_RTCCLKCmd+0x20>)
 8000eba:	400b      	ands	r3, r1
 8000ebc:	6213      	str	r3, [r2, #32]
}
 8000ebe:	e7f9      	b.n	8000eb4 <RCC_RTCCLKCmd+0x10>
 8000ec0:	40021000 	.word	0x40021000
 8000ec4:	ffff7fff 	.word	0xffff7fff

08000ec8 <RCC_BackupResetCmd>:
    RCC->BDCR |= RCC_BDCR_BDRST;
 8000ec8:	4a06      	ldr	r2, [pc, #24]	@ (8000ee4 <RCC_BackupResetCmd+0x1c>)
  if (NewState != DISABLE)
 8000eca:	2800      	cmp	r0, #0
 8000ecc:	d005      	beq.n	8000eda <RCC_BackupResetCmd+0x12>
    RCC->BDCR |= RCC_BDCR_BDRST;
 8000ece:	2380      	movs	r3, #128	@ 0x80
 8000ed0:	6a11      	ldr	r1, [r2, #32]
 8000ed2:	025b      	lsls	r3, r3, #9
 8000ed4:	430b      	orrs	r3, r1
 8000ed6:	6213      	str	r3, [r2, #32]
}
 8000ed8:	4770      	bx	lr
    RCC->BDCR &= ~RCC_BDCR_BDRST;
 8000eda:	6a13      	ldr	r3, [r2, #32]
 8000edc:	4902      	ldr	r1, [pc, #8]	@ (8000ee8 <RCC_BackupResetCmd+0x20>)
 8000ede:	400b      	ands	r3, r1
 8000ee0:	6213      	str	r3, [r2, #32]
}
 8000ee2:	e7f9      	b.n	8000ed8 <RCC_BackupResetCmd+0x10>
 8000ee4:	40021000 	.word	0x40021000
 8000ee8:	fffeffff 	.word	0xfffeffff

08000eec <RCC_AHBPeriphClockCmd>:
    RCC->AHBENR |= RCC_AHBPeriph;
 8000eec:	4a04      	ldr	r2, [pc, #16]	@ (8000f00 <RCC_AHBPeriphClockCmd+0x14>)
 8000eee:	6953      	ldr	r3, [r2, #20]
  if (NewState != DISABLE)
 8000ef0:	2900      	cmp	r1, #0
 8000ef2:	d002      	beq.n	8000efa <RCC_AHBPeriphClockCmd+0xe>
    RCC->AHBENR |= RCC_AHBPeriph;
 8000ef4:	4303      	orrs	r3, r0
 8000ef6:	6153      	str	r3, [r2, #20]
}
 8000ef8:	4770      	bx	lr
    RCC->AHBENR &= ~RCC_AHBPeriph;
 8000efa:	4383      	bics	r3, r0
 8000efc:	6153      	str	r3, [r2, #20]
}
 8000efe:	e7fb      	b.n	8000ef8 <RCC_AHBPeriphClockCmd+0xc>
 8000f00:	40021000 	.word	0x40021000

08000f04 <RCC_APB2PeriphClockCmd>:
    RCC->APB2ENR |= RCC_APB2Periph;
 8000f04:	4a04      	ldr	r2, [pc, #16]	@ (8000f18 <RCC_APB2PeriphClockCmd+0x14>)
 8000f06:	6993      	ldr	r3, [r2, #24]
  if (NewState != DISABLE)
 8000f08:	2900      	cmp	r1, #0
 8000f0a:	d002      	beq.n	8000f12 <RCC_APB2PeriphClockCmd+0xe>
    RCC->APB2ENR |= RCC_APB2Periph;
 8000f0c:	4303      	orrs	r3, r0
 8000f0e:	6193      	str	r3, [r2, #24]
}
 8000f10:	4770      	bx	lr
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8000f12:	4383      	bics	r3, r0
 8000f14:	6193      	str	r3, [r2, #24]
}
 8000f16:	e7fb      	b.n	8000f10 <RCC_APB2PeriphClockCmd+0xc>
 8000f18:	40021000 	.word	0x40021000

08000f1c <RCC_APB1PeriphClockCmd>:
    RCC->APB1ENR |= RCC_APB1Periph;
 8000f1c:	4a04      	ldr	r2, [pc, #16]	@ (8000f30 <RCC_APB1PeriphClockCmd+0x14>)
 8000f1e:	69d3      	ldr	r3, [r2, #28]
  if (NewState != DISABLE)
 8000f20:	2900      	cmp	r1, #0
 8000f22:	d002      	beq.n	8000f2a <RCC_APB1PeriphClockCmd+0xe>
    RCC->APB1ENR |= RCC_APB1Periph;
 8000f24:	4303      	orrs	r3, r0
 8000f26:	61d3      	str	r3, [r2, #28]
}
 8000f28:	4770      	bx	lr
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8000f2a:	4383      	bics	r3, r0
 8000f2c:	61d3      	str	r3, [r2, #28]
}
 8000f2e:	e7fb      	b.n	8000f28 <RCC_APB1PeriphClockCmd+0xc>
 8000f30:	40021000 	.word	0x40021000

08000f34 <RCC_AHBPeriphResetCmd>:
    RCC->AHBRSTR |= RCC_AHBPeriph;
 8000f34:	4a04      	ldr	r2, [pc, #16]	@ (8000f48 <RCC_AHBPeriphResetCmd+0x14>)
 8000f36:	6a93      	ldr	r3, [r2, #40]	@ 0x28
  if (NewState != DISABLE)
 8000f38:	2900      	cmp	r1, #0
 8000f3a:	d002      	beq.n	8000f42 <RCC_AHBPeriphResetCmd+0xe>
    RCC->AHBRSTR |= RCC_AHBPeriph;
 8000f3c:	4303      	orrs	r3, r0
 8000f3e:	6293      	str	r3, [r2, #40]	@ 0x28
}
 8000f40:	4770      	bx	lr
    RCC->AHBRSTR &= ~RCC_AHBPeriph;
 8000f42:	4383      	bics	r3, r0
 8000f44:	6293      	str	r3, [r2, #40]	@ 0x28
}
 8000f46:	e7fb      	b.n	8000f40 <RCC_AHBPeriphResetCmd+0xc>
 8000f48:	40021000 	.word	0x40021000

08000f4c <RCC_APB2PeriphResetCmd>:
    RCC->APB2RSTR |= RCC_APB2Periph;
 8000f4c:	4a04      	ldr	r2, [pc, #16]	@ (8000f60 <RCC_APB2PeriphResetCmd+0x14>)
 8000f4e:	68d3      	ldr	r3, [r2, #12]
  if (NewState != DISABLE)
 8000f50:	2900      	cmp	r1, #0
 8000f52:	d002      	beq.n	8000f5a <RCC_APB2PeriphResetCmd+0xe>
    RCC->APB2RSTR |= RCC_APB2Periph;
 8000f54:	4303      	orrs	r3, r0
 8000f56:	60d3      	str	r3, [r2, #12]
}
 8000f58:	4770      	bx	lr
    RCC->APB2RSTR &= ~RCC_APB2Periph;
 8000f5a:	4383      	bics	r3, r0
 8000f5c:	60d3      	str	r3, [r2, #12]
}
 8000f5e:	e7fb      	b.n	8000f58 <RCC_APB2PeriphResetCmd+0xc>
 8000f60:	40021000 	.word	0x40021000

08000f64 <RCC_APB1PeriphResetCmd>:
    RCC->APB1RSTR |= RCC_APB1Periph;
 8000f64:	4a04      	ldr	r2, [pc, #16]	@ (8000f78 <RCC_APB1PeriphResetCmd+0x14>)
 8000f66:	6913      	ldr	r3, [r2, #16]
  if (NewState != DISABLE)
 8000f68:	2900      	cmp	r1, #0
 8000f6a:	d002      	beq.n	8000f72 <RCC_APB1PeriphResetCmd+0xe>
    RCC->APB1RSTR |= RCC_APB1Periph;
 8000f6c:	4303      	orrs	r3, r0
 8000f6e:	6113      	str	r3, [r2, #16]
}
 8000f70:	4770      	bx	lr
    RCC->APB1RSTR &= ~RCC_APB1Periph;
 8000f72:	4383      	bics	r3, r0
 8000f74:	6113      	str	r3, [r2, #16]
}
 8000f76:	e7fb      	b.n	8000f70 <RCC_APB1PeriphResetCmd+0xc>
 8000f78:	40021000 	.word	0x40021000

08000f7c <RCC_ITConfig>:
    *(__IO uint8_t *) CIR_BYTE1_ADDRESS |= RCC_IT;
 8000f7c:	4a04      	ldr	r2, [pc, #16]	@ (8000f90 <RCC_ITConfig+0x14>)
 8000f7e:	7813      	ldrb	r3, [r2, #0]
  if (NewState != DISABLE)
 8000f80:	2900      	cmp	r1, #0
 8000f82:	d002      	beq.n	8000f8a <RCC_ITConfig+0xe>
    *(__IO uint8_t *) CIR_BYTE1_ADDRESS |= RCC_IT;
 8000f84:	4303      	orrs	r3, r0
 8000f86:	7013      	strb	r3, [r2, #0]
}
 8000f88:	4770      	bx	lr
    *(__IO uint8_t *) CIR_BYTE1_ADDRESS &= (uint8_t)~RCC_IT;
 8000f8a:	4383      	bics	r3, r0
 8000f8c:	7013      	strb	r3, [r2, #0]
}
 8000f8e:	e7fb      	b.n	8000f88 <RCC_ITConfig+0xc>
 8000f90:	40021009 	.word	0x40021009

08000f94 <RCC_GetFlagStatus>:
  tmp = RCC_FLAG >> 5;
 8000f94:	0943      	lsrs	r3, r0, #5
  if (tmp == 0)               /* The flag to check is in CR register */
 8000f96:	d107      	bne.n	8000fa8 <RCC_GetFlagStatus+0x14>
    statusreg = RCC->CR;
 8000f98:	4b0a      	ldr	r3, [pc, #40]	@ (8000fc4 <RCC_GetFlagStatus+0x30>)
 8000f9a:	681a      	ldr	r2, [r3, #0]
  tmp = RCC_FLAG & FLAG_MASK;
 8000f9c:	231f      	movs	r3, #31
 8000f9e:	4003      	ands	r3, r0
  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 8000fa0:	40da      	lsrs	r2, r3
  else
  {
    bitstatus = RESET;
  }
  /* Return the flag status */
  return bitstatus;
 8000fa2:	2001      	movs	r0, #1
 8000fa4:	4010      	ands	r0, r2
}
 8000fa6:	4770      	bx	lr
  else if (tmp == 1)          /* The flag to check is in BDCR register */
 8000fa8:	2b01      	cmp	r3, #1
 8000faa:	d004      	beq.n	8000fb6 <RCC_GetFlagStatus+0x22>
  else if (tmp == 2)          /* The flag to check is in CSR register */
 8000fac:	2b02      	cmp	r3, #2
 8000fae:	d005      	beq.n	8000fbc <RCC_GetFlagStatus+0x28>
    statusreg = RCC->CR2;
 8000fb0:	4b04      	ldr	r3, [pc, #16]	@ (8000fc4 <RCC_GetFlagStatus+0x30>)
 8000fb2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000fb4:	e7f2      	b.n	8000f9c <RCC_GetFlagStatus+0x8>
    statusreg = RCC->BDCR;
 8000fb6:	4b03      	ldr	r3, [pc, #12]	@ (8000fc4 <RCC_GetFlagStatus+0x30>)
 8000fb8:	6a1a      	ldr	r2, [r3, #32]
 8000fba:	e7ef      	b.n	8000f9c <RCC_GetFlagStatus+0x8>
    statusreg = RCC->CSR;
 8000fbc:	4b01      	ldr	r3, [pc, #4]	@ (8000fc4 <RCC_GetFlagStatus+0x30>)
 8000fbe:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000fc0:	e7ec      	b.n	8000f9c <RCC_GetFlagStatus+0x8>
 8000fc2:	46c0      	nop			@ (mov r8, r8)
 8000fc4:	40021000 	.word	0x40021000

08000fc8 <RCC_ClearFlag>:
  * @retval None
  */
void RCC_ClearFlag(void)
{
  /* Set RMVF bit to clear the reset flags */
  RCC->CSR |= RCC_CSR_RMVF;
 8000fc8:	2380      	movs	r3, #128	@ 0x80
 8000fca:	4a03      	ldr	r2, [pc, #12]	@ (8000fd8 <RCC_ClearFlag+0x10>)
 8000fcc:	045b      	lsls	r3, r3, #17
 8000fce:	6a51      	ldr	r1, [r2, #36]	@ 0x24
 8000fd0:	430b      	orrs	r3, r1
 8000fd2:	6253      	str	r3, [r2, #36]	@ 0x24
}
 8000fd4:	4770      	bx	lr
 8000fd6:	46c0      	nop			@ (mov r8, r8)
 8000fd8:	40021000 	.word	0x40021000

08000fdc <RCC_GetITStatus>:
  
  /* Check the parameters */
  assert_param(IS_RCC_GET_IT(RCC_IT));
  
  /* Check the status of the specified RCC interrupt */
  if ((RCC->CIR & RCC_IT) != (uint32_t)RESET)
 8000fdc:	4b03      	ldr	r3, [pc, #12]	@ (8000fec <RCC_GetITStatus+0x10>)
 8000fde:	689b      	ldr	r3, [r3, #8]
 8000fe0:	4003      	ands	r3, r0
 8000fe2:	1e5a      	subs	r2, r3, #1
 8000fe4:	4193      	sbcs	r3, r2
  else
  {
    bitstatus = RESET;
  }
  /* Return the RCC_IT status */
  return  bitstatus;
 8000fe6:	b2d8      	uxtb	r0, r3
}
 8000fe8:	4770      	bx	lr
 8000fea:	46c0      	nop			@ (mov r8, r8)
 8000fec:	40021000 	.word	0x40021000

08000ff0 <RCC_ClearITPendingBit>:
  /* Check the parameters */
  assert_param(IS_RCC_CLEAR_IT(RCC_IT));
  
  /* Perform Byte access to RCC_CIR[23:16] bits to clear the selected interrupt
     pending bits */
  *(__IO uint8_t *) CIR_BYTE2_ADDRESS = RCC_IT;
 8000ff0:	4b01      	ldr	r3, [pc, #4]	@ (8000ff8 <RCC_ClearITPendingBit+0x8>)
 8000ff2:	7018      	strb	r0, [r3, #0]
}
 8000ff4:	4770      	bx	lr
 8000ff6:	46c0      	nop			@ (mov r8, r8)
 8000ff8:	4002100a 	.word	0x4002100a

08000ffc <SPI_I2S_DeInit>:
void SPI_I2S_DeInit(SPI_TypeDef* SPIx)
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));

  if (SPIx == SPI1)
 8000ffc:	4b0e      	ldr	r3, [pc, #56]	@ (8001038 <SPI_I2S_DeInit+0x3c>)
{
 8000ffe:	b510      	push	{r4, lr}
  if (SPIx == SPI1)
 8001000:	4298      	cmp	r0, r3
 8001002:	d003      	beq.n	800100c <SPI_I2S_DeInit+0x10>
    /* Release SPI1 from reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, DISABLE);
  }
  else
  {
    if (SPIx == SPI2)
 8001004:	4b0d      	ldr	r3, [pc, #52]	@ (800103c <SPI_I2S_DeInit+0x40>)
 8001006:	4298      	cmp	r0, r3
 8001008:	d00b      	beq.n	8001022 <SPI_I2S_DeInit+0x26>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, ENABLE);
      /* Release SPI2 from reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, DISABLE);
    }
  }
}
 800100a:	bd10      	pop	{r4, pc}
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, ENABLE);
 800100c:	2080      	movs	r0, #128	@ 0x80
 800100e:	2101      	movs	r1, #1
 8001010:	0140      	lsls	r0, r0, #5
 8001012:	f7ff ff9b 	bl	8000f4c <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, DISABLE);
 8001016:	2080      	movs	r0, #128	@ 0x80
 8001018:	2100      	movs	r1, #0
 800101a:	0140      	lsls	r0, r0, #5
 800101c:	f7ff ff96 	bl	8000f4c <RCC_APB2PeriphResetCmd>
 8001020:	e7f3      	b.n	800100a <SPI_I2S_DeInit+0xe>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, ENABLE);
 8001022:	2080      	movs	r0, #128	@ 0x80
 8001024:	2101      	movs	r1, #1
 8001026:	01c0      	lsls	r0, r0, #7
 8001028:	f7ff ff9c 	bl	8000f64 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, DISABLE);
 800102c:	2080      	movs	r0, #128	@ 0x80
 800102e:	2100      	movs	r1, #0
 8001030:	01c0      	lsls	r0, r0, #7
 8001032:	f7ff ff97 	bl	8000f64 <RCC_APB1PeriphResetCmd>
}
 8001036:	e7e8      	b.n	800100a <SPI_I2S_DeInit+0xe>
 8001038:	40013000 	.word	0x40013000
 800103c:	40003800 	.word	0x40003800

08001040 <SPI_StructInit>:
  */
void SPI_StructInit(SPI_InitTypeDef* SPI_InitStruct)
{
/*--------------- Reset SPI init structure parameters values -----------------*/
  /* Initialize the SPI_Direction member */
  SPI_InitStruct->SPI_Direction = SPI_Direction_2Lines_FullDuplex;
 8001040:	2300      	movs	r3, #0
  /* Initialize the SPI_Mode member */
  SPI_InitStruct->SPI_Mode = SPI_Mode_Slave;
  /* Initialize the SPI_DataSize member */
  SPI_InitStruct->SPI_DataSize = SPI_DataSize_8b;
 8001042:	22e0      	movs	r2, #224	@ 0xe0
  SPI_InitStruct->SPI_Direction = SPI_Direction_2Lines_FullDuplex;
 8001044:	8003      	strh	r3, [r0, #0]
  SPI_InitStruct->SPI_Mode = SPI_Mode_Slave;
 8001046:	8043      	strh	r3, [r0, #2]
  SPI_InitStruct->SPI_DataSize = SPI_DataSize_8b;
 8001048:	00d2      	lsls	r2, r2, #3
  /* Initialize the SPI_CPOL member */
  SPI_InitStruct->SPI_CPOL = SPI_CPOL_Low;
 800104a:	80c3      	strh	r3, [r0, #6]
  /* Initialize the SPI_CPHA member */
  SPI_InitStruct->SPI_CPHA = SPI_CPHA_1Edge;
 800104c:	8103      	strh	r3, [r0, #8]
  /* Initialize the SPI_NSS member */
  SPI_InitStruct->SPI_NSS = SPI_NSS_Hard;
 800104e:	8143      	strh	r3, [r0, #10]
  /* Initialize the SPI_BaudRatePrescaler member */
  SPI_InitStruct->SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_2;
 8001050:	8183      	strh	r3, [r0, #12]
  /* Initialize the SPI_FirstBit member */
  SPI_InitStruct->SPI_FirstBit = SPI_FirstBit_MSB;
 8001052:	81c3      	strh	r3, [r0, #14]
  /* Initialize the SPI_CRCPolynomial member */
  SPI_InitStruct->SPI_CRCPolynomial = 7;
 8001054:	3307      	adds	r3, #7
  SPI_InitStruct->SPI_DataSize = SPI_DataSize_8b;
 8001056:	8082      	strh	r2, [r0, #4]
  SPI_InitStruct->SPI_CRCPolynomial = 7;
 8001058:	8203      	strh	r3, [r0, #16]
}
 800105a:	4770      	bx	lr

0800105c <SPI_Init>:

  /*---------------------------- SPIx CR1 Configuration ------------------------*/
  /* Get the SPIx CR1 value */
  tmpreg = SPIx->CR1;
  /* Clear BIDIMode, BIDIOE, RxONLY, SSM, SSI, LSBFirst, BR, CPOL and CPHA bits */
  tmpreg &= CR1_CLEAR_MASK;
 800105c:	22c1      	movs	r2, #193	@ 0xc1
  tmpreg = SPIx->CR1;
 800105e:	8803      	ldrh	r3, [r0, #0]
  tmpreg &= CR1_CLEAR_MASK;
 8001060:	0192      	lsls	r2, r2, #6
{
 8001062:	b510      	push	{r4, lr}
  tmpreg &= CR1_CLEAR_MASK;
 8001064:	401a      	ands	r2, r3
  /* Set SSM, SSI bit according to SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_FirstBit |
 8001066:	89cc      	ldrh	r4, [r1, #14]
 8001068:	880b      	ldrh	r3, [r1, #0]
 800106a:	4323      	orrs	r3, r4
 800106c:	88cc      	ldrh	r4, [r1, #6]
 800106e:	4323      	orrs	r3, r4
 8001070:	890c      	ldrh	r4, [r1, #8]
 8001072:	4323      	orrs	r3, r4
 8001074:	894c      	ldrh	r4, [r1, #10]
 8001076:	4323      	orrs	r3, r4
 8001078:	898c      	ldrh	r4, [r1, #12]
 800107a:	4323      	orrs	r3, r4
 800107c:	4313      	orrs	r3, r2
                      SPI_InitStruct->SPI_CPOL | SPI_InitStruct->SPI_CPHA |
                      SPI_InitStruct->SPI_NSS | SPI_InitStruct->SPI_BaudRatePrescaler);  
  /* Write to SPIx CR1 */
  SPIx->CR1 = tmpreg;
 800107e:	8003      	strh	r3, [r0, #0]
  /*-------------------------Data Size Configuration -----------------------*/
  /* Get the SPIx CR2 value */
  tmpreg = SPIx->CR2;
 8001080:	8883      	ldrh	r3, [r0, #4]
  /* Clear DS[3:0] bits */
  tmpreg &=(uint16_t)~SPI_CR2_DS;
 8001082:	4a09      	ldr	r2, [pc, #36]	@ (80010a8 <SPI_Init+0x4c>)
 8001084:	4013      	ands	r3, r2
  /* Configure SPIx: Data Size */
  tmpreg |= (uint16_t)(SPI_InitStruct->SPI_DataSize);
 8001086:	888a      	ldrh	r2, [r1, #4]
 8001088:	4313      	orrs	r3, r2
  
  /*---------------------------- SPIx CR1 Configuration ------------------------*/
  /* Get the SPIx CR1 value */
  tmpreg = SPIx->CR1;
  /* Clear MSTR bit */
  tmpreg &= CR1_CLEAR_MASK2;
 800108a:	2204      	movs	r2, #4
  SPIx->CR2 = tmpreg;
 800108c:	8083      	strh	r3, [r0, #4]
  SPIx->CRCPR = SPI_InitStruct->SPI_CRCPolynomial;
 800108e:	8a0b      	ldrh	r3, [r1, #16]
 8001090:	8203      	strh	r3, [r0, #16]
  tmpreg = SPIx->CR1;
 8001092:	8803      	ldrh	r3, [r0, #0]
  tmpreg &= CR1_CLEAR_MASK2;
 8001094:	4393      	bics	r3, r2
  /* Configure SPIx: master/slave mode */  
  /* Set MSTR bit according to SPI_Mode */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Mode);  
 8001096:	884a      	ldrh	r2, [r1, #2]
 8001098:	4313      	orrs	r3, r2
  /* Write to SPIx CR1 */
  SPIx->CR1 = tmpreg;  
 800109a:	8003      	strh	r3, [r0, #0]
  
  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  SPIx->I2SCFGR &= (uint16_t)~((uint16_t)SPI_I2SCFGR_I2SMOD);
 800109c:	8b83      	ldrh	r3, [r0, #28]
 800109e:	4a03      	ldr	r2, [pc, #12]	@ (80010ac <SPI_Init+0x50>)
 80010a0:	4013      	ands	r3, r2
 80010a2:	8383      	strh	r3, [r0, #28]
}
 80010a4:	bd10      	pop	{r4, pc}
 80010a6:	46c0      	nop			@ (mov r8, r8)
 80010a8:	fffff0ff 	.word	0xfffff0ff
 80010ac:	fffff7ff 	.word	0xfffff7ff

080010b0 <I2S_StructInit>:
  */
void I2S_StructInit(I2S_InitTypeDef* I2S_InitStruct)
{
/*--------------- Reset I2S init structure parameters values -----------------*/
  /* Initialize the I2S_Mode member */
  I2S_InitStruct->I2S_Mode = I2S_Mode_SlaveTx;
 80010b0:	2300      	movs	r3, #0

  /* Initialize the I2S_MCLKOutput member */
  I2S_InitStruct->I2S_MCLKOutput = I2S_MCLKOutput_Disable;

  /* Initialize the I2S_AudioFreq member */
  I2S_InitStruct->I2S_AudioFreq = I2S_AudioFreq_Default;
 80010b2:	2202      	movs	r2, #2
  I2S_InitStruct->I2S_Mode = I2S_Mode_SlaveTx;
 80010b4:	6003      	str	r3, [r0, #0]
 80010b6:	6043      	str	r3, [r0, #4]
  I2S_InitStruct->I2S_AudioFreq = I2S_AudioFreq_Default;
 80010b8:	6082      	str	r2, [r0, #8]

  /* Initialize the I2S_CPOL member */
  I2S_InitStruct->I2S_CPOL = I2S_CPOL_Low;
 80010ba:	8183      	strh	r3, [r0, #12]
}
 80010bc:	4770      	bx	lr
 80010be:	46c0      	nop			@ (mov r8, r8)

080010c0 <I2S_Init>:
  *         and the product configuration). But in case the prescaler value is greater 
  *         than 511, the default value (0x02) will be configured instead.
  * @retval None
  */
void I2S_Init(SPI_TypeDef* SPIx, I2S_InitTypeDef* I2S_InitStruct)
{
 80010c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80010c2:	46c6      	mov	lr, r8
 80010c4:	b500      	push	{lr}
  assert_param(IS_I2S_AUDIO_FREQ(I2S_InitStruct->I2S_AudioFreq));
  assert_param(IS_I2S_CPOL(I2S_InitStruct->I2S_CPOL));  

/*----------------------- SPIx I2SCFGR & I2SPR Configuration -----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  SPIx->I2SCFGR &= I2SCFGR_CLEAR_Mask; 
 80010c6:	4a27      	ldr	r2, [pc, #156]	@ (8001164 <I2S_Init+0xa4>)
 80010c8:	8b83      	ldrh	r3, [r0, #28]
{
 80010ca:	0006      	movs	r6, r0
  SPIx->I2SCFGR &= I2SCFGR_CLEAR_Mask; 
 80010cc:	4013      	ands	r3, r2
 80010ce:	8383      	strh	r3, [r0, #28]
  SPIx->I2SPR = 0x0002;
 80010d0:	2302      	movs	r3, #2
 80010d2:	8403      	strh	r3, [r0, #32]

  /* Get the I2SCFGR register value */
  tmpreg = SPIx->I2SCFGR;
 80010d4:	8b85      	ldrh	r5, [r0, #28]

  /* If the default value has to be written, reinitialize i2sdiv and i2sodd*/
  if(I2S_InitStruct->I2S_AudioFreq == I2S_AudioFreq_Default)
 80010d6:	688b      	ldr	r3, [r1, #8]
{
 80010d8:	000c      	movs	r4, r1
 80010da:	b088      	sub	sp, #32
  tmpreg = SPIx->I2SCFGR;
 80010dc:	b2ad      	uxth	r5, r5
  if(I2S_InitStruct->I2S_AudioFreq == I2S_AudioFreq_Default)
 80010de:	2b02      	cmp	r3, #2
 80010e0:	d039      	beq.n	8001156 <I2S_Init+0x96>
  }
  /* If the requested audio frequency is not the default, compute the prescaler */
  else
  {
    /* Check the frame length (For the Prescaler computing) */
    if(I2S_InitStruct->I2S_DataFormat == I2S_DataFormat_16b)
 80010e2:	8889      	ldrh	r1, [r1, #4]
      /* Packet length is 32 bits */
      packetlength = 2;
    }

    /* I2S Clock source is System clock: Get System Clock frequency */
    RCC_GetClocksFreq(&RCC_Clocks);      
 80010e4:	a801      	add	r0, sp, #4
      packetlength = 1;
 80010e6:	1e4b      	subs	r3, r1, #1
 80010e8:	4199      	sbcs	r1, r3
 80010ea:	1c4b      	adds	r3, r1, #1
 80010ec:	4698      	mov	r8, r3
    RCC_GetClocksFreq(&RCC_Clocks);      
 80010ee:	f7ff fe5d 	bl	8000dac <RCC_GetClocksFreq>

    /* Get the source clock value: based on System Clock value */
    sourceclock = RCC_Clocks.SYSCLK_Frequency;    

    /* Compute the Real divider depending on the MCLK output state with a floating point */
    if(I2S_InitStruct->I2S_MCLKOutput == I2S_MCLKOutput_Enable)
 80010f2:	2380      	movs	r3, #128	@ 0x80
 80010f4:	88e7      	ldrh	r7, [r4, #6]
    sourceclock = RCC_Clocks.SYSCLK_Frequency;    
 80010f6:	9801      	ldr	r0, [sp, #4]
    if(I2S_InitStruct->I2S_MCLKOutput == I2S_MCLKOutput_Enable)
 80010f8:	009b      	lsls	r3, r3, #2
 80010fa:	429f      	cmp	r7, r3
 80010fc:	d029      	beq.n	8001152 <I2S_Init+0x92>
      tmp = (uint16_t)(((((sourceclock / 256) * 10) / I2S_InitStruct->I2S_AudioFreq)) + 5);
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint16_t)(((((sourceclock / (32 * packetlength)) *10 ) / I2S_InitStruct->I2S_AudioFreq)) + 5);
 80010fe:	4643      	mov	r3, r8
 8001100:	0159      	lsls	r1, r3, #5
 8001102:	f000 f923 	bl	800134c <__udivsi3>
 8001106:	0083      	lsls	r3, r0, #2
 8001108:	1818      	adds	r0, r3, r0
 800110a:	68a1      	ldr	r1, [r4, #8]
 800110c:	0040      	lsls	r0, r0, #1
 800110e:	f000 f91d 	bl	800134c <__udivsi3>
 8001112:	3005      	adds	r0, #5
    }
    
    /* Remove the floating point */
    tmp = tmp / 10;
 8001114:	210a      	movs	r1, #10
      tmp = (uint16_t)(((((sourceclock / (32 * packetlength)) *10 ) / I2S_InitStruct->I2S_AudioFreq)) + 5);
 8001116:	b280      	uxth	r0, r0
    tmp = tmp / 10;
 8001118:	f000 f918 	bl	800134c <__udivsi3>

    /* Check the parity of the divider */
    i2sodd = (uint16_t)(tmp & (uint16_t)0x0001);
 800111c:	2301      	movs	r3, #1
 800111e:	4003      	ands	r3, r0

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint16_t)((tmp - i2sodd) / 2);
 8001120:	1ac0      	subs	r0, r0, r3
 8001122:	0840      	lsrs	r0, r0, #1
 8001124:	b280      	uxth	r0, r0
    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint16_t) (i2sodd << 8);
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2) || (i2sdiv > 0xFF))
 8001126:	1e81      	subs	r1, r0, #2
 8001128:	2202      	movs	r2, #2
 800112a:	29fd      	cmp	r1, #253	@ 0xfd
 800112c:	d916      	bls.n	800115c <I2S_Init+0x9c>
    i2sdiv = 2;
    i2sodd = 0;
  }

  /* Write to SPIx I2SPR register the computed value */
  SPIx->I2SPR = (uint16_t)(i2sdiv | (uint16_t)(i2sodd | (uint16_t)I2S_InitStruct->I2S_MCLKOutput));
 800112e:	4317      	orrs	r7, r2
 8001130:	8437      	strh	r7, [r6, #32]

  /* Configure the I2S with the SPI_InitStruct values */
  tmpreg |= (uint16_t)(SPI_I2SCFGR_I2SMOD | (uint16_t)(I2S_InitStruct->I2S_Mode | \
 8001132:	8823      	ldrh	r3, [r4, #0]
 8001134:	8862      	ldrh	r2, [r4, #2]
 8001136:	4313      	orrs	r3, r2
 8001138:	431d      	orrs	r5, r3
 800113a:	88a3      	ldrh	r3, [r4, #4]
 800113c:	431d      	orrs	r5, r3
 800113e:	89a3      	ldrh	r3, [r4, #12]
 8001140:	431d      	orrs	r5, r3
 8001142:	2380      	movs	r3, #128	@ 0x80
 8001144:	011b      	lsls	r3, r3, #4
 8001146:	432b      	orrs	r3, r5
                  (uint16_t)(I2S_InitStruct->I2S_Standard | (uint16_t)(I2S_InitStruct->I2S_DataFormat | \
                  (uint16_t)I2S_InitStruct->I2S_CPOL))));

  /* Write to SPIx I2SCFGR */
  SPIx->I2SCFGR = tmpreg;
 8001148:	83b3      	strh	r3, [r6, #28]
}
 800114a:	b008      	add	sp, #32
 800114c:	bc80      	pop	{r7}
 800114e:	46b8      	mov	r8, r7
 8001150:	bdf0      	pop	{r4, r5, r6, r7, pc}
      tmp = (uint16_t)(((((sourceclock / 256) * 10) / I2S_InitStruct->I2S_AudioFreq)) + 5);
 8001152:	0a00      	lsrs	r0, r0, #8
 8001154:	e7d7      	b.n	8001106 <I2S_Init+0x46>
  SPIx->I2SPR = (uint16_t)(i2sdiv | (uint16_t)(i2sodd | (uint16_t)I2S_InitStruct->I2S_MCLKOutput));
 8001156:	2202      	movs	r2, #2
 8001158:	88cf      	ldrh	r7, [r1, #6]
 800115a:	e7e8      	b.n	800112e <I2S_Init+0x6e>
    i2sodd = (uint16_t) (i2sodd << 8);
 800115c:	021a      	lsls	r2, r3, #8
 800115e:	4302      	orrs	r2, r0
 8001160:	e7e5      	b.n	800112e <I2S_Init+0x6e>
 8001162:	46c0      	nop			@ (mov r8, r8)
 8001164:	fffff040 	.word	0xfffff040

08001168 <SPI_Cmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the selected SPI peripheral */
    SPIx->CR1 |= SPI_CR1_SPE;
 8001168:	2240      	movs	r2, #64	@ 0x40
 800116a:	8803      	ldrh	r3, [r0, #0]
  if (NewState != DISABLE)
 800116c:	2900      	cmp	r1, #0
 800116e:	d002      	beq.n	8001176 <SPI_Cmd+0xe>
    SPIx->CR1 |= SPI_CR1_SPE;
 8001170:	4313      	orrs	r3, r2
 8001172:	8003      	strh	r3, [r0, #0]
  else
  {
    /* Disable the selected SPI peripheral */
    SPIx->CR1 &= (uint16_t)~((uint16_t)SPI_CR1_SPE);
  }
}
 8001174:	4770      	bx	lr
    SPIx->CR1 &= (uint16_t)~((uint16_t)SPI_CR1_SPE);
 8001176:	4393      	bics	r3, r2
 8001178:	8003      	strh	r3, [r0, #0]
}
 800117a:	e7fb      	b.n	8001174 <SPI_Cmd+0xc>

0800117c <SPI_TIModeCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the TI mode for the selected SPI peripheral */
    SPIx->CR2 |= SPI_CR2_FRF;
 800117c:	2210      	movs	r2, #16
 800117e:	8883      	ldrh	r3, [r0, #4]
  if (NewState != DISABLE)
 8001180:	2900      	cmp	r1, #0
 8001182:	d002      	beq.n	800118a <SPI_TIModeCmd+0xe>
    SPIx->CR2 |= SPI_CR2_FRF;
 8001184:	4313      	orrs	r3, r2
 8001186:	8083      	strh	r3, [r0, #4]
  else
  {
    /* Disable the TI mode for the selected SPI peripheral */
    SPIx->CR2 &= (uint16_t)~((uint16_t)SPI_CR2_FRF);
  }
}
 8001188:	4770      	bx	lr
    SPIx->CR2 &= (uint16_t)~((uint16_t)SPI_CR2_FRF);
 800118a:	4393      	bics	r3, r2
 800118c:	8083      	strh	r3, [r0, #4]
}
 800118e:	e7fb      	b.n	8001188 <SPI_TIModeCmd+0xc>

08001190 <I2S_Cmd>:
void I2S_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_SPI_1_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001190:	2900      	cmp	r1, #0
 8001192:	d005      	beq.n	80011a0 <I2S_Cmd+0x10>
  {
    /* Enable the selected SPI peripheral in I2S mode */
    SPIx->I2SCFGR |= SPI_I2SCFGR_I2SE;
 8001194:	2380      	movs	r3, #128	@ 0x80
 8001196:	8b82      	ldrh	r2, [r0, #28]
 8001198:	00db      	lsls	r3, r3, #3
 800119a:	4313      	orrs	r3, r2
 800119c:	8383      	strh	r3, [r0, #28]
  else
  {
    /* Disable the selected SPI peripheral in I2S mode */
    SPIx->I2SCFGR &= (uint16_t)~((uint16_t)SPI_I2SCFGR_I2SE);
  }
}
 800119e:	4770      	bx	lr
    SPIx->I2SCFGR &= (uint16_t)~((uint16_t)SPI_I2SCFGR_I2SE);
 80011a0:	8b83      	ldrh	r3, [r0, #28]
 80011a2:	4a02      	ldr	r2, [pc, #8]	@ (80011ac <I2S_Cmd+0x1c>)
 80011a4:	4013      	ands	r3, r2
 80011a6:	8383      	strh	r3, [r0, #28]
}
 80011a8:	e7f9      	b.n	800119e <I2S_Cmd+0xe>
 80011aa:	46c0      	nop			@ (mov r8, r8)
 80011ac:	fffffbff 	.word	0xfffffbff

080011b0 <SPI_DataSizeConfig>:
  
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_DATA_SIZE(SPI_DataSize));
  /* Read the CR2 register */
  tmpreg = SPIx->CR2;
 80011b0:	8883      	ldrh	r3, [r0, #4]
  /* Clear DS[3:0] bits */
  tmpreg &= (uint16_t)~SPI_CR2_DS;
 80011b2:	4a02      	ldr	r2, [pc, #8]	@ (80011bc <SPI_DataSizeConfig+0xc>)
 80011b4:	4013      	ands	r3, r2
  /* Set new DS[3:0] bits value */
  tmpreg |= SPI_DataSize;
 80011b6:	430b      	orrs	r3, r1
  SPIx->CR2 = tmpreg;
 80011b8:	8083      	strh	r3, [r0, #4]
}
 80011ba:	4770      	bx	lr
 80011bc:	fffff0ff 	.word	0xfffff0ff

080011c0 <SPI_RxFIFOThresholdConfig>:
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_RX_FIFO_THRESHOLD(SPI_RxFIFOThreshold));

  /* Clear FRXTH bit */
  SPIx->CR2 &= (uint16_t)~((uint16_t)SPI_CR2_FRXTH);
 80011c0:	8883      	ldrh	r3, [r0, #4]
 80011c2:	4a03      	ldr	r2, [pc, #12]	@ (80011d0 <SPI_RxFIFOThresholdConfig+0x10>)
 80011c4:	4013      	ands	r3, r2
 80011c6:	8083      	strh	r3, [r0, #4]

  /* Set new FRXTH bit value */
  SPIx->CR2 |= SPI_RxFIFOThreshold;
 80011c8:	8883      	ldrh	r3, [r0, #4]
 80011ca:	430b      	orrs	r3, r1
 80011cc:	8083      	strh	r3, [r0, #4]
}
 80011ce:	4770      	bx	lr
 80011d0:	ffffefff 	.word	0xffffefff

080011d4 <SPI_BiDirectionalLineConfig>:
void SPI_BiDirectionalLineConfig(SPI_TypeDef* SPIx, uint16_t SPI_Direction)
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_DIRECTION(SPI_Direction));
  if (SPI_Direction == SPI_Direction_Tx)
 80011d4:	2380      	movs	r3, #128	@ 0x80
 80011d6:	01db      	lsls	r3, r3, #7
 80011d8:	4299      	cmp	r1, r3
 80011da:	d004      	beq.n	80011e6 <SPI_BiDirectionalLineConfig+0x12>
    SPIx->CR1 |= SPI_Direction_Tx;
  }
  else
  {
    /* Set the Rx only mode */
    SPIx->CR1 &= SPI_Direction_Rx;
 80011dc:	8803      	ldrh	r3, [r0, #0]
 80011de:	4a04      	ldr	r2, [pc, #16]	@ (80011f0 <SPI_BiDirectionalLineConfig+0x1c>)
 80011e0:	4013      	ands	r3, r2
 80011e2:	8003      	strh	r3, [r0, #0]
  }
}
 80011e4:	4770      	bx	lr
    SPIx->CR1 |= SPI_Direction_Tx;
 80011e6:	8803      	ldrh	r3, [r0, #0]
 80011e8:	4319      	orrs	r1, r3
 80011ea:	8001      	strh	r1, [r0, #0]
 80011ec:	e7fa      	b.n	80011e4 <SPI_BiDirectionalLineConfig+0x10>
 80011ee:	46c0      	nop			@ (mov r8, r8)
 80011f0:	ffffbfff 	.word	0xffffbfff

080011f4 <SPI_NSSInternalSoftwareConfig>:
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_NSS_INTERNAL(SPI_NSSInternalSoft));

  if (SPI_NSSInternalSoft != SPI_NSSInternalSoft_Reset)
 80011f4:	4b06      	ldr	r3, [pc, #24]	@ (8001210 <SPI_NSSInternalSoftwareConfig+0x1c>)
 80011f6:	4299      	cmp	r1, r3
 80011f8:	d005      	beq.n	8001206 <SPI_NSSInternalSoftwareConfig+0x12>
  {
    /* Set NSS pin internally by software */
    SPIx->CR1 |= SPI_NSSInternalSoft_Set;
 80011fa:	2380      	movs	r3, #128	@ 0x80
 80011fc:	8802      	ldrh	r2, [r0, #0]
 80011fe:	005b      	lsls	r3, r3, #1
 8001200:	4313      	orrs	r3, r2
 8001202:	8003      	strh	r3, [r0, #0]
  else
  {
    /* Reset NSS pin internally by software */
    SPIx->CR1 &= SPI_NSSInternalSoft_Reset;
  }
}
 8001204:	4770      	bx	lr
    SPIx->CR1 &= SPI_NSSInternalSoft_Reset;
 8001206:	8803      	ldrh	r3, [r0, #0]
 8001208:	4a02      	ldr	r2, [pc, #8]	@ (8001214 <SPI_NSSInternalSoftwareConfig+0x20>)
 800120a:	4013      	ands	r3, r2
 800120c:	8003      	strh	r3, [r0, #0]
}
 800120e:	e7f9      	b.n	8001204 <SPI_NSSInternalSoftwareConfig+0x10>
 8001210:	0000feff 	.word	0x0000feff
 8001214:	fffffeff 	.word	0xfffffeff

08001218 <SPI_SSOutputCmd>:
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected SPI SS output */
    SPIx->CR2 |= SPI_CR2_SSOE;
 8001218:	2204      	movs	r2, #4
 800121a:	8883      	ldrh	r3, [r0, #4]
  if (NewState != DISABLE)
 800121c:	2900      	cmp	r1, #0
 800121e:	d002      	beq.n	8001226 <SPI_SSOutputCmd+0xe>
    SPIx->CR2 |= SPI_CR2_SSOE;
 8001220:	4313      	orrs	r3, r2
 8001222:	8083      	strh	r3, [r0, #4]
  else
  {
    /* Disable the selected SPI SS output */
    SPIx->CR2 &= (uint16_t)~((uint16_t)SPI_CR2_SSOE);
  }
}
 8001224:	4770      	bx	lr
    SPIx->CR2 &= (uint16_t)~((uint16_t)SPI_CR2_SSOE);
 8001226:	4393      	bics	r3, r2
 8001228:	8083      	strh	r3, [r0, #4]
}
 800122a:	e7fb      	b.n	8001224 <SPI_SSOutputCmd+0xc>

0800122c <SPI_NSSPulseModeCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the NSS pulse management mode */
    SPIx->CR2 |= SPI_CR2_NSSP;
 800122c:	2208      	movs	r2, #8
 800122e:	8883      	ldrh	r3, [r0, #4]
  if (NewState != DISABLE)
 8001230:	2900      	cmp	r1, #0
 8001232:	d002      	beq.n	800123a <SPI_NSSPulseModeCmd+0xe>
    SPIx->CR2 |= SPI_CR2_NSSP;
 8001234:	4313      	orrs	r3, r2
 8001236:	8083      	strh	r3, [r0, #4]
  else
  {
    /* Disable the NSS pulse management mode */
    SPIx->CR2 &= (uint16_t)~((uint16_t)SPI_CR2_NSSP);    
  }
}
 8001238:	4770      	bx	lr
    SPIx->CR2 &= (uint16_t)~((uint16_t)SPI_CR2_NSSP);    
 800123a:	4393      	bics	r3, r2
 800123c:	8083      	strh	r3, [r0, #4]
}
 800123e:	e7fb      	b.n	8001238 <SPI_NSSPulseModeCmd+0xc>

08001240 <SPI_SendData8>:
  assert_param(IS_SPI_ALL_PERIPH(SPIx));

  spixbase = (uint32_t)SPIx; 
  spixbase += 0x0C;
  
  *(__IO uint8_t *) spixbase = Data;
 8001240:	7301      	strb	r1, [r0, #12]
}
 8001242:	4770      	bx	lr

08001244 <SPI_I2S_SendData16>:
void SPI_I2S_SendData16(SPI_TypeDef* SPIx, uint16_t Data)
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  
  SPIx->DR = (uint16_t)Data;
 8001244:	8181      	strh	r1, [r0, #12]
}
 8001246:	4770      	bx	lr

08001248 <SPI_ReceiveData8>:
  uint32_t spixbase = 0x00;
  
  spixbase = (uint32_t)SPIx; 
  spixbase += 0x0C;
  
  return *(__IO uint8_t *) spixbase;
 8001248:	7b00      	ldrb	r0, [r0, #12]
 800124a:	b2c0      	uxtb	r0, r0
}
 800124c:	4770      	bx	lr
 800124e:	46c0      	nop			@ (mov r8, r8)

08001250 <SPI_I2S_ReceiveData16>:
  *         the SPI peripheral.  
  * @retval The value of the received data.
  */
uint16_t SPI_I2S_ReceiveData16(SPI_TypeDef* SPIx)
{
  return SPIx->DR;
 8001250:	8980      	ldrh	r0, [r0, #12]
 8001252:	b280      	uxth	r0, r0
}
 8001254:	4770      	bx	lr
 8001256:	46c0      	nop			@ (mov r8, r8)

08001258 <SPI_CRCLengthConfig>:
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_CRC_LENGTH(SPI_CRCLength));

  /* Clear CRCL bit */
  SPIx->CR1 &= (uint16_t)~((uint16_t)SPI_CR1_CRCL);
 8001258:	8803      	ldrh	r3, [r0, #0]
 800125a:	4a03      	ldr	r2, [pc, #12]	@ (8001268 <SPI_CRCLengthConfig+0x10>)
 800125c:	4013      	ands	r3, r2
 800125e:	8003      	strh	r3, [r0, #0]

  /* Set new CRCL bit value */
  SPIx->CR1 |= SPI_CRCLength;
 8001260:	8803      	ldrh	r3, [r0, #0]
 8001262:	430b      	orrs	r3, r1
 8001264:	8003      	strh	r3, [r0, #0]
}
 8001266:	4770      	bx	lr
 8001268:	fffff7ff 	.word	0xfffff7ff

0800126c <SPI_CalculateCRC>:
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800126c:	2900      	cmp	r1, #0
 800126e:	d005      	beq.n	800127c <SPI_CalculateCRC+0x10>
  {
    /* Enable the selected SPI CRC calculation */
    SPIx->CR1 |= SPI_CR1_CRCEN;
 8001270:	2380      	movs	r3, #128	@ 0x80
 8001272:	8802      	ldrh	r2, [r0, #0]
 8001274:	019b      	lsls	r3, r3, #6
 8001276:	4313      	orrs	r3, r2
 8001278:	8003      	strh	r3, [r0, #0]
  else
  {
    /* Disable the selected SPI CRC calculation */
    SPIx->CR1 &= (uint16_t)~((uint16_t)SPI_CR1_CRCEN);
  }
}
 800127a:	4770      	bx	lr
    SPIx->CR1 &= (uint16_t)~((uint16_t)SPI_CR1_CRCEN);
 800127c:	8803      	ldrh	r3, [r0, #0]
 800127e:	4a02      	ldr	r2, [pc, #8]	@ (8001288 <SPI_CalculateCRC+0x1c>)
 8001280:	4013      	ands	r3, r2
 8001282:	8003      	strh	r3, [r0, #0]
}
 8001284:	e7f9      	b.n	800127a <SPI_CalculateCRC+0xe>
 8001286:	46c0      	nop			@ (mov r8, r8)
 8001288:	ffffdfff 	.word	0xffffdfff

0800128c <SPI_TransmitCRC>:
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));

  /* Enable the selected SPI CRC transmission */
  SPIx->CR1 |= SPI_CR1_CRCNEXT;
 800128c:	2380      	movs	r3, #128	@ 0x80
 800128e:	8802      	ldrh	r2, [r0, #0]
 8001290:	015b      	lsls	r3, r3, #5
 8001292:	4313      	orrs	r3, r2
 8001294:	8003      	strh	r3, [r0, #0]
}
 8001296:	4770      	bx	lr

08001298 <SPI_GetCRC>:
  uint16_t crcreg = 0;
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_CRC(SPI_CRC));

  if (SPI_CRC != SPI_CRC_Rx)
 8001298:	2901      	cmp	r1, #1
 800129a:	d002      	beq.n	80012a2 <SPI_GetCRC+0xa>
  {
    /* Get the Tx CRC register */
    crcreg = SPIx->TXCRCR;
 800129c:	8b00      	ldrh	r0, [r0, #24]
 800129e:	b280      	uxth	r0, r0
    /* Get the Rx CRC register */
    crcreg = SPIx->RXCRCR;
  }
  /* Return the selected CRC register */
  return crcreg;
}
 80012a0:	4770      	bx	lr
    crcreg = SPIx->RXCRCR;
 80012a2:	8a80      	ldrh	r0, [r0, #20]
 80012a4:	b280      	uxth	r0, r0
 80012a6:	e7fb      	b.n	80012a0 <SPI_GetCRC+0x8>

080012a8 <SPI_GetCRCPolynomial>:
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));

  /* Return the CRC polynomial register */
  return SPIx->CRCPR;
 80012a8:	8a00      	ldrh	r0, [r0, #16]
 80012aa:	b280      	uxth	r0, r0
}
 80012ac:	4770      	bx	lr
 80012ae:	46c0      	nop			@ (mov r8, r8)

080012b0 <SPI_I2S_DMACmd>:
  assert_param(IS_SPI_I2S_DMA_REQ(SPI_I2S_DMAReq));

  if (NewState != DISABLE)
  {
    /* Enable the selected SPI DMA requests */
    SPIx->CR2 |= SPI_I2S_DMAReq;
 80012b0:	8883      	ldrh	r3, [r0, #4]
  if (NewState != DISABLE)
 80012b2:	2a00      	cmp	r2, #0
 80012b4:	d002      	beq.n	80012bc <SPI_I2S_DMACmd+0xc>
    SPIx->CR2 |= SPI_I2S_DMAReq;
 80012b6:	430b      	orrs	r3, r1
 80012b8:	8083      	strh	r3, [r0, #4]
  else
  {
    /* Disable the selected SPI DMA requests */
    SPIx->CR2 &= (uint16_t)~SPI_I2S_DMAReq;
  }
}
 80012ba:	4770      	bx	lr
    SPIx->CR2 &= (uint16_t)~SPI_I2S_DMAReq;
 80012bc:	438b      	bics	r3, r1
 80012be:	8083      	strh	r3, [r0, #4]
}
 80012c0:	e7fb      	b.n	80012ba <SPI_I2S_DMACmd+0xa>
 80012c2:	46c0      	nop			@ (mov r8, r8)

080012c4 <SPI_LastDMATransferCmd>:
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_LAST_DMA_TRANSFER(SPI_LastDMATransfer));

  /* Clear LDMA_TX and LDMA_RX bits */
  SPIx->CR2 &= CR2_LDMA_MASK;
 80012c4:	8883      	ldrh	r3, [r0, #4]
 80012c6:	4a03      	ldr	r2, [pc, #12]	@ (80012d4 <SPI_LastDMATransferCmd+0x10>)
 80012c8:	4013      	ands	r3, r2
 80012ca:	8083      	strh	r3, [r0, #4]

  /* Set new LDMA_TX and LDMA_RX bits value */
  SPIx->CR2 |= SPI_LastDMATransfer; 
 80012cc:	8883      	ldrh	r3, [r0, #4]
 80012ce:	430b      	orrs	r3, r1
 80012d0:	8083      	strh	r3, [r0, #4]
}
 80012d2:	4770      	bx	lr
 80012d4:	ffff9fff 	.word	0xffff9fff

080012d8 <SPI_I2S_ITConfig>:

  /* Get the SPI IT index */
  itpos = SPI_I2S_IT >> 4;

  /* Set the IT mask */
  itmask = (uint16_t)1 << (uint16_t)itpos;
 80012d8:	2301      	movs	r3, #1
 80012da:	0909      	lsrs	r1, r1, #4
 80012dc:	408b      	lsls	r3, r1
 80012de:	b29b      	uxth	r3, r3

  if (NewState != DISABLE)
 80012e0:	2a00      	cmp	r2, #0
 80012e2:	d003      	beq.n	80012ec <SPI_I2S_ITConfig+0x14>
  {
    /* Enable the selected SPI interrupt */
    SPIx->CR2 |= itmask;
 80012e4:	8882      	ldrh	r2, [r0, #4]
 80012e6:	4313      	orrs	r3, r2
 80012e8:	8083      	strh	r3, [r0, #4]
  else
  {
    /* Disable the selected SPI interrupt */
    SPIx->CR2 &= (uint16_t)~itmask;
  }
}
 80012ea:	4770      	bx	lr
    SPIx->CR2 &= (uint16_t)~itmask;
 80012ec:	8882      	ldrh	r2, [r0, #4]
 80012ee:	439a      	bics	r2, r3
 80012f0:	8082      	strh	r2, [r0, #4]
}
 80012f2:	e7fa      	b.n	80012ea <SPI_I2S_ITConfig+0x12>

080012f4 <SPI_GetTransmissionFIFOStatus>:
  *          - SPI_TransmissionFIFOStatus_Full: when FIFO is full.
  */
uint16_t SPI_GetTransmissionFIFOStatus(SPI_TypeDef* SPIx)
{
  /* Get the SPIx Transmission FIFO level bits */
  return (uint16_t)((SPIx->SR & SPI_SR_FTLVL));
 80012f4:	23c0      	movs	r3, #192	@ 0xc0
 80012f6:	8900      	ldrh	r0, [r0, #8]
 80012f8:	015b      	lsls	r3, r3, #5
 80012fa:	4018      	ands	r0, r3
}
 80012fc:	4770      	bx	lr
 80012fe:	46c0      	nop			@ (mov r8, r8)

08001300 <SPI_GetReceptionFIFOStatus>:
  *          - SPI_ReceptionFIFOStatus_Full: when FIFO is full.
  */
uint16_t SPI_GetReceptionFIFOStatus(SPI_TypeDef* SPIx)
{
  /* Get the SPIx Reception FIFO level bits */
  return (uint16_t)((SPIx->SR & SPI_SR_FRLVL));
 8001300:	23c0      	movs	r3, #192	@ 0xc0
 8001302:	8900      	ldrh	r0, [r0, #8]
 8001304:	00db      	lsls	r3, r3, #3
 8001306:	4018      	ands	r0, r3
}
 8001308:	4770      	bx	lr
 800130a:	46c0      	nop			@ (mov r8, r8)

0800130c <SPI_I2S_GetFlagStatus>:
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));

  /* Check the status of the specified SPI flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 800130c:	8903      	ldrh	r3, [r0, #8]
 800130e:	4019      	ands	r1, r3
 8001310:	0008      	movs	r0, r1
 8001312:	1e43      	subs	r3, r0, #1
 8001314:	4198      	sbcs	r0, r3
  {
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
 8001316:	b2c0      	uxtb	r0, r0
}
 8001318:	4770      	bx	lr
 800131a:	46c0      	nop			@ (mov r8, r8)

0800131c <SPI_I2S_ClearFlag>:
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_CLEAR_FLAG(SPI_I2S_FLAG));

  /* Clear the selected SPI CRC Error (CRCERR) flag */
  SPIx->SR = (uint16_t)~SPI_I2S_FLAG;
 800131c:	43c9      	mvns	r1, r1
 800131e:	b289      	uxth	r1, r1
 8001320:	8101      	strh	r1, [r0, #8]
}
 8001322:	4770      	bx	lr

08001324 <SPI_I2S_GetITStatus>:
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_I2S_GET_IT(SPI_I2S_IT));

  /* Get the SPI_I2S_IT index */
  itpos = 0x01 << (SPI_I2S_IT & 0x0F);
 8001324:	2301      	movs	r3, #1
{
 8001326:	b530      	push	{r4, r5, lr}
  itpos = 0x01 << (SPI_I2S_IT & 0x0F);
 8001328:	220f      	movs	r2, #15

  /* Set the IT mask */
  itmask = 0x01 << itmask;

  /* Get the SPI_I2S_IT enable bit status */
  enablestatus = (SPIx->CR2 & itmask) ;
 800132a:	8884      	ldrh	r4, [r0, #4]

  /* Check the status of the specified SPI interrupt */
  if (((SPIx->SR & itpos) != (uint16_t)RESET) && enablestatus)
 800132c:	8905      	ldrh	r5, [r0, #8]
  itpos = 0x01 << (SPI_I2S_IT & 0x0F);
 800132e:	0018      	movs	r0, r3
 8001330:	400a      	ands	r2, r1
 8001332:	4090      	lsls	r0, r2
 8001334:	0002      	movs	r2, r0
  enablestatus = (SPIx->CR2 & itmask) ;
 8001336:	b2a4      	uxth	r4, r4
    bitstatus = SET;
  }
  else
  {
    /* SPI_I2S_IT is reset */
    bitstatus = RESET;
 8001338:	2000      	movs	r0, #0
  if (((SPIx->SR & itpos) != (uint16_t)RESET) && enablestatus)
 800133a:	422a      	tst	r2, r5
 800133c:	d005      	beq.n	800134a <SPI_I2S_GetITStatus+0x26>
  itmask = 0x01 << itmask;
 800133e:	0909      	lsrs	r1, r1, #4
 8001340:	408b      	lsls	r3, r1
  if (((SPIx->SR & itpos) != (uint16_t)RESET) && enablestatus)
 8001342:	4023      	ands	r3, r4
 8001344:	1e5a      	subs	r2, r3, #1
 8001346:	4193      	sbcs	r3, r2
 8001348:	b2d8      	uxtb	r0, r3
  }
  /* Return the SPI_I2S_IT status */
  return bitstatus;
}
 800134a:	bd30      	pop	{r4, r5, pc}

0800134c <__udivsi3>:
 800134c:	2200      	movs	r2, #0
 800134e:	0843      	lsrs	r3, r0, #1
 8001350:	428b      	cmp	r3, r1
 8001352:	d374      	bcc.n	800143e <__udivsi3+0xf2>
 8001354:	0903      	lsrs	r3, r0, #4
 8001356:	428b      	cmp	r3, r1
 8001358:	d35f      	bcc.n	800141a <__udivsi3+0xce>
 800135a:	0a03      	lsrs	r3, r0, #8
 800135c:	428b      	cmp	r3, r1
 800135e:	d344      	bcc.n	80013ea <__udivsi3+0x9e>
 8001360:	0b03      	lsrs	r3, r0, #12
 8001362:	428b      	cmp	r3, r1
 8001364:	d328      	bcc.n	80013b8 <__udivsi3+0x6c>
 8001366:	0c03      	lsrs	r3, r0, #16
 8001368:	428b      	cmp	r3, r1
 800136a:	d30d      	bcc.n	8001388 <__udivsi3+0x3c>
 800136c:	22ff      	movs	r2, #255	@ 0xff
 800136e:	0209      	lsls	r1, r1, #8
 8001370:	ba12      	rev	r2, r2
 8001372:	0c03      	lsrs	r3, r0, #16
 8001374:	428b      	cmp	r3, r1
 8001376:	d302      	bcc.n	800137e <__udivsi3+0x32>
 8001378:	1212      	asrs	r2, r2, #8
 800137a:	0209      	lsls	r1, r1, #8
 800137c:	d065      	beq.n	800144a <__udivsi3+0xfe>
 800137e:	0b03      	lsrs	r3, r0, #12
 8001380:	428b      	cmp	r3, r1
 8001382:	d319      	bcc.n	80013b8 <__udivsi3+0x6c>
 8001384:	e000      	b.n	8001388 <__udivsi3+0x3c>
 8001386:	0a09      	lsrs	r1, r1, #8
 8001388:	0bc3      	lsrs	r3, r0, #15
 800138a:	428b      	cmp	r3, r1
 800138c:	d301      	bcc.n	8001392 <__udivsi3+0x46>
 800138e:	03cb      	lsls	r3, r1, #15
 8001390:	1ac0      	subs	r0, r0, r3
 8001392:	4152      	adcs	r2, r2
 8001394:	0b83      	lsrs	r3, r0, #14
 8001396:	428b      	cmp	r3, r1
 8001398:	d301      	bcc.n	800139e <__udivsi3+0x52>
 800139a:	038b      	lsls	r3, r1, #14
 800139c:	1ac0      	subs	r0, r0, r3
 800139e:	4152      	adcs	r2, r2
 80013a0:	0b43      	lsrs	r3, r0, #13
 80013a2:	428b      	cmp	r3, r1
 80013a4:	d301      	bcc.n	80013aa <__udivsi3+0x5e>
 80013a6:	034b      	lsls	r3, r1, #13
 80013a8:	1ac0      	subs	r0, r0, r3
 80013aa:	4152      	adcs	r2, r2
 80013ac:	0b03      	lsrs	r3, r0, #12
 80013ae:	428b      	cmp	r3, r1
 80013b0:	d301      	bcc.n	80013b6 <__udivsi3+0x6a>
 80013b2:	030b      	lsls	r3, r1, #12
 80013b4:	1ac0      	subs	r0, r0, r3
 80013b6:	4152      	adcs	r2, r2
 80013b8:	0ac3      	lsrs	r3, r0, #11
 80013ba:	428b      	cmp	r3, r1
 80013bc:	d301      	bcc.n	80013c2 <__udivsi3+0x76>
 80013be:	02cb      	lsls	r3, r1, #11
 80013c0:	1ac0      	subs	r0, r0, r3
 80013c2:	4152      	adcs	r2, r2
 80013c4:	0a83      	lsrs	r3, r0, #10
 80013c6:	428b      	cmp	r3, r1
 80013c8:	d301      	bcc.n	80013ce <__udivsi3+0x82>
 80013ca:	028b      	lsls	r3, r1, #10
 80013cc:	1ac0      	subs	r0, r0, r3
 80013ce:	4152      	adcs	r2, r2
 80013d0:	0a43      	lsrs	r3, r0, #9
 80013d2:	428b      	cmp	r3, r1
 80013d4:	d301      	bcc.n	80013da <__udivsi3+0x8e>
 80013d6:	024b      	lsls	r3, r1, #9
 80013d8:	1ac0      	subs	r0, r0, r3
 80013da:	4152      	adcs	r2, r2
 80013dc:	0a03      	lsrs	r3, r0, #8
 80013de:	428b      	cmp	r3, r1
 80013e0:	d301      	bcc.n	80013e6 <__udivsi3+0x9a>
 80013e2:	020b      	lsls	r3, r1, #8
 80013e4:	1ac0      	subs	r0, r0, r3
 80013e6:	4152      	adcs	r2, r2
 80013e8:	d2cd      	bcs.n	8001386 <__udivsi3+0x3a>
 80013ea:	09c3      	lsrs	r3, r0, #7
 80013ec:	428b      	cmp	r3, r1
 80013ee:	d301      	bcc.n	80013f4 <__udivsi3+0xa8>
 80013f0:	01cb      	lsls	r3, r1, #7
 80013f2:	1ac0      	subs	r0, r0, r3
 80013f4:	4152      	adcs	r2, r2
 80013f6:	0983      	lsrs	r3, r0, #6
 80013f8:	428b      	cmp	r3, r1
 80013fa:	d301      	bcc.n	8001400 <__udivsi3+0xb4>
 80013fc:	018b      	lsls	r3, r1, #6
 80013fe:	1ac0      	subs	r0, r0, r3
 8001400:	4152      	adcs	r2, r2
 8001402:	0943      	lsrs	r3, r0, #5
 8001404:	428b      	cmp	r3, r1
 8001406:	d301      	bcc.n	800140c <__udivsi3+0xc0>
 8001408:	014b      	lsls	r3, r1, #5
 800140a:	1ac0      	subs	r0, r0, r3
 800140c:	4152      	adcs	r2, r2
 800140e:	0903      	lsrs	r3, r0, #4
 8001410:	428b      	cmp	r3, r1
 8001412:	d301      	bcc.n	8001418 <__udivsi3+0xcc>
 8001414:	010b      	lsls	r3, r1, #4
 8001416:	1ac0      	subs	r0, r0, r3
 8001418:	4152      	adcs	r2, r2
 800141a:	08c3      	lsrs	r3, r0, #3
 800141c:	428b      	cmp	r3, r1
 800141e:	d301      	bcc.n	8001424 <__udivsi3+0xd8>
 8001420:	00cb      	lsls	r3, r1, #3
 8001422:	1ac0      	subs	r0, r0, r3
 8001424:	4152      	adcs	r2, r2
 8001426:	0883      	lsrs	r3, r0, #2
 8001428:	428b      	cmp	r3, r1
 800142a:	d301      	bcc.n	8001430 <__udivsi3+0xe4>
 800142c:	008b      	lsls	r3, r1, #2
 800142e:	1ac0      	subs	r0, r0, r3
 8001430:	4152      	adcs	r2, r2
 8001432:	0843      	lsrs	r3, r0, #1
 8001434:	428b      	cmp	r3, r1
 8001436:	d301      	bcc.n	800143c <__udivsi3+0xf0>
 8001438:	004b      	lsls	r3, r1, #1
 800143a:	1ac0      	subs	r0, r0, r3
 800143c:	4152      	adcs	r2, r2
 800143e:	1a41      	subs	r1, r0, r1
 8001440:	d200      	bcs.n	8001444 <__udivsi3+0xf8>
 8001442:	4601      	mov	r1, r0
 8001444:	4152      	adcs	r2, r2
 8001446:	4610      	mov	r0, r2
 8001448:	4770      	bx	lr
 800144a:	e7ff      	b.n	800144c <__udivsi3+0x100>
 800144c:	b501      	push	{r0, lr}
 800144e:	2000      	movs	r0, #0
 8001450:	f000 f8f0 	bl	8001634 <__aeabi_idiv0>
 8001454:	bd02      	pop	{r1, pc}
 8001456:	46c0      	nop			@ (mov r8, r8)

08001458 <__aeabi_uidivmod>:
 8001458:	2900      	cmp	r1, #0
 800145a:	d0f7      	beq.n	800144c <__udivsi3+0x100>
 800145c:	e776      	b.n	800134c <__udivsi3>
 800145e:	4770      	bx	lr

08001460 <__divsi3>:
 8001460:	4603      	mov	r3, r0
 8001462:	430b      	orrs	r3, r1
 8001464:	d47f      	bmi.n	8001566 <__divsi3+0x106>
 8001466:	2200      	movs	r2, #0
 8001468:	0843      	lsrs	r3, r0, #1
 800146a:	428b      	cmp	r3, r1
 800146c:	d374      	bcc.n	8001558 <__divsi3+0xf8>
 800146e:	0903      	lsrs	r3, r0, #4
 8001470:	428b      	cmp	r3, r1
 8001472:	d35f      	bcc.n	8001534 <__divsi3+0xd4>
 8001474:	0a03      	lsrs	r3, r0, #8
 8001476:	428b      	cmp	r3, r1
 8001478:	d344      	bcc.n	8001504 <__divsi3+0xa4>
 800147a:	0b03      	lsrs	r3, r0, #12
 800147c:	428b      	cmp	r3, r1
 800147e:	d328      	bcc.n	80014d2 <__divsi3+0x72>
 8001480:	0c03      	lsrs	r3, r0, #16
 8001482:	428b      	cmp	r3, r1
 8001484:	d30d      	bcc.n	80014a2 <__divsi3+0x42>
 8001486:	22ff      	movs	r2, #255	@ 0xff
 8001488:	0209      	lsls	r1, r1, #8
 800148a:	ba12      	rev	r2, r2
 800148c:	0c03      	lsrs	r3, r0, #16
 800148e:	428b      	cmp	r3, r1
 8001490:	d302      	bcc.n	8001498 <__divsi3+0x38>
 8001492:	1212      	asrs	r2, r2, #8
 8001494:	0209      	lsls	r1, r1, #8
 8001496:	d065      	beq.n	8001564 <__divsi3+0x104>
 8001498:	0b03      	lsrs	r3, r0, #12
 800149a:	428b      	cmp	r3, r1
 800149c:	d319      	bcc.n	80014d2 <__divsi3+0x72>
 800149e:	e000      	b.n	80014a2 <__divsi3+0x42>
 80014a0:	0a09      	lsrs	r1, r1, #8
 80014a2:	0bc3      	lsrs	r3, r0, #15
 80014a4:	428b      	cmp	r3, r1
 80014a6:	d301      	bcc.n	80014ac <__divsi3+0x4c>
 80014a8:	03cb      	lsls	r3, r1, #15
 80014aa:	1ac0      	subs	r0, r0, r3
 80014ac:	4152      	adcs	r2, r2
 80014ae:	0b83      	lsrs	r3, r0, #14
 80014b0:	428b      	cmp	r3, r1
 80014b2:	d301      	bcc.n	80014b8 <__divsi3+0x58>
 80014b4:	038b      	lsls	r3, r1, #14
 80014b6:	1ac0      	subs	r0, r0, r3
 80014b8:	4152      	adcs	r2, r2
 80014ba:	0b43      	lsrs	r3, r0, #13
 80014bc:	428b      	cmp	r3, r1
 80014be:	d301      	bcc.n	80014c4 <__divsi3+0x64>
 80014c0:	034b      	lsls	r3, r1, #13
 80014c2:	1ac0      	subs	r0, r0, r3
 80014c4:	4152      	adcs	r2, r2
 80014c6:	0b03      	lsrs	r3, r0, #12
 80014c8:	428b      	cmp	r3, r1
 80014ca:	d301      	bcc.n	80014d0 <__divsi3+0x70>
 80014cc:	030b      	lsls	r3, r1, #12
 80014ce:	1ac0      	subs	r0, r0, r3
 80014d0:	4152      	adcs	r2, r2
 80014d2:	0ac3      	lsrs	r3, r0, #11
 80014d4:	428b      	cmp	r3, r1
 80014d6:	d301      	bcc.n	80014dc <__divsi3+0x7c>
 80014d8:	02cb      	lsls	r3, r1, #11
 80014da:	1ac0      	subs	r0, r0, r3
 80014dc:	4152      	adcs	r2, r2
 80014de:	0a83      	lsrs	r3, r0, #10
 80014e0:	428b      	cmp	r3, r1
 80014e2:	d301      	bcc.n	80014e8 <__divsi3+0x88>
 80014e4:	028b      	lsls	r3, r1, #10
 80014e6:	1ac0      	subs	r0, r0, r3
 80014e8:	4152      	adcs	r2, r2
 80014ea:	0a43      	lsrs	r3, r0, #9
 80014ec:	428b      	cmp	r3, r1
 80014ee:	d301      	bcc.n	80014f4 <__divsi3+0x94>
 80014f0:	024b      	lsls	r3, r1, #9
 80014f2:	1ac0      	subs	r0, r0, r3
 80014f4:	4152      	adcs	r2, r2
 80014f6:	0a03      	lsrs	r3, r0, #8
 80014f8:	428b      	cmp	r3, r1
 80014fa:	d301      	bcc.n	8001500 <__divsi3+0xa0>
 80014fc:	020b      	lsls	r3, r1, #8
 80014fe:	1ac0      	subs	r0, r0, r3
 8001500:	4152      	adcs	r2, r2
 8001502:	d2cd      	bcs.n	80014a0 <__divsi3+0x40>
 8001504:	09c3      	lsrs	r3, r0, #7
 8001506:	428b      	cmp	r3, r1
 8001508:	d301      	bcc.n	800150e <__divsi3+0xae>
 800150a:	01cb      	lsls	r3, r1, #7
 800150c:	1ac0      	subs	r0, r0, r3
 800150e:	4152      	adcs	r2, r2
 8001510:	0983      	lsrs	r3, r0, #6
 8001512:	428b      	cmp	r3, r1
 8001514:	d301      	bcc.n	800151a <__divsi3+0xba>
 8001516:	018b      	lsls	r3, r1, #6
 8001518:	1ac0      	subs	r0, r0, r3
 800151a:	4152      	adcs	r2, r2
 800151c:	0943      	lsrs	r3, r0, #5
 800151e:	428b      	cmp	r3, r1
 8001520:	d301      	bcc.n	8001526 <__divsi3+0xc6>
 8001522:	014b      	lsls	r3, r1, #5
 8001524:	1ac0      	subs	r0, r0, r3
 8001526:	4152      	adcs	r2, r2
 8001528:	0903      	lsrs	r3, r0, #4
 800152a:	428b      	cmp	r3, r1
 800152c:	d301      	bcc.n	8001532 <__divsi3+0xd2>
 800152e:	010b      	lsls	r3, r1, #4
 8001530:	1ac0      	subs	r0, r0, r3
 8001532:	4152      	adcs	r2, r2
 8001534:	08c3      	lsrs	r3, r0, #3
 8001536:	428b      	cmp	r3, r1
 8001538:	d301      	bcc.n	800153e <__divsi3+0xde>
 800153a:	00cb      	lsls	r3, r1, #3
 800153c:	1ac0      	subs	r0, r0, r3
 800153e:	4152      	adcs	r2, r2
 8001540:	0883      	lsrs	r3, r0, #2
 8001542:	428b      	cmp	r3, r1
 8001544:	d301      	bcc.n	800154a <__divsi3+0xea>
 8001546:	008b      	lsls	r3, r1, #2
 8001548:	1ac0      	subs	r0, r0, r3
 800154a:	4152      	adcs	r2, r2
 800154c:	0843      	lsrs	r3, r0, #1
 800154e:	428b      	cmp	r3, r1
 8001550:	d301      	bcc.n	8001556 <__divsi3+0xf6>
 8001552:	004b      	lsls	r3, r1, #1
 8001554:	1ac0      	subs	r0, r0, r3
 8001556:	4152      	adcs	r2, r2
 8001558:	1a41      	subs	r1, r0, r1
 800155a:	d200      	bcs.n	800155e <__divsi3+0xfe>
 800155c:	4601      	mov	r1, r0
 800155e:	4152      	adcs	r2, r2
 8001560:	4610      	mov	r0, r2
 8001562:	4770      	bx	lr
 8001564:	e05d      	b.n	8001622 <__divsi3+0x1c2>
 8001566:	0fca      	lsrs	r2, r1, #31
 8001568:	d000      	beq.n	800156c <__divsi3+0x10c>
 800156a:	4249      	negs	r1, r1
 800156c:	1003      	asrs	r3, r0, #32
 800156e:	d300      	bcc.n	8001572 <__divsi3+0x112>
 8001570:	4240      	negs	r0, r0
 8001572:	4053      	eors	r3, r2
 8001574:	2200      	movs	r2, #0
 8001576:	469c      	mov	ip, r3
 8001578:	0903      	lsrs	r3, r0, #4
 800157a:	428b      	cmp	r3, r1
 800157c:	d32d      	bcc.n	80015da <__divsi3+0x17a>
 800157e:	0a03      	lsrs	r3, r0, #8
 8001580:	428b      	cmp	r3, r1
 8001582:	d312      	bcc.n	80015aa <__divsi3+0x14a>
 8001584:	22fc      	movs	r2, #252	@ 0xfc
 8001586:	0189      	lsls	r1, r1, #6
 8001588:	ba12      	rev	r2, r2
 800158a:	0a03      	lsrs	r3, r0, #8
 800158c:	428b      	cmp	r3, r1
 800158e:	d30c      	bcc.n	80015aa <__divsi3+0x14a>
 8001590:	0189      	lsls	r1, r1, #6
 8001592:	1192      	asrs	r2, r2, #6
 8001594:	428b      	cmp	r3, r1
 8001596:	d308      	bcc.n	80015aa <__divsi3+0x14a>
 8001598:	0189      	lsls	r1, r1, #6
 800159a:	1192      	asrs	r2, r2, #6
 800159c:	428b      	cmp	r3, r1
 800159e:	d304      	bcc.n	80015aa <__divsi3+0x14a>
 80015a0:	0189      	lsls	r1, r1, #6
 80015a2:	d03a      	beq.n	800161a <__divsi3+0x1ba>
 80015a4:	1192      	asrs	r2, r2, #6
 80015a6:	e000      	b.n	80015aa <__divsi3+0x14a>
 80015a8:	0989      	lsrs	r1, r1, #6
 80015aa:	09c3      	lsrs	r3, r0, #7
 80015ac:	428b      	cmp	r3, r1
 80015ae:	d301      	bcc.n	80015b4 <__divsi3+0x154>
 80015b0:	01cb      	lsls	r3, r1, #7
 80015b2:	1ac0      	subs	r0, r0, r3
 80015b4:	4152      	adcs	r2, r2
 80015b6:	0983      	lsrs	r3, r0, #6
 80015b8:	428b      	cmp	r3, r1
 80015ba:	d301      	bcc.n	80015c0 <__divsi3+0x160>
 80015bc:	018b      	lsls	r3, r1, #6
 80015be:	1ac0      	subs	r0, r0, r3
 80015c0:	4152      	adcs	r2, r2
 80015c2:	0943      	lsrs	r3, r0, #5
 80015c4:	428b      	cmp	r3, r1
 80015c6:	d301      	bcc.n	80015cc <__divsi3+0x16c>
 80015c8:	014b      	lsls	r3, r1, #5
 80015ca:	1ac0      	subs	r0, r0, r3
 80015cc:	4152      	adcs	r2, r2
 80015ce:	0903      	lsrs	r3, r0, #4
 80015d0:	428b      	cmp	r3, r1
 80015d2:	d301      	bcc.n	80015d8 <__divsi3+0x178>
 80015d4:	010b      	lsls	r3, r1, #4
 80015d6:	1ac0      	subs	r0, r0, r3
 80015d8:	4152      	adcs	r2, r2
 80015da:	08c3      	lsrs	r3, r0, #3
 80015dc:	428b      	cmp	r3, r1
 80015de:	d301      	bcc.n	80015e4 <__divsi3+0x184>
 80015e0:	00cb      	lsls	r3, r1, #3
 80015e2:	1ac0      	subs	r0, r0, r3
 80015e4:	4152      	adcs	r2, r2
 80015e6:	0883      	lsrs	r3, r0, #2
 80015e8:	428b      	cmp	r3, r1
 80015ea:	d301      	bcc.n	80015f0 <__divsi3+0x190>
 80015ec:	008b      	lsls	r3, r1, #2
 80015ee:	1ac0      	subs	r0, r0, r3
 80015f0:	4152      	adcs	r2, r2
 80015f2:	d2d9      	bcs.n	80015a8 <__divsi3+0x148>
 80015f4:	0843      	lsrs	r3, r0, #1
 80015f6:	428b      	cmp	r3, r1
 80015f8:	d301      	bcc.n	80015fe <__divsi3+0x19e>
 80015fa:	004b      	lsls	r3, r1, #1
 80015fc:	1ac0      	subs	r0, r0, r3
 80015fe:	4152      	adcs	r2, r2
 8001600:	1a41      	subs	r1, r0, r1
 8001602:	d200      	bcs.n	8001606 <__divsi3+0x1a6>
 8001604:	4601      	mov	r1, r0
 8001606:	4663      	mov	r3, ip
 8001608:	4152      	adcs	r2, r2
 800160a:	105b      	asrs	r3, r3, #1
 800160c:	4610      	mov	r0, r2
 800160e:	d301      	bcc.n	8001614 <__divsi3+0x1b4>
 8001610:	4240      	negs	r0, r0
 8001612:	2b00      	cmp	r3, #0
 8001614:	d500      	bpl.n	8001618 <__divsi3+0x1b8>
 8001616:	4249      	negs	r1, r1
 8001618:	4770      	bx	lr
 800161a:	4663      	mov	r3, ip
 800161c:	105b      	asrs	r3, r3, #1
 800161e:	d300      	bcc.n	8001622 <__divsi3+0x1c2>
 8001620:	4240      	negs	r0, r0
 8001622:	b501      	push	{r0, lr}
 8001624:	2000      	movs	r0, #0
 8001626:	f000 f805 	bl	8001634 <__aeabi_idiv0>
 800162a:	bd02      	pop	{r1, pc}

0800162c <__aeabi_idivmod>:
 800162c:	2900      	cmp	r1, #0
 800162e:	d0f8      	beq.n	8001622 <__divsi3+0x1c2>
 8001630:	e716      	b.n	8001460 <__divsi3>
 8001632:	4770      	bx	lr

08001634 <__aeabi_idiv0>:
 8001634:	4770      	bx	lr
 8001636:	46c0      	nop			@ (mov r8, r8)

08001638 <__aeabi_fadd>:
 8001638:	b5f0      	push	{r4, r5, r6, r7, lr}
 800163a:	46c6      	mov	lr, r8
 800163c:	0243      	lsls	r3, r0, #9
 800163e:	0a5b      	lsrs	r3, r3, #9
 8001640:	469c      	mov	ip, r3
 8001642:	001f      	movs	r7, r3
 8001644:	00de      	lsls	r6, r3, #3
 8001646:	024b      	lsls	r3, r1, #9
 8001648:	0a5a      	lsrs	r2, r3, #9
 800164a:	0045      	lsls	r5, r0, #1
 800164c:	4690      	mov	r8, r2
 800164e:	004a      	lsls	r2, r1, #1
 8001650:	0e2d      	lsrs	r5, r5, #24
 8001652:	0e12      	lsrs	r2, r2, #24
 8001654:	0fc4      	lsrs	r4, r0, #31
 8001656:	b500      	push	{lr}
 8001658:	0fc9      	lsrs	r1, r1, #31
 800165a:	099b      	lsrs	r3, r3, #6
 800165c:	1aa8      	subs	r0, r5, r2
 800165e:	428c      	cmp	r4, r1
 8001660:	d021      	beq.n	80016a6 <__aeabi_fadd+0x6e>
 8001662:	2800      	cmp	r0, #0
 8001664:	dd0d      	ble.n	8001682 <__aeabi_fadd+0x4a>
 8001666:	2a00      	cmp	r2, #0
 8001668:	d12d      	bne.n	80016c6 <__aeabi_fadd+0x8e>
 800166a:	2b00      	cmp	r3, #0
 800166c:	d100      	bne.n	8001670 <__aeabi_fadd+0x38>
 800166e:	e095      	b.n	800179c <__aeabi_fadd+0x164>
 8001670:	1e42      	subs	r2, r0, #1
 8001672:	2801      	cmp	r0, #1
 8001674:	d100      	bne.n	8001678 <__aeabi_fadd+0x40>
 8001676:	e131      	b.n	80018dc <__aeabi_fadd+0x2a4>
 8001678:	28ff      	cmp	r0, #255	@ 0xff
 800167a:	d100      	bne.n	800167e <__aeabi_fadd+0x46>
 800167c:	e094      	b.n	80017a8 <__aeabi_fadd+0x170>
 800167e:	0010      	movs	r0, r2
 8001680:	e027      	b.n	80016d2 <__aeabi_fadd+0x9a>
 8001682:	2800      	cmp	r0, #0
 8001684:	d062      	beq.n	800174c <__aeabi_fadd+0x114>
 8001686:	1b50      	subs	r0, r2, r5
 8001688:	2d00      	cmp	r5, #0
 800168a:	d000      	beq.n	800168e <__aeabi_fadd+0x56>
 800168c:	e0e1      	b.n	8001852 <__aeabi_fadd+0x21a>
 800168e:	2e00      	cmp	r6, #0
 8001690:	d100      	bne.n	8001694 <__aeabi_fadd+0x5c>
 8001692:	e081      	b.n	8001798 <__aeabi_fadd+0x160>
 8001694:	1e44      	subs	r4, r0, #1
 8001696:	2801      	cmp	r0, #1
 8001698:	d100      	bne.n	800169c <__aeabi_fadd+0x64>
 800169a:	e142      	b.n	8001922 <__aeabi_fadd+0x2ea>
 800169c:	28ff      	cmp	r0, #255	@ 0xff
 800169e:	d100      	bne.n	80016a2 <__aeabi_fadd+0x6a>
 80016a0:	e119      	b.n	80018d6 <__aeabi_fadd+0x29e>
 80016a2:	0020      	movs	r0, r4
 80016a4:	e0da      	b.n	800185c <__aeabi_fadd+0x224>
 80016a6:	2800      	cmp	r0, #0
 80016a8:	dc00      	bgt.n	80016ac <__aeabi_fadd+0x74>
 80016aa:	e09c      	b.n	80017e6 <__aeabi_fadd+0x1ae>
 80016ac:	2a00      	cmp	r2, #0
 80016ae:	d069      	beq.n	8001784 <__aeabi_fadd+0x14c>
 80016b0:	2dff      	cmp	r5, #255	@ 0xff
 80016b2:	d100      	bne.n	80016b6 <__aeabi_fadd+0x7e>
 80016b4:	e078      	b.n	80017a8 <__aeabi_fadd+0x170>
 80016b6:	2280      	movs	r2, #128	@ 0x80
 80016b8:	04d2      	lsls	r2, r2, #19
 80016ba:	4313      	orrs	r3, r2
 80016bc:	281b      	cmp	r0, #27
 80016be:	dc00      	bgt.n	80016c2 <__aeabi_fadd+0x8a>
 80016c0:	e07d      	b.n	80017be <__aeabi_fadd+0x186>
 80016c2:	3601      	adds	r6, #1
 80016c4:	e02a      	b.n	800171c <__aeabi_fadd+0xe4>
 80016c6:	2dff      	cmp	r5, #255	@ 0xff
 80016c8:	d100      	bne.n	80016cc <__aeabi_fadd+0x94>
 80016ca:	e06d      	b.n	80017a8 <__aeabi_fadd+0x170>
 80016cc:	2280      	movs	r2, #128	@ 0x80
 80016ce:	04d2      	lsls	r2, r2, #19
 80016d0:	4313      	orrs	r3, r2
 80016d2:	2201      	movs	r2, #1
 80016d4:	281b      	cmp	r0, #27
 80016d6:	dc07      	bgt.n	80016e8 <__aeabi_fadd+0xb0>
 80016d8:	2120      	movs	r1, #32
 80016da:	1a09      	subs	r1, r1, r0
 80016dc:	001a      	movs	r2, r3
 80016de:	408b      	lsls	r3, r1
 80016e0:	40c2      	lsrs	r2, r0
 80016e2:	1e59      	subs	r1, r3, #1
 80016e4:	418b      	sbcs	r3, r1
 80016e6:	431a      	orrs	r2, r3
 80016e8:	1ab6      	subs	r6, r6, r2
 80016ea:	0173      	lsls	r3, r6, #5
 80016ec:	d400      	bmi.n	80016f0 <__aeabi_fadd+0xb8>
 80016ee:	e077      	b.n	80017e0 <__aeabi_fadd+0x1a8>
 80016f0:	01b6      	lsls	r6, r6, #6
 80016f2:	09b7      	lsrs	r7, r6, #6
 80016f4:	0038      	movs	r0, r7
 80016f6:	f000 ff75 	bl	80025e4 <__clzsi2>
 80016fa:	3805      	subs	r0, #5
 80016fc:	4087      	lsls	r7, r0
 80016fe:	4285      	cmp	r5, r0
 8001700:	dd00      	ble.n	8001704 <__aeabi_fadd+0xcc>
 8001702:	e082      	b.n	800180a <__aeabi_fadd+0x1d2>
 8001704:	2220      	movs	r2, #32
 8001706:	003b      	movs	r3, r7
 8001708:	1b40      	subs	r0, r0, r5
 800170a:	3001      	adds	r0, #1
 800170c:	1a12      	subs	r2, r2, r0
 800170e:	003e      	movs	r6, r7
 8001710:	4093      	lsls	r3, r2
 8001712:	40c6      	lsrs	r6, r0
 8001714:	1e5a      	subs	r2, r3, #1
 8001716:	4193      	sbcs	r3, r2
 8001718:	2500      	movs	r5, #0
 800171a:	431e      	orrs	r6, r3
 800171c:	0773      	lsls	r3, r6, #29
 800171e:	d004      	beq.n	800172a <__aeabi_fadd+0xf2>
 8001720:	230f      	movs	r3, #15
 8001722:	4033      	ands	r3, r6
 8001724:	2b04      	cmp	r3, #4
 8001726:	d000      	beq.n	800172a <__aeabi_fadd+0xf2>
 8001728:	3604      	adds	r6, #4
 800172a:	0173      	lsls	r3, r6, #5
 800172c:	d537      	bpl.n	800179e <__aeabi_fadd+0x166>
 800172e:	1c68      	adds	r0, r5, #1
 8001730:	2dfe      	cmp	r5, #254	@ 0xfe
 8001732:	d052      	beq.n	80017da <__aeabi_fadd+0x1a2>
 8001734:	4b8e      	ldr	r3, [pc, #568]	@ (8001970 <__aeabi_fadd+0x338>)
 8001736:	b2c0      	uxtb	r0, r0
 8001738:	4033      	ands	r3, r6
 800173a:	019b      	lsls	r3, r3, #6
 800173c:	0a5f      	lsrs	r7, r3, #9
 800173e:	05c0      	lsls	r0, r0, #23
 8001740:	4338      	orrs	r0, r7
 8001742:	07e4      	lsls	r4, r4, #31
 8001744:	4320      	orrs	r0, r4
 8001746:	bc80      	pop	{r7}
 8001748:	46b8      	mov	r8, r7
 800174a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800174c:	20fe      	movs	r0, #254	@ 0xfe
 800174e:	1c6a      	adds	r2, r5, #1
 8001750:	4210      	tst	r0, r2
 8001752:	d174      	bne.n	800183e <__aeabi_fadd+0x206>
 8001754:	2d00      	cmp	r5, #0
 8001756:	d000      	beq.n	800175a <__aeabi_fadd+0x122>
 8001758:	e0aa      	b.n	80018b0 <__aeabi_fadd+0x278>
 800175a:	2e00      	cmp	r6, #0
 800175c:	d100      	bne.n	8001760 <__aeabi_fadd+0x128>
 800175e:	e0da      	b.n	8001916 <__aeabi_fadd+0x2de>
 8001760:	2000      	movs	r0, #0
 8001762:	2b00      	cmp	r3, #0
 8001764:	d0eb      	beq.n	800173e <__aeabi_fadd+0x106>
 8001766:	2280      	movs	r2, #128	@ 0x80
 8001768:	1af7      	subs	r7, r6, r3
 800176a:	04d2      	lsls	r2, r2, #19
 800176c:	4217      	tst	r7, r2
 800176e:	d100      	bne.n	8001772 <__aeabi_fadd+0x13a>
 8001770:	e0ec      	b.n	800194c <__aeabi_fadd+0x314>
 8001772:	1b9b      	subs	r3, r3, r6
 8001774:	4213      	tst	r3, r2
 8001776:	d100      	bne.n	800177a <__aeabi_fadd+0x142>
 8001778:	e0f2      	b.n	8001960 <__aeabi_fadd+0x328>
 800177a:	4a7d      	ldr	r2, [pc, #500]	@ (8001970 <__aeabi_fadd+0x338>)
 800177c:	000c      	movs	r4, r1
 800177e:	4013      	ands	r3, r2
 8001780:	3001      	adds	r0, #1
 8001782:	e7da      	b.n	800173a <__aeabi_fadd+0x102>
 8001784:	2b00      	cmp	r3, #0
 8001786:	d009      	beq.n	800179c <__aeabi_fadd+0x164>
 8001788:	1e42      	subs	r2, r0, #1
 800178a:	2801      	cmp	r0, #1
 800178c:	d100      	bne.n	8001790 <__aeabi_fadd+0x158>
 800178e:	e096      	b.n	80018be <__aeabi_fadd+0x286>
 8001790:	28ff      	cmp	r0, #255	@ 0xff
 8001792:	d009      	beq.n	80017a8 <__aeabi_fadd+0x170>
 8001794:	0010      	movs	r0, r2
 8001796:	e791      	b.n	80016bc <__aeabi_fadd+0x84>
 8001798:	000c      	movs	r4, r1
 800179a:	001e      	movs	r6, r3
 800179c:	0005      	movs	r5, r0
 800179e:	08f3      	lsrs	r3, r6, #3
 80017a0:	469c      	mov	ip, r3
 80017a2:	2dff      	cmp	r5, #255	@ 0xff
 80017a4:	d000      	beq.n	80017a8 <__aeabi_fadd+0x170>
 80017a6:	e091      	b.n	80018cc <__aeabi_fadd+0x294>
 80017a8:	4663      	mov	r3, ip
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d015      	beq.n	80017da <__aeabi_fadd+0x1a2>
 80017ae:	2780      	movs	r7, #128	@ 0x80
 80017b0:	4663      	mov	r3, ip
 80017b2:	03ff      	lsls	r7, r7, #15
 80017b4:	431f      	orrs	r7, r3
 80017b6:	027f      	lsls	r7, r7, #9
 80017b8:	20ff      	movs	r0, #255	@ 0xff
 80017ba:	0a7f      	lsrs	r7, r7, #9
 80017bc:	e7bf      	b.n	800173e <__aeabi_fadd+0x106>
 80017be:	2120      	movs	r1, #32
 80017c0:	1a09      	subs	r1, r1, r0
 80017c2:	001a      	movs	r2, r3
 80017c4:	408b      	lsls	r3, r1
 80017c6:	40c2      	lsrs	r2, r0
 80017c8:	1e59      	subs	r1, r3, #1
 80017ca:	418b      	sbcs	r3, r1
 80017cc:	4313      	orrs	r3, r2
 80017ce:	18f6      	adds	r6, r6, r3
 80017d0:	0173      	lsls	r3, r6, #5
 80017d2:	d505      	bpl.n	80017e0 <__aeabi_fadd+0x1a8>
 80017d4:	3501      	adds	r5, #1
 80017d6:	2dff      	cmp	r5, #255	@ 0xff
 80017d8:	d154      	bne.n	8001884 <__aeabi_fadd+0x24c>
 80017da:	20ff      	movs	r0, #255	@ 0xff
 80017dc:	2700      	movs	r7, #0
 80017de:	e7ae      	b.n	800173e <__aeabi_fadd+0x106>
 80017e0:	0773      	lsls	r3, r6, #29
 80017e2:	d19d      	bne.n	8001720 <__aeabi_fadd+0xe8>
 80017e4:	e7db      	b.n	800179e <__aeabi_fadd+0x166>
 80017e6:	2800      	cmp	r0, #0
 80017e8:	d013      	beq.n	8001812 <__aeabi_fadd+0x1da>
 80017ea:	1b50      	subs	r0, r2, r5
 80017ec:	2d00      	cmp	r5, #0
 80017ee:	d150      	bne.n	8001892 <__aeabi_fadd+0x25a>
 80017f0:	2e00      	cmp	r6, #0
 80017f2:	d0d2      	beq.n	800179a <__aeabi_fadd+0x162>
 80017f4:	1e41      	subs	r1, r0, #1
 80017f6:	2801      	cmp	r0, #1
 80017f8:	d040      	beq.n	800187c <__aeabi_fadd+0x244>
 80017fa:	28ff      	cmp	r0, #255	@ 0xff
 80017fc:	d06c      	beq.n	80018d8 <__aeabi_fadd+0x2a0>
 80017fe:	0008      	movs	r0, r1
 8001800:	281b      	cmp	r0, #27
 8001802:	dd6e      	ble.n	80018e2 <__aeabi_fadd+0x2aa>
 8001804:	0015      	movs	r5, r2
 8001806:	1c5e      	adds	r6, r3, #1
 8001808:	e788      	b.n	800171c <__aeabi_fadd+0xe4>
 800180a:	4e59      	ldr	r6, [pc, #356]	@ (8001970 <__aeabi_fadd+0x338>)
 800180c:	1a2d      	subs	r5, r5, r0
 800180e:	403e      	ands	r6, r7
 8001810:	e784      	b.n	800171c <__aeabi_fadd+0xe4>
 8001812:	21fe      	movs	r1, #254	@ 0xfe
 8001814:	1c6a      	adds	r2, r5, #1
 8001816:	4211      	tst	r1, r2
 8001818:	d141      	bne.n	800189e <__aeabi_fadd+0x266>
 800181a:	2d00      	cmp	r5, #0
 800181c:	d16c      	bne.n	80018f8 <__aeabi_fadd+0x2c0>
 800181e:	2e00      	cmp	r6, #0
 8001820:	d100      	bne.n	8001824 <__aeabi_fadd+0x1ec>
 8001822:	e090      	b.n	8001946 <__aeabi_fadd+0x30e>
 8001824:	2000      	movs	r0, #0
 8001826:	2b00      	cmp	r3, #0
 8001828:	d100      	bne.n	800182c <__aeabi_fadd+0x1f4>
 800182a:	e788      	b.n	800173e <__aeabi_fadd+0x106>
 800182c:	18f3      	adds	r3, r6, r3
 800182e:	08df      	lsrs	r7, r3, #3
 8001830:	027f      	lsls	r7, r7, #9
 8001832:	0a7f      	lsrs	r7, r7, #9
 8001834:	015b      	lsls	r3, r3, #5
 8001836:	d400      	bmi.n	800183a <__aeabi_fadd+0x202>
 8001838:	e781      	b.n	800173e <__aeabi_fadd+0x106>
 800183a:	2001      	movs	r0, #1
 800183c:	e77f      	b.n	800173e <__aeabi_fadd+0x106>
 800183e:	1af7      	subs	r7, r6, r3
 8001840:	017a      	lsls	r2, r7, #5
 8001842:	d432      	bmi.n	80018aa <__aeabi_fadd+0x272>
 8001844:	2f00      	cmp	r7, #0
 8001846:	d000      	beq.n	800184a <__aeabi_fadd+0x212>
 8001848:	e754      	b.n	80016f4 <__aeabi_fadd+0xbc>
 800184a:	2400      	movs	r4, #0
 800184c:	2000      	movs	r0, #0
 800184e:	2700      	movs	r7, #0
 8001850:	e775      	b.n	800173e <__aeabi_fadd+0x106>
 8001852:	2aff      	cmp	r2, #255	@ 0xff
 8001854:	d03f      	beq.n	80018d6 <__aeabi_fadd+0x29e>
 8001856:	2480      	movs	r4, #128	@ 0x80
 8001858:	04e4      	lsls	r4, r4, #19
 800185a:	4326      	orrs	r6, r4
 800185c:	2401      	movs	r4, #1
 800185e:	281b      	cmp	r0, #27
 8001860:	dc08      	bgt.n	8001874 <__aeabi_fadd+0x23c>
 8001862:	0035      	movs	r5, r6
 8001864:	341f      	adds	r4, #31
 8001866:	1a24      	subs	r4, r4, r0
 8001868:	40a6      	lsls	r6, r4
 800186a:	40c5      	lsrs	r5, r0
 800186c:	1e74      	subs	r4, r6, #1
 800186e:	41a6      	sbcs	r6, r4
 8001870:	002c      	movs	r4, r5
 8001872:	4334      	orrs	r4, r6
 8001874:	1b1e      	subs	r6, r3, r4
 8001876:	0015      	movs	r5, r2
 8001878:	000c      	movs	r4, r1
 800187a:	e736      	b.n	80016ea <__aeabi_fadd+0xb2>
 800187c:	18f6      	adds	r6, r6, r3
 800187e:	3502      	adds	r5, #2
 8001880:	0173      	lsls	r3, r6, #5
 8001882:	d520      	bpl.n	80018c6 <__aeabi_fadd+0x28e>
 8001884:	2301      	movs	r3, #1
 8001886:	4a3b      	ldr	r2, [pc, #236]	@ (8001974 <__aeabi_fadd+0x33c>)
 8001888:	4033      	ands	r3, r6
 800188a:	0876      	lsrs	r6, r6, #1
 800188c:	4016      	ands	r6, r2
 800188e:	431e      	orrs	r6, r3
 8001890:	e744      	b.n	800171c <__aeabi_fadd+0xe4>
 8001892:	2aff      	cmp	r2, #255	@ 0xff
 8001894:	d020      	beq.n	80018d8 <__aeabi_fadd+0x2a0>
 8001896:	2180      	movs	r1, #128	@ 0x80
 8001898:	04c9      	lsls	r1, r1, #19
 800189a:	430e      	orrs	r6, r1
 800189c:	e7b0      	b.n	8001800 <__aeabi_fadd+0x1c8>
 800189e:	2aff      	cmp	r2, #255	@ 0xff
 80018a0:	d09b      	beq.n	80017da <__aeabi_fadd+0x1a2>
 80018a2:	18f6      	adds	r6, r6, r3
 80018a4:	0015      	movs	r5, r2
 80018a6:	0876      	lsrs	r6, r6, #1
 80018a8:	e738      	b.n	800171c <__aeabi_fadd+0xe4>
 80018aa:	000c      	movs	r4, r1
 80018ac:	1b9f      	subs	r7, r3, r6
 80018ae:	e721      	b.n	80016f4 <__aeabi_fadd+0xbc>
 80018b0:	2e00      	cmp	r6, #0
 80018b2:	d13a      	bne.n	800192a <__aeabi_fadd+0x2f2>
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d04e      	beq.n	8001956 <__aeabi_fadd+0x31e>
 80018b8:	46c4      	mov	ip, r8
 80018ba:	000c      	movs	r4, r1
 80018bc:	e777      	b.n	80017ae <__aeabi_fadd+0x176>
 80018be:	18f6      	adds	r6, r6, r3
 80018c0:	2502      	movs	r5, #2
 80018c2:	0173      	lsls	r3, r6, #5
 80018c4:	d4de      	bmi.n	8001884 <__aeabi_fadd+0x24c>
 80018c6:	08f3      	lsrs	r3, r6, #3
 80018c8:	469c      	mov	ip, r3
 80018ca:	2501      	movs	r5, #1
 80018cc:	4663      	mov	r3, ip
 80018ce:	025f      	lsls	r7, r3, #9
 80018d0:	0a7f      	lsrs	r7, r7, #9
 80018d2:	b2e8      	uxtb	r0, r5
 80018d4:	e733      	b.n	800173e <__aeabi_fadd+0x106>
 80018d6:	000c      	movs	r4, r1
 80018d8:	46c4      	mov	ip, r8
 80018da:	e765      	b.n	80017a8 <__aeabi_fadd+0x170>
 80018dc:	2501      	movs	r5, #1
 80018de:	1af6      	subs	r6, r6, r3
 80018e0:	e703      	b.n	80016ea <__aeabi_fadd+0xb2>
 80018e2:	0031      	movs	r1, r6
 80018e4:	2520      	movs	r5, #32
 80018e6:	40c1      	lsrs	r1, r0
 80018e8:	1a28      	subs	r0, r5, r0
 80018ea:	4086      	lsls	r6, r0
 80018ec:	1e70      	subs	r0, r6, #1
 80018ee:	4186      	sbcs	r6, r0
 80018f0:	430e      	orrs	r6, r1
 80018f2:	0015      	movs	r5, r2
 80018f4:	18f6      	adds	r6, r6, r3
 80018f6:	e76b      	b.n	80017d0 <__aeabi_fadd+0x198>
 80018f8:	2e00      	cmp	r6, #0
 80018fa:	d0ed      	beq.n	80018d8 <__aeabi_fadd+0x2a0>
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d100      	bne.n	8001902 <__aeabi_fadd+0x2ca>
 8001900:	e755      	b.n	80017ae <__aeabi_fadd+0x176>
 8001902:	2380      	movs	r3, #128	@ 0x80
 8001904:	03db      	lsls	r3, r3, #15
 8001906:	459c      	cmp	ip, r3
 8001908:	d200      	bcs.n	800190c <__aeabi_fadd+0x2d4>
 800190a:	e750      	b.n	80017ae <__aeabi_fadd+0x176>
 800190c:	4598      	cmp	r8, r3
 800190e:	d300      	bcc.n	8001912 <__aeabi_fadd+0x2da>
 8001910:	e74d      	b.n	80017ae <__aeabi_fadd+0x176>
 8001912:	46c4      	mov	ip, r8
 8001914:	e74b      	b.n	80017ae <__aeabi_fadd+0x176>
 8001916:	2b00      	cmp	r3, #0
 8001918:	d097      	beq.n	800184a <__aeabi_fadd+0x212>
 800191a:	000c      	movs	r4, r1
 800191c:	4647      	mov	r7, r8
 800191e:	2000      	movs	r0, #0
 8001920:	e70d      	b.n	800173e <__aeabi_fadd+0x106>
 8001922:	000c      	movs	r4, r1
 8001924:	1b9e      	subs	r6, r3, r6
 8001926:	3501      	adds	r5, #1
 8001928:	e6df      	b.n	80016ea <__aeabi_fadd+0xb2>
 800192a:	2b00      	cmp	r3, #0
 800192c:	d100      	bne.n	8001930 <__aeabi_fadd+0x2f8>
 800192e:	e73e      	b.n	80017ae <__aeabi_fadd+0x176>
 8001930:	2380      	movs	r3, #128	@ 0x80
 8001932:	03db      	lsls	r3, r3, #15
 8001934:	459c      	cmp	ip, r3
 8001936:	d200      	bcs.n	800193a <__aeabi_fadd+0x302>
 8001938:	e739      	b.n	80017ae <__aeabi_fadd+0x176>
 800193a:	4598      	cmp	r8, r3
 800193c:	d300      	bcc.n	8001940 <__aeabi_fadd+0x308>
 800193e:	e736      	b.n	80017ae <__aeabi_fadd+0x176>
 8001940:	000c      	movs	r4, r1
 8001942:	46c4      	mov	ip, r8
 8001944:	e733      	b.n	80017ae <__aeabi_fadd+0x176>
 8001946:	4647      	mov	r7, r8
 8001948:	2000      	movs	r0, #0
 800194a:	e6f8      	b.n	800173e <__aeabi_fadd+0x106>
 800194c:	2f00      	cmp	r7, #0
 800194e:	d00b      	beq.n	8001968 <__aeabi_fadd+0x330>
 8001950:	01bf      	lsls	r7, r7, #6
 8001952:	0a7f      	lsrs	r7, r7, #9
 8001954:	e6f3      	b.n	800173e <__aeabi_fadd+0x106>
 8001956:	2780      	movs	r7, #128	@ 0x80
 8001958:	2400      	movs	r4, #0
 800195a:	20ff      	movs	r0, #255	@ 0xff
 800195c:	03ff      	lsls	r7, r7, #15
 800195e:	e6ee      	b.n	800173e <__aeabi_fadd+0x106>
 8001960:	019b      	lsls	r3, r3, #6
 8001962:	000c      	movs	r4, r1
 8001964:	0a5f      	lsrs	r7, r3, #9
 8001966:	e6ea      	b.n	800173e <__aeabi_fadd+0x106>
 8001968:	2400      	movs	r4, #0
 800196a:	2700      	movs	r7, #0
 800196c:	e6e7      	b.n	800173e <__aeabi_fadd+0x106>
 800196e:	46c0      	nop			@ (mov r8, r8)
 8001970:	fbffffff 	.word	0xfbffffff
 8001974:	7dffffff 	.word	0x7dffffff

08001978 <__aeabi_fdiv>:
 8001978:	b5f0      	push	{r4, r5, r6, r7, lr}
 800197a:	4646      	mov	r6, r8
 800197c:	464f      	mov	r7, r9
 800197e:	46d6      	mov	lr, sl
 8001980:	0245      	lsls	r5, r0, #9
 8001982:	b5c0      	push	{r6, r7, lr}
 8001984:	0fc3      	lsrs	r3, r0, #31
 8001986:	0047      	lsls	r7, r0, #1
 8001988:	4698      	mov	r8, r3
 800198a:	1c0e      	adds	r6, r1, #0
 800198c:	0a6d      	lsrs	r5, r5, #9
 800198e:	0e3f      	lsrs	r7, r7, #24
 8001990:	d057      	beq.n	8001a42 <__aeabi_fdiv+0xca>
 8001992:	2fff      	cmp	r7, #255	@ 0xff
 8001994:	d021      	beq.n	80019da <__aeabi_fdiv+0x62>
 8001996:	2380      	movs	r3, #128	@ 0x80
 8001998:	00ed      	lsls	r5, r5, #3
 800199a:	04db      	lsls	r3, r3, #19
 800199c:	431d      	orrs	r5, r3
 800199e:	2300      	movs	r3, #0
 80019a0:	4699      	mov	r9, r3
 80019a2:	469a      	mov	sl, r3
 80019a4:	3f7f      	subs	r7, #127	@ 0x7f
 80019a6:	0274      	lsls	r4, r6, #9
 80019a8:	0073      	lsls	r3, r6, #1
 80019aa:	0a64      	lsrs	r4, r4, #9
 80019ac:	0e1b      	lsrs	r3, r3, #24
 80019ae:	0ff6      	lsrs	r6, r6, #31
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d020      	beq.n	80019f6 <__aeabi_fdiv+0x7e>
 80019b4:	2bff      	cmp	r3, #255	@ 0xff
 80019b6:	d04c      	beq.n	8001a52 <__aeabi_fdiv+0xda>
 80019b8:	2280      	movs	r2, #128	@ 0x80
 80019ba:	2000      	movs	r0, #0
 80019bc:	00e4      	lsls	r4, r4, #3
 80019be:	04d2      	lsls	r2, r2, #19
 80019c0:	4314      	orrs	r4, r2
 80019c2:	3b7f      	subs	r3, #127	@ 0x7f
 80019c4:	4642      	mov	r2, r8
 80019c6:	1aff      	subs	r7, r7, r3
 80019c8:	464b      	mov	r3, r9
 80019ca:	4072      	eors	r2, r6
 80019cc:	2b0f      	cmp	r3, #15
 80019ce:	d900      	bls.n	80019d2 <__aeabi_fdiv+0x5a>
 80019d0:	e0ac      	b.n	8001b2c <__aeabi_fdiv+0x1b4>
 80019d2:	496f      	ldr	r1, [pc, #444]	@ (8001b90 <__aeabi_fdiv+0x218>)
 80019d4:	009b      	lsls	r3, r3, #2
 80019d6:	58cb      	ldr	r3, [r1, r3]
 80019d8:	469f      	mov	pc, r3
 80019da:	2d00      	cmp	r5, #0
 80019dc:	d15b      	bne.n	8001a96 <__aeabi_fdiv+0x11e>
 80019de:	2308      	movs	r3, #8
 80019e0:	4699      	mov	r9, r3
 80019e2:	3b06      	subs	r3, #6
 80019e4:	0274      	lsls	r4, r6, #9
 80019e6:	469a      	mov	sl, r3
 80019e8:	0073      	lsls	r3, r6, #1
 80019ea:	27ff      	movs	r7, #255	@ 0xff
 80019ec:	0a64      	lsrs	r4, r4, #9
 80019ee:	0e1b      	lsrs	r3, r3, #24
 80019f0:	0ff6      	lsrs	r6, r6, #31
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d1de      	bne.n	80019b4 <__aeabi_fdiv+0x3c>
 80019f6:	2c00      	cmp	r4, #0
 80019f8:	d130      	bne.n	8001a5c <__aeabi_fdiv+0xe4>
 80019fa:	2301      	movs	r3, #1
 80019fc:	4642      	mov	r2, r8
 80019fe:	4649      	mov	r1, r9
 8001a00:	4072      	eors	r2, r6
 8001a02:	4319      	orrs	r1, r3
 8001a04:	290e      	cmp	r1, #14
 8001a06:	d804      	bhi.n	8001a12 <__aeabi_fdiv+0x9a>
 8001a08:	4862      	ldr	r0, [pc, #392]	@ (8001b94 <__aeabi_fdiv+0x21c>)
 8001a0a:	0089      	lsls	r1, r1, #2
 8001a0c:	5841      	ldr	r1, [r0, r1]
 8001a0e:	468f      	mov	pc, r1
 8001a10:	4642      	mov	r2, r8
 8001a12:	20ff      	movs	r0, #255	@ 0xff
 8001a14:	2400      	movs	r4, #0
 8001a16:	05c0      	lsls	r0, r0, #23
 8001a18:	4320      	orrs	r0, r4
 8001a1a:	07d2      	lsls	r2, r2, #31
 8001a1c:	4310      	orrs	r0, r2
 8001a1e:	bce0      	pop	{r5, r6, r7}
 8001a20:	46ba      	mov	sl, r7
 8001a22:	46b1      	mov	r9, r6
 8001a24:	46a8      	mov	r8, r5
 8001a26:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001a28:	4653      	mov	r3, sl
 8001a2a:	2b02      	cmp	r3, #2
 8001a2c:	d0f0      	beq.n	8001a10 <__aeabi_fdiv+0x98>
 8001a2e:	2b03      	cmp	r3, #3
 8001a30:	d100      	bne.n	8001a34 <__aeabi_fdiv+0xbc>
 8001a32:	e0a3      	b.n	8001b7c <__aeabi_fdiv+0x204>
 8001a34:	4642      	mov	r2, r8
 8001a36:	002c      	movs	r4, r5
 8001a38:	2b01      	cmp	r3, #1
 8001a3a:	d135      	bne.n	8001aa8 <__aeabi_fdiv+0x130>
 8001a3c:	2000      	movs	r0, #0
 8001a3e:	2400      	movs	r4, #0
 8001a40:	e7e9      	b.n	8001a16 <__aeabi_fdiv+0x9e>
 8001a42:	2d00      	cmp	r5, #0
 8001a44:	d11b      	bne.n	8001a7e <__aeabi_fdiv+0x106>
 8001a46:	2304      	movs	r3, #4
 8001a48:	4699      	mov	r9, r3
 8001a4a:	3b03      	subs	r3, #3
 8001a4c:	2700      	movs	r7, #0
 8001a4e:	469a      	mov	sl, r3
 8001a50:	e7a9      	b.n	80019a6 <__aeabi_fdiv+0x2e>
 8001a52:	2c00      	cmp	r4, #0
 8001a54:	d10c      	bne.n	8001a70 <__aeabi_fdiv+0xf8>
 8001a56:	2302      	movs	r3, #2
 8001a58:	3fff      	subs	r7, #255	@ 0xff
 8001a5a:	e7cf      	b.n	80019fc <__aeabi_fdiv+0x84>
 8001a5c:	0020      	movs	r0, r4
 8001a5e:	f000 fdc1 	bl	80025e4 <__clzsi2>
 8001a62:	1f43      	subs	r3, r0, #5
 8001a64:	409c      	lsls	r4, r3
 8001a66:	2376      	movs	r3, #118	@ 0x76
 8001a68:	425b      	negs	r3, r3
 8001a6a:	1a1b      	subs	r3, r3, r0
 8001a6c:	2000      	movs	r0, #0
 8001a6e:	e7a9      	b.n	80019c4 <__aeabi_fdiv+0x4c>
 8001a70:	2303      	movs	r3, #3
 8001a72:	464a      	mov	r2, r9
 8001a74:	431a      	orrs	r2, r3
 8001a76:	4691      	mov	r9, r2
 8001a78:	2003      	movs	r0, #3
 8001a7a:	33fc      	adds	r3, #252	@ 0xfc
 8001a7c:	e7a2      	b.n	80019c4 <__aeabi_fdiv+0x4c>
 8001a7e:	0028      	movs	r0, r5
 8001a80:	f000 fdb0 	bl	80025e4 <__clzsi2>
 8001a84:	2776      	movs	r7, #118	@ 0x76
 8001a86:	1f43      	subs	r3, r0, #5
 8001a88:	409d      	lsls	r5, r3
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	427f      	negs	r7, r7
 8001a8e:	4699      	mov	r9, r3
 8001a90:	469a      	mov	sl, r3
 8001a92:	1a3f      	subs	r7, r7, r0
 8001a94:	e787      	b.n	80019a6 <__aeabi_fdiv+0x2e>
 8001a96:	230c      	movs	r3, #12
 8001a98:	4699      	mov	r9, r3
 8001a9a:	3b09      	subs	r3, #9
 8001a9c:	27ff      	movs	r7, #255	@ 0xff
 8001a9e:	469a      	mov	sl, r3
 8001aa0:	e781      	b.n	80019a6 <__aeabi_fdiv+0x2e>
 8001aa2:	2803      	cmp	r0, #3
 8001aa4:	d06c      	beq.n	8001b80 <__aeabi_fdiv+0x208>
 8001aa6:	0032      	movs	r2, r6
 8001aa8:	0038      	movs	r0, r7
 8001aaa:	307f      	adds	r0, #127	@ 0x7f
 8001aac:	2800      	cmp	r0, #0
 8001aae:	dd25      	ble.n	8001afc <__aeabi_fdiv+0x184>
 8001ab0:	0763      	lsls	r3, r4, #29
 8001ab2:	d004      	beq.n	8001abe <__aeabi_fdiv+0x146>
 8001ab4:	230f      	movs	r3, #15
 8001ab6:	4023      	ands	r3, r4
 8001ab8:	2b04      	cmp	r3, #4
 8001aba:	d000      	beq.n	8001abe <__aeabi_fdiv+0x146>
 8001abc:	3404      	adds	r4, #4
 8001abe:	0123      	lsls	r3, r4, #4
 8001ac0:	d503      	bpl.n	8001aca <__aeabi_fdiv+0x152>
 8001ac2:	0038      	movs	r0, r7
 8001ac4:	4b34      	ldr	r3, [pc, #208]	@ (8001b98 <__aeabi_fdiv+0x220>)
 8001ac6:	3080      	adds	r0, #128	@ 0x80
 8001ac8:	401c      	ands	r4, r3
 8001aca:	28fe      	cmp	r0, #254	@ 0xfe
 8001acc:	dca1      	bgt.n	8001a12 <__aeabi_fdiv+0x9a>
 8001ace:	01a4      	lsls	r4, r4, #6
 8001ad0:	0a64      	lsrs	r4, r4, #9
 8001ad2:	b2c0      	uxtb	r0, r0
 8001ad4:	e79f      	b.n	8001a16 <__aeabi_fdiv+0x9e>
 8001ad6:	2480      	movs	r4, #128	@ 0x80
 8001ad8:	2200      	movs	r2, #0
 8001ada:	20ff      	movs	r0, #255	@ 0xff
 8001adc:	03e4      	lsls	r4, r4, #15
 8001ade:	e79a      	b.n	8001a16 <__aeabi_fdiv+0x9e>
 8001ae0:	2380      	movs	r3, #128	@ 0x80
 8001ae2:	03db      	lsls	r3, r3, #15
 8001ae4:	421d      	tst	r5, r3
 8001ae6:	d001      	beq.n	8001aec <__aeabi_fdiv+0x174>
 8001ae8:	421c      	tst	r4, r3
 8001aea:	d04b      	beq.n	8001b84 <__aeabi_fdiv+0x20c>
 8001aec:	2480      	movs	r4, #128	@ 0x80
 8001aee:	03e4      	lsls	r4, r4, #15
 8001af0:	432c      	orrs	r4, r5
 8001af2:	0264      	lsls	r4, r4, #9
 8001af4:	4642      	mov	r2, r8
 8001af6:	20ff      	movs	r0, #255	@ 0xff
 8001af8:	0a64      	lsrs	r4, r4, #9
 8001afa:	e78c      	b.n	8001a16 <__aeabi_fdiv+0x9e>
 8001afc:	2301      	movs	r3, #1
 8001afe:	1a1b      	subs	r3, r3, r0
 8001b00:	2b1b      	cmp	r3, #27
 8001b02:	dc9b      	bgt.n	8001a3c <__aeabi_fdiv+0xc4>
 8001b04:	0021      	movs	r1, r4
 8001b06:	379e      	adds	r7, #158	@ 0x9e
 8001b08:	40d9      	lsrs	r1, r3
 8001b0a:	40bc      	lsls	r4, r7
 8001b0c:	000b      	movs	r3, r1
 8001b0e:	1e61      	subs	r1, r4, #1
 8001b10:	418c      	sbcs	r4, r1
 8001b12:	4323      	orrs	r3, r4
 8001b14:	0759      	lsls	r1, r3, #29
 8001b16:	d004      	beq.n	8001b22 <__aeabi_fdiv+0x1aa>
 8001b18:	210f      	movs	r1, #15
 8001b1a:	4019      	ands	r1, r3
 8001b1c:	2904      	cmp	r1, #4
 8001b1e:	d000      	beq.n	8001b22 <__aeabi_fdiv+0x1aa>
 8001b20:	3304      	adds	r3, #4
 8001b22:	0159      	lsls	r1, r3, #5
 8001b24:	d526      	bpl.n	8001b74 <__aeabi_fdiv+0x1fc>
 8001b26:	2001      	movs	r0, #1
 8001b28:	2400      	movs	r4, #0
 8001b2a:	e774      	b.n	8001a16 <__aeabi_fdiv+0x9e>
 8001b2c:	016d      	lsls	r5, r5, #5
 8001b2e:	0160      	lsls	r0, r4, #5
 8001b30:	4285      	cmp	r5, r0
 8001b32:	d213      	bcs.n	8001b5c <__aeabi_fdiv+0x1e4>
 8001b34:	231b      	movs	r3, #27
 8001b36:	2400      	movs	r4, #0
 8001b38:	3f01      	subs	r7, #1
 8001b3a:	2601      	movs	r6, #1
 8001b3c:	0029      	movs	r1, r5
 8001b3e:	0064      	lsls	r4, r4, #1
 8001b40:	006d      	lsls	r5, r5, #1
 8001b42:	2900      	cmp	r1, #0
 8001b44:	db01      	blt.n	8001b4a <__aeabi_fdiv+0x1d2>
 8001b46:	42a8      	cmp	r0, r5
 8001b48:	d801      	bhi.n	8001b4e <__aeabi_fdiv+0x1d6>
 8001b4a:	1a2d      	subs	r5, r5, r0
 8001b4c:	4334      	orrs	r4, r6
 8001b4e:	3b01      	subs	r3, #1
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d1f3      	bne.n	8001b3c <__aeabi_fdiv+0x1c4>
 8001b54:	1e6b      	subs	r3, r5, #1
 8001b56:	419d      	sbcs	r5, r3
 8001b58:	432c      	orrs	r4, r5
 8001b5a:	e7a5      	b.n	8001aa8 <__aeabi_fdiv+0x130>
 8001b5c:	231a      	movs	r3, #26
 8001b5e:	2401      	movs	r4, #1
 8001b60:	1a2d      	subs	r5, r5, r0
 8001b62:	e7ea      	b.n	8001b3a <__aeabi_fdiv+0x1c2>
 8001b64:	1e98      	subs	r0, r3, #2
 8001b66:	4243      	negs	r3, r0
 8001b68:	4158      	adcs	r0, r3
 8001b6a:	4240      	negs	r0, r0
 8001b6c:	0032      	movs	r2, r6
 8001b6e:	2400      	movs	r4, #0
 8001b70:	b2c0      	uxtb	r0, r0
 8001b72:	e750      	b.n	8001a16 <__aeabi_fdiv+0x9e>
 8001b74:	019b      	lsls	r3, r3, #6
 8001b76:	2000      	movs	r0, #0
 8001b78:	0a5c      	lsrs	r4, r3, #9
 8001b7a:	e74c      	b.n	8001a16 <__aeabi_fdiv+0x9e>
 8001b7c:	4646      	mov	r6, r8
 8001b7e:	002c      	movs	r4, r5
 8001b80:	2380      	movs	r3, #128	@ 0x80
 8001b82:	03db      	lsls	r3, r3, #15
 8001b84:	431c      	orrs	r4, r3
 8001b86:	0264      	lsls	r4, r4, #9
 8001b88:	0032      	movs	r2, r6
 8001b8a:	20ff      	movs	r0, #255	@ 0xff
 8001b8c:	0a64      	lsrs	r4, r4, #9
 8001b8e:	e742      	b.n	8001a16 <__aeabi_fdiv+0x9e>
 8001b90:	08003390 	.word	0x08003390
 8001b94:	080033d0 	.word	0x080033d0
 8001b98:	f7ffffff 	.word	0xf7ffffff

08001b9c <__aeabi_fmul>:
 8001b9c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001b9e:	464f      	mov	r7, r9
 8001ba0:	4646      	mov	r6, r8
 8001ba2:	46d6      	mov	lr, sl
 8001ba4:	0245      	lsls	r5, r0, #9
 8001ba6:	b5c0      	push	{r6, r7, lr}
 8001ba8:	0046      	lsls	r6, r0, #1
 8001baa:	1c0f      	adds	r7, r1, #0
 8001bac:	0a6d      	lsrs	r5, r5, #9
 8001bae:	0e36      	lsrs	r6, r6, #24
 8001bb0:	0fc4      	lsrs	r4, r0, #31
 8001bb2:	2e00      	cmp	r6, #0
 8001bb4:	d100      	bne.n	8001bb8 <__aeabi_fmul+0x1c>
 8001bb6:	e0c3      	b.n	8001d40 <__aeabi_fmul+0x1a4>
 8001bb8:	2eff      	cmp	r6, #255	@ 0xff
 8001bba:	d077      	beq.n	8001cac <__aeabi_fmul+0x110>
 8001bbc:	2380      	movs	r3, #128	@ 0x80
 8001bbe:	00ed      	lsls	r5, r5, #3
 8001bc0:	04db      	lsls	r3, r3, #19
 8001bc2:	431d      	orrs	r5, r3
 8001bc4:	2300      	movs	r3, #0
 8001bc6:	4699      	mov	r9, r3
 8001bc8:	469a      	mov	sl, r3
 8001bca:	3e7f      	subs	r6, #127	@ 0x7f
 8001bcc:	027b      	lsls	r3, r7, #9
 8001bce:	0a5b      	lsrs	r3, r3, #9
 8001bd0:	4698      	mov	r8, r3
 8001bd2:	007b      	lsls	r3, r7, #1
 8001bd4:	0e1b      	lsrs	r3, r3, #24
 8001bd6:	0fff      	lsrs	r7, r7, #31
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d077      	beq.n	8001ccc <__aeabi_fmul+0x130>
 8001bdc:	2bff      	cmp	r3, #255	@ 0xff
 8001bde:	d100      	bne.n	8001be2 <__aeabi_fmul+0x46>
 8001be0:	e094      	b.n	8001d0c <__aeabi_fmul+0x170>
 8001be2:	4642      	mov	r2, r8
 8001be4:	2180      	movs	r1, #128	@ 0x80
 8001be6:	00d2      	lsls	r2, r2, #3
 8001be8:	04c9      	lsls	r1, r1, #19
 8001bea:	4311      	orrs	r1, r2
 8001bec:	4688      	mov	r8, r1
 8001bee:	2100      	movs	r1, #0
 8001bf0:	3b7f      	subs	r3, #127	@ 0x7f
 8001bf2:	18f6      	adds	r6, r6, r3
 8001bf4:	464b      	mov	r3, r9
 8001bf6:	1c72      	adds	r2, r6, #1
 8001bf8:	2b0a      	cmp	r3, #10
 8001bfa:	dc73      	bgt.n	8001ce4 <__aeabi_fmul+0x148>
 8001bfc:	464b      	mov	r3, r9
 8001bfe:	407c      	eors	r4, r7
 8001c00:	2b02      	cmp	r3, #2
 8001c02:	dc00      	bgt.n	8001c06 <__aeabi_fmul+0x6a>
 8001c04:	e0a7      	b.n	8001d56 <__aeabi_fmul+0x1ba>
 8001c06:	4648      	mov	r0, r9
 8001c08:	2301      	movs	r3, #1
 8001c0a:	4083      	lsls	r3, r0
 8001c0c:	20a6      	movs	r0, #166	@ 0xa6
 8001c0e:	00c0      	lsls	r0, r0, #3
 8001c10:	4203      	tst	r3, r0
 8001c12:	d167      	bne.n	8001ce4 <__aeabi_fmul+0x148>
 8001c14:	2090      	movs	r0, #144	@ 0x90
 8001c16:	0080      	lsls	r0, r0, #2
 8001c18:	4203      	tst	r3, r0
 8001c1a:	d000      	beq.n	8001c1e <__aeabi_fmul+0x82>
 8001c1c:	e0ec      	b.n	8001df8 <__aeabi_fmul+0x25c>
 8001c1e:	38b9      	subs	r0, #185	@ 0xb9
 8001c20:	38ff      	subs	r0, #255	@ 0xff
 8001c22:	4218      	tst	r0, r3
 8001c24:	d000      	beq.n	8001c28 <__aeabi_fmul+0x8c>
 8001c26:	e0da      	b.n	8001dde <__aeabi_fmul+0x242>
 8001c28:	4641      	mov	r1, r8
 8001c2a:	0409      	lsls	r1, r1, #16
 8001c2c:	0c09      	lsrs	r1, r1, #16
 8001c2e:	4643      	mov	r3, r8
 8001c30:	000f      	movs	r7, r1
 8001c32:	0c28      	lsrs	r0, r5, #16
 8001c34:	042d      	lsls	r5, r5, #16
 8001c36:	0c1b      	lsrs	r3, r3, #16
 8001c38:	0c2d      	lsrs	r5, r5, #16
 8001c3a:	436f      	muls	r7, r5
 8001c3c:	4341      	muls	r1, r0
 8001c3e:	435d      	muls	r5, r3
 8001c40:	4358      	muls	r0, r3
 8001c42:	186d      	adds	r5, r5, r1
 8001c44:	0c3b      	lsrs	r3, r7, #16
 8001c46:	195b      	adds	r3, r3, r5
 8001c48:	4299      	cmp	r1, r3
 8001c4a:	d903      	bls.n	8001c54 <__aeabi_fmul+0xb8>
 8001c4c:	2180      	movs	r1, #128	@ 0x80
 8001c4e:	0249      	lsls	r1, r1, #9
 8001c50:	468c      	mov	ip, r1
 8001c52:	4460      	add	r0, ip
 8001c54:	043f      	lsls	r7, r7, #16
 8001c56:	0419      	lsls	r1, r3, #16
 8001c58:	0c3f      	lsrs	r7, r7, #16
 8001c5a:	19c9      	adds	r1, r1, r7
 8001c5c:	018d      	lsls	r5, r1, #6
 8001c5e:	1e6f      	subs	r7, r5, #1
 8001c60:	41bd      	sbcs	r5, r7
 8001c62:	0c1b      	lsrs	r3, r3, #16
 8001c64:	0e89      	lsrs	r1, r1, #26
 8001c66:	181b      	adds	r3, r3, r0
 8001c68:	430d      	orrs	r5, r1
 8001c6a:	019b      	lsls	r3, r3, #6
 8001c6c:	431d      	orrs	r5, r3
 8001c6e:	011b      	lsls	r3, r3, #4
 8001c70:	d400      	bmi.n	8001c74 <__aeabi_fmul+0xd8>
 8001c72:	e0c6      	b.n	8001e02 <__aeabi_fmul+0x266>
 8001c74:	2301      	movs	r3, #1
 8001c76:	0869      	lsrs	r1, r5, #1
 8001c78:	401d      	ands	r5, r3
 8001c7a:	430d      	orrs	r5, r1
 8001c7c:	0010      	movs	r0, r2
 8001c7e:	307f      	adds	r0, #127	@ 0x7f
 8001c80:	2800      	cmp	r0, #0
 8001c82:	dc00      	bgt.n	8001c86 <__aeabi_fmul+0xea>
 8001c84:	e094      	b.n	8001db0 <__aeabi_fmul+0x214>
 8001c86:	076b      	lsls	r3, r5, #29
 8001c88:	d004      	beq.n	8001c94 <__aeabi_fmul+0xf8>
 8001c8a:	230f      	movs	r3, #15
 8001c8c:	402b      	ands	r3, r5
 8001c8e:	2b04      	cmp	r3, #4
 8001c90:	d000      	beq.n	8001c94 <__aeabi_fmul+0xf8>
 8001c92:	3504      	adds	r5, #4
 8001c94:	012b      	lsls	r3, r5, #4
 8001c96:	d503      	bpl.n	8001ca0 <__aeabi_fmul+0x104>
 8001c98:	3280      	adds	r2, #128	@ 0x80
 8001c9a:	0010      	movs	r0, r2
 8001c9c:	4b5e      	ldr	r3, [pc, #376]	@ (8001e18 <__aeabi_fmul+0x27c>)
 8001c9e:	401d      	ands	r5, r3
 8001ca0:	28fe      	cmp	r0, #254	@ 0xfe
 8001ca2:	dc55      	bgt.n	8001d50 <__aeabi_fmul+0x1b4>
 8001ca4:	01ab      	lsls	r3, r5, #6
 8001ca6:	0a5b      	lsrs	r3, r3, #9
 8001ca8:	b2c0      	uxtb	r0, r0
 8001caa:	e026      	b.n	8001cfa <__aeabi_fmul+0x15e>
 8001cac:	2d00      	cmp	r5, #0
 8001cae:	d000      	beq.n	8001cb2 <__aeabi_fmul+0x116>
 8001cb0:	e078      	b.n	8001da4 <__aeabi_fmul+0x208>
 8001cb2:	2308      	movs	r3, #8
 8001cb4:	4699      	mov	r9, r3
 8001cb6:	3b06      	subs	r3, #6
 8001cb8:	469a      	mov	sl, r3
 8001cba:	027b      	lsls	r3, r7, #9
 8001cbc:	0a5b      	lsrs	r3, r3, #9
 8001cbe:	4698      	mov	r8, r3
 8001cc0:	007b      	lsls	r3, r7, #1
 8001cc2:	26ff      	movs	r6, #255	@ 0xff
 8001cc4:	0e1b      	lsrs	r3, r3, #24
 8001cc6:	0fff      	lsrs	r7, r7, #31
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d187      	bne.n	8001bdc <__aeabi_fmul+0x40>
 8001ccc:	4643      	mov	r3, r8
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d156      	bne.n	8001d80 <__aeabi_fmul+0x1e4>
 8001cd2:	464a      	mov	r2, r9
 8001cd4:	3301      	adds	r3, #1
 8001cd6:	431a      	orrs	r2, r3
 8001cd8:	4691      	mov	r9, r2
 8001cda:	464b      	mov	r3, r9
 8001cdc:	2101      	movs	r1, #1
 8001cde:	1c72      	adds	r2, r6, #1
 8001ce0:	2b0a      	cmp	r3, #10
 8001ce2:	dd8b      	ble.n	8001bfc <__aeabi_fmul+0x60>
 8001ce4:	4653      	mov	r3, sl
 8001ce6:	2b02      	cmp	r3, #2
 8001ce8:	d032      	beq.n	8001d50 <__aeabi_fmul+0x1b4>
 8001cea:	2b03      	cmp	r3, #3
 8001cec:	d100      	bne.n	8001cf0 <__aeabi_fmul+0x154>
 8001cee:	e07c      	b.n	8001dea <__aeabi_fmul+0x24e>
 8001cf0:	4653      	mov	r3, sl
 8001cf2:	2b01      	cmp	r3, #1
 8001cf4:	d1c2      	bne.n	8001c7c <__aeabi_fmul+0xe0>
 8001cf6:	2000      	movs	r0, #0
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	05c0      	lsls	r0, r0, #23
 8001cfc:	4318      	orrs	r0, r3
 8001cfe:	07e4      	lsls	r4, r4, #31
 8001d00:	4320      	orrs	r0, r4
 8001d02:	bce0      	pop	{r5, r6, r7}
 8001d04:	46ba      	mov	sl, r7
 8001d06:	46b1      	mov	r9, r6
 8001d08:	46a8      	mov	r8, r5
 8001d0a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001d0c:	0033      	movs	r3, r6
 8001d0e:	4642      	mov	r2, r8
 8001d10:	33ff      	adds	r3, #255	@ 0xff
 8001d12:	2a00      	cmp	r2, #0
 8001d14:	d03f      	beq.n	8001d96 <__aeabi_fmul+0x1fa>
 8001d16:	2203      	movs	r2, #3
 8001d18:	4649      	mov	r1, r9
 8001d1a:	4311      	orrs	r1, r2
 8001d1c:	1c72      	adds	r2, r6, #1
 8001d1e:	4689      	mov	r9, r1
 8001d20:	32ff      	adds	r2, #255	@ 0xff
 8001d22:	290a      	cmp	r1, #10
 8001d24:	dd73      	ble.n	8001e0e <__aeabi_fmul+0x272>
 8001d26:	290f      	cmp	r1, #15
 8001d28:	d15d      	bne.n	8001de6 <__aeabi_fmul+0x24a>
 8001d2a:	2380      	movs	r3, #128	@ 0x80
 8001d2c:	03db      	lsls	r3, r3, #15
 8001d2e:	421d      	tst	r5, r3
 8001d30:	d05b      	beq.n	8001dea <__aeabi_fmul+0x24e>
 8001d32:	4642      	mov	r2, r8
 8001d34:	421a      	tst	r2, r3
 8001d36:	d158      	bne.n	8001dea <__aeabi_fmul+0x24e>
 8001d38:	003c      	movs	r4, r7
 8001d3a:	20ff      	movs	r0, #255	@ 0xff
 8001d3c:	4313      	orrs	r3, r2
 8001d3e:	e7dc      	b.n	8001cfa <__aeabi_fmul+0x15e>
 8001d40:	2d00      	cmp	r5, #0
 8001d42:	d111      	bne.n	8001d68 <__aeabi_fmul+0x1cc>
 8001d44:	2304      	movs	r3, #4
 8001d46:	4699      	mov	r9, r3
 8001d48:	3b03      	subs	r3, #3
 8001d4a:	2600      	movs	r6, #0
 8001d4c:	469a      	mov	sl, r3
 8001d4e:	e73d      	b.n	8001bcc <__aeabi_fmul+0x30>
 8001d50:	20ff      	movs	r0, #255	@ 0xff
 8001d52:	2300      	movs	r3, #0
 8001d54:	e7d1      	b.n	8001cfa <__aeabi_fmul+0x15e>
 8001d56:	3b01      	subs	r3, #1
 8001d58:	2b01      	cmp	r3, #1
 8001d5a:	d900      	bls.n	8001d5e <__aeabi_fmul+0x1c2>
 8001d5c:	e764      	b.n	8001c28 <__aeabi_fmul+0x8c>
 8001d5e:	2902      	cmp	r1, #2
 8001d60:	d0f6      	beq.n	8001d50 <__aeabi_fmul+0x1b4>
 8001d62:	4645      	mov	r5, r8
 8001d64:	468a      	mov	sl, r1
 8001d66:	e7c3      	b.n	8001cf0 <__aeabi_fmul+0x154>
 8001d68:	0028      	movs	r0, r5
 8001d6a:	f000 fc3b 	bl	80025e4 <__clzsi2>
 8001d6e:	2676      	movs	r6, #118	@ 0x76
 8001d70:	1f43      	subs	r3, r0, #5
 8001d72:	409d      	lsls	r5, r3
 8001d74:	2300      	movs	r3, #0
 8001d76:	4276      	negs	r6, r6
 8001d78:	4699      	mov	r9, r3
 8001d7a:	469a      	mov	sl, r3
 8001d7c:	1a36      	subs	r6, r6, r0
 8001d7e:	e725      	b.n	8001bcc <__aeabi_fmul+0x30>
 8001d80:	4640      	mov	r0, r8
 8001d82:	f000 fc2f 	bl	80025e4 <__clzsi2>
 8001d86:	4642      	mov	r2, r8
 8001d88:	1f43      	subs	r3, r0, #5
 8001d8a:	409a      	lsls	r2, r3
 8001d8c:	1a36      	subs	r6, r6, r0
 8001d8e:	4690      	mov	r8, r2
 8001d90:	2100      	movs	r1, #0
 8001d92:	3e76      	subs	r6, #118	@ 0x76
 8001d94:	e72e      	b.n	8001bf4 <__aeabi_fmul+0x58>
 8001d96:	4649      	mov	r1, r9
 8001d98:	3202      	adds	r2, #2
 8001d9a:	4311      	orrs	r1, r2
 8001d9c:	4689      	mov	r9, r1
 8001d9e:	001e      	movs	r6, r3
 8001da0:	2102      	movs	r1, #2
 8001da2:	e727      	b.n	8001bf4 <__aeabi_fmul+0x58>
 8001da4:	230c      	movs	r3, #12
 8001da6:	4699      	mov	r9, r3
 8001da8:	3b09      	subs	r3, #9
 8001daa:	26ff      	movs	r6, #255	@ 0xff
 8001dac:	469a      	mov	sl, r3
 8001dae:	e70d      	b.n	8001bcc <__aeabi_fmul+0x30>
 8001db0:	2301      	movs	r3, #1
 8001db2:	1a1b      	subs	r3, r3, r0
 8001db4:	2b1b      	cmp	r3, #27
 8001db6:	dc9e      	bgt.n	8001cf6 <__aeabi_fmul+0x15a>
 8001db8:	329e      	adds	r2, #158	@ 0x9e
 8001dba:	0029      	movs	r1, r5
 8001dbc:	4095      	lsls	r5, r2
 8001dbe:	40d9      	lsrs	r1, r3
 8001dc0:	1e6a      	subs	r2, r5, #1
 8001dc2:	4195      	sbcs	r5, r2
 8001dc4:	430d      	orrs	r5, r1
 8001dc6:	076b      	lsls	r3, r5, #29
 8001dc8:	d004      	beq.n	8001dd4 <__aeabi_fmul+0x238>
 8001dca:	230f      	movs	r3, #15
 8001dcc:	402b      	ands	r3, r5
 8001dce:	2b04      	cmp	r3, #4
 8001dd0:	d000      	beq.n	8001dd4 <__aeabi_fmul+0x238>
 8001dd2:	3504      	adds	r5, #4
 8001dd4:	016b      	lsls	r3, r5, #5
 8001dd6:	d516      	bpl.n	8001e06 <__aeabi_fmul+0x26a>
 8001dd8:	2001      	movs	r0, #1
 8001dda:	2300      	movs	r3, #0
 8001ddc:	e78d      	b.n	8001cfa <__aeabi_fmul+0x15e>
 8001dde:	003c      	movs	r4, r7
 8001de0:	4645      	mov	r5, r8
 8001de2:	468a      	mov	sl, r1
 8001de4:	e77e      	b.n	8001ce4 <__aeabi_fmul+0x148>
 8001de6:	003c      	movs	r4, r7
 8001de8:	4645      	mov	r5, r8
 8001dea:	2380      	movs	r3, #128	@ 0x80
 8001dec:	03db      	lsls	r3, r3, #15
 8001dee:	432b      	orrs	r3, r5
 8001df0:	025b      	lsls	r3, r3, #9
 8001df2:	20ff      	movs	r0, #255	@ 0xff
 8001df4:	0a5b      	lsrs	r3, r3, #9
 8001df6:	e780      	b.n	8001cfa <__aeabi_fmul+0x15e>
 8001df8:	2380      	movs	r3, #128	@ 0x80
 8001dfa:	2400      	movs	r4, #0
 8001dfc:	20ff      	movs	r0, #255	@ 0xff
 8001dfe:	03db      	lsls	r3, r3, #15
 8001e00:	e77b      	b.n	8001cfa <__aeabi_fmul+0x15e>
 8001e02:	0032      	movs	r2, r6
 8001e04:	e73a      	b.n	8001c7c <__aeabi_fmul+0xe0>
 8001e06:	01ab      	lsls	r3, r5, #6
 8001e08:	2000      	movs	r0, #0
 8001e0a:	0a5b      	lsrs	r3, r3, #9
 8001e0c:	e775      	b.n	8001cfa <__aeabi_fmul+0x15e>
 8001e0e:	001e      	movs	r6, r3
 8001e10:	2103      	movs	r1, #3
 8001e12:	407c      	eors	r4, r7
 8001e14:	e6f7      	b.n	8001c06 <__aeabi_fmul+0x6a>
 8001e16:	46c0      	nop			@ (mov r8, r8)
 8001e18:	f7ffffff 	.word	0xf7ffffff

08001e1c <__aeabi_i2f>:
 8001e1c:	b570      	push	{r4, r5, r6, lr}
 8001e1e:	2800      	cmp	r0, #0
 8001e20:	d013      	beq.n	8001e4a <__aeabi_i2f+0x2e>
 8001e22:	17c3      	asrs	r3, r0, #31
 8001e24:	18c5      	adds	r5, r0, r3
 8001e26:	405d      	eors	r5, r3
 8001e28:	0fc4      	lsrs	r4, r0, #31
 8001e2a:	0028      	movs	r0, r5
 8001e2c:	f000 fbda 	bl	80025e4 <__clzsi2>
 8001e30:	239e      	movs	r3, #158	@ 0x9e
 8001e32:	0001      	movs	r1, r0
 8001e34:	1a1b      	subs	r3, r3, r0
 8001e36:	2b96      	cmp	r3, #150	@ 0x96
 8001e38:	dc0f      	bgt.n	8001e5a <__aeabi_i2f+0x3e>
 8001e3a:	2808      	cmp	r0, #8
 8001e3c:	d031      	beq.n	8001ea2 <__aeabi_i2f+0x86>
 8001e3e:	3908      	subs	r1, #8
 8001e40:	408d      	lsls	r5, r1
 8001e42:	026d      	lsls	r5, r5, #9
 8001e44:	0a6d      	lsrs	r5, r5, #9
 8001e46:	b2d8      	uxtb	r0, r3
 8001e48:	e002      	b.n	8001e50 <__aeabi_i2f+0x34>
 8001e4a:	2400      	movs	r4, #0
 8001e4c:	2000      	movs	r0, #0
 8001e4e:	2500      	movs	r5, #0
 8001e50:	05c0      	lsls	r0, r0, #23
 8001e52:	4328      	orrs	r0, r5
 8001e54:	07e4      	lsls	r4, r4, #31
 8001e56:	4320      	orrs	r0, r4
 8001e58:	bd70      	pop	{r4, r5, r6, pc}
 8001e5a:	2b99      	cmp	r3, #153	@ 0x99
 8001e5c:	dc15      	bgt.n	8001e8a <__aeabi_i2f+0x6e>
 8001e5e:	1f42      	subs	r2, r0, #5
 8001e60:	4095      	lsls	r5, r2
 8001e62:	002a      	movs	r2, r5
 8001e64:	0015      	movs	r5, r2
 8001e66:	4811      	ldr	r0, [pc, #68]	@ (8001eac <__aeabi_i2f+0x90>)
 8001e68:	4005      	ands	r5, r0
 8001e6a:	0756      	lsls	r6, r2, #29
 8001e6c:	d009      	beq.n	8001e82 <__aeabi_i2f+0x66>
 8001e6e:	260f      	movs	r6, #15
 8001e70:	4032      	ands	r2, r6
 8001e72:	2a04      	cmp	r2, #4
 8001e74:	d005      	beq.n	8001e82 <__aeabi_i2f+0x66>
 8001e76:	3504      	adds	r5, #4
 8001e78:	016a      	lsls	r2, r5, #5
 8001e7a:	d502      	bpl.n	8001e82 <__aeabi_i2f+0x66>
 8001e7c:	239f      	movs	r3, #159	@ 0x9f
 8001e7e:	4005      	ands	r5, r0
 8001e80:	1a5b      	subs	r3, r3, r1
 8001e82:	01ad      	lsls	r5, r5, #6
 8001e84:	0a6d      	lsrs	r5, r5, #9
 8001e86:	b2d8      	uxtb	r0, r3
 8001e88:	e7e2      	b.n	8001e50 <__aeabi_i2f+0x34>
 8001e8a:	2205      	movs	r2, #5
 8001e8c:	1a12      	subs	r2, r2, r0
 8001e8e:	0028      	movs	r0, r5
 8001e90:	40d0      	lsrs	r0, r2
 8001e92:	000a      	movs	r2, r1
 8001e94:	321b      	adds	r2, #27
 8001e96:	4095      	lsls	r5, r2
 8001e98:	002a      	movs	r2, r5
 8001e9a:	1e55      	subs	r5, r2, #1
 8001e9c:	41aa      	sbcs	r2, r5
 8001e9e:	4302      	orrs	r2, r0
 8001ea0:	e7e0      	b.n	8001e64 <__aeabi_i2f+0x48>
 8001ea2:	026d      	lsls	r5, r5, #9
 8001ea4:	2096      	movs	r0, #150	@ 0x96
 8001ea6:	0a6d      	lsrs	r5, r5, #9
 8001ea8:	e7d2      	b.n	8001e50 <__aeabi_i2f+0x34>
 8001eaa:	46c0      	nop			@ (mov r8, r8)
 8001eac:	fbffffff 	.word	0xfbffffff

08001eb0 <__aeabi_dmul>:
 8001eb0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001eb2:	4657      	mov	r7, sl
 8001eb4:	464e      	mov	r6, r9
 8001eb6:	46de      	mov	lr, fp
 8001eb8:	4645      	mov	r5, r8
 8001eba:	b5e0      	push	{r5, r6, r7, lr}
 8001ebc:	b089      	sub	sp, #36	@ 0x24
 8001ebe:	9200      	str	r2, [sp, #0]
 8001ec0:	9301      	str	r3, [sp, #4]
 8001ec2:	030b      	lsls	r3, r1, #12
 8001ec4:	0b1b      	lsrs	r3, r3, #12
 8001ec6:	469a      	mov	sl, r3
 8001ec8:	0fca      	lsrs	r2, r1, #31
 8001eca:	004b      	lsls	r3, r1, #1
 8001ecc:	0004      	movs	r4, r0
 8001ece:	4691      	mov	r9, r2
 8001ed0:	0d5b      	lsrs	r3, r3, #21
 8001ed2:	d100      	bne.n	8001ed6 <__aeabi_dmul+0x26>
 8001ed4:	e1bc      	b.n	8002250 <__aeabi_dmul+0x3a0>
 8001ed6:	4ad8      	ldr	r2, [pc, #864]	@ (8002238 <__aeabi_dmul+0x388>)
 8001ed8:	4293      	cmp	r3, r2
 8001eda:	d100      	bne.n	8001ede <__aeabi_dmul+0x2e>
 8001edc:	e14a      	b.n	8002174 <__aeabi_dmul+0x2c4>
 8001ede:	4651      	mov	r1, sl
 8001ee0:	0f42      	lsrs	r2, r0, #29
 8001ee2:	00c9      	lsls	r1, r1, #3
 8001ee4:	430a      	orrs	r2, r1
 8001ee6:	2180      	movs	r1, #128	@ 0x80
 8001ee8:	0409      	lsls	r1, r1, #16
 8001eea:	4311      	orrs	r1, r2
 8001eec:	00c2      	lsls	r2, r0, #3
 8001eee:	4690      	mov	r8, r2
 8001ef0:	4ad2      	ldr	r2, [pc, #840]	@ (800223c <__aeabi_dmul+0x38c>)
 8001ef2:	468a      	mov	sl, r1
 8001ef4:	189c      	adds	r4, r3, r2
 8001ef6:	2300      	movs	r3, #0
 8001ef8:	2500      	movs	r5, #0
 8001efa:	9303      	str	r3, [sp, #12]
 8001efc:	9e00      	ldr	r6, [sp, #0]
 8001efe:	9f01      	ldr	r7, [sp, #4]
 8001f00:	033b      	lsls	r3, r7, #12
 8001f02:	0b1b      	lsrs	r3, r3, #12
 8001f04:	469b      	mov	fp, r3
 8001f06:	0ffa      	lsrs	r2, r7, #31
 8001f08:	007b      	lsls	r3, r7, #1
 8001f0a:	0030      	movs	r0, r6
 8001f0c:	0d5b      	lsrs	r3, r3, #21
 8001f0e:	9204      	str	r2, [sp, #16]
 8001f10:	d100      	bne.n	8001f14 <__aeabi_dmul+0x64>
 8001f12:	e16f      	b.n	80021f4 <__aeabi_dmul+0x344>
 8001f14:	4ac8      	ldr	r2, [pc, #800]	@ (8002238 <__aeabi_dmul+0x388>)
 8001f16:	4293      	cmp	r3, r2
 8001f18:	d100      	bne.n	8001f1c <__aeabi_dmul+0x6c>
 8001f1a:	e153      	b.n	80021c4 <__aeabi_dmul+0x314>
 8001f1c:	4659      	mov	r1, fp
 8001f1e:	0f72      	lsrs	r2, r6, #29
 8001f20:	00c9      	lsls	r1, r1, #3
 8001f22:	430a      	orrs	r2, r1
 8001f24:	2180      	movs	r1, #128	@ 0x80
 8001f26:	0409      	lsls	r1, r1, #16
 8001f28:	4311      	orrs	r1, r2
 8001f2a:	4ac4      	ldr	r2, [pc, #784]	@ (800223c <__aeabi_dmul+0x38c>)
 8001f2c:	468b      	mov	fp, r1
 8001f2e:	4694      	mov	ip, r2
 8001f30:	2100      	movs	r1, #0
 8001f32:	4463      	add	r3, ip
 8001f34:	00f0      	lsls	r0, r6, #3
 8001f36:	191b      	adds	r3, r3, r4
 8001f38:	1c5c      	adds	r4, r3, #1
 8001f3a:	2d0a      	cmp	r5, #10
 8001f3c:	dd00      	ble.n	8001f40 <__aeabi_dmul+0x90>
 8001f3e:	e126      	b.n	800218e <__aeabi_dmul+0x2de>
 8001f40:	464e      	mov	r6, r9
 8001f42:	9a04      	ldr	r2, [sp, #16]
 8001f44:	4056      	eors	r6, r2
 8001f46:	b2f2      	uxtb	r2, r6
 8001f48:	9200      	str	r2, [sp, #0]
 8001f4a:	2d02      	cmp	r5, #2
 8001f4c:	dc00      	bgt.n	8001f50 <__aeabi_dmul+0xa0>
 8001f4e:	e1a8      	b.n	80022a2 <__aeabi_dmul+0x3f2>
 8001f50:	2201      	movs	r2, #1
 8001f52:	40aa      	lsls	r2, r5
 8001f54:	27a6      	movs	r7, #166	@ 0xa6
 8001f56:	0015      	movs	r5, r2
 8001f58:	00ff      	lsls	r7, r7, #3
 8001f5a:	403a      	ands	r2, r7
 8001f5c:	423d      	tst	r5, r7
 8001f5e:	d000      	beq.n	8001f62 <__aeabi_dmul+0xb2>
 8001f60:	e113      	b.n	800218a <__aeabi_dmul+0x2da>
 8001f62:	2790      	movs	r7, #144	@ 0x90
 8001f64:	00bf      	lsls	r7, r7, #2
 8001f66:	423d      	tst	r5, r7
 8001f68:	d000      	beq.n	8001f6c <__aeabi_dmul+0xbc>
 8001f6a:	e216      	b.n	800239a <__aeabi_dmul+0x4ea>
 8001f6c:	2288      	movs	r2, #136	@ 0x88
 8001f6e:	422a      	tst	r2, r5
 8001f70:	d000      	beq.n	8001f74 <__aeabi_dmul+0xc4>
 8001f72:	e1ef      	b.n	8002354 <__aeabi_dmul+0x4a4>
 8001f74:	4641      	mov	r1, r8
 8001f76:	4642      	mov	r2, r8
 8001f78:	0409      	lsls	r1, r1, #16
 8001f7a:	0c09      	lsrs	r1, r1, #16
 8001f7c:	000d      	movs	r5, r1
 8001f7e:	0c17      	lsrs	r7, r2, #16
 8001f80:	0c02      	lsrs	r2, r0, #16
 8001f82:	0400      	lsls	r0, r0, #16
 8001f84:	0c00      	lsrs	r0, r0, #16
 8001f86:	4345      	muls	r5, r0
 8001f88:	46ac      	mov	ip, r5
 8001f8a:	0005      	movs	r5, r0
 8001f8c:	0016      	movs	r6, r2
 8001f8e:	437d      	muls	r5, r7
 8001f90:	46a8      	mov	r8, r5
 8001f92:	000d      	movs	r5, r1
 8001f94:	437e      	muls	r6, r7
 8001f96:	9203      	str	r2, [sp, #12]
 8001f98:	9604      	str	r6, [sp, #16]
 8001f9a:	0032      	movs	r2, r6
 8001f9c:	9e03      	ldr	r6, [sp, #12]
 8001f9e:	4375      	muls	r5, r6
 8001fa0:	4666      	mov	r6, ip
 8001fa2:	0c36      	lsrs	r6, r6, #16
 8001fa4:	46b1      	mov	r9, r6
 8001fa6:	4445      	add	r5, r8
 8001fa8:	444d      	add	r5, r9
 8001faa:	45a8      	cmp	r8, r5
 8001fac:	d905      	bls.n	8001fba <__aeabi_dmul+0x10a>
 8001fae:	0016      	movs	r6, r2
 8001fb0:	2280      	movs	r2, #128	@ 0x80
 8001fb2:	0252      	lsls	r2, r2, #9
 8001fb4:	4690      	mov	r8, r2
 8001fb6:	4446      	add	r6, r8
 8001fb8:	9604      	str	r6, [sp, #16]
 8001fba:	0c2e      	lsrs	r6, r5, #16
 8001fbc:	9605      	str	r6, [sp, #20]
 8001fbe:	4666      	mov	r6, ip
 8001fc0:	0436      	lsls	r6, r6, #16
 8001fc2:	0c36      	lsrs	r6, r6, #16
 8001fc4:	46b4      	mov	ip, r6
 8001fc6:	042d      	lsls	r5, r5, #16
 8001fc8:	4465      	add	r5, ip
 8001fca:	9506      	str	r5, [sp, #24]
 8001fcc:	465d      	mov	r5, fp
 8001fce:	0c2d      	lsrs	r5, r5, #16
 8001fd0:	46a9      	mov	r9, r5
 8001fd2:	465d      	mov	r5, fp
 8001fd4:	000e      	movs	r6, r1
 8001fd6:	042d      	lsls	r5, r5, #16
 8001fd8:	0c2d      	lsrs	r5, r5, #16
 8001fda:	436e      	muls	r6, r5
 8001fdc:	46b4      	mov	ip, r6
 8001fde:	002e      	movs	r6, r5
 8001fe0:	437e      	muls	r6, r7
 8001fe2:	46b3      	mov	fp, r6
 8001fe4:	464e      	mov	r6, r9
 8001fe6:	4371      	muls	r1, r6
 8001fe8:	4459      	add	r1, fp
 8001fea:	4688      	mov	r8, r1
 8001fec:	4661      	mov	r1, ip
 8001fee:	0c09      	lsrs	r1, r1, #16
 8001ff0:	4441      	add	r1, r8
 8001ff2:	4377      	muls	r7, r6
 8001ff4:	458b      	cmp	fp, r1
 8001ff6:	d903      	bls.n	8002000 <__aeabi_dmul+0x150>
 8001ff8:	2280      	movs	r2, #128	@ 0x80
 8001ffa:	0252      	lsls	r2, r2, #9
 8001ffc:	4690      	mov	r8, r2
 8001ffe:	4447      	add	r7, r8
 8002000:	0c0e      	lsrs	r6, r1, #16
 8002002:	46b0      	mov	r8, r6
 8002004:	003e      	movs	r6, r7
 8002006:	4446      	add	r6, r8
 8002008:	9607      	str	r6, [sp, #28]
 800200a:	4666      	mov	r6, ip
 800200c:	0437      	lsls	r7, r6, #16
 800200e:	9e05      	ldr	r6, [sp, #20]
 8002010:	0c3f      	lsrs	r7, r7, #16
 8002012:	46b4      	mov	ip, r6
 8002014:	0409      	lsls	r1, r1, #16
 8002016:	19c9      	adds	r1, r1, r7
 8002018:	448c      	add	ip, r1
 800201a:	4666      	mov	r6, ip
 800201c:	9605      	str	r6, [sp, #20]
 800201e:	4656      	mov	r6, sl
 8002020:	0c36      	lsrs	r6, r6, #16
 8002022:	46b4      	mov	ip, r6
 8002024:	4656      	mov	r6, sl
 8002026:	0437      	lsls	r7, r6, #16
 8002028:	0c3f      	lsrs	r7, r7, #16
 800202a:	003e      	movs	r6, r7
 800202c:	4346      	muls	r6, r0
 800202e:	46b0      	mov	r8, r6
 8002030:	4666      	mov	r6, ip
 8002032:	4346      	muls	r6, r0
 8002034:	46b2      	mov	sl, r6
 8002036:	4646      	mov	r6, r8
 8002038:	4660      	mov	r0, ip
 800203a:	0c36      	lsrs	r6, r6, #16
 800203c:	46b3      	mov	fp, r6
 800203e:	9a03      	ldr	r2, [sp, #12]
 8002040:	4350      	muls	r0, r2
 8002042:	437a      	muls	r2, r7
 8002044:	4452      	add	r2, sl
 8002046:	445a      	add	r2, fp
 8002048:	4592      	cmp	sl, r2
 800204a:	d903      	bls.n	8002054 <__aeabi_dmul+0x1a4>
 800204c:	2680      	movs	r6, #128	@ 0x80
 800204e:	0276      	lsls	r6, r6, #9
 8002050:	46b2      	mov	sl, r6
 8002052:	4450      	add	r0, sl
 8002054:	0c16      	lsrs	r6, r2, #16
 8002056:	46b2      	mov	sl, r6
 8002058:	4482      	add	sl, r0
 800205a:	4640      	mov	r0, r8
 800205c:	0412      	lsls	r2, r2, #16
 800205e:	4690      	mov	r8, r2
 8002060:	0400      	lsls	r0, r0, #16
 8002062:	0c00      	lsrs	r0, r0, #16
 8002064:	003a      	movs	r2, r7
 8002066:	464e      	mov	r6, r9
 8002068:	4480      	add	r8, r0
 800206a:	4660      	mov	r0, ip
 800206c:	436a      	muls	r2, r5
 800206e:	4377      	muls	r7, r6
 8002070:	4345      	muls	r5, r0
 8002072:	4370      	muls	r0, r6
 8002074:	4684      	mov	ip, r0
 8002076:	1978      	adds	r0, r7, r5
 8002078:	0c17      	lsrs	r7, r2, #16
 800207a:	183f      	adds	r7, r7, r0
 800207c:	42bd      	cmp	r5, r7
 800207e:	d903      	bls.n	8002088 <__aeabi_dmul+0x1d8>
 8002080:	2080      	movs	r0, #128	@ 0x80
 8002082:	0240      	lsls	r0, r0, #9
 8002084:	4681      	mov	r9, r0
 8002086:	44cc      	add	ip, r9
 8002088:	9d05      	ldr	r5, [sp, #20]
 800208a:	9804      	ldr	r0, [sp, #16]
 800208c:	46a9      	mov	r9, r5
 800208e:	9e07      	ldr	r6, [sp, #28]
 8002090:	4448      	add	r0, r9
 8002092:	4288      	cmp	r0, r1
 8002094:	4189      	sbcs	r1, r1
 8002096:	46b1      	mov	r9, r6
 8002098:	0412      	lsls	r2, r2, #16
 800209a:	043d      	lsls	r5, r7, #16
 800209c:	0c12      	lsrs	r2, r2, #16
 800209e:	18aa      	adds	r2, r5, r2
 80020a0:	444a      	add	r2, r9
 80020a2:	4249      	negs	r1, r1
 80020a4:	1855      	adds	r5, r2, r1
 80020a6:	4440      	add	r0, r8
 80020a8:	46a9      	mov	r9, r5
 80020aa:	4540      	cmp	r0, r8
 80020ac:	41ad      	sbcs	r5, r5
 80020ae:	46c8      	mov	r8, r9
 80020b0:	426d      	negs	r5, r5
 80020b2:	46ab      	mov	fp, r5
 80020b4:	42b2      	cmp	r2, r6
 80020b6:	4192      	sbcs	r2, r2
 80020b8:	4589      	cmp	r9, r1
 80020ba:	4189      	sbcs	r1, r1
 80020bc:	44d0      	add	r8, sl
 80020be:	44c3      	add	fp, r8
 80020c0:	4249      	negs	r1, r1
 80020c2:	4252      	negs	r2, r2
 80020c4:	430a      	orrs	r2, r1
 80020c6:	45ab      	cmp	fp, r5
 80020c8:	41ad      	sbcs	r5, r5
 80020ca:	45d0      	cmp	r8, sl
 80020cc:	4189      	sbcs	r1, r1
 80020ce:	426d      	negs	r5, r5
 80020d0:	4249      	negs	r1, r1
 80020d2:	430d      	orrs	r5, r1
 80020d4:	4659      	mov	r1, fp
 80020d6:	0c3f      	lsrs	r7, r7, #16
 80020d8:	19d2      	adds	r2, r2, r7
 80020da:	1952      	adds	r2, r2, r5
 80020dc:	4462      	add	r2, ip
 80020de:	0252      	lsls	r2, r2, #9
 80020e0:	0dc9      	lsrs	r1, r1, #23
 80020e2:	9d06      	ldr	r5, [sp, #24]
 80020e4:	4311      	orrs	r1, r2
 80020e6:	468a      	mov	sl, r1
 80020e8:	0241      	lsls	r1, r0, #9
 80020ea:	4329      	orrs	r1, r5
 80020ec:	1e4d      	subs	r5, r1, #1
 80020ee:	41a9      	sbcs	r1, r5
 80020f0:	0dc0      	lsrs	r0, r0, #23
 80020f2:	4308      	orrs	r0, r1
 80020f4:	4659      	mov	r1, fp
 80020f6:	0249      	lsls	r1, r1, #9
 80020f8:	4308      	orrs	r0, r1
 80020fa:	4680      	mov	r8, r0
 80020fc:	01d2      	lsls	r2, r2, #7
 80020fe:	d400      	bmi.n	8002102 <__aeabi_dmul+0x252>
 8002100:	e173      	b.n	80023ea <__aeabi_dmul+0x53a>
 8002102:	2201      	movs	r2, #1
 8002104:	0843      	lsrs	r3, r0, #1
 8002106:	4002      	ands	r2, r0
 8002108:	4313      	orrs	r3, r2
 800210a:	4652      	mov	r2, sl
 800210c:	07d2      	lsls	r2, r2, #31
 800210e:	4313      	orrs	r3, r2
 8002110:	4698      	mov	r8, r3
 8002112:	4653      	mov	r3, sl
 8002114:	085b      	lsrs	r3, r3, #1
 8002116:	469a      	mov	sl, r3
 8002118:	9b00      	ldr	r3, [sp, #0]
 800211a:	4699      	mov	r9, r3
 800211c:	4b48      	ldr	r3, [pc, #288]	@ (8002240 <__aeabi_dmul+0x390>)
 800211e:	18e3      	adds	r3, r4, r3
 8002120:	2b00      	cmp	r3, #0
 8002122:	dc00      	bgt.n	8002126 <__aeabi_dmul+0x276>
 8002124:	e0e5      	b.n	80022f2 <__aeabi_dmul+0x442>
 8002126:	4642      	mov	r2, r8
 8002128:	0752      	lsls	r2, r2, #29
 800212a:	d00a      	beq.n	8002142 <__aeabi_dmul+0x292>
 800212c:	220f      	movs	r2, #15
 800212e:	4641      	mov	r1, r8
 8002130:	400a      	ands	r2, r1
 8002132:	2a04      	cmp	r2, #4
 8002134:	d005      	beq.n	8002142 <__aeabi_dmul+0x292>
 8002136:	3104      	adds	r1, #4
 8002138:	4541      	cmp	r1, r8
 800213a:	4192      	sbcs	r2, r2
 800213c:	4688      	mov	r8, r1
 800213e:	4252      	negs	r2, r2
 8002140:	4492      	add	sl, r2
 8002142:	4652      	mov	r2, sl
 8002144:	01d2      	lsls	r2, r2, #7
 8002146:	d506      	bpl.n	8002156 <__aeabi_dmul+0x2a6>
 8002148:	4652      	mov	r2, sl
 800214a:	4b3e      	ldr	r3, [pc, #248]	@ (8002244 <__aeabi_dmul+0x394>)
 800214c:	401a      	ands	r2, r3
 800214e:	2380      	movs	r3, #128	@ 0x80
 8002150:	4692      	mov	sl, r2
 8002152:	00db      	lsls	r3, r3, #3
 8002154:	18e3      	adds	r3, r4, r3
 8002156:	4a3c      	ldr	r2, [pc, #240]	@ (8002248 <__aeabi_dmul+0x398>)
 8002158:	4293      	cmp	r3, r2
 800215a:	dd00      	ble.n	800215e <__aeabi_dmul+0x2ae>
 800215c:	e09d      	b.n	800229a <__aeabi_dmul+0x3ea>
 800215e:	4642      	mov	r2, r8
 8002160:	08d1      	lsrs	r1, r2, #3
 8002162:	4652      	mov	r2, sl
 8002164:	0752      	lsls	r2, r2, #29
 8002166:	430a      	orrs	r2, r1
 8002168:	4651      	mov	r1, sl
 800216a:	055b      	lsls	r3, r3, #21
 800216c:	024c      	lsls	r4, r1, #9
 800216e:	0b24      	lsrs	r4, r4, #12
 8002170:	0d5b      	lsrs	r3, r3, #21
 8002172:	e019      	b.n	80021a8 <__aeabi_dmul+0x2f8>
 8002174:	4652      	mov	r2, sl
 8002176:	4302      	orrs	r2, r0
 8002178:	4690      	mov	r8, r2
 800217a:	d000      	beq.n	800217e <__aeabi_dmul+0x2ce>
 800217c:	e0b3      	b.n	80022e6 <__aeabi_dmul+0x436>
 800217e:	001c      	movs	r4, r3
 8002180:	2302      	movs	r3, #2
 8002182:	4692      	mov	sl, r2
 8002184:	2508      	movs	r5, #8
 8002186:	9303      	str	r3, [sp, #12]
 8002188:	e6b8      	b.n	8001efc <__aeabi_dmul+0x4c>
 800218a:	9b00      	ldr	r3, [sp, #0]
 800218c:	4699      	mov	r9, r3
 800218e:	9b03      	ldr	r3, [sp, #12]
 8002190:	2b02      	cmp	r3, #2
 8002192:	d100      	bne.n	8002196 <__aeabi_dmul+0x2e6>
 8002194:	e081      	b.n	800229a <__aeabi_dmul+0x3ea>
 8002196:	2b03      	cmp	r3, #3
 8002198:	d100      	bne.n	800219c <__aeabi_dmul+0x2ec>
 800219a:	e0f5      	b.n	8002388 <__aeabi_dmul+0x4d8>
 800219c:	9b03      	ldr	r3, [sp, #12]
 800219e:	2b01      	cmp	r3, #1
 80021a0:	d1bc      	bne.n	800211c <__aeabi_dmul+0x26c>
 80021a2:	2300      	movs	r3, #0
 80021a4:	2400      	movs	r4, #0
 80021a6:	2200      	movs	r2, #0
 80021a8:	0010      	movs	r0, r2
 80021aa:	464a      	mov	r2, r9
 80021ac:	051b      	lsls	r3, r3, #20
 80021ae:	4323      	orrs	r3, r4
 80021b0:	07d2      	lsls	r2, r2, #31
 80021b2:	4313      	orrs	r3, r2
 80021b4:	0019      	movs	r1, r3
 80021b6:	b009      	add	sp, #36	@ 0x24
 80021b8:	bcf0      	pop	{r4, r5, r6, r7}
 80021ba:	46bb      	mov	fp, r7
 80021bc:	46b2      	mov	sl, r6
 80021be:	46a9      	mov	r9, r5
 80021c0:	46a0      	mov	r8, r4
 80021c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80021c4:	465b      	mov	r3, fp
 80021c6:	9e00      	ldr	r6, [sp, #0]
 80021c8:	431e      	orrs	r6, r3
 80021ca:	4b1b      	ldr	r3, [pc, #108]	@ (8002238 <__aeabi_dmul+0x388>)
 80021cc:	18e3      	adds	r3, r4, r3
 80021ce:	2e00      	cmp	r6, #0
 80021d0:	d100      	bne.n	80021d4 <__aeabi_dmul+0x324>
 80021d2:	e081      	b.n	80022d8 <__aeabi_dmul+0x428>
 80021d4:	2203      	movs	r2, #3
 80021d6:	464e      	mov	r6, r9
 80021d8:	4315      	orrs	r5, r2
 80021da:	9a04      	ldr	r2, [sp, #16]
 80021dc:	4056      	eors	r6, r2
 80021de:	b2f2      	uxtb	r2, r6
 80021e0:	9200      	str	r2, [sp, #0]
 80021e2:	2280      	movs	r2, #128	@ 0x80
 80021e4:	0112      	lsls	r2, r2, #4
 80021e6:	4694      	mov	ip, r2
 80021e8:	4464      	add	r4, ip
 80021ea:	2d0a      	cmp	r5, #10
 80021ec:	dd00      	ble.n	80021f0 <__aeabi_dmul+0x340>
 80021ee:	e0b7      	b.n	8002360 <__aeabi_dmul+0x4b0>
 80021f0:	2103      	movs	r1, #3
 80021f2:	e6ad      	b.n	8001f50 <__aeabi_dmul+0xa0>
 80021f4:	465b      	mov	r3, fp
 80021f6:	9a00      	ldr	r2, [sp, #0]
 80021f8:	4313      	orrs	r3, r2
 80021fa:	d065      	beq.n	80022c8 <__aeabi_dmul+0x418>
 80021fc:	465b      	mov	r3, fp
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d100      	bne.n	8002204 <__aeabi_dmul+0x354>
 8002202:	e0e2      	b.n	80023ca <__aeabi_dmul+0x51a>
 8002204:	4658      	mov	r0, fp
 8002206:	f000 f9ed 	bl	80025e4 <__clzsi2>
 800220a:	0002      	movs	r2, r0
 800220c:	0003      	movs	r3, r0
 800220e:	3a0b      	subs	r2, #11
 8002210:	271d      	movs	r7, #29
 8002212:	9e00      	ldr	r6, [sp, #0]
 8002214:	1aba      	subs	r2, r7, r2
 8002216:	0019      	movs	r1, r3
 8002218:	4658      	mov	r0, fp
 800221a:	40d6      	lsrs	r6, r2
 800221c:	3908      	subs	r1, #8
 800221e:	4088      	lsls	r0, r1
 8002220:	0032      	movs	r2, r6
 8002222:	4302      	orrs	r2, r0
 8002224:	9800      	ldr	r0, [sp, #0]
 8002226:	4693      	mov	fp, r2
 8002228:	4088      	lsls	r0, r1
 800222a:	4a08      	ldr	r2, [pc, #32]	@ (800224c <__aeabi_dmul+0x39c>)
 800222c:	1ae3      	subs	r3, r4, r3
 800222e:	4694      	mov	ip, r2
 8002230:	2100      	movs	r1, #0
 8002232:	4463      	add	r3, ip
 8002234:	e680      	b.n	8001f38 <__aeabi_dmul+0x88>
 8002236:	46c0      	nop			@ (mov r8, r8)
 8002238:	000007ff 	.word	0x000007ff
 800223c:	fffffc01 	.word	0xfffffc01
 8002240:	000003ff 	.word	0x000003ff
 8002244:	feffffff 	.word	0xfeffffff
 8002248:	000007fe 	.word	0x000007fe
 800224c:	fffffc0d 	.word	0xfffffc0d
 8002250:	4653      	mov	r3, sl
 8002252:	4303      	orrs	r3, r0
 8002254:	4698      	mov	r8, r3
 8002256:	d030      	beq.n	80022ba <__aeabi_dmul+0x40a>
 8002258:	4653      	mov	r3, sl
 800225a:	2b00      	cmp	r3, #0
 800225c:	d100      	bne.n	8002260 <__aeabi_dmul+0x3b0>
 800225e:	e0a2      	b.n	80023a6 <__aeabi_dmul+0x4f6>
 8002260:	4650      	mov	r0, sl
 8002262:	f000 f9bf 	bl	80025e4 <__clzsi2>
 8002266:	230b      	movs	r3, #11
 8002268:	425b      	negs	r3, r3
 800226a:	469c      	mov	ip, r3
 800226c:	0002      	movs	r2, r0
 800226e:	4484      	add	ip, r0
 8002270:	4666      	mov	r6, ip
 8002272:	231d      	movs	r3, #29
 8002274:	1b9b      	subs	r3, r3, r6
 8002276:	0026      	movs	r6, r4
 8002278:	0011      	movs	r1, r2
 800227a:	4650      	mov	r0, sl
 800227c:	40de      	lsrs	r6, r3
 800227e:	3908      	subs	r1, #8
 8002280:	4088      	lsls	r0, r1
 8002282:	0033      	movs	r3, r6
 8002284:	4303      	orrs	r3, r0
 8002286:	469a      	mov	sl, r3
 8002288:	0023      	movs	r3, r4
 800228a:	408b      	lsls	r3, r1
 800228c:	4698      	mov	r8, r3
 800228e:	2300      	movs	r3, #0
 8002290:	4c69      	ldr	r4, [pc, #420]	@ (8002438 <__aeabi_dmul+0x588>)
 8002292:	2500      	movs	r5, #0
 8002294:	1aa4      	subs	r4, r4, r2
 8002296:	9303      	str	r3, [sp, #12]
 8002298:	e630      	b.n	8001efc <__aeabi_dmul+0x4c>
 800229a:	2400      	movs	r4, #0
 800229c:	2200      	movs	r2, #0
 800229e:	4b67      	ldr	r3, [pc, #412]	@ (800243c <__aeabi_dmul+0x58c>)
 80022a0:	e782      	b.n	80021a8 <__aeabi_dmul+0x2f8>
 80022a2:	3d01      	subs	r5, #1
 80022a4:	2d01      	cmp	r5, #1
 80022a6:	d900      	bls.n	80022aa <__aeabi_dmul+0x3fa>
 80022a8:	e664      	b.n	8001f74 <__aeabi_dmul+0xc4>
 80022aa:	9b00      	ldr	r3, [sp, #0]
 80022ac:	4699      	mov	r9, r3
 80022ae:	2902      	cmp	r1, #2
 80022b0:	d0f3      	beq.n	800229a <__aeabi_dmul+0x3ea>
 80022b2:	46da      	mov	sl, fp
 80022b4:	4680      	mov	r8, r0
 80022b6:	9103      	str	r1, [sp, #12]
 80022b8:	e770      	b.n	800219c <__aeabi_dmul+0x2ec>
 80022ba:	2300      	movs	r3, #0
 80022bc:	469a      	mov	sl, r3
 80022be:	3301      	adds	r3, #1
 80022c0:	2504      	movs	r5, #4
 80022c2:	2400      	movs	r4, #0
 80022c4:	9303      	str	r3, [sp, #12]
 80022c6:	e619      	b.n	8001efc <__aeabi_dmul+0x4c>
 80022c8:	2200      	movs	r2, #0
 80022ca:	3301      	adds	r3, #1
 80022cc:	431d      	orrs	r5, r3
 80022ce:	4693      	mov	fp, r2
 80022d0:	0023      	movs	r3, r4
 80022d2:	2000      	movs	r0, #0
 80022d4:	2101      	movs	r1, #1
 80022d6:	e62f      	b.n	8001f38 <__aeabi_dmul+0x88>
 80022d8:	2202      	movs	r2, #2
 80022da:	4315      	orrs	r5, r2
 80022dc:	2200      	movs	r2, #0
 80022de:	2000      	movs	r0, #0
 80022e0:	4693      	mov	fp, r2
 80022e2:	2102      	movs	r1, #2
 80022e4:	e628      	b.n	8001f38 <__aeabi_dmul+0x88>
 80022e6:	001c      	movs	r4, r3
 80022e8:	2303      	movs	r3, #3
 80022ea:	4680      	mov	r8, r0
 80022ec:	250c      	movs	r5, #12
 80022ee:	9303      	str	r3, [sp, #12]
 80022f0:	e604      	b.n	8001efc <__aeabi_dmul+0x4c>
 80022f2:	2101      	movs	r1, #1
 80022f4:	1ac9      	subs	r1, r1, r3
 80022f6:	2938      	cmp	r1, #56	@ 0x38
 80022f8:	dd00      	ble.n	80022fc <__aeabi_dmul+0x44c>
 80022fa:	e752      	b.n	80021a2 <__aeabi_dmul+0x2f2>
 80022fc:	291f      	cmp	r1, #31
 80022fe:	dd78      	ble.n	80023f2 <__aeabi_dmul+0x542>
 8002300:	221f      	movs	r2, #31
 8002302:	4252      	negs	r2, r2
 8002304:	1ad3      	subs	r3, r2, r3
 8002306:	4652      	mov	r2, sl
 8002308:	40da      	lsrs	r2, r3
 800230a:	0013      	movs	r3, r2
 800230c:	2920      	cmp	r1, #32
 800230e:	d007      	beq.n	8002320 <__aeabi_dmul+0x470>
 8002310:	4a4b      	ldr	r2, [pc, #300]	@ (8002440 <__aeabi_dmul+0x590>)
 8002312:	4641      	mov	r1, r8
 8002314:	4694      	mov	ip, r2
 8002316:	4652      	mov	r2, sl
 8002318:	4464      	add	r4, ip
 800231a:	40a2      	lsls	r2, r4
 800231c:	4311      	orrs	r1, r2
 800231e:	4688      	mov	r8, r1
 8002320:	4642      	mov	r2, r8
 8002322:	1e51      	subs	r1, r2, #1
 8002324:	418a      	sbcs	r2, r1
 8002326:	431a      	orrs	r2, r3
 8002328:	2307      	movs	r3, #7
 800232a:	0019      	movs	r1, r3
 800232c:	2400      	movs	r4, #0
 800232e:	4011      	ands	r1, r2
 8002330:	4213      	tst	r3, r2
 8002332:	d00b      	beq.n	800234c <__aeabi_dmul+0x49c>
 8002334:	230f      	movs	r3, #15
 8002336:	4013      	ands	r3, r2
 8002338:	2b04      	cmp	r3, #4
 800233a:	d07b      	beq.n	8002434 <__aeabi_dmul+0x584>
 800233c:	1d13      	adds	r3, r2, #4
 800233e:	4293      	cmp	r3, r2
 8002340:	41a4      	sbcs	r4, r4
 8002342:	001a      	movs	r2, r3
 8002344:	4264      	negs	r4, r4
 8002346:	0761      	lsls	r1, r4, #29
 8002348:	0264      	lsls	r4, r4, #9
 800234a:	0b24      	lsrs	r4, r4, #12
 800234c:	08d2      	lsrs	r2, r2, #3
 800234e:	2300      	movs	r3, #0
 8002350:	430a      	orrs	r2, r1
 8002352:	e729      	b.n	80021a8 <__aeabi_dmul+0x2f8>
 8002354:	9b04      	ldr	r3, [sp, #16]
 8002356:	46da      	mov	sl, fp
 8002358:	4699      	mov	r9, r3
 800235a:	4680      	mov	r8, r0
 800235c:	9103      	str	r1, [sp, #12]
 800235e:	e716      	b.n	800218e <__aeabi_dmul+0x2de>
 8002360:	2d0f      	cmp	r5, #15
 8002362:	d10d      	bne.n	8002380 <__aeabi_dmul+0x4d0>
 8002364:	2480      	movs	r4, #128	@ 0x80
 8002366:	4653      	mov	r3, sl
 8002368:	0324      	lsls	r4, r4, #12
 800236a:	4223      	tst	r3, r4
 800236c:	d00c      	beq.n	8002388 <__aeabi_dmul+0x4d8>
 800236e:	465b      	mov	r3, fp
 8002370:	4223      	tst	r3, r4
 8002372:	d109      	bne.n	8002388 <__aeabi_dmul+0x4d8>
 8002374:	431c      	orrs	r4, r3
 8002376:	9b04      	ldr	r3, [sp, #16]
 8002378:	0002      	movs	r2, r0
 800237a:	4699      	mov	r9, r3
 800237c:	4b2f      	ldr	r3, [pc, #188]	@ (800243c <__aeabi_dmul+0x58c>)
 800237e:	e713      	b.n	80021a8 <__aeabi_dmul+0x2f8>
 8002380:	9b04      	ldr	r3, [sp, #16]
 8002382:	46da      	mov	sl, fp
 8002384:	4699      	mov	r9, r3
 8002386:	4680      	mov	r8, r0
 8002388:	2480      	movs	r4, #128	@ 0x80
 800238a:	4653      	mov	r3, sl
 800238c:	0324      	lsls	r4, r4, #12
 800238e:	431c      	orrs	r4, r3
 8002390:	0324      	lsls	r4, r4, #12
 8002392:	4642      	mov	r2, r8
 8002394:	4b29      	ldr	r3, [pc, #164]	@ (800243c <__aeabi_dmul+0x58c>)
 8002396:	0b24      	lsrs	r4, r4, #12
 8002398:	e706      	b.n	80021a8 <__aeabi_dmul+0x2f8>
 800239a:	2300      	movs	r3, #0
 800239c:	2480      	movs	r4, #128	@ 0x80
 800239e:	4699      	mov	r9, r3
 80023a0:	0324      	lsls	r4, r4, #12
 80023a2:	4b26      	ldr	r3, [pc, #152]	@ (800243c <__aeabi_dmul+0x58c>)
 80023a4:	e700      	b.n	80021a8 <__aeabi_dmul+0x2f8>
 80023a6:	f000 f91d 	bl	80025e4 <__clzsi2>
 80023aa:	2315      	movs	r3, #21
 80023ac:	469c      	mov	ip, r3
 80023ae:	4484      	add	ip, r0
 80023b0:	0002      	movs	r2, r0
 80023b2:	4663      	mov	r3, ip
 80023b4:	3220      	adds	r2, #32
 80023b6:	2b1c      	cmp	r3, #28
 80023b8:	dc00      	bgt.n	80023bc <__aeabi_dmul+0x50c>
 80023ba:	e759      	b.n	8002270 <__aeabi_dmul+0x3c0>
 80023bc:	2300      	movs	r3, #0
 80023be:	4698      	mov	r8, r3
 80023c0:	0023      	movs	r3, r4
 80023c2:	3808      	subs	r0, #8
 80023c4:	4083      	lsls	r3, r0
 80023c6:	469a      	mov	sl, r3
 80023c8:	e761      	b.n	800228e <__aeabi_dmul+0x3de>
 80023ca:	f000 f90b 	bl	80025e4 <__clzsi2>
 80023ce:	0002      	movs	r2, r0
 80023d0:	0003      	movs	r3, r0
 80023d2:	3215      	adds	r2, #21
 80023d4:	3320      	adds	r3, #32
 80023d6:	2a1c      	cmp	r2, #28
 80023d8:	dc00      	bgt.n	80023dc <__aeabi_dmul+0x52c>
 80023da:	e719      	b.n	8002210 <__aeabi_dmul+0x360>
 80023dc:	0002      	movs	r2, r0
 80023de:	9900      	ldr	r1, [sp, #0]
 80023e0:	3a08      	subs	r2, #8
 80023e2:	4091      	lsls	r1, r2
 80023e4:	2000      	movs	r0, #0
 80023e6:	468b      	mov	fp, r1
 80023e8:	e71f      	b.n	800222a <__aeabi_dmul+0x37a>
 80023ea:	9a00      	ldr	r2, [sp, #0]
 80023ec:	001c      	movs	r4, r3
 80023ee:	4691      	mov	r9, r2
 80023f0:	e694      	b.n	800211c <__aeabi_dmul+0x26c>
 80023f2:	4b14      	ldr	r3, [pc, #80]	@ (8002444 <__aeabi_dmul+0x594>)
 80023f4:	4652      	mov	r2, sl
 80023f6:	469c      	mov	ip, r3
 80023f8:	4643      	mov	r3, r8
 80023fa:	4464      	add	r4, ip
 80023fc:	40a2      	lsls	r2, r4
 80023fe:	40cb      	lsrs	r3, r1
 8002400:	431a      	orrs	r2, r3
 8002402:	4643      	mov	r3, r8
 8002404:	40a3      	lsls	r3, r4
 8002406:	1e58      	subs	r0, r3, #1
 8002408:	4183      	sbcs	r3, r0
 800240a:	4654      	mov	r4, sl
 800240c:	431a      	orrs	r2, r3
 800240e:	40cc      	lsrs	r4, r1
 8002410:	0753      	lsls	r3, r2, #29
 8002412:	d009      	beq.n	8002428 <__aeabi_dmul+0x578>
 8002414:	230f      	movs	r3, #15
 8002416:	4013      	ands	r3, r2
 8002418:	2b04      	cmp	r3, #4
 800241a:	d005      	beq.n	8002428 <__aeabi_dmul+0x578>
 800241c:	1d13      	adds	r3, r2, #4
 800241e:	4293      	cmp	r3, r2
 8002420:	4192      	sbcs	r2, r2
 8002422:	4252      	negs	r2, r2
 8002424:	18a4      	adds	r4, r4, r2
 8002426:	001a      	movs	r2, r3
 8002428:	0223      	lsls	r3, r4, #8
 800242a:	d58c      	bpl.n	8002346 <__aeabi_dmul+0x496>
 800242c:	2301      	movs	r3, #1
 800242e:	2400      	movs	r4, #0
 8002430:	2200      	movs	r2, #0
 8002432:	e6b9      	b.n	80021a8 <__aeabi_dmul+0x2f8>
 8002434:	2400      	movs	r4, #0
 8002436:	e786      	b.n	8002346 <__aeabi_dmul+0x496>
 8002438:	fffffc0d 	.word	0xfffffc0d
 800243c:	000007ff 	.word	0x000007ff
 8002440:	0000043e 	.word	0x0000043e
 8002444:	0000041e 	.word	0x0000041e

08002448 <__aeabi_f2d>:
 8002448:	b570      	push	{r4, r5, r6, lr}
 800244a:	0242      	lsls	r2, r0, #9
 800244c:	0043      	lsls	r3, r0, #1
 800244e:	0fc4      	lsrs	r4, r0, #31
 8002450:	20fe      	movs	r0, #254	@ 0xfe
 8002452:	0e1b      	lsrs	r3, r3, #24
 8002454:	1c59      	adds	r1, r3, #1
 8002456:	0a55      	lsrs	r5, r2, #9
 8002458:	4208      	tst	r0, r1
 800245a:	d00c      	beq.n	8002476 <__aeabi_f2d+0x2e>
 800245c:	21e0      	movs	r1, #224	@ 0xe0
 800245e:	0089      	lsls	r1, r1, #2
 8002460:	468c      	mov	ip, r1
 8002462:	076d      	lsls	r5, r5, #29
 8002464:	0b12      	lsrs	r2, r2, #12
 8002466:	4463      	add	r3, ip
 8002468:	051b      	lsls	r3, r3, #20
 800246a:	4313      	orrs	r3, r2
 800246c:	07e4      	lsls	r4, r4, #31
 800246e:	4323      	orrs	r3, r4
 8002470:	0028      	movs	r0, r5
 8002472:	0019      	movs	r1, r3
 8002474:	bd70      	pop	{r4, r5, r6, pc}
 8002476:	2b00      	cmp	r3, #0
 8002478:	d114      	bne.n	80024a4 <__aeabi_f2d+0x5c>
 800247a:	2d00      	cmp	r5, #0
 800247c:	d01b      	beq.n	80024b6 <__aeabi_f2d+0x6e>
 800247e:	0028      	movs	r0, r5
 8002480:	f000 f8b0 	bl	80025e4 <__clzsi2>
 8002484:	280a      	cmp	r0, #10
 8002486:	dc1c      	bgt.n	80024c2 <__aeabi_f2d+0x7a>
 8002488:	230b      	movs	r3, #11
 800248a:	002a      	movs	r2, r5
 800248c:	1a1b      	subs	r3, r3, r0
 800248e:	40da      	lsrs	r2, r3
 8002490:	0003      	movs	r3, r0
 8002492:	3315      	adds	r3, #21
 8002494:	409d      	lsls	r5, r3
 8002496:	4b0e      	ldr	r3, [pc, #56]	@ (80024d0 <__aeabi_f2d+0x88>)
 8002498:	0312      	lsls	r2, r2, #12
 800249a:	1a1b      	subs	r3, r3, r0
 800249c:	055b      	lsls	r3, r3, #21
 800249e:	0b12      	lsrs	r2, r2, #12
 80024a0:	0d5b      	lsrs	r3, r3, #21
 80024a2:	e7e1      	b.n	8002468 <__aeabi_f2d+0x20>
 80024a4:	2d00      	cmp	r5, #0
 80024a6:	d009      	beq.n	80024bc <__aeabi_f2d+0x74>
 80024a8:	0b13      	lsrs	r3, r2, #12
 80024aa:	2280      	movs	r2, #128	@ 0x80
 80024ac:	0312      	lsls	r2, r2, #12
 80024ae:	431a      	orrs	r2, r3
 80024b0:	076d      	lsls	r5, r5, #29
 80024b2:	4b08      	ldr	r3, [pc, #32]	@ (80024d4 <__aeabi_f2d+0x8c>)
 80024b4:	e7d8      	b.n	8002468 <__aeabi_f2d+0x20>
 80024b6:	2300      	movs	r3, #0
 80024b8:	2200      	movs	r2, #0
 80024ba:	e7d5      	b.n	8002468 <__aeabi_f2d+0x20>
 80024bc:	2200      	movs	r2, #0
 80024be:	4b05      	ldr	r3, [pc, #20]	@ (80024d4 <__aeabi_f2d+0x8c>)
 80024c0:	e7d2      	b.n	8002468 <__aeabi_f2d+0x20>
 80024c2:	0003      	movs	r3, r0
 80024c4:	002a      	movs	r2, r5
 80024c6:	3b0b      	subs	r3, #11
 80024c8:	409a      	lsls	r2, r3
 80024ca:	2500      	movs	r5, #0
 80024cc:	e7e3      	b.n	8002496 <__aeabi_f2d+0x4e>
 80024ce:	46c0      	nop			@ (mov r8, r8)
 80024d0:	00000389 	.word	0x00000389
 80024d4:	000007ff 	.word	0x000007ff

080024d8 <__aeabi_d2f>:
 80024d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80024da:	004b      	lsls	r3, r1, #1
 80024dc:	030f      	lsls	r7, r1, #12
 80024de:	0d5b      	lsrs	r3, r3, #21
 80024e0:	4c3c      	ldr	r4, [pc, #240]	@ (80025d4 <__aeabi_d2f+0xfc>)
 80024e2:	0f45      	lsrs	r5, r0, #29
 80024e4:	b083      	sub	sp, #12
 80024e6:	0a7f      	lsrs	r7, r7, #9
 80024e8:	1c5e      	adds	r6, r3, #1
 80024ea:	432f      	orrs	r7, r5
 80024ec:	9000      	str	r0, [sp, #0]
 80024ee:	9101      	str	r1, [sp, #4]
 80024f0:	0fca      	lsrs	r2, r1, #31
 80024f2:	00c5      	lsls	r5, r0, #3
 80024f4:	4226      	tst	r6, r4
 80024f6:	d00b      	beq.n	8002510 <__aeabi_d2f+0x38>
 80024f8:	4937      	ldr	r1, [pc, #220]	@ (80025d8 <__aeabi_d2f+0x100>)
 80024fa:	185c      	adds	r4, r3, r1
 80024fc:	2cfe      	cmp	r4, #254	@ 0xfe
 80024fe:	dd13      	ble.n	8002528 <__aeabi_d2f+0x50>
 8002500:	20ff      	movs	r0, #255	@ 0xff
 8002502:	2300      	movs	r3, #0
 8002504:	05c0      	lsls	r0, r0, #23
 8002506:	4318      	orrs	r0, r3
 8002508:	07d2      	lsls	r2, r2, #31
 800250a:	4310      	orrs	r0, r2
 800250c:	b003      	add	sp, #12
 800250e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002510:	433d      	orrs	r5, r7
 8002512:	2b00      	cmp	r3, #0
 8002514:	d101      	bne.n	800251a <__aeabi_d2f+0x42>
 8002516:	2000      	movs	r0, #0
 8002518:	e7f4      	b.n	8002504 <__aeabi_d2f+0x2c>
 800251a:	2d00      	cmp	r5, #0
 800251c:	d0f0      	beq.n	8002500 <__aeabi_d2f+0x28>
 800251e:	2380      	movs	r3, #128	@ 0x80
 8002520:	03db      	lsls	r3, r3, #15
 8002522:	20ff      	movs	r0, #255	@ 0xff
 8002524:	433b      	orrs	r3, r7
 8002526:	e7ed      	b.n	8002504 <__aeabi_d2f+0x2c>
 8002528:	2c00      	cmp	r4, #0
 800252a:	dd14      	ble.n	8002556 <__aeabi_d2f+0x7e>
 800252c:	9b00      	ldr	r3, [sp, #0]
 800252e:	00ff      	lsls	r7, r7, #3
 8002530:	019b      	lsls	r3, r3, #6
 8002532:	1e58      	subs	r0, r3, #1
 8002534:	4183      	sbcs	r3, r0
 8002536:	0f69      	lsrs	r1, r5, #29
 8002538:	433b      	orrs	r3, r7
 800253a:	430b      	orrs	r3, r1
 800253c:	0759      	lsls	r1, r3, #29
 800253e:	d046      	beq.n	80025ce <__aeabi_d2f+0xf6>
 8002540:	210f      	movs	r1, #15
 8002542:	4019      	ands	r1, r3
 8002544:	2904      	cmp	r1, #4
 8002546:	d02a      	beq.n	800259e <__aeabi_d2f+0xc6>
 8002548:	3304      	adds	r3, #4
 800254a:	0159      	lsls	r1, r3, #5
 800254c:	d527      	bpl.n	800259e <__aeabi_d2f+0xc6>
 800254e:	3401      	adds	r4, #1
 8002550:	2300      	movs	r3, #0
 8002552:	b2e0      	uxtb	r0, r4
 8002554:	e7d6      	b.n	8002504 <__aeabi_d2f+0x2c>
 8002556:	0021      	movs	r1, r4
 8002558:	3117      	adds	r1, #23
 800255a:	db24      	blt.n	80025a6 <__aeabi_d2f+0xce>
 800255c:	2180      	movs	r1, #128	@ 0x80
 800255e:	201e      	movs	r0, #30
 8002560:	0409      	lsls	r1, r1, #16
 8002562:	4339      	orrs	r1, r7
 8002564:	1b00      	subs	r0, r0, r4
 8002566:	281f      	cmp	r0, #31
 8002568:	dd20      	ble.n	80025ac <__aeabi_d2f+0xd4>
 800256a:	2602      	movs	r6, #2
 800256c:	4276      	negs	r6, r6
 800256e:	1b34      	subs	r4, r6, r4
 8002570:	000e      	movs	r6, r1
 8002572:	40e6      	lsrs	r6, r4
 8002574:	0034      	movs	r4, r6
 8002576:	2820      	cmp	r0, #32
 8002578:	d004      	beq.n	8002584 <__aeabi_d2f+0xac>
 800257a:	4818      	ldr	r0, [pc, #96]	@ (80025dc <__aeabi_d2f+0x104>)
 800257c:	4684      	mov	ip, r0
 800257e:	4463      	add	r3, ip
 8002580:	4099      	lsls	r1, r3
 8002582:	430d      	orrs	r5, r1
 8002584:	002b      	movs	r3, r5
 8002586:	1e59      	subs	r1, r3, #1
 8002588:	418b      	sbcs	r3, r1
 800258a:	4323      	orrs	r3, r4
 800258c:	0759      	lsls	r1, r3, #29
 800258e:	d01a      	beq.n	80025c6 <__aeabi_d2f+0xee>
 8002590:	210f      	movs	r1, #15
 8002592:	2400      	movs	r4, #0
 8002594:	4019      	ands	r1, r3
 8002596:	2904      	cmp	r1, #4
 8002598:	d001      	beq.n	800259e <__aeabi_d2f+0xc6>
 800259a:	2400      	movs	r4, #0
 800259c:	3304      	adds	r3, #4
 800259e:	019b      	lsls	r3, r3, #6
 80025a0:	0a5b      	lsrs	r3, r3, #9
 80025a2:	b2e0      	uxtb	r0, r4
 80025a4:	e7ae      	b.n	8002504 <__aeabi_d2f+0x2c>
 80025a6:	2000      	movs	r0, #0
 80025a8:	2300      	movs	r3, #0
 80025aa:	e7ab      	b.n	8002504 <__aeabi_d2f+0x2c>
 80025ac:	4c0c      	ldr	r4, [pc, #48]	@ (80025e0 <__aeabi_d2f+0x108>)
 80025ae:	191c      	adds	r4, r3, r4
 80025b0:	002b      	movs	r3, r5
 80025b2:	40a5      	lsls	r5, r4
 80025b4:	40c3      	lsrs	r3, r0
 80025b6:	40a1      	lsls	r1, r4
 80025b8:	1e68      	subs	r0, r5, #1
 80025ba:	4185      	sbcs	r5, r0
 80025bc:	4329      	orrs	r1, r5
 80025be:	430b      	orrs	r3, r1
 80025c0:	2400      	movs	r4, #0
 80025c2:	0759      	lsls	r1, r3, #29
 80025c4:	d1bc      	bne.n	8002540 <__aeabi_d2f+0x68>
 80025c6:	019b      	lsls	r3, r3, #6
 80025c8:	2000      	movs	r0, #0
 80025ca:	0a5b      	lsrs	r3, r3, #9
 80025cc:	e79a      	b.n	8002504 <__aeabi_d2f+0x2c>
 80025ce:	08db      	lsrs	r3, r3, #3
 80025d0:	b2e0      	uxtb	r0, r4
 80025d2:	e797      	b.n	8002504 <__aeabi_d2f+0x2c>
 80025d4:	000007fe 	.word	0x000007fe
 80025d8:	fffffc80 	.word	0xfffffc80
 80025dc:	fffffca2 	.word	0xfffffca2
 80025e0:	fffffc82 	.word	0xfffffc82

080025e4 <__clzsi2>:
 80025e4:	211c      	movs	r1, #28
 80025e6:	2301      	movs	r3, #1
 80025e8:	041b      	lsls	r3, r3, #16
 80025ea:	4298      	cmp	r0, r3
 80025ec:	d301      	bcc.n	80025f2 <__clzsi2+0xe>
 80025ee:	0c00      	lsrs	r0, r0, #16
 80025f0:	3910      	subs	r1, #16
 80025f2:	0a1b      	lsrs	r3, r3, #8
 80025f4:	4298      	cmp	r0, r3
 80025f6:	d301      	bcc.n	80025fc <__clzsi2+0x18>
 80025f8:	0a00      	lsrs	r0, r0, #8
 80025fa:	3908      	subs	r1, #8
 80025fc:	091b      	lsrs	r3, r3, #4
 80025fe:	4298      	cmp	r0, r3
 8002600:	d301      	bcc.n	8002606 <__clzsi2+0x22>
 8002602:	0900      	lsrs	r0, r0, #4
 8002604:	3904      	subs	r1, #4
 8002606:	a202      	add	r2, pc, #8	@ (adr r2, 8002610 <__clzsi2+0x2c>)
 8002608:	5c10      	ldrb	r0, [r2, r0]
 800260a:	1840      	adds	r0, r0, r1
 800260c:	4770      	bx	lr
 800260e:	46c0      	nop			@ (mov r8, r8)
 8002610:	02020304 	.word	0x02020304
 8002614:	01010101 	.word	0x01010101
	...

08002620 <memset>:
 8002620:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002622:	0005      	movs	r5, r0
 8002624:	0783      	lsls	r3, r0, #30
 8002626:	d049      	beq.n	80026bc <memset+0x9c>
 8002628:	1e54      	subs	r4, r2, #1
 800262a:	2a00      	cmp	r2, #0
 800262c:	d045      	beq.n	80026ba <memset+0x9a>
 800262e:	0003      	movs	r3, r0
 8002630:	2603      	movs	r6, #3
 8002632:	b2ca      	uxtb	r2, r1
 8002634:	e002      	b.n	800263c <memset+0x1c>
 8002636:	3501      	adds	r5, #1
 8002638:	3c01      	subs	r4, #1
 800263a:	d33e      	bcc.n	80026ba <memset+0x9a>
 800263c:	3301      	adds	r3, #1
 800263e:	702a      	strb	r2, [r5, #0]
 8002640:	4233      	tst	r3, r6
 8002642:	d1f8      	bne.n	8002636 <memset+0x16>
 8002644:	2c03      	cmp	r4, #3
 8002646:	d930      	bls.n	80026aa <memset+0x8a>
 8002648:	22ff      	movs	r2, #255	@ 0xff
 800264a:	400a      	ands	r2, r1
 800264c:	0215      	lsls	r5, r2, #8
 800264e:	18ad      	adds	r5, r5, r2
 8002650:	042a      	lsls	r2, r5, #16
 8002652:	18ad      	adds	r5, r5, r2
 8002654:	2c0f      	cmp	r4, #15
 8002656:	d934      	bls.n	80026c2 <memset+0xa2>
 8002658:	0027      	movs	r7, r4
 800265a:	3f10      	subs	r7, #16
 800265c:	093f      	lsrs	r7, r7, #4
 800265e:	013e      	lsls	r6, r7, #4
 8002660:	46b4      	mov	ip, r6
 8002662:	001e      	movs	r6, r3
 8002664:	001a      	movs	r2, r3
 8002666:	3610      	adds	r6, #16
 8002668:	4466      	add	r6, ip
 800266a:	6015      	str	r5, [r2, #0]
 800266c:	6055      	str	r5, [r2, #4]
 800266e:	6095      	str	r5, [r2, #8]
 8002670:	60d5      	str	r5, [r2, #12]
 8002672:	3210      	adds	r2, #16
 8002674:	4296      	cmp	r6, r2
 8002676:	d1f8      	bne.n	800266a <memset+0x4a>
 8002678:	3701      	adds	r7, #1
 800267a:	013f      	lsls	r7, r7, #4
 800267c:	19db      	adds	r3, r3, r7
 800267e:	270f      	movs	r7, #15
 8002680:	220c      	movs	r2, #12
 8002682:	4027      	ands	r7, r4
 8002684:	4022      	ands	r2, r4
 8002686:	003c      	movs	r4, r7
 8002688:	2a00      	cmp	r2, #0
 800268a:	d00e      	beq.n	80026aa <memset+0x8a>
 800268c:	1f3e      	subs	r6, r7, #4
 800268e:	08b6      	lsrs	r6, r6, #2
 8002690:	00b4      	lsls	r4, r6, #2
 8002692:	46a4      	mov	ip, r4
 8002694:	001a      	movs	r2, r3
 8002696:	1d1c      	adds	r4, r3, #4
 8002698:	4464      	add	r4, ip
 800269a:	c220      	stmia	r2!, {r5}
 800269c:	42a2      	cmp	r2, r4
 800269e:	d1fc      	bne.n	800269a <memset+0x7a>
 80026a0:	2403      	movs	r4, #3
 80026a2:	3601      	adds	r6, #1
 80026a4:	00b6      	lsls	r6, r6, #2
 80026a6:	199b      	adds	r3, r3, r6
 80026a8:	403c      	ands	r4, r7
 80026aa:	2c00      	cmp	r4, #0
 80026ac:	d005      	beq.n	80026ba <memset+0x9a>
 80026ae:	b2c9      	uxtb	r1, r1
 80026b0:	191c      	adds	r4, r3, r4
 80026b2:	7019      	strb	r1, [r3, #0]
 80026b4:	3301      	adds	r3, #1
 80026b6:	429c      	cmp	r4, r3
 80026b8:	d1fb      	bne.n	80026b2 <memset+0x92>
 80026ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80026bc:	0003      	movs	r3, r0
 80026be:	0014      	movs	r4, r2
 80026c0:	e7c0      	b.n	8002644 <memset+0x24>
 80026c2:	0027      	movs	r7, r4
 80026c4:	e7e2      	b.n	800268c <memset+0x6c>
 80026c6:	46c0      	nop			@ (mov r8, r8)

080026c8 <memcpy>:
 80026c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80026ca:	0005      	movs	r5, r0
 80026cc:	2a0f      	cmp	r2, #15
 80026ce:	d931      	bls.n	8002734 <memcpy+0x6c>
 80026d0:	2703      	movs	r7, #3
 80026d2:	003e      	movs	r6, r7
 80026d4:	430d      	orrs	r5, r1
 80026d6:	000c      	movs	r4, r1
 80026d8:	0003      	movs	r3, r0
 80026da:	402e      	ands	r6, r5
 80026dc:	422f      	tst	r7, r5
 80026de:	d134      	bne.n	800274a <memcpy+0x82>
 80026e0:	0015      	movs	r5, r2
 80026e2:	3d10      	subs	r5, #16
 80026e4:	092d      	lsrs	r5, r5, #4
 80026e6:	46ac      	mov	ip, r5
 80026e8:	012f      	lsls	r7, r5, #4
 80026ea:	183f      	adds	r7, r7, r0
 80026ec:	6865      	ldr	r5, [r4, #4]
 80026ee:	605d      	str	r5, [r3, #4]
 80026f0:	68a5      	ldr	r5, [r4, #8]
 80026f2:	609d      	str	r5, [r3, #8]
 80026f4:	68e5      	ldr	r5, [r4, #12]
 80026f6:	60dd      	str	r5, [r3, #12]
 80026f8:	6825      	ldr	r5, [r4, #0]
 80026fa:	3410      	adds	r4, #16
 80026fc:	601d      	str	r5, [r3, #0]
 80026fe:	001d      	movs	r5, r3
 8002700:	3310      	adds	r3, #16
 8002702:	42bd      	cmp	r5, r7
 8002704:	d1f2      	bne.n	80026ec <memcpy+0x24>
 8002706:	4665      	mov	r5, ip
 8002708:	230f      	movs	r3, #15
 800270a:	240c      	movs	r4, #12
 800270c:	3501      	adds	r5, #1
 800270e:	012d      	lsls	r5, r5, #4
 8002710:	1949      	adds	r1, r1, r5
 8002712:	4013      	ands	r3, r2
 8002714:	1945      	adds	r5, r0, r5
 8002716:	4214      	tst	r4, r2
 8002718:	d01a      	beq.n	8002750 <memcpy+0x88>
 800271a:	3b04      	subs	r3, #4
 800271c:	089b      	lsrs	r3, r3, #2
 800271e:	3301      	adds	r3, #1
 8002720:	009b      	lsls	r3, r3, #2
 8002722:	598c      	ldr	r4, [r1, r6]
 8002724:	51ac      	str	r4, [r5, r6]
 8002726:	3604      	adds	r6, #4
 8002728:	429e      	cmp	r6, r3
 800272a:	d1fa      	bne.n	8002722 <memcpy+0x5a>
 800272c:	2303      	movs	r3, #3
 800272e:	19ad      	adds	r5, r5, r6
 8002730:	1989      	adds	r1, r1, r6
 8002732:	401a      	ands	r2, r3
 8002734:	1e56      	subs	r6, r2, #1
 8002736:	2a00      	cmp	r2, #0
 8002738:	d006      	beq.n	8002748 <memcpy+0x80>
 800273a:	2300      	movs	r3, #0
 800273c:	5ccc      	ldrb	r4, [r1, r3]
 800273e:	001a      	movs	r2, r3
 8002740:	54ec      	strb	r4, [r5, r3]
 8002742:	3301      	adds	r3, #1
 8002744:	4296      	cmp	r6, r2
 8002746:	d1f9      	bne.n	800273c <memcpy+0x74>
 8002748:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800274a:	0005      	movs	r5, r0
 800274c:	1e56      	subs	r6, r2, #1
 800274e:	e7f4      	b.n	800273a <memcpy+0x72>
 8002750:	001a      	movs	r2, r3
 8002752:	e7ef      	b.n	8002734 <memcpy+0x6c>

08002754 <__libc_init_array>:
 8002754:	b570      	push	{r4, r5, r6, lr}
 8002756:	4b0d      	ldr	r3, [pc, #52]	@ (800278c <__libc_init_array+0x38>)
 8002758:	4d0d      	ldr	r5, [pc, #52]	@ (8002790 <__libc_init_array+0x3c>)
 800275a:	1b5e      	subs	r6, r3, r5
 800275c:	10b6      	asrs	r6, r6, #2
 800275e:	42ab      	cmp	r3, r5
 8002760:	d005      	beq.n	800276e <__libc_init_array+0x1a>
 8002762:	2400      	movs	r4, #0
 8002764:	cd08      	ldmia	r5!, {r3}
 8002766:	3401      	adds	r4, #1
 8002768:	4798      	blx	r3
 800276a:	42a6      	cmp	r6, r4
 800276c:	d8fa      	bhi.n	8002764 <__libc_init_array+0x10>
 800276e:	f000 fe4d 	bl	800340c <_init>
 8002772:	4b08      	ldr	r3, [pc, #32]	@ (8002794 <__libc_init_array+0x40>)
 8002774:	4d08      	ldr	r5, [pc, #32]	@ (8002798 <__libc_init_array+0x44>)
 8002776:	1b5e      	subs	r6, r3, r5
 8002778:	10b6      	asrs	r6, r6, #2
 800277a:	42ab      	cmp	r3, r5
 800277c:	d005      	beq.n	800278a <__libc_init_array+0x36>
 800277e:	2400      	movs	r4, #0
 8002780:	cd08      	ldmia	r5!, {r3}
 8002782:	3401      	adds	r4, #1
 8002784:	4798      	blx	r3
 8002786:	42a6      	cmp	r6, r4
 8002788:	d8fa      	bhi.n	8002780 <__libc_init_array+0x2c>
 800278a:	bd70      	pop	{r4, r5, r6, pc}
	...

0800279c <System_Clock_Init>:
 
/**
 * @brief  Initializes the STM32F030R8 clock
 * @retval None
 */
void System_Clock_Init(){
 800279c:	b510      	push	{r4, lr}
  RCC_GetClocksFreq(&RCC_Clocks);
 800279e:	4c0c      	ldr	r4, [pc, #48]	@ (80027d0 <System_Clock_Init+0x34>)
 80027a0:	0020      	movs	r0, r4
 80027a2:	f7fe fb03 	bl	8000dac <RCC_GetClocksFreq>
  SysTick_Config(RCC_Clocks.HCLK_Frequency / 1000); // TODO is this millisecond timer accurate? It seems like it would run 8x too fast
 80027a6:	21fa      	movs	r1, #250	@ 0xfa
 80027a8:	6860      	ldr	r0, [r4, #4]
 80027aa:	0089      	lsls	r1, r1, #2
 80027ac:	f7fe fdce 	bl	800134c <__udivsi3>
    \param [in]  priority  Priority to set
 */
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[_SHP_IDX(IRQn)] = (SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
 80027b0:	21c0      	movs	r1, #192	@ 0xc0
 */
static __INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */

  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
 80027b2:	4a08      	ldr	r2, [pc, #32]	@ (80027d4 <System_Clock_Init+0x38>)
 80027b4:	3801      	subs	r0, #1
 80027b6:	6050      	str	r0, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = (SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
 80027b8:	4807      	ldr	r0, [pc, #28]	@ (80027d8 <System_Clock_Init+0x3c>)
 80027ba:	0609      	lsls	r1, r1, #24
 80027bc:	6a03      	ldr	r3, [r0, #32]
 80027be:	021b      	lsls	r3, r3, #8
 80027c0:	0a1b      	lsrs	r3, r3, #8
 80027c2:	430b      	orrs	r3, r1
 80027c4:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Cortex-M0 System Interrupts */
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 80027c6:	2300      	movs	r3, #0
 80027c8:	6093      	str	r3, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80027ca:	3307      	adds	r3, #7
 80027cc:	6013      	str	r3, [r2, #0]
}
 80027ce:	bd10      	pop	{r4, pc}
 80027d0:	20000014 	.word	0x20000014
 80027d4:	e000e010 	.word	0xe000e010
 80027d8:	e000ed00 	.word	0xe000ed00

080027dc <Delay>:
* @brief  Inserts a delay time.
* @param  nTime: specifies the delay time length, in ms.
* @retval None
*/
void Delay(__IO uint32_t nTime)
{
 80027dc:	b082      	sub	sp, #8
 80027de:	9001      	str	r0, [sp, #4]
  TimingDelay = nTime;
 80027e0:	9a01      	ldr	r2, [sp, #4]
 80027e2:	4b03      	ldr	r3, [pc, #12]	@ (80027f0 <Delay+0x14>)
 80027e4:	601a      	str	r2, [r3, #0]

  while(TimingDelay != 0);
 80027e6:	681a      	ldr	r2, [r3, #0]
 80027e8:	2a00      	cmp	r2, #0
 80027ea:	d1fc      	bne.n	80027e6 <Delay+0xa>
}
 80027ec:	b002      	add	sp, #8
 80027ee:	4770      	bx	lr
 80027f0:	20000034 	.word	0x20000034

080027f4 <main>:
{
 80027f4:	b530      	push	{r4, r5, lr}
  uint8_t adc_8bit_values[4] = {0x00, 0x00, 0x00, 0x00};
 80027f6:	2400      	movs	r4, #0
{
 80027f8:	b0b3      	sub	sp, #204	@ 0xcc
  uint8_t control_packet[32] = {0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
 80027fa:	ad0c      	add	r5, sp, #48	@ 0x30
 80027fc:	2220      	movs	r2, #32
 80027fe:	2100      	movs	r1, #0
 8002800:	0028      	movs	r0, r5
 8002802:	f7ff ff0d 	bl	8002620 <memset>
  uint16_t adc[15] = {0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00};
 8002806:	221e      	movs	r2, #30
 8002808:	2100      	movs	r1, #0
 800280a:	a804      	add	r0, sp, #16
 800280c:	f7ff ff08 	bl	8002620 <memset>
  uint16_t *sensor_data[10] = {0, 0, 0, 0, 0, 0, 0, 0, 0, 0};
 8002810:	2228      	movs	r2, #40	@ 0x28
 8002812:	0021      	movs	r1, r4
 8002814:	a814      	add	r0, sp, #80	@ 0x50
  uint8_t adc_8bit_values[4] = {0x00, 0x00, 0x00, 0x00};
 8002816:	9403      	str	r4, [sp, #12]
  uint16_t *sensor_data[10] = {0, 0, 0, 0, 0, 0, 0, 0, 0, 0};
 8002818:	f7ff ff02 	bl	8002620 <memset>
  uint16_t *predictions[10] = {0, 0, 0, 0, 0, 0, 0, 0, 0, 0};
 800281c:	0021      	movs	r1, r4
 800281e:	2228      	movs	r2, #40	@ 0x28
 8002820:	a81e      	add	r0, sp, #120	@ 0x78
 8002822:	f7ff fefd 	bl	8002620 <memset>
  System_Clock_Init();
 8002826:	f7ff ffb9 	bl	800279c <System_Clock_Init>
  I2C_Settings_Init();
 800282a:	f000 f90d 	bl	8002a48 <I2C_Settings_Init>
  ICM20948_init();
 800282e:	f000 fbb5 	bl	8002f9c <ICM20948_init>
  getICM20948_ACCEL_GYRO_TEMPdata(ambient_data);
 8002832:	a828      	add	r0, sp, #160	@ 0xa0
 8002834:	f000 fc3e 	bl	80030b4 <getICM20948_ACCEL_GYRO_TEMPdata>
  getICM20948_ACCEL_GYRO_TEMPdata(ambient_data);
 8002838:	a828      	add	r0, sp, #160	@ 0xa0
 800283a:	f000 fc3b 	bl	80030b4 <getICM20948_ACCEL_GYRO_TEMPdata>
  NRF24L01p_Init(); // TEST
 800283e:	f000 fb87 	bl	8002f50 <NRF24L01p_Init>
  Delay(1);
 8002842:	2001      	movs	r0, #1
 8002844:	f7ff ffca 	bl	80027dc <Delay>
  test_nrf24_connection(); // TEST
 8002848:	f000 fb30 	bl	8002eac <test_nrf24_connection>
  delay_microseconds(100*1000, NULL);  // Wait for NRF24L01+ to power on TEST
 800284c:	0021      	movs	r1, r4
 800284e:	4810      	ldr	r0, [pc, #64]	@ (8002890 <main+0x9c>)
 8002850:	f000 f8b8 	bl	80029c4 <delay_microseconds>
    ADC_take_Multiple_Readings(0x000F, adc); // Use analog inputs A0-A3, first three entries in adc array for joystick values
 8002854:	a904      	add	r1, sp, #16
 8002856:	200f      	movs	r0, #15
 8002858:	f000 fcf8 	bl	800324c <ADC_take_Multiple_Readings>
    ADC_convert_to_8bit_controls(adc, adc_8bit_values, 4); // Array entries in order are analog read values for V and H joystick 1, and V and H joystick 2
 800285c:	2204      	movs	r2, #4
 800285e:	a903      	add	r1, sp, #12
 8002860:	a804      	add	r0, sp, #16
 8002862:	f000 fce7 	bl	8003234 <ADC_convert_to_8bit_controls>
    generate_predictions(sensor_data, predictions, 10); // TODO read sensor data
 8002866:	220a      	movs	r2, #10
 8002868:	a91e      	add	r1, sp, #120	@ 0x78
 800286a:	a814      	add	r0, sp, #80	@ 0x50
 800286c:	f000 fced 	bl	800324a <generate_predictions>
    makeControlSignal(adc_8bit_values, servos, predictions, checksum, control_packet);
 8002870:	2300      	movs	r3, #0
 8002872:	aa1e      	add	r2, sp, #120	@ 0x78
 8002874:	0019      	movs	r1, r3
 8002876:	a803      	add	r0, sp, #12
 8002878:	9500      	str	r5, [sp, #0]
 800287a:	f000 fbe3 	bl	8003044 <makeControlSignal>
    transmit(control_packet, sizeof(control_packet), sizeof(uint8_t)); // TEST Maximum 350 Hz with 1Mbps transmissions. Should be more than good enough.
 800287e:	2120      	movs	r1, #32
 8002880:	0028      	movs	r0, r5
 8002882:	2201      	movs	r2, #1
 8002884:	f000 fac8 	bl	8002e18 <transmit>
    delay_microseconds(3000, NULL);  // reduce rate to ~300 Hz for control packets TODO time this
 8002888:	2100      	movs	r1, #0
 800288a:	4802      	ldr	r0, [pc, #8]	@ (8002894 <main+0xa0>)
 800288c:	e7e0      	b.n	8002850 <main+0x5c>
 800288e:	46c0      	nop			@ (mov r8, r8)
 8002890:	000186a0 	.word	0x000186a0
 8002894:	00000bb8 	.word	0x00000bb8

08002898 <TimingDelay_Decrement>:
* @param  None
* @retval None
*/
void TimingDelay_Decrement(void)
{
  if (TimingDelay != 0x00)
 8002898:	4b03      	ldr	r3, [pc, #12]	@ (80028a8 <TimingDelay_Decrement+0x10>)
 800289a:	681a      	ldr	r2, [r3, #0]
 800289c:	2a00      	cmp	r2, #0
 800289e:	d002      	beq.n	80028a6 <TimingDelay_Decrement+0xe>
  { 
    TimingDelay--;
 80028a0:	681a      	ldr	r2, [r3, #0]
 80028a2:	3a01      	subs	r2, #1
 80028a4:	601a      	str	r2, [r3, #0]
  }
}
 80028a6:	4770      	bx	lr
 80028a8:	20000034 	.word	0x20000034

080028ac <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{    
 80028ac:	b513      	push	{r0, r1, r4, lr}
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80028ae:	2001      	movs	r0, #1

  /* Reset PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  RCC->CFGR &= (uint32_t)0xFFC0FFFF;

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0;
 80028b0:	240f      	movs	r4, #15
  RCC->CR |= (uint32_t)0x00000001;
 80028b2:	4b24      	ldr	r3, [pc, #144]	@ (8002944 <SystemInit+0x98>)
  RCC->CFGR &= (uint32_t)0xF8FFB80C;
 80028b4:	4924      	ldr	r1, [pc, #144]	@ (8002948 <SystemInit+0x9c>)
  RCC->CR |= (uint32_t)0x00000001;
 80028b6:	681a      	ldr	r2, [r3, #0]
 80028b8:	4302      	orrs	r2, r0
 80028ba:	601a      	str	r2, [r3, #0]
  RCC->CFGR &= (uint32_t)0xF8FFB80C;
 80028bc:	685a      	ldr	r2, [r3, #4]
 80028be:	400a      	ands	r2, r1
 80028c0:	605a      	str	r2, [r3, #4]
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80028c2:	681a      	ldr	r2, [r3, #0]
 80028c4:	4921      	ldr	r1, [pc, #132]	@ (800294c <SystemInit+0xa0>)
 80028c6:	400a      	ands	r2, r1
 80028c8:	601a      	str	r2, [r3, #0]
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80028ca:	681a      	ldr	r2, [r3, #0]
 80028cc:	4920      	ldr	r1, [pc, #128]	@ (8002950 <SystemInit+0xa4>)
 80028ce:	400a      	ands	r2, r1
 80028d0:	601a      	str	r2, [r3, #0]
  RCC->CFGR &= (uint32_t)0xFFC0FFFF;
 80028d2:	685a      	ldr	r2, [r3, #4]
 80028d4:	491f      	ldr	r1, [pc, #124]	@ (8002954 <SystemInit+0xa8>)
 80028d6:	400a      	ands	r2, r1
 80028d8:	605a      	str	r2, [r3, #4]
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0;
 80028da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80028dc:	43a2      	bics	r2, r4
 80028de:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Reset USARTSW[1:0], I2CSW, CECSW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFFFFEAC;
 80028e0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80028e2:	4c1d      	ldr	r4, [pc, #116]	@ (8002958 <SystemInit+0xac>)
 80028e4:	4022      	ands	r2, r4
 80028e6:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Reset HSI14 bit */
  RCC->CR2 &= (uint32_t)0xFFFFFFFE;
 80028e8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80028ea:	4382      	bics	r2, r0
 80028ec:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80028ee:	2200      	movs	r2, #0
 80028f0:	609a      	str	r2, [r3, #8]
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 80028f2:	9200      	str	r2, [sp, #0]
 80028f4:	9201      	str	r2, [sp, #4]
  /* SYSCLK, HCLK, PCLK configuration ----------------------------------------*/
#if defined (PLL_SOURCE_HSI)
  /* At this stage the HSI is already enabled */

  /* Enable Prefetch Buffer and set Flash Latency */
  FLASH->ACR = FLASH_ACR_PRFTBE | FLASH_ACR_LATENCY;
 80028f6:	4a19      	ldr	r2, [pc, #100]	@ (800295c <SystemInit+0xb0>)
 80028f8:	3010      	adds	r0, #16
 80028fa:	6010      	str	r0, [r2, #0]
 
  /* HCLK = SYSCLK */
  RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 80028fc:	685a      	ldr	r2, [r3, #4]
 80028fe:	605a      	str	r2, [r3, #4]
      
  /* PCLK = HCLK */
  RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE_DIV1;
 8002900:	685a      	ldr	r2, [r3, #4]
 8002902:	605a      	str	r2, [r3, #4]

  /* PLL configuration = (HSI/2) * 12 = ~48 MHz */
  RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
 8002904:	685a      	ldr	r2, [r3, #4]
 8002906:	400a      	ands	r2, r1
 8002908:	605a      	str	r2, [r3, #4]
  RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSI_Div2 | RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLMULL12);
 800290a:	22a0      	movs	r2, #160	@ 0xa0
 800290c:	6859      	ldr	r1, [r3, #4]
 800290e:	0392      	lsls	r2, r2, #14
 8002910:	430a      	orrs	r2, r1
 8002912:	605a      	str	r2, [r3, #4]
            
  /* Enable PLL */
  RCC->CR |= RCC_CR_PLLON;
 8002914:	2280      	movs	r2, #128	@ 0x80
 8002916:	6819      	ldr	r1, [r3, #0]
 8002918:	0452      	lsls	r2, r2, #17
 800291a:	430a      	orrs	r2, r1
 800291c:	601a      	str	r2, [r3, #0]

  /* Wait till PLL is ready */
  while((RCC->CR & RCC_CR_PLLRDY) == 0)
 800291e:	2280      	movs	r2, #128	@ 0x80
 8002920:	0492      	lsls	r2, r2, #18
 8002922:	6819      	ldr	r1, [r3, #0]
 8002924:	4211      	tst	r1, r2
 8002926:	d0fc      	beq.n	8002922 <SystemInit+0x76>
  {
  }

  /* Select PLL as system clock source */
  RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8002928:	2103      	movs	r1, #3
 800292a:	685a      	ldr	r2, [r3, #4]
 800292c:	438a      	bics	r2, r1
 800292e:	605a      	str	r2, [r3, #4]
  RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 8002930:	2202      	movs	r2, #2
 8002932:	6859      	ldr	r1, [r3, #4]
 8002934:	430a      	orrs	r2, r1

  /* Wait till PLL is used as system clock source */
  while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)RCC_CFGR_SWS_PLL)
 8002936:	210c      	movs	r1, #12
  RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 8002938:	605a      	str	r2, [r3, #4]
  while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)RCC_CFGR_SWS_PLL)
 800293a:	685a      	ldr	r2, [r3, #4]
 800293c:	400a      	ands	r2, r1
 800293e:	2a08      	cmp	r2, #8
 8002940:	d1fb      	bne.n	800293a <SystemInit+0x8e>
}
 8002942:	bd13      	pop	{r0, r1, r4, pc}
 8002944:	40021000 	.word	0x40021000
 8002948:	f8ffb80c 	.word	0xf8ffb80c
 800294c:	fef6ffff 	.word	0xfef6ffff
 8002950:	fffbffff 	.word	0xfffbffff
 8002954:	ffc0ffff 	.word	0xffc0ffff
 8002958:	fffffeac 	.word	0xfffffeac
 800295c:	40022000 	.word	0x40022000

08002960 <STM_EVAL_PBGetState>:
  *   This parameter must be: BUTTON_USER  
  * @retval The Button GPIO pin value.
  */
uint32_t STM_EVAL_PBGetState(Button_TypeDef Button)
{
  return GPIO_ReadInputDataBit(BUTTON_PORT[Button], BUTTON_PIN[Button]);
 8002960:	2180      	movs	r1, #128	@ 0x80
{
 8002962:	b510      	push	{r4, lr}
  return GPIO_ReadInputDataBit(BUTTON_PORT[Button], BUTTON_PIN[Button]);
 8002964:	4b03      	ldr	r3, [pc, #12]	@ (8002974 <STM_EVAL_PBGetState+0x14>)
 8002966:	0080      	lsls	r0, r0, #2
 8002968:	58c0      	ldr	r0, [r0, r3]
 800296a:	0189      	lsls	r1, r1, #6
 800296c:	f7fd fe3a 	bl	80005e4 <GPIO_ReadInputDataBit>
}
 8002970:	bd10      	pop	{r4, pc}
 8002972:	46c0      	nop			@ (mov r8, r8)
 8002974:	20000000 	.word	0x20000000

08002978 <NMI_Handler>:
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
}
 8002978:	4770      	bx	lr

0800297a <HardFault_Handler>:
  * @retval None
  */
void HardFault_Handler(void)
{
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 800297a:	e7fe      	b.n	800297a <HardFault_Handler>

0800297c <SVC_Handler>:
/**
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
 800297c:	4770      	bx	lr

0800297e <PendSV_Handler>:
/**
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
 800297e:	4770      	bx	lr

08002980 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8002980:	b510      	push	{r4, lr}
  TimingDelay_Decrement();
 8002982:	f7ff ff89 	bl	8002898 <TimingDelay_Decrement>
}
 8002986:	bd10      	pop	{r4, pc}

08002988 <EXTI4_15_IRQHandler>:
  * @param  None
  * @retval None
  */
void EXTI4_15_IRQHandler(void)
{
  if ((EXTI_GetITStatus(USER_BUTTON_EXTI_LINE) == SET)&&(STM_EVAL_PBGetState(BUTTON_USER) != RESET))
 8002988:	2080      	movs	r0, #128	@ 0x80
{
 800298a:	b510      	push	{r4, lr}
  if ((EXTI_GetITStatus(USER_BUTTON_EXTI_LINE) == SET)&&(STM_EVAL_PBGetState(BUTTON_USER) != RESET))
 800298c:	0180      	lsls	r0, r0, #6
 800298e:	f7fd fd55 	bl	800043c <EXTI_GetITStatus>
 8002992:	2801      	cmp	r0, #1
 8002994:	d10e      	bne.n	80029b4 <EXTI4_15_IRQHandler+0x2c>
 8002996:	2000      	movs	r0, #0
 8002998:	f7ff ffe2 	bl	8002960 <STM_EVAL_PBGetState>
 800299c:	2800      	cmp	r0, #0
 800299e:	d009      	beq.n	80029b4 <EXTI4_15_IRQHandler+0x2c>
	{		
  if(BlinkSpeed == 1)
 80029a0:	4a07      	ldr	r2, [pc, #28]	@ (80029c0 <EXTI4_15_IRQHandler+0x38>)
 80029a2:	7813      	ldrb	r3, [r2, #0]
 80029a4:	2b01      	cmp	r3, #1
 80029a6:	d106      	bne.n	80029b6 <EXTI4_15_IRQHandler+0x2e>
  {
    BlinkSpeed = 0;
 80029a8:	2300      	movs	r3, #0
  else
  {
    BlinkSpeed ++;
  }
  /* Clear the EXTI line pending bit */
  EXTI_ClearITPendingBit(USER_BUTTON_EXTI_LINE);
 80029aa:	2080      	movs	r0, #128	@ 0x80
 80029ac:	0180      	lsls	r0, r0, #6
    BlinkSpeed ++;
 80029ae:	7013      	strb	r3, [r2, #0]
  EXTI_ClearITPendingBit(USER_BUTTON_EXTI_LINE);
 80029b0:	f7fd fd52 	bl	8000458 <EXTI_ClearITPendingBit>
  }	
}
 80029b4:	bd10      	pop	{r4, pc}
    BlinkSpeed ++;
 80029b6:	7813      	ldrb	r3, [r2, #0]
 80029b8:	3301      	adds	r3, #1
 80029ba:	b2db      	uxtb	r3, r3
 80029bc:	e7f5      	b.n	80029aa <EXTI4_15_IRQHandler+0x22>
 80029be:	46c0      	nop			@ (mov r8, r8)
 80029c0:	20000030 	.word	0x20000030

080029c4 <delay_microseconds>:
/**
 * @brief  Delay function for BME280 drivers.
 * @param  usec: specifies the delay time length, in 1 microsecond.
 * @retval None
 */
void __attribute__((optimize("O0"))) delay_microseconds(uint32_t usec, void *intf_ptr){
 80029c4:	b580      	push	{r7, lr}
 80029c6:	b084      	sub	sp, #16
 80029c8:	af00      	add	r7, sp, #0
 80029ca:	6078      	str	r0, [r7, #4]
 80029cc:	6039      	str	r1, [r7, #0]
  for(volatile uint32_t counter = 0; counter < usec; counter++){
 80029ce:	2300      	movs	r3, #0
 80029d0:	60fb      	str	r3, [r7, #12]
 80029d2:	e024      	b.n	8002a1e <delay_microseconds+0x5a>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) static __INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 80029d4:	46c0      	nop			@ (mov r8, r8)
}
 80029d6:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("nop");
 80029d8:	46c0      	nop			@ (mov r8, r8)
}
 80029da:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("nop");
 80029dc:	46c0      	nop			@ (mov r8, r8)
}
 80029de:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("nop");
 80029e0:	46c0      	nop			@ (mov r8, r8)
}
 80029e2:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("nop");
 80029e4:	46c0      	nop			@ (mov r8, r8)
}
 80029e6:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("nop");
 80029e8:	46c0      	nop			@ (mov r8, r8)
}
 80029ea:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("nop");
 80029ec:	46c0      	nop			@ (mov r8, r8)
}
 80029ee:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("nop");
 80029f0:	46c0      	nop			@ (mov r8, r8)
}
 80029f2:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("nop");
 80029f4:	46c0      	nop			@ (mov r8, r8)
}
 80029f6:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("nop");
 80029f8:	46c0      	nop			@ (mov r8, r8)
}
 80029fa:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("nop");
 80029fc:	46c0      	nop			@ (mov r8, r8)
}
 80029fe:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("nop");
 8002a00:	46c0      	nop			@ (mov r8, r8)
}
 8002a02:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("nop");
 8002a04:	46c0      	nop			@ (mov r8, r8)
}
 8002a06:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("nop");
 8002a08:	46c0      	nop			@ (mov r8, r8)
}
 8002a0a:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("nop");
 8002a0c:	46c0      	nop			@ (mov r8, r8)
}
 8002a0e:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("nop");
 8002a10:	46c0      	nop			@ (mov r8, r8)
}
 8002a12:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("nop");
 8002a14:	46c0      	nop			@ (mov r8, r8)
}
 8002a16:	46c0      	nop			@ (mov r8, r8)
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	3301      	adds	r3, #1
 8002a1c:	60fb      	str	r3, [r7, #12]
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	687a      	ldr	r2, [r7, #4]
 8002a22:	429a      	cmp	r2, r3
 8002a24:	d8d6      	bhi.n	80029d4 <delay_microseconds+0x10>
    __NOP();__NOP();__NOP();__NOP();__NOP();__NOP();
    __NOP();__NOP();__NOP();__NOP();__NOP();__NOP();
    __NOP();__NOP();__NOP();__NOP();__NOP();
    // this is nearly perfect timing
  }
}
 8002a26:	46c0      	nop			@ (mov r8, r8)
 8002a28:	46c0      	nop			@ (mov r8, r8)
 8002a2a:	46bd      	mov	sp, r7
 8002a2c:	b004      	add	sp, #16
 8002a2e:	bd80      	pop	{r7, pc}

08002a30 <set_nrf24_SPI_CE.part.0>:

/**
 * @brief  Enables the CE pin for the NRF24LO1+ module. Active low
 * @retval None
 */
void set_nrf24_SPI_CE(uint8_t input){
 8002a30:	b510      	push	{r4, lr}
  if(input == 1){
    (GPIOA->BSRR = GPIO_BSRR_BS_9);
  }
  else{
    delay_microseconds(5, NULL); // Makes sure CE doesn't go low too quickly after last SPI operation TODO check if this is necessary
 8002a32:	2100      	movs	r1, #0
 8002a34:	2005      	movs	r0, #5
 8002a36:	f7ff ffc5 	bl	80029c4 <delay_microseconds>
    (GPIOA->BSRR = GPIO_BSRR_BR_9);
 8002a3a:	2390      	movs	r3, #144	@ 0x90
 8002a3c:	2280      	movs	r2, #128	@ 0x80
 8002a3e:	05db      	lsls	r3, r3, #23
 8002a40:	0492      	lsls	r2, r2, #18
 8002a42:	619a      	str	r2, [r3, #24]
  }
}
 8002a44:	bd10      	pop	{r4, pc}
	...

08002a48 <I2C_Settings_Init>:
  RCC_APB1PeriphClockCmd(RCC_APB1Periph_I2C1, ENABLE);
 8002a48:	2080      	movs	r0, #128	@ 0x80
void I2C_Settings_Init(){
 8002a4a:	b530      	push	{r4, r5, lr}
  RCC_APB1PeriphClockCmd(RCC_APB1Periph_I2C1, ENABLE);
 8002a4c:	2101      	movs	r1, #1
void I2C_Settings_Init(){
 8002a4e:	b08b      	sub	sp, #44	@ 0x2c
  RCC_APB1PeriphClockCmd(RCC_APB1Periph_I2C1, ENABLE);
 8002a50:	0380      	lsls	r0, r0, #14
 8002a52:	f7fe fa63 	bl	8000f1c <RCC_APB1PeriphClockCmd>
  RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOB, ENABLE);
 8002a56:	2080      	movs	r0, #128	@ 0x80
  GPIO_PinAFConfig(GPIOB, GPIO_PinSource8, GPIO_AF_1);
 8002a58:	4c16      	ldr	r4, [pc, #88]	@ (8002ab4 <I2C_Settings_Init+0x6c>)
  RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOB, ENABLE);
 8002a5a:	2101      	movs	r1, #1
 8002a5c:	02c0      	lsls	r0, r0, #11
 8002a5e:	f7fe fa45 	bl	8000eec <RCC_AHBPeriphClockCmd>
  GPIO_PinAFConfig(GPIOB, GPIO_PinSource8, GPIO_AF_1);
 8002a62:	0020      	movs	r0, r4
 8002a64:	2201      	movs	r2, #1
 8002a66:	2108      	movs	r1, #8
 8002a68:	f7fd fde0 	bl	800062c <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOB, GPIO_PinSource9, GPIO_AF_1);
 8002a6c:	2201      	movs	r2, #1
 8002a6e:	0020      	movs	r0, r4
 8002a70:	2109      	movs	r1, #9
 8002a72:	f7fd fddb 	bl	800062c <GPIO_PinAFConfig>
  GPIO_InitStruct.GPIO_Pin = GPIO_Pin_8 | GPIO_Pin_9;
 8002a76:	23c0      	movs	r3, #192	@ 0xc0
 8002a78:	009b      	lsls	r3, r3, #2
 8002a7a:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.GPIO_Mode = GPIO_Mode_AF;
 8002a7c:	4b0e      	ldr	r3, [pc, #56]	@ (8002ab8 <I2C_Settings_Init+0x70>)
  GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a7e:	0020      	movs	r0, r4
 8002a80:	a901      	add	r1, sp, #4
  GPIO_InitStruct.GPIO_Mode = GPIO_Mode_AF;
 8002a82:	9302      	str	r3, [sp, #8]
  GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a84:	f7fd fd40 	bl	8000508 <GPIO_Init>
  I2C_InitStruct.I2C_Mode = I2C_Mode_I2C;
 8002a88:	2300      	movs	r3, #0
  I2C_Init(I2C1, &I2C_InitStruct);
 8002a8a:	4d0c      	ldr	r5, [pc, #48]	@ (8002abc <I2C_Settings_Init+0x74>)
  I2C_InitStruct.I2C_Mode = I2C_Mode_I2C;
 8002a8c:	ac03      	add	r4, sp, #12
 8002a8e:	9306      	str	r3, [sp, #24]
  I2C_InitStruct.I2C_AnalogFilter = I2C_AnalogFilter_Enable;
 8002a90:	9304      	str	r3, [sp, #16]
  I2C_InitStruct.I2C_DigitalFilter = 0x00;
 8002a92:	9305      	str	r3, [sp, #20]
  I2C_InitStruct.I2C_Timing = 0x00901D23; // TODO recheck these values if I2C issues occur
 8002a94:	4b0a      	ldr	r3, [pc, #40]	@ (8002ac0 <I2C_Settings_Init+0x78>)
  I2C_Init(I2C1, &I2C_InitStruct);
 8002a96:	0021      	movs	r1, r4
 8002a98:	0028      	movs	r0, r5
  I2C_InitStruct.I2C_Timing = 0x00901D23; // TODO recheck these values if I2C issues occur
 8002a9a:	9303      	str	r3, [sp, #12]
  I2C_Init(I2C1, &I2C_InitStruct);
 8002a9c:	f7fd fdf4 	bl	8000688 <I2C_Init>
  I2C_Cmd(I2C1, ENABLE);
 8002aa0:	2101      	movs	r1, #1
 8002aa2:	0028      	movs	r0, r5
 8002aa4:	f7fd fe2e 	bl	8000704 <I2C_Cmd>
  ctx.i2c_address = 0x68; // TODO replace this address with the bme280 address or remove if unnecessary
 8002aa8:	2268      	movs	r2, #104	@ 0x68
  ctx.I2C_InitStruct = &I2C_InitStruct;
 8002aaa:	4b06      	ldr	r3, [pc, #24]	@ (8002ac4 <I2C_Settings_Init+0x7c>)
 8002aac:	601c      	str	r4, [r3, #0]
  ctx.i2c_address = 0x68; // TODO replace this address with the bme280 address or remove if unnecessary
 8002aae:	809a      	strh	r2, [r3, #4]
}
 8002ab0:	b00b      	add	sp, #44	@ 0x2c
 8002ab2:	bd30      	pop	{r4, r5, pc}
 8002ab4:	48000400 	.word	0x48000400
 8002ab8:	01010302 	.word	0x01010302
 8002abc:	40005400 	.word	0x40005400
 8002ac0:	00901d23 	.word	0x00901d23
 8002ac4:	2000003c 	.word	0x2000003c

08002ac8 <I2C_transmit>:
void I2C_transmit(uint8_t i2c_address, uint8_t reg_address, uint8_t i2c_data){
 8002ac8:	b530      	push	{r4, r5, lr}
  while (I2C1->ISR & I2C_ISR_BUSY);
 8002aca:	2480      	movs	r4, #128	@ 0x80
 8002acc:	4b17      	ldr	r3, [pc, #92]	@ (8002b2c <I2C_transmit+0x64>)
 8002ace:	0224      	lsls	r4, r4, #8
 8002ad0:	699d      	ldr	r5, [r3, #24]
 8002ad2:	4225      	tst	r5, r4
 8002ad4:	d1fc      	bne.n	8002ad0 <I2C_transmit+0x8>
  I2C1->ICR = I2C_ICR_STOPCF;
 8002ad6:	2420      	movs	r4, #32
 8002ad8:	61dc      	str	r4, [r3, #28]
      (2 << 16)|
 8002ada:	0044      	lsls	r4, r0, #1
 8002adc:	2088      	movs	r0, #136	@ 0x88
 8002ade:	0280      	lsls	r0, r0, #10
 8002ae0:	4320      	orrs	r0, r4
  I2C1->CR2 =
 8002ae2:	6058      	str	r0, [r3, #4]
  while (!(I2C1->ISR & (I2C_ISR_TXIS | I2C_ISR_NACKF)));
 8002ae4:	2012      	movs	r0, #18
 8002ae6:	699c      	ldr	r4, [r3, #24]
 8002ae8:	4204      	tst	r4, r0
 8002aea:	d0fc      	beq.n	8002ae6 <I2C_transmit+0x1e>
  if (I2C1->ISR & I2C_ISR_NACKF) {
 8002aec:	2010      	movs	r0, #16
 8002aee:	699c      	ldr	r4, [r3, #24]
 8002af0:	4204      	tst	r4, r0
 8002af2:	d001      	beq.n	8002af8 <I2C_transmit+0x30>
      I2C1->ICR = I2C_ICR_NACKCF;
 8002af4:	61d8      	str	r0, [r3, #28]
}
 8002af6:	bd30      	pop	{r4, r5, pc}
  I2C1->TXDR = reg_address;
 8002af8:	6299      	str	r1, [r3, #40]	@ 0x28
  while(!(I2C1->ISR & I2C_ISR_TXIS)); // Wait again
 8002afa:	2102      	movs	r1, #2
 8002afc:	6998      	ldr	r0, [r3, #24]
 8002afe:	4208      	tst	r0, r1
 8002b00:	d0fc      	beq.n	8002afc <I2C_transmit+0x34>
  I2C1->TXDR = i2c_data;
 8002b02:	629a      	str	r2, [r3, #40]	@ 0x28
  while (!(I2C1->ISR & (I2C_ISR_TC | I2C_ISR_NACKF))); // TODO Should check for NACK here too? Not sure.
 8002b04:	2250      	movs	r2, #80	@ 0x50
 8002b06:	6999      	ldr	r1, [r3, #24]
 8002b08:	4211      	tst	r1, r2
 8002b0a:	d0fc      	beq.n	8002b06 <I2C_transmit+0x3e>
  if (I2C1->ISR & I2C_ISR_NACKF) {
 8002b0c:	2210      	movs	r2, #16
 8002b0e:	6999      	ldr	r1, [r3, #24]
 8002b10:	4211      	tst	r1, r2
 8002b12:	d001      	beq.n	8002b18 <I2C_transmit+0x50>
  I2C1->ICR = I2C_ICR_STOPCF;
 8002b14:	61da      	str	r2, [r3, #28]
 8002b16:	e7ee      	b.n	8002af6 <I2C_transmit+0x2e>
  I2C1->CR2 |= I2C_CR2_STOP;
 8002b18:	2280      	movs	r2, #128	@ 0x80
 8002b1a:	6859      	ldr	r1, [r3, #4]
 8002b1c:	01d2      	lsls	r2, r2, #7
 8002b1e:	430a      	orrs	r2, r1
 8002b20:	605a      	str	r2, [r3, #4]
  while (!(I2C1->ISR & I2C_ISR_STOPF));
 8002b22:	2220      	movs	r2, #32
 8002b24:	6999      	ldr	r1, [r3, #24]
 8002b26:	4211      	tst	r1, r2
 8002b28:	d0fc      	beq.n	8002b24 <I2C_transmit+0x5c>
 8002b2a:	e7f3      	b.n	8002b14 <I2C_transmit+0x4c>
 8002b2c:	40005400 	.word	0x40005400

08002b30 <I2C_receive>:
uint8_t * I2C_receive(uint8_t i2c_address, uint8_t reg_address, uint8_t * i2c_data, uint8_t numbytes){
 8002b30:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8002b32:	0015      	movs	r5, r2
 8002b34:	9101      	str	r1, [sp, #4]
    i2c_data[i] = 0xFF;
 8002b36:	001a      	movs	r2, r3
uint8_t * I2C_receive(uint8_t i2c_address, uint8_t reg_address, uint8_t * i2c_data, uint8_t numbytes){
 8002b38:	0004      	movs	r4, r0
    i2c_data[i] = 0xFF;
 8002b3a:	21ff      	movs	r1, #255	@ 0xff
 8002b3c:	0028      	movs	r0, r5
uint8_t * I2C_receive(uint8_t i2c_address, uint8_t reg_address, uint8_t * i2c_data, uint8_t numbytes){
 8002b3e:	001e      	movs	r6, r3
    i2c_data[i] = 0xFF;
 8002b40:	f7ff fd6e 	bl	8002620 <memset>
  while (I2C1->ISR & I2C_ISR_BUSY);
 8002b44:	2280      	movs	r2, #128	@ 0x80
 8002b46:	4b24      	ldr	r3, [pc, #144]	@ (8002bd8 <I2C_receive+0xa8>)
 8002b48:	0212      	lsls	r2, r2, #8
 8002b4a:	6999      	ldr	r1, [r3, #24]
 8002b4c:	4211      	tst	r1, r2
 8002b4e:	d1fc      	bne.n	8002b4a <I2C_receive+0x1a>
  I2C1->ICR = I2C_ICR_STOPCF;
 8002b50:	2220      	movs	r2, #32
 8002b52:	61da      	str	r2, [r3, #28]
      (1 << 16)| 
 8002b54:	2290      	movs	r2, #144	@ 0x90
 8002b56:	0064      	lsls	r4, r4, #1
 8002b58:	0252      	lsls	r2, r2, #9
 8002b5a:	4322      	orrs	r2, r4
  I2C1->CR2 =
 8002b5c:	605a      	str	r2, [r3, #4]
  while (!(I2C1->ISR & (I2C_ISR_TXIS | I2C_ISR_NACKF)));
 8002b5e:	2212      	movs	r2, #18
 8002b60:	6999      	ldr	r1, [r3, #24]
 8002b62:	4211      	tst	r1, r2
 8002b64:	d0fc      	beq.n	8002b60 <I2C_receive+0x30>
  if (I2C1->ISR & I2C_ISR_NACKF) {
 8002b66:	2210      	movs	r2, #16
 8002b68:	6999      	ldr	r1, [r3, #24]
 8002b6a:	4211      	tst	r1, r2
 8002b6c:	d001      	beq.n	8002b72 <I2C_receive+0x42>
  I2C1->ICR = I2C_ICR_STOPCF;
 8002b6e:	61da      	str	r2, [r3, #28]
  return i2c_data;
 8002b70:	e00a      	b.n	8002b88 <I2C_receive+0x58>
  I2C1->TXDR = reg_address;
 8002b72:	9a01      	ldr	r2, [sp, #4]
 8002b74:	629a      	str	r2, [r3, #40]	@ 0x28
  while (!(I2C1->ISR & (I2C_ISR_TC | I2C_ISR_NACKF))); // TODO Should check for NACK here too? Not sure. Do I need to check for TC when reading right afterwards?
 8002b76:	2250      	movs	r2, #80	@ 0x50
 8002b78:	6999      	ldr	r1, [r3, #24]
 8002b7a:	4211      	tst	r1, r2
 8002b7c:	d0fc      	beq.n	8002b78 <I2C_receive+0x48>
  if (I2C1->ISR & I2C_ISR_NACKF) {
 8002b7e:	2110      	movs	r1, #16
 8002b80:	699a      	ldr	r2, [r3, #24]
 8002b82:	420a      	tst	r2, r1
 8002b84:	d002      	beq.n	8002b8c <I2C_receive+0x5c>
      I2C1->ICR = I2C_ICR_NACKCF;
 8002b86:	61d9      	str	r1, [r3, #28]
}
 8002b88:	0028      	movs	r0, r5
 8002b8a:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
      (numbytes << 16)|
 8002b8c:	0432      	lsls	r2, r6, #16
      (i2c_address << 1) |           // Slave address
 8002b8e:	4314      	orrs	r4, r2
      I2C_CR2_START  |              // Generate START
 8002b90:	4a12      	ldr	r2, [pc, #72]	@ (8002bdc <I2C_receive+0xac>)
 8002b92:	19a8      	adds	r0, r5, r6
 8002b94:	4322      	orrs	r2, r4
  I2C1->CR2 =
 8002b96:	605a      	str	r2, [r3, #4]
  for(int i = 0; i < numbytes; i++){
 8002b98:	002a      	movs	r2, r5
 8002b9a:	9001      	str	r0, [sp, #4]
 8002b9c:	9801      	ldr	r0, [sp, #4]
 8002b9e:	4290      	cmp	r0, r2
 8002ba0:	d104      	bne.n	8002bac <I2C_receive+0x7c>
  while (!(I2C1->ISR & I2C_ISR_STOPF));
 8002ba2:	2220      	movs	r2, #32
 8002ba4:	6999      	ldr	r1, [r3, #24]
 8002ba6:	4211      	tst	r1, r2
 8002ba8:	d0fc      	beq.n	8002ba4 <I2C_receive+0x74>
 8002baa:	e7e0      	b.n	8002b6e <I2C_receive+0x3e>
    while (!(I2C1->ISR & (I2C_ISR_RXNE | I2C_ISR_NACKF)));
 8002bac:	2014      	movs	r0, #20
 8002bae:	699c      	ldr	r4, [r3, #24]
 8002bb0:	4204      	tst	r4, r0
 8002bb2:	d0fb      	beq.n	8002bac <I2C_receive+0x7c>
    if (I2C1->ISR & I2C_ISR_NACKF) {
 8002bb4:	699c      	ldr	r4, [r3, #24]
 8002bb6:	420c      	tst	r4, r1
 8002bb8:	d009      	beq.n	8002bce <I2C_receive+0x9e>
        i2c_data[i] = 0xFF;
 8002bba:	2201      	movs	r2, #1
      I2C1->ICR = I2C_ICR_NACKCF;
 8002bbc:	61d9      	str	r1, [r3, #28]
        i2c_data[i] = 0xFF;
 8002bbe:	2e00      	cmp	r6, #0
 8002bc0:	d000      	beq.n	8002bc4 <I2C_receive+0x94>
 8002bc2:	0032      	movs	r2, r6
 8002bc4:	21ff      	movs	r1, #255	@ 0xff
 8002bc6:	0028      	movs	r0, r5
 8002bc8:	f7ff fd2a 	bl	8002620 <memset>
 8002bcc:	e7dc      	b.n	8002b88 <I2C_receive+0x58>
    i2c_data[i] = I2C1 -> RXDR;
 8002bce:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 8002bd0:	7014      	strb	r4, [r2, #0]
  for(int i = 0; i < numbytes; i++){
 8002bd2:	3201      	adds	r2, #1
 8002bd4:	e7e2      	b.n	8002b9c <I2C_receive+0x6c>
 8002bd6:	46c0      	nop			@ (mov r8, r8)
 8002bd8:	40005400 	.word	0x40005400
 8002bdc:	02002400 	.word	0x02002400

08002be0 <set_nrf24_SPI_CSN>:
  while (SPI1->SR & SPI_SR_BSY); // Wait until SPI is not busy
 8002be0:	2380      	movs	r3, #128	@ 0x80
void set_nrf24_SPI_CSN(uint8_t input){
 8002be2:	b510      	push	{r4, lr}
  while (SPI1->SR & SPI_SR_BSY); // Wait until SPI is not busy
 8002be4:	4c08      	ldr	r4, [pc, #32]	@ (8002c08 <set_nrf24_SPI_CSN+0x28>)
 8002be6:	8922      	ldrh	r2, [r4, #8]
 8002be8:	0011      	movs	r1, r2
 8002bea:	4019      	ands	r1, r3
 8002bec:	421a      	tst	r2, r3
 8002bee:	d1fa      	bne.n	8002be6 <set_nrf24_SPI_CSN+0x6>
  if(input == 1){
 8002bf0:	2490      	movs	r4, #144	@ 0x90
    (GPIOA->BSRR = GPIO_BSRR_BS_4);
 8002bf2:	2310      	movs	r3, #16
 8002bf4:	05e4      	lsls	r4, r4, #23
  if(input == 1){
 8002bf6:	2801      	cmp	r0, #1
 8002bf8:	d004      	beq.n	8002c04 <set_nrf24_SPI_CSN+0x24>
    delay_microseconds(5, NULL); // Makes sure CSN doesn't go low too quickly after last SPI operation
 8002bfa:	2005      	movs	r0, #5
 8002bfc:	f7ff fee2 	bl	80029c4 <delay_microseconds>
    (GPIOA->BSRR = GPIO_BSRR_BR_4);
 8002c00:	2380      	movs	r3, #128	@ 0x80
 8002c02:	035b      	lsls	r3, r3, #13
 8002c04:	61a3      	str	r3, [r4, #24]
}
 8002c06:	bd10      	pop	{r4, pc}
 8002c08:	40013000 	.word	0x40013000

08002c0c <nrf24_write_register>:
void nrf24_write_register(uint8_t reg, uint8_t value) {
 8002c0c:	b570      	push	{r4, r5, r6, lr}
    txData[0] = reg | WRITE_COMMAND; // Write command
 8002c0e:	4b0c      	ldr	r3, [pc, #48]	@ (8002c40 <nrf24_write_register+0x34>)
void nrf24_write_register(uint8_t reg, uint8_t value) {
 8002c10:	000c      	movs	r4, r1
    txData[0] = reg | WRITE_COMMAND; // Write command
 8002c12:	781d      	ldrb	r5, [r3, #0]
 8002c14:	4305      	orrs	r5, r0
    set_nrf24_SPI_CSN(0);
 8002c16:	2000      	movs	r0, #0
 8002c18:	f7ff ffe2 	bl	8002be0 <set_nrf24_SPI_CSN>
      while (!(SPI1->SR & SPI_SR_RXNE)); // Wait until receive buffer is not empty
 8002c1c:	2101      	movs	r1, #1
      *(__IO uint8_t*)(&SPI1->DR) = txData[i]; 
 8002c1e:	4a09      	ldr	r2, [pc, #36]	@ (8002c44 <nrf24_write_register+0x38>)
      while (!(SPI1->SR & SPI_SR_RXNE)); // Wait until receive buffer is not empty
 8002c20:	4b09      	ldr	r3, [pc, #36]	@ (8002c48 <nrf24_write_register+0x3c>)
      *(__IO uint8_t*)(&SPI1->DR) = txData[i]; 
 8002c22:	7015      	strb	r5, [r2, #0]
      while (!(SPI1->SR & SPI_SR_RXNE)); // Wait until receive buffer is not empty
 8002c24:	8918      	ldrh	r0, [r3, #8]
 8002c26:	4208      	tst	r0, r1
 8002c28:	d0fc      	beq.n	8002c24 <nrf24_write_register+0x18>
      (void)SPI1->DR; 
 8002c2a:	8999      	ldrh	r1, [r3, #12]
      *(__IO uint8_t*)(&SPI1->DR) = txData[i]; 
 8002c2c:	7014      	strb	r4, [r2, #0]
      while (!(SPI1->SR & SPI_SR_RXNE)); // Wait until receive buffer is not empty
 8002c2e:	2201      	movs	r2, #1
 8002c30:	8919      	ldrh	r1, [r3, #8]
 8002c32:	4211      	tst	r1, r2
 8002c34:	d0fc      	beq.n	8002c30 <nrf24_write_register+0x24>
    set_nrf24_SPI_CSN(1);
 8002c36:	2001      	movs	r0, #1
      (void)SPI1->DR; 
 8002c38:	899b      	ldrh	r3, [r3, #12]
    set_nrf24_SPI_CSN(1);
 8002c3a:	f7ff ffd1 	bl	8002be0 <set_nrf24_SPI_CSN>
}
 8002c3e:	bd70      	pop	{r4, r5, r6, pc}
 8002c40:	2000000a 	.word	0x2000000a
 8002c44:	4001300c 	.word	0x4001300c
 8002c48:	40013000 	.word	0x40013000

08002c4c <nrf24_multiwrite_register>:
void nrf24_multiwrite_register(uint8_t reg, uint8_t *values, uint8_t num_bytes) {
 8002c4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t txData[num_bytes+1]; // Transmit data buffer
 8002c4e:	0013      	movs	r3, r2
void nrf24_multiwrite_register(uint8_t reg, uint8_t *values, uint8_t num_bytes) {
 8002c50:	0014      	movs	r4, r2
    uint8_t txData[num_bytes+1]; // Transmit data buffer
 8002c52:	466a      	mov	r2, sp
 8002c54:	3308      	adds	r3, #8
 8002c56:	08db      	lsrs	r3, r3, #3
 8002c58:	00db      	lsls	r3, r3, #3
 8002c5a:	1ad3      	subs	r3, r2, r3
void nrf24_multiwrite_register(uint8_t reg, uint8_t *values, uint8_t num_bytes) {
 8002c5c:	af00      	add	r7, sp, #0
    uint8_t txData[num_bytes+1]; // Transmit data buffer
 8002c5e:	469d      	mov	sp, r3
 8002c60:	466d      	mov	r5, sp
    txData[0] = reg | WRITE_COMMAND; // Write command
 8002c62:	4b0e      	ldr	r3, [pc, #56]	@ (8002c9c <nrf24_multiwrite_register+0x50>)
    memcpy(&txData[1], values, num_bytes); // Copy data to write into buffer
 8002c64:	0022      	movs	r2, r4
    txData[0] = reg | WRITE_COMMAND; // Write command
 8002c66:	781b      	ldrb	r3, [r3, #0]
 8002c68:	4318      	orrs	r0, r3
 8002c6a:	7028      	strb	r0, [r5, #0]
    memcpy(&txData[1], values, num_bytes); // Copy data to write into buffer
 8002c6c:	1c68      	adds	r0, r5, #1
 8002c6e:	f7ff fd2b 	bl	80026c8 <memcpy>
    set_nrf24_SPI_CSN(0);
 8002c72:	2000      	movs	r0, #0
 8002c74:	f7ff ffb4 	bl	8002be0 <set_nrf24_SPI_CSN>
    for (int i = 0; i < num_bytes+1; i++) {
 8002c78:	2300      	movs	r3, #0
      while (!(SPI1->SR & SPI_SR_RXNE)); // Wait until receive buffer is not empty
 8002c7a:	2001      	movs	r0, #1
      *(__IO uint8_t*)(&SPI1->DR) = txData[i]; 
 8002c7c:	4908      	ldr	r1, [pc, #32]	@ (8002ca0 <nrf24_multiwrite_register+0x54>)
      while (!(SPI1->SR & SPI_SR_RXNE)); // Wait until receive buffer is not empty
 8002c7e:	4a09      	ldr	r2, [pc, #36]	@ (8002ca4 <nrf24_multiwrite_register+0x58>)
      *(__IO uint8_t*)(&SPI1->DR) = txData[i]; 
 8002c80:	5cee      	ldrb	r6, [r5, r3]
 8002c82:	700e      	strb	r6, [r1, #0]
      while (!(SPI1->SR & SPI_SR_RXNE)); // Wait until receive buffer is not empty
 8002c84:	8916      	ldrh	r6, [r2, #8]
 8002c86:	4206      	tst	r6, r0
 8002c88:	d0fc      	beq.n	8002c84 <nrf24_multiwrite_register+0x38>
    for (int i = 0; i < num_bytes+1; i++) {
 8002c8a:	3301      	adds	r3, #1
      (void)SPI1->DR; 
 8002c8c:	8996      	ldrh	r6, [r2, #12]
    for (int i = 0; i < num_bytes+1; i++) {
 8002c8e:	429c      	cmp	r4, r3
 8002c90:	daf6      	bge.n	8002c80 <nrf24_multiwrite_register+0x34>
    set_nrf24_SPI_CSN(1);
 8002c92:	2001      	movs	r0, #1
 8002c94:	f7ff ffa4 	bl	8002be0 <set_nrf24_SPI_CSN>
}
 8002c98:	46bd      	mov	sp, r7
 8002c9a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002c9c:	2000000a 	.word	0x2000000a
 8002ca0:	4001300c 	.word	0x4001300c
 8002ca4:	40013000 	.word	0x40013000

08002ca8 <nrf24_write_TX_payload>:
void nrf24_write_TX_payload(uint8_t * value, int ack, int len) {
 8002ca8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002caa:	0003      	movs	r3, r0
    uint8_t txData[len+1]; // Transmit data buffer
 8002cac:	4668      	mov	r0, sp
void nrf24_write_TX_payload(uint8_t * value, int ack, int len) {
 8002cae:	0014      	movs	r4, r2
    uint8_t txData[len+1]; // Transmit data buffer
 8002cb0:	3208      	adds	r2, #8
 8002cb2:	08d2      	lsrs	r2, r2, #3
 8002cb4:	00d2      	lsls	r2, r2, #3
 8002cb6:	1a82      	subs	r2, r0, r2
void nrf24_write_TX_payload(uint8_t * value, int ack, int len) {
 8002cb8:	af00      	add	r7, sp, #0
    uint8_t txData[len+1]; // Transmit data buffer
 8002cba:	4695      	mov	sp, r2
    txData[0] = ack ?  WRITE_PAYLOAD_COMMAND: WRITE_PAYLOAD_NOACK; // Write command
 8002cbc:	4a13      	ldr	r2, [pc, #76]	@ (8002d0c <nrf24_write_TX_payload+0x64>)
    uint8_t txData[len+1]; // Transmit data buffer
 8002cbe:	466d      	mov	r5, sp
    txData[0] = ack ?  WRITE_PAYLOAD_COMMAND: WRITE_PAYLOAD_NOACK; // Write command
 8002cc0:	2900      	cmp	r1, #0
 8002cc2:	d100      	bne.n	8002cc6 <nrf24_write_TX_payload+0x1e>
 8002cc4:	4a12      	ldr	r2, [pc, #72]	@ (8002d10 <nrf24_write_TX_payload+0x68>)
 8002cc6:	7812      	ldrb	r2, [r2, #0]
        txData[i+1] = value[i];
 8002cc8:	0019      	movs	r1, r3
    txData[0] = ack ?  WRITE_PAYLOAD_COMMAND: WRITE_PAYLOAD_NOACK; // Write command
 8002cca:	702a      	strb	r2, [r5, #0]
        txData[i+1] = value[i];
 8002ccc:	43e2      	mvns	r2, r4
 8002cce:	17d2      	asrs	r2, r2, #31
 8002cd0:	4022      	ands	r2, r4
 8002cd2:	1c68      	adds	r0, r5, #1
 8002cd4:	f7ff fcf8 	bl	80026c8 <memcpy>
    set_nrf24_SPI_CSN(0);
 8002cd8:	2000      	movs	r0, #0
 8002cda:	f7ff ff81 	bl	8002be0 <set_nrf24_SPI_CSN>
        while (!(SPI1->SR & SPI_SR_RXNE)); // Wait until receive buffer is not empty
 8002cde:	2601      	movs	r6, #1
    for (int i = 0; i < (len+1); i++) {
 8002ce0:	2300      	movs	r3, #0
        while (!(SPI1->SR & SPI_SR_TXE)); 
 8002ce2:	4a0c      	ldr	r2, [pc, #48]	@ (8002d14 <nrf24_write_TX_payload+0x6c>)
    for (int i = 0; i < (len+1); i++) {
 8002ce4:	42a3      	cmp	r3, r4
 8002ce6:	dd04      	ble.n	8002cf2 <nrf24_write_TX_payload+0x4a>
    set_nrf24_SPI_CSN(1);
 8002ce8:	2001      	movs	r0, #1
 8002cea:	f7ff ff79 	bl	8002be0 <set_nrf24_SPI_CSN>
}
 8002cee:	46bd      	mov	sp, r7
 8002cf0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        while (!(SPI1->SR & SPI_SR_TXE)); 
 8002cf2:	2002      	movs	r0, #2
 8002cf4:	8911      	ldrh	r1, [r2, #8]
 8002cf6:	4201      	tst	r1, r0
 8002cf8:	d0fb      	beq.n	8002cf2 <nrf24_write_TX_payload+0x4a>
        *(__IO uint8_t*)(&SPI1->DR) = txData[i]; 
 8002cfa:	5ce9      	ldrb	r1, [r5, r3]
 8002cfc:	4806      	ldr	r0, [pc, #24]	@ (8002d18 <nrf24_write_TX_payload+0x70>)
 8002cfe:	7001      	strb	r1, [r0, #0]
        while (!(SPI1->SR & SPI_SR_RXNE)); // Wait until receive buffer is not empty
 8002d00:	8911      	ldrh	r1, [r2, #8]
 8002d02:	4231      	tst	r1, r6
 8002d04:	d0fc      	beq.n	8002d00 <nrf24_write_TX_payload+0x58>
        (void)SPI1->DR; 
 8002d06:	8991      	ldrh	r1, [r2, #12]
    for (int i = 0; i < (len+1); i++) {
 8002d08:	3301      	adds	r3, #1
 8002d0a:	e7eb      	b.n	8002ce4 <nrf24_write_TX_payload+0x3c>
 8002d0c:	20000009 	.word	0x20000009
 8002d10:	20000008 	.word	0x20000008
 8002d14:	40013000 	.word	0x40013000
 8002d18:	4001300c 	.word	0x4001300c

08002d1c <nrf24_clear_TX>:
void nrf24_clear_TX(){
 8002d1c:	b510      	push	{r4, lr}
    txData[0] = FLUSH_TX; // Write command
 8002d1e:	4b08      	ldr	r3, [pc, #32]	@ (8002d40 <nrf24_clear_TX+0x24>)
    set_nrf24_SPI_CSN(0);
 8002d20:	2000      	movs	r0, #0
    txData[0] = FLUSH_TX; // Write command
 8002d22:	781c      	ldrb	r4, [r3, #0]
    set_nrf24_SPI_CSN(0);
 8002d24:	f7ff ff5c 	bl	8002be0 <set_nrf24_SPI_CSN>
        while (!(SPI1->SR & SPI_SR_RXNE)); // Wait until receive buffer is not empty
 8002d28:	2201      	movs	r2, #1
        *(__IO uint8_t*)(&SPI1->DR) = txData[i]; 
 8002d2a:	4b06      	ldr	r3, [pc, #24]	@ (8002d44 <nrf24_clear_TX+0x28>)
 8002d2c:	701c      	strb	r4, [r3, #0]
        while (!(SPI1->SR & SPI_SR_RXNE)); // Wait until receive buffer is not empty
 8002d2e:	4b06      	ldr	r3, [pc, #24]	@ (8002d48 <nrf24_clear_TX+0x2c>)
 8002d30:	8919      	ldrh	r1, [r3, #8]
 8002d32:	4211      	tst	r1, r2
 8002d34:	d0fc      	beq.n	8002d30 <nrf24_clear_TX+0x14>
    set_nrf24_SPI_CSN(1);
 8002d36:	2001      	movs	r0, #1
        (void)SPI1->DR; 
 8002d38:	899b      	ldrh	r3, [r3, #12]
    set_nrf24_SPI_CSN(1);
 8002d3a:	f7ff ff51 	bl	8002be0 <set_nrf24_SPI_CSN>
}
 8002d3e:	bd10      	pop	{r4, pc}
 8002d40:	20000006 	.word	0x20000006
 8002d44:	4001300c 	.word	0x4001300c
 8002d48:	40013000 	.word	0x40013000

08002d4c <transmitBytesNRF>:
void transmitBytesNRF(uint8_t * data, uint8_t data_len) {
 8002d4c:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8002d4e:	000d      	movs	r5, r1
 8002d50:	0004      	movs	r4, r0
    uint8_t write_address [3] = {0x93, 0xBD, 0x6B};
 8002d52:	2203      	movs	r2, #3
 8002d54:	4925      	ldr	r1, [pc, #148]	@ (8002dec <transmitBytesNRF+0xa0>)
 8002d56:	a801      	add	r0, sp, #4
 8002d58:	f7ff fcb6 	bl	80026c8 <memcpy>
    nrf24_clear_TX();
 8002d5c:	f7ff ffde 	bl	8002d1c <nrf24_clear_TX>
    nrf24_write_register(STATUS_REG, 0x30); // Clear MAX_RT and TX Data Sent bit from status register
 8002d60:	4b23      	ldr	r3, [pc, #140]	@ (8002df0 <transmitBytesNRF+0xa4>)
 8002d62:	2130      	movs	r1, #48	@ 0x30
 8002d64:	7818      	ldrb	r0, [r3, #0]
 8002d66:	f7ff ff51 	bl	8002c0c <nrf24_write_register>
    nrf24_write_register(ENAA, 0x01); // Enable auto ack for pipe 0 //ALL PIPES 0x3F
 8002d6a:	4b22      	ldr	r3, [pc, #136]	@ (8002df4 <transmitBytesNRF+0xa8>)
 8002d6c:	2101      	movs	r1, #1
 8002d6e:	7818      	ldrb	r0, [r3, #0]
 8002d70:	f7ff ff4c 	bl	8002c0c <nrf24_write_register>
    nrf24_write_register(SETUP_AW, 0x01); // Set to 3 byte address width
 8002d74:	4b20      	ldr	r3, [pc, #128]	@ (8002df8 <transmitBytesNRF+0xac>)
 8002d76:	2101      	movs	r1, #1
 8002d78:	7818      	ldrb	r0, [r3, #0]
 8002d7a:	f7ff ff47 	bl	8002c0c <nrf24_write_register>
    nrf24_multiwrite_register(TX_ADDR, write_address, ADDRESS_LEN); // Set write address
 8002d7e:	4e1f      	ldr	r6, [pc, #124]	@ (8002dfc <transmitBytesNRF+0xb0>)
 8002d80:	4b1f      	ldr	r3, [pc, #124]	@ (8002e00 <transmitBytesNRF+0xb4>)
 8002d82:	7832      	ldrb	r2, [r6, #0]
 8002d84:	7818      	ldrb	r0, [r3, #0]
 8002d86:	a901      	add	r1, sp, #4
 8002d88:	f7ff ff60 	bl	8002c4c <nrf24_multiwrite_register>
    nrf24_multiwrite_register(RX_ADDR_P0, write_address, ADDRESS_LEN); // Set read address
 8002d8c:	4b1d      	ldr	r3, [pc, #116]	@ (8002e04 <transmitBytesNRF+0xb8>)
 8002d8e:	7832      	ldrb	r2, [r6, #0]
 8002d90:	7818      	ldrb	r0, [r3, #0]
 8002d92:	a901      	add	r1, sp, #4
 8002d94:	f7ff ff5a 	bl	8002c4c <nrf24_multiwrite_register>
    nrf24_write_register(RF_SETUP, 0x07);
 8002d98:	4b1b      	ldr	r3, [pc, #108]	@ (8002e08 <transmitBytesNRF+0xbc>)
 8002d9a:	2107      	movs	r1, #7
 8002d9c:	7818      	ldrb	r0, [r3, #0]
 8002d9e:	f7ff ff35 	bl	8002c0c <nrf24_write_register>
    nrf24_write_register(RX_PW_P0, 0x20); // Set payload size to 32 bytes
 8002da2:	4b1a      	ldr	r3, [pc, #104]	@ (8002e0c <transmitBytesNRF+0xc0>)
 8002da4:	2120      	movs	r1, #32
 8002da6:	7818      	ldrb	r0, [r3, #0]
 8002da8:	f7ff ff30 	bl	8002c0c <nrf24_write_register>
    nrf24_write_register(FEATURE, 0x01); // Enable W_TX_PAYLOAD_NOACK command
 8002dac:	4b18      	ldr	r3, [pc, #96]	@ (8002e10 <transmitBytesNRF+0xc4>)
 8002dae:	2101      	movs	r1, #1
 8002db0:	7818      	ldrb	r0, [r3, #0]
 8002db2:	f7ff ff2b 	bl	8002c0c <nrf24_write_register>
    nrf24_write_TX_payload(data, ACK, data_len);            // Write data to be transmitted into TX FIFO
 8002db6:	4b17      	ldr	r3, [pc, #92]	@ (8002e14 <transmitBytesNRF+0xc8>)
 8002db8:	002a      	movs	r2, r5
 8002dba:	0020      	movs	r0, r4
 8002dbc:	7819      	ldrb	r1, [r3, #0]
 8002dbe:	f7ff ff73 	bl	8002ca8 <nrf24_write_TX_payload>
    (GPIOA->BSRR = GPIO_BSRR_BS_9);
 8002dc2:	2390      	movs	r3, #144	@ 0x90
 8002dc4:	2280      	movs	r2, #128	@ 0x80
 8002dc6:	05db      	lsls	r3, r3, #23
 8002dc8:	0092      	lsls	r2, r2, #2
 8002dca:	619a      	str	r2, [r3, #24]
    delay_microseconds(130, NULL); // Wait for chip to go into TX mode
 8002dcc:	2100      	movs	r1, #0
 8002dce:	2082      	movs	r0, #130	@ 0x82
 8002dd0:	f7ff fdf8 	bl	80029c4 <delay_microseconds>
    delay_microseconds(15, NULL);    // Not sure how long this delay needs to be TODO test this
 8002dd4:	2100      	movs	r1, #0
 8002dd6:	200f      	movs	r0, #15
 8002dd8:	f7ff fdf4 	bl	80029c4 <delay_microseconds>
  if(input == 1){
 8002ddc:	f7ff fe28 	bl	8002a30 <set_nrf24_SPI_CE.part.0>
    delay_microseconds(8*32, NULL); // TODO Adjust wait time for different packet sizes
 8002de0:	2080      	movs	r0, #128	@ 0x80
 8002de2:	2100      	movs	r1, #0
 8002de4:	0040      	lsls	r0, r0, #1
 8002de6:	f7ff fded 	bl	80029c4 <delay_microseconds>
}
 8002dea:	bd73      	pop	{r0, r1, r4, r5, r6, pc}
 8002dec:	0800337a 	.word	0x0800337a
 8002df0:	20000007 	.word	0x20000007
 8002df4:	20000011 	.word	0x20000011
 8002df8:	20000010 	.word	0x20000010
 8002dfc:	20000004 	.word	0x20000004
 8002e00:	2000000c 	.word	0x2000000c
 8002e04:	2000000e 	.word	0x2000000e
 8002e08:	2000000f 	.word	0x2000000f
 8002e0c:	2000000d 	.word	0x2000000d
 8002e10:	2000000b 	.word	0x2000000b
 8002e14:	20000005 	.word	0x20000005

08002e18 <transmit>:
void transmit(void * data, uint8_t data_len, uint8_t data_size){ 
 8002e18:	b570      	push	{r4, r5, r6, lr}
 8002e1a:	000c      	movs	r4, r1
 8002e1c:	b08c      	sub	sp, #48	@ 0x30
 8002e1e:	9003      	str	r0, [sp, #12]
  if (data_len % data_size != 0 || 32 % data_size != 0 || data_size < 1){
 8002e20:	0011      	movs	r1, r2
 8002e22:	0020      	movs	r0, r4
void transmit(void * data, uint8_t data_len, uint8_t data_size){ 
 8002e24:	0015      	movs	r5, r2
  if (data_len % data_size != 0 || 32 % data_size != 0 || data_size < 1){
 8002e26:	f7fe fb17 	bl	8001458 <__aeabi_uidivmod>
 8002e2a:	b2c9      	uxtb	r1, r1
 8002e2c:	2900      	cmp	r1, #0
 8002e2e:	d113      	bne.n	8002e58 <transmit+0x40>
 8002e30:	0029      	movs	r1, r5
 8002e32:	2020      	movs	r0, #32
 8002e34:	f7fe fbfa 	bl	800162c <__aeabi_idivmod>
 8002e38:	1e0e      	subs	r6, r1, #0
 8002e3a:	d10d      	bne.n	8002e58 <transmit+0x40>
 8002e3c:	2d00      	cmp	r5, #0
 8002e3e:	d00b      	beq.n	8002e58 <transmit+0x40>
  nrf24_write_register(CONFIG, 0x0A);         // Set to PTX mode and turn on power bit 0x0A
 8002e40:	4b19      	ldr	r3, [pc, #100]	@ (8002ea8 <transmit+0x90>)
 8002e42:	210a      	movs	r1, #10
 8002e44:	7818      	ldrb	r0, [r3, #0]
 8002e46:	f7ff fee1 	bl	8002c0c <nrf24_write_register>
  delay_microseconds(2*1000, NULL);  // Wait for chip to go into Standby-I mode
 8002e4a:	20fa      	movs	r0, #250	@ 0xfa
 8002e4c:	0031      	movs	r1, r6
 8002e4e:	00c0      	lsls	r0, r0, #3
 8002e50:	f7ff fdb8 	bl	80029c4 <delay_microseconds>
  while(data_len > 0){
 8002e54:	2c00      	cmp	r4, #0
 8002e56:	d101      	bne.n	8002e5c <transmit+0x44>
}
 8002e58:	b00c      	add	sp, #48	@ 0x30
 8002e5a:	bd70      	pop	{r4, r5, r6, pc}
    len_left = ((data_len*data_size) >= 32) ? 32 : (data_len*data_size)%32; 
 8002e5c:	002b      	movs	r3, r5
 8002e5e:	4363      	muls	r3, r4
 8002e60:	9301      	str	r3, [sp, #4]
 8002e62:	9302      	str	r3, [sp, #8]
 8002e64:	2b20      	cmp	r3, #32
 8002e66:	dd01      	ble.n	8002e6c <transmit+0x54>
 8002e68:	2320      	movs	r3, #32
 8002e6a:	9302      	str	r3, [sp, #8]
    memcpy(&data_seg[0], (const unsigned char *)data + i, len_left); // Mini array of length 32 for buffering transmitted data
 8002e6c:	9b03      	ldr	r3, [sp, #12]
 8002e6e:	9a02      	ldr	r2, [sp, #8]
 8002e70:	1999      	adds	r1, r3, r6
 8002e72:	a804      	add	r0, sp, #16
 8002e74:	f7ff fc28 	bl	80026c8 <memcpy>
    transmitBytesNRF(data_seg, len_left);
 8002e78:	466b      	mov	r3, sp
 8002e7a:	a804      	add	r0, sp, #16
 8002e7c:	7a19      	ldrb	r1, [r3, #8]
 8002e7e:	f7ff ff65 	bl	8002d4c <transmitBytesNRF>
    if (data_len * data_size > 32) {
 8002e82:	9b01      	ldr	r3, [sp, #4]
 8002e84:	2b20      	cmp	r3, #32
 8002e86:	dd0c      	ble.n	8002ea2 <transmit+0x8a>
      data_len -= 32 / data_size;
 8002e88:	2020      	movs	r0, #32
 8002e8a:	0029      	movs	r1, r5
 8002e8c:	4240      	negs	r0, r0
 8002e8e:	f7fe fae7 	bl	8001460 <__divsi3>
 8002e92:	1824      	adds	r4, r4, r0
 8002e94:	b2e4      	uxtb	r4, r4
    i+=32/data_size;
 8002e96:	0029      	movs	r1, r5
 8002e98:	2020      	movs	r0, #32
 8002e9a:	f7fe fae1 	bl	8001460 <__divsi3>
 8002e9e:	1836      	adds	r6, r6, r0
 8002ea0:	e7d8      	b.n	8002e54 <transmit+0x3c>
      data_len = 0; 
 8002ea2:	2400      	movs	r4, #0
 8002ea4:	e7f7      	b.n	8002e96 <transmit+0x7e>
 8002ea6:	46c0      	nop			@ (mov r8, r8)
 8002ea8:	20000038 	.word	0x20000038

08002eac <test_nrf24_connection>:
void test_nrf24_connection() {
 8002eac:	b510      	push	{r4, lr}
    set_nrf24_SPI_CSN(1); //make sure these pins are at the right level
 8002eae:	2001      	movs	r0, #1
 8002eb0:	f7ff fe96 	bl	8002be0 <set_nrf24_SPI_CSN>
  if(input == 1){
 8002eb4:	f7ff fdbc 	bl	8002a30 <set_nrf24_SPI_CE.part.0>
    delay_microseconds(100000, NULL); //Let the chip power up and down
 8002eb8:	2100      	movs	r1, #0
 8002eba:	4802      	ldr	r0, [pc, #8]	@ (8002ec4 <test_nrf24_connection+0x18>)
 8002ebc:	f7ff fd82 	bl	80029c4 <delay_microseconds>
}
 8002ec0:	bd10      	pop	{r4, pc}
 8002ec2:	46c0      	nop			@ (mov r8, r8)
 8002ec4:	000186a0 	.word	0x000186a0

08002ec8 <MySPI_Init>:

/**
 * @brief Initializes the SPI connection for the STM32F030R8
 * @retval None
 */
void MySPI_Init(){
 8002ec8:	b530      	push	{r4, r5, lr}
  //Set up the SPI peripheral
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_SPI1, ENABLE);
 8002eca:	2580      	movs	r5, #128	@ 0x80
 8002ecc:	016d      	lsls	r5, r5, #5
void MySPI_Init(){
 8002ece:	b089      	sub	sp, #36	@ 0x24
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_SPI1, ENABLE);
 8002ed0:	0028      	movs	r0, r5
 8002ed2:	2101      	movs	r1, #1
 8002ed4:	f7fe f816 	bl	8000f04 <RCC_APB2PeriphClockCmd>
  RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA, ENABLE); // TODO CHECK IF THIS IS ALREADY ENABLED
  GPIO_InitTypeDef GPIO_InitStruct;
  SPI_InitTypeDef SPI_InitStruct;
  
  //GPIO_PinAFConfig(GPIOA, GPIO_PinSource4, GPIO_AF_0);
  GPIO_PinAFConfig(GPIOA, GPIO_PinSource5, GPIO_AF_0);
 8002ed8:	2490      	movs	r4, #144	@ 0x90
  RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA, ENABLE); // TODO CHECK IF THIS IS ALREADY ENABLED
 8002eda:	2080      	movs	r0, #128	@ 0x80
  GPIO_PinAFConfig(GPIOA, GPIO_PinSource5, GPIO_AF_0);
 8002edc:	05e4      	lsls	r4, r4, #23
  RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA, ENABLE); // TODO CHECK IF THIS IS ALREADY ENABLED
 8002ede:	2101      	movs	r1, #1
 8002ee0:	0280      	lsls	r0, r0, #10
 8002ee2:	f7fe f803 	bl	8000eec <RCC_AHBPeriphClockCmd>
  GPIO_PinAFConfig(GPIOA, GPIO_PinSource5, GPIO_AF_0);
 8002ee6:	0020      	movs	r0, r4
 8002ee8:	2200      	movs	r2, #0
 8002eea:	2105      	movs	r1, #5
 8002eec:	f7fd fb9e 	bl	800062c <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOA, GPIO_PinSource6, GPIO_AF_0);
 8002ef0:	0020      	movs	r0, r4
 8002ef2:	2200      	movs	r2, #0
 8002ef4:	2106      	movs	r1, #6
 8002ef6:	f7fd fb99 	bl	800062c <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOA, GPIO_PinSource7, GPIO_AF_0);
 8002efa:	2200      	movs	r2, #0
 8002efc:	0020      	movs	r0, r4
 8002efe:	2107      	movs	r1, #7
 8002f00:	f7fd fb94 	bl	800062c <GPIO_PinAFConfig>

  //Set up the SPI pins
  GPIO_InitStruct.GPIO_Pin = GPIO_Pin_5 | GPIO_Pin_6 | GPIO_Pin_7;
 8002f04:	23e0      	movs	r3, #224	@ 0xe0
 8002f06:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.GPIO_Mode = GPIO_Mode_AF;
 8002f08:	4b0f      	ldr	r3, [pc, #60]	@ (8002f48 <MySPI_Init+0x80>)
  GPIO_InitStruct.GPIO_Speed = GPIO_Speed_50MHz;
  GPIO_InitStruct.GPIO_OType = GPIO_OType_PP;
  GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_NOPULL;
  GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f0a:	0020      	movs	r0, r4
 8002f0c:	a901      	add	r1, sp, #4
  GPIO_InitStruct.GPIO_Mode = GPIO_Mode_AF;
 8002f0e:	9302      	str	r3, [sp, #8]
  GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f10:	f7fd fafa 	bl	8000508 <GPIO_Init>

  //Set up the SPI peripheral
  SPI_InitStruct.SPI_Direction = SPI_Direction_2Lines_FullDuplex;
 8002f14:	2382      	movs	r3, #130	@ 0x82
 8002f16:	045b      	lsls	r3, r3, #17
 8002f18:	9303      	str	r3, [sp, #12]
  SPI_InitStruct.SPI_Mode = SPI_Mode_Master;
  SPI_InitStruct.SPI_DataSize = SPI_DataSize_8b;
 8002f1a:	23e0      	movs	r3, #224	@ 0xe0
 8002f1c:	00db      	lsls	r3, r3, #3
 8002f1e:	9304      	str	r3, [sp, #16]
  SPI_InitStruct.SPI_CPOL = SPI_CPOL_Low;
  SPI_InitStruct.SPI_CPHA = SPI_CPHA_1Edge;
 8002f20:	2380      	movs	r3, #128	@ 0x80
 8002f22:	049b      	lsls	r3, r3, #18
 8002f24:	9305      	str	r3, [sp, #20]
  SPI_InitStruct.SPI_NSS = SPI_NSS_Soft;
  SPI_InitStruct.SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_32;
 8002f26:	2320      	movs	r3, #32
  SPI_InitStruct.SPI_FirstBit = SPI_FirstBit_MSB;

  SPI1->CR2 |= SPI_CR2_FRXTH; // RXNE event is generated if the FIFO level is greater than or equal to 8
 8002f28:	4c08      	ldr	r4, [pc, #32]	@ (8002f4c <MySPI_Init+0x84>)
  SPI_InitStruct.SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_32;
 8002f2a:	9306      	str	r3, [sp, #24]
  SPI1->CR2 |= SPI_CR2_FRXTH; // RXNE event is generated if the FIFO level is greater than or equal to 8
 8002f2c:	88a3      	ldrh	r3, [r4, #4]

  //Initialize the SPI peripheral
  SPI_Init(SPI1, &SPI_InitStruct);
 8002f2e:	0020      	movs	r0, r4
  SPI1->CR2 |= SPI_CR2_FRXTH; // RXNE event is generated if the FIFO level is greater than or equal to 8
 8002f30:	431d      	orrs	r5, r3
  SPI_Init(SPI1, &SPI_InitStruct);
 8002f32:	a903      	add	r1, sp, #12
  SPI1->CR2 |= SPI_CR2_FRXTH; // RXNE event is generated if the FIFO level is greater than or equal to 8
 8002f34:	80a5      	strh	r5, [r4, #4]
  SPI_Init(SPI1, &SPI_InitStruct);
 8002f36:	f7fe f891 	bl	800105c <SPI_Init>
  SPI_Cmd(SPI1, ENABLE);
 8002f3a:	2101      	movs	r1, #1
 8002f3c:	0020      	movs	r0, r4
 8002f3e:	f7fe f913 	bl	8001168 <SPI_Cmd>
}
 8002f42:	b009      	add	sp, #36	@ 0x24
 8002f44:	bd30      	pop	{r4, r5, pc}
 8002f46:	46c0      	nop			@ (mov r8, r8)
 8002f48:	00000302 	.word	0x00000302
 8002f4c:	40013000 	.word	0x40013000

08002f50 <NRF24L01p_Init>:

/** 
 * @brief Initialize the NRF24L01+ module
 * @retval None
*/
void NRF24L01p_Init(){
 8002f50:	b530      	push	{r4, r5, lr}
  GPIO_InitStruct_1.GPIO_Pin = GPIO_Pin_4;
  GPIO_InitStruct_1.GPIO_Mode = GPIO_Mode_OUT;
  GPIO_InitStruct_1.GPIO_Speed = GPIO_Speed_50MHz;
  GPIO_InitStruct_1.GPIO_OType = GPIO_OType_PP;
  GPIO_InitStruct_1.GPIO_PuPd = GPIO_PuPd_DOWN; 
  GPIO_Init(GPIOA, &GPIO_InitStruct_1);
 8002f52:	2490      	movs	r4, #144	@ 0x90
void NRF24L01p_Init(){
 8002f54:	b087      	sub	sp, #28
  MySPI_Init();
 8002f56:	f7ff ffb7 	bl	8002ec8 <MySPI_Init>
  GPIO_InitStruct_1.GPIO_Pin = GPIO_Pin_4;
 8002f5a:	2310      	movs	r3, #16
  GPIO_Init(GPIOA, &GPIO_InitStruct_1);
 8002f5c:	05e4      	lsls	r4, r4, #23
  GPIO_InitStruct_1.GPIO_Mode = GPIO_Mode_OUT;
 8002f5e:	4d0d      	ldr	r5, [pc, #52]	@ (8002f94 <NRF24L01p_Init+0x44>)
  GPIO_Init(GPIOA, &GPIO_InitStruct_1);
 8002f60:	4669      	mov	r1, sp
 8002f62:	0020      	movs	r0, r4
  GPIO_InitStruct_1.GPIO_Pin = GPIO_Pin_4;
 8002f64:	9300      	str	r3, [sp, #0]
  GPIO_InitStruct_1.GPIO_Mode = GPIO_Mode_OUT;
 8002f66:	9501      	str	r5, [sp, #4]
  GPIO_Init(GPIOA, &GPIO_InitStruct_1);
 8002f68:	f7fd face 	bl	8000508 <GPIO_Init>

  GPIO_InitTypeDef GPIO_InitStruct_2;
  //Set up the IRQ pin
  GPIO_InitStruct_2.GPIO_Pin = GPIO_Pin_10;
 8002f6c:	2380      	movs	r3, #128	@ 0x80
 8002f6e:	00db      	lsls	r3, r3, #3
 8002f70:	9302      	str	r3, [sp, #8]
  GPIO_InitStruct_2.GPIO_Speed = GPIO_Speed_50MHz;
  GPIO_InitStruct_2.GPIO_OType = GPIO_OType_PP;
  GPIO_InitStruct_2.GPIO_Mode = GPIO_Mode_IN;
 8002f72:	4b09      	ldr	r3, [pc, #36]	@ (8002f98 <NRF24L01p_Init+0x48>)
  GPIO_InitStruct_2.GPIO_PuPd = GPIO_PuPd_UP;
  GPIO_Init(GPIOA, &GPIO_InitStruct_2);
 8002f74:	0020      	movs	r0, r4
 8002f76:	a902      	add	r1, sp, #8
  GPIO_InitStruct_2.GPIO_Mode = GPIO_Mode_IN;
 8002f78:	9303      	str	r3, [sp, #12]
  GPIO_Init(GPIOA, &GPIO_InitStruct_2);
 8002f7a:	f7fd fac5 	bl	8000508 <GPIO_Init>

   GPIO_InitTypeDef GPIO_InitStruct_3;
  //Set up the CE pin
  GPIO_InitStruct_3.GPIO_Pin = GPIO_Pin_9;
 8002f7e:	2380      	movs	r3, #128	@ 0x80
  GPIO_InitStruct_3.GPIO_Mode = GPIO_Mode_OUT;
  GPIO_InitStruct_3.GPIO_Speed = GPIO_Speed_50MHz;
  GPIO_InitStruct_3.GPIO_OType = GPIO_OType_PP;
  GPIO_InitStruct_3.GPIO_PuPd = GPIO_PuPd_DOWN; 
  GPIO_Init(GPIOA, &GPIO_InitStruct_3);
 8002f80:	0020      	movs	r0, r4
  GPIO_InitStruct_3.GPIO_Pin = GPIO_Pin_9;
 8002f82:	009b      	lsls	r3, r3, #2
  GPIO_Init(GPIOA, &GPIO_InitStruct_3);
 8002f84:	a904      	add	r1, sp, #16
  GPIO_InitStruct_3.GPIO_Pin = GPIO_Pin_9;
 8002f86:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct_3.GPIO_Mode = GPIO_Mode_OUT;
 8002f88:	9505      	str	r5, [sp, #20]
  GPIO_Init(GPIOA, &GPIO_InitStruct_3);
 8002f8a:	f7fd fabd 	bl	8000508 <GPIO_Init>
}
 8002f8e:	b007      	add	sp, #28
 8002f90:	bd30      	pop	{r4, r5, pc}
 8002f92:	46c0      	nop			@ (mov r8, r8)
 8002f94:	02000301 	.word	0x02000301
 8002f98:	01000300 	.word	0x01000300

08002f9c <ICM20948_init>:
  /**
   * @brief Sets up ICM20948 for data collection and puts magnetometer(AK09916) into continuous mode 4 (100 Hz data rate)
   * @param None
   * @retval N0ne
   */
  void ICM20948_init(){
 8002f9c:	b510      	push	{r4, lr}
    
    I2C_transmit(ICM_20948_I2C_ADDRESS, REG_BANK_SEL, USER_BANK_0); // switch to USER BANK 0
 8002f9e:	2200      	movs	r2, #0
 8002fa0:	217f      	movs	r1, #127	@ 0x7f
 8002fa2:	2068      	movs	r0, #104	@ 0x68
 8002fa4:	f7ff fd90 	bl	8002ac8 <I2C_transmit>

    I2C_transmit(ICM_20948_I2C_ADDRESS, LP_CONFIG, 0x30); // set low power mode for ICM20948 (ACCEL/ GYRO in duty cycle mode)
 8002fa8:	2230      	movs	r2, #48	@ 0x30
 8002faa:	2105      	movs	r1, #5
 8002fac:	2068      	movs	r0, #104	@ 0x68
 8002fae:	f7ff fd8b 	bl	8002ac8 <I2C_transmit>

    I2C_transmit(ICM_20948_I2C_ADDRESS, PWR_MGMT_1, 0x11); // set low power enable for digital circuitry (does not turn on LP mode, use LP_CONFIG) and auto clock select for ICM20948
 8002fb2:	2211      	movs	r2, #17
 8002fb4:	2106      	movs	r1, #6
 8002fb6:	2068      	movs	r0, #104	@ 0x68
 8002fb8:	f7ff fd86 	bl	8002ac8 <I2C_transmit>
    I2C_transmit(ICM_20948_I2C_ADDRESS, PWR_MGMT_2, 0x00); // enable accelerometer and gyroscope for ICM20948
 8002fbc:	2200      	movs	r2, #0
 8002fbe:	2107      	movs	r1, #7
 8002fc0:	2068      	movs	r0, #104	@ 0x68
 8002fc2:	f7ff fd81 	bl	8002ac8 <I2C_transmit>

    I2C_transmit(ICM_20948_I2C_ADDRESS, REG_BANK_SEL, USER_BANK_2); // switch to USER BANK 2
 8002fc6:	2220      	movs	r2, #32
 8002fc8:	217f      	movs	r1, #127	@ 0x7f
 8002fca:	2068      	movs	r0, #104	@ 0x68
 8002fcc:	f7ff fd7c 	bl	8002ac8 <I2C_transmit>
  
    I2C_transmit(ICM_20948_I2C_ADDRESS, TEMP_CONFIG, 0x01); // set TEMP_DLPCFG for temperature sensor to 1
 8002fd0:	2201      	movs	r2, #1
 8002fd2:	2153      	movs	r1, #83	@ 0x53
 8002fd4:	2068      	movs	r0, #104	@ 0x68
 8002fd6:	f7ff fd77 	bl	8002ac8 <I2C_transmit>

    I2C_transmit(ICM_20948_I2C_ADDRESS, GYRO_SMPLRT_DIV, 0x07); // set gyro sample rate divider to 7 for ICM20948
 8002fda:	2207      	movs	r2, #7
 8002fdc:	2100      	movs	r1, #0
 8002fde:	2068      	movs	r0, #104	@ 0x68
 8002fe0:	f7ff fd72 	bl	8002ac8 <I2C_transmit>
    I2C_transmit(ICM_20948_I2C_ADDRESS, GYRO_CONFIG_1, 0x3F); // Set gyro +- range to 2000dps and DLPF 3dB point to 361 Hz, and enable LPF for ICM20948
 8002fe4:	223f      	movs	r2, #63	@ 0x3f
 8002fe6:	2101      	movs	r1, #1
 8002fe8:	2068      	movs	r0, #104	@ 0x68
 8002fea:	f7ff fd6d 	bl	8002ac8 <I2C_transmit>
    I2C_transmit(ICM_20948_I2C_ADDRESS, GYRO_CONFIG_2, 0x02); // Enable 4x averaging for gyro data for ICM20948
 8002fee:	2202      	movs	r2, #2
 8002ff0:	2068      	movs	r0, #104	@ 0x68
 8002ff2:	0011      	movs	r1, r2
 8002ff4:	f7ff fd68 	bl	8002ac8 <I2C_transmit>

    I2C_transmit(ICM_20948_I2C_ADDRESS, ACCEL_SMPLRT_DIV, 0x0A); // set accel sample rate divider to 10 for ICM20948
 8002ff8:	220a      	movs	r2, #10
 8002ffa:	2110      	movs	r1, #16
 8002ffc:	2068      	movs	r0, #104	@ 0x68
 8002ffe:	f7ff fd63 	bl	8002ac8 <I2C_transmit>
    I2C_transmit(ICM_20948_I2C_ADDRESS, ACCEL_CONFIG, 0x3F); // Set accel +- range to 16g and DLPF 3dB point to 473 Hz, and enable LPF for ICM20948
 8003002:	223f      	movs	r2, #63	@ 0x3f
 8003004:	2114      	movs	r1, #20
 8003006:	2068      	movs	r0, #104	@ 0x68
 8003008:	f7ff fd5e 	bl	8002ac8 <I2C_transmit>
    I2C_transmit(ICM_20948_I2C_ADDRESS, ACCEL_CONFIG_2, 0x00); // Enable 4x averaging for accel data for ICM20948
 800300c:	2200      	movs	r2, #0
 800300e:	2115      	movs	r1, #21
 8003010:	2068      	movs	r0, #104	@ 0x68
 8003012:	f7ff fd59 	bl	8002ac8 <I2C_transmit>

    I2C_transmit(ICM_20948_I2C_ADDRESS, REG_BANK_SEL, USER_BANK_0); // switch to USER BANK 0
 8003016:	2200      	movs	r2, #0
 8003018:	217f      	movs	r1, #127	@ 0x7f
 800301a:	2068      	movs	r0, #104	@ 0x68
 800301c:	f7ff fd54 	bl	8002ac8 <I2C_transmit>

    // Enable bypass mode for I2C access of internal magnetometer
    I2C_transmit(ICM_20948_I2C_ADDRESS, 0x0F, 0x02);  // INT_PIN_CFG: BYPASS_EN = 1
 8003020:	2202      	movs	r2, #2
 8003022:	210f      	movs	r1, #15
 8003024:	2068      	movs	r0, #104	@ 0x68
 8003026:	f7ff fd4f 	bl	8002ac8 <I2C_transmit>

    I2C_transmit(0x0C, 0x31, 0x08);  // CNTL2 register = 0x16 (continuous 100 Hz updates to magnetometer data)
 800302a:	2208      	movs	r2, #8
 800302c:	2131      	movs	r1, #49	@ 0x31
 800302e:	200c      	movs	r0, #12
 8003030:	f7ff fd4a 	bl	8002ac8 <I2C_transmit>
    delay_microseconds(10*1000, NULL); // TODO find out how long the magnetometer needs to start up
 8003034:	2100      	movs	r1, #0
 8003036:	4802      	ldr	r0, [pc, #8]	@ (8003040 <ICM20948_init+0xa4>)
 8003038:	f7ff fcc4 	bl	80029c4 <delay_microseconds>
  }
 800303c:	bd10      	pop	{r4, pc}
 800303e:	46c0      	nop			@ (mov r8, r8)
 8003040:	00002710 	.word	0x00002710

08003044 <makeControlSignal>:
  * @param uint8_t checksum: byte for error checking
  * @param *uint8_t control_packet: Control packet to be constructed, up to 32 bytes
  * @retval None
 */
void makeControlSignal(uint8_t * joystick, uint8_t servos, uint8_t * predictions, uint8_t checksum, 
  uint8_t *control_packet){
 8003044:	b570      	push	{r4, r5, r6, lr}
  *control_packet = 0;
 8003046:	2500      	movs	r5, #0
  uint8_t *control_packet){
 8003048:	9c04      	ldr	r4, [sp, #16]
  *control_packet = 0;
 800304a:	7025      	strb	r5, [r4, #0]
  control_packet[0] |= joystick[0] & 0xFF;
 800304c:	7805      	ldrb	r5, [r0, #0]
 800304e:	7025      	strb	r5, [r4, #0]
  control_packet[1] |= joystick[1] & 0xFF;
 8003050:	7846      	ldrb	r6, [r0, #1]
 8003052:	7865      	ldrb	r5, [r4, #1]
 8003054:	4335      	orrs	r5, r6
 8003056:	7065      	strb	r5, [r4, #1]
  control_packet[2] |= joystick[2] & 0xFF;
 8003058:	7886      	ldrb	r6, [r0, #2]
 800305a:	78a5      	ldrb	r5, [r4, #2]
 800305c:	4335      	orrs	r5, r6
 800305e:	70a5      	strb	r5, [r4, #2]
  control_packet[3] |= joystick[3] & 0xFF;
 8003060:	78c0      	ldrb	r0, [r0, #3]
 8003062:	78e5      	ldrb	r5, [r4, #3]
  control_packet[4] |= ((servos & 0x01) << 0);
  control_packet[4] |= ((servos & 0x02) << 1);
 8003064:	2604      	movs	r6, #4
  control_packet[3] |= joystick[3] & 0xFF;
 8003066:	4328      	orrs	r0, r5
  control_packet[4] |= ((servos & 0x02) << 1);
 8003068:	2501      	movs	r5, #1
  control_packet[3] |= joystick[3] & 0xFF;
 800306a:	70e0      	strb	r0, [r4, #3]
  control_packet[4] |= ((servos & 0x02) << 1);
 800306c:	400d      	ands	r5, r1
 800306e:	b248      	sxtb	r0, r1
 8003070:	7921      	ldrb	r1, [r4, #4]
 8003072:	4329      	orrs	r1, r5
 8003074:	0045      	lsls	r5, r0, #1
 8003076:	4035      	ands	r5, r6
 8003078:	4329      	orrs	r1, r5
  control_packet[4] |= ((servos & 0x04) << 2);
 800307a:	360c      	adds	r6, #12
 800307c:	0085      	lsls	r5, r0, #2
 800307e:	4035      	ands	r5, r6
 8003080:	4329      	orrs	r1, r5
  control_packet[4] |= ((servos & 0x08) << 3);
 8003082:	2540      	movs	r5, #64	@ 0x40
 8003084:	00c0      	lsls	r0, r0, #3
 8003086:	4028      	ands	r0, r5
 8003088:	4301      	orrs	r1, r0
 800308a:	7121      	strb	r1, [r4, #4]
  control_packet[4] |= ((servos & 0x10) << 4);
  control_packet[4] |= ((servos & 0x20) << 5);
  control_packet[4] |= ((servos & 0x40) << 6);
  control_packet[4] |= ((servos & 0x80) << 7);
  control_packet[5] |= predictions[0];
 800308c:	7810      	ldrb	r0, [r2, #0]
 800308e:	7961      	ldrb	r1, [r4, #5]
 8003090:	4301      	orrs	r1, r0
 8003092:	7161      	strb	r1, [r4, #5]
  control_packet[6] |= predictions[1];
 8003094:	7850      	ldrb	r0, [r2, #1]
 8003096:	79a1      	ldrb	r1, [r4, #6]
 8003098:	4301      	orrs	r1, r0
 800309a:	71a1      	strb	r1, [r4, #6]
  control_packet[7] |= predictions[2];
 800309c:	7890      	ldrb	r0, [r2, #2]
 800309e:	79e1      	ldrb	r1, [r4, #7]
 80030a0:	4301      	orrs	r1, r0
 80030a2:	71e1      	strb	r1, [r4, #7]
  control_packet[8] |= predictions[3];
 80030a4:	78d2      	ldrb	r2, [r2, #3]
 80030a6:	7a21      	ldrb	r1, [r4, #8]
 80030a8:	430a      	orrs	r2, r1
 80030aa:	7222      	strb	r2, [r4, #8]
  control_packet[9] |= checksum;
 80030ac:	7a62      	ldrb	r2, [r4, #9]
 80030ae:	4313      	orrs	r3, r2
 80030b0:	7263      	strb	r3, [r4, #9]
} // Not using all of packet space at the moment (max 32 bytes)
 80030b2:	bd70      	pop	{r4, r5, r6, pc}

080030b4 <getICM20948_ACCEL_GYRO_TEMPdata>:
    int16_t mag_raw[3];
    float mag_out[3];
    uint8_t buf[6];
    uint8_t new_magdata = 0;
    uint8_t mag_overf = 0;
    uint8_t st1 = 0;
 80030b4:	2200      	movs	r2, #0
  void getICM20948_ACCEL_GYRO_TEMPdata(float * ICM_data){ // TODO switch to using ADC_take_Multiple_Readings
 80030b6:	b570      	push	{r4, r5, r6, lr}
 80030b8:	b090      	sub	sp, #64	@ 0x40
    uint8_t st2 = 0; 

      // Read accelerometer and gyroscope data test
    I2C_receive(ICM_20948_I2C_ADDRESS, GYRO_ACCEL_START_REG, accel_gyro_data, 14); // read ACCEL_XOUT_H register and the following 11 registers for accel and gyro data
 80030ba:	ad0c      	add	r5, sp, #48	@ 0x30
    uint8_t st1 = 0;
 80030bc:	ab08      	add	r3, sp, #32
    I2C_receive(ICM_20948_I2C_ADDRESS, GYRO_ACCEL_START_REG, accel_gyro_data, 14); // read ACCEL_XOUT_H register and the following 11 registers for accel and gyro data
 80030be:	212d      	movs	r1, #45	@ 0x2d
    uint8_t st1 = 0;
 80030c0:	719a      	strb	r2, [r3, #6]
  void getICM20948_ACCEL_GYRO_TEMPdata(float * ICM_data){ // TODO switch to using ADC_take_Multiple_Readings
 80030c2:	0004      	movs	r4, r0
    I2C_receive(ICM_20948_I2C_ADDRESS, GYRO_ACCEL_START_REG, accel_gyro_data, 14); // read ACCEL_XOUT_H register and the following 11 registers for accel and gyro data
 80030c4:	002a      	movs	r2, r5
 80030c6:	230e      	movs	r3, #14
 80030c8:	2068      	movs	r0, #104	@ 0x68
 80030ca:	f7ff fd31 	bl	8002b30 <I2C_receive>

    // Thermometer variables
    float temp_out = (((accel_gyro_data[12] << 8) + accel_gyro_data[13] - 0) / TEMP_SENSITIVITY) + 21; // Degrees Celcius

    accel_out[0] = ((accel_gyro_data[0] << 8) + accel_gyro_data[1]) / ACCEL_SENSITIVITY * 9.81; // TODO adjust gyro and accelerometer data for temperature drift values
 80030ce:	8828      	ldrh	r0, [r5, #0]
    accel_out[1] = ((accel_gyro_data[2] << 8) + accel_gyro_data[3]) / ACCEL_SENSITIVITY * 9.81; // m/s^2 // TODO reading very high m(309.6 m/s^2), bug?
    accel_out[2] = ((accel_gyro_data[4] << 8) + accel_gyro_data[5]) / ACCEL_SENSITIVITY * 9.81; // m/s^2

    gyro_out[0] = (accel_gyro_data[6] * UINT8_MAX + accel_gyro_data[7]) / GYRO_SENSITIVITY; // Degrees per second
 80030d0:	26ff      	movs	r6, #255	@ 0xff
    accel_out[0] = ((accel_gyro_data[0] << 8) + accel_gyro_data[1]) / ACCEL_SENSITIVITY * 9.81; // TODO adjust gyro and accelerometer data for temperature drift values
 80030d2:	ba40      	rev16	r0, r0
 80030d4:	b280      	uxth	r0, r0
 80030d6:	f7fe fea1 	bl	8001e1c <__aeabi_i2f>
 80030da:	21e8      	movs	r1, #232	@ 0xe8
 80030dc:	0589      	lsls	r1, r1, #22
 80030de:	f7fe fd5d 	bl	8001b9c <__aeabi_fmul>
 80030e2:	f7ff f9b1 	bl	8002448 <__aeabi_f2d>
 80030e6:	4a4d      	ldr	r2, [pc, #308]	@ (800321c <getICM20948_ACCEL_GYRO_TEMPdata+0x168>)
 80030e8:	4b4d      	ldr	r3, [pc, #308]	@ (8003220 <getICM20948_ACCEL_GYRO_TEMPdata+0x16c>)
 80030ea:	f7fe fee1 	bl	8001eb0 <__aeabi_dmul>
 80030ee:	f7ff f9f3 	bl	80024d8 <__aeabi_d2f>
 80030f2:	9000      	str	r0, [sp, #0]
    accel_out[1] = ((accel_gyro_data[2] << 8) + accel_gyro_data[3]) / ACCEL_SENSITIVITY * 9.81; // m/s^2 // TODO reading very high m(309.6 m/s^2), bug?
 80030f4:	8868      	ldrh	r0, [r5, #2]
 80030f6:	ba40      	rev16	r0, r0
 80030f8:	b280      	uxth	r0, r0
 80030fa:	f7fe fe8f 	bl	8001e1c <__aeabi_i2f>
 80030fe:	21e8      	movs	r1, #232	@ 0xe8
 8003100:	0589      	lsls	r1, r1, #22
 8003102:	f7fe fd4b 	bl	8001b9c <__aeabi_fmul>
 8003106:	f7ff f99f 	bl	8002448 <__aeabi_f2d>
 800310a:	4a44      	ldr	r2, [pc, #272]	@ (800321c <getICM20948_ACCEL_GYRO_TEMPdata+0x168>)
 800310c:	4b44      	ldr	r3, [pc, #272]	@ (8003220 <getICM20948_ACCEL_GYRO_TEMPdata+0x16c>)
 800310e:	f7fe fecf 	bl	8001eb0 <__aeabi_dmul>
 8003112:	f7ff f9e1 	bl	80024d8 <__aeabi_d2f>
 8003116:	9001      	str	r0, [sp, #4]
    accel_out[2] = ((accel_gyro_data[4] << 8) + accel_gyro_data[5]) / ACCEL_SENSITIVITY * 9.81; // m/s^2
 8003118:	88a8      	ldrh	r0, [r5, #4]
 800311a:	ba40      	rev16	r0, r0
 800311c:	b280      	uxth	r0, r0
 800311e:	f7fe fe7d 	bl	8001e1c <__aeabi_i2f>
 8003122:	21e8      	movs	r1, #232	@ 0xe8
 8003124:	0589      	lsls	r1, r1, #22
 8003126:	f7fe fd39 	bl	8001b9c <__aeabi_fmul>
 800312a:	f7ff f98d 	bl	8002448 <__aeabi_f2d>
 800312e:	4a3b      	ldr	r2, [pc, #236]	@ (800321c <getICM20948_ACCEL_GYRO_TEMPdata+0x168>)
 8003130:	4b3b      	ldr	r3, [pc, #236]	@ (8003220 <getICM20948_ACCEL_GYRO_TEMPdata+0x16c>)
 8003132:	f7fe febd 	bl	8001eb0 <__aeabi_dmul>
 8003136:	f7ff f9cf 	bl	80024d8 <__aeabi_d2f>
 800313a:	9002      	str	r0, [sp, #8]
    gyro_out[0] = (accel_gyro_data[6] * UINT8_MAX + accel_gyro_data[7]) / GYRO_SENSITIVITY; // Degrees per second
 800313c:	79a8      	ldrb	r0, [r5, #6]
 800313e:	79eb      	ldrb	r3, [r5, #7]
 8003140:	4370      	muls	r0, r6
 8003142:	18c0      	adds	r0, r0, r3
 8003144:	f7fe fe6a 	bl	8001e1c <__aeabi_i2f>
 8003148:	4936      	ldr	r1, [pc, #216]	@ (8003224 <getICM20948_ACCEL_GYRO_TEMPdata+0x170>)
 800314a:	f7fe fc15 	bl	8001978 <__aeabi_fdiv>
 800314e:	9003      	str	r0, [sp, #12]
    gyro_out[1] = (accel_gyro_data[8] * UINT8_MAX + accel_gyro_data[9]) / GYRO_SENSITIVITY; // Degrees per second
 8003150:	7a28      	ldrb	r0, [r5, #8]
 8003152:	7a6b      	ldrb	r3, [r5, #9]
 8003154:	4370      	muls	r0, r6
 8003156:	18c0      	adds	r0, r0, r3
 8003158:	f7fe fe60 	bl	8001e1c <__aeabi_i2f>
 800315c:	4931      	ldr	r1, [pc, #196]	@ (8003224 <getICM20948_ACCEL_GYRO_TEMPdata+0x170>)
 800315e:	f7fe fc0b 	bl	8001978 <__aeabi_fdiv>
 8003162:	9004      	str	r0, [sp, #16]
    gyro_out[2] = (accel_gyro_data[10] * UINT8_MAX + accel_gyro_data[11]) / GYRO_SENSITIVITY; // Degrees per second
 8003164:	7aab      	ldrb	r3, [r5, #10]
 8003166:	7ae8      	ldrb	r0, [r5, #11]
 8003168:	435e      	muls	r6, r3
 800316a:	1830      	adds	r0, r6, r0
 800316c:	f7fe fe56 	bl	8001e1c <__aeabi_i2f>
 8003170:	492c      	ldr	r1, [pc, #176]	@ (8003224 <getICM20948_ACCEL_GYRO_TEMPdata+0x170>)
 8003172:	f7fe fc01 	bl	8001978 <__aeabi_fdiv>
 8003176:	9005      	str	r0, [sp, #20]
    float temp_out = (((accel_gyro_data[12] << 8) + accel_gyro_data[13] - 0) / TEMP_SENSITIVITY) + 21; // Degrees Celcius
 8003178:	89a8      	ldrh	r0, [r5, #12]

    // BANK 0: Enable I2C master
    // Should still be in BANK 0
    
    do {
      I2C_receive(0x0C, 0x10, &st1, 1);  // read ST1
 800317a:	2501      	movs	r5, #1
    float temp_out = (((accel_gyro_data[12] << 8) + accel_gyro_data[13] - 0) / TEMP_SENSITIVITY) + 21; // Degrees Celcius
 800317c:	ba40      	rev16	r0, r0
 800317e:	b280      	uxth	r0, r0
 8003180:	f7fe fe4c 	bl	8001e1c <__aeabi_i2f>
 8003184:	4928      	ldr	r1, [pc, #160]	@ (8003228 <getICM20948_ACCEL_GYRO_TEMPdata+0x174>)
 8003186:	f7fe fbf7 	bl	8001978 <__aeabi_fdiv>
    temp_out = (((accel_gyro_data[12] << 8) + accel_gyro_data[13] - 0) / TEMP_SENSITIVITY) + 21; // Degrees Celcius
 800318a:	4928      	ldr	r1, [pc, #160]	@ (800322c <getICM20948_ACCEL_GYRO_TEMPdata+0x178>)
 800318c:	f7fe fa54 	bl	8001638 <__aeabi_fadd>
 8003190:	9006      	str	r0, [sp, #24]
      I2C_receive(0x0C, 0x10, &st1, 1);  // read ST1
 8003192:	ab08      	add	r3, sp, #32
 8003194:	1d9e      	adds	r6, r3, #6
 8003196:	0032      	movs	r2, r6
 8003198:	002b      	movs	r3, r5
 800319a:	2110      	movs	r1, #16
 800319c:	200c      	movs	r0, #12
 800319e:	f7ff fcc7 	bl	8002b30 <I2C_receive>
    } while (!(st1 & 0x01)); // Wait for DRDY flag
 80031a2:	7833      	ldrb	r3, [r6, #0]
 80031a4:	422b      	tst	r3, r5
 80031a6:	d0f4      	beq.n	8003192 <getICM20948_ACCEL_GYRO_TEMPdata+0xde>
    I2C_receive(0x0C, MAG_START_REG, buf, 6); // 0x0C I2C address is for the internal magnetometer
 80031a8:	ad0a      	add	r5, sp, #40	@ 0x28
 80031aa:	002a      	movs	r2, r5
 80031ac:	2306      	movs	r3, #6
 80031ae:	2111      	movs	r1, #17
 80031b0:	200c      	movs	r0, #12
 80031b2:	f7ff fcbd 	bl	8002b30 <I2C_receive>
    I2C_receive(0x0C, 0x18, &st2, 1);  // read ST2 // TODO handle overflow flags here 
 80031b6:	aa08      	add	r2, sp, #32
 80031b8:	2301      	movs	r3, #1
 80031ba:	3207      	adds	r2, #7
 80031bc:	2118      	movs	r1, #24
 80031be:	200c      	movs	r0, #12
 80031c0:	f7ff fcb6 	bl	8002b30 <I2C_receive>
    if(st2 & 0x08) {
        // TODO Magnetic overflow  discard values
        mag_overf = 1;
    }

    mag_out[0] = mag_raw[0] * MAG_SENSITIVITY; // uT
 80031c4:	2300      	movs	r3, #0
 80031c6:	5ee8      	ldrsh	r0, [r5, r3]
 80031c8:	f7fe fe28 	bl	8001e1c <__aeabi_i2f>
 80031cc:	4918      	ldr	r1, [pc, #96]	@ (8003230 <getICM20948_ACCEL_GYRO_TEMPdata+0x17c>)
 80031ce:	f7fe fce5 	bl	8001b9c <__aeabi_fmul>
 80031d2:	9007      	str	r0, [sp, #28]
    mag_out[1] = mag_raw[1] * MAG_SENSITIVITY; // uT
 80031d4:	2302      	movs	r3, #2
 80031d6:	5ee8      	ldrsh	r0, [r5, r3]
 80031d8:	f7fe fe20 	bl	8001e1c <__aeabi_i2f>
 80031dc:	4914      	ldr	r1, [pc, #80]	@ (8003230 <getICM20948_ACCEL_GYRO_TEMPdata+0x17c>)
 80031de:	f7fe fcdd 	bl	8001b9c <__aeabi_fmul>
 80031e2:	1c06      	adds	r6, r0, #0
    mag_out[2] = mag_raw[2] * MAG_SENSITIVITY; // uT
 80031e4:	2304      	movs	r3, #4
 80031e6:	5ee8      	ldrsh	r0, [r5, r3]
 80031e8:	f7fe fe18 	bl	8001e1c <__aeabi_i2f>
 80031ec:	4910      	ldr	r1, [pc, #64]	@ (8003230 <getICM20948_ACCEL_GYRO_TEMPdata+0x17c>)
 80031ee:	f7fe fcd5 	bl	8001b9c <__aeabi_fmul>

    ICM_data[0] = accel_out[0];
 80031f2:	9b00      	ldr	r3, [sp, #0]
    ICM_data[3] = gyro_out[0];
    ICM_data[4] = gyro_out[1];
    ICM_data[5] = gyro_out[2];
    ICM_data[6] = temp_out;
    ICM_data[7] = mag_out[0];
    ICM_data[8] = mag_out[1];
 80031f4:	6226      	str	r6, [r4, #32]
    ICM_data[0] = accel_out[0];
 80031f6:	6023      	str	r3, [r4, #0]
    ICM_data[1] = accel_out[1];
 80031f8:	9b01      	ldr	r3, [sp, #4]
    ICM_data[9] = mag_out[2];
 80031fa:	6260      	str	r0, [r4, #36]	@ 0x24
    ICM_data[1] = accel_out[1];
 80031fc:	6063      	str	r3, [r4, #4]
    ICM_data[2] = accel_out[2];
 80031fe:	9b02      	ldr	r3, [sp, #8]
 8003200:	60a3      	str	r3, [r4, #8]
    ICM_data[3] = gyro_out[0];
 8003202:	9b03      	ldr	r3, [sp, #12]
 8003204:	60e3      	str	r3, [r4, #12]
    ICM_data[4] = gyro_out[1];
 8003206:	9b04      	ldr	r3, [sp, #16]
 8003208:	6123      	str	r3, [r4, #16]
    ICM_data[5] = gyro_out[2];
 800320a:	9b05      	ldr	r3, [sp, #20]
 800320c:	6163      	str	r3, [r4, #20]
    ICM_data[6] = temp_out;
 800320e:	9b06      	ldr	r3, [sp, #24]
 8003210:	61a3      	str	r3, [r4, #24]
    ICM_data[7] = mag_out[0];
 8003212:	9b07      	ldr	r3, [sp, #28]
 8003214:	61e3      	str	r3, [r4, #28]
  }
 8003216:	b010      	add	sp, #64	@ 0x40
 8003218:	bd70      	pop	{r4, r5, r6, pc}
 800321a:	46c0      	nop			@ (mov r8, r8)
 800321c:	51eb851f 	.word	0x51eb851f
 8003220:	40239eb8 	.word	0x40239eb8
 8003224:	41833333 	.word	0x41833333
 8003228:	43a8ef5c 	.word	0x43a8ef5c
 800322c:	41a80000 	.word	0x41a80000
 8003230:	3e19999a 	.word	0x3e19999a

08003234 <ADC_convert_to_8bit_controls>:
 * @retval None
 */
void ADC_convert_to_8bit_controls(uint16_t *adc_controller_values, uint8_t *_8bit_values, uint8_t length)
{
    // Scale down the 16 bit ADC value to 8 bits
    for (int i = 0; i < length; i++) {
 8003234:	2300      	movs	r3, #0
{
 8003236:	b510      	push	{r4, lr}
    for (int i = 0; i < length; i++) {
 8003238:	429a      	cmp	r2, r3
 800323a:	dc00      	bgt.n	800323e <ADC_convert_to_8bit_controls+0xa>
        uint8_t downscaledADC_Reading = (uint8_t)(adc_controller_values[i] >> 7); // reduce uint16_t 12 bit adc reading to uint8_t holding one of 32 distinct possible values (5 bit representation)
        _8bit_values[i] = downscaledADC_Reading; // TODO add the real conversion process in here
    }
    return;
} 
 800323c:	bd10      	pop	{r4, pc}
        uint8_t downscaledADC_Reading = (uint8_t)(adc_controller_values[i] >> 7); // reduce uint16_t 12 bit adc reading to uint8_t holding one of 32 distinct possible values (5 bit representation)
 800323e:	005c      	lsls	r4, r3, #1
 8003240:	5b04      	ldrh	r4, [r0, r4]
 8003242:	09e4      	lsrs	r4, r4, #7
 8003244:	54cc      	strb	r4, [r1, r3]
    for (int i = 0; i < length; i++) {
 8003246:	3301      	adds	r3, #1
 8003248:	e7f6      	b.n	8003238 <ADC_convert_to_8bit_controls+0x4>

0800324a <generate_predictions>:
 */
void generate_predictions(uint16_t *sensor_data, uint16_t *predictions, uint8_t length)
{
    // TODO alter global variable containing last extrapolated position data
    return; // TODO implement prediction algorithm
}
 800324a:	4770      	bx	lr

0800324c <ADC_take_Multiple_Readings>:
 * @brief Takes a single ADC reading from all indicated channels
 * @param uint16_t ADC_channel: The ADC channels to read from, with each channel's status indicated by a 1 or 0 in the respective bit position
 * @param uint16_t *adc: pointer to array to store ADC readings, 15 uint16_t long
 * @retval None
 */
uint16_t ADC_take_Multiple_Readings(uint16_t ADC_channels, uint16_t *adc){ // TODO untested
 800324c:	b570      	push	{r4, r5, r6, lr}
 800324e:	0004      	movs	r4, r0

  // make sure ADC peripheral clock was enabled earlier:
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_ADC1, ENABLE); // safe to call if already enabled, only one ADC 
 8003250:	2080      	movs	r0, #128	@ 0x80
uint16_t ADC_take_Multiple_Readings(uint16_t ADC_channels, uint16_t *adc){ // TODO untested
 8003252:	b086      	sub	sp, #24
 8003254:	9101      	str	r1, [sp, #4]
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_ADC1, ENABLE); // safe to call if already enabled, only one ADC 
 8003256:	0080      	lsls	r0, r0, #2
 8003258:	2101      	movs	r1, #1
 800325a:	f7fd fe53 	bl	8000f04 <RCC_APB2PeriphClockCmd>
  RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA, ENABLE);  // enable all GPIO peripherals, TODO be more efficient here
 800325e:	2080      	movs	r0, #128	@ 0x80
 8003260:	2101      	movs	r1, #1
 8003262:	0280      	lsls	r0, r0, #10
 8003264:	f7fd fe42 	bl	8000eec <RCC_AHBPeriphClockCmd>
  RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOB, ENABLE);  
 8003268:	2080      	movs	r0, #128	@ 0x80
 800326a:	2101      	movs	r1, #1
 800326c:	02c0      	lsls	r0, r0, #11
 800326e:	f7fd fe3d 	bl	8000eec <RCC_AHBPeriphClockCmd>
  RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOC, ENABLE);  
 8003272:	2080      	movs	r0, #128	@ 0x80
 8003274:	2101      	movs	r1, #1
 8003276:	0300      	lsls	r0, r0, #12
 8003278:	f7fd fe38 	bl	8000eec <RCC_AHBPeriphClockCmd>
  GPIO_InitStruct.GPIO_Pin = ADC_channels & 0x00FF; // PA 0-7 possible, status of all channels is indicated by bits in the respective position in the uint16_t variable
  GPIO_InitStruct.GPIO_Mode = GPIO_Mode_AN;
  GPIO_InitStruct.GPIO_Speed = GPIO_Speed_50MHz;
  GPIO_InitStruct.GPIO_OType = GPIO_OType_PP; // kept from existing style
  GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_NOPULL;
  GPIO_Init(GPIOA, &GPIO_InitStruct);
 800327c:	2090      	movs	r0, #144	@ 0x90
  GPIO_InitStruct.GPIO_Mode = GPIO_Mode_AN;
 800327e:	4d25      	ldr	r5, [pc, #148]	@ (8003314 <ADC_take_Multiple_Readings+0xc8>)
  GPIO_InitStruct.GPIO_Pin = ADC_channels & 0x00FF; // PA 0-7 possible, status of all channels is indicated by bits in the respective position in the uint16_t variable
 8003280:	b2e3      	uxtb	r3, r4
  GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003282:	a902      	add	r1, sp, #8
 8003284:	05c0      	lsls	r0, r0, #23
  GPIO_InitStruct.GPIO_Pin = ADC_channels & 0x00FF; // PA 0-7 possible, status of all channels is indicated by bits in the respective position in the uint16_t variable
 8003286:	9302      	str	r3, [sp, #8]
  GPIO_InitStruct.GPIO_Mode = GPIO_Mode_AN;
 8003288:	9503      	str	r5, [sp, #12]
  GPIO_Init(GPIOA, &GPIO_InitStruct);
 800328a:	f7fd f93d 	bl	8000508 <GPIO_Init>
  GPIO_InitStruct2.GPIO_Pin = ADC_channels & 0x0300; // PB 0-1 possible, status of all channels is indicated by bits in the respective position in the uint16_t variable
  GPIO_InitStruct2.GPIO_Mode = GPIO_Mode_AN;
  GPIO_InitStruct2.GPIO_Speed = GPIO_Speed_50MHz;
  GPIO_InitStruct2.GPIO_OType = GPIO_OType_PP; // kept from existing style
  GPIO_InitStruct2.GPIO_PuPd = GPIO_PuPd_NOPULL;
  GPIO_Init(GPIOB, &GPIO_InitStruct);
 800328e:	4822      	ldr	r0, [pc, #136]	@ (8003318 <ADC_take_Multiple_Readings+0xcc>)
 8003290:	a902      	add	r1, sp, #8
 8003292:	f7fd f939 	bl	8000508 <GPIO_Init>

  // Configure selected pins as analog inputs
  GPIO_InitTypeDef GPIO_InitStruct3;
  GPIO_InitStruct3.GPIO_Pin = ADC_channels & 0xFC00; // PC 0-5 possible, status of all channels is indicated by bits in the respective position in the uint16_t variable
 8003296:	0aa3      	lsrs	r3, r4, #10
  GPIO_InitStruct3.GPIO_Mode = GPIO_Mode_AN;
  GPIO_InitStruct3.GPIO_Speed = GPIO_Speed_50MHz;
  GPIO_InitStruct3.GPIO_OType = GPIO_OType_PP; // kept from existing style
  GPIO_InitStruct3.GPIO_PuPd = GPIO_PuPd_NOPULL;
  GPIO_Init(GPIOC, &GPIO_InitStruct3);
 8003298:	4820      	ldr	r0, [pc, #128]	@ (800331c <ADC_take_Multiple_Readings+0xd0>)
  GPIO_InitStruct3.GPIO_Pin = ADC_channels & 0xFC00; // PC 0-5 possible, status of all channels is indicated by bits in the respective position in the uint16_t variable
 800329a:	029b      	lsls	r3, r3, #10
  GPIO_Init(GPIOC, &GPIO_InitStruct3);
 800329c:	a904      	add	r1, sp, #16
  GPIO_InitStruct3.GPIO_Pin = ADC_channels & 0xFC00; // PC 0-5 possible, status of all channels is indicated by bits in the respective position in the uint16_t variable
 800329e:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct3.GPIO_Mode = GPIO_Mode_AN;
 80032a0:	9505      	str	r5, [sp, #20]
  GPIO_Init(GPIOC, &GPIO_InitStruct3);
 80032a2:	f7fd f931 	bl	8000508 <GPIO_Init>

  // Enable ADC and wait until ADEN is set
  ADC_Cmd(ADC1, ENABLE);
 80032a6:	2101      	movs	r1, #1
 80032a8:	481d      	ldr	r0, [pc, #116]	@ (8003320 <ADC_take_Multiple_Readings+0xd4>)
 80032aa:	f7fc ff3b 	bl	8000124 <ADC_Cmd>
  while (ADC_GetFlagStatus(ADC1, ADC_FLAG_ADEN) == RESET) {
 80032ae:	491d      	ldr	r1, [pc, #116]	@ (8003324 <ADC_take_Multiple_Readings+0xd8>)
 80032b0:	481b      	ldr	r0, [pc, #108]	@ (8003320 <ADC_take_Multiple_Readings+0xd4>)
 80032b2:	f7fd f845 	bl	8000340 <ADC_GetFlagStatus>
 80032b6:	2800      	cmp	r0, #0
 80032b8:	d0f9      	beq.n	80032ae <ADC_take_Multiple_Readings+0x62>
 80032ba:	2500      	movs	r5, #0
    /* wait for ADC ready */
  }

  // Configure the chosen channels for a long sample time
  for(uint8_t pos = 0; pos < 16; pos++){
    if((ADC_channels >> pos) & 0x1){
 80032bc:	2601      	movs	r6, #1
 80032be:	0023      	movs	r3, r4
 80032c0:	412b      	asrs	r3, r5
 80032c2:	4233      	tst	r3, r6
 80032c4:	d005      	beq.n	80032d2 <ADC_take_Multiple_Readings+0x86>
      ADC_ChannelConfig(ADC1, 0x01<<pos, ADC_SampleTime_239_5Cycles);
 80032c6:	0031      	movs	r1, r6
 80032c8:	2207      	movs	r2, #7
 80032ca:	40a9      	lsls	r1, r5
 80032cc:	4814      	ldr	r0, [pc, #80]	@ (8003320 <ADC_take_Multiple_Readings+0xd4>)
 80032ce:	f7fc ffc1 	bl	8000254 <ADC_ChannelConfig>
  for(uint8_t pos = 0; pos < 16; pos++){
 80032d2:	3501      	adds	r5, #1
 80032d4:	2d10      	cmp	r5, #16
 80032d6:	d1f2      	bne.n	80032be <ADC_take_Multiple_Readings+0x72>
    }
  }

  // Start conversion and wait for completion
  ADC_StartOfConversion(ADC1);
 80032d8:	4811      	ldr	r0, [pc, #68]	@ (8003320 <ADC_take_Multiple_Readings+0xd4>)
 80032da:	f7fd f80b 	bl	80002f4 <ADC_StartOfConversion>
 80032de:	2500      	movs	r5, #0

 for(uint8_t pos = 0; pos < 16; pos++){
    if(ADC_channels>>pos & 0x1){
 80032e0:	2601      	movs	r6, #1
 80032e2:	0023      	movs	r3, r4
 80032e4:	412b      	asrs	r3, r5
 80032e6:	4233      	tst	r3, r6
 80032e8:	d00b      	beq.n	8003302 <ADC_take_Multiple_Readings+0xb6>
      while (!ADC_GetFlagStatus(ADC1, ADC_FLAG_EOC));
 80032ea:	2104      	movs	r1, #4
 80032ec:	480c      	ldr	r0, [pc, #48]	@ (8003320 <ADC_take_Multiple_Readings+0xd4>)
 80032ee:	f7fd f827 	bl	8000340 <ADC_GetFlagStatus>
 80032f2:	2800      	cmp	r0, #0
 80032f4:	d0f9      	beq.n	80032ea <ADC_take_Multiple_Readings+0x9e>
      adc[pos] = ADC_GetConversionValue(ADC1); // TODO does this scan all channels or does it need to be manually switched?
 80032f6:	480a      	ldr	r0, [pc, #40]	@ (8003320 <ADC_take_Multiple_Readings+0xd4>)
 80032f8:	f7fd f802 	bl	8000300 <ADC_GetConversionValue>
 80032fc:	9a01      	ldr	r2, [sp, #4]
 80032fe:	006b      	lsls	r3, r5, #1
 8003300:	52d0      	strh	r0, [r2, r3]
 for(uint8_t pos = 0; pos < 16; pos++){
 8003302:	3501      	adds	r5, #1
 8003304:	2d10      	cmp	r5, #16
 8003306:	d1ec      	bne.n	80032e2 <ADC_take_Multiple_Readings+0x96>
    }
  }

  // Clear EOC flag (safe to do)
  ADC_ClearFlag(ADC1, ADC_FLAG_EOC);
 8003308:	4805      	ldr	r0, [pc, #20]	@ (8003320 <ADC_take_Multiple_Readings+0xd4>)
 800330a:	2104      	movs	r1, #4
 800330c:	f7fd f826 	bl	800035c <ADC_ClearFlag>

  return;
 8003310:	b006      	add	sp, #24
 8003312:	bd70      	pop	{r4, r5, r6, pc}
 8003314:	00000303 	.word	0x00000303
 8003318:	48000400 	.word	0x48000400
 800331c:	48000800 	.word	0x48000800
 8003320:	40012400 	.word	0x40012400
 8003324:	01000001 	.word	0x01000001

08003328 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003328:	480d      	ldr	r0, [pc, #52]	@ (8003360 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800332a:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 800332c:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800332e:	e003      	b.n	8003338 <LoopCopyDataInit>

08003330 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8003330:	4b0c      	ldr	r3, [pc, #48]	@ (8003364 <LoopForever+0x6>)
  ldr r3, [r3, r1]
 8003332:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8003334:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8003336:	3104      	adds	r1, #4

08003338 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8003338:	480b      	ldr	r0, [pc, #44]	@ (8003368 <LoopForever+0xa>)
  ldr r3, =_edata
 800333a:	4b0c      	ldr	r3, [pc, #48]	@ (800336c <LoopForever+0xe>)
  adds r2, r0, r1
 800333c:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800333e:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8003340:	d3f6      	bcc.n	8003330 <CopyDataInit>
  ldr r2, =_sbss
 8003342:	4a0b      	ldr	r2, [pc, #44]	@ (8003370 <LoopForever+0x12>)
  b LoopFillZerobss
 8003344:	e002      	b.n	800334c <LoopFillZerobss>

08003346 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8003346:	2300      	movs	r3, #0
  str  r3, [r2]
 8003348:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800334a:	3204      	adds	r2, #4

0800334c <LoopFillZerobss>:


LoopFillZerobss:
  ldr r3, = _ebss
 800334c:	4b09      	ldr	r3, [pc, #36]	@ (8003374 <LoopForever+0x16>)
  cmp r2, r3
 800334e:	429a      	cmp	r2, r3
  bcc FillZerobss
 8003350:	d3f9      	bcc.n	8003346 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8003352:	f7ff faab 	bl	80028ac <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003356:	f7ff f9fd 	bl	8002754 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800335a:	f7ff fa4b 	bl	80027f4 <main>

0800335e <LoopForever>:
  
LoopForever:
    b LoopForever
 800335e:	e7fe      	b.n	800335e <LoopForever>
  ldr   r0, =_estack
 8003360:	20002000 	.word	0x20002000
  ldr r3, =_sidata
 8003364:	08003424 	.word	0x08003424
  ldr r0, =_sdata
 8003368:	20000000 	.word	0x20000000
  ldr r3, =_edata
 800336c:	20000014 	.word	0x20000014
  ldr r2, =_sbss
 8003370:	20000014 	.word	0x20000014
  ldr r3, = _ebss
 8003374:	20000044 	.word	0x20000044

08003378 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003378:	e7fe      	b.n	8003378 <ADC1_COMP_IRQHandler>
 800337a:	bd93      	.short	0xbd93
 800337c:	0000006b 	.word	0x0000006b

08003380 <APBAHBPrescTable>:
 8003380:	00000000 04030201 04030201 09080706     ................
 8003390:	08001b2c 08001a12 08001a3c 08001aa2     ,.......<.......
 80033a0:	08001a3c 08001ad6 08001a3c 08001aa2     <.......<.......
 80033b0:	08001a12 08001a12 08001ad6 08001aa2     ................
 80033c0:	08001a28 08001a28 08001a28 08001ae0     (...(...(.......
 80033d0:	08001a12 08001a12 08001a3c 08001b64     ........<...d...
 80033e0:	08001a3c 08001ad6 08001a3c 08001b64     <.......<...d...
 80033f0:	08001a12 08001a12 08001ad6 08001b64     ............d...
 8003400:	08001a28 08001a28 08001a28              (...(...(...

0800340c <_init>:
 800340c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800340e:	46c0      	nop			@ (mov r8, r8)
 8003410:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003412:	bc08      	pop	{r3}
 8003414:	469e      	mov	lr, r3
 8003416:	4770      	bx	lr

08003418 <_fini>:
 8003418:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800341a:	46c0      	nop			@ (mov r8, r8)
 800341c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800341e:	bc08      	pop	{r3}
 8003420:	469e      	mov	lr, r3
 8003422:	4770      	bx	lr
