#include "output_2.h"

#define READ_RANGE(Arr, data_size, l)                                          \
  (Arr.data.range((data_size) * (l) + (data_size) - 1, (data_size) * (l)))

/****************************************************
 This file was automatically generated by Prometheus
****************************************************/
void load_vy_for_task1(hls::stream<float16> &fifo_y_from_off_chip_to_S1,
                       float16 vy[25]) {
#pragma HLS inline off
  for (int i = 0; i < 25; i++) {
#pragma HLS pipeline II = 1
    fifo_y_from_off_chip_to_S1.write(vy[i]);
  }
}

void load_vx_for_task1(hls::stream<float16> &fifo_x_from_off_chip_to_S1,
                       float16 vx[25]) {
#pragma HLS inline off
  for (int i = 0; i < 25; i++) {
#pragma HLS pipeline II = 1
    fifo_x_from_off_chip_to_S1.write(vx[i]);
  }
}

void load_vw_for_task3(hls::stream<float8> &fifo_w_from_off_chip_to_S3,
                       float8 vw[50]) {
#pragma HLS inline off
  for (int i = 0; i < 50; i++) {
#pragma HLS pipeline II = 1
    fifo_w_from_off_chip_to_S3.write(vw[i]);
  }
}

void load_ve2_for_task0(hls::stream<float16> &fifo_e2_from_off_chip_to_S0,
                        float16 ve2[25]) {
#pragma HLS inline off
  for (int i = 0; i < 25; i++) {
#pragma HLS pipeline II = 1
    fifo_e2_from_off_chip_to_S0.write(ve2[i]);
  }
}

void load_vA_for_task0(hls::stream<float16> &fifo_A_from_off_chip_to_S0,
                       float16 vA[10000]) {
#pragma HLS inline off
  for (int i = 0; i < 10000; i++) {
#pragma HLS pipeline II = 1
    fifo_A_from_off_chip_to_S0.write(vA[i]);
  }
}

void load_ve1_for_task0(hls::stream<float16> &fifo_e1_from_off_chip_to_S0,
                        float16 ve1[25]) {
#pragma HLS inline off
  for (int i = 0; i < 25; i++) {
#pragma HLS pipeline II = 1
    fifo_e1_from_off_chip_to_S0.write(ve1[i]);
  }
}

void load_vu2_for_task0(hls::stream<float16> &fifo_u2_from_off_chip_to_S0,
                        float16 vu2[25]) {
#pragma HLS inline off
  for (int i = 0; i < 25; i++) {
#pragma HLS pipeline II = 1
    fifo_u2_from_off_chip_to_S0.write(vu2[i]);
  }
}

void load_vu1_for_task0(hls::stream<float16> &fifo_u1_from_off_chip_to_S0,
                        float16 vu1[25]) {
#pragma HLS inline off
  for (int i = 0; i < 25; i++) {
#pragma HLS pipeline II = 1
    fifo_u1_from_off_chip_to_S0.write(vu1[i]);
  }
}

void load_vz_for_task2(hls::stream<float16> &fifo_z_from_off_chip_to_S2,
                       float16 vz[25]) {
#pragma HLS inline off
  for (int i = 0; i < 25; i++) {
#pragma HLS pipeline II = 1
    fifo_z_from_off_chip_to_S2.write(vz[i]);
  }
}

void store_vx_for_task1(hls::stream<float16> &fifo_x_to_off_chip,
                        float16 vx[25]) {
#pragma HLS inline off
  for (int i = 0; i < 25; i++) {
#pragma HLS pipeline II = 1
    vx[i] = fifo_x_to_off_chip.read();
  }
}

void store_vA_for_task0(hls::stream<float16> &fifo_A_to_off_chip,
                        float16 vA[10000]) {
#pragma HLS inline off
  for (int i = 0; i < 10000; i++) {
#pragma HLS pipeline II = 1
    vA[i] = fifo_A_to_off_chip.read();
  }
}

void store_vw_for_task3(hls::stream<float8> &fifo_w_to_off_chip,
                        float8 vw[50]) {
#pragma HLS inline off
  for (int i = 0; i < 50; i++) {
#pragma HLS pipeline II = 1
    vw[i] = fifo_w_to_off_chip.read();
  }
}

void FT0_level0(float alpha, float beta,
                hls::stream<float16> &fifo_A_from_task0_to_task1,
                hls::stream<float16> &fifo_A_from_task0_to_task3,
                hls::stream<float16> &fifo_e2_from_off_chip_to_S0,
                hls::stream<float16> &fifo_A_from_off_chip_to_S0,
                hls::stream<float16> &fifo_e1_from_off_chip_to_S0,
                hls::stream<float16> &fifo_u2_from_off_chip_to_S0,
                hls::stream<float16> &fifo_u1_from_off_chip_to_S0,
                hls::stream<float16> &fifo_A_to_off_chip) {
#pragma HLS inline off
  float e1_0[16];
  // FT0
#pragma HLS array_partition variable = e1_0 cyclic factor = 16 dim = 1
  float e1_1[16];
  // FT0
#pragma HLS array_partition variable = e1_1 cyclic factor = 16 dim = 1
  float u1[400];
#pragma HLS array_partition variable = u1 cyclic factor = 40 dim = 1
  float u2[400];
#pragma HLS array_partition variable = u2 cyclic factor = 40 dim = 1
  float e2[400];
#pragma HLS array_partition variable = e2 cyclic factor = 16 dim = 1
  read_u1_FT0(u1, fifo_u1_from_off_chip_to_S0);
  read_u2_FT0(u2, fifo_u2_from_off_chip_to_S0);
  read_e2_FT0(e2, fifo_e2_from_off_chip_to_S0);
  read_e1_FT0(e1_0, fifo_e1_from_off_chip_to_S0, 0);
  for (int j0 = 0; j0 < 25; j0++) {
    if (j0 % 2 == 0) {
      read_e1_FT0(e1_1, fifo_e1_from_off_chip_to_S0, j0 + 1);
      FT0_level1(alpha, beta, fifo_A_from_task0_to_task1,
                 fifo_A_from_task0_to_task3, fifo_e2_from_off_chip_to_S0,
                 fifo_A_from_off_chip_to_S0, fifo_e1_from_off_chip_to_S0,
                 fifo_u2_from_off_chip_to_S0, fifo_u1_from_off_chip_to_S0,
                 fifo_A_to_off_chip, e1_0, u1, u2, e2, j0);
    } else if (j0 % 2 == 1) {
      read_e1_FT0(e1_0, fifo_e1_from_off_chip_to_S0, j0 + 1);
      FT0_level1(alpha, beta, fifo_A_from_task0_to_task1,
                 fifo_A_from_task0_to_task3, fifo_e2_from_off_chip_to_S0,
                 fifo_A_from_off_chip_to_S0, fifo_e1_from_off_chip_to_S0,
                 fifo_u2_from_off_chip_to_S0, fifo_u1_from_off_chip_to_S0,
                 fifo_A_to_off_chip, e1_1, u1, u2, e2, j0);
    }
  }
}
void compute_FT0_level1(float alpha, float beta,
                        hls::stream<float16> &fifo_A_from_task0_to_task1,
                        hls::stream<float16> &fifo_A_from_task0_to_task3,
                        hls::stream<float16> &fifo_e2_from_off_chip_to_S0,
                        hls::stream<float16> &fifo_A_from_off_chip_to_S0,
                        hls::stream<float16> &fifo_e1_from_off_chip_to_S0,
                        hls::stream<float16> &fifo_u2_from_off_chip_to_S0,
                        hls::stream<float16> &fifo_u1_from_off_chip_to_S0,
                        hls::stream<float16> &fifo_A_to_off_chip, float e1[16],
                        float u1[400], float u2[400], float e2[400], int j0,
                        int i0, float A_0[40][16], float A_1[40][16],
                        float A_2[40][16]) {
#pragma HLS inline off
#pragma HLS dataflow
  read_A_FT0(A_0, fifo_A_from_off_chip_to_S0, i0 + 1, j0);
  task0_intra(alpha, beta, e1, u1, u2, e2, j0, A_1, i0);
  write_A_FT0(A_2, fifo_A_from_task0_to_task1, i0 - 1, j0);
  write_A_FT0(A_2, fifo_A_from_task0_to_task3, i0 - 1, j0);
  write_A_FT0(A_2, fifo_A_to_off_chip, i0 - 1, j0);
}

void FT0_level1(float alpha, float beta,
                hls::stream<float16> &fifo_A_from_task0_to_task1,
                hls::stream<float16> &fifo_A_from_task0_to_task3,
                hls::stream<float16> &fifo_e2_from_off_chip_to_S0,
                hls::stream<float16> &fifo_A_from_off_chip_to_S0,
                hls::stream<float16> &fifo_e1_from_off_chip_to_S0,
                hls::stream<float16> &fifo_u2_from_off_chip_to_S0,
                hls::stream<float16> &fifo_u1_from_off_chip_to_S0,
                hls::stream<float16> &fifo_A_to_off_chip, float e1[16],
                float u1[400], float u2[400], float e2[400], int j0) {
#pragma HLS inline off
  float A_0[40][16];
  // FT0
#pragma HLS array_partition variable = A_0 cyclic factor = 40 dim = 1
#pragma HLS array_partition variable = A_0 cyclic factor = 16 dim = 2
  float A_1[40][16];
  // FT0
#pragma HLS array_partition variable = A_1 cyclic factor = 40 dim = 1
#pragma HLS array_partition variable = A_1 cyclic factor = 16 dim = 2
  float A_2[40][16];
  // FT0
#pragma HLS array_partition variable = A_2 cyclic factor = 40 dim = 1
#pragma HLS array_partition variable = A_2 cyclic factor = 16 dim = 2
  read_A_FT0(A_0, fifo_A_from_off_chip_to_S0, 0, j0);
  for (int i0 = 0; i0 < 10; i0++) {

    if (i0 % 3 == 0) {
      //     read_A_FT0(A_1, fifo_A_from_off_chip_to_S0, i0+1, j0);
      //     task0_intra(alpha, beta, e1, u1, u2, e2, j0, A_0, i0);
      //     write_A_FT0(A_2, fifo_A_from_task0_to_task1, i0-1, j0);
      //     write_A_FT0(A_2, fifo_A_from_task0_to_task3, i0-1, j0);
      //     write_A_FT0(A_2, fifo_A_to_off_chip, i0-1, j0);
      compute_FT0_level1(
          alpha, beta, fifo_A_from_task0_to_task1, fifo_A_from_task0_to_task3,
          fifo_e2_from_off_chip_to_S0, fifo_A_from_off_chip_to_S0,
          fifo_e1_from_off_chip_to_S0, fifo_u2_from_off_chip_to_S0,
          fifo_u1_from_off_chip_to_S0, fifo_A_to_off_chip, e1, u1, u2, e2, j0,
          i0, A_1, A_0, A_2);
    } else if (i0 % 3 == 1) {
      //     read_A_FT0(A_2, fifo_A_from_off_chip_to_S0, i0+1, j0);
      //     task0_intra(alpha, beta, e1, u1, u2, e2, j0, A_1, i0);
      //     write_A_FT0(A_0, fifo_A_from_task0_to_task1, i0-1, j0);
      //     write_A_FT0(A_0, fifo_A_from_task0_to_task3, i0-1, j0);
      //     write_A_FT0(A_0, fifo_A_to_off_chip, i0-1, j0);
      compute_FT0_level1(
          alpha, beta, fifo_A_from_task0_to_task1, fifo_A_from_task0_to_task3,
          fifo_e2_from_off_chip_to_S0, fifo_A_from_off_chip_to_S0,
          fifo_e1_from_off_chip_to_S0, fifo_u2_from_off_chip_to_S0,
          fifo_u1_from_off_chip_to_S0, fifo_A_to_off_chip, e1, u1, u2, e2, j0,
          i0, A_2, A_1, A_0);
    } else if (i0 % 3 == 2) {
      //     read_A_FT0(A_0, fifo_A_from_off_chip_to_S0, i0+1, j0);
      //     task0_intra(alpha, beta, e1, u1, u2, e2, j0, A_2, i0);
      //     write_A_FT0(A_1, fifo_A_from_task0_to_task1, i0-1, j0);
      //     write_A_FT0(A_1, fifo_A_from_task0_to_task3, i0-1, j0);
      //     write_A_FT0(A_1, fifo_A_to_off_chip, i0-1, j0);
      compute_FT0_level1(
          alpha, beta, fifo_A_from_task0_to_task1, fifo_A_from_task0_to_task3,
          fifo_e2_from_off_chip_to_S0, fifo_A_from_off_chip_to_S0,
          fifo_e1_from_off_chip_to_S0, fifo_u2_from_off_chip_to_S0,
          fifo_u1_from_off_chip_to_S0, fifo_A_to_off_chip, e1, u1, u2, e2, j0,
          i0, A_0, A_2, A_1);
    }
  }
  write_A_FT0(A_0, fifo_A_from_task0_to_task1, 9, j0);
  write_A_FT0(A_0, fifo_A_from_task0_to_task3, 9, j0);
  write_A_FT0(A_0, fifo_A_to_off_chip, 9, j0);
}
void compute_FT1_level0(float alpha, float beta,
                        hls::stream<float16> &fifo_A_from_task0_to_task1,
                        hls::stream<float16> &fifo_y_from_off_chip_to_S1,
                        hls::stream<float16> &fifo_x_from_off_chip_to_S1,
                        hls::stream<float16> &fifo_x_from_task2_to_task3,
                        hls::stream<float16> &fifo_z_from_off_chip_to_S2,
                        hls::stream<float16> &fifo_x_to_off_chip, int i0,
                        float x_0[16], float x_1[16], float x_2[16],
                        float A_0[400][16], float A_1[400][16],
                        float A_2[400][16], float y[400], float z[400]) {
#pragma HLS inline off
#pragma HLS dataflow
  read_x_FT1(x_0, fifo_x_from_off_chip_to_S1, i0 + 1);
  read_A_FT1(A_0, fifo_A_from_task0_to_task1, i0 + 1);
  task1_intra(alpha, beta, x_1, A_1, y, z, i0);
  task2_intra(alpha, beta, x_1, A_1, y, z, i0);
  write_x_FT1(x_2, fifo_x_from_task2_to_task3, i0 - 1);
  write_x_FT1(x_2, fifo_x_to_off_chip, i0 - 1);
}

void FT1_level0(float alpha, float beta,
                hls::stream<float16> &fifo_A_from_task0_to_task1,
                hls::stream<float16> &fifo_y_from_off_chip_to_S1,
                hls::stream<float16> &fifo_x_from_off_chip_to_S1,
                hls::stream<float16> &fifo_x_from_task2_to_task3,
                hls::stream<float16> &fifo_z_from_off_chip_to_S2,
                hls::stream<float16> &fifo_x_to_off_chip) {
#pragma HLS inline off
  float x_0[16];
  // FT1
#pragma HLS array_partition variable = x_0 cyclic factor = 16 dim = 1
  float x_1[16];
  // FT1
#pragma HLS array_partition variable = x_1 cyclic factor = 16 dim = 1
  float x_2[16];
  // FT1
#pragma HLS array_partition variable = x_2 cyclic factor = 16 dim = 1
  float A_0[400][16];
  // FT1
#pragma HLS array_partition variable = A_0 cyclic factor = 1 dim = 1
#pragma HLS array_partition variable = A_0 cyclic factor = 16 dim = 2
  float A_1[400][16];
  // FT1
#pragma HLS array_partition variable = A_1 cyclic factor = 1 dim = 1
#pragma HLS array_partition variable = A_1 cyclic factor = 16 dim = 2
  float A_2[400][16];
  // FT1
#pragma HLS array_partition variable = A_2 cyclic factor = 1 dim = 1
#pragma HLS array_partition variable = A_2 cyclic factor = 16 dim = 2
  float y[400];
#pragma HLS array_partition variable = y cyclic factor = 1 dim = 1
  float z[400];
#pragma HLS array_partition variable = z cyclic factor = 16 dim = 1
  read_y_FT1(y, fifo_y_from_off_chip_to_S1);
  read_z_FT1(z, fifo_z_from_off_chip_to_S2);
  read_x_FT1(x_0, fifo_x_from_off_chip_to_S1, 0);
  read_A_FT1(A_0, fifo_A_from_task0_to_task1, 0);
  for (int i0 = 0; i0 < 25; i0++) {
    if (i0 % 3 == 0) {
      //     read_x_FT1(x_1, fifo_x_from_off_chip_to_S1, i0+1);
      //     read_A_FT1(A_1, fifo_A_from_task0_to_task1, i0+1);
      //     task1_intra(alpha, beta, x_0, A_0, y, z, i0);
      //     task2_intra(alpha, beta, x_0, A_0, y, z, i0);
      //     write_x_FT1(x_2, fifo_x_from_task2_to_task3, i0-1);
      //     write_x_FT1(x_2, fifo_x_to_off_chip, i0-1);
      compute_FT1_level0(alpha, beta, fifo_A_from_task0_to_task1,
                         fifo_y_from_off_chip_to_S1, fifo_x_from_off_chip_to_S1,
                         fifo_x_from_task2_to_task3, fifo_z_from_off_chip_to_S2,
                         fifo_x_to_off_chip, i0, x_1, x_0, x_2, A_1, A_0, A_2,
                         y, z);
    } else if (i0 % 3 == 1) {
      //     read_x_FT1(x_2, fifo_x_from_off_chip_to_S1, i0+1);
      //     read_A_FT1(A_2, fifo_A_from_task0_to_task1, i0+1);
      //     task1_intra(alpha, beta, x_1, A_1, y, z, i0);
      //     task2_intra(alpha, beta, x_1, A_1, y, z, i0);
      //     write_x_FT1(x_0, fifo_x_from_task2_to_task3, i0-1);
      //     write_x_FT1(x_0, fifo_x_to_off_chip, i0-1);
      compute_FT1_level0(alpha, beta, fifo_A_from_task0_to_task1,
                         fifo_y_from_off_chip_to_S1, fifo_x_from_off_chip_to_S1,
                         fifo_x_from_task2_to_task3, fifo_z_from_off_chip_to_S2,
                         fifo_x_to_off_chip, i0, x_2, x_1, x_0, A_2, A_1, A_0,
                         y, z);
    } else if (i0 % 3 == 2) {
      //     read_x_FT1(x_0, fifo_x_from_off_chip_to_S1, i0+1);
      //     read_A_FT1(A_0, fifo_A_from_task0_to_task1, i0+1);
      //     task1_intra(alpha, beta, x_2, A_2, y, z, i0);
      //     task2_intra(alpha, beta, x_2, A_2, y, z, i0);
      //     write_x_FT1(x_1, fifo_x_from_task2_to_task3, i0-1);
      //     write_x_FT1(x_1, fifo_x_to_off_chip, i0-1);
      compute_FT1_level0(alpha, beta, fifo_A_from_task0_to_task1,
                         fifo_y_from_off_chip_to_S1, fifo_x_from_off_chip_to_S1,
                         fifo_x_from_task2_to_task3, fifo_z_from_off_chip_to_S2,
                         fifo_x_to_off_chip, i0, x_0, x_2, x_1, A_0, A_2, A_1,
                         y, z);
    }
  }
  write_x_FT1(x_0, fifo_x_from_task2_to_task3, 24);
  write_x_FT1(x_0, fifo_x_to_off_chip, 24);
}
void compute_FT2_level0(float alpha, float beta,
                        hls::stream<float16> &fifo_A_from_task0_to_task3,
                        hls::stream<float16> &fifo_x_from_task2_to_task3,
                        hls::stream<float8> &fifo_w_from_off_chip_to_S3,
                        hls::stream<float8> &fifo_w_to_off_chip, int i0,
                        float w_0[40], float w_1[40], float w_2[40],
                        float A[400][400], float x[400]) {
#pragma HLS inline off
#pragma HLS dataflow
  read_w_FT2(w_0, fifo_w_from_off_chip_to_S3, i0 + 1);
  task3_intra(alpha, beta, w_1, A, x, i0);
  write_w_FT2(w_2, fifo_w_to_off_chip, i0 - 1);
}

void FT2_level0(float alpha, float beta,
                hls::stream<float16> &fifo_A_from_task0_to_task3,
                hls::stream<float16> &fifo_x_from_task2_to_task3,
                hls::stream<float8> &fifo_w_from_off_chip_to_S3,
                hls::stream<float8> &fifo_w_to_off_chip) {
#pragma HLS inline off
  float w_0[40];
  // FT2
#pragma HLS array_partition variable = w_0 cyclic factor = 40 dim = 1
  float w_1[40];
  // FT2
#pragma HLS array_partition variable = w_1 cyclic factor = 40 dim = 1
  float w_2[40];
  // FT2
#pragma HLS array_partition variable = w_2 cyclic factor = 40 dim = 1
  float A[400][400];
#pragma HLS array_partition variable = A cyclic factor = 40 dim = 1
#pragma HLS array_partition variable = A cyclic factor = 20 dim = 2
  float x[400];
#pragma HLS array_partition variable = x cyclic factor = 20 dim = 1
  read_A_FT2(A, fifo_A_from_task0_to_task3);
  read_x_FT2(x, fifo_x_from_task2_to_task3);
  read_w_FT2(w_0, fifo_w_from_off_chip_to_S3, 0);
  for (int i0 = 0; i0 < 10; i0++) {
    if (i0 % 3 == 0) {
      //     read_w_FT2(w_1, fifo_w_from_off_chip_to_S3, i0+1);
      //     task3_intra(alpha, beta, w_0, A, x, i0);
      //     write_w_FT2(w_2, fifo_w_to_off_chip, i0-1);
      compute_FT2_level0(alpha, beta, fifo_A_from_task0_to_task3,
                         fifo_x_from_task2_to_task3, fifo_w_from_off_chip_to_S3,
                         fifo_w_to_off_chip, i0, w_1, w_0, w_2, A, x);
    } else if (i0 % 3 == 1) {
      //     read_w_FT2(w_2, fifo_w_from_off_chip_to_S3, i0+1);
      //     task3_intra(alpha, beta, w_1, A, x, i0);
      //     write_w_FT2(w_0, fifo_w_to_off_chip, i0-1);
      compute_FT2_level0(alpha, beta, fifo_A_from_task0_to_task3,
                         fifo_x_from_task2_to_task3, fifo_w_from_off_chip_to_S3,
                         fifo_w_to_off_chip, i0, w_2, w_1, w_0, A, x);
    } else if (i0 % 3 == 2) {
      //     read_w_FT2(w_0, fifo_w_from_off_chip_to_S3, i0+1);
      //     task3_intra(alpha, beta, w_2, A, x, i0);
      //     write_w_FT2(w_1, fifo_w_to_off_chip, i0-1);
      compute_FT2_level0(alpha, beta, fifo_A_from_task0_to_task3,
                         fifo_x_from_task2_to_task3, fifo_w_from_off_chip_to_S3,
                         fifo_w_to_off_chip, i0, w_0, w_2, w_1, A, x);
    }
  }
  write_w_FT2(w_0, fifo_w_to_off_chip, 9);
}
void task0_intra(float alpha, float beta, float e1[16], float u1[400],
                 float u2[400], float e2[400], int j0, float A[40][16],
                 int i0) {
#pragma HLS inline off
  int j;
  int i;
  for (int j1 = 0; j1 < 16; j1++) {
#pragma HLS unroll
    for (int i1 = 0; i1 < 40; i1++) {
#pragma HLS unroll
      j = j0 * 16 + j1;
      i = i0 * 40 + i1;
      A[i1][j1] = A[i1][j1] + u1[i] * e1[j1] + u2[i] * e2[j];
    }
  }
}

void task1_intra(float alpha, float beta, float x[16], float A[400][16],
                 float y[400], float z[400], int i0) {
#pragma HLS inline off
  int i;
  int j;
  for (int j0 = 0; j0 < 400; j0++) {
#pragma HLS pipeline II = 2
    for (int i1 = 0; i1 < 16; i1++) {
#pragma HLS unroll
      for (int j1 = 0; j1 < 1; j1++) {
#pragma HLS unroll
        i = i0 * 16 + i1;
        j = j0 * 1 + j1;
        x[i1] = x[i1] + beta * A[j][i1] * y[j];
      }
    }
  }
}

void task2_intra(float alpha, float beta, float x[16], float A[400][16],
                 float y[400], float z[400], int i0) {
#pragma HLS inline off
  int i;
  for (int i1 = 0; i1 < 16; i1++) {
#pragma HLS unroll
    i = i0 * 16 + i1;
    x[i1] = x[i1] + z[i];
  }
}

void task3_intra(float alpha, float beta, float w[40], float A[400][400],
                 float x[400], int i0) {
#pragma HLS inline off
  int i;
  int j;
  for (int j0 = 0; j0 < 20; j0++) {
#pragma HLS pipeline II = 2
    for (int i1 = 0; i1 < 40; i1++) {
#pragma HLS unroll
      for (int j1 = 0; j1 < 20; j1++) {
#pragma HLS unroll
        i = i0 * 40 + i1;
        j = j0 * 20 + j1;
        w[i1] = w[i1] + alpha * A[i][j] * x[j];
      }
    }
  }
}

void read_u1_FT0(float u1[400],
                 hls::stream<float16> &fifo_u1_from_off_chip_to_S0) {
#pragma HLS inline off
  for (int d0 = 0; d0 < 400; d0 += 16) {
#pragma HLS pipeline II = 1
    float16 tmp_fifo = fifo_u1_from_off_chip_to_S0.read();
    u1[d0 + 0 + 0] = tmp_fifo[0];
    u1[d0 + 0 + 1] = tmp_fifo[1];
    u1[d0 + 0 + 2] = tmp_fifo[2];
    u1[d0 + 0 + 3] = tmp_fifo[3];
    u1[d0 + 0 + 4] = tmp_fifo[4];
    u1[d0 + 0 + 5] = tmp_fifo[5];
    u1[d0 + 0 + 6] = tmp_fifo[6];
    u1[d0 + 0 + 7] = tmp_fifo[7];
    u1[d0 + 0 + 8] = tmp_fifo[8];
    u1[d0 + 0 + 9] = tmp_fifo[9];
    u1[d0 + 0 + 10] = tmp_fifo[10];
    u1[d0 + 0 + 11] = tmp_fifo[11];
    u1[d0 + 0 + 12] = tmp_fifo[12];
    u1[d0 + 0 + 13] = tmp_fifo[13];
    u1[d0 + 0 + 14] = tmp_fifo[14];
    u1[d0 + 0 + 15] = tmp_fifo[15];
  }
}

void read_u2_FT0(float u2[400],
                 hls::stream<float16> &fifo_u2_from_off_chip_to_S0) {
#pragma HLS inline off
  for (int d0 = 0; d0 < 400; d0 += 16) {
#pragma HLS pipeline II = 1
    float16 tmp_fifo = fifo_u2_from_off_chip_to_S0.read();
    u2[d0 + 0 + 0] = tmp_fifo[0];
    u2[d0 + 0 + 1] = tmp_fifo[1];
    u2[d0 + 0 + 2] = tmp_fifo[2];
    u2[d0 + 0 + 3] = tmp_fifo[3];
    u2[d0 + 0 + 4] = tmp_fifo[4];
    u2[d0 + 0 + 5] = tmp_fifo[5];
    u2[d0 + 0 + 6] = tmp_fifo[6];
    u2[d0 + 0 + 7] = tmp_fifo[7];
    u2[d0 + 0 + 8] = tmp_fifo[8];
    u2[d0 + 0 + 9] = tmp_fifo[9];
    u2[d0 + 0 + 10] = tmp_fifo[10];
    u2[d0 + 0 + 11] = tmp_fifo[11];
    u2[d0 + 0 + 12] = tmp_fifo[12];
    u2[d0 + 0 + 13] = tmp_fifo[13];
    u2[d0 + 0 + 14] = tmp_fifo[14];
    u2[d0 + 0 + 15] = tmp_fifo[15];
  }
}

void read_e2_FT0(float e2[400],
                 hls::stream<float16> &fifo_e2_from_off_chip_to_S0) {
#pragma HLS inline off
  for (int d0 = 0; d0 < 400; d0 += 16) {
#pragma HLS pipeline II = 1
    float16 tmp_fifo = fifo_e2_from_off_chip_to_S0.read();
    e2[d0 + 0 + 0] = tmp_fifo[0];
    e2[d0 + 0 + 1] = tmp_fifo[1];
    e2[d0 + 0 + 2] = tmp_fifo[2];
    e2[d0 + 0 + 3] = tmp_fifo[3];
    e2[d0 + 0 + 4] = tmp_fifo[4];
    e2[d0 + 0 + 5] = tmp_fifo[5];
    e2[d0 + 0 + 6] = tmp_fifo[6];
    e2[d0 + 0 + 7] = tmp_fifo[7];
    e2[d0 + 0 + 8] = tmp_fifo[8];
    e2[d0 + 0 + 9] = tmp_fifo[9];
    e2[d0 + 0 + 10] = tmp_fifo[10];
    e2[d0 + 0 + 11] = tmp_fifo[11];
    e2[d0 + 0 + 12] = tmp_fifo[12];
    e2[d0 + 0 + 13] = tmp_fifo[13];
    e2[d0 + 0 + 14] = tmp_fifo[14];
    e2[d0 + 0 + 15] = tmp_fifo[15];
  }
}

void read_e1_FT0(float e1[16],
                 hls::stream<float16> &fifo_e1_from_off_chip_to_S0, int j0) {
#pragma HLS inline off
  if (j0 >= 25) {
    return;
  }
  for (int d0 = 0; d0 < 16; d0 += 16) {
#pragma HLS pipeline II = 1
    float16 tmp_fifo = fifo_e1_from_off_chip_to_S0.read();
    e1[d0 + 0 + 0] = tmp_fifo[0];
    e1[d0 + 0 + 1] = tmp_fifo[1];
    e1[d0 + 0 + 2] = tmp_fifo[2];
    e1[d0 + 0 + 3] = tmp_fifo[3];
    e1[d0 + 0 + 4] = tmp_fifo[4];
    e1[d0 + 0 + 5] = tmp_fifo[5];
    e1[d0 + 0 + 6] = tmp_fifo[6];
    e1[d0 + 0 + 7] = tmp_fifo[7];
    e1[d0 + 0 + 8] = tmp_fifo[8];
    e1[d0 + 0 + 9] = tmp_fifo[9];
    e1[d0 + 0 + 10] = tmp_fifo[10];
    e1[d0 + 0 + 11] = tmp_fifo[11];
    e1[d0 + 0 + 12] = tmp_fifo[12];
    e1[d0 + 0 + 13] = tmp_fifo[13];
    e1[d0 + 0 + 14] = tmp_fifo[14];
    e1[d0 + 0 + 15] = tmp_fifo[15];
  }
}

void read_A_FT0(float A[40][16],
                hls::stream<float16> &fifo_A_from_off_chip_to_S0, int i0,
                int j0) {
#pragma HLS inline off
  if (j0 >= 25 || i0 >= 10) {
    return;
  }
  for (int d0 = 0; d0 < 40; d0++) {
    for (int d1 = 0; d1 < 16; d1 += 16) {
#pragma HLS pipeline II = 1
      float16 tmp_fifo = fifo_A_from_off_chip_to_S0.read();
      A[d0 + 0][d1 + 0 + 0] = tmp_fifo[0];
      A[d0 + 0][d1 + 0 + 1] = tmp_fifo[1];
      A[d0 + 0][d1 + 0 + 2] = tmp_fifo[2];
      A[d0 + 0][d1 + 0 + 3] = tmp_fifo[3];
      A[d0 + 0][d1 + 0 + 4] = tmp_fifo[4];
      A[d0 + 0][d1 + 0 + 5] = tmp_fifo[5];
      A[d0 + 0][d1 + 0 + 6] = tmp_fifo[6];
      A[d0 + 0][d1 + 0 + 7] = tmp_fifo[7];
      A[d0 + 0][d1 + 0 + 8] = tmp_fifo[8];
      A[d0 + 0][d1 + 0 + 9] = tmp_fifo[9];
      A[d0 + 0][d1 + 0 + 10] = tmp_fifo[10];
      A[d0 + 0][d1 + 0 + 11] = tmp_fifo[11];
      A[d0 + 0][d1 + 0 + 12] = tmp_fifo[12];
      A[d0 + 0][d1 + 0 + 13] = tmp_fifo[13];
      A[d0 + 0][d1 + 0 + 14] = tmp_fifo[14];
      A[d0 + 0][d1 + 0 + 15] = tmp_fifo[15];
    }
  }
}

void read_y_FT1(float y[400],
                hls::stream<float16> &fifo_y_from_off_chip_to_S1) {
#pragma HLS inline off
  for (int d0 = 0; d0 < 400; d0 += 16) {
#pragma HLS pipeline II = 1
    float16 tmp_fifo = fifo_y_from_off_chip_to_S1.read();
    y[d0 + 0 + 0] = tmp_fifo[0];
    y[d0 + 0 + 1] = tmp_fifo[1];
    y[d0 + 0 + 2] = tmp_fifo[2];
    y[d0 + 0 + 3] = tmp_fifo[3];
    y[d0 + 0 + 4] = tmp_fifo[4];
    y[d0 + 0 + 5] = tmp_fifo[5];
    y[d0 + 0 + 6] = tmp_fifo[6];
    y[d0 + 0 + 7] = tmp_fifo[7];
    y[d0 + 0 + 8] = tmp_fifo[8];
    y[d0 + 0 + 9] = tmp_fifo[9];
    y[d0 + 0 + 10] = tmp_fifo[10];
    y[d0 + 0 + 11] = tmp_fifo[11];
    y[d0 + 0 + 12] = tmp_fifo[12];
    y[d0 + 0 + 13] = tmp_fifo[13];
    y[d0 + 0 + 14] = tmp_fifo[14];
    y[d0 + 0 + 15] = tmp_fifo[15];
  }
}

void read_z_FT1(float z[400],
                hls::stream<float16> &fifo_z_from_off_chip_to_S2) {
#pragma HLS inline off
  for (int d0 = 0; d0 < 400; d0 += 16) {
#pragma HLS pipeline II = 1
    float16 tmp_fifo = fifo_z_from_off_chip_to_S2.read();
    z[d0 + 0 + 0] = tmp_fifo[0];
    z[d0 + 0 + 1] = tmp_fifo[1];
    z[d0 + 0 + 2] = tmp_fifo[2];
    z[d0 + 0 + 3] = tmp_fifo[3];
    z[d0 + 0 + 4] = tmp_fifo[4];
    z[d0 + 0 + 5] = tmp_fifo[5];
    z[d0 + 0 + 6] = tmp_fifo[6];
    z[d0 + 0 + 7] = tmp_fifo[7];
    z[d0 + 0 + 8] = tmp_fifo[8];
    z[d0 + 0 + 9] = tmp_fifo[9];
    z[d0 + 0 + 10] = tmp_fifo[10];
    z[d0 + 0 + 11] = tmp_fifo[11];
    z[d0 + 0 + 12] = tmp_fifo[12];
    z[d0 + 0 + 13] = tmp_fifo[13];
    z[d0 + 0 + 14] = tmp_fifo[14];
    z[d0 + 0 + 15] = tmp_fifo[15];
  }
}

void read_x_FT1(float x[16], hls::stream<float16> &fifo_x_from_off_chip_to_S1,
                int i0) {
#pragma HLS inline off
  if (i0 >= 25) {
    return;
  }
  for (int d0 = 0; d0 < 16; d0 += 16) {
#pragma HLS pipeline II = 1
    float16 tmp_fifo = fifo_x_from_off_chip_to_S1.read();
    x[d0 + 0 + 0] = tmp_fifo[0];
    x[d0 + 0 + 1] = tmp_fifo[1];
    x[d0 + 0 + 2] = tmp_fifo[2];
    x[d0 + 0 + 3] = tmp_fifo[3];
    x[d0 + 0 + 4] = tmp_fifo[4];
    x[d0 + 0 + 5] = tmp_fifo[5];
    x[d0 + 0 + 6] = tmp_fifo[6];
    x[d0 + 0 + 7] = tmp_fifo[7];
    x[d0 + 0 + 8] = tmp_fifo[8];
    x[d0 + 0 + 9] = tmp_fifo[9];
    x[d0 + 0 + 10] = tmp_fifo[10];
    x[d0 + 0 + 11] = tmp_fifo[11];
    x[d0 + 0 + 12] = tmp_fifo[12];
    x[d0 + 0 + 13] = tmp_fifo[13];
    x[d0 + 0 + 14] = tmp_fifo[14];
    x[d0 + 0 + 15] = tmp_fifo[15];
  }
}

void read_A_FT1(float A[400][16],
                hls::stream<float16> &fifo_A_from_task0_to_task1, int i0) {
#pragma HLS inline off
  if (i0 >= 25) {
    return;
  }
  for (int d0_0 = 0; d0_0 < 10; d0_0++) {

    for (int d0_1 = 0; d0_1 < 40; d0_1++) {

      for (int d1_1 = 0; d1_1 < 16; d1_1 += 16) {

        int d0 = d0_0 * 40 + d0_1;
        int d1 = d1_1;
        float16 tmp_fifo = fifo_A_from_task0_to_task1.read();
        if (d1 + 0 < 16)
          A[d0 + 0][d1 + 0 + 0] = tmp_fifo[0];
        if (d1 + 1 < 16)
          A[d0 + 0][d1 + 0 + 1] = tmp_fifo[1];
        if (d1 + 2 < 16)
          A[d0 + 0][d1 + 0 + 2] = tmp_fifo[2];
        if (d1 + 3 < 16)
          A[d0 + 0][d1 + 0 + 3] = tmp_fifo[3];
        if (d1 + 4 < 16)
          A[d0 + 0][d1 + 0 + 4] = tmp_fifo[4];
        if (d1 + 5 < 16)
          A[d0 + 0][d1 + 0 + 5] = tmp_fifo[5];
        if (d1 + 6 < 16)
          A[d0 + 0][d1 + 0 + 6] = tmp_fifo[6];
        if (d1 + 7 < 16)
          A[d0 + 0][d1 + 0 + 7] = tmp_fifo[7];
        if (d1 + 8 < 16)
          A[d0 + 0][d1 + 0 + 8] = tmp_fifo[8];
        if (d1 + 9 < 16)
          A[d0 + 0][d1 + 0 + 9] = tmp_fifo[9];
        if (d1 + 10 < 16)
          A[d0 + 0][d1 + 0 + 10] = tmp_fifo[10];
        if (d1 + 11 < 16)
          A[d0 + 0][d1 + 0 + 11] = tmp_fifo[11];
        if (d1 + 12 < 16)
          A[d0 + 0][d1 + 0 + 12] = tmp_fifo[12];
        if (d1 + 13 < 16)
          A[d0 + 0][d1 + 0 + 13] = tmp_fifo[13];
        if (d1 + 14 < 16)
          A[d0 + 0][d1 + 0 + 14] = tmp_fifo[14];
        if (d1 + 15 < 16)
          A[d0 + 0][d1 + 0 + 15] = tmp_fifo[15];
      }
    }
  }
}

void read_A_FT2(float A[400][400],
                hls::stream<float16> &fifo_A_from_task0_to_task3) {
#pragma HLS inline off
  for (int d1_0 = 0; d1_0 < 25; d1_0++) {

    for (int d0_0 = 0; d0_0 < 10; d0_0++) {

      for (int d0_1 = 0; d0_1 < 40; d0_1++) {

        for (int d1_1 = 0; d1_1 < 16; d1_1 += 16) {

          int d0 = d0_0 * 40 + d0_1;
          int d1 = d1_0 * 16 + d1_1;
          float16 tmp_fifo = fifo_A_from_task0_to_task3.read();
          if (d1 + 0 < 400)
            A[d0 + 0][d1 + 0 + 0] = tmp_fifo[0];
          if (d1 + 1 < 400)
            A[d0 + 0][d1 + 0 + 1] = tmp_fifo[1];
          if (d1 + 2 < 400)
            A[d0 + 0][d1 + 0 + 2] = tmp_fifo[2];
          if (d1 + 3 < 400)
            A[d0 + 0][d1 + 0 + 3] = tmp_fifo[3];
          if (d1 + 4 < 400)
            A[d0 + 0][d1 + 0 + 4] = tmp_fifo[4];
          if (d1 + 5 < 400)
            A[d0 + 0][d1 + 0 + 5] = tmp_fifo[5];
          if (d1 + 6 < 400)
            A[d0 + 0][d1 + 0 + 6] = tmp_fifo[6];
          if (d1 + 7 < 400)
            A[d0 + 0][d1 + 0 + 7] = tmp_fifo[7];
          if (d1 + 8 < 400)
            A[d0 + 0][d1 + 0 + 8] = tmp_fifo[8];
          if (d1 + 9 < 400)
            A[d0 + 0][d1 + 0 + 9] = tmp_fifo[9];
          if (d1 + 10 < 400)
            A[d0 + 0][d1 + 0 + 10] = tmp_fifo[10];
          if (d1 + 11 < 400)
            A[d0 + 0][d1 + 0 + 11] = tmp_fifo[11];
          if (d1 + 12 < 400)
            A[d0 + 0][d1 + 0 + 12] = tmp_fifo[12];
          if (d1 + 13 < 400)
            A[d0 + 0][d1 + 0 + 13] = tmp_fifo[13];
          if (d1 + 14 < 400)
            A[d0 + 0][d1 + 0 + 14] = tmp_fifo[14];
          if (d1 + 15 < 400)
            A[d0 + 0][d1 + 0 + 15] = tmp_fifo[15];
        }
      }
    }
  }
}

void read_x_FT2(float x[400],
                hls::stream<float16> &fifo_x_from_task2_to_task3) {
#pragma HLS inline off
  for (int d0_0 = 0; d0_0 < 25; d0_0++) {

    for (int d0_1 = 0; d0_1 < 16; d0_1 += 16) {

      int d0 = d0_0 * 16 + d0_1;
      float16 tmp_fifo = fifo_x_from_task2_to_task3.read();
      if (d0 + 0 < 400)
        x[d0 + 0 + 0] = tmp_fifo[0];
      if (d0 + 1 < 400)
        x[d0 + 0 + 1] = tmp_fifo[1];
      if (d0 + 2 < 400)
        x[d0 + 0 + 2] = tmp_fifo[2];
      if (d0 + 3 < 400)
        x[d0 + 0 + 3] = tmp_fifo[3];
      if (d0 + 4 < 400)
        x[d0 + 0 + 4] = tmp_fifo[4];
      if (d0 + 5 < 400)
        x[d0 + 0 + 5] = tmp_fifo[5];
      if (d0 + 6 < 400)
        x[d0 + 0 + 6] = tmp_fifo[6];
      if (d0 + 7 < 400)
        x[d0 + 0 + 7] = tmp_fifo[7];
      if (d0 + 8 < 400)
        x[d0 + 0 + 8] = tmp_fifo[8];
      if (d0 + 9 < 400)
        x[d0 + 0 + 9] = tmp_fifo[9];
      if (d0 + 10 < 400)
        x[d0 + 0 + 10] = tmp_fifo[10];
      if (d0 + 11 < 400)
        x[d0 + 0 + 11] = tmp_fifo[11];
      if (d0 + 12 < 400)
        x[d0 + 0 + 12] = tmp_fifo[12];
      if (d0 + 13 < 400)
        x[d0 + 0 + 13] = tmp_fifo[13];
      if (d0 + 14 < 400)
        x[d0 + 0 + 14] = tmp_fifo[14];
      if (d0 + 15 < 400)
        x[d0 + 0 + 15] = tmp_fifo[15];
    }
  }
}

void read_w_FT2(float w[40], hls::stream<float8> &fifo_w_from_off_chip_to_S3,
                int i0) {
#pragma HLS inline off
  if (i0 >= 10) {
    return;
  }
  for (int d0 = 0; d0 < 40; d0 += 8) {
#pragma HLS pipeline II = 1
    float8 tmp_fifo = fifo_w_from_off_chip_to_S3.read();
    w[d0 + 0 + 0] = tmp_fifo[0];
    w[d0 + 0 + 1] = tmp_fifo[1];
    w[d0 + 0 + 2] = tmp_fifo[2];
    w[d0 + 0 + 3] = tmp_fifo[3];
    w[d0 + 0 + 4] = tmp_fifo[4];
    w[d0 + 0 + 5] = tmp_fifo[5];
    w[d0 + 0 + 6] = tmp_fifo[6];
    w[d0 + 0 + 7] = tmp_fifo[7];
  }
}

void write_A_FT0(float A[40][16],
                 hls::stream<float16> &fifo_A_from_task0_to_task1, int i0,
                 int j0) {
#pragma HLS inline off
  if (i0 < 0 || j0 < 0) {
    return;
  }
  for (int d0 = 0; d0 < 40; d0++) {
    for (int d1 = 0; d1 < 16; d1 += 16) {
#pragma HLS pipeline II = 1
      float16 tmp_fifo;
      tmp_fifo[0] = A[d0 + 0][d1 + 0 + 0];
      tmp_fifo[1] = A[d0 + 0][d1 + 0 + 1];
      tmp_fifo[2] = A[d0 + 0][d1 + 0 + 2];
      tmp_fifo[3] = A[d0 + 0][d1 + 0 + 3];
      tmp_fifo[4] = A[d0 + 0][d1 + 0 + 4];
      tmp_fifo[5] = A[d0 + 0][d1 + 0 + 5];
      tmp_fifo[6] = A[d0 + 0][d1 + 0 + 6];
      tmp_fifo[7] = A[d0 + 0][d1 + 0 + 7];
      tmp_fifo[8] = A[d0 + 0][d1 + 0 + 8];
      tmp_fifo[9] = A[d0 + 0][d1 + 0 + 9];
      tmp_fifo[10] = A[d0 + 0][d1 + 0 + 10];
      tmp_fifo[11] = A[d0 + 0][d1 + 0 + 11];
      tmp_fifo[12] = A[d0 + 0][d1 + 0 + 12];
      tmp_fifo[13] = A[d0 + 0][d1 + 0 + 13];
      tmp_fifo[14] = A[d0 + 0][d1 + 0 + 14];
      tmp_fifo[15] = A[d0 + 0][d1 + 0 + 15];
      fifo_A_from_task0_to_task1.write(tmp_fifo);
    }
  }
}

void write_x_FT1(float x[16], hls::stream<float16> &fifo_x_from_task2_to_task3,
                 int i0) {
#pragma HLS inline off
  if (i0 < 0) {
    return;
  }
  for (int d0 = 0; d0 < 16; d0 += 16) {
#pragma HLS pipeline II = 1
    float16 tmp_fifo;
    tmp_fifo[0] = x[d0 + 0 + 0];
    tmp_fifo[1] = x[d0 + 0 + 1];
    tmp_fifo[2] = x[d0 + 0 + 2];
    tmp_fifo[3] = x[d0 + 0 + 3];
    tmp_fifo[4] = x[d0 + 0 + 4];
    tmp_fifo[5] = x[d0 + 0 + 5];
    tmp_fifo[6] = x[d0 + 0 + 6];
    tmp_fifo[7] = x[d0 + 0 + 7];
    tmp_fifo[8] = x[d0 + 0 + 8];
    tmp_fifo[9] = x[d0 + 0 + 9];
    tmp_fifo[10] = x[d0 + 0 + 10];
    tmp_fifo[11] = x[d0 + 0 + 11];
    tmp_fifo[12] = x[d0 + 0 + 12];
    tmp_fifo[13] = x[d0 + 0 + 13];
    tmp_fifo[14] = x[d0 + 0 + 14];
    tmp_fifo[15] = x[d0 + 0 + 15];
    fifo_x_from_task2_to_task3.write(tmp_fifo);
  }
}

void write_w_FT2(float w[40], hls::stream<float8> &fifo_w_to_off_chip, int i0) {
#pragma HLS inline off
  if (i0 < 0) {
    return;
  }
  for (int d0 = 0; d0 < 40; d0 += 8) {
#pragma HLS pipeline II = 1
    float8 tmp_fifo;
    tmp_fifo[0] = w[d0 + 0 + 0];
    tmp_fifo[1] = w[d0 + 0 + 1];
    tmp_fifo[2] = w[d0 + 0 + 2];
    tmp_fifo[3] = w[d0 + 0 + 3];
    tmp_fifo[4] = w[d0 + 0 + 4];
    tmp_fifo[5] = w[d0 + 0 + 5];
    tmp_fifo[6] = w[d0 + 0 + 6];
    tmp_fifo[7] = w[d0 + 0 + 7];
    fifo_w_to_off_chip.write(tmp_fifo);
  }
}

// extern "C"{
void kernel_nlp(float alpha, float beta, float16 vA_for_task0[10000],
                float16 vu1_for_task0[25], float16 ve1_for_task0[25],
                float16 vu2_for_task0[25], float16 ve2_for_task0[25],
                float16 vx_for_task1[25], float16 vy_for_task1[25],
                float16 vz_for_task2[25], float8 vw_for_task3[50]) {

#pragma HLS INTERFACE m_axi port = alpha offset = slave bundle = kernel_alpha
#pragma HLS INTERFACE m_axi port = beta offset = slave bundle = kernel_beta
#pragma HLS INTERFACE m_axi port = vA_for_task0 offset = slave bundle =        \
    kernel_vA_for_task0
#pragma HLS INTERFACE m_axi port = vu1_for_task0 offset = slave bundle =       \
    kernel_vu1_for_task0
#pragma HLS INTERFACE m_axi port = ve1_for_task0 offset = slave bundle =       \
    kernel_ve1_for_task0
#pragma HLS INTERFACE m_axi port = vu2_for_task0 offset = slave bundle =       \
    kernel_vu2_for_task0
#pragma HLS INTERFACE m_axi port = ve2_for_task0 offset = slave bundle =       \
    kernel_ve2_for_task0
#pragma HLS INTERFACE m_axi port = vx_for_task1 offset = slave bundle =        \
    kernel_vx_for_task1
#pragma HLS INTERFACE m_axi port = vy_for_task1 offset = slave bundle =        \
    kernel_vy_for_task1
#pragma HLS INTERFACE m_axi port = vz_for_task2 offset = slave bundle =        \
    kernel_vz_for_task2
#pragma HLS INTERFACE m_axi port = vw_for_task3 offset = slave bundle =        \
    kernel_vw_for_task3
#pragma HLS INTERFACE s_axilite port = alpha bundle = control
#pragma HLS INTERFACE s_axilite port = beta bundle = control
#pragma HLS INTERFACE s_axilite port = vA_for_task0 bundle = control
#pragma HLS INTERFACE s_axilite port = vu1_for_task0 bundle = control
#pragma HLS INTERFACE s_axilite port = ve1_for_task0 bundle = control
#pragma HLS INTERFACE s_axilite port = vu2_for_task0 bundle = control
#pragma HLS INTERFACE s_axilite port = ve2_for_task0 bundle = control
#pragma HLS INTERFACE s_axilite port = vx_for_task1 bundle = control
#pragma HLS INTERFACE s_axilite port = vy_for_task1 bundle = control
#pragma HLS INTERFACE s_axilite port = vz_for_task2 bundle = control
#pragma HLS INTERFACE s_axilite port = vw_for_task3 bundle = control
#pragma HLS DATA_PACK VARIABLE = alpha
#pragma HLS DATA_PACK VARIABLE = beta
#pragma HLS DATA_PACK VARIABLE = vA_for_task0
#pragma HLS DATA_PACK VARIABLE = vu1_for_task0
#pragma HLS DATA_PACK VARIABLE = ve1_for_task0
#pragma HLS DATA_PACK VARIABLE = vu2_for_task0
#pragma HLS DATA_PACK VARIABLE = ve2_for_task0
#pragma HLS DATA_PACK VARIABLE = vx_for_task1
#pragma HLS DATA_PACK VARIABLE = vy_for_task1
#pragma HLS DATA_PACK VARIABLE = vz_for_task2
#pragma HLS DATA_PACK VARIABLE = vw_for_task3
#pragma HLS INTERFACE s_axilite port = return bundle = control

#pragma HLS dataflow

  hls::stream<float16> fifo_A_from_task0_to_task1;
#pragma HLS stream variable = fifo_A_from_task0_to_task1 depth = 512
  hls::stream<float16> fifo_y_from_off_chip_to_S1;
#pragma HLS stream variable = fifo_y_from_off_chip_to_S1 depth = 512
  hls::stream<float16> fifo_x_from_off_chip_to_S1;
#pragma HLS stream variable = fifo_x_from_off_chip_to_S1 depth = 512
  hls::stream<float16> fifo_A_from_task0_to_task3;
#pragma HLS stream variable = fifo_A_from_task0_to_task3 depth = 512
  hls::stream<float16> fifo_x_from_task2_to_task3;
#pragma HLS stream variable = fifo_x_from_task2_to_task3 depth = 512
  hls::stream<float8> fifo_w_from_off_chip_to_S3;
#pragma HLS stream variable = fifo_w_from_off_chip_to_S3 depth = 512
  hls::stream<float16> fifo_e2_from_off_chip_to_S0;
#pragma HLS stream variable = fifo_e2_from_off_chip_to_S0 depth = 512
  hls::stream<float16> fifo_A_from_off_chip_to_S0;
#pragma HLS stream variable = fifo_A_from_off_chip_to_S0 depth = 512
  hls::stream<float16> fifo_e1_from_off_chip_to_S0;
#pragma HLS stream variable = fifo_e1_from_off_chip_to_S0 depth = 512
  hls::stream<float16> fifo_u2_from_off_chip_to_S0;
#pragma HLS stream variable = fifo_u2_from_off_chip_to_S0 depth = 512
  hls::stream<float16> fifo_u1_from_off_chip_to_S0;
#pragma HLS stream variable = fifo_u1_from_off_chip_to_S0 depth = 512
  hls::stream<float16> fifo_z_from_off_chip_to_S2;
#pragma HLS stream variable = fifo_z_from_off_chip_to_S2 depth = 512
  hls::stream<float16> fifo_x_to_off_chip;
#pragma HLS stream variable = fifo_x_to_off_chip depth = 512
  hls::stream<float16> fifo_A_to_off_chip;
#pragma HLS stream variable = fifo_A_to_off_chip depth = 512
  hls::stream<float8> fifo_w_to_off_chip;
#pragma HLS stream variable = fifo_w_to_off_chip depth = 512

  load_vy_for_task1(fifo_y_from_off_chip_to_S1, vy_for_task1);
  load_vx_for_task1(fifo_x_from_off_chip_to_S1, vx_for_task1);
  load_vw_for_task3(fifo_w_from_off_chip_to_S3, vw_for_task3);
  load_ve2_for_task0(fifo_e2_from_off_chip_to_S0, ve2_for_task0);
  load_vA_for_task0(fifo_A_from_off_chip_to_S0, vA_for_task0);
  load_ve1_for_task0(fifo_e1_from_off_chip_to_S0, ve1_for_task0);
  load_vu2_for_task0(fifo_u2_from_off_chip_to_S0, vu2_for_task0);
  load_vu1_for_task0(fifo_u1_from_off_chip_to_S0, vu1_for_task0);
  load_vz_for_task2(fifo_z_from_off_chip_to_S2, vz_for_task2);

  FT0_level0(alpha, beta, fifo_A_from_task0_to_task1,
             fifo_A_from_task0_to_task3, fifo_e2_from_off_chip_to_S0,
             fifo_A_from_off_chip_to_S0, fifo_e1_from_off_chip_to_S0,
             fifo_u2_from_off_chip_to_S0, fifo_u1_from_off_chip_to_S0,
             fifo_A_to_off_chip);
  FT1_level0(alpha, beta, fifo_A_from_task0_to_task1,
             fifo_y_from_off_chip_to_S1, fifo_x_from_off_chip_to_S1,
             fifo_x_from_task2_to_task3, fifo_z_from_off_chip_to_S2,
             fifo_x_to_off_chip);
  FT2_level0(alpha, beta, fifo_A_from_task0_to_task3,
             fifo_x_from_task2_to_task3, fifo_w_from_off_chip_to_S3,
             fifo_w_to_off_chip);

  store_vx_for_task1(fifo_x_to_off_chip, vx_for_task1);
  store_vA_for_task0(fifo_A_to_off_chip, vA_for_task0);
  store_vw_for_task3(fifo_w_to_off_chip, vw_for_task3);
}
//}
