Reading OpenROAD database at '/Users/ricardonunes/Desktop/SAR_ADC_12b/SAR_ADC_12bit/state_machine/openlane/runs/RUN_2024-04-14_20-24-43/39-openroad-repairantennas/1-diodeinsertion/state_machine.odb'…
Reading library file at '/Users/ricardonunes/.volare/volare/sky130/versions/bdc9412b3e468c102d01b7cf6337be06ec6e9c9a/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/xhwkk1nyrhfgxgb87jl3m1gz0fbr8vi4-python3-3.11.6-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[WARNING STA-0337] port '__VIRTUAL_CLK__' not found.
[INFO] Using clock __VIRTUAL_CLK__…
[INFO] Setting output delay to: 2
[INFO] Setting input delay to: 2
[WARNING STA-0337] port '__VIRTUAL_CLK__' not found.
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[WARNING STA-0559] transition time can not be specified for virtual clocks.
[INFO] Setting timing derate to: 5%
[INFO ORD-0030] Using 8 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   state_machine
Die area:                 ( 0 0 ) ( 145000 50000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     475
Number of terminals:      96
Number of snets:          2
Number of nets:           414

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 129.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 10492.
[INFO DRT-0033] mcon shape region query size = 5310.
[INFO DRT-0033] met1 shape region query size = 1364.
[INFO DRT-0033] via shape region query size = 55.
[INFO DRT-0033] met2 shape region query size = 81.
[INFO DRT-0033] via2 shape region query size = 44.
[INFO DRT-0033] met3 shape region query size = 79.
[INFO DRT-0033] via3 shape region query size = 44.
[INFO DRT-0033] met4 shape region query size = 15.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] met5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0078]   Complete 443 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0081]   Complete 123 unique inst patterns.
[INFO DRT-0084]   Complete 166 groups.
#scanned instances     = 475
#unique  instances     = 129
#stdCellGenAp          = 3424
#stdCellValidPlanarAp  = 40
#stdCellValidViaAp     = 2646
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 1234
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:35, elapsed time = 00:00:05, memory = 88.78 (MB), peak = 88.78 (MB)

Number of guides:     3081

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 21 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 7 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 989.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 829.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 480.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 110.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 5.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 1474 vertical wires in 1 frboxes and 939 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 151 vertical wires in 1 frboxes and 363 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 94.72 (MB), peak = 94.72 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 94.74 (MB), peak = 94.74 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:04, memory = 148.25 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:08, memory = 150.20 (MB).
    Completing 30% with 113 violations.
    elapsed time = 00:00:15, memory = 151.88 (MB).
[INFO DRT-0199]   Number of violations = 267.
Viol/Layer         li1   met1   met2   met3
Metal Spacing        1     43      5      0
Min Hole             0      1      0      0
Recheck              0     31     13      1
Short                0    162      8      2
[INFO DRT-0267] cpu time = 00:00:24, elapsed time = 00:00:15, memory = 155.38 (MB), peak = 423.26 (MB)
Total wire length = 11970 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 5219 um.
Total wire length on LAYER met2 = 3794 um.
Total wire length on LAYER met3 = 2926 um.
Total wire length on LAYER met4 = 29 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2747.
Up-via summary (total 2747):.

-----------------------
 FR_MASTERSLICE       0
            li1    1212
           met1    1346
           met2     185
           met3       4
           met4       0
-----------------------
                   2747


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 267 violations.
    elapsed time = 00:00:01, memory = 153.17 (MB).
    Completing 20% with 267 violations.
    elapsed time = 00:00:04, memory = 152.82 (MB).
    Completing 30% with 216 violations.
    elapsed time = 00:00:04, memory = 152.89 (MB).
    Completing 40% with 216 violations.
    elapsed time = 00:00:04, memory = 143.24 (MB).
    Completing 50% with 216 violations.
    elapsed time = 00:00:05, memory = 159.43 (MB).
    Completing 60% with 216 violations.
    elapsed time = 00:00:12, memory = 149.18 (MB).
    Completing 70% with 246 violations.
    elapsed time = 00:00:12, memory = 148.79 (MB).
    Completing 80% with 246 violations.
    elapsed time = 00:00:13, memory = 148.80 (MB).
[INFO DRT-0199]   Number of violations = 222.
Viol/Layer        met1   met2
Metal Spacing       22      4
Short              189      7
[INFO DRT-0267] cpu time = 00:00:22, elapsed time = 00:00:13, memory = 155.81 (MB), peak = 423.26 (MB)
Total wire length = 11979 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 5231 um.
Total wire length on LAYER met2 = 3723 um.
Total wire length on LAYER met3 = 2998 um.
Total wire length on LAYER met4 = 26 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2731.
Up-via summary (total 2731):.

-----------------------
 FR_MASTERSLICE       0
            li1    1212
           met1    1312
           met2     203
           met3       4
           met4       0
-----------------------
                   2731


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 222 violations.
    elapsed time = 00:00:00, memory = 155.81 (MB).
    Completing 20% with 222 violations.
    elapsed time = 00:00:00, memory = 144.76 (MB).
    Completing 30% with 242 violations.
    elapsed time = 00:00:00, memory = 141.76 (MB).
    Completing 40% with 242 violations.
    elapsed time = 00:00:06, memory = 143.14 (MB).
    Completing 50% with 238 violations.
    elapsed time = 00:00:06, memory = 143.00 (MB).
    Completing 60% with 238 violations.
    elapsed time = 00:00:06, memory = 143.00 (MB).
    Completing 70% with 244 violations.
    elapsed time = 00:00:09, memory = 153.23 (MB).
    Completing 80% with 244 violations.
    elapsed time = 00:00:13, memory = 152.46 (MB).
[INFO DRT-0199]   Number of violations = 216.
Viol/Layer        met1   met2
Metal Spacing       18      6
Short              191      1
[INFO DRT-0267] cpu time = 00:00:23, elapsed time = 00:00:13, memory = 156.90 (MB), peak = 423.26 (MB)
Total wire length = 12018 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 5249 um.
Total wire length on LAYER met2 = 3779 um.
Total wire length on LAYER met3 = 2961 um.
Total wire length on LAYER met4 = 27 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2726.
Up-via summary (total 2726):.

-----------------------
 FR_MASTERSLICE       0
            li1    1212
           met1    1310
           met2     200
           met3       4
           met4       0
-----------------------
                   2726


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 216 violations.
    elapsed time = 00:00:01, memory = 164.71 (MB).
    Completing 20% with 216 violations.
    elapsed time = 00:00:05, memory = 164.66 (MB).
    Completing 30% with 142 violations.
    elapsed time = 00:00:17, memory = 158.69 (MB).
[INFO DRT-0199]   Number of violations = 37.
Viol/Layer        met1
Metal Spacing       16
Short               21
[INFO DRT-0267] cpu time = 00:00:23, elapsed time = 00:00:18, memory = 157.46 (MB), peak = 426.83 (MB)
Total wire length = 11966 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4863 um.
Total wire length on LAYER met2 = 3784 um.
Total wire length on LAYER met3 = 3291 um.
Total wire length on LAYER met4 = 27 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2803.
Up-via summary (total 2803):.

-----------------------
 FR_MASTERSLICE       0
            li1    1212
           met1    1343
           met2     244
           met3       4
           met4       0
-----------------------
                   2803


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 37 violations.
    elapsed time = 00:00:00, memory = 157.46 (MB).
    Completing 20% with 37 violations.
    elapsed time = 00:00:00, memory = 134.77 (MB).
    Completing 30% with 34 violations.
    elapsed time = 00:00:00, memory = 134.17 (MB).
    Completing 40% with 34 violations.
    elapsed time = 00:00:00, memory = 134.17 (MB).
    Completing 50% with 34 violations.
    elapsed time = 00:00:00, memory = 134.17 (MB).
    Completing 60% with 34 violations.
    elapsed time = 00:00:01, memory = 149.69 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:01, memory = 149.53 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:01, memory = 149.53 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:02, memory = 157.66 (MB), peak = 426.83 (MB)
Total wire length = 11959 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4835 um.
Total wire length on LAYER met2 = 3779 um.
Total wire length on LAYER met3 = 3316 um.
Total wire length on LAYER met4 = 27 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2803.
Up-via summary (total 2803):.

-----------------------
 FR_MASTERSLICE       0
            li1    1212
           met1    1338
           met2     249
           met3       4
           met4       0
-----------------------
                   2803


[INFO DRT-0198] Complete detail routing.
Total wire length = 11959 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4835 um.
Total wire length on LAYER met2 = 3779 um.
Total wire length on LAYER met3 = 3316 um.
Total wire length on LAYER met4 = 27 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2803.
Up-via summary (total 2803):.

-----------------------
 FR_MASTERSLICE       0
            li1    1212
           met1    1338
           met2     249
           met3       4
           met4       0
-----------------------
                   2803


[INFO DRT-0267] cpu time = 00:01:40, elapsed time = 00:01:03, memory = 157.67 (MB), peak = 426.83 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Writing OpenROAD database to '/Users/ricardonunes/Desktop/SAR_ADC_12b/SAR_ADC_12bit/state_machine/openlane/runs/RUN_2024-04-14_20-24-43/41-openroad-detailedrouting/state_machine.odb'…
Writing netlist to '/Users/ricardonunes/Desktop/SAR_ADC_12b/SAR_ADC_12bit/state_machine/openlane/runs/RUN_2024-04-14_20-24-43/41-openroad-detailedrouting/state_machine.nl.v'…
Writing powered netlist to '/Users/ricardonunes/Desktop/SAR_ADC_12b/SAR_ADC_12bit/state_machine/openlane/runs/RUN_2024-04-14_20-24-43/41-openroad-detailedrouting/state_machine.pnl.v'…
Writing layout to '/Users/ricardonunes/Desktop/SAR_ADC_12b/SAR_ADC_12bit/state_machine/openlane/runs/RUN_2024-04-14_20-24-43/41-openroad-detailedrouting/state_machine.def'…
Writing timing constraints to '/Users/ricardonunes/Desktop/SAR_ADC_12b/SAR_ADC_12bit/state_machine/openlane/runs/RUN_2024-04-14_20-24-43/41-openroad-detailedrouting/state_machine.sdc'…
