$date
  Thu Jan 29 15:31:07 2026
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module latch_sim $end
$var reg 1 ! int_s $end
$var reg 1 " int_r $end
$var reg 1 # int_e $end
$var reg 1 $ int_q $end
$var reg 1 % int_qprime $end
$scope module testlatch $end
$var reg 1 & i_set $end
$var reg 1 ' i_reset $end
$var reg 1 ( i_enable $end
$var reg 1 ) o_q $end
$var reg 1 * o_qprime $end
$var reg 1 + int_q $end
$var reg 1 , int_qprime $end
$var reg 1 - int_ssignal $end
$var reg 1 . int_rsignal $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
U$
U%
0&
0'
0(
U)
U*
U+
U,
1-
1.
#10000000
1!
1&
#20000000
0!
1"
0&
1'
#30000000
0"
1#
0'
1(
#40000000
1!
1$
0%
1&
1)
0*
1+
0,
0-
#50000000
#60000000
0!
0#
0&
0(
1-
#70000000
