# simple_pipeline_ip
An IP to implement a 2-stage pipeline to run the RV32I ISA (runnable on a Xilinx FPGA, e.g. as on the Pynq-Z1 development board)
