module TPG (
    input clk, rst,
    input [7:0] ext_pattern,
    input sel,
    output reg [7:0] pattern
);
    always @(posedge clk or posedge rst) begin
        if (rst) 
            pattern <= 8'b00000000;
        else if (sel)
            pattern <= ext_pattern;
        else
            pattern <= {pattern[6:0], pattern[7] ^ pattern[5]};
    end
endmodule
