// Seed: 115128189
`timescale 1 ps / 1ps
module module_0;
  logic id_0;
  assign id_1 = id_0 && id_1;
  logic id_4 = id_4;
  always #1;
  assign id_3 = id_2;
endmodule
