URL: http://www.media.mit.edu/~vmb/papers/acosta.ps
Refering-URL: http://www.media.mit.edu/~vmb/
Root-URL: http://www.media.mit.edu
Title: Proc. SPIE FPGAs for Fast Board Development and Reconfigurable Reconfigurable Processor for a Data-Flow Video
Author: Edward K. Acosta, V. Michael Bove, Jr., John A. Watlington, and Ross A. Yu 
Keyword: video compression, model-based coding, reconfigurable hardware, data-flow computing  
Address: 20 Ames Street, Cambridge, Massachusetts 02139  
Affiliation: Massachusetts Institute of Technology Media Laboratory  
Date: 2607, October 1995  
Pubnum: Computing,  
Abstract: The Cheops system is a compact, modular platform developed at the MIT Media Laboratory for acquisition, processing, and display of digital video sequences and model-based representations of moving scenes, and is intended as both a laboratory tool and a prototype architecture for future programmable video decoders. Rather than using a large number of general-purpose processors and dividing up image processing tasks spatially, Cheops abstracts out a set of basic, computationally intensive stream operations that may be performed in parallel and embodies them in specialized hardware. However, Cheops incurs a substantial performance degradation when executing operations for which no specialized processor exists. We have designed a new reconfigurable processor that combines the speed of special purpose stream processors with the flexibility of general-purpose computing as a solution to the problem. Two SRAM based field-programmable gate arrays are used in conjunction with a PowerPC 603 processor to provide a flexible computational substrate, which allows algorithms to be mapped to a combination of software and dedicated hardware within the data-flow paradigm. We review the Cheops system architecture, describe the hardware design of the reconfigurable processor, explain the software environment developed to allow dynamic reconfiguration of the device, and report on its performance. 
Abstract-found: 1
Intro-found: 1
Reference: 1. <author> V. M. Bove, Jr., B. D. Granger, and J. A. Watlington, </author> <title> "Real-Time Decoding and Display of Structured Video," </title> <booktitle> Proc. IEEE ICMCS '94, </booktitle> <year> 1994, </year> <pages> pp. 456-462. </pages>
Reference: 2. <author> Digital Equipment Corporation, </author> <title> VAX Hardware Handbook, </title> <address> Maynard MA, </address> <year> 1982. </year>
Reference: 3. <author> M. Wazlowski and L. Agarwal, </author> <title> "PRISM-II compiler and architecture," </title> <booktitle> IEEE Workshop on FPGAs for Custom Computing Machines, </booktitle> <year> 1993, </year> <pages> pp. 9-16. </pages>
Reference: 4. <author> A. K. Agerwala and T. G. Rauscher, </author> <booktitle> Foundations of Microprogramming Architecture, Software, and Applications, </booktitle> <publisher> Academic Press, </publisher> <address> New York, </address> <year> 1976. </year> <month> 8 </month>
Reference: 5. <author> J. L. Hennessy and D. A. Patterson, </author> <title> Computer Architecture: A Quantitative Approach, </title> <publisher> Morgan Kaufmann, </publisher> <address> San Mateo CA, </address> <year> 1990. </year>
Reference: 6. <author> S. Seshadri, </author> <title> "Polynomial evaluation instructions, a VAX/VMS assembly language instruction," VAX Professional, </title> <type> 10(2), </type> <year> 1988. </year>
Reference: 7. <author> F. L. Williams and G. B. Steven, </author> <title> "How useful are complex instructions? A case study using the M68000," </title> <journal> Microprocessing & Microprogramming, </journal> <volume> 29(4), </volume> <year> 1990. </year>
Reference: 8. <author> K. Ghose, </author> <title> "On the VLSI realization of complex instruction sets using RISC-like components," </title> <booktitle> Proceedings of VLSI and Computers. First International Conference on Computer Technology, Systems and Applications, </booktitle> <year> 1987. </year>
Reference: 9. <author> R. C. Dorf. </author> <title> The Electrical Engineering Handbook, </title> <publisher> CRC Press, </publisher> <address> Boca Raton FL, </address> <year> 1993, </year> <pages> pp. 1654-1656. </pages>
Reference: 10. <author> C. Iseli and E. Sanchez, </author> <title> "Beyond superscalar using FPGAs," </title> <booktitle> 1993 IEEE International Conference on Computer Design: VLSI in Computers and Processors, </booktitle> <year> 1993, </year> <pages> pp. 486-490. </pages>
Reference: 11. <author> I. Page, W. Luk, and V. Lok, </author> <title> "Hardware acceleration of divide-and-conquer paradigms: a case study," </title> <booktitle> IEEE Workshop on FPGAs for Custom Computing Machines, </booktitle> <year> 1993, </year> <pages> pp. 192-201. </pages>
Reference: 12. <author> R. L. Haviland, G. J. Gent, and S. R. Smith, </author> <title> "An FPGA-based custom coprocessor for automatic image segmentation applications," </title> <booktitle> IEEE Workshop on FPGAs for Custom Computing Machines, </booktitle> <year> 1994, </year> <pages> pp. 172-179. </pages>
Reference: 13. <author> C. P. Cowen and S. Monaghan, </author> <title> "A reconfigurable monte-carlo clustering processor," </title> <booktitle> IEEE Workshop on FPGAs for Custom Computing Machines, </booktitle> <year> 1994, </year> <pages> pp. 59-65. </pages>
Reference: 14. <author> D. E. Van den Bout, et al., "Anyboard: </author> <title> An FPGA-based, reconfigurable system," </title> <booktitle> IEEE Design & Test of Computers, </booktitle> <year> 1992, </year> <pages> pp. 21-30. </pages>
Reference: 15. <author> D. E. Van den Bout, </author> <title> "The Anyboard: Programming and enhancements," </title> <booktitle> IEEE Workshop on FPGAs for Custom Computing Machines, </booktitle> <year> 1993, </year> <pages> pp. 68-76. </pages>
Reference: 16. <author> J. M. Arnold, </author> <title> "The SPLASH 2 software environment," </title> <booktitle> IEEE Workshop on FPGAs for Custom Computing Machines, </booktitle> <year> 1993, </year> <pages> pp. 88-93. </pages>
Reference: 17. <author> D. V. Pryor, M. R. Thistle, and N. Shirazi, </author> <title> "Text searching on SPLASH 2," </title> <booktitle> IEEE Workshop on FPGAs for Custom Computing Machines, </booktitle> <year> 1993, </year> <pages> pp. 172-177. </pages>
Reference: 18. <author> S. Casselman, </author> <title> "Virtual computing and the virtual computer," </title> <booktitle> IEEE Workshop on FPGAs for Custom Computing Machines, </booktitle> <year> 1993, </year> <pages> pp. 43-49. </pages>
Reference: 19. <author> L. Agarwal, M. Wazlowski, and S. Ghosh, </author> <title> "An asynchronous approach to efficient execution of parallel programs on adaptive architectures utilizing FPGAs," </title> <booktitle> IEEE Workshop on FPGAs for Custom Computing Machines, </booktitle> <year> 1994, </year> <pages> pp. 101-110. </pages>
Reference: 20. <author> A. DeHon, </author> <title> "DPGA-coupled microprocessors: Commodity ICs for the early 21st century," </title> <type> Transit Note #100, </type> <institution> MIT Artificial Intelligence Laboratory, </institution> <address> Cambridge MA, </address> <month> January </month> <year> 1994. </year>
Reference: 21. <author> V. M. Bove, Jr. and J. A. Watlington, "Cheops: </author> <title> A Reconfigurable Data-Flow System for Video Processing," </title> <journal> IEEE Transactions on Circuits and Systems for Video Processing, </journal> <volume> 5, </volume> <month> Apr. </month> <year> 1995, </year> <pages> pp. 140-149. </pages>
Reference: 22. <author> Altera Corporation, </author> <note> Altera FLEX 8000 Handbook, </note> <month> May </month> <year> 1994. </year>
Reference: 23. <author> E. K. Acosta, </author> <title> A Programmable Processor for the Cheops Image Processing System, </title> <type> SM Thesis, </type> <institution> MIT, </institution> <year> 1995. </year>
Reference: 24. <author> T. Chang and V. M. Bove, Jr., </author> <title> "Experiments in Real-Time Decoding of Layered Video," Integration Issues in Large Commercial Media Delivery Systems, </title> <booktitle> 2615, SPIE, </booktitle> <year> 1995, </year> <note> (in press). 9 </note>
References-found: 24

