{
  "track_id": "system-verilog",
  "language": "SystemVerilog",
  "active": false,
  "blurb": "",
  "ignore_pattern": "[Ee]xample",
  "solution_pattern": "[Ee]xample",
  "test_pattern": "[Tt]est",
  "exercises": null
}
