Partition Merge report for ADC_SoC_HIGH_SPEED_ADC_HPS
Sun Oct  9 20:48:26 2022
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Partition Merge Summary
  3. Partition Merge Netlist Types Used
  4. Connections to In-System Debugging Instance "auto_signaltap_0"
  5. Partition Merge Partition Statistics
  6. Partition Merge Partition Pin Processing
  7. Partition Merge Resource Usage Summary
  8. Partition Merge RAM Summary
  9. Partition Merge Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Partition Merge Summary                                                       ;
+---------------------------------+---------------------------------------------+
; Partition Merge Status          ; Successful - Sun Oct  9 20:48:26 2022       ;
; Quartus Prime Version           ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                   ; ADC_SoC_HIGH_SPEED_ADC_HPS                  ;
; Top-level Entity Name           ; ADC_SoC_HIGH_SPEED_ADC_HPS                  ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 4324                                        ;
; Total pins                      ; 215                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 811,008                                     ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 1                                           ;
+---------------------------------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Netlist Types Used                                                                                                                                                                              ;
+---------------------------------------+----------------+-------------------+------------------------+-----------------------------------------------------------------------------------------------------------+
; Partition Name                        ; Partition Type ; Netlist Type Used ; Netlist Type Requested ; Partition Contents                                                                                        ;
+---------------------------------------+----------------+-------------------+------------------------+-----------------------------------------------------------------------------------------------------------+
; Top                                   ; User-created   ; Source File       ; Source File            ;                                                                                                           ;
; sld_hub:auto_hub                      ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; sld_hub:auto_hub                                                                                          ;
; sld_signaltap:auto_signaltap_0        ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; sld_signaltap:auto_signaltap_0                                                                            ;
; soc_system_hps_0_hps_io_border:border ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border ;
; hard_block:auto_generated_inst        ; Auto-generated ; Source File       ; Source File            ; hard_block:auto_generated_inst                                                                            ;
+---------------------------------------+----------------+-------------------+------------------------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                 ;
+-------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------------------------------+---------+
; Name                                                              ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                               ; Details ;
+-------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------------------------------+---------+
; soc_system:u0|TERASIC_AD9254:cic_collector_0|clk_select           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|clk_select         ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|clk_select           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|clk_select         ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|clk_state            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|clk_state          ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|master_addr[0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                             ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|master_addr[0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                             ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|master_addr[10]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|write_cnt[9]       ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|master_addr[10]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|write_cnt[9]       ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|master_addr[11]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|write_cnt[10]      ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|master_addr[11]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|write_cnt[10]      ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|master_addr[12]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|write_cnt[11]      ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|master_addr[12]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|write_cnt[11]      ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|master_addr[13]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|write_cnt[12]      ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|master_addr[13]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|write_cnt[12]      ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|master_addr[14]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|write_cnt[13]      ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|master_addr[14]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|write_cnt[13]      ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|master_addr[15]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|write_cnt[14]      ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|master_addr[15]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|write_cnt[14]      ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|master_addr[16]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|write_cnt[15]      ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|master_addr[16]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|write_cnt[15]      ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|master_addr[1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|write_cnt[0]       ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|master_addr[1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|write_cnt[0]       ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|master_addr[2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|write_cnt[1]       ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|master_addr[2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|write_cnt[1]       ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|master_addr[3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|write_cnt[2]       ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|master_addr[3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|write_cnt[2]       ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|master_addr[4]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|write_cnt[3]       ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|master_addr[4]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|write_cnt[3]       ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|master_addr[5]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|write_cnt[4]       ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|master_addr[5]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|write_cnt[4]       ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|master_addr[6]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|write_cnt[5]       ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|master_addr[6]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|write_cnt[5]       ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|master_addr[7]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|write_cnt[6]       ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|master_addr[7]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|write_cnt[6]       ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|master_addr[8]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|write_cnt[7]       ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|master_addr[8]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|write_cnt[7]       ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|master_addr[9]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|write_cnt[8]       ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|master_addr[9]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|write_cnt[8]       ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|master_write         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|state.10           ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|master_write         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|state.10           ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|master_writedata[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|Mux15~20           ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|master_writedata[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|Mux15~20           ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|master_writedata[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|Mux5~20            ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|master_writedata[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|Mux5~20            ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|master_writedata[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|Mux4~20            ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|master_writedata[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|Mux4~20            ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|master_writedata[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|Mux3~20            ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|master_writedata[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|Mux3~20            ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|master_writedata[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|Mux2~20            ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|master_writedata[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|Mux2~20            ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|master_writedata[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|Mux1~20            ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|master_writedata[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|Mux1~20            ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|master_writedata[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|Mux0~20            ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|master_writedata[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|Mux0~20            ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|master_writedata[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|Mux14~20           ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|master_writedata[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|Mux14~20           ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|master_writedata[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|Mux13~20           ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|master_writedata[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|Mux13~20           ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|master_writedata[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|Mux12~20           ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|master_writedata[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|Mux12~20           ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|master_writedata[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|Mux11~20           ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|master_writedata[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|Mux11~20           ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|master_writedata[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|Mux10~20           ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|master_writedata[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|Mux10~20           ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|master_writedata[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|Mux9~20            ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|master_writedata[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|Mux9~20            ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|master_writedata[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|Mux8~20            ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|master_writedata[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|Mux8~20            ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|master_writedata[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|Mux7~20            ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|master_writedata[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|Mux7~20            ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|master_writedata[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|Mux6~20            ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|master_writedata[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|Mux6~20            ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|mic_data[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[30]                                                      ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|mic_data[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[30]                                                      ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|mic_data[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[31]                                                      ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|mic_data[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[31]                                                      ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|mic_data[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[32]                                                      ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|mic_data[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[32]                                                      ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|mic_data[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[33]                                                      ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|mic_data[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[33]                                                      ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|state.00             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|state.00           ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|state.00             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|state.00           ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|state.01             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|state.01~_wirecell ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|state.01             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|state.01~_wirecell ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|state.10             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|state.10           ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|state.10             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|state.10           ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|state.11             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|state.11           ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|state.11             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|state.11           ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|write_cnt[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|write_cnt[0]       ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|write_cnt[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|write_cnt[0]       ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|write_cnt[10]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|write_cnt[10]      ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|write_cnt[10]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|write_cnt[10]      ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|write_cnt[11]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|write_cnt[11]      ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|write_cnt[11]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|write_cnt[11]      ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|write_cnt[12]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|write_cnt[12]      ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|write_cnt[12]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|write_cnt[12]      ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|write_cnt[13]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|write_cnt[13]      ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|write_cnt[13]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|write_cnt[13]      ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|write_cnt[14]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|write_cnt[14]      ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|write_cnt[14]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|write_cnt[14]      ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|write_cnt[15]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|write_cnt[15]      ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|write_cnt[15]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|write_cnt[15]      ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|write_cnt[16]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|write_cnt[16]      ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|write_cnt[16]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|write_cnt[16]      ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|write_cnt[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|write_cnt[1]       ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|write_cnt[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|write_cnt[1]       ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|write_cnt[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|write_cnt[2]       ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|write_cnt[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|write_cnt[2]       ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|write_cnt[3]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|write_cnt[3]       ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|write_cnt[3]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|write_cnt[3]       ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|write_cnt[4]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|write_cnt[4]       ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|write_cnt[4]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|write_cnt[4]       ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|write_cnt[5]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|write_cnt[5]       ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|write_cnt[5]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|write_cnt[5]       ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|write_cnt[6]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|write_cnt[6]       ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|write_cnt[6]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|write_cnt[6]       ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|write_cnt[7]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|write_cnt[7]       ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|write_cnt[7]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|write_cnt[7]       ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|write_cnt[8]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|write_cnt[8]       ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|write_cnt[8]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|write_cnt[8]       ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|write_cnt[9]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|write_cnt[9]       ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|write_cnt[9]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|write_cnt[9]       ; N/A     ;
; auto_signaltap_0|gnd                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                             ; N/A     ;
; auto_signaltap_0|gnd                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                             ; N/A     ;
; auto_signaltap_0|gnd                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                             ; N/A     ;
; auto_signaltap_0|gnd                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                             ; N/A     ;
; auto_signaltap_0|gnd                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                             ; N/A     ;
; auto_signaltap_0|gnd                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                             ; N/A     ;
; auto_signaltap_0|gnd                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                             ; N/A     ;
; auto_signaltap_0|gnd                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                             ; N/A     ;
; auto_signaltap_0|gnd                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                             ; N/A     ;
; auto_signaltap_0|gnd                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                             ; N/A     ;
; auto_signaltap_0|gnd                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                             ; N/A     ;
; auto_signaltap_0|gnd                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                             ; N/A     ;
; auto_signaltap_0|gnd                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                             ; N/A     ;
; auto_signaltap_0|gnd                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                             ; N/A     ;
; auto_signaltap_0|vcc                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                             ; N/A     ;
; auto_signaltap_0|vcc                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                             ; N/A     ;
; auto_signaltap_0|vcc                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                             ; N/A     ;
; auto_signaltap_0|vcc                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                             ; N/A     ;
; auto_signaltap_0|vcc                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                             ; N/A     ;
; auto_signaltap_0|vcc                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                             ; N/A     ;
; auto_signaltap_0|vcc                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                             ; N/A     ;
; auto_signaltap_0|vcc                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                             ; N/A     ;
; auto_signaltap_0|vcc                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                             ; N/A     ;
; auto_signaltap_0|vcc                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                             ; N/A     ;
; auto_signaltap_0|vcc                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                             ; N/A     ;
; auto_signaltap_0|vcc                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                             ; N/A     ;
; auto_signaltap_0|vcc                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                             ; N/A     ;
; auto_signaltap_0|vcc                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                             ; N/A     ;
; auto_signaltap_0|vcc                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                             ; N/A     ;
; auto_signaltap_0|vcc                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                             ; N/A     ;
; auto_signaltap_0|vcc                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                             ; N/A     ;
; auto_signaltap_0|vcc                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                             ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|clk_counter[0]       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|clk_counter[0]     ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|clk_counter[0]       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|clk_counter[0]     ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|clk_counter[1]       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|clk_counter[1]     ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|clk_counter[1]       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|clk_counter[1]     ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|clk_counter[2]       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|clk_counter[2]     ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|clk_counter[2]       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|clk_counter[2]     ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|clk_counter[3]       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|clk_counter[3]     ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|clk_counter[3]       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|clk_counter[3]     ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|clk_counter[4]       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|clk_counter[4]     ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|clk_counter[4]       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|clk_counter[4]     ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|clk_counter[5]       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|clk_counter[5]     ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|clk_counter[5]       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|clk_counter[5]     ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|clk_counter[6]       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|clk_counter[6]     ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|clk_counter[6]       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|clk_counter[6]     ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|clk_counter[7]       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|clk_counter[7]     ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|clk_counter[7]       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|clk_counter[7]     ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|clk_counter[8]       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|clk_counter[8]     ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|clk_counter[8]       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|clk_counter[8]     ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|clk_counter[9]       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|clk_counter[9]     ; N/A     ;
; soc_system:u0|TERASIC_AD9254:cic_collector_0|clk_counter[9]       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|TERASIC_AD9254:cic_collector_0|clk_counter[9]     ; N/A     ;
+-------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Statistics                                                                                                                                               ;
+----------------------------------------------+--------+------------------+--------------------------------+---------------------------------------+--------------------------------+
; Statistic                                    ; Top    ; sld_hub:auto_hub ; sld_signaltap:auto_signaltap_0 ; soc_system_hps_0_hps_io_border:border ; hard_block:auto_generated_inst ;
+----------------------------------------------+--------+------------------+--------------------------------+---------------------------------------+--------------------------------+
; Estimate of Logic utilization (ALMs needed)  ; 1960   ; 62               ; 600                            ; 16                                    ; 0                              ;
;                                              ;        ;                  ;                                ;                                       ;                                ;
; Combinational ALUT usage for logic           ; 2421   ; 94               ; 324                            ; 1                                     ; 0                              ;
;     -- 7 input functions                     ; 19     ; 0                ; 0                              ; 0                                     ; 0                              ;
;     -- 6 input functions                     ; 697    ; 12               ; 62                             ; 0                                     ; 0                              ;
;     -- 5 input functions                     ; 366    ; 24               ; 112                            ; 0                                     ; 0                              ;
;     -- 4 input functions                     ; 602    ; 19               ; 22                             ; 0                                     ; 0                              ;
;     -- <=3 input functions                   ; 737    ; 39               ; 128                            ; 1                                     ; 0                              ;
; Memory ALUT usage                            ; 0      ; 0                ; 0                              ; 0                                     ; 0                              ;
;     -- 64-address deep                       ; 0      ; 0                ; 0                              ; 0                                     ; 0                              ;
;     -- 32-address deep                       ; 0      ; 0                ; 0                              ; 0                                     ; 0                              ;
;                                              ;        ;                  ;                                ;                                       ;                                ;
; Dedicated logic registers                    ; 2801   ; 91               ; 1210                           ; 36                                    ; 0                              ;
;                                              ;        ;                  ;                                ;                                       ;                                ;
;                                              ;        ;                  ;                                ;                                       ;                                ;
; I/O pins                                     ; 140    ; 0                ; 0                              ; 70                                    ; 5                              ;
; I/O registers                                ; 50     ; 0                ; 0                              ; 136                                   ; 0                              ;
; Total block memory bits                      ; 524288 ; 0                ; 286720                         ; 0                                     ; 0                              ;
; Total block memory implementation bits       ; 0      ; 0                ; 0                              ; 0                                     ; 0                              ;
; JTAG                                         ; 0      ; 0                ; 0                              ; 0                                     ; 1                              ;
; DLL                                          ; 0      ; 0                ; 0                              ; 1                                     ; 0                              ;
; Impedance control block                      ; 0      ; 0                ; 0                              ; 1                                     ; 0                              ;
; Double data rate I/O input circuitry         ; 0      ; 0                ; 0                              ; 32                                    ; 0                              ;
; Double data rate I/O output circuitry        ; 0      ; 0                ; 0                              ; 252                                   ; 0                              ;
; Double data rate I/O output enable circuitry ; 0      ; 0                ; 0                              ; 4                                     ; 0                              ;
; Impedance logic block                        ; 0      ; 0                ; 0                              ; 1                                     ; 0                              ;
; DQS pin delay chain                          ; 0      ; 0                ; 0                              ; 4                                     ; 0                              ;
; DQS pin enable control                       ; 0      ; 0                ; 0                              ; 4                                     ; 0                              ;
; Delay chain                                  ; 0      ; 0                ; 0                              ; 124                                   ; 0                              ;
; Pin configuration                            ; 0      ; 0                ; 0                              ; 40                                    ; 0                              ;
; DQS pin configuration                        ; 0      ; 0                ; 0                              ; 4                                     ; 0                              ;
; Signal Splitter                              ; 0      ; 0                ; 0                              ; 5                                     ; 0                              ;
; Leveling delay chain                         ; 0      ; 0                ; 0                              ; 40                                    ; 0                              ;
; Clock Phase Select                           ; 0      ; 0                ; 0                              ; 46                                    ; 0                              ;
; Read FIFO Read Clock Select Block            ; 0      ; 0                ; 0                              ; 32                                    ; 0                              ;
; LFIFO                                        ; 0      ; 0                ; 0                              ; 4                                     ; 0                              ;
; HPS SDRAM PLL                                ; 0      ; 0                ; 0                              ; 1                                     ; 0                              ;
; HPS EMAC peripheral                          ; 0      ; 0                ; 0                              ; 1                                     ; 0                              ;
; HPS GPIO peripheral                          ; 0      ; 0                ; 0                              ; 1                                     ; 0                              ;
; HPS I2C peripheral                           ; 0      ; 0                ; 0                              ; 2                                     ; 0                              ;
; HPS SDMMC peripheral                         ; 0      ; 0                ; 0                              ; 1                                     ; 0                              ;
; HPS UART peripheral                          ; 0      ; 0                ; 0                              ; 1                                     ; 0                              ;
; HPS USB peripheral                           ; 0      ; 0                ; 0                              ; 1                                     ; 0                              ;
; HPS DBG APB interface                        ; 0      ; 0                ; 0                              ; 0                                     ; 1                              ;
; Hard Memory Controller                       ; 0      ; 0                ; 0                              ; 1                                     ; 0                              ;
; HPS boot from FPGA interface                 ; 0      ; 0                ; 0                              ; 0                                     ; 1                              ;
; HPS clock resets interface                   ; 0      ; 0                ; 0                              ; 0                                     ; 1                              ;
; FPGA-to-HPS interface                        ; 0      ; 0                ; 0                              ; 0                                     ; 1                              ;
; HPS FPGA-to-SDRAM interface                  ; 0      ; 0                ; 0                              ; 0                                     ; 1                              ;
; HPS-to-FPGA interface                        ; 0      ; 0                ; 0                              ; 0                                     ; 1                              ;
; HPS-to-FPGA lightweight interface            ; 0      ; 0                ; 0                              ; 0                                     ; 1                              ;
; HPS interrupts interface                     ; 0      ; 0                ; 0                              ; 0                                     ; 1                              ;
; HPS MPU general-purpose interface            ; 0      ; 0                ; 0                              ; 0                                     ; 1                              ;
; HPS peripheral I2C interface                 ; 0      ; 0                ; 0                              ; 0                                     ; 1                              ;
; HPS STM event interface                      ; 0      ; 0                ; 0                              ; 0                                     ; 1                              ;
; HPS TPIU trace interface                     ; 0      ; 0                ; 0                              ; 0                                     ; 1                              ;
; IR FIFO USERDES Block                        ; 0      ; 0                ; 0                              ; 32                                    ; 0                              ;
; Hard Memory PHY                              ; 0      ; 0                ; 0                              ; 1                                     ; 0                              ;
; VFIFO                                        ; 0      ; 0                ; 0                              ; 4                                     ; 0                              ;
;                                              ;        ;                  ;                                ;                                       ;                                ;
; Connections                                  ;        ;                  ;                                ;                                       ;                                ;
;     -- Input Connections                     ; 4011   ; 134              ; 1822                           ; 75                                    ; 122                            ;
;     -- Registered Input Connections          ; 2837   ; 110              ; 1379                           ; 0                                     ; 0                              ;
;     -- Output Connections                    ; 1132   ; 305              ; 34                             ; 99                                    ; 4594                           ;
;     -- Registered Output Connections         ; 888    ; 305              ; 0                              ; 0                                     ; 0                              ;
;                                              ;        ;                  ;                                ;                                       ;                                ;
; Internal Connections                         ;        ;                  ;                                ;                                       ;                                ;
;     -- Total Connections                     ; 23280  ; 961              ; 7194                           ; 5545                                  ; 4739                           ;
;     -- Registered Connections                ; 14277  ; 779              ; 5444                           ; 100                                   ; 0                              ;
;                                              ;        ;                  ;                                ;                                       ;                                ;
; External Connections                         ;        ;                  ;                                ;                                       ;                                ;
;     -- Top                                   ; 150    ; 0                ; 925                            ; 46                                    ; 4022                           ;
;     -- sld_hub:auto_hub                      ; 0      ; 20               ; 296                            ; 0                                     ; 123                            ;
;     -- sld_signaltap:auto_signaltap_0        ; 925    ; 296              ; 64                             ; 0                                     ; 571                            ;
;     -- soc_system_hps_0_hps_io_border:border ; 46     ; 0                ; 0                              ; 128                                   ; 0                              ;
;     -- hard_block:auto_generated_inst        ; 4022   ; 123              ; 571                            ; 0                                     ; 0                              ;
;                                              ;        ;                  ;                                ;                                       ;                                ;
; Partition Interface                          ;        ;                  ;                                ;                                       ;                                ;
;     -- Input Ports                           ; 25     ; 45               ; 279                            ; 11                                    ; 130                            ;
;     -- Output Ports                          ; 116    ; 62               ; 155                            ; 41                                    ; 228                            ;
;     -- Bidir Ports                           ; 139    ; 0                ; 0                              ; 64                                    ; 0                              ;
;                                              ;        ;                  ;                                ;                                       ;                                ;
; Registered Ports                             ;        ;                  ;                                ;                                       ;                                ;
;     -- Registered Input Ports                ; 0      ; 13               ; 145                            ; 0                                     ; 0                              ;
;     -- Registered Output Ports               ; 0      ; 29               ; 141                            ; 0                                     ; 0                              ;
;                                              ;        ;                  ;                                ;                                       ;                                ;
; Port Connectivity                            ;        ;                  ;                                ;                                       ;                                ;
;     -- Input Ports driven by GND             ; 0      ; 0                ; 16                             ; 0                                     ; 0                              ;
;     -- Output Ports driven by GND            ; 0      ; 28               ; 2                              ; 0                                     ; 0                              ;
;     -- Input Ports driven by VCC             ; 0      ; 0                ; 18                             ; 0                                     ; 0                              ;
;     -- Output Ports driven by VCC            ; 0      ; 0                ; 1                              ; 0                                     ; 0                              ;
;     -- Input Ports with no Source            ; 0      ; 25               ; 74                             ; 0                                     ; 0                              ;
;     -- Output Ports with no Source           ; 0      ; 0                ; 0                              ; 0                                     ; 0                              ;
;     -- Input Ports with no Fanout            ; 0      ; 30               ; 88                             ; 0                                     ; 12                             ;
;     -- Output Ports with no Fanout           ; 0      ; 29               ; 143                            ; 0                                     ; 0                              ;
+----------------------------------------------+--------+------------------+--------------------------------+---------------------------------------+--------------------------------+
Note: Resource usage numbers presented for Partitions containing post-synthesis logic are estimates.  For Partitions containing post-fit logic, resource usage numbers are accurate based on previous placement information.  Actual Fitter results may vary depending on current Fitter Preservation Level assignments.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Pin Processing                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------+----------+--------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                            ; Partition                             ; Type          ; Location ; Status                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------+----------+--------------------------------------------+
; ADC_CONVST                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- ADC_CONVST                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- ADC_CONVST~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; ADC_SCK                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- ADC_SCK                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- ADC_SCK~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; ADC_SDI                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- ADC_SDI                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- ADC_SDI~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; ADC_SDO                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- ADC_SDO                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- ADC_SDO~input                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; FPGA_CLK1_50                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- FPGA_CLK1_50                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- FPGA_CLK1_50~input                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; FPGA_CLK2_50                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- FPGA_CLK2_50                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- FPGA_CLK2_50~input                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; FPGA_CLK3_50                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- FPGA_CLK3_50                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- FPGA_CLK3_50~input                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[0]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[0]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[0]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[10]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[10]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[10]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[11]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[11]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[11]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[12]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[12]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[12]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[13]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[13]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[13]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[14]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[14]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[14]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[15]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[15]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[15]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[16]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[16]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[16]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[17]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[17]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[17]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[18]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[18]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[18]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[19]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[19]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[19]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[1]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[1]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[1]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[20]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[20]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[20]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[21]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[21]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[21]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[22]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[22]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[22]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[23]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[23]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[23]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[24]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[24]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[24]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[25]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[25]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[25]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[26]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[26]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[26]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[27]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[27]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[27]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[28]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[28]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[28]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[29]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[29]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[29]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[2]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[2]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[2]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[30]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[30]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[30]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[31]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[31]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[31]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[32]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[32]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[32]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[33]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[33]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[33]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[34]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[34]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[34]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[35]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[35]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[35]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[3]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[3]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[3]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[4]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[4]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[4]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[5]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[5]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[5]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[6]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[6]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[6]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[7]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[7]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[7]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[8]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[8]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[8]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[9]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[9]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[9]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[0]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[0]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[0]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[10]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[10]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[10]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[11]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[11]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[11]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[12]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[12]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[12]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[13]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[13]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[13]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[14]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[14]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[14]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[15]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[15]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[15]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[16]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[16]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[16]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[17]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[17]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[17]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[18]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[18]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[18]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[19]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[19]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[19]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[1]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[1]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[1]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[20]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[20]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[20]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[21]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[21]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[21]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[22]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[22]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[22]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[23]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[23]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[23]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[24]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[24]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[24]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[25]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[25]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[25]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[26]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[26]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[26]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[27]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[27]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[27]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[28]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[28]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[28]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[29]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[29]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[29]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[2]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[2]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[2]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[30]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[30]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[30]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[31]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[31]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[31]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[32]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[32]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[32]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[33]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[33]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[33]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[34]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[34]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[34]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[35]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[35]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[35]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[3]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[3]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[3]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[4]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[4]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[4]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[5]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[5]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[5]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[6]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[6]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[6]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[7]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[7]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[7]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[8]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[8]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[8]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[9]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[9]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[9]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HDMI_I2C_SCL                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- HDMI_I2C_SCL                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HDMI_I2C_SCL~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HDMI_I2C_SDA                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- HDMI_I2C_SDA                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HDMI_I2C_SDA~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_CONV_USB_N                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO09[0]                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_CONV_USB_N                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO09[0]~output                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[0]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[0]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[0]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[0]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[10]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[10]                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[10]~output                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[10]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[11]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[11]                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[11]~output                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[11]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[12]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[12]                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[12]~output                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[12]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[13]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[13]                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[13]~output                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[13]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[14]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[14]                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[14]~output                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[14]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[1]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[1]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[1]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[1]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[2]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[2]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[2]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[2]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[3]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[3]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[3]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[3]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[4]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[4]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[4]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[4]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[5]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[5]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[5]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[5]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[6]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[6]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[6]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[6]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[7]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[7]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[7]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[7]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[8]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[8]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[8]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[8]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[9]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[9]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[9]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[9]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_BA[0]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_BA[0]                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_BA[0]~output                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_ba[0]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_BA[1]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_BA[1]                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_BA[1]~output                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_ba[1]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_BA[2]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_BA[2]                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_BA[2]~output                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_ba[2]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_CAS_N                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_CAS_N                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_CAS_N~output                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_cas_n[0]                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_CKE                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_CKE                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_CKE~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_cke[0]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_CK_N                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_ck_n[0]                                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_CK_N                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|obuf_ba_0                ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_CK_P                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_ck[0]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_CK_P                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|obufa_0                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_CS_N                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_CS_N                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_CS_N~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_cs_n[0]                                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DM[0]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dm[0]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_DM[0]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DM[1]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dm[1]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_DM[1]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DM[2]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dm[2]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_DM[2]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DM[3]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dm[3]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_DM[3]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQS_N[0]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs_n[0]                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_N[0]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_bar_0                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQS_N[1]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs_n[1]                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_N[1]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_bar_0                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQS_N[2]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs_n[2]                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_N[2]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_bar_0                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQS_N[3]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs_n[3]                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_N[3]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_bar_0                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQS_P[0]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs[0]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_P[0]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_0                      ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQS_P[1]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs[1]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_P[1]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_0                      ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQS_P[2]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs[2]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_P[2]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_0                      ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQS_P[3]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs[3]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_P[3]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_0                      ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[0]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[0]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[0]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[10]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[10]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[10]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[11]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[11]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[11]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[12]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[12]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[12]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[13]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[13]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[13]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[14]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[14]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[14]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[15]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[15]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[15]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[16]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[16]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[16]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[17]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[17]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[17]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[18]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[18]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[18]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[19]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[19]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[19]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[1]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[1]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[1]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[20]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[20]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[20]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[21]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[21]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[21]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[22]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[22]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[22]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[23]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[23]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[23]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[24]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[24]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[24]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[25]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[25]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[25]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[26]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[26]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[26]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[27]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[27]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[27]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[28]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[28]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[28]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[29]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[29]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[29]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[2]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[2]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[2]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[30]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[30]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[30]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[31]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[31]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[31]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[3]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[3]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[3]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[4]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[4]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[4]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[5]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[5]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[5]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[6]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[6]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[6]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[7]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[7]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[7]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[8]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[8]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[8]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[9]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[9]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[9]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ODT                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ODT                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ODT~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_odt[0]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_RAS_N                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_RAS_N                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_RAS_N~output                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_ras_n[0]                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_RESET_N                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_RESET_N                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_RESET_N~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_reset_n[0]                                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_RZQ                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_RZQ                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_RZQ~input                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|oct_rzqin[0]                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_WE_N                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_WE_N                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_WE_N~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_we_n[0]                                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_GTX_CLK                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_ENET_GTX_CLK                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_GTX_CLK~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_TX_CLK[0]                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_INT_N                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO35[0]                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_ENET_INT_N                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO35[0]~output                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_MDC                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_ENET_MDC                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_MDC~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_MDC[0]                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_MDIO                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_MDIO[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_ENET_MDIO                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_MDIO[0]~output                                                                                                                                                                                                                               ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_RX_CLK                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_ENET_RX_CLK                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_RX_CLK~input                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_RX_CLK[0]                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_RX_DATA[0]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_ENET_RX_DATA[0]                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_RX_DATA[0]~input                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_RXD0[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_RX_DATA[1]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_ENET_RX_DATA[1]                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_RX_DATA[1]~input                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_RXD1[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_RX_DATA[2]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_ENET_RX_DATA[2]                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_RX_DATA[2]~input                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_RXD2[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_RX_DATA[3]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_ENET_RX_DATA[3]                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_RX_DATA[3]~input                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_RXD3[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_RX_DV                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_ENET_RX_DV                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_RX_DV~input                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_RX_CTL[0]                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_TX_DATA[0]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_ENET_TX_DATA[0]                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_TX_DATA[0]~output                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_TXD0[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_TX_DATA[1]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_ENET_TX_DATA[1]                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_TX_DATA[1]~output                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_TXD1[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_TX_DATA[2]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_ENET_TX_DATA[2]                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_TX_DATA[2]~output                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_TXD2[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_TX_DATA[3]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_ENET_TX_DATA[3]                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_TX_DATA[3]~output                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_TXD3[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_TX_EN                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_ENET_TX_EN                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_TX_EN~output                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_TX_CTL[0]                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_GSENSOR_INT                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO61[0]                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_GSENSOR_INT                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO61[0]~output                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_I2C0_SCLK                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_i2c0_inst_SCL[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_I2C0_SCLK                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_i2c0_inst_SCL[0]~output                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_I2C0_SDAT                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_i2c0_inst_SDA[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_I2C0_SDAT                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_i2c0_inst_SDA[0]~output                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_I2C1_SCLK                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_i2c1_inst_SCL[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_I2C1_SCLK                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_i2c1_inst_SCL[0]~output                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_I2C1_SDAT                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_i2c1_inst_SDA[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_I2C1_SDAT                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_i2c1_inst_SDA[0]~output                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_KEY                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO54[0]                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_KEY                                                                                                                                                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO54[0]~output                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_LED                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO53[0]                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_LED                                                                                                                                                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO53[0]~output                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_LTC_GPIO                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO40[0]                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_LTC_GPIO                                                                                                                                                                                                                                                                                                                                                             ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO40[0]~output                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_SD_CLK                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_SD_CLK                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_SD_CLK~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_CLK[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_SD_CMD                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_CMD[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_SD_CMD                                                                                                                                                                                                                                                                                                                                                               ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_CMD[0]~output                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_SD_DATA[0]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_D0[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_SD_DATA[0]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_D0[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_SD_DATA[1]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_D1[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_SD_DATA[1]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_D1[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_SD_DATA[2]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_D2[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_SD_DATA[2]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_D2[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_SD_DATA[3]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_D3[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_SD_DATA[3]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_D3[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_SPIM_CLK                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_SPIM_CLK                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_SPIM_CLK~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_SPIM_MISO                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_SPIM_MISO                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_SPIM_MISO~input                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_SPIM_MOSI                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_SPIM_MOSI                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_SPIM_MOSI~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_SPIM_SS                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_SPIM_SS                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_SPIM_SS~output                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_UART_RX                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_UART_RX                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_UART_RX~input                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_uart0_inst_RX[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_UART_TX                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_UART_TX                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_UART_TX~output                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_uart0_inst_TX[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_CLKOUT                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_USB_CLKOUT                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_USB_CLKOUT~input                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_CLK[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_DATA[0]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D0[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_USB_DATA[0]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D0[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_DATA[1]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D1[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_USB_DATA[1]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D1[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_DATA[2]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D2[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_USB_DATA[2]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D2[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_DATA[3]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D3[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_USB_DATA[3]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D3[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_DATA[4]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D4[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_USB_DATA[4]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D4[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_DATA[5]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D5[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_USB_DATA[5]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D5[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_DATA[6]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D6[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_USB_DATA[6]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D6[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_DATA[7]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D7[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_USB_DATA[7]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D7[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_DIR                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_USB_DIR                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_USB_DIR~input                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_DIR[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_NXT                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_USB_NXT                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_USB_NXT~input                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_NXT[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_STP                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_USB_STP                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_USB_STP~output                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_STP[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; KEY[0]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- KEY[0]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- KEY[0]~input                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; KEY[1]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- KEY[1]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- KEY[1]~input                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; LED[0]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- LED[0]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LED[0]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; LED[1]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- LED[1]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LED[1]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; LED[2]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- LED[2]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LED[2]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; LED[3]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- LED[3]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LED[3]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; LED[4]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- LED[4]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LED[4]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; LED[5]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- LED[5]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LED[5]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; LED[6]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- LED[6]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LED[6]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; LED[7]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- LED[7]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LED[7]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; SW[0]                                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- SW[0]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[0]~input                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; SW[1]                                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- SW[1]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[1]~input                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; SW[2]                                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- SW[2]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[2]~input                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; SW[3]                                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- SW[3]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[3]~input                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tck~input                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; altera_reserved_tdi                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- altera_reserved_tdi                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tdi~input                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; altera_reserved_tdo                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- altera_reserved_tdo                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tdo~output                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- altera_reserved_tms                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tms~input                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_cic_collector_0_clk_select                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_cic_collector_0_clk_state                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_cic_collector_0_master_addr_0_                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_cic_collector_0_master_addr_10_                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_cic_collector_0_master_addr_11_                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_cic_collector_0_master_addr_12_                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_cic_collector_0_master_addr_13_                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_cic_collector_0_master_addr_14_                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_cic_collector_0_master_addr_15_                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_cic_collector_0_master_addr_16_                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_cic_collector_0_master_addr_1_                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_cic_collector_0_master_addr_2_                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_cic_collector_0_master_addr_3_                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_cic_collector_0_master_addr_4_                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_cic_collector_0_master_addr_5_                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_cic_collector_0_master_addr_6_                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_cic_collector_0_master_addr_7_                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_cic_collector_0_master_addr_8_                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_cic_collector_0_master_addr_9_                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_cic_collector_0_master_write                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_cic_collector_0_master_writedata_0_                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_cic_collector_0_master_writedata_10_                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_cic_collector_0_master_writedata_11_                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_cic_collector_0_master_writedata_12_                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_cic_collector_0_master_writedata_13_                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_cic_collector_0_master_writedata_14_                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_cic_collector_0_master_writedata_15_                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_cic_collector_0_master_writedata_1_                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_cic_collector_0_master_writedata_2_                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_cic_collector_0_master_writedata_3_                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_cic_collector_0_master_writedata_4_                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_cic_collector_0_master_writedata_5_                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_cic_collector_0_master_writedata_6_                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_cic_collector_0_master_writedata_7_                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_cic_collector_0_master_writedata_8_                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_cic_collector_0_master_writedata_9_                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_cic_collector_0_state.00                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_cic_collector_0_state.01                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_cic_collector_0_state.10                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_cic_collector_0_state.11                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_cic_collector_0_write_cnt_0_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_cic_collector_0_write_cnt_10_                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_cic_collector_0_write_cnt_11_                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_cic_collector_0_write_cnt_12_                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_cic_collector_0_write_cnt_13_                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_cic_collector_0_write_cnt_14_                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_cic_collector_0_write_cnt_15_                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_cic_collector_0_write_cnt_16_                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_cic_collector_0_write_cnt_1_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_cic_collector_0_write_cnt_2_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_cic_collector_0_write_cnt_3_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_cic_collector_0_write_cnt_4_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_cic_collector_0_write_cnt_5_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_cic_collector_0_write_cnt_6_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_cic_collector_0_write_cnt_7_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_cic_collector_0_write_cnt_8_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_cic_collector_0_write_cnt_9_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------+----------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Resource Usage Summary                                                                                    ;
+---------------------------------------------+-----------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                       ;
+---------------------------------------------+-----------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 2630                                                                        ;
;                                             ;                                                                             ;
; Combinational ALUT usage for logic          ; 2840                                                                        ;
;     -- 7 input functions                    ; 19                                                                          ;
;     -- 6 input functions                    ; 771                                                                         ;
;     -- 5 input functions                    ; 502                                                                         ;
;     -- 4 input functions                    ; 643                                                                         ;
;     -- <=3 input functions                  ; 905                                                                         ;
;                                             ;                                                                             ;
; Dedicated logic registers                   ; 4138                                                                        ;
;                                             ;                                                                             ;
; I/O pins                                    ; 215                                                                         ;
; I/O registers                               ; 186                                                                         ;
; Total MLAB memory bits                      ; 0                                                                           ;
; Total block memory bits                     ; 811008                                                                      ;
;                                             ;                                                                             ;
; Total DSP Blocks                            ; 0                                                                           ;
;                                             ;                                                                             ;
; Total PLLs                                  ; 1                                                                           ;
;     -- PLLs                                 ; 1                                                                           ;
;                                             ;                                                                             ;
; Total DLLs                                  ; 1                                                                           ;
; Maximum fan-out node                        ; soc_system:u0|soc_system_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 2217                                                                        ;
; Total fan-out                               ; 31702                                                                       ;
; Average fan-out                             ; 3.80                                                                        ;
+---------------------------------------------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge RAM Summary                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sh84:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4096         ; 70           ; 4096         ; 70           ; 286720 ; None ;
; soc_system:u0|soc_system_onchip_memory2_adc_a:onchip_memory2_adc_a|altsyncram:the_altsyncram|altsyncram_4162:auto_generated|ALTSYNCRAM                                                                ; AUTO ; True Dual Port   ; 32768        ; 16           ; 32768        ; 16           ; 524288 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+--------------------------+
; Partition Merge Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Partition Merge
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Sun Oct  9 20:48:20 2022
Info: Command: quartus_cdb --read_settings_files=off --write_settings_files=off ADC_SoC_HIGH_SPEED_ADC_HPS -c ADC_SoC_HIGH_SPEED_ADC_HPS --merge=on
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (35007): Using synthesis netlist for partition "Top"
Info (35007): Using synthesis netlist for partition "soc_system_hps_0_hps_io_border:border" File: /home/nick/Quartus/InformA_Mic_I2S_64/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v Line: 133
Info (35007): Using synthesis netlist for partition "sld_hub:auto_hub"
Info (35007): Using synthesis netlist for partition "sld_signaltap:auto_signaltap_0"
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 173 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (35002): Resolved and merged 4 partition(s)
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 32 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Critical Warning (138067): Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically.
Warning (21074): Design contains 6 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "FPGA_CLK2_50" File: /home/nick/Quartus/InformA_Mic_I2S_64/ADC_SoC_HIGH_SPEED_ADC_HPS.v Line: 9
    Warning (15610): No output dependent on input pin "FPGA_CLK3_50" File: /home/nick/Quartus/InformA_Mic_I2S_64/ADC_SoC_HIGH_SPEED_ADC_HPS.v Line: 10
    Warning (15610): No output dependent on input pin "KEY[0]" File: /home/nick/Quartus/InformA_Mic_I2S_64/ADC_SoC_HIGH_SPEED_ADC_HPS.v Line: 13
    Warning (15610): No output dependent on input pin "KEY[1]" File: /home/nick/Quartus/InformA_Mic_I2S_64/ADC_SoC_HIGH_SPEED_ADC_HPS.v Line: 13
    Warning (15610): No output dependent on input pin "ADC_SDO" File: /home/nick/Quartus/InformA_Mic_I2S_64/ADC_SoC_HIGH_SPEED_ADC_HPS.v Line: 27
    Warning (15610): No output dependent on input pin "HPS_SPIM_MISO" File: /home/nick/Quartus/InformA_Mic_I2S_64/ADC_SoC_HIGH_SPEED_ADC_HPS.v Line: 79
Info (21057): Implemented 7120 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 25 input pins
    Info (21059): Implemented 55 output pins
    Info (21060): Implemented 139 bidirectional pins
    Info (21061): Implemented 6113 logic cells
    Info (21064): Implemented 134 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21066): Implemented 1 delay-locked loops
Info: Quartus Prime Partition Merge was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 1262 megabytes
    Info: Processing ended: Sun Oct  9 20:48:27 2022
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:06


