#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Fri Oct 11 17:31:16 2024
# Process ID: 23596
# Current directory: C:/Users/Santi/Desktop/Arquitectura de Computadoras/TP 2/uart_protocol_uart
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19132 C:\Users\Santi\Desktop\Arquitectura de Computadoras\TP 2\uart_protocol_uart\uart_protocol_fpga.xpr
# Log file: C:/Users/Santi/Desktop/Arquitectura de Computadoras/TP 2/uart_protocol_uart/vivado.log
# Journal file: C:/Users/Santi/Desktop/Arquitectura de Computadoras/TP 2/uart_protocol_uart\vivado.jou
# Running On        :Laptop-Santi
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :19045
# Processor Detail  :AMD Ryzen 9 5900HS with Radeon Graphics        
# CPU Frequency     :3294 MHz
# CPU Physical cores:8
# CPU Logical cores :16
# Host memory       :16541 MB
# Swap memory       :6442 MB
# Total Virtual     :22983 MB
# Available Virtual :6085 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Santi/Desktop/Arquitectura de Computadoras/TP 2/uart_protocol_uart/uart_protocol_fpga.xpr}
update_compile_order -fileset sources_1
close [ open {C:/Users/Santi/Desktop/Arquitectura de Computadoras/TP 2/uart_protocol_uart/uart_protocol_fpga.srcs/sources_1/new/uart_tx.v} w ]
add_files {{C:/Users/Santi/Desktop/Arquitectura de Computadoras/TP 2/uart_protocol_uart/uart_protocol_fpga.srcs/sources_1/new/uart_tx.v}}
update_compile_order -fileset sources_1
add_files -norecurse {{C:/Users/Santi/Desktop/Arquitectura de Computadoras/TP 2/uart_protocol_uart/uart_protocol_fpga.srcs/sources_1/new/uart_tx.v}}
close [ open {C:/Users/Santi/Desktop/Arquitectura de Computadoras/TP 2/uart_protocol_uart/uart_protocol_fpga.srcs/sources_1/new/a.v} w ]
add_files {{C:/Users/Santi/Desktop/Arquitectura de Computadoras/TP 2/uart_protocol_uart/uart_protocol_fpga.srcs/sources_1/new/a.v}}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{C:/Users/Santi/Desktop/Arquitectura de Computadoras/TP 2/uart_protocol_uart/uart_protocol_fpga.srcs/sources_1/new/a.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/Santi/Desktop/Arquitectura de Computadoras/TP 2/uart_protocol_uart/uart_protocol_fpga.srcs/sources_1/new/a.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {C:/Users/Santi/Desktop/Arquitectura de Computadoras/TP 2/uart_protocol_uart/uart_protocol_fpga.srcs/sim_1/new/uart_tx_tb.v} w ]
add_files -fileset sim_1 {{C:/Users/Santi/Desktop/Arquitectura de Computadoras/TP 2/uart_protocol_uart/uart_protocol_fpga.srcs/sim_1/new/uart_tx_tb.v}}
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top uart_tx [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top uart_tx_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source uart_tx_tb.tcl
run 10 us
run 10 us
close_sim
launch_simulation
source uart_tx_tb.tcl
close_sim
launch_simulation
source uart_tx_tb.tcl
close_sim
launch_simulation
launch_simulation
launch_simulation
source uart_tx_tb.tcl
close_sim
launch_simulation
source uart_tx_tb.tcl
run 10 us
run 10 us
run 10 us
close_sim
launch_simulation
source uart_tx_tb.tcl
run 10 us
run 10 us
run 10 us
close_sim
