// Activation module
// We currently support only RELU
// FIXME
// - Need to support other functions
// - Support multicycle or pipelined implementation
module activation
    import tpu_pkg::*;
#(
    parameter int COMPUTE_WIDTH = 14
)(
    // global ctrl signals
    input  logic clk,
    input  logic rst,

    // activation_ctrl -> activation_input
    input  fp16_type [COMPUTE_WIDTH-1:0] data_in,
    input  logic                         data_in_valid,
    output logic                         data_in_ready,
    input  activation_type               activation_function,

    // activation_result <- activation_ctrl
    output fp16_type [COMPUTE_WIDTH-1:0] data_out,
    output logic                         data_out_valid,
    input  logic                         data_out_ready
);

    fp16_type [COMPUTE_WIDTH-1:0] output_cs;
    logic output_valid_cs;

    assign data_out       = output_cs;
    assign data_out_valid = output_valid_cs;
    assign data_in_ready  = !output_valid_cs || data_out_ready;

    always_ff @(posedge clk) begin
        if (rst) begin
            output_cs       <= '0;
            output_valid_cs <= 1'b0;
        end
        else begin
            if (output_valid_cs && data_out_ready)
                output_valid_cs <= 1'b0;

            if (data_in_valid && data_in_ready) begin
                for (int i = 0; i < COMPUTE_WIDTH; i++) begin
                    case (activation_function)
                        no_activation:  output_cs[i] <= data_in[i];
                        relu:           output_cs[i] <= fp16_relu(data_in[i]);
                        sigmoid:        output_cs[i] <= fp16_sigmoid(data_in[i]);
                        tanh:           output_cs[i] <= fp16_tanh(data_in[i]);
                        heaviside_step: output_cs[i] <= fp16_heaviside_step(data_in[i]);
                        default:        output_cs[i] <= data_in[i];
                    endcase
                end
                output_valid_cs <= 1'b1;
            end
        end
    end
endmodule
