// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
// Date        : Fri Apr 22 21:25:05 2022
// Host        : DESKTOP-8KAKBPU running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ base_canny_edge_0_1_sim_netlist.v
// Design      : base_canny_edge_0_1
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Block_Mat_exit29635_s
   (E,
    int_ap_start_reg,
    shiftReg_ce,
    \ap_CS_fsm_reg[2]_0 ,
    ap_done_reg,
    shiftReg_ce_0,
    ap_rst_n_0,
    ap_done_reg_reg_0,
    ap_rst_n_inv,
    in,
    Duplicate_U0_ap_start,
    Q,
    col_packets_cast_loc_empty_n,
    col_packets_cast_loc_full_n,
    ap_sync_reg_Block_Mat_exit29635_U0_ap_ready,
    Block_Mat_exit29635_U0_ap_continue,
    ap_rst_n,
    packets_cast_loc_cha_empty_n,
    internal_full_n_reg,
    p_reg_reg,
    p_reg_reg_0,
    ap_clk);
  output [0:0]E;
  output int_ap_start_reg;
  output shiftReg_ce;
  output [1:0]\ap_CS_fsm_reg[2]_0 ;
  output ap_done_reg;
  output shiftReg_ce_0;
  output ap_rst_n_0;
  output ap_done_reg_reg_0;
  output ap_rst_n_inv;
  output [19:0]in;
  input Duplicate_U0_ap_start;
  input [0:0]Q;
  input col_packets_cast_loc_empty_n;
  input col_packets_cast_loc_full_n;
  input ap_sync_reg_Block_Mat_exit29635_U0_ap_ready;
  input Block_Mat_exit29635_U0_ap_continue;
  input ap_rst_n;
  input packets_cast_loc_cha_empty_n;
  input [0:0]internal_full_n_reg;
  input [19:0]p_reg_reg;
  input [8:0]p_reg_reg_0;
  input ap_clk;

  wire Block_Mat_exit29635_U0_ap_continue;
  wire Block_Mat_exit29635_U0_col_packets_cast_out_out_write;
  wire Duplicate_U0_ap_start;
  wire [0:0]E;
  wire [0:0]Q;
  wire [1:0]\ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg_n_0_[1] ;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_i_1_n_0;
  wire ap_done_reg_reg_0;
  wire [19:0]ap_return_preg;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_inv;
  wire ap_sync_reg_Block_Mat_exit29635_U0_ap_ready;
  wire col_packets_cast_loc_empty_n;
  wire col_packets_cast_loc_full_n;
  wire [19:0]grp_fu_96_p2;
  wire [19:0]in;
  wire int_ap_start_reg;
  wire [0:0]internal_full_n_reg;
  wire [19:0]p_reg_reg;
  wire [8:0]p_reg_reg_0;
  wire packets_cast_loc_cha_empty_n;
  wire shiftReg_ce;
  wire shiftReg_ce_0;

  LUT1 #(
    .INIT(2'h1)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(ap_rst_n),
        .O(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \SRL_SIG_reg[2][0]_srl3_i_1 
       (.I0(Block_Mat_exit29635_U0_ap_continue),
        .I1(\ap_CS_fsm_reg[2]_0 [1]),
        .I2(ap_done_reg),
        .O(shiftReg_ce_0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    \SRL_SIG_reg[7][0]_srl8_i_1 
       (.I0(col_packets_cast_loc_full_n),
        .I1(\ap_CS_fsm_reg[2]_0 [0]),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_Block_Mat_exit29635_U0_ap_ready),
        .I4(Duplicate_U0_ap_start),
        .O(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'h45)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(\ap_CS_fsm_reg_n_0_[1] ),
        .I1(\ap_CS_fsm_reg[2]_0 [1]),
        .I2(Block_Mat_exit29635_U0_col_packets_cast_out_out_write),
        .O(ap_NS_fsm[0]));
  LUT3 #(
    .INIT(8'h02)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(Block_Mat_exit29635_U0_col_packets_cast_out_out_write),
        .I1(\ap_CS_fsm_reg_n_0_[1] ),
        .I2(\ap_CS_fsm_reg[2]_0 [1]),
        .O(ap_NS_fsm[1]));
  LUT5 #(
    .INIT(32'h00080000)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(\ap_CS_fsm_reg[2]_0 [0]),
        .I1(col_packets_cast_loc_full_n),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_Block_Mat_exit29635_U0_ap_ready),
        .I4(Duplicate_U0_ap_start),
        .O(Block_Mat_exit29635_U0_col_packets_cast_out_out_write));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg[2]_0 [0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(\ap_CS_fsm_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[1] ),
        .Q(\ap_CS_fsm_reg[2]_0 [1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    ap_done_reg_i_1
       (.I0(ap_done_reg),
        .I1(\ap_CS_fsm_reg[2]_0 [1]),
        .I2(ap_rst_n),
        .I3(Block_Mat_exit29635_U0_ap_continue),
        .O(ap_done_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_i_1_n_0),
        .Q(ap_done_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [1]),
        .D(grp_fu_96_p2[0]),
        .Q(ap_return_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [1]),
        .D(grp_fu_96_p2[10]),
        .Q(ap_return_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [1]),
        .D(grp_fu_96_p2[11]),
        .Q(ap_return_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[12] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [1]),
        .D(grp_fu_96_p2[12]),
        .Q(ap_return_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[13] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [1]),
        .D(grp_fu_96_p2[13]),
        .Q(ap_return_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[14] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [1]),
        .D(grp_fu_96_p2[14]),
        .Q(ap_return_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[15] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [1]),
        .D(grp_fu_96_p2[15]),
        .Q(ap_return_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[16] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [1]),
        .D(grp_fu_96_p2[16]),
        .Q(ap_return_preg[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[17] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [1]),
        .D(grp_fu_96_p2[17]),
        .Q(ap_return_preg[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[18] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [1]),
        .D(grp_fu_96_p2[18]),
        .Q(ap_return_preg[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[19] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [1]),
        .D(grp_fu_96_p2[19]),
        .Q(ap_return_preg[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [1]),
        .D(grp_fu_96_p2[1]),
        .Q(ap_return_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [1]),
        .D(grp_fu_96_p2[2]),
        .Q(ap_return_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [1]),
        .D(grp_fu_96_p2[3]),
        .Q(ap_return_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [1]),
        .D(grp_fu_96_p2[4]),
        .Q(ap_return_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [1]),
        .D(grp_fu_96_p2[5]),
        .Q(ap_return_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [1]),
        .D(grp_fu_96_p2[6]),
        .Q(ap_return_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [1]),
        .D(grp_fu_96_p2[7]),
        .Q(ap_return_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [1]),
        .D(grp_fu_96_p2[8]),
        .Q(ap_return_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 [1]),
        .D(grp_fu_96_p2[9]),
        .Q(ap_return_preg[9]),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canny_edge_mul_mubkb canny_edge_mul_mubkb_U1
       (.Duplicate_U0_ap_start(Duplicate_U0_ap_start),
        .Q(\ap_CS_fsm_reg[2]_0 ),
        .ap_clk(ap_clk),
        .ap_return_preg(ap_return_preg),
        .ap_sync_reg_Block_Mat_exit29635_U0_ap_ready(ap_sync_reg_Block_Mat_exit29635_U0_ap_ready),
        .col_packets_cast_loc_full_n(col_packets_cast_loc_full_n),
        .in(in),
        .out(grp_fu_96_p2),
        .p_reg_reg(p_reg_reg),
        .p_reg_reg_0(p_reg_reg_0),
        .p_reg_reg_1(ap_done_reg));
  LUT6 #(
    .INIT(64'h57FF555555555555)) 
    internal_full_n_i_2__0
       (.I0(ap_rst_n),
        .I1(ap_done_reg),
        .I2(\ap_CS_fsm_reg[2]_0 [1]),
        .I3(Block_Mat_exit29635_U0_ap_continue),
        .I4(packets_cast_loc_cha_empty_n),
        .I5(internal_full_n_reg),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \mOutPtr[2]_i_2 
       (.I0(ap_done_reg),
        .I1(\ap_CS_fsm_reg[2]_0 [1]),
        .I2(Block_Mat_exit29635_U0_ap_continue),
        .O(ap_done_reg_reg_0));
  LUT4 #(
    .INIT(16'h9555)) 
    \mOutPtr[3]_i_1 
       (.I0(int_ap_start_reg),
        .I1(Duplicate_U0_ap_start),
        .I2(Q),
        .I3(col_packets_cast_loc_empty_n),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hFDFFFFFF)) 
    \mOutPtr[3]_i_3 
       (.I0(Duplicate_U0_ap_start),
        .I1(ap_sync_reg_Block_Mat_exit29635_U0_ap_ready),
        .I2(ap_done_reg),
        .I3(\ap_CS_fsm_reg[2]_0 [0]),
        .I4(col_packets_cast_loc_full_n),
        .O(int_ap_start_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Duplicate_canny
   (Q,
    \t_V_4_reg_167_reg[10]_0 ,
    Duplicate_U0_src_data_stream_V_read,
    \t_V_reg_156_reg[10]_0 ,
    mOutPtr110_out,
    E,
    ap_enable_reg_pp0_iter1_reg_0,
    internal_full_n_reg,
    ap_enable_reg_pp0_iter1_reg_1,
    ap_clk,
    ap_rst_n,
    Duplicate_U0_ap_start,
    \ap_CS_fsm_reg[2]_i_2_0 ,
    \ap_CS_fsm_reg[3]_i_2_0 ,
    src_bw_data_stream_0_empty_n,
    src1_data_stream_0_s_full_n,
    src2_data_stream_0_s_full_n,
    S,
    \t_V_4_reg_167_reg[0]_0 ,
    internal_full_n_reg_0,
    SS);
  output [0:0]Q;
  output [1:0]\t_V_4_reg_167_reg[10]_0 ;
  output Duplicate_U0_src_data_stream_V_read;
  output [1:0]\t_V_reg_156_reg[10]_0 ;
  output mOutPtr110_out;
  output [0:0]E;
  output ap_enable_reg_pp0_iter1_reg_0;
  output [0:0]internal_full_n_reg;
  output ap_enable_reg_pp0_iter1_reg_1;
  input ap_clk;
  input ap_rst_n;
  input Duplicate_U0_ap_start;
  input [8:0]\ap_CS_fsm_reg[2]_i_2_0 ;
  input [8:0]\ap_CS_fsm_reg[3]_i_2_0 ;
  input src_bw_data_stream_0_empty_n;
  input src1_data_stream_0_s_full_n;
  input src2_data_stream_0_s_full_n;
  input [0:0]S;
  input [0:0]\t_V_4_reg_167_reg[0]_0 ;
  input internal_full_n_reg_0;
  input [0:0]SS;

  wire Duplicate_U0_ap_start;
  wire Duplicate_U0_src_data_stream_V_read;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]S;
  wire [0:0]SS;
  wire \ap_CS_fsm[2]_i_4_n_0 ;
  wire \ap_CS_fsm[2]_i_5_n_0 ;
  wire \ap_CS_fsm[2]_i_6_n_0 ;
  wire \ap_CS_fsm[3]_i_5_n_0 ;
  wire \ap_CS_fsm[3]_i_6_n_0 ;
  wire \ap_CS_fsm[3]_i_7_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire [8:0]\ap_CS_fsm_reg[2]_i_2_0 ;
  wire \ap_CS_fsm_reg[2]_i_2_n_1 ;
  wire \ap_CS_fsm_reg[2]_i_2_n_2 ;
  wire \ap_CS_fsm_reg[2]_i_2_n_3 ;
  wire [8:0]\ap_CS_fsm_reg[3]_i_2_0 ;
  wire \ap_CS_fsm_reg[3]_i_2_n_1 ;
  wire \ap_CS_fsm_reg[3]_i_2_n_2 ;
  wire \ap_CS_fsm_reg[3]_i_2_n_3 ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state5;
  wire [3:0]ap_NS_fsm;
  wire ap_block_pp0_stage0_11001;
  wire ap_clk;
  wire ap_condition_pp0_exit_iter0_state3;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter00;
  wire ap_enable_reg_pp0_iter0_i_1__0_n_0;
  wire ap_enable_reg_pp0_iter1_i_1__0_n_0;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter1_reg_1;
  wire ap_enable_reg_pp0_iter1_reg_n_0;
  wire ap_rst_n;
  wire exitcond7_fu_190_p2;
  wire \exitcond_reg_235[0]_i_1_n_0 ;
  wire \exitcond_reg_235_reg_n_0_[0] ;
  wire [10:0]i_V_fu_195_p2;
  wire [10:0]i_V_reg_230;
  wire \i_V_reg_230[10]_i_2_n_0 ;
  wire [0:0]internal_full_n_reg;
  wire internal_full_n_reg_0;
  wire [10:0]j_V_fu_210_p2;
  wire mOutPtr110_out;
  wire src1_data_stream_0_s_full_n;
  wire src2_data_stream_0_s_full_n;
  wire src_bw_data_stream_0_empty_n;
  wire t_V_4_reg_167;
  wire t_V_4_reg_1670;
  wire \t_V_4_reg_167[10]_i_4_n_0 ;
  wire \t_V_4_reg_167[10]_i_5_n_0 ;
  wire [8:0]t_V_4_reg_167_reg;
  wire [0:0]\t_V_4_reg_167_reg[0]_0 ;
  wire [1:0]\t_V_4_reg_167_reg[10]_0 ;
  wire t_V_reg_156;
  wire [1:0]\t_V_reg_156_reg[10]_0 ;
  wire \t_V_reg_156_reg_n_0_[0] ;
  wire \t_V_reg_156_reg_n_0_[1] ;
  wire \t_V_reg_156_reg_n_0_[2] ;
  wire \t_V_reg_156_reg_n_0_[3] ;
  wire \t_V_reg_156_reg_n_0_[4] ;
  wire \t_V_reg_156_reg_n_0_[5] ;
  wire \t_V_reg_156_reg_n_0_[6] ;
  wire \t_V_reg_156_reg_n_0_[7] ;
  wire \t_V_reg_156_reg_n_0_[8] ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_2_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \SRL_SIG[0][7]_i_1__0 
       (.I0(src1_data_stream_0_s_full_n),
        .I1(src_bw_data_stream_0_empty_n),
        .I2(src2_data_stream_0_s_full_n),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\exitcond_reg_235_reg_n_0_[0] ),
        .I5(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(E));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \SRL_SIG[0][7]_i_1__1 
       (.I0(src2_data_stream_0_s_full_n),
        .I1(src_bw_data_stream_0_empty_n),
        .I2(src1_data_stream_0_s_full_n),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\exitcond_reg_235_reg_n_0_[0] ),
        .I5(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(internal_full_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_CS_fsm[0]_i_1__1 
       (.I0(Duplicate_U0_ap_start),
        .I1(Q),
        .I2(exitcond7_fu_190_p2),
        .I3(ap_CS_fsm_state2),
        .O(ap_NS_fsm[0]));
  LUT3 #(
    .INIT(8'hF8)) 
    \ap_CS_fsm[1]_i_1__1 
       (.I0(Duplicate_U0_ap_start),
        .I1(Q),
        .I2(ap_CS_fsm_state5),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'hF4FFFFFF44444444)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(exitcond7_fu_190_p2),
        .I1(ap_CS_fsm_state2),
        .I2(ap_block_pp0_stage0_11001),
        .I3(ap_condition_pp0_exit_iter0_state3),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_4 
       (.I0(\t_V_reg_156_reg_n_0_[6] ),
        .I1(\ap_CS_fsm_reg[2]_i_2_0 [6]),
        .I2(\ap_CS_fsm_reg[2]_i_2_0 [8]),
        .I3(\t_V_reg_156_reg_n_0_[8] ),
        .I4(\ap_CS_fsm_reg[2]_i_2_0 [7]),
        .I5(\t_V_reg_156_reg_n_0_[7] ),
        .O(\ap_CS_fsm[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_5 
       (.I0(\t_V_reg_156_reg_n_0_[3] ),
        .I1(\ap_CS_fsm_reg[2]_i_2_0 [3]),
        .I2(\ap_CS_fsm_reg[2]_i_2_0 [5]),
        .I3(\t_V_reg_156_reg_n_0_[5] ),
        .I4(\ap_CS_fsm_reg[2]_i_2_0 [4]),
        .I5(\t_V_reg_156_reg_n_0_[4] ),
        .O(\ap_CS_fsm[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_6 
       (.I0(\t_V_reg_156_reg_n_0_[0] ),
        .I1(\ap_CS_fsm_reg[2]_i_2_0 [0]),
        .I2(\ap_CS_fsm_reg[2]_i_2_0 [2]),
        .I3(\t_V_reg_156_reg_n_0_[2] ),
        .I4(\ap_CS_fsm_reg[2]_i_2_0 [1]),
        .I5(\t_V_reg_156_reg_n_0_[1] ),
        .O(\ap_CS_fsm[2]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \ap_CS_fsm[3]_i_1__0 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_condition_pp0_exit_iter0_state3),
        .I3(ap_block_pp0_stage0_11001),
        .O(ap_NS_fsm[3]));
  LUT5 #(
    .INIT(32'h13330000)) 
    \ap_CS_fsm[3]_i_3 
       (.I0(src_bw_data_stream_0_empty_n),
        .I1(\exitcond_reg_235_reg_n_0_[0] ),
        .I2(src1_data_stream_0_s_full_n),
        .I3(src2_data_stream_0_s_full_n),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(ap_block_pp0_stage0_11001));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_5 
       (.I0(t_V_4_reg_167_reg[6]),
        .I1(\ap_CS_fsm_reg[3]_i_2_0 [6]),
        .I2(\ap_CS_fsm_reg[3]_i_2_0 [8]),
        .I3(t_V_4_reg_167_reg[8]),
        .I4(\ap_CS_fsm_reg[3]_i_2_0 [7]),
        .I5(t_V_4_reg_167_reg[7]),
        .O(\ap_CS_fsm[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_6 
       (.I0(t_V_4_reg_167_reg[3]),
        .I1(\ap_CS_fsm_reg[3]_i_2_0 [3]),
        .I2(\ap_CS_fsm_reg[3]_i_2_0 [5]),
        .I3(t_V_4_reg_167_reg[5]),
        .I4(\ap_CS_fsm_reg[3]_i_2_0 [4]),
        .I5(t_V_4_reg_167_reg[4]),
        .O(\ap_CS_fsm[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_7 
       (.I0(t_V_4_reg_167_reg[0]),
        .I1(\ap_CS_fsm_reg[3]_i_2_0 [0]),
        .I2(\ap_CS_fsm_reg[3]_i_2_0 [2]),
        .I3(t_V_4_reg_167_reg[2]),
        .I4(\ap_CS_fsm_reg[3]_i_2_0 [1]),
        .I5(t_V_4_reg_167_reg[1]),
        .O(\ap_CS_fsm[3]_i_7_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(SS));
  CARRY4 \ap_CS_fsm_reg[2]_i_2 
       (.CI(1'b0),
        .CO({exitcond7_fu_190_p2,\ap_CS_fsm_reg[2]_i_2_n_1 ,\ap_CS_fsm_reg[2]_i_2_n_2 ,\ap_CS_fsm_reg[2]_i_2_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_2_O_UNCONNECTED [3:0]),
        .S({S,\ap_CS_fsm[2]_i_4_n_0 ,\ap_CS_fsm[2]_i_5_n_0 ,\ap_CS_fsm[2]_i_6_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state5),
        .R(SS));
  CARRY4 \ap_CS_fsm_reg[3]_i_2 
       (.CI(1'b0),
        .CO({ap_condition_pp0_exit_iter0_state3,\ap_CS_fsm_reg[3]_i_2_n_1 ,\ap_CS_fsm_reg[3]_i_2_n_2 ,\ap_CS_fsm_reg[3]_i_2_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[3]_i_2_O_UNCONNECTED [3:0]),
        .S({\t_V_4_reg_167_reg[0]_0 ,\ap_CS_fsm[3]_i_5_n_0 ,\ap_CS_fsm[3]_i_6_n_0 ,\ap_CS_fsm[3]_i_7_n_0 }));
  LUT6 #(
    .INIT(64'h0000AE00AE00AE00)) 
    ap_enable_reg_pp0_iter0_i_1__0
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_state2),
        .I2(exitcond7_fu_190_p2),
        .I3(ap_rst_n),
        .I4(\t_V_4_reg_167[10]_i_4_n_0 ),
        .I5(ap_condition_pp0_exit_iter0_state3),
        .O(ap_enable_reg_pp0_iter0_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__0_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00A000A00000C0C0)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_rst_n),
        .I3(ap_enable_reg_pp0_iter00),
        .I4(ap_condition_pp0_exit_iter0_state3),
        .I5(ap_block_pp0_stage0_11001),
        .O(ap_enable_reg_pp0_iter1_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ap_enable_reg_pp0_iter1_i_2__0
       (.I0(ap_CS_fsm_state2),
        .I1(exitcond7_fu_190_p2),
        .O(ap_enable_reg_pp0_iter00));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__0_n_0),
        .Q(ap_enable_reg_pp0_iter1_reg_n_0),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \exitcond_reg_235[0]_i_1 
       (.I0(ap_condition_pp0_exit_iter0_state3),
        .I1(\t_V_4_reg_167[10]_i_4_n_0 ),
        .I2(\exitcond_reg_235_reg_n_0_[0] ),
        .O(\exitcond_reg_235[0]_i_1_n_0 ));
  FDRE \exitcond_reg_235_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_reg_235[0]_i_1_n_0 ),
        .Q(\exitcond_reg_235_reg_n_0_[0] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \i_V_reg_230[0]_i_1 
       (.I0(\t_V_reg_156_reg_n_0_[0] ),
        .O(i_V_fu_195_p2[0]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_V_reg_230[10]_i_1 
       (.I0(\t_V_reg_156_reg_n_0_[8] ),
        .I1(\t_V_reg_156_reg_n_0_[6] ),
        .I2(\i_V_reg_230[10]_i_2_n_0 ),
        .I3(\t_V_reg_156_reg_n_0_[7] ),
        .I4(\t_V_reg_156_reg[10]_0 [0]),
        .I5(\t_V_reg_156_reg[10]_0 [1]),
        .O(i_V_fu_195_p2[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \i_V_reg_230[10]_i_2 
       (.I0(\t_V_reg_156_reg_n_0_[5] ),
        .I1(\t_V_reg_156_reg_n_0_[3] ),
        .I2(\t_V_reg_156_reg_n_0_[1] ),
        .I3(\t_V_reg_156_reg_n_0_[0] ),
        .I4(\t_V_reg_156_reg_n_0_[2] ),
        .I5(\t_V_reg_156_reg_n_0_[4] ),
        .O(\i_V_reg_230[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_V_reg_230[1]_i_1 
       (.I0(\t_V_reg_156_reg_n_0_[0] ),
        .I1(\t_V_reg_156_reg_n_0_[1] ),
        .O(i_V_fu_195_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_V_reg_230[2]_i_1 
       (.I0(\t_V_reg_156_reg_n_0_[0] ),
        .I1(\t_V_reg_156_reg_n_0_[1] ),
        .I2(\t_V_reg_156_reg_n_0_[2] ),
        .O(i_V_fu_195_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_V_reg_230[3]_i_1 
       (.I0(\t_V_reg_156_reg_n_0_[1] ),
        .I1(\t_V_reg_156_reg_n_0_[0] ),
        .I2(\t_V_reg_156_reg_n_0_[2] ),
        .I3(\t_V_reg_156_reg_n_0_[3] ),
        .O(i_V_fu_195_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_V_reg_230[4]_i_1 
       (.I0(\t_V_reg_156_reg_n_0_[2] ),
        .I1(\t_V_reg_156_reg_n_0_[0] ),
        .I2(\t_V_reg_156_reg_n_0_[1] ),
        .I3(\t_V_reg_156_reg_n_0_[3] ),
        .I4(\t_V_reg_156_reg_n_0_[4] ),
        .O(i_V_fu_195_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_V_reg_230[5]_i_1 
       (.I0(\t_V_reg_156_reg_n_0_[3] ),
        .I1(\t_V_reg_156_reg_n_0_[1] ),
        .I2(\t_V_reg_156_reg_n_0_[0] ),
        .I3(\t_V_reg_156_reg_n_0_[2] ),
        .I4(\t_V_reg_156_reg_n_0_[4] ),
        .I5(\t_V_reg_156_reg_n_0_[5] ),
        .O(i_V_fu_195_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_V_reg_230[6]_i_1 
       (.I0(\i_V_reg_230[10]_i_2_n_0 ),
        .I1(\t_V_reg_156_reg_n_0_[6] ),
        .O(i_V_fu_195_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_V_reg_230[7]_i_1 
       (.I0(\i_V_reg_230[10]_i_2_n_0 ),
        .I1(\t_V_reg_156_reg_n_0_[6] ),
        .I2(\t_V_reg_156_reg_n_0_[7] ),
        .O(i_V_fu_195_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_V_reg_230[8]_i_1 
       (.I0(\t_V_reg_156_reg_n_0_[6] ),
        .I1(\i_V_reg_230[10]_i_2_n_0 ),
        .I2(\t_V_reg_156_reg_n_0_[7] ),
        .I3(\t_V_reg_156_reg_n_0_[8] ),
        .O(i_V_fu_195_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_V_reg_230[9]_i_1 
       (.I0(\t_V_reg_156_reg_n_0_[7] ),
        .I1(\i_V_reg_230[10]_i_2_n_0 ),
        .I2(\t_V_reg_156_reg_n_0_[6] ),
        .I3(\t_V_reg_156_reg_n_0_[8] ),
        .I4(\t_V_reg_156_reg[10]_0 [0]),
        .O(i_V_fu_195_p2[9]));
  FDRE \i_V_reg_230_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_195_p2[0]),
        .Q(i_V_reg_230[0]),
        .R(1'b0));
  FDRE \i_V_reg_230_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_195_p2[10]),
        .Q(i_V_reg_230[10]),
        .R(1'b0));
  FDRE \i_V_reg_230_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_195_p2[1]),
        .Q(i_V_reg_230[1]),
        .R(1'b0));
  FDRE \i_V_reg_230_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_195_p2[2]),
        .Q(i_V_reg_230[2]),
        .R(1'b0));
  FDRE \i_V_reg_230_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_195_p2[3]),
        .Q(i_V_reg_230[3]),
        .R(1'b0));
  FDRE \i_V_reg_230_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_195_p2[4]),
        .Q(i_V_reg_230[4]),
        .R(1'b0));
  FDRE \i_V_reg_230_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_195_p2[5]),
        .Q(i_V_reg_230[5]),
        .R(1'b0));
  FDRE \i_V_reg_230_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_195_p2[6]),
        .Q(i_V_reg_230[6]),
        .R(1'b0));
  FDRE \i_V_reg_230_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_195_p2[7]),
        .Q(i_V_reg_230[7]),
        .R(1'b0));
  FDRE \i_V_reg_230_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_195_p2[8]),
        .Q(i_V_reg_230[8]),
        .R(1'b0));
  FDRE \i_V_reg_230_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_195_p2[9]),
        .Q(i_V_reg_230[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h80)) 
    internal_full_n_i_3
       (.I0(Duplicate_U0_src_data_stream_V_read),
        .I1(src_bw_data_stream_0_empty_n),
        .I2(internal_full_n_reg_0),
        .O(mOutPtr110_out));
  LUT6 #(
    .INIT(64'hDFFFFFFFFFFFFFFF)) 
    \mOutPtr[1]_i_2__0 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(\exitcond_reg_235_reg_n_0_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(src2_data_stream_0_s_full_n),
        .I4(src_bw_data_stream_0_empty_n),
        .I5(src1_data_stream_0_s_full_n),
        .O(ap_enable_reg_pp0_iter1_reg_0));
  LUT6 #(
    .INIT(64'hDFFFFFFFFFFFFFFF)) 
    \mOutPtr[1]_i_2__1 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(\exitcond_reg_235_reg_n_0_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(src1_data_stream_0_s_full_n),
        .I4(src_bw_data_stream_0_empty_n),
        .I5(src2_data_stream_0_s_full_n),
        .O(ap_enable_reg_pp0_iter1_reg_1));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \mOutPtr[1]_i_3 
       (.I0(src_bw_data_stream_0_empty_n),
        .I1(src1_data_stream_0_s_full_n),
        .I2(src2_data_stream_0_s_full_n),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\exitcond_reg_235_reg_n_0_[0] ),
        .I5(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(Duplicate_U0_src_data_stream_V_read));
  LUT1 #(
    .INIT(2'h1)) 
    \t_V_4_reg_167[0]_i_1 
       (.I0(t_V_4_reg_167_reg[0]),
        .O(j_V_fu_210_p2[0]));
  LUT5 #(
    .INIT(32'h00DF0000)) 
    \t_V_4_reg_167[10]_i_1 
       (.I0(\t_V_4_reg_167[10]_i_4_n_0 ),
        .I1(ap_condition_pp0_exit_iter0_state3),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(exitcond7_fu_190_p2),
        .I4(ap_CS_fsm_state2),
        .O(t_V_4_reg_167));
  LUT3 #(
    .INIT(8'h20)) 
    \t_V_4_reg_167[10]_i_2 
       (.I0(\t_V_4_reg_167[10]_i_4_n_0 ),
        .I1(ap_condition_pp0_exit_iter0_state3),
        .I2(ap_enable_reg_pp0_iter0),
        .O(t_V_4_reg_1670));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \t_V_4_reg_167[10]_i_3 
       (.I0(t_V_4_reg_167_reg[8]),
        .I1(t_V_4_reg_167_reg[6]),
        .I2(\t_V_4_reg_167[10]_i_5_n_0 ),
        .I3(t_V_4_reg_167_reg[7]),
        .I4(\t_V_4_reg_167_reg[10]_0 [0]),
        .I5(\t_V_4_reg_167_reg[10]_0 [1]),
        .O(j_V_fu_210_p2[10]));
  LUT6 #(
    .INIT(64'hAAAAA222AAAA2222)) 
    \t_V_4_reg_167[10]_i_4 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(src2_data_stream_0_s_full_n),
        .I3(src1_data_stream_0_s_full_n),
        .I4(\exitcond_reg_235_reg_n_0_[0] ),
        .I5(src_bw_data_stream_0_empty_n),
        .O(\t_V_4_reg_167[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \t_V_4_reg_167[10]_i_5 
       (.I0(t_V_4_reg_167_reg[5]),
        .I1(t_V_4_reg_167_reg[3]),
        .I2(t_V_4_reg_167_reg[1]),
        .I3(t_V_4_reg_167_reg[0]),
        .I4(t_V_4_reg_167_reg[2]),
        .I5(t_V_4_reg_167_reg[4]),
        .O(\t_V_4_reg_167[10]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \t_V_4_reg_167[1]_i_1 
       (.I0(t_V_4_reg_167_reg[0]),
        .I1(t_V_4_reg_167_reg[1]),
        .O(j_V_fu_210_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \t_V_4_reg_167[2]_i_1 
       (.I0(t_V_4_reg_167_reg[0]),
        .I1(t_V_4_reg_167_reg[1]),
        .I2(t_V_4_reg_167_reg[2]),
        .O(j_V_fu_210_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \t_V_4_reg_167[3]_i_1 
       (.I0(t_V_4_reg_167_reg[1]),
        .I1(t_V_4_reg_167_reg[0]),
        .I2(t_V_4_reg_167_reg[2]),
        .I3(t_V_4_reg_167_reg[3]),
        .O(j_V_fu_210_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \t_V_4_reg_167[4]_i_1 
       (.I0(t_V_4_reg_167_reg[2]),
        .I1(t_V_4_reg_167_reg[0]),
        .I2(t_V_4_reg_167_reg[1]),
        .I3(t_V_4_reg_167_reg[3]),
        .I4(t_V_4_reg_167_reg[4]),
        .O(j_V_fu_210_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \t_V_4_reg_167[5]_i_1 
       (.I0(t_V_4_reg_167_reg[3]),
        .I1(t_V_4_reg_167_reg[1]),
        .I2(t_V_4_reg_167_reg[0]),
        .I3(t_V_4_reg_167_reg[2]),
        .I4(t_V_4_reg_167_reg[4]),
        .I5(t_V_4_reg_167_reg[5]),
        .O(j_V_fu_210_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \t_V_4_reg_167[6]_i_1 
       (.I0(\t_V_4_reg_167[10]_i_5_n_0 ),
        .I1(t_V_4_reg_167_reg[6]),
        .O(j_V_fu_210_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \t_V_4_reg_167[7]_i_1 
       (.I0(\t_V_4_reg_167[10]_i_5_n_0 ),
        .I1(t_V_4_reg_167_reg[6]),
        .I2(t_V_4_reg_167_reg[7]),
        .O(j_V_fu_210_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \t_V_4_reg_167[8]_i_1 
       (.I0(t_V_4_reg_167_reg[6]),
        .I1(\t_V_4_reg_167[10]_i_5_n_0 ),
        .I2(t_V_4_reg_167_reg[7]),
        .I3(t_V_4_reg_167_reg[8]),
        .O(j_V_fu_210_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \t_V_4_reg_167[9]_i_1 
       (.I0(t_V_4_reg_167_reg[7]),
        .I1(\t_V_4_reg_167[10]_i_5_n_0 ),
        .I2(t_V_4_reg_167_reg[6]),
        .I3(t_V_4_reg_167_reg[8]),
        .I4(\t_V_4_reg_167_reg[10]_0 [0]),
        .O(j_V_fu_210_p2[9]));
  FDRE \t_V_4_reg_167_reg[0] 
       (.C(ap_clk),
        .CE(t_V_4_reg_1670),
        .D(j_V_fu_210_p2[0]),
        .Q(t_V_4_reg_167_reg[0]),
        .R(t_V_4_reg_167));
  FDRE \t_V_4_reg_167_reg[10] 
       (.C(ap_clk),
        .CE(t_V_4_reg_1670),
        .D(j_V_fu_210_p2[10]),
        .Q(\t_V_4_reg_167_reg[10]_0 [1]),
        .R(t_V_4_reg_167));
  FDRE \t_V_4_reg_167_reg[1] 
       (.C(ap_clk),
        .CE(t_V_4_reg_1670),
        .D(j_V_fu_210_p2[1]),
        .Q(t_V_4_reg_167_reg[1]),
        .R(t_V_4_reg_167));
  FDRE \t_V_4_reg_167_reg[2] 
       (.C(ap_clk),
        .CE(t_V_4_reg_1670),
        .D(j_V_fu_210_p2[2]),
        .Q(t_V_4_reg_167_reg[2]),
        .R(t_V_4_reg_167));
  FDRE \t_V_4_reg_167_reg[3] 
       (.C(ap_clk),
        .CE(t_V_4_reg_1670),
        .D(j_V_fu_210_p2[3]),
        .Q(t_V_4_reg_167_reg[3]),
        .R(t_V_4_reg_167));
  FDRE \t_V_4_reg_167_reg[4] 
       (.C(ap_clk),
        .CE(t_V_4_reg_1670),
        .D(j_V_fu_210_p2[4]),
        .Q(t_V_4_reg_167_reg[4]),
        .R(t_V_4_reg_167));
  FDRE \t_V_4_reg_167_reg[5] 
       (.C(ap_clk),
        .CE(t_V_4_reg_1670),
        .D(j_V_fu_210_p2[5]),
        .Q(t_V_4_reg_167_reg[5]),
        .R(t_V_4_reg_167));
  FDRE \t_V_4_reg_167_reg[6] 
       (.C(ap_clk),
        .CE(t_V_4_reg_1670),
        .D(j_V_fu_210_p2[6]),
        .Q(t_V_4_reg_167_reg[6]),
        .R(t_V_4_reg_167));
  FDRE \t_V_4_reg_167_reg[7] 
       (.C(ap_clk),
        .CE(t_V_4_reg_1670),
        .D(j_V_fu_210_p2[7]),
        .Q(t_V_4_reg_167_reg[7]),
        .R(t_V_4_reg_167));
  FDRE \t_V_4_reg_167_reg[8] 
       (.C(ap_clk),
        .CE(t_V_4_reg_1670),
        .D(j_V_fu_210_p2[8]),
        .Q(t_V_4_reg_167_reg[8]),
        .R(t_V_4_reg_167));
  FDRE \t_V_4_reg_167_reg[9] 
       (.C(ap_clk),
        .CE(t_V_4_reg_1670),
        .D(j_V_fu_210_p2[9]),
        .Q(\t_V_4_reg_167_reg[10]_0 [0]),
        .R(t_V_4_reg_167));
  LUT3 #(
    .INIT(8'h08)) 
    \t_V_reg_156[10]_i_1 
       (.I0(Q),
        .I1(Duplicate_U0_ap_start),
        .I2(ap_CS_fsm_state5),
        .O(t_V_reg_156));
  FDRE \t_V_reg_156_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_230[0]),
        .Q(\t_V_reg_156_reg_n_0_[0] ),
        .R(t_V_reg_156));
  FDRE \t_V_reg_156_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_230[10]),
        .Q(\t_V_reg_156_reg[10]_0 [1]),
        .R(t_V_reg_156));
  FDRE \t_V_reg_156_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_230[1]),
        .Q(\t_V_reg_156_reg_n_0_[1] ),
        .R(t_V_reg_156));
  FDRE \t_V_reg_156_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_230[2]),
        .Q(\t_V_reg_156_reg_n_0_[2] ),
        .R(t_V_reg_156));
  FDRE \t_V_reg_156_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_230[3]),
        .Q(\t_V_reg_156_reg_n_0_[3] ),
        .R(t_V_reg_156));
  FDRE \t_V_reg_156_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_230[4]),
        .Q(\t_V_reg_156_reg_n_0_[4] ),
        .R(t_V_reg_156));
  FDRE \t_V_reg_156_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_230[5]),
        .Q(\t_V_reg_156_reg_n_0_[5] ),
        .R(t_V_reg_156));
  FDRE \t_V_reg_156_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_230[6]),
        .Q(\t_V_reg_156_reg_n_0_[6] ),
        .R(t_V_reg_156));
  FDRE \t_V_reg_156_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_230[7]),
        .Q(\t_V_reg_156_reg_n_0_[7] ),
        .R(t_V_reg_156));
  FDRE \t_V_reg_156_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_230[8]),
        .Q(\t_V_reg_156_reg_n_0_[8] ),
        .R(t_V_reg_156));
  FDRE \t_V_reg_156_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_230[9]),
        .Q(\t_V_reg_156_reg[10]_0 [0]),
        .R(t_V_reg_156));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_canny
   (D,
    \tmp_121_reg_1568_reg[0]_0 ,
    tmp_80_reg_1528,
    tmp_116_reg_1518,
    \tmp_68_reg_1464_reg[11]_0 ,
    \ImagLoc_x_reg_1562_reg[0]_0 ,
    \p_assign_6_2_reg_1500_reg[0]_0 ,
    \p_assign_6_1_reg_1482_reg[1]_0 ,
    \p_assign_6_2_reg_1500_reg[11]_0 ,
    \p_assign_6_1_reg_1482_reg[0]_0 ,
    Q,
    \p_assign_6_1_reg_1482_reg[11]_0 ,
    \p_p2_i_i_reg_1574_reg[1]_0 ,
    \p_assign_7_1_reg_1495_reg[1]_0 ,
    ap_enable_reg_pp0_iter2_reg_0,
    \ImagLoc_x_reg_1562_reg[10]_0 ,
    \p_p2_i_i_reg_1574_reg[2]_0 ,
    \p_p2_i_i_reg_1574_reg[3]_0 ,
    \p_p2_i_i_reg_1574_reg[4]_0 ,
    \p_p2_i_i_reg_1574_reg[5]_0 ,
    \p_p2_i_i_reg_1574_reg[6]_0 ,
    \p_p2_i_i_reg_1574_reg[7]_0 ,
    \p_p2_i_i_reg_1574_reg[8]_0 ,
    \p_p2_i_i_reg_1574_reg[9]_0 ,
    \p_p2_i_i_reg_1574_reg[10]_0 ,
    int_ap_start_reg,
    \t_V_3_reg_320_reg[10]_0 ,
    \p_assign_6_2_reg_1500_reg[10]_0 ,
    \p_assign_6_1_reg_1482_reg[10]_0 ,
    \tmp_68_reg_1464_reg[10]_0 ,
    \ap_CS_fsm_reg[1]_0 ,
    mOutPtr110_out,
    E,
    \ap_reg_pp0_iter9_or_cond_i_reg_1580_reg[0]_0 ,
    \tmp_77_reg_1523_reg[1]_0 ,
    p_dst_data_stream_V_din,
    ap_clk,
    ap_rst_n_inv,
    row_assign_10_2_t_fu_796_p2,
    tmp_117_fu_787_p2,
    S,
    \exitcond388_i_reg_1553_reg[0]_0 ,
    DI,
    \brmerge_reg_1598_reg[0]_0 ,
    \brmerge_reg_1598_reg[0]_1 ,
    \tmp_58_reg_1435_reg[0]_0 ,
    \tmp_58_reg_1435_reg[0]_1 ,
    \tmp_58_reg_1435_reg[0]_2 ,
    \tmp_58_reg_1435_reg[0]_3 ,
    \x_reg_1588_reg[4]_0 ,
    \x_reg_1588_reg[8]_0 ,
    \x_reg_1588_reg[10]_0 ,
    \tmp_61_reg_1457_reg[0]_0 ,
    \tmp_61_reg_1457_reg[0]_1 ,
    \tmp_61_reg_1457_reg[0]_2 ,
    tmp_67_fu_893_p2_carry__0_0,
    \x_reg_1588_reg[10]_1 ,
    \x_reg_1588_reg[10]_2 ,
    tmp_216_1_fu_641_p2_carry__0_0,
    \tmp_77_reg_1523_reg[1]_1 ,
    \tmp_77_reg_1523_reg[1]_2 ,
    tmp_70_fu_599_p2_carry__0_0,
    \tmp_116_reg_1518_reg[1]_0 ,
    \tmp_116_reg_1518_reg[1]_1 ,
    tmp_216_2_fu_678_p2_carry__0_0,
    \tmp_80_reg_1528_reg[1]_0 ,
    \tmp_80_reg_1528_reg[1]_1 ,
    \row_assign_10_2_t_reg_1548_reg[0]_0 ,
    ap_rst_n,
    ap_reg_grp_Filter2D_fu_96_ap_start,
    sobel_gx_data_stream_full_n,
    src1_data_stream_0_s_empty_n,
    \ap_CS_fsm_reg[1]_1 ,
    Duplicate_U0_ap_start,
    tmp_226_2_fu_693_p2_carry__0_0,
    exitcond389_i_fu_472_p2_carry_0,
    exitcond389_i_fu_472_p2_carry_1,
    exitcond389_i_fu_472_p2_carry_2,
    exitcond389_i_fu_472_p2_carry_3,
    tmp_65_fu_880_p2_carry__0_0,
    \tmp_116_reg_1518_reg[1]_2 ,
    \tmp_77_reg_1523_reg[1]_3 ,
    Duplicate_U0_src_data_stream_V_read,
    src1_data_stream_0_s_full_n,
    \col_assign_3_t_reg_1611_reg[1]_0 ,
    \row_assign_10_1_t_reg_1543_reg[1]_0 ,
    \reg_331_reg[7]_0 );
  output [1:0]D;
  output \tmp_121_reg_1568_reg[0]_0 ;
  output [1:0]tmp_80_reg_1528;
  output [0:0]tmp_116_reg_1518;
  output \tmp_68_reg_1464_reg[11]_0 ;
  output \ImagLoc_x_reg_1562_reg[0]_0 ;
  output \p_assign_6_2_reg_1500_reg[0]_0 ;
  output \p_assign_6_1_reg_1482_reg[1]_0 ;
  output \p_assign_6_2_reg_1500_reg[11]_0 ;
  output [0:0]\p_assign_6_1_reg_1482_reg[0]_0 ;
  output [9:0]Q;
  output \p_assign_6_1_reg_1482_reg[11]_0 ;
  output [0:0]\p_p2_i_i_reg_1574_reg[1]_0 ;
  output \p_assign_7_1_reg_1495_reg[1]_0 ;
  output ap_enable_reg_pp0_iter2_reg_0;
  output [9:0]\ImagLoc_x_reg_1562_reg[10]_0 ;
  output \p_p2_i_i_reg_1574_reg[2]_0 ;
  output \p_p2_i_i_reg_1574_reg[3]_0 ;
  output \p_p2_i_i_reg_1574_reg[4]_0 ;
  output \p_p2_i_i_reg_1574_reg[5]_0 ;
  output \p_p2_i_i_reg_1574_reg[6]_0 ;
  output \p_p2_i_i_reg_1574_reg[7]_0 ;
  output \p_p2_i_i_reg_1574_reg[8]_0 ;
  output \p_p2_i_i_reg_1574_reg[9]_0 ;
  output [0:0]\p_p2_i_i_reg_1574_reg[10]_0 ;
  output [1:0]int_ap_start_reg;
  output [10:0]\t_V_3_reg_320_reg[10]_0 ;
  output [9:0]\p_assign_6_2_reg_1500_reg[10]_0 ;
  output [8:0]\p_assign_6_1_reg_1482_reg[10]_0 ;
  output [8:0]\tmp_68_reg_1464_reg[10]_0 ;
  output \ap_CS_fsm_reg[1]_0 ;
  output mOutPtr110_out;
  output [0:0]E;
  output \ap_reg_pp0_iter9_or_cond_i_reg_1580_reg[0]_0 ;
  output [1:0]\tmp_77_reg_1523_reg[1]_0 ;
  output [11:0]p_dst_data_stream_V_din;
  input ap_clk;
  input ap_rst_n_inv;
  input [0:0]row_assign_10_2_t_fu_796_p2;
  input [0:0]tmp_117_fu_787_p2;
  input [1:0]S;
  input [3:0]\exitcond388_i_reg_1553_reg[0]_0 ;
  input [3:0]DI;
  input [0:0]\brmerge_reg_1598_reg[0]_0 ;
  input [0:0]\brmerge_reg_1598_reg[0]_1 ;
  input [0:0]\tmp_58_reg_1435_reg[0]_0 ;
  input [2:0]\tmp_58_reg_1435_reg[0]_1 ;
  input [0:0]\tmp_58_reg_1435_reg[0]_2 ;
  input [0:0]\tmp_58_reg_1435_reg[0]_3 ;
  input [2:0]\x_reg_1588_reg[4]_0 ;
  input [3:0]\x_reg_1588_reg[8]_0 ;
  input [0:0]\x_reg_1588_reg[10]_0 ;
  input [0:0]\tmp_61_reg_1457_reg[0]_0 ;
  input [2:0]\tmp_61_reg_1457_reg[0]_1 ;
  input [0:0]\tmp_61_reg_1457_reg[0]_2 ;
  input [3:0]tmp_67_fu_893_p2_carry__0_0;
  input [1:0]\x_reg_1588_reg[10]_1 ;
  input [0:0]\x_reg_1588_reg[10]_2 ;
  input [3:0]tmp_216_1_fu_641_p2_carry__0_0;
  input [1:0]\tmp_77_reg_1523_reg[1]_1 ;
  input [0:0]\tmp_77_reg_1523_reg[1]_2 ;
  input [3:0]tmp_70_fu_599_p2_carry__0_0;
  input [1:0]\tmp_116_reg_1518_reg[1]_0 ;
  input [0:0]\tmp_116_reg_1518_reg[1]_1 ;
  input [3:0]tmp_216_2_fu_678_p2_carry__0_0;
  input [1:0]\tmp_80_reg_1528_reg[1]_0 ;
  input [0:0]\tmp_80_reg_1528_reg[1]_1 ;
  input \row_assign_10_2_t_reg_1548_reg[0]_0 ;
  input ap_rst_n;
  input ap_reg_grp_Filter2D_fu_96_ap_start;
  input sobel_gx_data_stream_full_n;
  input src1_data_stream_0_s_empty_n;
  input [1:0]\ap_CS_fsm_reg[1]_1 ;
  input Duplicate_U0_ap_start;
  input [11:0]tmp_226_2_fu_693_p2_carry__0_0;
  input exitcond389_i_fu_472_p2_carry_0;
  input exitcond389_i_fu_472_p2_carry_1;
  input exitcond389_i_fu_472_p2_carry_2;
  input exitcond389_i_fu_472_p2_carry_3;
  input [11:0]tmp_65_fu_880_p2_carry__0_0;
  input \tmp_116_reg_1518_reg[1]_2 ;
  input \tmp_77_reg_1523_reg[1]_3 ;
  input Duplicate_U0_src_data_stream_V_read;
  input src1_data_stream_0_s_full_n;
  input [1:0]\col_assign_3_t_reg_1611_reg[1]_0 ;
  input [1:0]\row_assign_10_1_t_reg_1543_reg[1]_0 ;
  input [7:0]\reg_331_reg[7]_0 ;

  wire [1:0]D;
  wire [3:0]DI;
  wire Duplicate_U0_ap_start;
  wire Duplicate_U0_src_data_stream_V_read;
  wire [0:0]E;
  wire ImagLoc_x_reg_15620;
  wire \ImagLoc_x_reg_1562[0]_i_1_n_0 ;
  wire \ImagLoc_x_reg_1562[10]_i_1_n_0 ;
  wire \ImagLoc_x_reg_1562[10]_i_2_n_0 ;
  wire \ImagLoc_x_reg_1562[1]_i_1_n_0 ;
  wire \ImagLoc_x_reg_1562[2]_i_1_n_0 ;
  wire \ImagLoc_x_reg_1562[3]_i_1_n_0 ;
  wire \ImagLoc_x_reg_1562[4]_i_1_n_0 ;
  wire \ImagLoc_x_reg_1562[5]_i_1_n_0 ;
  wire \ImagLoc_x_reg_1562[6]_i_1_n_0 ;
  wire \ImagLoc_x_reg_1562[7]_i_1_n_0 ;
  wire \ImagLoc_x_reg_1562[7]_i_2_n_0 ;
  wire \ImagLoc_x_reg_1562[8]_i_1_n_0 ;
  wire \ImagLoc_x_reg_1562[8]_i_2_n_0 ;
  wire \ImagLoc_x_reg_1562[9]_i_1_n_0 ;
  wire \ImagLoc_x_reg_1562_reg[0]_0 ;
  wire [9:0]\ImagLoc_x_reg_1562_reg[10]_0 ;
  wire [9:0]Q;
  wire [1:0]S;
  wire \SRL_SIG[0][13]_i_3_n_0 ;
  wire \SRL_SIG[0][13]_i_4_n_0 ;
  wire \SRL_SIG[0][13]_i_5_n_0 ;
  wire \SRL_SIG[0][13]_i_6_n_0 ;
  wire \SRL_SIG[0][13]_i_7_n_0 ;
  wire \SRL_SIG[0][3]_i_2_n_0 ;
  wire \SRL_SIG[0][3]_i_3_n_0 ;
  wire \SRL_SIG[0][3]_i_4_n_0 ;
  wire \SRL_SIG[0][3]_i_5_n_0 ;
  wire \SRL_SIG[0][7]_i_2_n_0 ;
  wire \SRL_SIG[0][7]_i_3_n_0 ;
  wire \SRL_SIG[0][7]_i_4_n_0 ;
  wire \SRL_SIG[0][7]_i_5_n_0 ;
  wire \SRL_SIG_reg[0][13]_i_2_n_1 ;
  wire \SRL_SIG_reg[0][13]_i_2_n_2 ;
  wire \SRL_SIG_reg[0][13]_i_2_n_3 ;
  wire \SRL_SIG_reg[0][3]_i_1_n_0 ;
  wire \SRL_SIG_reg[0][3]_i_1_n_1 ;
  wire \SRL_SIG_reg[0][3]_i_1_n_2 ;
  wire \SRL_SIG_reg[0][3]_i_1_n_3 ;
  wire \SRL_SIG_reg[0][7]_i_1_n_0 ;
  wire \SRL_SIG_reg[0][7]_i_1_n_1 ;
  wire \SRL_SIG_reg[0][7]_i_1_n_2 ;
  wire \SRL_SIG_reg[0][7]_i_1_n_3 ;
  wire \ap_CS_fsm[1]_i_2__1_n_0 ;
  wire \ap_CS_fsm[5]_i_2__0_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire [1:0]\ap_CS_fsm_reg[1]_1 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire ap_CS_fsm_state16;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire [5:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__1_n_0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter10_i_1_n_0;
  wire ap_enable_reg_pp0_iter10_reg_n_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_reg_0;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter4_i_1_n_0;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp0_iter6;
  wire ap_enable_reg_pp0_iter7;
  wire ap_enable_reg_pp0_iter8;
  wire ap_enable_reg_pp0_iter9;
  wire ap_reg_grp_Filter2D_fu_96_ap_start;
  wire ap_reg_pp0_iter1_exitcond388_i_reg_1553;
  wire \ap_reg_pp0_iter1_exitcond388_i_reg_1553[0]_i_1_n_0 ;
  wire ap_reg_pp0_iter1_or_cond_i_reg_1580;
  wire \ap_reg_pp0_iter1_or_cond_i_reg_1580[0]_i_1_n_0 ;
  wire ap_reg_pp0_iter2_brmerge_reg_1598;
  wire \ap_reg_pp0_iter2_exitcond388_i_reg_1553_reg_n_0_[0] ;
  wire ap_reg_pp0_iter2_or_cond_i_i_reg_1584;
  wire ap_reg_pp0_iter3_exitcond388_i_reg_1553;
  wire [10:0]ap_reg_pp0_iter3_k_buf_0_val_5_addr_reg_1624;
  wire ap_reg_pp0_iter3_or_cond_i_i_reg_1584;
  wire [7:0]ap_reg_pp0_iter3_reg_331;
  wire ap_reg_pp0_iter4_exitcond388_i_reg_1553;
  wire \ap_reg_pp0_iter4_or_cond_i_reg_1580_reg[0]_srl3_n_0 ;
  wire ap_reg_pp0_iter5_exitcond388_i_reg_1553;
  wire ap_reg_pp0_iter5_or_cond_i_reg_1580;
  wire [7:0]ap_reg_pp0_iter5_src_kernel_win_0_va_16_reg_1686;
  wire [7:0]ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664;
  wire [7:0]ap_reg_pp0_iter5_src_kernel_win_0_va_7_reg_1670;
  wire ap_reg_pp0_iter6_or_cond_i_reg_1580;
  wire [7:0]ap_reg_pp0_iter6_src_kernel_win_0_va_6_reg_1664;
  wire ap_reg_pp0_iter7_or_cond_i_reg_1580;
  wire ap_reg_pp0_iter8_or_cond_i_reg_1580;
  wire ap_reg_pp0_iter9_or_cond_i_reg_1580;
  wire \ap_reg_pp0_iter9_or_cond_i_reg_1580_reg[0]_0 ;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire brmerge_fu_939_p2;
  wire brmerge_reg_1598;
  wire brmerge_reg_15980;
  wire [0:0]\brmerge_reg_1598_reg[0]_0 ;
  wire [0:0]\brmerge_reg_1598_reg[0]_1 ;
  wire ce1111_out;
  wire [1:0]col_assign_3_t_reg_1611;
  wire col_assign_3_t_reg_16110;
  wire [1:0]\col_assign_3_t_reg_1611_reg[1]_0 ;
  wire [7:0]col_buf_0_val_0_0_fu_987_p3;
  wire [7:0]col_buf_0_val_0_0_reg_1635;
  wire col_buf_0_val_0_0_reg_16350;
  wire [7:0]col_buf_0_val_1_0_fu_1005_p3;
  wire [7:0]col_buf_0_val_1_0_reg_1648;
  wire [7:0]col_buf_0_val_2_0_fu_1023_p3;
  wire [7:0]col_buf_0_val_2_0_reg_1656;
  wire exitcond388_i_fu_804_p2;
  wire exitcond388_i_fu_804_p2_carry_n_1;
  wire exitcond388_i_fu_804_p2_carry_n_2;
  wire exitcond388_i_fu_804_p2_carry_n_3;
  wire exitcond388_i_reg_1553;
  wire \exitcond388_i_reg_1553[0]_i_1_n_0 ;
  wire [3:0]\exitcond388_i_reg_1553_reg[0]_0 ;
  wire exitcond389_i_fu_472_p2;
  wire exitcond389_i_fu_472_p2_carry_0;
  wire exitcond389_i_fu_472_p2_carry_1;
  wire exitcond389_i_fu_472_p2_carry_2;
  wire exitcond389_i_fu_472_p2_carry_3;
  wire exitcond389_i_fu_472_p2_carry_i_10_n_0;
  wire exitcond389_i_fu_472_p2_carry_i_2_n_0;
  wire exitcond389_i_fu_472_p2_carry_i_3_n_0;
  wire exitcond389_i_fu_472_p2_carry_n_1;
  wire exitcond389_i_fu_472_p2_carry_n_2;
  wire exitcond389_i_fu_472_p2_carry_n_3;
  wire grp_Filter2D_fu_96_p_src_data_stream_V_read;
  wire grp_fu_1216_ce;
  wire [10:0]i_V_fu_477_p2;
  wire [10:0]i_V_reg_1430;
  wire \i_V_reg_1430[10]_i_2_n_0 ;
  wire \i_V_reg_1430[2]_i_1_n_0 ;
  wire \i_V_reg_1430[4]_i_1_n_0 ;
  wire \i_V_reg_1430[5]_i_1_n_0 ;
  wire \i_V_reg_1430[6]_i_1_n_0 ;
  wire \i_V_reg_1430[6]_i_2_n_0 ;
  wire \i_V_reg_1430[7]_i_1_n_0 ;
  wire \i_V_reg_1430[8]_i_1_n_0 ;
  wire icmp_fu_503_p2;
  wire \icmp_reg_1444[0]_i_2_n_0 ;
  wire \icmp_reg_1444_reg_n_0_[0] ;
  wire [1:0]int_ap_start_reg;
  wire [10:9]j_V_fu_809_p2;
  wire k_buf_0_val_3_ce0;
  wire [7:0]k_buf_0_val_3_load_reg_1630;
  wire k_buf_0_val_3_load_reg_16300;
  wire [7:0]k_buf_0_val_3_q0;
  wire [7:0]k_buf_0_val_4_load_reg_1643;
  wire [7:0]k_buf_0_val_4_q0;
  wire k_buf_0_val_5_U_n_9;
  wire [10:0]k_buf_0_val_5_addr_reg_1624;
  wire [7:0]k_buf_0_val_5_q0;
  wire mOutPtr110_out;
  wire or_cond_i_fu_867_p2;
  wire or_cond_i_i_reg_1584;
  wire or_cond_i_reg_1580;
  wire p_0_in;
  wire p_0_in14_out;
  wire p_Val2_4_0_1_reg_17010;
  wire p_Val2_4_0_1_reg_1701_reg_n_106;
  wire p_Val2_4_0_1_reg_1701_reg_n_107;
  wire p_Val2_4_0_1_reg_1701_reg_n_108;
  wire p_Val2_4_0_1_reg_1701_reg_n_109;
  wire p_Val2_4_0_1_reg_1701_reg_n_110;
  wire p_Val2_4_0_1_reg_1701_reg_n_111;
  wire p_Val2_4_0_1_reg_1701_reg_n_112;
  wire p_Val2_4_0_1_reg_1701_reg_n_113;
  wire p_Val2_4_0_1_reg_1701_reg_n_114;
  wire p_Val2_4_0_1_reg_1701_reg_n_115;
  wire p_Val2_4_0_1_reg_1701_reg_n_116;
  wire p_Val2_4_0_1_reg_1701_reg_n_117;
  wire p_Val2_4_0_1_reg_1701_reg_n_118;
  wire p_Val2_4_0_1_reg_1701_reg_n_119;
  wire p_Val2_4_0_1_reg_1701_reg_n_120;
  wire p_Val2_4_0_1_reg_1701_reg_n_121;
  wire p_Val2_4_0_1_reg_1701_reg_n_122;
  wire p_Val2_4_0_1_reg_1701_reg_n_123;
  wire p_Val2_4_0_1_reg_1701_reg_n_124;
  wire p_Val2_4_0_1_reg_1701_reg_n_125;
  wire p_Val2_4_0_1_reg_1701_reg_n_126;
  wire p_Val2_4_0_1_reg_1701_reg_n_127;
  wire p_Val2_4_0_1_reg_1701_reg_n_128;
  wire p_Val2_4_0_1_reg_1701_reg_n_129;
  wire p_Val2_4_0_1_reg_1701_reg_n_130;
  wire p_Val2_4_0_1_reg_1701_reg_n_131;
  wire p_Val2_4_0_1_reg_1701_reg_n_132;
  wire p_Val2_4_0_1_reg_1701_reg_n_133;
  wire p_Val2_4_0_1_reg_1701_reg_n_134;
  wire p_Val2_4_0_1_reg_1701_reg_n_135;
  wire p_Val2_4_0_1_reg_1701_reg_n_136;
  wire p_Val2_4_0_1_reg_1701_reg_n_137;
  wire p_Val2_4_0_1_reg_1701_reg_n_138;
  wire p_Val2_4_0_1_reg_1701_reg_n_139;
  wire p_Val2_4_0_1_reg_1701_reg_n_140;
  wire p_Val2_4_0_1_reg_1701_reg_n_141;
  wire p_Val2_4_0_1_reg_1701_reg_n_142;
  wire p_Val2_4_0_1_reg_1701_reg_n_143;
  wire p_Val2_4_0_1_reg_1701_reg_n_144;
  wire p_Val2_4_0_1_reg_1701_reg_n_145;
  wire p_Val2_4_0_1_reg_1701_reg_n_146;
  wire p_Val2_4_0_1_reg_1701_reg_n_147;
  wire p_Val2_4_0_1_reg_1701_reg_n_148;
  wire p_Val2_4_0_1_reg_1701_reg_n_149;
  wire p_Val2_4_0_1_reg_1701_reg_n_150;
  wire p_Val2_4_0_1_reg_1701_reg_n_151;
  wire p_Val2_4_0_1_reg_1701_reg_n_152;
  wire p_Val2_4_0_1_reg_1701_reg_n_153;
  wire p_Val2_4_0_2_reg_17160;
  wire p_Val2_4_0_2_reg_1716_reg_n_100;
  wire p_Val2_4_0_2_reg_1716_reg_n_101;
  wire p_Val2_4_0_2_reg_1716_reg_n_102;
  wire p_Val2_4_0_2_reg_1716_reg_n_103;
  wire p_Val2_4_0_2_reg_1716_reg_n_104;
  wire p_Val2_4_0_2_reg_1716_reg_n_105;
  wire p_Val2_4_0_2_reg_1716_reg_n_95;
  wire p_Val2_4_0_2_reg_1716_reg_n_96;
  wire p_Val2_4_0_2_reg_1716_reg_n_97;
  wire p_Val2_4_0_2_reg_1716_reg_n_98;
  wire p_Val2_4_0_2_reg_1716_reg_n_99;
  wire p_Val2_4_1_1_reg_17310;
  wire p_Val2_4_1_1_reg_1731_reg_n_106;
  wire p_Val2_4_1_1_reg_1731_reg_n_107;
  wire p_Val2_4_1_1_reg_1731_reg_n_108;
  wire p_Val2_4_1_1_reg_1731_reg_n_109;
  wire p_Val2_4_1_1_reg_1731_reg_n_110;
  wire p_Val2_4_1_1_reg_1731_reg_n_111;
  wire p_Val2_4_1_1_reg_1731_reg_n_112;
  wire p_Val2_4_1_1_reg_1731_reg_n_113;
  wire p_Val2_4_1_1_reg_1731_reg_n_114;
  wire p_Val2_4_1_1_reg_1731_reg_n_115;
  wire p_Val2_4_1_1_reg_1731_reg_n_116;
  wire p_Val2_4_1_1_reg_1731_reg_n_117;
  wire p_Val2_4_1_1_reg_1731_reg_n_118;
  wire p_Val2_4_1_1_reg_1731_reg_n_119;
  wire p_Val2_4_1_1_reg_1731_reg_n_120;
  wire p_Val2_4_1_1_reg_1731_reg_n_121;
  wire p_Val2_4_1_1_reg_1731_reg_n_122;
  wire p_Val2_4_1_1_reg_1731_reg_n_123;
  wire p_Val2_4_1_1_reg_1731_reg_n_124;
  wire p_Val2_4_1_1_reg_1731_reg_n_125;
  wire p_Val2_4_1_1_reg_1731_reg_n_126;
  wire p_Val2_4_1_1_reg_1731_reg_n_127;
  wire p_Val2_4_1_1_reg_1731_reg_n_128;
  wire p_Val2_4_1_1_reg_1731_reg_n_129;
  wire p_Val2_4_1_1_reg_1731_reg_n_130;
  wire p_Val2_4_1_1_reg_1731_reg_n_131;
  wire p_Val2_4_1_1_reg_1731_reg_n_132;
  wire p_Val2_4_1_1_reg_1731_reg_n_133;
  wire p_Val2_4_1_1_reg_1731_reg_n_134;
  wire p_Val2_4_1_1_reg_1731_reg_n_135;
  wire p_Val2_4_1_1_reg_1731_reg_n_136;
  wire p_Val2_4_1_1_reg_1731_reg_n_137;
  wire p_Val2_4_1_1_reg_1731_reg_n_138;
  wire p_Val2_4_1_1_reg_1731_reg_n_139;
  wire p_Val2_4_1_1_reg_1731_reg_n_140;
  wire p_Val2_4_1_1_reg_1731_reg_n_141;
  wire p_Val2_4_1_1_reg_1731_reg_n_142;
  wire p_Val2_4_1_1_reg_1731_reg_n_143;
  wire p_Val2_4_1_1_reg_1731_reg_n_144;
  wire p_Val2_4_1_1_reg_1731_reg_n_145;
  wire p_Val2_4_1_1_reg_1731_reg_n_146;
  wire p_Val2_4_1_1_reg_1731_reg_n_147;
  wire p_Val2_4_1_1_reg_1731_reg_n_148;
  wire p_Val2_4_1_1_reg_1731_reg_n_149;
  wire p_Val2_4_1_1_reg_1731_reg_n_150;
  wire p_Val2_4_1_1_reg_1731_reg_n_151;
  wire p_Val2_4_1_1_reg_1731_reg_n_152;
  wire p_Val2_4_1_1_reg_1731_reg_n_153;
  wire [10:1]p_assign_2_fu_897_p2;
  wire p_assign_2_fu_897_p2_carry__0_i_5_n_0;
  wire p_assign_2_fu_897_p2_carry__0_i_6_n_0;
  wire p_assign_2_fu_897_p2_carry__0_i_7_n_0;
  wire p_assign_2_fu_897_p2_carry__0_i_8_n_0;
  wire p_assign_2_fu_897_p2_carry__0_n_0;
  wire p_assign_2_fu_897_p2_carry__0_n_1;
  wire p_assign_2_fu_897_p2_carry__0_n_2;
  wire p_assign_2_fu_897_p2_carry__0_n_3;
  wire p_assign_2_fu_897_p2_carry__1_i_2_n_0;
  wire p_assign_2_fu_897_p2_carry__1_i_3_n_0;
  wire p_assign_2_fu_897_p2_carry__1_n_3;
  wire p_assign_2_fu_897_p2_carry_i_1_n_0;
  wire p_assign_2_fu_897_p2_carry_i_5_n_0;
  wire p_assign_2_fu_897_p2_carry_i_6_n_0;
  wire p_assign_2_fu_897_p2_carry_i_7_n_0;
  wire p_assign_2_fu_897_p2_carry_i_8_n_0;
  wire p_assign_2_fu_897_p2_carry_n_0;
  wire p_assign_2_fu_897_p2_carry_n_1;
  wire p_assign_2_fu_897_p2_carry_n_2;
  wire p_assign_2_fu_897_p2_carry_n_3;
  wire [11:1]p_assign_6_1_fu_546_p2;
  wire [0:0]\p_assign_6_1_reg_1482_reg[0]_0 ;
  wire [8:0]\p_assign_6_1_reg_1482_reg[10]_0 ;
  wire \p_assign_6_1_reg_1482_reg[11]_0 ;
  wire \p_assign_6_1_reg_1482_reg[1]_0 ;
  wire [11:2]p_assign_6_2_fu_566_p2;
  wire \p_assign_6_2_reg_1500[10]_i_2_n_0 ;
  wire \p_assign_6_2_reg_1500_reg[0]_0 ;
  wire [9:0]\p_assign_6_2_reg_1500_reg[10]_0 ;
  wire \p_assign_6_2_reg_1500_reg[11]_0 ;
  wire [11:1]p_assign_7_1_fu_560_p2;
  wire [11:2]p_assign_7_1_reg_1495;
  wire \p_assign_7_1_reg_1495[10]_i_1_n_0 ;
  wire \p_assign_7_1_reg_1495[3]_i_1_n_0 ;
  wire \p_assign_7_1_reg_1495[4]_i_1_n_0 ;
  wire \p_assign_7_1_reg_1495[5]_i_1_n_0 ;
  wire \p_assign_7_1_reg_1495[6]_i_1_n_0 ;
  wire \p_assign_7_1_reg_1495[8]_i_1_n_0 ;
  wire \p_assign_7_1_reg_1495[9]_i_1_n_0 ;
  wire \p_assign_7_1_reg_1495_reg[1]_0 ;
  wire [8:3]p_assign_7_2_fu_580_p2;
  wire [11:2]p_assign_7_2_reg_1513;
  wire \p_assign_7_2_reg_1513[10]_i_1_n_0 ;
  wire \p_assign_7_2_reg_1513[11]_i_1_n_0 ;
  wire \p_assign_7_2_reg_1513[9]_i_1_n_0 ;
  wire [2:2]p_assign_7_fu_540_p2;
  wire [10:1]p_assign_7_reg_1477;
  wire \p_assign_7_reg_1477[10]_i_1_n_0 ;
  wire \p_assign_7_reg_1477[3]_i_1_n_0 ;
  wire \p_assign_7_reg_1477[4]_i_1_n_0 ;
  wire \p_assign_7_reg_1477[5]_i_1_n_0 ;
  wire \p_assign_7_reg_1477[6]_i_1_n_0 ;
  wire \p_assign_7_reg_1477[7]_i_1_n_0 ;
  wire \p_assign_7_reg_1477[8]_i_1_n_0 ;
  wire \p_assign_7_reg_1477[9]_i_1_n_0 ;
  wire [11:0]p_dst_data_stream_V_din;
  wire [10:10]p_p2_i_i_fu_859_p3;
  wire \p_p2_i_i_reg_1574[9]_i_1_n_0 ;
  wire [0:0]\p_p2_i_i_reg_1574_reg[10]_0 ;
  wire [0:0]\p_p2_i_i_reg_1574_reg[1]_0 ;
  wire \p_p2_i_i_reg_1574_reg[2]_0 ;
  wire \p_p2_i_i_reg_1574_reg[3]_0 ;
  wire \p_p2_i_i_reg_1574_reg[4]_0 ;
  wire \p_p2_i_i_reg_1574_reg[5]_0 ;
  wire \p_p2_i_i_reg_1574_reg[6]_0 ;
  wire \p_p2_i_i_reg_1574_reg[7]_0 ;
  wire \p_p2_i_i_reg_1574_reg[8]_0 ;
  wire \p_p2_i_i_reg_1574_reg[9]_0 ;
  wire [7:0]reg_331;
  wire [7:0]\reg_331_reg[7]_0 ;
  wire rev_reg_1533;
  wire \rev_reg_1533[0]_i_1_n_0 ;
  wire [7:0]right_border_buf_0_1_fu_174;
  wire [7:0]right_border_buf_0_2_fu_178;
  wire [7:0]right_border_buf_0_3_fu_182;
  wire [7:0]right_border_buf_0_4_fu_186;
  wire [7:0]right_border_buf_0_5_fu_190;
  wire [7:0]right_border_buf_0_s_fu_170;
  wire [1:0]row_assign_10_1_t_reg_1543;
  wire row_assign_10_1_t_reg_15430;
  wire [1:0]\row_assign_10_1_t_reg_1543_reg[1]_0 ;
  wire [0:0]row_assign_10_2_t_fu_796_p2;
  wire [1:0]row_assign_10_2_t_reg_1548;
  wire \row_assign_10_2_t_reg_1548_reg[0]_0 ;
  wire sobel_gx_data_stream_full_n;
  wire src1_data_stream_0_s_empty_n;
  wire src1_data_stream_0_s_full_n;
  wire [7:0]src_kernel_win_0_va_16_reg_1686;
  wire \src_kernel_win_0_va_16_reg_1686[7]_i_1_n_0 ;
  wire src_kernel_win_0_va_1_fu_1500;
  wire [7:0]src_kernel_win_0_va_2_fu_154;
  wire [7:0]src_kernel_win_0_va_4_fu_162;
  wire \src_kernel_win_0_va_4_fu_162[7]_i_1_n_0 ;
  wire [7:0]src_kernel_win_0_va_6_fu_1074_p3;
  wire [7:0]src_kernel_win_0_va_6_reg_1664;
  wire [7:0]src_kernel_win_0_va_7_fu_1088_p3;
  wire [7:0]src_kernel_win_0_va_7_reg_1670;
  wire [7:0]src_kernel_win_0_va_8_fu_1102_p3;
  wire src_kernel_win_0_va_9_reg_16960;
  wire [7:0]src_kernel_win_0_va_fu_146;
  wire t_V_3_reg_320;
  wire t_V_3_reg_3200;
  wire \t_V_3_reg_320[10]_i_4_n_0 ;
  wire \t_V_3_reg_320[1]_i_1_n_0 ;
  wire \t_V_3_reg_320[2]_i_1_n_0 ;
  wire \t_V_3_reg_320[3]_i_1_n_0 ;
  wire \t_V_3_reg_320[4]_i_1_n_0 ;
  wire \t_V_3_reg_320[5]_i_1_n_0 ;
  wire \t_V_3_reg_320[6]_i_1_n_0 ;
  wire \t_V_3_reg_320[7]_i_1_n_0 ;
  wire \t_V_3_reg_320[8]_i_1_n_0 ;
  wire [10:0]\t_V_3_reg_320_reg[10]_0 ;
  wire [8:8]t_V_reg_309;
  wire t_V_reg_309_0;
  wire tmp23_reg_17410;
  wire tmp23_reg_1741_reg_n_100;
  wire tmp23_reg_1741_reg_n_101;
  wire tmp23_reg_1741_reg_n_102;
  wire tmp23_reg_1741_reg_n_103;
  wire tmp23_reg_1741_reg_n_104;
  wire tmp23_reg_1741_reg_n_105;
  wire tmp23_reg_1741_reg_n_94;
  wire tmp23_reg_1741_reg_n_95;
  wire tmp23_reg_1741_reg_n_96;
  wire tmp23_reg_1741_reg_n_97;
  wire tmp23_reg_1741_reg_n_98;
  wire tmp23_reg_1741_reg_n_99;
  wire tmp24_reg_1746_reg_n_100;
  wire tmp24_reg_1746_reg_n_101;
  wire tmp24_reg_1746_reg_n_102;
  wire tmp24_reg_1746_reg_n_103;
  wire tmp24_reg_1746_reg_n_104;
  wire tmp24_reg_1746_reg_n_105;
  wire tmp24_reg_1746_reg_n_95;
  wire tmp24_reg_1746_reg_n_96;
  wire tmp24_reg_1746_reg_n_97;
  wire tmp24_reg_1746_reg_n_98;
  wire tmp24_reg_1746_reg_n_99;
  wire tmp25_reg_1736_reg_n_100;
  wire tmp25_reg_1736_reg_n_101;
  wire tmp25_reg_1736_reg_n_102;
  wire tmp25_reg_1736_reg_n_103;
  wire tmp25_reg_1736_reg_n_104;
  wire tmp25_reg_1736_reg_n_105;
  wire tmp25_reg_1736_reg_n_96;
  wire tmp25_reg_1736_reg_n_97;
  wire tmp25_reg_1736_reg_n_98;
  wire tmp25_reg_1736_reg_n_99;
  wire [1:1]tmp_116_fu_721_p3;
  wire [0:0]tmp_116_reg_1518;
  wire tmp_116_reg_15180;
  wire [1:0]\tmp_116_reg_1518_reg[1]_0 ;
  wire [0:0]\tmp_116_reg_1518_reg[1]_1 ;
  wire \tmp_116_reg_1518_reg[1]_2 ;
  wire [0:0]tmp_117_fu_787_p2;
  wire [1:1]tmp_117_reg_1538;
  wire \tmp_121_reg_1568[0]_i_3_n_0 ;
  wire \tmp_121_reg_1568_reg[0]_0 ;
  wire [10:1]tmp_123_fu_935_p1;
  wire \tmp_190_1_reg_1453[0]_i_1_n_0 ;
  wire \tmp_190_1_reg_1453[0]_i_2_n_0 ;
  wire \tmp_190_1_reg_1453_reg_n_0_[0] ;
  wire tmp_216_1_fu_641_p2;
  wire [3:0]tmp_216_1_fu_641_p2_carry__0_0;
  wire tmp_216_1_fu_641_p2_carry__0_i_4_n_0;
  wire tmp_216_1_fu_641_p2_carry__0_n_3;
  wire tmp_216_1_fu_641_p2_carry_i_5_n_0;
  wire tmp_216_1_fu_641_p2_carry_i_6_n_0;
  wire tmp_216_1_fu_641_p2_carry_i_7_n_0;
  wire tmp_216_1_fu_641_p2_carry_i_8_n_0;
  wire tmp_216_1_fu_641_p2_carry_n_0;
  wire tmp_216_1_fu_641_p2_carry_n_1;
  wire tmp_216_1_fu_641_p2_carry_n_2;
  wire tmp_216_1_fu_641_p2_carry_n_3;
  wire tmp_216_2_fu_678_p2;
  wire [3:0]tmp_216_2_fu_678_p2_carry__0_0;
  wire tmp_216_2_fu_678_p2_carry__0_i_4_n_0;
  wire tmp_216_2_fu_678_p2_carry__0_n_3;
  wire tmp_216_2_fu_678_p2_carry_i_5_n_0;
  wire tmp_216_2_fu_678_p2_carry_i_6_n_0;
  wire tmp_216_2_fu_678_p2_carry_i_7_n_0;
  wire tmp_216_2_fu_678_p2_carry_i_8_n_0;
  wire tmp_216_2_fu_678_p2_carry_n_0;
  wire tmp_216_2_fu_678_p2_carry_n_1;
  wire tmp_216_2_fu_678_p2_carry_n_2;
  wire tmp_216_2_fu_678_p2_carry_n_3;
  wire tmp_226_1_fu_656_p2_carry__0_i_1_n_0;
  wire tmp_226_1_fu_656_p2_carry__0_i_2_n_0;
  wire tmp_226_1_fu_656_p2_carry__0_i_3_n_0;
  wire tmp_226_1_fu_656_p2_carry__0_i_4_n_0;
  wire tmp_226_1_fu_656_p2_carry__0_i_5_n_0;
  wire tmp_226_1_fu_656_p2_carry__0_i_6_n_0;
  wire tmp_226_1_fu_656_p2_carry__0_n_2;
  wire tmp_226_1_fu_656_p2_carry__0_n_3;
  wire tmp_226_1_fu_656_p2_carry_i_10_n_0;
  wire tmp_226_1_fu_656_p2_carry_i_11_n_0;
  wire tmp_226_1_fu_656_p2_carry_i_12_n_0;
  wire tmp_226_1_fu_656_p2_carry_i_13_n_0;
  wire tmp_226_1_fu_656_p2_carry_i_14_n_0;
  wire tmp_226_1_fu_656_p2_carry_i_1_n_0;
  wire tmp_226_1_fu_656_p2_carry_i_2_n_0;
  wire tmp_226_1_fu_656_p2_carry_i_3_n_0;
  wire tmp_226_1_fu_656_p2_carry_i_4_n_0;
  wire tmp_226_1_fu_656_p2_carry_i_5_n_0;
  wire tmp_226_1_fu_656_p2_carry_i_6_n_0;
  wire tmp_226_1_fu_656_p2_carry_i_7_n_0;
  wire tmp_226_1_fu_656_p2_carry_i_8_n_0;
  wire tmp_226_1_fu_656_p2_carry_i_9_n_0;
  wire tmp_226_1_fu_656_p2_carry_n_0;
  wire tmp_226_1_fu_656_p2_carry_n_1;
  wire tmp_226_1_fu_656_p2_carry_n_2;
  wire tmp_226_1_fu_656_p2_carry_n_3;
  wire [11:0]tmp_226_2_fu_693_p2_carry__0_0;
  wire tmp_226_2_fu_693_p2_carry__0_i_1_n_0;
  wire tmp_226_2_fu_693_p2_carry__0_i_2_n_0;
  wire tmp_226_2_fu_693_p2_carry__0_i_3_n_0;
  wire tmp_226_2_fu_693_p2_carry__0_i_4_n_0;
  wire tmp_226_2_fu_693_p2_carry__0_i_5_n_0;
  wire tmp_226_2_fu_693_p2_carry__0_i_6_n_0;
  wire tmp_226_2_fu_693_p2_carry__0_n_2;
  wire tmp_226_2_fu_693_p2_carry__0_n_3;
  wire tmp_226_2_fu_693_p2_carry_i_10_n_0;
  wire tmp_226_2_fu_693_p2_carry_i_11_n_0;
  wire tmp_226_2_fu_693_p2_carry_i_12_n_0;
  wire tmp_226_2_fu_693_p2_carry_i_13_n_0;
  wire tmp_226_2_fu_693_p2_carry_i_14_n_0;
  wire tmp_226_2_fu_693_p2_carry_i_1_n_0;
  wire tmp_226_2_fu_693_p2_carry_i_2_n_0;
  wire tmp_226_2_fu_693_p2_carry_i_3_n_0;
  wire tmp_226_2_fu_693_p2_carry_i_4_n_0;
  wire tmp_226_2_fu_693_p2_carry_i_5_n_0;
  wire tmp_226_2_fu_693_p2_carry_i_6_n_0;
  wire tmp_226_2_fu_693_p2_carry_i_7_n_0;
  wire tmp_226_2_fu_693_p2_carry_i_8_n_0;
  wire tmp_226_2_fu_693_p2_carry_i_9_n_0;
  wire tmp_226_2_fu_693_p2_carry_n_0;
  wire tmp_226_2_fu_693_p2_carry_n_1;
  wire tmp_226_2_fu_693_p2_carry_n_2;
  wire tmp_226_2_fu_693_p2_carry_n_3;
  wire tmp_58_fu_483_p2;
  wire tmp_58_fu_483_p2_carry__0_i_2_n_0;
  wire tmp_58_fu_483_p2_carry__0_i_4_n_0;
  wire tmp_58_fu_483_p2_carry__0_n_3;
  wire tmp_58_fu_483_p2_carry_i_1_n_0;
  wire tmp_58_fu_483_p2_carry_i_2_n_0;
  wire tmp_58_fu_483_p2_carry_i_3_n_0;
  wire tmp_58_fu_483_p2_carry_i_8_n_0;
  wire tmp_58_fu_483_p2_carry_n_0;
  wire tmp_58_fu_483_p2_carry_n_1;
  wire tmp_58_fu_483_p2_carry_n_2;
  wire tmp_58_fu_483_p2_carry_n_3;
  wire [0:0]\tmp_58_reg_1435_reg[0]_0 ;
  wire [2:0]\tmp_58_reg_1435_reg[0]_1 ;
  wire [0:0]\tmp_58_reg_1435_reg[0]_2 ;
  wire [0:0]\tmp_58_reg_1435_reg[0]_3 ;
  wire \tmp_60_reg_1449[0]_i_1_n_0 ;
  wire \tmp_60_reg_1449_reg_n_0_[0] ;
  wire tmp_61_fu_521_p2;
  wire tmp_61_fu_521_p2_carry__0_i_1_n_0;
  wire tmp_61_fu_521_p2_carry__0_i_2_n_0;
  wire tmp_61_fu_521_p2_carry__0_i_4_n_0;
  wire tmp_61_fu_521_p2_carry__0_n_3;
  wire tmp_61_fu_521_p2_carry_i_1_n_0;
  wire tmp_61_fu_521_p2_carry_i_3_n_0;
  wire tmp_61_fu_521_p2_carry_i_4_n_0;
  wire tmp_61_fu_521_p2_carry_i_8_n_0;
  wire tmp_61_fu_521_p2_carry_n_0;
  wire tmp_61_fu_521_p2_carry_n_1;
  wire tmp_61_fu_521_p2_carry_n_2;
  wire tmp_61_fu_521_p2_carry_n_3;
  wire tmp_61_reg_1457;
  wire [0:0]\tmp_61_reg_1457_reg[0]_0 ;
  wire [2:0]\tmp_61_reg_1457_reg[0]_1 ;
  wire [0:0]\tmp_61_reg_1457_reg[0]_2 ;
  wire tmp_65_fu_880_p2;
  wire [11:0]tmp_65_fu_880_p2_carry__0_0;
  wire tmp_65_fu_880_p2_carry__0_i_1_n_0;
  wire tmp_65_fu_880_p2_carry__0_i_4_n_0;
  wire tmp_65_fu_880_p2_carry__0_n_3;
  wire tmp_65_fu_880_p2_carry_i_5_n_0;
  wire tmp_65_fu_880_p2_carry_i_6_n_0;
  wire tmp_65_fu_880_p2_carry_i_7_n_0;
  wire tmp_65_fu_880_p2_carry_i_8_n_0;
  wire tmp_65_fu_880_p2_carry_n_0;
  wire tmp_65_fu_880_p2_carry_n_1;
  wire tmp_65_fu_880_p2_carry_n_2;
  wire tmp_65_fu_880_p2_carry_n_3;
  wire tmp_67_fu_893_p2;
  wire [3:0]tmp_67_fu_893_p2_carry__0_0;
  wire tmp_67_fu_893_p2_carry__0_i_4_n_0;
  wire tmp_67_fu_893_p2_carry__0_n_3;
  wire tmp_67_fu_893_p2_carry_i_5_n_0;
  wire tmp_67_fu_893_p2_carry_i_6_n_0;
  wire tmp_67_fu_893_p2_carry_i_7_n_0;
  wire tmp_67_fu_893_p2_carry_i_8_n_0;
  wire tmp_67_fu_893_p2_carry_n_0;
  wire tmp_67_fu_893_p2_carry_n_1;
  wire tmp_67_fu_893_p2_carry_n_2;
  wire tmp_67_fu_893_p2_carry_n_3;
  wire [11:2]tmp_68_fu_526_p2;
  wire \tmp_68_reg_1464[10]_i_2_n_0 ;
  wire \tmp_68_reg_1464[7]_i_1_n_0 ;
  wire [8:0]\tmp_68_reg_1464_reg[10]_0 ;
  wire \tmp_68_reg_1464_reg[11]_0 ;
  wire tmp_70_fu_599_p2;
  wire [3:0]tmp_70_fu_599_p2_carry__0_0;
  wire tmp_70_fu_599_p2_carry__0_i_4_n_0;
  wire tmp_70_fu_599_p2_carry__0_n_3;
  wire tmp_70_fu_599_p2_carry_i_5_n_0;
  wire tmp_70_fu_599_p2_carry_i_6_n_0;
  wire tmp_70_fu_599_p2_carry_i_7_n_0;
  wire tmp_70_fu_599_p2_carry_i_8_n_0;
  wire tmp_70_fu_599_p2_carry_n_0;
  wire tmp_70_fu_599_p2_carry_n_1;
  wire tmp_70_fu_599_p2_carry_n_2;
  wire tmp_70_fu_599_p2_carry_n_3;
  wire tmp_72_fu_618_p2_carry__0_i_1_n_0;
  wire tmp_72_fu_618_p2_carry__0_i_2_n_0;
  wire tmp_72_fu_618_p2_carry__0_i_3_n_0;
  wire tmp_72_fu_618_p2_carry__0_i_4_n_0;
  wire tmp_72_fu_618_p2_carry__0_i_5_n_0;
  wire tmp_72_fu_618_p2_carry__0_i_6_n_0;
  wire tmp_72_fu_618_p2_carry__0_n_2;
  wire tmp_72_fu_618_p2_carry__0_n_3;
  wire tmp_72_fu_618_p2_carry_i_10_n_0;
  wire tmp_72_fu_618_p2_carry_i_11_n_0;
  wire tmp_72_fu_618_p2_carry_i_12_n_0;
  wire tmp_72_fu_618_p2_carry_i_13_n_0;
  wire tmp_72_fu_618_p2_carry_i_14_n_0;
  wire tmp_72_fu_618_p2_carry_i_1_n_0;
  wire tmp_72_fu_618_p2_carry_i_2_n_0;
  wire tmp_72_fu_618_p2_carry_i_3_n_0;
  wire tmp_72_fu_618_p2_carry_i_4_n_0;
  wire tmp_72_fu_618_p2_carry_i_5_n_0;
  wire tmp_72_fu_618_p2_carry_i_6_n_0;
  wire tmp_72_fu_618_p2_carry_i_7_n_0;
  wire tmp_72_fu_618_p2_carry_i_8_n_0;
  wire tmp_72_fu_618_p2_carry_i_9_n_0;
  wire tmp_72_fu_618_p2_carry_n_0;
  wire tmp_72_fu_618_p2_carry_n_1;
  wire tmp_72_fu_618_p2_carry_n_2;
  wire tmp_72_fu_618_p2_carry_n_3;
  wire [1:1]tmp_77_fu_745_p3;
  wire [1:0]\tmp_77_reg_1523_reg[1]_0 ;
  wire [1:0]\tmp_77_reg_1523_reg[1]_1 ;
  wire [0:0]\tmp_77_reg_1523_reg[1]_2 ;
  wire \tmp_77_reg_1523_reg[1]_3 ;
  wire [1:1]tmp_80_fu_769_p3;
  wire [1:0]tmp_80_reg_1528;
  wire [1:0]\tmp_80_reg_1528_reg[1]_0 ;
  wire [0:0]\tmp_80_reg_1528_reg[1]_1 ;
  wire ult_reg_1439;
  wire [10:2]x_reg_1588;
  wire [0:0]\x_reg_1588_reg[10]_0 ;
  wire [1:0]\x_reg_1588_reg[10]_1 ;
  wire [0:0]\x_reg_1588_reg[10]_2 ;
  wire [2:0]\x_reg_1588_reg[4]_0 ;
  wire [3:0]\x_reg_1588_reg[8]_0 ;
  wire [3:3]\NLW_SRL_SIG_reg[0][13]_i_2_CO_UNCONNECTED ;
  wire [3:0]NLW_exitcond388_i_fu_804_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_exitcond389_i_fu_472_p2_carry_O_UNCONNECTED;
  wire NLW_p_Val2_4_0_1_reg_1701_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_Val2_4_0_1_reg_1701_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_Val2_4_0_1_reg_1701_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_Val2_4_0_1_reg_1701_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_Val2_4_0_1_reg_1701_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_Val2_4_0_1_reg_1701_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_Val2_4_0_1_reg_1701_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_Val2_4_0_1_reg_1701_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_Val2_4_0_1_reg_1701_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_Val2_4_0_1_reg_1701_reg_P_UNCONNECTED;
  wire NLW_p_Val2_4_0_2_reg_1716_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_Val2_4_0_2_reg_1716_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_Val2_4_0_2_reg_1716_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_Val2_4_0_2_reg_1716_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_Val2_4_0_2_reg_1716_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_Val2_4_0_2_reg_1716_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_Val2_4_0_2_reg_1716_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_Val2_4_0_2_reg_1716_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_Val2_4_0_2_reg_1716_reg_CARRYOUT_UNCONNECTED;
  wire [47:11]NLW_p_Val2_4_0_2_reg_1716_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_Val2_4_0_2_reg_1716_reg_PCOUT_UNCONNECTED;
  wire NLW_p_Val2_4_1_1_reg_1731_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_Val2_4_1_1_reg_1731_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_Val2_4_1_1_reg_1731_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_Val2_4_1_1_reg_1731_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_Val2_4_1_1_reg_1731_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_Val2_4_1_1_reg_1731_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_Val2_4_1_1_reg_1731_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_Val2_4_1_1_reg_1731_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_Val2_4_1_1_reg_1731_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_Val2_4_1_1_reg_1731_reg_P_UNCONNECTED;
  wire [3:1]NLW_p_assign_2_fu_897_p2_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_p_assign_2_fu_897_p2_carry__1_O_UNCONNECTED;
  wire NLW_tmp23_reg_1741_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp23_reg_1741_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp23_reg_1741_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp23_reg_1741_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp23_reg_1741_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp23_reg_1741_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp23_reg_1741_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp23_reg_1741_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp23_reg_1741_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_tmp23_reg_1741_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp23_reg_1741_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp24_reg_1746_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp24_reg_1746_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp24_reg_1746_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp24_reg_1746_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp24_reg_1746_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp24_reg_1746_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp24_reg_1746_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp24_reg_1746_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp24_reg_1746_reg_CARRYOUT_UNCONNECTED;
  wire [47:11]NLW_tmp24_reg_1746_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp24_reg_1746_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp25_reg_1736_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp25_reg_1736_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp25_reg_1736_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp25_reg_1736_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp25_reg_1736_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp25_reg_1736_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp25_reg_1736_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp25_reg_1736_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp25_reg_1736_reg_CARRYOUT_UNCONNECTED;
  wire [47:10]NLW_tmp25_reg_1736_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp25_reg_1736_reg_PCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_216_1_fu_641_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_tmp_216_1_fu_641_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_tmp_216_1_fu_641_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_tmp_216_2_fu_678_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_tmp_216_2_fu_678_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_tmp_216_2_fu_678_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_tmp_226_1_fu_656_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_tmp_226_1_fu_656_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_tmp_226_1_fu_656_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_tmp_226_2_fu_693_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_tmp_226_2_fu_693_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_tmp_226_2_fu_693_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_tmp_58_fu_483_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_tmp_58_fu_483_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_tmp_58_fu_483_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_tmp_61_fu_521_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_tmp_61_fu_521_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_tmp_61_fu_521_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_tmp_65_fu_880_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_tmp_65_fu_880_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_tmp_65_fu_880_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_tmp_67_fu_893_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_tmp_67_fu_893_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_tmp_67_fu_893_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_tmp_70_fu_599_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_tmp_70_fu_599_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_tmp_70_fu_599_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_tmp_72_fu_618_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_tmp_72_fu_618_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_tmp_72_fu_618_p2_carry__0_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \ImagLoc_x_reg_1562[0]_i_1 
       (.I0(\t_V_3_reg_320_reg[10]_0 [0]),
        .O(\ImagLoc_x_reg_1562[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \ImagLoc_x_reg_1562[10]_i_1 
       (.I0(\t_V_3_reg_320_reg[10]_0 [10]),
        .I1(\t_V_3_reg_320_reg[10]_0 [9]),
        .I2(\ImagLoc_x_reg_1562[10]_i_2_n_0 ),
        .O(\ImagLoc_x_reg_1562[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ImagLoc_x_reg_1562[10]_i_2 
       (.I0(\t_V_3_reg_320_reg[10]_0 [7]),
        .I1(\t_V_3_reg_320_reg[10]_0 [5]),
        .I2(\ImagLoc_x_reg_1562[8]_i_2_n_0 ),
        .I3(\t_V_3_reg_320_reg[10]_0 [6]),
        .I4(\t_V_3_reg_320_reg[10]_0 [0]),
        .I5(\t_V_3_reg_320_reg[10]_0 [8]),
        .O(\ImagLoc_x_reg_1562[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \ImagLoc_x_reg_1562[1]_i_1 
       (.I0(\t_V_3_reg_320_reg[10]_0 [1]),
        .I1(\t_V_3_reg_320_reg[10]_0 [0]),
        .O(\ImagLoc_x_reg_1562[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \ImagLoc_x_reg_1562[2]_i_1 
       (.I0(\t_V_3_reg_320_reg[10]_0 [2]),
        .I1(\t_V_3_reg_320_reg[10]_0 [1]),
        .I2(\t_V_3_reg_320_reg[10]_0 [0]),
        .O(\ImagLoc_x_reg_1562[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \ImagLoc_x_reg_1562[3]_i_1 
       (.I0(\t_V_3_reg_320_reg[10]_0 [3]),
        .I1(\t_V_3_reg_320_reg[10]_0 [0]),
        .I2(\t_V_3_reg_320_reg[10]_0 [1]),
        .I3(\t_V_3_reg_320_reg[10]_0 [2]),
        .O(\ImagLoc_x_reg_1562[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \ImagLoc_x_reg_1562[4]_i_1 
       (.I0(\t_V_3_reg_320_reg[10]_0 [4]),
        .I1(\t_V_3_reg_320_reg[10]_0 [2]),
        .I2(\t_V_3_reg_320_reg[10]_0 [1]),
        .I3(\t_V_3_reg_320_reg[10]_0 [0]),
        .I4(\t_V_3_reg_320_reg[10]_0 [3]),
        .O(\ImagLoc_x_reg_1562[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \ImagLoc_x_reg_1562[5]_i_1 
       (.I0(\t_V_3_reg_320_reg[10]_0 [5]),
        .I1(\t_V_3_reg_320_reg[10]_0 [2]),
        .I2(\t_V_3_reg_320_reg[10]_0 [1]),
        .I3(\t_V_3_reg_320_reg[10]_0 [4]),
        .I4(\t_V_3_reg_320_reg[10]_0 [3]),
        .I5(\t_V_3_reg_320_reg[10]_0 [0]),
        .O(\ImagLoc_x_reg_1562[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \ImagLoc_x_reg_1562[6]_i_1 
       (.I0(\t_V_3_reg_320_reg[10]_0 [6]),
        .I1(\ImagLoc_x_reg_1562[7]_i_2_n_0 ),
        .O(\ImagLoc_x_reg_1562[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \ImagLoc_x_reg_1562[7]_i_1 
       (.I0(\t_V_3_reg_320_reg[10]_0 [7]),
        .I1(\ImagLoc_x_reg_1562[7]_i_2_n_0 ),
        .I2(\t_V_3_reg_320_reg[10]_0 [6]),
        .O(\ImagLoc_x_reg_1562[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ImagLoc_x_reg_1562[7]_i_2 
       (.I0(\t_V_3_reg_320_reg[10]_0 [5]),
        .I1(\t_V_3_reg_320_reg[10]_0 [2]),
        .I2(\t_V_3_reg_320_reg[10]_0 [1]),
        .I3(\t_V_3_reg_320_reg[10]_0 [4]),
        .I4(\t_V_3_reg_320_reg[10]_0 [3]),
        .I5(\t_V_3_reg_320_reg[10]_0 [0]),
        .O(\ImagLoc_x_reg_1562[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \ImagLoc_x_reg_1562[8]_i_1 
       (.I0(\t_V_3_reg_320_reg[10]_0 [8]),
        .I1(\t_V_3_reg_320_reg[10]_0 [7]),
        .I2(\t_V_3_reg_320_reg[10]_0 [5]),
        .I3(\ImagLoc_x_reg_1562[8]_i_2_n_0 ),
        .I4(\t_V_3_reg_320_reg[10]_0 [6]),
        .I5(\t_V_3_reg_320_reg[10]_0 [0]),
        .O(\ImagLoc_x_reg_1562[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ImagLoc_x_reg_1562[8]_i_2 
       (.I0(\t_V_3_reg_320_reg[10]_0 [2]),
        .I1(\t_V_3_reg_320_reg[10]_0 [1]),
        .I2(\t_V_3_reg_320_reg[10]_0 [4]),
        .I3(\t_V_3_reg_320_reg[10]_0 [3]),
        .O(\ImagLoc_x_reg_1562[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ImagLoc_x_reg_1562[9]_i_1 
       (.I0(\t_V_3_reg_320_reg[10]_0 [9]),
        .I1(\ImagLoc_x_reg_1562[10]_i_2_n_0 ),
        .O(\ImagLoc_x_reg_1562[9]_i_1_n_0 ));
  FDRE \ImagLoc_x_reg_1562_reg[0] 
       (.C(ap_clk),
        .CE(ImagLoc_x_reg_15620),
        .D(\ImagLoc_x_reg_1562[0]_i_1_n_0 ),
        .Q(\ImagLoc_x_reg_1562_reg[0]_0 ),
        .R(1'b0));
  FDRE \ImagLoc_x_reg_1562_reg[10] 
       (.C(ap_clk),
        .CE(ImagLoc_x_reg_15620),
        .D(\ImagLoc_x_reg_1562[10]_i_1_n_0 ),
        .Q(\ImagLoc_x_reg_1562_reg[10]_0 [9]),
        .R(1'b0));
  FDRE \ImagLoc_x_reg_1562_reg[1] 
       (.C(ap_clk),
        .CE(ImagLoc_x_reg_15620),
        .D(\ImagLoc_x_reg_1562[1]_i_1_n_0 ),
        .Q(\ImagLoc_x_reg_1562_reg[10]_0 [0]),
        .R(1'b0));
  FDRE \ImagLoc_x_reg_1562_reg[2] 
       (.C(ap_clk),
        .CE(ImagLoc_x_reg_15620),
        .D(\ImagLoc_x_reg_1562[2]_i_1_n_0 ),
        .Q(\ImagLoc_x_reg_1562_reg[10]_0 [1]),
        .R(1'b0));
  FDRE \ImagLoc_x_reg_1562_reg[3] 
       (.C(ap_clk),
        .CE(ImagLoc_x_reg_15620),
        .D(\ImagLoc_x_reg_1562[3]_i_1_n_0 ),
        .Q(\ImagLoc_x_reg_1562_reg[10]_0 [2]),
        .R(1'b0));
  FDRE \ImagLoc_x_reg_1562_reg[4] 
       (.C(ap_clk),
        .CE(ImagLoc_x_reg_15620),
        .D(\ImagLoc_x_reg_1562[4]_i_1_n_0 ),
        .Q(\ImagLoc_x_reg_1562_reg[10]_0 [3]),
        .R(1'b0));
  FDRE \ImagLoc_x_reg_1562_reg[5] 
       (.C(ap_clk),
        .CE(ImagLoc_x_reg_15620),
        .D(\ImagLoc_x_reg_1562[5]_i_1_n_0 ),
        .Q(\ImagLoc_x_reg_1562_reg[10]_0 [4]),
        .R(1'b0));
  FDRE \ImagLoc_x_reg_1562_reg[6] 
       (.C(ap_clk),
        .CE(ImagLoc_x_reg_15620),
        .D(\ImagLoc_x_reg_1562[6]_i_1_n_0 ),
        .Q(\ImagLoc_x_reg_1562_reg[10]_0 [5]),
        .R(1'b0));
  FDRE \ImagLoc_x_reg_1562_reg[7] 
       (.C(ap_clk),
        .CE(ImagLoc_x_reg_15620),
        .D(\ImagLoc_x_reg_1562[7]_i_1_n_0 ),
        .Q(\ImagLoc_x_reg_1562_reg[10]_0 [6]),
        .R(1'b0));
  FDRE \ImagLoc_x_reg_1562_reg[8] 
       (.C(ap_clk),
        .CE(ImagLoc_x_reg_15620),
        .D(\ImagLoc_x_reg_1562[8]_i_1_n_0 ),
        .Q(\ImagLoc_x_reg_1562_reg[10]_0 [7]),
        .R(1'b0));
  FDRE \ImagLoc_x_reg_1562_reg[9] 
       (.C(ap_clk),
        .CE(ImagLoc_x_reg_15620),
        .D(\ImagLoc_x_reg_1562[9]_i_1_n_0 ),
        .Q(\ImagLoc_x_reg_1562_reg[10]_0 [8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    \SRL_SIG[0][13]_i_1 
       (.I0(sobel_gx_data_stream_full_n),
        .I1(k_buf_0_val_5_U_n_9),
        .I2(\ap_CS_fsm_reg[1]_1 [1]),
        .I3(ap_enable_reg_pp0_iter10_reg_n_0),
        .I4(ap_reg_pp0_iter9_or_cond_i_reg_1580),
        .O(E));
  LUT1 #(
    .INIT(2'h1)) 
    \SRL_SIG[0][13]_i_3 
       (.I0(tmp23_reg_1741_reg_n_95),
        .O(\SRL_SIG[0][13]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \SRL_SIG[0][13]_i_4 
       (.I0(tmp23_reg_1741_reg_n_95),
        .I1(tmp23_reg_1741_reg_n_94),
        .O(\SRL_SIG[0][13]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \SRL_SIG[0][13]_i_5 
       (.I0(tmp23_reg_1741_reg_n_95),
        .I1(tmp24_reg_1746_reg_n_95),
        .O(\SRL_SIG[0][13]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \SRL_SIG[0][13]_i_6 
       (.I0(tmp24_reg_1746_reg_n_96),
        .I1(tmp23_reg_1741_reg_n_96),
        .O(\SRL_SIG[0][13]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \SRL_SIG[0][13]_i_7 
       (.I0(tmp24_reg_1746_reg_n_97),
        .I1(tmp23_reg_1741_reg_n_97),
        .O(\SRL_SIG[0][13]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \SRL_SIG[0][3]_i_2 
       (.I0(tmp24_reg_1746_reg_n_102),
        .I1(tmp23_reg_1741_reg_n_102),
        .O(\SRL_SIG[0][3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \SRL_SIG[0][3]_i_3 
       (.I0(tmp24_reg_1746_reg_n_103),
        .I1(tmp23_reg_1741_reg_n_103),
        .O(\SRL_SIG[0][3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \SRL_SIG[0][3]_i_4 
       (.I0(tmp24_reg_1746_reg_n_104),
        .I1(tmp23_reg_1741_reg_n_104),
        .O(\SRL_SIG[0][3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \SRL_SIG[0][3]_i_5 
       (.I0(tmp24_reg_1746_reg_n_105),
        .I1(tmp23_reg_1741_reg_n_105),
        .O(\SRL_SIG[0][3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \SRL_SIG[0][7]_i_2 
       (.I0(tmp24_reg_1746_reg_n_98),
        .I1(tmp23_reg_1741_reg_n_98),
        .O(\SRL_SIG[0][7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \SRL_SIG[0][7]_i_3 
       (.I0(tmp24_reg_1746_reg_n_99),
        .I1(tmp23_reg_1741_reg_n_99),
        .O(\SRL_SIG[0][7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \SRL_SIG[0][7]_i_4 
       (.I0(tmp24_reg_1746_reg_n_100),
        .I1(tmp23_reg_1741_reg_n_100),
        .O(\SRL_SIG[0][7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \SRL_SIG[0][7]_i_5 
       (.I0(tmp24_reg_1746_reg_n_101),
        .I1(tmp23_reg_1741_reg_n_101),
        .O(\SRL_SIG[0][7]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \SRL_SIG_reg[0][13]_i_2 
       (.CI(\SRL_SIG_reg[0][7]_i_1_n_0 ),
        .CO({\NLW_SRL_SIG_reg[0][13]_i_2_CO_UNCONNECTED [3],\SRL_SIG_reg[0][13]_i_2_n_1 ,\SRL_SIG_reg[0][13]_i_2_n_2 ,\SRL_SIG_reg[0][13]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\SRL_SIG[0][13]_i_3_n_0 ,tmp24_reg_1746_reg_n_96,tmp24_reg_1746_reg_n_97}),
        .O(p_dst_data_stream_V_din[11:8]),
        .S({\SRL_SIG[0][13]_i_4_n_0 ,\SRL_SIG[0][13]_i_5_n_0 ,\SRL_SIG[0][13]_i_6_n_0 ,\SRL_SIG[0][13]_i_7_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \SRL_SIG_reg[0][3]_i_1 
       (.CI(1'b0),
        .CO({\SRL_SIG_reg[0][3]_i_1_n_0 ,\SRL_SIG_reg[0][3]_i_1_n_1 ,\SRL_SIG_reg[0][3]_i_1_n_2 ,\SRL_SIG_reg[0][3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({tmp24_reg_1746_reg_n_102,tmp24_reg_1746_reg_n_103,tmp24_reg_1746_reg_n_104,tmp24_reg_1746_reg_n_105}),
        .O(p_dst_data_stream_V_din[3:0]),
        .S({\SRL_SIG[0][3]_i_2_n_0 ,\SRL_SIG[0][3]_i_3_n_0 ,\SRL_SIG[0][3]_i_4_n_0 ,\SRL_SIG[0][3]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \SRL_SIG_reg[0][7]_i_1 
       (.CI(\SRL_SIG_reg[0][3]_i_1_n_0 ),
        .CO({\SRL_SIG_reg[0][7]_i_1_n_0 ,\SRL_SIG_reg[0][7]_i_1_n_1 ,\SRL_SIG_reg[0][7]_i_1_n_2 ,\SRL_SIG_reg[0][7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({tmp24_reg_1746_reg_n_98,tmp24_reg_1746_reg_n_99,tmp24_reg_1746_reg_n_100,tmp24_reg_1746_reg_n_101}),
        .O(p_dst_data_stream_V_din[7:4]),
        .S({\SRL_SIG[0][7]_i_2_n_0 ,\SRL_SIG[0][7]_i_3_n_0 ,\SRL_SIG[0][7]_i_4_n_0 ,\SRL_SIG[0][7]_i_5_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'h04AE)) 
    \ap_CS_fsm[0]_i_1__2 
       (.I0(\ap_CS_fsm_reg[1]_1 [0]),
        .I1(\ap_CS_fsm_reg[1]_1 [1]),
        .I2(\ap_CS_fsm[1]_i_2__1_n_0 ),
        .I3(Duplicate_U0_ap_start),
        .O(int_ap_start_reg[0]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'hF222)) 
    \ap_CS_fsm[0]_i_1__3 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(ap_reg_grp_Filter2D_fu_96_ap_start),
        .I2(ap_CS_fsm_state2),
        .I3(exitcond389_i_fu_472_p2),
        .O(ap_NS_fsm[0]));
  LUT3 #(
    .INIT(8'hEA)) 
    \ap_CS_fsm[1]_i_1__2 
       (.I0(ap_CS_fsm_state16),
        .I1(ap_reg_grp_Filter2D_fu_96_ap_start),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'hAACF)) 
    \ap_CS_fsm[1]_i_1__3 
       (.I0(Duplicate_U0_ap_start),
        .I1(\ap_CS_fsm[1]_i_2__1_n_0 ),
        .I2(\ap_CS_fsm_reg[1]_1 [1]),
        .I3(\ap_CS_fsm_reg[1]_1 [0]),
        .O(int_ap_start_reg[1]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h7077)) 
    \ap_CS_fsm[1]_i_2__1 
       (.I0(exitcond389_i_fu_472_p2),
        .I1(ap_CS_fsm_state2),
        .I2(ap_reg_grp_Filter2D_fu_96_ap_start),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .O(\ap_CS_fsm[1]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[2]_i_1__1 
       (.I0(ap_CS_fsm_state2),
        .I1(exitcond389_i_fu_472_p2),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[4]_i_1__0 
       (.I0(ap_CS_fsm_state4),
        .I1(\ap_CS_fsm[5]_i_2__0_n_0 ),
        .I2(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[4]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[5]_i_1__0 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\ap_CS_fsm[5]_i_2__0_n_0 ),
        .O(ap_NS_fsm[5]));
  LUT6 #(
    .INIT(64'h0010555500100010)) 
    \ap_CS_fsm[5]_i_2__0 
       (.I0(k_buf_0_val_5_U_n_9),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(ap_enable_reg_pp0_iter9),
        .I5(ap_enable_reg_pp0_iter10_reg_n_0),
        .O(\ap_CS_fsm[5]_i_2__0_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state3),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state16),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hDFDFDF0000000000)) 
    ap_enable_reg_pp0_iter0_i_1__1
       (.I0(exitcond388_i_fu_804_p2),
        .I1(k_buf_0_val_5_U_n_9),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_CS_fsm_state4),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__1_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h4F400000)) 
    ap_enable_reg_pp0_iter10_i_1
       (.I0(ap_CS_fsm_state4),
        .I1(ap_enable_reg_pp0_iter10_reg_n_0),
        .I2(k_buf_0_val_5_U_n_9),
        .I3(ap_enable_reg_pp0_iter9),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp0_iter10_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter10_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter10_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter10_reg_n_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    ap_enable_reg_pp0_iter1_i_1__1
       (.I0(k_buf_0_val_5_U_n_9),
        .O(ap_block_pp0_stage0_subdone));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp0_iter4_i_1
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter4_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter4_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter4),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter4),
        .Q(ap_enable_reg_pp0_iter5),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter6_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter5),
        .Q(ap_enable_reg_pp0_iter6),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter7_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter6),
        .Q(ap_enable_reg_pp0_iter7),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter8_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter7),
        .Q(ap_enable_reg_pp0_iter8),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter9_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter8),
        .Q(ap_enable_reg_pp0_iter9),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hF777F000)) 
    ap_reg_grp_Filter2D_fu_96_ap_start_i_1
       (.I0(exitcond389_i_fu_472_p2),
        .I1(ap_CS_fsm_state2),
        .I2(Duplicate_U0_ap_start),
        .I3(\ap_CS_fsm_reg[1]_1 [0]),
        .I4(ap_reg_grp_Filter2D_fu_96_ap_start),
        .O(\ap_CS_fsm_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_reg_pp0_iter1_exitcond388_i_reg_1553[0]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(k_buf_0_val_5_U_n_9),
        .I2(exitcond388_i_reg_1553),
        .I3(ap_reg_pp0_iter1_exitcond388_i_reg_1553),
        .O(\ap_reg_pp0_iter1_exitcond388_i_reg_1553[0]_i_1_n_0 ));
  FDRE \ap_reg_pp0_iter1_exitcond388_i_reg_1553_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_reg_pp0_iter1_exitcond388_i_reg_1553[0]_i_1_n_0 ),
        .Q(ap_reg_pp0_iter1_exitcond388_i_reg_1553),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_reg_pp0_iter1_or_cond_i_reg_1580[0]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(k_buf_0_val_5_U_n_9),
        .I2(or_cond_i_reg_1580),
        .I3(ap_reg_pp0_iter1_or_cond_i_reg_1580),
        .O(\ap_reg_pp0_iter1_or_cond_i_reg_1580[0]_i_1_n_0 ));
  FDRE \ap_reg_pp0_iter1_or_cond_i_reg_1580_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_reg_pp0_iter1_or_cond_i_reg_1580[0]_i_1_n_0 ),
        .Q(ap_reg_pp0_iter1_or_cond_i_reg_1580),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_brmerge_reg_1598_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(brmerge_reg_1598),
        .Q(ap_reg_pp0_iter2_brmerge_reg_1598),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_exitcond388_i_reg_1553_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_reg_pp0_iter1_exitcond388_i_reg_1553),
        .Q(\ap_reg_pp0_iter2_exitcond388_i_reg_1553_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_or_cond_i_i_reg_1584_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(or_cond_i_i_reg_1584),
        .Q(ap_reg_pp0_iter2_or_cond_i_i_reg_1584),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_exitcond388_i_reg_1553_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\ap_reg_pp0_iter2_exitcond388_i_reg_1553_reg_n_0_[0] ),
        .Q(ap_reg_pp0_iter3_exitcond388_i_reg_1553),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_k_buf_0_val_4_addr_reg_1618_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(k_buf_0_val_5_addr_reg_1624[0]),
        .Q(ap_reg_pp0_iter3_k_buf_0_val_5_addr_reg_1624[0]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_k_buf_0_val_4_addr_reg_1618_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(k_buf_0_val_5_addr_reg_1624[10]),
        .Q(ap_reg_pp0_iter3_k_buf_0_val_5_addr_reg_1624[10]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_k_buf_0_val_4_addr_reg_1618_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(k_buf_0_val_5_addr_reg_1624[1]),
        .Q(ap_reg_pp0_iter3_k_buf_0_val_5_addr_reg_1624[1]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_k_buf_0_val_4_addr_reg_1618_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(k_buf_0_val_5_addr_reg_1624[2]),
        .Q(ap_reg_pp0_iter3_k_buf_0_val_5_addr_reg_1624[2]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_k_buf_0_val_4_addr_reg_1618_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(k_buf_0_val_5_addr_reg_1624[3]),
        .Q(ap_reg_pp0_iter3_k_buf_0_val_5_addr_reg_1624[3]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_k_buf_0_val_4_addr_reg_1618_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(k_buf_0_val_5_addr_reg_1624[4]),
        .Q(ap_reg_pp0_iter3_k_buf_0_val_5_addr_reg_1624[4]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_k_buf_0_val_4_addr_reg_1618_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(k_buf_0_val_5_addr_reg_1624[5]),
        .Q(ap_reg_pp0_iter3_k_buf_0_val_5_addr_reg_1624[5]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_k_buf_0_val_4_addr_reg_1618_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(k_buf_0_val_5_addr_reg_1624[6]),
        .Q(ap_reg_pp0_iter3_k_buf_0_val_5_addr_reg_1624[6]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_k_buf_0_val_4_addr_reg_1618_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(k_buf_0_val_5_addr_reg_1624[7]),
        .Q(ap_reg_pp0_iter3_k_buf_0_val_5_addr_reg_1624[7]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_k_buf_0_val_4_addr_reg_1618_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(k_buf_0_val_5_addr_reg_1624[8]),
        .Q(ap_reg_pp0_iter3_k_buf_0_val_5_addr_reg_1624[8]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_k_buf_0_val_4_addr_reg_1618_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(k_buf_0_val_5_addr_reg_1624[9]),
        .Q(ap_reg_pp0_iter3_k_buf_0_val_5_addr_reg_1624[9]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_or_cond_i_i_reg_1584_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_reg_pp0_iter2_or_cond_i_i_reg_1584),
        .Q(ap_reg_pp0_iter3_or_cond_i_i_reg_1584),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_reg_331_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(reg_331[0]),
        .Q(ap_reg_pp0_iter3_reg_331[0]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_reg_331_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(reg_331[1]),
        .Q(ap_reg_pp0_iter3_reg_331[1]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_reg_331_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(reg_331[2]),
        .Q(ap_reg_pp0_iter3_reg_331[2]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_reg_331_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(reg_331[3]),
        .Q(ap_reg_pp0_iter3_reg_331[3]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_reg_331_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(reg_331[4]),
        .Q(ap_reg_pp0_iter3_reg_331[4]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_reg_331_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(reg_331[5]),
        .Q(ap_reg_pp0_iter3_reg_331[5]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_reg_331_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(reg_331[6]),
        .Q(ap_reg_pp0_iter3_reg_331[6]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_reg_331_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(reg_331[7]),
        .Q(ap_reg_pp0_iter3_reg_331[7]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter4_exitcond388_i_reg_1553_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_reg_pp0_iter3_exitcond388_i_reg_1553),
        .Q(ap_reg_pp0_iter4_exitcond388_i_reg_1553),
        .R(1'b0));
  (* srl_bus_name = "inst/\Sobel_U0/grp_Filter2D_fu_96/ap_reg_pp0_iter4_or_cond_i_reg_1580_reg " *) 
  (* srl_name = "inst/\Sobel_U0/grp_Filter2D_fu_96/ap_reg_pp0_iter4_or_cond_i_reg_1580_reg[0]_srl3 " *) 
  SRL16E \ap_reg_pp0_iter4_or_cond_i_reg_1580_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(ap_reg_pp0_iter1_or_cond_i_reg_1580),
        .Q(\ap_reg_pp0_iter4_or_cond_i_reg_1580_reg[0]_srl3_n_0 ));
  FDRE \ap_reg_pp0_iter5_exitcond388_i_reg_1553_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_reg_pp0_iter4_exitcond388_i_reg_1553),
        .Q(ap_reg_pp0_iter5_exitcond388_i_reg_1553),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter5_or_cond_i_reg_1580_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\ap_reg_pp0_iter4_or_cond_i_reg_1580_reg[0]_srl3_n_0 ),
        .Q(ap_reg_pp0_iter5_or_cond_i_reg_1580),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter5_src_kernel_win_0_va_16_reg_1686_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_16_reg_1686[0]),
        .Q(ap_reg_pp0_iter5_src_kernel_win_0_va_16_reg_1686[0]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter5_src_kernel_win_0_va_16_reg_1686_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_16_reg_1686[1]),
        .Q(ap_reg_pp0_iter5_src_kernel_win_0_va_16_reg_1686[1]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter5_src_kernel_win_0_va_16_reg_1686_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_16_reg_1686[2]),
        .Q(ap_reg_pp0_iter5_src_kernel_win_0_va_16_reg_1686[2]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter5_src_kernel_win_0_va_16_reg_1686_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_16_reg_1686[3]),
        .Q(ap_reg_pp0_iter5_src_kernel_win_0_va_16_reg_1686[3]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter5_src_kernel_win_0_va_16_reg_1686_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_16_reg_1686[4]),
        .Q(ap_reg_pp0_iter5_src_kernel_win_0_va_16_reg_1686[4]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter5_src_kernel_win_0_va_16_reg_1686_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_16_reg_1686[5]),
        .Q(ap_reg_pp0_iter5_src_kernel_win_0_va_16_reg_1686[5]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter5_src_kernel_win_0_va_16_reg_1686_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_16_reg_1686[6]),
        .Q(ap_reg_pp0_iter5_src_kernel_win_0_va_16_reg_1686[6]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter5_src_kernel_win_0_va_16_reg_1686_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_16_reg_1686[7]),
        .Q(ap_reg_pp0_iter5_src_kernel_win_0_va_16_reg_1686[7]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_6_reg_1664[0]),
        .Q(ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664[0]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_6_reg_1664[1]),
        .Q(ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664[1]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_6_reg_1664[2]),
        .Q(ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664[2]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_6_reg_1664[3]),
        .Q(ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664[3]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_6_reg_1664[4]),
        .Q(ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664[4]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_6_reg_1664[5]),
        .Q(ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664[5]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_6_reg_1664[6]),
        .Q(ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664[6]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_6_reg_1664[7]),
        .Q(ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664[7]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter5_src_kernel_win_0_va_7_reg_1670_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_7_reg_1670[0]),
        .Q(ap_reg_pp0_iter5_src_kernel_win_0_va_7_reg_1670[0]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter5_src_kernel_win_0_va_7_reg_1670_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_7_reg_1670[1]),
        .Q(ap_reg_pp0_iter5_src_kernel_win_0_va_7_reg_1670[1]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter5_src_kernel_win_0_va_7_reg_1670_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_7_reg_1670[2]),
        .Q(ap_reg_pp0_iter5_src_kernel_win_0_va_7_reg_1670[2]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter5_src_kernel_win_0_va_7_reg_1670_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_7_reg_1670[3]),
        .Q(ap_reg_pp0_iter5_src_kernel_win_0_va_7_reg_1670[3]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter5_src_kernel_win_0_va_7_reg_1670_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_7_reg_1670[4]),
        .Q(ap_reg_pp0_iter5_src_kernel_win_0_va_7_reg_1670[4]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter5_src_kernel_win_0_va_7_reg_1670_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_7_reg_1670[5]),
        .Q(ap_reg_pp0_iter5_src_kernel_win_0_va_7_reg_1670[5]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter5_src_kernel_win_0_va_7_reg_1670_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_7_reg_1670[6]),
        .Q(ap_reg_pp0_iter5_src_kernel_win_0_va_7_reg_1670[6]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter5_src_kernel_win_0_va_7_reg_1670_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_7_reg_1670[7]),
        .Q(ap_reg_pp0_iter5_src_kernel_win_0_va_7_reg_1670[7]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_or_cond_i_reg_1580_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_reg_pp0_iter5_or_cond_i_reg_1580),
        .Q(ap_reg_pp0_iter6_or_cond_i_reg_1580),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_src_kernel_win_0_va_6_reg_1664_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664[0]),
        .Q(ap_reg_pp0_iter6_src_kernel_win_0_va_6_reg_1664[0]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_src_kernel_win_0_va_6_reg_1664_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664[1]),
        .Q(ap_reg_pp0_iter6_src_kernel_win_0_va_6_reg_1664[1]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_src_kernel_win_0_va_6_reg_1664_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664[2]),
        .Q(ap_reg_pp0_iter6_src_kernel_win_0_va_6_reg_1664[2]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_src_kernel_win_0_va_6_reg_1664_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664[3]),
        .Q(ap_reg_pp0_iter6_src_kernel_win_0_va_6_reg_1664[3]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_src_kernel_win_0_va_6_reg_1664_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664[4]),
        .Q(ap_reg_pp0_iter6_src_kernel_win_0_va_6_reg_1664[4]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_src_kernel_win_0_va_6_reg_1664_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664[5]),
        .Q(ap_reg_pp0_iter6_src_kernel_win_0_va_6_reg_1664[5]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_src_kernel_win_0_va_6_reg_1664_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664[6]),
        .Q(ap_reg_pp0_iter6_src_kernel_win_0_va_6_reg_1664[6]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_src_kernel_win_0_va_6_reg_1664_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664[7]),
        .Q(ap_reg_pp0_iter6_src_kernel_win_0_va_6_reg_1664[7]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter7_or_cond_i_reg_1580_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_reg_pp0_iter6_or_cond_i_reg_1580),
        .Q(ap_reg_pp0_iter7_or_cond_i_reg_1580),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter8_or_cond_i_reg_1580_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_reg_pp0_iter7_or_cond_i_reg_1580),
        .Q(ap_reg_pp0_iter8_or_cond_i_reg_1580),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter9_or_cond_i_reg_1580_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_reg_pp0_iter8_or_cond_i_reg_1580),
        .Q(ap_reg_pp0_iter9_or_cond_i_reg_1580),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \brmerge_reg_1598[0]_i_1 
       (.I0(tmp_65_fu_880_p2),
        .I1(rev_reg_1533),
        .O(brmerge_fu_939_p2));
  FDRE \brmerge_reg_1598_reg[0] 
       (.C(ap_clk),
        .CE(brmerge_reg_15980),
        .D(brmerge_fu_939_p2),
        .Q(brmerge_reg_1598),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    \col_assign_3_t_reg_1611[1]_i_1 
       (.I0(ap_reg_pp0_iter1_exitcond388_i_reg_1553),
        .I1(k_buf_0_val_5_U_n_9),
        .O(col_assign_3_t_reg_16110));
  FDRE \col_assign_3_t_reg_1611_reg[0] 
       (.C(ap_clk),
        .CE(col_assign_3_t_reg_16110),
        .D(\col_assign_3_t_reg_1611_reg[1]_0 [0]),
        .Q(col_assign_3_t_reg_1611[0]),
        .R(1'b0));
  FDRE \col_assign_3_t_reg_1611_reg[1] 
       (.C(ap_clk),
        .CE(col_assign_3_t_reg_16110),
        .D(\col_assign_3_t_reg_1611_reg[1]_0 [1]),
        .Q(col_assign_3_t_reg_1611[1]),
        .R(1'b0));
  FDRE \col_buf_0_val_0_0_reg_1635_reg[0] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_16350),
        .D(col_buf_0_val_0_0_fu_987_p3[0]),
        .Q(col_buf_0_val_0_0_reg_1635[0]),
        .R(1'b0));
  FDRE \col_buf_0_val_0_0_reg_1635_reg[1] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_16350),
        .D(col_buf_0_val_0_0_fu_987_p3[1]),
        .Q(col_buf_0_val_0_0_reg_1635[1]),
        .R(1'b0));
  FDRE \col_buf_0_val_0_0_reg_1635_reg[2] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_16350),
        .D(col_buf_0_val_0_0_fu_987_p3[2]),
        .Q(col_buf_0_val_0_0_reg_1635[2]),
        .R(1'b0));
  FDRE \col_buf_0_val_0_0_reg_1635_reg[3] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_16350),
        .D(col_buf_0_val_0_0_fu_987_p3[3]),
        .Q(col_buf_0_val_0_0_reg_1635[3]),
        .R(1'b0));
  FDRE \col_buf_0_val_0_0_reg_1635_reg[4] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_16350),
        .D(col_buf_0_val_0_0_fu_987_p3[4]),
        .Q(col_buf_0_val_0_0_reg_1635[4]),
        .R(1'b0));
  FDRE \col_buf_0_val_0_0_reg_1635_reg[5] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_16350),
        .D(col_buf_0_val_0_0_fu_987_p3[5]),
        .Q(col_buf_0_val_0_0_reg_1635[5]),
        .R(1'b0));
  FDRE \col_buf_0_val_0_0_reg_1635_reg[6] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_16350),
        .D(col_buf_0_val_0_0_fu_987_p3[6]),
        .Q(col_buf_0_val_0_0_reg_1635[6]),
        .R(1'b0));
  FDRE \col_buf_0_val_0_0_reg_1635_reg[7] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_16350),
        .D(col_buf_0_val_0_0_fu_987_p3[7]),
        .Q(col_buf_0_val_0_0_reg_1635[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    \col_buf_0_val_1_0_reg_1648[7]_i_1 
       (.I0(k_buf_0_val_5_U_n_9),
        .I1(\ap_reg_pp0_iter2_exitcond388_i_reg_1553_reg_n_0_[0] ),
        .O(col_buf_0_val_0_0_reg_16350));
  FDRE \col_buf_0_val_1_0_reg_1648_reg[0] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_16350),
        .D(col_buf_0_val_1_0_fu_1005_p3[0]),
        .Q(col_buf_0_val_1_0_reg_1648[0]),
        .R(1'b0));
  FDRE \col_buf_0_val_1_0_reg_1648_reg[1] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_16350),
        .D(col_buf_0_val_1_0_fu_1005_p3[1]),
        .Q(col_buf_0_val_1_0_reg_1648[1]),
        .R(1'b0));
  FDRE \col_buf_0_val_1_0_reg_1648_reg[2] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_16350),
        .D(col_buf_0_val_1_0_fu_1005_p3[2]),
        .Q(col_buf_0_val_1_0_reg_1648[2]),
        .R(1'b0));
  FDRE \col_buf_0_val_1_0_reg_1648_reg[3] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_16350),
        .D(col_buf_0_val_1_0_fu_1005_p3[3]),
        .Q(col_buf_0_val_1_0_reg_1648[3]),
        .R(1'b0));
  FDRE \col_buf_0_val_1_0_reg_1648_reg[4] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_16350),
        .D(col_buf_0_val_1_0_fu_1005_p3[4]),
        .Q(col_buf_0_val_1_0_reg_1648[4]),
        .R(1'b0));
  FDRE \col_buf_0_val_1_0_reg_1648_reg[5] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_16350),
        .D(col_buf_0_val_1_0_fu_1005_p3[5]),
        .Q(col_buf_0_val_1_0_reg_1648[5]),
        .R(1'b0));
  FDRE \col_buf_0_val_1_0_reg_1648_reg[6] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_16350),
        .D(col_buf_0_val_1_0_fu_1005_p3[6]),
        .Q(col_buf_0_val_1_0_reg_1648[6]),
        .R(1'b0));
  FDRE \col_buf_0_val_1_0_reg_1648_reg[7] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_16350),
        .D(col_buf_0_val_1_0_fu_1005_p3[7]),
        .Q(col_buf_0_val_1_0_reg_1648[7]),
        .R(1'b0));
  FDRE \col_buf_0_val_2_0_reg_1656_reg[0] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_16350),
        .D(col_buf_0_val_2_0_fu_1023_p3[0]),
        .Q(col_buf_0_val_2_0_reg_1656[0]),
        .R(1'b0));
  FDRE \col_buf_0_val_2_0_reg_1656_reg[1] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_16350),
        .D(col_buf_0_val_2_0_fu_1023_p3[1]),
        .Q(col_buf_0_val_2_0_reg_1656[1]),
        .R(1'b0));
  FDRE \col_buf_0_val_2_0_reg_1656_reg[2] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_16350),
        .D(col_buf_0_val_2_0_fu_1023_p3[2]),
        .Q(col_buf_0_val_2_0_reg_1656[2]),
        .R(1'b0));
  FDRE \col_buf_0_val_2_0_reg_1656_reg[3] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_16350),
        .D(col_buf_0_val_2_0_fu_1023_p3[3]),
        .Q(col_buf_0_val_2_0_reg_1656[3]),
        .R(1'b0));
  FDRE \col_buf_0_val_2_0_reg_1656_reg[4] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_16350),
        .D(col_buf_0_val_2_0_fu_1023_p3[4]),
        .Q(col_buf_0_val_2_0_reg_1656[4]),
        .R(1'b0));
  FDRE \col_buf_0_val_2_0_reg_1656_reg[5] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_16350),
        .D(col_buf_0_val_2_0_fu_1023_p3[5]),
        .Q(col_buf_0_val_2_0_reg_1656[5]),
        .R(1'b0));
  FDRE \col_buf_0_val_2_0_reg_1656_reg[6] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_16350),
        .D(col_buf_0_val_2_0_fu_1023_p3[6]),
        .Q(col_buf_0_val_2_0_reg_1656[6]),
        .R(1'b0));
  FDRE \col_buf_0_val_2_0_reg_1656_reg[7] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_16350),
        .D(col_buf_0_val_2_0_fu_1023_p3[7]),
        .Q(col_buf_0_val_2_0_reg_1656[7]),
        .R(1'b0));
  CARRY4 exitcond388_i_fu_804_p2_carry
       (.CI(1'b0),
        .CO({exitcond388_i_fu_804_p2,exitcond388_i_fu_804_p2_carry_n_1,exitcond388_i_fu_804_p2_carry_n_2,exitcond388_i_fu_804_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_exitcond388_i_fu_804_p2_carry_O_UNCONNECTED[3:0]),
        .S(\exitcond388_i_reg_1553_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'hFD20)) 
    \exitcond388_i_reg_1553[0]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(k_buf_0_val_5_U_n_9),
        .I2(exitcond388_i_fu_804_p2),
        .I3(exitcond388_i_reg_1553),
        .O(\exitcond388_i_reg_1553[0]_i_1_n_0 ));
  FDRE \exitcond388_i_reg_1553_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond388_i_reg_1553[0]_i_1_n_0 ),
        .Q(exitcond388_i_reg_1553),
        .R(1'b0));
  CARRY4 exitcond389_i_fu_472_p2_carry
       (.CI(1'b0),
        .CO({exitcond389_i_fu_472_p2,exitcond389_i_fu_472_p2_carry_n_1,exitcond389_i_fu_472_p2_carry_n_2,exitcond389_i_fu_472_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_exitcond389_i_fu_472_p2_carry_O_UNCONNECTED[3:0]),
        .S({S[1],exitcond389_i_fu_472_p2_carry_i_2_n_0,exitcond389_i_fu_472_p2_carry_i_3_n_0,S[0]}));
  LUT2 #(
    .INIT(4'h9)) 
    exitcond389_i_fu_472_p2_carry_i_10
       (.I0(Q[5]),
        .I1(tmp_226_2_fu_693_p2_carry__0_0[5]),
        .O(exitcond389_i_fu_472_p2_carry_i_10_n_0));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    exitcond389_i_fu_472_p2_carry_i_2
       (.I0(Q[7]),
        .I1(exitcond389_i_fu_472_p2_carry_1),
        .I2(t_V_reg_309),
        .I3(exitcond389_i_fu_472_p2_carry_2),
        .I4(exitcond389_i_fu_472_p2_carry_3),
        .I5(Q[6]),
        .O(exitcond389_i_fu_472_p2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h8148000020120400)) 
    exitcond389_i_fu_472_p2_carry_i_3
       (.I0(Q[3]),
        .I1(tmp_226_2_fu_693_p2_carry__0_0[4]),
        .I2(exitcond389_i_fu_472_p2_carry_0),
        .I3(tmp_226_2_fu_693_p2_carry__0_0[3]),
        .I4(exitcond389_i_fu_472_p2_carry_i_10_n_0),
        .I5(Q[4]),
        .O(exitcond389_i_fu_472_p2_carry_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \i_V_reg_1430[0]_i_1 
       (.I0(Q[0]),
        .O(i_V_fu_477_p2[0]));
  LUT6 #(
    .INIT(64'hAAAA6AAAAAAAAAAA)) 
    \i_V_reg_1430[10]_i_1 
       (.I0(Q[9]),
        .I1(Q[8]),
        .I2(t_V_reg_309),
        .I3(Q[7]),
        .I4(\i_V_reg_1430[10]_i_2_n_0 ),
        .I5(Q[6]),
        .O(i_V_fu_477_p2[10]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \i_V_reg_1430[10]_i_2 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[5]),
        .O(\i_V_reg_1430[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_V_reg_1430[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(i_V_fu_477_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_V_reg_1430[2]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(\i_V_reg_1430[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_V_reg_1430[3]_i_1 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(i_V_fu_477_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_V_reg_1430[4]_i_1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .O(\i_V_reg_1430[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \i_V_reg_1430[5]_i_1 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(\i_V_reg_1430[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    \i_V_reg_1430[6]_i_1 
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(Q[2]),
        .I3(\i_V_reg_1430[6]_i_2_n_0 ),
        .I4(Q[3]),
        .I5(Q[4]),
        .O(\i_V_reg_1430[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \i_V_reg_1430[6]_i_2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\i_V_reg_1430[6]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hA6)) 
    \i_V_reg_1430[7]_i_1 
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(\i_V_reg_1430[10]_i_2_n_0 ),
        .O(\i_V_reg_1430[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    \i_V_reg_1430[8]_i_1 
       (.I0(t_V_reg_309),
        .I1(Q[7]),
        .I2(\i_V_reg_1430[10]_i_2_n_0 ),
        .I3(Q[6]),
        .O(\i_V_reg_1430[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \i_V_reg_1430[9]_i_1 
       (.I0(Q[8]),
        .I1(Q[6]),
        .I2(\i_V_reg_1430[10]_i_2_n_0 ),
        .I3(Q[7]),
        .I4(t_V_reg_309),
        .O(i_V_fu_477_p2[9]));
  FDRE \i_V_reg_1430_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_477_p2[0]),
        .Q(i_V_reg_1430[0]),
        .R(1'b0));
  FDRE \i_V_reg_1430_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_477_p2[10]),
        .Q(i_V_reg_1430[10]),
        .R(1'b0));
  FDRE \i_V_reg_1430_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_477_p2[1]),
        .Q(i_V_reg_1430[1]),
        .R(1'b0));
  FDRE \i_V_reg_1430_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\i_V_reg_1430[2]_i_1_n_0 ),
        .Q(i_V_reg_1430[2]),
        .R(1'b0));
  FDRE \i_V_reg_1430_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_477_p2[3]),
        .Q(i_V_reg_1430[3]),
        .R(1'b0));
  FDRE \i_V_reg_1430_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\i_V_reg_1430[4]_i_1_n_0 ),
        .Q(i_V_reg_1430[4]),
        .R(1'b0));
  FDRE \i_V_reg_1430_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\i_V_reg_1430[5]_i_1_n_0 ),
        .Q(i_V_reg_1430[5]),
        .R(1'b0));
  FDRE \i_V_reg_1430_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\i_V_reg_1430[6]_i_1_n_0 ),
        .Q(i_V_reg_1430[6]),
        .R(1'b0));
  FDRE \i_V_reg_1430_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\i_V_reg_1430[7]_i_1_n_0 ),
        .Q(i_V_reg_1430[7]),
        .R(1'b0));
  FDRE \i_V_reg_1430_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\i_V_reg_1430[8]_i_1_n_0 ),
        .Q(i_V_reg_1430[8]),
        .R(1'b0));
  FDRE \i_V_reg_1430_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_477_p2[9]),
        .Q(i_V_reg_1430[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_reg_1444[0]_i_1 
       (.I0(Q[9]),
        .I1(\icmp_reg_1444[0]_i_2_n_0 ),
        .I2(Q[8]),
        .I3(t_V_reg_309),
        .I4(Q[7]),
        .I5(Q[1]),
        .O(icmp_fu_503_p2));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_reg_1444[0]_i_2 
       (.I0(Q[6]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[5]),
        .O(\icmp_reg_1444[0]_i_2_n_0 ));
  FDRE \icmp_reg_1444_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(icmp_fu_503_p2),
        .Q(\icmp_reg_1444_reg_n_0_[0] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00404040)) 
    internal_full_n_i_3__0
       (.I0(ap_enable_reg_pp0_iter2_reg_0),
        .I1(\ap_CS_fsm_reg[1]_1 [1]),
        .I2(src1_data_stream_0_s_empty_n),
        .I3(Duplicate_U0_src_data_stream_V_read),
        .I4(src1_data_stream_0_s_full_n),
        .O(mOutPtr110_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_cud k_buf_0_val_3_U
       (.ADDRBWRADDR({x_reg_1588,D}),
        .D(k_buf_0_val_3_q0),
        .E(k_buf_0_val_3_load_reg_16300),
        .Q(k_buf_0_val_5_addr_reg_1624),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_reg_pp0_iter2_or_cond_i_i_reg_1584(ap_reg_pp0_iter2_or_cond_i_i_reg_1584),
        .k_buf_0_val_3_ce0(k_buf_0_val_3_ce0),
        .\k_buf_0_val_4_load_reg_1643_reg[0] (k_buf_0_val_5_U_n_9),
        .\k_buf_0_val_4_load_reg_1643_reg[0]_0 (\ap_reg_pp0_iter2_exitcond388_i_reg_1553_reg_n_0_[0] ),
        .ram_reg(reg_331),
        .ram_reg_0(\tmp_60_reg_1449_reg_n_0_[0] ),
        .ram_reg_1(\icmp_reg_1444_reg_n_0_[0] ),
        .ult_reg_1439(ult_reg_1439));
  FDRE \k_buf_0_val_3_addr_reg_1605_reg[0] 
       (.C(ap_clk),
        .CE(col_assign_3_t_reg_16110),
        .D(D[0]),
        .Q(k_buf_0_val_5_addr_reg_1624[0]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1605_reg[10] 
       (.C(ap_clk),
        .CE(col_assign_3_t_reg_16110),
        .D(x_reg_1588[10]),
        .Q(k_buf_0_val_5_addr_reg_1624[10]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1605_reg[1] 
       (.C(ap_clk),
        .CE(col_assign_3_t_reg_16110),
        .D(D[1]),
        .Q(k_buf_0_val_5_addr_reg_1624[1]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1605_reg[2] 
       (.C(ap_clk),
        .CE(col_assign_3_t_reg_16110),
        .D(x_reg_1588[2]),
        .Q(k_buf_0_val_5_addr_reg_1624[2]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1605_reg[3] 
       (.C(ap_clk),
        .CE(col_assign_3_t_reg_16110),
        .D(x_reg_1588[3]),
        .Q(k_buf_0_val_5_addr_reg_1624[3]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1605_reg[4] 
       (.C(ap_clk),
        .CE(col_assign_3_t_reg_16110),
        .D(x_reg_1588[4]),
        .Q(k_buf_0_val_5_addr_reg_1624[4]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1605_reg[5] 
       (.C(ap_clk),
        .CE(col_assign_3_t_reg_16110),
        .D(x_reg_1588[5]),
        .Q(k_buf_0_val_5_addr_reg_1624[5]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1605_reg[6] 
       (.C(ap_clk),
        .CE(col_assign_3_t_reg_16110),
        .D(x_reg_1588[6]),
        .Q(k_buf_0_val_5_addr_reg_1624[6]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1605_reg[7] 
       (.C(ap_clk),
        .CE(col_assign_3_t_reg_16110),
        .D(x_reg_1588[7]),
        .Q(k_buf_0_val_5_addr_reg_1624[7]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1605_reg[8] 
       (.C(ap_clk),
        .CE(col_assign_3_t_reg_16110),
        .D(x_reg_1588[8]),
        .Q(k_buf_0_val_5_addr_reg_1624[8]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1605_reg[9] 
       (.C(ap_clk),
        .CE(col_assign_3_t_reg_16110),
        .D(x_reg_1588[9]),
        .Q(k_buf_0_val_5_addr_reg_1624[9]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_load_reg_1630_reg[0] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_load_reg_16300),
        .D(k_buf_0_val_3_q0[0]),
        .Q(k_buf_0_val_3_load_reg_1630[0]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_load_reg_1630_reg[1] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_load_reg_16300),
        .D(k_buf_0_val_3_q0[1]),
        .Q(k_buf_0_val_3_load_reg_1630[1]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_load_reg_1630_reg[2] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_load_reg_16300),
        .D(k_buf_0_val_3_q0[2]),
        .Q(k_buf_0_val_3_load_reg_1630[2]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_load_reg_1630_reg[3] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_load_reg_16300),
        .D(k_buf_0_val_3_q0[3]),
        .Q(k_buf_0_val_3_load_reg_1630[3]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_load_reg_1630_reg[4] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_load_reg_16300),
        .D(k_buf_0_val_3_q0[4]),
        .Q(k_buf_0_val_3_load_reg_1630[4]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_load_reg_1630_reg[5] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_load_reg_16300),
        .D(k_buf_0_val_3_q0[5]),
        .Q(k_buf_0_val_3_load_reg_1630[5]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_load_reg_1630_reg[6] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_load_reg_16300),
        .D(k_buf_0_val_3_q0[6]),
        .Q(k_buf_0_val_3_load_reg_1630[6]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_load_reg_1630_reg[7] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_load_reg_16300),
        .D(k_buf_0_val_3_q0[7]),
        .Q(k_buf_0_val_3_load_reg_1630[7]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_cud_18 k_buf_0_val_4_U
       (.ADDRBWRADDR({x_reg_1588,D}),
        .D(k_buf_0_val_4_q0),
        .Q(ap_reg_pp0_iter3_k_buf_0_val_5_addr_reg_1624),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .ap_reg_pp0_iter3_or_cond_i_i_reg_1584(ap_reg_pp0_iter3_or_cond_i_i_reg_1584),
        .k_buf_0_val_3_ce0(k_buf_0_val_3_ce0),
        .ram_reg(\tmp_190_1_reg_1453_reg_n_0_[0] ),
        .ram_reg_0(\icmp_reg_1444_reg_n_0_[0] ),
        .ram_reg_1(k_buf_0_val_5_U_n_9),
        .ram_reg_2(k_buf_0_val_3_load_reg_1630),
        .ram_reg_3(ap_reg_pp0_iter3_reg_331),
        .ult_reg_1439(ult_reg_1439));
  FDRE \k_buf_0_val_4_load_reg_1643_reg[0] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_load_reg_16300),
        .D(k_buf_0_val_4_q0[0]),
        .Q(k_buf_0_val_4_load_reg_1643[0]),
        .R(1'b0));
  FDRE \k_buf_0_val_4_load_reg_1643_reg[1] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_load_reg_16300),
        .D(k_buf_0_val_4_q0[1]),
        .Q(k_buf_0_val_4_load_reg_1643[1]),
        .R(1'b0));
  FDRE \k_buf_0_val_4_load_reg_1643_reg[2] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_load_reg_16300),
        .D(k_buf_0_val_4_q0[2]),
        .Q(k_buf_0_val_4_load_reg_1643[2]),
        .R(1'b0));
  FDRE \k_buf_0_val_4_load_reg_1643_reg[3] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_load_reg_16300),
        .D(k_buf_0_val_4_q0[3]),
        .Q(k_buf_0_val_4_load_reg_1643[3]),
        .R(1'b0));
  FDRE \k_buf_0_val_4_load_reg_1643_reg[4] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_load_reg_16300),
        .D(k_buf_0_val_4_q0[4]),
        .Q(k_buf_0_val_4_load_reg_1643[4]),
        .R(1'b0));
  FDRE \k_buf_0_val_4_load_reg_1643_reg[5] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_load_reg_16300),
        .D(k_buf_0_val_4_q0[5]),
        .Q(k_buf_0_val_4_load_reg_1643[5]),
        .R(1'b0));
  FDRE \k_buf_0_val_4_load_reg_1643_reg[6] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_load_reg_16300),
        .D(k_buf_0_val_4_q0[6]),
        .Q(k_buf_0_val_4_load_reg_1643[6]),
        .R(1'b0));
  FDRE \k_buf_0_val_4_load_reg_1643_reg[7] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_load_reg_16300),
        .D(k_buf_0_val_4_q0[7]),
        .Q(k_buf_0_val_4_load_reg_1643[7]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_cud_19 k_buf_0_val_5_U
       (.ADDRBWRADDR({x_reg_1588,D}),
        .DOBDO(k_buf_0_val_5_q0),
        .Q(ap_reg_pp0_iter3_k_buf_0_val_5_addr_reg_1624),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter10_reg(k_buf_0_val_5_U_n_9),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .ap_reg_pp0_iter1_exitcond388_i_reg_1553(ap_reg_pp0_iter1_exitcond388_i_reg_1553),
        .ap_reg_pp0_iter3_or_cond_i_i_reg_1584(ap_reg_pp0_iter3_or_cond_i_i_reg_1584),
        .ap_reg_pp0_iter9_or_cond_i_reg_1580(ap_reg_pp0_iter9_or_cond_i_reg_1580),
        .k_buf_0_val_3_ce0(k_buf_0_val_3_ce0),
        .or_cond_i_i_reg_1584(or_cond_i_i_reg_1584),
        .ram_reg(\tmp_60_reg_1449_reg_n_0_[0] ),
        .ram_reg_0(\icmp_reg_1444_reg_n_0_[0] ),
        .ram_reg_1(ap_enable_reg_pp0_iter10_reg_n_0),
        .ram_reg_2(k_buf_0_val_4_load_reg_1643),
        .ram_reg_3(ap_reg_pp0_iter3_reg_331),
        .sobel_gx_data_stream_full_n(sobel_gx_data_stream_full_n),
        .src1_data_stream_0_s_empty_n(src1_data_stream_0_s_empty_n),
        .ult_reg_1439(ult_reg_1439));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT5 #(
    .INIT(32'hFF7FFFFF)) 
    \mOutPtr[1]_i_2__2 
       (.I0(ap_reg_pp0_iter9_or_cond_i_reg_1580),
        .I1(ap_enable_reg_pp0_iter10_reg_n_0),
        .I2(\ap_CS_fsm_reg[1]_1 [1]),
        .I3(k_buf_0_val_5_U_n_9),
        .I4(sobel_gx_data_stream_full_n),
        .O(\ap_reg_pp0_iter9_or_cond_i_reg_1580_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFDFFFFFFFDFFFDFF)) 
    \mOutPtr[1]_i_3__0 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(k_buf_0_val_5_U_n_9),
        .I2(ap_reg_pp0_iter1_exitcond388_i_reg_1553),
        .I3(or_cond_i_i_reg_1584),
        .I4(ult_reg_1439),
        .I5(\icmp_reg_1444_reg_n_0_[0] ),
        .O(ap_enable_reg_pp0_iter2_reg_0));
  LUT3 #(
    .INIT(8'h04)) 
    \or_cond_i_i_reg_1584[0]_i_1 
       (.I0(exitcond388_i_reg_1553),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(k_buf_0_val_5_U_n_9),
        .O(brmerge_reg_15980));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \or_cond_i_i_reg_1584[0]_i_2 
       (.I0(tmp_65_fu_880_p2),
        .I1(\tmp_121_reg_1568_reg[0]_0 ),
        .O(p_0_in14_out));
  FDRE \or_cond_i_i_reg_1584_reg[0] 
       (.C(ap_clk),
        .CE(brmerge_reg_15980),
        .D(p_0_in14_out),
        .Q(or_cond_i_i_reg_1584),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \or_cond_i_reg_1580[0]_i_1 
       (.I0(\icmp_reg_1444_reg_n_0_[0] ),
        .I1(\t_V_3_reg_320_reg[10]_0 [8]),
        .I2(\t_V_3_reg_320_reg[10]_0 [10]),
        .I3(\t_V_3_reg_320_reg[10]_0 [9]),
        .I4(\tmp_121_reg_1568[0]_i_3_n_0 ),
        .O(or_cond_i_fu_867_p2));
  FDRE \or_cond_i_reg_1580_reg[0] 
       (.C(ap_clk),
        .CE(ImagLoc_x_reg_15620),
        .D(or_cond_i_fu_867_p2),
        .Q(or_cond_i_reg_1580),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_Val2_4_0_1_reg_1701_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,src_kernel_win_0_va_8_fu_1102_p3}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_Val2_4_0_1_reg_1701_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b1}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_Val2_4_0_1_reg_1701_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ap_reg_pp0_iter5_src_kernel_win_0_va_16_reg_1686}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_Val2_4_0_1_reg_1701_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b1),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_Val2_4_0_1_reg_1701_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(\src_kernel_win_0_va_4_fu_162[7]_i_1_n_0 ),
        .CEA2(grp_fu_1216_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_NS_fsm1),
        .CEB2(grp_fu_1216_ce),
        .CEC(src_kernel_win_0_va_1_fu_1500),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_1216_ce),
        .CEP(p_Val2_4_0_1_reg_17010),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_Val2_4_0_1_reg_1701_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_Val2_4_0_1_reg_1701_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_p_Val2_4_0_1_reg_1701_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_Val2_4_0_1_reg_1701_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_Val2_4_0_1_reg_1701_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({p_Val2_4_0_1_reg_1701_reg_n_106,p_Val2_4_0_1_reg_1701_reg_n_107,p_Val2_4_0_1_reg_1701_reg_n_108,p_Val2_4_0_1_reg_1701_reg_n_109,p_Val2_4_0_1_reg_1701_reg_n_110,p_Val2_4_0_1_reg_1701_reg_n_111,p_Val2_4_0_1_reg_1701_reg_n_112,p_Val2_4_0_1_reg_1701_reg_n_113,p_Val2_4_0_1_reg_1701_reg_n_114,p_Val2_4_0_1_reg_1701_reg_n_115,p_Val2_4_0_1_reg_1701_reg_n_116,p_Val2_4_0_1_reg_1701_reg_n_117,p_Val2_4_0_1_reg_1701_reg_n_118,p_Val2_4_0_1_reg_1701_reg_n_119,p_Val2_4_0_1_reg_1701_reg_n_120,p_Val2_4_0_1_reg_1701_reg_n_121,p_Val2_4_0_1_reg_1701_reg_n_122,p_Val2_4_0_1_reg_1701_reg_n_123,p_Val2_4_0_1_reg_1701_reg_n_124,p_Val2_4_0_1_reg_1701_reg_n_125,p_Val2_4_0_1_reg_1701_reg_n_126,p_Val2_4_0_1_reg_1701_reg_n_127,p_Val2_4_0_1_reg_1701_reg_n_128,p_Val2_4_0_1_reg_1701_reg_n_129,p_Val2_4_0_1_reg_1701_reg_n_130,p_Val2_4_0_1_reg_1701_reg_n_131,p_Val2_4_0_1_reg_1701_reg_n_132,p_Val2_4_0_1_reg_1701_reg_n_133,p_Val2_4_0_1_reg_1701_reg_n_134,p_Val2_4_0_1_reg_1701_reg_n_135,p_Val2_4_0_1_reg_1701_reg_n_136,p_Val2_4_0_1_reg_1701_reg_n_137,p_Val2_4_0_1_reg_1701_reg_n_138,p_Val2_4_0_1_reg_1701_reg_n_139,p_Val2_4_0_1_reg_1701_reg_n_140,p_Val2_4_0_1_reg_1701_reg_n_141,p_Val2_4_0_1_reg_1701_reg_n_142,p_Val2_4_0_1_reg_1701_reg_n_143,p_Val2_4_0_1_reg_1701_reg_n_144,p_Val2_4_0_1_reg_1701_reg_n_145,p_Val2_4_0_1_reg_1701_reg_n_146,p_Val2_4_0_1_reg_1701_reg_n_147,p_Val2_4_0_1_reg_1701_reg_n_148,p_Val2_4_0_1_reg_1701_reg_n_149,p_Val2_4_0_1_reg_1701_reg_n_150,p_Val2_4_0_1_reg_1701_reg_n_151,p_Val2_4_0_1_reg_1701_reg_n_152,p_Val2_4_0_1_reg_1701_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_Val2_4_0_1_reg_1701_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h2)) 
    p_Val2_4_0_1_reg_1701_reg_i_1
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(k_buf_0_val_5_U_n_9),
        .O(grp_fu_1216_ce));
  LUT2 #(
    .INIT(4'h8)) 
    p_Val2_4_0_1_reg_1701_reg_i_2
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(ap_reg_grp_Filter2D_fu_96_ap_start),
        .O(ap_NS_fsm1));
  LUT3 #(
    .INIT(8'h04)) 
    p_Val2_4_0_1_reg_1701_reg_i_3
       (.I0(ap_reg_pp0_iter5_exitcond388_i_reg_1553),
        .I1(ap_enable_reg_pp0_iter6),
        .I2(k_buf_0_val_5_U_n_9),
        .O(src_kernel_win_0_va_1_fu_1500));
  LUT3 #(
    .INIT(8'h08)) 
    p_Val2_4_0_1_reg_1701_reg_i_4
       (.I0(ap_reg_pp0_iter5_or_cond_i_reg_1580),
        .I1(ap_enable_reg_pp0_iter6),
        .I2(k_buf_0_val_5_U_n_9),
        .O(p_Val2_4_0_1_reg_17010));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_Val2_4_0_2_reg_1716_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,src_kernel_win_0_va_8_fu_1102_p3}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_Val2_4_0_2_reg_1716_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_Val2_4_0_2_reg_1716_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_Val2_4_0_2_reg_1716_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_Val2_4_0_2_reg_1716_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp0_stage0_subdone),
        .CEA2(grp_fu_1216_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_1216_ce),
        .CEP(p_Val2_4_0_2_reg_17160),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_Val2_4_0_2_reg_1716_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_Val2_4_0_2_reg_1716_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_Val2_4_0_2_reg_1716_reg_P_UNCONNECTED[47:11],p_Val2_4_0_2_reg_1716_reg_n_95,p_Val2_4_0_2_reg_1716_reg_n_96,p_Val2_4_0_2_reg_1716_reg_n_97,p_Val2_4_0_2_reg_1716_reg_n_98,p_Val2_4_0_2_reg_1716_reg_n_99,p_Val2_4_0_2_reg_1716_reg_n_100,p_Val2_4_0_2_reg_1716_reg_n_101,p_Val2_4_0_2_reg_1716_reg_n_102,p_Val2_4_0_2_reg_1716_reg_n_103,p_Val2_4_0_2_reg_1716_reg_n_104,p_Val2_4_0_2_reg_1716_reg_n_105}),
        .PATTERNBDETECT(NLW_p_Val2_4_0_2_reg_1716_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_Val2_4_0_2_reg_1716_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({p_Val2_4_0_1_reg_1701_reg_n_106,p_Val2_4_0_1_reg_1701_reg_n_107,p_Val2_4_0_1_reg_1701_reg_n_108,p_Val2_4_0_1_reg_1701_reg_n_109,p_Val2_4_0_1_reg_1701_reg_n_110,p_Val2_4_0_1_reg_1701_reg_n_111,p_Val2_4_0_1_reg_1701_reg_n_112,p_Val2_4_0_1_reg_1701_reg_n_113,p_Val2_4_0_1_reg_1701_reg_n_114,p_Val2_4_0_1_reg_1701_reg_n_115,p_Val2_4_0_1_reg_1701_reg_n_116,p_Val2_4_0_1_reg_1701_reg_n_117,p_Val2_4_0_1_reg_1701_reg_n_118,p_Val2_4_0_1_reg_1701_reg_n_119,p_Val2_4_0_1_reg_1701_reg_n_120,p_Val2_4_0_1_reg_1701_reg_n_121,p_Val2_4_0_1_reg_1701_reg_n_122,p_Val2_4_0_1_reg_1701_reg_n_123,p_Val2_4_0_1_reg_1701_reg_n_124,p_Val2_4_0_1_reg_1701_reg_n_125,p_Val2_4_0_1_reg_1701_reg_n_126,p_Val2_4_0_1_reg_1701_reg_n_127,p_Val2_4_0_1_reg_1701_reg_n_128,p_Val2_4_0_1_reg_1701_reg_n_129,p_Val2_4_0_1_reg_1701_reg_n_130,p_Val2_4_0_1_reg_1701_reg_n_131,p_Val2_4_0_1_reg_1701_reg_n_132,p_Val2_4_0_1_reg_1701_reg_n_133,p_Val2_4_0_1_reg_1701_reg_n_134,p_Val2_4_0_1_reg_1701_reg_n_135,p_Val2_4_0_1_reg_1701_reg_n_136,p_Val2_4_0_1_reg_1701_reg_n_137,p_Val2_4_0_1_reg_1701_reg_n_138,p_Val2_4_0_1_reg_1701_reg_n_139,p_Val2_4_0_1_reg_1701_reg_n_140,p_Val2_4_0_1_reg_1701_reg_n_141,p_Val2_4_0_1_reg_1701_reg_n_142,p_Val2_4_0_1_reg_1701_reg_n_143,p_Val2_4_0_1_reg_1701_reg_n_144,p_Val2_4_0_1_reg_1701_reg_n_145,p_Val2_4_0_1_reg_1701_reg_n_146,p_Val2_4_0_1_reg_1701_reg_n_147,p_Val2_4_0_1_reg_1701_reg_n_148,p_Val2_4_0_1_reg_1701_reg_n_149,p_Val2_4_0_1_reg_1701_reg_n_150,p_Val2_4_0_1_reg_1701_reg_n_151,p_Val2_4_0_1_reg_1701_reg_n_152,p_Val2_4_0_1_reg_1701_reg_n_153}),
        .PCOUT(NLW_p_Val2_4_0_2_reg_1716_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_Val2_4_0_2_reg_1716_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'h40)) 
    p_Val2_4_0_2_reg_1716_reg_i_1
       (.I0(k_buf_0_val_5_U_n_9),
        .I1(ap_enable_reg_pp0_iter7),
        .I2(ap_reg_pp0_iter6_or_cond_i_reg_1580),
        .O(p_Val2_4_0_2_reg_17160));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_Val2_4_1_1_reg_1731_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,src_kernel_win_0_va_2_fu_154}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_Val2_4_1_1_reg_1731_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_Val2_4_1_1_reg_1731_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_Val2_4_0_2_reg_1716_reg_n_95,p_Val2_4_0_2_reg_1716_reg_n_95,p_Val2_4_0_2_reg_1716_reg_n_95,p_Val2_4_0_2_reg_1716_reg_n_95,p_Val2_4_0_2_reg_1716_reg_n_95,p_Val2_4_0_2_reg_1716_reg_n_95,p_Val2_4_0_2_reg_1716_reg_n_95,p_Val2_4_0_2_reg_1716_reg_n_95,p_Val2_4_0_2_reg_1716_reg_n_95,p_Val2_4_0_2_reg_1716_reg_n_95,p_Val2_4_0_2_reg_1716_reg_n_95,p_Val2_4_0_2_reg_1716_reg_n_95,p_Val2_4_0_2_reg_1716_reg_n_95,p_Val2_4_0_2_reg_1716_reg_n_95,p_Val2_4_0_2_reg_1716_reg_n_95,p_Val2_4_0_2_reg_1716_reg_n_95,p_Val2_4_0_2_reg_1716_reg_n_95,p_Val2_4_0_2_reg_1716_reg_n_95,p_Val2_4_0_2_reg_1716_reg_n_95,p_Val2_4_0_2_reg_1716_reg_n_95,p_Val2_4_0_2_reg_1716_reg_n_95,p_Val2_4_0_2_reg_1716_reg_n_95,p_Val2_4_0_2_reg_1716_reg_n_95,p_Val2_4_0_2_reg_1716_reg_n_95,p_Val2_4_0_2_reg_1716_reg_n_95,p_Val2_4_0_2_reg_1716_reg_n_95,p_Val2_4_0_2_reg_1716_reg_n_95,p_Val2_4_0_2_reg_1716_reg_n_95,p_Val2_4_0_2_reg_1716_reg_n_95,p_Val2_4_0_2_reg_1716_reg_n_95,p_Val2_4_0_2_reg_1716_reg_n_95,p_Val2_4_0_2_reg_1716_reg_n_95,p_Val2_4_0_2_reg_1716_reg_n_95,p_Val2_4_0_2_reg_1716_reg_n_95,p_Val2_4_0_2_reg_1716_reg_n_95,p_Val2_4_0_2_reg_1716_reg_n_95,p_Val2_4_0_2_reg_1716_reg_n_95,p_Val2_4_0_2_reg_1716_reg_n_95,p_Val2_4_0_2_reg_1716_reg_n_96,p_Val2_4_0_2_reg_1716_reg_n_97,p_Val2_4_0_2_reg_1716_reg_n_98,p_Val2_4_0_2_reg_1716_reg_n_99,p_Val2_4_0_2_reg_1716_reg_n_100,p_Val2_4_0_2_reg_1716_reg_n_101,p_Val2_4_0_2_reg_1716_reg_n_102,p_Val2_4_0_2_reg_1716_reg_n_103,p_Val2_4_0_2_reg_1716_reg_n_104,p_Val2_4_0_2_reg_1716_reg_n_105}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_Val2_4_1_1_reg_1731_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_Val2_4_1_1_reg_1731_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(src_kernel_win_0_va_1_fu_1500),
        .CEA2(grp_fu_1216_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_1216_ce),
        .CEP(p_Val2_4_1_1_reg_17310),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_Val2_4_1_1_reg_1731_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_Val2_4_1_1_reg_1731_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_p_Val2_4_1_1_reg_1731_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_Val2_4_1_1_reg_1731_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_Val2_4_1_1_reg_1731_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({p_Val2_4_1_1_reg_1731_reg_n_106,p_Val2_4_1_1_reg_1731_reg_n_107,p_Val2_4_1_1_reg_1731_reg_n_108,p_Val2_4_1_1_reg_1731_reg_n_109,p_Val2_4_1_1_reg_1731_reg_n_110,p_Val2_4_1_1_reg_1731_reg_n_111,p_Val2_4_1_1_reg_1731_reg_n_112,p_Val2_4_1_1_reg_1731_reg_n_113,p_Val2_4_1_1_reg_1731_reg_n_114,p_Val2_4_1_1_reg_1731_reg_n_115,p_Val2_4_1_1_reg_1731_reg_n_116,p_Val2_4_1_1_reg_1731_reg_n_117,p_Val2_4_1_1_reg_1731_reg_n_118,p_Val2_4_1_1_reg_1731_reg_n_119,p_Val2_4_1_1_reg_1731_reg_n_120,p_Val2_4_1_1_reg_1731_reg_n_121,p_Val2_4_1_1_reg_1731_reg_n_122,p_Val2_4_1_1_reg_1731_reg_n_123,p_Val2_4_1_1_reg_1731_reg_n_124,p_Val2_4_1_1_reg_1731_reg_n_125,p_Val2_4_1_1_reg_1731_reg_n_126,p_Val2_4_1_1_reg_1731_reg_n_127,p_Val2_4_1_1_reg_1731_reg_n_128,p_Val2_4_1_1_reg_1731_reg_n_129,p_Val2_4_1_1_reg_1731_reg_n_130,p_Val2_4_1_1_reg_1731_reg_n_131,p_Val2_4_1_1_reg_1731_reg_n_132,p_Val2_4_1_1_reg_1731_reg_n_133,p_Val2_4_1_1_reg_1731_reg_n_134,p_Val2_4_1_1_reg_1731_reg_n_135,p_Val2_4_1_1_reg_1731_reg_n_136,p_Val2_4_1_1_reg_1731_reg_n_137,p_Val2_4_1_1_reg_1731_reg_n_138,p_Val2_4_1_1_reg_1731_reg_n_139,p_Val2_4_1_1_reg_1731_reg_n_140,p_Val2_4_1_1_reg_1731_reg_n_141,p_Val2_4_1_1_reg_1731_reg_n_142,p_Val2_4_1_1_reg_1731_reg_n_143,p_Val2_4_1_1_reg_1731_reg_n_144,p_Val2_4_1_1_reg_1731_reg_n_145,p_Val2_4_1_1_reg_1731_reg_n_146,p_Val2_4_1_1_reg_1731_reg_n_147,p_Val2_4_1_1_reg_1731_reg_n_148,p_Val2_4_1_1_reg_1731_reg_n_149,p_Val2_4_1_1_reg_1731_reg_n_150,p_Val2_4_1_1_reg_1731_reg_n_151,p_Val2_4_1_1_reg_1731_reg_n_152,p_Val2_4_1_1_reg_1731_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_Val2_4_1_1_reg_1731_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'h40)) 
    p_Val2_4_1_1_reg_1731_reg_i_1
       (.I0(k_buf_0_val_5_U_n_9),
        .I1(ap_enable_reg_pp0_iter8),
        .I2(ap_reg_pp0_iter7_or_cond_i_reg_1580),
        .O(p_Val2_4_1_1_reg_17310));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_assign_2_fu_897_p2_carry
       (.CI(1'b0),
        .CO({p_assign_2_fu_897_p2_carry_n_0,p_assign_2_fu_897_p2_carry_n_1,p_assign_2_fu_897_p2_carry_n_2,p_assign_2_fu_897_p2_carry_n_3}),
        .CYINIT(p_assign_2_fu_897_p2_carry_i_1_n_0),
        .DI({\x_reg_1588_reg[4]_0 ,\p_p2_i_i_reg_1574_reg[1]_0 }),
        .O(p_assign_2_fu_897_p2[4:1]),
        .S({p_assign_2_fu_897_p2_carry_i_5_n_0,p_assign_2_fu_897_p2_carry_i_6_n_0,p_assign_2_fu_897_p2_carry_i_7_n_0,p_assign_2_fu_897_p2_carry_i_8_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_assign_2_fu_897_p2_carry__0
       (.CI(p_assign_2_fu_897_p2_carry_n_0),
        .CO({p_assign_2_fu_897_p2_carry__0_n_0,p_assign_2_fu_897_p2_carry__0_n_1,p_assign_2_fu_897_p2_carry__0_n_2,p_assign_2_fu_897_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(\x_reg_1588_reg[8]_0 ),
        .O(p_assign_2_fu_897_p2[8:5]),
        .S({p_assign_2_fu_897_p2_carry__0_i_5_n_0,p_assign_2_fu_897_p2_carry__0_i_6_n_0,p_assign_2_fu_897_p2_carry__0_i_7_n_0,p_assign_2_fu_897_p2_carry__0_i_8_n_0}));
  LUT4 #(
    .INIT(16'hD22D)) 
    p_assign_2_fu_897_p2_carry__0_i_5
       (.I0(\p_p2_i_i_reg_1574_reg[7]_0 ),
        .I1(tmp_65_fu_880_p2_carry__0_0[6]),
        .I2(\p_p2_i_i_reg_1574_reg[8]_0 ),
        .I3(tmp_65_fu_880_p2_carry__0_0[7]),
        .O(p_assign_2_fu_897_p2_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    p_assign_2_fu_897_p2_carry__0_i_6
       (.I0(\p_p2_i_i_reg_1574_reg[6]_0 ),
        .I1(tmp_65_fu_880_p2_carry__0_0[5]),
        .I2(\p_p2_i_i_reg_1574_reg[7]_0 ),
        .I3(tmp_65_fu_880_p2_carry__0_0[6]),
        .O(p_assign_2_fu_897_p2_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    p_assign_2_fu_897_p2_carry__0_i_7
       (.I0(\p_p2_i_i_reg_1574_reg[5]_0 ),
        .I1(tmp_65_fu_880_p2_carry__0_0[4]),
        .I2(\p_p2_i_i_reg_1574_reg[6]_0 ),
        .I3(tmp_65_fu_880_p2_carry__0_0[5]),
        .O(p_assign_2_fu_897_p2_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    p_assign_2_fu_897_p2_carry__0_i_8
       (.I0(\p_p2_i_i_reg_1574_reg[4]_0 ),
        .I1(tmp_65_fu_880_p2_carry__0_0[3]),
        .I2(\p_p2_i_i_reg_1574_reg[5]_0 ),
        .I3(tmp_65_fu_880_p2_carry__0_0[4]),
        .O(p_assign_2_fu_897_p2_carry__0_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_assign_2_fu_897_p2_carry__1
       (.CI(p_assign_2_fu_897_p2_carry__0_n_0),
        .CO({NLW_p_assign_2_fu_897_p2_carry__1_CO_UNCONNECTED[3:1],p_assign_2_fu_897_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\x_reg_1588_reg[10]_0 }),
        .O({NLW_p_assign_2_fu_897_p2_carry__1_O_UNCONNECTED[3:2],p_assign_2_fu_897_p2[10:9]}),
        .S({1'b0,1'b0,p_assign_2_fu_897_p2_carry__1_i_2_n_0,p_assign_2_fu_897_p2_carry__1_i_3_n_0}));
  LUT4 #(
    .INIT(16'hD22D)) 
    p_assign_2_fu_897_p2_carry__1_i_2
       (.I0(\p_p2_i_i_reg_1574_reg[9]_0 ),
        .I1(tmp_65_fu_880_p2_carry__0_0[8]),
        .I2(\p_p2_i_i_reg_1574_reg[10]_0 ),
        .I3(tmp_65_fu_880_p2_carry__0_0[9]),
        .O(p_assign_2_fu_897_p2_carry__1_i_2_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    p_assign_2_fu_897_p2_carry__1_i_3
       (.I0(\p_p2_i_i_reg_1574_reg[8]_0 ),
        .I1(tmp_65_fu_880_p2_carry__0_0[7]),
        .I2(\p_p2_i_i_reg_1574_reg[9]_0 ),
        .I3(tmp_65_fu_880_p2_carry__0_0[8]),
        .O(p_assign_2_fu_897_p2_carry__1_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_assign_2_fu_897_p2_carry_i_1
       (.I0(\ImagLoc_x_reg_1562_reg[0]_0 ),
        .O(p_assign_2_fu_897_p2_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    p_assign_2_fu_897_p2_carry_i_5
       (.I0(\p_p2_i_i_reg_1574_reg[3]_0 ),
        .I1(tmp_65_fu_880_p2_carry__0_0[2]),
        .I2(\p_p2_i_i_reg_1574_reg[4]_0 ),
        .I3(tmp_65_fu_880_p2_carry__0_0[3]),
        .O(p_assign_2_fu_897_p2_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    p_assign_2_fu_897_p2_carry_i_6
       (.I0(\p_p2_i_i_reg_1574_reg[2]_0 ),
        .I1(tmp_65_fu_880_p2_carry__0_0[1]),
        .I2(\p_p2_i_i_reg_1574_reg[3]_0 ),
        .I3(tmp_65_fu_880_p2_carry__0_0[2]),
        .O(p_assign_2_fu_897_p2_carry_i_6_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    p_assign_2_fu_897_p2_carry_i_7
       (.I0(\p_p2_i_i_reg_1574_reg[2]_0 ),
        .I1(tmp_65_fu_880_p2_carry__0_0[1]),
        .I2(\p_p2_i_i_reg_1574_reg[1]_0 ),
        .O(p_assign_2_fu_897_p2_carry_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_assign_2_fu_897_p2_carry_i_8
       (.I0(\p_p2_i_i_reg_1574_reg[1]_0 ),
        .I1(tmp_65_fu_880_p2_carry__0_0[0]),
        .O(p_assign_2_fu_897_p2_carry_i_8_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \p_assign_6_1_reg_1482[10]_i_1 
       (.I0(\icmp_reg_1444[0]_i_2_n_0 ),
        .I1(Q[8]),
        .I2(t_V_reg_309),
        .I3(Q[7]),
        .I4(Q[1]),
        .I5(Q[9]),
        .O(p_assign_6_1_fu_546_p2[10]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \p_assign_6_1_reg_1482[11]_i_1 
       (.I0(Q[1]),
        .I1(Q[7]),
        .I2(t_V_reg_309),
        .I3(Q[8]),
        .I4(\icmp_reg_1444[0]_i_2_n_0 ),
        .I5(Q[9]),
        .O(p_assign_6_1_fu_546_p2[11]));
  LUT1 #(
    .INIT(2'h1)) 
    \p_assign_6_1_reg_1482[1]_i_1 
       (.I0(Q[1]),
        .O(p_assign_6_1_fu_546_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \p_assign_6_1_reg_1482[2]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .O(p_assign_6_1_fu_546_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \p_assign_6_1_reg_1482[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[3]),
        .O(p_assign_6_1_fu_546_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \p_assign_6_1_reg_1482[4]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[4]),
        .O(p_assign_6_1_fu_546_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \p_assign_6_1_reg_1482[5]_i_1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(p_assign_6_1_fu_546_p2[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \p_assign_6_1_reg_1482[6]_i_1 
       (.I0(Q[1]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(p_assign_6_1_fu_546_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \p_assign_6_1_reg_1482[7]_i_1 
       (.I0(Q[1]),
        .I1(\icmp_reg_1444[0]_i_2_n_0 ),
        .I2(Q[7]),
        .O(p_assign_6_1_fu_546_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \p_assign_6_1_reg_1482[8]_i_1 
       (.I0(Q[1]),
        .I1(\icmp_reg_1444[0]_i_2_n_0 ),
        .I2(Q[7]),
        .I3(t_V_reg_309),
        .O(p_assign_6_1_fu_546_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \p_assign_6_1_reg_1482[9]_i_1 
       (.I0(Q[7]),
        .I1(\icmp_reg_1444[0]_i_2_n_0 ),
        .I2(Q[1]),
        .I3(t_V_reg_309),
        .I4(Q[8]),
        .O(p_assign_6_1_fu_546_p2[9]));
  FDRE \p_assign_6_1_reg_1482_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(Q[0]),
        .Q(\p_assign_6_1_reg_1482_reg[0]_0 ),
        .R(1'b0));
  FDRE \p_assign_6_1_reg_1482_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_6_1_fu_546_p2[10]),
        .Q(\p_assign_6_1_reg_1482_reg[10]_0 [8]),
        .R(1'b0));
  FDRE \p_assign_6_1_reg_1482_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_6_1_fu_546_p2[11]),
        .Q(\p_assign_6_1_reg_1482_reg[11]_0 ),
        .R(1'b0));
  FDRE \p_assign_6_1_reg_1482_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_6_1_fu_546_p2[1]),
        .Q(\p_assign_6_1_reg_1482_reg[1]_0 ),
        .R(1'b0));
  FDRE \p_assign_6_1_reg_1482_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_6_1_fu_546_p2[2]),
        .Q(\p_assign_6_1_reg_1482_reg[10]_0 [0]),
        .R(1'b0));
  FDRE \p_assign_6_1_reg_1482_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_6_1_fu_546_p2[3]),
        .Q(\p_assign_6_1_reg_1482_reg[10]_0 [1]),
        .R(1'b0));
  FDRE \p_assign_6_1_reg_1482_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_6_1_fu_546_p2[4]),
        .Q(\p_assign_6_1_reg_1482_reg[10]_0 [2]),
        .R(1'b0));
  FDRE \p_assign_6_1_reg_1482_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_6_1_fu_546_p2[5]),
        .Q(\p_assign_6_1_reg_1482_reg[10]_0 [3]),
        .R(1'b0));
  FDRE \p_assign_6_1_reg_1482_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_6_1_fu_546_p2[6]),
        .Q(\p_assign_6_1_reg_1482_reg[10]_0 [4]),
        .R(1'b0));
  FDRE \p_assign_6_1_reg_1482_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_6_1_fu_546_p2[7]),
        .Q(\p_assign_6_1_reg_1482_reg[10]_0 [5]),
        .R(1'b0));
  FDRE \p_assign_6_1_reg_1482_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_6_1_fu_546_p2[8]),
        .Q(\p_assign_6_1_reg_1482_reg[10]_0 [6]),
        .R(1'b0));
  FDRE \p_assign_6_1_reg_1482_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_6_1_fu_546_p2[9]),
        .Q(\p_assign_6_1_reg_1482_reg[10]_0 [7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'hD52A)) 
    \p_assign_6_2_reg_1500[10]_i_1 
       (.I0(\p_assign_6_2_reg_1500[10]_i_2_n_0 ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[9]),
        .O(p_assign_6_2_fu_566_p2[10]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \p_assign_6_2_reg_1500[10]_i_2 
       (.I0(Q[7]),
        .I1(t_V_reg_309),
        .I2(Q[8]),
        .I3(\icmp_reg_1444[0]_i_2_n_0 ),
        .O(\p_assign_6_2_reg_1500[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'h0070)) 
    \p_assign_6_2_reg_1500[11]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\p_assign_6_2_reg_1500[10]_i_2_n_0 ),
        .I3(Q[9]),
        .O(p_assign_6_2_fu_566_p2[11]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'h87)) 
    \p_assign_6_2_reg_1500[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(p_assign_6_2_fu_566_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'hF807)) 
    \p_assign_6_2_reg_1500[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(p_assign_6_2_fu_566_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT5 #(
    .INIT(32'hFFF80007)) 
    \p_assign_6_2_reg_1500[4]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[4]),
        .O(p_assign_6_2_fu_566_p2[4]));
  LUT6 #(
    .INIT(64'hFFFFFEEE00000111)) 
    \p_assign_6_2_reg_1500[5]_i_1 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(p_assign_6_2_fu_566_p2[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000004)) 
    \p_assign_6_2_reg_1500[6]_i_1 
       (.I0(Q[4]),
        .I1(\i_V_reg_1430[6]_i_2_n_0 ),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(p_assign_6_2_fu_566_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'hEA15)) 
    \p_assign_6_2_reg_1500[7]_i_1 
       (.I0(\icmp_reg_1444[0]_i_2_n_0 ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[7]),
        .O(p_assign_6_2_fu_566_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT5 #(
    .INIT(32'hFFEA0015)) 
    \p_assign_6_2_reg_1500[8]_i_1 
       (.I0(Q[7]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\icmp_reg_1444[0]_i_2_n_0 ),
        .I4(t_V_reg_309),
        .O(p_assign_6_2_fu_566_p2[8]));
  LUT6 #(
    .INIT(64'hFFFEFEFE00010101)) 
    \p_assign_6_2_reg_1500[9]_i_1 
       (.I0(Q[7]),
        .I1(\icmp_reg_1444[0]_i_2_n_0 ),
        .I2(t_V_reg_309),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[8]),
        .O(p_assign_6_2_fu_566_p2[9]));
  FDRE \p_assign_6_2_reg_1500_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(i_V_fu_477_p2[0]),
        .Q(\p_assign_6_2_reg_1500_reg[0]_0 ),
        .R(1'b0));
  FDRE \p_assign_6_2_reg_1500_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_6_2_fu_566_p2[10]),
        .Q(\p_assign_6_2_reg_1500_reg[10]_0 [9]),
        .R(1'b0));
  FDRE \p_assign_6_2_reg_1500_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_6_2_fu_566_p2[11]),
        .Q(\p_assign_6_2_reg_1500_reg[11]_0 ),
        .R(1'b0));
  FDRE \p_assign_6_2_reg_1500_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(i_V_fu_477_p2[1]),
        .Q(\p_assign_6_2_reg_1500_reg[10]_0 [0]),
        .R(1'b0));
  FDRE \p_assign_6_2_reg_1500_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_6_2_fu_566_p2[2]),
        .Q(\p_assign_6_2_reg_1500_reg[10]_0 [1]),
        .R(1'b0));
  FDRE \p_assign_6_2_reg_1500_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_6_2_fu_566_p2[3]),
        .Q(\p_assign_6_2_reg_1500_reg[10]_0 [2]),
        .R(1'b0));
  FDRE \p_assign_6_2_reg_1500_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_6_2_fu_566_p2[4]),
        .Q(\p_assign_6_2_reg_1500_reg[10]_0 [3]),
        .R(1'b0));
  FDRE \p_assign_6_2_reg_1500_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_6_2_fu_566_p2[5]),
        .Q(\p_assign_6_2_reg_1500_reg[10]_0 [4]),
        .R(1'b0));
  FDRE \p_assign_6_2_reg_1500_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_6_2_fu_566_p2[6]),
        .Q(\p_assign_6_2_reg_1500_reg[10]_0 [5]),
        .R(1'b0));
  FDRE \p_assign_6_2_reg_1500_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_6_2_fu_566_p2[7]),
        .Q(\p_assign_6_2_reg_1500_reg[10]_0 [6]),
        .R(1'b0));
  FDRE \p_assign_6_2_reg_1500_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_6_2_fu_566_p2[8]),
        .Q(\p_assign_6_2_reg_1500_reg[10]_0 [7]),
        .R(1'b0));
  FDRE \p_assign_6_2_reg_1500_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_6_2_fu_566_p2[9]),
        .Q(\p_assign_6_2_reg_1500_reg[10]_0 [8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'h6A55)) 
    \p_assign_7_1_reg_1495[10]_i_1 
       (.I0(Q[9]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\p_assign_6_2_reg_1500[10]_i_2_n_0 ),
        .O(\p_assign_7_1_reg_1495[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'hFBBB)) 
    \p_assign_7_1_reg_1495[11]_i_1 
       (.I0(Q[9]),
        .I1(\p_assign_6_2_reg_1500[10]_i_2_n_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(p_assign_7_1_fu_560_p2[11]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \p_assign_7_1_reg_1495[1]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(p_assign_7_1_fu_560_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'h5666)) 
    \p_assign_7_1_reg_1495[3]_i_1 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\p_assign_7_1_reg_1495[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT5 #(
    .INIT(32'h55565656)) 
    \p_assign_7_1_reg_1495[4]_i_1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\p_assign_7_1_reg_1495[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555555666)) 
    \p_assign_7_1_reg_1495[5]_i_1 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(\p_assign_7_1_reg_1495[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555565555)) 
    \p_assign_7_1_reg_1495[6]_i_1 
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(\i_V_reg_1430[6]_i_2_n_0 ),
        .I5(Q[4]),
        .O(\p_assign_7_1_reg_1495[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'h556A)) 
    \p_assign_7_1_reg_1495[7]_i_1 
       (.I0(Q[7]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\icmp_reg_1444[0]_i_2_n_0 ),
        .O(p_assign_7_1_fu_560_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT5 #(
    .INIT(32'h55555666)) 
    \p_assign_7_1_reg_1495[8]_i_1 
       (.I0(t_V_reg_309),
        .I1(\icmp_reg_1444[0]_i_2_n_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[7]),
        .O(\p_assign_7_1_reg_1495[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h555555555555556A)) 
    \p_assign_7_1_reg_1495[9]_i_1 
       (.I0(Q[8]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(t_V_reg_309),
        .I4(\icmp_reg_1444[0]_i_2_n_0 ),
        .I5(Q[7]),
        .O(\p_assign_7_1_reg_1495[9]_i_1_n_0 ));
  FDRE \p_assign_7_1_reg_1495_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\p_assign_7_1_reg_1495[10]_i_1_n_0 ),
        .Q(p_assign_7_1_reg_1495[10]),
        .R(1'b0));
  FDRE \p_assign_7_1_reg_1495_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_7_1_fu_560_p2[11]),
        .Q(p_assign_7_1_reg_1495[11]),
        .R(1'b0));
  FDRE \p_assign_7_1_reg_1495_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_7_1_fu_560_p2[1]),
        .Q(\p_assign_7_1_reg_1495_reg[1]_0 ),
        .R(1'b0));
  FDRE \p_assign_7_1_reg_1495_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\i_V_reg_1430[2]_i_1_n_0 ),
        .Q(p_assign_7_1_reg_1495[2]),
        .R(1'b0));
  FDRE \p_assign_7_1_reg_1495_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\p_assign_7_1_reg_1495[3]_i_1_n_0 ),
        .Q(p_assign_7_1_reg_1495[3]),
        .R(1'b0));
  FDRE \p_assign_7_1_reg_1495_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\p_assign_7_1_reg_1495[4]_i_1_n_0 ),
        .Q(p_assign_7_1_reg_1495[4]),
        .R(1'b0));
  FDRE \p_assign_7_1_reg_1495_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\p_assign_7_1_reg_1495[5]_i_1_n_0 ),
        .Q(p_assign_7_1_reg_1495[5]),
        .R(1'b0));
  FDRE \p_assign_7_1_reg_1495_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\p_assign_7_1_reg_1495[6]_i_1_n_0 ),
        .Q(p_assign_7_1_reg_1495[6]),
        .R(1'b0));
  FDRE \p_assign_7_1_reg_1495_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_7_1_fu_560_p2[7]),
        .Q(p_assign_7_1_reg_1495[7]),
        .R(1'b0));
  FDRE \p_assign_7_1_reg_1495_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\p_assign_7_1_reg_1495[8]_i_1_n_0 ),
        .Q(p_assign_7_1_reg_1495[8]),
        .R(1'b0));
  FDRE \p_assign_7_1_reg_1495_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\p_assign_7_1_reg_1495[9]_i_1_n_0 ),
        .Q(p_assign_7_1_reg_1495[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT5 #(
    .INIT(32'h55555556)) 
    \p_assign_7_2_reg_1513[10]_i_1 
       (.I0(Q[9]),
        .I1(\icmp_reg_1444[0]_i_2_n_0 ),
        .I2(Q[8]),
        .I3(t_V_reg_309),
        .I4(Q[7]),
        .O(\p_assign_7_2_reg_1513[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \p_assign_7_2_reg_1513[11]_i_1 
       (.I0(Q[9]),
        .I1(\icmp_reg_1444[0]_i_2_n_0 ),
        .I2(Q[8]),
        .I3(t_V_reg_309),
        .I4(Q[7]),
        .O(\p_assign_7_2_reg_1513[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \p_assign_7_2_reg_1513[3]_i_1 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(p_assign_7_2_fu_580_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'h56)) 
    \p_assign_7_2_reg_1513[4]_i_1 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[2]),
        .O(p_assign_7_2_fu_580_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'h5556)) 
    \p_assign_7_2_reg_1513[5]_i_1 
       (.I0(Q[5]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[4]),
        .O(p_assign_7_2_fu_580_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT5 #(
    .INIT(32'h55555556)) 
    \p_assign_7_2_reg_1513[6]_i_1 
       (.I0(Q[6]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[5]),
        .O(p_assign_7_2_fu_580_p2[6]));
  LUT6 #(
    .INIT(64'h5555555555555556)) 
    \p_assign_7_2_reg_1513[7]_i_1 
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[6]),
        .O(p_assign_7_2_fu_580_p2[7]));
  LUT3 #(
    .INIT(8'h56)) 
    \p_assign_7_2_reg_1513[8]_i_1 
       (.I0(t_V_reg_309),
        .I1(\icmp_reg_1444[0]_i_2_n_0 ),
        .I2(Q[7]),
        .O(p_assign_7_2_fu_580_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'h5556)) 
    \p_assign_7_2_reg_1513[9]_i_1 
       (.I0(Q[8]),
        .I1(Q[7]),
        .I2(\icmp_reg_1444[0]_i_2_n_0 ),
        .I3(t_V_reg_309),
        .O(\p_assign_7_2_reg_1513[9]_i_1_n_0 ));
  FDRE \p_assign_7_2_reg_1513_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\p_assign_7_2_reg_1513[10]_i_1_n_0 ),
        .Q(p_assign_7_2_reg_1513[10]),
        .R(1'b0));
  FDRE \p_assign_7_2_reg_1513_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\p_assign_7_2_reg_1513[11]_i_1_n_0 ),
        .Q(p_assign_7_2_reg_1513[11]),
        .R(1'b0));
  FDRE \p_assign_7_2_reg_1513_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(Q[2]),
        .Q(p_assign_7_2_reg_1513[2]),
        .R(1'b0));
  FDRE \p_assign_7_2_reg_1513_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_7_2_fu_580_p2[3]),
        .Q(p_assign_7_2_reg_1513[3]),
        .R(1'b0));
  FDRE \p_assign_7_2_reg_1513_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_7_2_fu_580_p2[4]),
        .Q(p_assign_7_2_reg_1513[4]),
        .R(1'b0));
  FDRE \p_assign_7_2_reg_1513_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_7_2_fu_580_p2[5]),
        .Q(p_assign_7_2_reg_1513[5]),
        .R(1'b0));
  FDRE \p_assign_7_2_reg_1513_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_7_2_fu_580_p2[6]),
        .Q(p_assign_7_2_reg_1513[6]),
        .R(1'b0));
  FDRE \p_assign_7_2_reg_1513_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_7_2_fu_580_p2[7]),
        .Q(p_assign_7_2_reg_1513[7]),
        .R(1'b0));
  FDRE \p_assign_7_2_reg_1513_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_7_2_fu_580_p2[8]),
        .Q(p_assign_7_2_reg_1513[8]),
        .R(1'b0));
  FDRE \p_assign_7_2_reg_1513_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\p_assign_7_2_reg_1513[9]_i_1_n_0 ),
        .Q(p_assign_7_2_reg_1513[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h5555555555555556)) 
    \p_assign_7_reg_1477[10]_i_1 
       (.I0(Q[9]),
        .I1(Q[1]),
        .I2(Q[7]),
        .I3(t_V_reg_309),
        .I4(Q[8]),
        .I5(\icmp_reg_1444[0]_i_2_n_0 ),
        .O(\p_assign_7_reg_1477[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \p_assign_7_reg_1477[2]_i_1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(p_assign_7_fu_540_p2));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'h56)) 
    \p_assign_7_reg_1477[3]_i_1 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(\p_assign_7_reg_1477[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT4 #(
    .INIT(16'h5556)) 
    \p_assign_7_reg_1477[4]_i_1 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(\p_assign_7_reg_1477[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT5 #(
    .INIT(32'h55555556)) 
    \p_assign_7_reg_1477[5]_i_1 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(\p_assign_7_reg_1477[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555555556)) 
    \p_assign_7_reg_1477[6]_i_1 
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[1]),
        .O(\p_assign_7_reg_1477[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'h56)) 
    \p_assign_7_reg_1477[7]_i_1 
       (.I0(Q[7]),
        .I1(\icmp_reg_1444[0]_i_2_n_0 ),
        .I2(Q[1]),
        .O(\p_assign_7_reg_1477[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'h5556)) 
    \p_assign_7_reg_1477[8]_i_1 
       (.I0(t_V_reg_309),
        .I1(Q[7]),
        .I2(\icmp_reg_1444[0]_i_2_n_0 ),
        .I3(Q[1]),
        .O(\p_assign_7_reg_1477[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT5 #(
    .INIT(32'h55555556)) 
    \p_assign_7_reg_1477[9]_i_1 
       (.I0(Q[8]),
        .I1(t_V_reg_309),
        .I2(Q[1]),
        .I3(\icmp_reg_1444[0]_i_2_n_0 ),
        .I4(Q[7]),
        .O(\p_assign_7_reg_1477[9]_i_1_n_0 ));
  FDRE \p_assign_7_reg_1477_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\p_assign_7_reg_1477[10]_i_1_n_0 ),
        .Q(p_assign_7_reg_1477[10]),
        .R(1'b0));
  FDRE \p_assign_7_reg_1477_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(Q[1]),
        .Q(p_assign_7_reg_1477[1]),
        .R(1'b0));
  FDRE \p_assign_7_reg_1477_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_7_fu_540_p2),
        .Q(p_assign_7_reg_1477[2]),
        .R(1'b0));
  FDRE \p_assign_7_reg_1477_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\p_assign_7_reg_1477[3]_i_1_n_0 ),
        .Q(p_assign_7_reg_1477[3]),
        .R(1'b0));
  FDRE \p_assign_7_reg_1477_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\p_assign_7_reg_1477[4]_i_1_n_0 ),
        .Q(p_assign_7_reg_1477[4]),
        .R(1'b0));
  FDRE \p_assign_7_reg_1477_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\p_assign_7_reg_1477[5]_i_1_n_0 ),
        .Q(p_assign_7_reg_1477[5]),
        .R(1'b0));
  FDRE \p_assign_7_reg_1477_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\p_assign_7_reg_1477[6]_i_1_n_0 ),
        .Q(p_assign_7_reg_1477[6]),
        .R(1'b0));
  FDRE \p_assign_7_reg_1477_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\p_assign_7_reg_1477[7]_i_1_n_0 ),
        .Q(p_assign_7_reg_1477[7]),
        .R(1'b0));
  FDRE \p_assign_7_reg_1477_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\p_assign_7_reg_1477[8]_i_1_n_0 ),
        .Q(p_assign_7_reg_1477[8]),
        .R(1'b0));
  FDRE \p_assign_7_reg_1477_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\p_assign_7_reg_1477[9]_i_1_n_0 ),
        .Q(p_assign_7_reg_1477[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \p_p2_i_i_reg_1574[10]_i_1 
       (.I0(\t_V_3_reg_320_reg[10]_0 [10]),
        .I1(\t_V_3_reg_320_reg[10]_0 [9]),
        .I2(\ImagLoc_x_reg_1562[10]_i_2_n_0 ),
        .O(p_p2_i_i_fu_859_p3));
  LUT4 #(
    .INIT(16'h0020)) 
    \p_p2_i_i_reg_1574[9]_i_1 
       (.I0(p_0_in),
        .I1(k_buf_0_val_5_U_n_9),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(exitcond388_i_fu_804_p2),
        .O(\p_p2_i_i_reg_1574[9]_i_1_n_0 ));
  FDRE \p_p2_i_i_reg_1574_reg[10] 
       (.C(ap_clk),
        .CE(ImagLoc_x_reg_15620),
        .D(p_p2_i_i_fu_859_p3),
        .Q(\p_p2_i_i_reg_1574_reg[10]_0 ),
        .R(1'b0));
  FDRE \p_p2_i_i_reg_1574_reg[1] 
       (.C(ap_clk),
        .CE(ImagLoc_x_reg_15620),
        .D(\ImagLoc_x_reg_1562[1]_i_1_n_0 ),
        .Q(\p_p2_i_i_reg_1574_reg[1]_0 ),
        .R(\p_p2_i_i_reg_1574[9]_i_1_n_0 ));
  FDRE \p_p2_i_i_reg_1574_reg[2] 
       (.C(ap_clk),
        .CE(ImagLoc_x_reg_15620),
        .D(\ImagLoc_x_reg_1562[2]_i_1_n_0 ),
        .Q(\p_p2_i_i_reg_1574_reg[2]_0 ),
        .R(\p_p2_i_i_reg_1574[9]_i_1_n_0 ));
  FDRE \p_p2_i_i_reg_1574_reg[3] 
       (.C(ap_clk),
        .CE(ImagLoc_x_reg_15620),
        .D(\ImagLoc_x_reg_1562[3]_i_1_n_0 ),
        .Q(\p_p2_i_i_reg_1574_reg[3]_0 ),
        .R(\p_p2_i_i_reg_1574[9]_i_1_n_0 ));
  FDRE \p_p2_i_i_reg_1574_reg[4] 
       (.C(ap_clk),
        .CE(ImagLoc_x_reg_15620),
        .D(\ImagLoc_x_reg_1562[4]_i_1_n_0 ),
        .Q(\p_p2_i_i_reg_1574_reg[4]_0 ),
        .R(\p_p2_i_i_reg_1574[9]_i_1_n_0 ));
  FDRE \p_p2_i_i_reg_1574_reg[5] 
       (.C(ap_clk),
        .CE(ImagLoc_x_reg_15620),
        .D(\ImagLoc_x_reg_1562[5]_i_1_n_0 ),
        .Q(\p_p2_i_i_reg_1574_reg[5]_0 ),
        .R(\p_p2_i_i_reg_1574[9]_i_1_n_0 ));
  FDRE \p_p2_i_i_reg_1574_reg[6] 
       (.C(ap_clk),
        .CE(ImagLoc_x_reg_15620),
        .D(\ImagLoc_x_reg_1562[6]_i_1_n_0 ),
        .Q(\p_p2_i_i_reg_1574_reg[6]_0 ),
        .R(\p_p2_i_i_reg_1574[9]_i_1_n_0 ));
  FDRE \p_p2_i_i_reg_1574_reg[7] 
       (.C(ap_clk),
        .CE(ImagLoc_x_reg_15620),
        .D(\ImagLoc_x_reg_1562[7]_i_1_n_0 ),
        .Q(\p_p2_i_i_reg_1574_reg[7]_0 ),
        .R(\p_p2_i_i_reg_1574[9]_i_1_n_0 ));
  FDRE \p_p2_i_i_reg_1574_reg[8] 
       (.C(ap_clk),
        .CE(ImagLoc_x_reg_15620),
        .D(\ImagLoc_x_reg_1562[8]_i_1_n_0 ),
        .Q(\p_p2_i_i_reg_1574_reg[8]_0 ),
        .R(\p_p2_i_i_reg_1574[9]_i_1_n_0 ));
  FDRE \p_p2_i_i_reg_1574_reg[9] 
       (.C(ap_clk),
        .CE(ImagLoc_x_reg_15620),
        .D(\ImagLoc_x_reg_1562[9]_i_1_n_0 ),
        .Q(\p_p2_i_i_reg_1574_reg[9]_0 ),
        .R(\p_p2_i_i_reg_1574[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000D000000000)) 
    \reg_331[7]_i_1 
       (.I0(\icmp_reg_1444_reg_n_0_[0] ),
        .I1(ult_reg_1439),
        .I2(or_cond_i_i_reg_1584),
        .I3(ap_reg_pp0_iter1_exitcond388_i_reg_1553),
        .I4(k_buf_0_val_5_U_n_9),
        .I5(ap_enable_reg_pp0_iter2),
        .O(grp_Filter2D_fu_96_p_src_data_stream_V_read));
  FDRE \reg_331_reg[0] 
       (.C(ap_clk),
        .CE(grp_Filter2D_fu_96_p_src_data_stream_V_read),
        .D(\reg_331_reg[7]_0 [0]),
        .Q(reg_331[0]),
        .R(1'b0));
  FDRE \reg_331_reg[1] 
       (.C(ap_clk),
        .CE(grp_Filter2D_fu_96_p_src_data_stream_V_read),
        .D(\reg_331_reg[7]_0 [1]),
        .Q(reg_331[1]),
        .R(1'b0));
  FDRE \reg_331_reg[2] 
       (.C(ap_clk),
        .CE(grp_Filter2D_fu_96_p_src_data_stream_V_read),
        .D(\reg_331_reg[7]_0 [2]),
        .Q(reg_331[2]),
        .R(1'b0));
  FDRE \reg_331_reg[3] 
       (.C(ap_clk),
        .CE(grp_Filter2D_fu_96_p_src_data_stream_V_read),
        .D(\reg_331_reg[7]_0 [3]),
        .Q(reg_331[3]),
        .R(1'b0));
  FDRE \reg_331_reg[4] 
       (.C(ap_clk),
        .CE(grp_Filter2D_fu_96_p_src_data_stream_V_read),
        .D(\reg_331_reg[7]_0 [4]),
        .Q(reg_331[4]),
        .R(1'b0));
  FDRE \reg_331_reg[5] 
       (.C(ap_clk),
        .CE(grp_Filter2D_fu_96_p_src_data_stream_V_read),
        .D(\reg_331_reg[7]_0 [5]),
        .Q(reg_331[5]),
        .R(1'b0));
  FDRE \reg_331_reg[6] 
       (.C(ap_clk),
        .CE(grp_Filter2D_fu_96_p_src_data_stream_V_read),
        .D(\reg_331_reg[7]_0 [6]),
        .Q(reg_331[6]),
        .R(1'b0));
  FDRE \reg_331_reg[7] 
       (.C(ap_clk),
        .CE(grp_Filter2D_fu_96_p_src_data_stream_V_read),
        .D(\reg_331_reg[7]_0 [7]),
        .Q(reg_331[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h74)) 
    \rev_reg_1533[0]_i_1 
       (.I0(ult_reg_1439),
        .I1(ap_CS_fsm_state4),
        .I2(rev_reg_1533),
        .O(\rev_reg_1533[0]_i_1_n_0 ));
  FDRE \rev_reg_1533_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rev_reg_1533[0]_i_1_n_0 ),
        .Q(rev_reg_1533),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_174_reg[0] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(right_border_buf_0_s_fu_170[0]),
        .Q(right_border_buf_0_1_fu_174[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_174_reg[1] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(right_border_buf_0_s_fu_170[1]),
        .Q(right_border_buf_0_1_fu_174[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_174_reg[2] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(right_border_buf_0_s_fu_170[2]),
        .Q(right_border_buf_0_1_fu_174[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_174_reg[3] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(right_border_buf_0_s_fu_170[3]),
        .Q(right_border_buf_0_1_fu_174[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_174_reg[4] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(right_border_buf_0_s_fu_170[4]),
        .Q(right_border_buf_0_1_fu_174[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_174_reg[5] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(right_border_buf_0_s_fu_170[5]),
        .Q(right_border_buf_0_1_fu_174[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_174_reg[6] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(right_border_buf_0_s_fu_170[6]),
        .Q(right_border_buf_0_1_fu_174[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_174_reg[7] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(right_border_buf_0_s_fu_170[7]),
        .Q(right_border_buf_0_1_fu_174[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_178_reg[0] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(right_border_buf_0_5_fu_190[0]),
        .Q(right_border_buf_0_2_fu_178[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_178_reg[1] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(right_border_buf_0_5_fu_190[1]),
        .Q(right_border_buf_0_2_fu_178[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_178_reg[2] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(right_border_buf_0_5_fu_190[2]),
        .Q(right_border_buf_0_2_fu_178[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_178_reg[3] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(right_border_buf_0_5_fu_190[3]),
        .Q(right_border_buf_0_2_fu_178[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_178_reg[4] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(right_border_buf_0_5_fu_190[4]),
        .Q(right_border_buf_0_2_fu_178[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_178_reg[5] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(right_border_buf_0_5_fu_190[5]),
        .Q(right_border_buf_0_2_fu_178[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_178_reg[6] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(right_border_buf_0_5_fu_190[6]),
        .Q(right_border_buf_0_2_fu_178[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_178_reg[7] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(right_border_buf_0_5_fu_190[7]),
        .Q(right_border_buf_0_2_fu_178[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_3_fu_182[0]_i_1 
       (.I0(k_buf_0_val_4_q0[0]),
        .I1(ap_reg_pp0_iter2_brmerge_reg_1598),
        .I2(right_border_buf_0_3_fu_182[0]),
        .I3(col_assign_3_t_reg_1611[0]),
        .I4(right_border_buf_0_4_fu_186[0]),
        .I5(col_assign_3_t_reg_1611[1]),
        .O(col_buf_0_val_1_0_fu_1005_p3[0]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_3_fu_182[1]_i_1 
       (.I0(k_buf_0_val_4_q0[1]),
        .I1(ap_reg_pp0_iter2_brmerge_reg_1598),
        .I2(right_border_buf_0_3_fu_182[1]),
        .I3(col_assign_3_t_reg_1611[0]),
        .I4(right_border_buf_0_4_fu_186[1]),
        .I5(col_assign_3_t_reg_1611[1]),
        .O(col_buf_0_val_1_0_fu_1005_p3[1]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_3_fu_182[2]_i_1 
       (.I0(k_buf_0_val_4_q0[2]),
        .I1(ap_reg_pp0_iter2_brmerge_reg_1598),
        .I2(right_border_buf_0_3_fu_182[2]),
        .I3(col_assign_3_t_reg_1611[0]),
        .I4(right_border_buf_0_4_fu_186[2]),
        .I5(col_assign_3_t_reg_1611[1]),
        .O(col_buf_0_val_1_0_fu_1005_p3[2]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_3_fu_182[3]_i_1 
       (.I0(k_buf_0_val_4_q0[3]),
        .I1(ap_reg_pp0_iter2_brmerge_reg_1598),
        .I2(right_border_buf_0_3_fu_182[3]),
        .I3(col_assign_3_t_reg_1611[0]),
        .I4(right_border_buf_0_4_fu_186[3]),
        .I5(col_assign_3_t_reg_1611[1]),
        .O(col_buf_0_val_1_0_fu_1005_p3[3]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_3_fu_182[4]_i_1 
       (.I0(k_buf_0_val_4_q0[4]),
        .I1(ap_reg_pp0_iter2_brmerge_reg_1598),
        .I2(right_border_buf_0_3_fu_182[4]),
        .I3(col_assign_3_t_reg_1611[0]),
        .I4(right_border_buf_0_4_fu_186[4]),
        .I5(col_assign_3_t_reg_1611[1]),
        .O(col_buf_0_val_1_0_fu_1005_p3[4]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_3_fu_182[5]_i_1 
       (.I0(k_buf_0_val_4_q0[5]),
        .I1(ap_reg_pp0_iter2_brmerge_reg_1598),
        .I2(right_border_buf_0_3_fu_182[5]),
        .I3(col_assign_3_t_reg_1611[0]),
        .I4(right_border_buf_0_4_fu_186[5]),
        .I5(col_assign_3_t_reg_1611[1]),
        .O(col_buf_0_val_1_0_fu_1005_p3[5]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_3_fu_182[6]_i_1 
       (.I0(k_buf_0_val_4_q0[6]),
        .I1(ap_reg_pp0_iter2_brmerge_reg_1598),
        .I2(right_border_buf_0_3_fu_182[6]),
        .I3(col_assign_3_t_reg_1611[0]),
        .I4(right_border_buf_0_4_fu_186[6]),
        .I5(col_assign_3_t_reg_1611[1]),
        .O(col_buf_0_val_1_0_fu_1005_p3[6]));
  LUT4 #(
    .INIT(16'h8000)) 
    \right_border_buf_0_3_fu_182[7]_i_1 
       (.I0(ult_reg_1439),
        .I1(\icmp_reg_1444_reg_n_0_[0] ),
        .I2(k_buf_0_val_3_load_reg_16300),
        .I3(ap_reg_pp0_iter2_or_cond_i_i_reg_1584),
        .O(ce1111_out));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_3_fu_182[7]_i_2 
       (.I0(k_buf_0_val_4_q0[7]),
        .I1(ap_reg_pp0_iter2_brmerge_reg_1598),
        .I2(right_border_buf_0_3_fu_182[7]),
        .I3(col_assign_3_t_reg_1611[0]),
        .I4(right_border_buf_0_4_fu_186[7]),
        .I5(col_assign_3_t_reg_1611[1]),
        .O(col_buf_0_val_1_0_fu_1005_p3[7]));
  FDRE \right_border_buf_0_3_fu_182_reg[0] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(col_buf_0_val_1_0_fu_1005_p3[0]),
        .Q(right_border_buf_0_3_fu_182[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_182_reg[1] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(col_buf_0_val_1_0_fu_1005_p3[1]),
        .Q(right_border_buf_0_3_fu_182[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_182_reg[2] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(col_buf_0_val_1_0_fu_1005_p3[2]),
        .Q(right_border_buf_0_3_fu_182[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_182_reg[3] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(col_buf_0_val_1_0_fu_1005_p3[3]),
        .Q(right_border_buf_0_3_fu_182[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_182_reg[4] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(col_buf_0_val_1_0_fu_1005_p3[4]),
        .Q(right_border_buf_0_3_fu_182[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_182_reg[5] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(col_buf_0_val_1_0_fu_1005_p3[5]),
        .Q(right_border_buf_0_3_fu_182[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_182_reg[6] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(col_buf_0_val_1_0_fu_1005_p3[6]),
        .Q(right_border_buf_0_3_fu_182[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_182_reg[7] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(col_buf_0_val_1_0_fu_1005_p3[7]),
        .Q(right_border_buf_0_3_fu_182[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_186_reg[0] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(right_border_buf_0_3_fu_182[0]),
        .Q(right_border_buf_0_4_fu_186[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_186_reg[1] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(right_border_buf_0_3_fu_182[1]),
        .Q(right_border_buf_0_4_fu_186[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_186_reg[2] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(right_border_buf_0_3_fu_182[2]),
        .Q(right_border_buf_0_4_fu_186[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_186_reg[3] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(right_border_buf_0_3_fu_182[3]),
        .Q(right_border_buf_0_4_fu_186[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_186_reg[4] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(right_border_buf_0_3_fu_182[4]),
        .Q(right_border_buf_0_4_fu_186[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_186_reg[5] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(right_border_buf_0_3_fu_182[5]),
        .Q(right_border_buf_0_4_fu_186[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_186_reg[6] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(right_border_buf_0_3_fu_182[6]),
        .Q(right_border_buf_0_4_fu_186[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_186_reg[7] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(right_border_buf_0_3_fu_182[7]),
        .Q(right_border_buf_0_4_fu_186[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_5_fu_190[0]_i_1 
       (.I0(k_buf_0_val_5_q0[0]),
        .I1(ap_reg_pp0_iter2_brmerge_reg_1598),
        .I2(right_border_buf_0_5_fu_190[0]),
        .I3(col_assign_3_t_reg_1611[0]),
        .I4(right_border_buf_0_2_fu_178[0]),
        .I5(col_assign_3_t_reg_1611[1]),
        .O(col_buf_0_val_2_0_fu_1023_p3[0]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_5_fu_190[1]_i_1 
       (.I0(k_buf_0_val_5_q0[1]),
        .I1(ap_reg_pp0_iter2_brmerge_reg_1598),
        .I2(right_border_buf_0_5_fu_190[1]),
        .I3(col_assign_3_t_reg_1611[0]),
        .I4(right_border_buf_0_2_fu_178[1]),
        .I5(col_assign_3_t_reg_1611[1]),
        .O(col_buf_0_val_2_0_fu_1023_p3[1]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_5_fu_190[2]_i_1 
       (.I0(k_buf_0_val_5_q0[2]),
        .I1(ap_reg_pp0_iter2_brmerge_reg_1598),
        .I2(right_border_buf_0_5_fu_190[2]),
        .I3(col_assign_3_t_reg_1611[0]),
        .I4(right_border_buf_0_2_fu_178[2]),
        .I5(col_assign_3_t_reg_1611[1]),
        .O(col_buf_0_val_2_0_fu_1023_p3[2]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_5_fu_190[3]_i_1 
       (.I0(k_buf_0_val_5_q0[3]),
        .I1(ap_reg_pp0_iter2_brmerge_reg_1598),
        .I2(right_border_buf_0_5_fu_190[3]),
        .I3(col_assign_3_t_reg_1611[0]),
        .I4(right_border_buf_0_2_fu_178[3]),
        .I5(col_assign_3_t_reg_1611[1]),
        .O(col_buf_0_val_2_0_fu_1023_p3[3]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_5_fu_190[4]_i_1 
       (.I0(k_buf_0_val_5_q0[4]),
        .I1(ap_reg_pp0_iter2_brmerge_reg_1598),
        .I2(right_border_buf_0_5_fu_190[4]),
        .I3(col_assign_3_t_reg_1611[0]),
        .I4(right_border_buf_0_2_fu_178[4]),
        .I5(col_assign_3_t_reg_1611[1]),
        .O(col_buf_0_val_2_0_fu_1023_p3[4]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_5_fu_190[5]_i_1 
       (.I0(k_buf_0_val_5_q0[5]),
        .I1(ap_reg_pp0_iter2_brmerge_reg_1598),
        .I2(right_border_buf_0_5_fu_190[5]),
        .I3(col_assign_3_t_reg_1611[0]),
        .I4(right_border_buf_0_2_fu_178[5]),
        .I5(col_assign_3_t_reg_1611[1]),
        .O(col_buf_0_val_2_0_fu_1023_p3[5]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_5_fu_190[6]_i_1 
       (.I0(k_buf_0_val_5_q0[6]),
        .I1(ap_reg_pp0_iter2_brmerge_reg_1598),
        .I2(right_border_buf_0_5_fu_190[6]),
        .I3(col_assign_3_t_reg_1611[0]),
        .I4(right_border_buf_0_2_fu_178[6]),
        .I5(col_assign_3_t_reg_1611[1]),
        .O(col_buf_0_val_2_0_fu_1023_p3[6]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_5_fu_190[7]_i_1 
       (.I0(k_buf_0_val_5_q0[7]),
        .I1(ap_reg_pp0_iter2_brmerge_reg_1598),
        .I2(right_border_buf_0_5_fu_190[7]),
        .I3(col_assign_3_t_reg_1611[0]),
        .I4(right_border_buf_0_2_fu_178[7]),
        .I5(col_assign_3_t_reg_1611[1]),
        .O(col_buf_0_val_2_0_fu_1023_p3[7]));
  FDRE \right_border_buf_0_5_fu_190_reg[0] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(col_buf_0_val_2_0_fu_1023_p3[0]),
        .Q(right_border_buf_0_5_fu_190[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_190_reg[1] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(col_buf_0_val_2_0_fu_1023_p3[1]),
        .Q(right_border_buf_0_5_fu_190[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_190_reg[2] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(col_buf_0_val_2_0_fu_1023_p3[2]),
        .Q(right_border_buf_0_5_fu_190[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_190_reg[3] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(col_buf_0_val_2_0_fu_1023_p3[3]),
        .Q(right_border_buf_0_5_fu_190[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_190_reg[4] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(col_buf_0_val_2_0_fu_1023_p3[4]),
        .Q(right_border_buf_0_5_fu_190[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_190_reg[5] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(col_buf_0_val_2_0_fu_1023_p3[5]),
        .Q(right_border_buf_0_5_fu_190[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_190_reg[6] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(col_buf_0_val_2_0_fu_1023_p3[6]),
        .Q(right_border_buf_0_5_fu_190[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_190_reg[7] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(col_buf_0_val_2_0_fu_1023_p3[7]),
        .Q(right_border_buf_0_5_fu_190[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_s_fu_170[0]_i_1 
       (.I0(k_buf_0_val_3_q0[0]),
        .I1(ap_reg_pp0_iter2_brmerge_reg_1598),
        .I2(right_border_buf_0_s_fu_170[0]),
        .I3(col_assign_3_t_reg_1611[0]),
        .I4(right_border_buf_0_1_fu_174[0]),
        .I5(col_assign_3_t_reg_1611[1]),
        .O(col_buf_0_val_0_0_fu_987_p3[0]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_s_fu_170[1]_i_1 
       (.I0(k_buf_0_val_3_q0[1]),
        .I1(ap_reg_pp0_iter2_brmerge_reg_1598),
        .I2(right_border_buf_0_s_fu_170[1]),
        .I3(col_assign_3_t_reg_1611[0]),
        .I4(right_border_buf_0_1_fu_174[1]),
        .I5(col_assign_3_t_reg_1611[1]),
        .O(col_buf_0_val_0_0_fu_987_p3[1]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_s_fu_170[2]_i_1 
       (.I0(k_buf_0_val_3_q0[2]),
        .I1(ap_reg_pp0_iter2_brmerge_reg_1598),
        .I2(right_border_buf_0_s_fu_170[2]),
        .I3(col_assign_3_t_reg_1611[0]),
        .I4(right_border_buf_0_1_fu_174[2]),
        .I5(col_assign_3_t_reg_1611[1]),
        .O(col_buf_0_val_0_0_fu_987_p3[2]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_s_fu_170[3]_i_1 
       (.I0(k_buf_0_val_3_q0[3]),
        .I1(ap_reg_pp0_iter2_brmerge_reg_1598),
        .I2(right_border_buf_0_s_fu_170[3]),
        .I3(col_assign_3_t_reg_1611[0]),
        .I4(right_border_buf_0_1_fu_174[3]),
        .I5(col_assign_3_t_reg_1611[1]),
        .O(col_buf_0_val_0_0_fu_987_p3[3]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_s_fu_170[4]_i_1 
       (.I0(k_buf_0_val_3_q0[4]),
        .I1(ap_reg_pp0_iter2_brmerge_reg_1598),
        .I2(right_border_buf_0_s_fu_170[4]),
        .I3(col_assign_3_t_reg_1611[0]),
        .I4(right_border_buf_0_1_fu_174[4]),
        .I5(col_assign_3_t_reg_1611[1]),
        .O(col_buf_0_val_0_0_fu_987_p3[4]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_s_fu_170[5]_i_1 
       (.I0(k_buf_0_val_3_q0[5]),
        .I1(ap_reg_pp0_iter2_brmerge_reg_1598),
        .I2(right_border_buf_0_s_fu_170[5]),
        .I3(col_assign_3_t_reg_1611[0]),
        .I4(right_border_buf_0_1_fu_174[5]),
        .I5(col_assign_3_t_reg_1611[1]),
        .O(col_buf_0_val_0_0_fu_987_p3[5]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_s_fu_170[6]_i_1 
       (.I0(k_buf_0_val_3_q0[6]),
        .I1(ap_reg_pp0_iter2_brmerge_reg_1598),
        .I2(right_border_buf_0_s_fu_170[6]),
        .I3(col_assign_3_t_reg_1611[0]),
        .I4(right_border_buf_0_1_fu_174[6]),
        .I5(col_assign_3_t_reg_1611[1]),
        .O(col_buf_0_val_0_0_fu_987_p3[6]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_s_fu_170[7]_i_1 
       (.I0(k_buf_0_val_3_q0[7]),
        .I1(ap_reg_pp0_iter2_brmerge_reg_1598),
        .I2(right_border_buf_0_s_fu_170[7]),
        .I3(col_assign_3_t_reg_1611[0]),
        .I4(right_border_buf_0_1_fu_174[7]),
        .I5(col_assign_3_t_reg_1611[1]),
        .O(col_buf_0_val_0_0_fu_987_p3[7]));
  FDRE \right_border_buf_0_s_fu_170_reg[0] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(col_buf_0_val_0_0_fu_987_p3[0]),
        .Q(right_border_buf_0_s_fu_170[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_170_reg[1] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(col_buf_0_val_0_0_fu_987_p3[1]),
        .Q(right_border_buf_0_s_fu_170[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_170_reg[2] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(col_buf_0_val_0_0_fu_987_p3[2]),
        .Q(right_border_buf_0_s_fu_170[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_170_reg[3] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(col_buf_0_val_0_0_fu_987_p3[3]),
        .Q(right_border_buf_0_s_fu_170[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_170_reg[4] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(col_buf_0_val_0_0_fu_987_p3[4]),
        .Q(right_border_buf_0_s_fu_170[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_170_reg[5] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(col_buf_0_val_0_0_fu_987_p3[5]),
        .Q(right_border_buf_0_s_fu_170[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_170_reg[6] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(col_buf_0_val_0_0_fu_987_p3[6]),
        .Q(right_border_buf_0_s_fu_170[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_170_reg[7] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(col_buf_0_val_0_0_fu_987_p3[7]),
        .Q(right_border_buf_0_s_fu_170[7]),
        .R(1'b0));
  FDRE \row_assign_10_1_t_reg_1543_reg[0] 
       (.C(ap_clk),
        .CE(row_assign_10_1_t_reg_15430),
        .D(\row_assign_10_1_t_reg_1543_reg[1]_0 [0]),
        .Q(row_assign_10_1_t_reg_1543[0]),
        .R(1'b0));
  FDRE \row_assign_10_1_t_reg_1543_reg[1] 
       (.C(ap_clk),
        .CE(row_assign_10_1_t_reg_15430),
        .D(\row_assign_10_1_t_reg_1543_reg[1]_0 [1]),
        .Q(row_assign_10_1_t_reg_1543[1]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \row_assign_10_2_t_reg_1548[1]_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(tmp_61_reg_1457),
        .O(row_assign_10_1_t_reg_15430));
  FDRE \row_assign_10_2_t_reg_1548_reg[0] 
       (.C(ap_clk),
        .CE(row_assign_10_1_t_reg_15430),
        .D(\row_assign_10_2_t_reg_1548_reg[0]_0 ),
        .Q(row_assign_10_2_t_reg_1548[0]),
        .R(1'b0));
  FDRE \row_assign_10_2_t_reg_1548_reg[1] 
       (.C(ap_clk),
        .CE(row_assign_10_1_t_reg_15430),
        .D(row_assign_10_2_t_fu_796_p2),
        .Q(row_assign_10_2_t_reg_1548[1]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    \src_kernel_win_0_va_16_reg_1686[7]_i_1 
       (.I0(ap_reg_pp0_iter3_exitcond388_i_reg_1553),
        .I1(k_buf_0_val_5_U_n_9),
        .O(\src_kernel_win_0_va_16_reg_1686[7]_i_1_n_0 ));
  FDRE \src_kernel_win_0_va_16_reg_1686_reg[0] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_16_reg_1686[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_4_fu_162[0]),
        .Q(src_kernel_win_0_va_16_reg_1686[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_16_reg_1686_reg[1] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_16_reg_1686[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_4_fu_162[1]),
        .Q(src_kernel_win_0_va_16_reg_1686[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_16_reg_1686_reg[2] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_16_reg_1686[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_4_fu_162[2]),
        .Q(src_kernel_win_0_va_16_reg_1686[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_16_reg_1686_reg[3] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_16_reg_1686[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_4_fu_162[3]),
        .Q(src_kernel_win_0_va_16_reg_1686[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_16_reg_1686_reg[4] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_16_reg_1686[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_4_fu_162[4]),
        .Q(src_kernel_win_0_va_16_reg_1686[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_16_reg_1686_reg[5] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_16_reg_1686[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_4_fu_162[5]),
        .Q(src_kernel_win_0_va_16_reg_1686[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_16_reg_1686_reg[6] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_16_reg_1686[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_4_fu_162[6]),
        .Q(src_kernel_win_0_va_16_reg_1686[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_16_reg_1686_reg[7] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_16_reg_1686[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_4_fu_162[7]),
        .Q(src_kernel_win_0_va_16_reg_1686[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_2_fu_154_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1500),
        .D(ap_reg_pp0_iter5_src_kernel_win_0_va_7_reg_1670[0]),
        .Q(src_kernel_win_0_va_2_fu_154[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_2_fu_154_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1500),
        .D(ap_reg_pp0_iter5_src_kernel_win_0_va_7_reg_1670[1]),
        .Q(src_kernel_win_0_va_2_fu_154[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_2_fu_154_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1500),
        .D(ap_reg_pp0_iter5_src_kernel_win_0_va_7_reg_1670[2]),
        .Q(src_kernel_win_0_va_2_fu_154[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_2_fu_154_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1500),
        .D(ap_reg_pp0_iter5_src_kernel_win_0_va_7_reg_1670[3]),
        .Q(src_kernel_win_0_va_2_fu_154[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_2_fu_154_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1500),
        .D(ap_reg_pp0_iter5_src_kernel_win_0_va_7_reg_1670[4]),
        .Q(src_kernel_win_0_va_2_fu_154[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_2_fu_154_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1500),
        .D(ap_reg_pp0_iter5_src_kernel_win_0_va_7_reg_1670[5]),
        .Q(src_kernel_win_0_va_2_fu_154[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_2_fu_154_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1500),
        .D(ap_reg_pp0_iter5_src_kernel_win_0_va_7_reg_1670[6]),
        .Q(src_kernel_win_0_va_2_fu_154[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_2_fu_154_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1500),
        .D(ap_reg_pp0_iter5_src_kernel_win_0_va_7_reg_1670[7]),
        .Q(src_kernel_win_0_va_2_fu_154[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \src_kernel_win_0_va_4_fu_162[0]_i_1 
       (.I0(col_buf_0_val_2_0_reg_1656[0]),
        .I1(row_assign_10_2_t_reg_1548[1]),
        .I2(tmp_61_reg_1457),
        .I3(col_buf_0_val_1_0_reg_1648[0]),
        .I4(row_assign_10_2_t_reg_1548[0]),
        .I5(col_buf_0_val_0_0_reg_1635[0]),
        .O(src_kernel_win_0_va_8_fu_1102_p3[0]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \src_kernel_win_0_va_4_fu_162[1]_i_1 
       (.I0(col_buf_0_val_2_0_reg_1656[1]),
        .I1(row_assign_10_2_t_reg_1548[1]),
        .I2(tmp_61_reg_1457),
        .I3(col_buf_0_val_1_0_reg_1648[1]),
        .I4(row_assign_10_2_t_reg_1548[0]),
        .I5(col_buf_0_val_0_0_reg_1635[1]),
        .O(src_kernel_win_0_va_8_fu_1102_p3[1]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \src_kernel_win_0_va_4_fu_162[2]_i_1 
       (.I0(col_buf_0_val_2_0_reg_1656[2]),
        .I1(row_assign_10_2_t_reg_1548[1]),
        .I2(tmp_61_reg_1457),
        .I3(col_buf_0_val_1_0_reg_1648[2]),
        .I4(row_assign_10_2_t_reg_1548[0]),
        .I5(col_buf_0_val_0_0_reg_1635[2]),
        .O(src_kernel_win_0_va_8_fu_1102_p3[2]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \src_kernel_win_0_va_4_fu_162[3]_i_1 
       (.I0(col_buf_0_val_2_0_reg_1656[3]),
        .I1(row_assign_10_2_t_reg_1548[1]),
        .I2(tmp_61_reg_1457),
        .I3(col_buf_0_val_1_0_reg_1648[3]),
        .I4(row_assign_10_2_t_reg_1548[0]),
        .I5(col_buf_0_val_0_0_reg_1635[3]),
        .O(src_kernel_win_0_va_8_fu_1102_p3[3]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \src_kernel_win_0_va_4_fu_162[4]_i_1 
       (.I0(col_buf_0_val_2_0_reg_1656[4]),
        .I1(row_assign_10_2_t_reg_1548[1]),
        .I2(tmp_61_reg_1457),
        .I3(col_buf_0_val_1_0_reg_1648[4]),
        .I4(row_assign_10_2_t_reg_1548[0]),
        .I5(col_buf_0_val_0_0_reg_1635[4]),
        .O(src_kernel_win_0_va_8_fu_1102_p3[4]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \src_kernel_win_0_va_4_fu_162[5]_i_1 
       (.I0(col_buf_0_val_2_0_reg_1656[5]),
        .I1(row_assign_10_2_t_reg_1548[1]),
        .I2(tmp_61_reg_1457),
        .I3(col_buf_0_val_1_0_reg_1648[5]),
        .I4(row_assign_10_2_t_reg_1548[0]),
        .I5(col_buf_0_val_0_0_reg_1635[5]),
        .O(src_kernel_win_0_va_8_fu_1102_p3[5]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \src_kernel_win_0_va_4_fu_162[6]_i_1 
       (.I0(col_buf_0_val_2_0_reg_1656[6]),
        .I1(row_assign_10_2_t_reg_1548[1]),
        .I2(tmp_61_reg_1457),
        .I3(col_buf_0_val_1_0_reg_1648[6]),
        .I4(row_assign_10_2_t_reg_1548[0]),
        .I5(col_buf_0_val_0_0_reg_1635[6]),
        .O(src_kernel_win_0_va_8_fu_1102_p3[6]));
  LUT3 #(
    .INIT(8'h04)) 
    \src_kernel_win_0_va_4_fu_162[7]_i_1 
       (.I0(ap_reg_pp0_iter3_exitcond388_i_reg_1553),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(k_buf_0_val_5_U_n_9),
        .O(\src_kernel_win_0_va_4_fu_162[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \src_kernel_win_0_va_4_fu_162[7]_i_2 
       (.I0(col_buf_0_val_2_0_reg_1656[7]),
        .I1(row_assign_10_2_t_reg_1548[1]),
        .I2(tmp_61_reg_1457),
        .I3(col_buf_0_val_1_0_reg_1648[7]),
        .I4(row_assign_10_2_t_reg_1548[0]),
        .I5(col_buf_0_val_0_0_reg_1635[7]),
        .O(src_kernel_win_0_va_8_fu_1102_p3[7]));
  FDRE \src_kernel_win_0_va_4_fu_162_reg[0] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_4_fu_162[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_8_fu_1102_p3[0]),
        .Q(src_kernel_win_0_va_4_fu_162[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_162_reg[1] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_4_fu_162[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_8_fu_1102_p3[1]),
        .Q(src_kernel_win_0_va_4_fu_162[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_162_reg[2] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_4_fu_162[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_8_fu_1102_p3[2]),
        .Q(src_kernel_win_0_va_4_fu_162[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_162_reg[3] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_4_fu_162[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_8_fu_1102_p3[3]),
        .Q(src_kernel_win_0_va_4_fu_162[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_162_reg[4] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_4_fu_162[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_8_fu_1102_p3[4]),
        .Q(src_kernel_win_0_va_4_fu_162[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_162_reg[5] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_4_fu_162[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_8_fu_1102_p3[5]),
        .Q(src_kernel_win_0_va_4_fu_162[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_162_reg[6] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_4_fu_162[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_8_fu_1102_p3[6]),
        .Q(src_kernel_win_0_va_4_fu_162[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_162_reg[7] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_4_fu_162[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_8_fu_1102_p3[7]),
        .Q(src_kernel_win_0_va_4_fu_162[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \src_kernel_win_0_va_6_reg_1664[0]_i_1 
       (.I0(col_buf_0_val_2_0_reg_1656[0]),
        .I1(tmp_117_reg_1538),
        .I2(col_buf_0_val_1_0_reg_1648[0]),
        .I3(row_assign_10_2_t_reg_1548[0]),
        .I4(tmp_61_reg_1457),
        .I5(col_buf_0_val_0_0_reg_1635[0]),
        .O(src_kernel_win_0_va_6_fu_1074_p3[0]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \src_kernel_win_0_va_6_reg_1664[1]_i_1 
       (.I0(col_buf_0_val_2_0_reg_1656[1]),
        .I1(tmp_117_reg_1538),
        .I2(col_buf_0_val_1_0_reg_1648[1]),
        .I3(row_assign_10_2_t_reg_1548[0]),
        .I4(tmp_61_reg_1457),
        .I5(col_buf_0_val_0_0_reg_1635[1]),
        .O(src_kernel_win_0_va_6_fu_1074_p3[1]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \src_kernel_win_0_va_6_reg_1664[2]_i_1 
       (.I0(col_buf_0_val_2_0_reg_1656[2]),
        .I1(tmp_117_reg_1538),
        .I2(col_buf_0_val_1_0_reg_1648[2]),
        .I3(row_assign_10_2_t_reg_1548[0]),
        .I4(tmp_61_reg_1457),
        .I5(col_buf_0_val_0_0_reg_1635[2]),
        .O(src_kernel_win_0_va_6_fu_1074_p3[2]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \src_kernel_win_0_va_6_reg_1664[3]_i_1 
       (.I0(col_buf_0_val_2_0_reg_1656[3]),
        .I1(tmp_117_reg_1538),
        .I2(col_buf_0_val_1_0_reg_1648[3]),
        .I3(row_assign_10_2_t_reg_1548[0]),
        .I4(tmp_61_reg_1457),
        .I5(col_buf_0_val_0_0_reg_1635[3]),
        .O(src_kernel_win_0_va_6_fu_1074_p3[3]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \src_kernel_win_0_va_6_reg_1664[4]_i_1 
       (.I0(col_buf_0_val_2_0_reg_1656[4]),
        .I1(tmp_117_reg_1538),
        .I2(col_buf_0_val_1_0_reg_1648[4]),
        .I3(row_assign_10_2_t_reg_1548[0]),
        .I4(tmp_61_reg_1457),
        .I5(col_buf_0_val_0_0_reg_1635[4]),
        .O(src_kernel_win_0_va_6_fu_1074_p3[4]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \src_kernel_win_0_va_6_reg_1664[5]_i_1 
       (.I0(col_buf_0_val_2_0_reg_1656[5]),
        .I1(tmp_117_reg_1538),
        .I2(col_buf_0_val_1_0_reg_1648[5]),
        .I3(row_assign_10_2_t_reg_1548[0]),
        .I4(tmp_61_reg_1457),
        .I5(col_buf_0_val_0_0_reg_1635[5]),
        .O(src_kernel_win_0_va_6_fu_1074_p3[5]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \src_kernel_win_0_va_6_reg_1664[6]_i_1 
       (.I0(col_buf_0_val_2_0_reg_1656[6]),
        .I1(tmp_117_reg_1538),
        .I2(col_buf_0_val_1_0_reg_1648[6]),
        .I3(row_assign_10_2_t_reg_1548[0]),
        .I4(tmp_61_reg_1457),
        .I5(col_buf_0_val_0_0_reg_1635[6]),
        .O(src_kernel_win_0_va_6_fu_1074_p3[6]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \src_kernel_win_0_va_6_reg_1664[7]_i_1 
       (.I0(col_buf_0_val_2_0_reg_1656[7]),
        .I1(tmp_117_reg_1538),
        .I2(col_buf_0_val_1_0_reg_1648[7]),
        .I3(row_assign_10_2_t_reg_1548[0]),
        .I4(tmp_61_reg_1457),
        .I5(col_buf_0_val_0_0_reg_1635[7]),
        .O(src_kernel_win_0_va_6_fu_1074_p3[7]));
  FDRE \src_kernel_win_0_va_6_reg_1664_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_6_fu_1074_p3[0]),
        .Q(src_kernel_win_0_va_6_reg_1664[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_reg_1664_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_6_fu_1074_p3[1]),
        .Q(src_kernel_win_0_va_6_reg_1664[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_reg_1664_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_6_fu_1074_p3[2]),
        .Q(src_kernel_win_0_va_6_reg_1664[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_reg_1664_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_6_fu_1074_p3[3]),
        .Q(src_kernel_win_0_va_6_reg_1664[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_reg_1664_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_6_fu_1074_p3[4]),
        .Q(src_kernel_win_0_va_6_reg_1664[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_reg_1664_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_6_fu_1074_p3[5]),
        .Q(src_kernel_win_0_va_6_reg_1664[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_reg_1664_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_6_fu_1074_p3[6]),
        .Q(src_kernel_win_0_va_6_reg_1664[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_reg_1664_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_6_fu_1074_p3[7]),
        .Q(src_kernel_win_0_va_6_reg_1664[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBBB8FFFF8B880000)) 
    \src_kernel_win_0_va_7_reg_1670[0]_i_1 
       (.I0(col_buf_0_val_2_0_reg_1656[0]),
        .I1(row_assign_10_1_t_reg_1543[1]),
        .I2(row_assign_10_1_t_reg_1543[0]),
        .I3(col_buf_0_val_0_0_reg_1635[0]),
        .I4(tmp_61_reg_1457),
        .I5(col_buf_0_val_1_0_reg_1648[0]),
        .O(src_kernel_win_0_va_7_fu_1088_p3[0]));
  LUT6 #(
    .INIT(64'hBBB8FFFF8B880000)) 
    \src_kernel_win_0_va_7_reg_1670[1]_i_1 
       (.I0(col_buf_0_val_2_0_reg_1656[1]),
        .I1(row_assign_10_1_t_reg_1543[1]),
        .I2(row_assign_10_1_t_reg_1543[0]),
        .I3(col_buf_0_val_0_0_reg_1635[1]),
        .I4(tmp_61_reg_1457),
        .I5(col_buf_0_val_1_0_reg_1648[1]),
        .O(src_kernel_win_0_va_7_fu_1088_p3[1]));
  LUT6 #(
    .INIT(64'hBBB8FFFF8B880000)) 
    \src_kernel_win_0_va_7_reg_1670[2]_i_1 
       (.I0(col_buf_0_val_2_0_reg_1656[2]),
        .I1(row_assign_10_1_t_reg_1543[1]),
        .I2(row_assign_10_1_t_reg_1543[0]),
        .I3(col_buf_0_val_0_0_reg_1635[2]),
        .I4(tmp_61_reg_1457),
        .I5(col_buf_0_val_1_0_reg_1648[2]),
        .O(src_kernel_win_0_va_7_fu_1088_p3[2]));
  LUT6 #(
    .INIT(64'hBBB8FFFF8B880000)) 
    \src_kernel_win_0_va_7_reg_1670[3]_i_1 
       (.I0(col_buf_0_val_2_0_reg_1656[3]),
        .I1(row_assign_10_1_t_reg_1543[1]),
        .I2(row_assign_10_1_t_reg_1543[0]),
        .I3(col_buf_0_val_0_0_reg_1635[3]),
        .I4(tmp_61_reg_1457),
        .I5(col_buf_0_val_1_0_reg_1648[3]),
        .O(src_kernel_win_0_va_7_fu_1088_p3[3]));
  LUT6 #(
    .INIT(64'hBBB8FFFF8B880000)) 
    \src_kernel_win_0_va_7_reg_1670[4]_i_1 
       (.I0(col_buf_0_val_2_0_reg_1656[4]),
        .I1(row_assign_10_1_t_reg_1543[1]),
        .I2(row_assign_10_1_t_reg_1543[0]),
        .I3(col_buf_0_val_0_0_reg_1635[4]),
        .I4(tmp_61_reg_1457),
        .I5(col_buf_0_val_1_0_reg_1648[4]),
        .O(src_kernel_win_0_va_7_fu_1088_p3[4]));
  LUT6 #(
    .INIT(64'hBBB8FFFF8B880000)) 
    \src_kernel_win_0_va_7_reg_1670[5]_i_1 
       (.I0(col_buf_0_val_2_0_reg_1656[5]),
        .I1(row_assign_10_1_t_reg_1543[1]),
        .I2(row_assign_10_1_t_reg_1543[0]),
        .I3(col_buf_0_val_0_0_reg_1635[5]),
        .I4(tmp_61_reg_1457),
        .I5(col_buf_0_val_1_0_reg_1648[5]),
        .O(src_kernel_win_0_va_7_fu_1088_p3[5]));
  LUT6 #(
    .INIT(64'hBBB8FFFF8B880000)) 
    \src_kernel_win_0_va_7_reg_1670[6]_i_1 
       (.I0(col_buf_0_val_2_0_reg_1656[6]),
        .I1(row_assign_10_1_t_reg_1543[1]),
        .I2(row_assign_10_1_t_reg_1543[0]),
        .I3(col_buf_0_val_0_0_reg_1635[6]),
        .I4(tmp_61_reg_1457),
        .I5(col_buf_0_val_1_0_reg_1648[6]),
        .O(src_kernel_win_0_va_7_fu_1088_p3[6]));
  LUT6 #(
    .INIT(64'hBBB8FFFF8B880000)) 
    \src_kernel_win_0_va_7_reg_1670[7]_i_1 
       (.I0(col_buf_0_val_2_0_reg_1656[7]),
        .I1(row_assign_10_1_t_reg_1543[1]),
        .I2(row_assign_10_1_t_reg_1543[0]),
        .I3(col_buf_0_val_0_0_reg_1635[7]),
        .I4(tmp_61_reg_1457),
        .I5(col_buf_0_val_1_0_reg_1648[7]),
        .O(src_kernel_win_0_va_7_fu_1088_p3[7]));
  FDRE \src_kernel_win_0_va_7_reg_1670_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_7_fu_1088_p3[0]),
        .Q(src_kernel_win_0_va_7_reg_1670[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_7_reg_1670_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_7_fu_1088_p3[1]),
        .Q(src_kernel_win_0_va_7_reg_1670[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_7_reg_1670_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_7_fu_1088_p3[2]),
        .Q(src_kernel_win_0_va_7_reg_1670[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_7_reg_1670_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_7_fu_1088_p3[3]),
        .Q(src_kernel_win_0_va_7_reg_1670[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_7_reg_1670_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_7_fu_1088_p3[4]),
        .Q(src_kernel_win_0_va_7_reg_1670[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_7_reg_1670_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_7_fu_1088_p3[5]),
        .Q(src_kernel_win_0_va_7_reg_1670[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_7_reg_1670_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_7_fu_1088_p3[6]),
        .Q(src_kernel_win_0_va_7_reg_1670[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_7_reg_1670_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_7_fu_1088_p3[7]),
        .Q(src_kernel_win_0_va_7_reg_1670[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_146_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1500),
        .D(ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664[0]),
        .Q(src_kernel_win_0_va_fu_146[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_146_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1500),
        .D(ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664[1]),
        .Q(src_kernel_win_0_va_fu_146[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_146_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1500),
        .D(ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664[2]),
        .Q(src_kernel_win_0_va_fu_146[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_146_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1500),
        .D(ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664[3]),
        .Q(src_kernel_win_0_va_fu_146[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_146_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1500),
        .D(ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664[4]),
        .Q(src_kernel_win_0_va_fu_146[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_146_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1500),
        .D(ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664[5]),
        .Q(src_kernel_win_0_va_fu_146[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_146_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1500),
        .D(ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664[6]),
        .Q(src_kernel_win_0_va_fu_146[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_146_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1500),
        .D(ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664[7]),
        .Q(src_kernel_win_0_va_fu_146[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFDF0000)) 
    \t_V_3_reg_320[10]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(k_buf_0_val_5_U_n_9),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(exitcond388_i_fu_804_p2),
        .I4(ap_CS_fsm_state4),
        .O(t_V_3_reg_320));
  LUT4 #(
    .INIT(16'h0020)) 
    \t_V_3_reg_320[10]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(k_buf_0_val_5_U_n_9),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(exitcond388_i_fu_804_p2),
        .O(t_V_3_reg_3200));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    \t_V_3_reg_320[10]_i_3 
       (.I0(\t_V_3_reg_320_reg[10]_0 [10]),
        .I1(\t_V_3_reg_320_reg[10]_0 [8]),
        .I2(\t_V_3_reg_320_reg[10]_0 [7]),
        .I3(\t_V_3_reg_320[10]_i_4_n_0 ),
        .I4(\t_V_3_reg_320_reg[10]_0 [6]),
        .I5(\t_V_3_reg_320_reg[10]_0 [9]),
        .O(j_V_fu_809_p2[10]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \t_V_3_reg_320[10]_i_4 
       (.I0(\t_V_3_reg_320_reg[10]_0 [4]),
        .I1(\t_V_3_reg_320_reg[10]_0 [2]),
        .I2(\t_V_3_reg_320_reg[10]_0 [0]),
        .I3(\t_V_3_reg_320_reg[10]_0 [1]),
        .I4(\t_V_3_reg_320_reg[10]_0 [3]),
        .I5(\t_V_3_reg_320_reg[10]_0 [5]),
        .O(\t_V_3_reg_320[10]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \t_V_3_reg_320[1]_i_1 
       (.I0(\t_V_3_reg_320_reg[10]_0 [0]),
        .I1(\t_V_3_reg_320_reg[10]_0 [1]),
        .O(\t_V_3_reg_320[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \t_V_3_reg_320[2]_i_1 
       (.I0(\t_V_3_reg_320_reg[10]_0 [2]),
        .I1(\t_V_3_reg_320_reg[10]_0 [1]),
        .I2(\t_V_3_reg_320_reg[10]_0 [0]),
        .O(\t_V_3_reg_320[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \t_V_3_reg_320[3]_i_1 
       (.I0(\t_V_3_reg_320_reg[10]_0 [3]),
        .I1(\t_V_3_reg_320_reg[10]_0 [2]),
        .I2(\t_V_3_reg_320_reg[10]_0 [0]),
        .I3(\t_V_3_reg_320_reg[10]_0 [1]),
        .O(\t_V_3_reg_320[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \t_V_3_reg_320[4]_i_1 
       (.I0(\t_V_3_reg_320_reg[10]_0 [4]),
        .I1(\t_V_3_reg_320_reg[10]_0 [3]),
        .I2(\t_V_3_reg_320_reg[10]_0 [1]),
        .I3(\t_V_3_reg_320_reg[10]_0 [0]),
        .I4(\t_V_3_reg_320_reg[10]_0 [2]),
        .O(\t_V_3_reg_320[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \t_V_3_reg_320[5]_i_1 
       (.I0(\t_V_3_reg_320_reg[10]_0 [5]),
        .I1(\t_V_3_reg_320_reg[10]_0 [4]),
        .I2(\t_V_3_reg_320_reg[10]_0 [2]),
        .I3(\t_V_3_reg_320_reg[10]_0 [0]),
        .I4(\t_V_3_reg_320_reg[10]_0 [1]),
        .I5(\t_V_3_reg_320_reg[10]_0 [3]),
        .O(\t_V_3_reg_320[5]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \t_V_3_reg_320[6]_i_1 
       (.I0(\t_V_3_reg_320_reg[10]_0 [6]),
        .I1(\t_V_3_reg_320[10]_i_4_n_0 ),
        .O(\t_V_3_reg_320[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hA6)) 
    \t_V_3_reg_320[7]_i_1 
       (.I0(\t_V_3_reg_320_reg[10]_0 [7]),
        .I1(\t_V_3_reg_320_reg[10]_0 [6]),
        .I2(\t_V_3_reg_320[10]_i_4_n_0 ),
        .O(\t_V_3_reg_320[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    \t_V_3_reg_320[8]_i_1 
       (.I0(\t_V_3_reg_320_reg[10]_0 [8]),
        .I1(\t_V_3_reg_320_reg[10]_0 [7]),
        .I2(\t_V_3_reg_320[10]_i_4_n_0 ),
        .I3(\t_V_3_reg_320_reg[10]_0 [6]),
        .O(\t_V_3_reg_320[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \t_V_3_reg_320[9]_i_1 
       (.I0(\t_V_3_reg_320_reg[10]_0 [9]),
        .I1(\t_V_3_reg_320_reg[10]_0 [6]),
        .I2(\t_V_3_reg_320[10]_i_4_n_0 ),
        .I3(\t_V_3_reg_320_reg[10]_0 [7]),
        .I4(\t_V_3_reg_320_reg[10]_0 [8]),
        .O(j_V_fu_809_p2[9]));
  FDRE \t_V_3_reg_320_reg[0] 
       (.C(ap_clk),
        .CE(t_V_3_reg_3200),
        .D(\ImagLoc_x_reg_1562[0]_i_1_n_0 ),
        .Q(\t_V_3_reg_320_reg[10]_0 [0]),
        .R(t_V_3_reg_320));
  FDRE \t_V_3_reg_320_reg[10] 
       (.C(ap_clk),
        .CE(t_V_3_reg_3200),
        .D(j_V_fu_809_p2[10]),
        .Q(\t_V_3_reg_320_reg[10]_0 [10]),
        .R(t_V_3_reg_320));
  FDRE \t_V_3_reg_320_reg[1] 
       (.C(ap_clk),
        .CE(t_V_3_reg_3200),
        .D(\t_V_3_reg_320[1]_i_1_n_0 ),
        .Q(\t_V_3_reg_320_reg[10]_0 [1]),
        .R(t_V_3_reg_320));
  FDRE \t_V_3_reg_320_reg[2] 
       (.C(ap_clk),
        .CE(t_V_3_reg_3200),
        .D(\t_V_3_reg_320[2]_i_1_n_0 ),
        .Q(\t_V_3_reg_320_reg[10]_0 [2]),
        .R(t_V_3_reg_320));
  FDRE \t_V_3_reg_320_reg[3] 
       (.C(ap_clk),
        .CE(t_V_3_reg_3200),
        .D(\t_V_3_reg_320[3]_i_1_n_0 ),
        .Q(\t_V_3_reg_320_reg[10]_0 [3]),
        .R(t_V_3_reg_320));
  FDRE \t_V_3_reg_320_reg[4] 
       (.C(ap_clk),
        .CE(t_V_3_reg_3200),
        .D(\t_V_3_reg_320[4]_i_1_n_0 ),
        .Q(\t_V_3_reg_320_reg[10]_0 [4]),
        .R(t_V_3_reg_320));
  FDRE \t_V_3_reg_320_reg[5] 
       (.C(ap_clk),
        .CE(t_V_3_reg_3200),
        .D(\t_V_3_reg_320[5]_i_1_n_0 ),
        .Q(\t_V_3_reg_320_reg[10]_0 [5]),
        .R(t_V_3_reg_320));
  FDRE \t_V_3_reg_320_reg[6] 
       (.C(ap_clk),
        .CE(t_V_3_reg_3200),
        .D(\t_V_3_reg_320[6]_i_1_n_0 ),
        .Q(\t_V_3_reg_320_reg[10]_0 [6]),
        .R(t_V_3_reg_320));
  FDRE \t_V_3_reg_320_reg[7] 
       (.C(ap_clk),
        .CE(t_V_3_reg_3200),
        .D(\t_V_3_reg_320[7]_i_1_n_0 ),
        .Q(\t_V_3_reg_320_reg[10]_0 [7]),
        .R(t_V_3_reg_320));
  FDRE \t_V_3_reg_320_reg[8] 
       (.C(ap_clk),
        .CE(t_V_3_reg_3200),
        .D(\t_V_3_reg_320[8]_i_1_n_0 ),
        .Q(\t_V_3_reg_320_reg[10]_0 [8]),
        .R(t_V_3_reg_320));
  FDRE \t_V_3_reg_320_reg[9] 
       (.C(ap_clk),
        .CE(t_V_3_reg_3200),
        .D(j_V_fu_809_p2[9]),
        .Q(\t_V_3_reg_320_reg[10]_0 [9]),
        .R(t_V_3_reg_320));
  LUT3 #(
    .INIT(8'h08)) 
    \t_V_reg_309[10]_i_1 
       (.I0(ap_reg_grp_Filter2D_fu_96_ap_start),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_CS_fsm_state16),
        .O(t_V_reg_309_0));
  FDRE \t_V_reg_309_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(i_V_reg_1430[0]),
        .Q(Q[0]),
        .R(t_V_reg_309_0));
  FDRE \t_V_reg_309_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(i_V_reg_1430[10]),
        .Q(Q[9]),
        .R(t_V_reg_309_0));
  FDRE \t_V_reg_309_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(i_V_reg_1430[1]),
        .Q(Q[1]),
        .R(t_V_reg_309_0));
  FDRE \t_V_reg_309_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(i_V_reg_1430[2]),
        .Q(Q[2]),
        .R(t_V_reg_309_0));
  FDRE \t_V_reg_309_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(i_V_reg_1430[3]),
        .Q(Q[3]),
        .R(t_V_reg_309_0));
  FDRE \t_V_reg_309_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(i_V_reg_1430[4]),
        .Q(Q[4]),
        .R(t_V_reg_309_0));
  FDRE \t_V_reg_309_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(i_V_reg_1430[5]),
        .Q(Q[5]),
        .R(t_V_reg_309_0));
  FDRE \t_V_reg_309_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(i_V_reg_1430[6]),
        .Q(Q[6]),
        .R(t_V_reg_309_0));
  FDRE \t_V_reg_309_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(i_V_reg_1430[7]),
        .Q(Q[7]),
        .R(t_V_reg_309_0));
  FDRE \t_V_reg_309_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(i_V_reg_1430[8]),
        .Q(t_V_reg_309),
        .R(t_V_reg_309_0));
  FDRE \t_V_reg_309_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(i_V_reg_1430[9]),
        .Q(Q[8]),
        .R(t_V_reg_309_0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp23_reg_1741_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ap_reg_pp0_iter5_src_kernel_win_0_va_7_reg_1670}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp23_reg_1741_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp23_reg_1741_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp23_reg_1741_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp23_reg_1741_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp0_stage0_subdone),
        .CEA2(grp_fu_1216_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_1216_ce),
        .CEP(tmp23_reg_17410),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp23_reg_1741_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp23_reg_1741_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp23_reg_1741_reg_P_UNCONNECTED[47:12],tmp23_reg_1741_reg_n_94,tmp23_reg_1741_reg_n_95,tmp23_reg_1741_reg_n_96,tmp23_reg_1741_reg_n_97,tmp23_reg_1741_reg_n_98,tmp23_reg_1741_reg_n_99,tmp23_reg_1741_reg_n_100,tmp23_reg_1741_reg_n_101,tmp23_reg_1741_reg_n_102,tmp23_reg_1741_reg_n_103,tmp23_reg_1741_reg_n_104,tmp23_reg_1741_reg_n_105}),
        .PATTERNBDETECT(NLW_tmp23_reg_1741_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp23_reg_1741_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({p_Val2_4_1_1_reg_1731_reg_n_106,p_Val2_4_1_1_reg_1731_reg_n_107,p_Val2_4_1_1_reg_1731_reg_n_108,p_Val2_4_1_1_reg_1731_reg_n_109,p_Val2_4_1_1_reg_1731_reg_n_110,p_Val2_4_1_1_reg_1731_reg_n_111,p_Val2_4_1_1_reg_1731_reg_n_112,p_Val2_4_1_1_reg_1731_reg_n_113,p_Val2_4_1_1_reg_1731_reg_n_114,p_Val2_4_1_1_reg_1731_reg_n_115,p_Val2_4_1_1_reg_1731_reg_n_116,p_Val2_4_1_1_reg_1731_reg_n_117,p_Val2_4_1_1_reg_1731_reg_n_118,p_Val2_4_1_1_reg_1731_reg_n_119,p_Val2_4_1_1_reg_1731_reg_n_120,p_Val2_4_1_1_reg_1731_reg_n_121,p_Val2_4_1_1_reg_1731_reg_n_122,p_Val2_4_1_1_reg_1731_reg_n_123,p_Val2_4_1_1_reg_1731_reg_n_124,p_Val2_4_1_1_reg_1731_reg_n_125,p_Val2_4_1_1_reg_1731_reg_n_126,p_Val2_4_1_1_reg_1731_reg_n_127,p_Val2_4_1_1_reg_1731_reg_n_128,p_Val2_4_1_1_reg_1731_reg_n_129,p_Val2_4_1_1_reg_1731_reg_n_130,p_Val2_4_1_1_reg_1731_reg_n_131,p_Val2_4_1_1_reg_1731_reg_n_132,p_Val2_4_1_1_reg_1731_reg_n_133,p_Val2_4_1_1_reg_1731_reg_n_134,p_Val2_4_1_1_reg_1731_reg_n_135,p_Val2_4_1_1_reg_1731_reg_n_136,p_Val2_4_1_1_reg_1731_reg_n_137,p_Val2_4_1_1_reg_1731_reg_n_138,p_Val2_4_1_1_reg_1731_reg_n_139,p_Val2_4_1_1_reg_1731_reg_n_140,p_Val2_4_1_1_reg_1731_reg_n_141,p_Val2_4_1_1_reg_1731_reg_n_142,p_Val2_4_1_1_reg_1731_reg_n_143,p_Val2_4_1_1_reg_1731_reg_n_144,p_Val2_4_1_1_reg_1731_reg_n_145,p_Val2_4_1_1_reg_1731_reg_n_146,p_Val2_4_1_1_reg_1731_reg_n_147,p_Val2_4_1_1_reg_1731_reg_n_148,p_Val2_4_1_1_reg_1731_reg_n_149,p_Val2_4_1_1_reg_1731_reg_n_150,p_Val2_4_1_1_reg_1731_reg_n_151,p_Val2_4_1_1_reg_1731_reg_n_152,p_Val2_4_1_1_reg_1731_reg_n_153}),
        .PCOUT(NLW_tmp23_reg_1741_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp23_reg_1741_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'h40)) 
    tmp23_reg_1741_reg_i_1
       (.I0(k_buf_0_val_5_U_n_9),
        .I1(ap_reg_pp0_iter8_or_cond_i_reg_1580),
        .I2(ap_enable_reg_pp0_iter9),
        .O(tmp23_reg_17410));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp24_reg_1746_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,src_kernel_win_0_va_fu_146}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp24_reg_1746_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp24_reg_1746_reg_BCOUT_UNCONNECTED[17:0]),
        .C({tmp25_reg_1736_reg_n_96,tmp25_reg_1736_reg_n_96,tmp25_reg_1736_reg_n_96,tmp25_reg_1736_reg_n_96,tmp25_reg_1736_reg_n_96,tmp25_reg_1736_reg_n_96,tmp25_reg_1736_reg_n_96,tmp25_reg_1736_reg_n_96,tmp25_reg_1736_reg_n_96,tmp25_reg_1736_reg_n_96,tmp25_reg_1736_reg_n_96,tmp25_reg_1736_reg_n_96,tmp25_reg_1736_reg_n_96,tmp25_reg_1736_reg_n_96,tmp25_reg_1736_reg_n_96,tmp25_reg_1736_reg_n_96,tmp25_reg_1736_reg_n_96,tmp25_reg_1736_reg_n_96,tmp25_reg_1736_reg_n_96,tmp25_reg_1736_reg_n_96,tmp25_reg_1736_reg_n_96,tmp25_reg_1736_reg_n_96,tmp25_reg_1736_reg_n_96,tmp25_reg_1736_reg_n_96,tmp25_reg_1736_reg_n_96,tmp25_reg_1736_reg_n_96,tmp25_reg_1736_reg_n_96,tmp25_reg_1736_reg_n_96,tmp25_reg_1736_reg_n_96,tmp25_reg_1736_reg_n_96,tmp25_reg_1736_reg_n_96,tmp25_reg_1736_reg_n_96,tmp25_reg_1736_reg_n_96,tmp25_reg_1736_reg_n_96,tmp25_reg_1736_reg_n_96,tmp25_reg_1736_reg_n_96,tmp25_reg_1736_reg_n_96,tmp25_reg_1736_reg_n_96,tmp25_reg_1736_reg_n_96,tmp25_reg_1736_reg_n_97,tmp25_reg_1736_reg_n_98,tmp25_reg_1736_reg_n_99,tmp25_reg_1736_reg_n_100,tmp25_reg_1736_reg_n_101,tmp25_reg_1736_reg_n_102,tmp25_reg_1736_reg_n_103,tmp25_reg_1736_reg_n_104,tmp25_reg_1736_reg_n_105}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp24_reg_1746_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp24_reg_1746_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(src_kernel_win_0_va_9_reg_16960),
        .CEA2(grp_fu_1216_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_1216_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_1216_ce),
        .CEP(tmp23_reg_17410),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp24_reg_1746_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp24_reg_1746_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp24_reg_1746_reg_P_UNCONNECTED[47:11],tmp24_reg_1746_reg_n_95,tmp24_reg_1746_reg_n_96,tmp24_reg_1746_reg_n_97,tmp24_reg_1746_reg_n_98,tmp24_reg_1746_reg_n_99,tmp24_reg_1746_reg_n_100,tmp24_reg_1746_reg_n_101,tmp24_reg_1746_reg_n_102,tmp24_reg_1746_reg_n_103,tmp24_reg_1746_reg_n_104,tmp24_reg_1746_reg_n_105}),
        .PATTERNBDETECT(NLW_tmp24_reg_1746_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp24_reg_1746_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp24_reg_1746_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp24_reg_1746_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h2)) 
    tmp24_reg_1746_reg_i_1
       (.I0(ap_reg_pp0_iter5_or_cond_i_reg_1580),
        .I1(k_buf_0_val_5_U_n_9),
        .O(src_kernel_win_0_va_9_reg_16960));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp25_reg_1736_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,src_kernel_win_0_va_fu_146}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp25_reg_1736_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp25_reg_1736_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ap_reg_pp0_iter6_src_kernel_win_0_va_6_reg_1664}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp25_reg_1736_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp25_reg_1736_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(src_kernel_win_0_va_1_fu_1500),
        .CEA2(grp_fu_1216_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(ap_block_pp0_stage0_subdone),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_1216_ce),
        .CEP(p_Val2_4_1_1_reg_17310),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp25_reg_1736_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp25_reg_1736_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp25_reg_1736_reg_P_UNCONNECTED[47:10],tmp25_reg_1736_reg_n_96,tmp25_reg_1736_reg_n_97,tmp25_reg_1736_reg_n_98,tmp25_reg_1736_reg_n_99,tmp25_reg_1736_reg_n_100,tmp25_reg_1736_reg_n_101,tmp25_reg_1736_reg_n_102,tmp25_reg_1736_reg_n_103,tmp25_reg_1736_reg_n_104,tmp25_reg_1736_reg_n_105}),
        .PATTERNBDETECT(NLW_tmp25_reg_1736_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp25_reg_1736_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp25_reg_1736_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp25_reg_1736_reg_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'hFC3021EDFC30FC30)) 
    \tmp_116_reg_1518[1]_i_1 
       (.I0(tmp_70_fu_599_p2),
        .I1(\tmp_68_reg_1464_reg[11]_0 ),
        .I2(\p_assign_7_1_reg_1495_reg[1]_0 ),
        .I3(p_assign_7_reg_1477[1]),
        .I4(tmp_72_fu_618_p2_carry__0_n_2),
        .I5(\tmp_116_reg_1518_reg[1]_2 ),
        .O(tmp_116_fu_721_p3));
  FDRE \tmp_116_reg_1518_reg[1] 
       (.C(ap_clk),
        .CE(tmp_116_reg_15180),
        .D(tmp_116_fu_721_p3),
        .Q(tmp_116_reg_1518),
        .R(1'b0));
  FDRE \tmp_117_reg_1538_reg[1] 
       (.C(ap_clk),
        .CE(row_assign_10_1_t_reg_15430),
        .D(tmp_117_fu_787_p2),
        .Q(tmp_117_reg_1538),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    \tmp_121_reg_1568[0]_i_1 
       (.I0(k_buf_0_val_5_U_n_9),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(exitcond388_i_fu_804_p2),
        .O(ImagLoc_x_reg_15620));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \tmp_121_reg_1568[0]_i_2 
       (.I0(\t_V_3_reg_320_reg[10]_0 [1]),
        .I1(\t_V_3_reg_320_reg[10]_0 [0]),
        .I2(\t_V_3_reg_320_reg[10]_0 [8]),
        .I3(\t_V_3_reg_320_reg[10]_0 [10]),
        .I4(\t_V_3_reg_320_reg[10]_0 [9]),
        .I5(\tmp_121_reg_1568[0]_i_3_n_0 ),
        .O(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_121_reg_1568[0]_i_3 
       (.I0(\t_V_3_reg_320_reg[10]_0 [7]),
        .I1(\t_V_3_reg_320_reg[10]_0 [5]),
        .I2(\ImagLoc_x_reg_1562[8]_i_2_n_0 ),
        .I3(\t_V_3_reg_320_reg[10]_0 [6]),
        .O(\tmp_121_reg_1568[0]_i_3_n_0 ));
  FDRE \tmp_121_reg_1568_reg[0] 
       (.C(ap_clk),
        .CE(ImagLoc_x_reg_15620),
        .D(p_0_in),
        .Q(\tmp_121_reg_1568_reg[0]_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBFBBB0BB8F888088)) 
    \tmp_123_reg_1593[1]_i_1 
       (.I0(\p_p2_i_i_reg_1574_reg[1]_0 ),
        .I1(tmp_67_fu_893_p2),
        .I2(\tmp_121_reg_1568_reg[0]_0 ),
        .I3(tmp_65_fu_880_p2),
        .I4(\ImagLoc_x_reg_1562_reg[10]_0 [0]),
        .I5(p_assign_2_fu_897_p2[1]),
        .O(tmp_123_fu_935_p1[1]));
  FDRE \tmp_123_reg_1593_reg[0] 
       (.C(ap_clk),
        .CE(brmerge_reg_15980),
        .D(\ImagLoc_x_reg_1562_reg[0]_0 ),
        .Q(D[0]),
        .R(1'b0));
  FDRE \tmp_123_reg_1593_reg[1] 
       (.C(ap_clk),
        .CE(brmerge_reg_15980),
        .D(tmp_123_fu_935_p1[1]),
        .Q(D[1]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAAAA0CAA)) 
    \tmp_190_1_reg_1453[0]_i_1 
       (.I0(\tmp_190_1_reg_1453_reg_n_0_[0] ),
        .I1(\tmp_190_1_reg_1453[0]_i_2_n_0 ),
        .I2(Q[9]),
        .I3(ap_CS_fsm_state2),
        .I4(exitcond389_i_fu_472_p2),
        .O(\tmp_190_1_reg_1453[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \tmp_190_1_reg_1453[0]_i_2 
       (.I0(Q[7]),
        .I1(t_V_reg_309),
        .I2(Q[8]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(\icmp_reg_1444[0]_i_2_n_0 ),
        .O(\tmp_190_1_reg_1453[0]_i_2_n_0 ));
  FDRE \tmp_190_1_reg_1453_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_190_1_reg_1453[0]_i_1_n_0 ),
        .Q(\tmp_190_1_reg_1453_reg_n_0_[0] ),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 tmp_216_1_fu_641_p2_carry
       (.CI(1'b0),
        .CO({tmp_216_1_fu_641_p2_carry_n_0,tmp_216_1_fu_641_p2_carry_n_1,tmp_216_1_fu_641_p2_carry_n_2,tmp_216_1_fu_641_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI(tmp_216_1_fu_641_p2_carry__0_0),
        .O(NLW_tmp_216_1_fu_641_p2_carry_O_UNCONNECTED[3:0]),
        .S({tmp_216_1_fu_641_p2_carry_i_5_n_0,tmp_216_1_fu_641_p2_carry_i_6_n_0,tmp_216_1_fu_641_p2_carry_i_7_n_0,tmp_216_1_fu_641_p2_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 tmp_216_1_fu_641_p2_carry__0
       (.CI(tmp_216_1_fu_641_p2_carry_n_0),
        .CO({NLW_tmp_216_1_fu_641_p2_carry__0_CO_UNCONNECTED[3:2],tmp_216_1_fu_641_p2,tmp_216_1_fu_641_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tmp_77_reg_1523_reg[1]_1 }),
        .O(NLW_tmp_216_1_fu_641_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,\tmp_77_reg_1523_reg[1]_2 ,tmp_216_1_fu_641_p2_carry__0_i_4_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_216_1_fu_641_p2_carry__0_i_4
       (.I0(\p_assign_6_1_reg_1482_reg[10]_0 [7]),
        .I1(tmp_226_2_fu_693_p2_carry__0_0[9]),
        .I2(\p_assign_6_1_reg_1482_reg[10]_0 [6]),
        .I3(tmp_226_2_fu_693_p2_carry__0_0[8]),
        .O(tmp_216_1_fu_641_p2_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_216_1_fu_641_p2_carry_i_5
       (.I0(\p_assign_6_1_reg_1482_reg[10]_0 [5]),
        .I1(tmp_226_2_fu_693_p2_carry__0_0[7]),
        .I2(\p_assign_6_1_reg_1482_reg[10]_0 [4]),
        .I3(tmp_226_2_fu_693_p2_carry__0_0[6]),
        .O(tmp_216_1_fu_641_p2_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_216_1_fu_641_p2_carry_i_6
       (.I0(\p_assign_6_1_reg_1482_reg[10]_0 [3]),
        .I1(tmp_226_2_fu_693_p2_carry__0_0[5]),
        .I2(\p_assign_6_1_reg_1482_reg[10]_0 [2]),
        .I3(tmp_226_2_fu_693_p2_carry__0_0[4]),
        .O(tmp_216_1_fu_641_p2_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_216_1_fu_641_p2_carry_i_7
       (.I0(\p_assign_6_1_reg_1482_reg[10]_0 [1]),
        .I1(tmp_226_2_fu_693_p2_carry__0_0[3]),
        .I2(\p_assign_6_1_reg_1482_reg[10]_0 [0]),
        .I3(tmp_226_2_fu_693_p2_carry__0_0[2]),
        .O(tmp_216_1_fu_641_p2_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_216_1_fu_641_p2_carry_i_8
       (.I0(\p_assign_6_1_reg_1482_reg[0]_0 ),
        .I1(tmp_226_2_fu_693_p2_carry__0_0[0]),
        .I2(\p_assign_6_1_reg_1482_reg[1]_0 ),
        .I3(tmp_226_2_fu_693_p2_carry__0_0[1]),
        .O(tmp_216_1_fu_641_p2_carry_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 tmp_216_2_fu_678_p2_carry
       (.CI(1'b0),
        .CO({tmp_216_2_fu_678_p2_carry_n_0,tmp_216_2_fu_678_p2_carry_n_1,tmp_216_2_fu_678_p2_carry_n_2,tmp_216_2_fu_678_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI(tmp_216_2_fu_678_p2_carry__0_0),
        .O(NLW_tmp_216_2_fu_678_p2_carry_O_UNCONNECTED[3:0]),
        .S({tmp_216_2_fu_678_p2_carry_i_5_n_0,tmp_216_2_fu_678_p2_carry_i_6_n_0,tmp_216_2_fu_678_p2_carry_i_7_n_0,tmp_216_2_fu_678_p2_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 tmp_216_2_fu_678_p2_carry__0
       (.CI(tmp_216_2_fu_678_p2_carry_n_0),
        .CO({NLW_tmp_216_2_fu_678_p2_carry__0_CO_UNCONNECTED[3:2],tmp_216_2_fu_678_p2,tmp_216_2_fu_678_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tmp_80_reg_1528_reg[1]_0 }),
        .O(NLW_tmp_216_2_fu_678_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,\tmp_80_reg_1528_reg[1]_1 ,tmp_216_2_fu_678_p2_carry__0_i_4_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_216_2_fu_678_p2_carry__0_i_4
       (.I0(\p_assign_6_2_reg_1500_reg[10]_0 [8]),
        .I1(tmp_226_2_fu_693_p2_carry__0_0[9]),
        .I2(\p_assign_6_2_reg_1500_reg[10]_0 [7]),
        .I3(tmp_226_2_fu_693_p2_carry__0_0[8]),
        .O(tmp_216_2_fu_678_p2_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_216_2_fu_678_p2_carry_i_5
       (.I0(\p_assign_6_2_reg_1500_reg[10]_0 [6]),
        .I1(tmp_226_2_fu_693_p2_carry__0_0[7]),
        .I2(\p_assign_6_2_reg_1500_reg[10]_0 [5]),
        .I3(tmp_226_2_fu_693_p2_carry__0_0[6]),
        .O(tmp_216_2_fu_678_p2_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_216_2_fu_678_p2_carry_i_6
       (.I0(\p_assign_6_2_reg_1500_reg[10]_0 [4]),
        .I1(tmp_226_2_fu_693_p2_carry__0_0[5]),
        .I2(\p_assign_6_2_reg_1500_reg[10]_0 [3]),
        .I3(tmp_226_2_fu_693_p2_carry__0_0[4]),
        .O(tmp_216_2_fu_678_p2_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_216_2_fu_678_p2_carry_i_7
       (.I0(\p_assign_6_2_reg_1500_reg[10]_0 [2]),
        .I1(tmp_226_2_fu_693_p2_carry__0_0[3]),
        .I2(\p_assign_6_2_reg_1500_reg[10]_0 [1]),
        .I3(tmp_226_2_fu_693_p2_carry__0_0[2]),
        .O(tmp_216_2_fu_678_p2_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_216_2_fu_678_p2_carry_i_8
       (.I0(\p_assign_6_2_reg_1500_reg[0]_0 ),
        .I1(tmp_226_2_fu_693_p2_carry__0_0[0]),
        .I2(\p_assign_6_2_reg_1500_reg[10]_0 [0]),
        .I3(tmp_226_2_fu_693_p2_carry__0_0[1]),
        .O(tmp_216_2_fu_678_p2_carry_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 tmp_226_1_fu_656_p2_carry
       (.CI(1'b0),
        .CO({tmp_226_1_fu_656_p2_carry_n_0,tmp_226_1_fu_656_p2_carry_n_1,tmp_226_1_fu_656_p2_carry_n_2,tmp_226_1_fu_656_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_226_1_fu_656_p2_carry_i_1_n_0,tmp_226_1_fu_656_p2_carry_i_2_n_0,tmp_226_1_fu_656_p2_carry_i_3_n_0,tmp_226_1_fu_656_p2_carry_i_4_n_0}),
        .O(NLW_tmp_226_1_fu_656_p2_carry_O_UNCONNECTED[3:0]),
        .S({tmp_226_1_fu_656_p2_carry_i_5_n_0,tmp_226_1_fu_656_p2_carry_i_6_n_0,tmp_226_1_fu_656_p2_carry_i_7_n_0,tmp_226_1_fu_656_p2_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 tmp_226_1_fu_656_p2_carry__0
       (.CI(tmp_226_1_fu_656_p2_carry_n_0),
        .CO({NLW_tmp_226_1_fu_656_p2_carry__0_CO_UNCONNECTED[3:2],tmp_226_1_fu_656_p2_carry__0_n_2,tmp_226_1_fu_656_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp_226_1_fu_656_p2_carry__0_i_1_n_0,tmp_226_1_fu_656_p2_carry__0_i_2_n_0}),
        .O(NLW_tmp_226_1_fu_656_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,tmp_226_1_fu_656_p2_carry__0_i_3_n_0,tmp_226_1_fu_656_p2_carry__0_i_4_n_0}));
  LUT6 #(
    .INIT(64'h40404540D040D540)) 
    tmp_226_1_fu_656_p2_carry__0_i_1
       (.I0(tmp_226_2_fu_693_p2_carry__0_0[11]),
        .I1(p_assign_7_1_reg_1495[11]),
        .I2(\p_assign_6_1_reg_1482_reg[11]_0 ),
        .I3(tmp_226_2_fu_693_p2_carry__0_0[10]),
        .I4(\p_assign_6_1_reg_1482_reg[10]_0 [8]),
        .I5(p_assign_7_1_reg_1495[10]),
        .O(tmp_226_1_fu_656_p2_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_226_1_fu_656_p2_carry__0_i_2
       (.I0(tmp_226_2_fu_693_p2_carry__0_0[9]),
        .I1(tmp_226_1_fu_656_p2_carry__0_i_5_n_0),
        .I2(tmp_226_2_fu_693_p2_carry__0_0[8]),
        .I3(\p_assign_6_1_reg_1482_reg[10]_0 [6]),
        .I4(\p_assign_6_1_reg_1482_reg[11]_0 ),
        .I5(p_assign_7_1_reg_1495[8]),
        .O(tmp_226_1_fu_656_p2_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9033900009000933)) 
    tmp_226_1_fu_656_p2_carry__0_i_3
       (.I0(p_assign_7_1_reg_1495[11]),
        .I1(tmp_226_2_fu_693_p2_carry__0_0[11]),
        .I2(p_assign_7_1_reg_1495[10]),
        .I3(\p_assign_6_1_reg_1482_reg[11]_0 ),
        .I4(\p_assign_6_1_reg_1482_reg[10]_0 [8]),
        .I5(tmp_226_2_fu_693_p2_carry__0_0[10]),
        .O(tmp_226_1_fu_656_p2_carry__0_i_3_n_0));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    tmp_226_1_fu_656_p2_carry__0_i_4
       (.I0(tmp_226_1_fu_656_p2_carry__0_i_6_n_0),
        .I1(p_assign_7_1_reg_1495[8]),
        .I2(\p_assign_6_1_reg_1482_reg[11]_0 ),
        .I3(\p_assign_6_1_reg_1482_reg[10]_0 [6]),
        .I4(tmp_226_2_fu_693_p2_carry__0_0[8]),
        .O(tmp_226_1_fu_656_p2_carry__0_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_226_1_fu_656_p2_carry__0_i_5
       (.I0(p_assign_7_1_reg_1495[9]),
        .I1(\p_assign_6_1_reg_1482_reg[11]_0 ),
        .I2(\p_assign_6_1_reg_1482_reg[10]_0 [7]),
        .O(tmp_226_1_fu_656_p2_carry__0_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    tmp_226_1_fu_656_p2_carry__0_i_6
       (.I0(tmp_226_2_fu_693_p2_carry__0_0[9]),
        .I1(\p_assign_6_1_reg_1482_reg[10]_0 [7]),
        .I2(\p_assign_6_1_reg_1482_reg[11]_0 ),
        .I3(p_assign_7_1_reg_1495[9]),
        .O(tmp_226_1_fu_656_p2_carry__0_i_6_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_226_1_fu_656_p2_carry_i_1
       (.I0(tmp_226_2_fu_693_p2_carry__0_0[7]),
        .I1(tmp_226_1_fu_656_p2_carry_i_9_n_0),
        .I2(tmp_226_2_fu_693_p2_carry__0_0[6]),
        .I3(\p_assign_6_1_reg_1482_reg[10]_0 [4]),
        .I4(\p_assign_6_1_reg_1482_reg[11]_0 ),
        .I5(p_assign_7_1_reg_1495[6]),
        .O(tmp_226_1_fu_656_p2_carry_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_226_1_fu_656_p2_carry_i_10
       (.I0(p_assign_7_1_reg_1495[5]),
        .I1(\p_assign_6_1_reg_1482_reg[11]_0 ),
        .I2(\p_assign_6_1_reg_1482_reg[10]_0 [3]),
        .O(tmp_226_1_fu_656_p2_carry_i_10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_226_1_fu_656_p2_carry_i_11
       (.I0(p_assign_7_1_reg_1495[3]),
        .I1(\p_assign_6_1_reg_1482_reg[11]_0 ),
        .I2(\p_assign_6_1_reg_1482_reg[10]_0 [1]),
        .O(tmp_226_1_fu_656_p2_carry_i_11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    tmp_226_1_fu_656_p2_carry_i_12
       (.I0(tmp_226_2_fu_693_p2_carry__0_0[7]),
        .I1(\p_assign_6_1_reg_1482_reg[10]_0 [5]),
        .I2(\p_assign_6_1_reg_1482_reg[11]_0 ),
        .I3(p_assign_7_1_reg_1495[7]),
        .O(tmp_226_1_fu_656_p2_carry_i_12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    tmp_226_1_fu_656_p2_carry_i_13
       (.I0(tmp_226_2_fu_693_p2_carry__0_0[5]),
        .I1(\p_assign_6_1_reg_1482_reg[10]_0 [3]),
        .I2(\p_assign_6_1_reg_1482_reg[11]_0 ),
        .I3(p_assign_7_1_reg_1495[5]),
        .O(tmp_226_1_fu_656_p2_carry_i_13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    tmp_226_1_fu_656_p2_carry_i_14
       (.I0(tmp_226_2_fu_693_p2_carry__0_0[3]),
        .I1(\p_assign_6_1_reg_1482_reg[10]_0 [1]),
        .I2(\p_assign_6_1_reg_1482_reg[11]_0 ),
        .I3(p_assign_7_1_reg_1495[3]),
        .O(tmp_226_1_fu_656_p2_carry_i_14_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_226_1_fu_656_p2_carry_i_2
       (.I0(tmp_226_2_fu_693_p2_carry__0_0[5]),
        .I1(tmp_226_1_fu_656_p2_carry_i_10_n_0),
        .I2(tmp_226_2_fu_693_p2_carry__0_0[4]),
        .I3(\p_assign_6_1_reg_1482_reg[10]_0 [2]),
        .I4(\p_assign_6_1_reg_1482_reg[11]_0 ),
        .I5(p_assign_7_1_reg_1495[4]),
        .O(tmp_226_1_fu_656_p2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_226_1_fu_656_p2_carry_i_3
       (.I0(tmp_226_2_fu_693_p2_carry__0_0[3]),
        .I1(tmp_226_1_fu_656_p2_carry_i_11_n_0),
        .I2(tmp_226_2_fu_693_p2_carry__0_0[2]),
        .I3(\p_assign_6_1_reg_1482_reg[10]_0 [0]),
        .I4(\p_assign_6_1_reg_1482_reg[11]_0 ),
        .I5(p_assign_7_1_reg_1495[2]),
        .O(tmp_226_1_fu_656_p2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h02A202A2ABFB02A2)) 
    tmp_226_1_fu_656_p2_carry_i_4
       (.I0(tmp_226_2_fu_693_p2_carry__0_0[1]),
        .I1(\p_assign_6_1_reg_1482_reg[1]_0 ),
        .I2(\p_assign_6_1_reg_1482_reg[11]_0 ),
        .I3(\p_assign_7_1_reg_1495_reg[1]_0 ),
        .I4(tmp_226_2_fu_693_p2_carry__0_0[0]),
        .I5(\p_assign_6_1_reg_1482_reg[0]_0 ),
        .O(tmp_226_1_fu_656_p2_carry_i_4_n_0));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    tmp_226_1_fu_656_p2_carry_i_5
       (.I0(tmp_226_1_fu_656_p2_carry_i_12_n_0),
        .I1(p_assign_7_1_reg_1495[6]),
        .I2(\p_assign_6_1_reg_1482_reg[11]_0 ),
        .I3(\p_assign_6_1_reg_1482_reg[10]_0 [4]),
        .I4(tmp_226_2_fu_693_p2_carry__0_0[6]),
        .O(tmp_226_1_fu_656_p2_carry_i_5_n_0));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    tmp_226_1_fu_656_p2_carry_i_6
       (.I0(tmp_226_1_fu_656_p2_carry_i_13_n_0),
        .I1(p_assign_7_1_reg_1495[4]),
        .I2(\p_assign_6_1_reg_1482_reg[11]_0 ),
        .I3(\p_assign_6_1_reg_1482_reg[10]_0 [2]),
        .I4(tmp_226_2_fu_693_p2_carry__0_0[4]),
        .O(tmp_226_1_fu_656_p2_carry_i_6_n_0));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    tmp_226_1_fu_656_p2_carry_i_7
       (.I0(tmp_226_1_fu_656_p2_carry_i_14_n_0),
        .I1(p_assign_7_1_reg_1495[2]),
        .I2(\p_assign_6_1_reg_1482_reg[11]_0 ),
        .I3(\p_assign_6_1_reg_1482_reg[10]_0 [0]),
        .I4(tmp_226_2_fu_693_p2_carry__0_0[2]),
        .O(tmp_226_1_fu_656_p2_carry_i_7_n_0));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    tmp_226_1_fu_656_p2_carry_i_8
       (.I0(\p_assign_7_1_reg_1495_reg[1]_0 ),
        .I1(\p_assign_6_1_reg_1482_reg[11]_0 ),
        .I2(\p_assign_6_1_reg_1482_reg[1]_0 ),
        .I3(tmp_226_2_fu_693_p2_carry__0_0[1]),
        .I4(\p_assign_6_1_reg_1482_reg[0]_0 ),
        .I5(tmp_226_2_fu_693_p2_carry__0_0[0]),
        .O(tmp_226_1_fu_656_p2_carry_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_226_1_fu_656_p2_carry_i_9
       (.I0(p_assign_7_1_reg_1495[7]),
        .I1(\p_assign_6_1_reg_1482_reg[11]_0 ),
        .I2(\p_assign_6_1_reg_1482_reg[10]_0 [5]),
        .O(tmp_226_1_fu_656_p2_carry_i_9_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 tmp_226_2_fu_693_p2_carry
       (.CI(1'b0),
        .CO({tmp_226_2_fu_693_p2_carry_n_0,tmp_226_2_fu_693_p2_carry_n_1,tmp_226_2_fu_693_p2_carry_n_2,tmp_226_2_fu_693_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_226_2_fu_693_p2_carry_i_1_n_0,tmp_226_2_fu_693_p2_carry_i_2_n_0,tmp_226_2_fu_693_p2_carry_i_3_n_0,tmp_226_2_fu_693_p2_carry_i_4_n_0}),
        .O(NLW_tmp_226_2_fu_693_p2_carry_O_UNCONNECTED[3:0]),
        .S({tmp_226_2_fu_693_p2_carry_i_5_n_0,tmp_226_2_fu_693_p2_carry_i_6_n_0,tmp_226_2_fu_693_p2_carry_i_7_n_0,tmp_226_2_fu_693_p2_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 tmp_226_2_fu_693_p2_carry__0
       (.CI(tmp_226_2_fu_693_p2_carry_n_0),
        .CO({NLW_tmp_226_2_fu_693_p2_carry__0_CO_UNCONNECTED[3:2],tmp_226_2_fu_693_p2_carry__0_n_2,tmp_226_2_fu_693_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp_226_2_fu_693_p2_carry__0_i_1_n_0,tmp_226_2_fu_693_p2_carry__0_i_2_n_0}),
        .O(NLW_tmp_226_2_fu_693_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,tmp_226_2_fu_693_p2_carry__0_i_3_n_0,tmp_226_2_fu_693_p2_carry__0_i_4_n_0}));
  LUT6 #(
    .INIT(64'h40404540D040D540)) 
    tmp_226_2_fu_693_p2_carry__0_i_1
       (.I0(tmp_226_2_fu_693_p2_carry__0_0[11]),
        .I1(p_assign_7_2_reg_1513[11]),
        .I2(\p_assign_6_2_reg_1500_reg[11]_0 ),
        .I3(tmp_226_2_fu_693_p2_carry__0_0[10]),
        .I4(\p_assign_6_2_reg_1500_reg[10]_0 [9]),
        .I5(p_assign_7_2_reg_1513[10]),
        .O(tmp_226_2_fu_693_p2_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_226_2_fu_693_p2_carry__0_i_2
       (.I0(tmp_226_2_fu_693_p2_carry__0_0[9]),
        .I1(tmp_226_2_fu_693_p2_carry__0_i_5_n_0),
        .I2(tmp_226_2_fu_693_p2_carry__0_0[8]),
        .I3(\p_assign_6_2_reg_1500_reg[10]_0 [7]),
        .I4(\p_assign_6_2_reg_1500_reg[11]_0 ),
        .I5(p_assign_7_2_reg_1513[8]),
        .O(tmp_226_2_fu_693_p2_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9033900009000933)) 
    tmp_226_2_fu_693_p2_carry__0_i_3
       (.I0(p_assign_7_2_reg_1513[11]),
        .I1(tmp_226_2_fu_693_p2_carry__0_0[11]),
        .I2(p_assign_7_2_reg_1513[10]),
        .I3(\p_assign_6_2_reg_1500_reg[11]_0 ),
        .I4(\p_assign_6_2_reg_1500_reg[10]_0 [9]),
        .I5(tmp_226_2_fu_693_p2_carry__0_0[10]),
        .O(tmp_226_2_fu_693_p2_carry__0_i_3_n_0));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    tmp_226_2_fu_693_p2_carry__0_i_4
       (.I0(tmp_226_2_fu_693_p2_carry__0_i_6_n_0),
        .I1(p_assign_7_2_reg_1513[8]),
        .I2(\p_assign_6_2_reg_1500_reg[11]_0 ),
        .I3(\p_assign_6_2_reg_1500_reg[10]_0 [7]),
        .I4(tmp_226_2_fu_693_p2_carry__0_0[8]),
        .O(tmp_226_2_fu_693_p2_carry__0_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_226_2_fu_693_p2_carry__0_i_5
       (.I0(p_assign_7_2_reg_1513[9]),
        .I1(\p_assign_6_2_reg_1500_reg[11]_0 ),
        .I2(\p_assign_6_2_reg_1500_reg[10]_0 [8]),
        .O(tmp_226_2_fu_693_p2_carry__0_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    tmp_226_2_fu_693_p2_carry__0_i_6
       (.I0(tmp_226_2_fu_693_p2_carry__0_0[9]),
        .I1(\p_assign_6_2_reg_1500_reg[10]_0 [8]),
        .I2(\p_assign_6_2_reg_1500_reg[11]_0 ),
        .I3(p_assign_7_2_reg_1513[9]),
        .O(tmp_226_2_fu_693_p2_carry__0_i_6_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_226_2_fu_693_p2_carry_i_1
       (.I0(tmp_226_2_fu_693_p2_carry__0_0[7]),
        .I1(tmp_226_2_fu_693_p2_carry_i_9_n_0),
        .I2(tmp_226_2_fu_693_p2_carry__0_0[6]),
        .I3(\p_assign_6_2_reg_1500_reg[10]_0 [5]),
        .I4(\p_assign_6_2_reg_1500_reg[11]_0 ),
        .I5(p_assign_7_2_reg_1513[6]),
        .O(tmp_226_2_fu_693_p2_carry_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_226_2_fu_693_p2_carry_i_10
       (.I0(p_assign_7_2_reg_1513[5]),
        .I1(\p_assign_6_2_reg_1500_reg[11]_0 ),
        .I2(\p_assign_6_2_reg_1500_reg[10]_0 [4]),
        .O(tmp_226_2_fu_693_p2_carry_i_10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_226_2_fu_693_p2_carry_i_11
       (.I0(p_assign_7_2_reg_1513[3]),
        .I1(\p_assign_6_2_reg_1500_reg[11]_0 ),
        .I2(\p_assign_6_2_reg_1500_reg[10]_0 [2]),
        .O(tmp_226_2_fu_693_p2_carry_i_11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    tmp_226_2_fu_693_p2_carry_i_12
       (.I0(tmp_226_2_fu_693_p2_carry__0_0[7]),
        .I1(\p_assign_6_2_reg_1500_reg[10]_0 [6]),
        .I2(\p_assign_6_2_reg_1500_reg[11]_0 ),
        .I3(p_assign_7_2_reg_1513[7]),
        .O(tmp_226_2_fu_693_p2_carry_i_12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    tmp_226_2_fu_693_p2_carry_i_13
       (.I0(tmp_226_2_fu_693_p2_carry__0_0[5]),
        .I1(\p_assign_6_2_reg_1500_reg[10]_0 [4]),
        .I2(\p_assign_6_2_reg_1500_reg[11]_0 ),
        .I3(p_assign_7_2_reg_1513[5]),
        .O(tmp_226_2_fu_693_p2_carry_i_13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    tmp_226_2_fu_693_p2_carry_i_14
       (.I0(tmp_226_2_fu_693_p2_carry__0_0[3]),
        .I1(\p_assign_6_2_reg_1500_reg[10]_0 [2]),
        .I2(\p_assign_6_2_reg_1500_reg[11]_0 ),
        .I3(p_assign_7_2_reg_1513[3]),
        .O(tmp_226_2_fu_693_p2_carry_i_14_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_226_2_fu_693_p2_carry_i_2
       (.I0(tmp_226_2_fu_693_p2_carry__0_0[5]),
        .I1(tmp_226_2_fu_693_p2_carry_i_10_n_0),
        .I2(tmp_226_2_fu_693_p2_carry__0_0[4]),
        .I3(\p_assign_6_2_reg_1500_reg[10]_0 [3]),
        .I4(\p_assign_6_2_reg_1500_reg[11]_0 ),
        .I5(p_assign_7_2_reg_1513[4]),
        .O(tmp_226_2_fu_693_p2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_226_2_fu_693_p2_carry_i_3
       (.I0(tmp_226_2_fu_693_p2_carry__0_0[3]),
        .I1(tmp_226_2_fu_693_p2_carry_i_11_n_0),
        .I2(tmp_226_2_fu_693_p2_carry__0_0[2]),
        .I3(\p_assign_6_2_reg_1500_reg[10]_0 [1]),
        .I4(\p_assign_6_2_reg_1500_reg[11]_0 ),
        .I5(p_assign_7_2_reg_1513[2]),
        .O(tmp_226_2_fu_693_p2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h02A202A2ABFB02A2)) 
    tmp_226_2_fu_693_p2_carry_i_4
       (.I0(tmp_226_2_fu_693_p2_carry__0_0[1]),
        .I1(\p_assign_6_2_reg_1500_reg[10]_0 [0]),
        .I2(\p_assign_6_2_reg_1500_reg[11]_0 ),
        .I3(\p_assign_6_1_reg_1482_reg[1]_0 ),
        .I4(tmp_226_2_fu_693_p2_carry__0_0[0]),
        .I5(\p_assign_6_2_reg_1500_reg[0]_0 ),
        .O(tmp_226_2_fu_693_p2_carry_i_4_n_0));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    tmp_226_2_fu_693_p2_carry_i_5
       (.I0(tmp_226_2_fu_693_p2_carry_i_12_n_0),
        .I1(p_assign_7_2_reg_1513[6]),
        .I2(\p_assign_6_2_reg_1500_reg[11]_0 ),
        .I3(\p_assign_6_2_reg_1500_reg[10]_0 [5]),
        .I4(tmp_226_2_fu_693_p2_carry__0_0[6]),
        .O(tmp_226_2_fu_693_p2_carry_i_5_n_0));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    tmp_226_2_fu_693_p2_carry_i_6
       (.I0(tmp_226_2_fu_693_p2_carry_i_13_n_0),
        .I1(p_assign_7_2_reg_1513[4]),
        .I2(\p_assign_6_2_reg_1500_reg[11]_0 ),
        .I3(\p_assign_6_2_reg_1500_reg[10]_0 [3]),
        .I4(tmp_226_2_fu_693_p2_carry__0_0[4]),
        .O(tmp_226_2_fu_693_p2_carry_i_6_n_0));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    tmp_226_2_fu_693_p2_carry_i_7
       (.I0(tmp_226_2_fu_693_p2_carry_i_14_n_0),
        .I1(p_assign_7_2_reg_1513[2]),
        .I2(\p_assign_6_2_reg_1500_reg[11]_0 ),
        .I3(\p_assign_6_2_reg_1500_reg[10]_0 [1]),
        .I4(tmp_226_2_fu_693_p2_carry__0_0[2]),
        .O(tmp_226_2_fu_693_p2_carry_i_7_n_0));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    tmp_226_2_fu_693_p2_carry_i_8
       (.I0(\p_assign_6_1_reg_1482_reg[1]_0 ),
        .I1(\p_assign_6_2_reg_1500_reg[11]_0 ),
        .I2(\p_assign_6_2_reg_1500_reg[10]_0 [0]),
        .I3(tmp_226_2_fu_693_p2_carry__0_0[1]),
        .I4(\p_assign_6_2_reg_1500_reg[0]_0 ),
        .I5(tmp_226_2_fu_693_p2_carry__0_0[0]),
        .O(tmp_226_2_fu_693_p2_carry_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_226_2_fu_693_p2_carry_i_9
       (.I0(p_assign_7_2_reg_1513[7]),
        .I1(\p_assign_6_2_reg_1500_reg[11]_0 ),
        .I2(\p_assign_6_2_reg_1500_reg[10]_0 [6]),
        .O(tmp_226_2_fu_693_p2_carry_i_9_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 tmp_58_fu_483_p2_carry
       (.CI(1'b0),
        .CO({tmp_58_fu_483_p2_carry_n_0,tmp_58_fu_483_p2_carry_n_1,tmp_58_fu_483_p2_carry_n_2,tmp_58_fu_483_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_58_fu_483_p2_carry_i_1_n_0,tmp_58_fu_483_p2_carry_i_2_n_0,tmp_58_fu_483_p2_carry_i_3_n_0,\tmp_58_reg_1435_reg[0]_0 }),
        .O(NLW_tmp_58_fu_483_p2_carry_O_UNCONNECTED[3:0]),
        .S({\tmp_58_reg_1435_reg[0]_1 ,tmp_58_fu_483_p2_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 tmp_58_fu_483_p2_carry__0
       (.CI(tmp_58_fu_483_p2_carry_n_0),
        .CO({NLW_tmp_58_fu_483_p2_carry__0_CO_UNCONNECTED[3:2],tmp_58_fu_483_p2,tmp_58_fu_483_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tmp_58_reg_1435_reg[0]_2 ,tmp_58_fu_483_p2_carry__0_i_2_n_0}),
        .O(NLW_tmp_58_fu_483_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,\tmp_58_reg_1435_reg[0]_3 ,tmp_58_fu_483_p2_carry__0_i_4_n_0}));
  LUT4 #(
    .INIT(16'h40F4)) 
    tmp_58_fu_483_p2_carry__0_i_2
       (.I0(t_V_reg_309),
        .I1(tmp_226_2_fu_693_p2_carry__0_0[8]),
        .I2(tmp_226_2_fu_693_p2_carry__0_0[9]),
        .I3(Q[8]),
        .O(tmp_58_fu_483_p2_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_58_fu_483_p2_carry__0_i_4
       (.I0(t_V_reg_309),
        .I1(tmp_226_2_fu_693_p2_carry__0_0[8]),
        .I2(tmp_226_2_fu_693_p2_carry__0_0[9]),
        .I3(Q[8]),
        .O(tmp_58_fu_483_p2_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    tmp_58_fu_483_p2_carry_i_1
       (.I0(Q[7]),
        .I1(tmp_226_2_fu_693_p2_carry__0_0[7]),
        .I2(tmp_226_2_fu_693_p2_carry__0_0[6]),
        .I3(Q[6]),
        .O(tmp_58_fu_483_p2_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h40F4)) 
    tmp_58_fu_483_p2_carry_i_2
       (.I0(Q[4]),
        .I1(tmp_226_2_fu_693_p2_carry__0_0[4]),
        .I2(tmp_226_2_fu_693_p2_carry__0_0[5]),
        .I3(Q[5]),
        .O(tmp_58_fu_483_p2_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    tmp_58_fu_483_p2_carry_i_3
       (.I0(Q[3]),
        .I1(tmp_226_2_fu_693_p2_carry__0_0[3]),
        .I2(tmp_226_2_fu_693_p2_carry__0_0[2]),
        .I3(Q[2]),
        .O(tmp_58_fu_483_p2_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_58_fu_483_p2_carry_i_8
       (.I0(Q[1]),
        .I1(tmp_226_2_fu_693_p2_carry__0_0[1]),
        .I2(tmp_226_2_fu_693_p2_carry__0_0[0]),
        .I3(Q[0]),
        .O(tmp_58_fu_483_p2_carry_i_8_n_0));
  FDRE \tmp_58_reg_1435_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(tmp_58_fu_483_p2),
        .Q(ult_reg_1439),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0A0A0A0A0ACA0A0A)) 
    \tmp_60_reg_1449[0]_i_1 
       (.I0(\tmp_60_reg_1449_reg_n_0_[0] ),
        .I1(Q[0]),
        .I2(ap_NS_fsm[2]),
        .I3(Q[1]),
        .I4(\p_assign_6_2_reg_1500[10]_i_2_n_0 ),
        .I5(Q[9]),
        .O(\tmp_60_reg_1449[0]_i_1_n_0 ));
  FDRE \tmp_60_reg_1449_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_60_reg_1449[0]_i_1_n_0 ),
        .Q(\tmp_60_reg_1449_reg_n_0_[0] ),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 tmp_61_fu_521_p2_carry
       (.CI(1'b0),
        .CO({tmp_61_fu_521_p2_carry_n_0,tmp_61_fu_521_p2_carry_n_1,tmp_61_fu_521_p2_carry_n_2,tmp_61_fu_521_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_61_fu_521_p2_carry_i_1_n_0,\tmp_61_reg_1457_reg[0]_0 ,tmp_61_fu_521_p2_carry_i_3_n_0,tmp_61_fu_521_p2_carry_i_4_n_0}),
        .O(NLW_tmp_61_fu_521_p2_carry_O_UNCONNECTED[3:0]),
        .S({\tmp_61_reg_1457_reg[0]_1 ,tmp_61_fu_521_p2_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 tmp_61_fu_521_p2_carry__0
       (.CI(tmp_61_fu_521_p2_carry_n_0),
        .CO({NLW_tmp_61_fu_521_p2_carry__0_CO_UNCONNECTED[3:2],tmp_61_fu_521_p2,tmp_61_fu_521_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp_61_fu_521_p2_carry__0_i_1_n_0,tmp_61_fu_521_p2_carry__0_i_2_n_0}),
        .O(NLW_tmp_61_fu_521_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,\tmp_61_reg_1457_reg[0]_2 ,tmp_61_fu_521_p2_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_61_fu_521_p2_carry__0_i_1
       (.I0(Q[9]),
        .I1(tmp_226_2_fu_693_p2_carry__0_0[10]),
        .O(tmp_61_fu_521_p2_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h2B22)) 
    tmp_61_fu_521_p2_carry__0_i_2
       (.I0(Q[8]),
        .I1(tmp_226_2_fu_693_p2_carry__0_0[9]),
        .I2(tmp_226_2_fu_693_p2_carry__0_0[8]),
        .I3(t_V_reg_309),
        .O(tmp_61_fu_521_p2_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_61_fu_521_p2_carry__0_i_4
       (.I0(t_V_reg_309),
        .I1(tmp_226_2_fu_693_p2_carry__0_0[8]),
        .I2(tmp_226_2_fu_693_p2_carry__0_0[9]),
        .I3(Q[8]),
        .O(tmp_61_fu_521_p2_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_61_fu_521_p2_carry_i_1
       (.I0(Q[7]),
        .I1(tmp_226_2_fu_693_p2_carry__0_0[7]),
        .I2(Q[6]),
        .I3(tmp_226_2_fu_693_p2_carry__0_0[6]),
        .O(tmp_61_fu_521_p2_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_61_fu_521_p2_carry_i_3
       (.I0(Q[3]),
        .I1(tmp_226_2_fu_693_p2_carry__0_0[3]),
        .I2(Q[2]),
        .I3(tmp_226_2_fu_693_p2_carry__0_0[2]),
        .O(tmp_61_fu_521_p2_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h2B22)) 
    tmp_61_fu_521_p2_carry_i_4
       (.I0(Q[1]),
        .I1(tmp_226_2_fu_693_p2_carry__0_0[1]),
        .I2(tmp_226_2_fu_693_p2_carry__0_0[0]),
        .I3(Q[0]),
        .O(tmp_61_fu_521_p2_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_61_fu_521_p2_carry_i_8
       (.I0(Q[1]),
        .I1(tmp_226_2_fu_693_p2_carry__0_0[1]),
        .I2(tmp_226_2_fu_693_p2_carry__0_0[0]),
        .I3(Q[0]),
        .O(tmp_61_fu_521_p2_carry_i_8_n_0));
  FDRE \tmp_61_reg_1457_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(tmp_61_fu_521_p2),
        .Q(tmp_61_reg_1457),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 tmp_65_fu_880_p2_carry
       (.CI(1'b0),
        .CO({tmp_65_fu_880_p2_carry_n_0,tmp_65_fu_880_p2_carry_n_1,tmp_65_fu_880_p2_carry_n_2,tmp_65_fu_880_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI(DI),
        .O(NLW_tmp_65_fu_880_p2_carry_O_UNCONNECTED[3:0]),
        .S({tmp_65_fu_880_p2_carry_i_5_n_0,tmp_65_fu_880_p2_carry_i_6_n_0,tmp_65_fu_880_p2_carry_i_7_n_0,tmp_65_fu_880_p2_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 tmp_65_fu_880_p2_carry__0
       (.CI(tmp_65_fu_880_p2_carry_n_0),
        .CO({NLW_tmp_65_fu_880_p2_carry__0_CO_UNCONNECTED[3:2],tmp_65_fu_880_p2,tmp_65_fu_880_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp_65_fu_880_p2_carry__0_i_1_n_0,\brmerge_reg_1598_reg[0]_0 }),
        .O(NLW_tmp_65_fu_880_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,\brmerge_reg_1598_reg[0]_1 ,tmp_65_fu_880_p2_carry__0_i_4_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_65_fu_880_p2_carry__0_i_1
       (.I0(\tmp_121_reg_1568_reg[0]_0 ),
        .I1(tmp_65_fu_880_p2_carry__0_0[11]),
        .I2(tmp_65_fu_880_p2_carry__0_0[10]),
        .I3(\ImagLoc_x_reg_1562_reg[10]_0 [9]),
        .O(tmp_65_fu_880_p2_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_65_fu_880_p2_carry__0_i_4
       (.I0(\ImagLoc_x_reg_1562_reg[10]_0 [8]),
        .I1(tmp_65_fu_880_p2_carry__0_0[9]),
        .I2(\ImagLoc_x_reg_1562_reg[10]_0 [7]),
        .I3(tmp_65_fu_880_p2_carry__0_0[8]),
        .O(tmp_65_fu_880_p2_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_65_fu_880_p2_carry_i_5
       (.I0(\ImagLoc_x_reg_1562_reg[10]_0 [6]),
        .I1(tmp_65_fu_880_p2_carry__0_0[7]),
        .I2(\ImagLoc_x_reg_1562_reg[10]_0 [5]),
        .I3(tmp_65_fu_880_p2_carry__0_0[6]),
        .O(tmp_65_fu_880_p2_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_65_fu_880_p2_carry_i_6
       (.I0(\ImagLoc_x_reg_1562_reg[10]_0 [4]),
        .I1(tmp_65_fu_880_p2_carry__0_0[5]),
        .I2(\ImagLoc_x_reg_1562_reg[10]_0 [3]),
        .I3(tmp_65_fu_880_p2_carry__0_0[4]),
        .O(tmp_65_fu_880_p2_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_65_fu_880_p2_carry_i_7
       (.I0(\ImagLoc_x_reg_1562_reg[10]_0 [2]),
        .I1(tmp_65_fu_880_p2_carry__0_0[3]),
        .I2(\ImagLoc_x_reg_1562_reg[10]_0 [1]),
        .I3(tmp_65_fu_880_p2_carry__0_0[2]),
        .O(tmp_65_fu_880_p2_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_65_fu_880_p2_carry_i_8
       (.I0(\ImagLoc_x_reg_1562_reg[10]_0 [0]),
        .I1(tmp_65_fu_880_p2_carry__0_0[1]),
        .I2(\ImagLoc_x_reg_1562_reg[0]_0 ),
        .I3(tmp_65_fu_880_p2_carry__0_0[0]),
        .O(tmp_65_fu_880_p2_carry_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 tmp_67_fu_893_p2_carry
       (.CI(1'b0),
        .CO({tmp_67_fu_893_p2_carry_n_0,tmp_67_fu_893_p2_carry_n_1,tmp_67_fu_893_p2_carry_n_2,tmp_67_fu_893_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI(tmp_67_fu_893_p2_carry__0_0),
        .O(NLW_tmp_67_fu_893_p2_carry_O_UNCONNECTED[3:0]),
        .S({tmp_67_fu_893_p2_carry_i_5_n_0,tmp_67_fu_893_p2_carry_i_6_n_0,tmp_67_fu_893_p2_carry_i_7_n_0,tmp_67_fu_893_p2_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 tmp_67_fu_893_p2_carry__0
       (.CI(tmp_67_fu_893_p2_carry_n_0),
        .CO({NLW_tmp_67_fu_893_p2_carry__0_CO_UNCONNECTED[3:2],tmp_67_fu_893_p2,tmp_67_fu_893_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\x_reg_1588_reg[10]_1 }),
        .O(NLW_tmp_67_fu_893_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,\x_reg_1588_reg[10]_2 ,tmp_67_fu_893_p2_carry__0_i_4_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_67_fu_893_p2_carry__0_i_4
       (.I0(\p_p2_i_i_reg_1574_reg[9]_0 ),
        .I1(tmp_65_fu_880_p2_carry__0_0[9]),
        .I2(\p_p2_i_i_reg_1574_reg[8]_0 ),
        .I3(tmp_65_fu_880_p2_carry__0_0[8]),
        .O(tmp_67_fu_893_p2_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_67_fu_893_p2_carry_i_5
       (.I0(\p_p2_i_i_reg_1574_reg[7]_0 ),
        .I1(tmp_65_fu_880_p2_carry__0_0[7]),
        .I2(\p_p2_i_i_reg_1574_reg[6]_0 ),
        .I3(tmp_65_fu_880_p2_carry__0_0[6]),
        .O(tmp_67_fu_893_p2_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_67_fu_893_p2_carry_i_6
       (.I0(\p_p2_i_i_reg_1574_reg[5]_0 ),
        .I1(tmp_65_fu_880_p2_carry__0_0[5]),
        .I2(\p_p2_i_i_reg_1574_reg[4]_0 ),
        .I3(tmp_65_fu_880_p2_carry__0_0[4]),
        .O(tmp_67_fu_893_p2_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_67_fu_893_p2_carry_i_7
       (.I0(\p_p2_i_i_reg_1574_reg[3]_0 ),
        .I1(tmp_65_fu_880_p2_carry__0_0[3]),
        .I2(\p_p2_i_i_reg_1574_reg[2]_0 ),
        .I3(tmp_65_fu_880_p2_carry__0_0[2]),
        .O(tmp_67_fu_893_p2_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_67_fu_893_p2_carry_i_8
       (.I0(\ImagLoc_x_reg_1562_reg[0]_0 ),
        .I1(tmp_65_fu_880_p2_carry__0_0[0]),
        .I2(\p_p2_i_i_reg_1574_reg[1]_0 ),
        .I3(tmp_65_fu_880_p2_carry__0_0[1]),
        .O(tmp_67_fu_893_p2_carry_i_8_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAA9A)) 
    \tmp_68_reg_1464[10]_i_1 
       (.I0(Q[9]),
        .I1(\icmp_reg_1444[0]_i_2_n_0 ),
        .I2(\tmp_68_reg_1464[10]_i_2_n_0 ),
        .I3(Q[8]),
        .I4(t_V_reg_309),
        .I5(Q[7]),
        .O(tmp_68_fu_526_p2[10]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_68_reg_1464[10]_i_2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\tmp_68_reg_1464[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \tmp_68_reg_1464[11]_i_1 
       (.I0(\icmp_reg_1444[0]_i_2_n_0 ),
        .I1(\tmp_68_reg_1464[10]_i_2_n_0 ),
        .I2(Q[8]),
        .I3(t_V_reg_309),
        .I4(Q[7]),
        .I5(Q[9]),
        .O(tmp_68_fu_526_p2[11]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \tmp_68_reg_1464[2]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(tmp_68_fu_526_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \tmp_68_reg_1464[3]_i_1 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(tmp_68_fu_526_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \tmp_68_reg_1464[4]_i_1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(tmp_68_fu_526_p2[4]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \tmp_68_reg_1464[5]_i_1 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(tmp_68_fu_526_p2[5]));
  LUT6 #(
    .INIT(64'hAAAAAAA9AAAAAAAA)) 
    \tmp_68_reg_1464[6]_i_1 
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(\tmp_68_reg_1464[10]_i_2_n_0 ),
        .O(tmp_68_fu_526_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \tmp_68_reg_1464[7]_i_1 
       (.I0(Q[7]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\icmp_reg_1444[0]_i_2_n_0 ),
        .O(\tmp_68_reg_1464[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \tmp_68_reg_1464[8]_i_1 
       (.I0(t_V_reg_309),
        .I1(\icmp_reg_1444[0]_i_2_n_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[7]),
        .O(tmp_68_fu_526_p2[8]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \tmp_68_reg_1464[9]_i_1 
       (.I0(Q[8]),
        .I1(t_V_reg_309),
        .I2(\icmp_reg_1444[0]_i_2_n_0 ),
        .I3(Q[7]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(tmp_68_fu_526_p2[9]));
  FDRE \tmp_68_reg_1464_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(tmp_68_fu_526_p2[10]),
        .Q(\tmp_68_reg_1464_reg[10]_0 [8]),
        .R(1'b0));
  FDRE \tmp_68_reg_1464_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(tmp_68_fu_526_p2[11]),
        .Q(\tmp_68_reg_1464_reg[11]_0 ),
        .R(1'b0));
  FDRE \tmp_68_reg_1464_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(tmp_68_fu_526_p2[2]),
        .Q(\tmp_68_reg_1464_reg[10]_0 [0]),
        .R(1'b0));
  FDRE \tmp_68_reg_1464_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(tmp_68_fu_526_p2[3]),
        .Q(\tmp_68_reg_1464_reg[10]_0 [1]),
        .R(1'b0));
  FDRE \tmp_68_reg_1464_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(tmp_68_fu_526_p2[4]),
        .Q(\tmp_68_reg_1464_reg[10]_0 [2]),
        .R(1'b0));
  FDRE \tmp_68_reg_1464_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(tmp_68_fu_526_p2[5]),
        .Q(\tmp_68_reg_1464_reg[10]_0 [3]),
        .R(1'b0));
  FDRE \tmp_68_reg_1464_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(tmp_68_fu_526_p2[6]),
        .Q(\tmp_68_reg_1464_reg[10]_0 [4]),
        .R(1'b0));
  FDRE \tmp_68_reg_1464_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\tmp_68_reg_1464[7]_i_1_n_0 ),
        .Q(\tmp_68_reg_1464_reg[10]_0 [5]),
        .R(1'b0));
  FDRE \tmp_68_reg_1464_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(tmp_68_fu_526_p2[8]),
        .Q(\tmp_68_reg_1464_reg[10]_0 [6]),
        .R(1'b0));
  FDRE \tmp_68_reg_1464_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(tmp_68_fu_526_p2[9]),
        .Q(\tmp_68_reg_1464_reg[10]_0 [7]),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 tmp_70_fu_599_p2_carry
       (.CI(1'b0),
        .CO({tmp_70_fu_599_p2_carry_n_0,tmp_70_fu_599_p2_carry_n_1,tmp_70_fu_599_p2_carry_n_2,tmp_70_fu_599_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI(tmp_70_fu_599_p2_carry__0_0),
        .O(NLW_tmp_70_fu_599_p2_carry_O_UNCONNECTED[3:0]),
        .S({tmp_70_fu_599_p2_carry_i_5_n_0,tmp_70_fu_599_p2_carry_i_6_n_0,tmp_70_fu_599_p2_carry_i_7_n_0,tmp_70_fu_599_p2_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 tmp_70_fu_599_p2_carry__0
       (.CI(tmp_70_fu_599_p2_carry_n_0),
        .CO({NLW_tmp_70_fu_599_p2_carry__0_CO_UNCONNECTED[3:2],tmp_70_fu_599_p2,tmp_70_fu_599_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tmp_116_reg_1518_reg[1]_0 }),
        .O(NLW_tmp_70_fu_599_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,\tmp_116_reg_1518_reg[1]_1 ,tmp_70_fu_599_p2_carry__0_i_4_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_70_fu_599_p2_carry__0_i_4
       (.I0(\tmp_68_reg_1464_reg[10]_0 [7]),
        .I1(tmp_226_2_fu_693_p2_carry__0_0[9]),
        .I2(\tmp_68_reg_1464_reg[10]_0 [6]),
        .I3(tmp_226_2_fu_693_p2_carry__0_0[8]),
        .O(tmp_70_fu_599_p2_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_70_fu_599_p2_carry_i_5
       (.I0(\tmp_68_reg_1464_reg[10]_0 [5]),
        .I1(tmp_226_2_fu_693_p2_carry__0_0[7]),
        .I2(\tmp_68_reg_1464_reg[10]_0 [4]),
        .I3(tmp_226_2_fu_693_p2_carry__0_0[6]),
        .O(tmp_70_fu_599_p2_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_70_fu_599_p2_carry_i_6
       (.I0(\tmp_68_reg_1464_reg[10]_0 [3]),
        .I1(tmp_226_2_fu_693_p2_carry__0_0[5]),
        .I2(\tmp_68_reg_1464_reg[10]_0 [2]),
        .I3(tmp_226_2_fu_693_p2_carry__0_0[4]),
        .O(tmp_70_fu_599_p2_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_70_fu_599_p2_carry_i_7
       (.I0(\tmp_68_reg_1464_reg[10]_0 [1]),
        .I1(tmp_226_2_fu_693_p2_carry__0_0[3]),
        .I2(\tmp_68_reg_1464_reg[10]_0 [0]),
        .I3(tmp_226_2_fu_693_p2_carry__0_0[2]),
        .O(tmp_70_fu_599_p2_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_70_fu_599_p2_carry_i_8
       (.I0(\p_assign_6_2_reg_1500_reg[0]_0 ),
        .I1(tmp_226_2_fu_693_p2_carry__0_0[0]),
        .I2(\p_assign_7_1_reg_1495_reg[1]_0 ),
        .I3(tmp_226_2_fu_693_p2_carry__0_0[1]),
        .O(tmp_70_fu_599_p2_carry_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 tmp_72_fu_618_p2_carry
       (.CI(1'b0),
        .CO({tmp_72_fu_618_p2_carry_n_0,tmp_72_fu_618_p2_carry_n_1,tmp_72_fu_618_p2_carry_n_2,tmp_72_fu_618_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_72_fu_618_p2_carry_i_1_n_0,tmp_72_fu_618_p2_carry_i_2_n_0,tmp_72_fu_618_p2_carry_i_3_n_0,tmp_72_fu_618_p2_carry_i_4_n_0}),
        .O(NLW_tmp_72_fu_618_p2_carry_O_UNCONNECTED[3:0]),
        .S({tmp_72_fu_618_p2_carry_i_5_n_0,tmp_72_fu_618_p2_carry_i_6_n_0,tmp_72_fu_618_p2_carry_i_7_n_0,tmp_72_fu_618_p2_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 tmp_72_fu_618_p2_carry__0
       (.CI(tmp_72_fu_618_p2_carry_n_0),
        .CO({NLW_tmp_72_fu_618_p2_carry__0_CO_UNCONNECTED[3:2],tmp_72_fu_618_p2_carry__0_n_2,tmp_72_fu_618_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp_72_fu_618_p2_carry__0_i_1_n_0,tmp_72_fu_618_p2_carry__0_i_2_n_0}),
        .O(NLW_tmp_72_fu_618_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,tmp_72_fu_618_p2_carry__0_i_3_n_0,tmp_72_fu_618_p2_carry__0_i_4_n_0}));
  LUT6 #(
    .INIT(64'h40404540D040D540)) 
    tmp_72_fu_618_p2_carry__0_i_1
       (.I0(tmp_226_2_fu_693_p2_carry__0_0[11]),
        .I1(\icmp_reg_1444_reg_n_0_[0] ),
        .I2(\tmp_68_reg_1464_reg[11]_0 ),
        .I3(tmp_226_2_fu_693_p2_carry__0_0[10]),
        .I4(\tmp_68_reg_1464_reg[10]_0 [8]),
        .I5(p_assign_7_reg_1477[10]),
        .O(tmp_72_fu_618_p2_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_72_fu_618_p2_carry__0_i_2
       (.I0(tmp_226_2_fu_693_p2_carry__0_0[9]),
        .I1(tmp_72_fu_618_p2_carry__0_i_5_n_0),
        .I2(tmp_226_2_fu_693_p2_carry__0_0[8]),
        .I3(\tmp_68_reg_1464_reg[10]_0 [6]),
        .I4(\tmp_68_reg_1464_reg[11]_0 ),
        .I5(p_assign_7_reg_1477[8]),
        .O(tmp_72_fu_618_p2_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9033900009000933)) 
    tmp_72_fu_618_p2_carry__0_i_3
       (.I0(\icmp_reg_1444_reg_n_0_[0] ),
        .I1(tmp_226_2_fu_693_p2_carry__0_0[11]),
        .I2(p_assign_7_reg_1477[10]),
        .I3(\tmp_68_reg_1464_reg[11]_0 ),
        .I4(\tmp_68_reg_1464_reg[10]_0 [8]),
        .I5(tmp_226_2_fu_693_p2_carry__0_0[10]),
        .O(tmp_72_fu_618_p2_carry__0_i_3_n_0));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    tmp_72_fu_618_p2_carry__0_i_4
       (.I0(tmp_72_fu_618_p2_carry__0_i_6_n_0),
        .I1(p_assign_7_reg_1477[8]),
        .I2(\tmp_68_reg_1464_reg[11]_0 ),
        .I3(\tmp_68_reg_1464_reg[10]_0 [6]),
        .I4(tmp_226_2_fu_693_p2_carry__0_0[8]),
        .O(tmp_72_fu_618_p2_carry__0_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_72_fu_618_p2_carry__0_i_5
       (.I0(p_assign_7_reg_1477[9]),
        .I1(\tmp_68_reg_1464_reg[11]_0 ),
        .I2(\tmp_68_reg_1464_reg[10]_0 [7]),
        .O(tmp_72_fu_618_p2_carry__0_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    tmp_72_fu_618_p2_carry__0_i_6
       (.I0(tmp_226_2_fu_693_p2_carry__0_0[9]),
        .I1(\tmp_68_reg_1464_reg[10]_0 [7]),
        .I2(\tmp_68_reg_1464_reg[11]_0 ),
        .I3(p_assign_7_reg_1477[9]),
        .O(tmp_72_fu_618_p2_carry__0_i_6_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_72_fu_618_p2_carry_i_1
       (.I0(tmp_226_2_fu_693_p2_carry__0_0[7]),
        .I1(tmp_72_fu_618_p2_carry_i_9_n_0),
        .I2(tmp_226_2_fu_693_p2_carry__0_0[6]),
        .I3(\tmp_68_reg_1464_reg[10]_0 [4]),
        .I4(\tmp_68_reg_1464_reg[11]_0 ),
        .I5(p_assign_7_reg_1477[6]),
        .O(tmp_72_fu_618_p2_carry_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_72_fu_618_p2_carry_i_10
       (.I0(p_assign_7_reg_1477[5]),
        .I1(\tmp_68_reg_1464_reg[11]_0 ),
        .I2(\tmp_68_reg_1464_reg[10]_0 [3]),
        .O(tmp_72_fu_618_p2_carry_i_10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_72_fu_618_p2_carry_i_11
       (.I0(p_assign_7_reg_1477[3]),
        .I1(\tmp_68_reg_1464_reg[11]_0 ),
        .I2(\tmp_68_reg_1464_reg[10]_0 [1]),
        .O(tmp_72_fu_618_p2_carry_i_11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    tmp_72_fu_618_p2_carry_i_12
       (.I0(tmp_226_2_fu_693_p2_carry__0_0[7]),
        .I1(\tmp_68_reg_1464_reg[10]_0 [5]),
        .I2(\tmp_68_reg_1464_reg[11]_0 ),
        .I3(p_assign_7_reg_1477[7]),
        .O(tmp_72_fu_618_p2_carry_i_12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    tmp_72_fu_618_p2_carry_i_13
       (.I0(tmp_226_2_fu_693_p2_carry__0_0[5]),
        .I1(\tmp_68_reg_1464_reg[10]_0 [3]),
        .I2(\tmp_68_reg_1464_reg[11]_0 ),
        .I3(p_assign_7_reg_1477[5]),
        .O(tmp_72_fu_618_p2_carry_i_13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    tmp_72_fu_618_p2_carry_i_14
       (.I0(tmp_226_2_fu_693_p2_carry__0_0[3]),
        .I1(\tmp_68_reg_1464_reg[10]_0 [1]),
        .I2(\tmp_68_reg_1464_reg[11]_0 ),
        .I3(p_assign_7_reg_1477[3]),
        .O(tmp_72_fu_618_p2_carry_i_14_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_72_fu_618_p2_carry_i_2
       (.I0(tmp_226_2_fu_693_p2_carry__0_0[5]),
        .I1(tmp_72_fu_618_p2_carry_i_10_n_0),
        .I2(tmp_226_2_fu_693_p2_carry__0_0[4]),
        .I3(\tmp_68_reg_1464_reg[10]_0 [2]),
        .I4(\tmp_68_reg_1464_reg[11]_0 ),
        .I5(p_assign_7_reg_1477[4]),
        .O(tmp_72_fu_618_p2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_72_fu_618_p2_carry_i_3
       (.I0(tmp_226_2_fu_693_p2_carry__0_0[3]),
        .I1(tmp_72_fu_618_p2_carry_i_11_n_0),
        .I2(tmp_226_2_fu_693_p2_carry__0_0[2]),
        .I3(\tmp_68_reg_1464_reg[10]_0 [0]),
        .I4(\tmp_68_reg_1464_reg[11]_0 ),
        .I5(p_assign_7_reg_1477[2]),
        .O(tmp_72_fu_618_p2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h02A202A2ABFB02A2)) 
    tmp_72_fu_618_p2_carry_i_4
       (.I0(tmp_226_2_fu_693_p2_carry__0_0[1]),
        .I1(\p_assign_7_1_reg_1495_reg[1]_0 ),
        .I2(\tmp_68_reg_1464_reg[11]_0 ),
        .I3(p_assign_7_reg_1477[1]),
        .I4(tmp_226_2_fu_693_p2_carry__0_0[0]),
        .I5(\p_assign_6_2_reg_1500_reg[0]_0 ),
        .O(tmp_72_fu_618_p2_carry_i_4_n_0));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    tmp_72_fu_618_p2_carry_i_5
       (.I0(tmp_72_fu_618_p2_carry_i_12_n_0),
        .I1(p_assign_7_reg_1477[6]),
        .I2(\tmp_68_reg_1464_reg[11]_0 ),
        .I3(\tmp_68_reg_1464_reg[10]_0 [4]),
        .I4(tmp_226_2_fu_693_p2_carry__0_0[6]),
        .O(tmp_72_fu_618_p2_carry_i_5_n_0));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    tmp_72_fu_618_p2_carry_i_6
       (.I0(tmp_72_fu_618_p2_carry_i_13_n_0),
        .I1(p_assign_7_reg_1477[4]),
        .I2(\tmp_68_reg_1464_reg[11]_0 ),
        .I3(\tmp_68_reg_1464_reg[10]_0 [2]),
        .I4(tmp_226_2_fu_693_p2_carry__0_0[4]),
        .O(tmp_72_fu_618_p2_carry_i_6_n_0));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    tmp_72_fu_618_p2_carry_i_7
       (.I0(tmp_72_fu_618_p2_carry_i_14_n_0),
        .I1(p_assign_7_reg_1477[2]),
        .I2(\tmp_68_reg_1464_reg[11]_0 ),
        .I3(\tmp_68_reg_1464_reg[10]_0 [0]),
        .I4(tmp_226_2_fu_693_p2_carry__0_0[2]),
        .O(tmp_72_fu_618_p2_carry_i_7_n_0));
  LUT6 #(
    .INIT(64'h9099900009000999)) 
    tmp_72_fu_618_p2_carry_i_8
       (.I0(\p_assign_6_2_reg_1500_reg[0]_0 ),
        .I1(tmp_226_2_fu_693_p2_carry__0_0[0]),
        .I2(p_assign_7_reg_1477[1]),
        .I3(\tmp_68_reg_1464_reg[11]_0 ),
        .I4(\p_assign_7_1_reg_1495_reg[1]_0 ),
        .I5(tmp_226_2_fu_693_p2_carry__0_0[1]),
        .O(tmp_72_fu_618_p2_carry_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_72_fu_618_p2_carry_i_9
       (.I0(p_assign_7_reg_1477[7]),
        .I1(\tmp_68_reg_1464_reg[11]_0 ),
        .I2(\tmp_68_reg_1464_reg[10]_0 [5]),
        .O(tmp_72_fu_618_p2_carry_i_9_n_0));
  LUT6 #(
    .INIT(64'hFC30FC30FC3021ED)) 
    \tmp_77_reg_1523[1]_i_1 
       (.I0(tmp_216_1_fu_641_p2),
        .I1(\p_assign_6_1_reg_1482_reg[11]_0 ),
        .I2(\p_assign_6_1_reg_1482_reg[1]_0 ),
        .I3(\p_assign_7_1_reg_1495_reg[1]_0 ),
        .I4(\tmp_77_reg_1523_reg[1]_3 ),
        .I5(tmp_226_1_fu_656_p2_carry__0_n_2),
        .O(tmp_77_fu_745_p3));
  FDRE \tmp_77_reg_1523_reg[0] 
       (.C(ap_clk),
        .CE(tmp_116_reg_15180),
        .D(\p_assign_6_1_reg_1482_reg[0]_0 ),
        .Q(\tmp_77_reg_1523_reg[1]_0 [0]),
        .R(1'b0));
  FDRE \tmp_77_reg_1523_reg[1] 
       (.C(ap_clk),
        .CE(tmp_116_reg_15180),
        .D(tmp_77_fu_745_p3),
        .Q(\tmp_77_reg_1523_reg[1]_0 [1]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_80_reg_1528[1]_i_1 
       (.I0(tmp_61_reg_1457),
        .I1(ap_CS_fsm_state3),
        .O(tmp_116_reg_15180));
  LUT6 #(
    .INIT(64'hFC3021EDFC30FC30)) 
    \tmp_80_reg_1528[1]_i_2 
       (.I0(tmp_216_2_fu_678_p2),
        .I1(\p_assign_6_2_reg_1500_reg[11]_0 ),
        .I2(\p_assign_6_2_reg_1500_reg[10]_0 [0]),
        .I3(\p_assign_6_1_reg_1482_reg[1]_0 ),
        .I4(tmp_226_2_fu_693_p2_carry__0_n_2),
        .I5(\tmp_116_reg_1518_reg[1]_2 ),
        .O(tmp_80_fu_769_p3));
  FDRE \tmp_80_reg_1528_reg[0] 
       (.C(ap_clk),
        .CE(tmp_116_reg_15180),
        .D(\p_assign_6_2_reg_1500_reg[0]_0 ),
        .Q(tmp_80_reg_1528[0]),
        .R(1'b0));
  FDRE \tmp_80_reg_1528_reg[1] 
       (.C(ap_clk),
        .CE(tmp_116_reg_15180),
        .D(tmp_80_fu_769_p3),
        .Q(tmp_80_reg_1528[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBFBBB0BB8F888088)) 
    \x_reg_1588[10]_i_1 
       (.I0(\p_p2_i_i_reg_1574_reg[10]_0 ),
        .I1(tmp_67_fu_893_p2),
        .I2(\tmp_121_reg_1568_reg[0]_0 ),
        .I3(tmp_65_fu_880_p2),
        .I4(\ImagLoc_x_reg_1562_reg[10]_0 [9]),
        .I5(p_assign_2_fu_897_p2[10]),
        .O(tmp_123_fu_935_p1[10]));
  LUT6 #(
    .INIT(64'hBFBBB0BB8F888088)) 
    \x_reg_1588[2]_i_1 
       (.I0(\p_p2_i_i_reg_1574_reg[2]_0 ),
        .I1(tmp_67_fu_893_p2),
        .I2(\tmp_121_reg_1568_reg[0]_0 ),
        .I3(tmp_65_fu_880_p2),
        .I4(\ImagLoc_x_reg_1562_reg[10]_0 [1]),
        .I5(p_assign_2_fu_897_p2[2]),
        .O(tmp_123_fu_935_p1[2]));
  LUT6 #(
    .INIT(64'hBFBBB0BB8F888088)) 
    \x_reg_1588[3]_i_1 
       (.I0(\p_p2_i_i_reg_1574_reg[3]_0 ),
        .I1(tmp_67_fu_893_p2),
        .I2(\tmp_121_reg_1568_reg[0]_0 ),
        .I3(tmp_65_fu_880_p2),
        .I4(\ImagLoc_x_reg_1562_reg[10]_0 [2]),
        .I5(p_assign_2_fu_897_p2[3]),
        .O(tmp_123_fu_935_p1[3]));
  LUT6 #(
    .INIT(64'hBFBBB0BB8F888088)) 
    \x_reg_1588[4]_i_1 
       (.I0(\p_p2_i_i_reg_1574_reg[4]_0 ),
        .I1(tmp_67_fu_893_p2),
        .I2(\tmp_121_reg_1568_reg[0]_0 ),
        .I3(tmp_65_fu_880_p2),
        .I4(\ImagLoc_x_reg_1562_reg[10]_0 [3]),
        .I5(p_assign_2_fu_897_p2[4]),
        .O(tmp_123_fu_935_p1[4]));
  LUT6 #(
    .INIT(64'hBFBBB0BB8F888088)) 
    \x_reg_1588[5]_i_1 
       (.I0(\p_p2_i_i_reg_1574_reg[5]_0 ),
        .I1(tmp_67_fu_893_p2),
        .I2(\tmp_121_reg_1568_reg[0]_0 ),
        .I3(tmp_65_fu_880_p2),
        .I4(\ImagLoc_x_reg_1562_reg[10]_0 [4]),
        .I5(p_assign_2_fu_897_p2[5]),
        .O(tmp_123_fu_935_p1[5]));
  LUT6 #(
    .INIT(64'hBFBBB0BB8F888088)) 
    \x_reg_1588[6]_i_1 
       (.I0(\p_p2_i_i_reg_1574_reg[6]_0 ),
        .I1(tmp_67_fu_893_p2),
        .I2(\tmp_121_reg_1568_reg[0]_0 ),
        .I3(tmp_65_fu_880_p2),
        .I4(\ImagLoc_x_reg_1562_reg[10]_0 [5]),
        .I5(p_assign_2_fu_897_p2[6]),
        .O(tmp_123_fu_935_p1[6]));
  LUT6 #(
    .INIT(64'hBFBBB0BB8F888088)) 
    \x_reg_1588[7]_i_1 
       (.I0(\p_p2_i_i_reg_1574_reg[7]_0 ),
        .I1(tmp_67_fu_893_p2),
        .I2(\tmp_121_reg_1568_reg[0]_0 ),
        .I3(tmp_65_fu_880_p2),
        .I4(\ImagLoc_x_reg_1562_reg[10]_0 [6]),
        .I5(p_assign_2_fu_897_p2[7]),
        .O(tmp_123_fu_935_p1[7]));
  LUT6 #(
    .INIT(64'hBFBBB0BB8F888088)) 
    \x_reg_1588[8]_i_1 
       (.I0(\p_p2_i_i_reg_1574_reg[8]_0 ),
        .I1(tmp_67_fu_893_p2),
        .I2(\tmp_121_reg_1568_reg[0]_0 ),
        .I3(tmp_65_fu_880_p2),
        .I4(\ImagLoc_x_reg_1562_reg[10]_0 [7]),
        .I5(p_assign_2_fu_897_p2[8]),
        .O(tmp_123_fu_935_p1[8]));
  LUT6 #(
    .INIT(64'hBFBBB0BB8F888088)) 
    \x_reg_1588[9]_i_1 
       (.I0(\p_p2_i_i_reg_1574_reg[9]_0 ),
        .I1(tmp_67_fu_893_p2),
        .I2(\tmp_121_reg_1568_reg[0]_0 ),
        .I3(tmp_65_fu_880_p2),
        .I4(\ImagLoc_x_reg_1562_reg[10]_0 [8]),
        .I5(p_assign_2_fu_897_p2[9]),
        .O(tmp_123_fu_935_p1[9]));
  FDRE \x_reg_1588_reg[10] 
       (.C(ap_clk),
        .CE(brmerge_reg_15980),
        .D(tmp_123_fu_935_p1[10]),
        .Q(x_reg_1588[10]),
        .R(1'b0));
  FDRE \x_reg_1588_reg[2] 
       (.C(ap_clk),
        .CE(brmerge_reg_15980),
        .D(tmp_123_fu_935_p1[2]),
        .Q(x_reg_1588[2]),
        .R(1'b0));
  FDRE \x_reg_1588_reg[3] 
       (.C(ap_clk),
        .CE(brmerge_reg_15980),
        .D(tmp_123_fu_935_p1[3]),
        .Q(x_reg_1588[3]),
        .R(1'b0));
  FDRE \x_reg_1588_reg[4] 
       (.C(ap_clk),
        .CE(brmerge_reg_15980),
        .D(tmp_123_fu_935_p1[4]),
        .Q(x_reg_1588[4]),
        .R(1'b0));
  FDRE \x_reg_1588_reg[5] 
       (.C(ap_clk),
        .CE(brmerge_reg_15980),
        .D(tmp_123_fu_935_p1[5]),
        .Q(x_reg_1588[5]),
        .R(1'b0));
  FDRE \x_reg_1588_reg[6] 
       (.C(ap_clk),
        .CE(brmerge_reg_15980),
        .D(tmp_123_fu_935_p1[6]),
        .Q(x_reg_1588[6]),
        .R(1'b0));
  FDRE \x_reg_1588_reg[7] 
       (.C(ap_clk),
        .CE(brmerge_reg_15980),
        .D(tmp_123_fu_935_p1[7]),
        .Q(x_reg_1588[7]),
        .R(1'b0));
  FDRE \x_reg_1588_reg[8] 
       (.C(ap_clk),
        .CE(brmerge_reg_15980),
        .D(tmp_123_fu_935_p1[8]),
        .Q(x_reg_1588[8]),
        .R(1'b0));
  FDRE \x_reg_1588_reg[9] 
       (.C(ap_clk),
        .CE(brmerge_reg_15980),
        .D(tmp_123_fu_935_p1[9]),
        .Q(x_reg_1588[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "Filter2D_canny" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_canny_22
   (D,
    \tmp_121_reg_1568_reg[0]_0 ,
    tmp_80_reg_1528,
    tmp_116_reg_1518,
    \tmp_68_reg_1464_reg[11]_0 ,
    \ImagLoc_x_reg_1562_reg[0]_0 ,
    \p_assign_6_2_reg_1500_reg[0]_0 ,
    \p_assign_6_1_reg_1482_reg[1]_0 ,
    \p_assign_6_2_reg_1500_reg[11]_0 ,
    \p_assign_6_1_reg_1482_reg[0]_0 ,
    Q,
    \p_assign_6_1_reg_1482_reg[11]_0 ,
    \p_p2_i_i_reg_1574_reg[1]_0 ,
    \p_assign_7_1_reg_1495_reg[1]_0 ,
    ap_enable_reg_pp0_iter2_reg_0,
    \ImagLoc_x_reg_1562_reg[10]_0 ,
    \p_p2_i_i_reg_1574_reg[2]_0 ,
    \p_p2_i_i_reg_1574_reg[3]_0 ,
    \p_p2_i_i_reg_1574_reg[4]_0 ,
    \p_p2_i_i_reg_1574_reg[5]_0 ,
    \p_p2_i_i_reg_1574_reg[6]_0 ,
    \p_p2_i_i_reg_1574_reg[7]_0 ,
    \p_p2_i_i_reg_1574_reg[8]_0 ,
    \p_p2_i_i_reg_1574_reg[9]_0 ,
    \p_p2_i_i_reg_1574_reg[10]_0 ,
    int_ap_start_reg,
    \t_V_3_reg_320_reg[10]_0 ,
    \p_assign_6_2_reg_1500_reg[10]_0 ,
    \p_assign_6_1_reg_1482_reg[10]_0 ,
    \tmp_68_reg_1464_reg[10]_0 ,
    \ap_CS_fsm_reg[1]_0 ,
    mOutPtr110_out,
    E,
    \ap_reg_pp0_iter9_or_cond_i_reg_1580_reg[0]_0 ,
    \tmp_77_reg_1523_reg[1]_0 ,
    p_dst_data_stream_V_din,
    ap_clk,
    ap_rst_n_inv,
    row_assign_10_2_t_fu_796_p2,
    tmp_117_fu_787_p2,
    S,
    \exitcond388_i_reg_1553_reg[0]_0 ,
    DI,
    \brmerge_reg_1598_reg[0]_0 ,
    \brmerge_reg_1598_reg[0]_1 ,
    \tmp_58_reg_1435_reg[0]_0 ,
    \tmp_58_reg_1435_reg[0]_1 ,
    \tmp_58_reg_1435_reg[0]_2 ,
    \tmp_58_reg_1435_reg[0]_3 ,
    \x_reg_1588_reg[4]_0 ,
    \x_reg_1588_reg[8]_0 ,
    \x_reg_1588_reg[10]_0 ,
    \tmp_61_reg_1457_reg[0]_0 ,
    \tmp_61_reg_1457_reg[0]_1 ,
    \tmp_61_reg_1457_reg[0]_2 ,
    tmp_67_fu_893_p2_carry__0_0,
    \x_reg_1588_reg[10]_1 ,
    \x_reg_1588_reg[10]_2 ,
    tmp_216_1_fu_641_p2_carry__0_0,
    \tmp_77_reg_1523_reg[1]_1 ,
    \tmp_77_reg_1523_reg[1]_2 ,
    tmp_70_fu_599_p2_carry__0_0,
    \tmp_116_reg_1518_reg[1]_0 ,
    \tmp_116_reg_1518_reg[1]_1 ,
    tmp_216_2_fu_678_p2_carry__0_0,
    \tmp_80_reg_1528_reg[1]_0 ,
    \tmp_80_reg_1528_reg[1]_1 ,
    \row_assign_10_2_t_reg_1548_reg[0]_0 ,
    ap_rst_n,
    ap_reg_grp_Filter2D_fu_96_ap_start,
    sobel_gy_data_stream_full_n,
    src2_data_stream_0_s_empty_n,
    \ap_CS_fsm_reg[1]_1 ,
    Duplicate_U0_ap_start,
    tmp_226_2_fu_693_p2_carry__0_0,
    exitcond389_i_fu_472_p2_carry_0,
    exitcond389_i_fu_472_p2_carry_1,
    exitcond389_i_fu_472_p2_carry_2,
    exitcond389_i_fu_472_p2_carry_3,
    tmp_65_fu_880_p2_carry__0_0,
    \tmp_116_reg_1518_reg[1]_2 ,
    \tmp_77_reg_1523_reg[1]_3 ,
    Duplicate_U0_src_data_stream_V_read,
    src2_data_stream_0_s_full_n,
    \col_assign_3_t_reg_1611_reg[1]_0 ,
    \row_assign_10_1_t_reg_1543_reg[1]_0 ,
    \reg_331_reg[7]_0 );
  output [1:0]D;
  output \tmp_121_reg_1568_reg[0]_0 ;
  output [1:0]tmp_80_reg_1528;
  output [0:0]tmp_116_reg_1518;
  output \tmp_68_reg_1464_reg[11]_0 ;
  output \ImagLoc_x_reg_1562_reg[0]_0 ;
  output \p_assign_6_2_reg_1500_reg[0]_0 ;
  output \p_assign_6_1_reg_1482_reg[1]_0 ;
  output \p_assign_6_2_reg_1500_reg[11]_0 ;
  output [0:0]\p_assign_6_1_reg_1482_reg[0]_0 ;
  output [9:0]Q;
  output \p_assign_6_1_reg_1482_reg[11]_0 ;
  output [0:0]\p_p2_i_i_reg_1574_reg[1]_0 ;
  output \p_assign_7_1_reg_1495_reg[1]_0 ;
  output ap_enable_reg_pp0_iter2_reg_0;
  output [9:0]\ImagLoc_x_reg_1562_reg[10]_0 ;
  output \p_p2_i_i_reg_1574_reg[2]_0 ;
  output \p_p2_i_i_reg_1574_reg[3]_0 ;
  output \p_p2_i_i_reg_1574_reg[4]_0 ;
  output \p_p2_i_i_reg_1574_reg[5]_0 ;
  output \p_p2_i_i_reg_1574_reg[6]_0 ;
  output \p_p2_i_i_reg_1574_reg[7]_0 ;
  output \p_p2_i_i_reg_1574_reg[8]_0 ;
  output \p_p2_i_i_reg_1574_reg[9]_0 ;
  output [0:0]\p_p2_i_i_reg_1574_reg[10]_0 ;
  output [1:0]int_ap_start_reg;
  output [10:0]\t_V_3_reg_320_reg[10]_0 ;
  output [9:0]\p_assign_6_2_reg_1500_reg[10]_0 ;
  output [8:0]\p_assign_6_1_reg_1482_reg[10]_0 ;
  output [8:0]\tmp_68_reg_1464_reg[10]_0 ;
  output \ap_CS_fsm_reg[1]_0 ;
  output mOutPtr110_out;
  output [0:0]E;
  output \ap_reg_pp0_iter9_or_cond_i_reg_1580_reg[0]_0 ;
  output [1:0]\tmp_77_reg_1523_reg[1]_0 ;
  output [11:0]p_dst_data_stream_V_din;
  input ap_clk;
  input ap_rst_n_inv;
  input [0:0]row_assign_10_2_t_fu_796_p2;
  input [0:0]tmp_117_fu_787_p2;
  input [1:0]S;
  input [3:0]\exitcond388_i_reg_1553_reg[0]_0 ;
  input [3:0]DI;
  input [0:0]\brmerge_reg_1598_reg[0]_0 ;
  input [0:0]\brmerge_reg_1598_reg[0]_1 ;
  input [0:0]\tmp_58_reg_1435_reg[0]_0 ;
  input [2:0]\tmp_58_reg_1435_reg[0]_1 ;
  input [0:0]\tmp_58_reg_1435_reg[0]_2 ;
  input [0:0]\tmp_58_reg_1435_reg[0]_3 ;
  input [2:0]\x_reg_1588_reg[4]_0 ;
  input [3:0]\x_reg_1588_reg[8]_0 ;
  input [0:0]\x_reg_1588_reg[10]_0 ;
  input [0:0]\tmp_61_reg_1457_reg[0]_0 ;
  input [2:0]\tmp_61_reg_1457_reg[0]_1 ;
  input [0:0]\tmp_61_reg_1457_reg[0]_2 ;
  input [3:0]tmp_67_fu_893_p2_carry__0_0;
  input [1:0]\x_reg_1588_reg[10]_1 ;
  input [0:0]\x_reg_1588_reg[10]_2 ;
  input [3:0]tmp_216_1_fu_641_p2_carry__0_0;
  input [1:0]\tmp_77_reg_1523_reg[1]_1 ;
  input [0:0]\tmp_77_reg_1523_reg[1]_2 ;
  input [3:0]tmp_70_fu_599_p2_carry__0_0;
  input [1:0]\tmp_116_reg_1518_reg[1]_0 ;
  input [0:0]\tmp_116_reg_1518_reg[1]_1 ;
  input [3:0]tmp_216_2_fu_678_p2_carry__0_0;
  input [1:0]\tmp_80_reg_1528_reg[1]_0 ;
  input [0:0]\tmp_80_reg_1528_reg[1]_1 ;
  input \row_assign_10_2_t_reg_1548_reg[0]_0 ;
  input ap_rst_n;
  input ap_reg_grp_Filter2D_fu_96_ap_start;
  input sobel_gy_data_stream_full_n;
  input src2_data_stream_0_s_empty_n;
  input [1:0]\ap_CS_fsm_reg[1]_1 ;
  input Duplicate_U0_ap_start;
  input [11:0]tmp_226_2_fu_693_p2_carry__0_0;
  input exitcond389_i_fu_472_p2_carry_0;
  input exitcond389_i_fu_472_p2_carry_1;
  input exitcond389_i_fu_472_p2_carry_2;
  input exitcond389_i_fu_472_p2_carry_3;
  input [11:0]tmp_65_fu_880_p2_carry__0_0;
  input \tmp_116_reg_1518_reg[1]_2 ;
  input \tmp_77_reg_1523_reg[1]_3 ;
  input Duplicate_U0_src_data_stream_V_read;
  input src2_data_stream_0_s_full_n;
  input [1:0]\col_assign_3_t_reg_1611_reg[1]_0 ;
  input [1:0]\row_assign_10_1_t_reg_1543_reg[1]_0 ;
  input [7:0]\reg_331_reg[7]_0 ;

  wire [1:0]D;
  wire [3:0]DI;
  wire Duplicate_U0_ap_start;
  wire Duplicate_U0_src_data_stream_V_read;
  wire [0:0]E;
  wire ImagLoc_x_reg_15620;
  wire \ImagLoc_x_reg_1562[0]_i_1__0_n_0 ;
  wire \ImagLoc_x_reg_1562[10]_i_1__0_n_0 ;
  wire \ImagLoc_x_reg_1562[10]_i_2__0_n_0 ;
  wire \ImagLoc_x_reg_1562[1]_i_1__0_n_0 ;
  wire \ImagLoc_x_reg_1562[2]_i_1__0_n_0 ;
  wire \ImagLoc_x_reg_1562[3]_i_1__0_n_0 ;
  wire \ImagLoc_x_reg_1562[4]_i_1__0_n_0 ;
  wire \ImagLoc_x_reg_1562[5]_i_1__0_n_0 ;
  wire \ImagLoc_x_reg_1562[6]_i_1__0_n_0 ;
  wire \ImagLoc_x_reg_1562[7]_i_1__0_n_0 ;
  wire \ImagLoc_x_reg_1562[7]_i_2__0_n_0 ;
  wire \ImagLoc_x_reg_1562[8]_i_1__0_n_0 ;
  wire \ImagLoc_x_reg_1562[8]_i_2__0_n_0 ;
  wire \ImagLoc_x_reg_1562[9]_i_1__0_n_0 ;
  wire \ImagLoc_x_reg_1562_reg[0]_0 ;
  wire [9:0]\ImagLoc_x_reg_1562_reg[10]_0 ;
  wire [9:0]Q;
  wire [1:0]S;
  wire \SRL_SIG[0][13]_i_3_n_0 ;
  wire \SRL_SIG[0][13]_i_4__0_n_0 ;
  wire \SRL_SIG[0][13]_i_5__0_n_0 ;
  wire \SRL_SIG[0][13]_i_6_n_0 ;
  wire \SRL_SIG[0][13]_i_7_n_0 ;
  wire \SRL_SIG[0][3]_i_2_n_0 ;
  wire \SRL_SIG[0][3]_i_3_n_0 ;
  wire \SRL_SIG[0][3]_i_4_n_0 ;
  wire \SRL_SIG[0][3]_i_5_n_0 ;
  wire \SRL_SIG[0][7]_i_2_n_0 ;
  wire \SRL_SIG[0][7]_i_3_n_0 ;
  wire \SRL_SIG[0][7]_i_4_n_0 ;
  wire \SRL_SIG[0][7]_i_5_n_0 ;
  wire \SRL_SIG_reg[0][13]_i_2_n_1 ;
  wire \SRL_SIG_reg[0][13]_i_2_n_2 ;
  wire \SRL_SIG_reg[0][13]_i_2_n_3 ;
  wire \SRL_SIG_reg[0][3]_i_1_n_0 ;
  wire \SRL_SIG_reg[0][3]_i_1_n_1 ;
  wire \SRL_SIG_reg[0][3]_i_1_n_2 ;
  wire \SRL_SIG_reg[0][3]_i_1_n_3 ;
  wire \SRL_SIG_reg[0][7]_i_1_n_0 ;
  wire \SRL_SIG_reg[0][7]_i_1_n_1 ;
  wire \SRL_SIG_reg[0][7]_i_1_n_2 ;
  wire \SRL_SIG_reg[0][7]_i_1_n_3 ;
  wire \ap_CS_fsm[1]_i_2__2_n_0 ;
  wire \ap_CS_fsm[5]_i_2__1_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire [1:0]\ap_CS_fsm_reg[1]_1 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire ap_CS_fsm_state16;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire [5:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__2_n_0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter10_i_1__0_n_0;
  wire ap_enable_reg_pp0_iter10_reg_n_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_reg_0;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter4_i_1__0_n_0;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp0_iter6;
  wire ap_enable_reg_pp0_iter7;
  wire ap_enable_reg_pp0_iter8;
  wire ap_enable_reg_pp0_iter9;
  wire ap_reg_grp_Filter2D_fu_96_ap_start;
  wire ap_reg_pp0_iter1_exitcond388_i_reg_1553;
  wire \ap_reg_pp0_iter1_exitcond388_i_reg_1553[0]_i_1__0_n_0 ;
  wire ap_reg_pp0_iter1_or_cond_i_reg_1580;
  wire \ap_reg_pp0_iter1_or_cond_i_reg_1580[0]_i_1__0_n_0 ;
  wire ap_reg_pp0_iter2_brmerge_reg_1598;
  wire \ap_reg_pp0_iter2_exitcond388_i_reg_1553_reg_n_0_[0] ;
  wire ap_reg_pp0_iter2_or_cond_i_i_reg_1584;
  wire ap_reg_pp0_iter3_exitcond388_i_reg_1553;
  wire [10:0]ap_reg_pp0_iter3_k_buf_0_val_5_addr_reg_1624;
  wire ap_reg_pp0_iter3_or_cond_i_i_reg_1584;
  wire [7:0]ap_reg_pp0_iter3_reg_331;
  wire ap_reg_pp0_iter4_exitcond388_i_reg_1553;
  wire \ap_reg_pp0_iter4_or_cond_i_reg_1580_reg[0]_srl3_n_0 ;
  wire ap_reg_pp0_iter5_exitcond388_i_reg_1553;
  wire ap_reg_pp0_iter5_or_cond_i_reg_1580;
  wire [7:0]ap_reg_pp0_iter5_src_kernel_win_0_va_16_reg_1686;
  wire [7:0]ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664;
  wire [7:0]ap_reg_pp0_iter5_src_kernel_win_0_va_7_reg_1670;
  wire ap_reg_pp0_iter6_or_cond_i_reg_1580;
  wire [7:0]ap_reg_pp0_iter6_src_kernel_win_0_va_6_reg_1664;
  wire ap_reg_pp0_iter7_or_cond_i_reg_1580;
  wire ap_reg_pp0_iter8_or_cond_i_reg_1580;
  wire ap_reg_pp0_iter9_or_cond_i_reg_1580;
  wire \ap_reg_pp0_iter9_or_cond_i_reg_1580_reg[0]_0 ;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire brmerge_fu_939_p2;
  wire brmerge_reg_1598;
  wire brmerge_reg_15980;
  wire [0:0]\brmerge_reg_1598_reg[0]_0 ;
  wire [0:0]\brmerge_reg_1598_reg[0]_1 ;
  wire ce1111_out;
  wire [1:0]col_assign_3_t_reg_1611;
  wire col_assign_3_t_reg_16110;
  wire [1:0]\col_assign_3_t_reg_1611_reg[1]_0 ;
  wire [7:0]col_buf_0_val_0_0_fu_987_p3;
  wire [7:0]col_buf_0_val_0_0_reg_1635;
  wire col_buf_0_val_0_0_reg_16350;
  wire [7:0]col_buf_0_val_1_0_fu_1005_p3;
  wire [7:0]col_buf_0_val_1_0_reg_1648;
  wire [7:0]col_buf_0_val_2_0_fu_1023_p3;
  wire [7:0]col_buf_0_val_2_0_reg_1656;
  wire exitcond388_i_fu_804_p2;
  wire exitcond388_i_fu_804_p2_carry_n_1;
  wire exitcond388_i_fu_804_p2_carry_n_2;
  wire exitcond388_i_fu_804_p2_carry_n_3;
  wire exitcond388_i_reg_1553;
  wire \exitcond388_i_reg_1553[0]_i_1__0_n_0 ;
  wire [3:0]\exitcond388_i_reg_1553_reg[0]_0 ;
  wire exitcond389_i_fu_472_p2;
  wire exitcond389_i_fu_472_p2_carry_0;
  wire exitcond389_i_fu_472_p2_carry_1;
  wire exitcond389_i_fu_472_p2_carry_2;
  wire exitcond389_i_fu_472_p2_carry_3;
  wire exitcond389_i_fu_472_p2_carry_i_2__0_n_0;
  wire exitcond389_i_fu_472_p2_carry_i_3__0_n_0;
  wire exitcond389_i_fu_472_p2_carry_i_5__0_n_0;
  wire exitcond389_i_fu_472_p2_carry_n_1;
  wire exitcond389_i_fu_472_p2_carry_n_2;
  wire exitcond389_i_fu_472_p2_carry_n_3;
  wire grp_Filter2D_fu_96_p_src_data_stream_V_read;
  wire grp_fu_1216_ce;
  wire [10:0]i_V_fu_477_p2;
  wire [10:0]i_V_reg_1430;
  wire \i_V_reg_1430[10]_i_2__0_n_0 ;
  wire \i_V_reg_1430[2]_i_1__0_n_0 ;
  wire \i_V_reg_1430[4]_i_1__0_n_0 ;
  wire \i_V_reg_1430[5]_i_1__0_n_0 ;
  wire \i_V_reg_1430[6]_i_1__0_n_0 ;
  wire \i_V_reg_1430[6]_i_2__0_n_0 ;
  wire \i_V_reg_1430[7]_i_1__0_n_0 ;
  wire \i_V_reg_1430[8]_i_1__0_n_0 ;
  wire icmp_fu_503_p2;
  wire \icmp_reg_1444[0]_i_2__0_n_0 ;
  wire \icmp_reg_1444_reg_n_0_[0] ;
  wire [1:0]int_ap_start_reg;
  wire [10:9]j_V_fu_809_p2;
  wire k_buf_0_val_3_ce0;
  wire [7:0]k_buf_0_val_3_load_reg_1630;
  wire k_buf_0_val_3_load_reg_16300;
  wire [7:0]k_buf_0_val_3_q0;
  wire [7:0]k_buf_0_val_4_load_reg_1643;
  wire [7:0]k_buf_0_val_4_q0;
  wire k_buf_0_val_5_U_n_9;
  wire [10:0]k_buf_0_val_5_addr_reg_1624;
  wire [7:0]k_buf_0_val_5_q0;
  wire mOutPtr110_out;
  wire or_cond_i_fu_867_p2;
  wire or_cond_i_i_reg_1584;
  wire or_cond_i_reg_1580;
  wire p_0_in;
  wire p_0_in14_out;
  wire p_Val2_4_0_1_reg_17010;
  wire p_Val2_4_0_1_reg_1701_reg_n_106;
  wire p_Val2_4_0_1_reg_1701_reg_n_107;
  wire p_Val2_4_0_1_reg_1701_reg_n_108;
  wire p_Val2_4_0_1_reg_1701_reg_n_109;
  wire p_Val2_4_0_1_reg_1701_reg_n_110;
  wire p_Val2_4_0_1_reg_1701_reg_n_111;
  wire p_Val2_4_0_1_reg_1701_reg_n_112;
  wire p_Val2_4_0_1_reg_1701_reg_n_113;
  wire p_Val2_4_0_1_reg_1701_reg_n_114;
  wire p_Val2_4_0_1_reg_1701_reg_n_115;
  wire p_Val2_4_0_1_reg_1701_reg_n_116;
  wire p_Val2_4_0_1_reg_1701_reg_n_117;
  wire p_Val2_4_0_1_reg_1701_reg_n_118;
  wire p_Val2_4_0_1_reg_1701_reg_n_119;
  wire p_Val2_4_0_1_reg_1701_reg_n_120;
  wire p_Val2_4_0_1_reg_1701_reg_n_121;
  wire p_Val2_4_0_1_reg_1701_reg_n_122;
  wire p_Val2_4_0_1_reg_1701_reg_n_123;
  wire p_Val2_4_0_1_reg_1701_reg_n_124;
  wire p_Val2_4_0_1_reg_1701_reg_n_125;
  wire p_Val2_4_0_1_reg_1701_reg_n_126;
  wire p_Val2_4_0_1_reg_1701_reg_n_127;
  wire p_Val2_4_0_1_reg_1701_reg_n_128;
  wire p_Val2_4_0_1_reg_1701_reg_n_129;
  wire p_Val2_4_0_1_reg_1701_reg_n_130;
  wire p_Val2_4_0_1_reg_1701_reg_n_131;
  wire p_Val2_4_0_1_reg_1701_reg_n_132;
  wire p_Val2_4_0_1_reg_1701_reg_n_133;
  wire p_Val2_4_0_1_reg_1701_reg_n_134;
  wire p_Val2_4_0_1_reg_1701_reg_n_135;
  wire p_Val2_4_0_1_reg_1701_reg_n_136;
  wire p_Val2_4_0_1_reg_1701_reg_n_137;
  wire p_Val2_4_0_1_reg_1701_reg_n_138;
  wire p_Val2_4_0_1_reg_1701_reg_n_139;
  wire p_Val2_4_0_1_reg_1701_reg_n_140;
  wire p_Val2_4_0_1_reg_1701_reg_n_141;
  wire p_Val2_4_0_1_reg_1701_reg_n_142;
  wire p_Val2_4_0_1_reg_1701_reg_n_143;
  wire p_Val2_4_0_1_reg_1701_reg_n_144;
  wire p_Val2_4_0_1_reg_1701_reg_n_145;
  wire p_Val2_4_0_1_reg_1701_reg_n_146;
  wire p_Val2_4_0_1_reg_1701_reg_n_147;
  wire p_Val2_4_0_1_reg_1701_reg_n_148;
  wire p_Val2_4_0_1_reg_1701_reg_n_149;
  wire p_Val2_4_0_1_reg_1701_reg_n_150;
  wire p_Val2_4_0_1_reg_1701_reg_n_151;
  wire p_Val2_4_0_1_reg_1701_reg_n_152;
  wire p_Val2_4_0_1_reg_1701_reg_n_153;
  wire p_Val2_4_0_2_reg_17160;
  wire p_Val2_4_0_2_reg_1716_reg_n_100;
  wire p_Val2_4_0_2_reg_1716_reg_n_101;
  wire p_Val2_4_0_2_reg_1716_reg_n_102;
  wire p_Val2_4_0_2_reg_1716_reg_n_103;
  wire p_Val2_4_0_2_reg_1716_reg_n_104;
  wire p_Val2_4_0_2_reg_1716_reg_n_105;
  wire p_Val2_4_0_2_reg_1716_reg_n_95;
  wire p_Val2_4_0_2_reg_1716_reg_n_96;
  wire p_Val2_4_0_2_reg_1716_reg_n_97;
  wire p_Val2_4_0_2_reg_1716_reg_n_98;
  wire p_Val2_4_0_2_reg_1716_reg_n_99;
  wire p_Val2_4_1_1_reg_17310;
  wire p_Val2_4_1_1_reg_1731_reg_n_106;
  wire p_Val2_4_1_1_reg_1731_reg_n_107;
  wire p_Val2_4_1_1_reg_1731_reg_n_108;
  wire p_Val2_4_1_1_reg_1731_reg_n_109;
  wire p_Val2_4_1_1_reg_1731_reg_n_110;
  wire p_Val2_4_1_1_reg_1731_reg_n_111;
  wire p_Val2_4_1_1_reg_1731_reg_n_112;
  wire p_Val2_4_1_1_reg_1731_reg_n_113;
  wire p_Val2_4_1_1_reg_1731_reg_n_114;
  wire p_Val2_4_1_1_reg_1731_reg_n_115;
  wire p_Val2_4_1_1_reg_1731_reg_n_116;
  wire p_Val2_4_1_1_reg_1731_reg_n_117;
  wire p_Val2_4_1_1_reg_1731_reg_n_118;
  wire p_Val2_4_1_1_reg_1731_reg_n_119;
  wire p_Val2_4_1_1_reg_1731_reg_n_120;
  wire p_Val2_4_1_1_reg_1731_reg_n_121;
  wire p_Val2_4_1_1_reg_1731_reg_n_122;
  wire p_Val2_4_1_1_reg_1731_reg_n_123;
  wire p_Val2_4_1_1_reg_1731_reg_n_124;
  wire p_Val2_4_1_1_reg_1731_reg_n_125;
  wire p_Val2_4_1_1_reg_1731_reg_n_126;
  wire p_Val2_4_1_1_reg_1731_reg_n_127;
  wire p_Val2_4_1_1_reg_1731_reg_n_128;
  wire p_Val2_4_1_1_reg_1731_reg_n_129;
  wire p_Val2_4_1_1_reg_1731_reg_n_130;
  wire p_Val2_4_1_1_reg_1731_reg_n_131;
  wire p_Val2_4_1_1_reg_1731_reg_n_132;
  wire p_Val2_4_1_1_reg_1731_reg_n_133;
  wire p_Val2_4_1_1_reg_1731_reg_n_134;
  wire p_Val2_4_1_1_reg_1731_reg_n_135;
  wire p_Val2_4_1_1_reg_1731_reg_n_136;
  wire p_Val2_4_1_1_reg_1731_reg_n_137;
  wire p_Val2_4_1_1_reg_1731_reg_n_138;
  wire p_Val2_4_1_1_reg_1731_reg_n_139;
  wire p_Val2_4_1_1_reg_1731_reg_n_140;
  wire p_Val2_4_1_1_reg_1731_reg_n_141;
  wire p_Val2_4_1_1_reg_1731_reg_n_142;
  wire p_Val2_4_1_1_reg_1731_reg_n_143;
  wire p_Val2_4_1_1_reg_1731_reg_n_144;
  wire p_Val2_4_1_1_reg_1731_reg_n_145;
  wire p_Val2_4_1_1_reg_1731_reg_n_146;
  wire p_Val2_4_1_1_reg_1731_reg_n_147;
  wire p_Val2_4_1_1_reg_1731_reg_n_148;
  wire p_Val2_4_1_1_reg_1731_reg_n_149;
  wire p_Val2_4_1_1_reg_1731_reg_n_150;
  wire p_Val2_4_1_1_reg_1731_reg_n_151;
  wire p_Val2_4_1_1_reg_1731_reg_n_152;
  wire p_Val2_4_1_1_reg_1731_reg_n_153;
  wire [10:1]p_assign_2_fu_897_p2;
  wire p_assign_2_fu_897_p2_carry__0_i_5__0_n_0;
  wire p_assign_2_fu_897_p2_carry__0_i_6__0_n_0;
  wire p_assign_2_fu_897_p2_carry__0_i_7__0_n_0;
  wire p_assign_2_fu_897_p2_carry__0_i_8__0_n_0;
  wire p_assign_2_fu_897_p2_carry__0_n_0;
  wire p_assign_2_fu_897_p2_carry__0_n_1;
  wire p_assign_2_fu_897_p2_carry__0_n_2;
  wire p_assign_2_fu_897_p2_carry__0_n_3;
  wire p_assign_2_fu_897_p2_carry__1_i_2__0_n_0;
  wire p_assign_2_fu_897_p2_carry__1_i_3__0_n_0;
  wire p_assign_2_fu_897_p2_carry__1_n_3;
  wire p_assign_2_fu_897_p2_carry_i_1__0_n_0;
  wire p_assign_2_fu_897_p2_carry_i_5__0_n_0;
  wire p_assign_2_fu_897_p2_carry_i_6__0_n_0;
  wire p_assign_2_fu_897_p2_carry_i_7__0_n_0;
  wire p_assign_2_fu_897_p2_carry_i_8__0_n_0;
  wire p_assign_2_fu_897_p2_carry_n_0;
  wire p_assign_2_fu_897_p2_carry_n_1;
  wire p_assign_2_fu_897_p2_carry_n_2;
  wire p_assign_2_fu_897_p2_carry_n_3;
  wire [11:1]p_assign_6_1_fu_546_p2;
  wire [0:0]\p_assign_6_1_reg_1482_reg[0]_0 ;
  wire [8:0]\p_assign_6_1_reg_1482_reg[10]_0 ;
  wire \p_assign_6_1_reg_1482_reg[11]_0 ;
  wire \p_assign_6_1_reg_1482_reg[1]_0 ;
  wire [11:2]p_assign_6_2_fu_566_p2;
  wire \p_assign_6_2_reg_1500[10]_i_2__0_n_0 ;
  wire \p_assign_6_2_reg_1500_reg[0]_0 ;
  wire [9:0]\p_assign_6_2_reg_1500_reg[10]_0 ;
  wire \p_assign_6_2_reg_1500_reg[11]_0 ;
  wire [11:1]p_assign_7_1_fu_560_p2;
  wire [11:2]p_assign_7_1_reg_1495;
  wire \p_assign_7_1_reg_1495[10]_i_1__0_n_0 ;
  wire \p_assign_7_1_reg_1495[3]_i_1__0_n_0 ;
  wire \p_assign_7_1_reg_1495[4]_i_1__0_n_0 ;
  wire \p_assign_7_1_reg_1495[5]_i_1__0_n_0 ;
  wire \p_assign_7_1_reg_1495[6]_i_1__0_n_0 ;
  wire \p_assign_7_1_reg_1495[8]_i_1__0_n_0 ;
  wire \p_assign_7_1_reg_1495[9]_i_1__0_n_0 ;
  wire \p_assign_7_1_reg_1495_reg[1]_0 ;
  wire [8:3]p_assign_7_2_fu_580_p2;
  wire [11:2]p_assign_7_2_reg_1513;
  wire \p_assign_7_2_reg_1513[10]_i_1__0_n_0 ;
  wire \p_assign_7_2_reg_1513[11]_i_1__0_n_0 ;
  wire \p_assign_7_2_reg_1513[9]_i_1__0_n_0 ;
  wire [2:2]p_assign_7_fu_540_p2;
  wire [10:1]p_assign_7_reg_1477;
  wire \p_assign_7_reg_1477[10]_i_1__0_n_0 ;
  wire \p_assign_7_reg_1477[3]_i_1__0_n_0 ;
  wire \p_assign_7_reg_1477[4]_i_1__0_n_0 ;
  wire \p_assign_7_reg_1477[5]_i_1__0_n_0 ;
  wire \p_assign_7_reg_1477[6]_i_1__0_n_0 ;
  wire \p_assign_7_reg_1477[7]_i_1__0_n_0 ;
  wire \p_assign_7_reg_1477[8]_i_1__0_n_0 ;
  wire \p_assign_7_reg_1477[9]_i_1__0_n_0 ;
  wire [11:0]p_dst_data_stream_V_din;
  wire [10:10]p_p2_i_i_fu_859_p3;
  wire \p_p2_i_i_reg_1574[9]_i_1__0_n_0 ;
  wire [0:0]\p_p2_i_i_reg_1574_reg[10]_0 ;
  wire [0:0]\p_p2_i_i_reg_1574_reg[1]_0 ;
  wire \p_p2_i_i_reg_1574_reg[2]_0 ;
  wire \p_p2_i_i_reg_1574_reg[3]_0 ;
  wire \p_p2_i_i_reg_1574_reg[4]_0 ;
  wire \p_p2_i_i_reg_1574_reg[5]_0 ;
  wire \p_p2_i_i_reg_1574_reg[6]_0 ;
  wire \p_p2_i_i_reg_1574_reg[7]_0 ;
  wire \p_p2_i_i_reg_1574_reg[8]_0 ;
  wire \p_p2_i_i_reg_1574_reg[9]_0 ;
  wire [7:0]reg_331;
  wire [7:0]\reg_331_reg[7]_0 ;
  wire rev_reg_1533;
  wire \rev_reg_1533[0]_i_1__0_n_0 ;
  wire [7:0]right_border_buf_0_1_fu_174;
  wire [7:0]right_border_buf_0_2_fu_178;
  wire [7:0]right_border_buf_0_3_fu_182;
  wire [7:0]right_border_buf_0_4_fu_186;
  wire [7:0]right_border_buf_0_5_fu_190;
  wire [7:0]right_border_buf_0_s_fu_170;
  wire [1:0]row_assign_10_1_t_reg_1543;
  wire row_assign_10_1_t_reg_15430;
  wire [1:0]\row_assign_10_1_t_reg_1543_reg[1]_0 ;
  wire [0:0]row_assign_10_2_t_fu_796_p2;
  wire [1:0]row_assign_10_2_t_reg_1548;
  wire \row_assign_10_2_t_reg_1548_reg[0]_0 ;
  wire sobel_gy_data_stream_full_n;
  wire src2_data_stream_0_s_empty_n;
  wire src2_data_stream_0_s_full_n;
  wire [7:0]src_kernel_win_0_va_16_reg_1686;
  wire \src_kernel_win_0_va_16_reg_1686[7]_i_1__0_n_0 ;
  wire src_kernel_win_0_va_1_fu_1500;
  wire [7:0]src_kernel_win_0_va_2_fu_154;
  wire [7:0]src_kernel_win_0_va_4_fu_162;
  wire \src_kernel_win_0_va_4_fu_162[7]_i_1__0_n_0 ;
  wire [7:0]src_kernel_win_0_va_6_fu_1074_p3;
  wire [7:0]src_kernel_win_0_va_6_reg_1664;
  wire [7:0]src_kernel_win_0_va_7_fu_1088_p3;
  wire [7:0]src_kernel_win_0_va_7_reg_1670;
  wire [7:0]src_kernel_win_0_va_8_fu_1102_p3;
  wire src_kernel_win_0_va_9_reg_16960;
  wire [7:0]src_kernel_win_0_va_fu_146;
  wire t_V_3_reg_320;
  wire t_V_3_reg_3200;
  wire \t_V_3_reg_320[10]_i_4__0_n_0 ;
  wire \t_V_3_reg_320[1]_i_1__0_n_0 ;
  wire \t_V_3_reg_320[2]_i_1__0_n_0 ;
  wire \t_V_3_reg_320[3]_i_1__0_n_0 ;
  wire \t_V_3_reg_320[4]_i_1__0_n_0 ;
  wire \t_V_3_reg_320[5]_i_1__0_n_0 ;
  wire \t_V_3_reg_320[6]_i_1__0_n_0 ;
  wire \t_V_3_reg_320[7]_i_1__0_n_0 ;
  wire \t_V_3_reg_320[8]_i_1__0_n_0 ;
  wire [10:0]\t_V_3_reg_320_reg[10]_0 ;
  wire [8:8]t_V_reg_309;
  wire t_V_reg_309_0;
  wire tmp23_reg_17410;
  wire tmp23_reg_1741_reg_n_100;
  wire tmp23_reg_1741_reg_n_101;
  wire tmp23_reg_1741_reg_n_102;
  wire tmp23_reg_1741_reg_n_103;
  wire tmp23_reg_1741_reg_n_104;
  wire tmp23_reg_1741_reg_n_105;
  wire tmp23_reg_1741_reg_n_94;
  wire tmp23_reg_1741_reg_n_95;
  wire tmp23_reg_1741_reg_n_96;
  wire tmp23_reg_1741_reg_n_97;
  wire tmp23_reg_1741_reg_n_98;
  wire tmp23_reg_1741_reg_n_99;
  wire tmp24_reg_1746_reg_n_100;
  wire tmp24_reg_1746_reg_n_101;
  wire tmp24_reg_1746_reg_n_102;
  wire tmp24_reg_1746_reg_n_103;
  wire tmp24_reg_1746_reg_n_104;
  wire tmp24_reg_1746_reg_n_105;
  wire tmp24_reg_1746_reg_n_95;
  wire tmp24_reg_1746_reg_n_96;
  wire tmp24_reg_1746_reg_n_97;
  wire tmp24_reg_1746_reg_n_98;
  wire tmp24_reg_1746_reg_n_99;
  wire tmp25_reg_1736_reg_n_100;
  wire tmp25_reg_1736_reg_n_101;
  wire tmp25_reg_1736_reg_n_102;
  wire tmp25_reg_1736_reg_n_103;
  wire tmp25_reg_1736_reg_n_104;
  wire tmp25_reg_1736_reg_n_105;
  wire tmp25_reg_1736_reg_n_96;
  wire tmp25_reg_1736_reg_n_97;
  wire tmp25_reg_1736_reg_n_98;
  wire tmp25_reg_1736_reg_n_99;
  wire [1:1]tmp_116_fu_721_p3;
  wire [0:0]tmp_116_reg_1518;
  wire tmp_116_reg_15180;
  wire [1:0]\tmp_116_reg_1518_reg[1]_0 ;
  wire [0:0]\tmp_116_reg_1518_reg[1]_1 ;
  wire \tmp_116_reg_1518_reg[1]_2 ;
  wire [0:0]tmp_117_fu_787_p2;
  wire [1:1]tmp_117_reg_1538;
  wire \tmp_121_reg_1568[0]_i_3__0_n_0 ;
  wire \tmp_121_reg_1568_reg[0]_0 ;
  wire [10:1]tmp_123_fu_935_p1;
  wire \tmp_190_1_reg_1453[0]_i_1__0_n_0 ;
  wire \tmp_190_1_reg_1453[0]_i_2__0_n_0 ;
  wire \tmp_190_1_reg_1453_reg_n_0_[0] ;
  wire tmp_216_1_fu_641_p2;
  wire [3:0]tmp_216_1_fu_641_p2_carry__0_0;
  wire tmp_216_1_fu_641_p2_carry__0_i_4__0_n_0;
  wire tmp_216_1_fu_641_p2_carry__0_n_3;
  wire tmp_216_1_fu_641_p2_carry_i_5__0_n_0;
  wire tmp_216_1_fu_641_p2_carry_i_6__0_n_0;
  wire tmp_216_1_fu_641_p2_carry_i_7__0_n_0;
  wire tmp_216_1_fu_641_p2_carry_i_8__0_n_0;
  wire tmp_216_1_fu_641_p2_carry_n_0;
  wire tmp_216_1_fu_641_p2_carry_n_1;
  wire tmp_216_1_fu_641_p2_carry_n_2;
  wire tmp_216_1_fu_641_p2_carry_n_3;
  wire tmp_216_2_fu_678_p2;
  wire [3:0]tmp_216_2_fu_678_p2_carry__0_0;
  wire tmp_216_2_fu_678_p2_carry__0_i_4__0_n_0;
  wire tmp_216_2_fu_678_p2_carry__0_n_3;
  wire tmp_216_2_fu_678_p2_carry_i_5__0_n_0;
  wire tmp_216_2_fu_678_p2_carry_i_6__0_n_0;
  wire tmp_216_2_fu_678_p2_carry_i_7__0_n_0;
  wire tmp_216_2_fu_678_p2_carry_i_8__0_n_0;
  wire tmp_216_2_fu_678_p2_carry_n_0;
  wire tmp_216_2_fu_678_p2_carry_n_1;
  wire tmp_216_2_fu_678_p2_carry_n_2;
  wire tmp_216_2_fu_678_p2_carry_n_3;
  wire tmp_226_1_fu_656_p2_carry__0_i_1__0_n_0;
  wire tmp_226_1_fu_656_p2_carry__0_i_2__0_n_0;
  wire tmp_226_1_fu_656_p2_carry__0_i_3__0_n_0;
  wire tmp_226_1_fu_656_p2_carry__0_i_4__0_n_0;
  wire tmp_226_1_fu_656_p2_carry__0_i_5__0_n_0;
  wire tmp_226_1_fu_656_p2_carry__0_i_6__0_n_0;
  wire tmp_226_1_fu_656_p2_carry__0_n_2;
  wire tmp_226_1_fu_656_p2_carry__0_n_3;
  wire tmp_226_1_fu_656_p2_carry_i_10__0_n_0;
  wire tmp_226_1_fu_656_p2_carry_i_11__0_n_0;
  wire tmp_226_1_fu_656_p2_carry_i_12__0_n_0;
  wire tmp_226_1_fu_656_p2_carry_i_13__0_n_0;
  wire tmp_226_1_fu_656_p2_carry_i_14__0_n_0;
  wire tmp_226_1_fu_656_p2_carry_i_1__0_n_0;
  wire tmp_226_1_fu_656_p2_carry_i_2__0_n_0;
  wire tmp_226_1_fu_656_p2_carry_i_3__0_n_0;
  wire tmp_226_1_fu_656_p2_carry_i_4__0_n_0;
  wire tmp_226_1_fu_656_p2_carry_i_5__0_n_0;
  wire tmp_226_1_fu_656_p2_carry_i_6__0_n_0;
  wire tmp_226_1_fu_656_p2_carry_i_7__0_n_0;
  wire tmp_226_1_fu_656_p2_carry_i_8__0_n_0;
  wire tmp_226_1_fu_656_p2_carry_i_9__0_n_0;
  wire tmp_226_1_fu_656_p2_carry_n_0;
  wire tmp_226_1_fu_656_p2_carry_n_1;
  wire tmp_226_1_fu_656_p2_carry_n_2;
  wire tmp_226_1_fu_656_p2_carry_n_3;
  wire [11:0]tmp_226_2_fu_693_p2_carry__0_0;
  wire tmp_226_2_fu_693_p2_carry__0_i_1__0_n_0;
  wire tmp_226_2_fu_693_p2_carry__0_i_2__0_n_0;
  wire tmp_226_2_fu_693_p2_carry__0_i_3__0_n_0;
  wire tmp_226_2_fu_693_p2_carry__0_i_4__0_n_0;
  wire tmp_226_2_fu_693_p2_carry__0_i_5__0_n_0;
  wire tmp_226_2_fu_693_p2_carry__0_i_6__0_n_0;
  wire tmp_226_2_fu_693_p2_carry__0_n_2;
  wire tmp_226_2_fu_693_p2_carry__0_n_3;
  wire tmp_226_2_fu_693_p2_carry_i_10__0_n_0;
  wire tmp_226_2_fu_693_p2_carry_i_11__0_n_0;
  wire tmp_226_2_fu_693_p2_carry_i_12__0_n_0;
  wire tmp_226_2_fu_693_p2_carry_i_13__0_n_0;
  wire tmp_226_2_fu_693_p2_carry_i_14__0_n_0;
  wire tmp_226_2_fu_693_p2_carry_i_1__0_n_0;
  wire tmp_226_2_fu_693_p2_carry_i_2__0_n_0;
  wire tmp_226_2_fu_693_p2_carry_i_3__0_n_0;
  wire tmp_226_2_fu_693_p2_carry_i_4__0_n_0;
  wire tmp_226_2_fu_693_p2_carry_i_5__0_n_0;
  wire tmp_226_2_fu_693_p2_carry_i_6__0_n_0;
  wire tmp_226_2_fu_693_p2_carry_i_7__0_n_0;
  wire tmp_226_2_fu_693_p2_carry_i_8__0_n_0;
  wire tmp_226_2_fu_693_p2_carry_i_9__0_n_0;
  wire tmp_226_2_fu_693_p2_carry_n_0;
  wire tmp_226_2_fu_693_p2_carry_n_1;
  wire tmp_226_2_fu_693_p2_carry_n_2;
  wire tmp_226_2_fu_693_p2_carry_n_3;
  wire tmp_58_fu_483_p2;
  wire tmp_58_fu_483_p2_carry__0_i_2__0_n_0;
  wire tmp_58_fu_483_p2_carry__0_i_4__0_n_0;
  wire tmp_58_fu_483_p2_carry__0_n_3;
  wire tmp_58_fu_483_p2_carry_i_1__0_n_0;
  wire tmp_58_fu_483_p2_carry_i_2__0_n_0;
  wire tmp_58_fu_483_p2_carry_i_3__0_n_0;
  wire tmp_58_fu_483_p2_carry_i_8__0_n_0;
  wire tmp_58_fu_483_p2_carry_n_0;
  wire tmp_58_fu_483_p2_carry_n_1;
  wire tmp_58_fu_483_p2_carry_n_2;
  wire tmp_58_fu_483_p2_carry_n_3;
  wire [0:0]\tmp_58_reg_1435_reg[0]_0 ;
  wire [2:0]\tmp_58_reg_1435_reg[0]_1 ;
  wire [0:0]\tmp_58_reg_1435_reg[0]_2 ;
  wire [0:0]\tmp_58_reg_1435_reg[0]_3 ;
  wire \tmp_60_reg_1449[0]_i_1__0_n_0 ;
  wire \tmp_60_reg_1449_reg_n_0_[0] ;
  wire tmp_61_fu_521_p2;
  wire tmp_61_fu_521_p2_carry__0_i_1__0_n_0;
  wire tmp_61_fu_521_p2_carry__0_i_2__0_n_0;
  wire tmp_61_fu_521_p2_carry__0_i_4__0_n_0;
  wire tmp_61_fu_521_p2_carry__0_n_3;
  wire tmp_61_fu_521_p2_carry_i_1__0_n_0;
  wire tmp_61_fu_521_p2_carry_i_3__0_n_0;
  wire tmp_61_fu_521_p2_carry_i_4__0_n_0;
  wire tmp_61_fu_521_p2_carry_i_8__0_n_0;
  wire tmp_61_fu_521_p2_carry_n_0;
  wire tmp_61_fu_521_p2_carry_n_1;
  wire tmp_61_fu_521_p2_carry_n_2;
  wire tmp_61_fu_521_p2_carry_n_3;
  wire tmp_61_reg_1457;
  wire [0:0]\tmp_61_reg_1457_reg[0]_0 ;
  wire [2:0]\tmp_61_reg_1457_reg[0]_1 ;
  wire [0:0]\tmp_61_reg_1457_reg[0]_2 ;
  wire tmp_65_fu_880_p2;
  wire [11:0]tmp_65_fu_880_p2_carry__0_0;
  wire tmp_65_fu_880_p2_carry__0_i_1__0_n_0;
  wire tmp_65_fu_880_p2_carry__0_i_4__0_n_0;
  wire tmp_65_fu_880_p2_carry__0_n_3;
  wire tmp_65_fu_880_p2_carry_i_5__0_n_0;
  wire tmp_65_fu_880_p2_carry_i_6__0_n_0;
  wire tmp_65_fu_880_p2_carry_i_7__0_n_0;
  wire tmp_65_fu_880_p2_carry_i_8__0_n_0;
  wire tmp_65_fu_880_p2_carry_n_0;
  wire tmp_65_fu_880_p2_carry_n_1;
  wire tmp_65_fu_880_p2_carry_n_2;
  wire tmp_65_fu_880_p2_carry_n_3;
  wire tmp_67_fu_893_p2;
  wire [3:0]tmp_67_fu_893_p2_carry__0_0;
  wire tmp_67_fu_893_p2_carry__0_i_4__0_n_0;
  wire tmp_67_fu_893_p2_carry__0_n_3;
  wire tmp_67_fu_893_p2_carry_i_5__0_n_0;
  wire tmp_67_fu_893_p2_carry_i_6__0_n_0;
  wire tmp_67_fu_893_p2_carry_i_7__0_n_0;
  wire tmp_67_fu_893_p2_carry_i_8__0_n_0;
  wire tmp_67_fu_893_p2_carry_n_0;
  wire tmp_67_fu_893_p2_carry_n_1;
  wire tmp_67_fu_893_p2_carry_n_2;
  wire tmp_67_fu_893_p2_carry_n_3;
  wire [11:2]tmp_68_fu_526_p2;
  wire \tmp_68_reg_1464[10]_i_2__0_n_0 ;
  wire \tmp_68_reg_1464[7]_i_1__0_n_0 ;
  wire [8:0]\tmp_68_reg_1464_reg[10]_0 ;
  wire \tmp_68_reg_1464_reg[11]_0 ;
  wire tmp_70_fu_599_p2;
  wire [3:0]tmp_70_fu_599_p2_carry__0_0;
  wire tmp_70_fu_599_p2_carry__0_i_4__0_n_0;
  wire tmp_70_fu_599_p2_carry__0_n_3;
  wire tmp_70_fu_599_p2_carry_i_5__0_n_0;
  wire tmp_70_fu_599_p2_carry_i_6__0_n_0;
  wire tmp_70_fu_599_p2_carry_i_7__0_n_0;
  wire tmp_70_fu_599_p2_carry_i_8__0_n_0;
  wire tmp_70_fu_599_p2_carry_n_0;
  wire tmp_70_fu_599_p2_carry_n_1;
  wire tmp_70_fu_599_p2_carry_n_2;
  wire tmp_70_fu_599_p2_carry_n_3;
  wire tmp_72_fu_618_p2_carry__0_i_1__0_n_0;
  wire tmp_72_fu_618_p2_carry__0_i_2__0_n_0;
  wire tmp_72_fu_618_p2_carry__0_i_3__0_n_0;
  wire tmp_72_fu_618_p2_carry__0_i_4__0_n_0;
  wire tmp_72_fu_618_p2_carry__0_i_5__0_n_0;
  wire tmp_72_fu_618_p2_carry__0_i_6__0_n_0;
  wire tmp_72_fu_618_p2_carry__0_n_2;
  wire tmp_72_fu_618_p2_carry__0_n_3;
  wire tmp_72_fu_618_p2_carry_i_10__0_n_0;
  wire tmp_72_fu_618_p2_carry_i_11__0_n_0;
  wire tmp_72_fu_618_p2_carry_i_12__0_n_0;
  wire tmp_72_fu_618_p2_carry_i_13__0_n_0;
  wire tmp_72_fu_618_p2_carry_i_14__0_n_0;
  wire tmp_72_fu_618_p2_carry_i_1__0_n_0;
  wire tmp_72_fu_618_p2_carry_i_2__0_n_0;
  wire tmp_72_fu_618_p2_carry_i_3__0_n_0;
  wire tmp_72_fu_618_p2_carry_i_4__0_n_0;
  wire tmp_72_fu_618_p2_carry_i_5__0_n_0;
  wire tmp_72_fu_618_p2_carry_i_6__0_n_0;
  wire tmp_72_fu_618_p2_carry_i_7__0_n_0;
  wire tmp_72_fu_618_p2_carry_i_8__0_n_0;
  wire tmp_72_fu_618_p2_carry_i_9__0_n_0;
  wire tmp_72_fu_618_p2_carry_n_0;
  wire tmp_72_fu_618_p2_carry_n_1;
  wire tmp_72_fu_618_p2_carry_n_2;
  wire tmp_72_fu_618_p2_carry_n_3;
  wire [1:1]tmp_77_fu_745_p3;
  wire [1:0]\tmp_77_reg_1523_reg[1]_0 ;
  wire [1:0]\tmp_77_reg_1523_reg[1]_1 ;
  wire [0:0]\tmp_77_reg_1523_reg[1]_2 ;
  wire \tmp_77_reg_1523_reg[1]_3 ;
  wire [1:1]tmp_80_fu_769_p3;
  wire [1:0]tmp_80_reg_1528;
  wire [1:0]\tmp_80_reg_1528_reg[1]_0 ;
  wire [0:0]\tmp_80_reg_1528_reg[1]_1 ;
  wire ult_reg_1439;
  wire [10:2]x_reg_1588;
  wire [0:0]\x_reg_1588_reg[10]_0 ;
  wire [1:0]\x_reg_1588_reg[10]_1 ;
  wire [0:0]\x_reg_1588_reg[10]_2 ;
  wire [2:0]\x_reg_1588_reg[4]_0 ;
  wire [3:0]\x_reg_1588_reg[8]_0 ;
  wire [3:3]\NLW_SRL_SIG_reg[0][13]_i_2_CO_UNCONNECTED ;
  wire [3:0]NLW_exitcond388_i_fu_804_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_exitcond389_i_fu_472_p2_carry_O_UNCONNECTED;
  wire NLW_p_Val2_4_0_1_reg_1701_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_Val2_4_0_1_reg_1701_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_Val2_4_0_1_reg_1701_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_Val2_4_0_1_reg_1701_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_Val2_4_0_1_reg_1701_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_Val2_4_0_1_reg_1701_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_Val2_4_0_1_reg_1701_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_Val2_4_0_1_reg_1701_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_Val2_4_0_1_reg_1701_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_Val2_4_0_1_reg_1701_reg_P_UNCONNECTED;
  wire NLW_p_Val2_4_0_2_reg_1716_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_Val2_4_0_2_reg_1716_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_Val2_4_0_2_reg_1716_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_Val2_4_0_2_reg_1716_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_Val2_4_0_2_reg_1716_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_Val2_4_0_2_reg_1716_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_Val2_4_0_2_reg_1716_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_Val2_4_0_2_reg_1716_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_Val2_4_0_2_reg_1716_reg_CARRYOUT_UNCONNECTED;
  wire [47:11]NLW_p_Val2_4_0_2_reg_1716_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_Val2_4_0_2_reg_1716_reg_PCOUT_UNCONNECTED;
  wire NLW_p_Val2_4_1_1_reg_1731_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_Val2_4_1_1_reg_1731_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_Val2_4_1_1_reg_1731_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_Val2_4_1_1_reg_1731_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_Val2_4_1_1_reg_1731_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_Val2_4_1_1_reg_1731_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_Val2_4_1_1_reg_1731_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_Val2_4_1_1_reg_1731_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_Val2_4_1_1_reg_1731_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_Val2_4_1_1_reg_1731_reg_P_UNCONNECTED;
  wire [3:1]NLW_p_assign_2_fu_897_p2_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_p_assign_2_fu_897_p2_carry__1_O_UNCONNECTED;
  wire NLW_tmp23_reg_1741_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp23_reg_1741_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp23_reg_1741_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp23_reg_1741_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp23_reg_1741_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp23_reg_1741_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp23_reg_1741_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp23_reg_1741_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp23_reg_1741_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_tmp23_reg_1741_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp23_reg_1741_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp24_reg_1746_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp24_reg_1746_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp24_reg_1746_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp24_reg_1746_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp24_reg_1746_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp24_reg_1746_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp24_reg_1746_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp24_reg_1746_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp24_reg_1746_reg_CARRYOUT_UNCONNECTED;
  wire [47:11]NLW_tmp24_reg_1746_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp24_reg_1746_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp25_reg_1736_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp25_reg_1736_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp25_reg_1736_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp25_reg_1736_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp25_reg_1736_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp25_reg_1736_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp25_reg_1736_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp25_reg_1736_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp25_reg_1736_reg_CARRYOUT_UNCONNECTED;
  wire [47:10]NLW_tmp25_reg_1736_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp25_reg_1736_reg_PCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_216_1_fu_641_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_tmp_216_1_fu_641_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_tmp_216_1_fu_641_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_tmp_216_2_fu_678_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_tmp_216_2_fu_678_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_tmp_216_2_fu_678_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_tmp_226_1_fu_656_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_tmp_226_1_fu_656_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_tmp_226_1_fu_656_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_tmp_226_2_fu_693_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_tmp_226_2_fu_693_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_tmp_226_2_fu_693_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_tmp_58_fu_483_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_tmp_58_fu_483_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_tmp_58_fu_483_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_tmp_61_fu_521_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_tmp_61_fu_521_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_tmp_61_fu_521_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_tmp_65_fu_880_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_tmp_65_fu_880_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_tmp_65_fu_880_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_tmp_67_fu_893_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_tmp_67_fu_893_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_tmp_67_fu_893_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_tmp_70_fu_599_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_tmp_70_fu_599_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_tmp_70_fu_599_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_tmp_72_fu_618_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_tmp_72_fu_618_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_tmp_72_fu_618_p2_carry__0_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \ImagLoc_x_reg_1562[0]_i_1__0 
       (.I0(\t_V_3_reg_320_reg[10]_0 [0]),
        .O(\ImagLoc_x_reg_1562[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \ImagLoc_x_reg_1562[10]_i_1__0 
       (.I0(\t_V_3_reg_320_reg[10]_0 [10]),
        .I1(\t_V_3_reg_320_reg[10]_0 [9]),
        .I2(\ImagLoc_x_reg_1562[10]_i_2__0_n_0 ),
        .O(\ImagLoc_x_reg_1562[10]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ImagLoc_x_reg_1562[10]_i_2__0 
       (.I0(\t_V_3_reg_320_reg[10]_0 [7]),
        .I1(\t_V_3_reg_320_reg[10]_0 [5]),
        .I2(\ImagLoc_x_reg_1562[8]_i_2__0_n_0 ),
        .I3(\t_V_3_reg_320_reg[10]_0 [6]),
        .I4(\t_V_3_reg_320_reg[10]_0 [0]),
        .I5(\t_V_3_reg_320_reg[10]_0 [8]),
        .O(\ImagLoc_x_reg_1562[10]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \ImagLoc_x_reg_1562[1]_i_1__0 
       (.I0(\t_V_3_reg_320_reg[10]_0 [1]),
        .I1(\t_V_3_reg_320_reg[10]_0 [0]),
        .O(\ImagLoc_x_reg_1562[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \ImagLoc_x_reg_1562[2]_i_1__0 
       (.I0(\t_V_3_reg_320_reg[10]_0 [2]),
        .I1(\t_V_3_reg_320_reg[10]_0 [1]),
        .I2(\t_V_3_reg_320_reg[10]_0 [0]),
        .O(\ImagLoc_x_reg_1562[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \ImagLoc_x_reg_1562[3]_i_1__0 
       (.I0(\t_V_3_reg_320_reg[10]_0 [3]),
        .I1(\t_V_3_reg_320_reg[10]_0 [0]),
        .I2(\t_V_3_reg_320_reg[10]_0 [1]),
        .I3(\t_V_3_reg_320_reg[10]_0 [2]),
        .O(\ImagLoc_x_reg_1562[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \ImagLoc_x_reg_1562[4]_i_1__0 
       (.I0(\t_V_3_reg_320_reg[10]_0 [4]),
        .I1(\t_V_3_reg_320_reg[10]_0 [2]),
        .I2(\t_V_3_reg_320_reg[10]_0 [1]),
        .I3(\t_V_3_reg_320_reg[10]_0 [0]),
        .I4(\t_V_3_reg_320_reg[10]_0 [3]),
        .O(\ImagLoc_x_reg_1562[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \ImagLoc_x_reg_1562[5]_i_1__0 
       (.I0(\t_V_3_reg_320_reg[10]_0 [5]),
        .I1(\t_V_3_reg_320_reg[10]_0 [2]),
        .I2(\t_V_3_reg_320_reg[10]_0 [1]),
        .I3(\t_V_3_reg_320_reg[10]_0 [4]),
        .I4(\t_V_3_reg_320_reg[10]_0 [3]),
        .I5(\t_V_3_reg_320_reg[10]_0 [0]),
        .O(\ImagLoc_x_reg_1562[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \ImagLoc_x_reg_1562[6]_i_1__0 
       (.I0(\t_V_3_reg_320_reg[10]_0 [6]),
        .I1(\ImagLoc_x_reg_1562[7]_i_2__0_n_0 ),
        .O(\ImagLoc_x_reg_1562[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \ImagLoc_x_reg_1562[7]_i_1__0 
       (.I0(\t_V_3_reg_320_reg[10]_0 [7]),
        .I1(\ImagLoc_x_reg_1562[7]_i_2__0_n_0 ),
        .I2(\t_V_3_reg_320_reg[10]_0 [6]),
        .O(\ImagLoc_x_reg_1562[7]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ImagLoc_x_reg_1562[7]_i_2__0 
       (.I0(\t_V_3_reg_320_reg[10]_0 [5]),
        .I1(\t_V_3_reg_320_reg[10]_0 [2]),
        .I2(\t_V_3_reg_320_reg[10]_0 [1]),
        .I3(\t_V_3_reg_320_reg[10]_0 [4]),
        .I4(\t_V_3_reg_320_reg[10]_0 [3]),
        .I5(\t_V_3_reg_320_reg[10]_0 [0]),
        .O(\ImagLoc_x_reg_1562[7]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \ImagLoc_x_reg_1562[8]_i_1__0 
       (.I0(\t_V_3_reg_320_reg[10]_0 [8]),
        .I1(\t_V_3_reg_320_reg[10]_0 [7]),
        .I2(\t_V_3_reg_320_reg[10]_0 [5]),
        .I3(\ImagLoc_x_reg_1562[8]_i_2__0_n_0 ),
        .I4(\t_V_3_reg_320_reg[10]_0 [6]),
        .I5(\t_V_3_reg_320_reg[10]_0 [0]),
        .O(\ImagLoc_x_reg_1562[8]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ImagLoc_x_reg_1562[8]_i_2__0 
       (.I0(\t_V_3_reg_320_reg[10]_0 [2]),
        .I1(\t_V_3_reg_320_reg[10]_0 [1]),
        .I2(\t_V_3_reg_320_reg[10]_0 [4]),
        .I3(\t_V_3_reg_320_reg[10]_0 [3]),
        .O(\ImagLoc_x_reg_1562[8]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ImagLoc_x_reg_1562[9]_i_1__0 
       (.I0(\t_V_3_reg_320_reg[10]_0 [9]),
        .I1(\ImagLoc_x_reg_1562[10]_i_2__0_n_0 ),
        .O(\ImagLoc_x_reg_1562[9]_i_1__0_n_0 ));
  FDRE \ImagLoc_x_reg_1562_reg[0] 
       (.C(ap_clk),
        .CE(ImagLoc_x_reg_15620),
        .D(\ImagLoc_x_reg_1562[0]_i_1__0_n_0 ),
        .Q(\ImagLoc_x_reg_1562_reg[0]_0 ),
        .R(1'b0));
  FDRE \ImagLoc_x_reg_1562_reg[10] 
       (.C(ap_clk),
        .CE(ImagLoc_x_reg_15620),
        .D(\ImagLoc_x_reg_1562[10]_i_1__0_n_0 ),
        .Q(\ImagLoc_x_reg_1562_reg[10]_0 [9]),
        .R(1'b0));
  FDRE \ImagLoc_x_reg_1562_reg[1] 
       (.C(ap_clk),
        .CE(ImagLoc_x_reg_15620),
        .D(\ImagLoc_x_reg_1562[1]_i_1__0_n_0 ),
        .Q(\ImagLoc_x_reg_1562_reg[10]_0 [0]),
        .R(1'b0));
  FDRE \ImagLoc_x_reg_1562_reg[2] 
       (.C(ap_clk),
        .CE(ImagLoc_x_reg_15620),
        .D(\ImagLoc_x_reg_1562[2]_i_1__0_n_0 ),
        .Q(\ImagLoc_x_reg_1562_reg[10]_0 [1]),
        .R(1'b0));
  FDRE \ImagLoc_x_reg_1562_reg[3] 
       (.C(ap_clk),
        .CE(ImagLoc_x_reg_15620),
        .D(\ImagLoc_x_reg_1562[3]_i_1__0_n_0 ),
        .Q(\ImagLoc_x_reg_1562_reg[10]_0 [2]),
        .R(1'b0));
  FDRE \ImagLoc_x_reg_1562_reg[4] 
       (.C(ap_clk),
        .CE(ImagLoc_x_reg_15620),
        .D(\ImagLoc_x_reg_1562[4]_i_1__0_n_0 ),
        .Q(\ImagLoc_x_reg_1562_reg[10]_0 [3]),
        .R(1'b0));
  FDRE \ImagLoc_x_reg_1562_reg[5] 
       (.C(ap_clk),
        .CE(ImagLoc_x_reg_15620),
        .D(\ImagLoc_x_reg_1562[5]_i_1__0_n_0 ),
        .Q(\ImagLoc_x_reg_1562_reg[10]_0 [4]),
        .R(1'b0));
  FDRE \ImagLoc_x_reg_1562_reg[6] 
       (.C(ap_clk),
        .CE(ImagLoc_x_reg_15620),
        .D(\ImagLoc_x_reg_1562[6]_i_1__0_n_0 ),
        .Q(\ImagLoc_x_reg_1562_reg[10]_0 [5]),
        .R(1'b0));
  FDRE \ImagLoc_x_reg_1562_reg[7] 
       (.C(ap_clk),
        .CE(ImagLoc_x_reg_15620),
        .D(\ImagLoc_x_reg_1562[7]_i_1__0_n_0 ),
        .Q(\ImagLoc_x_reg_1562_reg[10]_0 [6]),
        .R(1'b0));
  FDRE \ImagLoc_x_reg_1562_reg[8] 
       (.C(ap_clk),
        .CE(ImagLoc_x_reg_15620),
        .D(\ImagLoc_x_reg_1562[8]_i_1__0_n_0 ),
        .Q(\ImagLoc_x_reg_1562_reg[10]_0 [7]),
        .R(1'b0));
  FDRE \ImagLoc_x_reg_1562_reg[9] 
       (.C(ap_clk),
        .CE(ImagLoc_x_reg_15620),
        .D(\ImagLoc_x_reg_1562[9]_i_1__0_n_0 ),
        .Q(\ImagLoc_x_reg_1562_reg[10]_0 [8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    \SRL_SIG[0][13]_i_1__0 
       (.I0(sobel_gy_data_stream_full_n),
        .I1(k_buf_0_val_5_U_n_9),
        .I2(\ap_CS_fsm_reg[1]_1 [1]),
        .I3(ap_enable_reg_pp0_iter10_reg_n_0),
        .I4(ap_reg_pp0_iter9_or_cond_i_reg_1580),
        .O(E));
  LUT1 #(
    .INIT(2'h1)) 
    \SRL_SIG[0][13]_i_3 
       (.I0(tmp23_reg_1741_reg_n_95),
        .O(\SRL_SIG[0][13]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \SRL_SIG[0][13]_i_4__0 
       (.I0(tmp23_reg_1741_reg_n_95),
        .I1(tmp23_reg_1741_reg_n_94),
        .O(\SRL_SIG[0][13]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \SRL_SIG[0][13]_i_5__0 
       (.I0(tmp23_reg_1741_reg_n_95),
        .I1(tmp24_reg_1746_reg_n_95),
        .O(\SRL_SIG[0][13]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \SRL_SIG[0][13]_i_6 
       (.I0(tmp24_reg_1746_reg_n_96),
        .I1(tmp23_reg_1741_reg_n_96),
        .O(\SRL_SIG[0][13]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \SRL_SIG[0][13]_i_7 
       (.I0(tmp24_reg_1746_reg_n_97),
        .I1(tmp23_reg_1741_reg_n_97),
        .O(\SRL_SIG[0][13]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \SRL_SIG[0][3]_i_2 
       (.I0(tmp24_reg_1746_reg_n_102),
        .I1(tmp23_reg_1741_reg_n_102),
        .O(\SRL_SIG[0][3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \SRL_SIG[0][3]_i_3 
       (.I0(tmp24_reg_1746_reg_n_103),
        .I1(tmp23_reg_1741_reg_n_103),
        .O(\SRL_SIG[0][3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \SRL_SIG[0][3]_i_4 
       (.I0(tmp24_reg_1746_reg_n_104),
        .I1(tmp23_reg_1741_reg_n_104),
        .O(\SRL_SIG[0][3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \SRL_SIG[0][3]_i_5 
       (.I0(tmp24_reg_1746_reg_n_105),
        .I1(tmp23_reg_1741_reg_n_105),
        .O(\SRL_SIG[0][3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \SRL_SIG[0][7]_i_2 
       (.I0(tmp24_reg_1746_reg_n_98),
        .I1(tmp23_reg_1741_reg_n_98),
        .O(\SRL_SIG[0][7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \SRL_SIG[0][7]_i_3 
       (.I0(tmp24_reg_1746_reg_n_99),
        .I1(tmp23_reg_1741_reg_n_99),
        .O(\SRL_SIG[0][7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \SRL_SIG[0][7]_i_4 
       (.I0(tmp24_reg_1746_reg_n_100),
        .I1(tmp23_reg_1741_reg_n_100),
        .O(\SRL_SIG[0][7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \SRL_SIG[0][7]_i_5 
       (.I0(tmp24_reg_1746_reg_n_101),
        .I1(tmp23_reg_1741_reg_n_101),
        .O(\SRL_SIG[0][7]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \SRL_SIG_reg[0][13]_i_2 
       (.CI(\SRL_SIG_reg[0][7]_i_1_n_0 ),
        .CO({\NLW_SRL_SIG_reg[0][13]_i_2_CO_UNCONNECTED [3],\SRL_SIG_reg[0][13]_i_2_n_1 ,\SRL_SIG_reg[0][13]_i_2_n_2 ,\SRL_SIG_reg[0][13]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\SRL_SIG[0][13]_i_3_n_0 ,tmp24_reg_1746_reg_n_96,tmp24_reg_1746_reg_n_97}),
        .O(p_dst_data_stream_V_din[11:8]),
        .S({\SRL_SIG[0][13]_i_4__0_n_0 ,\SRL_SIG[0][13]_i_5__0_n_0 ,\SRL_SIG[0][13]_i_6_n_0 ,\SRL_SIG[0][13]_i_7_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \SRL_SIG_reg[0][3]_i_1 
       (.CI(1'b0),
        .CO({\SRL_SIG_reg[0][3]_i_1_n_0 ,\SRL_SIG_reg[0][3]_i_1_n_1 ,\SRL_SIG_reg[0][3]_i_1_n_2 ,\SRL_SIG_reg[0][3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({tmp24_reg_1746_reg_n_102,tmp24_reg_1746_reg_n_103,tmp24_reg_1746_reg_n_104,tmp24_reg_1746_reg_n_105}),
        .O(p_dst_data_stream_V_din[3:0]),
        .S({\SRL_SIG[0][3]_i_2_n_0 ,\SRL_SIG[0][3]_i_3_n_0 ,\SRL_SIG[0][3]_i_4_n_0 ,\SRL_SIG[0][3]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \SRL_SIG_reg[0][7]_i_1 
       (.CI(\SRL_SIG_reg[0][3]_i_1_n_0 ),
        .CO({\SRL_SIG_reg[0][7]_i_1_n_0 ,\SRL_SIG_reg[0][7]_i_1_n_1 ,\SRL_SIG_reg[0][7]_i_1_n_2 ,\SRL_SIG_reg[0][7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({tmp24_reg_1746_reg_n_98,tmp24_reg_1746_reg_n_99,tmp24_reg_1746_reg_n_100,tmp24_reg_1746_reg_n_101}),
        .O(p_dst_data_stream_V_din[7:4]),
        .S({\SRL_SIG[0][7]_i_2_n_0 ,\SRL_SIG[0][7]_i_3_n_0 ,\SRL_SIG[0][7]_i_4_n_0 ,\SRL_SIG[0][7]_i_5_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'h04AE)) 
    \ap_CS_fsm[0]_i_1__4 
       (.I0(\ap_CS_fsm_reg[1]_1 [0]),
        .I1(\ap_CS_fsm_reg[1]_1 [1]),
        .I2(\ap_CS_fsm[1]_i_2__2_n_0 ),
        .I3(Duplicate_U0_ap_start),
        .O(int_ap_start_reg[0]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'hF222)) 
    \ap_CS_fsm[0]_i_1__5 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(ap_reg_grp_Filter2D_fu_96_ap_start),
        .I2(ap_CS_fsm_state2),
        .I3(exitcond389_i_fu_472_p2),
        .O(ap_NS_fsm[0]));
  LUT3 #(
    .INIT(8'hEA)) 
    \ap_CS_fsm[1]_i_1__4 
       (.I0(ap_CS_fsm_state16),
        .I1(ap_reg_grp_Filter2D_fu_96_ap_start),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'hAACF)) 
    \ap_CS_fsm[1]_i_1__5 
       (.I0(Duplicate_U0_ap_start),
        .I1(\ap_CS_fsm[1]_i_2__2_n_0 ),
        .I2(\ap_CS_fsm_reg[1]_1 [1]),
        .I3(\ap_CS_fsm_reg[1]_1 [0]),
        .O(int_ap_start_reg[1]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h7077)) 
    \ap_CS_fsm[1]_i_2__2 
       (.I0(exitcond389_i_fu_472_p2),
        .I1(ap_CS_fsm_state2),
        .I2(ap_reg_grp_Filter2D_fu_96_ap_start),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .O(\ap_CS_fsm[1]_i_2__2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[2]_i_1__2 
       (.I0(ap_CS_fsm_state2),
        .I1(exitcond389_i_fu_472_p2),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[4]_i_1__1 
       (.I0(ap_CS_fsm_state4),
        .I1(\ap_CS_fsm[5]_i_2__1_n_0 ),
        .I2(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[4]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[5]_i_1__1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\ap_CS_fsm[5]_i_2__1_n_0 ),
        .O(ap_NS_fsm[5]));
  LUT6 #(
    .INIT(64'h0010555500100010)) 
    \ap_CS_fsm[5]_i_2__1 
       (.I0(k_buf_0_val_5_U_n_9),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(ap_enable_reg_pp0_iter9),
        .I5(ap_enable_reg_pp0_iter10_reg_n_0),
        .O(\ap_CS_fsm[5]_i_2__1_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state3),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state16),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hDFDFDF0000000000)) 
    ap_enable_reg_pp0_iter0_i_1__2
       (.I0(exitcond388_i_fu_804_p2),
        .I1(k_buf_0_val_5_U_n_9),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_CS_fsm_state4),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__2_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h4F400000)) 
    ap_enable_reg_pp0_iter10_i_1__0
       (.I0(ap_CS_fsm_state4),
        .I1(ap_enable_reg_pp0_iter10_reg_n_0),
        .I2(k_buf_0_val_5_U_n_9),
        .I3(ap_enable_reg_pp0_iter9),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp0_iter10_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter10_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter10_i_1__0_n_0),
        .Q(ap_enable_reg_pp0_iter10_reg_n_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    ap_enable_reg_pp0_iter1_i_1__2
       (.I0(k_buf_0_val_5_U_n_9),
        .O(ap_block_pp0_stage0_subdone));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp0_iter4_i_1__0
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter4_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter4_i_1__0_n_0),
        .Q(ap_enable_reg_pp0_iter4),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter4),
        .Q(ap_enable_reg_pp0_iter5),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter6_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter5),
        .Q(ap_enable_reg_pp0_iter6),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter7_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter6),
        .Q(ap_enable_reg_pp0_iter7),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter8_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter7),
        .Q(ap_enable_reg_pp0_iter8),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter9_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter8),
        .Q(ap_enable_reg_pp0_iter9),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hF777F000)) 
    ap_reg_grp_Filter2D_fu_96_ap_start_i_1__0
       (.I0(exitcond389_i_fu_472_p2),
        .I1(ap_CS_fsm_state2),
        .I2(Duplicate_U0_ap_start),
        .I3(\ap_CS_fsm_reg[1]_1 [0]),
        .I4(ap_reg_grp_Filter2D_fu_96_ap_start),
        .O(\ap_CS_fsm_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_reg_pp0_iter1_exitcond388_i_reg_1553[0]_i_1__0 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(k_buf_0_val_5_U_n_9),
        .I2(exitcond388_i_reg_1553),
        .I3(ap_reg_pp0_iter1_exitcond388_i_reg_1553),
        .O(\ap_reg_pp0_iter1_exitcond388_i_reg_1553[0]_i_1__0_n_0 ));
  FDRE \ap_reg_pp0_iter1_exitcond388_i_reg_1553_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_reg_pp0_iter1_exitcond388_i_reg_1553[0]_i_1__0_n_0 ),
        .Q(ap_reg_pp0_iter1_exitcond388_i_reg_1553),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_reg_pp0_iter1_or_cond_i_reg_1580[0]_i_1__0 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(k_buf_0_val_5_U_n_9),
        .I2(or_cond_i_reg_1580),
        .I3(ap_reg_pp0_iter1_or_cond_i_reg_1580),
        .O(\ap_reg_pp0_iter1_or_cond_i_reg_1580[0]_i_1__0_n_0 ));
  FDRE \ap_reg_pp0_iter1_or_cond_i_reg_1580_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_reg_pp0_iter1_or_cond_i_reg_1580[0]_i_1__0_n_0 ),
        .Q(ap_reg_pp0_iter1_or_cond_i_reg_1580),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_brmerge_reg_1598_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(brmerge_reg_1598),
        .Q(ap_reg_pp0_iter2_brmerge_reg_1598),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_exitcond388_i_reg_1553_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_reg_pp0_iter1_exitcond388_i_reg_1553),
        .Q(\ap_reg_pp0_iter2_exitcond388_i_reg_1553_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_or_cond_i_i_reg_1584_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(or_cond_i_i_reg_1584),
        .Q(ap_reg_pp0_iter2_or_cond_i_i_reg_1584),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_exitcond388_i_reg_1553_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\ap_reg_pp0_iter2_exitcond388_i_reg_1553_reg_n_0_[0] ),
        .Q(ap_reg_pp0_iter3_exitcond388_i_reg_1553),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_k_buf_0_val_4_addr_reg_1618_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(k_buf_0_val_5_addr_reg_1624[0]),
        .Q(ap_reg_pp0_iter3_k_buf_0_val_5_addr_reg_1624[0]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_k_buf_0_val_4_addr_reg_1618_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(k_buf_0_val_5_addr_reg_1624[10]),
        .Q(ap_reg_pp0_iter3_k_buf_0_val_5_addr_reg_1624[10]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_k_buf_0_val_4_addr_reg_1618_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(k_buf_0_val_5_addr_reg_1624[1]),
        .Q(ap_reg_pp0_iter3_k_buf_0_val_5_addr_reg_1624[1]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_k_buf_0_val_4_addr_reg_1618_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(k_buf_0_val_5_addr_reg_1624[2]),
        .Q(ap_reg_pp0_iter3_k_buf_0_val_5_addr_reg_1624[2]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_k_buf_0_val_4_addr_reg_1618_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(k_buf_0_val_5_addr_reg_1624[3]),
        .Q(ap_reg_pp0_iter3_k_buf_0_val_5_addr_reg_1624[3]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_k_buf_0_val_4_addr_reg_1618_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(k_buf_0_val_5_addr_reg_1624[4]),
        .Q(ap_reg_pp0_iter3_k_buf_0_val_5_addr_reg_1624[4]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_k_buf_0_val_4_addr_reg_1618_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(k_buf_0_val_5_addr_reg_1624[5]),
        .Q(ap_reg_pp0_iter3_k_buf_0_val_5_addr_reg_1624[5]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_k_buf_0_val_4_addr_reg_1618_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(k_buf_0_val_5_addr_reg_1624[6]),
        .Q(ap_reg_pp0_iter3_k_buf_0_val_5_addr_reg_1624[6]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_k_buf_0_val_4_addr_reg_1618_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(k_buf_0_val_5_addr_reg_1624[7]),
        .Q(ap_reg_pp0_iter3_k_buf_0_val_5_addr_reg_1624[7]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_k_buf_0_val_4_addr_reg_1618_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(k_buf_0_val_5_addr_reg_1624[8]),
        .Q(ap_reg_pp0_iter3_k_buf_0_val_5_addr_reg_1624[8]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_k_buf_0_val_4_addr_reg_1618_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(k_buf_0_val_5_addr_reg_1624[9]),
        .Q(ap_reg_pp0_iter3_k_buf_0_val_5_addr_reg_1624[9]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_or_cond_i_i_reg_1584_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_reg_pp0_iter2_or_cond_i_i_reg_1584),
        .Q(ap_reg_pp0_iter3_or_cond_i_i_reg_1584),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_reg_331_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(reg_331[0]),
        .Q(ap_reg_pp0_iter3_reg_331[0]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_reg_331_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(reg_331[1]),
        .Q(ap_reg_pp0_iter3_reg_331[1]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_reg_331_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(reg_331[2]),
        .Q(ap_reg_pp0_iter3_reg_331[2]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_reg_331_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(reg_331[3]),
        .Q(ap_reg_pp0_iter3_reg_331[3]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_reg_331_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(reg_331[4]),
        .Q(ap_reg_pp0_iter3_reg_331[4]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_reg_331_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(reg_331[5]),
        .Q(ap_reg_pp0_iter3_reg_331[5]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_reg_331_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(reg_331[6]),
        .Q(ap_reg_pp0_iter3_reg_331[6]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_reg_331_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(reg_331[7]),
        .Q(ap_reg_pp0_iter3_reg_331[7]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter4_exitcond388_i_reg_1553_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_reg_pp0_iter3_exitcond388_i_reg_1553),
        .Q(ap_reg_pp0_iter4_exitcond388_i_reg_1553),
        .R(1'b0));
  (* srl_bus_name = "inst/\Sobel_1_U0/grp_Filter2D_fu_96/ap_reg_pp0_iter4_or_cond_i_reg_1580_reg " *) 
  (* srl_name = "inst/\Sobel_1_U0/grp_Filter2D_fu_96/ap_reg_pp0_iter4_or_cond_i_reg_1580_reg[0]_srl3 " *) 
  SRL16E \ap_reg_pp0_iter4_or_cond_i_reg_1580_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(ap_reg_pp0_iter1_or_cond_i_reg_1580),
        .Q(\ap_reg_pp0_iter4_or_cond_i_reg_1580_reg[0]_srl3_n_0 ));
  FDRE \ap_reg_pp0_iter5_exitcond388_i_reg_1553_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_reg_pp0_iter4_exitcond388_i_reg_1553),
        .Q(ap_reg_pp0_iter5_exitcond388_i_reg_1553),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter5_or_cond_i_reg_1580_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\ap_reg_pp0_iter4_or_cond_i_reg_1580_reg[0]_srl3_n_0 ),
        .Q(ap_reg_pp0_iter5_or_cond_i_reg_1580),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter5_src_kernel_win_0_va_16_reg_1686_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_16_reg_1686[0]),
        .Q(ap_reg_pp0_iter5_src_kernel_win_0_va_16_reg_1686[0]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter5_src_kernel_win_0_va_16_reg_1686_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_16_reg_1686[1]),
        .Q(ap_reg_pp0_iter5_src_kernel_win_0_va_16_reg_1686[1]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter5_src_kernel_win_0_va_16_reg_1686_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_16_reg_1686[2]),
        .Q(ap_reg_pp0_iter5_src_kernel_win_0_va_16_reg_1686[2]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter5_src_kernel_win_0_va_16_reg_1686_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_16_reg_1686[3]),
        .Q(ap_reg_pp0_iter5_src_kernel_win_0_va_16_reg_1686[3]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter5_src_kernel_win_0_va_16_reg_1686_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_16_reg_1686[4]),
        .Q(ap_reg_pp0_iter5_src_kernel_win_0_va_16_reg_1686[4]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter5_src_kernel_win_0_va_16_reg_1686_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_16_reg_1686[5]),
        .Q(ap_reg_pp0_iter5_src_kernel_win_0_va_16_reg_1686[5]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter5_src_kernel_win_0_va_16_reg_1686_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_16_reg_1686[6]),
        .Q(ap_reg_pp0_iter5_src_kernel_win_0_va_16_reg_1686[6]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter5_src_kernel_win_0_va_16_reg_1686_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_16_reg_1686[7]),
        .Q(ap_reg_pp0_iter5_src_kernel_win_0_va_16_reg_1686[7]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_6_reg_1664[0]),
        .Q(ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664[0]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_6_reg_1664[1]),
        .Q(ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664[1]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_6_reg_1664[2]),
        .Q(ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664[2]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_6_reg_1664[3]),
        .Q(ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664[3]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_6_reg_1664[4]),
        .Q(ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664[4]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_6_reg_1664[5]),
        .Q(ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664[5]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_6_reg_1664[6]),
        .Q(ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664[6]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_6_reg_1664[7]),
        .Q(ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664[7]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter5_src_kernel_win_0_va_7_reg_1670_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_7_reg_1670[0]),
        .Q(ap_reg_pp0_iter5_src_kernel_win_0_va_7_reg_1670[0]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter5_src_kernel_win_0_va_7_reg_1670_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_7_reg_1670[1]),
        .Q(ap_reg_pp0_iter5_src_kernel_win_0_va_7_reg_1670[1]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter5_src_kernel_win_0_va_7_reg_1670_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_7_reg_1670[2]),
        .Q(ap_reg_pp0_iter5_src_kernel_win_0_va_7_reg_1670[2]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter5_src_kernel_win_0_va_7_reg_1670_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_7_reg_1670[3]),
        .Q(ap_reg_pp0_iter5_src_kernel_win_0_va_7_reg_1670[3]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter5_src_kernel_win_0_va_7_reg_1670_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_7_reg_1670[4]),
        .Q(ap_reg_pp0_iter5_src_kernel_win_0_va_7_reg_1670[4]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter5_src_kernel_win_0_va_7_reg_1670_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_7_reg_1670[5]),
        .Q(ap_reg_pp0_iter5_src_kernel_win_0_va_7_reg_1670[5]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter5_src_kernel_win_0_va_7_reg_1670_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_7_reg_1670[6]),
        .Q(ap_reg_pp0_iter5_src_kernel_win_0_va_7_reg_1670[6]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter5_src_kernel_win_0_va_7_reg_1670_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_7_reg_1670[7]),
        .Q(ap_reg_pp0_iter5_src_kernel_win_0_va_7_reg_1670[7]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_or_cond_i_reg_1580_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_reg_pp0_iter5_or_cond_i_reg_1580),
        .Q(ap_reg_pp0_iter6_or_cond_i_reg_1580),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_src_kernel_win_0_va_6_reg_1664_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664[0]),
        .Q(ap_reg_pp0_iter6_src_kernel_win_0_va_6_reg_1664[0]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_src_kernel_win_0_va_6_reg_1664_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664[1]),
        .Q(ap_reg_pp0_iter6_src_kernel_win_0_va_6_reg_1664[1]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_src_kernel_win_0_va_6_reg_1664_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664[2]),
        .Q(ap_reg_pp0_iter6_src_kernel_win_0_va_6_reg_1664[2]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_src_kernel_win_0_va_6_reg_1664_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664[3]),
        .Q(ap_reg_pp0_iter6_src_kernel_win_0_va_6_reg_1664[3]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_src_kernel_win_0_va_6_reg_1664_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664[4]),
        .Q(ap_reg_pp0_iter6_src_kernel_win_0_va_6_reg_1664[4]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_src_kernel_win_0_va_6_reg_1664_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664[5]),
        .Q(ap_reg_pp0_iter6_src_kernel_win_0_va_6_reg_1664[5]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_src_kernel_win_0_va_6_reg_1664_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664[6]),
        .Q(ap_reg_pp0_iter6_src_kernel_win_0_va_6_reg_1664[6]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_src_kernel_win_0_va_6_reg_1664_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664[7]),
        .Q(ap_reg_pp0_iter6_src_kernel_win_0_va_6_reg_1664[7]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter7_or_cond_i_reg_1580_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_reg_pp0_iter6_or_cond_i_reg_1580),
        .Q(ap_reg_pp0_iter7_or_cond_i_reg_1580),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter8_or_cond_i_reg_1580_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_reg_pp0_iter7_or_cond_i_reg_1580),
        .Q(ap_reg_pp0_iter8_or_cond_i_reg_1580),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter9_or_cond_i_reg_1580_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_reg_pp0_iter8_or_cond_i_reg_1580),
        .Q(ap_reg_pp0_iter9_or_cond_i_reg_1580),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \brmerge_reg_1598[0]_i_1__0 
       (.I0(tmp_65_fu_880_p2),
        .I1(rev_reg_1533),
        .O(brmerge_fu_939_p2));
  FDRE \brmerge_reg_1598_reg[0] 
       (.C(ap_clk),
        .CE(brmerge_reg_15980),
        .D(brmerge_fu_939_p2),
        .Q(brmerge_reg_1598),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    \col_assign_3_t_reg_1611[1]_i_1__0 
       (.I0(ap_reg_pp0_iter1_exitcond388_i_reg_1553),
        .I1(k_buf_0_val_5_U_n_9),
        .O(col_assign_3_t_reg_16110));
  FDRE \col_assign_3_t_reg_1611_reg[0] 
       (.C(ap_clk),
        .CE(col_assign_3_t_reg_16110),
        .D(\col_assign_3_t_reg_1611_reg[1]_0 [0]),
        .Q(col_assign_3_t_reg_1611[0]),
        .R(1'b0));
  FDRE \col_assign_3_t_reg_1611_reg[1] 
       (.C(ap_clk),
        .CE(col_assign_3_t_reg_16110),
        .D(\col_assign_3_t_reg_1611_reg[1]_0 [1]),
        .Q(col_assign_3_t_reg_1611[1]),
        .R(1'b0));
  FDRE \col_buf_0_val_0_0_reg_1635_reg[0] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_16350),
        .D(col_buf_0_val_0_0_fu_987_p3[0]),
        .Q(col_buf_0_val_0_0_reg_1635[0]),
        .R(1'b0));
  FDRE \col_buf_0_val_0_0_reg_1635_reg[1] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_16350),
        .D(col_buf_0_val_0_0_fu_987_p3[1]),
        .Q(col_buf_0_val_0_0_reg_1635[1]),
        .R(1'b0));
  FDRE \col_buf_0_val_0_0_reg_1635_reg[2] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_16350),
        .D(col_buf_0_val_0_0_fu_987_p3[2]),
        .Q(col_buf_0_val_0_0_reg_1635[2]),
        .R(1'b0));
  FDRE \col_buf_0_val_0_0_reg_1635_reg[3] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_16350),
        .D(col_buf_0_val_0_0_fu_987_p3[3]),
        .Q(col_buf_0_val_0_0_reg_1635[3]),
        .R(1'b0));
  FDRE \col_buf_0_val_0_0_reg_1635_reg[4] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_16350),
        .D(col_buf_0_val_0_0_fu_987_p3[4]),
        .Q(col_buf_0_val_0_0_reg_1635[4]),
        .R(1'b0));
  FDRE \col_buf_0_val_0_0_reg_1635_reg[5] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_16350),
        .D(col_buf_0_val_0_0_fu_987_p3[5]),
        .Q(col_buf_0_val_0_0_reg_1635[5]),
        .R(1'b0));
  FDRE \col_buf_0_val_0_0_reg_1635_reg[6] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_16350),
        .D(col_buf_0_val_0_0_fu_987_p3[6]),
        .Q(col_buf_0_val_0_0_reg_1635[6]),
        .R(1'b0));
  FDRE \col_buf_0_val_0_0_reg_1635_reg[7] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_16350),
        .D(col_buf_0_val_0_0_fu_987_p3[7]),
        .Q(col_buf_0_val_0_0_reg_1635[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    \col_buf_0_val_1_0_reg_1648[7]_i_1__0 
       (.I0(k_buf_0_val_5_U_n_9),
        .I1(\ap_reg_pp0_iter2_exitcond388_i_reg_1553_reg_n_0_[0] ),
        .O(col_buf_0_val_0_0_reg_16350));
  FDRE \col_buf_0_val_1_0_reg_1648_reg[0] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_16350),
        .D(col_buf_0_val_1_0_fu_1005_p3[0]),
        .Q(col_buf_0_val_1_0_reg_1648[0]),
        .R(1'b0));
  FDRE \col_buf_0_val_1_0_reg_1648_reg[1] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_16350),
        .D(col_buf_0_val_1_0_fu_1005_p3[1]),
        .Q(col_buf_0_val_1_0_reg_1648[1]),
        .R(1'b0));
  FDRE \col_buf_0_val_1_0_reg_1648_reg[2] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_16350),
        .D(col_buf_0_val_1_0_fu_1005_p3[2]),
        .Q(col_buf_0_val_1_0_reg_1648[2]),
        .R(1'b0));
  FDRE \col_buf_0_val_1_0_reg_1648_reg[3] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_16350),
        .D(col_buf_0_val_1_0_fu_1005_p3[3]),
        .Q(col_buf_0_val_1_0_reg_1648[3]),
        .R(1'b0));
  FDRE \col_buf_0_val_1_0_reg_1648_reg[4] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_16350),
        .D(col_buf_0_val_1_0_fu_1005_p3[4]),
        .Q(col_buf_0_val_1_0_reg_1648[4]),
        .R(1'b0));
  FDRE \col_buf_0_val_1_0_reg_1648_reg[5] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_16350),
        .D(col_buf_0_val_1_0_fu_1005_p3[5]),
        .Q(col_buf_0_val_1_0_reg_1648[5]),
        .R(1'b0));
  FDRE \col_buf_0_val_1_0_reg_1648_reg[6] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_16350),
        .D(col_buf_0_val_1_0_fu_1005_p3[6]),
        .Q(col_buf_0_val_1_0_reg_1648[6]),
        .R(1'b0));
  FDRE \col_buf_0_val_1_0_reg_1648_reg[7] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_16350),
        .D(col_buf_0_val_1_0_fu_1005_p3[7]),
        .Q(col_buf_0_val_1_0_reg_1648[7]),
        .R(1'b0));
  FDRE \col_buf_0_val_2_0_reg_1656_reg[0] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_16350),
        .D(col_buf_0_val_2_0_fu_1023_p3[0]),
        .Q(col_buf_0_val_2_0_reg_1656[0]),
        .R(1'b0));
  FDRE \col_buf_0_val_2_0_reg_1656_reg[1] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_16350),
        .D(col_buf_0_val_2_0_fu_1023_p3[1]),
        .Q(col_buf_0_val_2_0_reg_1656[1]),
        .R(1'b0));
  FDRE \col_buf_0_val_2_0_reg_1656_reg[2] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_16350),
        .D(col_buf_0_val_2_0_fu_1023_p3[2]),
        .Q(col_buf_0_val_2_0_reg_1656[2]),
        .R(1'b0));
  FDRE \col_buf_0_val_2_0_reg_1656_reg[3] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_16350),
        .D(col_buf_0_val_2_0_fu_1023_p3[3]),
        .Q(col_buf_0_val_2_0_reg_1656[3]),
        .R(1'b0));
  FDRE \col_buf_0_val_2_0_reg_1656_reg[4] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_16350),
        .D(col_buf_0_val_2_0_fu_1023_p3[4]),
        .Q(col_buf_0_val_2_0_reg_1656[4]),
        .R(1'b0));
  FDRE \col_buf_0_val_2_0_reg_1656_reg[5] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_16350),
        .D(col_buf_0_val_2_0_fu_1023_p3[5]),
        .Q(col_buf_0_val_2_0_reg_1656[5]),
        .R(1'b0));
  FDRE \col_buf_0_val_2_0_reg_1656_reg[6] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_16350),
        .D(col_buf_0_val_2_0_fu_1023_p3[6]),
        .Q(col_buf_0_val_2_0_reg_1656[6]),
        .R(1'b0));
  FDRE \col_buf_0_val_2_0_reg_1656_reg[7] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_16350),
        .D(col_buf_0_val_2_0_fu_1023_p3[7]),
        .Q(col_buf_0_val_2_0_reg_1656[7]),
        .R(1'b0));
  CARRY4 exitcond388_i_fu_804_p2_carry
       (.CI(1'b0),
        .CO({exitcond388_i_fu_804_p2,exitcond388_i_fu_804_p2_carry_n_1,exitcond388_i_fu_804_p2_carry_n_2,exitcond388_i_fu_804_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_exitcond388_i_fu_804_p2_carry_O_UNCONNECTED[3:0]),
        .S(\exitcond388_i_reg_1553_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'hFD20)) 
    \exitcond388_i_reg_1553[0]_i_1__0 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(k_buf_0_val_5_U_n_9),
        .I2(exitcond388_i_fu_804_p2),
        .I3(exitcond388_i_reg_1553),
        .O(\exitcond388_i_reg_1553[0]_i_1__0_n_0 ));
  FDRE \exitcond388_i_reg_1553_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond388_i_reg_1553[0]_i_1__0_n_0 ),
        .Q(exitcond388_i_reg_1553),
        .R(1'b0));
  CARRY4 exitcond389_i_fu_472_p2_carry
       (.CI(1'b0),
        .CO({exitcond389_i_fu_472_p2,exitcond389_i_fu_472_p2_carry_n_1,exitcond389_i_fu_472_p2_carry_n_2,exitcond389_i_fu_472_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_exitcond389_i_fu_472_p2_carry_O_UNCONNECTED[3:0]),
        .S({S[1],exitcond389_i_fu_472_p2_carry_i_2__0_n_0,exitcond389_i_fu_472_p2_carry_i_3__0_n_0,S[0]}));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    exitcond389_i_fu_472_p2_carry_i_2__0
       (.I0(Q[7]),
        .I1(exitcond389_i_fu_472_p2_carry_1),
        .I2(t_V_reg_309),
        .I3(exitcond389_i_fu_472_p2_carry_2),
        .I4(exitcond389_i_fu_472_p2_carry_3),
        .I5(Q[6]),
        .O(exitcond389_i_fu_472_p2_carry_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h8148000020120400)) 
    exitcond389_i_fu_472_p2_carry_i_3__0
       (.I0(Q[3]),
        .I1(tmp_226_2_fu_693_p2_carry__0_0[4]),
        .I2(exitcond389_i_fu_472_p2_carry_0),
        .I3(tmp_226_2_fu_693_p2_carry__0_0[3]),
        .I4(exitcond389_i_fu_472_p2_carry_i_5__0_n_0),
        .I5(Q[4]),
        .O(exitcond389_i_fu_472_p2_carry_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    exitcond389_i_fu_472_p2_carry_i_5__0
       (.I0(Q[5]),
        .I1(tmp_226_2_fu_693_p2_carry__0_0[5]),
        .O(exitcond389_i_fu_472_p2_carry_i_5__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \i_V_reg_1430[0]_i_1__0 
       (.I0(Q[0]),
        .O(i_V_fu_477_p2[0]));
  LUT6 #(
    .INIT(64'hAAAA6AAAAAAAAAAA)) 
    \i_V_reg_1430[10]_i_1__0 
       (.I0(Q[9]),
        .I1(Q[8]),
        .I2(t_V_reg_309),
        .I3(Q[7]),
        .I4(\i_V_reg_1430[10]_i_2__0_n_0 ),
        .I5(Q[6]),
        .O(i_V_fu_477_p2[10]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \i_V_reg_1430[10]_i_2__0 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[5]),
        .O(\i_V_reg_1430[10]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_V_reg_1430[1]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(i_V_fu_477_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_V_reg_1430[2]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(\i_V_reg_1430[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_V_reg_1430[3]_i_1__0 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(i_V_fu_477_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_V_reg_1430[4]_i_1__0 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .O(\i_V_reg_1430[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \i_V_reg_1430[5]_i_1__0 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(\i_V_reg_1430[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    \i_V_reg_1430[6]_i_1__0 
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(Q[2]),
        .I3(\i_V_reg_1430[6]_i_2__0_n_0 ),
        .I4(Q[3]),
        .I5(Q[4]),
        .O(\i_V_reg_1430[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \i_V_reg_1430[6]_i_2__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\i_V_reg_1430[6]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hA6)) 
    \i_V_reg_1430[7]_i_1__0 
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(\i_V_reg_1430[10]_i_2__0_n_0 ),
        .O(\i_V_reg_1430[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    \i_V_reg_1430[8]_i_1__0 
       (.I0(t_V_reg_309),
        .I1(Q[7]),
        .I2(\i_V_reg_1430[10]_i_2__0_n_0 ),
        .I3(Q[6]),
        .O(\i_V_reg_1430[8]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \i_V_reg_1430[9]_i_1__0 
       (.I0(Q[8]),
        .I1(Q[6]),
        .I2(\i_V_reg_1430[10]_i_2__0_n_0 ),
        .I3(Q[7]),
        .I4(t_V_reg_309),
        .O(i_V_fu_477_p2[9]));
  FDRE \i_V_reg_1430_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_477_p2[0]),
        .Q(i_V_reg_1430[0]),
        .R(1'b0));
  FDRE \i_V_reg_1430_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_477_p2[10]),
        .Q(i_V_reg_1430[10]),
        .R(1'b0));
  FDRE \i_V_reg_1430_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_477_p2[1]),
        .Q(i_V_reg_1430[1]),
        .R(1'b0));
  FDRE \i_V_reg_1430_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\i_V_reg_1430[2]_i_1__0_n_0 ),
        .Q(i_V_reg_1430[2]),
        .R(1'b0));
  FDRE \i_V_reg_1430_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_477_p2[3]),
        .Q(i_V_reg_1430[3]),
        .R(1'b0));
  FDRE \i_V_reg_1430_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\i_V_reg_1430[4]_i_1__0_n_0 ),
        .Q(i_V_reg_1430[4]),
        .R(1'b0));
  FDRE \i_V_reg_1430_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\i_V_reg_1430[5]_i_1__0_n_0 ),
        .Q(i_V_reg_1430[5]),
        .R(1'b0));
  FDRE \i_V_reg_1430_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\i_V_reg_1430[6]_i_1__0_n_0 ),
        .Q(i_V_reg_1430[6]),
        .R(1'b0));
  FDRE \i_V_reg_1430_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\i_V_reg_1430[7]_i_1__0_n_0 ),
        .Q(i_V_reg_1430[7]),
        .R(1'b0));
  FDRE \i_V_reg_1430_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\i_V_reg_1430[8]_i_1__0_n_0 ),
        .Q(i_V_reg_1430[8]),
        .R(1'b0));
  FDRE \i_V_reg_1430_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_477_p2[9]),
        .Q(i_V_reg_1430[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_reg_1444[0]_i_1__0 
       (.I0(Q[9]),
        .I1(\icmp_reg_1444[0]_i_2__0_n_0 ),
        .I2(Q[8]),
        .I3(t_V_reg_309),
        .I4(Q[7]),
        .I5(Q[1]),
        .O(icmp_fu_503_p2));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_reg_1444[0]_i_2__0 
       (.I0(Q[6]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[5]),
        .O(\icmp_reg_1444[0]_i_2__0_n_0 ));
  FDRE \icmp_reg_1444_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(icmp_fu_503_p2),
        .Q(\icmp_reg_1444_reg_n_0_[0] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00404040)) 
    internal_full_n_i_3__1
       (.I0(ap_enable_reg_pp0_iter2_reg_0),
        .I1(\ap_CS_fsm_reg[1]_1 [1]),
        .I2(src2_data_stream_0_s_empty_n),
        .I3(Duplicate_U0_src_data_stream_V_read),
        .I4(src2_data_stream_0_s_full_n),
        .O(mOutPtr110_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_cud_23 k_buf_0_val_3_U
       (.ADDRBWRADDR({x_reg_1588,D}),
        .D(k_buf_0_val_3_q0),
        .E(k_buf_0_val_3_load_reg_16300),
        .Q(k_buf_0_val_5_addr_reg_1624),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_reg_pp0_iter2_or_cond_i_i_reg_1584(ap_reg_pp0_iter2_or_cond_i_i_reg_1584),
        .k_buf_0_val_3_ce0(k_buf_0_val_3_ce0),
        .\k_buf_0_val_4_load_reg_1643_reg[0] (k_buf_0_val_5_U_n_9),
        .\k_buf_0_val_4_load_reg_1643_reg[0]_0 (\ap_reg_pp0_iter2_exitcond388_i_reg_1553_reg_n_0_[0] ),
        .ram_reg(reg_331),
        .ram_reg_0(\tmp_60_reg_1449_reg_n_0_[0] ),
        .ram_reg_1(\icmp_reg_1444_reg_n_0_[0] ),
        .ult_reg_1439(ult_reg_1439));
  FDRE \k_buf_0_val_3_addr_reg_1605_reg[0] 
       (.C(ap_clk),
        .CE(col_assign_3_t_reg_16110),
        .D(D[0]),
        .Q(k_buf_0_val_5_addr_reg_1624[0]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1605_reg[10] 
       (.C(ap_clk),
        .CE(col_assign_3_t_reg_16110),
        .D(x_reg_1588[10]),
        .Q(k_buf_0_val_5_addr_reg_1624[10]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1605_reg[1] 
       (.C(ap_clk),
        .CE(col_assign_3_t_reg_16110),
        .D(D[1]),
        .Q(k_buf_0_val_5_addr_reg_1624[1]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1605_reg[2] 
       (.C(ap_clk),
        .CE(col_assign_3_t_reg_16110),
        .D(x_reg_1588[2]),
        .Q(k_buf_0_val_5_addr_reg_1624[2]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1605_reg[3] 
       (.C(ap_clk),
        .CE(col_assign_3_t_reg_16110),
        .D(x_reg_1588[3]),
        .Q(k_buf_0_val_5_addr_reg_1624[3]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1605_reg[4] 
       (.C(ap_clk),
        .CE(col_assign_3_t_reg_16110),
        .D(x_reg_1588[4]),
        .Q(k_buf_0_val_5_addr_reg_1624[4]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1605_reg[5] 
       (.C(ap_clk),
        .CE(col_assign_3_t_reg_16110),
        .D(x_reg_1588[5]),
        .Q(k_buf_0_val_5_addr_reg_1624[5]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1605_reg[6] 
       (.C(ap_clk),
        .CE(col_assign_3_t_reg_16110),
        .D(x_reg_1588[6]),
        .Q(k_buf_0_val_5_addr_reg_1624[6]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1605_reg[7] 
       (.C(ap_clk),
        .CE(col_assign_3_t_reg_16110),
        .D(x_reg_1588[7]),
        .Q(k_buf_0_val_5_addr_reg_1624[7]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1605_reg[8] 
       (.C(ap_clk),
        .CE(col_assign_3_t_reg_16110),
        .D(x_reg_1588[8]),
        .Q(k_buf_0_val_5_addr_reg_1624[8]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1605_reg[9] 
       (.C(ap_clk),
        .CE(col_assign_3_t_reg_16110),
        .D(x_reg_1588[9]),
        .Q(k_buf_0_val_5_addr_reg_1624[9]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_load_reg_1630_reg[0] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_load_reg_16300),
        .D(k_buf_0_val_3_q0[0]),
        .Q(k_buf_0_val_3_load_reg_1630[0]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_load_reg_1630_reg[1] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_load_reg_16300),
        .D(k_buf_0_val_3_q0[1]),
        .Q(k_buf_0_val_3_load_reg_1630[1]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_load_reg_1630_reg[2] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_load_reg_16300),
        .D(k_buf_0_val_3_q0[2]),
        .Q(k_buf_0_val_3_load_reg_1630[2]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_load_reg_1630_reg[3] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_load_reg_16300),
        .D(k_buf_0_val_3_q0[3]),
        .Q(k_buf_0_val_3_load_reg_1630[3]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_load_reg_1630_reg[4] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_load_reg_16300),
        .D(k_buf_0_val_3_q0[4]),
        .Q(k_buf_0_val_3_load_reg_1630[4]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_load_reg_1630_reg[5] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_load_reg_16300),
        .D(k_buf_0_val_3_q0[5]),
        .Q(k_buf_0_val_3_load_reg_1630[5]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_load_reg_1630_reg[6] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_load_reg_16300),
        .D(k_buf_0_val_3_q0[6]),
        .Q(k_buf_0_val_3_load_reg_1630[6]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_load_reg_1630_reg[7] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_load_reg_16300),
        .D(k_buf_0_val_3_q0[7]),
        .Q(k_buf_0_val_3_load_reg_1630[7]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_cud_24 k_buf_0_val_4_U
       (.ADDRBWRADDR({x_reg_1588,D}),
        .D(k_buf_0_val_4_q0),
        .Q(ap_reg_pp0_iter3_k_buf_0_val_5_addr_reg_1624),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .ap_reg_pp0_iter3_or_cond_i_i_reg_1584(ap_reg_pp0_iter3_or_cond_i_i_reg_1584),
        .k_buf_0_val_3_ce0(k_buf_0_val_3_ce0),
        .ram_reg(\tmp_190_1_reg_1453_reg_n_0_[0] ),
        .ram_reg_0(\icmp_reg_1444_reg_n_0_[0] ),
        .ram_reg_1(k_buf_0_val_5_U_n_9),
        .ram_reg_2(k_buf_0_val_3_load_reg_1630),
        .ram_reg_3(ap_reg_pp0_iter3_reg_331),
        .ult_reg_1439(ult_reg_1439));
  FDRE \k_buf_0_val_4_load_reg_1643_reg[0] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_load_reg_16300),
        .D(k_buf_0_val_4_q0[0]),
        .Q(k_buf_0_val_4_load_reg_1643[0]),
        .R(1'b0));
  FDRE \k_buf_0_val_4_load_reg_1643_reg[1] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_load_reg_16300),
        .D(k_buf_0_val_4_q0[1]),
        .Q(k_buf_0_val_4_load_reg_1643[1]),
        .R(1'b0));
  FDRE \k_buf_0_val_4_load_reg_1643_reg[2] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_load_reg_16300),
        .D(k_buf_0_val_4_q0[2]),
        .Q(k_buf_0_val_4_load_reg_1643[2]),
        .R(1'b0));
  FDRE \k_buf_0_val_4_load_reg_1643_reg[3] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_load_reg_16300),
        .D(k_buf_0_val_4_q0[3]),
        .Q(k_buf_0_val_4_load_reg_1643[3]),
        .R(1'b0));
  FDRE \k_buf_0_val_4_load_reg_1643_reg[4] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_load_reg_16300),
        .D(k_buf_0_val_4_q0[4]),
        .Q(k_buf_0_val_4_load_reg_1643[4]),
        .R(1'b0));
  FDRE \k_buf_0_val_4_load_reg_1643_reg[5] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_load_reg_16300),
        .D(k_buf_0_val_4_q0[5]),
        .Q(k_buf_0_val_4_load_reg_1643[5]),
        .R(1'b0));
  FDRE \k_buf_0_val_4_load_reg_1643_reg[6] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_load_reg_16300),
        .D(k_buf_0_val_4_q0[6]),
        .Q(k_buf_0_val_4_load_reg_1643[6]),
        .R(1'b0));
  FDRE \k_buf_0_val_4_load_reg_1643_reg[7] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_load_reg_16300),
        .D(k_buf_0_val_4_q0[7]),
        .Q(k_buf_0_val_4_load_reg_1643[7]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_cud_25 k_buf_0_val_5_U
       (.ADDRBWRADDR({x_reg_1588,D}),
        .DOBDO(k_buf_0_val_5_q0),
        .Q(ap_reg_pp0_iter3_k_buf_0_val_5_addr_reg_1624),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter10_reg(k_buf_0_val_5_U_n_9),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .ap_reg_pp0_iter1_exitcond388_i_reg_1553(ap_reg_pp0_iter1_exitcond388_i_reg_1553),
        .ap_reg_pp0_iter3_or_cond_i_i_reg_1584(ap_reg_pp0_iter3_or_cond_i_i_reg_1584),
        .ap_reg_pp0_iter9_or_cond_i_reg_1580(ap_reg_pp0_iter9_or_cond_i_reg_1580),
        .k_buf_0_val_3_ce0(k_buf_0_val_3_ce0),
        .or_cond_i_i_reg_1584(or_cond_i_i_reg_1584),
        .ram_reg(\tmp_60_reg_1449_reg_n_0_[0] ),
        .ram_reg_0(\icmp_reg_1444_reg_n_0_[0] ),
        .ram_reg_1(ap_enable_reg_pp0_iter10_reg_n_0),
        .ram_reg_2(k_buf_0_val_4_load_reg_1643),
        .ram_reg_3(ap_reg_pp0_iter3_reg_331),
        .sobel_gy_data_stream_full_n(sobel_gy_data_stream_full_n),
        .src2_data_stream_0_s_empty_n(src2_data_stream_0_s_empty_n),
        .ult_reg_1439(ult_reg_1439));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'hFF7FFFFF)) 
    \mOutPtr[1]_i_2__3 
       (.I0(ap_reg_pp0_iter9_or_cond_i_reg_1580),
        .I1(ap_enable_reg_pp0_iter10_reg_n_0),
        .I2(\ap_CS_fsm_reg[1]_1 [1]),
        .I3(k_buf_0_val_5_U_n_9),
        .I4(sobel_gy_data_stream_full_n),
        .O(\ap_reg_pp0_iter9_or_cond_i_reg_1580_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFDFFFFFFFDFFFDFF)) 
    \mOutPtr[1]_i_3__1 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(k_buf_0_val_5_U_n_9),
        .I2(ap_reg_pp0_iter1_exitcond388_i_reg_1553),
        .I3(or_cond_i_i_reg_1584),
        .I4(ult_reg_1439),
        .I5(\icmp_reg_1444_reg_n_0_[0] ),
        .O(ap_enable_reg_pp0_iter2_reg_0));
  LUT3 #(
    .INIT(8'h04)) 
    \or_cond_i_i_reg_1584[0]_i_1__0 
       (.I0(exitcond388_i_reg_1553),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(k_buf_0_val_5_U_n_9),
        .O(brmerge_reg_15980));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \or_cond_i_i_reg_1584[0]_i_2__0 
       (.I0(tmp_65_fu_880_p2),
        .I1(\tmp_121_reg_1568_reg[0]_0 ),
        .O(p_0_in14_out));
  FDRE \or_cond_i_i_reg_1584_reg[0] 
       (.C(ap_clk),
        .CE(brmerge_reg_15980),
        .D(p_0_in14_out),
        .Q(or_cond_i_i_reg_1584),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \or_cond_i_reg_1580[0]_i_1__0 
       (.I0(\icmp_reg_1444_reg_n_0_[0] ),
        .I1(\t_V_3_reg_320_reg[10]_0 [8]),
        .I2(\t_V_3_reg_320_reg[10]_0 [10]),
        .I3(\t_V_3_reg_320_reg[10]_0 [9]),
        .I4(\tmp_121_reg_1568[0]_i_3__0_n_0 ),
        .O(or_cond_i_fu_867_p2));
  FDRE \or_cond_i_reg_1580_reg[0] 
       (.C(ap_clk),
        .CE(ImagLoc_x_reg_15620),
        .D(or_cond_i_fu_867_p2),
        .Q(or_cond_i_reg_1580),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_Val2_4_0_1_reg_1701_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,src_kernel_win_0_va_8_fu_1102_p3}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_Val2_4_0_1_reg_1701_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b1}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_Val2_4_0_1_reg_1701_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ap_reg_pp0_iter5_src_kernel_win_0_va_16_reg_1686}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_Val2_4_0_1_reg_1701_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b1),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_Val2_4_0_1_reg_1701_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(\src_kernel_win_0_va_4_fu_162[7]_i_1__0_n_0 ),
        .CEA2(grp_fu_1216_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(src_kernel_win_0_va_1_fu_1500),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_1216_ce),
        .CEP(p_Val2_4_0_1_reg_17010),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_Val2_4_0_1_reg_1701_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_Val2_4_0_1_reg_1701_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_p_Val2_4_0_1_reg_1701_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_Val2_4_0_1_reg_1701_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_Val2_4_0_1_reg_1701_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({p_Val2_4_0_1_reg_1701_reg_n_106,p_Val2_4_0_1_reg_1701_reg_n_107,p_Val2_4_0_1_reg_1701_reg_n_108,p_Val2_4_0_1_reg_1701_reg_n_109,p_Val2_4_0_1_reg_1701_reg_n_110,p_Val2_4_0_1_reg_1701_reg_n_111,p_Val2_4_0_1_reg_1701_reg_n_112,p_Val2_4_0_1_reg_1701_reg_n_113,p_Val2_4_0_1_reg_1701_reg_n_114,p_Val2_4_0_1_reg_1701_reg_n_115,p_Val2_4_0_1_reg_1701_reg_n_116,p_Val2_4_0_1_reg_1701_reg_n_117,p_Val2_4_0_1_reg_1701_reg_n_118,p_Val2_4_0_1_reg_1701_reg_n_119,p_Val2_4_0_1_reg_1701_reg_n_120,p_Val2_4_0_1_reg_1701_reg_n_121,p_Val2_4_0_1_reg_1701_reg_n_122,p_Val2_4_0_1_reg_1701_reg_n_123,p_Val2_4_0_1_reg_1701_reg_n_124,p_Val2_4_0_1_reg_1701_reg_n_125,p_Val2_4_0_1_reg_1701_reg_n_126,p_Val2_4_0_1_reg_1701_reg_n_127,p_Val2_4_0_1_reg_1701_reg_n_128,p_Val2_4_0_1_reg_1701_reg_n_129,p_Val2_4_0_1_reg_1701_reg_n_130,p_Val2_4_0_1_reg_1701_reg_n_131,p_Val2_4_0_1_reg_1701_reg_n_132,p_Val2_4_0_1_reg_1701_reg_n_133,p_Val2_4_0_1_reg_1701_reg_n_134,p_Val2_4_0_1_reg_1701_reg_n_135,p_Val2_4_0_1_reg_1701_reg_n_136,p_Val2_4_0_1_reg_1701_reg_n_137,p_Val2_4_0_1_reg_1701_reg_n_138,p_Val2_4_0_1_reg_1701_reg_n_139,p_Val2_4_0_1_reg_1701_reg_n_140,p_Val2_4_0_1_reg_1701_reg_n_141,p_Val2_4_0_1_reg_1701_reg_n_142,p_Val2_4_0_1_reg_1701_reg_n_143,p_Val2_4_0_1_reg_1701_reg_n_144,p_Val2_4_0_1_reg_1701_reg_n_145,p_Val2_4_0_1_reg_1701_reg_n_146,p_Val2_4_0_1_reg_1701_reg_n_147,p_Val2_4_0_1_reg_1701_reg_n_148,p_Val2_4_0_1_reg_1701_reg_n_149,p_Val2_4_0_1_reg_1701_reg_n_150,p_Val2_4_0_1_reg_1701_reg_n_151,p_Val2_4_0_1_reg_1701_reg_n_152,p_Val2_4_0_1_reg_1701_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_Val2_4_0_1_reg_1701_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h2)) 
    p_Val2_4_0_1_reg_1701_reg_i_1__0
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(k_buf_0_val_5_U_n_9),
        .O(grp_fu_1216_ce));
  LUT3 #(
    .INIT(8'h04)) 
    p_Val2_4_0_1_reg_1701_reg_i_2__0
       (.I0(ap_reg_pp0_iter5_exitcond388_i_reg_1553),
        .I1(ap_enable_reg_pp0_iter6),
        .I2(k_buf_0_val_5_U_n_9),
        .O(src_kernel_win_0_va_1_fu_1500));
  LUT3 #(
    .INIT(8'h08)) 
    p_Val2_4_0_1_reg_1701_reg_i_3__0
       (.I0(ap_reg_pp0_iter5_or_cond_i_reg_1580),
        .I1(ap_enable_reg_pp0_iter6),
        .I2(k_buf_0_val_5_U_n_9),
        .O(p_Val2_4_0_1_reg_17010));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_Val2_4_0_2_reg_1716_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,src_kernel_win_0_va_8_fu_1102_p3}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_Val2_4_0_2_reg_1716_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_Val2_4_0_2_reg_1716_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_Val2_4_0_2_reg_1716_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_Val2_4_0_2_reg_1716_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp0_stage0_subdone),
        .CEA2(grp_fu_1216_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_1216_ce),
        .CEP(p_Val2_4_0_2_reg_17160),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_Val2_4_0_2_reg_1716_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_Val2_4_0_2_reg_1716_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_Val2_4_0_2_reg_1716_reg_P_UNCONNECTED[47:11],p_Val2_4_0_2_reg_1716_reg_n_95,p_Val2_4_0_2_reg_1716_reg_n_96,p_Val2_4_0_2_reg_1716_reg_n_97,p_Val2_4_0_2_reg_1716_reg_n_98,p_Val2_4_0_2_reg_1716_reg_n_99,p_Val2_4_0_2_reg_1716_reg_n_100,p_Val2_4_0_2_reg_1716_reg_n_101,p_Val2_4_0_2_reg_1716_reg_n_102,p_Val2_4_0_2_reg_1716_reg_n_103,p_Val2_4_0_2_reg_1716_reg_n_104,p_Val2_4_0_2_reg_1716_reg_n_105}),
        .PATTERNBDETECT(NLW_p_Val2_4_0_2_reg_1716_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_Val2_4_0_2_reg_1716_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({p_Val2_4_0_1_reg_1701_reg_n_106,p_Val2_4_0_1_reg_1701_reg_n_107,p_Val2_4_0_1_reg_1701_reg_n_108,p_Val2_4_0_1_reg_1701_reg_n_109,p_Val2_4_0_1_reg_1701_reg_n_110,p_Val2_4_0_1_reg_1701_reg_n_111,p_Val2_4_0_1_reg_1701_reg_n_112,p_Val2_4_0_1_reg_1701_reg_n_113,p_Val2_4_0_1_reg_1701_reg_n_114,p_Val2_4_0_1_reg_1701_reg_n_115,p_Val2_4_0_1_reg_1701_reg_n_116,p_Val2_4_0_1_reg_1701_reg_n_117,p_Val2_4_0_1_reg_1701_reg_n_118,p_Val2_4_0_1_reg_1701_reg_n_119,p_Val2_4_0_1_reg_1701_reg_n_120,p_Val2_4_0_1_reg_1701_reg_n_121,p_Val2_4_0_1_reg_1701_reg_n_122,p_Val2_4_0_1_reg_1701_reg_n_123,p_Val2_4_0_1_reg_1701_reg_n_124,p_Val2_4_0_1_reg_1701_reg_n_125,p_Val2_4_0_1_reg_1701_reg_n_126,p_Val2_4_0_1_reg_1701_reg_n_127,p_Val2_4_0_1_reg_1701_reg_n_128,p_Val2_4_0_1_reg_1701_reg_n_129,p_Val2_4_0_1_reg_1701_reg_n_130,p_Val2_4_0_1_reg_1701_reg_n_131,p_Val2_4_0_1_reg_1701_reg_n_132,p_Val2_4_0_1_reg_1701_reg_n_133,p_Val2_4_0_1_reg_1701_reg_n_134,p_Val2_4_0_1_reg_1701_reg_n_135,p_Val2_4_0_1_reg_1701_reg_n_136,p_Val2_4_0_1_reg_1701_reg_n_137,p_Val2_4_0_1_reg_1701_reg_n_138,p_Val2_4_0_1_reg_1701_reg_n_139,p_Val2_4_0_1_reg_1701_reg_n_140,p_Val2_4_0_1_reg_1701_reg_n_141,p_Val2_4_0_1_reg_1701_reg_n_142,p_Val2_4_0_1_reg_1701_reg_n_143,p_Val2_4_0_1_reg_1701_reg_n_144,p_Val2_4_0_1_reg_1701_reg_n_145,p_Val2_4_0_1_reg_1701_reg_n_146,p_Val2_4_0_1_reg_1701_reg_n_147,p_Val2_4_0_1_reg_1701_reg_n_148,p_Val2_4_0_1_reg_1701_reg_n_149,p_Val2_4_0_1_reg_1701_reg_n_150,p_Val2_4_0_1_reg_1701_reg_n_151,p_Val2_4_0_1_reg_1701_reg_n_152,p_Val2_4_0_1_reg_1701_reg_n_153}),
        .PCOUT(NLW_p_Val2_4_0_2_reg_1716_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_Val2_4_0_2_reg_1716_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'h40)) 
    p_Val2_4_0_2_reg_1716_reg_i_1__0
       (.I0(k_buf_0_val_5_U_n_9),
        .I1(ap_enable_reg_pp0_iter7),
        .I2(ap_reg_pp0_iter6_or_cond_i_reg_1580),
        .O(p_Val2_4_0_2_reg_17160));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_Val2_4_1_1_reg_1731_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,src_kernel_win_0_va_2_fu_154}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_Val2_4_1_1_reg_1731_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_Val2_4_1_1_reg_1731_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_Val2_4_0_2_reg_1716_reg_n_95,p_Val2_4_0_2_reg_1716_reg_n_95,p_Val2_4_0_2_reg_1716_reg_n_95,p_Val2_4_0_2_reg_1716_reg_n_95,p_Val2_4_0_2_reg_1716_reg_n_95,p_Val2_4_0_2_reg_1716_reg_n_95,p_Val2_4_0_2_reg_1716_reg_n_95,p_Val2_4_0_2_reg_1716_reg_n_95,p_Val2_4_0_2_reg_1716_reg_n_95,p_Val2_4_0_2_reg_1716_reg_n_95,p_Val2_4_0_2_reg_1716_reg_n_95,p_Val2_4_0_2_reg_1716_reg_n_95,p_Val2_4_0_2_reg_1716_reg_n_95,p_Val2_4_0_2_reg_1716_reg_n_95,p_Val2_4_0_2_reg_1716_reg_n_95,p_Val2_4_0_2_reg_1716_reg_n_95,p_Val2_4_0_2_reg_1716_reg_n_95,p_Val2_4_0_2_reg_1716_reg_n_95,p_Val2_4_0_2_reg_1716_reg_n_95,p_Val2_4_0_2_reg_1716_reg_n_95,p_Val2_4_0_2_reg_1716_reg_n_95,p_Val2_4_0_2_reg_1716_reg_n_95,p_Val2_4_0_2_reg_1716_reg_n_95,p_Val2_4_0_2_reg_1716_reg_n_95,p_Val2_4_0_2_reg_1716_reg_n_95,p_Val2_4_0_2_reg_1716_reg_n_95,p_Val2_4_0_2_reg_1716_reg_n_95,p_Val2_4_0_2_reg_1716_reg_n_95,p_Val2_4_0_2_reg_1716_reg_n_95,p_Val2_4_0_2_reg_1716_reg_n_95,p_Val2_4_0_2_reg_1716_reg_n_95,p_Val2_4_0_2_reg_1716_reg_n_95,p_Val2_4_0_2_reg_1716_reg_n_95,p_Val2_4_0_2_reg_1716_reg_n_95,p_Val2_4_0_2_reg_1716_reg_n_95,p_Val2_4_0_2_reg_1716_reg_n_95,p_Val2_4_0_2_reg_1716_reg_n_95,p_Val2_4_0_2_reg_1716_reg_n_95,p_Val2_4_0_2_reg_1716_reg_n_96,p_Val2_4_0_2_reg_1716_reg_n_97,p_Val2_4_0_2_reg_1716_reg_n_98,p_Val2_4_0_2_reg_1716_reg_n_99,p_Val2_4_0_2_reg_1716_reg_n_100,p_Val2_4_0_2_reg_1716_reg_n_101,p_Val2_4_0_2_reg_1716_reg_n_102,p_Val2_4_0_2_reg_1716_reg_n_103,p_Val2_4_0_2_reg_1716_reg_n_104,p_Val2_4_0_2_reg_1716_reg_n_105}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_Val2_4_1_1_reg_1731_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_Val2_4_1_1_reg_1731_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(src_kernel_win_0_va_1_fu_1500),
        .CEA2(grp_fu_1216_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_NS_fsm1),
        .CEB2(grp_fu_1216_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_1216_ce),
        .CEP(p_Val2_4_1_1_reg_17310),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_Val2_4_1_1_reg_1731_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_Val2_4_1_1_reg_1731_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_p_Val2_4_1_1_reg_1731_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_Val2_4_1_1_reg_1731_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_Val2_4_1_1_reg_1731_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({p_Val2_4_1_1_reg_1731_reg_n_106,p_Val2_4_1_1_reg_1731_reg_n_107,p_Val2_4_1_1_reg_1731_reg_n_108,p_Val2_4_1_1_reg_1731_reg_n_109,p_Val2_4_1_1_reg_1731_reg_n_110,p_Val2_4_1_1_reg_1731_reg_n_111,p_Val2_4_1_1_reg_1731_reg_n_112,p_Val2_4_1_1_reg_1731_reg_n_113,p_Val2_4_1_1_reg_1731_reg_n_114,p_Val2_4_1_1_reg_1731_reg_n_115,p_Val2_4_1_1_reg_1731_reg_n_116,p_Val2_4_1_1_reg_1731_reg_n_117,p_Val2_4_1_1_reg_1731_reg_n_118,p_Val2_4_1_1_reg_1731_reg_n_119,p_Val2_4_1_1_reg_1731_reg_n_120,p_Val2_4_1_1_reg_1731_reg_n_121,p_Val2_4_1_1_reg_1731_reg_n_122,p_Val2_4_1_1_reg_1731_reg_n_123,p_Val2_4_1_1_reg_1731_reg_n_124,p_Val2_4_1_1_reg_1731_reg_n_125,p_Val2_4_1_1_reg_1731_reg_n_126,p_Val2_4_1_1_reg_1731_reg_n_127,p_Val2_4_1_1_reg_1731_reg_n_128,p_Val2_4_1_1_reg_1731_reg_n_129,p_Val2_4_1_1_reg_1731_reg_n_130,p_Val2_4_1_1_reg_1731_reg_n_131,p_Val2_4_1_1_reg_1731_reg_n_132,p_Val2_4_1_1_reg_1731_reg_n_133,p_Val2_4_1_1_reg_1731_reg_n_134,p_Val2_4_1_1_reg_1731_reg_n_135,p_Val2_4_1_1_reg_1731_reg_n_136,p_Val2_4_1_1_reg_1731_reg_n_137,p_Val2_4_1_1_reg_1731_reg_n_138,p_Val2_4_1_1_reg_1731_reg_n_139,p_Val2_4_1_1_reg_1731_reg_n_140,p_Val2_4_1_1_reg_1731_reg_n_141,p_Val2_4_1_1_reg_1731_reg_n_142,p_Val2_4_1_1_reg_1731_reg_n_143,p_Val2_4_1_1_reg_1731_reg_n_144,p_Val2_4_1_1_reg_1731_reg_n_145,p_Val2_4_1_1_reg_1731_reg_n_146,p_Val2_4_1_1_reg_1731_reg_n_147,p_Val2_4_1_1_reg_1731_reg_n_148,p_Val2_4_1_1_reg_1731_reg_n_149,p_Val2_4_1_1_reg_1731_reg_n_150,p_Val2_4_1_1_reg_1731_reg_n_151,p_Val2_4_1_1_reg_1731_reg_n_152,p_Val2_4_1_1_reg_1731_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_Val2_4_1_1_reg_1731_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h8)) 
    p_Val2_4_1_1_reg_1731_reg_i_1__0
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(ap_reg_grp_Filter2D_fu_96_ap_start),
        .O(ap_NS_fsm1));
  LUT3 #(
    .INIT(8'h40)) 
    p_Val2_4_1_1_reg_1731_reg_i_2
       (.I0(k_buf_0_val_5_U_n_9),
        .I1(ap_enable_reg_pp0_iter8),
        .I2(ap_reg_pp0_iter7_or_cond_i_reg_1580),
        .O(p_Val2_4_1_1_reg_17310));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_assign_2_fu_897_p2_carry
       (.CI(1'b0),
        .CO({p_assign_2_fu_897_p2_carry_n_0,p_assign_2_fu_897_p2_carry_n_1,p_assign_2_fu_897_p2_carry_n_2,p_assign_2_fu_897_p2_carry_n_3}),
        .CYINIT(p_assign_2_fu_897_p2_carry_i_1__0_n_0),
        .DI({\x_reg_1588_reg[4]_0 ,\p_p2_i_i_reg_1574_reg[1]_0 }),
        .O(p_assign_2_fu_897_p2[4:1]),
        .S({p_assign_2_fu_897_p2_carry_i_5__0_n_0,p_assign_2_fu_897_p2_carry_i_6__0_n_0,p_assign_2_fu_897_p2_carry_i_7__0_n_0,p_assign_2_fu_897_p2_carry_i_8__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_assign_2_fu_897_p2_carry__0
       (.CI(p_assign_2_fu_897_p2_carry_n_0),
        .CO({p_assign_2_fu_897_p2_carry__0_n_0,p_assign_2_fu_897_p2_carry__0_n_1,p_assign_2_fu_897_p2_carry__0_n_2,p_assign_2_fu_897_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(\x_reg_1588_reg[8]_0 ),
        .O(p_assign_2_fu_897_p2[8:5]),
        .S({p_assign_2_fu_897_p2_carry__0_i_5__0_n_0,p_assign_2_fu_897_p2_carry__0_i_6__0_n_0,p_assign_2_fu_897_p2_carry__0_i_7__0_n_0,p_assign_2_fu_897_p2_carry__0_i_8__0_n_0}));
  LUT4 #(
    .INIT(16'hD22D)) 
    p_assign_2_fu_897_p2_carry__0_i_5__0
       (.I0(\p_p2_i_i_reg_1574_reg[7]_0 ),
        .I1(tmp_65_fu_880_p2_carry__0_0[6]),
        .I2(\p_p2_i_i_reg_1574_reg[8]_0 ),
        .I3(tmp_65_fu_880_p2_carry__0_0[7]),
        .O(p_assign_2_fu_897_p2_carry__0_i_5__0_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    p_assign_2_fu_897_p2_carry__0_i_6__0
       (.I0(\p_p2_i_i_reg_1574_reg[6]_0 ),
        .I1(tmp_65_fu_880_p2_carry__0_0[5]),
        .I2(\p_p2_i_i_reg_1574_reg[7]_0 ),
        .I3(tmp_65_fu_880_p2_carry__0_0[6]),
        .O(p_assign_2_fu_897_p2_carry__0_i_6__0_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    p_assign_2_fu_897_p2_carry__0_i_7__0
       (.I0(\p_p2_i_i_reg_1574_reg[5]_0 ),
        .I1(tmp_65_fu_880_p2_carry__0_0[4]),
        .I2(\p_p2_i_i_reg_1574_reg[6]_0 ),
        .I3(tmp_65_fu_880_p2_carry__0_0[5]),
        .O(p_assign_2_fu_897_p2_carry__0_i_7__0_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    p_assign_2_fu_897_p2_carry__0_i_8__0
       (.I0(\p_p2_i_i_reg_1574_reg[4]_0 ),
        .I1(tmp_65_fu_880_p2_carry__0_0[3]),
        .I2(\p_p2_i_i_reg_1574_reg[5]_0 ),
        .I3(tmp_65_fu_880_p2_carry__0_0[4]),
        .O(p_assign_2_fu_897_p2_carry__0_i_8__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_assign_2_fu_897_p2_carry__1
       (.CI(p_assign_2_fu_897_p2_carry__0_n_0),
        .CO({NLW_p_assign_2_fu_897_p2_carry__1_CO_UNCONNECTED[3:1],p_assign_2_fu_897_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\x_reg_1588_reg[10]_0 }),
        .O({NLW_p_assign_2_fu_897_p2_carry__1_O_UNCONNECTED[3:2],p_assign_2_fu_897_p2[10:9]}),
        .S({1'b0,1'b0,p_assign_2_fu_897_p2_carry__1_i_2__0_n_0,p_assign_2_fu_897_p2_carry__1_i_3__0_n_0}));
  LUT4 #(
    .INIT(16'hD22D)) 
    p_assign_2_fu_897_p2_carry__1_i_2__0
       (.I0(\p_p2_i_i_reg_1574_reg[9]_0 ),
        .I1(tmp_65_fu_880_p2_carry__0_0[8]),
        .I2(\p_p2_i_i_reg_1574_reg[10]_0 ),
        .I3(tmp_65_fu_880_p2_carry__0_0[9]),
        .O(p_assign_2_fu_897_p2_carry__1_i_2__0_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    p_assign_2_fu_897_p2_carry__1_i_3__0
       (.I0(\p_p2_i_i_reg_1574_reg[8]_0 ),
        .I1(tmp_65_fu_880_p2_carry__0_0[7]),
        .I2(\p_p2_i_i_reg_1574_reg[9]_0 ),
        .I3(tmp_65_fu_880_p2_carry__0_0[8]),
        .O(p_assign_2_fu_897_p2_carry__1_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_assign_2_fu_897_p2_carry_i_1__0
       (.I0(\ImagLoc_x_reg_1562_reg[0]_0 ),
        .O(p_assign_2_fu_897_p2_carry_i_1__0_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    p_assign_2_fu_897_p2_carry_i_5__0
       (.I0(\p_p2_i_i_reg_1574_reg[3]_0 ),
        .I1(tmp_65_fu_880_p2_carry__0_0[2]),
        .I2(\p_p2_i_i_reg_1574_reg[4]_0 ),
        .I3(tmp_65_fu_880_p2_carry__0_0[3]),
        .O(p_assign_2_fu_897_p2_carry_i_5__0_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    p_assign_2_fu_897_p2_carry_i_6__0
       (.I0(\p_p2_i_i_reg_1574_reg[2]_0 ),
        .I1(tmp_65_fu_880_p2_carry__0_0[1]),
        .I2(\p_p2_i_i_reg_1574_reg[3]_0 ),
        .I3(tmp_65_fu_880_p2_carry__0_0[2]),
        .O(p_assign_2_fu_897_p2_carry_i_6__0_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    p_assign_2_fu_897_p2_carry_i_7__0
       (.I0(\p_p2_i_i_reg_1574_reg[2]_0 ),
        .I1(tmp_65_fu_880_p2_carry__0_0[1]),
        .I2(\p_p2_i_i_reg_1574_reg[1]_0 ),
        .O(p_assign_2_fu_897_p2_carry_i_7__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_assign_2_fu_897_p2_carry_i_8__0
       (.I0(\p_p2_i_i_reg_1574_reg[1]_0 ),
        .I1(tmp_65_fu_880_p2_carry__0_0[0]),
        .O(p_assign_2_fu_897_p2_carry_i_8__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \p_assign_6_1_reg_1482[10]_i_1__0 
       (.I0(\icmp_reg_1444[0]_i_2__0_n_0 ),
        .I1(Q[8]),
        .I2(t_V_reg_309),
        .I3(Q[7]),
        .I4(Q[1]),
        .I5(Q[9]),
        .O(p_assign_6_1_fu_546_p2[10]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \p_assign_6_1_reg_1482[11]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[7]),
        .I2(t_V_reg_309),
        .I3(Q[8]),
        .I4(\icmp_reg_1444[0]_i_2__0_n_0 ),
        .I5(Q[9]),
        .O(p_assign_6_1_fu_546_p2[11]));
  LUT1 #(
    .INIT(2'h1)) 
    \p_assign_6_1_reg_1482[1]_i_1__0 
       (.I0(Q[1]),
        .O(p_assign_6_1_fu_546_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \p_assign_6_1_reg_1482[2]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[1]),
        .O(p_assign_6_1_fu_546_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \p_assign_6_1_reg_1482[3]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[3]),
        .O(p_assign_6_1_fu_546_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \p_assign_6_1_reg_1482[4]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[4]),
        .O(p_assign_6_1_fu_546_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \p_assign_6_1_reg_1482[5]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(p_assign_6_1_fu_546_p2[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \p_assign_6_1_reg_1482[6]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(p_assign_6_1_fu_546_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \p_assign_6_1_reg_1482[7]_i_1__0 
       (.I0(Q[1]),
        .I1(\icmp_reg_1444[0]_i_2__0_n_0 ),
        .I2(Q[7]),
        .O(p_assign_6_1_fu_546_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \p_assign_6_1_reg_1482[8]_i_1__0 
       (.I0(Q[1]),
        .I1(\icmp_reg_1444[0]_i_2__0_n_0 ),
        .I2(Q[7]),
        .I3(t_V_reg_309),
        .O(p_assign_6_1_fu_546_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \p_assign_6_1_reg_1482[9]_i_1__0 
       (.I0(Q[7]),
        .I1(\icmp_reg_1444[0]_i_2__0_n_0 ),
        .I2(Q[1]),
        .I3(t_V_reg_309),
        .I4(Q[8]),
        .O(p_assign_6_1_fu_546_p2[9]));
  FDRE \p_assign_6_1_reg_1482_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(Q[0]),
        .Q(\p_assign_6_1_reg_1482_reg[0]_0 ),
        .R(1'b0));
  FDRE \p_assign_6_1_reg_1482_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_6_1_fu_546_p2[10]),
        .Q(\p_assign_6_1_reg_1482_reg[10]_0 [8]),
        .R(1'b0));
  FDRE \p_assign_6_1_reg_1482_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_6_1_fu_546_p2[11]),
        .Q(\p_assign_6_1_reg_1482_reg[11]_0 ),
        .R(1'b0));
  FDRE \p_assign_6_1_reg_1482_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_6_1_fu_546_p2[1]),
        .Q(\p_assign_6_1_reg_1482_reg[1]_0 ),
        .R(1'b0));
  FDRE \p_assign_6_1_reg_1482_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_6_1_fu_546_p2[2]),
        .Q(\p_assign_6_1_reg_1482_reg[10]_0 [0]),
        .R(1'b0));
  FDRE \p_assign_6_1_reg_1482_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_6_1_fu_546_p2[3]),
        .Q(\p_assign_6_1_reg_1482_reg[10]_0 [1]),
        .R(1'b0));
  FDRE \p_assign_6_1_reg_1482_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_6_1_fu_546_p2[4]),
        .Q(\p_assign_6_1_reg_1482_reg[10]_0 [2]),
        .R(1'b0));
  FDRE \p_assign_6_1_reg_1482_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_6_1_fu_546_p2[5]),
        .Q(\p_assign_6_1_reg_1482_reg[10]_0 [3]),
        .R(1'b0));
  FDRE \p_assign_6_1_reg_1482_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_6_1_fu_546_p2[6]),
        .Q(\p_assign_6_1_reg_1482_reg[10]_0 [4]),
        .R(1'b0));
  FDRE \p_assign_6_1_reg_1482_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_6_1_fu_546_p2[7]),
        .Q(\p_assign_6_1_reg_1482_reg[10]_0 [5]),
        .R(1'b0));
  FDRE \p_assign_6_1_reg_1482_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_6_1_fu_546_p2[8]),
        .Q(\p_assign_6_1_reg_1482_reg[10]_0 [6]),
        .R(1'b0));
  FDRE \p_assign_6_1_reg_1482_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_6_1_fu_546_p2[9]),
        .Q(\p_assign_6_1_reg_1482_reg[10]_0 [7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'hD52A)) 
    \p_assign_6_2_reg_1500[10]_i_1__0 
       (.I0(\p_assign_6_2_reg_1500[10]_i_2__0_n_0 ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[9]),
        .O(p_assign_6_2_fu_566_p2[10]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \p_assign_6_2_reg_1500[10]_i_2__0 
       (.I0(Q[7]),
        .I1(t_V_reg_309),
        .I2(Q[8]),
        .I3(\icmp_reg_1444[0]_i_2__0_n_0 ),
        .O(\p_assign_6_2_reg_1500[10]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'h0070)) 
    \p_assign_6_2_reg_1500[11]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\p_assign_6_2_reg_1500[10]_i_2__0_n_0 ),
        .I3(Q[9]),
        .O(p_assign_6_2_fu_566_p2[11]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'h87)) 
    \p_assign_6_2_reg_1500[2]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(p_assign_6_2_fu_566_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'hF807)) 
    \p_assign_6_2_reg_1500[3]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(p_assign_6_2_fu_566_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'hFFF80007)) 
    \p_assign_6_2_reg_1500[4]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[4]),
        .O(p_assign_6_2_fu_566_p2[4]));
  LUT6 #(
    .INIT(64'hFFFFFEEE00000111)) 
    \p_assign_6_2_reg_1500[5]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(p_assign_6_2_fu_566_p2[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000004)) 
    \p_assign_6_2_reg_1500[6]_i_1__0 
       (.I0(Q[4]),
        .I1(\i_V_reg_1430[6]_i_2__0_n_0 ),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(p_assign_6_2_fu_566_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'hEA15)) 
    \p_assign_6_2_reg_1500[7]_i_1__0 
       (.I0(\icmp_reg_1444[0]_i_2__0_n_0 ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[7]),
        .O(p_assign_6_2_fu_566_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT5 #(
    .INIT(32'hFFEA0015)) 
    \p_assign_6_2_reg_1500[8]_i_1__0 
       (.I0(Q[7]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\icmp_reg_1444[0]_i_2__0_n_0 ),
        .I4(t_V_reg_309),
        .O(p_assign_6_2_fu_566_p2[8]));
  LUT6 #(
    .INIT(64'hFFFEFEFE00010101)) 
    \p_assign_6_2_reg_1500[9]_i_1__0 
       (.I0(Q[7]),
        .I1(\icmp_reg_1444[0]_i_2__0_n_0 ),
        .I2(t_V_reg_309),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[8]),
        .O(p_assign_6_2_fu_566_p2[9]));
  FDRE \p_assign_6_2_reg_1500_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(i_V_fu_477_p2[0]),
        .Q(\p_assign_6_2_reg_1500_reg[0]_0 ),
        .R(1'b0));
  FDRE \p_assign_6_2_reg_1500_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_6_2_fu_566_p2[10]),
        .Q(\p_assign_6_2_reg_1500_reg[10]_0 [9]),
        .R(1'b0));
  FDRE \p_assign_6_2_reg_1500_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_6_2_fu_566_p2[11]),
        .Q(\p_assign_6_2_reg_1500_reg[11]_0 ),
        .R(1'b0));
  FDRE \p_assign_6_2_reg_1500_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(i_V_fu_477_p2[1]),
        .Q(\p_assign_6_2_reg_1500_reg[10]_0 [0]),
        .R(1'b0));
  FDRE \p_assign_6_2_reg_1500_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_6_2_fu_566_p2[2]),
        .Q(\p_assign_6_2_reg_1500_reg[10]_0 [1]),
        .R(1'b0));
  FDRE \p_assign_6_2_reg_1500_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_6_2_fu_566_p2[3]),
        .Q(\p_assign_6_2_reg_1500_reg[10]_0 [2]),
        .R(1'b0));
  FDRE \p_assign_6_2_reg_1500_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_6_2_fu_566_p2[4]),
        .Q(\p_assign_6_2_reg_1500_reg[10]_0 [3]),
        .R(1'b0));
  FDRE \p_assign_6_2_reg_1500_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_6_2_fu_566_p2[5]),
        .Q(\p_assign_6_2_reg_1500_reg[10]_0 [4]),
        .R(1'b0));
  FDRE \p_assign_6_2_reg_1500_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_6_2_fu_566_p2[6]),
        .Q(\p_assign_6_2_reg_1500_reg[10]_0 [5]),
        .R(1'b0));
  FDRE \p_assign_6_2_reg_1500_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_6_2_fu_566_p2[7]),
        .Q(\p_assign_6_2_reg_1500_reg[10]_0 [6]),
        .R(1'b0));
  FDRE \p_assign_6_2_reg_1500_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_6_2_fu_566_p2[8]),
        .Q(\p_assign_6_2_reg_1500_reg[10]_0 [7]),
        .R(1'b0));
  FDRE \p_assign_6_2_reg_1500_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_6_2_fu_566_p2[9]),
        .Q(\p_assign_6_2_reg_1500_reg[10]_0 [8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'h6A55)) 
    \p_assign_7_1_reg_1495[10]_i_1__0 
       (.I0(Q[9]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\p_assign_6_2_reg_1500[10]_i_2__0_n_0 ),
        .O(\p_assign_7_1_reg_1495[10]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'hFBBB)) 
    \p_assign_7_1_reg_1495[11]_i_1__0 
       (.I0(Q[9]),
        .I1(\p_assign_6_2_reg_1500[10]_i_2__0_n_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(p_assign_7_1_fu_560_p2[11]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \p_assign_7_1_reg_1495[1]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(p_assign_7_1_fu_560_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'h5666)) 
    \p_assign_7_1_reg_1495[3]_i_1__0 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\p_assign_7_1_reg_1495[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'h55565656)) 
    \p_assign_7_1_reg_1495[4]_i_1__0 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\p_assign_7_1_reg_1495[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555555666)) 
    \p_assign_7_1_reg_1495[5]_i_1__0 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(\p_assign_7_1_reg_1495[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555565555)) 
    \p_assign_7_1_reg_1495[6]_i_1__0 
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(\i_V_reg_1430[6]_i_2__0_n_0 ),
        .I5(Q[4]),
        .O(\p_assign_7_1_reg_1495[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'h556A)) 
    \p_assign_7_1_reg_1495[7]_i_1__0 
       (.I0(Q[7]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\icmp_reg_1444[0]_i_2__0_n_0 ),
        .O(p_assign_7_1_fu_560_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'h55555666)) 
    \p_assign_7_1_reg_1495[8]_i_1__0 
       (.I0(t_V_reg_309),
        .I1(\icmp_reg_1444[0]_i_2__0_n_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[7]),
        .O(\p_assign_7_1_reg_1495[8]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h555555555555556A)) 
    \p_assign_7_1_reg_1495[9]_i_1__0 
       (.I0(Q[8]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(t_V_reg_309),
        .I4(\icmp_reg_1444[0]_i_2__0_n_0 ),
        .I5(Q[7]),
        .O(\p_assign_7_1_reg_1495[9]_i_1__0_n_0 ));
  FDRE \p_assign_7_1_reg_1495_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\p_assign_7_1_reg_1495[10]_i_1__0_n_0 ),
        .Q(p_assign_7_1_reg_1495[10]),
        .R(1'b0));
  FDRE \p_assign_7_1_reg_1495_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_7_1_fu_560_p2[11]),
        .Q(p_assign_7_1_reg_1495[11]),
        .R(1'b0));
  FDRE \p_assign_7_1_reg_1495_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_7_1_fu_560_p2[1]),
        .Q(\p_assign_7_1_reg_1495_reg[1]_0 ),
        .R(1'b0));
  FDRE \p_assign_7_1_reg_1495_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\i_V_reg_1430[2]_i_1__0_n_0 ),
        .Q(p_assign_7_1_reg_1495[2]),
        .R(1'b0));
  FDRE \p_assign_7_1_reg_1495_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\p_assign_7_1_reg_1495[3]_i_1__0_n_0 ),
        .Q(p_assign_7_1_reg_1495[3]),
        .R(1'b0));
  FDRE \p_assign_7_1_reg_1495_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\p_assign_7_1_reg_1495[4]_i_1__0_n_0 ),
        .Q(p_assign_7_1_reg_1495[4]),
        .R(1'b0));
  FDRE \p_assign_7_1_reg_1495_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\p_assign_7_1_reg_1495[5]_i_1__0_n_0 ),
        .Q(p_assign_7_1_reg_1495[5]),
        .R(1'b0));
  FDRE \p_assign_7_1_reg_1495_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\p_assign_7_1_reg_1495[6]_i_1__0_n_0 ),
        .Q(p_assign_7_1_reg_1495[6]),
        .R(1'b0));
  FDRE \p_assign_7_1_reg_1495_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_7_1_fu_560_p2[7]),
        .Q(p_assign_7_1_reg_1495[7]),
        .R(1'b0));
  FDRE \p_assign_7_1_reg_1495_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\p_assign_7_1_reg_1495[8]_i_1__0_n_0 ),
        .Q(p_assign_7_1_reg_1495[8]),
        .R(1'b0));
  FDRE \p_assign_7_1_reg_1495_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\p_assign_7_1_reg_1495[9]_i_1__0_n_0 ),
        .Q(p_assign_7_1_reg_1495[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT5 #(
    .INIT(32'h55555556)) 
    \p_assign_7_2_reg_1513[10]_i_1__0 
       (.I0(Q[9]),
        .I1(\icmp_reg_1444[0]_i_2__0_n_0 ),
        .I2(Q[8]),
        .I3(t_V_reg_309),
        .I4(Q[7]),
        .O(\p_assign_7_2_reg_1513[10]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \p_assign_7_2_reg_1513[11]_i_1__0 
       (.I0(Q[9]),
        .I1(\icmp_reg_1444[0]_i_2__0_n_0 ),
        .I2(Q[8]),
        .I3(t_V_reg_309),
        .I4(Q[7]),
        .O(\p_assign_7_2_reg_1513[11]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \p_assign_7_2_reg_1513[3]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(p_assign_7_2_fu_580_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'h56)) 
    \p_assign_7_2_reg_1513[4]_i_1__0 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[2]),
        .O(p_assign_7_2_fu_580_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'h5556)) 
    \p_assign_7_2_reg_1513[5]_i_1__0 
       (.I0(Q[5]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[4]),
        .O(p_assign_7_2_fu_580_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'h55555556)) 
    \p_assign_7_2_reg_1513[6]_i_1__0 
       (.I0(Q[6]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[5]),
        .O(p_assign_7_2_fu_580_p2[6]));
  LUT6 #(
    .INIT(64'h5555555555555556)) 
    \p_assign_7_2_reg_1513[7]_i_1__0 
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[6]),
        .O(p_assign_7_2_fu_580_p2[7]));
  LUT3 #(
    .INIT(8'h56)) 
    \p_assign_7_2_reg_1513[8]_i_1__0 
       (.I0(t_V_reg_309),
        .I1(\icmp_reg_1444[0]_i_2__0_n_0 ),
        .I2(Q[7]),
        .O(p_assign_7_2_fu_580_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h5556)) 
    \p_assign_7_2_reg_1513[9]_i_1__0 
       (.I0(Q[8]),
        .I1(Q[7]),
        .I2(\icmp_reg_1444[0]_i_2__0_n_0 ),
        .I3(t_V_reg_309),
        .O(\p_assign_7_2_reg_1513[9]_i_1__0_n_0 ));
  FDRE \p_assign_7_2_reg_1513_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\p_assign_7_2_reg_1513[10]_i_1__0_n_0 ),
        .Q(p_assign_7_2_reg_1513[10]),
        .R(1'b0));
  FDRE \p_assign_7_2_reg_1513_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\p_assign_7_2_reg_1513[11]_i_1__0_n_0 ),
        .Q(p_assign_7_2_reg_1513[11]),
        .R(1'b0));
  FDRE \p_assign_7_2_reg_1513_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(Q[2]),
        .Q(p_assign_7_2_reg_1513[2]),
        .R(1'b0));
  FDRE \p_assign_7_2_reg_1513_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_7_2_fu_580_p2[3]),
        .Q(p_assign_7_2_reg_1513[3]),
        .R(1'b0));
  FDRE \p_assign_7_2_reg_1513_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_7_2_fu_580_p2[4]),
        .Q(p_assign_7_2_reg_1513[4]),
        .R(1'b0));
  FDRE \p_assign_7_2_reg_1513_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_7_2_fu_580_p2[5]),
        .Q(p_assign_7_2_reg_1513[5]),
        .R(1'b0));
  FDRE \p_assign_7_2_reg_1513_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_7_2_fu_580_p2[6]),
        .Q(p_assign_7_2_reg_1513[6]),
        .R(1'b0));
  FDRE \p_assign_7_2_reg_1513_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_7_2_fu_580_p2[7]),
        .Q(p_assign_7_2_reg_1513[7]),
        .R(1'b0));
  FDRE \p_assign_7_2_reg_1513_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_7_2_fu_580_p2[8]),
        .Q(p_assign_7_2_reg_1513[8]),
        .R(1'b0));
  FDRE \p_assign_7_2_reg_1513_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\p_assign_7_2_reg_1513[9]_i_1__0_n_0 ),
        .Q(p_assign_7_2_reg_1513[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h5555555555555556)) 
    \p_assign_7_reg_1477[10]_i_1__0 
       (.I0(Q[9]),
        .I1(Q[1]),
        .I2(Q[7]),
        .I3(t_V_reg_309),
        .I4(Q[8]),
        .I5(\icmp_reg_1444[0]_i_2__0_n_0 ),
        .O(\p_assign_7_reg_1477[10]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \p_assign_7_reg_1477[2]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(p_assign_7_fu_540_p2));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'h56)) 
    \p_assign_7_reg_1477[3]_i_1__0 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(\p_assign_7_reg_1477[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'h5556)) 
    \p_assign_7_reg_1477[4]_i_1__0 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(\p_assign_7_reg_1477[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'h55555556)) 
    \p_assign_7_reg_1477[5]_i_1__0 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(\p_assign_7_reg_1477[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555555556)) 
    \p_assign_7_reg_1477[6]_i_1__0 
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[1]),
        .O(\p_assign_7_reg_1477[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'h56)) 
    \p_assign_7_reg_1477[7]_i_1__0 
       (.I0(Q[7]),
        .I1(\icmp_reg_1444[0]_i_2__0_n_0 ),
        .I2(Q[1]),
        .O(\p_assign_7_reg_1477[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'h5556)) 
    \p_assign_7_reg_1477[8]_i_1__0 
       (.I0(t_V_reg_309),
        .I1(Q[7]),
        .I2(\icmp_reg_1444[0]_i_2__0_n_0 ),
        .I3(Q[1]),
        .O(\p_assign_7_reg_1477[8]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT5 #(
    .INIT(32'h55555556)) 
    \p_assign_7_reg_1477[9]_i_1__0 
       (.I0(Q[8]),
        .I1(t_V_reg_309),
        .I2(Q[1]),
        .I3(\icmp_reg_1444[0]_i_2__0_n_0 ),
        .I4(Q[7]),
        .O(\p_assign_7_reg_1477[9]_i_1__0_n_0 ));
  FDRE \p_assign_7_reg_1477_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\p_assign_7_reg_1477[10]_i_1__0_n_0 ),
        .Q(p_assign_7_reg_1477[10]),
        .R(1'b0));
  FDRE \p_assign_7_reg_1477_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(Q[1]),
        .Q(p_assign_7_reg_1477[1]),
        .R(1'b0));
  FDRE \p_assign_7_reg_1477_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_7_fu_540_p2),
        .Q(p_assign_7_reg_1477[2]),
        .R(1'b0));
  FDRE \p_assign_7_reg_1477_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\p_assign_7_reg_1477[3]_i_1__0_n_0 ),
        .Q(p_assign_7_reg_1477[3]),
        .R(1'b0));
  FDRE \p_assign_7_reg_1477_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\p_assign_7_reg_1477[4]_i_1__0_n_0 ),
        .Q(p_assign_7_reg_1477[4]),
        .R(1'b0));
  FDRE \p_assign_7_reg_1477_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\p_assign_7_reg_1477[5]_i_1__0_n_0 ),
        .Q(p_assign_7_reg_1477[5]),
        .R(1'b0));
  FDRE \p_assign_7_reg_1477_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\p_assign_7_reg_1477[6]_i_1__0_n_0 ),
        .Q(p_assign_7_reg_1477[6]),
        .R(1'b0));
  FDRE \p_assign_7_reg_1477_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\p_assign_7_reg_1477[7]_i_1__0_n_0 ),
        .Q(p_assign_7_reg_1477[7]),
        .R(1'b0));
  FDRE \p_assign_7_reg_1477_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\p_assign_7_reg_1477[8]_i_1__0_n_0 ),
        .Q(p_assign_7_reg_1477[8]),
        .R(1'b0));
  FDRE \p_assign_7_reg_1477_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\p_assign_7_reg_1477[9]_i_1__0_n_0 ),
        .Q(p_assign_7_reg_1477[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \p_p2_i_i_reg_1574[10]_i_1__0 
       (.I0(\t_V_3_reg_320_reg[10]_0 [10]),
        .I1(\t_V_3_reg_320_reg[10]_0 [9]),
        .I2(\ImagLoc_x_reg_1562[10]_i_2__0_n_0 ),
        .O(p_p2_i_i_fu_859_p3));
  LUT4 #(
    .INIT(16'h0020)) 
    \p_p2_i_i_reg_1574[9]_i_1__0 
       (.I0(p_0_in),
        .I1(k_buf_0_val_5_U_n_9),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(exitcond388_i_fu_804_p2),
        .O(\p_p2_i_i_reg_1574[9]_i_1__0_n_0 ));
  FDRE \p_p2_i_i_reg_1574_reg[10] 
       (.C(ap_clk),
        .CE(ImagLoc_x_reg_15620),
        .D(p_p2_i_i_fu_859_p3),
        .Q(\p_p2_i_i_reg_1574_reg[10]_0 ),
        .R(1'b0));
  FDRE \p_p2_i_i_reg_1574_reg[1] 
       (.C(ap_clk),
        .CE(ImagLoc_x_reg_15620),
        .D(\ImagLoc_x_reg_1562[1]_i_1__0_n_0 ),
        .Q(\p_p2_i_i_reg_1574_reg[1]_0 ),
        .R(\p_p2_i_i_reg_1574[9]_i_1__0_n_0 ));
  FDRE \p_p2_i_i_reg_1574_reg[2] 
       (.C(ap_clk),
        .CE(ImagLoc_x_reg_15620),
        .D(\ImagLoc_x_reg_1562[2]_i_1__0_n_0 ),
        .Q(\p_p2_i_i_reg_1574_reg[2]_0 ),
        .R(\p_p2_i_i_reg_1574[9]_i_1__0_n_0 ));
  FDRE \p_p2_i_i_reg_1574_reg[3] 
       (.C(ap_clk),
        .CE(ImagLoc_x_reg_15620),
        .D(\ImagLoc_x_reg_1562[3]_i_1__0_n_0 ),
        .Q(\p_p2_i_i_reg_1574_reg[3]_0 ),
        .R(\p_p2_i_i_reg_1574[9]_i_1__0_n_0 ));
  FDRE \p_p2_i_i_reg_1574_reg[4] 
       (.C(ap_clk),
        .CE(ImagLoc_x_reg_15620),
        .D(\ImagLoc_x_reg_1562[4]_i_1__0_n_0 ),
        .Q(\p_p2_i_i_reg_1574_reg[4]_0 ),
        .R(\p_p2_i_i_reg_1574[9]_i_1__0_n_0 ));
  FDRE \p_p2_i_i_reg_1574_reg[5] 
       (.C(ap_clk),
        .CE(ImagLoc_x_reg_15620),
        .D(\ImagLoc_x_reg_1562[5]_i_1__0_n_0 ),
        .Q(\p_p2_i_i_reg_1574_reg[5]_0 ),
        .R(\p_p2_i_i_reg_1574[9]_i_1__0_n_0 ));
  FDRE \p_p2_i_i_reg_1574_reg[6] 
       (.C(ap_clk),
        .CE(ImagLoc_x_reg_15620),
        .D(\ImagLoc_x_reg_1562[6]_i_1__0_n_0 ),
        .Q(\p_p2_i_i_reg_1574_reg[6]_0 ),
        .R(\p_p2_i_i_reg_1574[9]_i_1__0_n_0 ));
  FDRE \p_p2_i_i_reg_1574_reg[7] 
       (.C(ap_clk),
        .CE(ImagLoc_x_reg_15620),
        .D(\ImagLoc_x_reg_1562[7]_i_1__0_n_0 ),
        .Q(\p_p2_i_i_reg_1574_reg[7]_0 ),
        .R(\p_p2_i_i_reg_1574[9]_i_1__0_n_0 ));
  FDRE \p_p2_i_i_reg_1574_reg[8] 
       (.C(ap_clk),
        .CE(ImagLoc_x_reg_15620),
        .D(\ImagLoc_x_reg_1562[8]_i_1__0_n_0 ),
        .Q(\p_p2_i_i_reg_1574_reg[8]_0 ),
        .R(\p_p2_i_i_reg_1574[9]_i_1__0_n_0 ));
  FDRE \p_p2_i_i_reg_1574_reg[9] 
       (.C(ap_clk),
        .CE(ImagLoc_x_reg_15620),
        .D(\ImagLoc_x_reg_1562[9]_i_1__0_n_0 ),
        .Q(\p_p2_i_i_reg_1574_reg[9]_0 ),
        .R(\p_p2_i_i_reg_1574[9]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h000000D000000000)) 
    \reg_331[7]_i_1__0 
       (.I0(\icmp_reg_1444_reg_n_0_[0] ),
        .I1(ult_reg_1439),
        .I2(or_cond_i_i_reg_1584),
        .I3(ap_reg_pp0_iter1_exitcond388_i_reg_1553),
        .I4(k_buf_0_val_5_U_n_9),
        .I5(ap_enable_reg_pp0_iter2),
        .O(grp_Filter2D_fu_96_p_src_data_stream_V_read));
  FDRE \reg_331_reg[0] 
       (.C(ap_clk),
        .CE(grp_Filter2D_fu_96_p_src_data_stream_V_read),
        .D(\reg_331_reg[7]_0 [0]),
        .Q(reg_331[0]),
        .R(1'b0));
  FDRE \reg_331_reg[1] 
       (.C(ap_clk),
        .CE(grp_Filter2D_fu_96_p_src_data_stream_V_read),
        .D(\reg_331_reg[7]_0 [1]),
        .Q(reg_331[1]),
        .R(1'b0));
  FDRE \reg_331_reg[2] 
       (.C(ap_clk),
        .CE(grp_Filter2D_fu_96_p_src_data_stream_V_read),
        .D(\reg_331_reg[7]_0 [2]),
        .Q(reg_331[2]),
        .R(1'b0));
  FDRE \reg_331_reg[3] 
       (.C(ap_clk),
        .CE(grp_Filter2D_fu_96_p_src_data_stream_V_read),
        .D(\reg_331_reg[7]_0 [3]),
        .Q(reg_331[3]),
        .R(1'b0));
  FDRE \reg_331_reg[4] 
       (.C(ap_clk),
        .CE(grp_Filter2D_fu_96_p_src_data_stream_V_read),
        .D(\reg_331_reg[7]_0 [4]),
        .Q(reg_331[4]),
        .R(1'b0));
  FDRE \reg_331_reg[5] 
       (.C(ap_clk),
        .CE(grp_Filter2D_fu_96_p_src_data_stream_V_read),
        .D(\reg_331_reg[7]_0 [5]),
        .Q(reg_331[5]),
        .R(1'b0));
  FDRE \reg_331_reg[6] 
       (.C(ap_clk),
        .CE(grp_Filter2D_fu_96_p_src_data_stream_V_read),
        .D(\reg_331_reg[7]_0 [6]),
        .Q(reg_331[6]),
        .R(1'b0));
  FDRE \reg_331_reg[7] 
       (.C(ap_clk),
        .CE(grp_Filter2D_fu_96_p_src_data_stream_V_read),
        .D(\reg_331_reg[7]_0 [7]),
        .Q(reg_331[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h74)) 
    \rev_reg_1533[0]_i_1__0 
       (.I0(ult_reg_1439),
        .I1(ap_CS_fsm_state4),
        .I2(rev_reg_1533),
        .O(\rev_reg_1533[0]_i_1__0_n_0 ));
  FDRE \rev_reg_1533_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rev_reg_1533[0]_i_1__0_n_0 ),
        .Q(rev_reg_1533),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_174_reg[0] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(right_border_buf_0_s_fu_170[0]),
        .Q(right_border_buf_0_1_fu_174[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_174_reg[1] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(right_border_buf_0_s_fu_170[1]),
        .Q(right_border_buf_0_1_fu_174[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_174_reg[2] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(right_border_buf_0_s_fu_170[2]),
        .Q(right_border_buf_0_1_fu_174[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_174_reg[3] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(right_border_buf_0_s_fu_170[3]),
        .Q(right_border_buf_0_1_fu_174[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_174_reg[4] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(right_border_buf_0_s_fu_170[4]),
        .Q(right_border_buf_0_1_fu_174[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_174_reg[5] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(right_border_buf_0_s_fu_170[5]),
        .Q(right_border_buf_0_1_fu_174[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_174_reg[6] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(right_border_buf_0_s_fu_170[6]),
        .Q(right_border_buf_0_1_fu_174[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_174_reg[7] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(right_border_buf_0_s_fu_170[7]),
        .Q(right_border_buf_0_1_fu_174[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_178_reg[0] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(right_border_buf_0_5_fu_190[0]),
        .Q(right_border_buf_0_2_fu_178[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_178_reg[1] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(right_border_buf_0_5_fu_190[1]),
        .Q(right_border_buf_0_2_fu_178[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_178_reg[2] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(right_border_buf_0_5_fu_190[2]),
        .Q(right_border_buf_0_2_fu_178[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_178_reg[3] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(right_border_buf_0_5_fu_190[3]),
        .Q(right_border_buf_0_2_fu_178[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_178_reg[4] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(right_border_buf_0_5_fu_190[4]),
        .Q(right_border_buf_0_2_fu_178[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_178_reg[5] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(right_border_buf_0_5_fu_190[5]),
        .Q(right_border_buf_0_2_fu_178[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_178_reg[6] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(right_border_buf_0_5_fu_190[6]),
        .Q(right_border_buf_0_2_fu_178[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_178_reg[7] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(right_border_buf_0_5_fu_190[7]),
        .Q(right_border_buf_0_2_fu_178[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_3_fu_182[0]_i_1__0 
       (.I0(k_buf_0_val_4_q0[0]),
        .I1(ap_reg_pp0_iter2_brmerge_reg_1598),
        .I2(right_border_buf_0_3_fu_182[0]),
        .I3(col_assign_3_t_reg_1611[0]),
        .I4(right_border_buf_0_4_fu_186[0]),
        .I5(col_assign_3_t_reg_1611[1]),
        .O(col_buf_0_val_1_0_fu_1005_p3[0]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_3_fu_182[1]_i_1__0 
       (.I0(k_buf_0_val_4_q0[1]),
        .I1(ap_reg_pp0_iter2_brmerge_reg_1598),
        .I2(right_border_buf_0_3_fu_182[1]),
        .I3(col_assign_3_t_reg_1611[0]),
        .I4(right_border_buf_0_4_fu_186[1]),
        .I5(col_assign_3_t_reg_1611[1]),
        .O(col_buf_0_val_1_0_fu_1005_p3[1]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_3_fu_182[2]_i_1__0 
       (.I0(k_buf_0_val_4_q0[2]),
        .I1(ap_reg_pp0_iter2_brmerge_reg_1598),
        .I2(right_border_buf_0_3_fu_182[2]),
        .I3(col_assign_3_t_reg_1611[0]),
        .I4(right_border_buf_0_4_fu_186[2]),
        .I5(col_assign_3_t_reg_1611[1]),
        .O(col_buf_0_val_1_0_fu_1005_p3[2]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_3_fu_182[3]_i_1__0 
       (.I0(k_buf_0_val_4_q0[3]),
        .I1(ap_reg_pp0_iter2_brmerge_reg_1598),
        .I2(right_border_buf_0_3_fu_182[3]),
        .I3(col_assign_3_t_reg_1611[0]),
        .I4(right_border_buf_0_4_fu_186[3]),
        .I5(col_assign_3_t_reg_1611[1]),
        .O(col_buf_0_val_1_0_fu_1005_p3[3]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_3_fu_182[4]_i_1__0 
       (.I0(k_buf_0_val_4_q0[4]),
        .I1(ap_reg_pp0_iter2_brmerge_reg_1598),
        .I2(right_border_buf_0_3_fu_182[4]),
        .I3(col_assign_3_t_reg_1611[0]),
        .I4(right_border_buf_0_4_fu_186[4]),
        .I5(col_assign_3_t_reg_1611[1]),
        .O(col_buf_0_val_1_0_fu_1005_p3[4]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_3_fu_182[5]_i_1__0 
       (.I0(k_buf_0_val_4_q0[5]),
        .I1(ap_reg_pp0_iter2_brmerge_reg_1598),
        .I2(right_border_buf_0_3_fu_182[5]),
        .I3(col_assign_3_t_reg_1611[0]),
        .I4(right_border_buf_0_4_fu_186[5]),
        .I5(col_assign_3_t_reg_1611[1]),
        .O(col_buf_0_val_1_0_fu_1005_p3[5]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_3_fu_182[6]_i_1__0 
       (.I0(k_buf_0_val_4_q0[6]),
        .I1(ap_reg_pp0_iter2_brmerge_reg_1598),
        .I2(right_border_buf_0_3_fu_182[6]),
        .I3(col_assign_3_t_reg_1611[0]),
        .I4(right_border_buf_0_4_fu_186[6]),
        .I5(col_assign_3_t_reg_1611[1]),
        .O(col_buf_0_val_1_0_fu_1005_p3[6]));
  LUT4 #(
    .INIT(16'h8000)) 
    \right_border_buf_0_3_fu_182[7]_i_1__0 
       (.I0(ult_reg_1439),
        .I1(\icmp_reg_1444_reg_n_0_[0] ),
        .I2(k_buf_0_val_3_load_reg_16300),
        .I3(ap_reg_pp0_iter2_or_cond_i_i_reg_1584),
        .O(ce1111_out));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_3_fu_182[7]_i_2__0 
       (.I0(k_buf_0_val_4_q0[7]),
        .I1(ap_reg_pp0_iter2_brmerge_reg_1598),
        .I2(right_border_buf_0_3_fu_182[7]),
        .I3(col_assign_3_t_reg_1611[0]),
        .I4(right_border_buf_0_4_fu_186[7]),
        .I5(col_assign_3_t_reg_1611[1]),
        .O(col_buf_0_val_1_0_fu_1005_p3[7]));
  FDRE \right_border_buf_0_3_fu_182_reg[0] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(col_buf_0_val_1_0_fu_1005_p3[0]),
        .Q(right_border_buf_0_3_fu_182[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_182_reg[1] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(col_buf_0_val_1_0_fu_1005_p3[1]),
        .Q(right_border_buf_0_3_fu_182[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_182_reg[2] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(col_buf_0_val_1_0_fu_1005_p3[2]),
        .Q(right_border_buf_0_3_fu_182[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_182_reg[3] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(col_buf_0_val_1_0_fu_1005_p3[3]),
        .Q(right_border_buf_0_3_fu_182[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_182_reg[4] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(col_buf_0_val_1_0_fu_1005_p3[4]),
        .Q(right_border_buf_0_3_fu_182[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_182_reg[5] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(col_buf_0_val_1_0_fu_1005_p3[5]),
        .Q(right_border_buf_0_3_fu_182[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_182_reg[6] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(col_buf_0_val_1_0_fu_1005_p3[6]),
        .Q(right_border_buf_0_3_fu_182[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_182_reg[7] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(col_buf_0_val_1_0_fu_1005_p3[7]),
        .Q(right_border_buf_0_3_fu_182[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_186_reg[0] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(right_border_buf_0_3_fu_182[0]),
        .Q(right_border_buf_0_4_fu_186[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_186_reg[1] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(right_border_buf_0_3_fu_182[1]),
        .Q(right_border_buf_0_4_fu_186[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_186_reg[2] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(right_border_buf_0_3_fu_182[2]),
        .Q(right_border_buf_0_4_fu_186[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_186_reg[3] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(right_border_buf_0_3_fu_182[3]),
        .Q(right_border_buf_0_4_fu_186[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_186_reg[4] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(right_border_buf_0_3_fu_182[4]),
        .Q(right_border_buf_0_4_fu_186[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_186_reg[5] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(right_border_buf_0_3_fu_182[5]),
        .Q(right_border_buf_0_4_fu_186[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_186_reg[6] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(right_border_buf_0_3_fu_182[6]),
        .Q(right_border_buf_0_4_fu_186[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_186_reg[7] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(right_border_buf_0_3_fu_182[7]),
        .Q(right_border_buf_0_4_fu_186[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_5_fu_190[0]_i_1__0 
       (.I0(k_buf_0_val_5_q0[0]),
        .I1(ap_reg_pp0_iter2_brmerge_reg_1598),
        .I2(right_border_buf_0_5_fu_190[0]),
        .I3(col_assign_3_t_reg_1611[0]),
        .I4(right_border_buf_0_2_fu_178[0]),
        .I5(col_assign_3_t_reg_1611[1]),
        .O(col_buf_0_val_2_0_fu_1023_p3[0]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_5_fu_190[1]_i_1__0 
       (.I0(k_buf_0_val_5_q0[1]),
        .I1(ap_reg_pp0_iter2_brmerge_reg_1598),
        .I2(right_border_buf_0_5_fu_190[1]),
        .I3(col_assign_3_t_reg_1611[0]),
        .I4(right_border_buf_0_2_fu_178[1]),
        .I5(col_assign_3_t_reg_1611[1]),
        .O(col_buf_0_val_2_0_fu_1023_p3[1]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_5_fu_190[2]_i_1__0 
       (.I0(k_buf_0_val_5_q0[2]),
        .I1(ap_reg_pp0_iter2_brmerge_reg_1598),
        .I2(right_border_buf_0_5_fu_190[2]),
        .I3(col_assign_3_t_reg_1611[0]),
        .I4(right_border_buf_0_2_fu_178[2]),
        .I5(col_assign_3_t_reg_1611[1]),
        .O(col_buf_0_val_2_0_fu_1023_p3[2]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_5_fu_190[3]_i_1__0 
       (.I0(k_buf_0_val_5_q0[3]),
        .I1(ap_reg_pp0_iter2_brmerge_reg_1598),
        .I2(right_border_buf_0_5_fu_190[3]),
        .I3(col_assign_3_t_reg_1611[0]),
        .I4(right_border_buf_0_2_fu_178[3]),
        .I5(col_assign_3_t_reg_1611[1]),
        .O(col_buf_0_val_2_0_fu_1023_p3[3]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_5_fu_190[4]_i_1__0 
       (.I0(k_buf_0_val_5_q0[4]),
        .I1(ap_reg_pp0_iter2_brmerge_reg_1598),
        .I2(right_border_buf_0_5_fu_190[4]),
        .I3(col_assign_3_t_reg_1611[0]),
        .I4(right_border_buf_0_2_fu_178[4]),
        .I5(col_assign_3_t_reg_1611[1]),
        .O(col_buf_0_val_2_0_fu_1023_p3[4]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_5_fu_190[5]_i_1__0 
       (.I0(k_buf_0_val_5_q0[5]),
        .I1(ap_reg_pp0_iter2_brmerge_reg_1598),
        .I2(right_border_buf_0_5_fu_190[5]),
        .I3(col_assign_3_t_reg_1611[0]),
        .I4(right_border_buf_0_2_fu_178[5]),
        .I5(col_assign_3_t_reg_1611[1]),
        .O(col_buf_0_val_2_0_fu_1023_p3[5]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_5_fu_190[6]_i_1__0 
       (.I0(k_buf_0_val_5_q0[6]),
        .I1(ap_reg_pp0_iter2_brmerge_reg_1598),
        .I2(right_border_buf_0_5_fu_190[6]),
        .I3(col_assign_3_t_reg_1611[0]),
        .I4(right_border_buf_0_2_fu_178[6]),
        .I5(col_assign_3_t_reg_1611[1]),
        .O(col_buf_0_val_2_0_fu_1023_p3[6]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_5_fu_190[7]_i_1__0 
       (.I0(k_buf_0_val_5_q0[7]),
        .I1(ap_reg_pp0_iter2_brmerge_reg_1598),
        .I2(right_border_buf_0_5_fu_190[7]),
        .I3(col_assign_3_t_reg_1611[0]),
        .I4(right_border_buf_0_2_fu_178[7]),
        .I5(col_assign_3_t_reg_1611[1]),
        .O(col_buf_0_val_2_0_fu_1023_p3[7]));
  FDRE \right_border_buf_0_5_fu_190_reg[0] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(col_buf_0_val_2_0_fu_1023_p3[0]),
        .Q(right_border_buf_0_5_fu_190[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_190_reg[1] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(col_buf_0_val_2_0_fu_1023_p3[1]),
        .Q(right_border_buf_0_5_fu_190[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_190_reg[2] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(col_buf_0_val_2_0_fu_1023_p3[2]),
        .Q(right_border_buf_0_5_fu_190[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_190_reg[3] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(col_buf_0_val_2_0_fu_1023_p3[3]),
        .Q(right_border_buf_0_5_fu_190[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_190_reg[4] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(col_buf_0_val_2_0_fu_1023_p3[4]),
        .Q(right_border_buf_0_5_fu_190[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_190_reg[5] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(col_buf_0_val_2_0_fu_1023_p3[5]),
        .Q(right_border_buf_0_5_fu_190[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_190_reg[6] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(col_buf_0_val_2_0_fu_1023_p3[6]),
        .Q(right_border_buf_0_5_fu_190[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_190_reg[7] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(col_buf_0_val_2_0_fu_1023_p3[7]),
        .Q(right_border_buf_0_5_fu_190[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_s_fu_170[0]_i_1__0 
       (.I0(k_buf_0_val_3_q0[0]),
        .I1(ap_reg_pp0_iter2_brmerge_reg_1598),
        .I2(right_border_buf_0_s_fu_170[0]),
        .I3(col_assign_3_t_reg_1611[0]),
        .I4(right_border_buf_0_1_fu_174[0]),
        .I5(col_assign_3_t_reg_1611[1]),
        .O(col_buf_0_val_0_0_fu_987_p3[0]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_s_fu_170[1]_i_1__0 
       (.I0(k_buf_0_val_3_q0[1]),
        .I1(ap_reg_pp0_iter2_brmerge_reg_1598),
        .I2(right_border_buf_0_s_fu_170[1]),
        .I3(col_assign_3_t_reg_1611[0]),
        .I4(right_border_buf_0_1_fu_174[1]),
        .I5(col_assign_3_t_reg_1611[1]),
        .O(col_buf_0_val_0_0_fu_987_p3[1]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_s_fu_170[2]_i_1__0 
       (.I0(k_buf_0_val_3_q0[2]),
        .I1(ap_reg_pp0_iter2_brmerge_reg_1598),
        .I2(right_border_buf_0_s_fu_170[2]),
        .I3(col_assign_3_t_reg_1611[0]),
        .I4(right_border_buf_0_1_fu_174[2]),
        .I5(col_assign_3_t_reg_1611[1]),
        .O(col_buf_0_val_0_0_fu_987_p3[2]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_s_fu_170[3]_i_1__0 
       (.I0(k_buf_0_val_3_q0[3]),
        .I1(ap_reg_pp0_iter2_brmerge_reg_1598),
        .I2(right_border_buf_0_s_fu_170[3]),
        .I3(col_assign_3_t_reg_1611[0]),
        .I4(right_border_buf_0_1_fu_174[3]),
        .I5(col_assign_3_t_reg_1611[1]),
        .O(col_buf_0_val_0_0_fu_987_p3[3]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_s_fu_170[4]_i_1__0 
       (.I0(k_buf_0_val_3_q0[4]),
        .I1(ap_reg_pp0_iter2_brmerge_reg_1598),
        .I2(right_border_buf_0_s_fu_170[4]),
        .I3(col_assign_3_t_reg_1611[0]),
        .I4(right_border_buf_0_1_fu_174[4]),
        .I5(col_assign_3_t_reg_1611[1]),
        .O(col_buf_0_val_0_0_fu_987_p3[4]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_s_fu_170[5]_i_1__0 
       (.I0(k_buf_0_val_3_q0[5]),
        .I1(ap_reg_pp0_iter2_brmerge_reg_1598),
        .I2(right_border_buf_0_s_fu_170[5]),
        .I3(col_assign_3_t_reg_1611[0]),
        .I4(right_border_buf_0_1_fu_174[5]),
        .I5(col_assign_3_t_reg_1611[1]),
        .O(col_buf_0_val_0_0_fu_987_p3[5]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_s_fu_170[6]_i_1__0 
       (.I0(k_buf_0_val_3_q0[6]),
        .I1(ap_reg_pp0_iter2_brmerge_reg_1598),
        .I2(right_border_buf_0_s_fu_170[6]),
        .I3(col_assign_3_t_reg_1611[0]),
        .I4(right_border_buf_0_1_fu_174[6]),
        .I5(col_assign_3_t_reg_1611[1]),
        .O(col_buf_0_val_0_0_fu_987_p3[6]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_s_fu_170[7]_i_1__0 
       (.I0(k_buf_0_val_3_q0[7]),
        .I1(ap_reg_pp0_iter2_brmerge_reg_1598),
        .I2(right_border_buf_0_s_fu_170[7]),
        .I3(col_assign_3_t_reg_1611[0]),
        .I4(right_border_buf_0_1_fu_174[7]),
        .I5(col_assign_3_t_reg_1611[1]),
        .O(col_buf_0_val_0_0_fu_987_p3[7]));
  FDRE \right_border_buf_0_s_fu_170_reg[0] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(col_buf_0_val_0_0_fu_987_p3[0]),
        .Q(right_border_buf_0_s_fu_170[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_170_reg[1] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(col_buf_0_val_0_0_fu_987_p3[1]),
        .Q(right_border_buf_0_s_fu_170[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_170_reg[2] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(col_buf_0_val_0_0_fu_987_p3[2]),
        .Q(right_border_buf_0_s_fu_170[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_170_reg[3] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(col_buf_0_val_0_0_fu_987_p3[3]),
        .Q(right_border_buf_0_s_fu_170[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_170_reg[4] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(col_buf_0_val_0_0_fu_987_p3[4]),
        .Q(right_border_buf_0_s_fu_170[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_170_reg[5] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(col_buf_0_val_0_0_fu_987_p3[5]),
        .Q(right_border_buf_0_s_fu_170[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_170_reg[6] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(col_buf_0_val_0_0_fu_987_p3[6]),
        .Q(right_border_buf_0_s_fu_170[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_170_reg[7] 
       (.C(ap_clk),
        .CE(ce1111_out),
        .D(col_buf_0_val_0_0_fu_987_p3[7]),
        .Q(right_border_buf_0_s_fu_170[7]),
        .R(1'b0));
  FDRE \row_assign_10_1_t_reg_1543_reg[0] 
       (.C(ap_clk),
        .CE(row_assign_10_1_t_reg_15430),
        .D(\row_assign_10_1_t_reg_1543_reg[1]_0 [0]),
        .Q(row_assign_10_1_t_reg_1543[0]),
        .R(1'b0));
  FDRE \row_assign_10_1_t_reg_1543_reg[1] 
       (.C(ap_clk),
        .CE(row_assign_10_1_t_reg_15430),
        .D(\row_assign_10_1_t_reg_1543_reg[1]_0 [1]),
        .Q(row_assign_10_1_t_reg_1543[1]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \row_assign_10_2_t_reg_1548[1]_i_1__0 
       (.I0(ap_CS_fsm_state4),
        .I1(tmp_61_reg_1457),
        .O(row_assign_10_1_t_reg_15430));
  FDRE \row_assign_10_2_t_reg_1548_reg[0] 
       (.C(ap_clk),
        .CE(row_assign_10_1_t_reg_15430),
        .D(\row_assign_10_2_t_reg_1548_reg[0]_0 ),
        .Q(row_assign_10_2_t_reg_1548[0]),
        .R(1'b0));
  FDRE \row_assign_10_2_t_reg_1548_reg[1] 
       (.C(ap_clk),
        .CE(row_assign_10_1_t_reg_15430),
        .D(row_assign_10_2_t_fu_796_p2),
        .Q(row_assign_10_2_t_reg_1548[1]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    \src_kernel_win_0_va_16_reg_1686[7]_i_1__0 
       (.I0(ap_reg_pp0_iter3_exitcond388_i_reg_1553),
        .I1(k_buf_0_val_5_U_n_9),
        .O(\src_kernel_win_0_va_16_reg_1686[7]_i_1__0_n_0 ));
  FDRE \src_kernel_win_0_va_16_reg_1686_reg[0] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_16_reg_1686[7]_i_1__0_n_0 ),
        .D(src_kernel_win_0_va_4_fu_162[0]),
        .Q(src_kernel_win_0_va_16_reg_1686[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_16_reg_1686_reg[1] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_16_reg_1686[7]_i_1__0_n_0 ),
        .D(src_kernel_win_0_va_4_fu_162[1]),
        .Q(src_kernel_win_0_va_16_reg_1686[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_16_reg_1686_reg[2] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_16_reg_1686[7]_i_1__0_n_0 ),
        .D(src_kernel_win_0_va_4_fu_162[2]),
        .Q(src_kernel_win_0_va_16_reg_1686[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_16_reg_1686_reg[3] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_16_reg_1686[7]_i_1__0_n_0 ),
        .D(src_kernel_win_0_va_4_fu_162[3]),
        .Q(src_kernel_win_0_va_16_reg_1686[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_16_reg_1686_reg[4] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_16_reg_1686[7]_i_1__0_n_0 ),
        .D(src_kernel_win_0_va_4_fu_162[4]),
        .Q(src_kernel_win_0_va_16_reg_1686[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_16_reg_1686_reg[5] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_16_reg_1686[7]_i_1__0_n_0 ),
        .D(src_kernel_win_0_va_4_fu_162[5]),
        .Q(src_kernel_win_0_va_16_reg_1686[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_16_reg_1686_reg[6] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_16_reg_1686[7]_i_1__0_n_0 ),
        .D(src_kernel_win_0_va_4_fu_162[6]),
        .Q(src_kernel_win_0_va_16_reg_1686[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_16_reg_1686_reg[7] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_16_reg_1686[7]_i_1__0_n_0 ),
        .D(src_kernel_win_0_va_4_fu_162[7]),
        .Q(src_kernel_win_0_va_16_reg_1686[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_2_fu_154_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1500),
        .D(ap_reg_pp0_iter5_src_kernel_win_0_va_7_reg_1670[0]),
        .Q(src_kernel_win_0_va_2_fu_154[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_2_fu_154_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1500),
        .D(ap_reg_pp0_iter5_src_kernel_win_0_va_7_reg_1670[1]),
        .Q(src_kernel_win_0_va_2_fu_154[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_2_fu_154_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1500),
        .D(ap_reg_pp0_iter5_src_kernel_win_0_va_7_reg_1670[2]),
        .Q(src_kernel_win_0_va_2_fu_154[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_2_fu_154_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1500),
        .D(ap_reg_pp0_iter5_src_kernel_win_0_va_7_reg_1670[3]),
        .Q(src_kernel_win_0_va_2_fu_154[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_2_fu_154_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1500),
        .D(ap_reg_pp0_iter5_src_kernel_win_0_va_7_reg_1670[4]),
        .Q(src_kernel_win_0_va_2_fu_154[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_2_fu_154_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1500),
        .D(ap_reg_pp0_iter5_src_kernel_win_0_va_7_reg_1670[5]),
        .Q(src_kernel_win_0_va_2_fu_154[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_2_fu_154_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1500),
        .D(ap_reg_pp0_iter5_src_kernel_win_0_va_7_reg_1670[6]),
        .Q(src_kernel_win_0_va_2_fu_154[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_2_fu_154_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1500),
        .D(ap_reg_pp0_iter5_src_kernel_win_0_va_7_reg_1670[7]),
        .Q(src_kernel_win_0_va_2_fu_154[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \src_kernel_win_0_va_4_fu_162[0]_i_1__0 
       (.I0(col_buf_0_val_2_0_reg_1656[0]),
        .I1(row_assign_10_2_t_reg_1548[1]),
        .I2(tmp_61_reg_1457),
        .I3(col_buf_0_val_1_0_reg_1648[0]),
        .I4(row_assign_10_2_t_reg_1548[0]),
        .I5(col_buf_0_val_0_0_reg_1635[0]),
        .O(src_kernel_win_0_va_8_fu_1102_p3[0]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \src_kernel_win_0_va_4_fu_162[1]_i_1__0 
       (.I0(col_buf_0_val_2_0_reg_1656[1]),
        .I1(row_assign_10_2_t_reg_1548[1]),
        .I2(tmp_61_reg_1457),
        .I3(col_buf_0_val_1_0_reg_1648[1]),
        .I4(row_assign_10_2_t_reg_1548[0]),
        .I5(col_buf_0_val_0_0_reg_1635[1]),
        .O(src_kernel_win_0_va_8_fu_1102_p3[1]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \src_kernel_win_0_va_4_fu_162[2]_i_1__0 
       (.I0(col_buf_0_val_2_0_reg_1656[2]),
        .I1(row_assign_10_2_t_reg_1548[1]),
        .I2(tmp_61_reg_1457),
        .I3(col_buf_0_val_1_0_reg_1648[2]),
        .I4(row_assign_10_2_t_reg_1548[0]),
        .I5(col_buf_0_val_0_0_reg_1635[2]),
        .O(src_kernel_win_0_va_8_fu_1102_p3[2]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \src_kernel_win_0_va_4_fu_162[3]_i_1__0 
       (.I0(col_buf_0_val_2_0_reg_1656[3]),
        .I1(row_assign_10_2_t_reg_1548[1]),
        .I2(tmp_61_reg_1457),
        .I3(col_buf_0_val_1_0_reg_1648[3]),
        .I4(row_assign_10_2_t_reg_1548[0]),
        .I5(col_buf_0_val_0_0_reg_1635[3]),
        .O(src_kernel_win_0_va_8_fu_1102_p3[3]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \src_kernel_win_0_va_4_fu_162[4]_i_1__0 
       (.I0(col_buf_0_val_2_0_reg_1656[4]),
        .I1(row_assign_10_2_t_reg_1548[1]),
        .I2(tmp_61_reg_1457),
        .I3(col_buf_0_val_1_0_reg_1648[4]),
        .I4(row_assign_10_2_t_reg_1548[0]),
        .I5(col_buf_0_val_0_0_reg_1635[4]),
        .O(src_kernel_win_0_va_8_fu_1102_p3[4]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \src_kernel_win_0_va_4_fu_162[5]_i_1__0 
       (.I0(col_buf_0_val_2_0_reg_1656[5]),
        .I1(row_assign_10_2_t_reg_1548[1]),
        .I2(tmp_61_reg_1457),
        .I3(col_buf_0_val_1_0_reg_1648[5]),
        .I4(row_assign_10_2_t_reg_1548[0]),
        .I5(col_buf_0_val_0_0_reg_1635[5]),
        .O(src_kernel_win_0_va_8_fu_1102_p3[5]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \src_kernel_win_0_va_4_fu_162[6]_i_1__0 
       (.I0(col_buf_0_val_2_0_reg_1656[6]),
        .I1(row_assign_10_2_t_reg_1548[1]),
        .I2(tmp_61_reg_1457),
        .I3(col_buf_0_val_1_0_reg_1648[6]),
        .I4(row_assign_10_2_t_reg_1548[0]),
        .I5(col_buf_0_val_0_0_reg_1635[6]),
        .O(src_kernel_win_0_va_8_fu_1102_p3[6]));
  LUT3 #(
    .INIT(8'h04)) 
    \src_kernel_win_0_va_4_fu_162[7]_i_1__0 
       (.I0(ap_reg_pp0_iter3_exitcond388_i_reg_1553),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(k_buf_0_val_5_U_n_9),
        .O(\src_kernel_win_0_va_4_fu_162[7]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \src_kernel_win_0_va_4_fu_162[7]_i_2__0 
       (.I0(col_buf_0_val_2_0_reg_1656[7]),
        .I1(row_assign_10_2_t_reg_1548[1]),
        .I2(tmp_61_reg_1457),
        .I3(col_buf_0_val_1_0_reg_1648[7]),
        .I4(row_assign_10_2_t_reg_1548[0]),
        .I5(col_buf_0_val_0_0_reg_1635[7]),
        .O(src_kernel_win_0_va_8_fu_1102_p3[7]));
  FDRE \src_kernel_win_0_va_4_fu_162_reg[0] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_4_fu_162[7]_i_1__0_n_0 ),
        .D(src_kernel_win_0_va_8_fu_1102_p3[0]),
        .Q(src_kernel_win_0_va_4_fu_162[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_162_reg[1] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_4_fu_162[7]_i_1__0_n_0 ),
        .D(src_kernel_win_0_va_8_fu_1102_p3[1]),
        .Q(src_kernel_win_0_va_4_fu_162[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_162_reg[2] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_4_fu_162[7]_i_1__0_n_0 ),
        .D(src_kernel_win_0_va_8_fu_1102_p3[2]),
        .Q(src_kernel_win_0_va_4_fu_162[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_162_reg[3] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_4_fu_162[7]_i_1__0_n_0 ),
        .D(src_kernel_win_0_va_8_fu_1102_p3[3]),
        .Q(src_kernel_win_0_va_4_fu_162[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_162_reg[4] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_4_fu_162[7]_i_1__0_n_0 ),
        .D(src_kernel_win_0_va_8_fu_1102_p3[4]),
        .Q(src_kernel_win_0_va_4_fu_162[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_162_reg[5] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_4_fu_162[7]_i_1__0_n_0 ),
        .D(src_kernel_win_0_va_8_fu_1102_p3[5]),
        .Q(src_kernel_win_0_va_4_fu_162[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_162_reg[6] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_4_fu_162[7]_i_1__0_n_0 ),
        .D(src_kernel_win_0_va_8_fu_1102_p3[6]),
        .Q(src_kernel_win_0_va_4_fu_162[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_162_reg[7] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_4_fu_162[7]_i_1__0_n_0 ),
        .D(src_kernel_win_0_va_8_fu_1102_p3[7]),
        .Q(src_kernel_win_0_va_4_fu_162[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \src_kernel_win_0_va_6_reg_1664[0]_i_1__0 
       (.I0(col_buf_0_val_2_0_reg_1656[0]),
        .I1(tmp_117_reg_1538),
        .I2(col_buf_0_val_1_0_reg_1648[0]),
        .I3(row_assign_10_2_t_reg_1548[0]),
        .I4(tmp_61_reg_1457),
        .I5(col_buf_0_val_0_0_reg_1635[0]),
        .O(src_kernel_win_0_va_6_fu_1074_p3[0]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \src_kernel_win_0_va_6_reg_1664[1]_i_1__0 
       (.I0(col_buf_0_val_2_0_reg_1656[1]),
        .I1(tmp_117_reg_1538),
        .I2(col_buf_0_val_1_0_reg_1648[1]),
        .I3(row_assign_10_2_t_reg_1548[0]),
        .I4(tmp_61_reg_1457),
        .I5(col_buf_0_val_0_0_reg_1635[1]),
        .O(src_kernel_win_0_va_6_fu_1074_p3[1]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \src_kernel_win_0_va_6_reg_1664[2]_i_1__0 
       (.I0(col_buf_0_val_2_0_reg_1656[2]),
        .I1(tmp_117_reg_1538),
        .I2(col_buf_0_val_1_0_reg_1648[2]),
        .I3(row_assign_10_2_t_reg_1548[0]),
        .I4(tmp_61_reg_1457),
        .I5(col_buf_0_val_0_0_reg_1635[2]),
        .O(src_kernel_win_0_va_6_fu_1074_p3[2]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \src_kernel_win_0_va_6_reg_1664[3]_i_1__0 
       (.I0(col_buf_0_val_2_0_reg_1656[3]),
        .I1(tmp_117_reg_1538),
        .I2(col_buf_0_val_1_0_reg_1648[3]),
        .I3(row_assign_10_2_t_reg_1548[0]),
        .I4(tmp_61_reg_1457),
        .I5(col_buf_0_val_0_0_reg_1635[3]),
        .O(src_kernel_win_0_va_6_fu_1074_p3[3]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \src_kernel_win_0_va_6_reg_1664[4]_i_1__0 
       (.I0(col_buf_0_val_2_0_reg_1656[4]),
        .I1(tmp_117_reg_1538),
        .I2(col_buf_0_val_1_0_reg_1648[4]),
        .I3(row_assign_10_2_t_reg_1548[0]),
        .I4(tmp_61_reg_1457),
        .I5(col_buf_0_val_0_0_reg_1635[4]),
        .O(src_kernel_win_0_va_6_fu_1074_p3[4]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \src_kernel_win_0_va_6_reg_1664[5]_i_1__0 
       (.I0(col_buf_0_val_2_0_reg_1656[5]),
        .I1(tmp_117_reg_1538),
        .I2(col_buf_0_val_1_0_reg_1648[5]),
        .I3(row_assign_10_2_t_reg_1548[0]),
        .I4(tmp_61_reg_1457),
        .I5(col_buf_0_val_0_0_reg_1635[5]),
        .O(src_kernel_win_0_va_6_fu_1074_p3[5]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \src_kernel_win_0_va_6_reg_1664[6]_i_1__0 
       (.I0(col_buf_0_val_2_0_reg_1656[6]),
        .I1(tmp_117_reg_1538),
        .I2(col_buf_0_val_1_0_reg_1648[6]),
        .I3(row_assign_10_2_t_reg_1548[0]),
        .I4(tmp_61_reg_1457),
        .I5(col_buf_0_val_0_0_reg_1635[6]),
        .O(src_kernel_win_0_va_6_fu_1074_p3[6]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \src_kernel_win_0_va_6_reg_1664[7]_i_1__0 
       (.I0(col_buf_0_val_2_0_reg_1656[7]),
        .I1(tmp_117_reg_1538),
        .I2(col_buf_0_val_1_0_reg_1648[7]),
        .I3(row_assign_10_2_t_reg_1548[0]),
        .I4(tmp_61_reg_1457),
        .I5(col_buf_0_val_0_0_reg_1635[7]),
        .O(src_kernel_win_0_va_6_fu_1074_p3[7]));
  FDRE \src_kernel_win_0_va_6_reg_1664_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_6_fu_1074_p3[0]),
        .Q(src_kernel_win_0_va_6_reg_1664[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_reg_1664_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_6_fu_1074_p3[1]),
        .Q(src_kernel_win_0_va_6_reg_1664[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_reg_1664_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_6_fu_1074_p3[2]),
        .Q(src_kernel_win_0_va_6_reg_1664[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_reg_1664_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_6_fu_1074_p3[3]),
        .Q(src_kernel_win_0_va_6_reg_1664[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_reg_1664_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_6_fu_1074_p3[4]),
        .Q(src_kernel_win_0_va_6_reg_1664[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_reg_1664_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_6_fu_1074_p3[5]),
        .Q(src_kernel_win_0_va_6_reg_1664[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_reg_1664_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_6_fu_1074_p3[6]),
        .Q(src_kernel_win_0_va_6_reg_1664[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_reg_1664_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_6_fu_1074_p3[7]),
        .Q(src_kernel_win_0_va_6_reg_1664[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBBB8FFFF8B880000)) 
    \src_kernel_win_0_va_7_reg_1670[0]_i_1__0 
       (.I0(col_buf_0_val_2_0_reg_1656[0]),
        .I1(row_assign_10_1_t_reg_1543[1]),
        .I2(row_assign_10_1_t_reg_1543[0]),
        .I3(col_buf_0_val_0_0_reg_1635[0]),
        .I4(tmp_61_reg_1457),
        .I5(col_buf_0_val_1_0_reg_1648[0]),
        .O(src_kernel_win_0_va_7_fu_1088_p3[0]));
  LUT6 #(
    .INIT(64'hBBB8FFFF8B880000)) 
    \src_kernel_win_0_va_7_reg_1670[1]_i_1__0 
       (.I0(col_buf_0_val_2_0_reg_1656[1]),
        .I1(row_assign_10_1_t_reg_1543[1]),
        .I2(row_assign_10_1_t_reg_1543[0]),
        .I3(col_buf_0_val_0_0_reg_1635[1]),
        .I4(tmp_61_reg_1457),
        .I5(col_buf_0_val_1_0_reg_1648[1]),
        .O(src_kernel_win_0_va_7_fu_1088_p3[1]));
  LUT6 #(
    .INIT(64'hBBB8FFFF8B880000)) 
    \src_kernel_win_0_va_7_reg_1670[2]_i_1__0 
       (.I0(col_buf_0_val_2_0_reg_1656[2]),
        .I1(row_assign_10_1_t_reg_1543[1]),
        .I2(row_assign_10_1_t_reg_1543[0]),
        .I3(col_buf_0_val_0_0_reg_1635[2]),
        .I4(tmp_61_reg_1457),
        .I5(col_buf_0_val_1_0_reg_1648[2]),
        .O(src_kernel_win_0_va_7_fu_1088_p3[2]));
  LUT6 #(
    .INIT(64'hBBB8FFFF8B880000)) 
    \src_kernel_win_0_va_7_reg_1670[3]_i_1__0 
       (.I0(col_buf_0_val_2_0_reg_1656[3]),
        .I1(row_assign_10_1_t_reg_1543[1]),
        .I2(row_assign_10_1_t_reg_1543[0]),
        .I3(col_buf_0_val_0_0_reg_1635[3]),
        .I4(tmp_61_reg_1457),
        .I5(col_buf_0_val_1_0_reg_1648[3]),
        .O(src_kernel_win_0_va_7_fu_1088_p3[3]));
  LUT6 #(
    .INIT(64'hBBB8FFFF8B880000)) 
    \src_kernel_win_0_va_7_reg_1670[4]_i_1__0 
       (.I0(col_buf_0_val_2_0_reg_1656[4]),
        .I1(row_assign_10_1_t_reg_1543[1]),
        .I2(row_assign_10_1_t_reg_1543[0]),
        .I3(col_buf_0_val_0_0_reg_1635[4]),
        .I4(tmp_61_reg_1457),
        .I5(col_buf_0_val_1_0_reg_1648[4]),
        .O(src_kernel_win_0_va_7_fu_1088_p3[4]));
  LUT6 #(
    .INIT(64'hBBB8FFFF8B880000)) 
    \src_kernel_win_0_va_7_reg_1670[5]_i_1__0 
       (.I0(col_buf_0_val_2_0_reg_1656[5]),
        .I1(row_assign_10_1_t_reg_1543[1]),
        .I2(row_assign_10_1_t_reg_1543[0]),
        .I3(col_buf_0_val_0_0_reg_1635[5]),
        .I4(tmp_61_reg_1457),
        .I5(col_buf_0_val_1_0_reg_1648[5]),
        .O(src_kernel_win_0_va_7_fu_1088_p3[5]));
  LUT6 #(
    .INIT(64'hBBB8FFFF8B880000)) 
    \src_kernel_win_0_va_7_reg_1670[6]_i_1__0 
       (.I0(col_buf_0_val_2_0_reg_1656[6]),
        .I1(row_assign_10_1_t_reg_1543[1]),
        .I2(row_assign_10_1_t_reg_1543[0]),
        .I3(col_buf_0_val_0_0_reg_1635[6]),
        .I4(tmp_61_reg_1457),
        .I5(col_buf_0_val_1_0_reg_1648[6]),
        .O(src_kernel_win_0_va_7_fu_1088_p3[6]));
  LUT6 #(
    .INIT(64'hBBB8FFFF8B880000)) 
    \src_kernel_win_0_va_7_reg_1670[7]_i_1__0 
       (.I0(col_buf_0_val_2_0_reg_1656[7]),
        .I1(row_assign_10_1_t_reg_1543[1]),
        .I2(row_assign_10_1_t_reg_1543[0]),
        .I3(col_buf_0_val_0_0_reg_1635[7]),
        .I4(tmp_61_reg_1457),
        .I5(col_buf_0_val_1_0_reg_1648[7]),
        .O(src_kernel_win_0_va_7_fu_1088_p3[7]));
  FDRE \src_kernel_win_0_va_7_reg_1670_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_7_fu_1088_p3[0]),
        .Q(src_kernel_win_0_va_7_reg_1670[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_7_reg_1670_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_7_fu_1088_p3[1]),
        .Q(src_kernel_win_0_va_7_reg_1670[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_7_reg_1670_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_7_fu_1088_p3[2]),
        .Q(src_kernel_win_0_va_7_reg_1670[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_7_reg_1670_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_7_fu_1088_p3[3]),
        .Q(src_kernel_win_0_va_7_reg_1670[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_7_reg_1670_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_7_fu_1088_p3[4]),
        .Q(src_kernel_win_0_va_7_reg_1670[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_7_reg_1670_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_7_fu_1088_p3[5]),
        .Q(src_kernel_win_0_va_7_reg_1670[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_7_reg_1670_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_7_fu_1088_p3[6]),
        .Q(src_kernel_win_0_va_7_reg_1670[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_7_reg_1670_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_7_fu_1088_p3[7]),
        .Q(src_kernel_win_0_va_7_reg_1670[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_146_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1500),
        .D(ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664[0]),
        .Q(src_kernel_win_0_va_fu_146[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_146_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1500),
        .D(ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664[1]),
        .Q(src_kernel_win_0_va_fu_146[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_146_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1500),
        .D(ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664[2]),
        .Q(src_kernel_win_0_va_fu_146[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_146_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1500),
        .D(ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664[3]),
        .Q(src_kernel_win_0_va_fu_146[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_146_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1500),
        .D(ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664[4]),
        .Q(src_kernel_win_0_va_fu_146[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_146_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1500),
        .D(ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664[5]),
        .Q(src_kernel_win_0_va_fu_146[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_146_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1500),
        .D(ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664[6]),
        .Q(src_kernel_win_0_va_fu_146[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_146_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1500),
        .D(ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664[7]),
        .Q(src_kernel_win_0_va_fu_146[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFDF0000)) 
    \t_V_3_reg_320[10]_i_1__0 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(k_buf_0_val_5_U_n_9),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(exitcond388_i_fu_804_p2),
        .I4(ap_CS_fsm_state4),
        .O(t_V_3_reg_320));
  LUT4 #(
    .INIT(16'h0020)) 
    \t_V_3_reg_320[10]_i_2__0 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(k_buf_0_val_5_U_n_9),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(exitcond388_i_fu_804_p2),
        .O(t_V_3_reg_3200));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    \t_V_3_reg_320[10]_i_3__0 
       (.I0(\t_V_3_reg_320_reg[10]_0 [10]),
        .I1(\t_V_3_reg_320_reg[10]_0 [8]),
        .I2(\t_V_3_reg_320_reg[10]_0 [7]),
        .I3(\t_V_3_reg_320[10]_i_4__0_n_0 ),
        .I4(\t_V_3_reg_320_reg[10]_0 [6]),
        .I5(\t_V_3_reg_320_reg[10]_0 [9]),
        .O(j_V_fu_809_p2[10]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \t_V_3_reg_320[10]_i_4__0 
       (.I0(\t_V_3_reg_320_reg[10]_0 [4]),
        .I1(\t_V_3_reg_320_reg[10]_0 [2]),
        .I2(\t_V_3_reg_320_reg[10]_0 [0]),
        .I3(\t_V_3_reg_320_reg[10]_0 [1]),
        .I4(\t_V_3_reg_320_reg[10]_0 [3]),
        .I5(\t_V_3_reg_320_reg[10]_0 [5]),
        .O(\t_V_3_reg_320[10]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \t_V_3_reg_320[1]_i_1__0 
       (.I0(\t_V_3_reg_320_reg[10]_0 [0]),
        .I1(\t_V_3_reg_320_reg[10]_0 [1]),
        .O(\t_V_3_reg_320[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \t_V_3_reg_320[2]_i_1__0 
       (.I0(\t_V_3_reg_320_reg[10]_0 [2]),
        .I1(\t_V_3_reg_320_reg[10]_0 [1]),
        .I2(\t_V_3_reg_320_reg[10]_0 [0]),
        .O(\t_V_3_reg_320[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \t_V_3_reg_320[3]_i_1__0 
       (.I0(\t_V_3_reg_320_reg[10]_0 [3]),
        .I1(\t_V_3_reg_320_reg[10]_0 [2]),
        .I2(\t_V_3_reg_320_reg[10]_0 [0]),
        .I3(\t_V_3_reg_320_reg[10]_0 [1]),
        .O(\t_V_3_reg_320[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \t_V_3_reg_320[4]_i_1__0 
       (.I0(\t_V_3_reg_320_reg[10]_0 [4]),
        .I1(\t_V_3_reg_320_reg[10]_0 [3]),
        .I2(\t_V_3_reg_320_reg[10]_0 [1]),
        .I3(\t_V_3_reg_320_reg[10]_0 [0]),
        .I4(\t_V_3_reg_320_reg[10]_0 [2]),
        .O(\t_V_3_reg_320[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \t_V_3_reg_320[5]_i_1__0 
       (.I0(\t_V_3_reg_320_reg[10]_0 [5]),
        .I1(\t_V_3_reg_320_reg[10]_0 [4]),
        .I2(\t_V_3_reg_320_reg[10]_0 [2]),
        .I3(\t_V_3_reg_320_reg[10]_0 [0]),
        .I4(\t_V_3_reg_320_reg[10]_0 [1]),
        .I5(\t_V_3_reg_320_reg[10]_0 [3]),
        .O(\t_V_3_reg_320[5]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \t_V_3_reg_320[6]_i_1__0 
       (.I0(\t_V_3_reg_320_reg[10]_0 [6]),
        .I1(\t_V_3_reg_320[10]_i_4__0_n_0 ),
        .O(\t_V_3_reg_320[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hA6)) 
    \t_V_3_reg_320[7]_i_1__0 
       (.I0(\t_V_3_reg_320_reg[10]_0 [7]),
        .I1(\t_V_3_reg_320_reg[10]_0 [6]),
        .I2(\t_V_3_reg_320[10]_i_4__0_n_0 ),
        .O(\t_V_3_reg_320[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    \t_V_3_reg_320[8]_i_1__0 
       (.I0(\t_V_3_reg_320_reg[10]_0 [8]),
        .I1(\t_V_3_reg_320_reg[10]_0 [7]),
        .I2(\t_V_3_reg_320[10]_i_4__0_n_0 ),
        .I3(\t_V_3_reg_320_reg[10]_0 [6]),
        .O(\t_V_3_reg_320[8]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \t_V_3_reg_320[9]_i_1__0 
       (.I0(\t_V_3_reg_320_reg[10]_0 [9]),
        .I1(\t_V_3_reg_320_reg[10]_0 [6]),
        .I2(\t_V_3_reg_320[10]_i_4__0_n_0 ),
        .I3(\t_V_3_reg_320_reg[10]_0 [7]),
        .I4(\t_V_3_reg_320_reg[10]_0 [8]),
        .O(j_V_fu_809_p2[9]));
  FDRE \t_V_3_reg_320_reg[0] 
       (.C(ap_clk),
        .CE(t_V_3_reg_3200),
        .D(\ImagLoc_x_reg_1562[0]_i_1__0_n_0 ),
        .Q(\t_V_3_reg_320_reg[10]_0 [0]),
        .R(t_V_3_reg_320));
  FDRE \t_V_3_reg_320_reg[10] 
       (.C(ap_clk),
        .CE(t_V_3_reg_3200),
        .D(j_V_fu_809_p2[10]),
        .Q(\t_V_3_reg_320_reg[10]_0 [10]),
        .R(t_V_3_reg_320));
  FDRE \t_V_3_reg_320_reg[1] 
       (.C(ap_clk),
        .CE(t_V_3_reg_3200),
        .D(\t_V_3_reg_320[1]_i_1__0_n_0 ),
        .Q(\t_V_3_reg_320_reg[10]_0 [1]),
        .R(t_V_3_reg_320));
  FDRE \t_V_3_reg_320_reg[2] 
       (.C(ap_clk),
        .CE(t_V_3_reg_3200),
        .D(\t_V_3_reg_320[2]_i_1__0_n_0 ),
        .Q(\t_V_3_reg_320_reg[10]_0 [2]),
        .R(t_V_3_reg_320));
  FDRE \t_V_3_reg_320_reg[3] 
       (.C(ap_clk),
        .CE(t_V_3_reg_3200),
        .D(\t_V_3_reg_320[3]_i_1__0_n_0 ),
        .Q(\t_V_3_reg_320_reg[10]_0 [3]),
        .R(t_V_3_reg_320));
  FDRE \t_V_3_reg_320_reg[4] 
       (.C(ap_clk),
        .CE(t_V_3_reg_3200),
        .D(\t_V_3_reg_320[4]_i_1__0_n_0 ),
        .Q(\t_V_3_reg_320_reg[10]_0 [4]),
        .R(t_V_3_reg_320));
  FDRE \t_V_3_reg_320_reg[5] 
       (.C(ap_clk),
        .CE(t_V_3_reg_3200),
        .D(\t_V_3_reg_320[5]_i_1__0_n_0 ),
        .Q(\t_V_3_reg_320_reg[10]_0 [5]),
        .R(t_V_3_reg_320));
  FDRE \t_V_3_reg_320_reg[6] 
       (.C(ap_clk),
        .CE(t_V_3_reg_3200),
        .D(\t_V_3_reg_320[6]_i_1__0_n_0 ),
        .Q(\t_V_3_reg_320_reg[10]_0 [6]),
        .R(t_V_3_reg_320));
  FDRE \t_V_3_reg_320_reg[7] 
       (.C(ap_clk),
        .CE(t_V_3_reg_3200),
        .D(\t_V_3_reg_320[7]_i_1__0_n_0 ),
        .Q(\t_V_3_reg_320_reg[10]_0 [7]),
        .R(t_V_3_reg_320));
  FDRE \t_V_3_reg_320_reg[8] 
       (.C(ap_clk),
        .CE(t_V_3_reg_3200),
        .D(\t_V_3_reg_320[8]_i_1__0_n_0 ),
        .Q(\t_V_3_reg_320_reg[10]_0 [8]),
        .R(t_V_3_reg_320));
  FDRE \t_V_3_reg_320_reg[9] 
       (.C(ap_clk),
        .CE(t_V_3_reg_3200),
        .D(j_V_fu_809_p2[9]),
        .Q(\t_V_3_reg_320_reg[10]_0 [9]),
        .R(t_V_3_reg_320));
  LUT3 #(
    .INIT(8'h08)) 
    \t_V_reg_309[10]_i_1__0 
       (.I0(ap_reg_grp_Filter2D_fu_96_ap_start),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_CS_fsm_state16),
        .O(t_V_reg_309_0));
  FDRE \t_V_reg_309_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(i_V_reg_1430[0]),
        .Q(Q[0]),
        .R(t_V_reg_309_0));
  FDRE \t_V_reg_309_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(i_V_reg_1430[10]),
        .Q(Q[9]),
        .R(t_V_reg_309_0));
  FDRE \t_V_reg_309_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(i_V_reg_1430[1]),
        .Q(Q[1]),
        .R(t_V_reg_309_0));
  FDRE \t_V_reg_309_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(i_V_reg_1430[2]),
        .Q(Q[2]),
        .R(t_V_reg_309_0));
  FDRE \t_V_reg_309_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(i_V_reg_1430[3]),
        .Q(Q[3]),
        .R(t_V_reg_309_0));
  FDRE \t_V_reg_309_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(i_V_reg_1430[4]),
        .Q(Q[4]),
        .R(t_V_reg_309_0));
  FDRE \t_V_reg_309_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(i_V_reg_1430[5]),
        .Q(Q[5]),
        .R(t_V_reg_309_0));
  FDRE \t_V_reg_309_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(i_V_reg_1430[6]),
        .Q(Q[6]),
        .R(t_V_reg_309_0));
  FDRE \t_V_reg_309_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(i_V_reg_1430[7]),
        .Q(Q[7]),
        .R(t_V_reg_309_0));
  FDRE \t_V_reg_309_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(i_V_reg_1430[8]),
        .Q(t_V_reg_309),
        .R(t_V_reg_309_0));
  FDRE \t_V_reg_309_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(i_V_reg_1430[9]),
        .Q(Q[8]),
        .R(t_V_reg_309_0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp23_reg_1741_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ap_reg_pp0_iter5_src_kernel_win_0_va_7_reg_1670}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp23_reg_1741_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp23_reg_1741_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp23_reg_1741_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp23_reg_1741_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp0_stage0_subdone),
        .CEA2(grp_fu_1216_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_1216_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_1216_ce),
        .CEP(tmp23_reg_17410),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp23_reg_1741_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp23_reg_1741_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp23_reg_1741_reg_P_UNCONNECTED[47:12],tmp23_reg_1741_reg_n_94,tmp23_reg_1741_reg_n_95,tmp23_reg_1741_reg_n_96,tmp23_reg_1741_reg_n_97,tmp23_reg_1741_reg_n_98,tmp23_reg_1741_reg_n_99,tmp23_reg_1741_reg_n_100,tmp23_reg_1741_reg_n_101,tmp23_reg_1741_reg_n_102,tmp23_reg_1741_reg_n_103,tmp23_reg_1741_reg_n_104,tmp23_reg_1741_reg_n_105}),
        .PATTERNBDETECT(NLW_tmp23_reg_1741_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp23_reg_1741_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({p_Val2_4_1_1_reg_1731_reg_n_106,p_Val2_4_1_1_reg_1731_reg_n_107,p_Val2_4_1_1_reg_1731_reg_n_108,p_Val2_4_1_1_reg_1731_reg_n_109,p_Val2_4_1_1_reg_1731_reg_n_110,p_Val2_4_1_1_reg_1731_reg_n_111,p_Val2_4_1_1_reg_1731_reg_n_112,p_Val2_4_1_1_reg_1731_reg_n_113,p_Val2_4_1_1_reg_1731_reg_n_114,p_Val2_4_1_1_reg_1731_reg_n_115,p_Val2_4_1_1_reg_1731_reg_n_116,p_Val2_4_1_1_reg_1731_reg_n_117,p_Val2_4_1_1_reg_1731_reg_n_118,p_Val2_4_1_1_reg_1731_reg_n_119,p_Val2_4_1_1_reg_1731_reg_n_120,p_Val2_4_1_1_reg_1731_reg_n_121,p_Val2_4_1_1_reg_1731_reg_n_122,p_Val2_4_1_1_reg_1731_reg_n_123,p_Val2_4_1_1_reg_1731_reg_n_124,p_Val2_4_1_1_reg_1731_reg_n_125,p_Val2_4_1_1_reg_1731_reg_n_126,p_Val2_4_1_1_reg_1731_reg_n_127,p_Val2_4_1_1_reg_1731_reg_n_128,p_Val2_4_1_1_reg_1731_reg_n_129,p_Val2_4_1_1_reg_1731_reg_n_130,p_Val2_4_1_1_reg_1731_reg_n_131,p_Val2_4_1_1_reg_1731_reg_n_132,p_Val2_4_1_1_reg_1731_reg_n_133,p_Val2_4_1_1_reg_1731_reg_n_134,p_Val2_4_1_1_reg_1731_reg_n_135,p_Val2_4_1_1_reg_1731_reg_n_136,p_Val2_4_1_1_reg_1731_reg_n_137,p_Val2_4_1_1_reg_1731_reg_n_138,p_Val2_4_1_1_reg_1731_reg_n_139,p_Val2_4_1_1_reg_1731_reg_n_140,p_Val2_4_1_1_reg_1731_reg_n_141,p_Val2_4_1_1_reg_1731_reg_n_142,p_Val2_4_1_1_reg_1731_reg_n_143,p_Val2_4_1_1_reg_1731_reg_n_144,p_Val2_4_1_1_reg_1731_reg_n_145,p_Val2_4_1_1_reg_1731_reg_n_146,p_Val2_4_1_1_reg_1731_reg_n_147,p_Val2_4_1_1_reg_1731_reg_n_148,p_Val2_4_1_1_reg_1731_reg_n_149,p_Val2_4_1_1_reg_1731_reg_n_150,p_Val2_4_1_1_reg_1731_reg_n_151,p_Val2_4_1_1_reg_1731_reg_n_152,p_Val2_4_1_1_reg_1731_reg_n_153}),
        .PCOUT(NLW_tmp23_reg_1741_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp23_reg_1741_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'h40)) 
    tmp23_reg_1741_reg_i_1__0
       (.I0(k_buf_0_val_5_U_n_9),
        .I1(ap_reg_pp0_iter8_or_cond_i_reg_1580),
        .I2(ap_enable_reg_pp0_iter9),
        .O(tmp23_reg_17410));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp24_reg_1746_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,src_kernel_win_0_va_fu_146}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp24_reg_1746_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp24_reg_1746_reg_BCOUT_UNCONNECTED[17:0]),
        .C({tmp25_reg_1736_reg_n_96,tmp25_reg_1736_reg_n_96,tmp25_reg_1736_reg_n_96,tmp25_reg_1736_reg_n_96,tmp25_reg_1736_reg_n_96,tmp25_reg_1736_reg_n_96,tmp25_reg_1736_reg_n_96,tmp25_reg_1736_reg_n_96,tmp25_reg_1736_reg_n_96,tmp25_reg_1736_reg_n_96,tmp25_reg_1736_reg_n_96,tmp25_reg_1736_reg_n_96,tmp25_reg_1736_reg_n_96,tmp25_reg_1736_reg_n_96,tmp25_reg_1736_reg_n_96,tmp25_reg_1736_reg_n_96,tmp25_reg_1736_reg_n_96,tmp25_reg_1736_reg_n_96,tmp25_reg_1736_reg_n_96,tmp25_reg_1736_reg_n_96,tmp25_reg_1736_reg_n_96,tmp25_reg_1736_reg_n_96,tmp25_reg_1736_reg_n_96,tmp25_reg_1736_reg_n_96,tmp25_reg_1736_reg_n_96,tmp25_reg_1736_reg_n_96,tmp25_reg_1736_reg_n_96,tmp25_reg_1736_reg_n_96,tmp25_reg_1736_reg_n_96,tmp25_reg_1736_reg_n_96,tmp25_reg_1736_reg_n_96,tmp25_reg_1736_reg_n_96,tmp25_reg_1736_reg_n_96,tmp25_reg_1736_reg_n_96,tmp25_reg_1736_reg_n_96,tmp25_reg_1736_reg_n_96,tmp25_reg_1736_reg_n_96,tmp25_reg_1736_reg_n_96,tmp25_reg_1736_reg_n_96,tmp25_reg_1736_reg_n_97,tmp25_reg_1736_reg_n_98,tmp25_reg_1736_reg_n_99,tmp25_reg_1736_reg_n_100,tmp25_reg_1736_reg_n_101,tmp25_reg_1736_reg_n_102,tmp25_reg_1736_reg_n_103,tmp25_reg_1736_reg_n_104,tmp25_reg_1736_reg_n_105}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp24_reg_1746_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp24_reg_1746_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(src_kernel_win_0_va_9_reg_16960),
        .CEA2(grp_fu_1216_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_1216_ce),
        .CEP(tmp23_reg_17410),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp24_reg_1746_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp24_reg_1746_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp24_reg_1746_reg_P_UNCONNECTED[47:11],tmp24_reg_1746_reg_n_95,tmp24_reg_1746_reg_n_96,tmp24_reg_1746_reg_n_97,tmp24_reg_1746_reg_n_98,tmp24_reg_1746_reg_n_99,tmp24_reg_1746_reg_n_100,tmp24_reg_1746_reg_n_101,tmp24_reg_1746_reg_n_102,tmp24_reg_1746_reg_n_103,tmp24_reg_1746_reg_n_104,tmp24_reg_1746_reg_n_105}),
        .PATTERNBDETECT(NLW_tmp24_reg_1746_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp24_reg_1746_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp24_reg_1746_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp24_reg_1746_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h2)) 
    tmp24_reg_1746_reg_i_1__0
       (.I0(ap_reg_pp0_iter5_or_cond_i_reg_1580),
        .I1(k_buf_0_val_5_U_n_9),
        .O(src_kernel_win_0_va_9_reg_16960));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp25_reg_1736_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,src_kernel_win_0_va_fu_146}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp25_reg_1736_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp25_reg_1736_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ap_reg_pp0_iter6_src_kernel_win_0_va_6_reg_1664}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp25_reg_1736_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp25_reg_1736_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(src_kernel_win_0_va_1_fu_1500),
        .CEA2(grp_fu_1216_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(ap_block_pp0_stage0_subdone),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_1216_ce),
        .CEP(p_Val2_4_1_1_reg_17310),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp25_reg_1736_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp25_reg_1736_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp25_reg_1736_reg_P_UNCONNECTED[47:10],tmp25_reg_1736_reg_n_96,tmp25_reg_1736_reg_n_97,tmp25_reg_1736_reg_n_98,tmp25_reg_1736_reg_n_99,tmp25_reg_1736_reg_n_100,tmp25_reg_1736_reg_n_101,tmp25_reg_1736_reg_n_102,tmp25_reg_1736_reg_n_103,tmp25_reg_1736_reg_n_104,tmp25_reg_1736_reg_n_105}),
        .PATTERNBDETECT(NLW_tmp25_reg_1736_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp25_reg_1736_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp25_reg_1736_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp25_reg_1736_reg_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'hFC3021EDFC30FC30)) 
    \tmp_116_reg_1518[1]_i_1__0 
       (.I0(tmp_70_fu_599_p2),
        .I1(\tmp_68_reg_1464_reg[11]_0 ),
        .I2(\p_assign_7_1_reg_1495_reg[1]_0 ),
        .I3(p_assign_7_reg_1477[1]),
        .I4(tmp_72_fu_618_p2_carry__0_n_2),
        .I5(\tmp_116_reg_1518_reg[1]_2 ),
        .O(tmp_116_fu_721_p3));
  FDRE \tmp_116_reg_1518_reg[1] 
       (.C(ap_clk),
        .CE(tmp_116_reg_15180),
        .D(tmp_116_fu_721_p3),
        .Q(tmp_116_reg_1518),
        .R(1'b0));
  FDRE \tmp_117_reg_1538_reg[1] 
       (.C(ap_clk),
        .CE(row_assign_10_1_t_reg_15430),
        .D(tmp_117_fu_787_p2),
        .Q(tmp_117_reg_1538),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    \tmp_121_reg_1568[0]_i_1__0 
       (.I0(k_buf_0_val_5_U_n_9),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(exitcond388_i_fu_804_p2),
        .O(ImagLoc_x_reg_15620));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \tmp_121_reg_1568[0]_i_2__0 
       (.I0(\t_V_3_reg_320_reg[10]_0 [1]),
        .I1(\t_V_3_reg_320_reg[10]_0 [0]),
        .I2(\t_V_3_reg_320_reg[10]_0 [8]),
        .I3(\t_V_3_reg_320_reg[10]_0 [10]),
        .I4(\t_V_3_reg_320_reg[10]_0 [9]),
        .I5(\tmp_121_reg_1568[0]_i_3__0_n_0 ),
        .O(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_121_reg_1568[0]_i_3__0 
       (.I0(\t_V_3_reg_320_reg[10]_0 [7]),
        .I1(\t_V_3_reg_320_reg[10]_0 [5]),
        .I2(\ImagLoc_x_reg_1562[8]_i_2__0_n_0 ),
        .I3(\t_V_3_reg_320_reg[10]_0 [6]),
        .O(\tmp_121_reg_1568[0]_i_3__0_n_0 ));
  FDRE \tmp_121_reg_1568_reg[0] 
       (.C(ap_clk),
        .CE(ImagLoc_x_reg_15620),
        .D(p_0_in),
        .Q(\tmp_121_reg_1568_reg[0]_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBFBBB0BB8F888088)) 
    \tmp_123_reg_1593[1]_i_1__0 
       (.I0(\p_p2_i_i_reg_1574_reg[1]_0 ),
        .I1(tmp_67_fu_893_p2),
        .I2(\tmp_121_reg_1568_reg[0]_0 ),
        .I3(tmp_65_fu_880_p2),
        .I4(\ImagLoc_x_reg_1562_reg[10]_0 [0]),
        .I5(p_assign_2_fu_897_p2[1]),
        .O(tmp_123_fu_935_p1[1]));
  FDRE \tmp_123_reg_1593_reg[0] 
       (.C(ap_clk),
        .CE(brmerge_reg_15980),
        .D(\ImagLoc_x_reg_1562_reg[0]_0 ),
        .Q(D[0]),
        .R(1'b0));
  FDRE \tmp_123_reg_1593_reg[1] 
       (.C(ap_clk),
        .CE(brmerge_reg_15980),
        .D(tmp_123_fu_935_p1[1]),
        .Q(D[1]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAAAA0CAA)) 
    \tmp_190_1_reg_1453[0]_i_1__0 
       (.I0(\tmp_190_1_reg_1453_reg_n_0_[0] ),
        .I1(\tmp_190_1_reg_1453[0]_i_2__0_n_0 ),
        .I2(Q[9]),
        .I3(ap_CS_fsm_state2),
        .I4(exitcond389_i_fu_472_p2),
        .O(\tmp_190_1_reg_1453[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \tmp_190_1_reg_1453[0]_i_2__0 
       (.I0(Q[7]),
        .I1(t_V_reg_309),
        .I2(Q[8]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(\icmp_reg_1444[0]_i_2__0_n_0 ),
        .O(\tmp_190_1_reg_1453[0]_i_2__0_n_0 ));
  FDRE \tmp_190_1_reg_1453_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_190_1_reg_1453[0]_i_1__0_n_0 ),
        .Q(\tmp_190_1_reg_1453_reg_n_0_[0] ),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 tmp_216_1_fu_641_p2_carry
       (.CI(1'b0),
        .CO({tmp_216_1_fu_641_p2_carry_n_0,tmp_216_1_fu_641_p2_carry_n_1,tmp_216_1_fu_641_p2_carry_n_2,tmp_216_1_fu_641_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI(tmp_216_1_fu_641_p2_carry__0_0),
        .O(NLW_tmp_216_1_fu_641_p2_carry_O_UNCONNECTED[3:0]),
        .S({tmp_216_1_fu_641_p2_carry_i_5__0_n_0,tmp_216_1_fu_641_p2_carry_i_6__0_n_0,tmp_216_1_fu_641_p2_carry_i_7__0_n_0,tmp_216_1_fu_641_p2_carry_i_8__0_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 tmp_216_1_fu_641_p2_carry__0
       (.CI(tmp_216_1_fu_641_p2_carry_n_0),
        .CO({NLW_tmp_216_1_fu_641_p2_carry__0_CO_UNCONNECTED[3:2],tmp_216_1_fu_641_p2,tmp_216_1_fu_641_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tmp_77_reg_1523_reg[1]_1 }),
        .O(NLW_tmp_216_1_fu_641_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,\tmp_77_reg_1523_reg[1]_2 ,tmp_216_1_fu_641_p2_carry__0_i_4__0_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_216_1_fu_641_p2_carry__0_i_4__0
       (.I0(\p_assign_6_1_reg_1482_reg[10]_0 [7]),
        .I1(tmp_226_2_fu_693_p2_carry__0_0[9]),
        .I2(\p_assign_6_1_reg_1482_reg[10]_0 [6]),
        .I3(tmp_226_2_fu_693_p2_carry__0_0[8]),
        .O(tmp_216_1_fu_641_p2_carry__0_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_216_1_fu_641_p2_carry_i_5__0
       (.I0(\p_assign_6_1_reg_1482_reg[10]_0 [5]),
        .I1(tmp_226_2_fu_693_p2_carry__0_0[7]),
        .I2(\p_assign_6_1_reg_1482_reg[10]_0 [4]),
        .I3(tmp_226_2_fu_693_p2_carry__0_0[6]),
        .O(tmp_216_1_fu_641_p2_carry_i_5__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_216_1_fu_641_p2_carry_i_6__0
       (.I0(\p_assign_6_1_reg_1482_reg[10]_0 [3]),
        .I1(tmp_226_2_fu_693_p2_carry__0_0[5]),
        .I2(\p_assign_6_1_reg_1482_reg[10]_0 [2]),
        .I3(tmp_226_2_fu_693_p2_carry__0_0[4]),
        .O(tmp_216_1_fu_641_p2_carry_i_6__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_216_1_fu_641_p2_carry_i_7__0
       (.I0(\p_assign_6_1_reg_1482_reg[10]_0 [1]),
        .I1(tmp_226_2_fu_693_p2_carry__0_0[3]),
        .I2(\p_assign_6_1_reg_1482_reg[10]_0 [0]),
        .I3(tmp_226_2_fu_693_p2_carry__0_0[2]),
        .O(tmp_216_1_fu_641_p2_carry_i_7__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_216_1_fu_641_p2_carry_i_8__0
       (.I0(\p_assign_6_1_reg_1482_reg[0]_0 ),
        .I1(tmp_226_2_fu_693_p2_carry__0_0[0]),
        .I2(\p_assign_6_1_reg_1482_reg[1]_0 ),
        .I3(tmp_226_2_fu_693_p2_carry__0_0[1]),
        .O(tmp_216_1_fu_641_p2_carry_i_8__0_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 tmp_216_2_fu_678_p2_carry
       (.CI(1'b0),
        .CO({tmp_216_2_fu_678_p2_carry_n_0,tmp_216_2_fu_678_p2_carry_n_1,tmp_216_2_fu_678_p2_carry_n_2,tmp_216_2_fu_678_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI(tmp_216_2_fu_678_p2_carry__0_0),
        .O(NLW_tmp_216_2_fu_678_p2_carry_O_UNCONNECTED[3:0]),
        .S({tmp_216_2_fu_678_p2_carry_i_5__0_n_0,tmp_216_2_fu_678_p2_carry_i_6__0_n_0,tmp_216_2_fu_678_p2_carry_i_7__0_n_0,tmp_216_2_fu_678_p2_carry_i_8__0_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 tmp_216_2_fu_678_p2_carry__0
       (.CI(tmp_216_2_fu_678_p2_carry_n_0),
        .CO({NLW_tmp_216_2_fu_678_p2_carry__0_CO_UNCONNECTED[3:2],tmp_216_2_fu_678_p2,tmp_216_2_fu_678_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tmp_80_reg_1528_reg[1]_0 }),
        .O(NLW_tmp_216_2_fu_678_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,\tmp_80_reg_1528_reg[1]_1 ,tmp_216_2_fu_678_p2_carry__0_i_4__0_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_216_2_fu_678_p2_carry__0_i_4__0
       (.I0(\p_assign_6_2_reg_1500_reg[10]_0 [8]),
        .I1(tmp_226_2_fu_693_p2_carry__0_0[9]),
        .I2(\p_assign_6_2_reg_1500_reg[10]_0 [7]),
        .I3(tmp_226_2_fu_693_p2_carry__0_0[8]),
        .O(tmp_216_2_fu_678_p2_carry__0_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_216_2_fu_678_p2_carry_i_5__0
       (.I0(\p_assign_6_2_reg_1500_reg[10]_0 [6]),
        .I1(tmp_226_2_fu_693_p2_carry__0_0[7]),
        .I2(\p_assign_6_2_reg_1500_reg[10]_0 [5]),
        .I3(tmp_226_2_fu_693_p2_carry__0_0[6]),
        .O(tmp_216_2_fu_678_p2_carry_i_5__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_216_2_fu_678_p2_carry_i_6__0
       (.I0(\p_assign_6_2_reg_1500_reg[10]_0 [4]),
        .I1(tmp_226_2_fu_693_p2_carry__0_0[5]),
        .I2(\p_assign_6_2_reg_1500_reg[10]_0 [3]),
        .I3(tmp_226_2_fu_693_p2_carry__0_0[4]),
        .O(tmp_216_2_fu_678_p2_carry_i_6__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_216_2_fu_678_p2_carry_i_7__0
       (.I0(\p_assign_6_2_reg_1500_reg[10]_0 [2]),
        .I1(tmp_226_2_fu_693_p2_carry__0_0[3]),
        .I2(\p_assign_6_2_reg_1500_reg[10]_0 [1]),
        .I3(tmp_226_2_fu_693_p2_carry__0_0[2]),
        .O(tmp_216_2_fu_678_p2_carry_i_7__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_216_2_fu_678_p2_carry_i_8__0
       (.I0(\p_assign_6_2_reg_1500_reg[0]_0 ),
        .I1(tmp_226_2_fu_693_p2_carry__0_0[0]),
        .I2(\p_assign_6_2_reg_1500_reg[10]_0 [0]),
        .I3(tmp_226_2_fu_693_p2_carry__0_0[1]),
        .O(tmp_216_2_fu_678_p2_carry_i_8__0_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 tmp_226_1_fu_656_p2_carry
       (.CI(1'b0),
        .CO({tmp_226_1_fu_656_p2_carry_n_0,tmp_226_1_fu_656_p2_carry_n_1,tmp_226_1_fu_656_p2_carry_n_2,tmp_226_1_fu_656_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_226_1_fu_656_p2_carry_i_1__0_n_0,tmp_226_1_fu_656_p2_carry_i_2__0_n_0,tmp_226_1_fu_656_p2_carry_i_3__0_n_0,tmp_226_1_fu_656_p2_carry_i_4__0_n_0}),
        .O(NLW_tmp_226_1_fu_656_p2_carry_O_UNCONNECTED[3:0]),
        .S({tmp_226_1_fu_656_p2_carry_i_5__0_n_0,tmp_226_1_fu_656_p2_carry_i_6__0_n_0,tmp_226_1_fu_656_p2_carry_i_7__0_n_0,tmp_226_1_fu_656_p2_carry_i_8__0_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 tmp_226_1_fu_656_p2_carry__0
       (.CI(tmp_226_1_fu_656_p2_carry_n_0),
        .CO({NLW_tmp_226_1_fu_656_p2_carry__0_CO_UNCONNECTED[3:2],tmp_226_1_fu_656_p2_carry__0_n_2,tmp_226_1_fu_656_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp_226_1_fu_656_p2_carry__0_i_1__0_n_0,tmp_226_1_fu_656_p2_carry__0_i_2__0_n_0}),
        .O(NLW_tmp_226_1_fu_656_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,tmp_226_1_fu_656_p2_carry__0_i_3__0_n_0,tmp_226_1_fu_656_p2_carry__0_i_4__0_n_0}));
  LUT6 #(
    .INIT(64'h40404540D040D540)) 
    tmp_226_1_fu_656_p2_carry__0_i_1__0
       (.I0(tmp_226_2_fu_693_p2_carry__0_0[11]),
        .I1(p_assign_7_1_reg_1495[11]),
        .I2(\p_assign_6_1_reg_1482_reg[11]_0 ),
        .I3(tmp_226_2_fu_693_p2_carry__0_0[10]),
        .I4(\p_assign_6_1_reg_1482_reg[10]_0 [8]),
        .I5(p_assign_7_1_reg_1495[10]),
        .O(tmp_226_1_fu_656_p2_carry__0_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_226_1_fu_656_p2_carry__0_i_2__0
       (.I0(tmp_226_2_fu_693_p2_carry__0_0[9]),
        .I1(tmp_226_1_fu_656_p2_carry__0_i_5__0_n_0),
        .I2(tmp_226_2_fu_693_p2_carry__0_0[8]),
        .I3(\p_assign_6_1_reg_1482_reg[10]_0 [6]),
        .I4(\p_assign_6_1_reg_1482_reg[11]_0 ),
        .I5(p_assign_7_1_reg_1495[8]),
        .O(tmp_226_1_fu_656_p2_carry__0_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9033900009000933)) 
    tmp_226_1_fu_656_p2_carry__0_i_3__0
       (.I0(p_assign_7_1_reg_1495[11]),
        .I1(tmp_226_2_fu_693_p2_carry__0_0[11]),
        .I2(p_assign_7_1_reg_1495[10]),
        .I3(\p_assign_6_1_reg_1482_reg[11]_0 ),
        .I4(\p_assign_6_1_reg_1482_reg[10]_0 [8]),
        .I5(tmp_226_2_fu_693_p2_carry__0_0[10]),
        .O(tmp_226_1_fu_656_p2_carry__0_i_3__0_n_0));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    tmp_226_1_fu_656_p2_carry__0_i_4__0
       (.I0(tmp_226_1_fu_656_p2_carry__0_i_6__0_n_0),
        .I1(p_assign_7_1_reg_1495[8]),
        .I2(\p_assign_6_1_reg_1482_reg[11]_0 ),
        .I3(\p_assign_6_1_reg_1482_reg[10]_0 [6]),
        .I4(tmp_226_2_fu_693_p2_carry__0_0[8]),
        .O(tmp_226_1_fu_656_p2_carry__0_i_4__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_226_1_fu_656_p2_carry__0_i_5__0
       (.I0(p_assign_7_1_reg_1495[9]),
        .I1(\p_assign_6_1_reg_1482_reg[11]_0 ),
        .I2(\p_assign_6_1_reg_1482_reg[10]_0 [7]),
        .O(tmp_226_1_fu_656_p2_carry__0_i_5__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    tmp_226_1_fu_656_p2_carry__0_i_6__0
       (.I0(tmp_226_2_fu_693_p2_carry__0_0[9]),
        .I1(\p_assign_6_1_reg_1482_reg[10]_0 [7]),
        .I2(\p_assign_6_1_reg_1482_reg[11]_0 ),
        .I3(p_assign_7_1_reg_1495[9]),
        .O(tmp_226_1_fu_656_p2_carry__0_i_6__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_226_1_fu_656_p2_carry_i_10__0
       (.I0(p_assign_7_1_reg_1495[5]),
        .I1(\p_assign_6_1_reg_1482_reg[11]_0 ),
        .I2(\p_assign_6_1_reg_1482_reg[10]_0 [3]),
        .O(tmp_226_1_fu_656_p2_carry_i_10__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_226_1_fu_656_p2_carry_i_11__0
       (.I0(p_assign_7_1_reg_1495[3]),
        .I1(\p_assign_6_1_reg_1482_reg[11]_0 ),
        .I2(\p_assign_6_1_reg_1482_reg[10]_0 [1]),
        .O(tmp_226_1_fu_656_p2_carry_i_11__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    tmp_226_1_fu_656_p2_carry_i_12__0
       (.I0(tmp_226_2_fu_693_p2_carry__0_0[7]),
        .I1(\p_assign_6_1_reg_1482_reg[10]_0 [5]),
        .I2(\p_assign_6_1_reg_1482_reg[11]_0 ),
        .I3(p_assign_7_1_reg_1495[7]),
        .O(tmp_226_1_fu_656_p2_carry_i_12__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    tmp_226_1_fu_656_p2_carry_i_13__0
       (.I0(tmp_226_2_fu_693_p2_carry__0_0[5]),
        .I1(\p_assign_6_1_reg_1482_reg[10]_0 [3]),
        .I2(\p_assign_6_1_reg_1482_reg[11]_0 ),
        .I3(p_assign_7_1_reg_1495[5]),
        .O(tmp_226_1_fu_656_p2_carry_i_13__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    tmp_226_1_fu_656_p2_carry_i_14__0
       (.I0(tmp_226_2_fu_693_p2_carry__0_0[3]),
        .I1(\p_assign_6_1_reg_1482_reg[10]_0 [1]),
        .I2(\p_assign_6_1_reg_1482_reg[11]_0 ),
        .I3(p_assign_7_1_reg_1495[3]),
        .O(tmp_226_1_fu_656_p2_carry_i_14__0_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_226_1_fu_656_p2_carry_i_1__0
       (.I0(tmp_226_2_fu_693_p2_carry__0_0[7]),
        .I1(tmp_226_1_fu_656_p2_carry_i_9__0_n_0),
        .I2(tmp_226_2_fu_693_p2_carry__0_0[6]),
        .I3(\p_assign_6_1_reg_1482_reg[10]_0 [4]),
        .I4(\p_assign_6_1_reg_1482_reg[11]_0 ),
        .I5(p_assign_7_1_reg_1495[6]),
        .O(tmp_226_1_fu_656_p2_carry_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_226_1_fu_656_p2_carry_i_2__0
       (.I0(tmp_226_2_fu_693_p2_carry__0_0[5]),
        .I1(tmp_226_1_fu_656_p2_carry_i_10__0_n_0),
        .I2(tmp_226_2_fu_693_p2_carry__0_0[4]),
        .I3(\p_assign_6_1_reg_1482_reg[10]_0 [2]),
        .I4(\p_assign_6_1_reg_1482_reg[11]_0 ),
        .I5(p_assign_7_1_reg_1495[4]),
        .O(tmp_226_1_fu_656_p2_carry_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_226_1_fu_656_p2_carry_i_3__0
       (.I0(tmp_226_2_fu_693_p2_carry__0_0[3]),
        .I1(tmp_226_1_fu_656_p2_carry_i_11__0_n_0),
        .I2(tmp_226_2_fu_693_p2_carry__0_0[2]),
        .I3(\p_assign_6_1_reg_1482_reg[10]_0 [0]),
        .I4(\p_assign_6_1_reg_1482_reg[11]_0 ),
        .I5(p_assign_7_1_reg_1495[2]),
        .O(tmp_226_1_fu_656_p2_carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h02A202A2ABFB02A2)) 
    tmp_226_1_fu_656_p2_carry_i_4__0
       (.I0(tmp_226_2_fu_693_p2_carry__0_0[1]),
        .I1(\p_assign_6_1_reg_1482_reg[1]_0 ),
        .I2(\p_assign_6_1_reg_1482_reg[11]_0 ),
        .I3(\p_assign_7_1_reg_1495_reg[1]_0 ),
        .I4(tmp_226_2_fu_693_p2_carry__0_0[0]),
        .I5(\p_assign_6_1_reg_1482_reg[0]_0 ),
        .O(tmp_226_1_fu_656_p2_carry_i_4__0_n_0));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    tmp_226_1_fu_656_p2_carry_i_5__0
       (.I0(tmp_226_1_fu_656_p2_carry_i_12__0_n_0),
        .I1(p_assign_7_1_reg_1495[6]),
        .I2(\p_assign_6_1_reg_1482_reg[11]_0 ),
        .I3(\p_assign_6_1_reg_1482_reg[10]_0 [4]),
        .I4(tmp_226_2_fu_693_p2_carry__0_0[6]),
        .O(tmp_226_1_fu_656_p2_carry_i_5__0_n_0));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    tmp_226_1_fu_656_p2_carry_i_6__0
       (.I0(tmp_226_1_fu_656_p2_carry_i_13__0_n_0),
        .I1(p_assign_7_1_reg_1495[4]),
        .I2(\p_assign_6_1_reg_1482_reg[11]_0 ),
        .I3(\p_assign_6_1_reg_1482_reg[10]_0 [2]),
        .I4(tmp_226_2_fu_693_p2_carry__0_0[4]),
        .O(tmp_226_1_fu_656_p2_carry_i_6__0_n_0));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    tmp_226_1_fu_656_p2_carry_i_7__0
       (.I0(tmp_226_1_fu_656_p2_carry_i_14__0_n_0),
        .I1(p_assign_7_1_reg_1495[2]),
        .I2(\p_assign_6_1_reg_1482_reg[11]_0 ),
        .I3(\p_assign_6_1_reg_1482_reg[10]_0 [0]),
        .I4(tmp_226_2_fu_693_p2_carry__0_0[2]),
        .O(tmp_226_1_fu_656_p2_carry_i_7__0_n_0));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    tmp_226_1_fu_656_p2_carry_i_8__0
       (.I0(\p_assign_7_1_reg_1495_reg[1]_0 ),
        .I1(\p_assign_6_1_reg_1482_reg[11]_0 ),
        .I2(\p_assign_6_1_reg_1482_reg[1]_0 ),
        .I3(tmp_226_2_fu_693_p2_carry__0_0[1]),
        .I4(\p_assign_6_1_reg_1482_reg[0]_0 ),
        .I5(tmp_226_2_fu_693_p2_carry__0_0[0]),
        .O(tmp_226_1_fu_656_p2_carry_i_8__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_226_1_fu_656_p2_carry_i_9__0
       (.I0(p_assign_7_1_reg_1495[7]),
        .I1(\p_assign_6_1_reg_1482_reg[11]_0 ),
        .I2(\p_assign_6_1_reg_1482_reg[10]_0 [5]),
        .O(tmp_226_1_fu_656_p2_carry_i_9__0_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 tmp_226_2_fu_693_p2_carry
       (.CI(1'b0),
        .CO({tmp_226_2_fu_693_p2_carry_n_0,tmp_226_2_fu_693_p2_carry_n_1,tmp_226_2_fu_693_p2_carry_n_2,tmp_226_2_fu_693_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_226_2_fu_693_p2_carry_i_1__0_n_0,tmp_226_2_fu_693_p2_carry_i_2__0_n_0,tmp_226_2_fu_693_p2_carry_i_3__0_n_0,tmp_226_2_fu_693_p2_carry_i_4__0_n_0}),
        .O(NLW_tmp_226_2_fu_693_p2_carry_O_UNCONNECTED[3:0]),
        .S({tmp_226_2_fu_693_p2_carry_i_5__0_n_0,tmp_226_2_fu_693_p2_carry_i_6__0_n_0,tmp_226_2_fu_693_p2_carry_i_7__0_n_0,tmp_226_2_fu_693_p2_carry_i_8__0_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 tmp_226_2_fu_693_p2_carry__0
       (.CI(tmp_226_2_fu_693_p2_carry_n_0),
        .CO({NLW_tmp_226_2_fu_693_p2_carry__0_CO_UNCONNECTED[3:2],tmp_226_2_fu_693_p2_carry__0_n_2,tmp_226_2_fu_693_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp_226_2_fu_693_p2_carry__0_i_1__0_n_0,tmp_226_2_fu_693_p2_carry__0_i_2__0_n_0}),
        .O(NLW_tmp_226_2_fu_693_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,tmp_226_2_fu_693_p2_carry__0_i_3__0_n_0,tmp_226_2_fu_693_p2_carry__0_i_4__0_n_0}));
  LUT6 #(
    .INIT(64'h40404540D040D540)) 
    tmp_226_2_fu_693_p2_carry__0_i_1__0
       (.I0(tmp_226_2_fu_693_p2_carry__0_0[11]),
        .I1(p_assign_7_2_reg_1513[11]),
        .I2(\p_assign_6_2_reg_1500_reg[11]_0 ),
        .I3(tmp_226_2_fu_693_p2_carry__0_0[10]),
        .I4(\p_assign_6_2_reg_1500_reg[10]_0 [9]),
        .I5(p_assign_7_2_reg_1513[10]),
        .O(tmp_226_2_fu_693_p2_carry__0_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_226_2_fu_693_p2_carry__0_i_2__0
       (.I0(tmp_226_2_fu_693_p2_carry__0_0[9]),
        .I1(tmp_226_2_fu_693_p2_carry__0_i_5__0_n_0),
        .I2(tmp_226_2_fu_693_p2_carry__0_0[8]),
        .I3(\p_assign_6_2_reg_1500_reg[10]_0 [7]),
        .I4(\p_assign_6_2_reg_1500_reg[11]_0 ),
        .I5(p_assign_7_2_reg_1513[8]),
        .O(tmp_226_2_fu_693_p2_carry__0_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9033900009000933)) 
    tmp_226_2_fu_693_p2_carry__0_i_3__0
       (.I0(p_assign_7_2_reg_1513[11]),
        .I1(tmp_226_2_fu_693_p2_carry__0_0[11]),
        .I2(p_assign_7_2_reg_1513[10]),
        .I3(\p_assign_6_2_reg_1500_reg[11]_0 ),
        .I4(\p_assign_6_2_reg_1500_reg[10]_0 [9]),
        .I5(tmp_226_2_fu_693_p2_carry__0_0[10]),
        .O(tmp_226_2_fu_693_p2_carry__0_i_3__0_n_0));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    tmp_226_2_fu_693_p2_carry__0_i_4__0
       (.I0(tmp_226_2_fu_693_p2_carry__0_i_6__0_n_0),
        .I1(p_assign_7_2_reg_1513[8]),
        .I2(\p_assign_6_2_reg_1500_reg[11]_0 ),
        .I3(\p_assign_6_2_reg_1500_reg[10]_0 [7]),
        .I4(tmp_226_2_fu_693_p2_carry__0_0[8]),
        .O(tmp_226_2_fu_693_p2_carry__0_i_4__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_226_2_fu_693_p2_carry__0_i_5__0
       (.I0(p_assign_7_2_reg_1513[9]),
        .I1(\p_assign_6_2_reg_1500_reg[11]_0 ),
        .I2(\p_assign_6_2_reg_1500_reg[10]_0 [8]),
        .O(tmp_226_2_fu_693_p2_carry__0_i_5__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    tmp_226_2_fu_693_p2_carry__0_i_6__0
       (.I0(tmp_226_2_fu_693_p2_carry__0_0[9]),
        .I1(\p_assign_6_2_reg_1500_reg[10]_0 [8]),
        .I2(\p_assign_6_2_reg_1500_reg[11]_0 ),
        .I3(p_assign_7_2_reg_1513[9]),
        .O(tmp_226_2_fu_693_p2_carry__0_i_6__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_226_2_fu_693_p2_carry_i_10__0
       (.I0(p_assign_7_2_reg_1513[5]),
        .I1(\p_assign_6_2_reg_1500_reg[11]_0 ),
        .I2(\p_assign_6_2_reg_1500_reg[10]_0 [4]),
        .O(tmp_226_2_fu_693_p2_carry_i_10__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_226_2_fu_693_p2_carry_i_11__0
       (.I0(p_assign_7_2_reg_1513[3]),
        .I1(\p_assign_6_2_reg_1500_reg[11]_0 ),
        .I2(\p_assign_6_2_reg_1500_reg[10]_0 [2]),
        .O(tmp_226_2_fu_693_p2_carry_i_11__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    tmp_226_2_fu_693_p2_carry_i_12__0
       (.I0(tmp_226_2_fu_693_p2_carry__0_0[7]),
        .I1(\p_assign_6_2_reg_1500_reg[10]_0 [6]),
        .I2(\p_assign_6_2_reg_1500_reg[11]_0 ),
        .I3(p_assign_7_2_reg_1513[7]),
        .O(tmp_226_2_fu_693_p2_carry_i_12__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    tmp_226_2_fu_693_p2_carry_i_13__0
       (.I0(tmp_226_2_fu_693_p2_carry__0_0[5]),
        .I1(\p_assign_6_2_reg_1500_reg[10]_0 [4]),
        .I2(\p_assign_6_2_reg_1500_reg[11]_0 ),
        .I3(p_assign_7_2_reg_1513[5]),
        .O(tmp_226_2_fu_693_p2_carry_i_13__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    tmp_226_2_fu_693_p2_carry_i_14__0
       (.I0(tmp_226_2_fu_693_p2_carry__0_0[3]),
        .I1(\p_assign_6_2_reg_1500_reg[10]_0 [2]),
        .I2(\p_assign_6_2_reg_1500_reg[11]_0 ),
        .I3(p_assign_7_2_reg_1513[3]),
        .O(tmp_226_2_fu_693_p2_carry_i_14__0_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_226_2_fu_693_p2_carry_i_1__0
       (.I0(tmp_226_2_fu_693_p2_carry__0_0[7]),
        .I1(tmp_226_2_fu_693_p2_carry_i_9__0_n_0),
        .I2(tmp_226_2_fu_693_p2_carry__0_0[6]),
        .I3(\p_assign_6_2_reg_1500_reg[10]_0 [5]),
        .I4(\p_assign_6_2_reg_1500_reg[11]_0 ),
        .I5(p_assign_7_2_reg_1513[6]),
        .O(tmp_226_2_fu_693_p2_carry_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_226_2_fu_693_p2_carry_i_2__0
       (.I0(tmp_226_2_fu_693_p2_carry__0_0[5]),
        .I1(tmp_226_2_fu_693_p2_carry_i_10__0_n_0),
        .I2(tmp_226_2_fu_693_p2_carry__0_0[4]),
        .I3(\p_assign_6_2_reg_1500_reg[10]_0 [3]),
        .I4(\p_assign_6_2_reg_1500_reg[11]_0 ),
        .I5(p_assign_7_2_reg_1513[4]),
        .O(tmp_226_2_fu_693_p2_carry_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_226_2_fu_693_p2_carry_i_3__0
       (.I0(tmp_226_2_fu_693_p2_carry__0_0[3]),
        .I1(tmp_226_2_fu_693_p2_carry_i_11__0_n_0),
        .I2(tmp_226_2_fu_693_p2_carry__0_0[2]),
        .I3(\p_assign_6_2_reg_1500_reg[10]_0 [1]),
        .I4(\p_assign_6_2_reg_1500_reg[11]_0 ),
        .I5(p_assign_7_2_reg_1513[2]),
        .O(tmp_226_2_fu_693_p2_carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h02A202A2ABFB02A2)) 
    tmp_226_2_fu_693_p2_carry_i_4__0
       (.I0(tmp_226_2_fu_693_p2_carry__0_0[1]),
        .I1(\p_assign_6_2_reg_1500_reg[10]_0 [0]),
        .I2(\p_assign_6_2_reg_1500_reg[11]_0 ),
        .I3(\p_assign_6_1_reg_1482_reg[1]_0 ),
        .I4(tmp_226_2_fu_693_p2_carry__0_0[0]),
        .I5(\p_assign_6_2_reg_1500_reg[0]_0 ),
        .O(tmp_226_2_fu_693_p2_carry_i_4__0_n_0));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    tmp_226_2_fu_693_p2_carry_i_5__0
       (.I0(tmp_226_2_fu_693_p2_carry_i_12__0_n_0),
        .I1(p_assign_7_2_reg_1513[6]),
        .I2(\p_assign_6_2_reg_1500_reg[11]_0 ),
        .I3(\p_assign_6_2_reg_1500_reg[10]_0 [5]),
        .I4(tmp_226_2_fu_693_p2_carry__0_0[6]),
        .O(tmp_226_2_fu_693_p2_carry_i_5__0_n_0));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    tmp_226_2_fu_693_p2_carry_i_6__0
       (.I0(tmp_226_2_fu_693_p2_carry_i_13__0_n_0),
        .I1(p_assign_7_2_reg_1513[4]),
        .I2(\p_assign_6_2_reg_1500_reg[11]_0 ),
        .I3(\p_assign_6_2_reg_1500_reg[10]_0 [3]),
        .I4(tmp_226_2_fu_693_p2_carry__0_0[4]),
        .O(tmp_226_2_fu_693_p2_carry_i_6__0_n_0));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    tmp_226_2_fu_693_p2_carry_i_7__0
       (.I0(tmp_226_2_fu_693_p2_carry_i_14__0_n_0),
        .I1(p_assign_7_2_reg_1513[2]),
        .I2(\p_assign_6_2_reg_1500_reg[11]_0 ),
        .I3(\p_assign_6_2_reg_1500_reg[10]_0 [1]),
        .I4(tmp_226_2_fu_693_p2_carry__0_0[2]),
        .O(tmp_226_2_fu_693_p2_carry_i_7__0_n_0));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    tmp_226_2_fu_693_p2_carry_i_8__0
       (.I0(\p_assign_6_1_reg_1482_reg[1]_0 ),
        .I1(\p_assign_6_2_reg_1500_reg[11]_0 ),
        .I2(\p_assign_6_2_reg_1500_reg[10]_0 [0]),
        .I3(tmp_226_2_fu_693_p2_carry__0_0[1]),
        .I4(\p_assign_6_2_reg_1500_reg[0]_0 ),
        .I5(tmp_226_2_fu_693_p2_carry__0_0[0]),
        .O(tmp_226_2_fu_693_p2_carry_i_8__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_226_2_fu_693_p2_carry_i_9__0
       (.I0(p_assign_7_2_reg_1513[7]),
        .I1(\p_assign_6_2_reg_1500_reg[11]_0 ),
        .I2(\p_assign_6_2_reg_1500_reg[10]_0 [6]),
        .O(tmp_226_2_fu_693_p2_carry_i_9__0_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 tmp_58_fu_483_p2_carry
       (.CI(1'b0),
        .CO({tmp_58_fu_483_p2_carry_n_0,tmp_58_fu_483_p2_carry_n_1,tmp_58_fu_483_p2_carry_n_2,tmp_58_fu_483_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_58_fu_483_p2_carry_i_1__0_n_0,tmp_58_fu_483_p2_carry_i_2__0_n_0,tmp_58_fu_483_p2_carry_i_3__0_n_0,\tmp_58_reg_1435_reg[0]_0 }),
        .O(NLW_tmp_58_fu_483_p2_carry_O_UNCONNECTED[3:0]),
        .S({\tmp_58_reg_1435_reg[0]_1 ,tmp_58_fu_483_p2_carry_i_8__0_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 tmp_58_fu_483_p2_carry__0
       (.CI(tmp_58_fu_483_p2_carry_n_0),
        .CO({NLW_tmp_58_fu_483_p2_carry__0_CO_UNCONNECTED[3:2],tmp_58_fu_483_p2,tmp_58_fu_483_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tmp_58_reg_1435_reg[0]_2 ,tmp_58_fu_483_p2_carry__0_i_2__0_n_0}),
        .O(NLW_tmp_58_fu_483_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,\tmp_58_reg_1435_reg[0]_3 ,tmp_58_fu_483_p2_carry__0_i_4__0_n_0}));
  LUT4 #(
    .INIT(16'h40F4)) 
    tmp_58_fu_483_p2_carry__0_i_2__0
       (.I0(t_V_reg_309),
        .I1(tmp_226_2_fu_693_p2_carry__0_0[8]),
        .I2(tmp_226_2_fu_693_p2_carry__0_0[9]),
        .I3(Q[8]),
        .O(tmp_58_fu_483_p2_carry__0_i_2__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_58_fu_483_p2_carry__0_i_4__0
       (.I0(t_V_reg_309),
        .I1(tmp_226_2_fu_693_p2_carry__0_0[8]),
        .I2(tmp_226_2_fu_693_p2_carry__0_0[9]),
        .I3(Q[8]),
        .O(tmp_58_fu_483_p2_carry__0_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    tmp_58_fu_483_p2_carry_i_1__0
       (.I0(Q[7]),
        .I1(tmp_226_2_fu_693_p2_carry__0_0[7]),
        .I2(tmp_226_2_fu_693_p2_carry__0_0[6]),
        .I3(Q[6]),
        .O(tmp_58_fu_483_p2_carry_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h40F4)) 
    tmp_58_fu_483_p2_carry_i_2__0
       (.I0(Q[4]),
        .I1(tmp_226_2_fu_693_p2_carry__0_0[4]),
        .I2(tmp_226_2_fu_693_p2_carry__0_0[5]),
        .I3(Q[5]),
        .O(tmp_58_fu_483_p2_carry_i_2__0_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    tmp_58_fu_483_p2_carry_i_3__0
       (.I0(Q[3]),
        .I1(tmp_226_2_fu_693_p2_carry__0_0[3]),
        .I2(tmp_226_2_fu_693_p2_carry__0_0[2]),
        .I3(Q[2]),
        .O(tmp_58_fu_483_p2_carry_i_3__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_58_fu_483_p2_carry_i_8__0
       (.I0(Q[1]),
        .I1(tmp_226_2_fu_693_p2_carry__0_0[1]),
        .I2(tmp_226_2_fu_693_p2_carry__0_0[0]),
        .I3(Q[0]),
        .O(tmp_58_fu_483_p2_carry_i_8__0_n_0));
  FDRE \tmp_58_reg_1435_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(tmp_58_fu_483_p2),
        .Q(ult_reg_1439),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0A0A0A0A0ACA0A0A)) 
    \tmp_60_reg_1449[0]_i_1__0 
       (.I0(\tmp_60_reg_1449_reg_n_0_[0] ),
        .I1(Q[0]),
        .I2(ap_NS_fsm[2]),
        .I3(Q[1]),
        .I4(\p_assign_6_2_reg_1500[10]_i_2__0_n_0 ),
        .I5(Q[9]),
        .O(\tmp_60_reg_1449[0]_i_1__0_n_0 ));
  FDRE \tmp_60_reg_1449_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_60_reg_1449[0]_i_1__0_n_0 ),
        .Q(\tmp_60_reg_1449_reg_n_0_[0] ),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 tmp_61_fu_521_p2_carry
       (.CI(1'b0),
        .CO({tmp_61_fu_521_p2_carry_n_0,tmp_61_fu_521_p2_carry_n_1,tmp_61_fu_521_p2_carry_n_2,tmp_61_fu_521_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_61_fu_521_p2_carry_i_1__0_n_0,\tmp_61_reg_1457_reg[0]_0 ,tmp_61_fu_521_p2_carry_i_3__0_n_0,tmp_61_fu_521_p2_carry_i_4__0_n_0}),
        .O(NLW_tmp_61_fu_521_p2_carry_O_UNCONNECTED[3:0]),
        .S({\tmp_61_reg_1457_reg[0]_1 ,tmp_61_fu_521_p2_carry_i_8__0_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 tmp_61_fu_521_p2_carry__0
       (.CI(tmp_61_fu_521_p2_carry_n_0),
        .CO({NLW_tmp_61_fu_521_p2_carry__0_CO_UNCONNECTED[3:2],tmp_61_fu_521_p2,tmp_61_fu_521_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp_61_fu_521_p2_carry__0_i_1__0_n_0,tmp_61_fu_521_p2_carry__0_i_2__0_n_0}),
        .O(NLW_tmp_61_fu_521_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,\tmp_61_reg_1457_reg[0]_2 ,tmp_61_fu_521_p2_carry__0_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_61_fu_521_p2_carry__0_i_1__0
       (.I0(Q[9]),
        .I1(tmp_226_2_fu_693_p2_carry__0_0[10]),
        .O(tmp_61_fu_521_p2_carry__0_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h2B22)) 
    tmp_61_fu_521_p2_carry__0_i_2__0
       (.I0(Q[8]),
        .I1(tmp_226_2_fu_693_p2_carry__0_0[9]),
        .I2(tmp_226_2_fu_693_p2_carry__0_0[8]),
        .I3(t_V_reg_309),
        .O(tmp_61_fu_521_p2_carry__0_i_2__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_61_fu_521_p2_carry__0_i_4__0
       (.I0(t_V_reg_309),
        .I1(tmp_226_2_fu_693_p2_carry__0_0[8]),
        .I2(tmp_226_2_fu_693_p2_carry__0_0[9]),
        .I3(Q[8]),
        .O(tmp_61_fu_521_p2_carry__0_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_61_fu_521_p2_carry_i_1__0
       (.I0(Q[7]),
        .I1(tmp_226_2_fu_693_p2_carry__0_0[7]),
        .I2(Q[6]),
        .I3(tmp_226_2_fu_693_p2_carry__0_0[6]),
        .O(tmp_61_fu_521_p2_carry_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_61_fu_521_p2_carry_i_3__0
       (.I0(Q[3]),
        .I1(tmp_226_2_fu_693_p2_carry__0_0[3]),
        .I2(Q[2]),
        .I3(tmp_226_2_fu_693_p2_carry__0_0[2]),
        .O(tmp_61_fu_521_p2_carry_i_3__0_n_0));
  LUT4 #(
    .INIT(16'h2B22)) 
    tmp_61_fu_521_p2_carry_i_4__0
       (.I0(Q[1]),
        .I1(tmp_226_2_fu_693_p2_carry__0_0[1]),
        .I2(tmp_226_2_fu_693_p2_carry__0_0[0]),
        .I3(Q[0]),
        .O(tmp_61_fu_521_p2_carry_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_61_fu_521_p2_carry_i_8__0
       (.I0(Q[1]),
        .I1(tmp_226_2_fu_693_p2_carry__0_0[1]),
        .I2(tmp_226_2_fu_693_p2_carry__0_0[0]),
        .I3(Q[0]),
        .O(tmp_61_fu_521_p2_carry_i_8__0_n_0));
  FDRE \tmp_61_reg_1457_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(tmp_61_fu_521_p2),
        .Q(tmp_61_reg_1457),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 tmp_65_fu_880_p2_carry
       (.CI(1'b0),
        .CO({tmp_65_fu_880_p2_carry_n_0,tmp_65_fu_880_p2_carry_n_1,tmp_65_fu_880_p2_carry_n_2,tmp_65_fu_880_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI(DI),
        .O(NLW_tmp_65_fu_880_p2_carry_O_UNCONNECTED[3:0]),
        .S({tmp_65_fu_880_p2_carry_i_5__0_n_0,tmp_65_fu_880_p2_carry_i_6__0_n_0,tmp_65_fu_880_p2_carry_i_7__0_n_0,tmp_65_fu_880_p2_carry_i_8__0_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 tmp_65_fu_880_p2_carry__0
       (.CI(tmp_65_fu_880_p2_carry_n_0),
        .CO({NLW_tmp_65_fu_880_p2_carry__0_CO_UNCONNECTED[3:2],tmp_65_fu_880_p2,tmp_65_fu_880_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp_65_fu_880_p2_carry__0_i_1__0_n_0,\brmerge_reg_1598_reg[0]_0 }),
        .O(NLW_tmp_65_fu_880_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,\brmerge_reg_1598_reg[0]_1 ,tmp_65_fu_880_p2_carry__0_i_4__0_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_65_fu_880_p2_carry__0_i_1__0
       (.I0(\tmp_121_reg_1568_reg[0]_0 ),
        .I1(tmp_65_fu_880_p2_carry__0_0[11]),
        .I2(tmp_65_fu_880_p2_carry__0_0[10]),
        .I3(\ImagLoc_x_reg_1562_reg[10]_0 [9]),
        .O(tmp_65_fu_880_p2_carry__0_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_65_fu_880_p2_carry__0_i_4__0
       (.I0(\ImagLoc_x_reg_1562_reg[10]_0 [8]),
        .I1(tmp_65_fu_880_p2_carry__0_0[9]),
        .I2(\ImagLoc_x_reg_1562_reg[10]_0 [7]),
        .I3(tmp_65_fu_880_p2_carry__0_0[8]),
        .O(tmp_65_fu_880_p2_carry__0_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_65_fu_880_p2_carry_i_5__0
       (.I0(\ImagLoc_x_reg_1562_reg[10]_0 [6]),
        .I1(tmp_65_fu_880_p2_carry__0_0[7]),
        .I2(\ImagLoc_x_reg_1562_reg[10]_0 [5]),
        .I3(tmp_65_fu_880_p2_carry__0_0[6]),
        .O(tmp_65_fu_880_p2_carry_i_5__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_65_fu_880_p2_carry_i_6__0
       (.I0(\ImagLoc_x_reg_1562_reg[10]_0 [4]),
        .I1(tmp_65_fu_880_p2_carry__0_0[5]),
        .I2(\ImagLoc_x_reg_1562_reg[10]_0 [3]),
        .I3(tmp_65_fu_880_p2_carry__0_0[4]),
        .O(tmp_65_fu_880_p2_carry_i_6__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_65_fu_880_p2_carry_i_7__0
       (.I0(\ImagLoc_x_reg_1562_reg[10]_0 [2]),
        .I1(tmp_65_fu_880_p2_carry__0_0[3]),
        .I2(\ImagLoc_x_reg_1562_reg[10]_0 [1]),
        .I3(tmp_65_fu_880_p2_carry__0_0[2]),
        .O(tmp_65_fu_880_p2_carry_i_7__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_65_fu_880_p2_carry_i_8__0
       (.I0(\ImagLoc_x_reg_1562_reg[10]_0 [0]),
        .I1(tmp_65_fu_880_p2_carry__0_0[1]),
        .I2(\ImagLoc_x_reg_1562_reg[0]_0 ),
        .I3(tmp_65_fu_880_p2_carry__0_0[0]),
        .O(tmp_65_fu_880_p2_carry_i_8__0_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 tmp_67_fu_893_p2_carry
       (.CI(1'b0),
        .CO({tmp_67_fu_893_p2_carry_n_0,tmp_67_fu_893_p2_carry_n_1,tmp_67_fu_893_p2_carry_n_2,tmp_67_fu_893_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI(tmp_67_fu_893_p2_carry__0_0),
        .O(NLW_tmp_67_fu_893_p2_carry_O_UNCONNECTED[3:0]),
        .S({tmp_67_fu_893_p2_carry_i_5__0_n_0,tmp_67_fu_893_p2_carry_i_6__0_n_0,tmp_67_fu_893_p2_carry_i_7__0_n_0,tmp_67_fu_893_p2_carry_i_8__0_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 tmp_67_fu_893_p2_carry__0
       (.CI(tmp_67_fu_893_p2_carry_n_0),
        .CO({NLW_tmp_67_fu_893_p2_carry__0_CO_UNCONNECTED[3:2],tmp_67_fu_893_p2,tmp_67_fu_893_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\x_reg_1588_reg[10]_1 }),
        .O(NLW_tmp_67_fu_893_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,\x_reg_1588_reg[10]_2 ,tmp_67_fu_893_p2_carry__0_i_4__0_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_67_fu_893_p2_carry__0_i_4__0
       (.I0(\p_p2_i_i_reg_1574_reg[9]_0 ),
        .I1(tmp_65_fu_880_p2_carry__0_0[9]),
        .I2(\p_p2_i_i_reg_1574_reg[8]_0 ),
        .I3(tmp_65_fu_880_p2_carry__0_0[8]),
        .O(tmp_67_fu_893_p2_carry__0_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_67_fu_893_p2_carry_i_5__0
       (.I0(\p_p2_i_i_reg_1574_reg[7]_0 ),
        .I1(tmp_65_fu_880_p2_carry__0_0[7]),
        .I2(\p_p2_i_i_reg_1574_reg[6]_0 ),
        .I3(tmp_65_fu_880_p2_carry__0_0[6]),
        .O(tmp_67_fu_893_p2_carry_i_5__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_67_fu_893_p2_carry_i_6__0
       (.I0(\p_p2_i_i_reg_1574_reg[5]_0 ),
        .I1(tmp_65_fu_880_p2_carry__0_0[5]),
        .I2(\p_p2_i_i_reg_1574_reg[4]_0 ),
        .I3(tmp_65_fu_880_p2_carry__0_0[4]),
        .O(tmp_67_fu_893_p2_carry_i_6__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_67_fu_893_p2_carry_i_7__0
       (.I0(\p_p2_i_i_reg_1574_reg[3]_0 ),
        .I1(tmp_65_fu_880_p2_carry__0_0[3]),
        .I2(\p_p2_i_i_reg_1574_reg[2]_0 ),
        .I3(tmp_65_fu_880_p2_carry__0_0[2]),
        .O(tmp_67_fu_893_p2_carry_i_7__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_67_fu_893_p2_carry_i_8__0
       (.I0(\ImagLoc_x_reg_1562_reg[0]_0 ),
        .I1(tmp_65_fu_880_p2_carry__0_0[0]),
        .I2(\p_p2_i_i_reg_1574_reg[1]_0 ),
        .I3(tmp_65_fu_880_p2_carry__0_0[1]),
        .O(tmp_67_fu_893_p2_carry_i_8__0_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAA9A)) 
    \tmp_68_reg_1464[10]_i_1__0 
       (.I0(Q[9]),
        .I1(\icmp_reg_1444[0]_i_2__0_n_0 ),
        .I2(\tmp_68_reg_1464[10]_i_2__0_n_0 ),
        .I3(Q[8]),
        .I4(t_V_reg_309),
        .I5(Q[7]),
        .O(tmp_68_fu_526_p2[10]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_68_reg_1464[10]_i_2__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\tmp_68_reg_1464[10]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \tmp_68_reg_1464[11]_i_1__0 
       (.I0(\icmp_reg_1444[0]_i_2__0_n_0 ),
        .I1(\tmp_68_reg_1464[10]_i_2__0_n_0 ),
        .I2(Q[8]),
        .I3(t_V_reg_309),
        .I4(Q[7]),
        .I5(Q[9]),
        .O(tmp_68_fu_526_p2[11]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \tmp_68_reg_1464[2]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(tmp_68_fu_526_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \tmp_68_reg_1464[3]_i_1__0 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(tmp_68_fu_526_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \tmp_68_reg_1464[4]_i_1__0 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(tmp_68_fu_526_p2[4]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \tmp_68_reg_1464[5]_i_1__0 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(tmp_68_fu_526_p2[5]));
  LUT6 #(
    .INIT(64'hAAAAAAA9AAAAAAAA)) 
    \tmp_68_reg_1464[6]_i_1__0 
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(\tmp_68_reg_1464[10]_i_2__0_n_0 ),
        .O(tmp_68_fu_526_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \tmp_68_reg_1464[7]_i_1__0 
       (.I0(Q[7]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\icmp_reg_1444[0]_i_2__0_n_0 ),
        .O(\tmp_68_reg_1464[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \tmp_68_reg_1464[8]_i_1__0 
       (.I0(t_V_reg_309),
        .I1(\icmp_reg_1444[0]_i_2__0_n_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[7]),
        .O(tmp_68_fu_526_p2[8]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \tmp_68_reg_1464[9]_i_1__0 
       (.I0(Q[8]),
        .I1(t_V_reg_309),
        .I2(\icmp_reg_1444[0]_i_2__0_n_0 ),
        .I3(Q[7]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(tmp_68_fu_526_p2[9]));
  FDRE \tmp_68_reg_1464_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(tmp_68_fu_526_p2[10]),
        .Q(\tmp_68_reg_1464_reg[10]_0 [8]),
        .R(1'b0));
  FDRE \tmp_68_reg_1464_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(tmp_68_fu_526_p2[11]),
        .Q(\tmp_68_reg_1464_reg[11]_0 ),
        .R(1'b0));
  FDRE \tmp_68_reg_1464_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(tmp_68_fu_526_p2[2]),
        .Q(\tmp_68_reg_1464_reg[10]_0 [0]),
        .R(1'b0));
  FDRE \tmp_68_reg_1464_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(tmp_68_fu_526_p2[3]),
        .Q(\tmp_68_reg_1464_reg[10]_0 [1]),
        .R(1'b0));
  FDRE \tmp_68_reg_1464_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(tmp_68_fu_526_p2[4]),
        .Q(\tmp_68_reg_1464_reg[10]_0 [2]),
        .R(1'b0));
  FDRE \tmp_68_reg_1464_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(tmp_68_fu_526_p2[5]),
        .Q(\tmp_68_reg_1464_reg[10]_0 [3]),
        .R(1'b0));
  FDRE \tmp_68_reg_1464_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(tmp_68_fu_526_p2[6]),
        .Q(\tmp_68_reg_1464_reg[10]_0 [4]),
        .R(1'b0));
  FDRE \tmp_68_reg_1464_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\tmp_68_reg_1464[7]_i_1__0_n_0 ),
        .Q(\tmp_68_reg_1464_reg[10]_0 [5]),
        .R(1'b0));
  FDRE \tmp_68_reg_1464_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(tmp_68_fu_526_p2[8]),
        .Q(\tmp_68_reg_1464_reg[10]_0 [6]),
        .R(1'b0));
  FDRE \tmp_68_reg_1464_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(tmp_68_fu_526_p2[9]),
        .Q(\tmp_68_reg_1464_reg[10]_0 [7]),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 tmp_70_fu_599_p2_carry
       (.CI(1'b0),
        .CO({tmp_70_fu_599_p2_carry_n_0,tmp_70_fu_599_p2_carry_n_1,tmp_70_fu_599_p2_carry_n_2,tmp_70_fu_599_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI(tmp_70_fu_599_p2_carry__0_0),
        .O(NLW_tmp_70_fu_599_p2_carry_O_UNCONNECTED[3:0]),
        .S({tmp_70_fu_599_p2_carry_i_5__0_n_0,tmp_70_fu_599_p2_carry_i_6__0_n_0,tmp_70_fu_599_p2_carry_i_7__0_n_0,tmp_70_fu_599_p2_carry_i_8__0_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 tmp_70_fu_599_p2_carry__0
       (.CI(tmp_70_fu_599_p2_carry_n_0),
        .CO({NLW_tmp_70_fu_599_p2_carry__0_CO_UNCONNECTED[3:2],tmp_70_fu_599_p2,tmp_70_fu_599_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tmp_116_reg_1518_reg[1]_0 }),
        .O(NLW_tmp_70_fu_599_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,\tmp_116_reg_1518_reg[1]_1 ,tmp_70_fu_599_p2_carry__0_i_4__0_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_70_fu_599_p2_carry__0_i_4__0
       (.I0(\tmp_68_reg_1464_reg[10]_0 [7]),
        .I1(tmp_226_2_fu_693_p2_carry__0_0[9]),
        .I2(\tmp_68_reg_1464_reg[10]_0 [6]),
        .I3(tmp_226_2_fu_693_p2_carry__0_0[8]),
        .O(tmp_70_fu_599_p2_carry__0_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_70_fu_599_p2_carry_i_5__0
       (.I0(\tmp_68_reg_1464_reg[10]_0 [5]),
        .I1(tmp_226_2_fu_693_p2_carry__0_0[7]),
        .I2(\tmp_68_reg_1464_reg[10]_0 [4]),
        .I3(tmp_226_2_fu_693_p2_carry__0_0[6]),
        .O(tmp_70_fu_599_p2_carry_i_5__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_70_fu_599_p2_carry_i_6__0
       (.I0(\tmp_68_reg_1464_reg[10]_0 [3]),
        .I1(tmp_226_2_fu_693_p2_carry__0_0[5]),
        .I2(\tmp_68_reg_1464_reg[10]_0 [2]),
        .I3(tmp_226_2_fu_693_p2_carry__0_0[4]),
        .O(tmp_70_fu_599_p2_carry_i_6__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_70_fu_599_p2_carry_i_7__0
       (.I0(\tmp_68_reg_1464_reg[10]_0 [1]),
        .I1(tmp_226_2_fu_693_p2_carry__0_0[3]),
        .I2(\tmp_68_reg_1464_reg[10]_0 [0]),
        .I3(tmp_226_2_fu_693_p2_carry__0_0[2]),
        .O(tmp_70_fu_599_p2_carry_i_7__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_70_fu_599_p2_carry_i_8__0
       (.I0(\p_assign_6_2_reg_1500_reg[0]_0 ),
        .I1(tmp_226_2_fu_693_p2_carry__0_0[0]),
        .I2(\p_assign_7_1_reg_1495_reg[1]_0 ),
        .I3(tmp_226_2_fu_693_p2_carry__0_0[1]),
        .O(tmp_70_fu_599_p2_carry_i_8__0_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 tmp_72_fu_618_p2_carry
       (.CI(1'b0),
        .CO({tmp_72_fu_618_p2_carry_n_0,tmp_72_fu_618_p2_carry_n_1,tmp_72_fu_618_p2_carry_n_2,tmp_72_fu_618_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_72_fu_618_p2_carry_i_1__0_n_0,tmp_72_fu_618_p2_carry_i_2__0_n_0,tmp_72_fu_618_p2_carry_i_3__0_n_0,tmp_72_fu_618_p2_carry_i_4__0_n_0}),
        .O(NLW_tmp_72_fu_618_p2_carry_O_UNCONNECTED[3:0]),
        .S({tmp_72_fu_618_p2_carry_i_5__0_n_0,tmp_72_fu_618_p2_carry_i_6__0_n_0,tmp_72_fu_618_p2_carry_i_7__0_n_0,tmp_72_fu_618_p2_carry_i_8__0_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 tmp_72_fu_618_p2_carry__0
       (.CI(tmp_72_fu_618_p2_carry_n_0),
        .CO({NLW_tmp_72_fu_618_p2_carry__0_CO_UNCONNECTED[3:2],tmp_72_fu_618_p2_carry__0_n_2,tmp_72_fu_618_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp_72_fu_618_p2_carry__0_i_1__0_n_0,tmp_72_fu_618_p2_carry__0_i_2__0_n_0}),
        .O(NLW_tmp_72_fu_618_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,tmp_72_fu_618_p2_carry__0_i_3__0_n_0,tmp_72_fu_618_p2_carry__0_i_4__0_n_0}));
  LUT6 #(
    .INIT(64'h40404540D040D540)) 
    tmp_72_fu_618_p2_carry__0_i_1__0
       (.I0(tmp_226_2_fu_693_p2_carry__0_0[11]),
        .I1(\icmp_reg_1444_reg_n_0_[0] ),
        .I2(\tmp_68_reg_1464_reg[11]_0 ),
        .I3(tmp_226_2_fu_693_p2_carry__0_0[10]),
        .I4(\tmp_68_reg_1464_reg[10]_0 [8]),
        .I5(p_assign_7_reg_1477[10]),
        .O(tmp_72_fu_618_p2_carry__0_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_72_fu_618_p2_carry__0_i_2__0
       (.I0(tmp_226_2_fu_693_p2_carry__0_0[9]),
        .I1(tmp_72_fu_618_p2_carry__0_i_5__0_n_0),
        .I2(tmp_226_2_fu_693_p2_carry__0_0[8]),
        .I3(\tmp_68_reg_1464_reg[10]_0 [6]),
        .I4(\tmp_68_reg_1464_reg[11]_0 ),
        .I5(p_assign_7_reg_1477[8]),
        .O(tmp_72_fu_618_p2_carry__0_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9033900009000933)) 
    tmp_72_fu_618_p2_carry__0_i_3__0
       (.I0(\icmp_reg_1444_reg_n_0_[0] ),
        .I1(tmp_226_2_fu_693_p2_carry__0_0[11]),
        .I2(p_assign_7_reg_1477[10]),
        .I3(\tmp_68_reg_1464_reg[11]_0 ),
        .I4(\tmp_68_reg_1464_reg[10]_0 [8]),
        .I5(tmp_226_2_fu_693_p2_carry__0_0[10]),
        .O(tmp_72_fu_618_p2_carry__0_i_3__0_n_0));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    tmp_72_fu_618_p2_carry__0_i_4__0
       (.I0(tmp_72_fu_618_p2_carry__0_i_6__0_n_0),
        .I1(p_assign_7_reg_1477[8]),
        .I2(\tmp_68_reg_1464_reg[11]_0 ),
        .I3(\tmp_68_reg_1464_reg[10]_0 [6]),
        .I4(tmp_226_2_fu_693_p2_carry__0_0[8]),
        .O(tmp_72_fu_618_p2_carry__0_i_4__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_72_fu_618_p2_carry__0_i_5__0
       (.I0(p_assign_7_reg_1477[9]),
        .I1(\tmp_68_reg_1464_reg[11]_0 ),
        .I2(\tmp_68_reg_1464_reg[10]_0 [7]),
        .O(tmp_72_fu_618_p2_carry__0_i_5__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    tmp_72_fu_618_p2_carry__0_i_6__0
       (.I0(tmp_226_2_fu_693_p2_carry__0_0[9]),
        .I1(\tmp_68_reg_1464_reg[10]_0 [7]),
        .I2(\tmp_68_reg_1464_reg[11]_0 ),
        .I3(p_assign_7_reg_1477[9]),
        .O(tmp_72_fu_618_p2_carry__0_i_6__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_72_fu_618_p2_carry_i_10__0
       (.I0(p_assign_7_reg_1477[5]),
        .I1(\tmp_68_reg_1464_reg[11]_0 ),
        .I2(\tmp_68_reg_1464_reg[10]_0 [3]),
        .O(tmp_72_fu_618_p2_carry_i_10__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_72_fu_618_p2_carry_i_11__0
       (.I0(p_assign_7_reg_1477[3]),
        .I1(\tmp_68_reg_1464_reg[11]_0 ),
        .I2(\tmp_68_reg_1464_reg[10]_0 [1]),
        .O(tmp_72_fu_618_p2_carry_i_11__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    tmp_72_fu_618_p2_carry_i_12__0
       (.I0(tmp_226_2_fu_693_p2_carry__0_0[7]),
        .I1(\tmp_68_reg_1464_reg[10]_0 [5]),
        .I2(\tmp_68_reg_1464_reg[11]_0 ),
        .I3(p_assign_7_reg_1477[7]),
        .O(tmp_72_fu_618_p2_carry_i_12__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    tmp_72_fu_618_p2_carry_i_13__0
       (.I0(tmp_226_2_fu_693_p2_carry__0_0[5]),
        .I1(\tmp_68_reg_1464_reg[10]_0 [3]),
        .I2(\tmp_68_reg_1464_reg[11]_0 ),
        .I3(p_assign_7_reg_1477[5]),
        .O(tmp_72_fu_618_p2_carry_i_13__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    tmp_72_fu_618_p2_carry_i_14__0
       (.I0(tmp_226_2_fu_693_p2_carry__0_0[3]),
        .I1(\tmp_68_reg_1464_reg[10]_0 [1]),
        .I2(\tmp_68_reg_1464_reg[11]_0 ),
        .I3(p_assign_7_reg_1477[3]),
        .O(tmp_72_fu_618_p2_carry_i_14__0_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_72_fu_618_p2_carry_i_1__0
       (.I0(tmp_226_2_fu_693_p2_carry__0_0[7]),
        .I1(tmp_72_fu_618_p2_carry_i_9__0_n_0),
        .I2(tmp_226_2_fu_693_p2_carry__0_0[6]),
        .I3(\tmp_68_reg_1464_reg[10]_0 [4]),
        .I4(\tmp_68_reg_1464_reg[11]_0 ),
        .I5(p_assign_7_reg_1477[6]),
        .O(tmp_72_fu_618_p2_carry_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_72_fu_618_p2_carry_i_2__0
       (.I0(tmp_226_2_fu_693_p2_carry__0_0[5]),
        .I1(tmp_72_fu_618_p2_carry_i_10__0_n_0),
        .I2(tmp_226_2_fu_693_p2_carry__0_0[4]),
        .I3(\tmp_68_reg_1464_reg[10]_0 [2]),
        .I4(\tmp_68_reg_1464_reg[11]_0 ),
        .I5(p_assign_7_reg_1477[4]),
        .O(tmp_72_fu_618_p2_carry_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_72_fu_618_p2_carry_i_3__0
       (.I0(tmp_226_2_fu_693_p2_carry__0_0[3]),
        .I1(tmp_72_fu_618_p2_carry_i_11__0_n_0),
        .I2(tmp_226_2_fu_693_p2_carry__0_0[2]),
        .I3(\tmp_68_reg_1464_reg[10]_0 [0]),
        .I4(\tmp_68_reg_1464_reg[11]_0 ),
        .I5(p_assign_7_reg_1477[2]),
        .O(tmp_72_fu_618_p2_carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h02A202A2ABFB02A2)) 
    tmp_72_fu_618_p2_carry_i_4__0
       (.I0(tmp_226_2_fu_693_p2_carry__0_0[1]),
        .I1(\p_assign_7_1_reg_1495_reg[1]_0 ),
        .I2(\tmp_68_reg_1464_reg[11]_0 ),
        .I3(p_assign_7_reg_1477[1]),
        .I4(tmp_226_2_fu_693_p2_carry__0_0[0]),
        .I5(\p_assign_6_2_reg_1500_reg[0]_0 ),
        .O(tmp_72_fu_618_p2_carry_i_4__0_n_0));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    tmp_72_fu_618_p2_carry_i_5__0
       (.I0(tmp_72_fu_618_p2_carry_i_12__0_n_0),
        .I1(p_assign_7_reg_1477[6]),
        .I2(\tmp_68_reg_1464_reg[11]_0 ),
        .I3(\tmp_68_reg_1464_reg[10]_0 [4]),
        .I4(tmp_226_2_fu_693_p2_carry__0_0[6]),
        .O(tmp_72_fu_618_p2_carry_i_5__0_n_0));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    tmp_72_fu_618_p2_carry_i_6__0
       (.I0(tmp_72_fu_618_p2_carry_i_13__0_n_0),
        .I1(p_assign_7_reg_1477[4]),
        .I2(\tmp_68_reg_1464_reg[11]_0 ),
        .I3(\tmp_68_reg_1464_reg[10]_0 [2]),
        .I4(tmp_226_2_fu_693_p2_carry__0_0[4]),
        .O(tmp_72_fu_618_p2_carry_i_6__0_n_0));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    tmp_72_fu_618_p2_carry_i_7__0
       (.I0(tmp_72_fu_618_p2_carry_i_14__0_n_0),
        .I1(p_assign_7_reg_1477[2]),
        .I2(\tmp_68_reg_1464_reg[11]_0 ),
        .I3(\tmp_68_reg_1464_reg[10]_0 [0]),
        .I4(tmp_226_2_fu_693_p2_carry__0_0[2]),
        .O(tmp_72_fu_618_p2_carry_i_7__0_n_0));
  LUT6 #(
    .INIT(64'h9099900009000999)) 
    tmp_72_fu_618_p2_carry_i_8__0
       (.I0(\p_assign_6_2_reg_1500_reg[0]_0 ),
        .I1(tmp_226_2_fu_693_p2_carry__0_0[0]),
        .I2(p_assign_7_reg_1477[1]),
        .I3(\tmp_68_reg_1464_reg[11]_0 ),
        .I4(\p_assign_7_1_reg_1495_reg[1]_0 ),
        .I5(tmp_226_2_fu_693_p2_carry__0_0[1]),
        .O(tmp_72_fu_618_p2_carry_i_8__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_72_fu_618_p2_carry_i_9__0
       (.I0(p_assign_7_reg_1477[7]),
        .I1(\tmp_68_reg_1464_reg[11]_0 ),
        .I2(\tmp_68_reg_1464_reg[10]_0 [5]),
        .O(tmp_72_fu_618_p2_carry_i_9__0_n_0));
  LUT6 #(
    .INIT(64'hFC30FC30FC3021ED)) 
    \tmp_77_reg_1523[1]_i_1__0 
       (.I0(tmp_216_1_fu_641_p2),
        .I1(\p_assign_6_1_reg_1482_reg[11]_0 ),
        .I2(\p_assign_6_1_reg_1482_reg[1]_0 ),
        .I3(\p_assign_7_1_reg_1495_reg[1]_0 ),
        .I4(\tmp_77_reg_1523_reg[1]_3 ),
        .I5(tmp_226_1_fu_656_p2_carry__0_n_2),
        .O(tmp_77_fu_745_p3));
  FDRE \tmp_77_reg_1523_reg[0] 
       (.C(ap_clk),
        .CE(tmp_116_reg_15180),
        .D(\p_assign_6_1_reg_1482_reg[0]_0 ),
        .Q(\tmp_77_reg_1523_reg[1]_0 [0]),
        .R(1'b0));
  FDRE \tmp_77_reg_1523_reg[1] 
       (.C(ap_clk),
        .CE(tmp_116_reg_15180),
        .D(tmp_77_fu_745_p3),
        .Q(\tmp_77_reg_1523_reg[1]_0 [1]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_80_reg_1528[1]_i_1__0 
       (.I0(tmp_61_reg_1457),
        .I1(ap_CS_fsm_state3),
        .O(tmp_116_reg_15180));
  LUT6 #(
    .INIT(64'hFC3021EDFC30FC30)) 
    \tmp_80_reg_1528[1]_i_2__0 
       (.I0(tmp_216_2_fu_678_p2),
        .I1(\p_assign_6_2_reg_1500_reg[11]_0 ),
        .I2(\p_assign_6_2_reg_1500_reg[10]_0 [0]),
        .I3(\p_assign_6_1_reg_1482_reg[1]_0 ),
        .I4(tmp_226_2_fu_693_p2_carry__0_n_2),
        .I5(\tmp_116_reg_1518_reg[1]_2 ),
        .O(tmp_80_fu_769_p3));
  FDRE \tmp_80_reg_1528_reg[0] 
       (.C(ap_clk),
        .CE(tmp_116_reg_15180),
        .D(\p_assign_6_2_reg_1500_reg[0]_0 ),
        .Q(tmp_80_reg_1528[0]),
        .R(1'b0));
  FDRE \tmp_80_reg_1528_reg[1] 
       (.C(ap_clk),
        .CE(tmp_116_reg_15180),
        .D(tmp_80_fu_769_p3),
        .Q(tmp_80_reg_1528[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBFBBB0BB8F888088)) 
    \x_reg_1588[10]_i_1__0 
       (.I0(\p_p2_i_i_reg_1574_reg[10]_0 ),
        .I1(tmp_67_fu_893_p2),
        .I2(\tmp_121_reg_1568_reg[0]_0 ),
        .I3(tmp_65_fu_880_p2),
        .I4(\ImagLoc_x_reg_1562_reg[10]_0 [9]),
        .I5(p_assign_2_fu_897_p2[10]),
        .O(tmp_123_fu_935_p1[10]));
  LUT6 #(
    .INIT(64'hBFBBB0BB8F888088)) 
    \x_reg_1588[2]_i_1__0 
       (.I0(\p_p2_i_i_reg_1574_reg[2]_0 ),
        .I1(tmp_67_fu_893_p2),
        .I2(\tmp_121_reg_1568_reg[0]_0 ),
        .I3(tmp_65_fu_880_p2),
        .I4(\ImagLoc_x_reg_1562_reg[10]_0 [1]),
        .I5(p_assign_2_fu_897_p2[2]),
        .O(tmp_123_fu_935_p1[2]));
  LUT6 #(
    .INIT(64'hBFBBB0BB8F888088)) 
    \x_reg_1588[3]_i_1__0 
       (.I0(\p_p2_i_i_reg_1574_reg[3]_0 ),
        .I1(tmp_67_fu_893_p2),
        .I2(\tmp_121_reg_1568_reg[0]_0 ),
        .I3(tmp_65_fu_880_p2),
        .I4(\ImagLoc_x_reg_1562_reg[10]_0 [2]),
        .I5(p_assign_2_fu_897_p2[3]),
        .O(tmp_123_fu_935_p1[3]));
  LUT6 #(
    .INIT(64'hBFBBB0BB8F888088)) 
    \x_reg_1588[4]_i_1__0 
       (.I0(\p_p2_i_i_reg_1574_reg[4]_0 ),
        .I1(tmp_67_fu_893_p2),
        .I2(\tmp_121_reg_1568_reg[0]_0 ),
        .I3(tmp_65_fu_880_p2),
        .I4(\ImagLoc_x_reg_1562_reg[10]_0 [3]),
        .I5(p_assign_2_fu_897_p2[4]),
        .O(tmp_123_fu_935_p1[4]));
  LUT6 #(
    .INIT(64'hBFBBB0BB8F888088)) 
    \x_reg_1588[5]_i_1__0 
       (.I0(\p_p2_i_i_reg_1574_reg[5]_0 ),
        .I1(tmp_67_fu_893_p2),
        .I2(\tmp_121_reg_1568_reg[0]_0 ),
        .I3(tmp_65_fu_880_p2),
        .I4(\ImagLoc_x_reg_1562_reg[10]_0 [4]),
        .I5(p_assign_2_fu_897_p2[5]),
        .O(tmp_123_fu_935_p1[5]));
  LUT6 #(
    .INIT(64'hBFBBB0BB8F888088)) 
    \x_reg_1588[6]_i_1__0 
       (.I0(\p_p2_i_i_reg_1574_reg[6]_0 ),
        .I1(tmp_67_fu_893_p2),
        .I2(\tmp_121_reg_1568_reg[0]_0 ),
        .I3(tmp_65_fu_880_p2),
        .I4(\ImagLoc_x_reg_1562_reg[10]_0 [5]),
        .I5(p_assign_2_fu_897_p2[6]),
        .O(tmp_123_fu_935_p1[6]));
  LUT6 #(
    .INIT(64'hBFBBB0BB8F888088)) 
    \x_reg_1588[7]_i_1__0 
       (.I0(\p_p2_i_i_reg_1574_reg[7]_0 ),
        .I1(tmp_67_fu_893_p2),
        .I2(\tmp_121_reg_1568_reg[0]_0 ),
        .I3(tmp_65_fu_880_p2),
        .I4(\ImagLoc_x_reg_1562_reg[10]_0 [6]),
        .I5(p_assign_2_fu_897_p2[7]),
        .O(tmp_123_fu_935_p1[7]));
  LUT6 #(
    .INIT(64'hBFBBB0BB8F888088)) 
    \x_reg_1588[8]_i_1__0 
       (.I0(\p_p2_i_i_reg_1574_reg[8]_0 ),
        .I1(tmp_67_fu_893_p2),
        .I2(\tmp_121_reg_1568_reg[0]_0 ),
        .I3(tmp_65_fu_880_p2),
        .I4(\ImagLoc_x_reg_1562_reg[10]_0 [7]),
        .I5(p_assign_2_fu_897_p2[8]),
        .O(tmp_123_fu_935_p1[8]));
  LUT6 #(
    .INIT(64'hBFBBB0BB8F888088)) 
    \x_reg_1588[9]_i_1__0 
       (.I0(\p_p2_i_i_reg_1574_reg[9]_0 ),
        .I1(tmp_67_fu_893_p2),
        .I2(\tmp_121_reg_1568_reg[0]_0 ),
        .I3(tmp_65_fu_880_p2),
        .I4(\ImagLoc_x_reg_1562_reg[10]_0 [8]),
        .I5(p_assign_2_fu_897_p2[9]),
        .O(tmp_123_fu_935_p1[9]));
  FDRE \x_reg_1588_reg[10] 
       (.C(ap_clk),
        .CE(brmerge_reg_15980),
        .D(tmp_123_fu_935_p1[10]),
        .Q(x_reg_1588[10]),
        .R(1'b0));
  FDRE \x_reg_1588_reg[2] 
       (.C(ap_clk),
        .CE(brmerge_reg_15980),
        .D(tmp_123_fu_935_p1[2]),
        .Q(x_reg_1588[2]),
        .R(1'b0));
  FDRE \x_reg_1588_reg[3] 
       (.C(ap_clk),
        .CE(brmerge_reg_15980),
        .D(tmp_123_fu_935_p1[3]),
        .Q(x_reg_1588[3]),
        .R(1'b0));
  FDRE \x_reg_1588_reg[4] 
       (.C(ap_clk),
        .CE(brmerge_reg_15980),
        .D(tmp_123_fu_935_p1[4]),
        .Q(x_reg_1588[4]),
        .R(1'b0));
  FDRE \x_reg_1588_reg[5] 
       (.C(ap_clk),
        .CE(brmerge_reg_15980),
        .D(tmp_123_fu_935_p1[5]),
        .Q(x_reg_1588[5]),
        .R(1'b0));
  FDRE \x_reg_1588_reg[6] 
       (.C(ap_clk),
        .CE(brmerge_reg_15980),
        .D(tmp_123_fu_935_p1[6]),
        .Q(x_reg_1588[6]),
        .R(1'b0));
  FDRE \x_reg_1588_reg[7] 
       (.C(ap_clk),
        .CE(brmerge_reg_15980),
        .D(tmp_123_fu_935_p1[7]),
        .Q(x_reg_1588[7]),
        .R(1'b0));
  FDRE \x_reg_1588_reg[8] 
       (.C(ap_clk),
        .CE(brmerge_reg_15980),
        .D(tmp_123_fu_935_p1[8]),
        .Q(x_reg_1588[8]),
        .R(1'b0));
  FDRE \x_reg_1588_reg[9] 
       (.C(ap_clk),
        .CE(brmerge_reg_15980),
        .D(tmp_123_fu_935_p1[9]),
        .Q(x_reg_1588[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_cud
   (D,
    E,
    ap_clk,
    k_buf_0_val_3_ce0,
    Q,
    ADDRBWRADDR,
    ram_reg,
    ram_reg_0,
    ram_reg_1,
    ult_reg_1439,
    ap_reg_pp0_iter2_or_cond_i_i_reg_1584,
    ap_enable_reg_pp0_iter3,
    \k_buf_0_val_4_load_reg_1643_reg[0] ,
    \k_buf_0_val_4_load_reg_1643_reg[0]_0 );
  output [7:0]D;
  output [0:0]E;
  input ap_clk;
  input k_buf_0_val_3_ce0;
  input [10:0]Q;
  input [10:0]ADDRBWRADDR;
  input [7:0]ram_reg;
  input ram_reg_0;
  input ram_reg_1;
  input ult_reg_1439;
  input ap_reg_pp0_iter2_or_cond_i_i_reg_1584;
  input ap_enable_reg_pp0_iter3;
  input \k_buf_0_val_4_load_reg_1643_reg[0] ;
  input \k_buf_0_val_4_load_reg_1643_reg[0]_0 ;

  wire [10:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [0:0]E;
  wire [10:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter3;
  wire ap_reg_pp0_iter2_or_cond_i_i_reg_1584;
  wire k_buf_0_val_3_ce0;
  wire \k_buf_0_val_4_load_reg_1643_reg[0] ;
  wire \k_buf_0_val_4_load_reg_1643_reg[0]_0 ;
  wire [7:0]ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ult_reg_1439;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_cud_ram_21 Filter2D_k_buf_0_cud_ram_U
       (.ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .E(E),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_reg_pp0_iter2_or_cond_i_i_reg_1584(ap_reg_pp0_iter2_or_cond_i_i_reg_1584),
        .k_buf_0_val_3_ce0(k_buf_0_val_3_ce0),
        .\k_buf_0_val_4_load_reg_1643_reg[0] (\k_buf_0_val_4_load_reg_1643_reg[0] ),
        .\k_buf_0_val_4_load_reg_1643_reg[0]_0 (\k_buf_0_val_4_load_reg_1643_reg[0]_0 ),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ult_reg_1439(ult_reg_1439));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_cud" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_cud_18
   (D,
    ap_clk,
    k_buf_0_val_3_ce0,
    Q,
    ADDRBWRADDR,
    ram_reg,
    ram_reg_0,
    ult_reg_1439,
    ap_reg_pp0_iter3_or_cond_i_i_reg_1584,
    ram_reg_1,
    ap_enable_reg_pp0_iter4,
    ram_reg_2,
    ram_reg_3);
  output [7:0]D;
  input ap_clk;
  input k_buf_0_val_3_ce0;
  input [10:0]Q;
  input [10:0]ADDRBWRADDR;
  input ram_reg;
  input ram_reg_0;
  input ult_reg_1439;
  input ap_reg_pp0_iter3_or_cond_i_i_reg_1584;
  input ram_reg_1;
  input ap_enable_reg_pp0_iter4;
  input [7:0]ram_reg_2;
  input [7:0]ram_reg_3;

  wire [10:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [10:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter4;
  wire ap_reg_pp0_iter3_or_cond_i_i_reg_1584;
  wire k_buf_0_val_3_ce0;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire [7:0]ram_reg_2;
  wire [7:0]ram_reg_3;
  wire ult_reg_1439;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_cud_ram_20 Filter2D_k_buf_0_cud_ram_U
       (.ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .ap_reg_pp0_iter3_or_cond_i_i_reg_1584(ap_reg_pp0_iter3_or_cond_i_i_reg_1584),
        .k_buf_0_val_3_ce0(k_buf_0_val_3_ce0),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3),
        .ult_reg_1439(ult_reg_1439));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_cud" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_cud_19
   (DOBDO,
    k_buf_0_val_3_ce0,
    ap_enable_reg_pp0_iter10_reg,
    ap_clk,
    Q,
    ADDRBWRADDR,
    ram_reg,
    ram_reg_0,
    ult_reg_1439,
    ap_reg_pp0_iter3_or_cond_i_i_reg_1584,
    ap_enable_reg_pp0_iter4,
    ap_enable_reg_pp0_iter2,
    ram_reg_1,
    ap_reg_pp0_iter9_or_cond_i_reg_1580,
    sobel_gx_data_stream_full_n,
    src1_data_stream_0_s_empty_n,
    or_cond_i_i_reg_1584,
    ap_reg_pp0_iter1_exitcond388_i_reg_1553,
    ram_reg_2,
    ram_reg_3);
  output [7:0]DOBDO;
  output k_buf_0_val_3_ce0;
  output ap_enable_reg_pp0_iter10_reg;
  input ap_clk;
  input [10:0]Q;
  input [10:0]ADDRBWRADDR;
  input ram_reg;
  input ram_reg_0;
  input ult_reg_1439;
  input ap_reg_pp0_iter3_or_cond_i_i_reg_1584;
  input ap_enable_reg_pp0_iter4;
  input ap_enable_reg_pp0_iter2;
  input ram_reg_1;
  input ap_reg_pp0_iter9_or_cond_i_reg_1580;
  input sobel_gx_data_stream_full_n;
  input src1_data_stream_0_s_empty_n;
  input or_cond_i_i_reg_1584;
  input ap_reg_pp0_iter1_exitcond388_i_reg_1553;
  input [7:0]ram_reg_2;
  input [7:0]ram_reg_3;

  wire [10:0]ADDRBWRADDR;
  wire [7:0]DOBDO;
  wire [10:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter10_reg;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter4;
  wire ap_reg_pp0_iter1_exitcond388_i_reg_1553;
  wire ap_reg_pp0_iter3_or_cond_i_i_reg_1584;
  wire ap_reg_pp0_iter9_or_cond_i_reg_1580;
  wire k_buf_0_val_3_ce0;
  wire or_cond_i_i_reg_1584;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire [7:0]ram_reg_2;
  wire [7:0]ram_reg_3;
  wire sobel_gx_data_stream_full_n;
  wire src1_data_stream_0_s_empty_n;
  wire ult_reg_1439;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_cud_ram Filter2D_k_buf_0_cud_ram_U
       (.ADDRBWRADDR(ADDRBWRADDR),
        .DOBDO(DOBDO),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter10_reg(ap_enable_reg_pp0_iter10_reg),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .ap_reg_pp0_iter1_exitcond388_i_reg_1553(ap_reg_pp0_iter1_exitcond388_i_reg_1553),
        .ap_reg_pp0_iter3_or_cond_i_i_reg_1584(ap_reg_pp0_iter3_or_cond_i_i_reg_1584),
        .ap_reg_pp0_iter9_or_cond_i_reg_1580(ap_reg_pp0_iter9_or_cond_i_reg_1580),
        .k_buf_0_val_3_ce0(k_buf_0_val_3_ce0),
        .or_cond_i_i_reg_1584(or_cond_i_i_reg_1584),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3),
        .sobel_gx_data_stream_full_n(sobel_gx_data_stream_full_n),
        .src1_data_stream_0_s_empty_n(src1_data_stream_0_s_empty_n),
        .ult_reg_1439(ult_reg_1439));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_cud" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_cud_23
   (D,
    E,
    ap_clk,
    k_buf_0_val_3_ce0,
    Q,
    ADDRBWRADDR,
    ram_reg,
    ram_reg_0,
    ram_reg_1,
    ult_reg_1439,
    ap_reg_pp0_iter2_or_cond_i_i_reg_1584,
    ap_enable_reg_pp0_iter3,
    \k_buf_0_val_4_load_reg_1643_reg[0] ,
    \k_buf_0_val_4_load_reg_1643_reg[0]_0 );
  output [7:0]D;
  output [0:0]E;
  input ap_clk;
  input k_buf_0_val_3_ce0;
  input [10:0]Q;
  input [10:0]ADDRBWRADDR;
  input [7:0]ram_reg;
  input ram_reg_0;
  input ram_reg_1;
  input ult_reg_1439;
  input ap_reg_pp0_iter2_or_cond_i_i_reg_1584;
  input ap_enable_reg_pp0_iter3;
  input \k_buf_0_val_4_load_reg_1643_reg[0] ;
  input \k_buf_0_val_4_load_reg_1643_reg[0]_0 ;

  wire [10:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [0:0]E;
  wire [10:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter3;
  wire ap_reg_pp0_iter2_or_cond_i_i_reg_1584;
  wire k_buf_0_val_3_ce0;
  wire \k_buf_0_val_4_load_reg_1643_reg[0] ;
  wire \k_buf_0_val_4_load_reg_1643_reg[0]_0 ;
  wire [7:0]ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ult_reg_1439;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_cud_ram_28 Filter2D_k_buf_0_cud_ram_U
       (.ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .E(E),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_reg_pp0_iter2_or_cond_i_i_reg_1584(ap_reg_pp0_iter2_or_cond_i_i_reg_1584),
        .k_buf_0_val_3_ce0(k_buf_0_val_3_ce0),
        .\k_buf_0_val_4_load_reg_1643_reg[0] (\k_buf_0_val_4_load_reg_1643_reg[0] ),
        .\k_buf_0_val_4_load_reg_1643_reg[0]_0 (\k_buf_0_val_4_load_reg_1643_reg[0]_0 ),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ult_reg_1439(ult_reg_1439));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_cud" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_cud_24
   (D,
    ap_clk,
    k_buf_0_val_3_ce0,
    Q,
    ADDRBWRADDR,
    ram_reg,
    ram_reg_0,
    ult_reg_1439,
    ap_reg_pp0_iter3_or_cond_i_i_reg_1584,
    ram_reg_1,
    ap_enable_reg_pp0_iter4,
    ram_reg_2,
    ram_reg_3);
  output [7:0]D;
  input ap_clk;
  input k_buf_0_val_3_ce0;
  input [10:0]Q;
  input [10:0]ADDRBWRADDR;
  input ram_reg;
  input ram_reg_0;
  input ult_reg_1439;
  input ap_reg_pp0_iter3_or_cond_i_i_reg_1584;
  input ram_reg_1;
  input ap_enable_reg_pp0_iter4;
  input [7:0]ram_reg_2;
  input [7:0]ram_reg_3;

  wire [10:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [10:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter4;
  wire ap_reg_pp0_iter3_or_cond_i_i_reg_1584;
  wire k_buf_0_val_3_ce0;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire [7:0]ram_reg_2;
  wire [7:0]ram_reg_3;
  wire ult_reg_1439;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_cud_ram_27 Filter2D_k_buf_0_cud_ram_U
       (.ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .ap_reg_pp0_iter3_or_cond_i_i_reg_1584(ap_reg_pp0_iter3_or_cond_i_i_reg_1584),
        .k_buf_0_val_3_ce0(k_buf_0_val_3_ce0),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3),
        .ult_reg_1439(ult_reg_1439));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_cud" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_cud_25
   (DOBDO,
    k_buf_0_val_3_ce0,
    ap_enable_reg_pp0_iter10_reg,
    ap_clk,
    Q,
    ADDRBWRADDR,
    ram_reg,
    ram_reg_0,
    ult_reg_1439,
    ap_reg_pp0_iter3_or_cond_i_i_reg_1584,
    ap_enable_reg_pp0_iter4,
    ap_enable_reg_pp0_iter2,
    ram_reg_1,
    ap_reg_pp0_iter9_or_cond_i_reg_1580,
    sobel_gy_data_stream_full_n,
    src2_data_stream_0_s_empty_n,
    or_cond_i_i_reg_1584,
    ap_reg_pp0_iter1_exitcond388_i_reg_1553,
    ram_reg_2,
    ram_reg_3);
  output [7:0]DOBDO;
  output k_buf_0_val_3_ce0;
  output ap_enable_reg_pp0_iter10_reg;
  input ap_clk;
  input [10:0]Q;
  input [10:0]ADDRBWRADDR;
  input ram_reg;
  input ram_reg_0;
  input ult_reg_1439;
  input ap_reg_pp0_iter3_or_cond_i_i_reg_1584;
  input ap_enable_reg_pp0_iter4;
  input ap_enable_reg_pp0_iter2;
  input ram_reg_1;
  input ap_reg_pp0_iter9_or_cond_i_reg_1580;
  input sobel_gy_data_stream_full_n;
  input src2_data_stream_0_s_empty_n;
  input or_cond_i_i_reg_1584;
  input ap_reg_pp0_iter1_exitcond388_i_reg_1553;
  input [7:0]ram_reg_2;
  input [7:0]ram_reg_3;

  wire [10:0]ADDRBWRADDR;
  wire [7:0]DOBDO;
  wire [10:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter10_reg;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter4;
  wire ap_reg_pp0_iter1_exitcond388_i_reg_1553;
  wire ap_reg_pp0_iter3_or_cond_i_i_reg_1584;
  wire ap_reg_pp0_iter9_or_cond_i_reg_1580;
  wire k_buf_0_val_3_ce0;
  wire or_cond_i_i_reg_1584;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire [7:0]ram_reg_2;
  wire [7:0]ram_reg_3;
  wire sobel_gy_data_stream_full_n;
  wire src2_data_stream_0_s_empty_n;
  wire ult_reg_1439;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_cud_ram_26 Filter2D_k_buf_0_cud_ram_U
       (.ADDRBWRADDR(ADDRBWRADDR),
        .DOBDO(DOBDO),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter10_reg(ap_enable_reg_pp0_iter10_reg),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .ap_reg_pp0_iter1_exitcond388_i_reg_1553(ap_reg_pp0_iter1_exitcond388_i_reg_1553),
        .ap_reg_pp0_iter3_or_cond_i_i_reg_1584(ap_reg_pp0_iter3_or_cond_i_i_reg_1584),
        .ap_reg_pp0_iter9_or_cond_i_reg_1580(ap_reg_pp0_iter9_or_cond_i_reg_1580),
        .k_buf_0_val_3_ce0(k_buf_0_val_3_ce0),
        .or_cond_i_i_reg_1584(or_cond_i_i_reg_1584),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3),
        .sobel_gy_data_stream_full_n(sobel_gy_data_stream_full_n),
        .src2_data_stream_0_s_empty_n(src2_data_stream_0_s_empty_n),
        .ult_reg_1439(ult_reg_1439));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_cud_ram
   (DOBDO,
    k_buf_0_val_3_ce0,
    ap_enable_reg_pp0_iter10_reg,
    ap_clk,
    Q,
    ADDRBWRADDR,
    ram_reg_0,
    ram_reg_1,
    ult_reg_1439,
    ap_reg_pp0_iter3_or_cond_i_i_reg_1584,
    ap_enable_reg_pp0_iter4,
    ap_enable_reg_pp0_iter2,
    ram_reg_2,
    ap_reg_pp0_iter9_or_cond_i_reg_1580,
    sobel_gx_data_stream_full_n,
    src1_data_stream_0_s_empty_n,
    or_cond_i_i_reg_1584,
    ap_reg_pp0_iter1_exitcond388_i_reg_1553,
    ram_reg_3,
    ram_reg_4);
  output [7:0]DOBDO;
  output k_buf_0_val_3_ce0;
  output ap_enable_reg_pp0_iter10_reg;
  input ap_clk;
  input [10:0]Q;
  input [10:0]ADDRBWRADDR;
  input ram_reg_0;
  input ram_reg_1;
  input ult_reg_1439;
  input ap_reg_pp0_iter3_or_cond_i_i_reg_1584;
  input ap_enable_reg_pp0_iter4;
  input ap_enable_reg_pp0_iter2;
  input ram_reg_2;
  input ap_reg_pp0_iter9_or_cond_i_reg_1580;
  input sobel_gx_data_stream_full_n;
  input src1_data_stream_0_s_empty_n;
  input or_cond_i_i_reg_1584;
  input ap_reg_pp0_iter1_exitcond388_i_reg_1553;
  input [7:0]ram_reg_3;
  input [7:0]ram_reg_4;

  wire [10:0]ADDRBWRADDR;
  wire [7:0]DOBDO;
  wire [10:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter10_reg;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter4;
  wire ap_reg_pp0_iter1_exitcond388_i_reg_1553;
  wire ap_reg_pp0_iter3_or_cond_i_i_reg_1584;
  wire ap_reg_pp0_iter9_or_cond_i_reg_1580;
  wire k_buf_0_val_3_ce0;
  wire k_buf_0_val_5_ce1;
  wire or_cond_i_i_reg_1584;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [7:0]ram_reg_3;
  wire [7:0]ram_reg_4;
  wire ram_reg_i_2__0_n_0;
  wire ram_reg_i_3__0_n_0;
  wire ram_reg_i_4__0_n_0;
  wire ram_reg_i_4_n_0;
  wire ram_reg_i_5_n_0;
  wire ram_reg_i_6_n_0;
  wire ram_reg_i_7_n_0;
  wire ram_reg_i_8_n_0;
  wire ram_reg_i_9_n_0;
  wire sobel_gx_data_stream_full_n;
  wire src1_data_stream_0_s_empty_n;
  wire ult_reg_1439;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "15360" *) 
  (* RTL_RAM_NAME = "grp_Filter2D_fu_96/k_buf_0_val_5_U/Filter2D_k_buf_0_cud_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg
       (.ADDRARDADDR({Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_i_2__0_n_0,ram_reg_i_3__0_n_0,ram_reg_i_4__0_n_0,ram_reg_i_5_n_0,ram_reg_i_6_n_0,ram_reg_i_7_n_0,ram_reg_i_8_n_0,ram_reg_i_9_n_0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(k_buf_0_val_5_ce1),
        .ENBWREN(k_buf_0_val_3_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({k_buf_0_val_5_ce1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h0000E20000000000)) 
    ram_reg_i_1
       (.I0(ram_reg_0),
        .I1(ram_reg_1),
        .I2(ult_reg_1439),
        .I3(ap_reg_pp0_iter3_or_cond_i_i_reg_1584),
        .I4(ap_enable_reg_pp0_iter10_reg),
        .I5(ap_enable_reg_pp0_iter4),
        .O(k_buf_0_val_5_ce1));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_2
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_enable_reg_pp0_iter10_reg),
        .O(k_buf_0_val_3_ce0));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_2__0
       (.I0(ram_reg_3[7]),
        .I1(ram_reg_1),
        .I2(ult_reg_1439),
        .I3(ram_reg_4[7]),
        .O(ram_reg_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h08FF080808080808)) 
    ram_reg_i_3
       (.I0(ram_reg_2),
        .I1(ap_reg_pp0_iter9_or_cond_i_reg_1580),
        .I2(sobel_gx_data_stream_full_n),
        .I3(src1_data_stream_0_s_empty_n),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(ram_reg_i_4_n_0),
        .O(ap_enable_reg_pp0_iter10_reg));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_3__0
       (.I0(ram_reg_3[6]),
        .I1(ram_reg_1),
        .I2(ult_reg_1439),
        .I3(ram_reg_4[6]),
        .O(ram_reg_i_3__0_n_0));
  LUT4 #(
    .INIT(16'h00D0)) 
    ram_reg_i_4
       (.I0(ram_reg_1),
        .I1(ult_reg_1439),
        .I2(or_cond_i_i_reg_1584),
        .I3(ap_reg_pp0_iter1_exitcond388_i_reg_1553),
        .O(ram_reg_i_4_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_4__0
       (.I0(ram_reg_3[5]),
        .I1(ram_reg_1),
        .I2(ult_reg_1439),
        .I3(ram_reg_4[5]),
        .O(ram_reg_i_4__0_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_5
       (.I0(ram_reg_3[4]),
        .I1(ram_reg_1),
        .I2(ult_reg_1439),
        .I3(ram_reg_4[4]),
        .O(ram_reg_i_5_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_6
       (.I0(ram_reg_3[3]),
        .I1(ram_reg_1),
        .I2(ult_reg_1439),
        .I3(ram_reg_4[3]),
        .O(ram_reg_i_6_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_7
       (.I0(ram_reg_3[2]),
        .I1(ram_reg_1),
        .I2(ult_reg_1439),
        .I3(ram_reg_4[2]),
        .O(ram_reg_i_7_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_8
       (.I0(ram_reg_3[1]),
        .I1(ram_reg_1),
        .I2(ult_reg_1439),
        .I3(ram_reg_4[1]),
        .O(ram_reg_i_8_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_9
       (.I0(ram_reg_3[0]),
        .I1(ram_reg_1),
        .I2(ult_reg_1439),
        .I3(ram_reg_4[0]),
        .O(ram_reg_i_9_n_0));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_cud_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_cud_ram_20
   (D,
    ap_clk,
    k_buf_0_val_3_ce0,
    Q,
    ADDRBWRADDR,
    ram_reg_0,
    ram_reg_1,
    ult_reg_1439,
    ap_reg_pp0_iter3_or_cond_i_i_reg_1584,
    ram_reg_2,
    ap_enable_reg_pp0_iter4,
    ram_reg_3,
    ram_reg_4);
  output [7:0]D;
  input ap_clk;
  input k_buf_0_val_3_ce0;
  input [10:0]Q;
  input [10:0]ADDRBWRADDR;
  input ram_reg_0;
  input ram_reg_1;
  input ult_reg_1439;
  input ap_reg_pp0_iter3_or_cond_i_i_reg_1584;
  input ram_reg_2;
  input ap_enable_reg_pp0_iter4;
  input [7:0]ram_reg_3;
  input [7:0]ram_reg_4;

  wire [10:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [10:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter4;
  wire ap_reg_pp0_iter3_or_cond_i_i_reg_1584;
  wire k_buf_0_val_3_ce0;
  wire k_buf_0_val_4_ce1;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [7:0]ram_reg_3;
  wire [7:0]ram_reg_4;
  wire ram_reg_i_2__1_n_0;
  wire ram_reg_i_3__1_n_0;
  wire ram_reg_i_4__1_n_0;
  wire ram_reg_i_5__0_n_0;
  wire ram_reg_i_6__0_n_0;
  wire ram_reg_i_7__0_n_0;
  wire ram_reg_i_8__0_n_0;
  wire ram_reg_i_9__0_n_0;
  wire ult_reg_1439;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "15360" *) 
  (* RTL_RAM_NAME = "grp_Filter2D_fu_96/k_buf_0_val_4_U/Filter2D_k_buf_0_cud_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg
       (.ADDRARDADDR({Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_i_2__1_n_0,ram_reg_i_3__1_n_0,ram_reg_i_4__1_n_0,ram_reg_i_5__0_n_0,ram_reg_i_6__0_n_0,ram_reg_i_7__0_n_0,ram_reg_i_8__0_n_0,ram_reg_i_9__0_n_0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],D}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(k_buf_0_val_4_ce1),
        .ENBWREN(k_buf_0_val_3_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({k_buf_0_val_4_ce1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h0000E20000000000)) 
    ram_reg_i_1__0
       (.I0(ram_reg_0),
        .I1(ram_reg_1),
        .I2(ult_reg_1439),
        .I3(ap_reg_pp0_iter3_or_cond_i_i_reg_1584),
        .I4(ram_reg_2),
        .I5(ap_enable_reg_pp0_iter4),
        .O(k_buf_0_val_4_ce1));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_2__1
       (.I0(ram_reg_3[7]),
        .I1(ram_reg_1),
        .I2(ult_reg_1439),
        .I3(ram_reg_4[7]),
        .O(ram_reg_i_2__1_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_3__1
       (.I0(ram_reg_3[6]),
        .I1(ram_reg_1),
        .I2(ult_reg_1439),
        .I3(ram_reg_4[6]),
        .O(ram_reg_i_3__1_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_4__1
       (.I0(ram_reg_3[5]),
        .I1(ram_reg_1),
        .I2(ult_reg_1439),
        .I3(ram_reg_4[5]),
        .O(ram_reg_i_4__1_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_5__0
       (.I0(ram_reg_3[4]),
        .I1(ram_reg_1),
        .I2(ult_reg_1439),
        .I3(ram_reg_4[4]),
        .O(ram_reg_i_5__0_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_6__0
       (.I0(ram_reg_3[3]),
        .I1(ram_reg_1),
        .I2(ult_reg_1439),
        .I3(ram_reg_4[3]),
        .O(ram_reg_i_6__0_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_7__0
       (.I0(ram_reg_3[2]),
        .I1(ram_reg_1),
        .I2(ult_reg_1439),
        .I3(ram_reg_4[2]),
        .O(ram_reg_i_7__0_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_8__0
       (.I0(ram_reg_3[1]),
        .I1(ram_reg_1),
        .I2(ult_reg_1439),
        .I3(ram_reg_4[1]),
        .O(ram_reg_i_8__0_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_9__0
       (.I0(ram_reg_3[0]),
        .I1(ram_reg_1),
        .I2(ult_reg_1439),
        .I3(ram_reg_4[0]),
        .O(ram_reg_i_9__0_n_0));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_cud_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_cud_ram_21
   (D,
    E,
    ap_clk,
    k_buf_0_val_3_ce0,
    Q,
    ADDRBWRADDR,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    ult_reg_1439,
    ap_reg_pp0_iter2_or_cond_i_i_reg_1584,
    ap_enable_reg_pp0_iter3,
    \k_buf_0_val_4_load_reg_1643_reg[0] ,
    \k_buf_0_val_4_load_reg_1643_reg[0]_0 );
  output [7:0]D;
  output [0:0]E;
  input ap_clk;
  input k_buf_0_val_3_ce0;
  input [10:0]Q;
  input [10:0]ADDRBWRADDR;
  input [7:0]ram_reg_0;
  input ram_reg_1;
  input ram_reg_2;
  input ult_reg_1439;
  input ap_reg_pp0_iter2_or_cond_i_i_reg_1584;
  input ap_enable_reg_pp0_iter3;
  input \k_buf_0_val_4_load_reg_1643_reg[0] ;
  input \k_buf_0_val_4_load_reg_1643_reg[0]_0 ;

  wire [10:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [0:0]E;
  wire [10:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter3;
  wire ap_reg_pp0_iter2_or_cond_i_i_reg_1584;
  wire k_buf_0_val_3_ce0;
  wire k_buf_0_val_3_ce1;
  wire \k_buf_0_val_4_load_reg_1643_reg[0] ;
  wire \k_buf_0_val_4_load_reg_1643_reg[0]_0 ;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire ult_reg_1439;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT3 #(
    .INIT(8'h02)) 
    \k_buf_0_val_3_load_reg_1630[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(\k_buf_0_val_4_load_reg_1643_reg[0] ),
        .I2(\k_buf_0_val_4_load_reg_1643_reg[0]_0 ),
        .O(E));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "15360" *) 
  (* RTL_RAM_NAME = "grp_Filter2D_fu_96/k_buf_0_val_3_U/Filter2D_k_buf_0_cud_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg
       (.ADDRARDADDR({Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],D}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(k_buf_0_val_3_ce1),
        .ENBWREN(k_buf_0_val_3_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({k_buf_0_val_3_ce1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'hE2000000)) 
    ram_reg_i_1__1
       (.I0(ram_reg_1),
        .I1(ram_reg_2),
        .I2(ult_reg_1439),
        .I3(E),
        .I4(ap_reg_pp0_iter2_or_cond_i_i_reg_1584),
        .O(k_buf_0_val_3_ce1));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_cud_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_cud_ram_26
   (DOBDO,
    k_buf_0_val_3_ce0,
    ap_enable_reg_pp0_iter10_reg,
    ap_clk,
    Q,
    ADDRBWRADDR,
    ram_reg_0,
    ram_reg_1,
    ult_reg_1439,
    ap_reg_pp0_iter3_or_cond_i_i_reg_1584,
    ap_enable_reg_pp0_iter4,
    ap_enable_reg_pp0_iter2,
    ram_reg_2,
    ap_reg_pp0_iter9_or_cond_i_reg_1580,
    sobel_gy_data_stream_full_n,
    src2_data_stream_0_s_empty_n,
    or_cond_i_i_reg_1584,
    ap_reg_pp0_iter1_exitcond388_i_reg_1553,
    ram_reg_3,
    ram_reg_4);
  output [7:0]DOBDO;
  output k_buf_0_val_3_ce0;
  output ap_enable_reg_pp0_iter10_reg;
  input ap_clk;
  input [10:0]Q;
  input [10:0]ADDRBWRADDR;
  input ram_reg_0;
  input ram_reg_1;
  input ult_reg_1439;
  input ap_reg_pp0_iter3_or_cond_i_i_reg_1584;
  input ap_enable_reg_pp0_iter4;
  input ap_enable_reg_pp0_iter2;
  input ram_reg_2;
  input ap_reg_pp0_iter9_or_cond_i_reg_1580;
  input sobel_gy_data_stream_full_n;
  input src2_data_stream_0_s_empty_n;
  input or_cond_i_i_reg_1584;
  input ap_reg_pp0_iter1_exitcond388_i_reg_1553;
  input [7:0]ram_reg_3;
  input [7:0]ram_reg_4;

  wire [10:0]ADDRBWRADDR;
  wire [7:0]DOBDO;
  wire [10:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter10_reg;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter4;
  wire ap_reg_pp0_iter1_exitcond388_i_reg_1553;
  wire ap_reg_pp0_iter3_or_cond_i_i_reg_1584;
  wire ap_reg_pp0_iter9_or_cond_i_reg_1580;
  wire k_buf_0_val_3_ce0;
  wire k_buf_0_val_5_ce1;
  wire or_cond_i_i_reg_1584;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [7:0]ram_reg_3;
  wire [7:0]ram_reg_4;
  wire ram_reg_i_2__3_n_0;
  wire ram_reg_i_3__3_n_0;
  wire ram_reg_i_4__2_n_0;
  wire ram_reg_i_4__3_n_0;
  wire ram_reg_i_5__1_n_0;
  wire ram_reg_i_6__1_n_0;
  wire ram_reg_i_7__1_n_0;
  wire ram_reg_i_8__1_n_0;
  wire ram_reg_i_9__1_n_0;
  wire sobel_gy_data_stream_full_n;
  wire src2_data_stream_0_s_empty_n;
  wire ult_reg_1439;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "15360" *) 
  (* RTL_RAM_NAME = "grp_Filter2D_fu_96/k_buf_0_val_5_U/Filter2D_k_buf_0_cud_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg
       (.ADDRARDADDR({Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_i_2__3_n_0,ram_reg_i_3__3_n_0,ram_reg_i_4__3_n_0,ram_reg_i_5__1_n_0,ram_reg_i_6__1_n_0,ram_reg_i_7__1_n_0,ram_reg_i_8__1_n_0,ram_reg_i_9__1_n_0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(k_buf_0_val_5_ce1),
        .ENBWREN(k_buf_0_val_3_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({k_buf_0_val_5_ce1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h0000E20000000000)) 
    ram_reg_i_1__2
       (.I0(ram_reg_0),
        .I1(ram_reg_1),
        .I2(ult_reg_1439),
        .I3(ap_reg_pp0_iter3_or_cond_i_i_reg_1584),
        .I4(ap_enable_reg_pp0_iter10_reg),
        .I5(ap_enable_reg_pp0_iter4),
        .O(k_buf_0_val_5_ce1));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_2__2
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_enable_reg_pp0_iter10_reg),
        .O(k_buf_0_val_3_ce0));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_2__3
       (.I0(ram_reg_3[7]),
        .I1(ram_reg_1),
        .I2(ult_reg_1439),
        .I3(ram_reg_4[7]),
        .O(ram_reg_i_2__3_n_0));
  LUT6 #(
    .INIT(64'h08FF080808080808)) 
    ram_reg_i_3__2
       (.I0(ram_reg_2),
        .I1(ap_reg_pp0_iter9_or_cond_i_reg_1580),
        .I2(sobel_gy_data_stream_full_n),
        .I3(src2_data_stream_0_s_empty_n),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(ram_reg_i_4__2_n_0),
        .O(ap_enable_reg_pp0_iter10_reg));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_3__3
       (.I0(ram_reg_3[6]),
        .I1(ram_reg_1),
        .I2(ult_reg_1439),
        .I3(ram_reg_4[6]),
        .O(ram_reg_i_3__3_n_0));
  LUT4 #(
    .INIT(16'h00D0)) 
    ram_reg_i_4__2
       (.I0(ram_reg_1),
        .I1(ult_reg_1439),
        .I2(or_cond_i_i_reg_1584),
        .I3(ap_reg_pp0_iter1_exitcond388_i_reg_1553),
        .O(ram_reg_i_4__2_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_4__3
       (.I0(ram_reg_3[5]),
        .I1(ram_reg_1),
        .I2(ult_reg_1439),
        .I3(ram_reg_4[5]),
        .O(ram_reg_i_4__3_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_5__1
       (.I0(ram_reg_3[4]),
        .I1(ram_reg_1),
        .I2(ult_reg_1439),
        .I3(ram_reg_4[4]),
        .O(ram_reg_i_5__1_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_6__1
       (.I0(ram_reg_3[3]),
        .I1(ram_reg_1),
        .I2(ult_reg_1439),
        .I3(ram_reg_4[3]),
        .O(ram_reg_i_6__1_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_7__1
       (.I0(ram_reg_3[2]),
        .I1(ram_reg_1),
        .I2(ult_reg_1439),
        .I3(ram_reg_4[2]),
        .O(ram_reg_i_7__1_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_8__1
       (.I0(ram_reg_3[1]),
        .I1(ram_reg_1),
        .I2(ult_reg_1439),
        .I3(ram_reg_4[1]),
        .O(ram_reg_i_8__1_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_9__1
       (.I0(ram_reg_3[0]),
        .I1(ram_reg_1),
        .I2(ult_reg_1439),
        .I3(ram_reg_4[0]),
        .O(ram_reg_i_9__1_n_0));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_cud_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_cud_ram_27
   (D,
    ap_clk,
    k_buf_0_val_3_ce0,
    Q,
    ADDRBWRADDR,
    ram_reg_0,
    ram_reg_1,
    ult_reg_1439,
    ap_reg_pp0_iter3_or_cond_i_i_reg_1584,
    ram_reg_2,
    ap_enable_reg_pp0_iter4,
    ram_reg_3,
    ram_reg_4);
  output [7:0]D;
  input ap_clk;
  input k_buf_0_val_3_ce0;
  input [10:0]Q;
  input [10:0]ADDRBWRADDR;
  input ram_reg_0;
  input ram_reg_1;
  input ult_reg_1439;
  input ap_reg_pp0_iter3_or_cond_i_i_reg_1584;
  input ram_reg_2;
  input ap_enable_reg_pp0_iter4;
  input [7:0]ram_reg_3;
  input [7:0]ram_reg_4;

  wire [10:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [10:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter4;
  wire ap_reg_pp0_iter3_or_cond_i_i_reg_1584;
  wire k_buf_0_val_3_ce0;
  wire k_buf_0_val_4_ce1;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [7:0]ram_reg_3;
  wire [7:0]ram_reg_4;
  wire ram_reg_i_2__4_n_0;
  wire ram_reg_i_3__4_n_0;
  wire ram_reg_i_4__4_n_0;
  wire ram_reg_i_5__2_n_0;
  wire ram_reg_i_6__2_n_0;
  wire ram_reg_i_7__2_n_0;
  wire ram_reg_i_8__2_n_0;
  wire ram_reg_i_9__2_n_0;
  wire ult_reg_1439;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "15360" *) 
  (* RTL_RAM_NAME = "grp_Filter2D_fu_96/k_buf_0_val_4_U/Filter2D_k_buf_0_cud_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg
       (.ADDRARDADDR({Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_i_2__4_n_0,ram_reg_i_3__4_n_0,ram_reg_i_4__4_n_0,ram_reg_i_5__2_n_0,ram_reg_i_6__2_n_0,ram_reg_i_7__2_n_0,ram_reg_i_8__2_n_0,ram_reg_i_9__2_n_0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],D}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(k_buf_0_val_4_ce1),
        .ENBWREN(k_buf_0_val_3_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({k_buf_0_val_4_ce1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h0000E20000000000)) 
    ram_reg_i_1__3
       (.I0(ram_reg_0),
        .I1(ram_reg_1),
        .I2(ult_reg_1439),
        .I3(ap_reg_pp0_iter3_or_cond_i_i_reg_1584),
        .I4(ram_reg_2),
        .I5(ap_enable_reg_pp0_iter4),
        .O(k_buf_0_val_4_ce1));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_2__4
       (.I0(ram_reg_3[7]),
        .I1(ram_reg_1),
        .I2(ult_reg_1439),
        .I3(ram_reg_4[7]),
        .O(ram_reg_i_2__4_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_3__4
       (.I0(ram_reg_3[6]),
        .I1(ram_reg_1),
        .I2(ult_reg_1439),
        .I3(ram_reg_4[6]),
        .O(ram_reg_i_3__4_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_4__4
       (.I0(ram_reg_3[5]),
        .I1(ram_reg_1),
        .I2(ult_reg_1439),
        .I3(ram_reg_4[5]),
        .O(ram_reg_i_4__4_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_5__2
       (.I0(ram_reg_3[4]),
        .I1(ram_reg_1),
        .I2(ult_reg_1439),
        .I3(ram_reg_4[4]),
        .O(ram_reg_i_5__2_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_6__2
       (.I0(ram_reg_3[3]),
        .I1(ram_reg_1),
        .I2(ult_reg_1439),
        .I3(ram_reg_4[3]),
        .O(ram_reg_i_6__2_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_7__2
       (.I0(ram_reg_3[2]),
        .I1(ram_reg_1),
        .I2(ult_reg_1439),
        .I3(ram_reg_4[2]),
        .O(ram_reg_i_7__2_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_8__2
       (.I0(ram_reg_3[1]),
        .I1(ram_reg_1),
        .I2(ult_reg_1439),
        .I3(ram_reg_4[1]),
        .O(ram_reg_i_8__2_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_9__2
       (.I0(ram_reg_3[0]),
        .I1(ram_reg_1),
        .I2(ult_reg_1439),
        .I3(ram_reg_4[0]),
        .O(ram_reg_i_9__2_n_0));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_cud_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_cud_ram_28
   (D,
    E,
    ap_clk,
    k_buf_0_val_3_ce0,
    Q,
    ADDRBWRADDR,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    ult_reg_1439,
    ap_reg_pp0_iter2_or_cond_i_i_reg_1584,
    ap_enable_reg_pp0_iter3,
    \k_buf_0_val_4_load_reg_1643_reg[0] ,
    \k_buf_0_val_4_load_reg_1643_reg[0]_0 );
  output [7:0]D;
  output [0:0]E;
  input ap_clk;
  input k_buf_0_val_3_ce0;
  input [10:0]Q;
  input [10:0]ADDRBWRADDR;
  input [7:0]ram_reg_0;
  input ram_reg_1;
  input ram_reg_2;
  input ult_reg_1439;
  input ap_reg_pp0_iter2_or_cond_i_i_reg_1584;
  input ap_enable_reg_pp0_iter3;
  input \k_buf_0_val_4_load_reg_1643_reg[0] ;
  input \k_buf_0_val_4_load_reg_1643_reg[0]_0 ;

  wire [10:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [0:0]E;
  wire [10:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter3;
  wire ap_reg_pp0_iter2_or_cond_i_i_reg_1584;
  wire k_buf_0_val_3_ce0;
  wire k_buf_0_val_3_ce1;
  wire \k_buf_0_val_4_load_reg_1643_reg[0] ;
  wire \k_buf_0_val_4_load_reg_1643_reg[0]_0 ;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire ult_reg_1439;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT3 #(
    .INIT(8'h02)) 
    \k_buf_0_val_3_load_reg_1630[7]_i_1__0 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(\k_buf_0_val_4_load_reg_1643_reg[0] ),
        .I2(\k_buf_0_val_4_load_reg_1643_reg[0]_0 ),
        .O(E));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "15360" *) 
  (* RTL_RAM_NAME = "grp_Filter2D_fu_96/k_buf_0_val_3_U/Filter2D_k_buf_0_cud_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg
       (.ADDRARDADDR({Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],D}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(k_buf_0_val_3_ce1),
        .ENBWREN(k_buf_0_val_3_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({k_buf_0_val_3_ce1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'hE2000000)) 
    ram_reg_i_1__4
       (.I0(ram_reg_1),
        .I1(ram_reg_2),
        .I2(ult_reg_1439),
        .I3(E),
        .I4(ap_reg_pp0_iter2_or_cond_i_i_reg_1584),
        .O(k_buf_0_val_3_ce1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Loop_1_proc_canny
   (E,
    \ap_CS_fsm_reg[4]_0 ,
    ap_sync_ready,
    ap_ready,
    in_stream_TREADY,
    D,
    Loop_1_proc_U0_ap_idle,
    src_bw_data_stream_0_full_n,
    \ap_CS_fsm_reg[0]_0 ,
    int_ap_ready_reg,
    ap_sync_reg_Block_Mat_exit29635_U0_ap_ready,
    ap_clk,
    SS,
    in_stream_TDATA,
    ap_rst_n,
    packets_cast_loc_cha_empty_n,
    Duplicate_U0_ap_start,
    out,
    in_stream_TVALID);
  output [0:0]E;
  output \ap_CS_fsm_reg[4]_0 ;
  output ap_sync_ready;
  output ap_ready;
  output in_stream_TREADY;
  output [7:0]D;
  output Loop_1_proc_U0_ap_idle;
  input src_bw_data_stream_0_full_n;
  input \ap_CS_fsm_reg[0]_0 ;
  input [0:0]int_ap_ready_reg;
  input ap_sync_reg_Block_Mat_exit29635_U0_ap_ready;
  input ap_clk;
  input [0:0]SS;
  input [31:0]in_stream_TDATA;
  input ap_rst_n;
  input packets_cast_loc_cha_empty_n;
  input Duplicate_U0_ap_start;
  input [19:0]out;
  input in_stream_TVALID;

  wire [7:0]D;
  wire Duplicate_U0_ap_start;
  wire [0:0]E;
  wire Loop_1_proc_U0_ap_idle;
  wire \SRL_SIG[0][0]_i_2_n_0 ;
  wire \SRL_SIG[0][1]_i_2_n_0 ;
  wire \SRL_SIG[0][2]_i_2_n_0 ;
  wire \SRL_SIG[0][3]_i_2_n_0 ;
  wire \SRL_SIG[0][4]_i_2_n_0 ;
  wire \SRL_SIG[0][5]_i_2_n_0 ;
  wire \SRL_SIG[0][6]_i_2_n_0 ;
  wire \SRL_SIG[0][7]_i_3_n_0 ;
  wire \SRL_SIG[0][7]_i_4_n_0 ;
  wire \SRL_SIG[0][7]_i_5_n_0 ;
  wire \SRL_SIG[0][7]_i_6_n_0 ;
  wire \SRL_SIG[0][7]_i_7_n_0 ;
  wire \SRL_SIG[0][7]_i_9_n_0 ;
  wire [0:0]SS;
  wire \ap_CS_fsm[1]_i_2__0_n_0 ;
  wire \ap_CS_fsm[5]_i_11_n_0 ;
  wire \ap_CS_fsm[5]_i_12_n_0 ;
  wire \ap_CS_fsm[5]_i_13_n_0 ;
  wire \ap_CS_fsm[5]_i_14_n_0 ;
  wire \ap_CS_fsm[5]_i_15_n_0 ;
  wire \ap_CS_fsm[5]_i_16_n_0 ;
  wire \ap_CS_fsm[5]_i_17_n_0 ;
  wire \ap_CS_fsm[5]_i_18_n_0 ;
  wire \ap_CS_fsm[5]_i_20_n_0 ;
  wire \ap_CS_fsm[5]_i_21_n_0 ;
  wire \ap_CS_fsm[5]_i_22_n_0 ;
  wire \ap_CS_fsm[5]_i_23_n_0 ;
  wire \ap_CS_fsm[5]_i_24_n_0 ;
  wire \ap_CS_fsm[5]_i_25_n_0 ;
  wire \ap_CS_fsm[5]_i_26_n_0 ;
  wire \ap_CS_fsm[5]_i_27_n_0 ;
  wire \ap_CS_fsm[5]_i_28_n_0 ;
  wire \ap_CS_fsm[5]_i_29_n_0 ;
  wire \ap_CS_fsm[5]_i_2_n_0 ;
  wire \ap_CS_fsm[5]_i_30_n_0 ;
  wire \ap_CS_fsm[5]_i_31_n_0 ;
  wire \ap_CS_fsm[5]_i_32_n_0 ;
  wire \ap_CS_fsm[5]_i_33_n_0 ;
  wire \ap_CS_fsm[5]_i_34_n_0 ;
  wire \ap_CS_fsm[5]_i_35_n_0 ;
  wire \ap_CS_fsm[5]_i_36_n_0 ;
  wire \ap_CS_fsm[5]_i_3_n_0 ;
  wire \ap_CS_fsm[5]_i_6_n_0 ;
  wire \ap_CS_fsm[5]_i_7_n_0 ;
  wire \ap_CS_fsm[5]_i_8_n_0 ;
  wire \ap_CS_fsm[5]_i_9_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp0_stage1;
  wire ap_CS_fsm_pp0_stage2;
  wire ap_CS_fsm_pp0_stage3;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[4]_0 ;
  wire \ap_CS_fsm_reg[5]_i_10_n_0 ;
  wire \ap_CS_fsm_reg[5]_i_10_n_1 ;
  wire \ap_CS_fsm_reg[5]_i_10_n_2 ;
  wire \ap_CS_fsm_reg[5]_i_10_n_3 ;
  wire \ap_CS_fsm_reg[5]_i_4_n_3 ;
  wire \ap_CS_fsm_reg[5]_i_5_n_0 ;
  wire \ap_CS_fsm_reg[5]_i_5_n_1 ;
  wire \ap_CS_fsm_reg[5]_i_5_n_2 ;
  wire \ap_CS_fsm_reg[5]_i_5_n_3 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire [5:0]ap_NS_fsm;
  wire ap_block_pp0_stage1_01001;
  wire ap_block_pp0_stage2_01001;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1_n_0;
  wire ap_enable_reg_pp0_iter1_i_1_n_0;
  wire ap_enable_reg_pp0_iter1_i_2_n_0;
  wire ap_enable_reg_pp0_iter1_reg_n_0;
  wire ap_ready;
  wire ap_reg_pp0_iter1_tmp_i_reg_165;
  wire \ap_reg_pp0_iter1_tmp_i_reg_165[0]_i_1_n_0 ;
  wire ap_rst_n;
  wire ap_sync_ready;
  wire ap_sync_reg_Block_Mat_exit29635_U0_ap_ready;
  wire [31:0]in_stream_TDATA;
  wire in_stream_TREADY;
  wire in_stream_TVALID;
  wire in_stream_data_V_0_load_A;
  wire in_stream_data_V_0_load_B;
  wire [31:0]in_stream_data_V_0_payload_A;
  wire [31:0]in_stream_data_V_0_payload_B;
  wire in_stream_data_V_0_sel;
  wire in_stream_data_V_0_sel_rd_i_1_n_0;
  wire in_stream_data_V_0_sel_wr;
  wire in_stream_data_V_0_sel_wr_i_1_n_0;
  wire [1:1]in_stream_data_V_0_state;
  wire \in_stream_data_V_0_state[0]_i_1_n_0 ;
  wire \in_stream_data_V_0_state[0]_i_2_n_0 ;
  wire \in_stream_data_V_0_state[1]_i_2_n_0 ;
  wire \in_stream_data_V_0_state_reg_n_0_[0] ;
  wire [0:0]int_ap_ready_reg;
  wire \mOutPtr[1]_i_4_n_0 ;
  wire [19:0]out;
  wire p_026_rec_i_reg_99;
  wire p_026_rec_i_reg_990;
  wire \p_026_rec_i_reg_99[18]_i_3_n_0 ;
  wire \p_026_rec_i_reg_99_reg_n_0_[0] ;
  wire \p_026_rec_i_reg_99_reg_n_0_[10] ;
  wire \p_026_rec_i_reg_99_reg_n_0_[11] ;
  wire \p_026_rec_i_reg_99_reg_n_0_[12] ;
  wire \p_026_rec_i_reg_99_reg_n_0_[13] ;
  wire \p_026_rec_i_reg_99_reg_n_0_[14] ;
  wire \p_026_rec_i_reg_99_reg_n_0_[15] ;
  wire \p_026_rec_i_reg_99_reg_n_0_[16] ;
  wire \p_026_rec_i_reg_99_reg_n_0_[17] ;
  wire \p_026_rec_i_reg_99_reg_n_0_[18] ;
  wire \p_026_rec_i_reg_99_reg_n_0_[1] ;
  wire \p_026_rec_i_reg_99_reg_n_0_[2] ;
  wire \p_026_rec_i_reg_99_reg_n_0_[3] ;
  wire \p_026_rec_i_reg_99_reg_n_0_[4] ;
  wire \p_026_rec_i_reg_99_reg_n_0_[5] ;
  wire \p_026_rec_i_reg_99_reg_n_0_[6] ;
  wire \p_026_rec_i_reg_99_reg_n_0_[7] ;
  wire \p_026_rec_i_reg_99_reg_n_0_[8] ;
  wire \p_026_rec_i_reg_99_reg_n_0_[9] ;
  wire [7:0]p_0_in;
  wire p_16_in;
  wire packets_cast_loc_cha_empty_n;
  wire r_reg_1690;
  wire \r_reg_169[0]_i_3_n_0 ;
  wire \r_reg_169[0]_i_4_n_0 ;
  wire \r_reg_169[0]_i_5_n_0 ;
  wire \r_reg_169[0]_i_6_n_0 ;
  wire \r_reg_169[12]_i_2_n_0 ;
  wire \r_reg_169[12]_i_3_n_0 ;
  wire \r_reg_169[12]_i_4_n_0 ;
  wire \r_reg_169[12]_i_5_n_0 ;
  wire \r_reg_169[16]_i_2_n_0 ;
  wire \r_reg_169[16]_i_3_n_0 ;
  wire \r_reg_169[16]_i_4_n_0 ;
  wire \r_reg_169[4]_i_2_n_0 ;
  wire \r_reg_169[4]_i_3_n_0 ;
  wire \r_reg_169[4]_i_4_n_0 ;
  wire \r_reg_169[4]_i_5_n_0 ;
  wire \r_reg_169[8]_i_2_n_0 ;
  wire \r_reg_169[8]_i_3_n_0 ;
  wire \r_reg_169[8]_i_4_n_0 ;
  wire \r_reg_169[8]_i_5_n_0 ;
  wire [18:0]r_reg_169_reg;
  wire \r_reg_169_reg[0]_i_2_n_0 ;
  wire \r_reg_169_reg[0]_i_2_n_1 ;
  wire \r_reg_169_reg[0]_i_2_n_2 ;
  wire \r_reg_169_reg[0]_i_2_n_3 ;
  wire \r_reg_169_reg[0]_i_2_n_4 ;
  wire \r_reg_169_reg[0]_i_2_n_5 ;
  wire \r_reg_169_reg[0]_i_2_n_6 ;
  wire \r_reg_169_reg[0]_i_2_n_7 ;
  wire \r_reg_169_reg[12]_i_1_n_0 ;
  wire \r_reg_169_reg[12]_i_1_n_1 ;
  wire \r_reg_169_reg[12]_i_1_n_2 ;
  wire \r_reg_169_reg[12]_i_1_n_3 ;
  wire \r_reg_169_reg[12]_i_1_n_4 ;
  wire \r_reg_169_reg[12]_i_1_n_5 ;
  wire \r_reg_169_reg[12]_i_1_n_6 ;
  wire \r_reg_169_reg[12]_i_1_n_7 ;
  wire \r_reg_169_reg[16]_i_1_n_2 ;
  wire \r_reg_169_reg[16]_i_1_n_3 ;
  wire \r_reg_169_reg[16]_i_1_n_5 ;
  wire \r_reg_169_reg[16]_i_1_n_6 ;
  wire \r_reg_169_reg[16]_i_1_n_7 ;
  wire \r_reg_169_reg[4]_i_1_n_0 ;
  wire \r_reg_169_reg[4]_i_1_n_1 ;
  wire \r_reg_169_reg[4]_i_1_n_2 ;
  wire \r_reg_169_reg[4]_i_1_n_3 ;
  wire \r_reg_169_reg[4]_i_1_n_4 ;
  wire \r_reg_169_reg[4]_i_1_n_5 ;
  wire \r_reg_169_reg[4]_i_1_n_6 ;
  wire \r_reg_169_reg[4]_i_1_n_7 ;
  wire \r_reg_169_reg[8]_i_1_n_0 ;
  wire \r_reg_169_reg[8]_i_1_n_1 ;
  wire \r_reg_169_reg[8]_i_1_n_2 ;
  wire \r_reg_169_reg[8]_i_1_n_3 ;
  wire \r_reg_169_reg[8]_i_1_n_4 ;
  wire \r_reg_169_reg[8]_i_1_n_5 ;
  wire \r_reg_169_reg[8]_i_1_n_6 ;
  wire \r_reg_169_reg[8]_i_1_n_7 ;
  wire src_bw_data_stream_0_V_din121_out;
  wire src_bw_data_stream_0_full_n;
  wire [7:0]tmp_77_reg_174;
  wire tmp_77_reg_1740;
  wire [7:0]tmp_78_reg_179;
  wire \tmp_78_reg_179[0]_i_1_n_0 ;
  wire \tmp_78_reg_179[1]_i_1_n_0 ;
  wire \tmp_78_reg_179[2]_i_1_n_0 ;
  wire \tmp_78_reg_179[3]_i_1_n_0 ;
  wire \tmp_78_reg_179[4]_i_1_n_0 ;
  wire \tmp_78_reg_179[5]_i_1_n_0 ;
  wire \tmp_78_reg_179[6]_i_1_n_0 ;
  wire \tmp_78_reg_179[7]_i_1_n_0 ;
  wire [7:0]tmp_79_reg_184;
  wire \tmp_79_reg_184[0]_i_1_n_0 ;
  wire \tmp_79_reg_184[1]_i_1_n_0 ;
  wire \tmp_79_reg_184[2]_i_1_n_0 ;
  wire \tmp_79_reg_184[3]_i_1_n_0 ;
  wire \tmp_79_reg_184[4]_i_1_n_0 ;
  wire \tmp_79_reg_184[5]_i_1_n_0 ;
  wire \tmp_79_reg_184[6]_i_1_n_0 ;
  wire \tmp_79_reg_184[7]_i_1_n_0 ;
  wire tmp_i_fu_114_p2;
  wire tmp_i_reg_165;
  wire \tmp_i_reg_165[0]_i_1_n_0 ;
  wire [3:0]\NLW_ap_CS_fsm_reg[5]_i_10_O_UNCONNECTED ;
  wire [3:2]\NLW_ap_CS_fsm_reg[5]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[5]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[5]_i_5_O_UNCONNECTED ;
  wire [3:2]\NLW_r_reg_169_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_r_reg_169_reg[16]_i_1_O_UNCONNECTED ;

  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \SRL_SIG[0][0]_i_1 
       (.I0(\SRL_SIG[0][0]_i_2_n_0 ),
        .I1(\SRL_SIG[0][7]_i_4_n_0 ),
        .I2(in_stream_data_V_0_payload_A[0]),
        .I3(\SRL_SIG[0][7]_i_5_n_0 ),
        .I4(in_stream_data_V_0_payload_B[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \SRL_SIG[0][0]_i_2 
       (.I0(\SRL_SIG[0][7]_i_6_n_0 ),
        .I1(tmp_77_reg_174[0]),
        .I2(\SRL_SIG[0][7]_i_7_n_0 ),
        .I3(tmp_78_reg_179[0]),
        .I4(src_bw_data_stream_0_V_din121_out),
        .I5(tmp_79_reg_184[0]),
        .O(\SRL_SIG[0][0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \SRL_SIG[0][1]_i_1 
       (.I0(\SRL_SIG[0][1]_i_2_n_0 ),
        .I1(\SRL_SIG[0][7]_i_4_n_0 ),
        .I2(in_stream_data_V_0_payload_A[1]),
        .I3(\SRL_SIG[0][7]_i_5_n_0 ),
        .I4(in_stream_data_V_0_payload_B[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \SRL_SIG[0][1]_i_2 
       (.I0(\SRL_SIG[0][7]_i_6_n_0 ),
        .I1(tmp_77_reg_174[1]),
        .I2(\SRL_SIG[0][7]_i_7_n_0 ),
        .I3(tmp_78_reg_179[1]),
        .I4(src_bw_data_stream_0_V_din121_out),
        .I5(tmp_79_reg_184[1]),
        .O(\SRL_SIG[0][1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \SRL_SIG[0][2]_i_1 
       (.I0(\SRL_SIG[0][2]_i_2_n_0 ),
        .I1(\SRL_SIG[0][7]_i_4_n_0 ),
        .I2(in_stream_data_V_0_payload_A[2]),
        .I3(\SRL_SIG[0][7]_i_5_n_0 ),
        .I4(in_stream_data_V_0_payload_B[2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \SRL_SIG[0][2]_i_2 
       (.I0(\SRL_SIG[0][7]_i_6_n_0 ),
        .I1(tmp_77_reg_174[2]),
        .I2(\SRL_SIG[0][7]_i_7_n_0 ),
        .I3(tmp_78_reg_179[2]),
        .I4(src_bw_data_stream_0_V_din121_out),
        .I5(tmp_79_reg_184[2]),
        .O(\SRL_SIG[0][2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \SRL_SIG[0][3]_i_1 
       (.I0(\SRL_SIG[0][3]_i_2_n_0 ),
        .I1(\SRL_SIG[0][7]_i_4_n_0 ),
        .I2(in_stream_data_V_0_payload_A[3]),
        .I3(\SRL_SIG[0][7]_i_5_n_0 ),
        .I4(in_stream_data_V_0_payload_B[3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \SRL_SIG[0][3]_i_2 
       (.I0(\SRL_SIG[0][7]_i_6_n_0 ),
        .I1(tmp_77_reg_174[3]),
        .I2(\SRL_SIG[0][7]_i_7_n_0 ),
        .I3(tmp_78_reg_179[3]),
        .I4(src_bw_data_stream_0_V_din121_out),
        .I5(tmp_79_reg_184[3]),
        .O(\SRL_SIG[0][3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \SRL_SIG[0][4]_i_1 
       (.I0(\SRL_SIG[0][4]_i_2_n_0 ),
        .I1(\SRL_SIG[0][7]_i_4_n_0 ),
        .I2(in_stream_data_V_0_payload_A[4]),
        .I3(\SRL_SIG[0][7]_i_5_n_0 ),
        .I4(in_stream_data_V_0_payload_B[4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \SRL_SIG[0][4]_i_2 
       (.I0(\SRL_SIG[0][7]_i_6_n_0 ),
        .I1(tmp_77_reg_174[4]),
        .I2(\SRL_SIG[0][7]_i_7_n_0 ),
        .I3(tmp_78_reg_179[4]),
        .I4(src_bw_data_stream_0_V_din121_out),
        .I5(tmp_79_reg_184[4]),
        .O(\SRL_SIG[0][4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \SRL_SIG[0][5]_i_1 
       (.I0(\SRL_SIG[0][5]_i_2_n_0 ),
        .I1(\SRL_SIG[0][7]_i_4_n_0 ),
        .I2(in_stream_data_V_0_payload_A[5]),
        .I3(\SRL_SIG[0][7]_i_5_n_0 ),
        .I4(in_stream_data_V_0_payload_B[5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \SRL_SIG[0][5]_i_2 
       (.I0(\SRL_SIG[0][7]_i_6_n_0 ),
        .I1(tmp_77_reg_174[5]),
        .I2(\SRL_SIG[0][7]_i_7_n_0 ),
        .I3(tmp_78_reg_179[5]),
        .I4(src_bw_data_stream_0_V_din121_out),
        .I5(tmp_79_reg_184[5]),
        .O(\SRL_SIG[0][5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \SRL_SIG[0][6]_i_1 
       (.I0(\SRL_SIG[0][6]_i_2_n_0 ),
        .I1(\SRL_SIG[0][7]_i_4_n_0 ),
        .I2(in_stream_data_V_0_payload_A[6]),
        .I3(\SRL_SIG[0][7]_i_5_n_0 ),
        .I4(in_stream_data_V_0_payload_B[6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \SRL_SIG[0][6]_i_2 
       (.I0(\SRL_SIG[0][7]_i_6_n_0 ),
        .I1(tmp_77_reg_174[6]),
        .I2(\SRL_SIG[0][7]_i_7_n_0 ),
        .I3(tmp_78_reg_179[6]),
        .I4(src_bw_data_stream_0_V_din121_out),
        .I5(tmp_79_reg_184[6]),
        .O(\SRL_SIG[0][6]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \SRL_SIG[0][7]_i_1 
       (.I0(\ap_CS_fsm_reg[4]_0 ),
        .O(E));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \SRL_SIG[0][7]_i_2 
       (.I0(\SRL_SIG[0][7]_i_3_n_0 ),
        .I1(\SRL_SIG[0][7]_i_4_n_0 ),
        .I2(in_stream_data_V_0_payload_A[7]),
        .I3(\SRL_SIG[0][7]_i_5_n_0 ),
        .I4(in_stream_data_V_0_payload_B[7]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \SRL_SIG[0][7]_i_3 
       (.I0(\SRL_SIG[0][7]_i_6_n_0 ),
        .I1(tmp_77_reg_174[7]),
        .I2(\SRL_SIG[0][7]_i_7_n_0 ),
        .I3(tmp_78_reg_179[7]),
        .I4(src_bw_data_stream_0_V_din121_out),
        .I5(tmp_79_reg_184[7]),
        .O(\SRL_SIG[0][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000007FFF)) 
    \SRL_SIG[0][7]_i_4 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(src_bw_data_stream_0_full_n),
        .I2(tmp_i_reg_165),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(\mOutPtr[1]_i_4_n_0 ),
        .I5(in_stream_data_V_0_sel),
        .O(\SRL_SIG[0][7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00007FFF00000000)) 
    \SRL_SIG[0][7]_i_5 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(src_bw_data_stream_0_full_n),
        .I2(tmp_i_reg_165),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(\mOutPtr[1]_i_4_n_0 ),
        .I5(in_stream_data_V_0_sel),
        .O(\SRL_SIG[0][7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \SRL_SIG[0][7]_i_6 
       (.I0(src_bw_data_stream_0_V_din121_out),
        .I1(\SRL_SIG[0][7]_i_9_n_0 ),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(tmp_i_reg_165),
        .I4(src_bw_data_stream_0_full_n),
        .I5(ap_CS_fsm_pp0_stage3),
        .O(\SRL_SIG[0][7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0800000088000000)) 
    \SRL_SIG[0][7]_i_7 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(tmp_i_reg_165),
        .I2(ap_reg_pp0_iter1_tmp_i_reg_165),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(src_bw_data_stream_0_full_n),
        .I5(ap_CS_fsm_pp0_stage1),
        .O(\SRL_SIG[0][7]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \SRL_SIG[0][7]_i_8 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(src_bw_data_stream_0_full_n),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_reg_pp0_iter1_tmp_i_reg_165),
        .O(src_bw_data_stream_0_V_din121_out));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \SRL_SIG[0][7]_i_9 
       (.I0(src_bw_data_stream_0_full_n),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(tmp_i_reg_165),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(\SRL_SIG[0][7]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'hFFFFBF00)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(\ap_CS_fsm_reg[0]_0 ),
        .I1(Duplicate_U0_ap_start),
        .I2(packets_cast_loc_cha_empty_n),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(ap_ready),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'h7F77777777777777)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(\p_026_rec_i_reg_99[18]_i_3_n_0 ),
        .I1(\ap_CS_fsm[1]_i_2__0_n_0 ),
        .I2(src_bw_data_stream_0_full_n),
        .I3(tmp_i_reg_165),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h40FF)) 
    \ap_CS_fsm[1]_i_2__0 
       (.I0(src_bw_data_stream_0_full_n),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(tmp_i_reg_165),
        .I3(ap_CS_fsm_pp0_stage3),
        .O(\ap_CS_fsm[1]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h88FF88F888FF88FF)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(ap_block_pp0_stage1_01001),
        .I2(tmp_i_fu_114_p2),
        .I3(\ap_CS_fsm[5]_i_3_n_0 ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .I5(ap_enable_reg_pp0_iter0),
        .O(ap_NS_fsm[2]));
  LUT3 #(
    .INIT(8'h40)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(src_bw_data_stream_0_full_n),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(ap_reg_pp0_iter1_tmp_i_reg_165),
        .O(ap_block_pp0_stage1_01001));
  LUT5 #(
    .INIT(32'hFF454545)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(\ap_CS_fsm[5]_i_2_n_0 ),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_block_pp0_stage2_01001),
        .I4(ap_CS_fsm_pp0_stage2),
        .O(ap_NS_fsm[3]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'h7000)) 
    \ap_CS_fsm[3]_i_2 
       (.I0(\in_stream_data_V_0_state_reg_n_0_[0] ),
        .I1(src_bw_data_stream_0_full_n),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(tmp_i_reg_165),
        .O(ap_block_pp0_stage2_01001));
  LUT6 #(
    .INIT(64'hC0AACCCCCCCCCCCC)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(\in_stream_data_V_0_state_reg_n_0_[0] ),
        .I3(src_bw_data_stream_0_full_n),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(tmp_i_reg_165),
        .O(ap_NS_fsm[4]));
  LUT5 #(
    .INIT(32'h00035500)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(\ap_CS_fsm[5]_i_2_n_0 ),
        .I1(\ap_CS_fsm[5]_i_3_n_0 ),
        .I2(tmp_i_fu_114_p2),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(ap_enable_reg_pp0_iter0),
        .O(ap_NS_fsm[5]));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    \ap_CS_fsm[5]_i_11 
       (.I0(out[14]),
        .I1(\ap_CS_fsm[5]_i_29_n_0 ),
        .I2(r_reg_169_reg[15]),
        .I3(p_16_in),
        .I4(\p_026_rec_i_reg_99_reg_n_0_[15] ),
        .I5(out[15]),
        .O(\ap_CS_fsm[5]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    \ap_CS_fsm[5]_i_12 
       (.I0(out[12]),
        .I1(\ap_CS_fsm[5]_i_30_n_0 ),
        .I2(r_reg_169_reg[13]),
        .I3(p_16_in),
        .I4(\p_026_rec_i_reg_99_reg_n_0_[13] ),
        .I5(out[13]),
        .O(\ap_CS_fsm[5]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    \ap_CS_fsm[5]_i_13 
       (.I0(out[10]),
        .I1(\ap_CS_fsm[5]_i_31_n_0 ),
        .I2(r_reg_169_reg[11]),
        .I3(p_16_in),
        .I4(\p_026_rec_i_reg_99_reg_n_0_[11] ),
        .I5(out[11]),
        .O(\ap_CS_fsm[5]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    \ap_CS_fsm[5]_i_14 
       (.I0(out[8]),
        .I1(\ap_CS_fsm[5]_i_32_n_0 ),
        .I2(r_reg_169_reg[9]),
        .I3(p_16_in),
        .I4(\p_026_rec_i_reg_99_reg_n_0_[9] ),
        .I5(out[9]),
        .O(\ap_CS_fsm[5]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    \ap_CS_fsm[5]_i_15 
       (.I0(\p_026_rec_i_reg_99_reg_n_0_[15] ),
        .I1(p_16_in),
        .I2(r_reg_169_reg[15]),
        .I3(out[15]),
        .I4(\ap_CS_fsm[5]_i_29_n_0 ),
        .I5(out[14]),
        .O(\ap_CS_fsm[5]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    \ap_CS_fsm[5]_i_16 
       (.I0(\p_026_rec_i_reg_99_reg_n_0_[13] ),
        .I1(p_16_in),
        .I2(r_reg_169_reg[13]),
        .I3(out[13]),
        .I4(\ap_CS_fsm[5]_i_30_n_0 ),
        .I5(out[12]),
        .O(\ap_CS_fsm[5]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    \ap_CS_fsm[5]_i_17 
       (.I0(\p_026_rec_i_reg_99_reg_n_0_[11] ),
        .I1(p_16_in),
        .I2(r_reg_169_reg[11]),
        .I3(out[11]),
        .I4(\ap_CS_fsm[5]_i_31_n_0 ),
        .I5(out[10]),
        .O(\ap_CS_fsm[5]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    \ap_CS_fsm[5]_i_18 
       (.I0(\p_026_rec_i_reg_99_reg_n_0_[9] ),
        .I1(p_16_in),
        .I2(r_reg_169_reg[9]),
        .I3(out[9]),
        .I4(\ap_CS_fsm[5]_i_32_n_0 ),
        .I5(out[8]),
        .O(\ap_CS_fsm[5]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \ap_CS_fsm[5]_i_19 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(tmp_i_reg_165),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(p_16_in));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'h08FF)) 
    \ap_CS_fsm[5]_i_2 
       (.I0(ap_reg_pp0_iter1_tmp_i_reg_165),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(src_bw_data_stream_0_full_n),
        .I3(ap_CS_fsm_pp0_stage1),
        .O(\ap_CS_fsm[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \ap_CS_fsm[5]_i_20 
       (.I0(r_reg_169_reg[16]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(tmp_i_reg_165),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(\p_026_rec_i_reg_99_reg_n_0_[16] ),
        .O(\ap_CS_fsm[5]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    \ap_CS_fsm[5]_i_21 
       (.I0(out[6]),
        .I1(\ap_CS_fsm[5]_i_33_n_0 ),
        .I2(r_reg_169_reg[7]),
        .I3(p_16_in),
        .I4(\p_026_rec_i_reg_99_reg_n_0_[7] ),
        .I5(out[7]),
        .O(\ap_CS_fsm[5]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    \ap_CS_fsm[5]_i_22 
       (.I0(out[4]),
        .I1(\ap_CS_fsm[5]_i_34_n_0 ),
        .I2(r_reg_169_reg[5]),
        .I3(p_16_in),
        .I4(\p_026_rec_i_reg_99_reg_n_0_[5] ),
        .I5(out[5]),
        .O(\ap_CS_fsm[5]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    \ap_CS_fsm[5]_i_23 
       (.I0(out[2]),
        .I1(\ap_CS_fsm[5]_i_35_n_0 ),
        .I2(r_reg_169_reg[3]),
        .I3(p_16_in),
        .I4(\p_026_rec_i_reg_99_reg_n_0_[3] ),
        .I5(out[3]),
        .O(\ap_CS_fsm[5]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h8F888FFF08000888)) 
    \ap_CS_fsm[5]_i_24 
       (.I0(\ap_CS_fsm[5]_i_36_n_0 ),
        .I1(out[0]),
        .I2(r_reg_169_reg[1]),
        .I3(p_16_in),
        .I4(\p_026_rec_i_reg_99_reg_n_0_[1] ),
        .I5(out[1]),
        .O(\ap_CS_fsm[5]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    \ap_CS_fsm[5]_i_25 
       (.I0(\p_026_rec_i_reg_99_reg_n_0_[7] ),
        .I1(p_16_in),
        .I2(r_reg_169_reg[7]),
        .I3(out[7]),
        .I4(\ap_CS_fsm[5]_i_33_n_0 ),
        .I5(out[6]),
        .O(\ap_CS_fsm[5]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    \ap_CS_fsm[5]_i_26 
       (.I0(\p_026_rec_i_reg_99_reg_n_0_[5] ),
        .I1(p_16_in),
        .I2(r_reg_169_reg[5]),
        .I3(out[5]),
        .I4(\ap_CS_fsm[5]_i_34_n_0 ),
        .I5(out[4]),
        .O(\ap_CS_fsm[5]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    \ap_CS_fsm[5]_i_27 
       (.I0(\p_026_rec_i_reg_99_reg_n_0_[3] ),
        .I1(p_16_in),
        .I2(r_reg_169_reg[3]),
        .I3(out[3]),
        .I4(\ap_CS_fsm[5]_i_35_n_0 ),
        .I5(out[2]),
        .O(\ap_CS_fsm[5]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h0000E21DE21D0000)) 
    \ap_CS_fsm[5]_i_28 
       (.I0(\p_026_rec_i_reg_99_reg_n_0_[1] ),
        .I1(p_16_in),
        .I2(r_reg_169_reg[1]),
        .I3(out[1]),
        .I4(\ap_CS_fsm[5]_i_36_n_0 ),
        .I5(out[0]),
        .O(\ap_CS_fsm[5]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \ap_CS_fsm[5]_i_29 
       (.I0(r_reg_169_reg[14]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(tmp_i_reg_165),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(\p_026_rec_i_reg_99_reg_n_0_[14] ),
        .O(\ap_CS_fsm[5]_i_29_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'h08FF)) 
    \ap_CS_fsm[5]_i_3 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(tmp_i_reg_165),
        .I2(src_bw_data_stream_0_full_n),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(\ap_CS_fsm[5]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \ap_CS_fsm[5]_i_30 
       (.I0(r_reg_169_reg[12]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(tmp_i_reg_165),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(\p_026_rec_i_reg_99_reg_n_0_[12] ),
        .O(\ap_CS_fsm[5]_i_30_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \ap_CS_fsm[5]_i_31 
       (.I0(r_reg_169_reg[10]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(tmp_i_reg_165),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(\p_026_rec_i_reg_99_reg_n_0_[10] ),
        .O(\ap_CS_fsm[5]_i_31_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \ap_CS_fsm[5]_i_32 
       (.I0(r_reg_169_reg[8]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(tmp_i_reg_165),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(\p_026_rec_i_reg_99_reg_n_0_[8] ),
        .O(\ap_CS_fsm[5]_i_32_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \ap_CS_fsm[5]_i_33 
       (.I0(r_reg_169_reg[6]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(tmp_i_reg_165),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(\p_026_rec_i_reg_99_reg_n_0_[6] ),
        .O(\ap_CS_fsm[5]_i_33_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \ap_CS_fsm[5]_i_34 
       (.I0(r_reg_169_reg[4]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(tmp_i_reg_165),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(\p_026_rec_i_reg_99_reg_n_0_[4] ),
        .O(\ap_CS_fsm[5]_i_34_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \ap_CS_fsm[5]_i_35 
       (.I0(r_reg_169_reg[2]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(tmp_i_reg_165),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(\p_026_rec_i_reg_99_reg_n_0_[2] ),
        .O(\ap_CS_fsm[5]_i_35_n_0 ));
  LUT5 #(
    .INIT(32'h40007FFF)) 
    \ap_CS_fsm[5]_i_36 
       (.I0(r_reg_169_reg[0]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(tmp_i_reg_165),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(\p_026_rec_i_reg_99_reg_n_0_[0] ),
        .O(\ap_CS_fsm[5]_i_36_n_0 ));
  LUT5 #(
    .INIT(32'h00044404)) 
    \ap_CS_fsm[5]_i_6 
       (.I0(out[19]),
        .I1(out[18]),
        .I2(\p_026_rec_i_reg_99_reg_n_0_[18] ),
        .I3(p_16_in),
        .I4(r_reg_169_reg[18]),
        .O(\ap_CS_fsm[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    \ap_CS_fsm[5]_i_7 
       (.I0(out[16]),
        .I1(\ap_CS_fsm[5]_i_20_n_0 ),
        .I2(r_reg_169_reg[17]),
        .I3(p_16_in),
        .I4(\p_026_rec_i_reg_99_reg_n_0_[17] ),
        .I5(out[17]),
        .O(\ap_CS_fsm[5]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h0000B847)) 
    \ap_CS_fsm[5]_i_8 
       (.I0(r_reg_169_reg[18]),
        .I1(p_16_in),
        .I2(\p_026_rec_i_reg_99_reg_n_0_[18] ),
        .I3(out[18]),
        .I4(out[19]),
        .O(\ap_CS_fsm[5]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    \ap_CS_fsm[5]_i_9 
       (.I0(\p_026_rec_i_reg_99_reg_n_0_[17] ),
        .I1(p_16_in),
        .I2(r_reg_169_reg[17]),
        .I3(out[17]),
        .I4(\ap_CS_fsm[5]_i_20_n_0 ),
        .I5(out[16]),
        .O(\ap_CS_fsm[5]_i_9_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage1),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_pp0_stage2),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_pp0_stage3),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_ready),
        .R(SS));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[5]_i_10 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[5]_i_10_n_0 ,\ap_CS_fsm_reg[5]_i_10_n_1 ,\ap_CS_fsm_reg[5]_i_10_n_2 ,\ap_CS_fsm_reg[5]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[5]_i_21_n_0 ,\ap_CS_fsm[5]_i_22_n_0 ,\ap_CS_fsm[5]_i_23_n_0 ,\ap_CS_fsm[5]_i_24_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[5]_i_10_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[5]_i_25_n_0 ,\ap_CS_fsm[5]_i_26_n_0 ,\ap_CS_fsm[5]_i_27_n_0 ,\ap_CS_fsm[5]_i_28_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[5]_i_4 
       (.CI(\ap_CS_fsm_reg[5]_i_5_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[5]_i_4_CO_UNCONNECTED [3:2],tmp_i_fu_114_p2,\ap_CS_fsm_reg[5]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\ap_CS_fsm[5]_i_6_n_0 ,\ap_CS_fsm[5]_i_7_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[5]_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\ap_CS_fsm[5]_i_8_n_0 ,\ap_CS_fsm[5]_i_9_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[5]_i_5 
       (.CI(\ap_CS_fsm_reg[5]_i_10_n_0 ),
        .CO({\ap_CS_fsm_reg[5]_i_5_n_0 ,\ap_CS_fsm_reg[5]_i_5_n_1 ,\ap_CS_fsm_reg[5]_i_5_n_2 ,\ap_CS_fsm_reg[5]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[5]_i_11_n_0 ,\ap_CS_fsm[5]_i_12_n_0 ,\ap_CS_fsm[5]_i_13_n_0 ,\ap_CS_fsm[5]_i_14_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[5]_i_5_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[5]_i_15_n_0 ,\ap_CS_fsm[5]_i_16_n_0 ,\ap_CS_fsm[5]_i_17_n_0 ,\ap_CS_fsm[5]_i_18_n_0 }));
  LUT5 #(
    .INIT(32'h8A8A8A00)) 
    ap_enable_reg_pp0_iter0_i_1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\p_026_rec_i_reg_99[18]_i_3_n_0 ),
        .I3(tmp_i_fu_114_p2),
        .I4(\ap_CS_fsm[5]_i_3_n_0 ),
        .O(ap_enable_reg_pp0_iter0_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h80808080AA000000)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(tmp_i_fu_114_p2),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(\p_026_rec_i_reg_99[18]_i_3_n_0 ),
        .I5(ap_enable_reg_pp0_iter1_i_2_n_0),
        .O(ap_enable_reg_pp0_iter1_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'hAA2AFFFF)) 
    ap_enable_reg_pp0_iter1_i_2
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(tmp_i_reg_165),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(src_bw_data_stream_0_full_n),
        .I4(\ap_CS_fsm[5]_i_2_n_0 ),
        .O(ap_enable_reg_pp0_iter1_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter1_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'hF5F580A0)) 
    \ap_reg_pp0_iter1_tmp_i_reg_165[0]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(src_bw_data_stream_0_full_n),
        .I2(tmp_i_reg_165),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(ap_reg_pp0_iter1_tmp_i_reg_165),
        .O(\ap_reg_pp0_iter1_tmp_i_reg_165[0]_i_1_n_0 ));
  FDRE \ap_reg_pp0_iter1_tmp_i_reg_165_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_reg_pp0_iter1_tmp_i_reg_165[0]_i_1_n_0 ),
        .Q(ap_reg_pp0_iter1_tmp_i_reg_165),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h0D)) 
    \in_stream_data_V_0_payload_A[31]_i_1 
       (.I0(\in_stream_data_V_0_state_reg_n_0_[0] ),
        .I1(in_stream_TREADY),
        .I2(in_stream_data_V_0_sel_wr),
        .O(in_stream_data_V_0_load_A));
  FDRE \in_stream_data_V_0_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[0]),
        .Q(in_stream_data_V_0_payload_A[0]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[10]),
        .Q(in_stream_data_V_0_payload_A[10]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[11]),
        .Q(in_stream_data_V_0_payload_A[11]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[12]),
        .Q(in_stream_data_V_0_payload_A[12]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[13]),
        .Q(in_stream_data_V_0_payload_A[13]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[14]),
        .Q(in_stream_data_V_0_payload_A[14]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[15]),
        .Q(in_stream_data_V_0_payload_A[15]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[16]),
        .Q(in_stream_data_V_0_payload_A[16]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[17]),
        .Q(in_stream_data_V_0_payload_A[17]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[18]),
        .Q(in_stream_data_V_0_payload_A[18]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[19]),
        .Q(in_stream_data_V_0_payload_A[19]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[1]),
        .Q(in_stream_data_V_0_payload_A[1]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[20]),
        .Q(in_stream_data_V_0_payload_A[20]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[21]),
        .Q(in_stream_data_V_0_payload_A[21]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[22]),
        .Q(in_stream_data_V_0_payload_A[22]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[23]),
        .Q(in_stream_data_V_0_payload_A[23]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_A_reg[24] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[24]),
        .Q(in_stream_data_V_0_payload_A[24]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_A_reg[25] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[25]),
        .Q(in_stream_data_V_0_payload_A[25]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_A_reg[26] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[26]),
        .Q(in_stream_data_V_0_payload_A[26]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_A_reg[27] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[27]),
        .Q(in_stream_data_V_0_payload_A[27]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_A_reg[28] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[28]),
        .Q(in_stream_data_V_0_payload_A[28]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_A_reg[29] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[29]),
        .Q(in_stream_data_V_0_payload_A[29]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[2]),
        .Q(in_stream_data_V_0_payload_A[2]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_A_reg[30] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[30]),
        .Q(in_stream_data_V_0_payload_A[30]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_A_reg[31] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[31]),
        .Q(in_stream_data_V_0_payload_A[31]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[3]),
        .Q(in_stream_data_V_0_payload_A[3]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[4]),
        .Q(in_stream_data_V_0_payload_A[4]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[5]),
        .Q(in_stream_data_V_0_payload_A[5]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[6]),
        .Q(in_stream_data_V_0_payload_A[6]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[7]),
        .Q(in_stream_data_V_0_payload_A[7]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[8]),
        .Q(in_stream_data_V_0_payload_A[8]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[9]),
        .Q(in_stream_data_V_0_payload_A[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hD0)) 
    \in_stream_data_V_0_payload_B[31]_i_1 
       (.I0(\in_stream_data_V_0_state_reg_n_0_[0] ),
        .I1(in_stream_TREADY),
        .I2(in_stream_data_V_0_sel_wr),
        .O(in_stream_data_V_0_load_B));
  FDRE \in_stream_data_V_0_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[0]),
        .Q(in_stream_data_V_0_payload_B[0]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[10]),
        .Q(in_stream_data_V_0_payload_B[10]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[11]),
        .Q(in_stream_data_V_0_payload_B[11]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[12]),
        .Q(in_stream_data_V_0_payload_B[12]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[13]),
        .Q(in_stream_data_V_0_payload_B[13]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[14]),
        .Q(in_stream_data_V_0_payload_B[14]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[15]),
        .Q(in_stream_data_V_0_payload_B[15]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[16]),
        .Q(in_stream_data_V_0_payload_B[16]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[17]),
        .Q(in_stream_data_V_0_payload_B[17]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[18]),
        .Q(in_stream_data_V_0_payload_B[18]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[19]),
        .Q(in_stream_data_V_0_payload_B[19]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[1]),
        .Q(in_stream_data_V_0_payload_B[1]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[20]),
        .Q(in_stream_data_V_0_payload_B[20]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[21]),
        .Q(in_stream_data_V_0_payload_B[21]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[22]),
        .Q(in_stream_data_V_0_payload_B[22]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[23]),
        .Q(in_stream_data_V_0_payload_B[23]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_B_reg[24] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[24]),
        .Q(in_stream_data_V_0_payload_B[24]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_B_reg[25] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[25]),
        .Q(in_stream_data_V_0_payload_B[25]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_B_reg[26] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[26]),
        .Q(in_stream_data_V_0_payload_B[26]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_B_reg[27] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[27]),
        .Q(in_stream_data_V_0_payload_B[27]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_B_reg[28] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[28]),
        .Q(in_stream_data_V_0_payload_B[28]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_B_reg[29] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[29]),
        .Q(in_stream_data_V_0_payload_B[29]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[2]),
        .Q(in_stream_data_V_0_payload_B[2]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_B_reg[30] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[30]),
        .Q(in_stream_data_V_0_payload_B[30]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_B_reg[31] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[31]),
        .Q(in_stream_data_V_0_payload_B[31]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[3]),
        .Q(in_stream_data_V_0_payload_B[3]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[4]),
        .Q(in_stream_data_V_0_payload_B[4]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[5]),
        .Q(in_stream_data_V_0_payload_B[5]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[6]),
        .Q(in_stream_data_V_0_payload_B[6]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[7]),
        .Q(in_stream_data_V_0_payload_B[7]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[8]),
        .Q(in_stream_data_V_0_payload_B[8]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[9]),
        .Q(in_stream_data_V_0_payload_B[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    in_stream_data_V_0_sel_rd_i_1
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(\in_stream_data_V_0_state_reg_n_0_[0] ),
        .I2(src_bw_data_stream_0_full_n),
        .I3(tmp_i_reg_165),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(in_stream_data_V_0_sel),
        .O(in_stream_data_V_0_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    in_stream_data_V_0_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(in_stream_data_V_0_sel_rd_i_1_n_0),
        .Q(in_stream_data_V_0_sel),
        .R(SS));
  LUT3 #(
    .INIT(8'h78)) 
    in_stream_data_V_0_sel_wr_i_1
       (.I0(in_stream_TVALID),
        .I1(in_stream_TREADY),
        .I2(in_stream_data_V_0_sel_wr),
        .O(in_stream_data_V_0_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    in_stream_data_V_0_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(in_stream_data_V_0_sel_wr_i_1_n_0),
        .Q(in_stream_data_V_0_sel_wr),
        .R(SS));
  LUT5 #(
    .INIT(32'hA2A2AA22)) 
    \in_stream_data_V_0_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(\in_stream_data_V_0_state[0]_i_2_n_0 ),
        .I2(in_stream_TVALID),
        .I3(\in_stream_data_V_0_state_reg_n_0_[0] ),
        .I4(in_stream_TREADY),
        .O(\in_stream_data_V_0_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'h8000FFFF)) 
    \in_stream_data_V_0_state[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(tmp_i_reg_165),
        .I2(src_bw_data_stream_0_full_n),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(\in_stream_data_V_0_state_reg_n_0_[0] ),
        .O(\in_stream_data_V_0_state[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h40FF40FFFFFF40FF)) 
    \in_stream_data_V_0_state[1]_i_1 
       (.I0(\in_stream_data_V_0_state[1]_i_2_n_0 ),
        .I1(src_bw_data_stream_0_full_n),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(\in_stream_data_V_0_state_reg_n_0_[0] ),
        .I4(in_stream_TREADY),
        .I5(in_stream_TVALID),
        .O(in_stream_data_V_0_state));
  LUT2 #(
    .INIT(4'h7)) 
    \in_stream_data_V_0_state[1]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(tmp_i_reg_165),
        .O(\in_stream_data_V_0_state[1]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \in_stream_data_V_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\in_stream_data_V_0_state[0]_i_1_n_0 ),
        .Q(\in_stream_data_V_0_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \in_stream_data_V_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in_stream_data_V_0_state),
        .Q(in_stream_TREADY),
        .R(SS));
  LUT4 #(
    .INIT(16'hAA2A)) 
    int_ap_idle_i_4
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(packets_cast_loc_cha_empty_n),
        .I2(Duplicate_U0_ap_start),
        .I3(\ap_CS_fsm_reg[0]_0 ),
        .O(Loop_1_proc_U0_ap_idle));
  LUT4 #(
    .INIT(16'hEEE0)) 
    int_ap_ready_i_1
       (.I0(ap_ready),
        .I1(\ap_CS_fsm_reg[0]_0 ),
        .I2(int_ap_ready_reg),
        .I3(ap_sync_reg_Block_Mat_exit29635_U0_ap_ready),
        .O(ap_sync_ready));
  LUT6 #(
    .INIT(64'h50515151FFFFFFFF)) 
    \mOutPtr[1]_i_2 
       (.I0(\mOutPtr[1]_i_4_n_0 ),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(\in_stream_data_V_0_state[1]_i_2_n_0 ),
        .I3(\in_stream_data_V_0_state_reg_n_0_[0] ),
        .I4(ap_CS_fsm_pp0_stage2),
        .I5(src_bw_data_stream_0_full_n),
        .O(\ap_CS_fsm_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hF888000000000000)) 
    \mOutPtr[1]_i_4 
       (.I0(ap_reg_pp0_iter1_tmp_i_reg_165),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(tmp_i_reg_165),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .I5(src_bw_data_stream_0_full_n),
        .O(\mOutPtr[1]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00007FFF)) 
    \p_026_rec_i_reg_99[18]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(tmp_i_reg_165),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(src_bw_data_stream_0_full_n),
        .I4(\p_026_rec_i_reg_99[18]_i_3_n_0 ),
        .O(p_026_rec_i_reg_99));
  LUT4 #(
    .INIT(16'h8000)) 
    \p_026_rec_i_reg_99[18]_i_2 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(tmp_i_reg_165),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(src_bw_data_stream_0_full_n),
        .O(p_026_rec_i_reg_990));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'hFF7F)) 
    \p_026_rec_i_reg_99[18]_i_3 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(packets_cast_loc_cha_empty_n),
        .I2(Duplicate_U0_ap_start),
        .I3(\ap_CS_fsm_reg[0]_0 ),
        .O(\p_026_rec_i_reg_99[18]_i_3_n_0 ));
  FDRE \p_026_rec_i_reg_99_reg[0] 
       (.C(ap_clk),
        .CE(p_026_rec_i_reg_990),
        .D(r_reg_169_reg[0]),
        .Q(\p_026_rec_i_reg_99_reg_n_0_[0] ),
        .R(p_026_rec_i_reg_99));
  FDRE \p_026_rec_i_reg_99_reg[10] 
       (.C(ap_clk),
        .CE(p_026_rec_i_reg_990),
        .D(r_reg_169_reg[10]),
        .Q(\p_026_rec_i_reg_99_reg_n_0_[10] ),
        .R(p_026_rec_i_reg_99));
  FDRE \p_026_rec_i_reg_99_reg[11] 
       (.C(ap_clk),
        .CE(p_026_rec_i_reg_990),
        .D(r_reg_169_reg[11]),
        .Q(\p_026_rec_i_reg_99_reg_n_0_[11] ),
        .R(p_026_rec_i_reg_99));
  FDRE \p_026_rec_i_reg_99_reg[12] 
       (.C(ap_clk),
        .CE(p_026_rec_i_reg_990),
        .D(r_reg_169_reg[12]),
        .Q(\p_026_rec_i_reg_99_reg_n_0_[12] ),
        .R(p_026_rec_i_reg_99));
  FDRE \p_026_rec_i_reg_99_reg[13] 
       (.C(ap_clk),
        .CE(p_026_rec_i_reg_990),
        .D(r_reg_169_reg[13]),
        .Q(\p_026_rec_i_reg_99_reg_n_0_[13] ),
        .R(p_026_rec_i_reg_99));
  FDRE \p_026_rec_i_reg_99_reg[14] 
       (.C(ap_clk),
        .CE(p_026_rec_i_reg_990),
        .D(r_reg_169_reg[14]),
        .Q(\p_026_rec_i_reg_99_reg_n_0_[14] ),
        .R(p_026_rec_i_reg_99));
  FDRE \p_026_rec_i_reg_99_reg[15] 
       (.C(ap_clk),
        .CE(p_026_rec_i_reg_990),
        .D(r_reg_169_reg[15]),
        .Q(\p_026_rec_i_reg_99_reg_n_0_[15] ),
        .R(p_026_rec_i_reg_99));
  FDRE \p_026_rec_i_reg_99_reg[16] 
       (.C(ap_clk),
        .CE(p_026_rec_i_reg_990),
        .D(r_reg_169_reg[16]),
        .Q(\p_026_rec_i_reg_99_reg_n_0_[16] ),
        .R(p_026_rec_i_reg_99));
  FDRE \p_026_rec_i_reg_99_reg[17] 
       (.C(ap_clk),
        .CE(p_026_rec_i_reg_990),
        .D(r_reg_169_reg[17]),
        .Q(\p_026_rec_i_reg_99_reg_n_0_[17] ),
        .R(p_026_rec_i_reg_99));
  FDRE \p_026_rec_i_reg_99_reg[18] 
       (.C(ap_clk),
        .CE(p_026_rec_i_reg_990),
        .D(r_reg_169_reg[18]),
        .Q(\p_026_rec_i_reg_99_reg_n_0_[18] ),
        .R(p_026_rec_i_reg_99));
  FDRE \p_026_rec_i_reg_99_reg[1] 
       (.C(ap_clk),
        .CE(p_026_rec_i_reg_990),
        .D(r_reg_169_reg[1]),
        .Q(\p_026_rec_i_reg_99_reg_n_0_[1] ),
        .R(p_026_rec_i_reg_99));
  FDRE \p_026_rec_i_reg_99_reg[2] 
       (.C(ap_clk),
        .CE(p_026_rec_i_reg_990),
        .D(r_reg_169_reg[2]),
        .Q(\p_026_rec_i_reg_99_reg_n_0_[2] ),
        .R(p_026_rec_i_reg_99));
  FDRE \p_026_rec_i_reg_99_reg[3] 
       (.C(ap_clk),
        .CE(p_026_rec_i_reg_990),
        .D(r_reg_169_reg[3]),
        .Q(\p_026_rec_i_reg_99_reg_n_0_[3] ),
        .R(p_026_rec_i_reg_99));
  FDRE \p_026_rec_i_reg_99_reg[4] 
       (.C(ap_clk),
        .CE(p_026_rec_i_reg_990),
        .D(r_reg_169_reg[4]),
        .Q(\p_026_rec_i_reg_99_reg_n_0_[4] ),
        .R(p_026_rec_i_reg_99));
  FDRE \p_026_rec_i_reg_99_reg[5] 
       (.C(ap_clk),
        .CE(p_026_rec_i_reg_990),
        .D(r_reg_169_reg[5]),
        .Q(\p_026_rec_i_reg_99_reg_n_0_[5] ),
        .R(p_026_rec_i_reg_99));
  FDRE \p_026_rec_i_reg_99_reg[6] 
       (.C(ap_clk),
        .CE(p_026_rec_i_reg_990),
        .D(r_reg_169_reg[6]),
        .Q(\p_026_rec_i_reg_99_reg_n_0_[6] ),
        .R(p_026_rec_i_reg_99));
  FDRE \p_026_rec_i_reg_99_reg[7] 
       (.C(ap_clk),
        .CE(p_026_rec_i_reg_990),
        .D(r_reg_169_reg[7]),
        .Q(\p_026_rec_i_reg_99_reg_n_0_[7] ),
        .R(p_026_rec_i_reg_99));
  FDRE \p_026_rec_i_reg_99_reg[8] 
       (.C(ap_clk),
        .CE(p_026_rec_i_reg_990),
        .D(r_reg_169_reg[8]),
        .Q(\p_026_rec_i_reg_99_reg_n_0_[8] ),
        .R(p_026_rec_i_reg_99));
  FDRE \p_026_rec_i_reg_99_reg[9] 
       (.C(ap_clk),
        .CE(p_026_rec_i_reg_990),
        .D(r_reg_169_reg[9]),
        .Q(\p_026_rec_i_reg_99_reg_n_0_[9] ),
        .R(p_026_rec_i_reg_99));
  LUT5 #(
    .INIT(32'h80888888)) 
    \r_reg_169[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(src_bw_data_stream_0_full_n),
        .I3(tmp_i_reg_165),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(r_reg_1690));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \r_reg_169[0]_i_3 
       (.I0(r_reg_169_reg[3]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(tmp_i_reg_165),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(\p_026_rec_i_reg_99_reg_n_0_[3] ),
        .O(\r_reg_169[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \r_reg_169[0]_i_4 
       (.I0(r_reg_169_reg[2]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(tmp_i_reg_165),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(\p_026_rec_i_reg_99_reg_n_0_[2] ),
        .O(\r_reg_169[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \r_reg_169[0]_i_5 
       (.I0(r_reg_169_reg[1]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(tmp_i_reg_165),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(\p_026_rec_i_reg_99_reg_n_0_[1] ),
        .O(\r_reg_169[0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h40007FFF)) 
    \r_reg_169[0]_i_6 
       (.I0(r_reg_169_reg[0]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(tmp_i_reg_165),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(\p_026_rec_i_reg_99_reg_n_0_[0] ),
        .O(\r_reg_169[0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \r_reg_169[12]_i_2 
       (.I0(r_reg_169_reg[15]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(tmp_i_reg_165),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(\p_026_rec_i_reg_99_reg_n_0_[15] ),
        .O(\r_reg_169[12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \r_reg_169[12]_i_3 
       (.I0(r_reg_169_reg[14]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(tmp_i_reg_165),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(\p_026_rec_i_reg_99_reg_n_0_[14] ),
        .O(\r_reg_169[12]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \r_reg_169[12]_i_4 
       (.I0(r_reg_169_reg[13]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(tmp_i_reg_165),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(\p_026_rec_i_reg_99_reg_n_0_[13] ),
        .O(\r_reg_169[12]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \r_reg_169[12]_i_5 
       (.I0(r_reg_169_reg[12]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(tmp_i_reg_165),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(\p_026_rec_i_reg_99_reg_n_0_[12] ),
        .O(\r_reg_169[12]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \r_reg_169[16]_i_2 
       (.I0(r_reg_169_reg[18]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(tmp_i_reg_165),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(\p_026_rec_i_reg_99_reg_n_0_[18] ),
        .O(\r_reg_169[16]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \r_reg_169[16]_i_3 
       (.I0(r_reg_169_reg[17]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(tmp_i_reg_165),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(\p_026_rec_i_reg_99_reg_n_0_[17] ),
        .O(\r_reg_169[16]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \r_reg_169[16]_i_4 
       (.I0(r_reg_169_reg[16]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(tmp_i_reg_165),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(\p_026_rec_i_reg_99_reg_n_0_[16] ),
        .O(\r_reg_169[16]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \r_reg_169[4]_i_2 
       (.I0(r_reg_169_reg[7]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(tmp_i_reg_165),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(\p_026_rec_i_reg_99_reg_n_0_[7] ),
        .O(\r_reg_169[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \r_reg_169[4]_i_3 
       (.I0(r_reg_169_reg[6]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(tmp_i_reg_165),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(\p_026_rec_i_reg_99_reg_n_0_[6] ),
        .O(\r_reg_169[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \r_reg_169[4]_i_4 
       (.I0(r_reg_169_reg[5]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(tmp_i_reg_165),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(\p_026_rec_i_reg_99_reg_n_0_[5] ),
        .O(\r_reg_169[4]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \r_reg_169[4]_i_5 
       (.I0(r_reg_169_reg[4]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(tmp_i_reg_165),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(\p_026_rec_i_reg_99_reg_n_0_[4] ),
        .O(\r_reg_169[4]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \r_reg_169[8]_i_2 
       (.I0(r_reg_169_reg[11]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(tmp_i_reg_165),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(\p_026_rec_i_reg_99_reg_n_0_[11] ),
        .O(\r_reg_169[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \r_reg_169[8]_i_3 
       (.I0(r_reg_169_reg[10]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(tmp_i_reg_165),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(\p_026_rec_i_reg_99_reg_n_0_[10] ),
        .O(\r_reg_169[8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \r_reg_169[8]_i_4 
       (.I0(r_reg_169_reg[9]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(tmp_i_reg_165),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(\p_026_rec_i_reg_99_reg_n_0_[9] ),
        .O(\r_reg_169[8]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \r_reg_169[8]_i_5 
       (.I0(r_reg_169_reg[8]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(tmp_i_reg_165),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(\p_026_rec_i_reg_99_reg_n_0_[8] ),
        .O(\r_reg_169[8]_i_5_n_0 ));
  FDRE \r_reg_169_reg[0] 
       (.C(ap_clk),
        .CE(r_reg_1690),
        .D(\r_reg_169_reg[0]_i_2_n_7 ),
        .Q(r_reg_169_reg[0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \r_reg_169_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\r_reg_169_reg[0]_i_2_n_0 ,\r_reg_169_reg[0]_i_2_n_1 ,\r_reg_169_reg[0]_i_2_n_2 ,\r_reg_169_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\r_reg_169_reg[0]_i_2_n_4 ,\r_reg_169_reg[0]_i_2_n_5 ,\r_reg_169_reg[0]_i_2_n_6 ,\r_reg_169_reg[0]_i_2_n_7 }),
        .S({\r_reg_169[0]_i_3_n_0 ,\r_reg_169[0]_i_4_n_0 ,\r_reg_169[0]_i_5_n_0 ,\r_reg_169[0]_i_6_n_0 }));
  FDRE \r_reg_169_reg[10] 
       (.C(ap_clk),
        .CE(r_reg_1690),
        .D(\r_reg_169_reg[8]_i_1_n_5 ),
        .Q(r_reg_169_reg[10]),
        .R(1'b0));
  FDRE \r_reg_169_reg[11] 
       (.C(ap_clk),
        .CE(r_reg_1690),
        .D(\r_reg_169_reg[8]_i_1_n_4 ),
        .Q(r_reg_169_reg[11]),
        .R(1'b0));
  FDRE \r_reg_169_reg[12] 
       (.C(ap_clk),
        .CE(r_reg_1690),
        .D(\r_reg_169_reg[12]_i_1_n_7 ),
        .Q(r_reg_169_reg[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \r_reg_169_reg[12]_i_1 
       (.CI(\r_reg_169_reg[8]_i_1_n_0 ),
        .CO({\r_reg_169_reg[12]_i_1_n_0 ,\r_reg_169_reg[12]_i_1_n_1 ,\r_reg_169_reg[12]_i_1_n_2 ,\r_reg_169_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\r_reg_169_reg[12]_i_1_n_4 ,\r_reg_169_reg[12]_i_1_n_5 ,\r_reg_169_reg[12]_i_1_n_6 ,\r_reg_169_reg[12]_i_1_n_7 }),
        .S({\r_reg_169[12]_i_2_n_0 ,\r_reg_169[12]_i_3_n_0 ,\r_reg_169[12]_i_4_n_0 ,\r_reg_169[12]_i_5_n_0 }));
  FDRE \r_reg_169_reg[13] 
       (.C(ap_clk),
        .CE(r_reg_1690),
        .D(\r_reg_169_reg[12]_i_1_n_6 ),
        .Q(r_reg_169_reg[13]),
        .R(1'b0));
  FDRE \r_reg_169_reg[14] 
       (.C(ap_clk),
        .CE(r_reg_1690),
        .D(\r_reg_169_reg[12]_i_1_n_5 ),
        .Q(r_reg_169_reg[14]),
        .R(1'b0));
  FDRE \r_reg_169_reg[15] 
       (.C(ap_clk),
        .CE(r_reg_1690),
        .D(\r_reg_169_reg[12]_i_1_n_4 ),
        .Q(r_reg_169_reg[15]),
        .R(1'b0));
  FDRE \r_reg_169_reg[16] 
       (.C(ap_clk),
        .CE(r_reg_1690),
        .D(\r_reg_169_reg[16]_i_1_n_7 ),
        .Q(r_reg_169_reg[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \r_reg_169_reg[16]_i_1 
       (.CI(\r_reg_169_reg[12]_i_1_n_0 ),
        .CO({\NLW_r_reg_169_reg[16]_i_1_CO_UNCONNECTED [3:2],\r_reg_169_reg[16]_i_1_n_2 ,\r_reg_169_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_r_reg_169_reg[16]_i_1_O_UNCONNECTED [3],\r_reg_169_reg[16]_i_1_n_5 ,\r_reg_169_reg[16]_i_1_n_6 ,\r_reg_169_reg[16]_i_1_n_7 }),
        .S({1'b0,\r_reg_169[16]_i_2_n_0 ,\r_reg_169[16]_i_3_n_0 ,\r_reg_169[16]_i_4_n_0 }));
  FDRE \r_reg_169_reg[17] 
       (.C(ap_clk),
        .CE(r_reg_1690),
        .D(\r_reg_169_reg[16]_i_1_n_6 ),
        .Q(r_reg_169_reg[17]),
        .R(1'b0));
  FDRE \r_reg_169_reg[18] 
       (.C(ap_clk),
        .CE(r_reg_1690),
        .D(\r_reg_169_reg[16]_i_1_n_5 ),
        .Q(r_reg_169_reg[18]),
        .R(1'b0));
  FDRE \r_reg_169_reg[1] 
       (.C(ap_clk),
        .CE(r_reg_1690),
        .D(\r_reg_169_reg[0]_i_2_n_6 ),
        .Q(r_reg_169_reg[1]),
        .R(1'b0));
  FDRE \r_reg_169_reg[2] 
       (.C(ap_clk),
        .CE(r_reg_1690),
        .D(\r_reg_169_reg[0]_i_2_n_5 ),
        .Q(r_reg_169_reg[2]),
        .R(1'b0));
  FDRE \r_reg_169_reg[3] 
       (.C(ap_clk),
        .CE(r_reg_1690),
        .D(\r_reg_169_reg[0]_i_2_n_4 ),
        .Q(r_reg_169_reg[3]),
        .R(1'b0));
  FDRE \r_reg_169_reg[4] 
       (.C(ap_clk),
        .CE(r_reg_1690),
        .D(\r_reg_169_reg[4]_i_1_n_7 ),
        .Q(r_reg_169_reg[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \r_reg_169_reg[4]_i_1 
       (.CI(\r_reg_169_reg[0]_i_2_n_0 ),
        .CO({\r_reg_169_reg[4]_i_1_n_0 ,\r_reg_169_reg[4]_i_1_n_1 ,\r_reg_169_reg[4]_i_1_n_2 ,\r_reg_169_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\r_reg_169_reg[4]_i_1_n_4 ,\r_reg_169_reg[4]_i_1_n_5 ,\r_reg_169_reg[4]_i_1_n_6 ,\r_reg_169_reg[4]_i_1_n_7 }),
        .S({\r_reg_169[4]_i_2_n_0 ,\r_reg_169[4]_i_3_n_0 ,\r_reg_169[4]_i_4_n_0 ,\r_reg_169[4]_i_5_n_0 }));
  FDRE \r_reg_169_reg[5] 
       (.C(ap_clk),
        .CE(r_reg_1690),
        .D(\r_reg_169_reg[4]_i_1_n_6 ),
        .Q(r_reg_169_reg[5]),
        .R(1'b0));
  FDRE \r_reg_169_reg[6] 
       (.C(ap_clk),
        .CE(r_reg_1690),
        .D(\r_reg_169_reg[4]_i_1_n_5 ),
        .Q(r_reg_169_reg[6]),
        .R(1'b0));
  FDRE \r_reg_169_reg[7] 
       (.C(ap_clk),
        .CE(r_reg_1690),
        .D(\r_reg_169_reg[4]_i_1_n_4 ),
        .Q(r_reg_169_reg[7]),
        .R(1'b0));
  FDRE \r_reg_169_reg[8] 
       (.C(ap_clk),
        .CE(r_reg_1690),
        .D(\r_reg_169_reg[8]_i_1_n_7 ),
        .Q(r_reg_169_reg[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \r_reg_169_reg[8]_i_1 
       (.CI(\r_reg_169_reg[4]_i_1_n_0 ),
        .CO({\r_reg_169_reg[8]_i_1_n_0 ,\r_reg_169_reg[8]_i_1_n_1 ,\r_reg_169_reg[8]_i_1_n_2 ,\r_reg_169_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\r_reg_169_reg[8]_i_1_n_4 ,\r_reg_169_reg[8]_i_1_n_5 ,\r_reg_169_reg[8]_i_1_n_6 ,\r_reg_169_reg[8]_i_1_n_7 }),
        .S({\r_reg_169[8]_i_2_n_0 ,\r_reg_169[8]_i_3_n_0 ,\r_reg_169[8]_i_4_n_0 ,\r_reg_169[8]_i_5_n_0 }));
  FDRE \r_reg_169_reg[9] 
       (.C(ap_clk),
        .CE(r_reg_1690),
        .D(\r_reg_169_reg[8]_i_1_n_6 ),
        .Q(r_reg_169_reg[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_77_reg_174[0]_i_1 
       (.I0(in_stream_data_V_0_payload_B[8]),
        .I1(in_stream_data_V_0_sel),
        .I2(in_stream_data_V_0_payload_A[8]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_77_reg_174[1]_i_1 
       (.I0(in_stream_data_V_0_payload_B[9]),
        .I1(in_stream_data_V_0_sel),
        .I2(in_stream_data_V_0_payload_A[9]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_77_reg_174[2]_i_1 
       (.I0(in_stream_data_V_0_payload_B[10]),
        .I1(in_stream_data_V_0_sel),
        .I2(in_stream_data_V_0_payload_A[10]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_77_reg_174[3]_i_1 
       (.I0(in_stream_data_V_0_payload_B[11]),
        .I1(in_stream_data_V_0_sel),
        .I2(in_stream_data_V_0_payload_A[11]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_77_reg_174[4]_i_1 
       (.I0(in_stream_data_V_0_payload_B[12]),
        .I1(in_stream_data_V_0_sel),
        .I2(in_stream_data_V_0_payload_A[12]),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_77_reg_174[5]_i_1 
       (.I0(in_stream_data_V_0_payload_B[13]),
        .I1(in_stream_data_V_0_sel),
        .I2(in_stream_data_V_0_payload_A[13]),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_77_reg_174[6]_i_1 
       (.I0(in_stream_data_V_0_payload_B[14]),
        .I1(in_stream_data_V_0_sel),
        .I2(in_stream_data_V_0_payload_A[14]),
        .O(p_0_in[6]));
  LUT5 #(
    .INIT(32'h80AA0000)) 
    \tmp_77_reg_174[7]_i_1 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(\in_stream_data_V_0_state_reg_n_0_[0] ),
        .I2(src_bw_data_stream_0_full_n),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(tmp_i_reg_165),
        .O(tmp_77_reg_1740));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_77_reg_174[7]_i_2 
       (.I0(in_stream_data_V_0_payload_B[15]),
        .I1(in_stream_data_V_0_sel),
        .I2(in_stream_data_V_0_payload_A[15]),
        .O(p_0_in[7]));
  FDRE \tmp_77_reg_174_reg[0] 
       (.C(ap_clk),
        .CE(tmp_77_reg_1740),
        .D(p_0_in[0]),
        .Q(tmp_77_reg_174[0]),
        .R(1'b0));
  FDRE \tmp_77_reg_174_reg[1] 
       (.C(ap_clk),
        .CE(tmp_77_reg_1740),
        .D(p_0_in[1]),
        .Q(tmp_77_reg_174[1]),
        .R(1'b0));
  FDRE \tmp_77_reg_174_reg[2] 
       (.C(ap_clk),
        .CE(tmp_77_reg_1740),
        .D(p_0_in[2]),
        .Q(tmp_77_reg_174[2]),
        .R(1'b0));
  FDRE \tmp_77_reg_174_reg[3] 
       (.C(ap_clk),
        .CE(tmp_77_reg_1740),
        .D(p_0_in[3]),
        .Q(tmp_77_reg_174[3]),
        .R(1'b0));
  FDRE \tmp_77_reg_174_reg[4] 
       (.C(ap_clk),
        .CE(tmp_77_reg_1740),
        .D(p_0_in[4]),
        .Q(tmp_77_reg_174[4]),
        .R(1'b0));
  FDRE \tmp_77_reg_174_reg[5] 
       (.C(ap_clk),
        .CE(tmp_77_reg_1740),
        .D(p_0_in[5]),
        .Q(tmp_77_reg_174[5]),
        .R(1'b0));
  FDRE \tmp_77_reg_174_reg[6] 
       (.C(ap_clk),
        .CE(tmp_77_reg_1740),
        .D(p_0_in[6]),
        .Q(tmp_77_reg_174[6]),
        .R(1'b0));
  FDRE \tmp_77_reg_174_reg[7] 
       (.C(ap_clk),
        .CE(tmp_77_reg_1740),
        .D(p_0_in[7]),
        .Q(tmp_77_reg_174[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_78_reg_179[0]_i_1 
       (.I0(in_stream_data_V_0_payload_B[16]),
        .I1(in_stream_data_V_0_sel),
        .I2(in_stream_data_V_0_payload_A[16]),
        .O(\tmp_78_reg_179[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_78_reg_179[1]_i_1 
       (.I0(in_stream_data_V_0_payload_B[17]),
        .I1(in_stream_data_V_0_sel),
        .I2(in_stream_data_V_0_payload_A[17]),
        .O(\tmp_78_reg_179[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_78_reg_179[2]_i_1 
       (.I0(in_stream_data_V_0_payload_B[18]),
        .I1(in_stream_data_V_0_sel),
        .I2(in_stream_data_V_0_payload_A[18]),
        .O(\tmp_78_reg_179[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_78_reg_179[3]_i_1 
       (.I0(in_stream_data_V_0_payload_B[19]),
        .I1(in_stream_data_V_0_sel),
        .I2(in_stream_data_V_0_payload_A[19]),
        .O(\tmp_78_reg_179[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_78_reg_179[4]_i_1 
       (.I0(in_stream_data_V_0_payload_B[20]),
        .I1(in_stream_data_V_0_sel),
        .I2(in_stream_data_V_0_payload_A[20]),
        .O(\tmp_78_reg_179[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_78_reg_179[5]_i_1 
       (.I0(in_stream_data_V_0_payload_B[21]),
        .I1(in_stream_data_V_0_sel),
        .I2(in_stream_data_V_0_payload_A[21]),
        .O(\tmp_78_reg_179[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_78_reg_179[6]_i_1 
       (.I0(in_stream_data_V_0_payload_B[22]),
        .I1(in_stream_data_V_0_sel),
        .I2(in_stream_data_V_0_payload_A[22]),
        .O(\tmp_78_reg_179[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_78_reg_179[7]_i_1 
       (.I0(in_stream_data_V_0_payload_B[23]),
        .I1(in_stream_data_V_0_sel),
        .I2(in_stream_data_V_0_payload_A[23]),
        .O(\tmp_78_reg_179[7]_i_1_n_0 ));
  FDRE \tmp_78_reg_179_reg[0] 
       (.C(ap_clk),
        .CE(tmp_77_reg_1740),
        .D(\tmp_78_reg_179[0]_i_1_n_0 ),
        .Q(tmp_78_reg_179[0]),
        .R(1'b0));
  FDRE \tmp_78_reg_179_reg[1] 
       (.C(ap_clk),
        .CE(tmp_77_reg_1740),
        .D(\tmp_78_reg_179[1]_i_1_n_0 ),
        .Q(tmp_78_reg_179[1]),
        .R(1'b0));
  FDRE \tmp_78_reg_179_reg[2] 
       (.C(ap_clk),
        .CE(tmp_77_reg_1740),
        .D(\tmp_78_reg_179[2]_i_1_n_0 ),
        .Q(tmp_78_reg_179[2]),
        .R(1'b0));
  FDRE \tmp_78_reg_179_reg[3] 
       (.C(ap_clk),
        .CE(tmp_77_reg_1740),
        .D(\tmp_78_reg_179[3]_i_1_n_0 ),
        .Q(tmp_78_reg_179[3]),
        .R(1'b0));
  FDRE \tmp_78_reg_179_reg[4] 
       (.C(ap_clk),
        .CE(tmp_77_reg_1740),
        .D(\tmp_78_reg_179[4]_i_1_n_0 ),
        .Q(tmp_78_reg_179[4]),
        .R(1'b0));
  FDRE \tmp_78_reg_179_reg[5] 
       (.C(ap_clk),
        .CE(tmp_77_reg_1740),
        .D(\tmp_78_reg_179[5]_i_1_n_0 ),
        .Q(tmp_78_reg_179[5]),
        .R(1'b0));
  FDRE \tmp_78_reg_179_reg[6] 
       (.C(ap_clk),
        .CE(tmp_77_reg_1740),
        .D(\tmp_78_reg_179[6]_i_1_n_0 ),
        .Q(tmp_78_reg_179[6]),
        .R(1'b0));
  FDRE \tmp_78_reg_179_reg[7] 
       (.C(ap_clk),
        .CE(tmp_77_reg_1740),
        .D(\tmp_78_reg_179[7]_i_1_n_0 ),
        .Q(tmp_78_reg_179[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_79_reg_184[0]_i_1 
       (.I0(in_stream_data_V_0_payload_B[24]),
        .I1(in_stream_data_V_0_sel),
        .I2(in_stream_data_V_0_payload_A[24]),
        .O(\tmp_79_reg_184[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_79_reg_184[1]_i_1 
       (.I0(in_stream_data_V_0_payload_B[25]),
        .I1(in_stream_data_V_0_sel),
        .I2(in_stream_data_V_0_payload_A[25]),
        .O(\tmp_79_reg_184[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_79_reg_184[2]_i_1 
       (.I0(in_stream_data_V_0_payload_B[26]),
        .I1(in_stream_data_V_0_sel),
        .I2(in_stream_data_V_0_payload_A[26]),
        .O(\tmp_79_reg_184[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_79_reg_184[3]_i_1 
       (.I0(in_stream_data_V_0_payload_B[27]),
        .I1(in_stream_data_V_0_sel),
        .I2(in_stream_data_V_0_payload_A[27]),
        .O(\tmp_79_reg_184[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_79_reg_184[4]_i_1 
       (.I0(in_stream_data_V_0_payload_B[28]),
        .I1(in_stream_data_V_0_sel),
        .I2(in_stream_data_V_0_payload_A[28]),
        .O(\tmp_79_reg_184[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_79_reg_184[5]_i_1 
       (.I0(in_stream_data_V_0_payload_B[29]),
        .I1(in_stream_data_V_0_sel),
        .I2(in_stream_data_V_0_payload_A[29]),
        .O(\tmp_79_reg_184[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_79_reg_184[6]_i_1 
       (.I0(in_stream_data_V_0_payload_B[30]),
        .I1(in_stream_data_V_0_sel),
        .I2(in_stream_data_V_0_payload_A[30]),
        .O(\tmp_79_reg_184[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_79_reg_184[7]_i_1 
       (.I0(in_stream_data_V_0_payload_B[31]),
        .I1(in_stream_data_V_0_sel),
        .I2(in_stream_data_V_0_payload_A[31]),
        .O(\tmp_79_reg_184[7]_i_1_n_0 ));
  FDRE \tmp_79_reg_184_reg[0] 
       (.C(ap_clk),
        .CE(tmp_77_reg_1740),
        .D(\tmp_79_reg_184[0]_i_1_n_0 ),
        .Q(tmp_79_reg_184[0]),
        .R(1'b0));
  FDRE \tmp_79_reg_184_reg[1] 
       (.C(ap_clk),
        .CE(tmp_77_reg_1740),
        .D(\tmp_79_reg_184[1]_i_1_n_0 ),
        .Q(tmp_79_reg_184[1]),
        .R(1'b0));
  FDRE \tmp_79_reg_184_reg[2] 
       (.C(ap_clk),
        .CE(tmp_77_reg_1740),
        .D(\tmp_79_reg_184[2]_i_1_n_0 ),
        .Q(tmp_79_reg_184[2]),
        .R(1'b0));
  FDRE \tmp_79_reg_184_reg[3] 
       (.C(ap_clk),
        .CE(tmp_77_reg_1740),
        .D(\tmp_79_reg_184[3]_i_1_n_0 ),
        .Q(tmp_79_reg_184[3]),
        .R(1'b0));
  FDRE \tmp_79_reg_184_reg[4] 
       (.C(ap_clk),
        .CE(tmp_77_reg_1740),
        .D(\tmp_79_reg_184[4]_i_1_n_0 ),
        .Q(tmp_79_reg_184[4]),
        .R(1'b0));
  FDRE \tmp_79_reg_184_reg[5] 
       (.C(ap_clk),
        .CE(tmp_77_reg_1740),
        .D(\tmp_79_reg_184[5]_i_1_n_0 ),
        .Q(tmp_79_reg_184[5]),
        .R(1'b0));
  FDRE \tmp_79_reg_184_reg[6] 
       (.C(ap_clk),
        .CE(tmp_77_reg_1740),
        .D(\tmp_79_reg_184[6]_i_1_n_0 ),
        .Q(tmp_79_reg_184[6]),
        .R(1'b0));
  FDRE \tmp_79_reg_184_reg[7] 
       (.C(ap_clk),
        .CE(tmp_77_reg_1740),
        .D(\tmp_79_reg_184[7]_i_1_n_0 ),
        .Q(tmp_79_reg_184[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'hBF88BB88)) 
    \tmp_i_reg_165[0]_i_1 
       (.I0(tmp_i_fu_114_p2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(src_bw_data_stream_0_full_n),
        .I3(tmp_i_reg_165),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(\tmp_i_reg_165[0]_i_1_n_0 ));
  FDRE \tmp_i_reg_165_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_i_reg_165[0]_i_1_n_0 ),
        .Q(tmp_i_reg_165),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Loop_2_proc_canny
   (\out_stream_last_V_1_state_reg[0]_0 ,
    Loop_2_proc_U0_canny_edges_data_stream_0_V_read,
    \tmp_116_mid2_v_reg_386_reg[2]_0 ,
    \tmp_116_mid2_v_reg_386_reg[10]_0 ,
    \int_rows_V_reg[4] ,
    E,
    \ap_CS_fsm_reg[0]_0 ,
    Loop_2_proc_U0_ap_done,
    out_stream_TUSER,
    out_stream_TLAST,
    \ap_CS_fsm_reg[0]_1 ,
    out_stream_TDATA,
    Q,
    ap_clk,
    SS,
    D,
    S,
    \tmp_147_i_i3_reg_381_reg[0]_0 ,
    ap_rst_n,
    canny_edges_data_str_empty_n,
    \ap_CS_fsm_reg[1]_0 ,
    out_stream_TREADY,
    \tmp_147_i_i_mid1_reg_376[0]_i_4 ,
    \tmp_147_i_i_mid1_reg_376_reg[0]_0 ,
    \tmp_147_i_i_mid1_reg_376[0]_i_3_0 ,
    \tmp_147_i_i_mid1_reg_376_reg[0]_1 ,
    \tmp_147_i_i3_reg_381_reg[0]_1 ,
    \tmp_147_i_i3_reg_381_reg[0]_2 ,
    \tmp_147_i_i3_reg_381_reg[0]_3 ,
    \tmp_147_i_i3_reg_381_reg[0]_4 ,
    Duplicate_U0_ap_start,
    col_packets_cast_loc_empty_n,
    Loop_1_proc_U0_ap_idle,
    int_ap_idle_reg,
    int_ap_idle_reg_0,
    out);
  output \out_stream_last_V_1_state_reg[0]_0 ;
  output Loop_2_proc_U0_canny_edges_data_stream_0_V_read;
  output [0:0]\tmp_116_mid2_v_reg_386_reg[2]_0 ;
  output [6:0]\tmp_116_mid2_v_reg_386_reg[10]_0 ;
  output \int_rows_V_reg[4] ;
  output [0:0]E;
  output [0:0]\ap_CS_fsm_reg[0]_0 ;
  output Loop_2_proc_U0_ap_done;
  output [0:0]out_stream_TUSER;
  output [0:0]out_stream_TLAST;
  output \ap_CS_fsm_reg[0]_1 ;
  output [3:0]out_stream_TDATA;
  input [10:0]Q;
  input ap_clk;
  input [0:0]SS;
  input [0:0]D;
  input [1:0]S;
  input [0:0]\tmp_147_i_i3_reg_381_reg[0]_0 ;
  input ap_rst_n;
  input canny_edges_data_str_empty_n;
  input [0:0]\ap_CS_fsm_reg[1]_0 ;
  input out_stream_TREADY;
  input \tmp_147_i_i_mid1_reg_376[0]_i_4 ;
  input \tmp_147_i_i_mid1_reg_376_reg[0]_0 ;
  input \tmp_147_i_i_mid1_reg_376[0]_i_3_0 ;
  input \tmp_147_i_i_mid1_reg_376_reg[0]_1 ;
  input \tmp_147_i_i3_reg_381_reg[0]_1 ;
  input \tmp_147_i_i3_reg_381_reg[0]_2 ;
  input \tmp_147_i_i3_reg_381_reg[0]_3 ;
  input \tmp_147_i_i3_reg_381_reg[0]_4 ;
  input Duplicate_U0_ap_start;
  input col_packets_cast_loc_empty_n;
  input Loop_1_proc_U0_ap_idle;
  input [0:0]int_ap_idle_reg;
  input [0:0]int_ap_idle_reg_0;
  input [8:0]out;

  wire [0:0]D;
  wire Duplicate_U0_ap_start;
  wire [0:0]E;
  wire Loop_1_proc_U0_ap_idle;
  wire Loop_2_proc_U0_ap_done;
  wire Loop_2_proc_U0_canny_edges_data_stream_0_V_read;
  wire [10:0]Q;
  wire [1:0]S;
  wire [0:0]SS;
  wire \ap_CS_fsm[5]_i_2__2_n_0 ;
  wire \ap_CS_fsm[6]_i_2_n_0 ;
  wire \ap_CS_fsm[8]_i_2_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp0_stage1;
  wire ap_CS_fsm_pp0_stage2;
  wire ap_CS_fsm_pp0_stage3;
  wire [0:0]\ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[0]_1 ;
  wire [0:0]\ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg_n_0_[1] ;
  wire \ap_CS_fsm_reg_n_0_[2] ;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state4;
  wire [8:0]ap_NS_fsm;
  wire ap_NS_fsm360_out;
  wire ap_block_pp0_stage0_11001;
  wire ap_block_pp0_stage1_11001;
  wire ap_block_pp0_stage2_11001;
  wire ap_clk;
  wire ap_condition_pp0_exit_iter0_state5;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__6_n_0;
  wire ap_enable_reg_pp0_iter12;
  wire ap_enable_reg_pp0_iter1_i_1__6_n_0;
  wire ap_enable_reg_pp0_iter1_reg_n_0;
  wire ap_phi_mux_indvar_flatten_phi_fu_143_p41;
  wire [8:0]ap_phi_mux_p_1_rec_i_i_phi_fu_165_p4;
  wire [6:3]ap_phi_mux_r1_i_i_phi_fu_154_p4;
  wire ap_reg_pp0_iter1_exitcond_flatten_reg_357;
  wire \ap_reg_pp0_iter1_exitcond_flatten_reg_357[0]_i_1_n_0 ;
  wire ap_rst_n;
  wire [19:0]bound_reg_352;
  wire [8:0]c_fu_298_p2;
  wire [8:0]c_reg_421;
  wire c_reg_4210;
  wire \c_reg_421[8]_i_2_n_0 ;
  wire canny_edges_data_str_empty_n;
  wire [8:0]col_packets_cast_loc_1_reg_319;
  wire col_packets_cast_loc_empty_n;
  wire exitcond7_reg_366;
  wire exitcond7_reg_3660;
  wire \exitcond7_reg_366[0]_i_2_n_0 ;
  wire \exitcond7_reg_366[0]_i_3_n_0 ;
  wire \exitcond7_reg_366[0]_i_4_n_0 ;
  wire \exitcond7_reg_366_reg[0]_i_1_n_2 ;
  wire \exitcond7_reg_366_reg[0]_i_1_n_3 ;
  wire \exitcond_flatten_reg_357[0]_i_1_n_0 ;
  wire \exitcond_flatten_reg_357_reg_n_0_[0] ;
  wire [19:0]grp_fu_313_p2;
  wire \indvar_flatten_next_reg_361[0]_i_1_n_0 ;
  wire \indvar_flatten_next_reg_361[0]_i_3_n_0 ;
  wire \indvar_flatten_next_reg_361[0]_i_4_n_0 ;
  wire \indvar_flatten_next_reg_361[0]_i_5_n_0 ;
  wire \indvar_flatten_next_reg_361[0]_i_6_n_0 ;
  wire \indvar_flatten_next_reg_361[12]_i_2_n_0 ;
  wire \indvar_flatten_next_reg_361[12]_i_3_n_0 ;
  wire \indvar_flatten_next_reg_361[12]_i_4_n_0 ;
  wire \indvar_flatten_next_reg_361[12]_i_5_n_0 ;
  wire \indvar_flatten_next_reg_361[16]_i_2_n_0 ;
  wire \indvar_flatten_next_reg_361[16]_i_3_n_0 ;
  wire \indvar_flatten_next_reg_361[16]_i_4_n_0 ;
  wire \indvar_flatten_next_reg_361[16]_i_5_n_0 ;
  wire \indvar_flatten_next_reg_361[4]_i_2_n_0 ;
  wire \indvar_flatten_next_reg_361[4]_i_3_n_0 ;
  wire \indvar_flatten_next_reg_361[4]_i_4_n_0 ;
  wire \indvar_flatten_next_reg_361[4]_i_5_n_0 ;
  wire \indvar_flatten_next_reg_361[8]_i_2_n_0 ;
  wire \indvar_flatten_next_reg_361[8]_i_3_n_0 ;
  wire \indvar_flatten_next_reg_361[8]_i_4_n_0 ;
  wire \indvar_flatten_next_reg_361[8]_i_5_n_0 ;
  wire [19:0]indvar_flatten_next_reg_361_reg;
  wire \indvar_flatten_next_reg_361_reg[0]_i_2_n_0 ;
  wire \indvar_flatten_next_reg_361_reg[0]_i_2_n_1 ;
  wire \indvar_flatten_next_reg_361_reg[0]_i_2_n_2 ;
  wire \indvar_flatten_next_reg_361_reg[0]_i_2_n_3 ;
  wire \indvar_flatten_next_reg_361_reg[0]_i_2_n_4 ;
  wire \indvar_flatten_next_reg_361_reg[0]_i_2_n_5 ;
  wire \indvar_flatten_next_reg_361_reg[0]_i_2_n_6 ;
  wire \indvar_flatten_next_reg_361_reg[0]_i_2_n_7 ;
  wire \indvar_flatten_next_reg_361_reg[12]_i_1_n_0 ;
  wire \indvar_flatten_next_reg_361_reg[12]_i_1_n_1 ;
  wire \indvar_flatten_next_reg_361_reg[12]_i_1_n_2 ;
  wire \indvar_flatten_next_reg_361_reg[12]_i_1_n_3 ;
  wire \indvar_flatten_next_reg_361_reg[12]_i_1_n_4 ;
  wire \indvar_flatten_next_reg_361_reg[12]_i_1_n_5 ;
  wire \indvar_flatten_next_reg_361_reg[12]_i_1_n_6 ;
  wire \indvar_flatten_next_reg_361_reg[12]_i_1_n_7 ;
  wire \indvar_flatten_next_reg_361_reg[16]_i_1_n_1 ;
  wire \indvar_flatten_next_reg_361_reg[16]_i_1_n_2 ;
  wire \indvar_flatten_next_reg_361_reg[16]_i_1_n_3 ;
  wire \indvar_flatten_next_reg_361_reg[16]_i_1_n_4 ;
  wire \indvar_flatten_next_reg_361_reg[16]_i_1_n_5 ;
  wire \indvar_flatten_next_reg_361_reg[16]_i_1_n_6 ;
  wire \indvar_flatten_next_reg_361_reg[16]_i_1_n_7 ;
  wire \indvar_flatten_next_reg_361_reg[4]_i_1_n_0 ;
  wire \indvar_flatten_next_reg_361_reg[4]_i_1_n_1 ;
  wire \indvar_flatten_next_reg_361_reg[4]_i_1_n_2 ;
  wire \indvar_flatten_next_reg_361_reg[4]_i_1_n_3 ;
  wire \indvar_flatten_next_reg_361_reg[4]_i_1_n_4 ;
  wire \indvar_flatten_next_reg_361_reg[4]_i_1_n_5 ;
  wire \indvar_flatten_next_reg_361_reg[4]_i_1_n_6 ;
  wire \indvar_flatten_next_reg_361_reg[4]_i_1_n_7 ;
  wire \indvar_flatten_next_reg_361_reg[8]_i_1_n_0 ;
  wire \indvar_flatten_next_reg_361_reg[8]_i_1_n_1 ;
  wire \indvar_flatten_next_reg_361_reg[8]_i_1_n_2 ;
  wire \indvar_flatten_next_reg_361_reg[8]_i_1_n_3 ;
  wire \indvar_flatten_next_reg_361_reg[8]_i_1_n_4 ;
  wire \indvar_flatten_next_reg_361_reg[8]_i_1_n_5 ;
  wire \indvar_flatten_next_reg_361_reg[8]_i_1_n_6 ;
  wire \indvar_flatten_next_reg_361_reg[8]_i_1_n_7 ;
  wire indvar_flatten_reg_139;
  wire \indvar_flatten_reg_139[19]_i_2_n_0 ;
  wire \indvar_flatten_reg_139_reg_n_0_[0] ;
  wire \indvar_flatten_reg_139_reg_n_0_[10] ;
  wire \indvar_flatten_reg_139_reg_n_0_[11] ;
  wire \indvar_flatten_reg_139_reg_n_0_[12] ;
  wire \indvar_flatten_reg_139_reg_n_0_[13] ;
  wire \indvar_flatten_reg_139_reg_n_0_[14] ;
  wire \indvar_flatten_reg_139_reg_n_0_[15] ;
  wire \indvar_flatten_reg_139_reg_n_0_[16] ;
  wire \indvar_flatten_reg_139_reg_n_0_[17] ;
  wire \indvar_flatten_reg_139_reg_n_0_[18] ;
  wire \indvar_flatten_reg_139_reg_n_0_[19] ;
  wire \indvar_flatten_reg_139_reg_n_0_[1] ;
  wire \indvar_flatten_reg_139_reg_n_0_[2] ;
  wire \indvar_flatten_reg_139_reg_n_0_[3] ;
  wire \indvar_flatten_reg_139_reg_n_0_[4] ;
  wire \indvar_flatten_reg_139_reg_n_0_[5] ;
  wire \indvar_flatten_reg_139_reg_n_0_[6] ;
  wire \indvar_flatten_reg_139_reg_n_0_[7] ;
  wire \indvar_flatten_reg_139_reg_n_0_[8] ;
  wire \indvar_flatten_reg_139_reg_n_0_[9] ;
  wire [0:0]int_ap_idle_reg;
  wire [0:0]int_ap_idle_reg_0;
  wire \int_rows_V_reg[4] ;
  wire \mOutPtr[1]_i_5_n_0 ;
  wire [8:0]out;
  wire [3:0]out_stream_TDATA;
  wire [0:0]out_stream_TLAST;
  wire out_stream_TREADY;
  wire [0:0]out_stream_TUSER;
  wire out_stream_data_V_1_ack_in;
  wire out_stream_data_V_1_load_B;
  wire [31:7]out_stream_data_V_1_payload_A;
  wire \out_stream_data_V_1_payload_A[31]_i_1_n_0 ;
  wire [31:7]out_stream_data_V_1_payload_B;
  wire out_stream_data_V_1_sel;
  wire out_stream_data_V_1_sel_rd_i_1_n_0;
  wire out_stream_data_V_1_sel_wr;
  wire out_stream_data_V_1_sel_wr_i_1_n_0;
  wire \out_stream_data_V_1_state[0]_i_1_n_0 ;
  wire \out_stream_data_V_1_state[1]_i_1_n_0 ;
  wire \out_stream_data_V_1_state_reg_n_0_[0] ;
  wire out_stream_last_V_1_ack_in;
  wire out_stream_last_V_1_payload_A;
  wire \out_stream_last_V_1_payload_A[0]_i_1_n_0 ;
  wire out_stream_last_V_1_payload_B;
  wire \out_stream_last_V_1_payload_B[0]_i_1_n_0 ;
  wire out_stream_last_V_1_sel;
  wire out_stream_last_V_1_sel_rd_i_1_n_0;
  wire out_stream_last_V_1_sel_wr;
  wire out_stream_last_V_1_sel_wr_i_1_n_0;
  wire \out_stream_last_V_1_state[0]_i_1_n_0 ;
  wire \out_stream_last_V_1_state[1]_i_1_n_0 ;
  wire \out_stream_last_V_1_state_reg[0]_0 ;
  wire out_stream_last_V_tm_reg_406;
  wire out_stream_last_V_tm_reg_4060;
  wire \out_stream_last_V_tm_reg_406[0]_i_1_n_0 ;
  wire out_stream_user_V_1_ack_in;
  wire out_stream_user_V_1_payload_A;
  wire \out_stream_user_V_1_payload_A[0]_i_1_n_0 ;
  wire out_stream_user_V_1_payload_B;
  wire \out_stream_user_V_1_payload_B[0]_i_1_n_0 ;
  wire out_stream_user_V_1_sel;
  wire out_stream_user_V_1_sel_rd_i_1_n_0;
  wire out_stream_user_V_1_sel_wr;
  wire out_stream_user_V_1_sel_wr_i_1_n_0;
  wire \out_stream_user_V_1_state[0]_i_1_n_0 ;
  wire \out_stream_user_V_1_state[1]_i_1_n_0 ;
  wire \out_stream_user_V_1_state_reg_n_0_[0] ;
  wire \out_stream_user_V_tm_reg_391[0]_i_1_n_0 ;
  wire \out_stream_user_V_tm_reg_391[0]_i_2_n_0 ;
  wire \out_stream_user_V_tm_reg_391[0]_i_6_n_0 ;
  wire \out_stream_user_V_tm_reg_391_reg_n_0_[0] ;
  wire p_0_in;
  wire [8:0]p_1_rec_i_i_mid2_fu_213_p3;
  wire [8:0]p_1_rec_i_i_mid2_reg_371;
  wire \p_1_rec_i_i_mid2_reg_371[8]_i_10_n_0 ;
  wire \p_1_rec_i_i_mid2_reg_371[8]_i_11_n_0 ;
  wire \p_1_rec_i_i_mid2_reg_371[8]_i_12_n_0 ;
  wire \p_1_rec_i_i_mid2_reg_371[8]_i_13_n_0 ;
  wire \p_1_rec_i_i_mid2_reg_371[8]_i_14_n_0 ;
  wire \p_1_rec_i_i_mid2_reg_371[8]_i_15_n_0 ;
  wire \p_1_rec_i_i_mid2_reg_371[8]_i_16_n_0 ;
  wire \p_1_rec_i_i_mid2_reg_371[8]_i_17_n_0 ;
  wire \p_1_rec_i_i_mid2_reg_371[8]_i_18_n_0 ;
  wire \p_1_rec_i_i_mid2_reg_371[8]_i_19_n_0 ;
  wire \p_1_rec_i_i_mid2_reg_371[8]_i_1_n_0 ;
  wire \p_1_rec_i_i_mid2_reg_371[8]_i_20_n_0 ;
  wire \p_1_rec_i_i_mid2_reg_371[8]_i_21_n_0 ;
  wire \p_1_rec_i_i_mid2_reg_371[8]_i_22_n_0 ;
  wire \p_1_rec_i_i_mid2_reg_371[8]_i_23_n_0 ;
  wire \p_1_rec_i_i_mid2_reg_371[8]_i_24_n_0 ;
  wire \p_1_rec_i_i_mid2_reg_371[8]_i_25_n_0 ;
  wire \p_1_rec_i_i_mid2_reg_371[8]_i_6_n_0 ;
  wire \p_1_rec_i_i_mid2_reg_371[8]_i_7_n_0 ;
  wire \p_1_rec_i_i_mid2_reg_371[8]_i_8_n_0 ;
  wire \p_1_rec_i_i_mid2_reg_371[8]_i_9_n_0 ;
  wire \p_1_rec_i_i_mid2_reg_371_reg[8]_i_4_n_2 ;
  wire \p_1_rec_i_i_mid2_reg_371_reg[8]_i_4_n_3 ;
  wire \p_1_rec_i_i_mid2_reg_371_reg[8]_i_5_n_0 ;
  wire \p_1_rec_i_i_mid2_reg_371_reg[8]_i_5_n_1 ;
  wire \p_1_rec_i_i_mid2_reg_371_reg[8]_i_5_n_2 ;
  wire \p_1_rec_i_i_mid2_reg_371_reg[8]_i_5_n_3 ;
  wire [8:0]p_1_rec_i_i_reg_161;
  wire [23:7]p_Result_s_fu_303_p5;
  wire [10:0]r1_i_i_reg_150;
  wire [10:6]r2_fu_221_p2;
  wire [10:0]tmp_116_mid2_v_reg_386;
  wire tmp_116_mid2_v_reg_3860;
  wire \tmp_116_mid2_v_reg_386[0]_i_1_n_0 ;
  wire \tmp_116_mid2_v_reg_386[10]_i_2_n_0 ;
  wire \tmp_116_mid2_v_reg_386[10]_i_5_n_0 ;
  wire \tmp_116_mid2_v_reg_386[1]_i_1_n_0 ;
  wire \tmp_116_mid2_v_reg_386[2]_i_1_n_0 ;
  wire \tmp_116_mid2_v_reg_386[3]_i_1_n_0 ;
  wire \tmp_116_mid2_v_reg_386[3]_i_2_n_0 ;
  wire \tmp_116_mid2_v_reg_386[4]_i_1_n_0 ;
  wire \tmp_116_mid2_v_reg_386[4]_i_2_n_0 ;
  wire \tmp_116_mid2_v_reg_386[5]_i_1_n_0 ;
  wire \tmp_116_mid2_v_reg_386[5]_i_2_n_0 ;
  wire \tmp_116_mid2_v_reg_386[6]_i_1_n_0 ;
  wire \tmp_116_mid2_v_reg_386[7]_i_1_n_0 ;
  wire \tmp_116_mid2_v_reg_386[8]_i_1_n_0 ;
  wire \tmp_116_mid2_v_reg_386[8]_i_3_n_0 ;
  wire \tmp_116_mid2_v_reg_386[9]_i_1_n_0 ;
  wire [6:0]\tmp_116_mid2_v_reg_386_reg[10]_0 ;
  wire [0:0]\tmp_116_mid2_v_reg_386_reg[2]_0 ;
  wire [0:0]tmp_126_i_i_fu_186_p2;
  wire [9:0]tmp_126_i_i_reg_341;
  wire \tmp_126_i_i_reg_341[1]_i_1_n_0 ;
  wire \tmp_126_i_i_reg_341[2]_i_1_n_0 ;
  wire \tmp_126_i_i_reg_341[3]_i_1_n_0 ;
  wire \tmp_126_i_i_reg_341[4]_i_1_n_0 ;
  wire \tmp_126_i_i_reg_341[5]_i_1_n_0 ;
  wire \tmp_126_i_i_reg_341[6]_i_1_n_0 ;
  wire \tmp_126_i_i_reg_341[7]_i_1_n_0 ;
  wire \tmp_126_i_i_reg_341[8]_i_1_n_0 ;
  wire \tmp_126_i_i_reg_341[9]_inv_i_1_n_0 ;
  wire \tmp_126_i_i_reg_341[9]_inv_i_2_n_0 ;
  wire [9:0]tmp_144_i_i_fu_269_p3;
  wire tmp_147_i_i3_fu_232_p2;
  wire tmp_147_i_i3_reg_381;
  wire \tmp_147_i_i3_reg_381[0]_i_3_n_0 ;
  wire \tmp_147_i_i3_reg_381[0]_i_4_n_0 ;
  wire \tmp_147_i_i3_reg_381[0]_i_5_n_0 ;
  wire [0:0]\tmp_147_i_i3_reg_381_reg[0]_0 ;
  wire \tmp_147_i_i3_reg_381_reg[0]_1 ;
  wire \tmp_147_i_i3_reg_381_reg[0]_2 ;
  wire \tmp_147_i_i3_reg_381_reg[0]_3 ;
  wire \tmp_147_i_i3_reg_381_reg[0]_4 ;
  wire \tmp_147_i_i3_reg_381_reg[0]_i_1_n_1 ;
  wire \tmp_147_i_i3_reg_381_reg[0]_i_1_n_2 ;
  wire \tmp_147_i_i3_reg_381_reg[0]_i_1_n_3 ;
  wire tmp_147_i_i_mid1_fu_227_p2;
  wire tmp_147_i_i_mid1_reg_376;
  wire \tmp_147_i_i_mid1_reg_376[0]_i_12_n_0 ;
  wire \tmp_147_i_i_mid1_reg_376[0]_i_14_n_0 ;
  wire \tmp_147_i_i_mid1_reg_376[0]_i_2_n_0 ;
  wire \tmp_147_i_i_mid1_reg_376[0]_i_3_0 ;
  wire \tmp_147_i_i_mid1_reg_376[0]_i_3_n_0 ;
  wire \tmp_147_i_i_mid1_reg_376[0]_i_4 ;
  wire \tmp_147_i_i_mid1_reg_376[0]_i_9_n_0 ;
  wire \tmp_147_i_i_mid1_reg_376_reg[0]_0 ;
  wire \tmp_147_i_i_mid1_reg_376_reg[0]_1 ;
  wire \tmp_147_i_i_mid1_reg_376_reg[0]_i_1_n_1 ;
  wire \tmp_147_i_i_mid1_reg_376_reg[0]_i_1_n_2 ;
  wire \tmp_147_i_i_mid1_reg_376_reg[0]_i_1_n_3 ;
  wire tmp_148_i_i_fu_283_p2;
  wire tmp_148_i_i_reg_396;
  wire \tmp_148_i_i_reg_396[0]_i_2_n_0 ;
  wire \tmp_148_i_i_reg_396[0]_i_3_n_0 ;
  wire \tmp_148_i_i_reg_396[0]_i_4_n_0 ;
  wire \tmp_148_i_i_reg_396_reg[0]_i_1_n_1 ;
  wire \tmp_148_i_i_reg_396_reg[0]_i_1_n_2 ;
  wire \tmp_148_i_i_reg_396_reg[0]_i_1_n_3 ;
  wire \tmp_74_reg_401[7]_i_1_n_0 ;
  wire \tmp_75_reg_411[7]_i_1_n_0 ;
  wire [3:3]\NLW_exitcond7_reg_366_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_exitcond7_reg_366_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_indvar_flatten_next_reg_361_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_p_1_rec_i_i_mid2_reg_371_reg[8]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_p_1_rec_i_i_mid2_reg_371_reg[8]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_p_1_rec_i_i_mid2_reg_371_reg[8]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_147_i_i3_reg_381_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_147_i_i_mid1_reg_376_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_148_i_i_reg_396_reg[0]_i_1_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hF444444444444444)) 
    \ap_CS_fsm[0]_i_1__9 
       (.I0(E),
        .I1(\ap_CS_fsm_reg[0]_0 ),
        .I2(ap_CS_fsm_state11),
        .I3(out_stream_data_V_1_ack_in),
        .I4(out_stream_user_V_1_ack_in),
        .I5(out_stream_last_V_1_ack_in),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'hFF20FFFFFF20FF20)) 
    \ap_CS_fsm[4]_i_1__2 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_NS_fsm360_out),
        .I2(ap_block_pp0_stage0_11001),
        .I3(ap_CS_fsm_state4),
        .I4(ap_block_pp0_stage2_11001),
        .I5(ap_CS_fsm_pp0_stage3),
        .O(ap_NS_fsm[4]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h020A)) 
    \ap_CS_fsm[4]_i_2 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(canny_edges_data_str_empty_n),
        .I2(\exitcond_flatten_reg_357_reg_n_0_[0] ),
        .I3(out_stream_last_V_1_ack_in),
        .O(ap_block_pp0_stage0_11001));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \ap_CS_fsm[4]_i_3 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\exitcond_flatten_reg_357_reg_n_0_[0] ),
        .I2(canny_edges_data_str_empty_n),
        .O(ap_block_pp0_stage2_11001));
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_CS_fsm[5]_i_1__2 
       (.I0(\ap_CS_fsm[5]_i_2__2_n_0 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_block_pp0_stage1_11001),
        .O(ap_NS_fsm[5]));
  LUT6 #(
    .INIT(64'hBBB1BB11FFF5FF55)) 
    \ap_CS_fsm[5]_i_2__2 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(canny_edges_data_str_empty_n),
        .I3(\exitcond_flatten_reg_357_reg_n_0_[0] ),
        .I4(out_stream_last_V_1_ack_in),
        .I5(ap_condition_pp0_exit_iter0_state5),
        .O(\ap_CS_fsm[5]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h1010101010FF1010)) 
    \ap_CS_fsm[5]_i_3__0 
       (.I0(canny_edges_data_str_empty_n),
        .I1(\exitcond_flatten_reg_357_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(out_stream_last_V_1_ack_in),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .I5(ap_reg_pp0_iter1_exitcond_flatten_reg_357),
        .O(ap_block_pp0_stage1_11001));
  LUT6 #(
    .INIT(64'h888888F888888888)) 
    \ap_CS_fsm[6]_i_1 
       (.I0(\ap_CS_fsm[6]_i_2_n_0 ),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\exitcond_flatten_reg_357_reg_n_0_[0] ),
        .I4(canny_edges_data_str_empty_n),
        .I5(ap_CS_fsm_pp0_stage2),
        .O(ap_NS_fsm[6]));
  LUT6 #(
    .INIT(64'h00000000DFDFDF55)) 
    \ap_CS_fsm[6]_i_2 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_reg_pp0_iter1_exitcond_flatten_reg_357),
        .I4(out_stream_last_V_1_ack_in),
        .I5(ap_block_pp0_stage2_11001),
        .O(\ap_CS_fsm[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'hAAAEAAA2)) 
    \ap_CS_fsm[7]_i_1 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\exitcond_flatten_reg_357_reg_n_0_[0] ),
        .I3(canny_edges_data_str_empty_n),
        .I4(ap_CS_fsm_pp0_stage3),
        .O(ap_NS_fsm[7]));
  LUT5 #(
    .INIT(32'hEAFFEAEA)) 
    \ap_CS_fsm[8]_i_1 
       (.I0(\ap_CS_fsm[8]_i_2_n_0 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_NS_fsm360_out),
        .I3(Loop_2_proc_U0_ap_done),
        .I4(ap_CS_fsm_state11),
        .O(ap_NS_fsm[8]));
  LUT6 #(
    .INIT(64'h0000000020202000)) 
    \ap_CS_fsm[8]_i_2 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_reg_pp0_iter1_exitcond_flatten_reg_357),
        .I4(out_stream_last_V_1_ack_in),
        .I5(ap_block_pp0_stage2_11001),
        .O(\ap_CS_fsm[8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \ap_CS_fsm[8]_i_3 
       (.I0(ap_condition_pp0_exit_iter0_state5),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(ap_NS_fsm360_out));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg[0]_0 ),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg[1]_0 ),
        .Q(\ap_CS_fsm_reg_n_0_[1] ),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[1] ),
        .Q(\ap_CS_fsm_reg_n_0_[2] ),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[2] ),
        .Q(ap_CS_fsm_state4),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_pp0_stage1),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_pp0_stage2),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_pp0_stage3),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_state11),
        .R(SS));
  LUT6 #(
    .INIT(64'hE000E0E0E0E0E0E0)) 
    ap_enable_reg_pp0_iter0_i_1__6
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_state4),
        .I2(ap_rst_n),
        .I3(ap_block_pp0_stage0_11001),
        .I4(ap_condition_pp0_exit_iter0_state5),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(ap_enable_reg_pp0_iter0_i_1__6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__6_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000C0A0A000C0)) 
    ap_enable_reg_pp0_iter1_i_1__6
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(ap_rst_n),
        .I3(ap_CS_fsm_state4),
        .I4(ap_enable_reg_pp0_iter12),
        .I5(ap_condition_pp0_exit_iter0_state5),
        .O(ap_enable_reg_pp0_iter1_i_1__6_n_0));
  LUT6 #(
    .INIT(64'h3333323322222222)) 
    ap_enable_reg_pp0_iter1_i_2__1
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(ap_block_pp0_stage2_11001),
        .I2(out_stream_last_V_1_ack_in),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(ap_reg_pp0_iter1_exitcond_flatten_reg_357),
        .I5(ap_CS_fsm_pp0_stage1),
        .O(ap_enable_reg_pp0_iter12));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__6_n_0),
        .Q(ap_enable_reg_pp0_iter1_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF7FFF5F5A0A0A0A0)) 
    \ap_reg_pp0_iter1_exitcond_flatten_reg_357[0]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(out_stream_last_V_1_ack_in),
        .I2(\exitcond_flatten_reg_357_reg_n_0_[0] ),
        .I3(canny_edges_data_str_empty_n),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .I5(ap_reg_pp0_iter1_exitcond_flatten_reg_357),
        .O(\ap_reg_pp0_iter1_exitcond_flatten_reg_357[0]_i_1_n_0 ));
  FDRE \ap_reg_pp0_iter1_exitcond_flatten_reg_357_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_reg_pp0_iter1_exitcond_flatten_reg_357[0]_i_1_n_0 ),
        .Q(ap_reg_pp0_iter1_exitcond_flatten_reg_357),
        .R(1'b0));
  FDRE \bound_reg_352_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_fu_313_p2[0]),
        .Q(bound_reg_352[0]),
        .R(1'b0));
  FDRE \bound_reg_352_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_fu_313_p2[10]),
        .Q(bound_reg_352[10]),
        .R(1'b0));
  FDRE \bound_reg_352_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_fu_313_p2[11]),
        .Q(bound_reg_352[11]),
        .R(1'b0));
  FDRE \bound_reg_352_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_fu_313_p2[12]),
        .Q(bound_reg_352[12]),
        .R(1'b0));
  FDRE \bound_reg_352_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_fu_313_p2[13]),
        .Q(bound_reg_352[13]),
        .R(1'b0));
  FDRE \bound_reg_352_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_fu_313_p2[14]),
        .Q(bound_reg_352[14]),
        .R(1'b0));
  FDRE \bound_reg_352_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_fu_313_p2[15]),
        .Q(bound_reg_352[15]),
        .R(1'b0));
  FDRE \bound_reg_352_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_fu_313_p2[16]),
        .Q(bound_reg_352[16]),
        .R(1'b0));
  FDRE \bound_reg_352_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_fu_313_p2[17]),
        .Q(bound_reg_352[17]),
        .R(1'b0));
  FDRE \bound_reg_352_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_fu_313_p2[18]),
        .Q(bound_reg_352[18]),
        .R(1'b0));
  FDRE \bound_reg_352_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_fu_313_p2[19]),
        .Q(bound_reg_352[19]),
        .R(1'b0));
  FDRE \bound_reg_352_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_fu_313_p2[1]),
        .Q(bound_reg_352[1]),
        .R(1'b0));
  FDRE \bound_reg_352_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_fu_313_p2[2]),
        .Q(bound_reg_352[2]),
        .R(1'b0));
  FDRE \bound_reg_352_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_fu_313_p2[3]),
        .Q(bound_reg_352[3]),
        .R(1'b0));
  FDRE \bound_reg_352_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_fu_313_p2[4]),
        .Q(bound_reg_352[4]),
        .R(1'b0));
  FDRE \bound_reg_352_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_fu_313_p2[5]),
        .Q(bound_reg_352[5]),
        .R(1'b0));
  FDRE \bound_reg_352_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_fu_313_p2[6]),
        .Q(bound_reg_352[6]),
        .R(1'b0));
  FDRE \bound_reg_352_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_fu_313_p2[7]),
        .Q(bound_reg_352[7]),
        .R(1'b0));
  FDRE \bound_reg_352_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_fu_313_p2[8]),
        .Q(bound_reg_352[8]),
        .R(1'b0));
  FDRE \bound_reg_352_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_fu_313_p2[9]),
        .Q(bound_reg_352[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \c_reg_421[0]_i_1 
       (.I0(p_1_rec_i_i_mid2_reg_371[0]),
        .O(c_fu_298_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \c_reg_421[1]_i_1 
       (.I0(p_1_rec_i_i_mid2_reg_371[0]),
        .I1(p_1_rec_i_i_mid2_reg_371[1]),
        .O(c_fu_298_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \c_reg_421[2]_i_1 
       (.I0(p_1_rec_i_i_mid2_reg_371[0]),
        .I1(p_1_rec_i_i_mid2_reg_371[1]),
        .I2(p_1_rec_i_i_mid2_reg_371[2]),
        .O(c_fu_298_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \c_reg_421[3]_i_1 
       (.I0(p_1_rec_i_i_mid2_reg_371[1]),
        .I1(p_1_rec_i_i_mid2_reg_371[0]),
        .I2(p_1_rec_i_i_mid2_reg_371[2]),
        .I3(p_1_rec_i_i_mid2_reg_371[3]),
        .O(c_fu_298_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \c_reg_421[4]_i_1 
       (.I0(p_1_rec_i_i_mid2_reg_371[2]),
        .I1(p_1_rec_i_i_mid2_reg_371[0]),
        .I2(p_1_rec_i_i_mid2_reg_371[1]),
        .I3(p_1_rec_i_i_mid2_reg_371[3]),
        .I4(p_1_rec_i_i_mid2_reg_371[4]),
        .O(c_fu_298_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \c_reg_421[5]_i_1 
       (.I0(p_1_rec_i_i_mid2_reg_371[3]),
        .I1(p_1_rec_i_i_mid2_reg_371[1]),
        .I2(p_1_rec_i_i_mid2_reg_371[0]),
        .I3(p_1_rec_i_i_mid2_reg_371[2]),
        .I4(p_1_rec_i_i_mid2_reg_371[4]),
        .I5(p_1_rec_i_i_mid2_reg_371[5]),
        .O(c_fu_298_p2[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \c_reg_421[6]_i_1 
       (.I0(\c_reg_421[8]_i_2_n_0 ),
        .I1(p_1_rec_i_i_mid2_reg_371[6]),
        .O(c_fu_298_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \c_reg_421[7]_i_1 
       (.I0(\c_reg_421[8]_i_2_n_0 ),
        .I1(p_1_rec_i_i_mid2_reg_371[6]),
        .I2(p_1_rec_i_i_mid2_reg_371[7]),
        .O(c_fu_298_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \c_reg_421[8]_i_1 
       (.I0(p_1_rec_i_i_mid2_reg_371[6]),
        .I1(\c_reg_421[8]_i_2_n_0 ),
        .I2(p_1_rec_i_i_mid2_reg_371[7]),
        .I3(p_1_rec_i_i_mid2_reg_371[8]),
        .O(c_fu_298_p2[8]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \c_reg_421[8]_i_2 
       (.I0(p_1_rec_i_i_mid2_reg_371[5]),
        .I1(p_1_rec_i_i_mid2_reg_371[3]),
        .I2(p_1_rec_i_i_mid2_reg_371[1]),
        .I3(p_1_rec_i_i_mid2_reg_371[0]),
        .I4(p_1_rec_i_i_mid2_reg_371[2]),
        .I5(p_1_rec_i_i_mid2_reg_371[4]),
        .O(\c_reg_421[8]_i_2_n_0 ));
  FDRE \c_reg_421_reg[0] 
       (.C(ap_clk),
        .CE(c_reg_4210),
        .D(c_fu_298_p2[0]),
        .Q(c_reg_421[0]),
        .R(1'b0));
  FDRE \c_reg_421_reg[1] 
       (.C(ap_clk),
        .CE(c_reg_4210),
        .D(c_fu_298_p2[1]),
        .Q(c_reg_421[1]),
        .R(1'b0));
  FDRE \c_reg_421_reg[2] 
       (.C(ap_clk),
        .CE(c_reg_4210),
        .D(c_fu_298_p2[2]),
        .Q(c_reg_421[2]),
        .R(1'b0));
  FDRE \c_reg_421_reg[3] 
       (.C(ap_clk),
        .CE(c_reg_4210),
        .D(c_fu_298_p2[3]),
        .Q(c_reg_421[3]),
        .R(1'b0));
  FDRE \c_reg_421_reg[4] 
       (.C(ap_clk),
        .CE(c_reg_4210),
        .D(c_fu_298_p2[4]),
        .Q(c_reg_421[4]),
        .R(1'b0));
  FDRE \c_reg_421_reg[5] 
       (.C(ap_clk),
        .CE(c_reg_4210),
        .D(c_fu_298_p2[5]),
        .Q(c_reg_421[5]),
        .R(1'b0));
  FDRE \c_reg_421_reg[6] 
       (.C(ap_clk),
        .CE(c_reg_4210),
        .D(c_fu_298_p2[6]),
        .Q(c_reg_421[6]),
        .R(1'b0));
  FDRE \c_reg_421_reg[7] 
       (.C(ap_clk),
        .CE(c_reg_4210),
        .D(c_fu_298_p2[7]),
        .Q(c_reg_421[7]),
        .R(1'b0));
  FDRE \c_reg_421_reg[8] 
       (.C(ap_clk),
        .CE(c_reg_4210),
        .D(c_fu_298_p2[8]),
        .Q(c_reg_421[8]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canny_edge_mul_muqcK canny_edge_mul_muqcK_U69
       (.D(grp_fu_313_p2),
        .Q(Q),
        .ap_clk(ap_clk),
        .p_reg_reg(col_packets_cast_loc_1_reg_319));
  LUT3 #(
    .INIT(8'h80)) 
    \col_packets_cast_loc_1_reg_319[8]_i_1 
       (.I0(\ap_CS_fsm_reg[0]_0 ),
        .I1(Duplicate_U0_ap_start),
        .I2(col_packets_cast_loc_empty_n),
        .O(E));
  FDRE \col_packets_cast_loc_1_reg_319_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(out[0]),
        .Q(col_packets_cast_loc_1_reg_319[0]),
        .R(1'b0));
  FDRE \col_packets_cast_loc_1_reg_319_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(out[1]),
        .Q(col_packets_cast_loc_1_reg_319[1]),
        .R(1'b0));
  FDRE \col_packets_cast_loc_1_reg_319_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(out[2]),
        .Q(col_packets_cast_loc_1_reg_319[2]),
        .R(1'b0));
  FDRE \col_packets_cast_loc_1_reg_319_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(out[3]),
        .Q(col_packets_cast_loc_1_reg_319[3]),
        .R(1'b0));
  FDRE \col_packets_cast_loc_1_reg_319_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(out[4]),
        .Q(col_packets_cast_loc_1_reg_319[4]),
        .R(1'b0));
  FDRE \col_packets_cast_loc_1_reg_319_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(out[5]),
        .Q(col_packets_cast_loc_1_reg_319[5]),
        .R(1'b0));
  FDRE \col_packets_cast_loc_1_reg_319_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(out[6]),
        .Q(col_packets_cast_loc_1_reg_319[6]),
        .R(1'b0));
  FDRE \col_packets_cast_loc_1_reg_319_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(out[7]),
        .Q(col_packets_cast_loc_1_reg_319[7]),
        .R(1'b0));
  FDRE \col_packets_cast_loc_1_reg_319_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(out[8]),
        .Q(col_packets_cast_loc_1_reg_319[8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \exitcond7_reg_366[0]_i_2 
       (.I0(ap_phi_mux_p_1_rec_i_i_phi_fu_165_p4[6]),
        .I1(col_packets_cast_loc_1_reg_319[6]),
        .I2(col_packets_cast_loc_1_reg_319[8]),
        .I3(ap_phi_mux_p_1_rec_i_i_phi_fu_165_p4[8]),
        .I4(col_packets_cast_loc_1_reg_319[7]),
        .I5(ap_phi_mux_p_1_rec_i_i_phi_fu_165_p4[7]),
        .O(\exitcond7_reg_366[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \exitcond7_reg_366[0]_i_3 
       (.I0(ap_phi_mux_p_1_rec_i_i_phi_fu_165_p4[3]),
        .I1(col_packets_cast_loc_1_reg_319[3]),
        .I2(col_packets_cast_loc_1_reg_319[5]),
        .I3(ap_phi_mux_p_1_rec_i_i_phi_fu_165_p4[5]),
        .I4(col_packets_cast_loc_1_reg_319[4]),
        .I5(ap_phi_mux_p_1_rec_i_i_phi_fu_165_p4[4]),
        .O(\exitcond7_reg_366[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \exitcond7_reg_366[0]_i_4 
       (.I0(ap_phi_mux_p_1_rec_i_i_phi_fu_165_p4[0]),
        .I1(col_packets_cast_loc_1_reg_319[0]),
        .I2(col_packets_cast_loc_1_reg_319[2]),
        .I3(ap_phi_mux_p_1_rec_i_i_phi_fu_165_p4[2]),
        .I4(col_packets_cast_loc_1_reg_319[1]),
        .I5(ap_phi_mux_p_1_rec_i_i_phi_fu_165_p4[1]),
        .O(\exitcond7_reg_366[0]_i_4_n_0 ));
  FDRE \exitcond7_reg_366_reg[0] 
       (.C(ap_clk),
        .CE(exitcond7_reg_3660),
        .D(p_0_in),
        .Q(exitcond7_reg_366),
        .R(1'b0));
  CARRY4 \exitcond7_reg_366_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\NLW_exitcond7_reg_366_reg[0]_i_1_CO_UNCONNECTED [3],p_0_in,\exitcond7_reg_366_reg[0]_i_1_n_2 ,\exitcond7_reg_366_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b1,1'b1}),
        .O(\NLW_exitcond7_reg_366_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,\exitcond7_reg_366[0]_i_2_n_0 ,\exitcond7_reg_366[0]_i_3_n_0 ,\exitcond7_reg_366[0]_i_4_n_0 }));
  LUT6 #(
    .INIT(64'hBB80BB00BB88BB88)) 
    \exitcond_flatten_reg_357[0]_i_1 
       (.I0(ap_condition_pp0_exit_iter0_state5),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(out_stream_last_V_1_ack_in),
        .I3(\exitcond_flatten_reg_357_reg_n_0_[0] ),
        .I4(canny_edges_data_str_empty_n),
        .I5(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(\exitcond_flatten_reg_357[0]_i_1_n_0 ));
  FDRE \exitcond_flatten_reg_357_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_flatten_reg_357[0]_i_1_n_0 ),
        .Q(\exitcond_flatten_reg_357_reg_n_0_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8880880088888888)) 
    \indvar_flatten_next_reg_361[0]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(out_stream_last_V_1_ack_in),
        .I3(\exitcond_flatten_reg_357_reg_n_0_[0] ),
        .I4(canny_edges_data_str_empty_n),
        .I5(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(\indvar_flatten_next_reg_361[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \indvar_flatten_next_reg_361[0]_i_3 
       (.I0(indvar_flatten_next_reg_361_reg[3]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\exitcond_flatten_reg_357_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(\indvar_flatten_reg_139_reg_n_0_[3] ),
        .O(\indvar_flatten_next_reg_361[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \indvar_flatten_next_reg_361[0]_i_4 
       (.I0(indvar_flatten_next_reg_361_reg[2]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\exitcond_flatten_reg_357_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(\indvar_flatten_reg_139_reg_n_0_[2] ),
        .O(\indvar_flatten_next_reg_361[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \indvar_flatten_next_reg_361[0]_i_5 
       (.I0(indvar_flatten_next_reg_361_reg[1]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\exitcond_flatten_reg_357_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(\indvar_flatten_reg_139_reg_n_0_[1] ),
        .O(\indvar_flatten_next_reg_361[0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h51555D55)) 
    \indvar_flatten_next_reg_361[0]_i_6 
       (.I0(\indvar_flatten_reg_139_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\exitcond_flatten_reg_357_reg_n_0_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(indvar_flatten_next_reg_361_reg[0]),
        .O(\indvar_flatten_next_reg_361[0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \indvar_flatten_next_reg_361[12]_i_2 
       (.I0(indvar_flatten_next_reg_361_reg[15]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\exitcond_flatten_reg_357_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(\indvar_flatten_reg_139_reg_n_0_[15] ),
        .O(\indvar_flatten_next_reg_361[12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \indvar_flatten_next_reg_361[12]_i_3 
       (.I0(indvar_flatten_next_reg_361_reg[14]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\exitcond_flatten_reg_357_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(\indvar_flatten_reg_139_reg_n_0_[14] ),
        .O(\indvar_flatten_next_reg_361[12]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \indvar_flatten_next_reg_361[12]_i_4 
       (.I0(indvar_flatten_next_reg_361_reg[13]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\exitcond_flatten_reg_357_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(\indvar_flatten_reg_139_reg_n_0_[13] ),
        .O(\indvar_flatten_next_reg_361[12]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \indvar_flatten_next_reg_361[12]_i_5 
       (.I0(indvar_flatten_next_reg_361_reg[12]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\exitcond_flatten_reg_357_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(\indvar_flatten_reg_139_reg_n_0_[12] ),
        .O(\indvar_flatten_next_reg_361[12]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \indvar_flatten_next_reg_361[16]_i_2 
       (.I0(indvar_flatten_next_reg_361_reg[19]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\exitcond_flatten_reg_357_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(\indvar_flatten_reg_139_reg_n_0_[19] ),
        .O(\indvar_flatten_next_reg_361[16]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \indvar_flatten_next_reg_361[16]_i_3 
       (.I0(indvar_flatten_next_reg_361_reg[18]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\exitcond_flatten_reg_357_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(\indvar_flatten_reg_139_reg_n_0_[18] ),
        .O(\indvar_flatten_next_reg_361[16]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \indvar_flatten_next_reg_361[16]_i_4 
       (.I0(indvar_flatten_next_reg_361_reg[17]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\exitcond_flatten_reg_357_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(\indvar_flatten_reg_139_reg_n_0_[17] ),
        .O(\indvar_flatten_next_reg_361[16]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \indvar_flatten_next_reg_361[16]_i_5 
       (.I0(indvar_flatten_next_reg_361_reg[16]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\exitcond_flatten_reg_357_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(\indvar_flatten_reg_139_reg_n_0_[16] ),
        .O(\indvar_flatten_next_reg_361[16]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \indvar_flatten_next_reg_361[4]_i_2 
       (.I0(indvar_flatten_next_reg_361_reg[7]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\exitcond_flatten_reg_357_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(\indvar_flatten_reg_139_reg_n_0_[7] ),
        .O(\indvar_flatten_next_reg_361[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \indvar_flatten_next_reg_361[4]_i_3 
       (.I0(indvar_flatten_next_reg_361_reg[6]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\exitcond_flatten_reg_357_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(\indvar_flatten_reg_139_reg_n_0_[6] ),
        .O(\indvar_flatten_next_reg_361[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \indvar_flatten_next_reg_361[4]_i_4 
       (.I0(indvar_flatten_next_reg_361_reg[5]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\exitcond_flatten_reg_357_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(\indvar_flatten_reg_139_reg_n_0_[5] ),
        .O(\indvar_flatten_next_reg_361[4]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \indvar_flatten_next_reg_361[4]_i_5 
       (.I0(indvar_flatten_next_reg_361_reg[4]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\exitcond_flatten_reg_357_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(\indvar_flatten_reg_139_reg_n_0_[4] ),
        .O(\indvar_flatten_next_reg_361[4]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \indvar_flatten_next_reg_361[8]_i_2 
       (.I0(indvar_flatten_next_reg_361_reg[11]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\exitcond_flatten_reg_357_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(\indvar_flatten_reg_139_reg_n_0_[11] ),
        .O(\indvar_flatten_next_reg_361[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \indvar_flatten_next_reg_361[8]_i_3 
       (.I0(indvar_flatten_next_reg_361_reg[10]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\exitcond_flatten_reg_357_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(\indvar_flatten_reg_139_reg_n_0_[10] ),
        .O(\indvar_flatten_next_reg_361[8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \indvar_flatten_next_reg_361[8]_i_4 
       (.I0(indvar_flatten_next_reg_361_reg[9]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\exitcond_flatten_reg_357_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(\indvar_flatten_reg_139_reg_n_0_[9] ),
        .O(\indvar_flatten_next_reg_361[8]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \indvar_flatten_next_reg_361[8]_i_5 
       (.I0(indvar_flatten_next_reg_361_reg[8]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\exitcond_flatten_reg_357_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(\indvar_flatten_reg_139_reg_n_0_[8] ),
        .O(\indvar_flatten_next_reg_361[8]_i_5_n_0 ));
  FDRE \indvar_flatten_next_reg_361_reg[0] 
       (.C(ap_clk),
        .CE(\indvar_flatten_next_reg_361[0]_i_1_n_0 ),
        .D(\indvar_flatten_next_reg_361_reg[0]_i_2_n_7 ),
        .Q(indvar_flatten_next_reg_361_reg[0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_next_reg_361_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\indvar_flatten_next_reg_361_reg[0]_i_2_n_0 ,\indvar_flatten_next_reg_361_reg[0]_i_2_n_1 ,\indvar_flatten_next_reg_361_reg[0]_i_2_n_2 ,\indvar_flatten_next_reg_361_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\indvar_flatten_next_reg_361_reg[0]_i_2_n_4 ,\indvar_flatten_next_reg_361_reg[0]_i_2_n_5 ,\indvar_flatten_next_reg_361_reg[0]_i_2_n_6 ,\indvar_flatten_next_reg_361_reg[0]_i_2_n_7 }),
        .S({\indvar_flatten_next_reg_361[0]_i_3_n_0 ,\indvar_flatten_next_reg_361[0]_i_4_n_0 ,\indvar_flatten_next_reg_361[0]_i_5_n_0 ,\indvar_flatten_next_reg_361[0]_i_6_n_0 }));
  FDRE \indvar_flatten_next_reg_361_reg[10] 
       (.C(ap_clk),
        .CE(\indvar_flatten_next_reg_361[0]_i_1_n_0 ),
        .D(\indvar_flatten_next_reg_361_reg[8]_i_1_n_5 ),
        .Q(indvar_flatten_next_reg_361_reg[10]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_361_reg[11] 
       (.C(ap_clk),
        .CE(\indvar_flatten_next_reg_361[0]_i_1_n_0 ),
        .D(\indvar_flatten_next_reg_361_reg[8]_i_1_n_4 ),
        .Q(indvar_flatten_next_reg_361_reg[11]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_361_reg[12] 
       (.C(ap_clk),
        .CE(\indvar_flatten_next_reg_361[0]_i_1_n_0 ),
        .D(\indvar_flatten_next_reg_361_reg[12]_i_1_n_7 ),
        .Q(indvar_flatten_next_reg_361_reg[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_next_reg_361_reg[12]_i_1 
       (.CI(\indvar_flatten_next_reg_361_reg[8]_i_1_n_0 ),
        .CO({\indvar_flatten_next_reg_361_reg[12]_i_1_n_0 ,\indvar_flatten_next_reg_361_reg[12]_i_1_n_1 ,\indvar_flatten_next_reg_361_reg[12]_i_1_n_2 ,\indvar_flatten_next_reg_361_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_next_reg_361_reg[12]_i_1_n_4 ,\indvar_flatten_next_reg_361_reg[12]_i_1_n_5 ,\indvar_flatten_next_reg_361_reg[12]_i_1_n_6 ,\indvar_flatten_next_reg_361_reg[12]_i_1_n_7 }),
        .S({\indvar_flatten_next_reg_361[12]_i_2_n_0 ,\indvar_flatten_next_reg_361[12]_i_3_n_0 ,\indvar_flatten_next_reg_361[12]_i_4_n_0 ,\indvar_flatten_next_reg_361[12]_i_5_n_0 }));
  FDRE \indvar_flatten_next_reg_361_reg[13] 
       (.C(ap_clk),
        .CE(\indvar_flatten_next_reg_361[0]_i_1_n_0 ),
        .D(\indvar_flatten_next_reg_361_reg[12]_i_1_n_6 ),
        .Q(indvar_flatten_next_reg_361_reg[13]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_361_reg[14] 
       (.C(ap_clk),
        .CE(\indvar_flatten_next_reg_361[0]_i_1_n_0 ),
        .D(\indvar_flatten_next_reg_361_reg[12]_i_1_n_5 ),
        .Q(indvar_flatten_next_reg_361_reg[14]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_361_reg[15] 
       (.C(ap_clk),
        .CE(\indvar_flatten_next_reg_361[0]_i_1_n_0 ),
        .D(\indvar_flatten_next_reg_361_reg[12]_i_1_n_4 ),
        .Q(indvar_flatten_next_reg_361_reg[15]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_361_reg[16] 
       (.C(ap_clk),
        .CE(\indvar_flatten_next_reg_361[0]_i_1_n_0 ),
        .D(\indvar_flatten_next_reg_361_reg[16]_i_1_n_7 ),
        .Q(indvar_flatten_next_reg_361_reg[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_next_reg_361_reg[16]_i_1 
       (.CI(\indvar_flatten_next_reg_361_reg[12]_i_1_n_0 ),
        .CO({\NLW_indvar_flatten_next_reg_361_reg[16]_i_1_CO_UNCONNECTED [3],\indvar_flatten_next_reg_361_reg[16]_i_1_n_1 ,\indvar_flatten_next_reg_361_reg[16]_i_1_n_2 ,\indvar_flatten_next_reg_361_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_next_reg_361_reg[16]_i_1_n_4 ,\indvar_flatten_next_reg_361_reg[16]_i_1_n_5 ,\indvar_flatten_next_reg_361_reg[16]_i_1_n_6 ,\indvar_flatten_next_reg_361_reg[16]_i_1_n_7 }),
        .S({\indvar_flatten_next_reg_361[16]_i_2_n_0 ,\indvar_flatten_next_reg_361[16]_i_3_n_0 ,\indvar_flatten_next_reg_361[16]_i_4_n_0 ,\indvar_flatten_next_reg_361[16]_i_5_n_0 }));
  FDRE \indvar_flatten_next_reg_361_reg[17] 
       (.C(ap_clk),
        .CE(\indvar_flatten_next_reg_361[0]_i_1_n_0 ),
        .D(\indvar_flatten_next_reg_361_reg[16]_i_1_n_6 ),
        .Q(indvar_flatten_next_reg_361_reg[17]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_361_reg[18] 
       (.C(ap_clk),
        .CE(\indvar_flatten_next_reg_361[0]_i_1_n_0 ),
        .D(\indvar_flatten_next_reg_361_reg[16]_i_1_n_5 ),
        .Q(indvar_flatten_next_reg_361_reg[18]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_361_reg[19] 
       (.C(ap_clk),
        .CE(\indvar_flatten_next_reg_361[0]_i_1_n_0 ),
        .D(\indvar_flatten_next_reg_361_reg[16]_i_1_n_4 ),
        .Q(indvar_flatten_next_reg_361_reg[19]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_361_reg[1] 
       (.C(ap_clk),
        .CE(\indvar_flatten_next_reg_361[0]_i_1_n_0 ),
        .D(\indvar_flatten_next_reg_361_reg[0]_i_2_n_6 ),
        .Q(indvar_flatten_next_reg_361_reg[1]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_361_reg[2] 
       (.C(ap_clk),
        .CE(\indvar_flatten_next_reg_361[0]_i_1_n_0 ),
        .D(\indvar_flatten_next_reg_361_reg[0]_i_2_n_5 ),
        .Q(indvar_flatten_next_reg_361_reg[2]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_361_reg[3] 
       (.C(ap_clk),
        .CE(\indvar_flatten_next_reg_361[0]_i_1_n_0 ),
        .D(\indvar_flatten_next_reg_361_reg[0]_i_2_n_4 ),
        .Q(indvar_flatten_next_reg_361_reg[3]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_361_reg[4] 
       (.C(ap_clk),
        .CE(\indvar_flatten_next_reg_361[0]_i_1_n_0 ),
        .D(\indvar_flatten_next_reg_361_reg[4]_i_1_n_7 ),
        .Q(indvar_flatten_next_reg_361_reg[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_next_reg_361_reg[4]_i_1 
       (.CI(\indvar_flatten_next_reg_361_reg[0]_i_2_n_0 ),
        .CO({\indvar_flatten_next_reg_361_reg[4]_i_1_n_0 ,\indvar_flatten_next_reg_361_reg[4]_i_1_n_1 ,\indvar_flatten_next_reg_361_reg[4]_i_1_n_2 ,\indvar_flatten_next_reg_361_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_next_reg_361_reg[4]_i_1_n_4 ,\indvar_flatten_next_reg_361_reg[4]_i_1_n_5 ,\indvar_flatten_next_reg_361_reg[4]_i_1_n_6 ,\indvar_flatten_next_reg_361_reg[4]_i_1_n_7 }),
        .S({\indvar_flatten_next_reg_361[4]_i_2_n_0 ,\indvar_flatten_next_reg_361[4]_i_3_n_0 ,\indvar_flatten_next_reg_361[4]_i_4_n_0 ,\indvar_flatten_next_reg_361[4]_i_5_n_0 }));
  FDRE \indvar_flatten_next_reg_361_reg[5] 
       (.C(ap_clk),
        .CE(\indvar_flatten_next_reg_361[0]_i_1_n_0 ),
        .D(\indvar_flatten_next_reg_361_reg[4]_i_1_n_6 ),
        .Q(indvar_flatten_next_reg_361_reg[5]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_361_reg[6] 
       (.C(ap_clk),
        .CE(\indvar_flatten_next_reg_361[0]_i_1_n_0 ),
        .D(\indvar_flatten_next_reg_361_reg[4]_i_1_n_5 ),
        .Q(indvar_flatten_next_reg_361_reg[6]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_361_reg[7] 
       (.C(ap_clk),
        .CE(\indvar_flatten_next_reg_361[0]_i_1_n_0 ),
        .D(\indvar_flatten_next_reg_361_reg[4]_i_1_n_4 ),
        .Q(indvar_flatten_next_reg_361_reg[7]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_361_reg[8] 
       (.C(ap_clk),
        .CE(\indvar_flatten_next_reg_361[0]_i_1_n_0 ),
        .D(\indvar_flatten_next_reg_361_reg[8]_i_1_n_7 ),
        .Q(indvar_flatten_next_reg_361_reg[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_next_reg_361_reg[8]_i_1 
       (.CI(\indvar_flatten_next_reg_361_reg[4]_i_1_n_0 ),
        .CO({\indvar_flatten_next_reg_361_reg[8]_i_1_n_0 ,\indvar_flatten_next_reg_361_reg[8]_i_1_n_1 ,\indvar_flatten_next_reg_361_reg[8]_i_1_n_2 ,\indvar_flatten_next_reg_361_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_next_reg_361_reg[8]_i_1_n_4 ,\indvar_flatten_next_reg_361_reg[8]_i_1_n_5 ,\indvar_flatten_next_reg_361_reg[8]_i_1_n_6 ,\indvar_flatten_next_reg_361_reg[8]_i_1_n_7 }),
        .S({\indvar_flatten_next_reg_361[8]_i_2_n_0 ,\indvar_flatten_next_reg_361[8]_i_3_n_0 ,\indvar_flatten_next_reg_361[8]_i_4_n_0 ,\indvar_flatten_next_reg_361[8]_i_5_n_0 }));
  FDRE \indvar_flatten_next_reg_361_reg[9] 
       (.C(ap_clk),
        .CE(\indvar_flatten_next_reg_361[0]_i_1_n_0 ),
        .D(\indvar_flatten_next_reg_361_reg[8]_i_1_n_6 ),
        .Q(indvar_flatten_next_reg_361_reg[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAA2AAAAAAAAAAAAA)) 
    \indvar_flatten_reg_139[19]_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(canny_edges_data_str_empty_n),
        .I3(\exitcond_flatten_reg_357_reg_n_0_[0] ),
        .I4(out_stream_last_V_1_ack_in),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(indvar_flatten_reg_139));
  LUT5 #(
    .INIT(32'h08000000)) 
    \indvar_flatten_reg_139[19]_i_2 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(out_stream_last_V_1_ack_in),
        .I2(\exitcond_flatten_reg_357_reg_n_0_[0] ),
        .I3(canny_edges_data_str_empty_n),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(\indvar_flatten_reg_139[19]_i_2_n_0 ));
  FDRE \indvar_flatten_reg_139_reg[0] 
       (.C(ap_clk),
        .CE(\indvar_flatten_reg_139[19]_i_2_n_0 ),
        .D(indvar_flatten_next_reg_361_reg[0]),
        .Q(\indvar_flatten_reg_139_reg_n_0_[0] ),
        .R(indvar_flatten_reg_139));
  FDRE \indvar_flatten_reg_139_reg[10] 
       (.C(ap_clk),
        .CE(\indvar_flatten_reg_139[19]_i_2_n_0 ),
        .D(indvar_flatten_next_reg_361_reg[10]),
        .Q(\indvar_flatten_reg_139_reg_n_0_[10] ),
        .R(indvar_flatten_reg_139));
  FDRE \indvar_flatten_reg_139_reg[11] 
       (.C(ap_clk),
        .CE(\indvar_flatten_reg_139[19]_i_2_n_0 ),
        .D(indvar_flatten_next_reg_361_reg[11]),
        .Q(\indvar_flatten_reg_139_reg_n_0_[11] ),
        .R(indvar_flatten_reg_139));
  FDRE \indvar_flatten_reg_139_reg[12] 
       (.C(ap_clk),
        .CE(\indvar_flatten_reg_139[19]_i_2_n_0 ),
        .D(indvar_flatten_next_reg_361_reg[12]),
        .Q(\indvar_flatten_reg_139_reg_n_0_[12] ),
        .R(indvar_flatten_reg_139));
  FDRE \indvar_flatten_reg_139_reg[13] 
       (.C(ap_clk),
        .CE(\indvar_flatten_reg_139[19]_i_2_n_0 ),
        .D(indvar_flatten_next_reg_361_reg[13]),
        .Q(\indvar_flatten_reg_139_reg_n_0_[13] ),
        .R(indvar_flatten_reg_139));
  FDRE \indvar_flatten_reg_139_reg[14] 
       (.C(ap_clk),
        .CE(\indvar_flatten_reg_139[19]_i_2_n_0 ),
        .D(indvar_flatten_next_reg_361_reg[14]),
        .Q(\indvar_flatten_reg_139_reg_n_0_[14] ),
        .R(indvar_flatten_reg_139));
  FDRE \indvar_flatten_reg_139_reg[15] 
       (.C(ap_clk),
        .CE(\indvar_flatten_reg_139[19]_i_2_n_0 ),
        .D(indvar_flatten_next_reg_361_reg[15]),
        .Q(\indvar_flatten_reg_139_reg_n_0_[15] ),
        .R(indvar_flatten_reg_139));
  FDRE \indvar_flatten_reg_139_reg[16] 
       (.C(ap_clk),
        .CE(\indvar_flatten_reg_139[19]_i_2_n_0 ),
        .D(indvar_flatten_next_reg_361_reg[16]),
        .Q(\indvar_flatten_reg_139_reg_n_0_[16] ),
        .R(indvar_flatten_reg_139));
  FDRE \indvar_flatten_reg_139_reg[17] 
       (.C(ap_clk),
        .CE(\indvar_flatten_reg_139[19]_i_2_n_0 ),
        .D(indvar_flatten_next_reg_361_reg[17]),
        .Q(\indvar_flatten_reg_139_reg_n_0_[17] ),
        .R(indvar_flatten_reg_139));
  FDRE \indvar_flatten_reg_139_reg[18] 
       (.C(ap_clk),
        .CE(\indvar_flatten_reg_139[19]_i_2_n_0 ),
        .D(indvar_flatten_next_reg_361_reg[18]),
        .Q(\indvar_flatten_reg_139_reg_n_0_[18] ),
        .R(indvar_flatten_reg_139));
  FDRE \indvar_flatten_reg_139_reg[19] 
       (.C(ap_clk),
        .CE(\indvar_flatten_reg_139[19]_i_2_n_0 ),
        .D(indvar_flatten_next_reg_361_reg[19]),
        .Q(\indvar_flatten_reg_139_reg_n_0_[19] ),
        .R(indvar_flatten_reg_139));
  FDRE \indvar_flatten_reg_139_reg[1] 
       (.C(ap_clk),
        .CE(\indvar_flatten_reg_139[19]_i_2_n_0 ),
        .D(indvar_flatten_next_reg_361_reg[1]),
        .Q(\indvar_flatten_reg_139_reg_n_0_[1] ),
        .R(indvar_flatten_reg_139));
  FDRE \indvar_flatten_reg_139_reg[2] 
       (.C(ap_clk),
        .CE(\indvar_flatten_reg_139[19]_i_2_n_0 ),
        .D(indvar_flatten_next_reg_361_reg[2]),
        .Q(\indvar_flatten_reg_139_reg_n_0_[2] ),
        .R(indvar_flatten_reg_139));
  FDRE \indvar_flatten_reg_139_reg[3] 
       (.C(ap_clk),
        .CE(\indvar_flatten_reg_139[19]_i_2_n_0 ),
        .D(indvar_flatten_next_reg_361_reg[3]),
        .Q(\indvar_flatten_reg_139_reg_n_0_[3] ),
        .R(indvar_flatten_reg_139));
  FDRE \indvar_flatten_reg_139_reg[4] 
       (.C(ap_clk),
        .CE(\indvar_flatten_reg_139[19]_i_2_n_0 ),
        .D(indvar_flatten_next_reg_361_reg[4]),
        .Q(\indvar_flatten_reg_139_reg_n_0_[4] ),
        .R(indvar_flatten_reg_139));
  FDRE \indvar_flatten_reg_139_reg[5] 
       (.C(ap_clk),
        .CE(\indvar_flatten_reg_139[19]_i_2_n_0 ),
        .D(indvar_flatten_next_reg_361_reg[5]),
        .Q(\indvar_flatten_reg_139_reg_n_0_[5] ),
        .R(indvar_flatten_reg_139));
  FDRE \indvar_flatten_reg_139_reg[6] 
       (.C(ap_clk),
        .CE(\indvar_flatten_reg_139[19]_i_2_n_0 ),
        .D(indvar_flatten_next_reg_361_reg[6]),
        .Q(\indvar_flatten_reg_139_reg_n_0_[6] ),
        .R(indvar_flatten_reg_139));
  FDRE \indvar_flatten_reg_139_reg[7] 
       (.C(ap_clk),
        .CE(\indvar_flatten_reg_139[19]_i_2_n_0 ),
        .D(indvar_flatten_next_reg_361_reg[7]),
        .Q(\indvar_flatten_reg_139_reg_n_0_[7] ),
        .R(indvar_flatten_reg_139));
  FDRE \indvar_flatten_reg_139_reg[8] 
       (.C(ap_clk),
        .CE(\indvar_flatten_reg_139[19]_i_2_n_0 ),
        .D(indvar_flatten_next_reg_361_reg[8]),
        .Q(\indvar_flatten_reg_139_reg_n_0_[8] ),
        .R(indvar_flatten_reg_139));
  FDRE \indvar_flatten_reg_139_reg[9] 
       (.C(ap_clk),
        .CE(\indvar_flatten_reg_139[19]_i_2_n_0 ),
        .D(indvar_flatten_next_reg_361_reg[9]),
        .Q(\indvar_flatten_reg_139_reg_n_0_[9] ),
        .R(indvar_flatten_reg_139));
  LUT5 #(
    .INIT(32'h00800000)) 
    int_ap_idle_i_3
       (.I0(\ap_CS_fsm_reg[0]_0 ),
        .I1(Loop_1_proc_U0_ap_idle),
        .I2(int_ap_idle_reg),
        .I3(Duplicate_U0_ap_start),
        .I4(int_ap_idle_reg_0),
        .O(\ap_CS_fsm_reg[0]_1 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \int_isr[0]_i_3 
       (.I0(ap_CS_fsm_state11),
        .I1(out_stream_data_V_1_ack_in),
        .I2(out_stream_user_V_1_ack_in),
        .I3(out_stream_last_V_1_ack_in),
        .O(Loop_2_proc_U0_ap_done));
  LUT6 #(
    .INIT(64'hFFFFFEAAFEAAFEAA)) 
    \mOutPtr[1]_i_4__0 
       (.I0(\indvar_flatten_reg_139[19]_i_2_n_0 ),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(\mOutPtr[1]_i_5_n_0 ),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(out_stream_last_V_tm_reg_4060),
        .O(Loop_2_proc_U0_canny_edges_data_stream_0_V_read));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \mOutPtr[1]_i_5 
       (.I0(\exitcond_flatten_reg_357_reg_n_0_[0] ),
        .I1(canny_edges_data_str_empty_n),
        .I2(ap_enable_reg_pp0_iter0),
        .O(\mOutPtr[1]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_stream_TDATA[0]_INST_0 
       (.I0(out_stream_data_V_1_payload_B[7]),
        .I1(out_stream_data_V_1_payload_A[7]),
        .I2(out_stream_data_V_1_sel),
        .O(out_stream_TDATA[0]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_stream_TDATA[16]_INST_0 
       (.I0(out_stream_data_V_1_payload_B[23]),
        .I1(out_stream_data_V_1_payload_A[23]),
        .I2(out_stream_data_V_1_sel),
        .O(out_stream_TDATA[2]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_stream_TDATA[24]_INST_0 
       (.I0(out_stream_data_V_1_payload_B[31]),
        .I1(out_stream_data_V_1_payload_A[31]),
        .I2(out_stream_data_V_1_sel),
        .O(out_stream_TDATA[3]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_stream_TDATA[8]_INST_0 
       (.I0(out_stream_data_V_1_payload_B[15]),
        .I1(out_stream_data_V_1_payload_A[15]),
        .I2(out_stream_data_V_1_sel),
        .O(out_stream_TDATA[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_stream_TLAST[0]_INST_0 
       (.I0(out_stream_last_V_1_payload_B),
        .I1(out_stream_last_V_1_sel),
        .I2(out_stream_last_V_1_payload_A),
        .O(out_stream_TLAST));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_stream_TUSER[0]_INST_0 
       (.I0(out_stream_user_V_1_payload_B),
        .I1(out_stream_user_V_1_sel),
        .I2(out_stream_user_V_1_payload_A),
        .O(out_stream_TUSER));
  LUT3 #(
    .INIT(8'h0D)) 
    \out_stream_data_V_1_payload_A[31]_i_1 
       (.I0(\out_stream_data_V_1_state_reg_n_0_[0] ),
        .I1(out_stream_data_V_1_ack_in),
        .I2(out_stream_data_V_1_sel_wr),
        .O(\out_stream_data_V_1_payload_A[31]_i_1_n_0 ));
  FDRE \out_stream_data_V_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(\out_stream_data_V_1_payload_A[31]_i_1_n_0 ),
        .D(p_Result_s_fu_303_p5[15]),
        .Q(out_stream_data_V_1_payload_A[15]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(\out_stream_data_V_1_payload_A[31]_i_1_n_0 ),
        .D(p_Result_s_fu_303_p5[23]),
        .Q(out_stream_data_V_1_payload_A[23]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_A_reg[31] 
       (.C(ap_clk),
        .CE(\out_stream_data_V_1_payload_A[31]_i_1_n_0 ),
        .D(D),
        .Q(out_stream_data_V_1_payload_A[31]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(\out_stream_data_V_1_payload_A[31]_i_1_n_0 ),
        .D(p_Result_s_fu_303_p5[7]),
        .Q(out_stream_data_V_1_payload_A[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \out_stream_data_V_1_payload_B[31]_i_1 
       (.I0(out_stream_data_V_1_sel_wr),
        .I1(\out_stream_data_V_1_state_reg_n_0_[0] ),
        .I2(out_stream_data_V_1_ack_in),
        .O(out_stream_data_V_1_load_B));
  FDRE \out_stream_data_V_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_B),
        .D(p_Result_s_fu_303_p5[15]),
        .Q(out_stream_data_V_1_payload_B[15]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_B),
        .D(p_Result_s_fu_303_p5[23]),
        .Q(out_stream_data_V_1_payload_B[23]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_B_reg[31] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_B),
        .D(D),
        .Q(out_stream_data_V_1_payload_B[31]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_B),
        .D(p_Result_s_fu_303_p5[7]),
        .Q(out_stream_data_V_1_payload_B[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'h78)) 
    out_stream_data_V_1_sel_rd_i_1
       (.I0(out_stream_TREADY),
        .I1(\out_stream_data_V_1_state_reg_n_0_[0] ),
        .I2(out_stream_data_V_1_sel),
        .O(out_stream_data_V_1_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    out_stream_data_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_stream_data_V_1_sel_rd_i_1_n_0),
        .Q(out_stream_data_V_1_sel),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'h78)) 
    out_stream_data_V_1_sel_wr_i_1
       (.I0(out_stream_data_V_1_ack_in),
        .I1(\indvar_flatten_reg_139[19]_i_2_n_0 ),
        .I2(out_stream_data_V_1_sel_wr),
        .O(out_stream_data_V_1_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    out_stream_data_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_stream_data_V_1_sel_wr_i_1_n_0),
        .Q(out_stream_data_V_1_sel_wr),
        .R(SS));
  LUT5 #(
    .INIT(32'hA8A80888)) 
    \out_stream_data_V_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(\out_stream_data_V_1_state_reg_n_0_[0] ),
        .I2(out_stream_data_V_1_ack_in),
        .I3(out_stream_TREADY),
        .I4(\indvar_flatten_reg_139[19]_i_2_n_0 ),
        .O(\out_stream_data_V_1_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'hDFCF)) 
    \out_stream_data_V_1_state[1]_i_1 
       (.I0(\indvar_flatten_reg_139[19]_i_2_n_0 ),
        .I1(out_stream_TREADY),
        .I2(\out_stream_data_V_1_state_reg_n_0_[0] ),
        .I3(out_stream_data_V_1_ack_in),
        .O(\out_stream_data_V_1_state[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \out_stream_data_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_stream_data_V_1_state[0]_i_1_n_0 ),
        .Q(\out_stream_data_V_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_stream_data_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_stream_data_V_1_state[1]_i_1_n_0 ),
        .Q(out_stream_data_V_1_ack_in),
        .R(SS));
  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \out_stream_last_V_1_payload_A[0]_i_1 
       (.I0(out_stream_last_V_tm_reg_406),
        .I1(\out_stream_last_V_1_state_reg[0]_0 ),
        .I2(out_stream_last_V_1_ack_in),
        .I3(out_stream_last_V_1_sel_wr),
        .I4(out_stream_last_V_1_payload_A),
        .O(\out_stream_last_V_1_payload_A[0]_i_1_n_0 ));
  FDRE \out_stream_last_V_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_stream_last_V_1_payload_A[0]_i_1_n_0 ),
        .Q(out_stream_last_V_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    \out_stream_last_V_1_payload_B[0]_i_1 
       (.I0(out_stream_last_V_tm_reg_406),
        .I1(out_stream_last_V_1_sel_wr),
        .I2(\out_stream_last_V_1_state_reg[0]_0 ),
        .I3(out_stream_last_V_1_ack_in),
        .I4(out_stream_last_V_1_payload_B),
        .O(\out_stream_last_V_1_payload_B[0]_i_1_n_0 ));
  FDRE \out_stream_last_V_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_stream_last_V_1_payload_B[0]_i_1_n_0 ),
        .Q(out_stream_last_V_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h78)) 
    out_stream_last_V_1_sel_rd_i_1
       (.I0(\out_stream_last_V_1_state_reg[0]_0 ),
        .I1(out_stream_TREADY),
        .I2(out_stream_last_V_1_sel),
        .O(out_stream_last_V_1_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    out_stream_last_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_stream_last_V_1_sel_rd_i_1_n_0),
        .Q(out_stream_last_V_1_sel),
        .R(SS));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    out_stream_last_V_1_sel_wr_i_1
       (.I0(out_stream_last_V_1_ack_in),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\exitcond_flatten_reg_357_reg_n_0_[0] ),
        .I3(canny_edges_data_str_empty_n),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .I5(out_stream_last_V_1_sel_wr),
        .O(out_stream_last_V_1_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    out_stream_last_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_stream_last_V_1_sel_wr_i_1_n_0),
        .Q(out_stream_last_V_1_sel_wr),
        .R(SS));
  LUT5 #(
    .INIT(32'hA8A80888)) 
    \out_stream_last_V_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(\out_stream_last_V_1_state_reg[0]_0 ),
        .I2(out_stream_last_V_1_ack_in),
        .I3(out_stream_TREADY),
        .I4(\indvar_flatten_reg_139[19]_i_2_n_0 ),
        .O(\out_stream_last_V_1_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'hF3FB)) 
    \out_stream_last_V_1_state[1]_i_1 
       (.I0(out_stream_last_V_1_ack_in),
        .I1(\out_stream_last_V_1_state_reg[0]_0 ),
        .I2(out_stream_TREADY),
        .I3(\indvar_flatten_reg_139[19]_i_2_n_0 ),
        .O(\out_stream_last_V_1_state[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \out_stream_last_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_stream_last_V_1_state[0]_i_1_n_0 ),
        .Q(\out_stream_last_V_1_state_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_stream_last_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_stream_last_V_1_state[1]_i_1_n_0 ),
        .Q(out_stream_last_V_1_ack_in),
        .R(SS));
  LUT6 #(
    .INIT(64'hE200FFFFE2000000)) 
    \out_stream_last_V_tm_reg_406[0]_i_1 
       (.I0(tmp_147_i_i_mid1_reg_376),
        .I1(exitcond7_reg_366),
        .I2(tmp_147_i_i3_reg_381),
        .I3(tmp_148_i_i_reg_396),
        .I4(out_stream_last_V_tm_reg_4060),
        .I5(out_stream_last_V_tm_reg_406),
        .O(\out_stream_last_V_tm_reg_406[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0202020202000202)) 
    \out_stream_last_V_tm_reg_406[0]_i_2 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(\exitcond_flatten_reg_357_reg_n_0_[0] ),
        .I2(ap_block_pp0_stage2_11001),
        .I3(out_stream_last_V_1_ack_in),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .I5(ap_reg_pp0_iter1_exitcond_flatten_reg_357),
        .O(out_stream_last_V_tm_reg_4060));
  FDRE \out_stream_last_V_tm_reg_406_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_stream_last_V_tm_reg_406[0]_i_1_n_0 ),
        .Q(out_stream_last_V_tm_reg_406),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \out_stream_user_V_1_payload_A[0]_i_1 
       (.I0(\out_stream_user_V_tm_reg_391_reg_n_0_[0] ),
        .I1(\out_stream_user_V_1_state_reg_n_0_[0] ),
        .I2(out_stream_user_V_1_ack_in),
        .I3(out_stream_user_V_1_sel_wr),
        .I4(out_stream_user_V_1_payload_A),
        .O(\out_stream_user_V_1_payload_A[0]_i_1_n_0 ));
  FDRE \out_stream_user_V_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_stream_user_V_1_payload_A[0]_i_1_n_0 ),
        .Q(out_stream_user_V_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    \out_stream_user_V_1_payload_B[0]_i_1 
       (.I0(\out_stream_user_V_tm_reg_391_reg_n_0_[0] ),
        .I1(out_stream_user_V_1_sel_wr),
        .I2(\out_stream_user_V_1_state_reg_n_0_[0] ),
        .I3(out_stream_user_V_1_ack_in),
        .I4(out_stream_user_V_1_payload_B),
        .O(\out_stream_user_V_1_payload_B[0]_i_1_n_0 ));
  FDRE \out_stream_user_V_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_stream_user_V_1_payload_B[0]_i_1_n_0 ),
        .Q(out_stream_user_V_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'h78)) 
    out_stream_user_V_1_sel_rd_i_1
       (.I0(\out_stream_user_V_1_state_reg_n_0_[0] ),
        .I1(out_stream_TREADY),
        .I2(out_stream_user_V_1_sel),
        .O(out_stream_user_V_1_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    out_stream_user_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_stream_user_V_1_sel_rd_i_1_n_0),
        .Q(out_stream_user_V_1_sel),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'h78)) 
    out_stream_user_V_1_sel_wr_i_1
       (.I0(out_stream_user_V_1_ack_in),
        .I1(\indvar_flatten_reg_139[19]_i_2_n_0 ),
        .I2(out_stream_user_V_1_sel_wr),
        .O(out_stream_user_V_1_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    out_stream_user_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_stream_user_V_1_sel_wr_i_1_n_0),
        .Q(out_stream_user_V_1_sel_wr),
        .R(SS));
  LUT5 #(
    .INIT(32'hA8A80888)) 
    \out_stream_user_V_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(\out_stream_user_V_1_state_reg_n_0_[0] ),
        .I2(out_stream_user_V_1_ack_in),
        .I3(out_stream_TREADY),
        .I4(\indvar_flatten_reg_139[19]_i_2_n_0 ),
        .O(\out_stream_user_V_1_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'hF3FB)) 
    \out_stream_user_V_1_state[1]_i_1 
       (.I0(out_stream_user_V_1_ack_in),
        .I1(\out_stream_user_V_1_state_reg_n_0_[0] ),
        .I2(out_stream_TREADY),
        .I3(\indvar_flatten_reg_139[19]_i_2_n_0 ),
        .O(\out_stream_user_V_1_state[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \out_stream_user_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_stream_user_V_1_state[0]_i_1_n_0 ),
        .Q(\out_stream_user_V_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_stream_user_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_stream_user_V_1_state[1]_i_1_n_0 ),
        .Q(out_stream_user_V_1_ack_in),
        .R(SS));
  LUT6 #(
    .INIT(64'h222222E2E2E222E2)) 
    \out_stream_user_V_tm_reg_391[0]_i_1 
       (.I0(\out_stream_user_V_tm_reg_391_reg_n_0_[0] ),
        .I1(exitcond7_reg_3660),
        .I2(\out_stream_user_V_tm_reg_391[0]_i_2_n_0 ),
        .I3(r2_fu_221_p2[10]),
        .I4(p_0_in),
        .I5(\tmp_116_mid2_v_reg_386_reg[10]_0 [6]),
        .O(\out_stream_user_V_tm_reg_391[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFAFAFFAA66666666)) 
    \out_stream_user_V_tm_reg_391[0]_i_10 
       (.I0(\tmp_116_mid2_v_reg_386_reg[10]_0 [1]),
        .I1(\tmp_116_mid2_v_reg_386_reg[10]_0 [0]),
        .I2(c_reg_421[1]),
        .I3(p_1_rec_i_i_reg_161[1]),
        .I4(ap_phi_mux_indvar_flatten_phi_fu_143_p41),
        .I5(p_0_in),
        .O(tmp_144_i_i_fu_269_p3[1]));
  LUT6 #(
    .INIT(64'hFAFAFFAA66666666)) 
    \out_stream_user_V_tm_reg_391[0]_i_11 
       (.I0(\tmp_116_mid2_v_reg_386_reg[10]_0 [2]),
        .I1(\tmp_147_i_i_mid1_reg_376[0]_i_14_n_0 ),
        .I2(c_reg_421[2]),
        .I3(p_1_rec_i_i_reg_161[2]),
        .I4(ap_phi_mux_indvar_flatten_phi_fu_143_p41),
        .I5(p_0_in),
        .O(tmp_144_i_i_fu_269_p3[2]));
  LUT6 #(
    .INIT(64'hFAFAFFAA66666666)) 
    \out_stream_user_V_tm_reg_391[0]_i_12 
       (.I0(ap_phi_mux_r1_i_i_phi_fu_154_p4[5]),
        .I1(\tmp_116_mid2_v_reg_386[5]_i_2_n_0 ),
        .I2(c_reg_421[5]),
        .I3(p_1_rec_i_i_reg_161[5]),
        .I4(ap_phi_mux_indvar_flatten_phi_fu_143_p41),
        .I5(p_0_in),
        .O(tmp_144_i_i_fu_269_p3[5]));
  LUT6 #(
    .INIT(64'hFAFAFFAA66666666)) 
    \out_stream_user_V_tm_reg_391[0]_i_13 
       (.I0(ap_phi_mux_r1_i_i_phi_fu_154_p4[4]),
        .I1(\tmp_116_mid2_v_reg_386[4]_i_2_n_0 ),
        .I2(c_reg_421[4]),
        .I3(p_1_rec_i_i_reg_161[4]),
        .I4(ap_phi_mux_indvar_flatten_phi_fu_143_p41),
        .I5(p_0_in),
        .O(tmp_144_i_i_fu_269_p3[4]));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \out_stream_user_V_tm_reg_391[0]_i_2 
       (.I0(tmp_144_i_i_fu_269_p3[7]),
        .I1(tmp_144_i_i_fu_269_p3[8]),
        .I2(\out_stream_user_V_tm_reg_391[0]_i_6_n_0 ),
        .I3(p_1_rec_i_i_mid2_fu_213_p3[6]),
        .I4(\tmp_116_mid2_v_reg_386[6]_i_1_n_0 ),
        .I5(tmp_144_i_i_fu_269_p3[9]),
        .O(\out_stream_user_V_tm_reg_391[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hCCACCCCC)) 
    \out_stream_user_V_tm_reg_391[0]_i_3 
       (.I0(tmp_116_mid2_v_reg_386[10]),
        .I1(r1_i_i_reg_150[10]),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\exitcond_flatten_reg_357_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(\tmp_116_mid2_v_reg_386_reg[10]_0 [6]));
  LUT5 #(
    .INIT(32'hFFAA6A6A)) 
    \out_stream_user_V_tm_reg_391[0]_i_4 
       (.I0(\tmp_116_mid2_v_reg_386_reg[10]_0 [3]),
        .I1(ap_phi_mux_r1_i_i_phi_fu_154_p4[6]),
        .I2(\tmp_116_mid2_v_reg_386[8]_i_3_n_0 ),
        .I3(ap_phi_mux_p_1_rec_i_i_phi_fu_165_p4[7]),
        .I4(p_0_in),
        .O(tmp_144_i_i_fu_269_p3[7]));
  LUT6 #(
    .INIT(64'hFFFFAAAA6AAA6AAA)) 
    \out_stream_user_V_tm_reg_391[0]_i_5 
       (.I0(\tmp_116_mid2_v_reg_386_reg[10]_0 [4]),
        .I1(\tmp_116_mid2_v_reg_386_reg[10]_0 [3]),
        .I2(\tmp_116_mid2_v_reg_386[8]_i_3_n_0 ),
        .I3(ap_phi_mux_r1_i_i_phi_fu_154_p4[6]),
        .I4(ap_phi_mux_p_1_rec_i_i_phi_fu_165_p4[8]),
        .I5(p_0_in),
        .O(tmp_144_i_i_fu_269_p3[8]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \out_stream_user_V_tm_reg_391[0]_i_6 
       (.I0(tmp_144_i_i_fu_269_p3[3]),
        .I1(tmp_144_i_i_fu_269_p3[0]),
        .I2(tmp_144_i_i_fu_269_p3[1]),
        .I3(tmp_144_i_i_fu_269_p3[2]),
        .I4(tmp_144_i_i_fu_269_p3[5]),
        .I5(tmp_144_i_i_fu_269_p3[4]),
        .O(\out_stream_user_V_tm_reg_391[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBFFFFFFF40000000)) 
    \out_stream_user_V_tm_reg_391[0]_i_7 
       (.I0(p_0_in),
        .I1(\tmp_116_mid2_v_reg_386_reg[10]_0 [3]),
        .I2(\tmp_116_mid2_v_reg_386[8]_i_3_n_0 ),
        .I3(ap_phi_mux_r1_i_i_phi_fu_154_p4[6]),
        .I4(\tmp_116_mid2_v_reg_386_reg[10]_0 [4]),
        .I5(\tmp_116_mid2_v_reg_386_reg[10]_0 [5]),
        .O(tmp_144_i_i_fu_269_p3[9]));
  LUT6 #(
    .INIT(64'hFAFAFFAA66666666)) 
    \out_stream_user_V_tm_reg_391[0]_i_8 
       (.I0(ap_phi_mux_r1_i_i_phi_fu_154_p4[3]),
        .I1(\tmp_116_mid2_v_reg_386[3]_i_2_n_0 ),
        .I2(c_reg_421[3]),
        .I3(p_1_rec_i_i_reg_161[3]),
        .I4(ap_phi_mux_indvar_flatten_phi_fu_143_p41),
        .I5(p_0_in),
        .O(tmp_144_i_i_fu_269_p3[3]));
  LUT6 #(
    .INIT(64'hFCFCFFAA33335555)) 
    \out_stream_user_V_tm_reg_391[0]_i_9 
       (.I0(r1_i_i_reg_150[0]),
        .I1(tmp_116_mid2_v_reg_386[0]),
        .I2(c_reg_421[0]),
        .I3(p_1_rec_i_i_reg_161[0]),
        .I4(ap_phi_mux_indvar_flatten_phi_fu_143_p41),
        .I5(p_0_in),
        .O(tmp_144_i_i_fu_269_p3[0]));
  FDRE \out_stream_user_V_tm_reg_391_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_stream_user_V_tm_reg_391[0]_i_1_n_0 ),
        .Q(\out_stream_user_V_tm_reg_391_reg_n_0_[0] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hCCACCCCC)) 
    \p_1_rec_i_i_mid2_reg_371[0]_i_1 
       (.I0(c_reg_421[0]),
        .I1(p_1_rec_i_i_reg_161[0]),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\exitcond_flatten_reg_357_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(ap_phi_mux_p_1_rec_i_i_phi_fu_165_p4[0]));
  LUT5 #(
    .INIT(32'hCCACCCCC)) 
    \p_1_rec_i_i_mid2_reg_371[1]_i_1 
       (.I0(c_reg_421[1]),
        .I1(p_1_rec_i_i_reg_161[1]),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\exitcond_flatten_reg_357_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(ap_phi_mux_p_1_rec_i_i_phi_fu_165_p4[1]));
  LUT5 #(
    .INIT(32'hCCACCCCC)) 
    \p_1_rec_i_i_mid2_reg_371[2]_i_1 
       (.I0(c_reg_421[2]),
        .I1(p_1_rec_i_i_reg_161[2]),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\exitcond_flatten_reg_357_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(ap_phi_mux_p_1_rec_i_i_phi_fu_165_p4[2]));
  LUT5 #(
    .INIT(32'hCCACCCCC)) 
    \p_1_rec_i_i_mid2_reg_371[3]_i_1 
       (.I0(c_reg_421[3]),
        .I1(p_1_rec_i_i_reg_161[3]),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\exitcond_flatten_reg_357_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(ap_phi_mux_p_1_rec_i_i_phi_fu_165_p4[3]));
  LUT5 #(
    .INIT(32'hCCACCCCC)) 
    \p_1_rec_i_i_mid2_reg_371[4]_i_1 
       (.I0(c_reg_421[4]),
        .I1(p_1_rec_i_i_reg_161[4]),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\exitcond_flatten_reg_357_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(ap_phi_mux_p_1_rec_i_i_phi_fu_165_p4[4]));
  LUT5 #(
    .INIT(32'hCCACCCCC)) 
    \p_1_rec_i_i_mid2_reg_371[5]_i_1 
       (.I0(c_reg_421[5]),
        .I1(p_1_rec_i_i_reg_161[5]),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\exitcond_flatten_reg_357_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(ap_phi_mux_p_1_rec_i_i_phi_fu_165_p4[5]));
  LUT5 #(
    .INIT(32'hCCACCCCC)) 
    \p_1_rec_i_i_mid2_reg_371[6]_i_1 
       (.I0(c_reg_421[6]),
        .I1(p_1_rec_i_i_reg_161[6]),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\exitcond_flatten_reg_357_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(ap_phi_mux_p_1_rec_i_i_phi_fu_165_p4[6]));
  LUT5 #(
    .INIT(32'hCCACCCCC)) 
    \p_1_rec_i_i_mid2_reg_371[7]_i_1 
       (.I0(c_reg_421[7]),
        .I1(p_1_rec_i_i_reg_161[7]),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\exitcond_flatten_reg_357_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(ap_phi_mux_p_1_rec_i_i_phi_fu_165_p4[7]));
  LUT2 #(
    .INIT(4'h2)) 
    \p_1_rec_i_i_mid2_reg_371[8]_i_1 
       (.I0(exitcond7_reg_3660),
        .I1(p_0_in),
        .O(\p_1_rec_i_i_mid2_reg_371[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCA35000000000000)) 
    \p_1_rec_i_i_mid2_reg_371[8]_i_10 
       (.I0(\indvar_flatten_reg_139_reg_n_0_[6] ),
        .I1(indvar_flatten_next_reg_361_reg[6]),
        .I2(ap_phi_mux_indvar_flatten_phi_fu_143_p41),
        .I3(bound_reg_352[6]),
        .I4(\p_1_rec_i_i_mid2_reg_371[8]_i_20_n_0 ),
        .I5(\p_1_rec_i_i_mid2_reg_371[8]_i_21_n_0 ),
        .O(\p_1_rec_i_i_mid2_reg_371[8]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hCA35000000000000)) 
    \p_1_rec_i_i_mid2_reg_371[8]_i_11 
       (.I0(\indvar_flatten_reg_139_reg_n_0_[3] ),
        .I1(indvar_flatten_next_reg_361_reg[3]),
        .I2(ap_phi_mux_indvar_flatten_phi_fu_143_p41),
        .I3(bound_reg_352[3]),
        .I4(\p_1_rec_i_i_mid2_reg_371[8]_i_22_n_0 ),
        .I5(\p_1_rec_i_i_mid2_reg_371[8]_i_23_n_0 ),
        .O(\p_1_rec_i_i_mid2_reg_371[8]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hCA35000000000000)) 
    \p_1_rec_i_i_mid2_reg_371[8]_i_12 
       (.I0(\indvar_flatten_reg_139_reg_n_0_[0] ),
        .I1(indvar_flatten_next_reg_361_reg[0]),
        .I2(ap_phi_mux_indvar_flatten_phi_fu_143_p41),
        .I3(bound_reg_352[0]),
        .I4(\p_1_rec_i_i_mid2_reg_371[8]_i_24_n_0 ),
        .I5(\p_1_rec_i_i_mid2_reg_371[8]_i_25_n_0 ),
        .O(\p_1_rec_i_i_mid2_reg_371[8]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA6AA59555555)) 
    \p_1_rec_i_i_mid2_reg_371[8]_i_13 
       (.I0(bound_reg_352[19]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\exitcond_flatten_reg_357_reg_n_0_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(indvar_flatten_next_reg_361_reg[19]),
        .I5(\indvar_flatten_reg_139_reg_n_0_[19] ),
        .O(\p_1_rec_i_i_mid2_reg_371[8]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA6AA59555555)) 
    \p_1_rec_i_i_mid2_reg_371[8]_i_14 
       (.I0(bound_reg_352[17]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\exitcond_flatten_reg_357_reg_n_0_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(indvar_flatten_next_reg_361_reg[17]),
        .I5(\indvar_flatten_reg_139_reg_n_0_[17] ),
        .O(\p_1_rec_i_i_mid2_reg_371[8]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA6AA59555555)) 
    \p_1_rec_i_i_mid2_reg_371[8]_i_15 
       (.I0(bound_reg_352[16]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\exitcond_flatten_reg_357_reg_n_0_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(indvar_flatten_next_reg_361_reg[16]),
        .I5(\indvar_flatten_reg_139_reg_n_0_[16] ),
        .O(\p_1_rec_i_i_mid2_reg_371[8]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA6AA59555555)) 
    \p_1_rec_i_i_mid2_reg_371[8]_i_16 
       (.I0(bound_reg_352[14]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\exitcond_flatten_reg_357_reg_n_0_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(indvar_flatten_next_reg_361_reg[14]),
        .I5(\indvar_flatten_reg_139_reg_n_0_[14] ),
        .O(\p_1_rec_i_i_mid2_reg_371[8]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA6AA59555555)) 
    \p_1_rec_i_i_mid2_reg_371[8]_i_17 
       (.I0(bound_reg_352[13]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\exitcond_flatten_reg_357_reg_n_0_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(indvar_flatten_next_reg_361_reg[13]),
        .I5(\indvar_flatten_reg_139_reg_n_0_[13] ),
        .O(\p_1_rec_i_i_mid2_reg_371[8]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA6AA59555555)) 
    \p_1_rec_i_i_mid2_reg_371[8]_i_18 
       (.I0(bound_reg_352[11]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\exitcond_flatten_reg_357_reg_n_0_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(indvar_flatten_next_reg_361_reg[11]),
        .I5(\indvar_flatten_reg_139_reg_n_0_[11] ),
        .O(\p_1_rec_i_i_mid2_reg_371[8]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA6AA59555555)) 
    \p_1_rec_i_i_mid2_reg_371[8]_i_19 
       (.I0(bound_reg_352[10]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\exitcond_flatten_reg_357_reg_n_0_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(indvar_flatten_next_reg_361_reg[10]),
        .I5(\indvar_flatten_reg_139_reg_n_0_[10] ),
        .O(\p_1_rec_i_i_mid2_reg_371[8]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h2222220222220202)) 
    \p_1_rec_i_i_mid2_reg_371[8]_i_2 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_condition_pp0_exit_iter0_state5),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(canny_edges_data_str_empty_n),
        .I4(\exitcond_flatten_reg_357_reg_n_0_[0] ),
        .I5(out_stream_last_V_1_ack_in),
        .O(exitcond7_reg_3660));
  LUT6 #(
    .INIT(64'hAAAAA6AA59555555)) 
    \p_1_rec_i_i_mid2_reg_371[8]_i_20 
       (.I0(bound_reg_352[8]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\exitcond_flatten_reg_357_reg_n_0_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(indvar_flatten_next_reg_361_reg[8]),
        .I5(\indvar_flatten_reg_139_reg_n_0_[8] ),
        .O(\p_1_rec_i_i_mid2_reg_371[8]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA6AA59555555)) 
    \p_1_rec_i_i_mid2_reg_371[8]_i_21 
       (.I0(bound_reg_352[7]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\exitcond_flatten_reg_357_reg_n_0_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(indvar_flatten_next_reg_361_reg[7]),
        .I5(\indvar_flatten_reg_139_reg_n_0_[7] ),
        .O(\p_1_rec_i_i_mid2_reg_371[8]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA6AA59555555)) 
    \p_1_rec_i_i_mid2_reg_371[8]_i_22 
       (.I0(bound_reg_352[5]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\exitcond_flatten_reg_357_reg_n_0_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(indvar_flatten_next_reg_361_reg[5]),
        .I5(\indvar_flatten_reg_139_reg_n_0_[5] ),
        .O(\p_1_rec_i_i_mid2_reg_371[8]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA6AA59555555)) 
    \p_1_rec_i_i_mid2_reg_371[8]_i_23 
       (.I0(bound_reg_352[4]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\exitcond_flatten_reg_357_reg_n_0_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(indvar_flatten_next_reg_361_reg[4]),
        .I5(\indvar_flatten_reg_139_reg_n_0_[4] ),
        .O(\p_1_rec_i_i_mid2_reg_371[8]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA6AA59555555)) 
    \p_1_rec_i_i_mid2_reg_371[8]_i_24 
       (.I0(bound_reg_352[2]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\exitcond_flatten_reg_357_reg_n_0_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(indvar_flatten_next_reg_361_reg[2]),
        .I5(\indvar_flatten_reg_139_reg_n_0_[2] ),
        .O(\p_1_rec_i_i_mid2_reg_371[8]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA6AA59555555)) 
    \p_1_rec_i_i_mid2_reg_371[8]_i_25 
       (.I0(bound_reg_352[1]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\exitcond_flatten_reg_357_reg_n_0_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(indvar_flatten_next_reg_361_reg[1]),
        .I5(\indvar_flatten_reg_139_reg_n_0_[1] ),
        .O(\p_1_rec_i_i_mid2_reg_371[8]_i_25_n_0 ));
  LUT5 #(
    .INIT(32'hCCACCCCC)) 
    \p_1_rec_i_i_mid2_reg_371[8]_i_3 
       (.I0(c_reg_421[8]),
        .I1(p_1_rec_i_i_reg_161[8]),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\exitcond_flatten_reg_357_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(ap_phi_mux_p_1_rec_i_i_phi_fu_165_p4[8]));
  LUT5 #(
    .INIT(32'hCA350000)) 
    \p_1_rec_i_i_mid2_reg_371[8]_i_6 
       (.I0(\indvar_flatten_reg_139_reg_n_0_[18] ),
        .I1(indvar_flatten_next_reg_361_reg[18]),
        .I2(ap_phi_mux_indvar_flatten_phi_fu_143_p41),
        .I3(bound_reg_352[18]),
        .I4(\p_1_rec_i_i_mid2_reg_371[8]_i_13_n_0 ),
        .O(\p_1_rec_i_i_mid2_reg_371[8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hCA35000000000000)) 
    \p_1_rec_i_i_mid2_reg_371[8]_i_7 
       (.I0(\indvar_flatten_reg_139_reg_n_0_[15] ),
        .I1(indvar_flatten_next_reg_361_reg[15]),
        .I2(ap_phi_mux_indvar_flatten_phi_fu_143_p41),
        .I3(bound_reg_352[15]),
        .I4(\p_1_rec_i_i_mid2_reg_371[8]_i_14_n_0 ),
        .I5(\p_1_rec_i_i_mid2_reg_371[8]_i_15_n_0 ),
        .O(\p_1_rec_i_i_mid2_reg_371[8]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hCA35000000000000)) 
    \p_1_rec_i_i_mid2_reg_371[8]_i_8 
       (.I0(\indvar_flatten_reg_139_reg_n_0_[12] ),
        .I1(indvar_flatten_next_reg_361_reg[12]),
        .I2(ap_phi_mux_indvar_flatten_phi_fu_143_p41),
        .I3(bound_reg_352[12]),
        .I4(\p_1_rec_i_i_mid2_reg_371[8]_i_16_n_0 ),
        .I5(\p_1_rec_i_i_mid2_reg_371[8]_i_17_n_0 ),
        .O(\p_1_rec_i_i_mid2_reg_371[8]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hCA35000000000000)) 
    \p_1_rec_i_i_mid2_reg_371[8]_i_9 
       (.I0(\indvar_flatten_reg_139_reg_n_0_[9] ),
        .I1(indvar_flatten_next_reg_361_reg[9]),
        .I2(ap_phi_mux_indvar_flatten_phi_fu_143_p41),
        .I3(bound_reg_352[9]),
        .I4(\p_1_rec_i_i_mid2_reg_371[8]_i_18_n_0 ),
        .I5(\p_1_rec_i_i_mid2_reg_371[8]_i_19_n_0 ),
        .O(\p_1_rec_i_i_mid2_reg_371[8]_i_9_n_0 ));
  FDRE \p_1_rec_i_i_mid2_reg_371_reg[0] 
       (.C(ap_clk),
        .CE(exitcond7_reg_3660),
        .D(ap_phi_mux_p_1_rec_i_i_phi_fu_165_p4[0]),
        .Q(p_1_rec_i_i_mid2_reg_371[0]),
        .R(\p_1_rec_i_i_mid2_reg_371[8]_i_1_n_0 ));
  FDRE \p_1_rec_i_i_mid2_reg_371_reg[1] 
       (.C(ap_clk),
        .CE(exitcond7_reg_3660),
        .D(ap_phi_mux_p_1_rec_i_i_phi_fu_165_p4[1]),
        .Q(p_1_rec_i_i_mid2_reg_371[1]),
        .R(\p_1_rec_i_i_mid2_reg_371[8]_i_1_n_0 ));
  FDRE \p_1_rec_i_i_mid2_reg_371_reg[2] 
       (.C(ap_clk),
        .CE(exitcond7_reg_3660),
        .D(ap_phi_mux_p_1_rec_i_i_phi_fu_165_p4[2]),
        .Q(p_1_rec_i_i_mid2_reg_371[2]),
        .R(\p_1_rec_i_i_mid2_reg_371[8]_i_1_n_0 ));
  FDRE \p_1_rec_i_i_mid2_reg_371_reg[3] 
       (.C(ap_clk),
        .CE(exitcond7_reg_3660),
        .D(ap_phi_mux_p_1_rec_i_i_phi_fu_165_p4[3]),
        .Q(p_1_rec_i_i_mid2_reg_371[3]),
        .R(\p_1_rec_i_i_mid2_reg_371[8]_i_1_n_0 ));
  FDRE \p_1_rec_i_i_mid2_reg_371_reg[4] 
       (.C(ap_clk),
        .CE(exitcond7_reg_3660),
        .D(ap_phi_mux_p_1_rec_i_i_phi_fu_165_p4[4]),
        .Q(p_1_rec_i_i_mid2_reg_371[4]),
        .R(\p_1_rec_i_i_mid2_reg_371[8]_i_1_n_0 ));
  FDRE \p_1_rec_i_i_mid2_reg_371_reg[5] 
       (.C(ap_clk),
        .CE(exitcond7_reg_3660),
        .D(ap_phi_mux_p_1_rec_i_i_phi_fu_165_p4[5]),
        .Q(p_1_rec_i_i_mid2_reg_371[5]),
        .R(\p_1_rec_i_i_mid2_reg_371[8]_i_1_n_0 ));
  FDRE \p_1_rec_i_i_mid2_reg_371_reg[6] 
       (.C(ap_clk),
        .CE(exitcond7_reg_3660),
        .D(ap_phi_mux_p_1_rec_i_i_phi_fu_165_p4[6]),
        .Q(p_1_rec_i_i_mid2_reg_371[6]),
        .R(\p_1_rec_i_i_mid2_reg_371[8]_i_1_n_0 ));
  FDRE \p_1_rec_i_i_mid2_reg_371_reg[7] 
       (.C(ap_clk),
        .CE(exitcond7_reg_3660),
        .D(ap_phi_mux_p_1_rec_i_i_phi_fu_165_p4[7]),
        .Q(p_1_rec_i_i_mid2_reg_371[7]),
        .R(\p_1_rec_i_i_mid2_reg_371[8]_i_1_n_0 ));
  FDRE \p_1_rec_i_i_mid2_reg_371_reg[8] 
       (.C(ap_clk),
        .CE(exitcond7_reg_3660),
        .D(ap_phi_mux_p_1_rec_i_i_phi_fu_165_p4[8]),
        .Q(p_1_rec_i_i_mid2_reg_371[8]),
        .R(\p_1_rec_i_i_mid2_reg_371[8]_i_1_n_0 ));
  CARRY4 \p_1_rec_i_i_mid2_reg_371_reg[8]_i_4 
       (.CI(\p_1_rec_i_i_mid2_reg_371_reg[8]_i_5_n_0 ),
        .CO({\NLW_p_1_rec_i_i_mid2_reg_371_reg[8]_i_4_CO_UNCONNECTED [3],ap_condition_pp0_exit_iter0_state5,\p_1_rec_i_i_mid2_reg_371_reg[8]_i_4_n_2 ,\p_1_rec_i_i_mid2_reg_371_reg[8]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_p_1_rec_i_i_mid2_reg_371_reg[8]_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,\p_1_rec_i_i_mid2_reg_371[8]_i_6_n_0 ,\p_1_rec_i_i_mid2_reg_371[8]_i_7_n_0 ,\p_1_rec_i_i_mid2_reg_371[8]_i_8_n_0 }));
  CARRY4 \p_1_rec_i_i_mid2_reg_371_reg[8]_i_5 
       (.CI(1'b0),
        .CO({\p_1_rec_i_i_mid2_reg_371_reg[8]_i_5_n_0 ,\p_1_rec_i_i_mid2_reg_371_reg[8]_i_5_n_1 ,\p_1_rec_i_i_mid2_reg_371_reg[8]_i_5_n_2 ,\p_1_rec_i_i_mid2_reg_371_reg[8]_i_5_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_p_1_rec_i_i_mid2_reg_371_reg[8]_i_5_O_UNCONNECTED [3:0]),
        .S({\p_1_rec_i_i_mid2_reg_371[8]_i_9_n_0 ,\p_1_rec_i_i_mid2_reg_371[8]_i_10_n_0 ,\p_1_rec_i_i_mid2_reg_371[8]_i_11_n_0 ,\p_1_rec_i_i_mid2_reg_371[8]_i_12_n_0 }));
  FDRE \p_1_rec_i_i_reg_161_reg[0] 
       (.C(ap_clk),
        .CE(\indvar_flatten_reg_139[19]_i_2_n_0 ),
        .D(c_reg_421[0]),
        .Q(p_1_rec_i_i_reg_161[0]),
        .R(indvar_flatten_reg_139));
  FDRE \p_1_rec_i_i_reg_161_reg[1] 
       (.C(ap_clk),
        .CE(\indvar_flatten_reg_139[19]_i_2_n_0 ),
        .D(c_reg_421[1]),
        .Q(p_1_rec_i_i_reg_161[1]),
        .R(indvar_flatten_reg_139));
  FDRE \p_1_rec_i_i_reg_161_reg[2] 
       (.C(ap_clk),
        .CE(\indvar_flatten_reg_139[19]_i_2_n_0 ),
        .D(c_reg_421[2]),
        .Q(p_1_rec_i_i_reg_161[2]),
        .R(indvar_flatten_reg_139));
  FDRE \p_1_rec_i_i_reg_161_reg[3] 
       (.C(ap_clk),
        .CE(\indvar_flatten_reg_139[19]_i_2_n_0 ),
        .D(c_reg_421[3]),
        .Q(p_1_rec_i_i_reg_161[3]),
        .R(indvar_flatten_reg_139));
  FDRE \p_1_rec_i_i_reg_161_reg[4] 
       (.C(ap_clk),
        .CE(\indvar_flatten_reg_139[19]_i_2_n_0 ),
        .D(c_reg_421[4]),
        .Q(p_1_rec_i_i_reg_161[4]),
        .R(indvar_flatten_reg_139));
  FDRE \p_1_rec_i_i_reg_161_reg[5] 
       (.C(ap_clk),
        .CE(\indvar_flatten_reg_139[19]_i_2_n_0 ),
        .D(c_reg_421[5]),
        .Q(p_1_rec_i_i_reg_161[5]),
        .R(indvar_flatten_reg_139));
  FDRE \p_1_rec_i_i_reg_161_reg[6] 
       (.C(ap_clk),
        .CE(\indvar_flatten_reg_139[19]_i_2_n_0 ),
        .D(c_reg_421[6]),
        .Q(p_1_rec_i_i_reg_161[6]),
        .R(indvar_flatten_reg_139));
  FDRE \p_1_rec_i_i_reg_161_reg[7] 
       (.C(ap_clk),
        .CE(\indvar_flatten_reg_139[19]_i_2_n_0 ),
        .D(c_reg_421[7]),
        .Q(p_1_rec_i_i_reg_161[7]),
        .R(indvar_flatten_reg_139));
  FDRE \p_1_rec_i_i_reg_161_reg[8] 
       (.C(ap_clk),
        .CE(\indvar_flatten_reg_139[19]_i_2_n_0 ),
        .D(c_reg_421[8]),
        .Q(p_1_rec_i_i_reg_161[8]),
        .R(indvar_flatten_reg_139));
  FDRE \r1_i_i_reg_150_reg[0] 
       (.C(ap_clk),
        .CE(\indvar_flatten_reg_139[19]_i_2_n_0 ),
        .D(tmp_116_mid2_v_reg_386[0]),
        .Q(r1_i_i_reg_150[0]),
        .R(indvar_flatten_reg_139));
  FDRE \r1_i_i_reg_150_reg[10] 
       (.C(ap_clk),
        .CE(\indvar_flatten_reg_139[19]_i_2_n_0 ),
        .D(tmp_116_mid2_v_reg_386[10]),
        .Q(r1_i_i_reg_150[10]),
        .R(indvar_flatten_reg_139));
  FDRE \r1_i_i_reg_150_reg[1] 
       (.C(ap_clk),
        .CE(\indvar_flatten_reg_139[19]_i_2_n_0 ),
        .D(tmp_116_mid2_v_reg_386[1]),
        .Q(r1_i_i_reg_150[1]),
        .R(indvar_flatten_reg_139));
  FDRE \r1_i_i_reg_150_reg[2] 
       (.C(ap_clk),
        .CE(\indvar_flatten_reg_139[19]_i_2_n_0 ),
        .D(tmp_116_mid2_v_reg_386[2]),
        .Q(r1_i_i_reg_150[2]),
        .R(indvar_flatten_reg_139));
  FDRE \r1_i_i_reg_150_reg[3] 
       (.C(ap_clk),
        .CE(\indvar_flatten_reg_139[19]_i_2_n_0 ),
        .D(tmp_116_mid2_v_reg_386[3]),
        .Q(r1_i_i_reg_150[3]),
        .R(indvar_flatten_reg_139));
  FDRE \r1_i_i_reg_150_reg[4] 
       (.C(ap_clk),
        .CE(\indvar_flatten_reg_139[19]_i_2_n_0 ),
        .D(tmp_116_mid2_v_reg_386[4]),
        .Q(r1_i_i_reg_150[4]),
        .R(indvar_flatten_reg_139));
  FDRE \r1_i_i_reg_150_reg[5] 
       (.C(ap_clk),
        .CE(\indvar_flatten_reg_139[19]_i_2_n_0 ),
        .D(tmp_116_mid2_v_reg_386[5]),
        .Q(r1_i_i_reg_150[5]),
        .R(indvar_flatten_reg_139));
  FDRE \r1_i_i_reg_150_reg[6] 
       (.C(ap_clk),
        .CE(\indvar_flatten_reg_139[19]_i_2_n_0 ),
        .D(tmp_116_mid2_v_reg_386[6]),
        .Q(r1_i_i_reg_150[6]),
        .R(indvar_flatten_reg_139));
  FDRE \r1_i_i_reg_150_reg[7] 
       (.C(ap_clk),
        .CE(\indvar_flatten_reg_139[19]_i_2_n_0 ),
        .D(tmp_116_mid2_v_reg_386[7]),
        .Q(r1_i_i_reg_150[7]),
        .R(indvar_flatten_reg_139));
  FDRE \r1_i_i_reg_150_reg[8] 
       (.C(ap_clk),
        .CE(\indvar_flatten_reg_139[19]_i_2_n_0 ),
        .D(tmp_116_mid2_v_reg_386[8]),
        .Q(r1_i_i_reg_150[8]),
        .R(indvar_flatten_reg_139));
  FDRE \r1_i_i_reg_150_reg[9] 
       (.C(ap_clk),
        .CE(\indvar_flatten_reg_139[19]_i_2_n_0 ),
        .D(tmp_116_mid2_v_reg_386[9]),
        .Q(r1_i_i_reg_150[9]),
        .R(indvar_flatten_reg_139));
  LUT5 #(
    .INIT(32'hCACC3533)) 
    \tmp_116_mid2_v_reg_386[0]_i_1 
       (.I0(tmp_116_mid2_v_reg_386[0]),
        .I1(r1_i_i_reg_150[0]),
        .I2(\exitcond_flatten_reg_357_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(p_0_in),
        .O(\tmp_116_mid2_v_reg_386[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \tmp_116_mid2_v_reg_386[10]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_condition_pp0_exit_iter0_state5),
        .I3(ap_block_pp0_stage0_11001),
        .O(tmp_116_mid2_v_reg_3860));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \tmp_116_mid2_v_reg_386[10]_i_2 
       (.I0(tmp_116_mid2_v_reg_386[10]),
        .I1(r1_i_i_reg_150[10]),
        .I2(ap_phi_mux_indvar_flatten_phi_fu_143_p41),
        .I3(r2_fu_221_p2[10]),
        .I4(p_0_in),
        .O(\tmp_116_mid2_v_reg_386[10]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \tmp_116_mid2_v_reg_386[10]_i_3 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\exitcond_flatten_reg_357_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(ap_phi_mux_indvar_flatten_phi_fu_143_p41));
  LUT6 #(
    .INIT(64'h775F77A0885F88A0)) 
    \tmp_116_mid2_v_reg_386[10]_i_4 
       (.I0(\tmp_116_mid2_v_reg_386[10]_i_5_n_0 ),
        .I1(tmp_116_mid2_v_reg_386[9]),
        .I2(r1_i_i_reg_150[9]),
        .I3(ap_phi_mux_indvar_flatten_phi_fu_143_p41),
        .I4(r1_i_i_reg_150[10]),
        .I5(tmp_116_mid2_v_reg_386[10]),
        .O(r2_fu_221_p2[10]));
  LUT6 #(
    .INIT(64'hE400000000000000)) 
    \tmp_116_mid2_v_reg_386[10]_i_5 
       (.I0(ap_phi_mux_indvar_flatten_phi_fu_143_p41),
        .I1(r1_i_i_reg_150[8]),
        .I2(tmp_116_mid2_v_reg_386[8]),
        .I3(ap_phi_mux_r1_i_i_phi_fu_154_p4[6]),
        .I4(\tmp_116_mid2_v_reg_386[8]_i_3_n_0 ),
        .I5(\tmp_116_mid2_v_reg_386_reg[10]_0 [3]),
        .O(\tmp_116_mid2_v_reg_386[10]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFF00F00353AC5CA)) 
    \tmp_116_mid2_v_reg_386[1]_i_1 
       (.I0(r1_i_i_reg_150[0]),
        .I1(tmp_116_mid2_v_reg_386[0]),
        .I2(ap_phi_mux_indvar_flatten_phi_fu_143_p41),
        .I3(r1_i_i_reg_150[1]),
        .I4(tmp_116_mid2_v_reg_386[1]),
        .I5(p_0_in),
        .O(\tmp_116_mid2_v_reg_386[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000775F88A0)) 
    \tmp_116_mid2_v_reg_386[2]_i_1 
       (.I0(\tmp_116_mid2_v_reg_386_reg[10]_0 [0]),
        .I1(tmp_116_mid2_v_reg_386[1]),
        .I2(r1_i_i_reg_150[1]),
        .I3(ap_phi_mux_indvar_flatten_phi_fu_143_p41),
        .I4(\tmp_116_mid2_v_reg_386_reg[10]_0 [2]),
        .I5(p_0_in),
        .O(\tmp_116_mid2_v_reg_386[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCCACCCCC)) 
    \tmp_116_mid2_v_reg_386[2]_i_2 
       (.I0(tmp_116_mid2_v_reg_386[0]),
        .I1(r1_i_i_reg_150[0]),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\exitcond_flatten_reg_357_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(\tmp_116_mid2_v_reg_386_reg[10]_0 [0]));
  LUT5 #(
    .INIT(32'hCCACCCCC)) 
    \tmp_116_mid2_v_reg_386[2]_i_3 
       (.I0(tmp_116_mid2_v_reg_386[2]),
        .I1(r1_i_i_reg_150[2]),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\exitcond_flatten_reg_357_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(\tmp_116_mid2_v_reg_386_reg[10]_0 [2]));
  LUT5 #(
    .INIT(32'hFC30569A)) 
    \tmp_116_mid2_v_reg_386[3]_i_1 
       (.I0(\tmp_116_mid2_v_reg_386[3]_i_2_n_0 ),
        .I1(ap_phi_mux_indvar_flatten_phi_fu_143_p41),
        .I2(r1_i_i_reg_150[3]),
        .I3(tmp_116_mid2_v_reg_386[3]),
        .I4(p_0_in),
        .O(\tmp_116_mid2_v_reg_386[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hC000C000A0A00000)) 
    \tmp_116_mid2_v_reg_386[3]_i_2 
       (.I0(r1_i_i_reg_150[2]),
        .I1(tmp_116_mid2_v_reg_386[2]),
        .I2(\tmp_116_mid2_v_reg_386_reg[10]_0 [0]),
        .I3(tmp_116_mid2_v_reg_386[1]),
        .I4(r1_i_i_reg_150[1]),
        .I5(ap_phi_mux_indvar_flatten_phi_fu_143_p41),
        .O(\tmp_116_mid2_v_reg_386[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFC30569A)) 
    \tmp_116_mid2_v_reg_386[4]_i_1 
       (.I0(\tmp_116_mid2_v_reg_386[4]_i_2_n_0 ),
        .I1(ap_phi_mux_indvar_flatten_phi_fu_143_p41),
        .I2(r1_i_i_reg_150[4]),
        .I3(tmp_116_mid2_v_reg_386[4]),
        .I4(p_0_in),
        .O(\tmp_116_mid2_v_reg_386[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hE400000000000000)) 
    \tmp_116_mid2_v_reg_386[4]_i_2 
       (.I0(ap_phi_mux_indvar_flatten_phi_fu_143_p41),
        .I1(r1_i_i_reg_150[3]),
        .I2(tmp_116_mid2_v_reg_386[3]),
        .I3(\tmp_116_mid2_v_reg_386_reg[10]_0 [1]),
        .I4(\tmp_116_mid2_v_reg_386_reg[10]_0 [0]),
        .I5(\tmp_116_mid2_v_reg_386_reg[10]_0 [2]),
        .O(\tmp_116_mid2_v_reg_386[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFC30569A)) 
    \tmp_116_mid2_v_reg_386[5]_i_1 
       (.I0(\tmp_116_mid2_v_reg_386[5]_i_2_n_0 ),
        .I1(ap_phi_mux_indvar_flatten_phi_fu_143_p41),
        .I2(r1_i_i_reg_150[5]),
        .I3(tmp_116_mid2_v_reg_386[5]),
        .I4(p_0_in),
        .O(\tmp_116_mid2_v_reg_386[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \tmp_116_mid2_v_reg_386[5]_i_2 
       (.I0(ap_phi_mux_r1_i_i_phi_fu_154_p4[4]),
        .I1(\tmp_116_mid2_v_reg_386_reg[10]_0 [2]),
        .I2(\tmp_116_mid2_v_reg_386_reg[10]_0 [0]),
        .I3(\tmp_116_mid2_v_reg_386_reg[10]_0 [1]),
        .I4(ap_phi_mux_r1_i_i_phi_fu_154_p4[3]),
        .O(\tmp_116_mid2_v_reg_386[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hCCACCCCC)) 
    \tmp_116_mid2_v_reg_386[5]_i_3 
       (.I0(tmp_116_mid2_v_reg_386[4]),
        .I1(r1_i_i_reg_150[4]),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\exitcond_flatten_reg_357_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(ap_phi_mux_r1_i_i_phi_fu_154_p4[4]));
  LUT5 #(
    .INIT(32'hCCACCCCC)) 
    \tmp_116_mid2_v_reg_386[5]_i_4 
       (.I0(tmp_116_mid2_v_reg_386[1]),
        .I1(r1_i_i_reg_150[1]),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\exitcond_flatten_reg_357_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(\tmp_116_mid2_v_reg_386_reg[10]_0 [1]));
  LUT5 #(
    .INIT(32'hCCACCCCC)) 
    \tmp_116_mid2_v_reg_386[5]_i_5 
       (.I0(tmp_116_mid2_v_reg_386[3]),
        .I1(r1_i_i_reg_150[3]),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\exitcond_flatten_reg_357_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(ap_phi_mux_r1_i_i_phi_fu_154_p4[3]));
  LUT5 #(
    .INIT(32'hFC30569A)) 
    \tmp_116_mid2_v_reg_386[6]_i_1 
       (.I0(\tmp_116_mid2_v_reg_386[8]_i_3_n_0 ),
        .I1(ap_phi_mux_indvar_flatten_phi_fu_143_p41),
        .I2(r1_i_i_reg_150[6]),
        .I3(tmp_116_mid2_v_reg_386[6]),
        .I4(p_0_in),
        .O(\tmp_116_mid2_v_reg_386[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000775F88A0)) 
    \tmp_116_mid2_v_reg_386[7]_i_1 
       (.I0(\tmp_116_mid2_v_reg_386[8]_i_3_n_0 ),
        .I1(tmp_116_mid2_v_reg_386[6]),
        .I2(r1_i_i_reg_150[6]),
        .I3(ap_phi_mux_indvar_flatten_phi_fu_143_p41),
        .I4(\tmp_116_mid2_v_reg_386_reg[10]_0 [3]),
        .I5(p_0_in),
        .O(\tmp_116_mid2_v_reg_386[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF007F80)) 
    \tmp_116_mid2_v_reg_386[8]_i_1 
       (.I0(ap_phi_mux_r1_i_i_phi_fu_154_p4[6]),
        .I1(\tmp_116_mid2_v_reg_386[8]_i_3_n_0 ),
        .I2(\tmp_116_mid2_v_reg_386_reg[10]_0 [3]),
        .I3(\tmp_116_mid2_v_reg_386_reg[10]_0 [4]),
        .I4(p_0_in),
        .O(\tmp_116_mid2_v_reg_386[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCCACCCCC)) 
    \tmp_116_mid2_v_reg_386[8]_i_2 
       (.I0(tmp_116_mid2_v_reg_386[6]),
        .I1(r1_i_i_reg_150[6]),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\exitcond_flatten_reg_357_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(ap_phi_mux_r1_i_i_phi_fu_154_p4[6]));
  LUT6 #(
    .INIT(64'hC000C000A0A00000)) 
    \tmp_116_mid2_v_reg_386[8]_i_3 
       (.I0(r1_i_i_reg_150[5]),
        .I1(tmp_116_mid2_v_reg_386[5]),
        .I2(\tmp_116_mid2_v_reg_386[4]_i_2_n_0 ),
        .I3(tmp_116_mid2_v_reg_386[4]),
        .I4(r1_i_i_reg_150[4]),
        .I5(ap_phi_mux_indvar_flatten_phi_fu_143_p41),
        .O(\tmp_116_mid2_v_reg_386[8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hCCACCCCC)) 
    \tmp_116_mid2_v_reg_386[8]_i_4 
       (.I0(tmp_116_mid2_v_reg_386[7]),
        .I1(r1_i_i_reg_150[7]),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\exitcond_flatten_reg_357_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(\tmp_116_mid2_v_reg_386_reg[10]_0 [3]));
  LUT5 #(
    .INIT(32'hCCACCCCC)) 
    \tmp_116_mid2_v_reg_386[8]_i_5 
       (.I0(tmp_116_mid2_v_reg_386[8]),
        .I1(r1_i_i_reg_150[8]),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\exitcond_flatten_reg_357_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(\tmp_116_mid2_v_reg_386_reg[10]_0 [4]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \tmp_116_mid2_v_reg_386[9]_i_1 
       (.I0(tmp_116_mid2_v_reg_386[9]),
        .I1(r1_i_i_reg_150[9]),
        .I2(ap_phi_mux_indvar_flatten_phi_fu_143_p41),
        .I3(r2_fu_221_p2[9]),
        .I4(p_0_in),
        .O(\tmp_116_mid2_v_reg_386[9]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \tmp_116_mid2_v_reg_386[9]_i_2 
       (.I0(\tmp_116_mid2_v_reg_386_reg[10]_0 [3]),
        .I1(\tmp_116_mid2_v_reg_386[8]_i_3_n_0 ),
        .I2(ap_phi_mux_r1_i_i_phi_fu_154_p4[6]),
        .I3(\tmp_116_mid2_v_reg_386_reg[10]_0 [4]),
        .I4(\tmp_116_mid2_v_reg_386_reg[10]_0 [5]),
        .O(r2_fu_221_p2[9]));
  LUT5 #(
    .INIT(32'hCCACCCCC)) 
    \tmp_116_mid2_v_reg_386[9]_i_3 
       (.I0(tmp_116_mid2_v_reg_386[9]),
        .I1(r1_i_i_reg_150[9]),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\exitcond_flatten_reg_357_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(\tmp_116_mid2_v_reg_386_reg[10]_0 [5]));
  FDRE \tmp_116_mid2_v_reg_386_reg[0] 
       (.C(ap_clk),
        .CE(tmp_116_mid2_v_reg_3860),
        .D(\tmp_116_mid2_v_reg_386[0]_i_1_n_0 ),
        .Q(tmp_116_mid2_v_reg_386[0]),
        .R(1'b0));
  FDRE \tmp_116_mid2_v_reg_386_reg[10] 
       (.C(ap_clk),
        .CE(tmp_116_mid2_v_reg_3860),
        .D(\tmp_116_mid2_v_reg_386[10]_i_2_n_0 ),
        .Q(tmp_116_mid2_v_reg_386[10]),
        .R(1'b0));
  FDRE \tmp_116_mid2_v_reg_386_reg[1] 
       (.C(ap_clk),
        .CE(tmp_116_mid2_v_reg_3860),
        .D(\tmp_116_mid2_v_reg_386[1]_i_1_n_0 ),
        .Q(tmp_116_mid2_v_reg_386[1]),
        .R(1'b0));
  FDRE \tmp_116_mid2_v_reg_386_reg[2] 
       (.C(ap_clk),
        .CE(tmp_116_mid2_v_reg_3860),
        .D(\tmp_116_mid2_v_reg_386[2]_i_1_n_0 ),
        .Q(tmp_116_mid2_v_reg_386[2]),
        .R(1'b0));
  FDRE \tmp_116_mid2_v_reg_386_reg[3] 
       (.C(ap_clk),
        .CE(tmp_116_mid2_v_reg_3860),
        .D(\tmp_116_mid2_v_reg_386[3]_i_1_n_0 ),
        .Q(tmp_116_mid2_v_reg_386[3]),
        .R(1'b0));
  FDRE \tmp_116_mid2_v_reg_386_reg[4] 
       (.C(ap_clk),
        .CE(tmp_116_mid2_v_reg_3860),
        .D(\tmp_116_mid2_v_reg_386[4]_i_1_n_0 ),
        .Q(tmp_116_mid2_v_reg_386[4]),
        .R(1'b0));
  FDRE \tmp_116_mid2_v_reg_386_reg[5] 
       (.C(ap_clk),
        .CE(tmp_116_mid2_v_reg_3860),
        .D(\tmp_116_mid2_v_reg_386[5]_i_1_n_0 ),
        .Q(tmp_116_mid2_v_reg_386[5]),
        .R(1'b0));
  FDRE \tmp_116_mid2_v_reg_386_reg[6] 
       (.C(ap_clk),
        .CE(tmp_116_mid2_v_reg_3860),
        .D(\tmp_116_mid2_v_reg_386[6]_i_1_n_0 ),
        .Q(tmp_116_mid2_v_reg_386[6]),
        .R(1'b0));
  FDRE \tmp_116_mid2_v_reg_386_reg[7] 
       (.C(ap_clk),
        .CE(tmp_116_mid2_v_reg_3860),
        .D(\tmp_116_mid2_v_reg_386[7]_i_1_n_0 ),
        .Q(tmp_116_mid2_v_reg_386[7]),
        .R(1'b0));
  FDRE \tmp_116_mid2_v_reg_386_reg[8] 
       (.C(ap_clk),
        .CE(tmp_116_mid2_v_reg_3860),
        .D(\tmp_116_mid2_v_reg_386[8]_i_1_n_0 ),
        .Q(tmp_116_mid2_v_reg_386[8]),
        .R(1'b0));
  FDRE \tmp_116_mid2_v_reg_386_reg[9] 
       (.C(ap_clk),
        .CE(tmp_116_mid2_v_reg_3860),
        .D(\tmp_116_mid2_v_reg_386[9]_i_1_n_0 ),
        .Q(tmp_116_mid2_v_reg_386[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_126_i_i_reg_341[0]_i_1 
       (.I0(col_packets_cast_loc_1_reg_319[0]),
        .O(tmp_126_i_i_fu_186_p2));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_126_i_i_reg_341[1]_i_1 
       (.I0(col_packets_cast_loc_1_reg_319[0]),
        .I1(col_packets_cast_loc_1_reg_319[1]),
        .O(\tmp_126_i_i_reg_341[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \tmp_126_i_i_reg_341[2]_i_1 
       (.I0(col_packets_cast_loc_1_reg_319[1]),
        .I1(col_packets_cast_loc_1_reg_319[0]),
        .I2(col_packets_cast_loc_1_reg_319[2]),
        .O(\tmp_126_i_i_reg_341[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \tmp_126_i_i_reg_341[3]_i_1 
       (.I0(col_packets_cast_loc_1_reg_319[2]),
        .I1(col_packets_cast_loc_1_reg_319[0]),
        .I2(col_packets_cast_loc_1_reg_319[1]),
        .I3(col_packets_cast_loc_1_reg_319[3]),
        .O(\tmp_126_i_i_reg_341[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \tmp_126_i_i_reg_341[4]_i_1 
       (.I0(col_packets_cast_loc_1_reg_319[3]),
        .I1(col_packets_cast_loc_1_reg_319[1]),
        .I2(col_packets_cast_loc_1_reg_319[0]),
        .I3(col_packets_cast_loc_1_reg_319[2]),
        .I4(col_packets_cast_loc_1_reg_319[4]),
        .O(\tmp_126_i_i_reg_341[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \tmp_126_i_i_reg_341[5]_i_1 
       (.I0(col_packets_cast_loc_1_reg_319[4]),
        .I1(col_packets_cast_loc_1_reg_319[2]),
        .I2(col_packets_cast_loc_1_reg_319[0]),
        .I3(col_packets_cast_loc_1_reg_319[1]),
        .I4(col_packets_cast_loc_1_reg_319[3]),
        .I5(col_packets_cast_loc_1_reg_319[5]),
        .O(\tmp_126_i_i_reg_341[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_126_i_i_reg_341[6]_i_1 
       (.I0(\tmp_126_i_i_reg_341[9]_inv_i_2_n_0 ),
        .I1(col_packets_cast_loc_1_reg_319[6]),
        .O(\tmp_126_i_i_reg_341[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \tmp_126_i_i_reg_341[7]_i_1 
       (.I0(col_packets_cast_loc_1_reg_319[6]),
        .I1(\tmp_126_i_i_reg_341[9]_inv_i_2_n_0 ),
        .I2(col_packets_cast_loc_1_reg_319[7]),
        .O(\tmp_126_i_i_reg_341[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \tmp_126_i_i_reg_341[8]_i_1 
       (.I0(col_packets_cast_loc_1_reg_319[7]),
        .I1(\tmp_126_i_i_reg_341[9]_inv_i_2_n_0 ),
        .I2(col_packets_cast_loc_1_reg_319[6]),
        .I3(col_packets_cast_loc_1_reg_319[8]),
        .O(\tmp_126_i_i_reg_341[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_126_i_i_reg_341[9]_inv_i_1 
       (.I0(col_packets_cast_loc_1_reg_319[7]),
        .I1(\tmp_126_i_i_reg_341[9]_inv_i_2_n_0 ),
        .I2(col_packets_cast_loc_1_reg_319[6]),
        .I3(col_packets_cast_loc_1_reg_319[8]),
        .O(\tmp_126_i_i_reg_341[9]_inv_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \tmp_126_i_i_reg_341[9]_inv_i_2 
       (.I0(col_packets_cast_loc_1_reg_319[4]),
        .I1(col_packets_cast_loc_1_reg_319[2]),
        .I2(col_packets_cast_loc_1_reg_319[0]),
        .I3(col_packets_cast_loc_1_reg_319[1]),
        .I4(col_packets_cast_loc_1_reg_319[3]),
        .I5(col_packets_cast_loc_1_reg_319[5]),
        .O(\tmp_126_i_i_reg_341[9]_inv_i_2_n_0 ));
  FDRE \tmp_126_i_i_reg_341_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(tmp_126_i_i_fu_186_p2),
        .Q(tmp_126_i_i_reg_341[0]),
        .R(1'b0));
  FDRE \tmp_126_i_i_reg_341_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\tmp_126_i_i_reg_341[1]_i_1_n_0 ),
        .Q(tmp_126_i_i_reg_341[1]),
        .R(1'b0));
  FDRE \tmp_126_i_i_reg_341_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\tmp_126_i_i_reg_341[2]_i_1_n_0 ),
        .Q(tmp_126_i_i_reg_341[2]),
        .R(1'b0));
  FDRE \tmp_126_i_i_reg_341_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\tmp_126_i_i_reg_341[3]_i_1_n_0 ),
        .Q(tmp_126_i_i_reg_341[3]),
        .R(1'b0));
  FDRE \tmp_126_i_i_reg_341_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\tmp_126_i_i_reg_341[4]_i_1_n_0 ),
        .Q(tmp_126_i_i_reg_341[4]),
        .R(1'b0));
  FDRE \tmp_126_i_i_reg_341_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\tmp_126_i_i_reg_341[5]_i_1_n_0 ),
        .Q(tmp_126_i_i_reg_341[5]),
        .R(1'b0));
  FDRE \tmp_126_i_i_reg_341_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\tmp_126_i_i_reg_341[6]_i_1_n_0 ),
        .Q(tmp_126_i_i_reg_341[6]),
        .R(1'b0));
  FDRE \tmp_126_i_i_reg_341_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\tmp_126_i_i_reg_341[7]_i_1_n_0 ),
        .Q(tmp_126_i_i_reg_341[7]),
        .R(1'b0));
  FDRE \tmp_126_i_i_reg_341_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\tmp_126_i_i_reg_341[8]_i_1_n_0 ),
        .Q(tmp_126_i_i_reg_341[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \tmp_126_i_i_reg_341_reg[9]_inv 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\tmp_126_i_i_reg_341[9]_inv_i_1_n_0 ),
        .Q(tmp_126_i_i_reg_341[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAC5353AC00000000)) 
    \tmp_147_i_i3_reg_381[0]_i_3 
       (.I0(tmp_116_mid2_v_reg_386[6]),
        .I1(r1_i_i_reg_150[6]),
        .I2(ap_phi_mux_indvar_flatten_phi_fu_143_p41),
        .I3(\tmp_147_i_i_mid1_reg_376_reg[0]_0 ),
        .I4(Q[6]),
        .I5(\tmp_147_i_i3_reg_381_reg[0]_4 ),
        .O(\tmp_147_i_i3_reg_381[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    \tmp_147_i_i3_reg_381[0]_i_4 
       (.I0(ap_phi_mux_r1_i_i_phi_fu_154_p4[3]),
        .I1(\tmp_147_i_i3_reg_381_reg[0]_1 ),
        .I2(\tmp_147_i_i3_reg_381_reg[0]_2 ),
        .I3(ap_phi_mux_r1_i_i_phi_fu_154_p4[5]),
        .I4(\tmp_147_i_i3_reg_381_reg[0]_3 ),
        .I5(ap_phi_mux_r1_i_i_phi_fu_154_p4[4]),
        .O(\tmp_147_i_i3_reg_381[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4002100808400210)) 
    \tmp_147_i_i3_reg_381[0]_i_5 
       (.I0(\tmp_116_mid2_v_reg_386_reg[10]_0 [0]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\tmp_116_mid2_v_reg_386_reg[10]_0 [2]),
        .I5(\tmp_116_mid2_v_reg_386_reg[10]_0 [1]),
        .O(\tmp_147_i_i3_reg_381[0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hCCACCCCC)) 
    \tmp_147_i_i3_reg_381[0]_i_9 
       (.I0(tmp_116_mid2_v_reg_386[5]),
        .I1(r1_i_i_reg_150[5]),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\exitcond_flatten_reg_357_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(ap_phi_mux_r1_i_i_phi_fu_154_p4[5]));
  FDRE \tmp_147_i_i3_reg_381_reg[0] 
       (.C(ap_clk),
        .CE(exitcond7_reg_3660),
        .D(tmp_147_i_i3_fu_232_p2),
        .Q(tmp_147_i_i3_reg_381),
        .R(1'b0));
  CARRY4 \tmp_147_i_i3_reg_381_reg[0]_i_1 
       (.CI(1'b0),
        .CO({tmp_147_i_i3_fu_232_p2,\tmp_147_i_i3_reg_381_reg[0]_i_1_n_1 ,\tmp_147_i_i3_reg_381_reg[0]_i_1_n_2 ,\tmp_147_i_i3_reg_381_reg[0]_i_1_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_147_i_i3_reg_381_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\tmp_147_i_i3_reg_381_reg[0]_0 ,\tmp_147_i_i3_reg_381[0]_i_3_n_0 ,\tmp_147_i_i3_reg_381[0]_i_4_n_0 ,\tmp_147_i_i3_reg_381[0]_i_5_n_0 }));
  LUT6 #(
    .INIT(64'h775F77A0885F88A0)) 
    \tmp_147_i_i_mid1_reg_376[0]_i_10 
       (.I0(\tmp_147_i_i_mid1_reg_376[0]_i_14_n_0 ),
        .I1(tmp_116_mid2_v_reg_386[2]),
        .I2(r1_i_i_reg_150[2]),
        .I3(ap_phi_mux_indvar_flatten_phi_fu_143_p41),
        .I4(r1_i_i_reg_150[3]),
        .I5(tmp_116_mid2_v_reg_386[3]),
        .O(\tmp_116_mid2_v_reg_386_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h6018180606818160)) 
    \tmp_147_i_i_mid1_reg_376[0]_i_11 
       (.I0(\tmp_116_mid2_v_reg_386[4]_i_2_n_0 ),
        .I1(ap_phi_mux_r1_i_i_phi_fu_154_p4[4]),
        .I2(ap_phi_mux_r1_i_i_phi_fu_154_p4[5]),
        .I3(Q[4]),
        .I4(\tmp_147_i_i_mid1_reg_376[0]_i_4 ),
        .I5(Q[5]),
        .O(\int_rows_V_reg[4] ));
  LUT6 #(
    .INIT(64'hFF20DF0000000000)) 
    \tmp_147_i_i_mid1_reg_376[0]_i_12 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(\exitcond_flatten_reg_357_reg_n_0_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(r1_i_i_reg_150[6]),
        .I4(tmp_116_mid2_v_reg_386[6]),
        .I5(\tmp_116_mid2_v_reg_386[8]_i_3_n_0 ),
        .O(\tmp_147_i_i_mid1_reg_376[0]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hCAC00A00)) 
    \tmp_147_i_i_mid1_reg_376[0]_i_14 
       (.I0(r1_i_i_reg_150[1]),
        .I1(tmp_116_mid2_v_reg_386[1]),
        .I2(ap_phi_mux_indvar_flatten_phi_fu_143_p41),
        .I3(r1_i_i_reg_150[0]),
        .I4(tmp_116_mid2_v_reg_386[0]),
        .O(\tmp_147_i_i_mid1_reg_376[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h6018180606818160)) 
    \tmp_147_i_i_mid1_reg_376[0]_i_2 
       (.I0(\tmp_116_mid2_v_reg_386[10]_i_5_n_0 ),
        .I1(\tmp_116_mid2_v_reg_386_reg[10]_0 [5]),
        .I2(\tmp_116_mid2_v_reg_386_reg[10]_0 [6]),
        .I3(Q[9]),
        .I4(\tmp_147_i_i_mid1_reg_376_reg[0]_1 ),
        .I5(Q[10]),
        .O(\tmp_147_i_i_mid1_reg_376[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h9600)) 
    \tmp_147_i_i_mid1_reg_376[0]_i_3 
       (.I0(r2_fu_221_p2[6]),
        .I1(\tmp_147_i_i_mid1_reg_376_reg[0]_0 ),
        .I2(Q[6]),
        .I3(\tmp_147_i_i_mid1_reg_376[0]_i_9_n_0 ),
        .O(\tmp_147_i_i_mid1_reg_376[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5555A6AA5955AAAA)) 
    \tmp_147_i_i_mid1_reg_376[0]_i_7 
       (.I0(\tmp_116_mid2_v_reg_386[8]_i_3_n_0 ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\exitcond_flatten_reg_357_reg_n_0_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(r1_i_i_reg_150[6]),
        .I5(tmp_116_mid2_v_reg_386[6]),
        .O(r2_fu_221_p2[6]));
  LUT6 #(
    .INIT(64'h6018180606818160)) 
    \tmp_147_i_i_mid1_reg_376[0]_i_9 
       (.I0(\tmp_147_i_i_mid1_reg_376[0]_i_12_n_0 ),
        .I1(\tmp_116_mid2_v_reg_386_reg[10]_0 [3]),
        .I2(\tmp_116_mid2_v_reg_386_reg[10]_0 [4]),
        .I3(Q[7]),
        .I4(\tmp_147_i_i_mid1_reg_376[0]_i_3_0 ),
        .I5(Q[8]),
        .O(\tmp_147_i_i_mid1_reg_376[0]_i_9_n_0 ));
  FDRE \tmp_147_i_i_mid1_reg_376_reg[0] 
       (.C(ap_clk),
        .CE(exitcond7_reg_3660),
        .D(tmp_147_i_i_mid1_fu_227_p2),
        .Q(tmp_147_i_i_mid1_reg_376),
        .R(1'b0));
  CARRY4 \tmp_147_i_i_mid1_reg_376_reg[0]_i_1 
       (.CI(1'b0),
        .CO({tmp_147_i_i_mid1_fu_227_p2,\tmp_147_i_i_mid1_reg_376_reg[0]_i_1_n_1 ,\tmp_147_i_i_mid1_reg_376_reg[0]_i_1_n_2 ,\tmp_147_i_i_mid1_reg_376_reg[0]_i_1_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_147_i_i_mid1_reg_376_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\tmp_147_i_i_mid1_reg_376[0]_i_2_n_0 ,\tmp_147_i_i_mid1_reg_376[0]_i_3_n_0 ,S}));
  LUT6 #(
    .INIT(64'hAAAA0800A2AA0000)) 
    \tmp_148_i_i_reg_396[0]_i_10 
       (.I0(p_0_in),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\exitcond_flatten_reg_357_reg_n_0_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(p_1_rec_i_i_reg_161[4]),
        .I5(c_reg_421[4]),
        .O(p_1_rec_i_i_mid2_fu_213_p3[4]));
  LUT6 #(
    .INIT(64'hAAAA0800A2AA0000)) 
    \tmp_148_i_i_reg_396[0]_i_11 
       (.I0(p_0_in),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\exitcond_flatten_reg_357_reg_n_0_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(p_1_rec_i_i_reg_161[0]),
        .I5(c_reg_421[0]),
        .O(p_1_rec_i_i_mid2_fu_213_p3[0]));
  LUT6 #(
    .INIT(64'hAAAA0800A2AA0000)) 
    \tmp_148_i_i_reg_396[0]_i_12 
       (.I0(p_0_in),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\exitcond_flatten_reg_357_reg_n_0_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(p_1_rec_i_i_reg_161[2]),
        .I5(c_reg_421[2]),
        .O(p_1_rec_i_i_mid2_fu_213_p3[2]));
  LUT6 #(
    .INIT(64'hAAAA0800A2AA0000)) 
    \tmp_148_i_i_reg_396[0]_i_13 
       (.I0(p_0_in),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\exitcond_flatten_reg_357_reg_n_0_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(p_1_rec_i_i_reg_161[1]),
        .I5(c_reg_421[1]),
        .O(p_1_rec_i_i_mid2_fu_213_p3[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \tmp_148_i_i_reg_396[0]_i_2 
       (.I0(p_1_rec_i_i_mid2_fu_213_p3[6]),
        .I1(tmp_126_i_i_reg_341[6]),
        .I2(tmp_126_i_i_reg_341[8]),
        .I3(p_1_rec_i_i_mid2_fu_213_p3[8]),
        .I4(tmp_126_i_i_reg_341[7]),
        .I5(p_1_rec_i_i_mid2_fu_213_p3[7]),
        .O(\tmp_148_i_i_reg_396[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \tmp_148_i_i_reg_396[0]_i_3 
       (.I0(p_1_rec_i_i_mid2_fu_213_p3[3]),
        .I1(tmp_126_i_i_reg_341[3]),
        .I2(tmp_126_i_i_reg_341[5]),
        .I3(p_1_rec_i_i_mid2_fu_213_p3[5]),
        .I4(tmp_126_i_i_reg_341[4]),
        .I5(p_1_rec_i_i_mid2_fu_213_p3[4]),
        .O(\tmp_148_i_i_reg_396[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \tmp_148_i_i_reg_396[0]_i_4 
       (.I0(p_1_rec_i_i_mid2_fu_213_p3[0]),
        .I1(tmp_126_i_i_reg_341[0]),
        .I2(tmp_126_i_i_reg_341[2]),
        .I3(p_1_rec_i_i_mid2_fu_213_p3[2]),
        .I4(tmp_126_i_i_reg_341[1]),
        .I5(p_1_rec_i_i_mid2_fu_213_p3[1]),
        .O(\tmp_148_i_i_reg_396[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA0800A2AA0000)) 
    \tmp_148_i_i_reg_396[0]_i_5 
       (.I0(p_0_in),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\exitcond_flatten_reg_357_reg_n_0_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(p_1_rec_i_i_reg_161[6]),
        .I5(c_reg_421[6]),
        .O(p_1_rec_i_i_mid2_fu_213_p3[6]));
  LUT6 #(
    .INIT(64'hAAAA0800A2AA0000)) 
    \tmp_148_i_i_reg_396[0]_i_6 
       (.I0(p_0_in),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\exitcond_flatten_reg_357_reg_n_0_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(p_1_rec_i_i_reg_161[8]),
        .I5(c_reg_421[8]),
        .O(p_1_rec_i_i_mid2_fu_213_p3[8]));
  LUT6 #(
    .INIT(64'hAAAA0800A2AA0000)) 
    \tmp_148_i_i_reg_396[0]_i_7 
       (.I0(p_0_in),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\exitcond_flatten_reg_357_reg_n_0_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(p_1_rec_i_i_reg_161[7]),
        .I5(c_reg_421[7]),
        .O(p_1_rec_i_i_mid2_fu_213_p3[7]));
  LUT6 #(
    .INIT(64'hAAAA0800A2AA0000)) 
    \tmp_148_i_i_reg_396[0]_i_8 
       (.I0(p_0_in),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\exitcond_flatten_reg_357_reg_n_0_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(p_1_rec_i_i_reg_161[3]),
        .I5(c_reg_421[3]),
        .O(p_1_rec_i_i_mid2_fu_213_p3[3]));
  LUT6 #(
    .INIT(64'hAAAA0800A2AA0000)) 
    \tmp_148_i_i_reg_396[0]_i_9 
       (.I0(p_0_in),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\exitcond_flatten_reg_357_reg_n_0_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(p_1_rec_i_i_reg_161[5]),
        .I5(c_reg_421[5]),
        .O(p_1_rec_i_i_mid2_fu_213_p3[5]));
  FDRE \tmp_148_i_i_reg_396_reg[0] 
       (.C(ap_clk),
        .CE(exitcond7_reg_3660),
        .D(tmp_148_i_i_fu_283_p2),
        .Q(tmp_148_i_i_reg_396),
        .R(1'b0));
  CARRY4 \tmp_148_i_i_reg_396_reg[0]_i_1 
       (.CI(1'b0),
        .CO({tmp_148_i_i_fu_283_p2,\tmp_148_i_i_reg_396_reg[0]_i_1_n_1 ,\tmp_148_i_i_reg_396_reg[0]_i_1_n_2 ,\tmp_148_i_i_reg_396_reg[0]_i_1_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_148_i_i_reg_396_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({tmp_126_i_i_reg_341[9],\tmp_148_i_i_reg_396[0]_i_2_n_0 ,\tmp_148_i_i_reg_396[0]_i_3_n_0 ,\tmp_148_i_i_reg_396[0]_i_4_n_0 }));
  LUT6 #(
    .INIT(64'hFFFBFFFF00080000)) 
    \tmp_74_reg_401[7]_i_1 
       (.I0(D),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_block_pp0_stage1_11001),
        .I3(\exitcond_flatten_reg_357_reg_n_0_[0] ),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(p_Result_s_fu_303_p5[7]),
        .O(\tmp_74_reg_401[7]_i_1_n_0 ));
  FDRE \tmp_74_reg_401_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_74_reg_401[7]_i_1_n_0 ),
        .Q(p_Result_s_fu_303_p5[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFBFFF00008000)) 
    \tmp_75_reg_411[7]_i_1 
       (.I0(D),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(canny_edges_data_str_empty_n),
        .I4(\exitcond_flatten_reg_357_reg_n_0_[0] ),
        .I5(p_Result_s_fu_303_p5[15]),
        .O(\tmp_75_reg_411[7]_i_1_n_0 ));
  FDRE \tmp_75_reg_411_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_75_reg_411[7]_i_1_n_0 ),
        .Q(p_Result_s_fu_303_p5[15]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0080)) 
    \tmp_76_reg_416[7]_i_1 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(canny_edges_data_str_empty_n),
        .I3(\exitcond_flatten_reg_357_reg_n_0_[0] ),
        .O(c_reg_4210));
  FDRE \tmp_76_reg_416_reg[7] 
       (.C(ap_clk),
        .CE(c_reg_4210),
        .D(D),
        .Q(p_Result_s_fu_303_p5[23]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Sobel_1_canny
   (ADDRBWRADDR,
    tmp_121_reg_1568,
    tmp_80_reg_1528,
    \p_assign_6_2_reg_1500_reg[0] ,
    tmp_116_reg_1518,
    tmp_103_fu_586_p3,
    \ImagLoc_x_reg_1562_reg[0] ,
    \p_assign_6_1_reg_1482_reg[1] ,
    tmp_108_fu_665_p3,
    \p_assign_6_1_reg_1482_reg[0] ,
    Q,
    tmp_105_fu_628_p3,
    \p_p2_i_i_reg_1574_reg[1] ,
    \p_assign_7_1_reg_1495_reg[1] ,
    ap_enable_reg_pp0_iter2_reg,
    \ImagLoc_x_reg_1562_reg[10] ,
    \p_p2_i_i_reg_1574_reg[2] ,
    \p_p2_i_i_reg_1574_reg[3] ,
    \p_p2_i_i_reg_1574_reg[4] ,
    \p_p2_i_i_reg_1574_reg[5] ,
    \p_p2_i_i_reg_1574_reg[6] ,
    \p_p2_i_i_reg_1574_reg[7] ,
    \p_p2_i_i_reg_1574_reg[8] ,
    \p_p2_i_i_reg_1574_reg[9] ,
    \p_p2_i_i_reg_1574_reg[10] ,
    \ap_CS_fsm_reg[1]_0 ,
    \t_V_3_reg_320_reg[10] ,
    \p_assign_6_2_reg_1500_reg[10] ,
    \p_assign_6_1_reg_1482_reg[10] ,
    \tmp_68_reg_1464_reg[10] ,
    mOutPtr110_out,
    E,
    \ap_reg_pp0_iter9_or_cond_i_reg_1580_reg[0] ,
    \tmp_77_reg_1523_reg[1] ,
    p_dst_data_stream_V_din,
    ap_clk,
    ap_rst_n_inv,
    row_assign_10_2_t_fu_796_p2,
    tmp_117_fu_787_p2,
    S,
    \exitcond388_i_reg_1553_reg[0] ,
    DI,
    \brmerge_reg_1598_reg[0] ,
    \brmerge_reg_1598_reg[0]_0 ,
    \tmp_58_reg_1435_reg[0] ,
    \tmp_58_reg_1435_reg[0]_0 ,
    \tmp_58_reg_1435_reg[0]_1 ,
    \tmp_58_reg_1435_reg[0]_2 ,
    \x_reg_1588_reg[4] ,
    \x_reg_1588_reg[8] ,
    \x_reg_1588_reg[10] ,
    \tmp_61_reg_1457_reg[0] ,
    \tmp_61_reg_1457_reg[0]_0 ,
    \tmp_61_reg_1457_reg[0]_1 ,
    tmp_67_fu_893_p2_carry__0,
    \x_reg_1588_reg[10]_0 ,
    \x_reg_1588_reg[10]_1 ,
    tmp_216_1_fu_641_p2_carry__0,
    \tmp_77_reg_1523_reg[1]_0 ,
    \tmp_77_reg_1523_reg[1]_1 ,
    tmp_70_fu_599_p2_carry__0,
    \tmp_116_reg_1518_reg[1] ,
    \tmp_116_reg_1518_reg[1]_0 ,
    tmp_216_2_fu_678_p2_carry__0,
    \tmp_80_reg_1528_reg[1] ,
    \tmp_80_reg_1528_reg[1]_0 ,
    \row_assign_10_2_t_reg_1548_reg[0] ,
    ap_rst_n,
    sobel_gy_data_stream_full_n,
    src2_data_stream_0_s_empty_n,
    Duplicate_U0_ap_start,
    tmp_226_2_fu_693_p2_carry__0,
    exitcond389_i_fu_472_p2_carry,
    exitcond389_i_fu_472_p2_carry_0,
    exitcond389_i_fu_472_p2_carry_1,
    exitcond389_i_fu_472_p2_carry_2,
    tmp_65_fu_880_p2_carry__0,
    \tmp_116_reg_1518_reg[1]_1 ,
    \tmp_77_reg_1523_reg[1]_2 ,
    Duplicate_U0_src_data_stream_V_read,
    src2_data_stream_0_s_full_n,
    D,
    \row_assign_10_1_t_reg_1543_reg[1] ,
    \reg_331_reg[7] );
  output [1:0]ADDRBWRADDR;
  output tmp_121_reg_1568;
  output [1:0]tmp_80_reg_1528;
  output [0:0]\p_assign_6_2_reg_1500_reg[0] ;
  output [0:0]tmp_116_reg_1518;
  output tmp_103_fu_586_p3;
  output \ImagLoc_x_reg_1562_reg[0] ;
  output \p_assign_6_1_reg_1482_reg[1] ;
  output tmp_108_fu_665_p3;
  output [0:0]\p_assign_6_1_reg_1482_reg[0] ;
  output [9:0]Q;
  output tmp_105_fu_628_p3;
  output \p_p2_i_i_reg_1574_reg[1] ;
  output [0:0]\p_assign_7_1_reg_1495_reg[1] ;
  output ap_enable_reg_pp0_iter2_reg;
  output [9:0]\ImagLoc_x_reg_1562_reg[10] ;
  output \p_p2_i_i_reg_1574_reg[2] ;
  output \p_p2_i_i_reg_1574_reg[3] ;
  output \p_p2_i_i_reg_1574_reg[4] ;
  output \p_p2_i_i_reg_1574_reg[5] ;
  output \p_p2_i_i_reg_1574_reg[6] ;
  output \p_p2_i_i_reg_1574_reg[7] ;
  output \p_p2_i_i_reg_1574_reg[8] ;
  output \p_p2_i_i_reg_1574_reg[9] ;
  output [0:0]\p_p2_i_i_reg_1574_reg[10] ;
  output [1:0]\ap_CS_fsm_reg[1]_0 ;
  output [10:0]\t_V_3_reg_320_reg[10] ;
  output [9:0]\p_assign_6_2_reg_1500_reg[10] ;
  output [8:0]\p_assign_6_1_reg_1482_reg[10] ;
  output [8:0]\tmp_68_reg_1464_reg[10] ;
  output mOutPtr110_out;
  output [0:0]E;
  output \ap_reg_pp0_iter9_or_cond_i_reg_1580_reg[0] ;
  output [1:0]\tmp_77_reg_1523_reg[1] ;
  output [11:0]p_dst_data_stream_V_din;
  input ap_clk;
  input ap_rst_n_inv;
  input [0:0]row_assign_10_2_t_fu_796_p2;
  input [0:0]tmp_117_fu_787_p2;
  input [1:0]S;
  input [3:0]\exitcond388_i_reg_1553_reg[0] ;
  input [3:0]DI;
  input [0:0]\brmerge_reg_1598_reg[0] ;
  input [0:0]\brmerge_reg_1598_reg[0]_0 ;
  input [0:0]\tmp_58_reg_1435_reg[0] ;
  input [2:0]\tmp_58_reg_1435_reg[0]_0 ;
  input [0:0]\tmp_58_reg_1435_reg[0]_1 ;
  input [0:0]\tmp_58_reg_1435_reg[0]_2 ;
  input [2:0]\x_reg_1588_reg[4] ;
  input [3:0]\x_reg_1588_reg[8] ;
  input [0:0]\x_reg_1588_reg[10] ;
  input [0:0]\tmp_61_reg_1457_reg[0] ;
  input [2:0]\tmp_61_reg_1457_reg[0]_0 ;
  input [0:0]\tmp_61_reg_1457_reg[0]_1 ;
  input [3:0]tmp_67_fu_893_p2_carry__0;
  input [1:0]\x_reg_1588_reg[10]_0 ;
  input [0:0]\x_reg_1588_reg[10]_1 ;
  input [3:0]tmp_216_1_fu_641_p2_carry__0;
  input [1:0]\tmp_77_reg_1523_reg[1]_0 ;
  input [0:0]\tmp_77_reg_1523_reg[1]_1 ;
  input [3:0]tmp_70_fu_599_p2_carry__0;
  input [1:0]\tmp_116_reg_1518_reg[1] ;
  input [0:0]\tmp_116_reg_1518_reg[1]_0 ;
  input [3:0]tmp_216_2_fu_678_p2_carry__0;
  input [1:0]\tmp_80_reg_1528_reg[1] ;
  input [0:0]\tmp_80_reg_1528_reg[1]_0 ;
  input \row_assign_10_2_t_reg_1548_reg[0] ;
  input ap_rst_n;
  input sobel_gy_data_stream_full_n;
  input src2_data_stream_0_s_empty_n;
  input Duplicate_U0_ap_start;
  input [11:0]tmp_226_2_fu_693_p2_carry__0;
  input exitcond389_i_fu_472_p2_carry;
  input exitcond389_i_fu_472_p2_carry_0;
  input exitcond389_i_fu_472_p2_carry_1;
  input exitcond389_i_fu_472_p2_carry_2;
  input [11:0]tmp_65_fu_880_p2_carry__0;
  input \tmp_116_reg_1518_reg[1]_1 ;
  input \tmp_77_reg_1523_reg[1]_2 ;
  input Duplicate_U0_src_data_stream_V_read;
  input src2_data_stream_0_s_full_n;
  input [1:0]D;
  input [1:0]\row_assign_10_1_t_reg_1543_reg[1] ;
  input [7:0]\reg_331_reg[7] ;

  wire [1:0]ADDRBWRADDR;
  wire [1:0]D;
  wire [3:0]DI;
  wire Duplicate_U0_ap_start;
  wire Duplicate_U0_src_data_stream_V_read;
  wire [0:0]E;
  wire \ImagLoc_x_reg_1562_reg[0] ;
  wire [9:0]\ImagLoc_x_reg_1562_reg[10] ;
  wire [9:0]Q;
  wire [1:0]S;
  wire [1:0]\ap_CS_fsm_reg[1]_0 ;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2_reg;
  wire ap_reg_grp_Filter2D_fu_96_ap_start;
  wire \ap_reg_pp0_iter9_or_cond_i_reg_1580_reg[0] ;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [0:0]\brmerge_reg_1598_reg[0] ;
  wire [0:0]\brmerge_reg_1598_reg[0]_0 ;
  wire [3:0]\exitcond388_i_reg_1553_reg[0] ;
  wire exitcond389_i_fu_472_p2_carry;
  wire exitcond389_i_fu_472_p2_carry_0;
  wire exitcond389_i_fu_472_p2_carry_1;
  wire exitcond389_i_fu_472_p2_carry_2;
  wire grp_Filter2D_fu_96_n_86;
  wire mOutPtr110_out;
  wire [0:0]\p_assign_6_1_reg_1482_reg[0] ;
  wire [8:0]\p_assign_6_1_reg_1482_reg[10] ;
  wire \p_assign_6_1_reg_1482_reg[1] ;
  wire [0:0]\p_assign_6_2_reg_1500_reg[0] ;
  wire [9:0]\p_assign_6_2_reg_1500_reg[10] ;
  wire [0:0]\p_assign_7_1_reg_1495_reg[1] ;
  wire [11:0]p_dst_data_stream_V_din;
  wire [0:0]\p_p2_i_i_reg_1574_reg[10] ;
  wire \p_p2_i_i_reg_1574_reg[1] ;
  wire \p_p2_i_i_reg_1574_reg[2] ;
  wire \p_p2_i_i_reg_1574_reg[3] ;
  wire \p_p2_i_i_reg_1574_reg[4] ;
  wire \p_p2_i_i_reg_1574_reg[5] ;
  wire \p_p2_i_i_reg_1574_reg[6] ;
  wire \p_p2_i_i_reg_1574_reg[7] ;
  wire \p_p2_i_i_reg_1574_reg[8] ;
  wire \p_p2_i_i_reg_1574_reg[9] ;
  wire [7:0]\reg_331_reg[7] ;
  wire [1:0]\row_assign_10_1_t_reg_1543_reg[1] ;
  wire [0:0]row_assign_10_2_t_fu_796_p2;
  wire \row_assign_10_2_t_reg_1548_reg[0] ;
  wire sobel_gy_data_stream_full_n;
  wire src2_data_stream_0_s_empty_n;
  wire src2_data_stream_0_s_full_n;
  wire [10:0]\t_V_3_reg_320_reg[10] ;
  wire tmp_103_fu_586_p3;
  wire tmp_105_fu_628_p3;
  wire tmp_108_fu_665_p3;
  wire [0:0]tmp_116_reg_1518;
  wire [1:0]\tmp_116_reg_1518_reg[1] ;
  wire [0:0]\tmp_116_reg_1518_reg[1]_0 ;
  wire \tmp_116_reg_1518_reg[1]_1 ;
  wire [0:0]tmp_117_fu_787_p2;
  wire tmp_121_reg_1568;
  wire [3:0]tmp_216_1_fu_641_p2_carry__0;
  wire [3:0]tmp_216_2_fu_678_p2_carry__0;
  wire [11:0]tmp_226_2_fu_693_p2_carry__0;
  wire [0:0]\tmp_58_reg_1435_reg[0] ;
  wire [2:0]\tmp_58_reg_1435_reg[0]_0 ;
  wire [0:0]\tmp_58_reg_1435_reg[0]_1 ;
  wire [0:0]\tmp_58_reg_1435_reg[0]_2 ;
  wire [0:0]\tmp_61_reg_1457_reg[0] ;
  wire [2:0]\tmp_61_reg_1457_reg[0]_0 ;
  wire [0:0]\tmp_61_reg_1457_reg[0]_1 ;
  wire [11:0]tmp_65_fu_880_p2_carry__0;
  wire [3:0]tmp_67_fu_893_p2_carry__0;
  wire [8:0]\tmp_68_reg_1464_reg[10] ;
  wire [3:0]tmp_70_fu_599_p2_carry__0;
  wire [1:0]\tmp_77_reg_1523_reg[1] ;
  wire [1:0]\tmp_77_reg_1523_reg[1]_0 ;
  wire [0:0]\tmp_77_reg_1523_reg[1]_1 ;
  wire \tmp_77_reg_1523_reg[1]_2 ;
  wire [1:0]tmp_80_reg_1528;
  wire [1:0]\tmp_80_reg_1528_reg[1] ;
  wire [0:0]\tmp_80_reg_1528_reg[1]_0 ;
  wire [0:0]\x_reg_1588_reg[10] ;
  wire [1:0]\x_reg_1588_reg[10]_0 ;
  wire [0:0]\x_reg_1588_reg[10]_1 ;
  wire [2:0]\x_reg_1588_reg[4] ;
  wire [3:0]\x_reg_1588_reg[8] ;

  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg[1]_0 [0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(\ap_CS_fsm_reg[1]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_reg_grp_Filter2D_fu_96_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Filter2D_fu_96_n_86),
        .Q(ap_reg_grp_Filter2D_fu_96_ap_start),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_canny_22 grp_Filter2D_fu_96
       (.D(ADDRBWRADDR),
        .DI(DI),
        .Duplicate_U0_ap_start(Duplicate_U0_ap_start),
        .Duplicate_U0_src_data_stream_V_read(Duplicate_U0_src_data_stream_V_read),
        .E(E),
        .\ImagLoc_x_reg_1562_reg[0]_0 (\ImagLoc_x_reg_1562_reg[0] ),
        .\ImagLoc_x_reg_1562_reg[10]_0 (\ImagLoc_x_reg_1562_reg[10] ),
        .Q(Q),
        .S(S),
        .\ap_CS_fsm_reg[1]_0 (grp_Filter2D_fu_96_n_86),
        .\ap_CS_fsm_reg[1]_1 (\ap_CS_fsm_reg[1]_0 ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2_reg_0(ap_enable_reg_pp0_iter2_reg),
        .ap_reg_grp_Filter2D_fu_96_ap_start(ap_reg_grp_Filter2D_fu_96_ap_start),
        .\ap_reg_pp0_iter9_or_cond_i_reg_1580_reg[0]_0 (\ap_reg_pp0_iter9_or_cond_i_reg_1580_reg[0] ),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\brmerge_reg_1598_reg[0]_0 (\brmerge_reg_1598_reg[0] ),
        .\brmerge_reg_1598_reg[0]_1 (\brmerge_reg_1598_reg[0]_0 ),
        .\col_assign_3_t_reg_1611_reg[1]_0 (D),
        .\exitcond388_i_reg_1553_reg[0]_0 (\exitcond388_i_reg_1553_reg[0] ),
        .exitcond389_i_fu_472_p2_carry_0(exitcond389_i_fu_472_p2_carry),
        .exitcond389_i_fu_472_p2_carry_1(exitcond389_i_fu_472_p2_carry_0),
        .exitcond389_i_fu_472_p2_carry_2(exitcond389_i_fu_472_p2_carry_1),
        .exitcond389_i_fu_472_p2_carry_3(exitcond389_i_fu_472_p2_carry_2),
        .int_ap_start_reg(ap_NS_fsm),
        .mOutPtr110_out(mOutPtr110_out),
        .\p_assign_6_1_reg_1482_reg[0]_0 (\p_assign_6_1_reg_1482_reg[0] ),
        .\p_assign_6_1_reg_1482_reg[10]_0 (\p_assign_6_1_reg_1482_reg[10] ),
        .\p_assign_6_1_reg_1482_reg[11]_0 (tmp_105_fu_628_p3),
        .\p_assign_6_1_reg_1482_reg[1]_0 (\p_assign_6_1_reg_1482_reg[1] ),
        .\p_assign_6_2_reg_1500_reg[0]_0 (\p_assign_6_2_reg_1500_reg[0] ),
        .\p_assign_6_2_reg_1500_reg[10]_0 (\p_assign_6_2_reg_1500_reg[10] ),
        .\p_assign_6_2_reg_1500_reg[11]_0 (tmp_108_fu_665_p3),
        .\p_assign_7_1_reg_1495_reg[1]_0 (\p_assign_7_1_reg_1495_reg[1] ),
        .p_dst_data_stream_V_din(p_dst_data_stream_V_din),
        .\p_p2_i_i_reg_1574_reg[10]_0 (\p_p2_i_i_reg_1574_reg[10] ),
        .\p_p2_i_i_reg_1574_reg[1]_0 (\p_p2_i_i_reg_1574_reg[1] ),
        .\p_p2_i_i_reg_1574_reg[2]_0 (\p_p2_i_i_reg_1574_reg[2] ),
        .\p_p2_i_i_reg_1574_reg[3]_0 (\p_p2_i_i_reg_1574_reg[3] ),
        .\p_p2_i_i_reg_1574_reg[4]_0 (\p_p2_i_i_reg_1574_reg[4] ),
        .\p_p2_i_i_reg_1574_reg[5]_0 (\p_p2_i_i_reg_1574_reg[5] ),
        .\p_p2_i_i_reg_1574_reg[6]_0 (\p_p2_i_i_reg_1574_reg[6] ),
        .\p_p2_i_i_reg_1574_reg[7]_0 (\p_p2_i_i_reg_1574_reg[7] ),
        .\p_p2_i_i_reg_1574_reg[8]_0 (\p_p2_i_i_reg_1574_reg[8] ),
        .\p_p2_i_i_reg_1574_reg[9]_0 (\p_p2_i_i_reg_1574_reg[9] ),
        .\reg_331_reg[7]_0 (\reg_331_reg[7] ),
        .\row_assign_10_1_t_reg_1543_reg[1]_0 (\row_assign_10_1_t_reg_1543_reg[1] ),
        .row_assign_10_2_t_fu_796_p2(row_assign_10_2_t_fu_796_p2),
        .\row_assign_10_2_t_reg_1548_reg[0]_0 (\row_assign_10_2_t_reg_1548_reg[0] ),
        .sobel_gy_data_stream_full_n(sobel_gy_data_stream_full_n),
        .src2_data_stream_0_s_empty_n(src2_data_stream_0_s_empty_n),
        .src2_data_stream_0_s_full_n(src2_data_stream_0_s_full_n),
        .\t_V_3_reg_320_reg[10]_0 (\t_V_3_reg_320_reg[10] ),
        .tmp_116_reg_1518(tmp_116_reg_1518),
        .\tmp_116_reg_1518_reg[1]_0 (\tmp_116_reg_1518_reg[1] ),
        .\tmp_116_reg_1518_reg[1]_1 (\tmp_116_reg_1518_reg[1]_0 ),
        .\tmp_116_reg_1518_reg[1]_2 (\tmp_116_reg_1518_reg[1]_1 ),
        .tmp_117_fu_787_p2(tmp_117_fu_787_p2),
        .\tmp_121_reg_1568_reg[0]_0 (tmp_121_reg_1568),
        .tmp_216_1_fu_641_p2_carry__0_0(tmp_216_1_fu_641_p2_carry__0),
        .tmp_216_2_fu_678_p2_carry__0_0(tmp_216_2_fu_678_p2_carry__0),
        .tmp_226_2_fu_693_p2_carry__0_0(tmp_226_2_fu_693_p2_carry__0),
        .\tmp_58_reg_1435_reg[0]_0 (\tmp_58_reg_1435_reg[0] ),
        .\tmp_58_reg_1435_reg[0]_1 (\tmp_58_reg_1435_reg[0]_0 ),
        .\tmp_58_reg_1435_reg[0]_2 (\tmp_58_reg_1435_reg[0]_1 ),
        .\tmp_58_reg_1435_reg[0]_3 (\tmp_58_reg_1435_reg[0]_2 ),
        .\tmp_61_reg_1457_reg[0]_0 (\tmp_61_reg_1457_reg[0] ),
        .\tmp_61_reg_1457_reg[0]_1 (\tmp_61_reg_1457_reg[0]_0 ),
        .\tmp_61_reg_1457_reg[0]_2 (\tmp_61_reg_1457_reg[0]_1 ),
        .tmp_65_fu_880_p2_carry__0_0(tmp_65_fu_880_p2_carry__0),
        .tmp_67_fu_893_p2_carry__0_0(tmp_67_fu_893_p2_carry__0),
        .\tmp_68_reg_1464_reg[10]_0 (\tmp_68_reg_1464_reg[10] ),
        .\tmp_68_reg_1464_reg[11]_0 (tmp_103_fu_586_p3),
        .tmp_70_fu_599_p2_carry__0_0(tmp_70_fu_599_p2_carry__0),
        .\tmp_77_reg_1523_reg[1]_0 (\tmp_77_reg_1523_reg[1] ),
        .\tmp_77_reg_1523_reg[1]_1 (\tmp_77_reg_1523_reg[1]_0 ),
        .\tmp_77_reg_1523_reg[1]_2 (\tmp_77_reg_1523_reg[1]_1 ),
        .\tmp_77_reg_1523_reg[1]_3 (\tmp_77_reg_1523_reg[1]_2 ),
        .tmp_80_reg_1528(tmp_80_reg_1528),
        .\tmp_80_reg_1528_reg[1]_0 (\tmp_80_reg_1528_reg[1] ),
        .\tmp_80_reg_1528_reg[1]_1 (\tmp_80_reg_1528_reg[1]_0 ),
        .\x_reg_1588_reg[10]_0 (\x_reg_1588_reg[10] ),
        .\x_reg_1588_reg[10]_1 (\x_reg_1588_reg[10]_0 ),
        .\x_reg_1588_reg[10]_2 (\x_reg_1588_reg[10]_1 ),
        .\x_reg_1588_reg[4]_0 (\x_reg_1588_reg[4] ),
        .\x_reg_1588_reg[8]_0 (\x_reg_1588_reg[8] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Sobel_canny
   (ADDRBWRADDR,
    tmp_121_reg_1568,
    tmp_80_reg_1528,
    \p_assign_6_2_reg_1500_reg[0] ,
    tmp_116_reg_1518,
    tmp_103_fu_586_p3,
    \ImagLoc_x_reg_1562_reg[0] ,
    \p_assign_6_1_reg_1482_reg[1] ,
    tmp_108_fu_665_p3,
    \p_assign_6_1_reg_1482_reg[0] ,
    Q,
    tmp_105_fu_628_p3,
    \p_p2_i_i_reg_1574_reg[1] ,
    \p_assign_7_1_reg_1495_reg[1] ,
    ap_enable_reg_pp0_iter2_reg,
    \ImagLoc_x_reg_1562_reg[10] ,
    \p_p2_i_i_reg_1574_reg[2] ,
    \p_p2_i_i_reg_1574_reg[3] ,
    \p_p2_i_i_reg_1574_reg[4] ,
    \p_p2_i_i_reg_1574_reg[5] ,
    \p_p2_i_i_reg_1574_reg[6] ,
    \p_p2_i_i_reg_1574_reg[7] ,
    \p_p2_i_i_reg_1574_reg[8] ,
    \p_p2_i_i_reg_1574_reg[9] ,
    \p_p2_i_i_reg_1574_reg[10] ,
    \ap_CS_fsm_reg[1]_0 ,
    \t_V_3_reg_320_reg[10] ,
    \p_assign_6_2_reg_1500_reg[10] ,
    \p_assign_6_1_reg_1482_reg[10] ,
    \tmp_68_reg_1464_reg[10] ,
    mOutPtr110_out,
    E,
    \ap_reg_pp0_iter9_or_cond_i_reg_1580_reg[0] ,
    \tmp_77_reg_1523_reg[1] ,
    p_dst_data_stream_V_din,
    ap_clk,
    ap_rst_n_inv,
    row_assign_10_2_t_fu_796_p2,
    tmp_117_fu_787_p2,
    S,
    \exitcond388_i_reg_1553_reg[0] ,
    DI,
    \brmerge_reg_1598_reg[0] ,
    \brmerge_reg_1598_reg[0]_0 ,
    \tmp_58_reg_1435_reg[0] ,
    \tmp_58_reg_1435_reg[0]_0 ,
    \tmp_58_reg_1435_reg[0]_1 ,
    \tmp_58_reg_1435_reg[0]_2 ,
    \x_reg_1588_reg[4] ,
    \x_reg_1588_reg[8] ,
    \x_reg_1588_reg[10] ,
    \tmp_61_reg_1457_reg[0] ,
    \tmp_61_reg_1457_reg[0]_0 ,
    \tmp_61_reg_1457_reg[0]_1 ,
    tmp_67_fu_893_p2_carry__0,
    \x_reg_1588_reg[10]_0 ,
    \x_reg_1588_reg[10]_1 ,
    tmp_216_1_fu_641_p2_carry__0,
    \tmp_77_reg_1523_reg[1]_0 ,
    \tmp_77_reg_1523_reg[1]_1 ,
    tmp_70_fu_599_p2_carry__0,
    \tmp_116_reg_1518_reg[1] ,
    \tmp_116_reg_1518_reg[1]_0 ,
    tmp_216_2_fu_678_p2_carry__0,
    \tmp_80_reg_1528_reg[1] ,
    \tmp_80_reg_1528_reg[1]_0 ,
    \row_assign_10_2_t_reg_1548_reg[0] ,
    ap_rst_n,
    sobel_gx_data_stream_full_n,
    src1_data_stream_0_s_empty_n,
    Duplicate_U0_ap_start,
    tmp_226_2_fu_693_p2_carry__0,
    exitcond389_i_fu_472_p2_carry,
    exitcond389_i_fu_472_p2_carry_0,
    exitcond389_i_fu_472_p2_carry_1,
    exitcond389_i_fu_472_p2_carry_2,
    tmp_65_fu_880_p2_carry__0,
    \tmp_116_reg_1518_reg[1]_1 ,
    \tmp_77_reg_1523_reg[1]_2 ,
    Duplicate_U0_src_data_stream_V_read,
    src1_data_stream_0_s_full_n,
    D,
    \row_assign_10_1_t_reg_1543_reg[1] ,
    \reg_331_reg[7] );
  output [1:0]ADDRBWRADDR;
  output tmp_121_reg_1568;
  output [1:0]tmp_80_reg_1528;
  output [0:0]\p_assign_6_2_reg_1500_reg[0] ;
  output [0:0]tmp_116_reg_1518;
  output tmp_103_fu_586_p3;
  output \ImagLoc_x_reg_1562_reg[0] ;
  output \p_assign_6_1_reg_1482_reg[1] ;
  output tmp_108_fu_665_p3;
  output [0:0]\p_assign_6_1_reg_1482_reg[0] ;
  output [9:0]Q;
  output tmp_105_fu_628_p3;
  output \p_p2_i_i_reg_1574_reg[1] ;
  output [0:0]\p_assign_7_1_reg_1495_reg[1] ;
  output ap_enable_reg_pp0_iter2_reg;
  output [9:0]\ImagLoc_x_reg_1562_reg[10] ;
  output \p_p2_i_i_reg_1574_reg[2] ;
  output \p_p2_i_i_reg_1574_reg[3] ;
  output \p_p2_i_i_reg_1574_reg[4] ;
  output \p_p2_i_i_reg_1574_reg[5] ;
  output \p_p2_i_i_reg_1574_reg[6] ;
  output \p_p2_i_i_reg_1574_reg[7] ;
  output \p_p2_i_i_reg_1574_reg[8] ;
  output \p_p2_i_i_reg_1574_reg[9] ;
  output [0:0]\p_p2_i_i_reg_1574_reg[10] ;
  output [1:0]\ap_CS_fsm_reg[1]_0 ;
  output [10:0]\t_V_3_reg_320_reg[10] ;
  output [9:0]\p_assign_6_2_reg_1500_reg[10] ;
  output [8:0]\p_assign_6_1_reg_1482_reg[10] ;
  output [8:0]\tmp_68_reg_1464_reg[10] ;
  output mOutPtr110_out;
  output [0:0]E;
  output \ap_reg_pp0_iter9_or_cond_i_reg_1580_reg[0] ;
  output [1:0]\tmp_77_reg_1523_reg[1] ;
  output [11:0]p_dst_data_stream_V_din;
  input ap_clk;
  input ap_rst_n_inv;
  input [0:0]row_assign_10_2_t_fu_796_p2;
  input [0:0]tmp_117_fu_787_p2;
  input [1:0]S;
  input [3:0]\exitcond388_i_reg_1553_reg[0] ;
  input [3:0]DI;
  input [0:0]\brmerge_reg_1598_reg[0] ;
  input [0:0]\brmerge_reg_1598_reg[0]_0 ;
  input [0:0]\tmp_58_reg_1435_reg[0] ;
  input [2:0]\tmp_58_reg_1435_reg[0]_0 ;
  input [0:0]\tmp_58_reg_1435_reg[0]_1 ;
  input [0:0]\tmp_58_reg_1435_reg[0]_2 ;
  input [2:0]\x_reg_1588_reg[4] ;
  input [3:0]\x_reg_1588_reg[8] ;
  input [0:0]\x_reg_1588_reg[10] ;
  input [0:0]\tmp_61_reg_1457_reg[0] ;
  input [2:0]\tmp_61_reg_1457_reg[0]_0 ;
  input [0:0]\tmp_61_reg_1457_reg[0]_1 ;
  input [3:0]tmp_67_fu_893_p2_carry__0;
  input [1:0]\x_reg_1588_reg[10]_0 ;
  input [0:0]\x_reg_1588_reg[10]_1 ;
  input [3:0]tmp_216_1_fu_641_p2_carry__0;
  input [1:0]\tmp_77_reg_1523_reg[1]_0 ;
  input [0:0]\tmp_77_reg_1523_reg[1]_1 ;
  input [3:0]tmp_70_fu_599_p2_carry__0;
  input [1:0]\tmp_116_reg_1518_reg[1] ;
  input [0:0]\tmp_116_reg_1518_reg[1]_0 ;
  input [3:0]tmp_216_2_fu_678_p2_carry__0;
  input [1:0]\tmp_80_reg_1528_reg[1] ;
  input [0:0]\tmp_80_reg_1528_reg[1]_0 ;
  input \row_assign_10_2_t_reg_1548_reg[0] ;
  input ap_rst_n;
  input sobel_gx_data_stream_full_n;
  input src1_data_stream_0_s_empty_n;
  input Duplicate_U0_ap_start;
  input [11:0]tmp_226_2_fu_693_p2_carry__0;
  input exitcond389_i_fu_472_p2_carry;
  input exitcond389_i_fu_472_p2_carry_0;
  input exitcond389_i_fu_472_p2_carry_1;
  input exitcond389_i_fu_472_p2_carry_2;
  input [11:0]tmp_65_fu_880_p2_carry__0;
  input \tmp_116_reg_1518_reg[1]_1 ;
  input \tmp_77_reg_1523_reg[1]_2 ;
  input Duplicate_U0_src_data_stream_V_read;
  input src1_data_stream_0_s_full_n;
  input [1:0]D;
  input [1:0]\row_assign_10_1_t_reg_1543_reg[1] ;
  input [7:0]\reg_331_reg[7] ;

  wire [1:0]ADDRBWRADDR;
  wire [1:0]D;
  wire [3:0]DI;
  wire Duplicate_U0_ap_start;
  wire Duplicate_U0_src_data_stream_V_read;
  wire [0:0]E;
  wire \ImagLoc_x_reg_1562_reg[0] ;
  wire [9:0]\ImagLoc_x_reg_1562_reg[10] ;
  wire [9:0]Q;
  wire [1:0]S;
  wire [1:0]\ap_CS_fsm_reg[1]_0 ;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2_reg;
  wire ap_reg_grp_Filter2D_fu_96_ap_start;
  wire \ap_reg_pp0_iter9_or_cond_i_reg_1580_reg[0] ;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [0:0]\brmerge_reg_1598_reg[0] ;
  wire [0:0]\brmerge_reg_1598_reg[0]_0 ;
  wire [3:0]\exitcond388_i_reg_1553_reg[0] ;
  wire exitcond389_i_fu_472_p2_carry;
  wire exitcond389_i_fu_472_p2_carry_0;
  wire exitcond389_i_fu_472_p2_carry_1;
  wire exitcond389_i_fu_472_p2_carry_2;
  wire grp_Filter2D_fu_96_n_86;
  wire mOutPtr110_out;
  wire [0:0]\p_assign_6_1_reg_1482_reg[0] ;
  wire [8:0]\p_assign_6_1_reg_1482_reg[10] ;
  wire \p_assign_6_1_reg_1482_reg[1] ;
  wire [0:0]\p_assign_6_2_reg_1500_reg[0] ;
  wire [9:0]\p_assign_6_2_reg_1500_reg[10] ;
  wire [0:0]\p_assign_7_1_reg_1495_reg[1] ;
  wire [11:0]p_dst_data_stream_V_din;
  wire [0:0]\p_p2_i_i_reg_1574_reg[10] ;
  wire \p_p2_i_i_reg_1574_reg[1] ;
  wire \p_p2_i_i_reg_1574_reg[2] ;
  wire \p_p2_i_i_reg_1574_reg[3] ;
  wire \p_p2_i_i_reg_1574_reg[4] ;
  wire \p_p2_i_i_reg_1574_reg[5] ;
  wire \p_p2_i_i_reg_1574_reg[6] ;
  wire \p_p2_i_i_reg_1574_reg[7] ;
  wire \p_p2_i_i_reg_1574_reg[8] ;
  wire \p_p2_i_i_reg_1574_reg[9] ;
  wire [7:0]\reg_331_reg[7] ;
  wire [1:0]\row_assign_10_1_t_reg_1543_reg[1] ;
  wire [0:0]row_assign_10_2_t_fu_796_p2;
  wire \row_assign_10_2_t_reg_1548_reg[0] ;
  wire sobel_gx_data_stream_full_n;
  wire src1_data_stream_0_s_empty_n;
  wire src1_data_stream_0_s_full_n;
  wire [10:0]\t_V_3_reg_320_reg[10] ;
  wire tmp_103_fu_586_p3;
  wire tmp_105_fu_628_p3;
  wire tmp_108_fu_665_p3;
  wire [0:0]tmp_116_reg_1518;
  wire [1:0]\tmp_116_reg_1518_reg[1] ;
  wire [0:0]\tmp_116_reg_1518_reg[1]_0 ;
  wire \tmp_116_reg_1518_reg[1]_1 ;
  wire [0:0]tmp_117_fu_787_p2;
  wire tmp_121_reg_1568;
  wire [3:0]tmp_216_1_fu_641_p2_carry__0;
  wire [3:0]tmp_216_2_fu_678_p2_carry__0;
  wire [11:0]tmp_226_2_fu_693_p2_carry__0;
  wire [0:0]\tmp_58_reg_1435_reg[0] ;
  wire [2:0]\tmp_58_reg_1435_reg[0]_0 ;
  wire [0:0]\tmp_58_reg_1435_reg[0]_1 ;
  wire [0:0]\tmp_58_reg_1435_reg[0]_2 ;
  wire [0:0]\tmp_61_reg_1457_reg[0] ;
  wire [2:0]\tmp_61_reg_1457_reg[0]_0 ;
  wire [0:0]\tmp_61_reg_1457_reg[0]_1 ;
  wire [11:0]tmp_65_fu_880_p2_carry__0;
  wire [3:0]tmp_67_fu_893_p2_carry__0;
  wire [8:0]\tmp_68_reg_1464_reg[10] ;
  wire [3:0]tmp_70_fu_599_p2_carry__0;
  wire [1:0]\tmp_77_reg_1523_reg[1] ;
  wire [1:0]\tmp_77_reg_1523_reg[1]_0 ;
  wire [0:0]\tmp_77_reg_1523_reg[1]_1 ;
  wire \tmp_77_reg_1523_reg[1]_2 ;
  wire [1:0]tmp_80_reg_1528;
  wire [1:0]\tmp_80_reg_1528_reg[1] ;
  wire [0:0]\tmp_80_reg_1528_reg[1]_0 ;
  wire [0:0]\x_reg_1588_reg[10] ;
  wire [1:0]\x_reg_1588_reg[10]_0 ;
  wire [0:0]\x_reg_1588_reg[10]_1 ;
  wire [2:0]\x_reg_1588_reg[4] ;
  wire [3:0]\x_reg_1588_reg[8] ;

  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg[1]_0 [0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(\ap_CS_fsm_reg[1]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_reg_grp_Filter2D_fu_96_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Filter2D_fu_96_n_86),
        .Q(ap_reg_grp_Filter2D_fu_96_ap_start),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_canny grp_Filter2D_fu_96
       (.D(ADDRBWRADDR),
        .DI(DI),
        .Duplicate_U0_ap_start(Duplicate_U0_ap_start),
        .Duplicate_U0_src_data_stream_V_read(Duplicate_U0_src_data_stream_V_read),
        .E(E),
        .\ImagLoc_x_reg_1562_reg[0]_0 (\ImagLoc_x_reg_1562_reg[0] ),
        .\ImagLoc_x_reg_1562_reg[10]_0 (\ImagLoc_x_reg_1562_reg[10] ),
        .Q(Q),
        .S(S),
        .\ap_CS_fsm_reg[1]_0 (grp_Filter2D_fu_96_n_86),
        .\ap_CS_fsm_reg[1]_1 (\ap_CS_fsm_reg[1]_0 ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2_reg_0(ap_enable_reg_pp0_iter2_reg),
        .ap_reg_grp_Filter2D_fu_96_ap_start(ap_reg_grp_Filter2D_fu_96_ap_start),
        .\ap_reg_pp0_iter9_or_cond_i_reg_1580_reg[0]_0 (\ap_reg_pp0_iter9_or_cond_i_reg_1580_reg[0] ),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\brmerge_reg_1598_reg[0]_0 (\brmerge_reg_1598_reg[0] ),
        .\brmerge_reg_1598_reg[0]_1 (\brmerge_reg_1598_reg[0]_0 ),
        .\col_assign_3_t_reg_1611_reg[1]_0 (D),
        .\exitcond388_i_reg_1553_reg[0]_0 (\exitcond388_i_reg_1553_reg[0] ),
        .exitcond389_i_fu_472_p2_carry_0(exitcond389_i_fu_472_p2_carry),
        .exitcond389_i_fu_472_p2_carry_1(exitcond389_i_fu_472_p2_carry_0),
        .exitcond389_i_fu_472_p2_carry_2(exitcond389_i_fu_472_p2_carry_1),
        .exitcond389_i_fu_472_p2_carry_3(exitcond389_i_fu_472_p2_carry_2),
        .int_ap_start_reg(ap_NS_fsm),
        .mOutPtr110_out(mOutPtr110_out),
        .\p_assign_6_1_reg_1482_reg[0]_0 (\p_assign_6_1_reg_1482_reg[0] ),
        .\p_assign_6_1_reg_1482_reg[10]_0 (\p_assign_6_1_reg_1482_reg[10] ),
        .\p_assign_6_1_reg_1482_reg[11]_0 (tmp_105_fu_628_p3),
        .\p_assign_6_1_reg_1482_reg[1]_0 (\p_assign_6_1_reg_1482_reg[1] ),
        .\p_assign_6_2_reg_1500_reg[0]_0 (\p_assign_6_2_reg_1500_reg[0] ),
        .\p_assign_6_2_reg_1500_reg[10]_0 (\p_assign_6_2_reg_1500_reg[10] ),
        .\p_assign_6_2_reg_1500_reg[11]_0 (tmp_108_fu_665_p3),
        .\p_assign_7_1_reg_1495_reg[1]_0 (\p_assign_7_1_reg_1495_reg[1] ),
        .p_dst_data_stream_V_din(p_dst_data_stream_V_din),
        .\p_p2_i_i_reg_1574_reg[10]_0 (\p_p2_i_i_reg_1574_reg[10] ),
        .\p_p2_i_i_reg_1574_reg[1]_0 (\p_p2_i_i_reg_1574_reg[1] ),
        .\p_p2_i_i_reg_1574_reg[2]_0 (\p_p2_i_i_reg_1574_reg[2] ),
        .\p_p2_i_i_reg_1574_reg[3]_0 (\p_p2_i_i_reg_1574_reg[3] ),
        .\p_p2_i_i_reg_1574_reg[4]_0 (\p_p2_i_i_reg_1574_reg[4] ),
        .\p_p2_i_i_reg_1574_reg[5]_0 (\p_p2_i_i_reg_1574_reg[5] ),
        .\p_p2_i_i_reg_1574_reg[6]_0 (\p_p2_i_i_reg_1574_reg[6] ),
        .\p_p2_i_i_reg_1574_reg[7]_0 (\p_p2_i_i_reg_1574_reg[7] ),
        .\p_p2_i_i_reg_1574_reg[8]_0 (\p_p2_i_i_reg_1574_reg[8] ),
        .\p_p2_i_i_reg_1574_reg[9]_0 (\p_p2_i_i_reg_1574_reg[9] ),
        .\reg_331_reg[7]_0 (\reg_331_reg[7] ),
        .\row_assign_10_1_t_reg_1543_reg[1]_0 (\row_assign_10_1_t_reg_1543_reg[1] ),
        .row_assign_10_2_t_fu_796_p2(row_assign_10_2_t_fu_796_p2),
        .\row_assign_10_2_t_reg_1548_reg[0]_0 (\row_assign_10_2_t_reg_1548_reg[0] ),
        .sobel_gx_data_stream_full_n(sobel_gx_data_stream_full_n),
        .src1_data_stream_0_s_empty_n(src1_data_stream_0_s_empty_n),
        .src1_data_stream_0_s_full_n(src1_data_stream_0_s_full_n),
        .\t_V_3_reg_320_reg[10]_0 (\t_V_3_reg_320_reg[10] ),
        .tmp_116_reg_1518(tmp_116_reg_1518),
        .\tmp_116_reg_1518_reg[1]_0 (\tmp_116_reg_1518_reg[1] ),
        .\tmp_116_reg_1518_reg[1]_1 (\tmp_116_reg_1518_reg[1]_0 ),
        .\tmp_116_reg_1518_reg[1]_2 (\tmp_116_reg_1518_reg[1]_1 ),
        .tmp_117_fu_787_p2(tmp_117_fu_787_p2),
        .\tmp_121_reg_1568_reg[0]_0 (tmp_121_reg_1568),
        .tmp_216_1_fu_641_p2_carry__0_0(tmp_216_1_fu_641_p2_carry__0),
        .tmp_216_2_fu_678_p2_carry__0_0(tmp_216_2_fu_678_p2_carry__0),
        .tmp_226_2_fu_693_p2_carry__0_0(tmp_226_2_fu_693_p2_carry__0),
        .\tmp_58_reg_1435_reg[0]_0 (\tmp_58_reg_1435_reg[0] ),
        .\tmp_58_reg_1435_reg[0]_1 (\tmp_58_reg_1435_reg[0]_0 ),
        .\tmp_58_reg_1435_reg[0]_2 (\tmp_58_reg_1435_reg[0]_1 ),
        .\tmp_58_reg_1435_reg[0]_3 (\tmp_58_reg_1435_reg[0]_2 ),
        .\tmp_61_reg_1457_reg[0]_0 (\tmp_61_reg_1457_reg[0] ),
        .\tmp_61_reg_1457_reg[0]_1 (\tmp_61_reg_1457_reg[0]_0 ),
        .\tmp_61_reg_1457_reg[0]_2 (\tmp_61_reg_1457_reg[0]_1 ),
        .tmp_65_fu_880_p2_carry__0_0(tmp_65_fu_880_p2_carry__0),
        .tmp_67_fu_893_p2_carry__0_0(tmp_67_fu_893_p2_carry__0),
        .\tmp_68_reg_1464_reg[10]_0 (\tmp_68_reg_1464_reg[10] ),
        .\tmp_68_reg_1464_reg[11]_0 (tmp_103_fu_586_p3),
        .tmp_70_fu_599_p2_carry__0_0(tmp_70_fu_599_p2_carry__0),
        .\tmp_77_reg_1523_reg[1]_0 (\tmp_77_reg_1523_reg[1] ),
        .\tmp_77_reg_1523_reg[1]_1 (\tmp_77_reg_1523_reg[1]_0 ),
        .\tmp_77_reg_1523_reg[1]_2 (\tmp_77_reg_1523_reg[1]_1 ),
        .\tmp_77_reg_1523_reg[1]_3 (\tmp_77_reg_1523_reg[1]_2 ),
        .tmp_80_reg_1528(tmp_80_reg_1528),
        .\tmp_80_reg_1528_reg[1]_0 (\tmp_80_reg_1528_reg[1] ),
        .\tmp_80_reg_1528_reg[1]_1 (\tmp_80_reg_1528_reg[1]_0 ),
        .\x_reg_1588_reg[10]_0 (\x_reg_1588_reg[10] ),
        .\x_reg_1588_reg[10]_1 (\x_reg_1588_reg[10]_0 ),
        .\x_reg_1588_reg[10]_2 (\x_reg_1588_reg[10]_1 ),
        .\x_reg_1588_reg[4]_0 (\x_reg_1588_reg[4] ),
        .\x_reg_1588_reg[8]_0 (\x_reg_1588_reg[8] ));
endmodule

(* CHECK_LICENSE_TYPE = "base_canny_edge_0_1,canny_edge,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "canny_edge,Vivado 2020.1" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (s_axi_CONTROL_BUS_AWADDR,
    s_axi_CONTROL_BUS_AWVALID,
    s_axi_CONTROL_BUS_AWREADY,
    s_axi_CONTROL_BUS_WDATA,
    s_axi_CONTROL_BUS_WSTRB,
    s_axi_CONTROL_BUS_WVALID,
    s_axi_CONTROL_BUS_WREADY,
    s_axi_CONTROL_BUS_BRESP,
    s_axi_CONTROL_BUS_BVALID,
    s_axi_CONTROL_BUS_BREADY,
    s_axi_CONTROL_BUS_ARADDR,
    s_axi_CONTROL_BUS_ARVALID,
    s_axi_CONTROL_BUS_ARREADY,
    s_axi_CONTROL_BUS_RDATA,
    s_axi_CONTROL_BUS_RRESP,
    s_axi_CONTROL_BUS_RVALID,
    s_axi_CONTROL_BUS_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    AXI_LITE_clk,
    ap_rst_n_AXI_LITE_clk,
    in_stream_TVALID,
    in_stream_TREADY,
    in_stream_TDATA,
    in_stream_TUSER,
    in_stream_TLAST,
    out_stream_TVALID,
    out_stream_TREADY,
    out_stream_TDATA,
    out_stream_TUSER,
    out_stream_TLAST);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS AWADDR" *) input [5:0]s_axi_CONTROL_BUS_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS AWVALID" *) input s_axi_CONTROL_BUS_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS AWREADY" *) output s_axi_CONTROL_BUS_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS WDATA" *) input [31:0]s_axi_CONTROL_BUS_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS WSTRB" *) input [3:0]s_axi_CONTROL_BUS_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS WVALID" *) input s_axi_CONTROL_BUS_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS WREADY" *) output s_axi_CONTROL_BUS_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS BRESP" *) output [1:0]s_axi_CONTROL_BUS_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS BVALID" *) output s_axi_CONTROL_BUS_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS BREADY" *) input s_axi_CONTROL_BUS_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS ARADDR" *) input [5:0]s_axi_CONTROL_BUS_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS ARVALID" *) input s_axi_CONTROL_BUS_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS ARREADY" *) output s_axi_CONTROL_BUS_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS RDATA" *) output [31:0]s_axi_CONTROL_BUS_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS RRESP" *) output [1:0]s_axi_CONTROL_BUS_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS RVALID" *) output s_axi_CONTROL_BUS_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_CONTROL_BUS, ADDR_WIDTH 6, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN base_ps7_0_0_FCLK_CLK3, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_CONTROL_BUS_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF in_stream:out_stream, ASSOCIATED_RESET ap_rst_n, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN base_ps7_0_0_FCLK_CLK3, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {RST {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {INTERRUPT {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 AXI_LITE_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME AXI_LITE_clk, ASSOCIATED_BUSIF s_axi_CONTROL_BUS, ASSOCIATED_RESET ap_rst_n_AXI_LITE_clk, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN base_ps7_0_0_FCLK_CLK3, INSERT_VIP 0" *) input AXI_LITE_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n_AXI_LITE_clk RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n_AXI_LITE_clk, POLARITY ACTIVE_LOW, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {RST {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, INSERT_VIP 0" *) input ap_rst_n_AXI_LITE_clk;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 in_stream TVALID" *) input in_stream_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 in_stream TREADY" *) output in_stream_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 in_stream TDATA" *) input [31:0]in_stream_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 in_stream TUSER" *) input [0:0]in_stream_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 in_stream TLAST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME in_stream, TDATA_NUM_BYTES 4, TUSER_WIDTH 1, LAYERED_METADATA undef, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN base_ps7_0_0_FCLK_CLK3, INSERT_VIP 0" *) input [0:0]in_stream_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 out_stream TVALID" *) output out_stream_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 out_stream TREADY" *) input out_stream_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 out_stream TDATA" *) output [31:0]out_stream_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 out_stream TUSER" *) output [0:0]out_stream_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 out_stream TLAST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME out_stream, TDATA_NUM_BYTES 4, TUSER_WIDTH 1, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TUSER_WIDTH 1}, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN base_ps7_0_0_FCLK_CLK3, INSERT_VIP 0" *) output [0:0]out_stream_TLAST;

  wire AXI_LITE_clk;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_AXI_LITE_clk;
  wire [31:0]in_stream_TDATA;
  wire [0:0]in_stream_TLAST;
  wire in_stream_TREADY;
  wire [0:0]in_stream_TUSER;
  wire in_stream_TVALID;
  wire interrupt;
  wire [31:0]out_stream_TDATA;
  wire [0:0]out_stream_TLAST;
  wire out_stream_TREADY;
  wire [0:0]out_stream_TUSER;
  wire out_stream_TVALID;
  wire [5:0]s_axi_CONTROL_BUS_ARADDR;
  wire s_axi_CONTROL_BUS_ARREADY;
  wire s_axi_CONTROL_BUS_ARVALID;
  wire [5:0]s_axi_CONTROL_BUS_AWADDR;
  wire s_axi_CONTROL_BUS_AWREADY;
  wire s_axi_CONTROL_BUS_AWVALID;
  wire s_axi_CONTROL_BUS_BREADY;
  wire [1:0]s_axi_CONTROL_BUS_BRESP;
  wire s_axi_CONTROL_BUS_BVALID;
  wire [31:0]s_axi_CONTROL_BUS_RDATA;
  wire s_axi_CONTROL_BUS_RREADY;
  wire [1:0]s_axi_CONTROL_BUS_RRESP;
  wire s_axi_CONTROL_BUS_RVALID;
  wire [31:0]s_axi_CONTROL_BUS_WDATA;
  wire s_axi_CONTROL_BUS_WREADY;
  wire [3:0]s_axi_CONTROL_BUS_WSTRB;
  wire s_axi_CONTROL_BUS_WVALID;

  (* C_S_AXI_ADDR_WIDTH = "32" *) 
  (* C_S_AXI_CONTROL_BUS_ADDR_WIDTH = "6" *) 
  (* C_S_AXI_CONTROL_BUS_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CONTROL_BUS_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canny_edge inst
       (.AXI_LITE_clk(AXI_LITE_clk),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_AXI_LITE_clk(ap_rst_n_AXI_LITE_clk),
        .in_stream_TDATA(in_stream_TDATA),
        .in_stream_TLAST(in_stream_TLAST),
        .in_stream_TREADY(in_stream_TREADY),
        .in_stream_TUSER(in_stream_TUSER),
        .in_stream_TVALID(in_stream_TVALID),
        .interrupt(interrupt),
        .out_stream_TDATA(out_stream_TDATA),
        .out_stream_TLAST(out_stream_TLAST),
        .out_stream_TREADY(out_stream_TREADY),
        .out_stream_TUSER(out_stream_TUSER),
        .out_stream_TVALID(out_stream_TVALID),
        .s_axi_CONTROL_BUS_ARADDR(s_axi_CONTROL_BUS_ARADDR),
        .s_axi_CONTROL_BUS_ARREADY(s_axi_CONTROL_BUS_ARREADY),
        .s_axi_CONTROL_BUS_ARVALID(s_axi_CONTROL_BUS_ARVALID),
        .s_axi_CONTROL_BUS_AWADDR(s_axi_CONTROL_BUS_AWADDR),
        .s_axi_CONTROL_BUS_AWREADY(s_axi_CONTROL_BUS_AWREADY),
        .s_axi_CONTROL_BUS_AWVALID(s_axi_CONTROL_BUS_AWVALID),
        .s_axi_CONTROL_BUS_BREADY(s_axi_CONTROL_BUS_BREADY),
        .s_axi_CONTROL_BUS_BRESP(s_axi_CONTROL_BUS_BRESP),
        .s_axi_CONTROL_BUS_BVALID(s_axi_CONTROL_BUS_BVALID),
        .s_axi_CONTROL_BUS_RDATA(s_axi_CONTROL_BUS_RDATA),
        .s_axi_CONTROL_BUS_RREADY(s_axi_CONTROL_BUS_RREADY),
        .s_axi_CONTROL_BUS_RRESP(s_axi_CONTROL_BUS_RRESP),
        .s_axi_CONTROL_BUS_RVALID(s_axi_CONTROL_BUS_RVALID),
        .s_axi_CONTROL_BUS_WDATA(s_axi_CONTROL_BUS_WDATA),
        .s_axi_CONTROL_BUS_WREADY(s_axi_CONTROL_BUS_WREADY),
        .s_axi_CONTROL_BUS_WSTRB(s_axi_CONTROL_BUS_WSTRB),
        .s_axi_CONTROL_BUS_WVALID(s_axi_CONTROL_BUS_WVALID));
endmodule

(* C_S_AXI_ADDR_WIDTH = "32" *) (* C_S_AXI_CONTROL_BUS_ADDR_WIDTH = "6" *) (* C_S_AXI_CONTROL_BUS_DATA_WIDTH = "32" *) 
(* C_S_AXI_CONTROL_BUS_WSTRB_WIDTH = "4" *) (* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_WSTRB_WIDTH = "4" *) 
(* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canny_edge
   (s_axi_CONTROL_BUS_AWVALID,
    s_axi_CONTROL_BUS_AWREADY,
    s_axi_CONTROL_BUS_AWADDR,
    s_axi_CONTROL_BUS_WVALID,
    s_axi_CONTROL_BUS_WREADY,
    s_axi_CONTROL_BUS_WDATA,
    s_axi_CONTROL_BUS_WSTRB,
    s_axi_CONTROL_BUS_ARVALID,
    s_axi_CONTROL_BUS_ARREADY,
    s_axi_CONTROL_BUS_ARADDR,
    s_axi_CONTROL_BUS_RVALID,
    s_axi_CONTROL_BUS_RREADY,
    s_axi_CONTROL_BUS_RDATA,
    s_axi_CONTROL_BUS_RRESP,
    s_axi_CONTROL_BUS_BVALID,
    s_axi_CONTROL_BUS_BREADY,
    s_axi_CONTROL_BUS_BRESP,
    ap_clk,
    ap_rst_n,
    interrupt,
    AXI_LITE_clk,
    ap_rst_n_AXI_LITE_clk,
    in_stream_TDATA,
    in_stream_TUSER,
    in_stream_TLAST,
    out_stream_TDATA,
    out_stream_TUSER,
    out_stream_TLAST,
    in_stream_TVALID,
    in_stream_TREADY,
    out_stream_TVALID,
    out_stream_TREADY);
  input s_axi_CONTROL_BUS_AWVALID;
  output s_axi_CONTROL_BUS_AWREADY;
  input [5:0]s_axi_CONTROL_BUS_AWADDR;
  input s_axi_CONTROL_BUS_WVALID;
  output s_axi_CONTROL_BUS_WREADY;
  input [31:0]s_axi_CONTROL_BUS_WDATA;
  input [3:0]s_axi_CONTROL_BUS_WSTRB;
  input s_axi_CONTROL_BUS_ARVALID;
  output s_axi_CONTROL_BUS_ARREADY;
  input [5:0]s_axi_CONTROL_BUS_ARADDR;
  output s_axi_CONTROL_BUS_RVALID;
  input s_axi_CONTROL_BUS_RREADY;
  output [31:0]s_axi_CONTROL_BUS_RDATA;
  output [1:0]s_axi_CONTROL_BUS_RRESP;
  output s_axi_CONTROL_BUS_BVALID;
  input s_axi_CONTROL_BUS_BREADY;
  output [1:0]s_axi_CONTROL_BUS_BRESP;
  input ap_clk;
  input ap_rst_n;
  output interrupt;
  input AXI_LITE_clk;
  input ap_rst_n_AXI_LITE_clk;
  input [31:0]in_stream_TDATA;
  input [0:0]in_stream_TUSER;
  input [0:0]in_stream_TLAST;
  output [31:0]out_stream_TDATA;
  output [0:0]out_stream_TUSER;
  output [0:0]out_stream_TLAST;
  input in_stream_TVALID;
  output in_stream_TREADY;
  output out_stream_TVALID;
  input out_stream_TREADY;

  wire \<const0> ;
  wire AXI_LITE_clk;
  wire Block_Mat_exit29635_U0_ap_continue;
  wire Block_Mat_exit29635_U0_ap_ready;
  wire [19:0]Block_Mat_exit29635_U0_ap_return;
  wire Block_Mat_exit29635_U0_n_0;
  wire Block_Mat_exit29635_U0_n_1;
  wire Block_Mat_exit29635_U0_n_4;
  wire Block_Mat_exit29635_U0_n_7;
  wire Block_Mat_exit29635_U0_n_8;
  wire Duplicate_U0_ap_start;
  wire Duplicate_U0_n_0;
  wire Duplicate_U0_n_10;
  wire Duplicate_U0_n_4;
  wire Duplicate_U0_n_5;
  wire Duplicate_U0_n_8;
  wire Duplicate_U0_src_data_stream_V_read;
  wire Loop_1_proc_U0_ap_idle;
  wire Loop_1_proc_U0_ap_ready;
  wire Loop_1_proc_U0_n_1;
  wire [7:0]Loop_1_proc_U0_src_bw_data_stream_0_V_din;
  wire Loop_2_proc_U0_ap_done;
  wire Loop_2_proc_U0_canny_edges_data_stream_0_V_read;
  wire Loop_2_proc_U0_col_packets_cast_loc_read;
  wire Loop_2_proc_U0_n_10;
  wire Loop_2_proc_U0_n_12;
  wire Loop_2_proc_U0_n_16;
  wire [7:7]\SRL_SIG_reg[0]_0 ;
  wire Sobel_1_U0_n_23;
  wire Sobel_1_U0_n_25;
  wire Sobel_1_U0_n_26;
  wire Sobel_1_U0_n_27;
  wire Sobel_1_U0_n_28;
  wire Sobel_1_U0_n_29;
  wire Sobel_1_U0_n_30;
  wire Sobel_1_U0_n_31;
  wire Sobel_1_U0_n_32;
  wire Sobel_1_U0_n_33;
  wire Sobel_1_U0_n_34;
  wire Sobel_1_U0_n_35;
  wire Sobel_1_U0_n_36;
  wire Sobel_1_U0_n_37;
  wire Sobel_1_U0_n_38;
  wire Sobel_1_U0_n_39;
  wire Sobel_1_U0_n_40;
  wire Sobel_1_U0_n_41;
  wire Sobel_1_U0_n_42;
  wire Sobel_1_U0_n_43;
  wire Sobel_1_U0_n_44;
  wire Sobel_1_U0_n_46;
  wire Sobel_1_U0_n_58;
  wire Sobel_1_U0_n_59;
  wire Sobel_1_U0_n_60;
  wire Sobel_1_U0_n_61;
  wire Sobel_1_U0_n_62;
  wire Sobel_1_U0_n_63;
  wire Sobel_1_U0_n_64;
  wire Sobel_1_U0_n_65;
  wire Sobel_1_U0_n_66;
  wire Sobel_1_U0_n_67;
  wire Sobel_1_U0_n_68;
  wire Sobel_1_U0_n_69;
  wire Sobel_1_U0_n_70;
  wire Sobel_1_U0_n_71;
  wire Sobel_1_U0_n_72;
  wire Sobel_1_U0_n_73;
  wire Sobel_1_U0_n_74;
  wire Sobel_1_U0_n_75;
  wire Sobel_1_U0_n_76;
  wire Sobel_1_U0_n_77;
  wire Sobel_1_U0_n_78;
  wire Sobel_1_U0_n_79;
  wire Sobel_1_U0_n_8;
  wire Sobel_1_U0_n_80;
  wire Sobel_1_U0_n_81;
  wire Sobel_1_U0_n_82;
  wire Sobel_1_U0_n_83;
  wire Sobel_1_U0_n_84;
  wire Sobel_1_U0_n_85;
  wire Sobel_1_U0_n_88;
  wire Sobel_1_U0_n_9;
  wire [15:0]Sobel_1_U0_p_dst_data_stream_V_din;
  wire Sobel_U0_n_23;
  wire Sobel_U0_n_25;
  wire Sobel_U0_n_26;
  wire Sobel_U0_n_27;
  wire Sobel_U0_n_28;
  wire Sobel_U0_n_29;
  wire Sobel_U0_n_30;
  wire Sobel_U0_n_31;
  wire Sobel_U0_n_32;
  wire Sobel_U0_n_33;
  wire Sobel_U0_n_34;
  wire Sobel_U0_n_35;
  wire Sobel_U0_n_36;
  wire Sobel_U0_n_37;
  wire Sobel_U0_n_38;
  wire Sobel_U0_n_39;
  wire Sobel_U0_n_40;
  wire Sobel_U0_n_41;
  wire Sobel_U0_n_42;
  wire Sobel_U0_n_43;
  wire Sobel_U0_n_44;
  wire Sobel_U0_n_46;
  wire Sobel_U0_n_58;
  wire Sobel_U0_n_59;
  wire Sobel_U0_n_60;
  wire Sobel_U0_n_61;
  wire Sobel_U0_n_62;
  wire Sobel_U0_n_63;
  wire Sobel_U0_n_64;
  wire Sobel_U0_n_65;
  wire Sobel_U0_n_66;
  wire Sobel_U0_n_67;
  wire Sobel_U0_n_68;
  wire Sobel_U0_n_69;
  wire Sobel_U0_n_70;
  wire Sobel_U0_n_71;
  wire Sobel_U0_n_72;
  wire Sobel_U0_n_73;
  wire Sobel_U0_n_74;
  wire Sobel_U0_n_75;
  wire Sobel_U0_n_76;
  wire Sobel_U0_n_77;
  wire Sobel_U0_n_78;
  wire Sobel_U0_n_79;
  wire Sobel_U0_n_8;
  wire Sobel_U0_n_80;
  wire Sobel_U0_n_81;
  wire Sobel_U0_n_82;
  wire Sobel_U0_n_83;
  wire Sobel_U0_n_84;
  wire Sobel_U0_n_85;
  wire Sobel_U0_n_88;
  wire Sobel_U0_n_9;
  wire [15:0]Sobel_U0_p_dst_data_stream_V_din;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state2_12;
  wire ap_CS_fsm_state2_33;
  wire [1:1]ap_NS_fsm;
  wire ap_clk;
  wire ap_condition_pp0_exit_iter0_state3;
  wire ap_done_reg;
  wire ap_idle;
  wire [10:0]ap_phi_mux_r1_i_i_phi_fu_154_p4;
  wire ap_reg_pp0_iter1_or_cond6_reg_924;
  wire ap_reg_pp0_iter2_or_cond7_reg_930;
  wire ap_reg_pp0_iter4_exitcond_reg_631;
  wire ap_rst_n;
  wire ap_rst_n_AXI_LITE_clk;
  wire ap_rst_n_inv;
  wire ap_sync_ready;
  wire ap_sync_reg_Block_Mat_exit29635_U0_ap_ready;
  wire ap_sync_reg_Loop_1_proc_U0_ap_ready_reg_n_0;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_100;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_101;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_102;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_103;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_104;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_105;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_106;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_107;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_108;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_109;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_110;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_111;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_112;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_113;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_114;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_115;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_116;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_117;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_118;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_119;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_120;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_121;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_122;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_123;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_124;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_125;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_126;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_127;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_128;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_129;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_130;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_131;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_132;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_133;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_134;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_135;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_136;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_142;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_143;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_144;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_145;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_146;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_147;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_148;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_149;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_150;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_151;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_152;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_153;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_154;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_155;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_156;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_157;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_158;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_159;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_160;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_161;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_162;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_163;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_164;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_165;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_166;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_167;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_168;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_169;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_170;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_171;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_172;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_173;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_174;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_175;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_176;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_177;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_178;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_179;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_180;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_181;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_182;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_183;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_184;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_185;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_186;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_187;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_188;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_189;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_190;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_191;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_192;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_193;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_194;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_195;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_196;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_197;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_198;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_199;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_200;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_201;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_207;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_208;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_209;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_210;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_211;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_212;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_213;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_281;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_282;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_301;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_32;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_339;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_371;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_372;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_373;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_374;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_375;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_376;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_377;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_378;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_379;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_380;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_381;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_382;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_386;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_387;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_388;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_389;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_390;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_391;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_392;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_393;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_394;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_395;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_396;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_397;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_398;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_82;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_83;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_84;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_85;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_86;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_87;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_88;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_89;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_90;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_91;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_92;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_93;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_94;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_95;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_96;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_97;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_98;
  wire canny_edge_CONTROL_BUS_s_axi_U_n_99;
  wire canny_edges_data_str_U_n_0;
  wire [7:7]canny_edges_data_str_dout;
  wire canny_edges_data_str_empty_n;
  wire canny_edges_data_str_full_n;
  wire [1:0]col_assign_3_t_fu_954_p2;
  wire [1:0]col_assign_3_t_fu_954_p2_26;
  wire [8:0]col_packets_cast_loc_dout;
  wire col_packets_cast_loc_empty_n;
  wire col_packets_cast_loc_full_n;
  wire [31:0]cols_V;
  wire exitcond8_fu_187_p2;
  wire grad_gd_data_stream_s_U_n_2;
  wire [15:0]grad_gd_data_stream_s_dout;
  wire grad_gd_data_stream_s_empty_n;
  wire grad_gd_data_stream_s_full_n;
  wire [15:0]gradient_decompositi_U0_gd_data_stream_V_din;
  wire gradient_decompositi_U0_gx_data_stream_V_read;
  wire gradient_decompositi_U0_n_50;
  wire gradient_decompositi_U0_n_52;
  wire gradient_decompositi_U0_n_53;
  wire gradient_decompositi_U0_n_54;
  wire gradient_decompositi_U0_n_55;
  wire gradient_decompositi_U0_n_56;
  wire gradient_decompositi_U0_n_57;
  wire gradient_decompositi_U0_n_58;
  wire gradient_decompositi_U0_n_59;
  wire gradient_decompositi_U0_n_60;
  wire gradient_decompositi_U0_n_61;
  wire gradient_decompositi_U0_n_62;
  wire gradient_decompositi_U0_n_63;
  wire gradient_decompositi_U0_n_64;
  wire gradient_decompositi_U0_n_65;
  wire gradient_decompositi_U0_n_66;
  wire gradient_decompositi_U0_n_67;
  wire gradient_decompositi_U0_n_68;
  wire gradient_decompositi_U0_n_69;
  wire gradient_decompositi_U0_n_70;
  wire gradient_decompositi_U0_n_71;
  wire gradient_decompositi_U0_n_72;
  wire gradient_decompositi_U0_n_73;
  wire gradient_decompositi_U0_n_74;
  wire gradient_decompositi_U0_n_75;
  wire gradient_decompositi_U0_n_76;
  wire gradient_decompositi_U0_n_77;
  wire gradient_decompositi_U0_n_78;
  wire gradient_decompositi_U0_n_79;
  wire gradient_decompositi_U0_n_80;
  wire gradient_decompositi_U0_n_81;
  wire gradient_decompositi_U0_n_82;
  wire gradient_decompositi_U0_n_83;
  wire gradient_decompositi_U0_n_88;
  wire gradient_decompositi_U0_n_89;
  wire [10:1]\grp_Filter2D_fu_96/t_V_3_reg_320_reg ;
  wire [10:1]\grp_Filter2D_fu_96/t_V_3_reg_320_reg_11 ;
  wire [0:0]\grp_Filter2D_fu_96/t_V_3_reg_320_reg__0 ;
  wire [0:0]\grp_Filter2D_fu_96/t_V_3_reg_320_reg__0_10 ;
  wire \grp_Filter2D_fu_96/tmp_103_fu_586_p3 ;
  wire \grp_Filter2D_fu_96/tmp_103_fu_586_p3_18 ;
  wire \grp_Filter2D_fu_96/tmp_105_fu_628_p3 ;
  wire \grp_Filter2D_fu_96/tmp_105_fu_628_p3_14 ;
  wire \grp_Filter2D_fu_96/tmp_108_fu_665_p3 ;
  wire \grp_Filter2D_fu_96/tmp_108_fu_665_p3_17 ;
  wire \grp_Filter2D_fu_96/tmp_121_reg_1568 ;
  wire \grp_Filter2D_fu_96/tmp_121_reg_1568_22 ;
  wire hysteresis_U0_n_105;
  wire hysteresis_U0_n_106;
  wire hysteresis_U0_n_107;
  wire hysteresis_U0_n_108;
  wire hysteresis_U0_n_125;
  wire hysteresis_U0_n_126;
  wire hysteresis_U0_n_127;
  wire hysteresis_U0_n_128;
  wire hysteresis_U0_n_161;
  wire hysteresis_U0_n_162;
  wire hysteresis_U0_n_163;
  wire hysteresis_U0_n_164;
  wire hysteresis_U0_n_165;
  wire hysteresis_U0_n_166;
  wire hysteresis_U0_n_167;
  wire hysteresis_U0_n_168;
  wire hysteresis_U0_n_169;
  wire hysteresis_U0_n_170;
  wire hysteresis_U0_n_171;
  wire hysteresis_U0_n_172;
  wire hysteresis_U0_n_173;
  wire hysteresis_U0_n_174;
  wire hysteresis_U0_n_175;
  wire hysteresis_U0_n_178;
  wire hysteresis_U0_n_38;
  wire hysteresis_U0_n_39;
  wire hysteresis_U0_n_4;
  wire hysteresis_U0_n_40;
  wire hysteresis_U0_n_41;
  wire hysteresis_U0_n_42;
  wire hysteresis_U0_n_43;
  wire hysteresis_U0_n_44;
  wire hysteresis_U0_n_45;
  wire hysteresis_U0_n_46;
  wire hysteresis_U0_n_47;
  wire hysteresis_U0_n_48;
  wire hysteresis_U0_n_49;
  wire hysteresis_U0_n_5;
  wire hysteresis_U0_n_50;
  wire hysteresis_U0_n_51;
  wire hysteresis_U0_n_52;
  wire hysteresis_U0_n_53;
  wire hysteresis_U0_n_54;
  wire hysteresis_U0_n_55;
  wire hysteresis_U0_n_56;
  wire hysteresis_U0_n_73;
  wire hysteresis_U0_n_74;
  wire hysteresis_U0_n_75;
  wire hysteresis_U0_n_76;
  wire hysteresis_U0_src_data_stream_V_read;
  wire [31:0]in_stream_TDATA;
  wire in_stream_TREADY;
  wire in_stream_TVALID;
  wire interrupt;
  wire [3:3]j_V_reg_897_reg;
  wire mOutPtr0;
  wire mOutPtr110_out;
  wire mOutPtr110_out_24;
  wire mOutPtr110_out_29;
  wire mOutPtr110_out_31;
  wire mOutPtr110_out_32;
  wire mOutPtr110_out_34;
  wire mOutPtr110_out_35;
  wire mOutPtr110_out_6;
  wire mOutPtr110_out_9;
  wire [13:0]nonmax_suppression_U0_dst_data_stream_V_din;
  wire nonmax_suppression_U0_gd_data_stream_V_read;
  wire nonmax_suppression_U0_n_100;
  wire nonmax_suppression_U0_n_101;
  wire nonmax_suppression_U0_n_102;
  wire nonmax_suppression_U0_n_103;
  wire nonmax_suppression_U0_n_104;
  wire nonmax_suppression_U0_n_105;
  wire nonmax_suppression_U0_n_106;
  wire nonmax_suppression_U0_n_107;
  wire nonmax_suppression_U0_n_108;
  wire nonmax_suppression_U0_n_109;
  wire nonmax_suppression_U0_n_110;
  wire nonmax_suppression_U0_n_111;
  wire nonmax_suppression_U0_n_112;
  wire nonmax_suppression_U0_n_113;
  wire nonmax_suppression_U0_n_114;
  wire nonmax_suppression_U0_n_115;
  wire nonmax_suppression_U0_n_116;
  wire nonmax_suppression_U0_n_32;
  wire nonmax_suppression_U0_n_33;
  wire nonmax_suppression_U0_n_34;
  wire nonmax_suppression_U0_n_35;
  wire nonmax_suppression_U0_n_36;
  wire nonmax_suppression_U0_n_37;
  wire nonmax_suppression_U0_n_38;
  wire nonmax_suppression_U0_n_39;
  wire nonmax_suppression_U0_n_40;
  wire nonmax_suppression_U0_n_41;
  wire nonmax_suppression_U0_n_42;
  wire nonmax_suppression_U0_n_43;
  wire nonmax_suppression_U0_n_44;
  wire nonmax_suppression_U0_n_45;
  wire nonmax_suppression_U0_n_46;
  wire nonmax_suppression_U0_n_47;
  wire nonmax_suppression_U0_n_48;
  wire nonmax_suppression_U0_n_49;
  wire nonmax_suppression_U0_n_50;
  wire nonmax_suppression_U0_n_51;
  wire nonmax_suppression_U0_n_52;
  wire nonmax_suppression_U0_n_55;
  wire nonmax_suppression_U0_n_57;
  wire nonmax_suppression_U0_n_58;
  wire nonmax_suppression_U0_n_59;
  wire nonmax_suppression_U0_n_60;
  wire nonmax_suppression_U0_n_61;
  wire nonmax_suppression_U0_n_62;
  wire nonmax_suppression_U0_n_63;
  wire nonmax_suppression_U0_n_64;
  wire nonmax_suppression_U0_n_65;
  wire nonmax_suppression_U0_n_66;
  wire nonmax_suppression_U0_n_67;
  wire nonmax_suppression_U0_n_68;
  wire nonmax_suppression_U0_n_69;
  wire nonmax_suppression_U0_n_70;
  wire nonmax_suppression_U0_n_71;
  wire nonmax_suppression_U0_n_72;
  wire nonmax_suppression_U0_n_73;
  wire nonmax_suppression_U0_n_74;
  wire nonmax_suppression_U0_n_75;
  wire nonmax_suppression_U0_n_76;
  wire nonmax_suppression_U0_n_77;
  wire nonmax_suppression_U0_n_78;
  wire nonmax_suppression_U0_n_79;
  wire nonmax_suppression_U0_n_80;
  wire nonmax_suppression_U0_n_81;
  wire nonmax_suppression_U0_n_82;
  wire nonmax_suppression_U0_n_83;
  wire nonmax_suppression_U0_n_84;
  wire nonmax_suppression_U0_n_85;
  wire nonmax_suppression_U0_n_86;
  wire nonmax_suppression_U0_n_87;
  wire nonmax_suppression_U0_n_88;
  wire nonmax_suppression_U0_n_89;
  wire nonmax_suppression_U0_n_90;
  wire nonmax_suppression_U0_n_91;
  wire nonmax_suppression_U0_n_92;
  wire nonmax_suppression_U0_n_93;
  wire nonmax_suppression_U0_n_94;
  wire nonmax_suppression_U0_n_95;
  wire nonmax_suppression_U0_n_96;
  wire nonmax_suppression_U0_n_97;
  wire nonmax_suppression_U0_n_98;
  wire nonmax_suppression_U0_n_99;
  wire or_cond_reg_909;
  wire [24:0]\^out_stream_TDATA ;
  wire [0:0]out_stream_TLAST;
  wire out_stream_TREADY;
  wire [0:0]out_stream_TUSER;
  wire out_stream_TVALID;
  wire [31:1]p_0_in__1;
  wire [1:1]p_assign_7_1_reg_1495;
  wire [1:1]p_assign_7_1_reg_1495_13;
  wire [19:0]packets_cast_loc_cha_dout;
  wire packets_cast_loc_cha_empty_n;
  wire [3:3]r2_fu_221_p2;
  wire [31:1]r_V_2_fu_281_p2;
  wire [31:1]r_V_4_fu_291_p2;
  wire [1:1]row_assign_10_1_t_fu_792_p2;
  wire [1:1]row_assign_10_1_t_fu_792_p2_25;
  wire [1:1]row_assign_10_2_t_fu_796_p2;
  wire [1:1]row_assign_10_2_t_fu_796_p2_28;
  wire [31:0]rows_V;
  wire [5:0]s_axi_CONTROL_BUS_ARADDR;
  wire s_axi_CONTROL_BUS_ARREADY;
  wire s_axi_CONTROL_BUS_ARVALID;
  wire [5:0]s_axi_CONTROL_BUS_AWADDR;
  wire s_axi_CONTROL_BUS_AWREADY;
  wire s_axi_CONTROL_BUS_AWVALID;
  wire s_axi_CONTROL_BUS_BREADY;
  wire s_axi_CONTROL_BUS_BVALID;
  wire [31:0]s_axi_CONTROL_BUS_RDATA;
  wire s_axi_CONTROL_BUS_RREADY;
  wire s_axi_CONTROL_BUS_RVALID;
  wire [31:0]s_axi_CONTROL_BUS_WDATA;
  wire s_axi_CONTROL_BUS_WREADY;
  wire [3:0]s_axi_CONTROL_BUS_WSTRB;
  wire s_axi_CONTROL_BUS_WVALID;
  wire [30:0]sel0__0;
  wire [30:0]sel0__0_37;
  wire shiftReg_ce;
  wire shiftReg_ce_1;
  wire shiftReg_ce_2;
  wire shiftReg_ce_3;
  wire shiftReg_ce_30;
  wire shiftReg_ce_36;
  wire shiftReg_ce_4;
  wire shiftReg_ce_5;
  wire shiftReg_ce_8;
  wire slt4_fu_591_p2;
  wire slt5_fu_596_p2;
  wire slt6_fu_601_p2;
  wire slt7_fu_606_p2;
  wire slt8_fu_611_p2;
  wire [13:0]sobel_gx_data_stream_dout;
  wire sobel_gx_data_stream_empty_n;
  wire sobel_gx_data_stream_full_n;
  wire [13:0]sobel_gy_data_stream_dout;
  wire sobel_gy_data_stream_empty_n;
  wire sobel_gy_data_stream_full_n;
  wire [7:0]src1_data_stream_0_s_dout;
  wire src1_data_stream_0_s_empty_n;
  wire src1_data_stream_0_s_full_n;
  wire [7:0]src2_data_stream_0_s_dout;
  wire src2_data_stream_0_s_empty_n;
  wire src2_data_stream_0_s_full_n;
  wire [7:0]src_bw_data_stream_0_dout;
  wire src_bw_data_stream_0_empty_n;
  wire src_bw_data_stream_0_full_n;
  wire suppressed_data_stre_U_n_2;
  wire [13:0]suppressed_data_stre_dout;
  wire suppressed_data_stre_empty_n;
  wire suppressed_data_stre_full_n;
  wire [31:0]t_V_3_reg_176_reg;
  wire [10:9]t_V_4_reg_167_reg;
  wire [10:0]t_V_reg_309;
  wire [10:0]t_V_reg_309_15;
  wire [15:0]threshold2;
  wire tmp27_fu_634_p2;
  wire [1:1]tmp_116_reg_1518;
  wire [1:1]tmp_116_reg_1518_19;
  wire [1:1]tmp_117_fu_787_p2;
  wire [1:1]tmp_117_fu_787_p2_27;
  wire tmp_11_fu_365_p2;
  wire [1:0]tmp_123_reg_1593;
  wire [1:0]tmp_123_reg_1593_23;
  wire tmp_24_fu_312_p2;
  wire tmp_37_fu_499_p2;
  wire [31:1]tmp_4_fu_275_p2;
  wire [0:0]tmp_77_fu_745_p3;
  wire [0:0]tmp_77_fu_745_p3_16;
  wire [1:0]tmp_77_reg_1523;
  wire [1:0]tmp_77_reg_1523_7;
  wire tmp_7_fu_302_p2;
  wire [0:0]tmp_80_fu_769_p3;
  wire [0:0]tmp_80_fu_769_p3_20;
  wire [1:0]tmp_80_reg_1528;
  wire [1:0]tmp_80_reg_1528_21;
  wire [31:1]tmp_s_fu_285_p2;
  wire tmp_s_fu_329_p2;
  wire [13:0]win_val_0_1_2_fu_142;
  wire [13:0]win_val_0_1_fu_138;
  wire [15:0]win_val_1_1_2_fu_150;
  wire [15:0]win_val_1_1_fu_146;
  wire [15:0]win_val_2_1_2_fu_158;
  wire [15:0]win_val_2_1_fu_154;

  assign out_stream_TDATA[31] = \^out_stream_TDATA [24];
  assign out_stream_TDATA[30] = \^out_stream_TDATA [24];
  assign out_stream_TDATA[29] = \^out_stream_TDATA [24];
  assign out_stream_TDATA[28] = \^out_stream_TDATA [24];
  assign out_stream_TDATA[27] = \^out_stream_TDATA [24];
  assign out_stream_TDATA[26] = \^out_stream_TDATA [24];
  assign out_stream_TDATA[25] = \^out_stream_TDATA [24];
  assign out_stream_TDATA[24] = \^out_stream_TDATA [24];
  assign out_stream_TDATA[23] = \^out_stream_TDATA [16];
  assign out_stream_TDATA[22] = \^out_stream_TDATA [16];
  assign out_stream_TDATA[21] = \^out_stream_TDATA [16];
  assign out_stream_TDATA[20] = \^out_stream_TDATA [16];
  assign out_stream_TDATA[19] = \^out_stream_TDATA [16];
  assign out_stream_TDATA[18] = \^out_stream_TDATA [16];
  assign out_stream_TDATA[17] = \^out_stream_TDATA [16];
  assign out_stream_TDATA[16] = \^out_stream_TDATA [16];
  assign out_stream_TDATA[15] = \^out_stream_TDATA [8];
  assign out_stream_TDATA[14] = \^out_stream_TDATA [8];
  assign out_stream_TDATA[13] = \^out_stream_TDATA [8];
  assign out_stream_TDATA[12] = \^out_stream_TDATA [8];
  assign out_stream_TDATA[11] = \^out_stream_TDATA [8];
  assign out_stream_TDATA[10] = \^out_stream_TDATA [8];
  assign out_stream_TDATA[9] = \^out_stream_TDATA [8];
  assign out_stream_TDATA[8] = \^out_stream_TDATA [8];
  assign out_stream_TDATA[7] = \^out_stream_TDATA [0];
  assign out_stream_TDATA[6] = \^out_stream_TDATA [0];
  assign out_stream_TDATA[5] = \^out_stream_TDATA [0];
  assign out_stream_TDATA[4] = \^out_stream_TDATA [0];
  assign out_stream_TDATA[3] = \^out_stream_TDATA [0];
  assign out_stream_TDATA[2] = \^out_stream_TDATA [0];
  assign out_stream_TDATA[1] = \^out_stream_TDATA [0];
  assign out_stream_TDATA[0] = \^out_stream_TDATA [0];
  assign s_axi_CONTROL_BUS_BRESP[1] = \<const0> ;
  assign s_axi_CONTROL_BUS_BRESP[0] = \<const0> ;
  assign s_axi_CONTROL_BUS_RRESP[1] = \<const0> ;
  assign s_axi_CONTROL_BUS_RRESP[0] = \<const0> ;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Block_Mat_exit29635_s Block_Mat_exit29635_U0
       (.Block_Mat_exit29635_U0_ap_continue(Block_Mat_exit29635_U0_ap_continue),
        .Duplicate_U0_ap_start(Duplicate_U0_ap_start),
        .E(Block_Mat_exit29635_U0_n_0),
        .Q(Loop_2_proc_U0_n_12),
        .\ap_CS_fsm_reg[2]_0 ({Block_Mat_exit29635_U0_ap_ready,Block_Mat_exit29635_U0_n_4}),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_reg_0(Block_Mat_exit29635_U0_n_8),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(Block_Mat_exit29635_U0_n_7),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_Block_Mat_exit29635_U0_ap_ready(ap_sync_reg_Block_Mat_exit29635_U0_ap_ready),
        .col_packets_cast_loc_empty_n(col_packets_cast_loc_empty_n),
        .col_packets_cast_loc_full_n(col_packets_cast_loc_full_n),
        .in(Block_Mat_exit29635_U0_ap_return),
        .int_ap_start_reg(Block_Mat_exit29635_U0_n_1),
        .internal_full_n_reg(Loop_1_proc_U0_ap_ready),
        .p_reg_reg(rows_V[19:0]),
        .p_reg_reg_0(cols_V[10:2]),
        .packets_cast_loc_cha_empty_n(packets_cast_loc_cha_empty_n),
        .shiftReg_ce(shiftReg_ce_1),
        .shiftReg_ce_0(shiftReg_ce));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Duplicate_canny Duplicate_U0
       (.Duplicate_U0_ap_start(Duplicate_U0_ap_start),
        .Duplicate_U0_src_data_stream_V_read(Duplicate_U0_src_data_stream_V_read),
        .E(shiftReg_ce_3),
        .Q(Duplicate_U0_n_0),
        .S(canny_edge_CONTROL_BUS_s_axi_U_n_32),
        .SS(ap_rst_n_inv),
        .\ap_CS_fsm_reg[2]_i_2_0 (rows_V[8:0]),
        .\ap_CS_fsm_reg[3]_i_2_0 (cols_V[8:0]),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg_0(Duplicate_U0_n_8),
        .ap_enable_reg_pp0_iter1_reg_1(Duplicate_U0_n_10),
        .ap_rst_n(ap_rst_n),
        .internal_full_n_reg(shiftReg_ce_2),
        .internal_full_n_reg_0(Loop_1_proc_U0_n_1),
        .mOutPtr110_out(mOutPtr110_out),
        .src1_data_stream_0_s_full_n(src1_data_stream_0_s_full_n),
        .src2_data_stream_0_s_full_n(src2_data_stream_0_s_full_n),
        .src_bw_data_stream_0_empty_n(src_bw_data_stream_0_empty_n),
        .\t_V_4_reg_167_reg[0]_0 (canny_edge_CONTROL_BUS_s_axi_U_n_82),
        .\t_V_4_reg_167_reg[10]_0 (t_V_4_reg_167_reg),
        .\t_V_reg_156_reg[10]_0 ({Duplicate_U0_n_4,Duplicate_U0_n_5}));
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Loop_1_proc_canny Loop_1_proc_U0
       (.D(Loop_1_proc_U0_src_bw_data_stream_0_V_din),
        .Duplicate_U0_ap_start(Duplicate_U0_ap_start),
        .E(shiftReg_ce_4),
        .Loop_1_proc_U0_ap_idle(Loop_1_proc_U0_ap_idle),
        .SS(ap_rst_n_inv),
        .\ap_CS_fsm_reg[0]_0 (ap_sync_reg_Loop_1_proc_U0_ap_ready_reg_n_0),
        .\ap_CS_fsm_reg[4]_0 (Loop_1_proc_U0_n_1),
        .ap_clk(ap_clk),
        .ap_ready(Loop_1_proc_U0_ap_ready),
        .ap_rst_n(ap_rst_n),
        .ap_sync_ready(ap_sync_ready),
        .ap_sync_reg_Block_Mat_exit29635_U0_ap_ready(ap_sync_reg_Block_Mat_exit29635_U0_ap_ready),
        .in_stream_TDATA(in_stream_TDATA),
        .in_stream_TREADY(in_stream_TREADY),
        .in_stream_TVALID(in_stream_TVALID),
        .int_ap_ready_reg(Block_Mat_exit29635_U0_ap_ready),
        .out(packets_cast_loc_cha_dout),
        .packets_cast_loc_cha_empty_n(packets_cast_loc_cha_empty_n),
        .src_bw_data_stream_0_full_n(src_bw_data_stream_0_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Loop_2_proc_canny Loop_2_proc_U0
       (.D(canny_edges_data_str_dout),
        .Duplicate_U0_ap_start(Duplicate_U0_ap_start),
        .E(Loop_2_proc_U0_col_packets_cast_loc_read),
        .Loop_1_proc_U0_ap_idle(Loop_1_proc_U0_ap_idle),
        .Loop_2_proc_U0_ap_done(Loop_2_proc_U0_ap_done),
        .Loop_2_proc_U0_canny_edges_data_stream_0_V_read(Loop_2_proc_U0_canny_edges_data_stream_0_V_read),
        .Q(rows_V[10:0]),
        .S({canny_edge_CONTROL_BUS_s_axi_U_n_372,canny_edge_CONTROL_BUS_s_axi_U_n_373}),
        .SS(ap_rst_n_inv),
        .\ap_CS_fsm_reg[0]_0 (Loop_2_proc_U0_n_12),
        .\ap_CS_fsm_reg[0]_1 (Loop_2_proc_U0_n_16),
        .\ap_CS_fsm_reg[1]_0 (ap_NS_fsm),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .canny_edges_data_str_empty_n(canny_edges_data_str_empty_n),
        .col_packets_cast_loc_empty_n(col_packets_cast_loc_empty_n),
        .int_ap_idle_reg(gradient_decompositi_U0_n_50),
        .int_ap_idle_reg_0(Sobel_1_U0_n_46),
        .\int_rows_V_reg[4] (Loop_2_proc_U0_n_10),
        .out(col_packets_cast_loc_dout),
        .out_stream_TDATA({\^out_stream_TDATA [24],\^out_stream_TDATA [16],\^out_stream_TDATA [8],\^out_stream_TDATA [0]}),
        .out_stream_TLAST(out_stream_TLAST),
        .out_stream_TREADY(out_stream_TREADY),
        .out_stream_TUSER(out_stream_TUSER),
        .\out_stream_last_V_1_state_reg[0]_0 (out_stream_TVALID),
        .\tmp_116_mid2_v_reg_386_reg[10]_0 ({ap_phi_mux_r1_i_i_phi_fu_154_p4[10:7],ap_phi_mux_r1_i_i_phi_fu_154_p4[2:0]}),
        .\tmp_116_mid2_v_reg_386_reg[2]_0 (r2_fu_221_p2),
        .\tmp_147_i_i3_reg_381_reg[0]_0 (canny_edge_CONTROL_BUS_s_axi_U_n_376),
        .\tmp_147_i_i3_reg_381_reg[0]_1 (canny_edge_CONTROL_BUS_s_axi_U_n_382),
        .\tmp_147_i_i3_reg_381_reg[0]_2 (canny_edge_CONTROL_BUS_s_axi_U_n_379),
        .\tmp_147_i_i3_reg_381_reg[0]_3 (canny_edge_CONTROL_BUS_s_axi_U_n_380),
        .\tmp_147_i_i3_reg_381_reg[0]_4 (canny_edge_CONTROL_BUS_s_axi_U_n_374),
        .\tmp_147_i_i_mid1_reg_376[0]_i_3_0 (canny_edge_CONTROL_BUS_s_axi_U_n_378),
        .\tmp_147_i_i_mid1_reg_376[0]_i_4 (canny_edge_CONTROL_BUS_s_axi_U_n_381),
        .\tmp_147_i_i_mid1_reg_376_reg[0]_0 (canny_edge_CONTROL_BUS_s_axi_U_n_375),
        .\tmp_147_i_i_mid1_reg_376_reg[0]_1 (canny_edge_CONTROL_BUS_s_axi_U_n_377));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Sobel_1_canny Sobel_1_U0
       (.ADDRBWRADDR(tmp_123_reg_1593),
        .D(col_assign_3_t_fu_954_p2),
        .DI({canny_edge_CONTROL_BUS_s_axi_U_n_157,canny_edge_CONTROL_BUS_s_axi_U_n_158,canny_edge_CONTROL_BUS_s_axi_U_n_159,canny_edge_CONTROL_BUS_s_axi_U_n_160}),
        .Duplicate_U0_ap_start(Duplicate_U0_ap_start),
        .Duplicate_U0_src_data_stream_V_read(Duplicate_U0_src_data_stream_V_read),
        .E(shiftReg_ce_5),
        .\ImagLoc_x_reg_1562_reg[0] (Sobel_1_U0_n_8),
        .\ImagLoc_x_reg_1562_reg[10] ({Sobel_1_U0_n_26,Sobel_1_U0_n_27,Sobel_1_U0_n_28,Sobel_1_U0_n_29,Sobel_1_U0_n_30,Sobel_1_U0_n_31,Sobel_1_U0_n_32,Sobel_1_U0_n_33,Sobel_1_U0_n_34,Sobel_1_U0_n_35}),
        .Q({t_V_reg_309[10:9],t_V_reg_309[7:0]}),
        .S({canny_edge_CONTROL_BUS_s_axi_U_n_151,canny_edge_CONTROL_BUS_s_axi_U_n_152}),
        .\ap_CS_fsm_reg[1]_0 ({ap_CS_fsm_state2,Sobel_1_U0_n_46}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2_reg(Sobel_1_U0_n_25),
        .\ap_reg_pp0_iter9_or_cond_i_reg_1580_reg[0] (Sobel_1_U0_n_88),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\brmerge_reg_1598_reg[0] (canny_edge_CONTROL_BUS_s_axi_U_n_165),
        .\brmerge_reg_1598_reg[0]_0 (canny_edge_CONTROL_BUS_s_axi_U_n_166),
        .\exitcond388_i_reg_1553_reg[0] ({canny_edge_CONTROL_BUS_s_axi_U_n_153,canny_edge_CONTROL_BUS_s_axi_U_n_154,canny_edge_CONTROL_BUS_s_axi_U_n_155,canny_edge_CONTROL_BUS_s_axi_U_n_156}),
        .exitcond389_i_fu_472_p2_carry(canny_edge_CONTROL_BUS_s_axi_U_n_398),
        .exitcond389_i_fu_472_p2_carry_0(canny_edge_CONTROL_BUS_s_axi_U_n_395),
        .exitcond389_i_fu_472_p2_carry_1(canny_edge_CONTROL_BUS_s_axi_U_n_396),
        .exitcond389_i_fu_472_p2_carry_2(canny_edge_CONTROL_BUS_s_axi_U_n_397),
        .mOutPtr110_out(mOutPtr110_out_6),
        .\p_assign_6_1_reg_1482_reg[0] (tmp_77_fu_745_p3),
        .\p_assign_6_1_reg_1482_reg[10] ({Sobel_1_U0_n_68,Sobel_1_U0_n_69,Sobel_1_U0_n_70,Sobel_1_U0_n_71,Sobel_1_U0_n_72,Sobel_1_U0_n_73,Sobel_1_U0_n_74,Sobel_1_U0_n_75,Sobel_1_U0_n_76}),
        .\p_assign_6_1_reg_1482_reg[1] (Sobel_1_U0_n_9),
        .\p_assign_6_2_reg_1500_reg[0] (tmp_80_fu_769_p3),
        .\p_assign_6_2_reg_1500_reg[10] ({Sobel_1_U0_n_58,Sobel_1_U0_n_59,Sobel_1_U0_n_60,Sobel_1_U0_n_61,Sobel_1_U0_n_62,Sobel_1_U0_n_63,Sobel_1_U0_n_64,Sobel_1_U0_n_65,Sobel_1_U0_n_66,Sobel_1_U0_n_67}),
        .\p_assign_7_1_reg_1495_reg[1] (p_assign_7_1_reg_1495),
        .p_dst_data_stream_V_din({Sobel_1_U0_p_dst_data_stream_V_din[15],Sobel_1_U0_p_dst_data_stream_V_din[10:0]}),
        .\p_p2_i_i_reg_1574_reg[10] (Sobel_1_U0_n_44),
        .\p_p2_i_i_reg_1574_reg[1] (Sobel_1_U0_n_23),
        .\p_p2_i_i_reg_1574_reg[2] (Sobel_1_U0_n_36),
        .\p_p2_i_i_reg_1574_reg[3] (Sobel_1_U0_n_37),
        .\p_p2_i_i_reg_1574_reg[4] (Sobel_1_U0_n_38),
        .\p_p2_i_i_reg_1574_reg[5] (Sobel_1_U0_n_39),
        .\p_p2_i_i_reg_1574_reg[6] (Sobel_1_U0_n_40),
        .\p_p2_i_i_reg_1574_reg[7] (Sobel_1_U0_n_41),
        .\p_p2_i_i_reg_1574_reg[8] (Sobel_1_U0_n_42),
        .\p_p2_i_i_reg_1574_reg[9] (Sobel_1_U0_n_43),
        .\reg_331_reg[7] (src2_data_stream_0_s_dout),
        .\row_assign_10_1_t_reg_1543_reg[1] ({row_assign_10_1_t_fu_792_p2,canny_edge_CONTROL_BUS_s_axi_U_n_207}),
        .row_assign_10_2_t_fu_796_p2(row_assign_10_2_t_fu_796_p2),
        .\row_assign_10_2_t_reg_1548_reg[0] (canny_edge_CONTROL_BUS_s_axi_U_n_393),
        .sobel_gy_data_stream_full_n(sobel_gy_data_stream_full_n),
        .src2_data_stream_0_s_empty_n(src2_data_stream_0_s_empty_n),
        .src2_data_stream_0_s_full_n(src2_data_stream_0_s_full_n),
        .\t_V_3_reg_320_reg[10] ({\grp_Filter2D_fu_96/t_V_3_reg_320_reg ,\grp_Filter2D_fu_96/t_V_3_reg_320_reg__0 }),
        .tmp_103_fu_586_p3(\grp_Filter2D_fu_96/tmp_103_fu_586_p3 ),
        .tmp_105_fu_628_p3(\grp_Filter2D_fu_96/tmp_105_fu_628_p3 ),
        .tmp_108_fu_665_p3(\grp_Filter2D_fu_96/tmp_108_fu_665_p3 ),
        .tmp_116_reg_1518(tmp_116_reg_1518),
        .\tmp_116_reg_1518_reg[1] ({canny_edge_CONTROL_BUS_s_axi_U_n_194,canny_edge_CONTROL_BUS_s_axi_U_n_195}),
        .\tmp_116_reg_1518_reg[1]_0 (canny_edge_CONTROL_BUS_s_axi_U_n_200),
        .\tmp_116_reg_1518_reg[1]_1 (canny_edge_CONTROL_BUS_s_axi_U_n_392),
        .tmp_117_fu_787_p2(tmp_117_fu_787_p2),
        .tmp_121_reg_1568(\grp_Filter2D_fu_96/tmp_121_reg_1568 ),
        .tmp_216_1_fu_641_p2_carry__0({canny_edge_CONTROL_BUS_s_axi_U_n_187,canny_edge_CONTROL_BUS_s_axi_U_n_188,canny_edge_CONTROL_BUS_s_axi_U_n_189,canny_edge_CONTROL_BUS_s_axi_U_n_190}),
        .tmp_216_2_fu_678_p2_carry__0({canny_edge_CONTROL_BUS_s_axi_U_n_169,canny_edge_CONTROL_BUS_s_axi_U_n_170,canny_edge_CONTROL_BUS_s_axi_U_n_171,canny_edge_CONTROL_BUS_s_axi_U_n_172}),
        .tmp_226_2_fu_693_p2_carry__0(rows_V[11:0]),
        .\tmp_58_reg_1435_reg[0] (canny_edge_CONTROL_BUS_s_axi_U_n_387),
        .\tmp_58_reg_1435_reg[0]_0 ({canny_edge_CONTROL_BUS_s_axi_U_n_208,canny_edge_CONTROL_BUS_s_axi_U_n_209,canny_edge_CONTROL_BUS_s_axi_U_n_210}),
        .\tmp_58_reg_1435_reg[0]_1 (canny_edge_CONTROL_BUS_s_axi_U_n_168),
        .\tmp_58_reg_1435_reg[0]_2 (canny_edge_CONTROL_BUS_s_axi_U_n_212),
        .\tmp_61_reg_1457_reg[0] (canny_edge_CONTROL_BUS_s_axi_U_n_167),
        .\tmp_61_reg_1457_reg[0]_0 ({canny_edge_CONTROL_BUS_s_axi_U_n_148,canny_edge_CONTROL_BUS_s_axi_U_n_149,canny_edge_CONTROL_BUS_s_axi_U_n_150}),
        .\tmp_61_reg_1457_reg[0]_1 (canny_edge_CONTROL_BUS_s_axi_U_n_211),
        .tmp_65_fu_880_p2_carry__0(cols_V[11:0]),
        .tmp_67_fu_893_p2_carry__0({canny_edge_CONTROL_BUS_s_axi_U_n_161,canny_edge_CONTROL_BUS_s_axi_U_n_162,canny_edge_CONTROL_BUS_s_axi_U_n_163,canny_edge_CONTROL_BUS_s_axi_U_n_164}),
        .\tmp_68_reg_1464_reg[10] ({Sobel_1_U0_n_77,Sobel_1_U0_n_78,Sobel_1_U0_n_79,Sobel_1_U0_n_80,Sobel_1_U0_n_81,Sobel_1_U0_n_82,Sobel_1_U0_n_83,Sobel_1_U0_n_84,Sobel_1_U0_n_85}),
        .tmp_70_fu_599_p2_carry__0({canny_edge_CONTROL_BUS_s_axi_U_n_173,canny_edge_CONTROL_BUS_s_axi_U_n_174,canny_edge_CONTROL_BUS_s_axi_U_n_175,canny_edge_CONTROL_BUS_s_axi_U_n_176}),
        .\tmp_77_reg_1523_reg[1] (tmp_77_reg_1523),
        .\tmp_77_reg_1523_reg[1]_0 ({canny_edge_CONTROL_BUS_s_axi_U_n_192,canny_edge_CONTROL_BUS_s_axi_U_n_193}),
        .\tmp_77_reg_1523_reg[1]_1 (canny_edge_CONTROL_BUS_s_axi_U_n_199),
        .\tmp_77_reg_1523_reg[1]_2 (canny_edge_CONTROL_BUS_s_axi_U_n_191),
        .tmp_80_reg_1528(tmp_80_reg_1528),
        .\tmp_80_reg_1528_reg[1] ({canny_edge_CONTROL_BUS_s_axi_U_n_177,canny_edge_CONTROL_BUS_s_axi_U_n_178}),
        .\tmp_80_reg_1528_reg[1]_0 (canny_edge_CONTROL_BUS_s_axi_U_n_201),
        .\x_reg_1588_reg[10] (canny_edge_CONTROL_BUS_s_axi_U_n_186),
        .\x_reg_1588_reg[10]_0 ({canny_edge_CONTROL_BUS_s_axi_U_n_196,canny_edge_CONTROL_BUS_s_axi_U_n_197}),
        .\x_reg_1588_reg[10]_1 (canny_edge_CONTROL_BUS_s_axi_U_n_198),
        .\x_reg_1588_reg[4] ({canny_edge_CONTROL_BUS_s_axi_U_n_179,canny_edge_CONTROL_BUS_s_axi_U_n_180,canny_edge_CONTROL_BUS_s_axi_U_n_181}),
        .\x_reg_1588_reg[8] ({canny_edge_CONTROL_BUS_s_axi_U_n_182,canny_edge_CONTROL_BUS_s_axi_U_n_183,canny_edge_CONTROL_BUS_s_axi_U_n_184,canny_edge_CONTROL_BUS_s_axi_U_n_185}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Sobel_canny Sobel_U0
       (.ADDRBWRADDR(tmp_123_reg_1593_23),
        .D(col_assign_3_t_fu_954_p2_26),
        .DI({canny_edge_CONTROL_BUS_s_axi_U_n_92,canny_edge_CONTROL_BUS_s_axi_U_n_93,canny_edge_CONTROL_BUS_s_axi_U_n_94,canny_edge_CONTROL_BUS_s_axi_U_n_95}),
        .Duplicate_U0_ap_start(Duplicate_U0_ap_start),
        .Duplicate_U0_src_data_stream_V_read(Duplicate_U0_src_data_stream_V_read),
        .E(shiftReg_ce_8),
        .\ImagLoc_x_reg_1562_reg[0] (Sobel_U0_n_8),
        .\ImagLoc_x_reg_1562_reg[10] ({Sobel_U0_n_26,Sobel_U0_n_27,Sobel_U0_n_28,Sobel_U0_n_29,Sobel_U0_n_30,Sobel_U0_n_31,Sobel_U0_n_32,Sobel_U0_n_33,Sobel_U0_n_34,Sobel_U0_n_35}),
        .Q({t_V_reg_309_15[10:9],t_V_reg_309_15[7:0]}),
        .S({canny_edge_CONTROL_BUS_s_axi_U_n_86,canny_edge_CONTROL_BUS_s_axi_U_n_87}),
        .\ap_CS_fsm_reg[1]_0 ({ap_CS_fsm_state2_12,Sobel_U0_n_46}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2_reg(Sobel_U0_n_25),
        .\ap_reg_pp0_iter9_or_cond_i_reg_1580_reg[0] (Sobel_U0_n_88),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\brmerge_reg_1598_reg[0] (canny_edge_CONTROL_BUS_s_axi_U_n_100),
        .\brmerge_reg_1598_reg[0]_0 (canny_edge_CONTROL_BUS_s_axi_U_n_101),
        .\exitcond388_i_reg_1553_reg[0] ({canny_edge_CONTROL_BUS_s_axi_U_n_88,canny_edge_CONTROL_BUS_s_axi_U_n_89,canny_edge_CONTROL_BUS_s_axi_U_n_90,canny_edge_CONTROL_BUS_s_axi_U_n_91}),
        .exitcond389_i_fu_472_p2_carry(canny_edge_CONTROL_BUS_s_axi_U_n_398),
        .exitcond389_i_fu_472_p2_carry_0(canny_edge_CONTROL_BUS_s_axi_U_n_395),
        .exitcond389_i_fu_472_p2_carry_1(canny_edge_CONTROL_BUS_s_axi_U_n_396),
        .exitcond389_i_fu_472_p2_carry_2(canny_edge_CONTROL_BUS_s_axi_U_n_397),
        .mOutPtr110_out(mOutPtr110_out_9),
        .\p_assign_6_1_reg_1482_reg[0] (tmp_77_fu_745_p3_16),
        .\p_assign_6_1_reg_1482_reg[10] ({Sobel_U0_n_68,Sobel_U0_n_69,Sobel_U0_n_70,Sobel_U0_n_71,Sobel_U0_n_72,Sobel_U0_n_73,Sobel_U0_n_74,Sobel_U0_n_75,Sobel_U0_n_76}),
        .\p_assign_6_1_reg_1482_reg[1] (Sobel_U0_n_9),
        .\p_assign_6_2_reg_1500_reg[0] (tmp_80_fu_769_p3_20),
        .\p_assign_6_2_reg_1500_reg[10] ({Sobel_U0_n_58,Sobel_U0_n_59,Sobel_U0_n_60,Sobel_U0_n_61,Sobel_U0_n_62,Sobel_U0_n_63,Sobel_U0_n_64,Sobel_U0_n_65,Sobel_U0_n_66,Sobel_U0_n_67}),
        .\p_assign_7_1_reg_1495_reg[1] (p_assign_7_1_reg_1495_13),
        .p_dst_data_stream_V_din({Sobel_U0_p_dst_data_stream_V_din[15],Sobel_U0_p_dst_data_stream_V_din[10:0]}),
        .\p_p2_i_i_reg_1574_reg[10] (Sobel_U0_n_44),
        .\p_p2_i_i_reg_1574_reg[1] (Sobel_U0_n_23),
        .\p_p2_i_i_reg_1574_reg[2] (Sobel_U0_n_36),
        .\p_p2_i_i_reg_1574_reg[3] (Sobel_U0_n_37),
        .\p_p2_i_i_reg_1574_reg[4] (Sobel_U0_n_38),
        .\p_p2_i_i_reg_1574_reg[5] (Sobel_U0_n_39),
        .\p_p2_i_i_reg_1574_reg[6] (Sobel_U0_n_40),
        .\p_p2_i_i_reg_1574_reg[7] (Sobel_U0_n_41),
        .\p_p2_i_i_reg_1574_reg[8] (Sobel_U0_n_42),
        .\p_p2_i_i_reg_1574_reg[9] (Sobel_U0_n_43),
        .\reg_331_reg[7] (src1_data_stream_0_s_dout),
        .\row_assign_10_1_t_reg_1543_reg[1] ({row_assign_10_1_t_fu_792_p2_25,canny_edge_CONTROL_BUS_s_axi_U_n_142}),
        .row_assign_10_2_t_fu_796_p2(row_assign_10_2_t_fu_796_p2_28),
        .\row_assign_10_2_t_reg_1548_reg[0] (canny_edge_CONTROL_BUS_s_axi_U_n_391),
        .sobel_gx_data_stream_full_n(sobel_gx_data_stream_full_n),
        .src1_data_stream_0_s_empty_n(src1_data_stream_0_s_empty_n),
        .src1_data_stream_0_s_full_n(src1_data_stream_0_s_full_n),
        .\t_V_3_reg_320_reg[10] ({\grp_Filter2D_fu_96/t_V_3_reg_320_reg_11 ,\grp_Filter2D_fu_96/t_V_3_reg_320_reg__0_10 }),
        .tmp_103_fu_586_p3(\grp_Filter2D_fu_96/tmp_103_fu_586_p3_18 ),
        .tmp_105_fu_628_p3(\grp_Filter2D_fu_96/tmp_105_fu_628_p3_14 ),
        .tmp_108_fu_665_p3(\grp_Filter2D_fu_96/tmp_108_fu_665_p3_17 ),
        .tmp_116_reg_1518(tmp_116_reg_1518_19),
        .\tmp_116_reg_1518_reg[1] ({canny_edge_CONTROL_BUS_s_axi_U_n_129,canny_edge_CONTROL_BUS_s_axi_U_n_130}),
        .\tmp_116_reg_1518_reg[1]_0 (canny_edge_CONTROL_BUS_s_axi_U_n_135),
        .\tmp_116_reg_1518_reg[1]_1 (canny_edge_CONTROL_BUS_s_axi_U_n_390),
        .tmp_117_fu_787_p2(tmp_117_fu_787_p2_27),
        .tmp_121_reg_1568(\grp_Filter2D_fu_96/tmp_121_reg_1568_22 ),
        .tmp_216_1_fu_641_p2_carry__0({canny_edge_CONTROL_BUS_s_axi_U_n_122,canny_edge_CONTROL_BUS_s_axi_U_n_123,canny_edge_CONTROL_BUS_s_axi_U_n_124,canny_edge_CONTROL_BUS_s_axi_U_n_125}),
        .tmp_216_2_fu_678_p2_carry__0({canny_edge_CONTROL_BUS_s_axi_U_n_104,canny_edge_CONTROL_BUS_s_axi_U_n_105,canny_edge_CONTROL_BUS_s_axi_U_n_106,canny_edge_CONTROL_BUS_s_axi_U_n_107}),
        .tmp_226_2_fu_693_p2_carry__0(rows_V[11:0]),
        .\tmp_58_reg_1435_reg[0] (canny_edge_CONTROL_BUS_s_axi_U_n_386),
        .\tmp_58_reg_1435_reg[0]_0 ({canny_edge_CONTROL_BUS_s_axi_U_n_143,canny_edge_CONTROL_BUS_s_axi_U_n_144,canny_edge_CONTROL_BUS_s_axi_U_n_145}),
        .\tmp_58_reg_1435_reg[0]_1 (canny_edge_CONTROL_BUS_s_axi_U_n_103),
        .\tmp_58_reg_1435_reg[0]_2 (canny_edge_CONTROL_BUS_s_axi_U_n_147),
        .\tmp_61_reg_1457_reg[0] (canny_edge_CONTROL_BUS_s_axi_U_n_102),
        .\tmp_61_reg_1457_reg[0]_0 ({canny_edge_CONTROL_BUS_s_axi_U_n_83,canny_edge_CONTROL_BUS_s_axi_U_n_84,canny_edge_CONTROL_BUS_s_axi_U_n_85}),
        .\tmp_61_reg_1457_reg[0]_1 (canny_edge_CONTROL_BUS_s_axi_U_n_146),
        .tmp_65_fu_880_p2_carry__0(cols_V[11:0]),
        .tmp_67_fu_893_p2_carry__0({canny_edge_CONTROL_BUS_s_axi_U_n_96,canny_edge_CONTROL_BUS_s_axi_U_n_97,canny_edge_CONTROL_BUS_s_axi_U_n_98,canny_edge_CONTROL_BUS_s_axi_U_n_99}),
        .\tmp_68_reg_1464_reg[10] ({Sobel_U0_n_77,Sobel_U0_n_78,Sobel_U0_n_79,Sobel_U0_n_80,Sobel_U0_n_81,Sobel_U0_n_82,Sobel_U0_n_83,Sobel_U0_n_84,Sobel_U0_n_85}),
        .tmp_70_fu_599_p2_carry__0({canny_edge_CONTROL_BUS_s_axi_U_n_108,canny_edge_CONTROL_BUS_s_axi_U_n_109,canny_edge_CONTROL_BUS_s_axi_U_n_110,canny_edge_CONTROL_BUS_s_axi_U_n_111}),
        .\tmp_77_reg_1523_reg[1] (tmp_77_reg_1523_7),
        .\tmp_77_reg_1523_reg[1]_0 ({canny_edge_CONTROL_BUS_s_axi_U_n_127,canny_edge_CONTROL_BUS_s_axi_U_n_128}),
        .\tmp_77_reg_1523_reg[1]_1 (canny_edge_CONTROL_BUS_s_axi_U_n_134),
        .\tmp_77_reg_1523_reg[1]_2 (canny_edge_CONTROL_BUS_s_axi_U_n_126),
        .tmp_80_reg_1528(tmp_80_reg_1528_21),
        .\tmp_80_reg_1528_reg[1] ({canny_edge_CONTROL_BUS_s_axi_U_n_112,canny_edge_CONTROL_BUS_s_axi_U_n_113}),
        .\tmp_80_reg_1528_reg[1]_0 (canny_edge_CONTROL_BUS_s_axi_U_n_136),
        .\x_reg_1588_reg[10] (canny_edge_CONTROL_BUS_s_axi_U_n_121),
        .\x_reg_1588_reg[10]_0 ({canny_edge_CONTROL_BUS_s_axi_U_n_131,canny_edge_CONTROL_BUS_s_axi_U_n_132}),
        .\x_reg_1588_reg[10]_1 (canny_edge_CONTROL_BUS_s_axi_U_n_133),
        .\x_reg_1588_reg[4] ({canny_edge_CONTROL_BUS_s_axi_U_n_114,canny_edge_CONTROL_BUS_s_axi_U_n_115,canny_edge_CONTROL_BUS_s_axi_U_n_116}),
        .\x_reg_1588_reg[8] ({canny_edge_CONTROL_BUS_s_axi_U_n_117,canny_edge_CONTROL_BUS_s_axi_U_n_118,canny_edge_CONTROL_BUS_s_axi_U_n_119,canny_edge_CONTROL_BUS_s_axi_U_n_120}));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_Block_Mat_exit29635_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(canny_edge_CONTROL_BUS_s_axi_U_n_388),
        .Q(ap_sync_reg_Block_Mat_exit29635_U0_ap_ready),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_Loop_1_proc_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(canny_edge_CONTROL_BUS_s_axi_U_n_389),
        .Q(ap_sync_reg_Loop_1_proc_U0_ap_ready_reg_n_0),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canny_edge_CONTROL_BUS_s_axi canny_edge_CONTROL_BUS_s_axi_U
       (.ADDRBWRADDR(tmp_123_reg_1593_23),
        .AXI_LITE_clk(AXI_LITE_clk),
        .CO(exitcond8_fu_187_p2),
        .D(col_assign_3_t_fu_954_p2_26),
        .DI({canny_edge_CONTROL_BUS_s_axi_U_n_92,canny_edge_CONTROL_BUS_s_axi_U_n_93,canny_edge_CONTROL_BUS_s_axi_U_n_94,canny_edge_CONTROL_BUS_s_axi_U_n_95}),
        .Duplicate_U0_ap_start(Duplicate_U0_ap_start),
        .\FSM_onehot_rstate_reg[1]_0 (s_axi_CONTROL_BUS_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_CONTROL_BUS_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_CONTROL_BUS_WREADY),
        .Loop_2_proc_U0_ap_done(Loop_2_proc_U0_ap_done),
        .O(tmp_11_fu_365_p2),
        .Q({t_V_reg_309_15[10:9],t_V_reg_309_15[7:0]}),
        .S(canny_edge_CONTROL_BUS_s_axi_U_n_32),
        .\ap_CS_fsm_reg[0]_i_2_0 ({gradient_decompositi_U0_n_52,gradient_decompositi_U0_n_53,gradient_decompositi_U0_n_54,gradient_decompositi_U0_n_55,gradient_decompositi_U0_n_56,gradient_decompositi_U0_n_57,gradient_decompositi_U0_n_58,gradient_decompositi_U0_n_59,gradient_decompositi_U0_n_60,gradient_decompositi_U0_n_61,gradient_decompositi_U0_n_62,gradient_decompositi_U0_n_63,gradient_decompositi_U0_n_64,gradient_decompositi_U0_n_65,gradient_decompositi_U0_n_66,gradient_decompositi_U0_n_67,gradient_decompositi_U0_n_68,gradient_decompositi_U0_n_69,gradient_decompositi_U0_n_70,gradient_decompositi_U0_n_71,gradient_decompositi_U0_n_72,gradient_decompositi_U0_n_73,gradient_decompositi_U0_n_74,gradient_decompositi_U0_n_75,gradient_decompositi_U0_n_76,gradient_decompositi_U0_n_77,gradient_decompositi_U0_n_78,gradient_decompositi_U0_n_79,gradient_decompositi_U0_n_80,gradient_decompositi_U0_n_81,gradient_decompositi_U0_n_82,gradient_decompositi_U0_n_83}),
        .\ap_CS_fsm_reg[1] (canny_edge_CONTROL_BUS_s_axi_U_n_213),
        .\ap_CS_fsm_reg[2] (ap_CS_fsm_state2_33),
        .\ap_CS_fsm_reg[2]_i_2 ({Duplicate_U0_n_4,Duplicate_U0_n_5}),
        .\ap_CS_fsm_reg[3]_i_2 (t_V_4_reg_167_reg),
        .ap_clk(ap_clk),
        .ap_idle(ap_idle),
        .ap_ready(Loop_1_proc_U0_ap_ready),
        .ap_reg_pp0_iter1_or_cond6_reg_924(ap_reg_pp0_iter1_or_cond6_reg_924),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(canny_edge_CONTROL_BUS_s_axi_U_n_388),
        .ap_rst_n_1(canny_edge_CONTROL_BUS_s_axi_U_n_389),
        .ap_rst_n_AXI_LITE_clk(ap_rst_n_AXI_LITE_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_ready(ap_sync_ready),
        .ap_sync_reg_Block_Mat_exit29635_U0_ap_ready(ap_sync_reg_Block_Mat_exit29635_U0_ap_ready),
        .ap_sync_reg_Block_Mat_exit29635_U0_ap_ready_reg(Block_Mat_exit29635_U0_ap_ready),
        .ap_sync_reg_Block_Mat_exit29635_U0_ap_ready_reg_0(ap_sync_reg_Loop_1_proc_U0_ap_ready_reg_n_0),
        .\col_assign_3_t_reg_1611_reg[1] (tmp_123_reg_1593),
        .col_packets_cast_loc_empty_n(col_packets_cast_loc_empty_n),
        .cols_V(cols_V),
        .exitcond388_i_fu_804_p2_carry({\grp_Filter2D_fu_96/t_V_3_reg_320_reg_11 ,\grp_Filter2D_fu_96/t_V_3_reg_320_reg__0_10 }),
        .exitcond388_i_fu_804_p2_carry_0({\grp_Filter2D_fu_96/t_V_3_reg_320_reg ,\grp_Filter2D_fu_96/t_V_3_reg_320_reg__0 }),
        .\int_cols_V_reg[0]_0 (col_assign_3_t_fu_954_p2),
        .\int_cols_V_reg[11]_0 (canny_edge_CONTROL_BUS_s_axi_U_n_101),
        .\int_cols_V_reg[11]_1 (canny_edge_CONTROL_BUS_s_axi_U_n_133),
        .\int_cols_V_reg[11]_2 (canny_edge_CONTROL_BUS_s_axi_U_n_166),
        .\int_cols_V_reg[11]_3 (canny_edge_CONTROL_BUS_s_axi_U_n_198),
        .\int_cols_V_reg[2]_0 ({canny_edge_CONTROL_BUS_s_axi_U_n_114,canny_edge_CONTROL_BUS_s_axi_U_n_115,canny_edge_CONTROL_BUS_s_axi_U_n_116}),
        .\int_cols_V_reg[2]_1 ({canny_edge_CONTROL_BUS_s_axi_U_n_179,canny_edge_CONTROL_BUS_s_axi_U_n_180,canny_edge_CONTROL_BUS_s_axi_U_n_181}),
        .\int_cols_V_reg[31]_0 ({p_0_in__1[31],p_0_in__1[29],p_0_in__1[27],p_0_in__1[25],p_0_in__1[23],p_0_in__1[21],p_0_in__1[19],p_0_in__1[17],p_0_in__1[15:13],p_0_in__1[11],p_0_in__1[9],p_0_in__1[7],p_0_in__1[5],p_0_in__1[3],p_0_in__1[1]}),
        .\int_cols_V_reg[31]_1 (ap_condition_pp0_exit_iter0_state3),
        .\int_cols_V_reg[31]_2 (canny_edge_CONTROL_BUS_s_axi_U_n_371),
        .\int_cols_V_reg[3]_0 (canny_edge_CONTROL_BUS_s_axi_U_n_281),
        .\int_cols_V_reg[3]_1 (canny_edge_CONTROL_BUS_s_axi_U_n_282),
        .\int_cols_V_reg[6]_0 ({canny_edge_CONTROL_BUS_s_axi_U_n_117,canny_edge_CONTROL_BUS_s_axi_U_n_118,canny_edge_CONTROL_BUS_s_axi_U_n_119,canny_edge_CONTROL_BUS_s_axi_U_n_120}),
        .\int_cols_V_reg[6]_1 ({canny_edge_CONTROL_BUS_s_axi_U_n_182,canny_edge_CONTROL_BUS_s_axi_U_n_183,canny_edge_CONTROL_BUS_s_axi_U_n_184,canny_edge_CONTROL_BUS_s_axi_U_n_185}),
        .\int_cols_V_reg[7]_0 ({canny_edge_CONTROL_BUS_s_axi_U_n_96,canny_edge_CONTROL_BUS_s_axi_U_n_97,canny_edge_CONTROL_BUS_s_axi_U_n_98,canny_edge_CONTROL_BUS_s_axi_U_n_99}),
        .\int_cols_V_reg[7]_1 (canny_edge_CONTROL_BUS_s_axi_U_n_121),
        .\int_cols_V_reg[7]_2 ({canny_edge_CONTROL_BUS_s_axi_U_n_157,canny_edge_CONTROL_BUS_s_axi_U_n_158,canny_edge_CONTROL_BUS_s_axi_U_n_159,canny_edge_CONTROL_BUS_s_axi_U_n_160}),
        .\int_cols_V_reg[7]_3 ({canny_edge_CONTROL_BUS_s_axi_U_n_161,canny_edge_CONTROL_BUS_s_axi_U_n_162,canny_edge_CONTROL_BUS_s_axi_U_n_163,canny_edge_CONTROL_BUS_s_axi_U_n_164}),
        .\int_cols_V_reg[7]_4 (canny_edge_CONTROL_BUS_s_axi_U_n_186),
        .\int_cols_V_reg[9]_0 ({canny_edge_CONTROL_BUS_s_axi_U_n_88,canny_edge_CONTROL_BUS_s_axi_U_n_89,canny_edge_CONTROL_BUS_s_axi_U_n_90,canny_edge_CONTROL_BUS_s_axi_U_n_91}),
        .\int_cols_V_reg[9]_1 (canny_edge_CONTROL_BUS_s_axi_U_n_100),
        .\int_cols_V_reg[9]_2 ({canny_edge_CONTROL_BUS_s_axi_U_n_153,canny_edge_CONTROL_BUS_s_axi_U_n_154,canny_edge_CONTROL_BUS_s_axi_U_n_155,canny_edge_CONTROL_BUS_s_axi_U_n_156}),
        .\int_cols_V_reg[9]_3 (canny_edge_CONTROL_BUS_s_axi_U_n_165),
        .\int_rows_V_reg[0]_0 (canny_edge_CONTROL_BUS_s_axi_U_n_126),
        .\int_rows_V_reg[0]_1 ({row_assign_10_1_t_fu_792_p2_25,canny_edge_CONTROL_BUS_s_axi_U_n_142}),
        .\int_rows_V_reg[0]_10 (canny_edge_CONTROL_BUS_s_axi_U_n_394),
        .\int_rows_V_reg[0]_2 (canny_edge_CONTROL_BUS_s_axi_U_n_191),
        .\int_rows_V_reg[0]_3 ({row_assign_10_1_t_fu_792_p2,canny_edge_CONTROL_BUS_s_axi_U_n_207}),
        .\int_rows_V_reg[0]_4 (canny_edge_CONTROL_BUS_s_axi_U_n_386),
        .\int_rows_V_reg[0]_5 (canny_edge_CONTROL_BUS_s_axi_U_n_387),
        .\int_rows_V_reg[0]_6 (canny_edge_CONTROL_BUS_s_axi_U_n_390),
        .\int_rows_V_reg[0]_7 (canny_edge_CONTROL_BUS_s_axi_U_n_391),
        .\int_rows_V_reg[0]_8 (canny_edge_CONTROL_BUS_s_axi_U_n_392),
        .\int_rows_V_reg[0]_9 (canny_edge_CONTROL_BUS_s_axi_U_n_393),
        .\int_rows_V_reg[10]_0 (canny_edge_CONTROL_BUS_s_axi_U_n_103),
        .\int_rows_V_reg[10]_1 ({canny_edge_CONTROL_BUS_s_axi_U_n_112,canny_edge_CONTROL_BUS_s_axi_U_n_113}),
        .\int_rows_V_reg[10]_10 (canny_edge_CONTROL_BUS_s_axi_U_n_211),
        .\int_rows_V_reg[10]_11 (canny_edge_CONTROL_BUS_s_axi_U_n_212),
        .\int_rows_V_reg[10]_2 ({canny_edge_CONTROL_BUS_s_axi_U_n_127,canny_edge_CONTROL_BUS_s_axi_U_n_128}),
        .\int_rows_V_reg[10]_3 ({canny_edge_CONTROL_BUS_s_axi_U_n_129,canny_edge_CONTROL_BUS_s_axi_U_n_130}),
        .\int_rows_V_reg[10]_4 (canny_edge_CONTROL_BUS_s_axi_U_n_146),
        .\int_rows_V_reg[10]_5 (canny_edge_CONTROL_BUS_s_axi_U_n_147),
        .\int_rows_V_reg[10]_6 (canny_edge_CONTROL_BUS_s_axi_U_n_168),
        .\int_rows_V_reg[10]_7 ({canny_edge_CONTROL_BUS_s_axi_U_n_177,canny_edge_CONTROL_BUS_s_axi_U_n_178}),
        .\int_rows_V_reg[10]_8 ({canny_edge_CONTROL_BUS_s_axi_U_n_192,canny_edge_CONTROL_BUS_s_axi_U_n_193}),
        .\int_rows_V_reg[10]_9 ({canny_edge_CONTROL_BUS_s_axi_U_n_194,canny_edge_CONTROL_BUS_s_axi_U_n_195}),
        .\int_rows_V_reg[11]_0 (canny_edge_CONTROL_BUS_s_axi_U_n_134),
        .\int_rows_V_reg[11]_1 (canny_edge_CONTROL_BUS_s_axi_U_n_135),
        .\int_rows_V_reg[11]_2 (canny_edge_CONTROL_BUS_s_axi_U_n_136),
        .\int_rows_V_reg[11]_3 (canny_edge_CONTROL_BUS_s_axi_U_n_199),
        .\int_rows_V_reg[11]_4 (canny_edge_CONTROL_BUS_s_axi_U_n_200),
        .\int_rows_V_reg[11]_5 (canny_edge_CONTROL_BUS_s_axi_U_n_201),
        .\int_rows_V_reg[1]_0 (canny_edge_CONTROL_BUS_s_axi_U_n_398),
        .\int_rows_V_reg[2]_0 ({canny_edge_CONTROL_BUS_s_axi_U_n_372,canny_edge_CONTROL_BUS_s_axi_U_n_373}),
        .\int_rows_V_reg[2]_1 (canny_edge_CONTROL_BUS_s_axi_U_n_381),
        .\int_rows_V_reg[2]_2 (canny_edge_CONTROL_BUS_s_axi_U_n_382),
        .\int_rows_V_reg[31]_0 (tmp_7_fu_302_p2),
        .\int_rows_V_reg[31]_1 (tmp_s_fu_329_p2),
        .\int_rows_V_reg[31]_2 (tmp_24_fu_312_p2),
        .\int_rows_V_reg[31]_3 (canny_edge_CONTROL_BUS_s_axi_U_n_339),
        .\int_rows_V_reg[3]_0 (canny_edge_CONTROL_BUS_s_axi_U_n_380),
        .\int_rows_V_reg[4]_0 (canny_edge_CONTROL_BUS_s_axi_U_n_102),
        .\int_rows_V_reg[4]_1 (canny_edge_CONTROL_BUS_s_axi_U_n_167),
        .\int_rows_V_reg[4]_2 (canny_edge_CONTROL_BUS_s_axi_U_n_375),
        .\int_rows_V_reg[4]_3 (canny_edge_CONTROL_BUS_s_axi_U_n_379),
        .\int_rows_V_reg[6]_0 (canny_edge_CONTROL_BUS_s_axi_U_n_378),
        .\int_rows_V_reg[6]_1 (canny_edge_CONTROL_BUS_s_axi_U_n_397),
        .\int_rows_V_reg[7]_0 ({canny_edge_CONTROL_BUS_s_axi_U_n_83,canny_edge_CONTROL_BUS_s_axi_U_n_84,canny_edge_CONTROL_BUS_s_axi_U_n_85}),
        .\int_rows_V_reg[7]_1 ({canny_edge_CONTROL_BUS_s_axi_U_n_104,canny_edge_CONTROL_BUS_s_axi_U_n_105,canny_edge_CONTROL_BUS_s_axi_U_n_106,canny_edge_CONTROL_BUS_s_axi_U_n_107}),
        .\int_rows_V_reg[7]_10 (canny_edge_CONTROL_BUS_s_axi_U_n_374),
        .\int_rows_V_reg[7]_11 (canny_edge_CONTROL_BUS_s_axi_U_n_377),
        .\int_rows_V_reg[7]_12 (canny_edge_CONTROL_BUS_s_axi_U_n_395),
        .\int_rows_V_reg[7]_2 ({canny_edge_CONTROL_BUS_s_axi_U_n_108,canny_edge_CONTROL_BUS_s_axi_U_n_109,canny_edge_CONTROL_BUS_s_axi_U_n_110,canny_edge_CONTROL_BUS_s_axi_U_n_111}),
        .\int_rows_V_reg[7]_3 ({canny_edge_CONTROL_BUS_s_axi_U_n_122,canny_edge_CONTROL_BUS_s_axi_U_n_123,canny_edge_CONTROL_BUS_s_axi_U_n_124,canny_edge_CONTROL_BUS_s_axi_U_n_125}),
        .\int_rows_V_reg[7]_4 ({canny_edge_CONTROL_BUS_s_axi_U_n_143,canny_edge_CONTROL_BUS_s_axi_U_n_144,canny_edge_CONTROL_BUS_s_axi_U_n_145}),
        .\int_rows_V_reg[7]_5 ({canny_edge_CONTROL_BUS_s_axi_U_n_148,canny_edge_CONTROL_BUS_s_axi_U_n_149,canny_edge_CONTROL_BUS_s_axi_U_n_150}),
        .\int_rows_V_reg[7]_6 ({canny_edge_CONTROL_BUS_s_axi_U_n_169,canny_edge_CONTROL_BUS_s_axi_U_n_170,canny_edge_CONTROL_BUS_s_axi_U_n_171,canny_edge_CONTROL_BUS_s_axi_U_n_172}),
        .\int_rows_V_reg[7]_7 ({canny_edge_CONTROL_BUS_s_axi_U_n_173,canny_edge_CONTROL_BUS_s_axi_U_n_174,canny_edge_CONTROL_BUS_s_axi_U_n_175,canny_edge_CONTROL_BUS_s_axi_U_n_176}),
        .\int_rows_V_reg[7]_8 ({canny_edge_CONTROL_BUS_s_axi_U_n_187,canny_edge_CONTROL_BUS_s_axi_U_n_188,canny_edge_CONTROL_BUS_s_axi_U_n_189,canny_edge_CONTROL_BUS_s_axi_U_n_190}),
        .\int_rows_V_reg[7]_9 ({canny_edge_CONTROL_BUS_s_axi_U_n_208,canny_edge_CONTROL_BUS_s_axi_U_n_209,canny_edge_CONTROL_BUS_s_axi_U_n_210}),
        .\int_rows_V_reg[8]_0 (canny_edge_CONTROL_BUS_s_axi_U_n_396),
        .\int_rows_V_reg[9]_0 (canny_edge_CONTROL_BUS_s_axi_U_n_376),
        .\int_threshold1_reg[30]_0 (tmp_37_fu_499_p2),
        .\int_threshold2_reg[15]_0 (threshold2),
        .\int_threshold2_reg[15]_1 (canny_edge_CONTROL_BUS_s_axi_U_n_301),
        .\int_threshold2_reg[31]_0 (slt4_fu_591_p2),
        .\int_threshold2_reg[31]_1 (slt6_fu_601_p2),
        .\int_threshold2_reg[31]_2 (slt7_fu_606_p2),
        .\int_threshold2_reg[31]_3 (slt8_fu_611_p2),
        .\int_threshold2_reg[31]_4 (slt5_fu_596_p2),
        .interrupt(interrupt),
        .j_V_reg_897_reg(j_V_reg_897_reg),
        .mOutPtr110_out(mOutPtr110_out_24),
        .\mOutPtr_reg[3] (Loop_2_proc_U0_n_12),
        .\mOutPtr_reg[3]_0 (Block_Mat_exit29635_U0_n_1),
        .\p_p2_i_i_reg_1574_reg[10] ({canny_edge_CONTROL_BUS_s_axi_U_n_131,canny_edge_CONTROL_BUS_s_axi_U_n_132}),
        .\p_p2_i_i_reg_1574_reg[10]_0 ({canny_edge_CONTROL_BUS_s_axi_U_n_196,canny_edge_CONTROL_BUS_s_axi_U_n_197}),
        .r_V_2_fu_281_p2(r_V_2_fu_281_p2),
        .r_V_4_fu_291_p2(r_V_4_fu_291_p2),
        .\row_assign_10_1_t_reg_1543_reg[1] (tmp_77_reg_1523_7),
        .\row_assign_10_1_t_reg_1543_reg[1]_0 (tmp_77_reg_1523),
        .row_assign_10_2_t_fu_796_p2(row_assign_10_2_t_fu_796_p2_28),
        .row_assign_10_2_t_fu_796_p2_0(row_assign_10_2_t_fu_796_p2),
        .rows_V(rows_V),
        .s_axi_CONTROL_BUS_ARADDR(s_axi_CONTROL_BUS_ARADDR),
        .s_axi_CONTROL_BUS_ARVALID(s_axi_CONTROL_BUS_ARVALID),
        .s_axi_CONTROL_BUS_AWADDR(s_axi_CONTROL_BUS_AWADDR),
        .s_axi_CONTROL_BUS_AWVALID(s_axi_CONTROL_BUS_AWVALID),
        .s_axi_CONTROL_BUS_BREADY(s_axi_CONTROL_BUS_BREADY),
        .s_axi_CONTROL_BUS_BVALID(s_axi_CONTROL_BUS_BVALID),
        .s_axi_CONTROL_BUS_RDATA(s_axi_CONTROL_BUS_RDATA),
        .s_axi_CONTROL_BUS_RREADY(s_axi_CONTROL_BUS_RREADY),
        .s_axi_CONTROL_BUS_RVALID(s_axi_CONTROL_BUS_RVALID),
        .s_axi_CONTROL_BUS_WDATA(s_axi_CONTROL_BUS_WDATA),
        .s_axi_CONTROL_BUS_WSTRB(s_axi_CONTROL_BUS_WSTRB),
        .s_axi_CONTROL_BUS_WVALID(s_axi_CONTROL_BUS_WVALID),
        .\slt4_reg_944_reg[0] (hysteresis_U0_n_172),
        .\slt5_reg_949_reg[0]_i_2_0 ({hysteresis_U0_n_164,hysteresis_U0_n_165,hysteresis_U0_n_166,hysteresis_U0_n_167}),
        .\slt5_reg_949_reg[0]_i_7_0 (win_val_1_1_2_fu_150),
        .\slt5_reg_949_reg[0]_i_7_1 ({hysteresis_U0_n_105,hysteresis_U0_n_106,hysteresis_U0_n_107,hysteresis_U0_n_108}),
        .\slt6_reg_954_reg[0] (hysteresis_U0_n_173),
        .\slt7_reg_959_reg[0]_i_7_0 (win_val_2_1_fu_154),
        .\slt8_reg_964_reg[0]_i_2_0 ({hysteresis_U0_n_168,hysteresis_U0_n_169,hysteresis_U0_n_170,hysteresis_U0_n_171}),
        .\slt8_reg_964_reg[0]_i_7_0 (win_val_2_1_2_fu_158),
        .\slt8_reg_964_reg[0]_i_7_1 ({hysteresis_U0_n_125,hysteresis_U0_n_126,hysteresis_U0_n_127,hysteresis_U0_n_128}),
        .t_V_3_reg_176_reg(t_V_3_reg_176_reg),
        .\t_V_4_reg_167_reg[9] (canny_edge_CONTROL_BUS_s_axi_U_n_82),
        .\t_V_reg_309_reg[9] ({canny_edge_CONTROL_BUS_s_axi_U_n_86,canny_edge_CONTROL_BUS_s_axi_U_n_87}),
        .\t_V_reg_309_reg[9]_0 ({canny_edge_CONTROL_BUS_s_axi_U_n_151,canny_edge_CONTROL_BUS_s_axi_U_n_152}),
        .tmp27_fu_634_p2(tmp27_fu_634_p2),
        .\tmp27_reg_969_reg[0]_i_16_0 ({hysteresis_U0_n_161,hysteresis_U0_n_162,hysteresis_U0_n_163}),
        .\tmp27_reg_969_reg[0]_i_26_0 (win_val_0_1_fu_138),
        .\tmp27_reg_969_reg[0]_i_36_0 (win_val_0_1_2_fu_142),
        .\tmp27_reg_969_reg[0]_i_36_1 ({hysteresis_U0_n_73,hysteresis_U0_n_74,hysteresis_U0_n_75,hysteresis_U0_n_76}),
        .\tmp27_reg_969_reg[0]_i_3_0 (hysteresis_U0_n_174),
        .tmp_103_fu_586_p3(\grp_Filter2D_fu_96/tmp_103_fu_586_p3_18 ),
        .tmp_103_fu_586_p3_5(\grp_Filter2D_fu_96/tmp_103_fu_586_p3 ),
        .tmp_105_fu_628_p3(\grp_Filter2D_fu_96/tmp_105_fu_628_p3_14 ),
        .tmp_105_fu_628_p3_4(\grp_Filter2D_fu_96/tmp_105_fu_628_p3 ),
        .tmp_108_fu_665_p3(\grp_Filter2D_fu_96/tmp_108_fu_665_p3_17 ),
        .tmp_108_fu_665_p3_3(\grp_Filter2D_fu_96/tmp_108_fu_665_p3 ),
        .tmp_116_reg_1518(tmp_116_reg_1518_19),
        .tmp_116_reg_1518_7(tmp_116_reg_1518),
        .\tmp_116_reg_1518_reg[1] (tmp_80_fu_769_p3_20),
        .\tmp_116_reg_1518_reg[1]_0 (tmp_80_fu_769_p3),
        .tmp_117_fu_787_p2(tmp_117_fu_787_p2_27),
        .tmp_117_fu_787_p2_1(tmp_117_fu_787_p2),
        .\tmp_11_reg_877_reg[0] ({nonmax_suppression_U0_n_58,nonmax_suppression_U0_n_59,nonmax_suppression_U0_n_60,nonmax_suppression_U0_n_61}),
        .\tmp_11_reg_877_reg[0]_i_13_0 ({nonmax_suppression_U0_n_70,nonmax_suppression_U0_n_71,nonmax_suppression_U0_n_72,nonmax_suppression_U0_n_73}),
        .\tmp_11_reg_877_reg[0]_i_23_0 ({nonmax_suppression_U0_n_49,nonmax_suppression_U0_n_50,nonmax_suppression_U0_n_51,nonmax_suppression_U0_n_52}),
        .\tmp_11_reg_877_reg[0]_i_2_0 ({nonmax_suppression_U0_n_62,nonmax_suppression_U0_n_63,nonmax_suppression_U0_n_64,nonmax_suppression_U0_n_65}),
        .\tmp_11_reg_877_reg[0]_i_33_0 ({nonmax_suppression_U0_n_74,nonmax_suppression_U0_n_75,nonmax_suppression_U0_n_76,nonmax_suppression_U0_n_77}),
        .\tmp_11_reg_877_reg[0]_i_43_0 ({nonmax_suppression_U0_n_78,nonmax_suppression_U0_n_79,nonmax_suppression_U0_n_80,nonmax_suppression_U0_n_81}),
        .\tmp_11_reg_877_reg[0]_i_4_0 ({nonmax_suppression_U0_n_66,nonmax_suppression_U0_n_67,nonmax_suppression_U0_n_68,nonmax_suppression_U0_n_69}),
        .\tmp_11_reg_877_reg[0]_i_53_0 ({nonmax_suppression_U0_n_82,nonmax_suppression_U0_n_83,nonmax_suppression_U0_n_84,nonmax_suppression_U0_n_85}),
        .tmp_121_reg_1568(\grp_Filter2D_fu_96/tmp_121_reg_1568_22 ),
        .tmp_121_reg_1568_2(\grp_Filter2D_fu_96/tmp_121_reg_1568 ),
        .\tmp_147_i_i3_reg_381_reg[0] ({ap_phi_mux_r1_i_i_phi_fu_154_p4[10:7],ap_phi_mux_r1_i_i_phi_fu_154_p4[2:0]}),
        .\tmp_147_i_i_mid1_reg_376_reg[0] (r2_fu_221_p2),
        .\tmp_147_i_i_mid1_reg_376_reg[0]_0 (Loop_2_proc_U0_n_10),
        .tmp_216_1_fu_641_p2_carry(Sobel_U0_n_9),
        .tmp_216_1_fu_641_p2_carry_0(Sobel_1_U0_n_9),
        .tmp_216_1_fu_641_p2_carry__0({Sobel_U0_n_68,Sobel_U0_n_69,Sobel_U0_n_70,Sobel_U0_n_71,Sobel_U0_n_72,Sobel_U0_n_73,Sobel_U0_n_74,Sobel_U0_n_75,Sobel_U0_n_76}),
        .tmp_216_1_fu_641_p2_carry__0_0({Sobel_1_U0_n_68,Sobel_1_U0_n_69,Sobel_1_U0_n_70,Sobel_1_U0_n_71,Sobel_1_U0_n_72,Sobel_1_U0_n_73,Sobel_1_U0_n_74,Sobel_1_U0_n_75,Sobel_1_U0_n_76}),
        .tmp_216_2_fu_678_p2_carry__0({Sobel_U0_n_58,Sobel_U0_n_59,Sobel_U0_n_60,Sobel_U0_n_61,Sobel_U0_n_62,Sobel_U0_n_63,Sobel_U0_n_64,Sobel_U0_n_65,Sobel_U0_n_66,Sobel_U0_n_67}),
        .tmp_216_2_fu_678_p2_carry__0_0({Sobel_1_U0_n_58,Sobel_1_U0_n_59,Sobel_1_U0_n_60,Sobel_1_U0_n_61,Sobel_1_U0_n_62,Sobel_1_U0_n_63,Sobel_1_U0_n_64,Sobel_1_U0_n_65,Sobel_1_U0_n_66,Sobel_1_U0_n_67}),
        .\tmp_24_reg_873_reg[0] ({hysteresis_U0_n_53,hysteresis_U0_n_54,hysteresis_U0_n_55,hysteresis_U0_n_56}),
        .\tmp_24_reg_873_reg[0]_i_12_0 ({hysteresis_U0_n_41,hysteresis_U0_n_42,hysteresis_U0_n_43,hysteresis_U0_n_44}),
        .\tmp_24_reg_873_reg[0]_i_2_0 ({sel0__0,hysteresis_U0_n_38}),
        .\tmp_24_reg_873_reg[0]_i_2_1 ({hysteresis_U0_n_49,hysteresis_U0_n_50,hysteresis_U0_n_51,hysteresis_U0_n_52}),
        .\tmp_24_reg_873_reg[0]_i_3_0 ({hysteresis_U0_n_45,hysteresis_U0_n_46,hysteresis_U0_n_47,hysteresis_U0_n_48}),
        .\tmp_30_reg_902[0]_i_63 (hysteresis_U0_n_39),
        .\tmp_37_reg_939_reg[0]_i_11_0 (win_val_1_1_fu_146),
        .tmp_4_fu_275_p2(tmp_4_fu_275_p2),
        .\tmp_61_reg_1457_reg[0] ({t_V_reg_309[10:9],t_V_reg_309[7:0]}),
        .tmp_65_fu_880_p2_carry__0({Sobel_U0_n_26,Sobel_U0_n_27,Sobel_U0_n_28,Sobel_U0_n_29,Sobel_U0_n_30,Sobel_U0_n_31,Sobel_U0_n_32,Sobel_U0_n_33,Sobel_U0_n_34,Sobel_U0_n_35}),
        .tmp_65_fu_880_p2_carry__0_0({Sobel_1_U0_n_26,Sobel_1_U0_n_27,Sobel_1_U0_n_28,Sobel_1_U0_n_29,Sobel_1_U0_n_30,Sobel_1_U0_n_31,Sobel_1_U0_n_32,Sobel_1_U0_n_33,Sobel_1_U0_n_34,Sobel_1_U0_n_35}),
        .tmp_67_fu_893_p2_carry(Sobel_U0_n_8),
        .tmp_67_fu_893_p2_carry_0(Sobel_U0_n_23),
        .tmp_67_fu_893_p2_carry_1(Sobel_U0_n_36),
        .tmp_67_fu_893_p2_carry_10(Sobel_1_U0_n_37),
        .tmp_67_fu_893_p2_carry_11(Sobel_1_U0_n_38),
        .tmp_67_fu_893_p2_carry_12(Sobel_1_U0_n_39),
        .tmp_67_fu_893_p2_carry_13(Sobel_1_U0_n_40),
        .tmp_67_fu_893_p2_carry_14(Sobel_1_U0_n_41),
        .tmp_67_fu_893_p2_carry_2(Sobel_U0_n_37),
        .tmp_67_fu_893_p2_carry_3(Sobel_U0_n_38),
        .tmp_67_fu_893_p2_carry_4(Sobel_U0_n_39),
        .tmp_67_fu_893_p2_carry_5(Sobel_U0_n_40),
        .tmp_67_fu_893_p2_carry_6(Sobel_U0_n_41),
        .tmp_67_fu_893_p2_carry_7(Sobel_1_U0_n_8),
        .tmp_67_fu_893_p2_carry_8(Sobel_1_U0_n_23),
        .tmp_67_fu_893_p2_carry_9(Sobel_1_U0_n_36),
        .tmp_67_fu_893_p2_carry__0(Sobel_U0_n_42),
        .tmp_67_fu_893_p2_carry__0_0(Sobel_U0_n_43),
        .tmp_67_fu_893_p2_carry__0_1(Sobel_U0_n_44),
        .tmp_67_fu_893_p2_carry__0_2(Sobel_1_U0_n_42),
        .tmp_67_fu_893_p2_carry__0_3(Sobel_1_U0_n_43),
        .tmp_67_fu_893_p2_carry__0_4(Sobel_1_U0_n_44),
        .tmp_70_fu_599_p2_carry(p_assign_7_1_reg_1495_13),
        .tmp_70_fu_599_p2_carry_0(p_assign_7_1_reg_1495),
        .tmp_70_fu_599_p2_carry__0({Sobel_U0_n_77,Sobel_U0_n_78,Sobel_U0_n_79,Sobel_U0_n_80,Sobel_U0_n_81,Sobel_U0_n_82,Sobel_U0_n_83,Sobel_U0_n_84,Sobel_U0_n_85}),
        .tmp_70_fu_599_p2_carry__0_0({Sobel_1_U0_n_77,Sobel_1_U0_n_78,Sobel_1_U0_n_79,Sobel_1_U0_n_80,Sobel_1_U0_n_81,Sobel_1_U0_n_82,Sobel_1_U0_n_83,Sobel_1_U0_n_84,Sobel_1_U0_n_85}),
        .\tmp_77_reg_1523_reg[1] (tmp_77_fu_745_p3_16),
        .\tmp_77_reg_1523_reg[1]_0 (tmp_77_fu_745_p3),
        .\tmp_7_reg_826_reg[0] ({nonmax_suppression_U0_n_45,nonmax_suppression_U0_n_46,nonmax_suppression_U0_n_47,nonmax_suppression_U0_n_48}),
        .\tmp_7_reg_826_reg[0]_i_12_0 ({nonmax_suppression_U0_n_33,nonmax_suppression_U0_n_34,nonmax_suppression_U0_n_35,nonmax_suppression_U0_n_36}),
        .\tmp_7_reg_826_reg[0]_i_2_0 ({sel0__0_37,nonmax_suppression_U0_n_32}),
        .\tmp_7_reg_826_reg[0]_i_2_1 ({nonmax_suppression_U0_n_41,nonmax_suppression_U0_n_42,nonmax_suppression_U0_n_43,nonmax_suppression_U0_n_44}),
        .\tmp_7_reg_826_reg[0]_i_3_0 ({nonmax_suppression_U0_n_37,nonmax_suppression_U0_n_38,nonmax_suppression_U0_n_39,nonmax_suppression_U0_n_40}),
        .tmp_80_reg_1528(tmp_80_reg_1528_21),
        .tmp_80_reg_1528_6(tmp_80_reg_1528),
        .tmp_s_fu_285_p2(tmp_s_fu_285_p2),
        .\tmp_s_reg_841_reg[0] ({nonmax_suppression_U0_n_113,nonmax_suppression_U0_n_114,nonmax_suppression_U0_n_115,nonmax_suppression_U0_n_116}),
        .\tmp_s_reg_841_reg[0]_i_14_0 ({nonmax_suppression_U0_n_101,nonmax_suppression_U0_n_102,nonmax_suppression_U0_n_103,nonmax_suppression_U0_n_104}),
        .\tmp_s_reg_841_reg[0]_i_24_0 ({nonmax_suppression_U0_n_97,nonmax_suppression_U0_n_98,nonmax_suppression_U0_n_99,nonmax_suppression_U0_n_100}),
        .\tmp_s_reg_841_reg[0]_i_34_0 ({nonmax_suppression_U0_n_93,nonmax_suppression_U0_n_94,nonmax_suppression_U0_n_95,nonmax_suppression_U0_n_96}),
        .\tmp_s_reg_841_reg[0]_i_3_0 ({nonmax_suppression_U0_n_109,nonmax_suppression_U0_n_110,nonmax_suppression_U0_n_111,nonmax_suppression_U0_n_112}),
        .\tmp_s_reg_841_reg[0]_i_44_0 ({nonmax_suppression_U0_n_89,nonmax_suppression_U0_n_90,nonmax_suppression_U0_n_91,nonmax_suppression_U0_n_92}),
        .\tmp_s_reg_841_reg[0]_i_54_0 ({nonmax_suppression_U0_n_86,nonmax_suppression_U0_n_87,nonmax_suppression_U0_n_88}),
        .\tmp_s_reg_841_reg[0]_i_5_0 ({nonmax_suppression_U0_n_105,nonmax_suppression_U0_n_106,nonmax_suppression_U0_n_107,nonmax_suppression_U0_n_108}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A canny_edges_data_str_U
       (.D(canny_edges_data_str_dout),
        .\SRL_SIG_reg[0][7] (hysteresis_U0_n_178),
        .\SRL_SIG_reg[0]_0 (\SRL_SIG_reg[0]_0 ),
        .\SRL_SIG_reg[1][0] (hysteresis_U0_n_5),
        .\SRL_SIG_reg[1][0]_0 (hysteresis_U0_n_4),
        .ap_clk(ap_clk),
        .ap_reg_pp0_iter2_or_cond7_reg_930(ap_reg_pp0_iter2_or_cond7_reg_930),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .canny_edges_data_str_empty_n(canny_edges_data_str_empty_n),
        .canny_edges_data_str_full_n(canny_edges_data_str_full_n),
        .mOutPtr0(mOutPtr0),
        .mOutPtr110_out(mOutPtr110_out_34),
        .\mOutPtr_reg[0]_0 (canny_edges_data_str_U_n_0),
        .\mOutPtr_reg[0]_1 (hysteresis_U0_n_175));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w9_d7_A col_packets_cast_loc_U
       (.Duplicate_U0_ap_start(Duplicate_U0_ap_start),
        .E(Loop_2_proc_U0_col_packets_cast_loc_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .col_packets_cast_loc_empty_n(col_packets_cast_loc_empty_n),
        .col_packets_cast_loc_full_n(col_packets_cast_loc_full_n),
        .cols_V(cols_V[10:2]),
        .internal_empty_n_reg_0(ap_NS_fsm),
        .internal_empty_n_reg_1(Loop_2_proc_U0_n_12),
        .internal_full_n_reg_0(Block_Mat_exit29635_U0_n_1),
        .mOutPtr110_out(mOutPtr110_out_24),
        .\mOutPtr_reg[3]_0 (Block_Mat_exit29635_U0_n_0),
        .out(col_packets_cast_loc_dout),
        .shiftReg_ce(shiftReg_ce_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d1_A grad_gd_data_stream_s_U
       (.D(grad_gd_data_stream_s_dout),
        .E(shiftReg_ce_30),
        .\SRL_SIG_reg[0][15] (gradient_decompositi_U0_gd_data_stream_V_din),
        .ap_clk(ap_clk),
        .ap_reg_pp0_iter4_exitcond_reg_631(ap_reg_pp0_iter4_exitcond_reg_631),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grad_gd_data_stream_s_empty_n(grad_gd_data_stream_s_empty_n),
        .grad_gd_data_stream_s_full_n(grad_gd_data_stream_s_full_n),
        .internal_full_n_reg_0(grad_gd_data_stream_s_U_n_2),
        .internal_full_n_reg_1(gradient_decompositi_U0_n_89),
        .mOutPtr110_out(mOutPtr110_out_29),
        .\mOutPtr_reg[0]_0 (gradient_decompositi_U0_n_88),
        .nonmax_suppression_U0_gd_data_stream_V_read(nonmax_suppression_U0_gd_data_stream_V_read));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gradient_decompositi gradient_decompositi_U0
       (.CO(exitcond8_fu_187_p2),
        .D({sobel_gy_data_stream_dout[13],sobel_gy_data_stream_dout[10:0]}),
        .Duplicate_U0_ap_start(Duplicate_U0_ap_start),
        .E(shiftReg_ce_30),
        .Q({ap_CS_fsm_state2_33,gradient_decompositi_U0_n_50}),
        .\ap_CS_fsm_reg[2]_0 (canny_edge_CONTROL_BUS_s_axi_U_n_213),
        .\ap_CS_fsm_reg[3]_0 (grad_gd_data_stream_s_U_n_2),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg_0(ap_condition_pp0_exit_iter0_state3),
        .\ap_reg_pp0_iter4_abs_g_reg_732_reg[13]_0 (gradient_decompositi_U0_gd_data_stream_V_din),
        .ap_reg_pp0_iter4_exitcond_reg_631(ap_reg_pp0_iter4_exitcond_reg_631),
        .\ap_reg_pp0_iter4_exitcond_reg_631_reg[0]_0 (gradient_decompositi_U0_n_88),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grad_gd_data_stream_s_empty_n(grad_gd_data_stream_s_empty_n),
        .grad_gd_data_stream_s_full_n(grad_gd_data_stream_s_full_n),
        .gradient_decompositi_U0_gx_data_stream_V_read(gradient_decompositi_U0_gx_data_stream_V_read),
        .internal_empty_n_reg(gradient_decompositi_U0_n_89),
        .internal_full_n_reg(Sobel_U0_n_88),
        .internal_full_n_reg_0(Sobel_1_U0_n_88),
        .mOutPtr110_out(mOutPtr110_out_32),
        .mOutPtr110_out_0(mOutPtr110_out_31),
        .mOutPtr110_out_1(mOutPtr110_out_29),
        .nonmax_suppression_U0_gd_data_stream_V_read(nonmax_suppression_U0_gd_data_stream_V_read),
        .sobel_gx_data_stream_empty_n(sobel_gx_data_stream_empty_n),
        .sobel_gy_data_stream_empty_n(sobel_gy_data_stream_empty_n),
        .t_V_3_reg_176_reg(t_V_3_reg_176_reg),
        .\t_V_reg_165_reg[31]_0 ({gradient_decompositi_U0_n_52,gradient_decompositi_U0_n_53,gradient_decompositi_U0_n_54,gradient_decompositi_U0_n_55,gradient_decompositi_U0_n_56,gradient_decompositi_U0_n_57,gradient_decompositi_U0_n_58,gradient_decompositi_U0_n_59,gradient_decompositi_U0_n_60,gradient_decompositi_U0_n_61,gradient_decompositi_U0_n_62,gradient_decompositi_U0_n_63,gradient_decompositi_U0_n_64,gradient_decompositi_U0_n_65,gradient_decompositi_U0_n_66,gradient_decompositi_U0_n_67,gradient_decompositi_U0_n_68,gradient_decompositi_U0_n_69,gradient_decompositi_U0_n_70,gradient_decompositi_U0_n_71,gradient_decompositi_U0_n_72,gradient_decompositi_U0_n_73,gradient_decompositi_U0_n_74,gradient_decompositi_U0_n_75,gradient_decompositi_U0_n_76,gradient_decompositi_U0_n_77,gradient_decompositi_U0_n_78,gradient_decompositi_U0_n_79,gradient_decompositi_U0_n_80,gradient_decompositi_U0_n_81,gradient_decompositi_U0_n_82,gradient_decompositi_U0_n_83}),
        .\tmp_70_reg_640_reg[13]_0 ({sobel_gx_data_stream_dout[13],sobel_gx_data_stream_dout[10:0]}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hysteresis hysteresis_U0
       (.D(suppressed_data_stre_dout),
        .Duplicate_U0_ap_start(Duplicate_U0_ap_start),
        .Loop_2_proc_U0_canny_edges_data_stream_0_V_read(Loop_2_proc_U0_canny_edges_data_stream_0_V_read),
        .Q({sel0__0,hysteresis_U0_n_38}),
        .\SRL_SIG_reg[0]_0 (\SRL_SIG_reg[0]_0 ),
        .\ap_CS_fsm_reg[0]_0 (hysteresis_U0_n_40),
        .\ap_CS_fsm_reg[2]_0 (suppressed_data_stre_U_n_2),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter3_reg_0(hysteresis_U0_n_4),
        .ap_reg_pp0_iter1_or_cond6_reg_924(ap_reg_pp0_iter1_or_cond6_reg_924),
        .\ap_reg_pp0_iter1_tmp_30_reg_902_reg[0]_0 (hysteresis_U0_n_174),
        .ap_reg_pp0_iter2_or_cond7_reg_930(ap_reg_pp0_iter2_or_cond7_reg_930),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .canny_edges_data_str_empty_n(canny_edges_data_str_empty_n),
        .canny_edges_data_str_full_n(canny_edges_data_str_full_n),
        .cols_V(cols_V),
        .hysteresis_U0_src_data_stream_V_read(hysteresis_U0_src_data_stream_V_read),
        .\int_threshold2_reg[15] (hysteresis_U0_n_172),
        .\int_threshold2_reg[15]_0 (hysteresis_U0_n_173),
        .\j_V_reg_897_reg[3]_0 (j_V_reg_897_reg),
        .mOutPtr0(mOutPtr0),
        .mOutPtr110_out(mOutPtr110_out_34),
        .\mOutPtr_reg[0] (hysteresis_U0_n_175),
        .\mOutPtr_reg[0]_0 (canny_edges_data_str_U_n_0),
        .\or_cond6_reg_924_reg[0]_0 (canny_edge_CONTROL_BUS_s_axi_U_n_371),
        .or_cond_reg_909(or_cond_reg_909),
        .\or_cond_reg_909_reg[0]_0 (hysteresis_U0_n_5),
        .r_V_4_fu_291_p2(r_V_4_fu_291_p2),
        .rows_V(rows_V),
        .\slt4_reg_944[0]_i_17 (threshold2),
        .\slt4_reg_944_reg[0]_0 (slt4_fu_591_p2),
        .\slt5_reg_949_reg[0]_0 (slt5_fu_596_p2),
        .\slt6_reg_954_reg[0]_0 (slt6_fu_601_p2),
        .\slt7_reg_959_reg[0]_0 (slt7_fu_606_p2),
        .\slt8_reg_964_reg[0]_0 (slt8_fu_611_p2),
        .suppressed_data_stre_empty_n(suppressed_data_stre_empty_n),
        .\t_V_2_reg_253_reg[3]_0 (hysteresis_U0_n_39),
        .\t_V_reg_242_reg[15]_0 ({hysteresis_U0_n_45,hysteresis_U0_n_46,hysteresis_U0_n_47,hysteresis_U0_n_48}),
        .\t_V_reg_242_reg[23]_0 ({hysteresis_U0_n_49,hysteresis_U0_n_50,hysteresis_U0_n_51,hysteresis_U0_n_52}),
        .\t_V_reg_242_reg[31]_0 ({hysteresis_U0_n_53,hysteresis_U0_n_54,hysteresis_U0_n_55,hysteresis_U0_n_56}),
        .\t_V_reg_242_reg[7]_0 ({hysteresis_U0_n_41,hysteresis_U0_n_42,hysteresis_U0_n_43,hysteresis_U0_n_44}),
        .tmp27_fu_634_p2(tmp27_fu_634_p2),
        .\tmp27_reg_969_reg[0]_i_11 (canny_edge_CONTROL_BUS_s_axi_U_n_301),
        .\tmp_24_reg_873_reg[0]_0 (tmp_24_fu_312_p2),
        .\tmp_27_reg_888_reg[0]_0 (canny_edge_CONTROL_BUS_s_axi_U_n_339),
        .\tmp_27_reg_888_reg[0]_i_54_0 (canny_edge_CONTROL_BUS_s_axi_U_n_394),
        .\tmp_30_reg_902_reg[0]_i_32_0 (canny_edge_CONTROL_BUS_s_axi_U_n_282),
        .\tmp_30_reg_902_reg[0]_i_32_1 (canny_edge_CONTROL_BUS_s_axi_U_n_281),
        .\tmp_37_reg_939_reg[0]_0 (hysteresis_U0_n_178),
        .\tmp_37_reg_939_reg[0]_1 (tmp_37_fu_499_p2),
        .tmp_s_fu_285_p2(tmp_s_fu_285_p2),
        .\win_val_0_1_2_fu_142_reg[13]_0 (win_val_0_1_2_fu_142),
        .\win_val_0_1_2_fu_142_reg[13]_1 ({hysteresis_U0_n_161,hysteresis_U0_n_162,hysteresis_U0_n_163}),
        .\win_val_0_1_2_fu_142_reg[7]_0 ({hysteresis_U0_n_73,hysteresis_U0_n_74,hysteresis_U0_n_75,hysteresis_U0_n_76}),
        .\win_val_0_1_fu_138_reg[13]_0 (win_val_0_1_fu_138),
        .\win_val_1_1_2_fu_150_reg[15]_0 (win_val_1_1_2_fu_150),
        .\win_val_1_1_2_fu_150_reg[15]_1 ({hysteresis_U0_n_164,hysteresis_U0_n_165,hysteresis_U0_n_166,hysteresis_U0_n_167}),
        .\win_val_1_1_2_fu_150_reg[7]_0 ({hysteresis_U0_n_105,hysteresis_U0_n_106,hysteresis_U0_n_107,hysteresis_U0_n_108}),
        .\win_val_1_1_fu_146_reg[15]_0 (win_val_1_1_fu_146),
        .\win_val_2_1_2_fu_158_reg[15]_0 (win_val_2_1_2_fu_158),
        .\win_val_2_1_2_fu_158_reg[15]_1 ({hysteresis_U0_n_168,hysteresis_U0_n_169,hysteresis_U0_n_170,hysteresis_U0_n_171}),
        .\win_val_2_1_2_fu_158_reg[7]_0 ({hysteresis_U0_n_125,hysteresis_U0_n_126,hysteresis_U0_n_127,hysteresis_U0_n_128}),
        .\win_val_2_1_fu_154_reg[15]_0 (win_val_2_1_fu_154));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_nonmax_suppression nonmax_suppression_U0
       (.D(grad_gd_data_stream_s_dout),
        .Duplicate_U0_ap_start(Duplicate_U0_ap_start),
        .E(nonmax_suppression_U0_gd_data_stream_V_read),
        .O(tmp_11_fu_365_p2),
        .Q({sel0__0_37,nonmax_suppression_U0_n_32}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg_0(nonmax_suppression_U0_n_55),
        .ap_idle(ap_idle),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cols_V(cols_V),
        .grad_gd_data_stream_s_empty_n(grad_gd_data_stream_s_empty_n),
        .hysteresis_U0_src_data_stream_V_read(hysteresis_U0_src_data_stream_V_read),
        .int_ap_idle_reg(hysteresis_U0_n_40),
        .int_ap_idle_reg_0(Loop_2_proc_U0_n_16),
        .int_ap_idle_reg_1(Sobel_U0_n_46),
        .int_ap_idle_reg_2(Duplicate_U0_n_0),
        .int_ap_idle_reg_3(Block_Mat_exit29635_U0_n_4),
        .internal_empty_n_reg(nonmax_suppression_U0_n_57),
        .internal_full_n_reg(shiftReg_ce_36),
        .mOutPtr110_out(mOutPtr110_out_35),
        .packets_cast_loc_cha_empty_n(packets_cast_loc_cha_empty_n),
        .r_V_2_fu_281_p2(r_V_2_fu_281_p2),
        .rows_V(rows_V),
        .suppressed_data_stre_empty_n(suppressed_data_stre_empty_n),
        .suppressed_data_stre_full_n(suppressed_data_stre_full_n),
        .\t_V_1_reg_243_reg[11]_0 ({nonmax_suppression_U0_n_74,nonmax_suppression_U0_n_75,nonmax_suppression_U0_n_76,nonmax_suppression_U0_n_77}),
        .\t_V_1_reg_243_reg[15]_0 ({nonmax_suppression_U0_n_49,nonmax_suppression_U0_n_50,nonmax_suppression_U0_n_51,nonmax_suppression_U0_n_52}),
        .\t_V_1_reg_243_reg[19]_0 ({nonmax_suppression_U0_n_70,nonmax_suppression_U0_n_71,nonmax_suppression_U0_n_72,nonmax_suppression_U0_n_73}),
        .\t_V_1_reg_243_reg[23]_0 ({nonmax_suppression_U0_n_66,nonmax_suppression_U0_n_67,nonmax_suppression_U0_n_68,nonmax_suppression_U0_n_69}),
        .\t_V_1_reg_243_reg[27]_0 ({nonmax_suppression_U0_n_62,nonmax_suppression_U0_n_63,nonmax_suppression_U0_n_64,nonmax_suppression_U0_n_65}),
        .\t_V_1_reg_243_reg[31]_0 ({nonmax_suppression_U0_n_58,nonmax_suppression_U0_n_59,nonmax_suppression_U0_n_60,nonmax_suppression_U0_n_61}),
        .\t_V_1_reg_243_reg[3]_0 ({nonmax_suppression_U0_n_82,nonmax_suppression_U0_n_83,nonmax_suppression_U0_n_84,nonmax_suppression_U0_n_85}),
        .\t_V_1_reg_243_reg[7]_0 ({nonmax_suppression_U0_n_78,nonmax_suppression_U0_n_79,nonmax_suppression_U0_n_80,nonmax_suppression_U0_n_81}),
        .\t_V_reg_232_reg[11]_0 ({nonmax_suppression_U0_n_93,nonmax_suppression_U0_n_94,nonmax_suppression_U0_n_95,nonmax_suppression_U0_n_96}),
        .\t_V_reg_232_reg[15]_0 ({nonmax_suppression_U0_n_37,nonmax_suppression_U0_n_38,nonmax_suppression_U0_n_39,nonmax_suppression_U0_n_40}),
        .\t_V_reg_232_reg[15]_1 ({nonmax_suppression_U0_n_97,nonmax_suppression_U0_n_98,nonmax_suppression_U0_n_99,nonmax_suppression_U0_n_100}),
        .\t_V_reg_232_reg[19]_0 ({nonmax_suppression_U0_n_101,nonmax_suppression_U0_n_102,nonmax_suppression_U0_n_103,nonmax_suppression_U0_n_104}),
        .\t_V_reg_232_reg[23]_0 ({nonmax_suppression_U0_n_41,nonmax_suppression_U0_n_42,nonmax_suppression_U0_n_43,nonmax_suppression_U0_n_44}),
        .\t_V_reg_232_reg[23]_1 ({nonmax_suppression_U0_n_105,nonmax_suppression_U0_n_106,nonmax_suppression_U0_n_107,nonmax_suppression_U0_n_108}),
        .\t_V_reg_232_reg[27]_0 ({nonmax_suppression_U0_n_109,nonmax_suppression_U0_n_110,nonmax_suppression_U0_n_111,nonmax_suppression_U0_n_112}),
        .\t_V_reg_232_reg[31]_0 ({nonmax_suppression_U0_n_45,nonmax_suppression_U0_n_46,nonmax_suppression_U0_n_47,nonmax_suppression_U0_n_48}),
        .\t_V_reg_232_reg[31]_1 ({nonmax_suppression_U0_n_113,nonmax_suppression_U0_n_114,nonmax_suppression_U0_n_115,nonmax_suppression_U0_n_116}),
        .\t_V_reg_232_reg[3]_0 ({nonmax_suppression_U0_n_86,nonmax_suppression_U0_n_87,nonmax_suppression_U0_n_88}),
        .\t_V_reg_232_reg[7]_0 ({nonmax_suppression_U0_n_33,nonmax_suppression_U0_n_34,nonmax_suppression_U0_n_35,nonmax_suppression_U0_n_36}),
        .\t_V_reg_232_reg[7]_1 ({nonmax_suppression_U0_n_89,nonmax_suppression_U0_n_90,nonmax_suppression_U0_n_91,nonmax_suppression_U0_n_92}),
        .\tmp_20_reg_911_reg[13]_0 (nonmax_suppression_U0_dst_data_stream_V_din),
        .\tmp_2_reg_846_reg[0]_0 ({p_0_in__1[31],p_0_in__1[29],p_0_in__1[27],p_0_in__1[25],p_0_in__1[23],p_0_in__1[21],p_0_in__1[19],p_0_in__1[17],p_0_in__1[15:13],p_0_in__1[11],p_0_in__1[9],p_0_in__1[7],p_0_in__1[5],p_0_in__1[3],p_0_in__1[1]}),
        .tmp_4_fu_275_p2(tmp_4_fu_275_p2),
        .\tmp_7_reg_826_reg[0]_0 (tmp_7_fu_302_p2),
        .\tmp_s_reg_841_reg[0]_0 (tmp_s_fu_329_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w20_d2_A packets_cast_loc_cha_U
       (.Block_Mat_exit29635_U0_ap_continue(Block_Mat_exit29635_U0_ap_continue),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_ready(Loop_1_proc_U0_ap_ready),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .in(Block_Mat_exit29635_U0_ap_return),
        .internal_full_n_reg_0(Block_Mat_exit29635_U0_n_7),
        .\mOutPtr_reg[0]_0 (Block_Mat_exit29635_U0_ap_ready),
        .\mOutPtr_reg[1]_0 (Block_Mat_exit29635_U0_n_8),
        .out(packets_cast_loc_cha_dout),
        .packets_cast_loc_cha_empty_n(packets_cast_loc_cha_empty_n),
        .shiftReg_ce(shiftReg_ce));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d1_A_0 sobel_gx_data_stream_U
       (.D({Sobel_U0_p_dst_data_stream_V_din[15],Sobel_U0_p_dst_data_stream_V_din[10:0]}),
        .E(shiftReg_ce_8),
        .\SRL_SIG_reg[1][14] ({sobel_gx_data_stream_dout[13],sobel_gx_data_stream_dout[10:0]}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .gradient_decompositi_U0_gx_data_stream_V_read(gradient_decompositi_U0_gx_data_stream_V_read),
        .mOutPtr110_out(mOutPtr110_out_32),
        .\mOutPtr_reg[0]_0 (Sobel_U0_n_88),
        .sobel_gx_data_stream_empty_n(sobel_gx_data_stream_empty_n),
        .sobel_gx_data_stream_full_n(sobel_gx_data_stream_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d1_A_1 sobel_gy_data_stream_U
       (.D({sobel_gy_data_stream_dout[13],sobel_gy_data_stream_dout[10:0]}),
        .E(shiftReg_ce_5),
        .\SRL_SIG_reg[0][13] ({Sobel_1_U0_p_dst_data_stream_V_din[15],Sobel_1_U0_p_dst_data_stream_V_din[10:0]}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .gradient_decompositi_U0_gx_data_stream_V_read(gradient_decompositi_U0_gx_data_stream_V_read),
        .mOutPtr110_out(mOutPtr110_out_31),
        .\mOutPtr_reg[0]_0 (Sobel_1_U0_n_88),
        .sobel_gy_data_stream_empty_n(sobel_gy_data_stream_empty_n),
        .sobel_gy_data_stream_full_n(sobel_gy_data_stream_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_2 src1_data_stream_0_s_U
       (.D(src_bw_data_stream_0_dout),
        .Duplicate_U0_src_data_stream_V_read(Duplicate_U0_src_data_stream_V_read),
        .E(shiftReg_ce_3),
        .\SRL_SIG_reg[1][7] (src1_data_stream_0_s_dout),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .mOutPtr110_out(mOutPtr110_out_9),
        .\mOutPtr_reg[0]_0 (ap_CS_fsm_state2_12),
        .\mOutPtr_reg[0]_1 (Sobel_U0_n_25),
        .\mOutPtr_reg[1]_0 (Duplicate_U0_n_8),
        .src1_data_stream_0_s_empty_n(src1_data_stream_0_s_empty_n),
        .src1_data_stream_0_s_full_n(src1_data_stream_0_s_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_3 src2_data_stream_0_s_U
       (.D(src_bw_data_stream_0_dout),
        .Duplicate_U0_src_data_stream_V_read(Duplicate_U0_src_data_stream_V_read),
        .E(shiftReg_ce_2),
        .\SRL_SIG_reg[1][7] (src2_data_stream_0_s_dout),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .mOutPtr110_out(mOutPtr110_out_6),
        .\mOutPtr_reg[0]_0 (ap_CS_fsm_state2),
        .\mOutPtr_reg[0]_1 (Sobel_1_U0_n_25),
        .\mOutPtr_reg[1]_0 (Duplicate_U0_n_10),
        .src2_data_stream_0_s_empty_n(src2_data_stream_0_s_empty_n),
        .src2_data_stream_0_s_full_n(src2_data_stream_0_s_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_4 src_bw_data_stream_0_U
       (.D(src_bw_data_stream_0_dout),
        .Duplicate_U0_src_data_stream_V_read(Duplicate_U0_src_data_stream_V_read),
        .E(shiftReg_ce_4),
        .\SRL_SIG_reg[0][7] (Loop_1_proc_U0_src_bw_data_stream_0_V_din),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .mOutPtr110_out(mOutPtr110_out),
        .\mOutPtr_reg[0]_0 (Loop_1_proc_U0_n_1),
        .src_bw_data_stream_0_empty_n(src_bw_data_stream_0_empty_n),
        .src_bw_data_stream_0_full_n(src_bw_data_stream_0_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d1_A_5 suppressed_data_stre_U
       (.D(suppressed_data_stre_dout),
        .E(shiftReg_ce_36),
        .\SRL_SIG_reg[0][13] (nonmax_suppression_U0_dst_data_stream_V_din),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .hysteresis_U0_src_data_stream_V_read(hysteresis_U0_src_data_stream_V_read),
        .internal_empty_n_reg_0(suppressed_data_stre_U_n_2),
        .internal_full_n_reg_0(nonmax_suppression_U0_n_57),
        .mOutPtr110_out(mOutPtr110_out_35),
        .\mOutPtr_reg[0]_0 (nonmax_suppression_U0_n_55),
        .or_cond_reg_909(or_cond_reg_909),
        .suppressed_data_stre_empty_n(suppressed_data_stre_empty_n),
        .suppressed_data_stre_full_n(suppressed_data_stre_full_n));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canny_edge_CONTROL_BUS_s_axi
   (rows_V,
    S,
    \int_cols_V_reg[31]_0 ,
    cols_V,
    \t_V_4_reg_167_reg[9] ,
    \int_rows_V_reg[7]_0 ,
    \t_V_reg_309_reg[9] ,
    \int_cols_V_reg[9]_0 ,
    DI,
    \int_cols_V_reg[7]_0 ,
    \int_cols_V_reg[9]_1 ,
    \int_cols_V_reg[11]_0 ,
    \int_rows_V_reg[4]_0 ,
    \int_rows_V_reg[10]_0 ,
    \int_rows_V_reg[7]_1 ,
    \int_rows_V_reg[7]_2 ,
    \int_rows_V_reg[10]_1 ,
    \int_cols_V_reg[2]_0 ,
    \int_cols_V_reg[6]_0 ,
    \int_cols_V_reg[7]_1 ,
    \int_rows_V_reg[7]_3 ,
    \int_rows_V_reg[0]_0 ,
    \int_rows_V_reg[10]_2 ,
    \int_rows_V_reg[10]_3 ,
    \p_p2_i_i_reg_1574_reg[10] ,
    \int_cols_V_reg[11]_1 ,
    \int_rows_V_reg[11]_0 ,
    \int_rows_V_reg[11]_1 ,
    \int_rows_V_reg[11]_2 ,
    row_assign_10_2_t_fu_796_p2,
    tmp_117_fu_787_p2,
    D,
    \int_rows_V_reg[0]_1 ,
    \int_rows_V_reg[7]_4 ,
    \int_rows_V_reg[10]_4 ,
    \int_rows_V_reg[10]_5 ,
    \int_rows_V_reg[7]_5 ,
    \t_V_reg_309_reg[9]_0 ,
    \int_cols_V_reg[9]_2 ,
    \int_cols_V_reg[7]_2 ,
    \int_cols_V_reg[7]_3 ,
    \int_cols_V_reg[9]_3 ,
    \int_cols_V_reg[11]_2 ,
    \int_rows_V_reg[4]_1 ,
    \int_rows_V_reg[10]_6 ,
    \int_rows_V_reg[7]_6 ,
    \int_rows_V_reg[7]_7 ,
    \int_rows_V_reg[10]_7 ,
    \int_cols_V_reg[2]_1 ,
    \int_cols_V_reg[6]_1 ,
    \int_cols_V_reg[7]_4 ,
    \int_rows_V_reg[7]_8 ,
    \int_rows_V_reg[0]_2 ,
    \int_rows_V_reg[10]_8 ,
    \int_rows_V_reg[10]_9 ,
    \p_p2_i_i_reg_1574_reg[10]_0 ,
    \int_cols_V_reg[11]_3 ,
    \int_rows_V_reg[11]_3 ,
    \int_rows_V_reg[11]_4 ,
    \int_rows_V_reg[11]_5 ,
    row_assign_10_2_t_fu_796_p2_0,
    tmp_117_fu_787_p2_1,
    \int_cols_V_reg[0]_0 ,
    \int_rows_V_reg[0]_3 ,
    \int_rows_V_reg[7]_9 ,
    \int_rows_V_reg[10]_10 ,
    \int_rows_V_reg[10]_11 ,
    \ap_CS_fsm_reg[1] ,
    CO,
    \int_cols_V_reg[31]_1 ,
    \int_rows_V_reg[31]_0 ,
    r_V_2_fu_281_p2,
    O,
    tmp_4_fu_275_p2,
    \int_rows_V_reg[31]_1 ,
    \int_cols_V_reg[3]_0 ,
    \int_cols_V_reg[3]_1 ,
    \int_threshold2_reg[15]_0 ,
    tmp27_fu_634_p2,
    \int_threshold1_reg[30]_0 ,
    \int_threshold2_reg[15]_1 ,
    \int_rows_V_reg[31]_2 ,
    \int_threshold2_reg[31]_0 ,
    \int_threshold2_reg[31]_1 ,
    \int_threshold2_reg[31]_2 ,
    \int_threshold2_reg[31]_3 ,
    \int_threshold2_reg[31]_4 ,
    tmp_s_fu_285_p2,
    \int_rows_V_reg[31]_3 ,
    r_V_4_fu_291_p2,
    \int_cols_V_reg[31]_2 ,
    \int_rows_V_reg[2]_0 ,
    \int_rows_V_reg[7]_10 ,
    \int_rows_V_reg[4]_2 ,
    \int_rows_V_reg[9]_0 ,
    \int_rows_V_reg[7]_11 ,
    \int_rows_V_reg[6]_0 ,
    \int_rows_V_reg[4]_3 ,
    \int_rows_V_reg[3]_0 ,
    \int_rows_V_reg[2]_1 ,
    \int_rows_V_reg[2]_2 ,
    mOutPtr110_out,
    Duplicate_U0_ap_start,
    \FSM_onehot_rstate_reg[1]_0 ,
    \int_rows_V_reg[0]_4 ,
    \int_rows_V_reg[0]_5 ,
    ap_rst_n_0,
    ap_rst_n_1,
    \int_rows_V_reg[0]_6 ,
    \int_rows_V_reg[0]_7 ,
    \int_rows_V_reg[0]_8 ,
    \int_rows_V_reg[0]_9 ,
    \int_rows_V_reg[0]_10 ,
    \int_rows_V_reg[7]_12 ,
    \int_rows_V_reg[8]_0 ,
    \int_rows_V_reg[6]_1 ,
    \int_rows_V_reg[1]_0 ,
    s_axi_CONTROL_BUS_BVALID,
    \FSM_onehot_wstate_reg[2]_0 ,
    \FSM_onehot_wstate_reg[1]_0 ,
    s_axi_CONTROL_BUS_RVALID,
    s_axi_CONTROL_BUS_RDATA,
    interrupt,
    \ap_CS_fsm_reg[2]_i_2 ,
    \ap_CS_fsm_reg[3]_i_2 ,
    Q,
    exitcond388_i_fu_804_p2_carry,
    tmp_65_fu_880_p2_carry__0,
    tmp_67_fu_893_p2_carry,
    tmp_67_fu_893_p2_carry_0,
    tmp_121_reg_1568,
    tmp_216_2_fu_678_p2_carry__0,
    \tmp_116_reg_1518_reg[1] ,
    tmp_70_fu_599_p2_carry,
    tmp_108_fu_665_p3,
    tmp_67_fu_893_p2_carry_1,
    tmp_67_fu_893_p2_carry_2,
    tmp_67_fu_893_p2_carry_3,
    tmp_67_fu_893_p2_carry_4,
    tmp_67_fu_893_p2_carry_5,
    tmp_67_fu_893_p2_carry_6,
    tmp_67_fu_893_p2_carry__0,
    tmp_216_1_fu_641_p2_carry,
    \tmp_77_reg_1523_reg[1] ,
    tmp_216_1_fu_641_p2_carry__0,
    tmp_105_fu_628_p3,
    tmp_70_fu_599_p2_carry__0,
    tmp_103_fu_586_p3,
    tmp_67_fu_893_p2_carry__0_0,
    tmp_67_fu_893_p2_carry__0_1,
    tmp_80_reg_1528,
    tmp_116_reg_1518,
    ADDRBWRADDR,
    \row_assign_10_1_t_reg_1543_reg[1] ,
    \tmp_61_reg_1457_reg[0] ,
    exitcond388_i_fu_804_p2_carry_0,
    tmp_65_fu_880_p2_carry__0_0,
    tmp_67_fu_893_p2_carry_7,
    tmp_67_fu_893_p2_carry_8,
    tmp_121_reg_1568_2,
    tmp_216_2_fu_678_p2_carry__0_0,
    \tmp_116_reg_1518_reg[1]_0 ,
    tmp_70_fu_599_p2_carry_0,
    tmp_108_fu_665_p3_3,
    tmp_67_fu_893_p2_carry_9,
    tmp_67_fu_893_p2_carry_10,
    tmp_67_fu_893_p2_carry_11,
    tmp_67_fu_893_p2_carry_12,
    tmp_67_fu_893_p2_carry_13,
    tmp_67_fu_893_p2_carry_14,
    tmp_67_fu_893_p2_carry__0_2,
    tmp_216_1_fu_641_p2_carry_0,
    \tmp_77_reg_1523_reg[1]_0 ,
    tmp_216_1_fu_641_p2_carry__0_0,
    tmp_105_fu_628_p3_4,
    tmp_70_fu_599_p2_carry__0_0,
    tmp_103_fu_586_p3_5,
    tmp_67_fu_893_p2_carry__0_3,
    tmp_67_fu_893_p2_carry__0_4,
    tmp_80_reg_1528_6,
    tmp_116_reg_1518_7,
    \col_assign_3_t_reg_1611_reg[1] ,
    \row_assign_10_1_t_reg_1543_reg[1]_0 ,
    \ap_CS_fsm_reg[2] ,
    t_V_3_reg_176_reg,
    \ap_CS_fsm_reg[0]_i_2_0 ,
    \tmp_7_reg_826_reg[0]_i_2_0 ,
    \tmp_7_reg_826_reg[0]_i_12_0 ,
    \tmp_7_reg_826_reg[0]_i_3_0 ,
    \tmp_7_reg_826_reg[0]_i_2_1 ,
    \tmp_7_reg_826_reg[0] ,
    \tmp_11_reg_877_reg[0]_i_53_0 ,
    \tmp_11_reg_877_reg[0]_i_43_0 ,
    \tmp_11_reg_877_reg[0]_i_33_0 ,
    \tmp_11_reg_877_reg[0]_i_23_0 ,
    \tmp_11_reg_877_reg[0]_i_13_0 ,
    \tmp_11_reg_877_reg[0]_i_4_0 ,
    \tmp_11_reg_877_reg[0]_i_2_0 ,
    \tmp_11_reg_877_reg[0] ,
    \tmp_s_reg_841_reg[0]_i_54_0 ,
    \tmp_s_reg_841_reg[0]_i_44_0 ,
    \tmp_s_reg_841_reg[0]_i_34_0 ,
    \tmp_s_reg_841_reg[0]_i_24_0 ,
    \tmp_s_reg_841_reg[0]_i_14_0 ,
    \tmp_s_reg_841_reg[0]_i_5_0 ,
    \tmp_s_reg_841_reg[0]_i_3_0 ,
    \tmp_s_reg_841_reg[0] ,
    \tmp_30_reg_902[0]_i_63 ,
    j_V_reg_897_reg,
    \tmp_24_reg_873_reg[0]_i_2_0 ,
    \tmp_37_reg_939_reg[0]_i_11_0 ,
    \tmp27_reg_969_reg[0]_i_36_0 ,
    \tmp27_reg_969_reg[0]_i_26_0 ,
    \slt5_reg_949_reg[0]_i_7_0 ,
    \slt8_reg_964_reg[0]_i_7_0 ,
    \slt7_reg_959_reg[0]_i_7_0 ,
    ap_reg_pp0_iter1_or_cond6_reg_924,
    \tmp_24_reg_873_reg[0]_i_12_0 ,
    \tmp_24_reg_873_reg[0]_i_3_0 ,
    \tmp_24_reg_873_reg[0]_i_2_1 ,
    \tmp_24_reg_873_reg[0] ,
    \slt4_reg_944_reg[0] ,
    \slt6_reg_954_reg[0] ,
    \slt8_reg_964_reg[0]_i_7_1 ,
    \slt8_reg_964_reg[0]_i_2_0 ,
    \slt5_reg_949_reg[0]_i_7_1 ,
    \slt5_reg_949_reg[0]_i_2_0 ,
    \tmp27_reg_969_reg[0]_i_3_0 ,
    \tmp27_reg_969_reg[0]_i_36_1 ,
    \tmp27_reg_969_reg[0]_i_16_0 ,
    \tmp_147_i_i3_reg_381_reg[0] ,
    \tmp_147_i_i_mid1_reg_376_reg[0] ,
    \tmp_147_i_i_mid1_reg_376_reg[0]_0 ,
    \mOutPtr_reg[3] ,
    col_packets_cast_loc_empty_n,
    \mOutPtr_reg[3]_0 ,
    s_axi_CONTROL_BUS_ARVALID,
    s_axi_CONTROL_BUS_ARADDR,
    ap_rst_n_AXI_LITE_clk,
    ap_rst_n,
    ap_sync_reg_Block_Mat_exit29635_U0_ap_ready,
    ap_sync_reg_Block_Mat_exit29635_U0_ap_ready_reg,
    ap_ready,
    ap_sync_reg_Block_Mat_exit29635_U0_ap_ready_reg_0,
    ap_rst_n_inv,
    AXI_LITE_clk,
    s_axi_CONTROL_BUS_AWADDR,
    ap_clk,
    ap_sync_ready,
    s_axi_CONTROL_BUS_WDATA,
    s_axi_CONTROL_BUS_WSTRB,
    Loop_2_proc_U0_ap_done,
    ap_idle,
    s_axi_CONTROL_BUS_RREADY,
    s_axi_CONTROL_BUS_AWVALID,
    s_axi_CONTROL_BUS_WVALID,
    s_axi_CONTROL_BUS_BREADY);
  output [31:0]rows_V;
  output [0:0]S;
  output [16:0]\int_cols_V_reg[31]_0 ;
  output [31:0]cols_V;
  output [0:0]\t_V_4_reg_167_reg[9] ;
  output [2:0]\int_rows_V_reg[7]_0 ;
  output [1:0]\t_V_reg_309_reg[9] ;
  output [3:0]\int_cols_V_reg[9]_0 ;
  output [3:0]DI;
  output [3:0]\int_cols_V_reg[7]_0 ;
  output [0:0]\int_cols_V_reg[9]_1 ;
  output [0:0]\int_cols_V_reg[11]_0 ;
  output [0:0]\int_rows_V_reg[4]_0 ;
  output [0:0]\int_rows_V_reg[10]_0 ;
  output [3:0]\int_rows_V_reg[7]_1 ;
  output [3:0]\int_rows_V_reg[7]_2 ;
  output [1:0]\int_rows_V_reg[10]_1 ;
  output [2:0]\int_cols_V_reg[2]_0 ;
  output [3:0]\int_cols_V_reg[6]_0 ;
  output [0:0]\int_cols_V_reg[7]_1 ;
  output [3:0]\int_rows_V_reg[7]_3 ;
  output \int_rows_V_reg[0]_0 ;
  output [1:0]\int_rows_V_reg[10]_2 ;
  output [1:0]\int_rows_V_reg[10]_3 ;
  output [1:0]\p_p2_i_i_reg_1574_reg[10] ;
  output [0:0]\int_cols_V_reg[11]_1 ;
  output [0:0]\int_rows_V_reg[11]_0 ;
  output [0:0]\int_rows_V_reg[11]_1 ;
  output [0:0]\int_rows_V_reg[11]_2 ;
  output [0:0]row_assign_10_2_t_fu_796_p2;
  output [0:0]tmp_117_fu_787_p2;
  output [1:0]D;
  output [1:0]\int_rows_V_reg[0]_1 ;
  output [2:0]\int_rows_V_reg[7]_4 ;
  output [0:0]\int_rows_V_reg[10]_4 ;
  output [0:0]\int_rows_V_reg[10]_5 ;
  output [2:0]\int_rows_V_reg[7]_5 ;
  output [1:0]\t_V_reg_309_reg[9]_0 ;
  output [3:0]\int_cols_V_reg[9]_2 ;
  output [3:0]\int_cols_V_reg[7]_2 ;
  output [3:0]\int_cols_V_reg[7]_3 ;
  output [0:0]\int_cols_V_reg[9]_3 ;
  output [0:0]\int_cols_V_reg[11]_2 ;
  output [0:0]\int_rows_V_reg[4]_1 ;
  output [0:0]\int_rows_V_reg[10]_6 ;
  output [3:0]\int_rows_V_reg[7]_6 ;
  output [3:0]\int_rows_V_reg[7]_7 ;
  output [1:0]\int_rows_V_reg[10]_7 ;
  output [2:0]\int_cols_V_reg[2]_1 ;
  output [3:0]\int_cols_V_reg[6]_1 ;
  output [0:0]\int_cols_V_reg[7]_4 ;
  output [3:0]\int_rows_V_reg[7]_8 ;
  output \int_rows_V_reg[0]_2 ;
  output [1:0]\int_rows_V_reg[10]_8 ;
  output [1:0]\int_rows_V_reg[10]_9 ;
  output [1:0]\p_p2_i_i_reg_1574_reg[10]_0 ;
  output [0:0]\int_cols_V_reg[11]_3 ;
  output [0:0]\int_rows_V_reg[11]_3 ;
  output [0:0]\int_rows_V_reg[11]_4 ;
  output [0:0]\int_rows_V_reg[11]_5 ;
  output [0:0]row_assign_10_2_t_fu_796_p2_0;
  output [0:0]tmp_117_fu_787_p2_1;
  output [1:0]\int_cols_V_reg[0]_0 ;
  output [1:0]\int_rows_V_reg[0]_3 ;
  output [2:0]\int_rows_V_reg[7]_9 ;
  output [0:0]\int_rows_V_reg[10]_10 ;
  output [0:0]\int_rows_V_reg[10]_11 ;
  output \ap_CS_fsm_reg[1] ;
  output [0:0]CO;
  output [0:0]\int_cols_V_reg[31]_1 ;
  output [0:0]\int_rows_V_reg[31]_0 ;
  output [30:0]r_V_2_fu_281_p2;
  output [0:0]O;
  output [30:0]tmp_4_fu_275_p2;
  output [0:0]\int_rows_V_reg[31]_1 ;
  output \int_cols_V_reg[3]_0 ;
  output \int_cols_V_reg[3]_1 ;
  output [15:0]\int_threshold2_reg[15]_0 ;
  output tmp27_fu_634_p2;
  output [0:0]\int_threshold1_reg[30]_0 ;
  output [0:0]\int_threshold2_reg[15]_1 ;
  output [0:0]\int_rows_V_reg[31]_2 ;
  output [0:0]\int_threshold2_reg[31]_0 ;
  output [0:0]\int_threshold2_reg[31]_1 ;
  output [0:0]\int_threshold2_reg[31]_2 ;
  output [0:0]\int_threshold2_reg[31]_3 ;
  output [0:0]\int_threshold2_reg[31]_4 ;
  output [30:0]tmp_s_fu_285_p2;
  output [0:0]\int_rows_V_reg[31]_3 ;
  output [30:0]r_V_4_fu_291_p2;
  output [0:0]\int_cols_V_reg[31]_2 ;
  output [1:0]\int_rows_V_reg[2]_0 ;
  output \int_rows_V_reg[7]_10 ;
  output \int_rows_V_reg[4]_2 ;
  output [0:0]\int_rows_V_reg[9]_0 ;
  output \int_rows_V_reg[7]_11 ;
  output \int_rows_V_reg[6]_0 ;
  output \int_rows_V_reg[4]_3 ;
  output \int_rows_V_reg[3]_0 ;
  output \int_rows_V_reg[2]_1 ;
  output \int_rows_V_reg[2]_2 ;
  output mOutPtr110_out;
  output Duplicate_U0_ap_start;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output [0:0]\int_rows_V_reg[0]_4 ;
  output [0:0]\int_rows_V_reg[0]_5 ;
  output ap_rst_n_0;
  output ap_rst_n_1;
  output \int_rows_V_reg[0]_6 ;
  output \int_rows_V_reg[0]_7 ;
  output \int_rows_V_reg[0]_8 ;
  output \int_rows_V_reg[0]_9 ;
  output [0:0]\int_rows_V_reg[0]_10 ;
  output \int_rows_V_reg[7]_12 ;
  output \int_rows_V_reg[8]_0 ;
  output \int_rows_V_reg[6]_1 ;
  output \int_rows_V_reg[1]_0 ;
  output s_axi_CONTROL_BUS_BVALID;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output s_axi_CONTROL_BUS_RVALID;
  output [31:0]s_axi_CONTROL_BUS_RDATA;
  output interrupt;
  input [1:0]\ap_CS_fsm_reg[2]_i_2 ;
  input [1:0]\ap_CS_fsm_reg[3]_i_2 ;
  input [9:0]Q;
  input [10:0]exitcond388_i_fu_804_p2_carry;
  input [9:0]tmp_65_fu_880_p2_carry__0;
  input tmp_67_fu_893_p2_carry;
  input tmp_67_fu_893_p2_carry_0;
  input tmp_121_reg_1568;
  input [9:0]tmp_216_2_fu_678_p2_carry__0;
  input [0:0]\tmp_116_reg_1518_reg[1] ;
  input [0:0]tmp_70_fu_599_p2_carry;
  input tmp_108_fu_665_p3;
  input tmp_67_fu_893_p2_carry_1;
  input tmp_67_fu_893_p2_carry_2;
  input tmp_67_fu_893_p2_carry_3;
  input tmp_67_fu_893_p2_carry_4;
  input tmp_67_fu_893_p2_carry_5;
  input tmp_67_fu_893_p2_carry_6;
  input tmp_67_fu_893_p2_carry__0;
  input tmp_216_1_fu_641_p2_carry;
  input [0:0]\tmp_77_reg_1523_reg[1] ;
  input [8:0]tmp_216_1_fu_641_p2_carry__0;
  input tmp_105_fu_628_p3;
  input [8:0]tmp_70_fu_599_p2_carry__0;
  input tmp_103_fu_586_p3;
  input tmp_67_fu_893_p2_carry__0_0;
  input [0:0]tmp_67_fu_893_p2_carry__0_1;
  input [1:0]tmp_80_reg_1528;
  input [0:0]tmp_116_reg_1518;
  input [1:0]ADDRBWRADDR;
  input [1:0]\row_assign_10_1_t_reg_1543_reg[1] ;
  input [9:0]\tmp_61_reg_1457_reg[0] ;
  input [10:0]exitcond388_i_fu_804_p2_carry_0;
  input [9:0]tmp_65_fu_880_p2_carry__0_0;
  input tmp_67_fu_893_p2_carry_7;
  input tmp_67_fu_893_p2_carry_8;
  input tmp_121_reg_1568_2;
  input [9:0]tmp_216_2_fu_678_p2_carry__0_0;
  input [0:0]\tmp_116_reg_1518_reg[1]_0 ;
  input [0:0]tmp_70_fu_599_p2_carry_0;
  input tmp_108_fu_665_p3_3;
  input tmp_67_fu_893_p2_carry_9;
  input tmp_67_fu_893_p2_carry_10;
  input tmp_67_fu_893_p2_carry_11;
  input tmp_67_fu_893_p2_carry_12;
  input tmp_67_fu_893_p2_carry_13;
  input tmp_67_fu_893_p2_carry_14;
  input tmp_67_fu_893_p2_carry__0_2;
  input tmp_216_1_fu_641_p2_carry_0;
  input [0:0]\tmp_77_reg_1523_reg[1]_0 ;
  input [8:0]tmp_216_1_fu_641_p2_carry__0_0;
  input tmp_105_fu_628_p3_4;
  input [8:0]tmp_70_fu_599_p2_carry__0_0;
  input tmp_103_fu_586_p3_5;
  input tmp_67_fu_893_p2_carry__0_3;
  input [0:0]tmp_67_fu_893_p2_carry__0_4;
  input [1:0]tmp_80_reg_1528_6;
  input [0:0]tmp_116_reg_1518_7;
  input [1:0]\col_assign_3_t_reg_1611_reg[1] ;
  input [1:0]\row_assign_10_1_t_reg_1543_reg[1]_0 ;
  input [0:0]\ap_CS_fsm_reg[2] ;
  input [31:0]t_V_3_reg_176_reg;
  input [31:0]\ap_CS_fsm_reg[0]_i_2_0 ;
  input [31:0]\tmp_7_reg_826_reg[0]_i_2_0 ;
  input [3:0]\tmp_7_reg_826_reg[0]_i_12_0 ;
  input [3:0]\tmp_7_reg_826_reg[0]_i_3_0 ;
  input [3:0]\tmp_7_reg_826_reg[0]_i_2_1 ;
  input [3:0]\tmp_7_reg_826_reg[0] ;
  input [3:0]\tmp_11_reg_877_reg[0]_i_53_0 ;
  input [3:0]\tmp_11_reg_877_reg[0]_i_43_0 ;
  input [3:0]\tmp_11_reg_877_reg[0]_i_33_0 ;
  input [3:0]\tmp_11_reg_877_reg[0]_i_23_0 ;
  input [3:0]\tmp_11_reg_877_reg[0]_i_13_0 ;
  input [3:0]\tmp_11_reg_877_reg[0]_i_4_0 ;
  input [3:0]\tmp_11_reg_877_reg[0]_i_2_0 ;
  input [3:0]\tmp_11_reg_877_reg[0] ;
  input [2:0]\tmp_s_reg_841_reg[0]_i_54_0 ;
  input [3:0]\tmp_s_reg_841_reg[0]_i_44_0 ;
  input [3:0]\tmp_s_reg_841_reg[0]_i_34_0 ;
  input [3:0]\tmp_s_reg_841_reg[0]_i_24_0 ;
  input [3:0]\tmp_s_reg_841_reg[0]_i_14_0 ;
  input [3:0]\tmp_s_reg_841_reg[0]_i_5_0 ;
  input [3:0]\tmp_s_reg_841_reg[0]_i_3_0 ;
  input [3:0]\tmp_s_reg_841_reg[0] ;
  input [0:0]\tmp_30_reg_902[0]_i_63 ;
  input [0:0]j_V_reg_897_reg;
  input [31:0]\tmp_24_reg_873_reg[0]_i_2_0 ;
  input [15:0]\tmp_37_reg_939_reg[0]_i_11_0 ;
  input [13:0]\tmp27_reg_969_reg[0]_i_36_0 ;
  input [13:0]\tmp27_reg_969_reg[0]_i_26_0 ;
  input [15:0]\slt5_reg_949_reg[0]_i_7_0 ;
  input [15:0]\slt8_reg_964_reg[0]_i_7_0 ;
  input [15:0]\slt7_reg_959_reg[0]_i_7_0 ;
  input ap_reg_pp0_iter1_or_cond6_reg_924;
  input [3:0]\tmp_24_reg_873_reg[0]_i_12_0 ;
  input [3:0]\tmp_24_reg_873_reg[0]_i_3_0 ;
  input [3:0]\tmp_24_reg_873_reg[0]_i_2_1 ;
  input [3:0]\tmp_24_reg_873_reg[0] ;
  input [0:0]\slt4_reg_944_reg[0] ;
  input [0:0]\slt6_reg_954_reg[0] ;
  input [3:0]\slt8_reg_964_reg[0]_i_7_1 ;
  input [3:0]\slt8_reg_964_reg[0]_i_2_0 ;
  input [3:0]\slt5_reg_949_reg[0]_i_7_1 ;
  input [3:0]\slt5_reg_949_reg[0]_i_2_0 ;
  input [0:0]\tmp27_reg_969_reg[0]_i_3_0 ;
  input [3:0]\tmp27_reg_969_reg[0]_i_36_1 ;
  input [2:0]\tmp27_reg_969_reg[0]_i_16_0 ;
  input [6:0]\tmp_147_i_i3_reg_381_reg[0] ;
  input [0:0]\tmp_147_i_i_mid1_reg_376_reg[0] ;
  input \tmp_147_i_i_mid1_reg_376_reg[0]_0 ;
  input [0:0]\mOutPtr_reg[3] ;
  input col_packets_cast_loc_empty_n;
  input \mOutPtr_reg[3]_0 ;
  input s_axi_CONTROL_BUS_ARVALID;
  input [5:0]s_axi_CONTROL_BUS_ARADDR;
  input ap_rst_n_AXI_LITE_clk;
  input ap_rst_n;
  input ap_sync_reg_Block_Mat_exit29635_U0_ap_ready;
  input [0:0]ap_sync_reg_Block_Mat_exit29635_U0_ap_ready_reg;
  input ap_ready;
  input ap_sync_reg_Block_Mat_exit29635_U0_ap_ready_reg_0;
  input ap_rst_n_inv;
  input AXI_LITE_clk;
  input [5:0]s_axi_CONTROL_BUS_AWADDR;
  input ap_clk;
  input ap_sync_ready;
  input [31:0]s_axi_CONTROL_BUS_WDATA;
  input [3:0]s_axi_CONTROL_BUS_WSTRB;
  input Loop_2_proc_U0_ap_done;
  input ap_idle;
  input s_axi_CONTROL_BUS_RREADY;
  input s_axi_CONTROL_BUS_AWVALID;
  input s_axi_CONTROL_BUS_WVALID;
  input s_axi_CONTROL_BUS_BREADY;

  wire [1:0]ADDRBWRADDR;
  wire AXI_LITE_clk;
  wire [0:0]CO;
  wire [1:0]D;
  wire [3:0]DI;
  wire Duplicate_U0_ap_start;
  wire \FSM_onehot_rstate[1]_i_1_n_0 ;
  wire \FSM_onehot_rstate[2]_i_1_n_0 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_2_n_0 ;
  wire \FSM_onehot_wstate[2]_i_1_n_0 ;
  wire \FSM_onehot_wstate[3]_i_1_n_0 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire Loop_2_proc_U0_ap_done;
  wire [0:0]O;
  wire [9:0]Q;
  wire [0:0]S;
  wire \ap_CS_fsm[0]_i_10_n_0 ;
  wire \ap_CS_fsm[0]_i_11_n_0 ;
  wire \ap_CS_fsm[0]_i_12_n_0 ;
  wire \ap_CS_fsm[0]_i_13_n_0 ;
  wire \ap_CS_fsm[0]_i_14_n_0 ;
  wire \ap_CS_fsm[0]_i_15_n_0 ;
  wire \ap_CS_fsm[0]_i_4_n_0 ;
  wire \ap_CS_fsm[0]_i_5_n_0 ;
  wire \ap_CS_fsm[0]_i_6_n_0 ;
  wire \ap_CS_fsm[0]_i_8_n_0 ;
  wire \ap_CS_fsm[0]_i_9_n_0 ;
  wire [31:0]\ap_CS_fsm_reg[0]_i_2_0 ;
  wire \ap_CS_fsm_reg[0]_i_2_n_2 ;
  wire \ap_CS_fsm_reg[0]_i_2_n_3 ;
  wire \ap_CS_fsm_reg[0]_i_3_n_0 ;
  wire \ap_CS_fsm_reg[0]_i_3_n_1 ;
  wire \ap_CS_fsm_reg[0]_i_3_n_2 ;
  wire \ap_CS_fsm_reg[0]_i_3_n_3 ;
  wire \ap_CS_fsm_reg[0]_i_7_n_0 ;
  wire \ap_CS_fsm_reg[0]_i_7_n_1 ;
  wire \ap_CS_fsm_reg[0]_i_7_n_2 ;
  wire \ap_CS_fsm_reg[0]_i_7_n_3 ;
  wire \ap_CS_fsm_reg[1] ;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire [1:0]\ap_CS_fsm_reg[2]_i_2 ;
  wire [1:0]\ap_CS_fsm_reg[3]_i_2 ;
  wire ap_clk;
  wire ap_done_ext;
  wire ap_done_get;
  wire ap_idle;
  wire ap_ready;
  wire ap_reg_pp0_iter1_or_cond6_reg_924;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_1;
  wire ap_rst_n_AXI_LITE_clk;
  wire ap_rst_n_AXI_LITE_clk_inv;
  wire ap_rst_n_inv;
  wire ap_start_mask;
  wire ap_start_mask_i_3_n_0;
  wire ap_start_set;
  wire ap_sync_ready;
  wire ap_sync_reg_Block_Mat_exit29635_U0_ap_ready;
  wire [0:0]ap_sync_reg_Block_Mat_exit29635_U0_ap_ready_reg;
  wire ap_sync_reg_Block_Mat_exit29635_U0_ap_ready_reg_0;
  wire ar_hs;
  wire [1:0]\col_assign_3_t_reg_1611_reg[1] ;
  wire col_packets_cast_loc_empty_n;
  wire [31:0]cols_V;
  wire [7:1]data0;
  wire [10:0]exitcond388_i_fu_804_p2_carry;
  wire [10:0]exitcond388_i_fu_804_p2_carry_0;
  wire exitcond388_i_fu_804_p2_carry_i_10_n_0;
  wire exitcond388_i_fu_804_p2_carry_i_5__0_n_0;
  wire exitcond388_i_fu_804_p2_carry_i_5_n_0;
  wire exitcond388_i_fu_804_p2_carry_i_6__0_n_0;
  wire exitcond388_i_fu_804_p2_carry_i_6_n_0;
  wire exitcond388_i_fu_804_p2_carry_i_7_n_0;
  wire exitcond388_i_fu_804_p2_carry_i_8_n_0;
  wire exitcond388_i_fu_804_p2_carry_i_9_n_0;
  wire exitcond389_i_fu_472_p2_carry_i_11_n_0;
  wire exitcond389_i_fu_472_p2_carry_i_5_n_0;
  wire \hysteresis_U0/slt1_fu_558_p2 ;
  wire \hysteresis_U0/slt2_fu_569_p2 ;
  wire \hysteresis_U0/slt3_fu_580_p2 ;
  wire \hysteresis_U0/slt_fu_547_p2 ;
  wire int_ap_done_i_1_n_0;
  wire int_ap_start0;
  wire int_ap_start_i_1_n_0;
  wire int_auto_restart_i_1_n_0;
  wire [31:0]int_cols_V0;
  wire \int_cols_V[31]_i_1_n_0 ;
  wire [1:0]\int_cols_V_reg[0]_0 ;
  wire [0:0]\int_cols_V_reg[11]_0 ;
  wire [0:0]\int_cols_V_reg[11]_1 ;
  wire [0:0]\int_cols_V_reg[11]_2 ;
  wire [0:0]\int_cols_V_reg[11]_3 ;
  wire [2:0]\int_cols_V_reg[2]_0 ;
  wire [2:0]\int_cols_V_reg[2]_1 ;
  wire [16:0]\int_cols_V_reg[31]_0 ;
  wire [0:0]\int_cols_V_reg[31]_1 ;
  wire [0:0]\int_cols_V_reg[31]_2 ;
  wire \int_cols_V_reg[3]_0 ;
  wire \int_cols_V_reg[3]_1 ;
  wire [3:0]\int_cols_V_reg[6]_0 ;
  wire [3:0]\int_cols_V_reg[6]_1 ;
  wire [3:0]\int_cols_V_reg[7]_0 ;
  wire [0:0]\int_cols_V_reg[7]_1 ;
  wire [3:0]\int_cols_V_reg[7]_2 ;
  wire [3:0]\int_cols_V_reg[7]_3 ;
  wire [0:0]\int_cols_V_reg[7]_4 ;
  wire [3:0]\int_cols_V_reg[9]_0 ;
  wire [0:0]\int_cols_V_reg[9]_1 ;
  wire [3:0]\int_cols_V_reg[9]_2 ;
  wire [0:0]\int_cols_V_reg[9]_3 ;
  wire int_gie;
  wire int_gie_i_1_n_0;
  wire \int_ier[0]_i_1_n_0 ;
  wire \int_ier[1]_i_1_n_0 ;
  wire \int_ier_reg_n_0_[0] ;
  wire \int_isr[0]_i_1_n_0 ;
  wire \int_isr[1]_i_1_n_0 ;
  wire int_isr_reg02_out;
  wire \int_isr_reg_n_0_[0] ;
  wire [31:0]int_rows_V0;
  wire \int_rows_V[31]_i_3_n_0 ;
  wire \int_rows_V_reg[0]_0 ;
  wire [1:0]\int_rows_V_reg[0]_1 ;
  wire [0:0]\int_rows_V_reg[0]_10 ;
  wire \int_rows_V_reg[0]_2 ;
  wire [1:0]\int_rows_V_reg[0]_3 ;
  wire [0:0]\int_rows_V_reg[0]_4 ;
  wire [0:0]\int_rows_V_reg[0]_5 ;
  wire \int_rows_V_reg[0]_6 ;
  wire \int_rows_V_reg[0]_7 ;
  wire \int_rows_V_reg[0]_8 ;
  wire \int_rows_V_reg[0]_9 ;
  wire [0:0]\int_rows_V_reg[10]_0 ;
  wire [1:0]\int_rows_V_reg[10]_1 ;
  wire [0:0]\int_rows_V_reg[10]_10 ;
  wire [0:0]\int_rows_V_reg[10]_11 ;
  wire [1:0]\int_rows_V_reg[10]_2 ;
  wire [1:0]\int_rows_V_reg[10]_3 ;
  wire [0:0]\int_rows_V_reg[10]_4 ;
  wire [0:0]\int_rows_V_reg[10]_5 ;
  wire [0:0]\int_rows_V_reg[10]_6 ;
  wire [1:0]\int_rows_V_reg[10]_7 ;
  wire [1:0]\int_rows_V_reg[10]_8 ;
  wire [1:0]\int_rows_V_reg[10]_9 ;
  wire [0:0]\int_rows_V_reg[11]_0 ;
  wire [0:0]\int_rows_V_reg[11]_1 ;
  wire [0:0]\int_rows_V_reg[11]_2 ;
  wire [0:0]\int_rows_V_reg[11]_3 ;
  wire [0:0]\int_rows_V_reg[11]_4 ;
  wire [0:0]\int_rows_V_reg[11]_5 ;
  wire \int_rows_V_reg[1]_0 ;
  wire [1:0]\int_rows_V_reg[2]_0 ;
  wire \int_rows_V_reg[2]_1 ;
  wire \int_rows_V_reg[2]_2 ;
  wire [0:0]\int_rows_V_reg[31]_0 ;
  wire [0:0]\int_rows_V_reg[31]_1 ;
  wire [0:0]\int_rows_V_reg[31]_2 ;
  wire [0:0]\int_rows_V_reg[31]_3 ;
  wire \int_rows_V_reg[3]_0 ;
  wire [0:0]\int_rows_V_reg[4]_0 ;
  wire [0:0]\int_rows_V_reg[4]_1 ;
  wire \int_rows_V_reg[4]_2 ;
  wire \int_rows_V_reg[4]_3 ;
  wire \int_rows_V_reg[6]_0 ;
  wire \int_rows_V_reg[6]_1 ;
  wire [2:0]\int_rows_V_reg[7]_0 ;
  wire [3:0]\int_rows_V_reg[7]_1 ;
  wire \int_rows_V_reg[7]_10 ;
  wire \int_rows_V_reg[7]_11 ;
  wire \int_rows_V_reg[7]_12 ;
  wire [3:0]\int_rows_V_reg[7]_2 ;
  wire [3:0]\int_rows_V_reg[7]_3 ;
  wire [2:0]\int_rows_V_reg[7]_4 ;
  wire [2:0]\int_rows_V_reg[7]_5 ;
  wire [3:0]\int_rows_V_reg[7]_6 ;
  wire [3:0]\int_rows_V_reg[7]_7 ;
  wire [3:0]\int_rows_V_reg[7]_8 ;
  wire [2:0]\int_rows_V_reg[7]_9 ;
  wire \int_rows_V_reg[8]_0 ;
  wire [0:0]\int_rows_V_reg[9]_0 ;
  wire [31:0]int_threshold10;
  wire \int_threshold1[31]_i_1_n_0 ;
  wire \int_threshold1[31]_i_3_n_0 ;
  wire [0:0]\int_threshold1_reg[30]_0 ;
  wire [31:0]int_threshold20;
  wire \int_threshold2[31]_i_1_n_0 ;
  wire [15:0]\int_threshold2_reg[15]_0 ;
  wire [0:0]\int_threshold2_reg[15]_1 ;
  wire [0:0]\int_threshold2_reg[31]_0 ;
  wire [0:0]\int_threshold2_reg[31]_1 ;
  wire [0:0]\int_threshold2_reg[31]_2 ;
  wire [0:0]\int_threshold2_reg[31]_3 ;
  wire [0:0]\int_threshold2_reg[31]_4 ;
  wire interrupt;
  wire isr_mask;
  wire isr_toggle;
  wire [0:0]j_V_reg_897_reg;
  wire mOutPtr110_out;
  wire [0:0]\mOutPtr_reg[3] ;
  wire \mOutPtr_reg[3]_0 ;
  wire [30:0]\nonmax_suppression_U0/p_0_in__1 ;
  wire \or_cond6_reg_924[0]_i_13_n_0 ;
  wire \or_cond6_reg_924[0]_i_15_n_0 ;
  wire \or_cond6_reg_924[0]_i_23_n_0 ;
  wire \or_cond6_reg_924[0]_i_25_n_0 ;
  wire \or_cond6_reg_924[0]_i_33_n_0 ;
  wire \or_cond6_reg_924[0]_i_35_n_0 ;
  wire \or_cond6_reg_924[0]_i_43_n_0 ;
  wire \or_cond6_reg_924[0]_i_45_n_0 ;
  wire \or_cond6_reg_924[0]_i_53_n_0 ;
  wire \or_cond6_reg_924[0]_i_54_n_0 ;
  wire \or_cond6_reg_924[0]_i_55_n_0 ;
  wire \or_cond6_reg_924[0]_i_63_n_0 ;
  wire \or_cond6_reg_924[0]_i_65_n_0 ;
  wire \or_cond6_reg_924[0]_i_73_n_0 ;
  wire \or_cond6_reg_924[0]_i_75_n_0 ;
  wire \or_cond6_reg_924[0]_i_81_n_0 ;
  wire \or_cond6_reg_924[0]_i_83_n_0 ;
  wire \or_cond6_reg_924_reg[0]_i_17_n_0 ;
  wire \or_cond6_reg_924_reg[0]_i_17_n_1 ;
  wire \or_cond6_reg_924_reg[0]_i_17_n_2 ;
  wire \or_cond6_reg_924_reg[0]_i_17_n_3 ;
  wire \or_cond6_reg_924_reg[0]_i_27_n_0 ;
  wire \or_cond6_reg_924_reg[0]_i_27_n_1 ;
  wire \or_cond6_reg_924_reg[0]_i_27_n_2 ;
  wire \or_cond6_reg_924_reg[0]_i_27_n_3 ;
  wire \or_cond6_reg_924_reg[0]_i_37_n_0 ;
  wire \or_cond6_reg_924_reg[0]_i_37_n_1 ;
  wire \or_cond6_reg_924_reg[0]_i_37_n_2 ;
  wire \or_cond6_reg_924_reg[0]_i_37_n_3 ;
  wire \or_cond6_reg_924_reg[0]_i_47_n_0 ;
  wire \or_cond6_reg_924_reg[0]_i_47_n_1 ;
  wire \or_cond6_reg_924_reg[0]_i_47_n_2 ;
  wire \or_cond6_reg_924_reg[0]_i_47_n_3 ;
  wire \or_cond6_reg_924_reg[0]_i_57_n_0 ;
  wire \or_cond6_reg_924_reg[0]_i_57_n_1 ;
  wire \or_cond6_reg_924_reg[0]_i_57_n_2 ;
  wire \or_cond6_reg_924_reg[0]_i_57_n_3 ;
  wire \or_cond6_reg_924_reg[0]_i_67_n_0 ;
  wire \or_cond6_reg_924_reg[0]_i_67_n_1 ;
  wire \or_cond6_reg_924_reg[0]_i_67_n_2 ;
  wire \or_cond6_reg_924_reg[0]_i_67_n_3 ;
  wire \or_cond6_reg_924_reg[0]_i_6_n_2 ;
  wire \or_cond6_reg_924_reg[0]_i_6_n_3 ;
  wire \or_cond6_reg_924_reg[0]_i_8_n_0 ;
  wire \or_cond6_reg_924_reg[0]_i_8_n_1 ;
  wire \or_cond6_reg_924_reg[0]_i_8_n_2 ;
  wire \or_cond6_reg_924_reg[0]_i_8_n_3 ;
  wire p_0_in;
  wire p_0_in__0;
  wire p_1_in;
  wire [1:0]\p_p2_i_i_reg_1574_reg[10] ;
  wire [1:0]\p_p2_i_i_reg_1574_reg[10]_0 ;
  wire [30:0]r_V_2_fu_281_p2;
  wire [30:0]r_V_4_fu_291_p2;
  wire \rdata[0]_i_1_n_0 ;
  wire \rdata[0]_i_3_n_0 ;
  wire \rdata[0]_i_4_n_0 ;
  wire \rdata[0]_i_5_n_0 ;
  wire \rdata[10]_i_1_n_0 ;
  wire \rdata[11]_i_1_n_0 ;
  wire \rdata[12]_i_1_n_0 ;
  wire \rdata[13]_i_1_n_0 ;
  wire \rdata[14]_i_1_n_0 ;
  wire \rdata[15]_i_1_n_0 ;
  wire \rdata[16]_i_1_n_0 ;
  wire \rdata[17]_i_1_n_0 ;
  wire \rdata[18]_i_1_n_0 ;
  wire \rdata[19]_i_1_n_0 ;
  wire \rdata[1]_i_2_n_0 ;
  wire \rdata[1]_i_3_n_0 ;
  wire \rdata[1]_i_4_n_0 ;
  wire \rdata[20]_i_1_n_0 ;
  wire \rdata[21]_i_1_n_0 ;
  wire \rdata[22]_i_1_n_0 ;
  wire \rdata[23]_i_1_n_0 ;
  wire \rdata[24]_i_1_n_0 ;
  wire \rdata[25]_i_1_n_0 ;
  wire \rdata[26]_i_1_n_0 ;
  wire \rdata[27]_i_1_n_0 ;
  wire \rdata[28]_i_1_n_0 ;
  wire \rdata[29]_i_1_n_0 ;
  wire \rdata[2]_i_1_n_0 ;
  wire \rdata[2]_i_2_n_0 ;
  wire \rdata[30]_i_1_n_0 ;
  wire \rdata[31]_i_1_n_0 ;
  wire \rdata[31]_i_3_n_0 ;
  wire \rdata[3]_i_1_n_0 ;
  wire \rdata[3]_i_2_n_0 ;
  wire \rdata[4]_i_1_n_0 ;
  wire \rdata[5]_i_1_n_0 ;
  wire \rdata[6]_i_1_n_0 ;
  wire \rdata[7]_i_1_n_0 ;
  wire \rdata[7]_i_2_n_0 ;
  wire \rdata[7]_i_3_n_0 ;
  wire \rdata[8]_i_1_n_0 ;
  wire \rdata[9]_i_1_n_0 ;
  wire \rdata_reg[0]_i_2_n_0 ;
  wire \rdata_reg[1]_i_1_n_0 ;
  wire [1:0]\row_assign_10_1_t_reg_1543_reg[1] ;
  wire [1:0]\row_assign_10_1_t_reg_1543_reg[1]_0 ;
  wire [0:0]row_assign_10_2_t_fu_796_p2;
  wire [0:0]row_assign_10_2_t_fu_796_p2_0;
  wire [31:0]rows_V;
  wire [5:0]s_axi_CONTROL_BUS_ARADDR;
  wire s_axi_CONTROL_BUS_ARVALID;
  wire [5:0]s_axi_CONTROL_BUS_AWADDR;
  wire s_axi_CONTROL_BUS_AWVALID;
  wire s_axi_CONTROL_BUS_BREADY;
  wire s_axi_CONTROL_BUS_BVALID;
  wire [31:0]s_axi_CONTROL_BUS_RDATA;
  wire s_axi_CONTROL_BUS_RREADY;
  wire s_axi_CONTROL_BUS_RVALID;
  wire [31:0]s_axi_CONTROL_BUS_WDATA;
  wire [3:0]s_axi_CONTROL_BUS_WSTRB;
  wire s_axi_CONTROL_BUS_WVALID;
  wire \slt4_reg_944[0]_i_10_n_0 ;
  wire \slt4_reg_944[0]_i_11_n_0 ;
  wire \slt4_reg_944[0]_i_3_n_0 ;
  wire \slt4_reg_944[0]_i_4_n_0 ;
  wire \slt4_reg_944[0]_i_5_n_0 ;
  wire \slt4_reg_944[0]_i_6_n_0 ;
  wire \slt4_reg_944[0]_i_8_n_0 ;
  wire \slt4_reg_944[0]_i_9_n_0 ;
  wire [0:0]\slt4_reg_944_reg[0] ;
  wire \slt4_reg_944_reg[0]_i_1_n_1 ;
  wire \slt4_reg_944_reg[0]_i_1_n_2 ;
  wire \slt4_reg_944_reg[0]_i_1_n_3 ;
  wire \slt4_reg_944_reg[0]_i_2_n_0 ;
  wire \slt4_reg_944_reg[0]_i_2_n_1 ;
  wire \slt4_reg_944_reg[0]_i_2_n_2 ;
  wire \slt4_reg_944_reg[0]_i_2_n_3 ;
  wire \slt5_reg_949[0]_i_10_n_0 ;
  wire \slt5_reg_949[0]_i_11_n_0 ;
  wire \slt5_reg_949[0]_i_13_n_0 ;
  wire \slt5_reg_949[0]_i_14_n_0 ;
  wire \slt5_reg_949[0]_i_15_n_0 ;
  wire \slt5_reg_949[0]_i_16_n_0 ;
  wire \slt5_reg_949[0]_i_21_n_0 ;
  wire \slt5_reg_949[0]_i_22_n_0 ;
  wire \slt5_reg_949[0]_i_23_n_0 ;
  wire \slt5_reg_949[0]_i_24_n_0 ;
  wire \slt5_reg_949[0]_i_3_n_0 ;
  wire \slt5_reg_949[0]_i_4_n_0 ;
  wire \slt5_reg_949[0]_i_5_n_0 ;
  wire \slt5_reg_949[0]_i_6_n_0 ;
  wire \slt5_reg_949[0]_i_8_n_0 ;
  wire \slt5_reg_949[0]_i_9_n_0 ;
  wire \slt5_reg_949_reg[0]_i_12_n_0 ;
  wire \slt5_reg_949_reg[0]_i_12_n_1 ;
  wire \slt5_reg_949_reg[0]_i_12_n_2 ;
  wire \slt5_reg_949_reg[0]_i_12_n_3 ;
  wire \slt5_reg_949_reg[0]_i_1_n_1 ;
  wire \slt5_reg_949_reg[0]_i_1_n_2 ;
  wire \slt5_reg_949_reg[0]_i_1_n_3 ;
  wire [3:0]\slt5_reg_949_reg[0]_i_2_0 ;
  wire \slt5_reg_949_reg[0]_i_2_n_0 ;
  wire \slt5_reg_949_reg[0]_i_2_n_1 ;
  wire \slt5_reg_949_reg[0]_i_2_n_2 ;
  wire \slt5_reg_949_reg[0]_i_2_n_3 ;
  wire [15:0]\slt5_reg_949_reg[0]_i_7_0 ;
  wire [3:0]\slt5_reg_949_reg[0]_i_7_1 ;
  wire \slt5_reg_949_reg[0]_i_7_n_0 ;
  wire \slt5_reg_949_reg[0]_i_7_n_1 ;
  wire \slt5_reg_949_reg[0]_i_7_n_2 ;
  wire \slt5_reg_949_reg[0]_i_7_n_3 ;
  wire \slt6_reg_954[0]_i_10_n_0 ;
  wire \slt6_reg_954[0]_i_11_n_0 ;
  wire \slt6_reg_954[0]_i_3_n_0 ;
  wire \slt6_reg_954[0]_i_4_n_0 ;
  wire \slt6_reg_954[0]_i_5_n_0 ;
  wire \slt6_reg_954[0]_i_6_n_0 ;
  wire \slt6_reg_954[0]_i_8_n_0 ;
  wire \slt6_reg_954[0]_i_9_n_0 ;
  wire [0:0]\slt6_reg_954_reg[0] ;
  wire \slt6_reg_954_reg[0]_i_1_n_1 ;
  wire \slt6_reg_954_reg[0]_i_1_n_2 ;
  wire \slt6_reg_954_reg[0]_i_1_n_3 ;
  wire \slt6_reg_954_reg[0]_i_2_n_0 ;
  wire \slt6_reg_954_reg[0]_i_2_n_1 ;
  wire \slt6_reg_954_reg[0]_i_2_n_2 ;
  wire \slt6_reg_954_reg[0]_i_2_n_3 ;
  wire \slt7_reg_959[0]_i_10_n_0 ;
  wire \slt7_reg_959[0]_i_11_n_0 ;
  wire \slt7_reg_959[0]_i_13_n_0 ;
  wire \slt7_reg_959[0]_i_14_n_0 ;
  wire \slt7_reg_959[0]_i_15_n_0 ;
  wire \slt7_reg_959[0]_i_16_n_0 ;
  wire \slt7_reg_959[0]_i_17_n_0 ;
  wire \slt7_reg_959[0]_i_18_n_0 ;
  wire \slt7_reg_959[0]_i_19_n_0 ;
  wire \slt7_reg_959[0]_i_20_n_0 ;
  wire \slt7_reg_959[0]_i_21_n_0 ;
  wire \slt7_reg_959[0]_i_22_n_0 ;
  wire \slt7_reg_959[0]_i_23_n_0 ;
  wire \slt7_reg_959[0]_i_24_n_0 ;
  wire \slt7_reg_959[0]_i_25_n_0 ;
  wire \slt7_reg_959[0]_i_26_n_0 ;
  wire \slt7_reg_959[0]_i_27_n_0 ;
  wire \slt7_reg_959[0]_i_28_n_0 ;
  wire \slt7_reg_959[0]_i_3_n_0 ;
  wire \slt7_reg_959[0]_i_4_n_0 ;
  wire \slt7_reg_959[0]_i_5_n_0 ;
  wire \slt7_reg_959[0]_i_6_n_0 ;
  wire \slt7_reg_959[0]_i_8_n_0 ;
  wire \slt7_reg_959[0]_i_9_n_0 ;
  wire \slt7_reg_959_reg[0]_i_12_n_0 ;
  wire \slt7_reg_959_reg[0]_i_12_n_1 ;
  wire \slt7_reg_959_reg[0]_i_12_n_2 ;
  wire \slt7_reg_959_reg[0]_i_12_n_3 ;
  wire \slt7_reg_959_reg[0]_i_1_n_1 ;
  wire \slt7_reg_959_reg[0]_i_1_n_2 ;
  wire \slt7_reg_959_reg[0]_i_1_n_3 ;
  wire \slt7_reg_959_reg[0]_i_2_n_0 ;
  wire \slt7_reg_959_reg[0]_i_2_n_1 ;
  wire \slt7_reg_959_reg[0]_i_2_n_2 ;
  wire \slt7_reg_959_reg[0]_i_2_n_3 ;
  wire [15:0]\slt7_reg_959_reg[0]_i_7_0 ;
  wire \slt7_reg_959_reg[0]_i_7_n_0 ;
  wire \slt7_reg_959_reg[0]_i_7_n_1 ;
  wire \slt7_reg_959_reg[0]_i_7_n_2 ;
  wire \slt7_reg_959_reg[0]_i_7_n_3 ;
  wire \slt8_reg_964[0]_i_10_n_0 ;
  wire \slt8_reg_964[0]_i_11_n_0 ;
  wire \slt8_reg_964[0]_i_13_n_0 ;
  wire \slt8_reg_964[0]_i_14_n_0 ;
  wire \slt8_reg_964[0]_i_15_n_0 ;
  wire \slt8_reg_964[0]_i_16_n_0 ;
  wire \slt8_reg_964[0]_i_21_n_0 ;
  wire \slt8_reg_964[0]_i_22_n_0 ;
  wire \slt8_reg_964[0]_i_23_n_0 ;
  wire \slt8_reg_964[0]_i_24_n_0 ;
  wire \slt8_reg_964[0]_i_3_n_0 ;
  wire \slt8_reg_964[0]_i_4_n_0 ;
  wire \slt8_reg_964[0]_i_5_n_0 ;
  wire \slt8_reg_964[0]_i_6_n_0 ;
  wire \slt8_reg_964[0]_i_8_n_0 ;
  wire \slt8_reg_964[0]_i_9_n_0 ;
  wire \slt8_reg_964_reg[0]_i_12_n_0 ;
  wire \slt8_reg_964_reg[0]_i_12_n_1 ;
  wire \slt8_reg_964_reg[0]_i_12_n_2 ;
  wire \slt8_reg_964_reg[0]_i_12_n_3 ;
  wire \slt8_reg_964_reg[0]_i_1_n_1 ;
  wire \slt8_reg_964_reg[0]_i_1_n_2 ;
  wire \slt8_reg_964_reg[0]_i_1_n_3 ;
  wire [3:0]\slt8_reg_964_reg[0]_i_2_0 ;
  wire \slt8_reg_964_reg[0]_i_2_n_0 ;
  wire \slt8_reg_964_reg[0]_i_2_n_1 ;
  wire \slt8_reg_964_reg[0]_i_2_n_2 ;
  wire \slt8_reg_964_reg[0]_i_2_n_3 ;
  wire [15:0]\slt8_reg_964_reg[0]_i_7_0 ;
  wire [3:0]\slt8_reg_964_reg[0]_i_7_1 ;
  wire \slt8_reg_964_reg[0]_i_7_n_0 ;
  wire \slt8_reg_964_reg[0]_i_7_n_1 ;
  wire \slt8_reg_964_reg[0]_i_7_n_2 ;
  wire \slt8_reg_964_reg[0]_i_7_n_3 ;
  wire \t_V_3_reg_176[0]_i_11_n_0 ;
  wire \t_V_3_reg_176[0]_i_12_n_0 ;
  wire \t_V_3_reg_176[0]_i_13_n_0 ;
  wire \t_V_3_reg_176[0]_i_14_n_0 ;
  wire \t_V_3_reg_176[0]_i_15_n_0 ;
  wire \t_V_3_reg_176[0]_i_16_n_0 ;
  wire \t_V_3_reg_176[0]_i_17_n_0 ;
  wire \t_V_3_reg_176[0]_i_18_n_0 ;
  wire \t_V_3_reg_176[0]_i_7_n_0 ;
  wire \t_V_3_reg_176[0]_i_8_n_0 ;
  wire \t_V_3_reg_176[0]_i_9_n_0 ;
  wire [31:0]t_V_3_reg_176_reg;
  wire \t_V_3_reg_176_reg[0]_i_10_n_0 ;
  wire \t_V_3_reg_176_reg[0]_i_10_n_1 ;
  wire \t_V_3_reg_176_reg[0]_i_10_n_2 ;
  wire \t_V_3_reg_176_reg[0]_i_10_n_3 ;
  wire \t_V_3_reg_176_reg[0]_i_4_n_2 ;
  wire \t_V_3_reg_176_reg[0]_i_4_n_3 ;
  wire \t_V_3_reg_176_reg[0]_i_6_n_0 ;
  wire \t_V_3_reg_176_reg[0]_i_6_n_1 ;
  wire \t_V_3_reg_176_reg[0]_i_6_n_2 ;
  wire \t_V_3_reg_176_reg[0]_i_6_n_3 ;
  wire [0:0]\t_V_4_reg_167_reg[9] ;
  wire [1:0]\t_V_reg_309_reg[9] ;
  wire [1:0]\t_V_reg_309_reg[9]_0 ;
  wire [31:0]threshold1;
  wire [31:16]threshold2;
  wire tmp27_fu_634_p2;
  wire \tmp27_reg_969[0]_i_107_n_0 ;
  wire \tmp27_reg_969[0]_i_108_n_0 ;
  wire \tmp27_reg_969[0]_i_109_n_0 ;
  wire \tmp27_reg_969[0]_i_10_n_0 ;
  wire \tmp27_reg_969[0]_i_110_n_0 ;
  wire \tmp27_reg_969[0]_i_115_n_0 ;
  wire \tmp27_reg_969[0]_i_116_n_0 ;
  wire \tmp27_reg_969[0]_i_117_n_0 ;
  wire \tmp27_reg_969[0]_i_118_n_0 ;
  wire \tmp27_reg_969[0]_i_119_n_0 ;
  wire \tmp27_reg_969[0]_i_120_n_0 ;
  wire \tmp27_reg_969[0]_i_121_n_0 ;
  wire \tmp27_reg_969[0]_i_122_n_0 ;
  wire \tmp27_reg_969[0]_i_12_n_0 ;
  wire \tmp27_reg_969[0]_i_13_n_0 ;
  wire \tmp27_reg_969[0]_i_14_n_0 ;
  wire \tmp27_reg_969[0]_i_15_n_0 ;
  wire \tmp27_reg_969[0]_i_17_n_0 ;
  wire \tmp27_reg_969[0]_i_18_n_0 ;
  wire \tmp27_reg_969[0]_i_19_n_0 ;
  wire \tmp27_reg_969[0]_i_20_n_0 ;
  wire \tmp27_reg_969[0]_i_22_n_0 ;
  wire \tmp27_reg_969[0]_i_23_n_0 ;
  wire \tmp27_reg_969[0]_i_24_n_0 ;
  wire \tmp27_reg_969[0]_i_25_n_0 ;
  wire \tmp27_reg_969[0]_i_27_n_0 ;
  wire \tmp27_reg_969[0]_i_28_n_0 ;
  wire \tmp27_reg_969[0]_i_29_n_0 ;
  wire \tmp27_reg_969[0]_i_30_n_0 ;
  wire \tmp27_reg_969[0]_i_32_n_0 ;
  wire \tmp27_reg_969[0]_i_33_n_0 ;
  wire \tmp27_reg_969[0]_i_34_n_0 ;
  wire \tmp27_reg_969[0]_i_35_n_0 ;
  wire \tmp27_reg_969[0]_i_37_n_0 ;
  wire \tmp27_reg_969[0]_i_38_n_0 ;
  wire \tmp27_reg_969[0]_i_39_n_0 ;
  wire \tmp27_reg_969[0]_i_40_n_0 ;
  wire \tmp27_reg_969[0]_i_42_n_0 ;
  wire \tmp27_reg_969[0]_i_43_n_0 ;
  wire \tmp27_reg_969[0]_i_44_n_0 ;
  wire \tmp27_reg_969[0]_i_45_n_0 ;
  wire \tmp27_reg_969[0]_i_47_n_0 ;
  wire \tmp27_reg_969[0]_i_48_n_0 ;
  wire \tmp27_reg_969[0]_i_49_n_0 ;
  wire \tmp27_reg_969[0]_i_50_n_0 ;
  wire \tmp27_reg_969[0]_i_51_n_0 ;
  wire \tmp27_reg_969[0]_i_52_n_0 ;
  wire \tmp27_reg_969[0]_i_53_n_0 ;
  wire \tmp27_reg_969[0]_i_63_n_0 ;
  wire \tmp27_reg_969[0]_i_64_n_0 ;
  wire \tmp27_reg_969[0]_i_65_n_0 ;
  wire \tmp27_reg_969[0]_i_66_n_0 ;
  wire \tmp27_reg_969[0]_i_71_n_0 ;
  wire \tmp27_reg_969[0]_i_72_n_0 ;
  wire \tmp27_reg_969[0]_i_73_n_0 ;
  wire \tmp27_reg_969[0]_i_74_n_0 ;
  wire \tmp27_reg_969[0]_i_75_n_0 ;
  wire \tmp27_reg_969[0]_i_76_n_0 ;
  wire \tmp27_reg_969[0]_i_77_n_0 ;
  wire \tmp27_reg_969[0]_i_78_n_0 ;
  wire \tmp27_reg_969[0]_i_79_n_0 ;
  wire \tmp27_reg_969[0]_i_7_n_0 ;
  wire \tmp27_reg_969[0]_i_80_n_0 ;
  wire \tmp27_reg_969[0]_i_81_n_0 ;
  wire \tmp27_reg_969[0]_i_82_n_0 ;
  wire \tmp27_reg_969[0]_i_83_n_0 ;
  wire \tmp27_reg_969[0]_i_84_n_0 ;
  wire \tmp27_reg_969[0]_i_85_n_0 ;
  wire \tmp27_reg_969[0]_i_86_n_0 ;
  wire \tmp27_reg_969[0]_i_8_n_0 ;
  wire \tmp27_reg_969[0]_i_9_n_0 ;
  wire \tmp27_reg_969_reg[0]_i_11_n_0 ;
  wire \tmp27_reg_969_reg[0]_i_11_n_1 ;
  wire \tmp27_reg_969_reg[0]_i_11_n_2 ;
  wire \tmp27_reg_969_reg[0]_i_11_n_3 ;
  wire [2:0]\tmp27_reg_969_reg[0]_i_16_0 ;
  wire \tmp27_reg_969_reg[0]_i_16_n_0 ;
  wire \tmp27_reg_969_reg[0]_i_16_n_1 ;
  wire \tmp27_reg_969_reg[0]_i_16_n_2 ;
  wire \tmp27_reg_969_reg[0]_i_16_n_3 ;
  wire \tmp27_reg_969_reg[0]_i_21_n_0 ;
  wire \tmp27_reg_969_reg[0]_i_21_n_1 ;
  wire \tmp27_reg_969_reg[0]_i_21_n_2 ;
  wire \tmp27_reg_969_reg[0]_i_21_n_3 ;
  wire [13:0]\tmp27_reg_969_reg[0]_i_26_0 ;
  wire \tmp27_reg_969_reg[0]_i_26_n_0 ;
  wire \tmp27_reg_969_reg[0]_i_26_n_1 ;
  wire \tmp27_reg_969_reg[0]_i_26_n_2 ;
  wire \tmp27_reg_969_reg[0]_i_26_n_3 ;
  wire \tmp27_reg_969_reg[0]_i_2_n_1 ;
  wire \tmp27_reg_969_reg[0]_i_2_n_2 ;
  wire \tmp27_reg_969_reg[0]_i_2_n_3 ;
  wire [13:0]\tmp27_reg_969_reg[0]_i_36_0 ;
  wire [3:0]\tmp27_reg_969_reg[0]_i_36_1 ;
  wire \tmp27_reg_969_reg[0]_i_36_n_0 ;
  wire \tmp27_reg_969_reg[0]_i_36_n_1 ;
  wire \tmp27_reg_969_reg[0]_i_36_n_2 ;
  wire \tmp27_reg_969_reg[0]_i_36_n_3 ;
  wire [0:0]\tmp27_reg_969_reg[0]_i_3_0 ;
  wire \tmp27_reg_969_reg[0]_i_3_n_1 ;
  wire \tmp27_reg_969_reg[0]_i_3_n_2 ;
  wire \tmp27_reg_969_reg[0]_i_3_n_3 ;
  wire \tmp27_reg_969_reg[0]_i_41_n_0 ;
  wire \tmp27_reg_969_reg[0]_i_41_n_1 ;
  wire \tmp27_reg_969_reg[0]_i_41_n_2 ;
  wire \tmp27_reg_969_reg[0]_i_41_n_3 ;
  wire \tmp27_reg_969_reg[0]_i_46_n_0 ;
  wire \tmp27_reg_969_reg[0]_i_46_n_1 ;
  wire \tmp27_reg_969_reg[0]_i_46_n_2 ;
  wire \tmp27_reg_969_reg[0]_i_46_n_3 ;
  wire \tmp27_reg_969_reg[0]_i_4_n_1 ;
  wire \tmp27_reg_969_reg[0]_i_4_n_2 ;
  wire \tmp27_reg_969_reg[0]_i_4_n_3 ;
  wire \tmp27_reg_969_reg[0]_i_5_n_1 ;
  wire \tmp27_reg_969_reg[0]_i_5_n_2 ;
  wire \tmp27_reg_969_reg[0]_i_5_n_3 ;
  wire \tmp27_reg_969_reg[0]_i_62_n_0 ;
  wire \tmp27_reg_969_reg[0]_i_62_n_1 ;
  wire \tmp27_reg_969_reg[0]_i_62_n_2 ;
  wire \tmp27_reg_969_reg[0]_i_62_n_3 ;
  wire \tmp27_reg_969_reg[0]_i_6_n_0 ;
  wire \tmp27_reg_969_reg[0]_i_6_n_1 ;
  wire \tmp27_reg_969_reg[0]_i_6_n_2 ;
  wire \tmp27_reg_969_reg[0]_i_6_n_3 ;
  wire \tmp27_reg_969_reg[0]_i_70_n_0 ;
  wire \tmp27_reg_969_reg[0]_i_70_n_1 ;
  wire \tmp27_reg_969_reg[0]_i_70_n_2 ;
  wire \tmp27_reg_969_reg[0]_i_70_n_3 ;
  wire tmp_103_fu_586_p3;
  wire tmp_103_fu_586_p3_5;
  wire tmp_105_fu_628_p3;
  wire tmp_105_fu_628_p3_4;
  wire tmp_108_fu_665_p3;
  wire tmp_108_fu_665_p3_3;
  wire [0:0]tmp_116_reg_1518;
  wire [0:0]tmp_116_reg_1518_7;
  wire [0:0]\tmp_116_reg_1518_reg[1] ;
  wire [0:0]\tmp_116_reg_1518_reg[1]_0 ;
  wire [0:0]tmp_117_fu_787_p2;
  wire [0:0]tmp_117_fu_787_p2_1;
  wire \tmp_11_reg_877[0]_i_10_n_0 ;
  wire \tmp_11_reg_877[0]_i_11_n_0 ;
  wire \tmp_11_reg_877[0]_i_12_n_0 ;
  wire \tmp_11_reg_877[0]_i_19_n_0 ;
  wire \tmp_11_reg_877[0]_i_20_n_0 ;
  wire \tmp_11_reg_877[0]_i_21_n_0 ;
  wire \tmp_11_reg_877[0]_i_22_n_0 ;
  wire \tmp_11_reg_877[0]_i_29_n_0 ;
  wire \tmp_11_reg_877[0]_i_30_n_0 ;
  wire \tmp_11_reg_877[0]_i_31_n_0 ;
  wire \tmp_11_reg_877[0]_i_32_n_0 ;
  wire \tmp_11_reg_877[0]_i_39_n_0 ;
  wire \tmp_11_reg_877[0]_i_40_n_0 ;
  wire \tmp_11_reg_877[0]_i_41_n_0 ;
  wire \tmp_11_reg_877[0]_i_42_n_0 ;
  wire \tmp_11_reg_877[0]_i_49_n_0 ;
  wire \tmp_11_reg_877[0]_i_50_n_0 ;
  wire \tmp_11_reg_877[0]_i_51_n_0 ;
  wire \tmp_11_reg_877[0]_i_52_n_0 ;
  wire \tmp_11_reg_877[0]_i_59_n_0 ;
  wire \tmp_11_reg_877[0]_i_60_n_0 ;
  wire \tmp_11_reg_877[0]_i_61_n_0 ;
  wire \tmp_11_reg_877[0]_i_62_n_0 ;
  wire \tmp_11_reg_877[0]_i_69_n_0 ;
  wire \tmp_11_reg_877[0]_i_70_n_0 ;
  wire \tmp_11_reg_877[0]_i_71_n_0 ;
  wire \tmp_11_reg_877[0]_i_72_n_0 ;
  wire \tmp_11_reg_877[0]_i_78_n_0 ;
  wire \tmp_11_reg_877[0]_i_79_n_0 ;
  wire \tmp_11_reg_877[0]_i_80_n_0 ;
  wire \tmp_11_reg_877[0]_i_81_n_0 ;
  wire [3:0]\tmp_11_reg_877_reg[0] ;
  wire [3:0]\tmp_11_reg_877_reg[0]_i_13_0 ;
  wire \tmp_11_reg_877_reg[0]_i_13_n_0 ;
  wire \tmp_11_reg_877_reg[0]_i_13_n_1 ;
  wire \tmp_11_reg_877_reg[0]_i_13_n_2 ;
  wire \tmp_11_reg_877_reg[0]_i_13_n_3 ;
  wire \tmp_11_reg_877_reg[0]_i_14_n_0 ;
  wire \tmp_11_reg_877_reg[0]_i_14_n_1 ;
  wire \tmp_11_reg_877_reg[0]_i_14_n_2 ;
  wire \tmp_11_reg_877_reg[0]_i_14_n_3 ;
  wire \tmp_11_reg_877_reg[0]_i_1_n_3 ;
  wire [3:0]\tmp_11_reg_877_reg[0]_i_23_0 ;
  wire \tmp_11_reg_877_reg[0]_i_23_n_0 ;
  wire \tmp_11_reg_877_reg[0]_i_23_n_1 ;
  wire \tmp_11_reg_877_reg[0]_i_23_n_2 ;
  wire \tmp_11_reg_877_reg[0]_i_23_n_3 ;
  wire \tmp_11_reg_877_reg[0]_i_24_n_0 ;
  wire \tmp_11_reg_877_reg[0]_i_24_n_1 ;
  wire \tmp_11_reg_877_reg[0]_i_24_n_2 ;
  wire \tmp_11_reg_877_reg[0]_i_24_n_3 ;
  wire [3:0]\tmp_11_reg_877_reg[0]_i_2_0 ;
  wire \tmp_11_reg_877_reg[0]_i_2_n_0 ;
  wire \tmp_11_reg_877_reg[0]_i_2_n_1 ;
  wire \tmp_11_reg_877_reg[0]_i_2_n_2 ;
  wire \tmp_11_reg_877_reg[0]_i_2_n_3 ;
  wire [3:0]\tmp_11_reg_877_reg[0]_i_33_0 ;
  wire \tmp_11_reg_877_reg[0]_i_33_n_0 ;
  wire \tmp_11_reg_877_reg[0]_i_33_n_1 ;
  wire \tmp_11_reg_877_reg[0]_i_33_n_2 ;
  wire \tmp_11_reg_877_reg[0]_i_33_n_3 ;
  wire \tmp_11_reg_877_reg[0]_i_34_n_0 ;
  wire \tmp_11_reg_877_reg[0]_i_34_n_1 ;
  wire \tmp_11_reg_877_reg[0]_i_34_n_2 ;
  wire \tmp_11_reg_877_reg[0]_i_34_n_3 ;
  wire \tmp_11_reg_877_reg[0]_i_3_n_0 ;
  wire \tmp_11_reg_877_reg[0]_i_3_n_2 ;
  wire \tmp_11_reg_877_reg[0]_i_3_n_3 ;
  wire [3:0]\tmp_11_reg_877_reg[0]_i_43_0 ;
  wire \tmp_11_reg_877_reg[0]_i_43_n_0 ;
  wire \tmp_11_reg_877_reg[0]_i_43_n_1 ;
  wire \tmp_11_reg_877_reg[0]_i_43_n_2 ;
  wire \tmp_11_reg_877_reg[0]_i_43_n_3 ;
  wire \tmp_11_reg_877_reg[0]_i_44_n_0 ;
  wire \tmp_11_reg_877_reg[0]_i_44_n_1 ;
  wire \tmp_11_reg_877_reg[0]_i_44_n_2 ;
  wire \tmp_11_reg_877_reg[0]_i_44_n_3 ;
  wire [3:0]\tmp_11_reg_877_reg[0]_i_4_0 ;
  wire \tmp_11_reg_877_reg[0]_i_4_n_0 ;
  wire \tmp_11_reg_877_reg[0]_i_4_n_1 ;
  wire \tmp_11_reg_877_reg[0]_i_4_n_2 ;
  wire \tmp_11_reg_877_reg[0]_i_4_n_3 ;
  wire [3:0]\tmp_11_reg_877_reg[0]_i_53_0 ;
  wire \tmp_11_reg_877_reg[0]_i_53_n_0 ;
  wire \tmp_11_reg_877_reg[0]_i_53_n_1 ;
  wire \tmp_11_reg_877_reg[0]_i_53_n_2 ;
  wire \tmp_11_reg_877_reg[0]_i_53_n_3 ;
  wire \tmp_11_reg_877_reg[0]_i_54_n_0 ;
  wire \tmp_11_reg_877_reg[0]_i_54_n_1 ;
  wire \tmp_11_reg_877_reg[0]_i_54_n_2 ;
  wire \tmp_11_reg_877_reg[0]_i_54_n_3 ;
  wire \tmp_11_reg_877_reg[0]_i_5_n_0 ;
  wire \tmp_11_reg_877_reg[0]_i_5_n_1 ;
  wire \tmp_11_reg_877_reg[0]_i_5_n_2 ;
  wire \tmp_11_reg_877_reg[0]_i_5_n_3 ;
  wire \tmp_11_reg_877_reg[0]_i_63_n_0 ;
  wire \tmp_11_reg_877_reg[0]_i_63_n_1 ;
  wire \tmp_11_reg_877_reg[0]_i_63_n_2 ;
  wire \tmp_11_reg_877_reg[0]_i_63_n_3 ;
  wire \tmp_11_reg_877_reg[0]_i_64_n_0 ;
  wire \tmp_11_reg_877_reg[0]_i_64_n_1 ;
  wire \tmp_11_reg_877_reg[0]_i_64_n_2 ;
  wire \tmp_11_reg_877_reg[0]_i_64_n_3 ;
  wire tmp_121_reg_1568;
  wire tmp_121_reg_1568_2;
  wire [6:0]\tmp_147_i_i3_reg_381_reg[0] ;
  wire [0:0]\tmp_147_i_i_mid1_reg_376_reg[0] ;
  wire \tmp_147_i_i_mid1_reg_376_reg[0]_0 ;
  wire tmp_216_1_fu_641_p2_carry;
  wire tmp_216_1_fu_641_p2_carry_0;
  wire [8:0]tmp_216_1_fu_641_p2_carry__0;
  wire [8:0]tmp_216_1_fu_641_p2_carry__0_0;
  wire [9:0]tmp_216_2_fu_678_p2_carry__0;
  wire [9:0]tmp_216_2_fu_678_p2_carry__0_0;
  wire \tmp_24_reg_873[0]_i_13_n_0 ;
  wire \tmp_24_reg_873[0]_i_14_n_0 ;
  wire \tmp_24_reg_873[0]_i_15_n_0 ;
  wire \tmp_24_reg_873[0]_i_16_n_0 ;
  wire \tmp_24_reg_873[0]_i_22_n_0 ;
  wire \tmp_24_reg_873[0]_i_23_n_0 ;
  wire \tmp_24_reg_873[0]_i_24_n_0 ;
  wire \tmp_24_reg_873[0]_i_25_n_0 ;
  wire \tmp_24_reg_873[0]_i_30_n_0 ;
  wire \tmp_24_reg_873[0]_i_31_n_0 ;
  wire \tmp_24_reg_873[0]_i_32_n_0 ;
  wire \tmp_24_reg_873[0]_i_33_n_0 ;
  wire \tmp_24_reg_873[0]_i_4_n_0 ;
  wire \tmp_24_reg_873[0]_i_5_n_0 ;
  wire \tmp_24_reg_873[0]_i_6_n_0 ;
  wire \tmp_24_reg_873[0]_i_7_n_0 ;
  wire [3:0]\tmp_24_reg_873_reg[0] ;
  wire [3:0]\tmp_24_reg_873_reg[0]_i_12_0 ;
  wire \tmp_24_reg_873_reg[0]_i_12_n_0 ;
  wire \tmp_24_reg_873_reg[0]_i_12_n_1 ;
  wire \tmp_24_reg_873_reg[0]_i_12_n_2 ;
  wire \tmp_24_reg_873_reg[0]_i_12_n_3 ;
  wire \tmp_24_reg_873_reg[0]_i_21_n_0 ;
  wire \tmp_24_reg_873_reg[0]_i_21_n_1 ;
  wire \tmp_24_reg_873_reg[0]_i_21_n_2 ;
  wire \tmp_24_reg_873_reg[0]_i_21_n_3 ;
  wire [31:0]\tmp_24_reg_873_reg[0]_i_2_0 ;
  wire [3:0]\tmp_24_reg_873_reg[0]_i_2_1 ;
  wire \tmp_24_reg_873_reg[0]_i_2_n_1 ;
  wire \tmp_24_reg_873_reg[0]_i_2_n_2 ;
  wire \tmp_24_reg_873_reg[0]_i_2_n_3 ;
  wire [3:0]\tmp_24_reg_873_reg[0]_i_3_0 ;
  wire \tmp_24_reg_873_reg[0]_i_3_n_0 ;
  wire \tmp_24_reg_873_reg[0]_i_3_n_1 ;
  wire \tmp_24_reg_873_reg[0]_i_3_n_2 ;
  wire \tmp_24_reg_873_reg[0]_i_3_n_3 ;
  wire \tmp_27_reg_888[0]_i_11_n_0 ;
  wire \tmp_27_reg_888[0]_i_12_n_0 ;
  wire \tmp_27_reg_888[0]_i_13_n_0 ;
  wire \tmp_27_reg_888[0]_i_20_n_0 ;
  wire \tmp_27_reg_888[0]_i_21_n_0 ;
  wire \tmp_27_reg_888[0]_i_22_n_0 ;
  wire \tmp_27_reg_888[0]_i_23_n_0 ;
  wire \tmp_27_reg_888[0]_i_30_n_0 ;
  wire \tmp_27_reg_888[0]_i_31_n_0 ;
  wire \tmp_27_reg_888[0]_i_32_n_0 ;
  wire \tmp_27_reg_888[0]_i_33_n_0 ;
  wire \tmp_27_reg_888[0]_i_40_n_0 ;
  wire \tmp_27_reg_888[0]_i_41_n_0 ;
  wire \tmp_27_reg_888[0]_i_42_n_0 ;
  wire \tmp_27_reg_888[0]_i_43_n_0 ;
  wire \tmp_27_reg_888[0]_i_50_n_0 ;
  wire \tmp_27_reg_888[0]_i_51_n_0 ;
  wire \tmp_27_reg_888[0]_i_52_n_0 ;
  wire \tmp_27_reg_888[0]_i_53_n_0 ;
  wire \tmp_27_reg_888[0]_i_60_n_0 ;
  wire \tmp_27_reg_888[0]_i_61_n_0 ;
  wire \tmp_27_reg_888[0]_i_62_n_0 ;
  wire \tmp_27_reg_888[0]_i_63_n_0 ;
  wire \tmp_27_reg_888[0]_i_70_n_0 ;
  wire \tmp_27_reg_888[0]_i_71_n_0 ;
  wire \tmp_27_reg_888[0]_i_72_n_0 ;
  wire \tmp_27_reg_888[0]_i_73_n_0 ;
  wire \tmp_27_reg_888[0]_i_79_n_0 ;
  wire \tmp_27_reg_888[0]_i_80_n_0 ;
  wire \tmp_27_reg_888[0]_i_81_n_0 ;
  wire \tmp_27_reg_888[0]_i_82_n_0 ;
  wire \tmp_27_reg_888_reg[0]_i_15_n_0 ;
  wire \tmp_27_reg_888_reg[0]_i_15_n_1 ;
  wire \tmp_27_reg_888_reg[0]_i_15_n_2 ;
  wire \tmp_27_reg_888_reg[0]_i_15_n_3 ;
  wire \tmp_27_reg_888_reg[0]_i_25_n_0 ;
  wire \tmp_27_reg_888_reg[0]_i_25_n_1 ;
  wire \tmp_27_reg_888_reg[0]_i_25_n_2 ;
  wire \tmp_27_reg_888_reg[0]_i_25_n_3 ;
  wire \tmp_27_reg_888_reg[0]_i_35_n_0 ;
  wire \tmp_27_reg_888_reg[0]_i_35_n_1 ;
  wire \tmp_27_reg_888_reg[0]_i_35_n_2 ;
  wire \tmp_27_reg_888_reg[0]_i_35_n_3 ;
  wire \tmp_27_reg_888_reg[0]_i_45_n_0 ;
  wire \tmp_27_reg_888_reg[0]_i_45_n_1 ;
  wire \tmp_27_reg_888_reg[0]_i_45_n_2 ;
  wire \tmp_27_reg_888_reg[0]_i_45_n_3 ;
  wire \tmp_27_reg_888_reg[0]_i_4_n_2 ;
  wire \tmp_27_reg_888_reg[0]_i_4_n_3 ;
  wire \tmp_27_reg_888_reg[0]_i_55_n_0 ;
  wire \tmp_27_reg_888_reg[0]_i_55_n_1 ;
  wire \tmp_27_reg_888_reg[0]_i_55_n_2 ;
  wire \tmp_27_reg_888_reg[0]_i_55_n_3 ;
  wire \tmp_27_reg_888_reg[0]_i_65_n_0 ;
  wire \tmp_27_reg_888_reg[0]_i_65_n_1 ;
  wire \tmp_27_reg_888_reg[0]_i_65_n_2 ;
  wire \tmp_27_reg_888_reg[0]_i_65_n_3 ;
  wire \tmp_27_reg_888_reg[0]_i_6_n_0 ;
  wire \tmp_27_reg_888_reg[0]_i_6_n_1 ;
  wire \tmp_27_reg_888_reg[0]_i_6_n_2 ;
  wire \tmp_27_reg_888_reg[0]_i_6_n_3 ;
  wire [0:0]\tmp_30_reg_902[0]_i_63 ;
  wire \tmp_37_reg_939[0]_i_10_n_0 ;
  wire \tmp_37_reg_939[0]_i_12_n_0 ;
  wire \tmp_37_reg_939[0]_i_13_n_0 ;
  wire \tmp_37_reg_939[0]_i_14_n_0 ;
  wire \tmp_37_reg_939[0]_i_15_n_0 ;
  wire \tmp_37_reg_939[0]_i_16_n_0 ;
  wire \tmp_37_reg_939[0]_i_17_n_0 ;
  wire \tmp_37_reg_939[0]_i_18_n_0 ;
  wire \tmp_37_reg_939[0]_i_19_n_0 ;
  wire \tmp_37_reg_939[0]_i_21_n_0 ;
  wire \tmp_37_reg_939[0]_i_22_n_0 ;
  wire \tmp_37_reg_939[0]_i_23_n_0 ;
  wire \tmp_37_reg_939[0]_i_24_n_0 ;
  wire \tmp_37_reg_939[0]_i_25_n_0 ;
  wire \tmp_37_reg_939[0]_i_26_n_0 ;
  wire \tmp_37_reg_939[0]_i_27_n_0 ;
  wire \tmp_37_reg_939[0]_i_28_n_0 ;
  wire \tmp_37_reg_939[0]_i_29_n_0 ;
  wire \tmp_37_reg_939[0]_i_30_n_0 ;
  wire \tmp_37_reg_939[0]_i_31_n_0 ;
  wire \tmp_37_reg_939[0]_i_32_n_0 ;
  wire \tmp_37_reg_939[0]_i_33_n_0 ;
  wire \tmp_37_reg_939[0]_i_34_n_0 ;
  wire \tmp_37_reg_939[0]_i_35_n_0 ;
  wire \tmp_37_reg_939[0]_i_36_n_0 ;
  wire \tmp_37_reg_939[0]_i_3_n_0 ;
  wire \tmp_37_reg_939[0]_i_4_n_0 ;
  wire \tmp_37_reg_939[0]_i_5_n_0 ;
  wire \tmp_37_reg_939[0]_i_6_n_0 ;
  wire \tmp_37_reg_939[0]_i_7_n_0 ;
  wire \tmp_37_reg_939[0]_i_8_n_0 ;
  wire \tmp_37_reg_939[0]_i_9_n_0 ;
  wire [15:0]\tmp_37_reg_939_reg[0]_i_11_0 ;
  wire \tmp_37_reg_939_reg[0]_i_11_n_0 ;
  wire \tmp_37_reg_939_reg[0]_i_11_n_1 ;
  wire \tmp_37_reg_939_reg[0]_i_11_n_2 ;
  wire \tmp_37_reg_939_reg[0]_i_11_n_3 ;
  wire \tmp_37_reg_939_reg[0]_i_1_n_1 ;
  wire \tmp_37_reg_939_reg[0]_i_1_n_2 ;
  wire \tmp_37_reg_939_reg[0]_i_1_n_3 ;
  wire \tmp_37_reg_939_reg[0]_i_20_n_0 ;
  wire \tmp_37_reg_939_reg[0]_i_20_n_1 ;
  wire \tmp_37_reg_939_reg[0]_i_20_n_2 ;
  wire \tmp_37_reg_939_reg[0]_i_20_n_3 ;
  wire \tmp_37_reg_939_reg[0]_i_2_n_0 ;
  wire \tmp_37_reg_939_reg[0]_i_2_n_1 ;
  wire \tmp_37_reg_939_reg[0]_i_2_n_2 ;
  wire \tmp_37_reg_939_reg[0]_i_2_n_3 ;
  wire [30:0]tmp_4_fu_275_p2;
  wire [9:0]\tmp_61_reg_1457_reg[0] ;
  wire [9:0]tmp_65_fu_880_p2_carry__0;
  wire [9:0]tmp_65_fu_880_p2_carry__0_0;
  wire tmp_67_fu_893_p2_carry;
  wire tmp_67_fu_893_p2_carry_0;
  wire tmp_67_fu_893_p2_carry_1;
  wire tmp_67_fu_893_p2_carry_10;
  wire tmp_67_fu_893_p2_carry_11;
  wire tmp_67_fu_893_p2_carry_12;
  wire tmp_67_fu_893_p2_carry_13;
  wire tmp_67_fu_893_p2_carry_14;
  wire tmp_67_fu_893_p2_carry_2;
  wire tmp_67_fu_893_p2_carry_3;
  wire tmp_67_fu_893_p2_carry_4;
  wire tmp_67_fu_893_p2_carry_5;
  wire tmp_67_fu_893_p2_carry_6;
  wire tmp_67_fu_893_p2_carry_7;
  wire tmp_67_fu_893_p2_carry_8;
  wire tmp_67_fu_893_p2_carry_9;
  wire tmp_67_fu_893_p2_carry__0;
  wire tmp_67_fu_893_p2_carry__0_0;
  wire [0:0]tmp_67_fu_893_p2_carry__0_1;
  wire tmp_67_fu_893_p2_carry__0_2;
  wire tmp_67_fu_893_p2_carry__0_3;
  wire [0:0]tmp_67_fu_893_p2_carry__0_4;
  wire [0:0]tmp_70_fu_599_p2_carry;
  wire [0:0]tmp_70_fu_599_p2_carry_0;
  wire [8:0]tmp_70_fu_599_p2_carry__0;
  wire [8:0]tmp_70_fu_599_p2_carry__0_0;
  wire [0:0]\tmp_77_reg_1523_reg[1] ;
  wire [0:0]\tmp_77_reg_1523_reg[1]_0 ;
  wire \tmp_7_reg_826[0]_i_13_n_0 ;
  wire \tmp_7_reg_826[0]_i_14_n_0 ;
  wire \tmp_7_reg_826[0]_i_15_n_0 ;
  wire \tmp_7_reg_826[0]_i_16_n_0 ;
  wire \tmp_7_reg_826[0]_i_22_n_0 ;
  wire \tmp_7_reg_826[0]_i_23_n_0 ;
  wire \tmp_7_reg_826[0]_i_24_n_0 ;
  wire \tmp_7_reg_826[0]_i_25_n_0 ;
  wire \tmp_7_reg_826[0]_i_30_n_0 ;
  wire \tmp_7_reg_826[0]_i_31_n_0 ;
  wire \tmp_7_reg_826[0]_i_32_n_0 ;
  wire \tmp_7_reg_826[0]_i_33_n_0 ;
  wire \tmp_7_reg_826[0]_i_4_n_0 ;
  wire \tmp_7_reg_826[0]_i_5_n_0 ;
  wire \tmp_7_reg_826[0]_i_6_n_0 ;
  wire \tmp_7_reg_826[0]_i_7_n_0 ;
  wire [3:0]\tmp_7_reg_826_reg[0] ;
  wire [3:0]\tmp_7_reg_826_reg[0]_i_12_0 ;
  wire \tmp_7_reg_826_reg[0]_i_12_n_0 ;
  wire \tmp_7_reg_826_reg[0]_i_12_n_1 ;
  wire \tmp_7_reg_826_reg[0]_i_12_n_2 ;
  wire \tmp_7_reg_826_reg[0]_i_12_n_3 ;
  wire \tmp_7_reg_826_reg[0]_i_21_n_0 ;
  wire \tmp_7_reg_826_reg[0]_i_21_n_1 ;
  wire \tmp_7_reg_826_reg[0]_i_21_n_2 ;
  wire \tmp_7_reg_826_reg[0]_i_21_n_3 ;
  wire [31:0]\tmp_7_reg_826_reg[0]_i_2_0 ;
  wire [3:0]\tmp_7_reg_826_reg[0]_i_2_1 ;
  wire \tmp_7_reg_826_reg[0]_i_2_n_1 ;
  wire \tmp_7_reg_826_reg[0]_i_2_n_2 ;
  wire \tmp_7_reg_826_reg[0]_i_2_n_3 ;
  wire [3:0]\tmp_7_reg_826_reg[0]_i_3_0 ;
  wire \tmp_7_reg_826_reg[0]_i_3_n_0 ;
  wire \tmp_7_reg_826_reg[0]_i_3_n_1 ;
  wire \tmp_7_reg_826_reg[0]_i_3_n_2 ;
  wire \tmp_7_reg_826_reg[0]_i_3_n_3 ;
  wire [1:0]tmp_80_reg_1528;
  wire [1:0]tmp_80_reg_1528_6;
  wire [30:0]tmp_s_fu_285_p2;
  wire \tmp_s_reg_841[0]_i_11_n_0 ;
  wire \tmp_s_reg_841[0]_i_12_n_0 ;
  wire \tmp_s_reg_841[0]_i_13_n_0 ;
  wire \tmp_s_reg_841[0]_i_20_n_0 ;
  wire \tmp_s_reg_841[0]_i_21_n_0 ;
  wire \tmp_s_reg_841[0]_i_22_n_0 ;
  wire \tmp_s_reg_841[0]_i_23_n_0 ;
  wire \tmp_s_reg_841[0]_i_30_n_0 ;
  wire \tmp_s_reg_841[0]_i_31_n_0 ;
  wire \tmp_s_reg_841[0]_i_32_n_0 ;
  wire \tmp_s_reg_841[0]_i_33_n_0 ;
  wire \tmp_s_reg_841[0]_i_40_n_0 ;
  wire \tmp_s_reg_841[0]_i_41_n_0 ;
  wire \tmp_s_reg_841[0]_i_42_n_0 ;
  wire \tmp_s_reg_841[0]_i_43_n_0 ;
  wire \tmp_s_reg_841[0]_i_50_n_0 ;
  wire \tmp_s_reg_841[0]_i_51_n_0 ;
  wire \tmp_s_reg_841[0]_i_52_n_0 ;
  wire \tmp_s_reg_841[0]_i_53_n_0 ;
  wire \tmp_s_reg_841[0]_i_60_n_0 ;
  wire \tmp_s_reg_841[0]_i_61_n_0 ;
  wire \tmp_s_reg_841[0]_i_62_n_0 ;
  wire \tmp_s_reg_841[0]_i_63_n_0 ;
  wire \tmp_s_reg_841[0]_i_70_n_0 ;
  wire \tmp_s_reg_841[0]_i_71_n_0 ;
  wire \tmp_s_reg_841[0]_i_72_n_0 ;
  wire \tmp_s_reg_841[0]_i_73_n_0 ;
  wire \tmp_s_reg_841[0]_i_74_n_0 ;
  wire \tmp_s_reg_841[0]_i_78_n_0 ;
  wire \tmp_s_reg_841[0]_i_79_n_0 ;
  wire \tmp_s_reg_841[0]_i_80_n_0 ;
  wire \tmp_s_reg_841[0]_i_81_n_0 ;
  wire \tmp_s_reg_841[0]_i_82_n_0 ;
  wire [3:0]\tmp_s_reg_841_reg[0] ;
  wire [3:0]\tmp_s_reg_841_reg[0]_i_14_0 ;
  wire \tmp_s_reg_841_reg[0]_i_14_n_0 ;
  wire \tmp_s_reg_841_reg[0]_i_14_n_1 ;
  wire \tmp_s_reg_841_reg[0]_i_14_n_2 ;
  wire \tmp_s_reg_841_reg[0]_i_14_n_3 ;
  wire \tmp_s_reg_841_reg[0]_i_15_n_0 ;
  wire \tmp_s_reg_841_reg[0]_i_15_n_1 ;
  wire \tmp_s_reg_841_reg[0]_i_15_n_2 ;
  wire \tmp_s_reg_841_reg[0]_i_15_n_3 ;
  wire [3:0]\tmp_s_reg_841_reg[0]_i_24_0 ;
  wire \tmp_s_reg_841_reg[0]_i_24_n_0 ;
  wire \tmp_s_reg_841_reg[0]_i_24_n_1 ;
  wire \tmp_s_reg_841_reg[0]_i_24_n_2 ;
  wire \tmp_s_reg_841_reg[0]_i_24_n_3 ;
  wire \tmp_s_reg_841_reg[0]_i_25_n_0 ;
  wire \tmp_s_reg_841_reg[0]_i_25_n_1 ;
  wire \tmp_s_reg_841_reg[0]_i_25_n_2 ;
  wire \tmp_s_reg_841_reg[0]_i_25_n_3 ;
  wire \tmp_s_reg_841_reg[0]_i_2_n_3 ;
  wire [3:0]\tmp_s_reg_841_reg[0]_i_34_0 ;
  wire \tmp_s_reg_841_reg[0]_i_34_n_0 ;
  wire \tmp_s_reg_841_reg[0]_i_34_n_1 ;
  wire \tmp_s_reg_841_reg[0]_i_34_n_2 ;
  wire \tmp_s_reg_841_reg[0]_i_34_n_3 ;
  wire \tmp_s_reg_841_reg[0]_i_35_n_0 ;
  wire \tmp_s_reg_841_reg[0]_i_35_n_1 ;
  wire \tmp_s_reg_841_reg[0]_i_35_n_2 ;
  wire \tmp_s_reg_841_reg[0]_i_35_n_3 ;
  wire [3:0]\tmp_s_reg_841_reg[0]_i_3_0 ;
  wire \tmp_s_reg_841_reg[0]_i_3_n_0 ;
  wire \tmp_s_reg_841_reg[0]_i_3_n_1 ;
  wire \tmp_s_reg_841_reg[0]_i_3_n_2 ;
  wire \tmp_s_reg_841_reg[0]_i_3_n_3 ;
  wire [3:0]\tmp_s_reg_841_reg[0]_i_44_0 ;
  wire \tmp_s_reg_841_reg[0]_i_44_n_0 ;
  wire \tmp_s_reg_841_reg[0]_i_44_n_1 ;
  wire \tmp_s_reg_841_reg[0]_i_44_n_2 ;
  wire \tmp_s_reg_841_reg[0]_i_44_n_3 ;
  wire \tmp_s_reg_841_reg[0]_i_45_n_0 ;
  wire \tmp_s_reg_841_reg[0]_i_45_n_1 ;
  wire \tmp_s_reg_841_reg[0]_i_45_n_2 ;
  wire \tmp_s_reg_841_reg[0]_i_45_n_3 ;
  wire \tmp_s_reg_841_reg[0]_i_4_n_0 ;
  wire \tmp_s_reg_841_reg[0]_i_4_n_2 ;
  wire \tmp_s_reg_841_reg[0]_i_4_n_3 ;
  wire [2:0]\tmp_s_reg_841_reg[0]_i_54_0 ;
  wire \tmp_s_reg_841_reg[0]_i_54_n_0 ;
  wire \tmp_s_reg_841_reg[0]_i_54_n_1 ;
  wire \tmp_s_reg_841_reg[0]_i_54_n_2 ;
  wire \tmp_s_reg_841_reg[0]_i_54_n_3 ;
  wire \tmp_s_reg_841_reg[0]_i_55_n_0 ;
  wire \tmp_s_reg_841_reg[0]_i_55_n_1 ;
  wire \tmp_s_reg_841_reg[0]_i_55_n_2 ;
  wire \tmp_s_reg_841_reg[0]_i_55_n_3 ;
  wire [3:0]\tmp_s_reg_841_reg[0]_i_5_0 ;
  wire \tmp_s_reg_841_reg[0]_i_5_n_0 ;
  wire \tmp_s_reg_841_reg[0]_i_5_n_1 ;
  wire \tmp_s_reg_841_reg[0]_i_5_n_2 ;
  wire \tmp_s_reg_841_reg[0]_i_5_n_3 ;
  wire \tmp_s_reg_841_reg[0]_i_64_n_0 ;
  wire \tmp_s_reg_841_reg[0]_i_64_n_1 ;
  wire \tmp_s_reg_841_reg[0]_i_64_n_2 ;
  wire \tmp_s_reg_841_reg[0]_i_64_n_3 ;
  wire \tmp_s_reg_841_reg[0]_i_65_n_0 ;
  wire \tmp_s_reg_841_reg[0]_i_65_n_1 ;
  wire \tmp_s_reg_841_reg[0]_i_65_n_2 ;
  wire \tmp_s_reg_841_reg[0]_i_65_n_3 ;
  wire \tmp_s_reg_841_reg[0]_i_6_n_0 ;
  wire \tmp_s_reg_841_reg[0]_i_6_n_1 ;
  wire \tmp_s_reg_841_reg[0]_i_6_n_2 ;
  wire \tmp_s_reg_841_reg[0]_i_6_n_3 ;
  wire waddr;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;
  wire \waddr_reg_n_0_[4] ;
  wire \waddr_reg_n_0_[5] ;
  wire [3:3]\NLW_ap_CS_fsm_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[0]_i_7_O_UNCONNECTED ;
  wire [2:2]\NLW_or_cond6_reg_924_reg[0]_i_6_CO_UNCONNECTED ;
  wire [3:3]\NLW_or_cond6_reg_924_reg[0]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_slt4_reg_944_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_slt4_reg_944_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_slt5_reg_949_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_slt5_reg_949_reg[0]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_slt5_reg_949_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_slt5_reg_949_reg[0]_i_7_O_UNCONNECTED ;
  wire [3:0]\NLW_slt6_reg_954_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_slt6_reg_954_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_slt7_reg_959_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_slt7_reg_959_reg[0]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_slt7_reg_959_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_slt7_reg_959_reg[0]_i_7_O_UNCONNECTED ;
  wire [3:0]\NLW_slt8_reg_964_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_slt8_reg_964_reg[0]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_slt8_reg_964_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_slt8_reg_964_reg[0]_i_7_O_UNCONNECTED ;
  wire [3:0]\NLW_t_V_3_reg_176_reg[0]_i_10_O_UNCONNECTED ;
  wire [3:3]\NLW_t_V_3_reg_176_reg[0]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_t_V_3_reg_176_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_t_V_3_reg_176_reg[0]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp27_reg_969_reg[0]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp27_reg_969_reg[0]_i_16_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp27_reg_969_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp27_reg_969_reg[0]_i_21_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp27_reg_969_reg[0]_i_26_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp27_reg_969_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp27_reg_969_reg[0]_i_36_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp27_reg_969_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp27_reg_969_reg[0]_i_41_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp27_reg_969_reg[0]_i_46_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp27_reg_969_reg[0]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp27_reg_969_reg[0]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp27_reg_969_reg[0]_i_62_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp27_reg_969_reg[0]_i_70_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_11_reg_877_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_11_reg_877_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_11_reg_877_reg[0]_i_13_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_11_reg_877_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_11_reg_877_reg[0]_i_23_O_UNCONNECTED ;
  wire [2:2]\NLW_tmp_11_reg_877_reg[0]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp_11_reg_877_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_11_reg_877_reg[0]_i_33_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_11_reg_877_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_11_reg_877_reg[0]_i_43_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_11_reg_877_reg[0]_i_53_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_11_reg_877_reg[0]_i_63_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_24_reg_873_reg[0]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_24_reg_873_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_24_reg_873_reg[0]_i_21_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_24_reg_873_reg[0]_i_3_O_UNCONNECTED ;
  wire [2:2]\NLW_tmp_27_reg_888_reg[0]_i_4_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp_27_reg_888_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_37_reg_939_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_37_reg_939_reg[0]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_37_reg_939_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_37_reg_939_reg[0]_i_20_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_7_reg_826_reg[0]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_7_reg_826_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_7_reg_826_reg[0]_i_21_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_7_reg_826_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_s_reg_841_reg[0]_i_14_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_s_reg_841_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_s_reg_841_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_s_reg_841_reg[0]_i_24_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_s_reg_841_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_s_reg_841_reg[0]_i_34_O_UNCONNECTED ;
  wire [2:2]\NLW_tmp_s_reg_841_reg[0]_i_4_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp_s_reg_841_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_s_reg_841_reg[0]_i_44_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_s_reg_841_reg[0]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_s_reg_841_reg[0]_i_54_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_s_reg_841_reg[0]_i_64_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT4 #(
    .INIT(16'hF747)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_CONTROL_BUS_RVALID),
        .I3(s_axi_CONTROL_BUS_RREADY),
        .O(\FSM_onehot_rstate[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_CONTROL_BUS_RREADY),
        .I3(s_axi_CONTROL_BUS_RVALID),
        .O(\FSM_onehot_rstate[2]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(AXI_LITE_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_0 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(AXI_LITE_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RVALID),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h888BFF8B)) 
    \FSM_onehot_wstate[1]_i_2 
       (.I0(s_axi_CONTROL_BUS_BREADY),
        .I1(s_axi_CONTROL_BUS_BVALID),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(\FSM_onehot_wstate_reg[1]_0 ),
        .I4(s_axi_CONTROL_BUS_AWVALID),
        .O(\FSM_onehot_wstate[1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(s_axi_CONTROL_BUS_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_CONTROL_BUS_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_CONTROL_BUS_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_CONTROL_BUS_BREADY),
        .I3(s_axi_CONTROL_BUS_BVALID),
        .O(\FSM_onehot_wstate[3]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(AXI_LITE_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_2_n_0 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(AXI_LITE_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_0 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(AXI_LITE_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_BVALID),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[0]_i_10 
       (.I0(rows_V[17]),
        .I1(\ap_CS_fsm_reg[0]_i_2_0 [17]),
        .I2(rows_V[16]),
        .I3(\ap_CS_fsm_reg[0]_i_2_0 [16]),
        .I4(\ap_CS_fsm_reg[0]_i_2_0 [15]),
        .I5(rows_V[15]),
        .O(\ap_CS_fsm[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[0]_i_11 
       (.I0(rows_V[14]),
        .I1(\ap_CS_fsm_reg[0]_i_2_0 [14]),
        .I2(rows_V[13]),
        .I3(\ap_CS_fsm_reg[0]_i_2_0 [13]),
        .I4(\ap_CS_fsm_reg[0]_i_2_0 [12]),
        .I5(rows_V[12]),
        .O(\ap_CS_fsm[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[0]_i_12 
       (.I0(rows_V[11]),
        .I1(\ap_CS_fsm_reg[0]_i_2_0 [11]),
        .I2(rows_V[10]),
        .I3(\ap_CS_fsm_reg[0]_i_2_0 [10]),
        .I4(\ap_CS_fsm_reg[0]_i_2_0 [9]),
        .I5(rows_V[9]),
        .O(\ap_CS_fsm[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[0]_i_13 
       (.I0(rows_V[8]),
        .I1(\ap_CS_fsm_reg[0]_i_2_0 [8]),
        .I2(rows_V[7]),
        .I3(\ap_CS_fsm_reg[0]_i_2_0 [7]),
        .I4(\ap_CS_fsm_reg[0]_i_2_0 [6]),
        .I5(rows_V[6]),
        .O(\ap_CS_fsm[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[0]_i_14 
       (.I0(rows_V[5]),
        .I1(\ap_CS_fsm_reg[0]_i_2_0 [5]),
        .I2(rows_V[4]),
        .I3(\ap_CS_fsm_reg[0]_i_2_0 [4]),
        .I4(\ap_CS_fsm_reg[0]_i_2_0 [3]),
        .I5(rows_V[3]),
        .O(\ap_CS_fsm[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[0]_i_15 
       (.I0(rows_V[2]),
        .I1(\ap_CS_fsm_reg[0]_i_2_0 [2]),
        .I2(rows_V[1]),
        .I3(\ap_CS_fsm_reg[0]_i_2_0 [1]),
        .I4(\ap_CS_fsm_reg[0]_i_2_0 [0]),
        .I5(rows_V[0]),
        .O(\ap_CS_fsm[0]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[0]_i_4 
       (.I0(rows_V[31]),
        .I1(\ap_CS_fsm_reg[0]_i_2_0 [31]),
        .I2(rows_V[30]),
        .I3(\ap_CS_fsm_reg[0]_i_2_0 [30]),
        .O(\ap_CS_fsm[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[0]_i_5 
       (.I0(rows_V[29]),
        .I1(\ap_CS_fsm_reg[0]_i_2_0 [29]),
        .I2(rows_V[28]),
        .I3(\ap_CS_fsm_reg[0]_i_2_0 [28]),
        .I4(\ap_CS_fsm_reg[0]_i_2_0 [27]),
        .I5(rows_V[27]),
        .O(\ap_CS_fsm[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[0]_i_6 
       (.I0(rows_V[26]),
        .I1(\ap_CS_fsm_reg[0]_i_2_0 [26]),
        .I2(rows_V[25]),
        .I3(\ap_CS_fsm_reg[0]_i_2_0 [25]),
        .I4(\ap_CS_fsm_reg[0]_i_2_0 [24]),
        .I5(rows_V[24]),
        .O(\ap_CS_fsm[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[0]_i_8 
       (.I0(rows_V[23]),
        .I1(\ap_CS_fsm_reg[0]_i_2_0 [23]),
        .I2(rows_V[22]),
        .I3(\ap_CS_fsm_reg[0]_i_2_0 [22]),
        .I4(\ap_CS_fsm_reg[0]_i_2_0 [21]),
        .I5(rows_V[21]),
        .O(\ap_CS_fsm[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[0]_i_9 
       (.I0(rows_V[20]),
        .I1(\ap_CS_fsm_reg[0]_i_2_0 [20]),
        .I2(rows_V[19]),
        .I3(\ap_CS_fsm_reg[0]_i_2_0 [19]),
        .I4(\ap_CS_fsm_reg[0]_i_2_0 [18]),
        .I5(rows_V[18]),
        .O(\ap_CS_fsm[0]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \ap_CS_fsm[2]_i_2__0 
       (.I0(CO),
        .I1(\ap_CS_fsm_reg[2] ),
        .O(\ap_CS_fsm_reg[1] ));
  LUT5 #(
    .INIT(32'h09000009)) 
    \ap_CS_fsm[2]_i_3 
       (.I0(\ap_CS_fsm_reg[2]_i_2 [0]),
        .I1(rows_V[9]),
        .I2(rows_V[11]),
        .I3(rows_V[10]),
        .I4(\ap_CS_fsm_reg[2]_i_2 [1]),
        .O(S));
  LUT5 #(
    .INIT(32'h09000009)) 
    \ap_CS_fsm[3]_i_4 
       (.I0(\ap_CS_fsm_reg[3]_i_2 [0]),
        .I1(cols_V[9]),
        .I2(cols_V[11]),
        .I3(cols_V[10]),
        .I4(\ap_CS_fsm_reg[3]_i_2 [1]),
        .O(\t_V_4_reg_167_reg[9] ));
  CARRY4 \ap_CS_fsm_reg[0]_i_2 
       (.CI(\ap_CS_fsm_reg[0]_i_3_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[0]_i_2_CO_UNCONNECTED [3],CO,\ap_CS_fsm_reg[0]_i_2_n_2 ,\ap_CS_fsm_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,\ap_CS_fsm[0]_i_4_n_0 ,\ap_CS_fsm[0]_i_5_n_0 ,\ap_CS_fsm[0]_i_6_n_0 }));
  CARRY4 \ap_CS_fsm_reg[0]_i_3 
       (.CI(\ap_CS_fsm_reg[0]_i_7_n_0 ),
        .CO({\ap_CS_fsm_reg[0]_i_3_n_0 ,\ap_CS_fsm_reg[0]_i_3_n_1 ,\ap_CS_fsm_reg[0]_i_3_n_2 ,\ap_CS_fsm_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[0]_i_8_n_0 ,\ap_CS_fsm[0]_i_9_n_0 ,\ap_CS_fsm[0]_i_10_n_0 ,\ap_CS_fsm[0]_i_11_n_0 }));
  CARRY4 \ap_CS_fsm_reg[0]_i_7 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[0]_i_7_n_0 ,\ap_CS_fsm_reg[0]_i_7_n_1 ,\ap_CS_fsm_reg[0]_i_7_n_2 ,\ap_CS_fsm_reg[0]_i_7_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[0]_i_7_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[0]_i_12_n_0 ,\ap_CS_fsm[0]_i_13_n_0 ,\ap_CS_fsm[0]_i_14_n_0 ,\ap_CS_fsm[0]_i_15_n_0 }));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    ap_done_ext_i_1
       (.I0(ar_hs),
        .I1(s_axi_CONTROL_BUS_ARADDR[2]),
        .I2(s_axi_CONTROL_BUS_ARADDR[3]),
        .I3(s_axi_CONTROL_BUS_ARADDR[0]),
        .I4(s_axi_CONTROL_BUS_ARADDR[1]),
        .I5(\rdata[0]_i_3_n_0 ),
        .O(ap_done_get));
  FDRE ap_done_ext_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_get),
        .Q(ap_done_ext),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  LUT1 #(
    .INIT(2'h1)) 
    ap_start_mask_i_1
       (.I0(ap_rst_n_AXI_LITE_clk),
        .O(ap_rst_n_AXI_LITE_clk_inv));
  LUT5 #(
    .INIT(32'h00200000)) 
    ap_start_mask_i_2
       (.I0(s_axi_CONTROL_BUS_WSTRB[0]),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(ap_start_mask_i_3_n_0),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(s_axi_CONTROL_BUS_WDATA[0]),
        .O(ap_start_set));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    ap_start_mask_i_3
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[0] ),
        .I2(s_axi_CONTROL_BUS_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .I4(\waddr_reg_n_0_[1] ),
        .I5(\waddr_reg_n_0_[4] ),
        .O(ap_start_mask_i_3_n_0));
  FDRE ap_start_mask_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_start_set),
        .Q(ap_start_mask),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  LUT6 #(
    .INIT(64'h222022202220AAA0)) 
    ap_sync_reg_Block_Mat_exit29635_U0_ap_ready_i_1
       (.I0(ap_rst_n),
        .I1(Duplicate_U0_ap_start),
        .I2(ap_sync_reg_Block_Mat_exit29635_U0_ap_ready),
        .I3(ap_sync_reg_Block_Mat_exit29635_U0_ap_ready_reg),
        .I4(ap_ready),
        .I5(ap_sync_reg_Block_Mat_exit29635_U0_ap_ready_reg_0),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'h222A222A222A0000)) 
    ap_sync_reg_Loop_1_proc_U0_ap_ready_i_1
       (.I0(ap_rst_n),
        .I1(Duplicate_U0_ap_start),
        .I2(ap_sync_reg_Block_Mat_exit29635_U0_ap_ready),
        .I3(ap_sync_reg_Block_Mat_exit29635_U0_ap_ready_reg),
        .I4(ap_ready),
        .I5(ap_sync_reg_Block_Mat_exit29635_U0_ap_ready_reg_0),
        .O(ap_rst_n_1));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \col_assign_3_t_reg_1611[0]_i_1 
       (.I0(cols_V[0]),
        .I1(ADDRBWRADDR[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \col_assign_3_t_reg_1611[0]_i_1__0 
       (.I0(cols_V[0]),
        .I1(\col_assign_3_t_reg_1611_reg[1] [0]),
        .O(\int_cols_V_reg[0]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'hD22D)) 
    \col_assign_3_t_reg_1611[1]_i_2 
       (.I0(cols_V[0]),
        .I1(ADDRBWRADDR[0]),
        .I2(ADDRBWRADDR[1]),
        .I3(cols_V[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'hD22D)) 
    \col_assign_3_t_reg_1611[1]_i_2__0 
       (.I0(cols_V[0]),
        .I1(\col_assign_3_t_reg_1611_reg[1] [0]),
        .I2(\col_assign_3_t_reg_1611_reg[1] [1]),
        .I3(cols_V[1]),
        .O(\int_cols_V_reg[0]_0 [1]));
  LUT5 #(
    .INIT(32'h42249009)) 
    exitcond388_i_fu_804_p2_carry_i_1
       (.I0(cols_V[9]),
        .I1(exitcond388_i_fu_804_p2_carry[9]),
        .I2(exitcond388_i_fu_804_p2_carry[10]),
        .I3(cols_V[10]),
        .I4(exitcond388_i_fu_804_p2_carry_i_5__0_n_0),
        .O(\int_cols_V_reg[9]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    exitcond388_i_fu_804_p2_carry_i_10
       (.I0(cols_V[5]),
        .I1(cols_V[4]),
        .I2(cols_V[2]),
        .I3(cols_V[1]),
        .I4(cols_V[3]),
        .O(exitcond388_i_fu_804_p2_carry_i_10_n_0));
  LUT5 #(
    .INIT(32'h42249009)) 
    exitcond388_i_fu_804_p2_carry_i_1__0
       (.I0(cols_V[9]),
        .I1(exitcond388_i_fu_804_p2_carry_0[9]),
        .I2(exitcond388_i_fu_804_p2_carry_0[10]),
        .I3(cols_V[10]),
        .I4(exitcond388_i_fu_804_p2_carry_i_5__0_n_0),
        .O(\int_cols_V_reg[9]_2 [3]));
  LUT5 #(
    .INIT(32'h00006A95)) 
    exitcond388_i_fu_804_p2_carry_i_2
       (.I0(cols_V[8]),
        .I1(exitcond388_i_fu_804_p2_carry_i_6__0_n_0),
        .I2(cols_V[7]),
        .I3(exitcond388_i_fu_804_p2_carry[8]),
        .I4(exitcond388_i_fu_804_p2_carry_i_7_n_0),
        .O(\int_cols_V_reg[9]_0 [2]));
  LUT5 #(
    .INIT(32'h00006A95)) 
    exitcond388_i_fu_804_p2_carry_i_2__0
       (.I0(cols_V[8]),
        .I1(exitcond388_i_fu_804_p2_carry_i_6__0_n_0),
        .I2(cols_V[7]),
        .I3(exitcond388_i_fu_804_p2_carry_0[8]),
        .I4(exitcond388_i_fu_804_p2_carry_i_5_n_0),
        .O(\int_cols_V_reg[9]_2 [2]));
  LUT3 #(
    .INIT(8'h06)) 
    exitcond388_i_fu_804_p2_carry_i_3
       (.I0(exitcond388_i_fu_804_p2_carry_i_8_n_0),
        .I1(exitcond388_i_fu_804_p2_carry[5]),
        .I2(exitcond388_i_fu_804_p2_carry_i_9_n_0),
        .O(\int_cols_V_reg[9]_0 [1]));
  LUT3 #(
    .INIT(8'h06)) 
    exitcond388_i_fu_804_p2_carry_i_3__0
       (.I0(exitcond388_i_fu_804_p2_carry_i_8_n_0),
        .I1(exitcond388_i_fu_804_p2_carry_0[5]),
        .I2(exitcond388_i_fu_804_p2_carry_i_6_n_0),
        .O(\int_cols_V_reg[9]_2 [1]));
  LUT6 #(
    .INIT(64'h0090090009000090)) 
    exitcond388_i_fu_804_p2_carry_i_4
       (.I0(cols_V[0]),
        .I1(exitcond388_i_fu_804_p2_carry[0]),
        .I2(exitcond388_i_fu_804_p2_carry[1]),
        .I3(cols_V[1]),
        .I4(exitcond388_i_fu_804_p2_carry[2]),
        .I5(cols_V[2]),
        .O(\int_cols_V_reg[9]_0 [0]));
  LUT6 #(
    .INIT(64'h0090090009000090)) 
    exitcond388_i_fu_804_p2_carry_i_4__0
       (.I0(cols_V[0]),
        .I1(exitcond388_i_fu_804_p2_carry_0[0]),
        .I2(exitcond388_i_fu_804_p2_carry_0[1]),
        .I3(cols_V[1]),
        .I4(exitcond388_i_fu_804_p2_carry_0[2]),
        .I5(cols_V[2]),
        .O(\int_cols_V_reg[9]_2 [0]));
  LUT5 #(
    .INIT(32'hE77BBDDE)) 
    exitcond388_i_fu_804_p2_carry_i_5
       (.I0(exitcond388_i_fu_804_p2_carry_0[6]),
        .I1(cols_V[7]),
        .I2(exitcond388_i_fu_804_p2_carry_i_10_n_0),
        .I3(cols_V[6]),
        .I4(exitcond388_i_fu_804_p2_carry_0[7]),
        .O(exitcond388_i_fu_804_p2_carry_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'h80)) 
    exitcond388_i_fu_804_p2_carry_i_5__0
       (.I0(cols_V[8]),
        .I1(exitcond388_i_fu_804_p2_carry_i_6__0_n_0),
        .I2(cols_V[7]),
        .O(exitcond388_i_fu_804_p2_carry_i_5__0_n_0));
  LUT6 #(
    .INIT(64'hE77B7B7BBDDEDEDE)) 
    exitcond388_i_fu_804_p2_carry_i_6
       (.I0(exitcond388_i_fu_804_p2_carry_0[3]),
        .I1(cols_V[4]),
        .I2(cols_V[3]),
        .I3(cols_V[1]),
        .I4(cols_V[2]),
        .I5(exitcond388_i_fu_804_p2_carry_0[4]),
        .O(exitcond388_i_fu_804_p2_carry_i_6_n_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    exitcond388_i_fu_804_p2_carry_i_6__0
       (.I0(cols_V[6]),
        .I1(cols_V[3]),
        .I2(cols_V[1]),
        .I3(cols_V[2]),
        .I4(cols_V[4]),
        .I5(cols_V[5]),
        .O(exitcond388_i_fu_804_p2_carry_i_6__0_n_0));
  LUT5 #(
    .INIT(32'hE77BBDDE)) 
    exitcond388_i_fu_804_p2_carry_i_7
       (.I0(exitcond388_i_fu_804_p2_carry[6]),
        .I1(cols_V[7]),
        .I2(exitcond388_i_fu_804_p2_carry_i_10_n_0),
        .I3(cols_V[6]),
        .I4(exitcond388_i_fu_804_p2_carry[7]),
        .O(exitcond388_i_fu_804_p2_carry_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT5 #(
    .INIT(32'h95555555)) 
    exitcond388_i_fu_804_p2_carry_i_8
       (.I0(cols_V[5]),
        .I1(cols_V[4]),
        .I2(cols_V[2]),
        .I3(cols_V[1]),
        .I4(cols_V[3]),
        .O(exitcond388_i_fu_804_p2_carry_i_8_n_0));
  LUT6 #(
    .INIT(64'hE77B7B7BBDDEDEDE)) 
    exitcond388_i_fu_804_p2_carry_i_9
       (.I0(exitcond388_i_fu_804_p2_carry[3]),
        .I1(cols_V[4]),
        .I2(cols_V[3]),
        .I3(cols_V[1]),
        .I4(cols_V[2]),
        .I5(exitcond388_i_fu_804_p2_carry[4]),
        .O(exitcond388_i_fu_804_p2_carry_i_9_n_0));
  LUT5 #(
    .INIT(32'h24429009)) 
    exitcond389_i_fu_472_p2_carry_i_1
       (.I0(Q[8]),
        .I1(rows_V[9]),
        .I2(Q[9]),
        .I3(rows_V[10]),
        .I4(exitcond389_i_fu_472_p2_carry_i_5_n_0),
        .O(\t_V_reg_309_reg[9] [1]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    exitcond389_i_fu_472_p2_carry_i_11
       (.I0(rows_V[3]),
        .I1(rows_V[1]),
        .I2(rows_V[2]),
        .I3(rows_V[4]),
        .O(exitcond389_i_fu_472_p2_carry_i_11_n_0));
  LUT5 #(
    .INIT(32'h24429009)) 
    exitcond389_i_fu_472_p2_carry_i_1__0
       (.I0(\tmp_61_reg_1457_reg[0] [8]),
        .I1(rows_V[9]),
        .I2(\tmp_61_reg_1457_reg[0] [9]),
        .I3(rows_V[10]),
        .I4(exitcond389_i_fu_472_p2_carry_i_5_n_0),
        .O(\t_V_reg_309_reg[9]_0 [1]));
  LUT6 #(
    .INIT(64'h0090090009000090)) 
    exitcond389_i_fu_472_p2_carry_i_4
       (.I0(rows_V[0]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(rows_V[1]),
        .I4(rows_V[2]),
        .I5(Q[2]),
        .O(\t_V_reg_309_reg[9] [0]));
  LUT6 #(
    .INIT(64'h0090090009000090)) 
    exitcond389_i_fu_472_p2_carry_i_4__0
       (.I0(rows_V[0]),
        .I1(\tmp_61_reg_1457_reg[0] [0]),
        .I2(\tmp_61_reg_1457_reg[0] [1]),
        .I3(rows_V[1]),
        .I4(rows_V[2]),
        .I5(\tmp_61_reg_1457_reg[0] [2]),
        .O(\t_V_reg_309_reg[9]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    exitcond389_i_fu_472_p2_carry_i_5
       (.I0(rows_V[8]),
        .I1(exitcond389_i_fu_472_p2_carry_i_11_n_0),
        .I2(rows_V[5]),
        .I3(rows_V[6]),
        .I4(rows_V[7]),
        .O(exitcond389_i_fu_472_p2_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h5595)) 
    exitcond389_i_fu_472_p2_carry_i_6
       (.I0(rows_V[7]),
        .I1(rows_V[6]),
        .I2(rows_V[5]),
        .I3(exitcond389_i_fu_472_p2_carry_i_11_n_0),
        .O(\int_rows_V_reg[7]_12 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT5 #(
    .INIT(32'h65555555)) 
    exitcond389_i_fu_472_p2_carry_i_7
       (.I0(rows_V[8]),
        .I1(exitcond389_i_fu_472_p2_carry_i_11_n_0),
        .I2(rows_V[5]),
        .I3(rows_V[6]),
        .I4(rows_V[7]),
        .O(\int_rows_V_reg[8]_0 ));
  LUT6 #(
    .INIT(64'h9555555555555555)) 
    exitcond389_i_fu_472_p2_carry_i_8
       (.I0(rows_V[6]),
        .I1(rows_V[3]),
        .I2(rows_V[1]),
        .I3(rows_V[2]),
        .I4(rows_V[4]),
        .I5(rows_V[5]),
        .O(\int_rows_V_reg[6]_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    exitcond389_i_fu_472_p2_carry_i_9
       (.I0(rows_V[1]),
        .I1(rows_V[2]),
        .O(\int_rows_V_reg[1]_0 ));
  LUT4 #(
    .INIT(16'hEFAA)) 
    int_ap_done_i_1
       (.I0(Loop_2_proc_U0_ap_done),
        .I1(ap_done_get),
        .I2(ap_done_ext),
        .I3(data0[1]),
        .O(int_ap_done_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_done_i_1_n_0),
        .Q(data0[1]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(data0[2]),
        .R(ap_rst_n_inv));
  FDRE int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_ready),
        .Q(data0[3]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFBF8)) 
    int_ap_start_i_1
       (.I0(data0[7]),
        .I1(ap_sync_ready),
        .I2(int_ap_start0),
        .I3(Duplicate_U0_ap_start),
        .O(int_ap_start_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    int_ap_start_i_2
       (.I0(s_axi_CONTROL_BUS_WDATA[0]),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(ap_start_mask_i_3_n_0),
        .I3(\waddr_reg_n_0_[2] ),
        .I4(s_axi_CONTROL_BUS_WSTRB[0]),
        .I5(ap_start_mask),
        .O(int_ap_start0));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_0),
        .Q(Duplicate_U0_ap_start),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    int_auto_restart_i_1
       (.I0(s_axi_CONTROL_BUS_WDATA[7]),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(ap_start_mask_i_3_n_0),
        .I3(\waddr_reg_n_0_[2] ),
        .I4(s_axi_CONTROL_BUS_WSTRB[0]),
        .I5(data0[7]),
        .O(int_auto_restart_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_0),
        .Q(data0[7]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols_V[0]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[0]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(cols_V[0]),
        .O(int_cols_V0[0]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols_V[10]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[10]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(cols_V[10]),
        .O(int_cols_V0[10]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols_V[11]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[11]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(cols_V[11]),
        .O(int_cols_V0[11]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols_V[12]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[12]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(cols_V[12]),
        .O(int_cols_V0[12]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols_V[13]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[13]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(cols_V[13]),
        .O(int_cols_V0[13]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols_V[14]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[14]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(cols_V[14]),
        .O(int_cols_V0[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols_V[15]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[15]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(cols_V[15]),
        .O(int_cols_V0[15]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols_V[16]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[16]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(cols_V[16]),
        .O(int_cols_V0[16]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols_V[17]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[17]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(cols_V[17]),
        .O(int_cols_V0[17]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols_V[18]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[18]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(cols_V[18]),
        .O(int_cols_V0[18]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols_V[19]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[19]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(cols_V[19]),
        .O(int_cols_V0[19]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols_V[1]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[1]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(cols_V[1]),
        .O(int_cols_V0[1]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols_V[20]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[20]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(cols_V[20]),
        .O(int_cols_V0[20]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols_V[21]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[21]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(cols_V[21]),
        .O(int_cols_V0[21]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols_V[22]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[22]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(cols_V[22]),
        .O(int_cols_V0[22]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols_V[23]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[23]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(cols_V[23]),
        .O(int_cols_V0[23]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols_V[24]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[24]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(cols_V[24]),
        .O(int_cols_V0[24]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols_V[25]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[25]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(cols_V[25]),
        .O(int_cols_V0[25]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols_V[26]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[26]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(cols_V[26]),
        .O(int_cols_V0[26]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols_V[27]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[27]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(cols_V[27]),
        .O(int_cols_V0[27]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols_V[28]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[28]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(cols_V[28]),
        .O(int_cols_V0[28]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols_V[29]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[29]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(cols_V[29]),
        .O(int_cols_V0[29]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols_V[2]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[2]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(cols_V[2]),
        .O(int_cols_V0[2]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols_V[30]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[30]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(cols_V[30]),
        .O(int_cols_V0[30]));
  LUT4 #(
    .INIT(16'h8000)) 
    \int_cols_V[31]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\int_rows_V[31]_i_3_n_0 ),
        .O(\int_cols_V[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols_V[31]_i_2 
       (.I0(s_axi_CONTROL_BUS_WDATA[31]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(cols_V[31]),
        .O(int_cols_V0[31]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols_V[3]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[3]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(cols_V[3]),
        .O(int_cols_V0[3]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols_V[4]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[4]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(cols_V[4]),
        .O(int_cols_V0[4]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols_V[5]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[5]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(cols_V[5]),
        .O(int_cols_V0[5]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols_V[6]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[6]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(cols_V[6]),
        .O(int_cols_V0[6]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols_V[7]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[7]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(cols_V[7]),
        .O(int_cols_V0[7]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols_V[8]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[8]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(cols_V[8]),
        .O(int_cols_V0[8]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols_V[9]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[9]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(cols_V[9]),
        .O(int_cols_V0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_V_reg[0] 
       (.C(ap_clk),
        .CE(\int_cols_V[31]_i_1_n_0 ),
        .D(int_cols_V0[0]),
        .Q(cols_V[0]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_V_reg[10] 
       (.C(ap_clk),
        .CE(\int_cols_V[31]_i_1_n_0 ),
        .D(int_cols_V0[10]),
        .Q(cols_V[10]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_V_reg[11] 
       (.C(ap_clk),
        .CE(\int_cols_V[31]_i_1_n_0 ),
        .D(int_cols_V0[11]),
        .Q(cols_V[11]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_V_reg[12] 
       (.C(ap_clk),
        .CE(\int_cols_V[31]_i_1_n_0 ),
        .D(int_cols_V0[12]),
        .Q(cols_V[12]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_V_reg[13] 
       (.C(ap_clk),
        .CE(\int_cols_V[31]_i_1_n_0 ),
        .D(int_cols_V0[13]),
        .Q(cols_V[13]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_V_reg[14] 
       (.C(ap_clk),
        .CE(\int_cols_V[31]_i_1_n_0 ),
        .D(int_cols_V0[14]),
        .Q(cols_V[14]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_V_reg[15] 
       (.C(ap_clk),
        .CE(\int_cols_V[31]_i_1_n_0 ),
        .D(int_cols_V0[15]),
        .Q(cols_V[15]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_V_reg[16] 
       (.C(ap_clk),
        .CE(\int_cols_V[31]_i_1_n_0 ),
        .D(int_cols_V0[16]),
        .Q(cols_V[16]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_V_reg[17] 
       (.C(ap_clk),
        .CE(\int_cols_V[31]_i_1_n_0 ),
        .D(int_cols_V0[17]),
        .Q(cols_V[17]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_V_reg[18] 
       (.C(ap_clk),
        .CE(\int_cols_V[31]_i_1_n_0 ),
        .D(int_cols_V0[18]),
        .Q(cols_V[18]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_V_reg[19] 
       (.C(ap_clk),
        .CE(\int_cols_V[31]_i_1_n_0 ),
        .D(int_cols_V0[19]),
        .Q(cols_V[19]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_V_reg[1] 
       (.C(ap_clk),
        .CE(\int_cols_V[31]_i_1_n_0 ),
        .D(int_cols_V0[1]),
        .Q(cols_V[1]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_V_reg[20] 
       (.C(ap_clk),
        .CE(\int_cols_V[31]_i_1_n_0 ),
        .D(int_cols_V0[20]),
        .Q(cols_V[20]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_V_reg[21] 
       (.C(ap_clk),
        .CE(\int_cols_V[31]_i_1_n_0 ),
        .D(int_cols_V0[21]),
        .Q(cols_V[21]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_V_reg[22] 
       (.C(ap_clk),
        .CE(\int_cols_V[31]_i_1_n_0 ),
        .D(int_cols_V0[22]),
        .Q(cols_V[22]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_V_reg[23] 
       (.C(ap_clk),
        .CE(\int_cols_V[31]_i_1_n_0 ),
        .D(int_cols_V0[23]),
        .Q(cols_V[23]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_V_reg[24] 
       (.C(ap_clk),
        .CE(\int_cols_V[31]_i_1_n_0 ),
        .D(int_cols_V0[24]),
        .Q(cols_V[24]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_V_reg[25] 
       (.C(ap_clk),
        .CE(\int_cols_V[31]_i_1_n_0 ),
        .D(int_cols_V0[25]),
        .Q(cols_V[25]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_V_reg[26] 
       (.C(ap_clk),
        .CE(\int_cols_V[31]_i_1_n_0 ),
        .D(int_cols_V0[26]),
        .Q(cols_V[26]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_V_reg[27] 
       (.C(ap_clk),
        .CE(\int_cols_V[31]_i_1_n_0 ),
        .D(int_cols_V0[27]),
        .Q(cols_V[27]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_V_reg[28] 
       (.C(ap_clk),
        .CE(\int_cols_V[31]_i_1_n_0 ),
        .D(int_cols_V0[28]),
        .Q(cols_V[28]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_V_reg[29] 
       (.C(ap_clk),
        .CE(\int_cols_V[31]_i_1_n_0 ),
        .D(int_cols_V0[29]),
        .Q(cols_V[29]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_V_reg[2] 
       (.C(ap_clk),
        .CE(\int_cols_V[31]_i_1_n_0 ),
        .D(int_cols_V0[2]),
        .Q(cols_V[2]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_V_reg[30] 
       (.C(ap_clk),
        .CE(\int_cols_V[31]_i_1_n_0 ),
        .D(int_cols_V0[30]),
        .Q(cols_V[30]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_V_reg[31] 
       (.C(ap_clk),
        .CE(\int_cols_V[31]_i_1_n_0 ),
        .D(int_cols_V0[31]),
        .Q(cols_V[31]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_V_reg[3] 
       (.C(ap_clk),
        .CE(\int_cols_V[31]_i_1_n_0 ),
        .D(int_cols_V0[3]),
        .Q(cols_V[3]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_V_reg[4] 
       (.C(ap_clk),
        .CE(\int_cols_V[31]_i_1_n_0 ),
        .D(int_cols_V0[4]),
        .Q(cols_V[4]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_V_reg[5] 
       (.C(ap_clk),
        .CE(\int_cols_V[31]_i_1_n_0 ),
        .D(int_cols_V0[5]),
        .Q(cols_V[5]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_V_reg[6] 
       (.C(ap_clk),
        .CE(\int_cols_V[31]_i_1_n_0 ),
        .D(int_cols_V0[6]),
        .Q(cols_V[6]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_V_reg[7] 
       (.C(ap_clk),
        .CE(\int_cols_V[31]_i_1_n_0 ),
        .D(int_cols_V0[7]),
        .Q(cols_V[7]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_V_reg[8] 
       (.C(ap_clk),
        .CE(\int_cols_V[31]_i_1_n_0 ),
        .D(int_cols_V0[8]),
        .Q(cols_V[8]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_V_reg[9] 
       (.C(ap_clk),
        .CE(\int_cols_V[31]_i_1_n_0 ),
        .D(int_cols_V0[9]),
        .Q(cols_V[9]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  LUT6 #(
    .INIT(64'hEFFFFFFF20000000)) 
    int_gie_i_1
       (.I0(s_axi_CONTROL_BUS_WDATA[0]),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(ap_start_mask_i_3_n_0),
        .I3(\waddr_reg_n_0_[2] ),
        .I4(s_axi_CONTROL_BUS_WSTRB[0]),
        .I5(int_gie),
        .O(int_gie_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_0),
        .Q(int_gie),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  LUT6 #(
    .INIT(64'hFBFFFFFF08000000)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[0]),
        .I1(ap_start_mask_i_3_n_0),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(s_axi_CONTROL_BUS_WSTRB[0]),
        .I5(\int_ier_reg_n_0_[0] ),
        .O(\int_ier[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFBFFFFFF08000000)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[1]),
        .I1(ap_start_mask_i_3_n_0),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(s_axi_CONTROL_BUS_WSTRB[0]),
        .I5(p_0_in),
        .O(\int_ier[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_0 ),
        .Q(\int_ier_reg_n_0_[0] ),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_0 ),
        .Q(p_0_in),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[0]),
        .I1(int_isr_reg02_out),
        .I2(Loop_2_proc_U0_ap_done),
        .I3(\int_ier_reg_n_0_[0] ),
        .I4(\int_isr_reg_n_0_[0] ),
        .O(\int_isr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \int_isr[0]_i_2 
       (.I0(s_axi_CONTROL_BUS_WSTRB[0]),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(ap_start_mask_i_3_n_0),
        .I3(\waddr_reg_n_0_[2] ),
        .I4(isr_mask),
        .O(int_isr_reg02_out));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[1]),
        .I1(int_isr_reg02_out),
        .I2(ap_sync_ready),
        .I3(p_0_in),
        .I4(p_1_in),
        .O(\int_isr[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_0 ),
        .Q(\int_isr_reg_n_0_[0] ),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_0 ),
        .Q(p_1_in),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows_V[0]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[0]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(rows_V[0]),
        .O(int_rows_V0[0]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows_V[10]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[10]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(rows_V[10]),
        .O(int_rows_V0[10]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows_V[11]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[11]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(rows_V[11]),
        .O(int_rows_V0[11]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows_V[12]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[12]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(rows_V[12]),
        .O(int_rows_V0[12]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows_V[13]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[13]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(rows_V[13]),
        .O(int_rows_V0[13]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows_V[14]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[14]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(rows_V[14]),
        .O(int_rows_V0[14]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows_V[15]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[15]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(rows_V[15]),
        .O(int_rows_V0[15]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows_V[16]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[16]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(rows_V[16]),
        .O(int_rows_V0[16]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows_V[17]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[17]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(rows_V[17]),
        .O(int_rows_V0[17]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows_V[18]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[18]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(rows_V[18]),
        .O(int_rows_V0[18]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows_V[19]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[19]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(rows_V[19]),
        .O(int_rows_V0[19]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows_V[1]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[1]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(rows_V[1]),
        .O(int_rows_V0[1]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows_V[20]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[20]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(rows_V[20]),
        .O(int_rows_V0[20]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows_V[21]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[21]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(rows_V[21]),
        .O(int_rows_V0[21]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows_V[22]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[22]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(rows_V[22]),
        .O(int_rows_V0[22]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows_V[23]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[23]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(rows_V[23]),
        .O(int_rows_V0[23]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows_V[24]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[24]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(rows_V[24]),
        .O(int_rows_V0[24]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows_V[25]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[25]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(rows_V[25]),
        .O(int_rows_V0[25]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows_V[26]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[26]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(rows_V[26]),
        .O(int_rows_V0[26]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows_V[27]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[27]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(rows_V[27]),
        .O(int_rows_V0[27]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows_V[28]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[28]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(rows_V[28]),
        .O(int_rows_V0[28]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows_V[29]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[29]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(rows_V[29]),
        .O(int_rows_V0[29]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows_V[2]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[2]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(rows_V[2]),
        .O(int_rows_V0[2]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows_V[30]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[30]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(rows_V[30]),
        .O(int_rows_V0[30]));
  LUT4 #(
    .INIT(16'h0080)) 
    \int_rows_V[31]_i_1 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\int_rows_V[31]_i_3_n_0 ),
        .I3(\waddr_reg_n_0_[3] ),
        .O(p_0_in__0));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows_V[31]_i_2 
       (.I0(s_axi_CONTROL_BUS_WDATA[31]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(rows_V[31]),
        .O(int_rows_V0[31]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \int_rows_V[31]_i_3 
       (.I0(\waddr_reg_n_0_[1] ),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_CONTROL_BUS_WVALID),
        .I3(\waddr_reg_n_0_[0] ),
        .I4(\waddr_reg_n_0_[5] ),
        .O(\int_rows_V[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows_V[3]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[3]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(rows_V[3]),
        .O(int_rows_V0[3]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows_V[4]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[4]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(rows_V[4]),
        .O(int_rows_V0[4]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows_V[5]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[5]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(rows_V[5]),
        .O(int_rows_V0[5]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows_V[6]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[6]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(rows_V[6]),
        .O(int_rows_V0[6]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows_V[7]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[7]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(rows_V[7]),
        .O(int_rows_V0[7]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows_V[8]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[8]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(rows_V[8]),
        .O(int_rows_V0[8]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows_V[9]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[9]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(rows_V[9]),
        .O(int_rows_V0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_V_reg[0] 
       (.C(ap_clk),
        .CE(p_0_in__0),
        .D(int_rows_V0[0]),
        .Q(rows_V[0]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_V_reg[10] 
       (.C(ap_clk),
        .CE(p_0_in__0),
        .D(int_rows_V0[10]),
        .Q(rows_V[10]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_V_reg[11] 
       (.C(ap_clk),
        .CE(p_0_in__0),
        .D(int_rows_V0[11]),
        .Q(rows_V[11]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_V_reg[12] 
       (.C(ap_clk),
        .CE(p_0_in__0),
        .D(int_rows_V0[12]),
        .Q(rows_V[12]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_V_reg[13] 
       (.C(ap_clk),
        .CE(p_0_in__0),
        .D(int_rows_V0[13]),
        .Q(rows_V[13]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_V_reg[14] 
       (.C(ap_clk),
        .CE(p_0_in__0),
        .D(int_rows_V0[14]),
        .Q(rows_V[14]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_V_reg[15] 
       (.C(ap_clk),
        .CE(p_0_in__0),
        .D(int_rows_V0[15]),
        .Q(rows_V[15]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_V_reg[16] 
       (.C(ap_clk),
        .CE(p_0_in__0),
        .D(int_rows_V0[16]),
        .Q(rows_V[16]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_V_reg[17] 
       (.C(ap_clk),
        .CE(p_0_in__0),
        .D(int_rows_V0[17]),
        .Q(rows_V[17]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_V_reg[18] 
       (.C(ap_clk),
        .CE(p_0_in__0),
        .D(int_rows_V0[18]),
        .Q(rows_V[18]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_V_reg[19] 
       (.C(ap_clk),
        .CE(p_0_in__0),
        .D(int_rows_V0[19]),
        .Q(rows_V[19]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_V_reg[1] 
       (.C(ap_clk),
        .CE(p_0_in__0),
        .D(int_rows_V0[1]),
        .Q(rows_V[1]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_V_reg[20] 
       (.C(ap_clk),
        .CE(p_0_in__0),
        .D(int_rows_V0[20]),
        .Q(rows_V[20]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_V_reg[21] 
       (.C(ap_clk),
        .CE(p_0_in__0),
        .D(int_rows_V0[21]),
        .Q(rows_V[21]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_V_reg[22] 
       (.C(ap_clk),
        .CE(p_0_in__0),
        .D(int_rows_V0[22]),
        .Q(rows_V[22]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_V_reg[23] 
       (.C(ap_clk),
        .CE(p_0_in__0),
        .D(int_rows_V0[23]),
        .Q(rows_V[23]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_V_reg[24] 
       (.C(ap_clk),
        .CE(p_0_in__0),
        .D(int_rows_V0[24]),
        .Q(rows_V[24]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_V_reg[25] 
       (.C(ap_clk),
        .CE(p_0_in__0),
        .D(int_rows_V0[25]),
        .Q(rows_V[25]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_V_reg[26] 
       (.C(ap_clk),
        .CE(p_0_in__0),
        .D(int_rows_V0[26]),
        .Q(rows_V[26]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_V_reg[27] 
       (.C(ap_clk),
        .CE(p_0_in__0),
        .D(int_rows_V0[27]),
        .Q(rows_V[27]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_V_reg[28] 
       (.C(ap_clk),
        .CE(p_0_in__0),
        .D(int_rows_V0[28]),
        .Q(rows_V[28]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_V_reg[29] 
       (.C(ap_clk),
        .CE(p_0_in__0),
        .D(int_rows_V0[29]),
        .Q(rows_V[29]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_V_reg[2] 
       (.C(ap_clk),
        .CE(p_0_in__0),
        .D(int_rows_V0[2]),
        .Q(rows_V[2]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_V_reg[30] 
       (.C(ap_clk),
        .CE(p_0_in__0),
        .D(int_rows_V0[30]),
        .Q(rows_V[30]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_V_reg[31] 
       (.C(ap_clk),
        .CE(p_0_in__0),
        .D(int_rows_V0[31]),
        .Q(rows_V[31]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_V_reg[3] 
       (.C(ap_clk),
        .CE(p_0_in__0),
        .D(int_rows_V0[3]),
        .Q(rows_V[3]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_V_reg[4] 
       (.C(ap_clk),
        .CE(p_0_in__0),
        .D(int_rows_V0[4]),
        .Q(rows_V[4]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_V_reg[5] 
       (.C(ap_clk),
        .CE(p_0_in__0),
        .D(int_rows_V0[5]),
        .Q(rows_V[5]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_V_reg[6] 
       (.C(ap_clk),
        .CE(p_0_in__0),
        .D(int_rows_V0[6]),
        .Q(rows_V[6]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_V_reg[7] 
       (.C(ap_clk),
        .CE(p_0_in__0),
        .D(int_rows_V0[7]),
        .Q(rows_V[7]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_V_reg[8] 
       (.C(ap_clk),
        .CE(p_0_in__0),
        .D(int_rows_V0[8]),
        .Q(rows_V[8]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_V_reg[9] 
       (.C(ap_clk),
        .CE(p_0_in__0),
        .D(int_rows_V0[9]),
        .Q(rows_V[9]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold1[0]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[0]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(threshold1[0]),
        .O(int_threshold10[0]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold1[10]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[10]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(threshold1[10]),
        .O(int_threshold10[10]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold1[11]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[11]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(threshold1[11]),
        .O(int_threshold10[11]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold1[12]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[12]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(threshold1[12]),
        .O(int_threshold10[12]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold1[13]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[13]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(threshold1[13]),
        .O(int_threshold10[13]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold1[14]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[14]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(threshold1[14]),
        .O(int_threshold10[14]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold1[15]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[15]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(threshold1[15]),
        .O(int_threshold10[15]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold1[16]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[16]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(threshold1[16]),
        .O(int_threshold10[16]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold1[17]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[17]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(threshold1[17]),
        .O(int_threshold10[17]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold1[18]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[18]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(threshold1[18]),
        .O(int_threshold10[18]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold1[19]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[19]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(threshold1[19]),
        .O(int_threshold10[19]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold1[1]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[1]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(threshold1[1]),
        .O(int_threshold10[1]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold1[20]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[20]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(threshold1[20]),
        .O(int_threshold10[20]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold1[21]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[21]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(threshold1[21]),
        .O(int_threshold10[21]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold1[22]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[22]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(threshold1[22]),
        .O(int_threshold10[22]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold1[23]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[23]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(threshold1[23]),
        .O(int_threshold10[23]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold1[24]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[24]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(threshold1[24]),
        .O(int_threshold10[24]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold1[25]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[25]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(threshold1[25]),
        .O(int_threshold10[25]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold1[26]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[26]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(threshold1[26]),
        .O(int_threshold10[26]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold1[27]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[27]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(threshold1[27]),
        .O(int_threshold10[27]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold1[28]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[28]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(threshold1[28]),
        .O(int_threshold10[28]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold1[29]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[29]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(threshold1[29]),
        .O(int_threshold10[29]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold1[2]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[2]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(threshold1[2]),
        .O(int_threshold10[2]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold1[30]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[30]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(threshold1[30]),
        .O(int_threshold10[30]));
  LUT5 #(
    .INIT(32'h00000800)) 
    \int_threshold1[31]_i_1 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\int_threshold1[31]_i_3_n_0 ),
        .I4(\waddr_reg_n_0_[3] ),
        .O(\int_threshold1[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold1[31]_i_2 
       (.I0(s_axi_CONTROL_BUS_WDATA[31]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(threshold1[31]),
        .O(int_threshold10[31]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \int_threshold1[31]_i_3 
       (.I0(\waddr_reg_n_0_[0] ),
        .I1(s_axi_CONTROL_BUS_WVALID),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(\waddr_reg_n_0_[1] ),
        .O(\int_threshold1[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold1[3]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[3]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(threshold1[3]),
        .O(int_threshold10[3]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold1[4]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[4]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(threshold1[4]),
        .O(int_threshold10[4]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold1[5]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[5]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(threshold1[5]),
        .O(int_threshold10[5]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold1[6]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[6]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(threshold1[6]),
        .O(int_threshold10[6]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold1[7]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[7]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(threshold1[7]),
        .O(int_threshold10[7]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold1[8]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[8]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(threshold1[8]),
        .O(int_threshold10[8]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold1[9]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[9]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(threshold1[9]),
        .O(int_threshold10[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold1_reg[0] 
       (.C(ap_clk),
        .CE(\int_threshold1[31]_i_1_n_0 ),
        .D(int_threshold10[0]),
        .Q(threshold1[0]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold1_reg[10] 
       (.C(ap_clk),
        .CE(\int_threshold1[31]_i_1_n_0 ),
        .D(int_threshold10[10]),
        .Q(threshold1[10]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold1_reg[11] 
       (.C(ap_clk),
        .CE(\int_threshold1[31]_i_1_n_0 ),
        .D(int_threshold10[11]),
        .Q(threshold1[11]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold1_reg[12] 
       (.C(ap_clk),
        .CE(\int_threshold1[31]_i_1_n_0 ),
        .D(int_threshold10[12]),
        .Q(threshold1[12]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold1_reg[13] 
       (.C(ap_clk),
        .CE(\int_threshold1[31]_i_1_n_0 ),
        .D(int_threshold10[13]),
        .Q(threshold1[13]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold1_reg[14] 
       (.C(ap_clk),
        .CE(\int_threshold1[31]_i_1_n_0 ),
        .D(int_threshold10[14]),
        .Q(threshold1[14]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold1_reg[15] 
       (.C(ap_clk),
        .CE(\int_threshold1[31]_i_1_n_0 ),
        .D(int_threshold10[15]),
        .Q(threshold1[15]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold1_reg[16] 
       (.C(ap_clk),
        .CE(\int_threshold1[31]_i_1_n_0 ),
        .D(int_threshold10[16]),
        .Q(threshold1[16]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold1_reg[17] 
       (.C(ap_clk),
        .CE(\int_threshold1[31]_i_1_n_0 ),
        .D(int_threshold10[17]),
        .Q(threshold1[17]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold1_reg[18] 
       (.C(ap_clk),
        .CE(\int_threshold1[31]_i_1_n_0 ),
        .D(int_threshold10[18]),
        .Q(threshold1[18]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold1_reg[19] 
       (.C(ap_clk),
        .CE(\int_threshold1[31]_i_1_n_0 ),
        .D(int_threshold10[19]),
        .Q(threshold1[19]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold1_reg[1] 
       (.C(ap_clk),
        .CE(\int_threshold1[31]_i_1_n_0 ),
        .D(int_threshold10[1]),
        .Q(threshold1[1]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold1_reg[20] 
       (.C(ap_clk),
        .CE(\int_threshold1[31]_i_1_n_0 ),
        .D(int_threshold10[20]),
        .Q(threshold1[20]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold1_reg[21] 
       (.C(ap_clk),
        .CE(\int_threshold1[31]_i_1_n_0 ),
        .D(int_threshold10[21]),
        .Q(threshold1[21]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold1_reg[22] 
       (.C(ap_clk),
        .CE(\int_threshold1[31]_i_1_n_0 ),
        .D(int_threshold10[22]),
        .Q(threshold1[22]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold1_reg[23] 
       (.C(ap_clk),
        .CE(\int_threshold1[31]_i_1_n_0 ),
        .D(int_threshold10[23]),
        .Q(threshold1[23]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold1_reg[24] 
       (.C(ap_clk),
        .CE(\int_threshold1[31]_i_1_n_0 ),
        .D(int_threshold10[24]),
        .Q(threshold1[24]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold1_reg[25] 
       (.C(ap_clk),
        .CE(\int_threshold1[31]_i_1_n_0 ),
        .D(int_threshold10[25]),
        .Q(threshold1[25]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold1_reg[26] 
       (.C(ap_clk),
        .CE(\int_threshold1[31]_i_1_n_0 ),
        .D(int_threshold10[26]),
        .Q(threshold1[26]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold1_reg[27] 
       (.C(ap_clk),
        .CE(\int_threshold1[31]_i_1_n_0 ),
        .D(int_threshold10[27]),
        .Q(threshold1[27]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold1_reg[28] 
       (.C(ap_clk),
        .CE(\int_threshold1[31]_i_1_n_0 ),
        .D(int_threshold10[28]),
        .Q(threshold1[28]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold1_reg[29] 
       (.C(ap_clk),
        .CE(\int_threshold1[31]_i_1_n_0 ),
        .D(int_threshold10[29]),
        .Q(threshold1[29]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold1_reg[2] 
       (.C(ap_clk),
        .CE(\int_threshold1[31]_i_1_n_0 ),
        .D(int_threshold10[2]),
        .Q(threshold1[2]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold1_reg[30] 
       (.C(ap_clk),
        .CE(\int_threshold1[31]_i_1_n_0 ),
        .D(int_threshold10[30]),
        .Q(threshold1[30]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold1_reg[31] 
       (.C(ap_clk),
        .CE(\int_threshold1[31]_i_1_n_0 ),
        .D(int_threshold10[31]),
        .Q(threshold1[31]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold1_reg[3] 
       (.C(ap_clk),
        .CE(\int_threshold1[31]_i_1_n_0 ),
        .D(int_threshold10[3]),
        .Q(threshold1[3]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold1_reg[4] 
       (.C(ap_clk),
        .CE(\int_threshold1[31]_i_1_n_0 ),
        .D(int_threshold10[4]),
        .Q(threshold1[4]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold1_reg[5] 
       (.C(ap_clk),
        .CE(\int_threshold1[31]_i_1_n_0 ),
        .D(int_threshold10[5]),
        .Q(threshold1[5]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold1_reg[6] 
       (.C(ap_clk),
        .CE(\int_threshold1[31]_i_1_n_0 ),
        .D(int_threshold10[6]),
        .Q(threshold1[6]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold1_reg[7] 
       (.C(ap_clk),
        .CE(\int_threshold1[31]_i_1_n_0 ),
        .D(int_threshold10[7]),
        .Q(threshold1[7]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold1_reg[8] 
       (.C(ap_clk),
        .CE(\int_threshold1[31]_i_1_n_0 ),
        .D(int_threshold10[8]),
        .Q(threshold1[8]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold1_reg[9] 
       (.C(ap_clk),
        .CE(\int_threshold1[31]_i_1_n_0 ),
        .D(int_threshold10[9]),
        .Q(threshold1[9]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold2[0]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[0]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_threshold2_reg[15]_0 [0]),
        .O(int_threshold20[0]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold2[10]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[10]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_threshold2_reg[15]_0 [10]),
        .O(int_threshold20[10]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold2[11]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[11]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_threshold2_reg[15]_0 [11]),
        .O(int_threshold20[11]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold2[12]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[12]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_threshold2_reg[15]_0 [12]),
        .O(int_threshold20[12]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold2[13]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[13]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_threshold2_reg[15]_0 [13]),
        .O(int_threshold20[13]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold2[14]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[14]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_threshold2_reg[15]_0 [14]),
        .O(int_threshold20[14]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold2[15]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[15]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_threshold2_reg[15]_0 [15]),
        .O(int_threshold20[15]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold2[16]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[16]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(threshold2[16]),
        .O(int_threshold20[16]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold2[17]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[17]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(threshold2[17]),
        .O(int_threshold20[17]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold2[18]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[18]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(threshold2[18]),
        .O(int_threshold20[18]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold2[19]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[19]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(threshold2[19]),
        .O(int_threshold20[19]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold2[1]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[1]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_threshold2_reg[15]_0 [1]),
        .O(int_threshold20[1]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold2[20]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[20]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(threshold2[20]),
        .O(int_threshold20[20]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold2[21]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[21]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(threshold2[21]),
        .O(int_threshold20[21]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold2[22]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[22]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(threshold2[22]),
        .O(int_threshold20[22]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold2[23]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[23]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(threshold2[23]),
        .O(int_threshold20[23]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold2[24]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[24]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(threshold2[24]),
        .O(int_threshold20[24]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold2[25]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[25]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(threshold2[25]),
        .O(int_threshold20[25]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold2[26]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[26]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(threshold2[26]),
        .O(int_threshold20[26]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold2[27]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[27]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(threshold2[27]),
        .O(int_threshold20[27]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold2[28]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[28]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(threshold2[28]),
        .O(int_threshold20[28]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold2[29]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[29]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(threshold2[29]),
        .O(int_threshold20[29]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold2[2]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[2]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_threshold2_reg[15]_0 [2]),
        .O(int_threshold20[2]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold2[30]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[30]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(threshold2[30]),
        .O(int_threshold20[30]));
  LUT5 #(
    .INIT(32'h08000000)) 
    \int_threshold2[31]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\int_threshold1[31]_i_3_n_0 ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\waddr_reg_n_0_[2] ),
        .I4(\waddr_reg_n_0_[5] ),
        .O(\int_threshold2[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold2[31]_i_2 
       (.I0(s_axi_CONTROL_BUS_WDATA[31]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(threshold2[31]),
        .O(int_threshold20[31]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold2[3]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[3]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_threshold2_reg[15]_0 [3]),
        .O(int_threshold20[3]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold2[4]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[4]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_threshold2_reg[15]_0 [4]),
        .O(int_threshold20[4]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold2[5]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[5]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_threshold2_reg[15]_0 [5]),
        .O(int_threshold20[5]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold2[6]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[6]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_threshold2_reg[15]_0 [6]),
        .O(int_threshold20[6]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold2[7]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[7]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_threshold2_reg[15]_0 [7]),
        .O(int_threshold20[7]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold2[8]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[8]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_threshold2_reg[15]_0 [8]),
        .O(int_threshold20[8]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold2[9]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[9]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_threshold2_reg[15]_0 [9]),
        .O(int_threshold20[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold2_reg[0] 
       (.C(ap_clk),
        .CE(\int_threshold2[31]_i_1_n_0 ),
        .D(int_threshold20[0]),
        .Q(\int_threshold2_reg[15]_0 [0]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold2_reg[10] 
       (.C(ap_clk),
        .CE(\int_threshold2[31]_i_1_n_0 ),
        .D(int_threshold20[10]),
        .Q(\int_threshold2_reg[15]_0 [10]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold2_reg[11] 
       (.C(ap_clk),
        .CE(\int_threshold2[31]_i_1_n_0 ),
        .D(int_threshold20[11]),
        .Q(\int_threshold2_reg[15]_0 [11]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold2_reg[12] 
       (.C(ap_clk),
        .CE(\int_threshold2[31]_i_1_n_0 ),
        .D(int_threshold20[12]),
        .Q(\int_threshold2_reg[15]_0 [12]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold2_reg[13] 
       (.C(ap_clk),
        .CE(\int_threshold2[31]_i_1_n_0 ),
        .D(int_threshold20[13]),
        .Q(\int_threshold2_reg[15]_0 [13]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold2_reg[14] 
       (.C(ap_clk),
        .CE(\int_threshold2[31]_i_1_n_0 ),
        .D(int_threshold20[14]),
        .Q(\int_threshold2_reg[15]_0 [14]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold2_reg[15] 
       (.C(ap_clk),
        .CE(\int_threshold2[31]_i_1_n_0 ),
        .D(int_threshold20[15]),
        .Q(\int_threshold2_reg[15]_0 [15]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold2_reg[16] 
       (.C(ap_clk),
        .CE(\int_threshold2[31]_i_1_n_0 ),
        .D(int_threshold20[16]),
        .Q(threshold2[16]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold2_reg[17] 
       (.C(ap_clk),
        .CE(\int_threshold2[31]_i_1_n_0 ),
        .D(int_threshold20[17]),
        .Q(threshold2[17]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold2_reg[18] 
       (.C(ap_clk),
        .CE(\int_threshold2[31]_i_1_n_0 ),
        .D(int_threshold20[18]),
        .Q(threshold2[18]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold2_reg[19] 
       (.C(ap_clk),
        .CE(\int_threshold2[31]_i_1_n_0 ),
        .D(int_threshold20[19]),
        .Q(threshold2[19]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold2_reg[1] 
       (.C(ap_clk),
        .CE(\int_threshold2[31]_i_1_n_0 ),
        .D(int_threshold20[1]),
        .Q(\int_threshold2_reg[15]_0 [1]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold2_reg[20] 
       (.C(ap_clk),
        .CE(\int_threshold2[31]_i_1_n_0 ),
        .D(int_threshold20[20]),
        .Q(threshold2[20]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold2_reg[21] 
       (.C(ap_clk),
        .CE(\int_threshold2[31]_i_1_n_0 ),
        .D(int_threshold20[21]),
        .Q(threshold2[21]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold2_reg[22] 
       (.C(ap_clk),
        .CE(\int_threshold2[31]_i_1_n_0 ),
        .D(int_threshold20[22]),
        .Q(threshold2[22]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold2_reg[23] 
       (.C(ap_clk),
        .CE(\int_threshold2[31]_i_1_n_0 ),
        .D(int_threshold20[23]),
        .Q(threshold2[23]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold2_reg[24] 
       (.C(ap_clk),
        .CE(\int_threshold2[31]_i_1_n_0 ),
        .D(int_threshold20[24]),
        .Q(threshold2[24]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold2_reg[25] 
       (.C(ap_clk),
        .CE(\int_threshold2[31]_i_1_n_0 ),
        .D(int_threshold20[25]),
        .Q(threshold2[25]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold2_reg[26] 
       (.C(ap_clk),
        .CE(\int_threshold2[31]_i_1_n_0 ),
        .D(int_threshold20[26]),
        .Q(threshold2[26]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold2_reg[27] 
       (.C(ap_clk),
        .CE(\int_threshold2[31]_i_1_n_0 ),
        .D(int_threshold20[27]),
        .Q(threshold2[27]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold2_reg[28] 
       (.C(ap_clk),
        .CE(\int_threshold2[31]_i_1_n_0 ),
        .D(int_threshold20[28]),
        .Q(threshold2[28]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold2_reg[29] 
       (.C(ap_clk),
        .CE(\int_threshold2[31]_i_1_n_0 ),
        .D(int_threshold20[29]),
        .Q(threshold2[29]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold2_reg[2] 
       (.C(ap_clk),
        .CE(\int_threshold2[31]_i_1_n_0 ),
        .D(int_threshold20[2]),
        .Q(\int_threshold2_reg[15]_0 [2]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold2_reg[30] 
       (.C(ap_clk),
        .CE(\int_threshold2[31]_i_1_n_0 ),
        .D(int_threshold20[30]),
        .Q(threshold2[30]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold2_reg[31] 
       (.C(ap_clk),
        .CE(\int_threshold2[31]_i_1_n_0 ),
        .D(int_threshold20[31]),
        .Q(threshold2[31]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold2_reg[3] 
       (.C(ap_clk),
        .CE(\int_threshold2[31]_i_1_n_0 ),
        .D(int_threshold20[3]),
        .Q(\int_threshold2_reg[15]_0 [3]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold2_reg[4] 
       (.C(ap_clk),
        .CE(\int_threshold2[31]_i_1_n_0 ),
        .D(int_threshold20[4]),
        .Q(\int_threshold2_reg[15]_0 [4]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold2_reg[5] 
       (.C(ap_clk),
        .CE(\int_threshold2[31]_i_1_n_0 ),
        .D(int_threshold20[5]),
        .Q(\int_threshold2_reg[15]_0 [5]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold2_reg[6] 
       (.C(ap_clk),
        .CE(\int_threshold2[31]_i_1_n_0 ),
        .D(int_threshold20[6]),
        .Q(\int_threshold2_reg[15]_0 [6]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold2_reg[7] 
       (.C(ap_clk),
        .CE(\int_threshold2[31]_i_1_n_0 ),
        .D(int_threshold20[7]),
        .Q(\int_threshold2_reg[15]_0 [7]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold2_reg[8] 
       (.C(ap_clk),
        .CE(\int_threshold2[31]_i_1_n_0 ),
        .D(int_threshold20[8]),
        .Q(\int_threshold2_reg[15]_0 [8]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold2_reg[9] 
       (.C(ap_clk),
        .CE(\int_threshold2[31]_i_1_n_0 ),
        .D(int_threshold20[9]),
        .Q(\int_threshold2_reg[15]_0 [9]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  LUT3 #(
    .INIT(8'hA8)) 
    interrupt_INST_0
       (.I0(int_gie),
        .I1(p_1_in),
        .I2(\int_isr_reg_n_0_[0] ),
        .O(interrupt));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    isr_mask_i_1
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(ap_start_mask_i_3_n_0),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(s_axi_CONTROL_BUS_WSTRB[0]),
        .O(isr_toggle));
  FDRE isr_mask_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(isr_toggle),
        .Q(isr_mask),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  LUT4 #(
    .INIT(16'h8000)) 
    \mOutPtr[3]_i_4 
       (.I0(Duplicate_U0_ap_start),
        .I1(\mOutPtr_reg[3] ),
        .I2(col_packets_cast_loc_empty_n),
        .I3(\mOutPtr_reg[3]_0 ),
        .O(mOutPtr110_out));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond6_reg_924[0]_i_13 
       (.I0(cols_V[31]),
        .O(\or_cond6_reg_924[0]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond6_reg_924[0]_i_14 
       (.I0(cols_V[30]),
        .O(\nonmax_suppression_U0/p_0_in__1 [30]));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond6_reg_924[0]_i_15 
       (.I0(cols_V[29]),
        .O(\or_cond6_reg_924[0]_i_15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond6_reg_924[0]_i_22 
       (.I0(cols_V[28]),
        .O(\nonmax_suppression_U0/p_0_in__1 [28]));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond6_reg_924[0]_i_23 
       (.I0(cols_V[27]),
        .O(\or_cond6_reg_924[0]_i_23_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond6_reg_924[0]_i_24 
       (.I0(cols_V[26]),
        .O(\nonmax_suppression_U0/p_0_in__1 [26]));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond6_reg_924[0]_i_25 
       (.I0(cols_V[25]),
        .O(\or_cond6_reg_924[0]_i_25_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond6_reg_924[0]_i_32 
       (.I0(cols_V[24]),
        .O(\nonmax_suppression_U0/p_0_in__1 [24]));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond6_reg_924[0]_i_33 
       (.I0(cols_V[23]),
        .O(\or_cond6_reg_924[0]_i_33_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond6_reg_924[0]_i_34 
       (.I0(cols_V[22]),
        .O(\nonmax_suppression_U0/p_0_in__1 [22]));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond6_reg_924[0]_i_35 
       (.I0(cols_V[21]),
        .O(\or_cond6_reg_924[0]_i_35_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond6_reg_924[0]_i_42 
       (.I0(cols_V[20]),
        .O(\nonmax_suppression_U0/p_0_in__1 [20]));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond6_reg_924[0]_i_43 
       (.I0(cols_V[19]),
        .O(\or_cond6_reg_924[0]_i_43_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond6_reg_924[0]_i_44 
       (.I0(cols_V[18]),
        .O(\nonmax_suppression_U0/p_0_in__1 [18]));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond6_reg_924[0]_i_45 
       (.I0(cols_V[17]),
        .O(\or_cond6_reg_924[0]_i_45_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond6_reg_924[0]_i_52 
       (.I0(cols_V[16]),
        .O(\nonmax_suppression_U0/p_0_in__1 [16]));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond6_reg_924[0]_i_53 
       (.I0(cols_V[15]),
        .O(\or_cond6_reg_924[0]_i_53_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond6_reg_924[0]_i_54 
       (.I0(cols_V[14]),
        .O(\or_cond6_reg_924[0]_i_54_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond6_reg_924[0]_i_55 
       (.I0(cols_V[13]),
        .O(\or_cond6_reg_924[0]_i_55_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond6_reg_924[0]_i_62 
       (.I0(cols_V[12]),
        .O(\nonmax_suppression_U0/p_0_in__1 [12]));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond6_reg_924[0]_i_63 
       (.I0(cols_V[11]),
        .O(\or_cond6_reg_924[0]_i_63_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond6_reg_924[0]_i_64 
       (.I0(cols_V[10]),
        .O(\nonmax_suppression_U0/p_0_in__1 [10]));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond6_reg_924[0]_i_65 
       (.I0(cols_V[9]),
        .O(\or_cond6_reg_924[0]_i_65_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond6_reg_924[0]_i_72 
       (.I0(cols_V[8]),
        .O(\nonmax_suppression_U0/p_0_in__1 [8]));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond6_reg_924[0]_i_73 
       (.I0(cols_V[7]),
        .O(\or_cond6_reg_924[0]_i_73_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond6_reg_924[0]_i_74 
       (.I0(cols_V[6]),
        .O(\nonmax_suppression_U0/p_0_in__1 [6]));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond6_reg_924[0]_i_75 
       (.I0(cols_V[5]),
        .O(\or_cond6_reg_924[0]_i_75_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond6_reg_924[0]_i_80 
       (.I0(cols_V[4]),
        .O(\nonmax_suppression_U0/p_0_in__1 [4]));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond6_reg_924[0]_i_81 
       (.I0(cols_V[3]),
        .O(\or_cond6_reg_924[0]_i_81_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond6_reg_924[0]_i_82 
       (.I0(cols_V[2]),
        .O(\nonmax_suppression_U0/p_0_in__1 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond6_reg_924[0]_i_83 
       (.I0(cols_V[1]),
        .O(\or_cond6_reg_924[0]_i_83_n_0 ));
  CARRY4 \or_cond6_reg_924_reg[0]_i_17 
       (.CI(\or_cond6_reg_924_reg[0]_i_27_n_0 ),
        .CO({\or_cond6_reg_924_reg[0]_i_17_n_0 ,\or_cond6_reg_924_reg[0]_i_17_n_1 ,\or_cond6_reg_924_reg[0]_i_17_n_2 ,\or_cond6_reg_924_reg[0]_i_17_n_3 }),
        .CYINIT(1'b0),
        .DI(cols_V[24:21]),
        .O(r_V_4_fu_291_p2[23:20]),
        .S({\nonmax_suppression_U0/p_0_in__1 [24],\or_cond6_reg_924[0]_i_33_n_0 ,\nonmax_suppression_U0/p_0_in__1 [22],\or_cond6_reg_924[0]_i_35_n_0 }));
  CARRY4 \or_cond6_reg_924_reg[0]_i_27 
       (.CI(\or_cond6_reg_924_reg[0]_i_37_n_0 ),
        .CO({\or_cond6_reg_924_reg[0]_i_27_n_0 ,\or_cond6_reg_924_reg[0]_i_27_n_1 ,\or_cond6_reg_924_reg[0]_i_27_n_2 ,\or_cond6_reg_924_reg[0]_i_27_n_3 }),
        .CYINIT(1'b0),
        .DI(cols_V[20:17]),
        .O(r_V_4_fu_291_p2[19:16]),
        .S({\nonmax_suppression_U0/p_0_in__1 [20],\or_cond6_reg_924[0]_i_43_n_0 ,\nonmax_suppression_U0/p_0_in__1 [18],\or_cond6_reg_924[0]_i_45_n_0 }));
  CARRY4 \or_cond6_reg_924_reg[0]_i_37 
       (.CI(\or_cond6_reg_924_reg[0]_i_47_n_0 ),
        .CO({\or_cond6_reg_924_reg[0]_i_37_n_0 ,\or_cond6_reg_924_reg[0]_i_37_n_1 ,\or_cond6_reg_924_reg[0]_i_37_n_2 ,\or_cond6_reg_924_reg[0]_i_37_n_3 }),
        .CYINIT(1'b0),
        .DI(cols_V[16:13]),
        .O(r_V_4_fu_291_p2[15:12]),
        .S({\nonmax_suppression_U0/p_0_in__1 [16],\or_cond6_reg_924[0]_i_53_n_0 ,\or_cond6_reg_924[0]_i_54_n_0 ,\or_cond6_reg_924[0]_i_55_n_0 }));
  CARRY4 \or_cond6_reg_924_reg[0]_i_47 
       (.CI(\or_cond6_reg_924_reg[0]_i_57_n_0 ),
        .CO({\or_cond6_reg_924_reg[0]_i_47_n_0 ,\or_cond6_reg_924_reg[0]_i_47_n_1 ,\or_cond6_reg_924_reg[0]_i_47_n_2 ,\or_cond6_reg_924_reg[0]_i_47_n_3 }),
        .CYINIT(1'b0),
        .DI(cols_V[12:9]),
        .O(r_V_4_fu_291_p2[11:8]),
        .S({\nonmax_suppression_U0/p_0_in__1 [12],\or_cond6_reg_924[0]_i_63_n_0 ,\nonmax_suppression_U0/p_0_in__1 [10],\or_cond6_reg_924[0]_i_65_n_0 }));
  CARRY4 \or_cond6_reg_924_reg[0]_i_57 
       (.CI(\or_cond6_reg_924_reg[0]_i_67_n_0 ),
        .CO({\or_cond6_reg_924_reg[0]_i_57_n_0 ,\or_cond6_reg_924_reg[0]_i_57_n_1 ,\or_cond6_reg_924_reg[0]_i_57_n_2 ,\or_cond6_reg_924_reg[0]_i_57_n_3 }),
        .CYINIT(1'b0),
        .DI(cols_V[8:5]),
        .O(r_V_4_fu_291_p2[7:4]),
        .S({\nonmax_suppression_U0/p_0_in__1 [8],\or_cond6_reg_924[0]_i_73_n_0 ,\nonmax_suppression_U0/p_0_in__1 [6],\or_cond6_reg_924[0]_i_75_n_0 }));
  CARRY4 \or_cond6_reg_924_reg[0]_i_6 
       (.CI(\or_cond6_reg_924_reg[0]_i_8_n_0 ),
        .CO({\int_cols_V_reg[31]_2 ,\NLW_or_cond6_reg_924_reg[0]_i_6_CO_UNCONNECTED [2],\or_cond6_reg_924_reg[0]_i_6_n_2 ,\or_cond6_reg_924_reg[0]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,cols_V[31:29]}),
        .O({\NLW_or_cond6_reg_924_reg[0]_i_6_O_UNCONNECTED [3],r_V_4_fu_291_p2[30:28]}),
        .S({1'b1,\or_cond6_reg_924[0]_i_13_n_0 ,\nonmax_suppression_U0/p_0_in__1 [30],\or_cond6_reg_924[0]_i_15_n_0 }));
  CARRY4 \or_cond6_reg_924_reg[0]_i_67 
       (.CI(1'b0),
        .CO({\or_cond6_reg_924_reg[0]_i_67_n_0 ,\or_cond6_reg_924_reg[0]_i_67_n_1 ,\or_cond6_reg_924_reg[0]_i_67_n_2 ,\or_cond6_reg_924_reg[0]_i_67_n_3 }),
        .CYINIT(cols_V[0]),
        .DI(cols_V[4:1]),
        .O(r_V_4_fu_291_p2[3:0]),
        .S({\nonmax_suppression_U0/p_0_in__1 [4],\or_cond6_reg_924[0]_i_81_n_0 ,\nonmax_suppression_U0/p_0_in__1 [2],\or_cond6_reg_924[0]_i_83_n_0 }));
  CARRY4 \or_cond6_reg_924_reg[0]_i_8 
       (.CI(\or_cond6_reg_924_reg[0]_i_17_n_0 ),
        .CO({\or_cond6_reg_924_reg[0]_i_8_n_0 ,\or_cond6_reg_924_reg[0]_i_8_n_1 ,\or_cond6_reg_924_reg[0]_i_8_n_2 ,\or_cond6_reg_924_reg[0]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI(cols_V[28:25]),
        .O(r_V_4_fu_291_p2[27:24]),
        .S({\nonmax_suppression_U0/p_0_in__1 [28],\or_cond6_reg_924[0]_i_23_n_0 ,\nonmax_suppression_U0/p_0_in__1 [26],\or_cond6_reg_924[0]_i_25_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_reg_862[0]_i_14 
       (.I0(cols_V[27]),
        .O(\int_cols_V_reg[31]_0 [14]));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_reg_862[0]_i_15 
       (.I0(cols_V[25]),
        .O(\int_cols_V_reg[31]_0 [13]));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_reg_862[0]_i_21 
       (.I0(cols_V[23]),
        .O(\int_cols_V_reg[31]_0 [12]));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_reg_862[0]_i_22 
       (.I0(cols_V[21]),
        .O(\int_cols_V_reg[31]_0 [11]));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_reg_862[0]_i_28 
       (.I0(cols_V[19]),
        .O(\int_cols_V_reg[31]_0 [10]));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_reg_862[0]_i_29 
       (.I0(cols_V[17]),
        .O(\int_cols_V_reg[31]_0 [9]));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_reg_862[0]_i_35 
       (.I0(cols_V[15]),
        .O(\int_cols_V_reg[31]_0 [8]));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_reg_862[0]_i_36 
       (.I0(cols_V[14]),
        .O(\int_cols_V_reg[31]_0 [7]));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_reg_862[0]_i_37 
       (.I0(cols_V[13]),
        .O(\int_cols_V_reg[31]_0 [6]));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_reg_862[0]_i_43 
       (.I0(cols_V[11]),
        .O(\int_cols_V_reg[31]_0 [5]));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_reg_862[0]_i_44 
       (.I0(cols_V[9]),
        .O(\int_cols_V_reg[31]_0 [4]));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_reg_862[0]_i_5 
       (.I0(cols_V[31]),
        .O(\int_cols_V_reg[31]_0 [16]));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_reg_862[0]_i_50 
       (.I0(cols_V[7]),
        .O(\int_cols_V_reg[31]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_reg_862[0]_i_51 
       (.I0(cols_V[5]),
        .O(\int_cols_V_reg[31]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_reg_862[0]_i_56 
       (.I0(cols_V[3]),
        .O(\int_cols_V_reg[31]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_reg_862[0]_i_57 
       (.I0(cols_V[1]),
        .O(\int_cols_V_reg[31]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_reg_862[0]_i_7 
       (.I0(cols_V[29]),
        .O(\int_cols_V_reg[31]_0 [15]));
  LUT2 #(
    .INIT(4'hB)) 
    p_assign_2_fu_897_p2_carry__0_i_1
       (.I0(cols_V[6]),
        .I1(tmp_67_fu_893_p2_carry_6),
        .O(\int_cols_V_reg[6]_0 [3]));
  LUT2 #(
    .INIT(4'hB)) 
    p_assign_2_fu_897_p2_carry__0_i_1__0
       (.I0(cols_V[6]),
        .I1(tmp_67_fu_893_p2_carry_14),
        .O(\int_cols_V_reg[6]_1 [3]));
  LUT2 #(
    .INIT(4'hB)) 
    p_assign_2_fu_897_p2_carry__0_i_2
       (.I0(cols_V[5]),
        .I1(tmp_67_fu_893_p2_carry_5),
        .O(\int_cols_V_reg[6]_0 [2]));
  LUT2 #(
    .INIT(4'hB)) 
    p_assign_2_fu_897_p2_carry__0_i_2__0
       (.I0(cols_V[5]),
        .I1(tmp_67_fu_893_p2_carry_13),
        .O(\int_cols_V_reg[6]_1 [2]));
  LUT2 #(
    .INIT(4'hB)) 
    p_assign_2_fu_897_p2_carry__0_i_3
       (.I0(cols_V[4]),
        .I1(tmp_67_fu_893_p2_carry_4),
        .O(\int_cols_V_reg[6]_0 [1]));
  LUT2 #(
    .INIT(4'hB)) 
    p_assign_2_fu_897_p2_carry__0_i_3__0
       (.I0(cols_V[4]),
        .I1(tmp_67_fu_893_p2_carry_12),
        .O(\int_cols_V_reg[6]_1 [1]));
  LUT2 #(
    .INIT(4'hB)) 
    p_assign_2_fu_897_p2_carry__0_i_4
       (.I0(cols_V[3]),
        .I1(tmp_67_fu_893_p2_carry_3),
        .O(\int_cols_V_reg[6]_0 [0]));
  LUT2 #(
    .INIT(4'hB)) 
    p_assign_2_fu_897_p2_carry__0_i_4__0
       (.I0(cols_V[3]),
        .I1(tmp_67_fu_893_p2_carry_11),
        .O(\int_cols_V_reg[6]_1 [0]));
  LUT2 #(
    .INIT(4'hB)) 
    p_assign_2_fu_897_p2_carry__1_i_1
       (.I0(cols_V[7]),
        .I1(tmp_67_fu_893_p2_carry__0),
        .O(\int_cols_V_reg[7]_1 ));
  LUT2 #(
    .INIT(4'hB)) 
    p_assign_2_fu_897_p2_carry__1_i_1__0
       (.I0(cols_V[7]),
        .I1(tmp_67_fu_893_p2_carry__0_2),
        .O(\int_cols_V_reg[7]_4 ));
  LUT2 #(
    .INIT(4'hB)) 
    p_assign_2_fu_897_p2_carry_i_2
       (.I0(cols_V[2]),
        .I1(tmp_67_fu_893_p2_carry_2),
        .O(\int_cols_V_reg[2]_0 [2]));
  LUT2 #(
    .INIT(4'hB)) 
    p_assign_2_fu_897_p2_carry_i_2__0
       (.I0(cols_V[2]),
        .I1(tmp_67_fu_893_p2_carry_10),
        .O(\int_cols_V_reg[2]_1 [2]));
  LUT2 #(
    .INIT(4'hB)) 
    p_assign_2_fu_897_p2_carry_i_3
       (.I0(cols_V[1]),
        .I1(tmp_67_fu_893_p2_carry_1),
        .O(\int_cols_V_reg[2]_0 [1]));
  LUT2 #(
    .INIT(4'hB)) 
    p_assign_2_fu_897_p2_carry_i_3__0
       (.I0(cols_V[1]),
        .I1(tmp_67_fu_893_p2_carry_9),
        .O(\int_cols_V_reg[2]_1 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    p_assign_2_fu_897_p2_carry_i_4
       (.I0(cols_V[1]),
        .I1(tmp_67_fu_893_p2_carry_1),
        .O(\int_cols_V_reg[2]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    p_assign_2_fu_897_p2_carry_i_4__0
       (.I0(cols_V[1]),
        .I1(tmp_67_fu_893_p2_carry_9),
        .O(\int_cols_V_reg[2]_1 [0]));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rdata[0]_i_1 
       (.I0(\rdata_reg[0]_i_2_n_0 ),
        .I1(s_axi_CONTROL_BUS_ARADDR[2]),
        .I2(\rdata[0]_i_3_n_0 ),
        .I3(Duplicate_U0_ap_start),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\int_ier_reg_n_0_[0] ),
        .O(\rdata[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \rdata[0]_i_3 
       (.I0(s_axi_CONTROL_BUS_ARADDR[4]),
        .I1(s_axi_CONTROL_BUS_ARADDR[5]),
        .O(\rdata[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[0]_i_4 
       (.I0(rows_V[0]),
        .I1(s_axi_CONTROL_BUS_ARADDR[4]),
        .I2(threshold1[0]),
        .I3(s_axi_CONTROL_BUS_ARADDR[5]),
        .I4(int_gie),
        .O(\rdata[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[0]_i_5 
       (.I0(cols_V[0]),
        .I1(s_axi_CONTROL_BUS_ARADDR[4]),
        .I2(\int_threshold2_reg[15]_0 [0]),
        .I3(s_axi_CONTROL_BUS_ARADDR[5]),
        .I4(\int_isr_reg_n_0_[0] ),
        .O(\rdata[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[10]_i_1 
       (.I0(cols_V[10]),
        .I1(\int_threshold2_reg[15]_0 [10]),
        .I2(s_axi_CONTROL_BUS_ARADDR[3]),
        .I3(rows_V[10]),
        .I4(s_axi_CONTROL_BUS_ARADDR[4]),
        .I5(threshold1[10]),
        .O(\rdata[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[11]_i_1 
       (.I0(cols_V[11]),
        .I1(\int_threshold2_reg[15]_0 [11]),
        .I2(s_axi_CONTROL_BUS_ARADDR[3]),
        .I3(rows_V[11]),
        .I4(s_axi_CONTROL_BUS_ARADDR[4]),
        .I5(threshold1[11]),
        .O(\rdata[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[12]_i_1 
       (.I0(cols_V[12]),
        .I1(\int_threshold2_reg[15]_0 [12]),
        .I2(s_axi_CONTROL_BUS_ARADDR[3]),
        .I3(rows_V[12]),
        .I4(s_axi_CONTROL_BUS_ARADDR[4]),
        .I5(threshold1[12]),
        .O(\rdata[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[13]_i_1 
       (.I0(cols_V[13]),
        .I1(\int_threshold2_reg[15]_0 [13]),
        .I2(s_axi_CONTROL_BUS_ARADDR[3]),
        .I3(rows_V[13]),
        .I4(s_axi_CONTROL_BUS_ARADDR[4]),
        .I5(threshold1[13]),
        .O(\rdata[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[14]_i_1 
       (.I0(cols_V[14]),
        .I1(\int_threshold2_reg[15]_0 [14]),
        .I2(s_axi_CONTROL_BUS_ARADDR[3]),
        .I3(rows_V[14]),
        .I4(s_axi_CONTROL_BUS_ARADDR[4]),
        .I5(threshold1[14]),
        .O(\rdata[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[15]_i_1 
       (.I0(cols_V[15]),
        .I1(\int_threshold2_reg[15]_0 [15]),
        .I2(s_axi_CONTROL_BUS_ARADDR[3]),
        .I3(rows_V[15]),
        .I4(s_axi_CONTROL_BUS_ARADDR[4]),
        .I5(threshold1[15]),
        .O(\rdata[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[16]_i_1 
       (.I0(cols_V[16]),
        .I1(threshold2[16]),
        .I2(s_axi_CONTROL_BUS_ARADDR[3]),
        .I3(rows_V[16]),
        .I4(s_axi_CONTROL_BUS_ARADDR[4]),
        .I5(threshold1[16]),
        .O(\rdata[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[17]_i_1 
       (.I0(cols_V[17]),
        .I1(threshold2[17]),
        .I2(s_axi_CONTROL_BUS_ARADDR[3]),
        .I3(rows_V[17]),
        .I4(s_axi_CONTROL_BUS_ARADDR[4]),
        .I5(threshold1[17]),
        .O(\rdata[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[18]_i_1 
       (.I0(cols_V[18]),
        .I1(threshold2[18]),
        .I2(s_axi_CONTROL_BUS_ARADDR[3]),
        .I3(rows_V[18]),
        .I4(s_axi_CONTROL_BUS_ARADDR[4]),
        .I5(threshold1[18]),
        .O(\rdata[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[19]_i_1 
       (.I0(cols_V[19]),
        .I1(threshold2[19]),
        .I2(s_axi_CONTROL_BUS_ARADDR[3]),
        .I3(rows_V[19]),
        .I4(s_axi_CONTROL_BUS_ARADDR[4]),
        .I5(threshold1[19]),
        .O(\rdata[19]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[1]_i_2 
       (.I0(s_axi_CONTROL_BUS_ARADDR[5]),
        .I1(s_axi_CONTROL_BUS_ARADDR[4]),
        .I2(data0[1]),
        .I3(s_axi_CONTROL_BUS_ARADDR[3]),
        .I4(p_0_in),
        .O(\rdata[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h88BBB8888888B888)) 
    \rdata[1]_i_3 
       (.I0(\rdata[1]_i_4_n_0 ),
        .I1(s_axi_CONTROL_BUS_ARADDR[3]),
        .I2(rows_V[1]),
        .I3(s_axi_CONTROL_BUS_ARADDR[4]),
        .I4(s_axi_CONTROL_BUS_ARADDR[5]),
        .I5(threshold1[1]),
        .O(\rdata[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[1]_i_4 
       (.I0(cols_V[1]),
        .I1(s_axi_CONTROL_BUS_ARADDR[4]),
        .I2(\int_threshold2_reg[15]_0 [1]),
        .I3(s_axi_CONTROL_BUS_ARADDR[5]),
        .I4(p_1_in),
        .O(\rdata[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[20]_i_1 
       (.I0(cols_V[20]),
        .I1(threshold2[20]),
        .I2(s_axi_CONTROL_BUS_ARADDR[3]),
        .I3(rows_V[20]),
        .I4(s_axi_CONTROL_BUS_ARADDR[4]),
        .I5(threshold1[20]),
        .O(\rdata[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[21]_i_1 
       (.I0(cols_V[21]),
        .I1(threshold2[21]),
        .I2(s_axi_CONTROL_BUS_ARADDR[3]),
        .I3(rows_V[21]),
        .I4(s_axi_CONTROL_BUS_ARADDR[4]),
        .I5(threshold1[21]),
        .O(\rdata[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[22]_i_1 
       (.I0(cols_V[22]),
        .I1(threshold2[22]),
        .I2(s_axi_CONTROL_BUS_ARADDR[3]),
        .I3(rows_V[22]),
        .I4(s_axi_CONTROL_BUS_ARADDR[4]),
        .I5(threshold1[22]),
        .O(\rdata[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[23]_i_1 
       (.I0(cols_V[23]),
        .I1(threshold2[23]),
        .I2(s_axi_CONTROL_BUS_ARADDR[3]),
        .I3(rows_V[23]),
        .I4(s_axi_CONTROL_BUS_ARADDR[4]),
        .I5(threshold1[23]),
        .O(\rdata[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[24]_i_1 
       (.I0(cols_V[24]),
        .I1(threshold2[24]),
        .I2(s_axi_CONTROL_BUS_ARADDR[3]),
        .I3(rows_V[24]),
        .I4(s_axi_CONTROL_BUS_ARADDR[4]),
        .I5(threshold1[24]),
        .O(\rdata[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[25]_i_1 
       (.I0(cols_V[25]),
        .I1(threshold2[25]),
        .I2(s_axi_CONTROL_BUS_ARADDR[3]),
        .I3(rows_V[25]),
        .I4(s_axi_CONTROL_BUS_ARADDR[4]),
        .I5(threshold1[25]),
        .O(\rdata[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[26]_i_1 
       (.I0(cols_V[26]),
        .I1(threshold2[26]),
        .I2(s_axi_CONTROL_BUS_ARADDR[3]),
        .I3(rows_V[26]),
        .I4(s_axi_CONTROL_BUS_ARADDR[4]),
        .I5(threshold1[26]),
        .O(\rdata[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[27]_i_1 
       (.I0(cols_V[27]),
        .I1(threshold2[27]),
        .I2(s_axi_CONTROL_BUS_ARADDR[3]),
        .I3(rows_V[27]),
        .I4(s_axi_CONTROL_BUS_ARADDR[4]),
        .I5(threshold1[27]),
        .O(\rdata[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[28]_i_1 
       (.I0(cols_V[28]),
        .I1(threshold2[28]),
        .I2(s_axi_CONTROL_BUS_ARADDR[3]),
        .I3(rows_V[28]),
        .I4(s_axi_CONTROL_BUS_ARADDR[4]),
        .I5(threshold1[28]),
        .O(\rdata[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[29]_i_1 
       (.I0(cols_V[29]),
        .I1(threshold2[29]),
        .I2(s_axi_CONTROL_BUS_ARADDR[3]),
        .I3(rows_V[29]),
        .I4(s_axi_CONTROL_BUS_ARADDR[4]),
        .I5(threshold1[29]),
        .O(\rdata[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0088008888038800)) 
    \rdata[2]_i_1 
       (.I0(\rdata[2]_i_2_n_0 ),
        .I1(s_axi_CONTROL_BUS_ARADDR[2]),
        .I2(s_axi_CONTROL_BUS_ARADDR[3]),
        .I3(s_axi_CONTROL_BUS_ARADDR[5]),
        .I4(data0[2]),
        .I5(s_axi_CONTROL_BUS_ARADDR[4]),
        .O(\rdata[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_2 
       (.I0(cols_V[2]),
        .I1(\int_threshold2_reg[15]_0 [2]),
        .I2(s_axi_CONTROL_BUS_ARADDR[3]),
        .I3(rows_V[2]),
        .I4(s_axi_CONTROL_BUS_ARADDR[4]),
        .I5(threshold1[2]),
        .O(\rdata[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[30]_i_1 
       (.I0(cols_V[30]),
        .I1(threshold2[30]),
        .I2(s_axi_CONTROL_BUS_ARADDR[3]),
        .I3(rows_V[30]),
        .I4(s_axi_CONTROL_BUS_ARADDR[4]),
        .I5(threshold1[30]),
        .O(\rdata[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAA22A)) 
    \rdata[31]_i_1 
       (.I0(ar_hs),
        .I1(s_axi_CONTROL_BUS_ARADDR[2]),
        .I2(s_axi_CONTROL_BUS_ARADDR[5]),
        .I3(s_axi_CONTROL_BUS_ARADDR[4]),
        .I4(s_axi_CONTROL_BUS_ARADDR[0]),
        .I5(s_axi_CONTROL_BUS_ARADDR[1]),
        .O(\rdata[31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[31]_i_2 
       (.I0(s_axi_CONTROL_BUS_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .O(ar_hs));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[31]_i_3 
       (.I0(cols_V[31]),
        .I1(threshold2[31]),
        .I2(s_axi_CONTROL_BUS_ARADDR[3]),
        .I3(rows_V[31]),
        .I4(s_axi_CONTROL_BUS_ARADDR[4]),
        .I5(threshold1[31]),
        .O(\rdata[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0088008888038800)) 
    \rdata[3]_i_1 
       (.I0(\rdata[3]_i_2_n_0 ),
        .I1(s_axi_CONTROL_BUS_ARADDR[2]),
        .I2(s_axi_CONTROL_BUS_ARADDR[3]),
        .I3(s_axi_CONTROL_BUS_ARADDR[5]),
        .I4(data0[3]),
        .I5(s_axi_CONTROL_BUS_ARADDR[4]),
        .O(\rdata[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_2 
       (.I0(cols_V[3]),
        .I1(\int_threshold2_reg[15]_0 [3]),
        .I2(s_axi_CONTROL_BUS_ARADDR[3]),
        .I3(rows_V[3]),
        .I4(s_axi_CONTROL_BUS_ARADDR[4]),
        .I5(threshold1[3]),
        .O(\rdata[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_1 
       (.I0(cols_V[4]),
        .I1(\int_threshold2_reg[15]_0 [4]),
        .I2(s_axi_CONTROL_BUS_ARADDR[3]),
        .I3(rows_V[4]),
        .I4(s_axi_CONTROL_BUS_ARADDR[4]),
        .I5(threshold1[4]),
        .O(\rdata[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_1 
       (.I0(cols_V[5]),
        .I1(\int_threshold2_reg[15]_0 [5]),
        .I2(s_axi_CONTROL_BUS_ARADDR[3]),
        .I3(rows_V[5]),
        .I4(s_axi_CONTROL_BUS_ARADDR[4]),
        .I5(threshold1[5]),
        .O(\rdata[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_1 
       (.I0(cols_V[6]),
        .I1(\int_threshold2_reg[15]_0 [6]),
        .I2(s_axi_CONTROL_BUS_ARADDR[3]),
        .I3(rows_V[6]),
        .I4(s_axi_CONTROL_BUS_ARADDR[4]),
        .I5(threshold1[6]),
        .O(\rdata[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8880)) 
    \rdata[7]_i_1 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_CONTROL_BUS_ARVALID),
        .I2(s_axi_CONTROL_BUS_ARADDR[0]),
        .I3(s_axi_CONTROL_BUS_ARADDR[1]),
        .O(\rdata[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0088008888038800)) 
    \rdata[7]_i_2 
       (.I0(\rdata[7]_i_3_n_0 ),
        .I1(s_axi_CONTROL_BUS_ARADDR[2]),
        .I2(s_axi_CONTROL_BUS_ARADDR[3]),
        .I3(s_axi_CONTROL_BUS_ARADDR[5]),
        .I4(data0[7]),
        .I5(s_axi_CONTROL_BUS_ARADDR[4]),
        .O(\rdata[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_3 
       (.I0(cols_V[7]),
        .I1(\int_threshold2_reg[15]_0 [7]),
        .I2(s_axi_CONTROL_BUS_ARADDR[3]),
        .I3(rows_V[7]),
        .I4(s_axi_CONTROL_BUS_ARADDR[4]),
        .I5(threshold1[7]),
        .O(\rdata[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[8]_i_1 
       (.I0(cols_V[8]),
        .I1(\int_threshold2_reg[15]_0 [8]),
        .I2(s_axi_CONTROL_BUS_ARADDR[3]),
        .I3(rows_V[8]),
        .I4(s_axi_CONTROL_BUS_ARADDR[4]),
        .I5(threshold1[8]),
        .O(\rdata[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[9]_i_1 
       (.I0(cols_V[9]),
        .I1(\int_threshold2_reg[15]_0 [9]),
        .I2(s_axi_CONTROL_BUS_ARADDR[3]),
        .I3(rows_V[9]),
        .I4(s_axi_CONTROL_BUS_ARADDR[4]),
        .I5(threshold1[9]),
        .O(\rdata[9]_i_1_n_0 ));
  FDRE \rdata_reg[0] 
       (.C(AXI_LITE_clk),
        .CE(ar_hs),
        .D(\rdata[0]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[0]),
        .R(\rdata[7]_i_1_n_0 ));
  MUXF7 \rdata_reg[0]_i_2 
       (.I0(\rdata[0]_i_4_n_0 ),
        .I1(\rdata[0]_i_5_n_0 ),
        .O(\rdata_reg[0]_i_2_n_0 ),
        .S(s_axi_CONTROL_BUS_ARADDR[3]));
  FDRE \rdata_reg[10] 
       (.C(AXI_LITE_clk),
        .CE(ar_hs),
        .D(\rdata[10]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[10]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[11] 
       (.C(AXI_LITE_clk),
        .CE(ar_hs),
        .D(\rdata[11]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[11]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[12] 
       (.C(AXI_LITE_clk),
        .CE(ar_hs),
        .D(\rdata[12]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[12]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[13] 
       (.C(AXI_LITE_clk),
        .CE(ar_hs),
        .D(\rdata[13]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[13]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[14] 
       (.C(AXI_LITE_clk),
        .CE(ar_hs),
        .D(\rdata[14]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[14]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[15] 
       (.C(AXI_LITE_clk),
        .CE(ar_hs),
        .D(\rdata[15]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[15]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[16] 
       (.C(AXI_LITE_clk),
        .CE(ar_hs),
        .D(\rdata[16]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[16]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[17] 
       (.C(AXI_LITE_clk),
        .CE(ar_hs),
        .D(\rdata[17]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[17]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[18] 
       (.C(AXI_LITE_clk),
        .CE(ar_hs),
        .D(\rdata[18]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[18]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[19] 
       (.C(AXI_LITE_clk),
        .CE(ar_hs),
        .D(\rdata[19]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[19]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[1] 
       (.C(AXI_LITE_clk),
        .CE(ar_hs),
        .D(\rdata_reg[1]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[1]),
        .R(\rdata[7]_i_1_n_0 ));
  MUXF7 \rdata_reg[1]_i_1 
       (.I0(\rdata[1]_i_2_n_0 ),
        .I1(\rdata[1]_i_3_n_0 ),
        .O(\rdata_reg[1]_i_1_n_0 ),
        .S(s_axi_CONTROL_BUS_ARADDR[2]));
  FDRE \rdata_reg[20] 
       (.C(AXI_LITE_clk),
        .CE(ar_hs),
        .D(\rdata[20]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[20]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[21] 
       (.C(AXI_LITE_clk),
        .CE(ar_hs),
        .D(\rdata[21]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[21]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[22] 
       (.C(AXI_LITE_clk),
        .CE(ar_hs),
        .D(\rdata[22]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[22]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[23] 
       (.C(AXI_LITE_clk),
        .CE(ar_hs),
        .D(\rdata[23]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[23]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[24] 
       (.C(AXI_LITE_clk),
        .CE(ar_hs),
        .D(\rdata[24]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[24]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[25] 
       (.C(AXI_LITE_clk),
        .CE(ar_hs),
        .D(\rdata[25]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[25]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[26] 
       (.C(AXI_LITE_clk),
        .CE(ar_hs),
        .D(\rdata[26]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[26]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[27] 
       (.C(AXI_LITE_clk),
        .CE(ar_hs),
        .D(\rdata[27]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[27]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[28] 
       (.C(AXI_LITE_clk),
        .CE(ar_hs),
        .D(\rdata[28]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[28]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[29] 
       (.C(AXI_LITE_clk),
        .CE(ar_hs),
        .D(\rdata[29]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[29]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[2] 
       (.C(AXI_LITE_clk),
        .CE(ar_hs),
        .D(\rdata[2]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[2]),
        .R(\rdata[7]_i_1_n_0 ));
  FDRE \rdata_reg[30] 
       (.C(AXI_LITE_clk),
        .CE(ar_hs),
        .D(\rdata[30]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[30]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[31] 
       (.C(AXI_LITE_clk),
        .CE(ar_hs),
        .D(\rdata[31]_i_3_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[31]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[3] 
       (.C(AXI_LITE_clk),
        .CE(ar_hs),
        .D(\rdata[3]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[3]),
        .R(\rdata[7]_i_1_n_0 ));
  FDRE \rdata_reg[4] 
       (.C(AXI_LITE_clk),
        .CE(ar_hs),
        .D(\rdata[4]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[4]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[5] 
       (.C(AXI_LITE_clk),
        .CE(ar_hs),
        .D(\rdata[5]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[5]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[6] 
       (.C(AXI_LITE_clk),
        .CE(ar_hs),
        .D(\rdata[6]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[6]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[7] 
       (.C(AXI_LITE_clk),
        .CE(ar_hs),
        .D(\rdata[7]_i_2_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[7]),
        .R(\rdata[7]_i_1_n_0 ));
  FDRE \rdata_reg[8] 
       (.C(AXI_LITE_clk),
        .CE(ar_hs),
        .D(\rdata[8]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[8]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[9] 
       (.C(AXI_LITE_clk),
        .CE(ar_hs),
        .D(\rdata[9]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[9]),
        .R(\rdata[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \row_assign_10_1_t_reg_1543[0]_i_1 
       (.I0(rows_V[0]),
        .I1(\row_assign_10_1_t_reg_1543_reg[1] [0]),
        .O(\int_rows_V_reg[0]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \row_assign_10_1_t_reg_1543[0]_i_1__0 
       (.I0(rows_V[0]),
        .I1(\row_assign_10_1_t_reg_1543_reg[1]_0 [0]),
        .O(\int_rows_V_reg[0]_3 [0]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'hD22D)) 
    \row_assign_10_1_t_reg_1543[1]_i_1 
       (.I0(rows_V[0]),
        .I1(\row_assign_10_1_t_reg_1543_reg[1] [0]),
        .I2(\row_assign_10_1_t_reg_1543_reg[1] [1]),
        .I3(rows_V[1]),
        .O(\int_rows_V_reg[0]_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'hD22D)) 
    \row_assign_10_1_t_reg_1543[1]_i_1__0 
       (.I0(rows_V[0]),
        .I1(\row_assign_10_1_t_reg_1543_reg[1]_0 [0]),
        .I2(\row_assign_10_1_t_reg_1543_reg[1]_0 [1]),
        .I3(rows_V[1]),
        .O(\int_rows_V_reg[0]_3 [1]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \row_assign_10_2_t_reg_1548[0]_i_1 
       (.I0(rows_V[0]),
        .I1(tmp_80_reg_1528[0]),
        .O(\int_rows_V_reg[0]_7 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \row_assign_10_2_t_reg_1548[0]_i_1__0 
       (.I0(rows_V[0]),
        .I1(tmp_80_reg_1528_6[0]),
        .O(\int_rows_V_reg[0]_9 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'hD22D)) 
    \row_assign_10_2_t_reg_1548[1]_i_2 
       (.I0(rows_V[0]),
        .I1(tmp_80_reg_1528[0]),
        .I2(tmp_80_reg_1528[1]),
        .I3(rows_V[1]),
        .O(row_assign_10_2_t_fu_796_p2));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'hD22D)) 
    \row_assign_10_2_t_reg_1548[1]_i_2__0 
       (.I0(rows_V[0]),
        .I1(tmp_80_reg_1528_6[0]),
        .I2(tmp_80_reg_1528_6[1]),
        .I3(rows_V[1]),
        .O(row_assign_10_2_t_fu_796_p2_0));
  LUT2 #(
    .INIT(4'h1)) 
    \slt4_reg_944[0]_i_10 
       (.I0(threshold2[18]),
        .I1(threshold2[19]),
        .O(\slt4_reg_944[0]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \slt4_reg_944[0]_i_11 
       (.I0(threshold2[16]),
        .I1(threshold2[17]),
        .O(\slt4_reg_944[0]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \slt4_reg_944[0]_i_3 
       (.I0(threshold2[30]),
        .I1(threshold2[31]),
        .O(\slt4_reg_944[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \slt4_reg_944[0]_i_4 
       (.I0(threshold2[28]),
        .I1(threshold2[29]),
        .O(\slt4_reg_944[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \slt4_reg_944[0]_i_5 
       (.I0(threshold2[26]),
        .I1(threshold2[27]),
        .O(\slt4_reg_944[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \slt4_reg_944[0]_i_6 
       (.I0(threshold2[24]),
        .I1(threshold2[25]),
        .O(\slt4_reg_944[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \slt4_reg_944[0]_i_8 
       (.I0(threshold2[22]),
        .I1(threshold2[23]),
        .O(\slt4_reg_944[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \slt4_reg_944[0]_i_9 
       (.I0(threshold2[20]),
        .I1(threshold2[21]),
        .O(\slt4_reg_944[0]_i_9_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \slt4_reg_944_reg[0]_i_1 
       (.CI(\slt4_reg_944_reg[0]_i_2_n_0 ),
        .CO({\int_threshold2_reg[31]_0 ,\slt4_reg_944_reg[0]_i_1_n_1 ,\slt4_reg_944_reg[0]_i_1_n_2 ,\slt4_reg_944_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({threshold2[31],1'b0,1'b0,1'b0}),
        .O(\NLW_slt4_reg_944_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\slt4_reg_944[0]_i_3_n_0 ,\slt4_reg_944[0]_i_4_n_0 ,\slt4_reg_944[0]_i_5_n_0 ,\slt4_reg_944[0]_i_6_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \slt4_reg_944_reg[0]_i_2 
       (.CI(\slt4_reg_944_reg[0] ),
        .CO({\slt4_reg_944_reg[0]_i_2_n_0 ,\slt4_reg_944_reg[0]_i_2_n_1 ,\slt4_reg_944_reg[0]_i_2_n_2 ,\slt4_reg_944_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_slt4_reg_944_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\slt4_reg_944[0]_i_8_n_0 ,\slt4_reg_944[0]_i_9_n_0 ,\slt4_reg_944[0]_i_10_n_0 ,\slt4_reg_944[0]_i_11_n_0 }));
  LUT2 #(
    .INIT(4'h1)) 
    \slt5_reg_949[0]_i_10 
       (.I0(threshold2[18]),
        .I1(threshold2[19]),
        .O(\slt5_reg_949[0]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \slt5_reg_949[0]_i_11 
       (.I0(threshold2[16]),
        .I1(threshold2[17]),
        .O(\slt5_reg_949[0]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h50D4)) 
    \slt5_reg_949[0]_i_13 
       (.I0(\int_threshold2_reg[15]_0 [15]),
        .I1(\slt5_reg_949_reg[0]_i_7_0 [14]),
        .I2(\slt5_reg_949_reg[0]_i_7_0 [15]),
        .I3(\int_threshold2_reg[15]_0 [14]),
        .O(\slt5_reg_949[0]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h50D4)) 
    \slt5_reg_949[0]_i_14 
       (.I0(\int_threshold2_reg[15]_0 [13]),
        .I1(\slt5_reg_949_reg[0]_i_7_0 [12]),
        .I2(\slt5_reg_949_reg[0]_i_7_0 [13]),
        .I3(\int_threshold2_reg[15]_0 [12]),
        .O(\slt5_reg_949[0]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h50D4)) 
    \slt5_reg_949[0]_i_15 
       (.I0(\int_threshold2_reg[15]_0 [11]),
        .I1(\slt5_reg_949_reg[0]_i_7_0 [10]),
        .I2(\slt5_reg_949_reg[0]_i_7_0 [11]),
        .I3(\int_threshold2_reg[15]_0 [10]),
        .O(\slt5_reg_949[0]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h50D4)) 
    \slt5_reg_949[0]_i_16 
       (.I0(\int_threshold2_reg[15]_0 [9]),
        .I1(\slt5_reg_949_reg[0]_i_7_0 [8]),
        .I2(\slt5_reg_949_reg[0]_i_7_0 [9]),
        .I3(\int_threshold2_reg[15]_0 [8]),
        .O(\slt5_reg_949[0]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h50D4)) 
    \slt5_reg_949[0]_i_21 
       (.I0(\int_threshold2_reg[15]_0 [7]),
        .I1(\slt5_reg_949_reg[0]_i_7_0 [6]),
        .I2(\slt5_reg_949_reg[0]_i_7_0 [7]),
        .I3(\int_threshold2_reg[15]_0 [6]),
        .O(\slt5_reg_949[0]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h50D4)) 
    \slt5_reg_949[0]_i_22 
       (.I0(\int_threshold2_reg[15]_0 [5]),
        .I1(\slt5_reg_949_reg[0]_i_7_0 [4]),
        .I2(\slt5_reg_949_reg[0]_i_7_0 [5]),
        .I3(\int_threshold2_reg[15]_0 [4]),
        .O(\slt5_reg_949[0]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h50D4)) 
    \slt5_reg_949[0]_i_23 
       (.I0(\int_threshold2_reg[15]_0 [3]),
        .I1(\slt5_reg_949_reg[0]_i_7_0 [2]),
        .I2(\slt5_reg_949_reg[0]_i_7_0 [3]),
        .I3(\int_threshold2_reg[15]_0 [2]),
        .O(\slt5_reg_949[0]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h50D4)) 
    \slt5_reg_949[0]_i_24 
       (.I0(\int_threshold2_reg[15]_0 [1]),
        .I1(\slt5_reg_949_reg[0]_i_7_0 [0]),
        .I2(\slt5_reg_949_reg[0]_i_7_0 [1]),
        .I3(\int_threshold2_reg[15]_0 [0]),
        .O(\slt5_reg_949[0]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \slt5_reg_949[0]_i_3 
       (.I0(threshold2[30]),
        .I1(threshold2[31]),
        .O(\slt5_reg_949[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \slt5_reg_949[0]_i_4 
       (.I0(threshold2[28]),
        .I1(threshold2[29]),
        .O(\slt5_reg_949[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \slt5_reg_949[0]_i_5 
       (.I0(threshold2[26]),
        .I1(threshold2[27]),
        .O(\slt5_reg_949[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \slt5_reg_949[0]_i_6 
       (.I0(threshold2[24]),
        .I1(threshold2[25]),
        .O(\slt5_reg_949[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \slt5_reg_949[0]_i_8 
       (.I0(threshold2[22]),
        .I1(threshold2[23]),
        .O(\slt5_reg_949[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \slt5_reg_949[0]_i_9 
       (.I0(threshold2[20]),
        .I1(threshold2[21]),
        .O(\slt5_reg_949[0]_i_9_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \slt5_reg_949_reg[0]_i_1 
       (.CI(\slt5_reg_949_reg[0]_i_2_n_0 ),
        .CO({\int_threshold2_reg[31]_4 ,\slt5_reg_949_reg[0]_i_1_n_1 ,\slt5_reg_949_reg[0]_i_1_n_2 ,\slt5_reg_949_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({threshold2[31],1'b0,1'b0,1'b0}),
        .O(\NLW_slt5_reg_949_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\slt5_reg_949[0]_i_3_n_0 ,\slt5_reg_949[0]_i_4_n_0 ,\slt5_reg_949[0]_i_5_n_0 ,\slt5_reg_949[0]_i_6_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \slt5_reg_949_reg[0]_i_12 
       (.CI(1'b0),
        .CO({\slt5_reg_949_reg[0]_i_12_n_0 ,\slt5_reg_949_reg[0]_i_12_n_1 ,\slt5_reg_949_reg[0]_i_12_n_2 ,\slt5_reg_949_reg[0]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\slt5_reg_949[0]_i_21_n_0 ,\slt5_reg_949[0]_i_22_n_0 ,\slt5_reg_949[0]_i_23_n_0 ,\slt5_reg_949[0]_i_24_n_0 }),
        .O(\NLW_slt5_reg_949_reg[0]_i_12_O_UNCONNECTED [3:0]),
        .S(\slt5_reg_949_reg[0]_i_7_1 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \slt5_reg_949_reg[0]_i_2 
       (.CI(\slt5_reg_949_reg[0]_i_7_n_0 ),
        .CO({\slt5_reg_949_reg[0]_i_2_n_0 ,\slt5_reg_949_reg[0]_i_2_n_1 ,\slt5_reg_949_reg[0]_i_2_n_2 ,\slt5_reg_949_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_slt5_reg_949_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\slt5_reg_949[0]_i_8_n_0 ,\slt5_reg_949[0]_i_9_n_0 ,\slt5_reg_949[0]_i_10_n_0 ,\slt5_reg_949[0]_i_11_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \slt5_reg_949_reg[0]_i_7 
       (.CI(\slt5_reg_949_reg[0]_i_12_n_0 ),
        .CO({\slt5_reg_949_reg[0]_i_7_n_0 ,\slt5_reg_949_reg[0]_i_7_n_1 ,\slt5_reg_949_reg[0]_i_7_n_2 ,\slt5_reg_949_reg[0]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({\slt5_reg_949[0]_i_13_n_0 ,\slt5_reg_949[0]_i_14_n_0 ,\slt5_reg_949[0]_i_15_n_0 ,\slt5_reg_949[0]_i_16_n_0 }),
        .O(\NLW_slt5_reg_949_reg[0]_i_7_O_UNCONNECTED [3:0]),
        .S(\slt5_reg_949_reg[0]_i_2_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \slt6_reg_954[0]_i_10 
       (.I0(threshold2[18]),
        .I1(threshold2[19]),
        .O(\slt6_reg_954[0]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \slt6_reg_954[0]_i_11 
       (.I0(threshold2[16]),
        .I1(threshold2[17]),
        .O(\slt6_reg_954[0]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \slt6_reg_954[0]_i_3 
       (.I0(threshold2[30]),
        .I1(threshold2[31]),
        .O(\slt6_reg_954[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \slt6_reg_954[0]_i_4 
       (.I0(threshold2[28]),
        .I1(threshold2[29]),
        .O(\slt6_reg_954[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \slt6_reg_954[0]_i_5 
       (.I0(threshold2[26]),
        .I1(threshold2[27]),
        .O(\slt6_reg_954[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \slt6_reg_954[0]_i_6 
       (.I0(threshold2[24]),
        .I1(threshold2[25]),
        .O(\slt6_reg_954[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \slt6_reg_954[0]_i_8 
       (.I0(threshold2[22]),
        .I1(threshold2[23]),
        .O(\slt6_reg_954[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \slt6_reg_954[0]_i_9 
       (.I0(threshold2[20]),
        .I1(threshold2[21]),
        .O(\slt6_reg_954[0]_i_9_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \slt6_reg_954_reg[0]_i_1 
       (.CI(\slt6_reg_954_reg[0]_i_2_n_0 ),
        .CO({\int_threshold2_reg[31]_1 ,\slt6_reg_954_reg[0]_i_1_n_1 ,\slt6_reg_954_reg[0]_i_1_n_2 ,\slt6_reg_954_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({threshold2[31],1'b0,1'b0,1'b0}),
        .O(\NLW_slt6_reg_954_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\slt6_reg_954[0]_i_3_n_0 ,\slt6_reg_954[0]_i_4_n_0 ,\slt6_reg_954[0]_i_5_n_0 ,\slt6_reg_954[0]_i_6_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \slt6_reg_954_reg[0]_i_2 
       (.CI(\slt6_reg_954_reg[0] ),
        .CO({\slt6_reg_954_reg[0]_i_2_n_0 ,\slt6_reg_954_reg[0]_i_2_n_1 ,\slt6_reg_954_reg[0]_i_2_n_2 ,\slt6_reg_954_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_slt6_reg_954_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\slt6_reg_954[0]_i_8_n_0 ,\slt6_reg_954[0]_i_9_n_0 ,\slt6_reg_954[0]_i_10_n_0 ,\slt6_reg_954[0]_i_11_n_0 }));
  LUT2 #(
    .INIT(4'h1)) 
    \slt7_reg_959[0]_i_10 
       (.I0(threshold2[18]),
        .I1(threshold2[19]),
        .O(\slt7_reg_959[0]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \slt7_reg_959[0]_i_11 
       (.I0(threshold2[16]),
        .I1(threshold2[17]),
        .O(\slt7_reg_959[0]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h50D4)) 
    \slt7_reg_959[0]_i_13 
       (.I0(\int_threshold2_reg[15]_0 [15]),
        .I1(\slt7_reg_959_reg[0]_i_7_0 [14]),
        .I2(\slt7_reg_959_reg[0]_i_7_0 [15]),
        .I3(\int_threshold2_reg[15]_0 [14]),
        .O(\slt7_reg_959[0]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h50D4)) 
    \slt7_reg_959[0]_i_14 
       (.I0(\int_threshold2_reg[15]_0 [13]),
        .I1(\slt7_reg_959_reg[0]_i_7_0 [12]),
        .I2(\slt7_reg_959_reg[0]_i_7_0 [13]),
        .I3(\int_threshold2_reg[15]_0 [12]),
        .O(\slt7_reg_959[0]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h50D4)) 
    \slt7_reg_959[0]_i_15 
       (.I0(\int_threshold2_reg[15]_0 [11]),
        .I1(\slt7_reg_959_reg[0]_i_7_0 [10]),
        .I2(\slt7_reg_959_reg[0]_i_7_0 [11]),
        .I3(\int_threshold2_reg[15]_0 [10]),
        .O(\slt7_reg_959[0]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h50D4)) 
    \slt7_reg_959[0]_i_16 
       (.I0(\int_threshold2_reg[15]_0 [9]),
        .I1(\slt7_reg_959_reg[0]_i_7_0 [8]),
        .I2(\slt7_reg_959_reg[0]_i_7_0 [9]),
        .I3(\int_threshold2_reg[15]_0 [8]),
        .O(\slt7_reg_959[0]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \slt7_reg_959[0]_i_17 
       (.I0(\int_threshold2_reg[15]_0 [15]),
        .I1(\int_threshold2_reg[15]_0 [14]),
        .I2(\slt7_reg_959_reg[0]_i_7_0 [15]),
        .I3(\slt7_reg_959_reg[0]_i_7_0 [14]),
        .O(\slt7_reg_959[0]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \slt7_reg_959[0]_i_18 
       (.I0(\int_threshold2_reg[15]_0 [13]),
        .I1(\int_threshold2_reg[15]_0 [12]),
        .I2(\slt7_reg_959_reg[0]_i_7_0 [13]),
        .I3(\slt7_reg_959_reg[0]_i_7_0 [12]),
        .O(\slt7_reg_959[0]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \slt7_reg_959[0]_i_19 
       (.I0(\int_threshold2_reg[15]_0 [11]),
        .I1(\int_threshold2_reg[15]_0 [10]),
        .I2(\slt7_reg_959_reg[0]_i_7_0 [11]),
        .I3(\slt7_reg_959_reg[0]_i_7_0 [10]),
        .O(\slt7_reg_959[0]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \slt7_reg_959[0]_i_20 
       (.I0(\int_threshold2_reg[15]_0 [9]),
        .I1(\int_threshold2_reg[15]_0 [8]),
        .I2(\slt7_reg_959_reg[0]_i_7_0 [9]),
        .I3(\slt7_reg_959_reg[0]_i_7_0 [8]),
        .O(\slt7_reg_959[0]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h50D4)) 
    \slt7_reg_959[0]_i_21 
       (.I0(\int_threshold2_reg[15]_0 [7]),
        .I1(\slt7_reg_959_reg[0]_i_7_0 [6]),
        .I2(\slt7_reg_959_reg[0]_i_7_0 [7]),
        .I3(\int_threshold2_reg[15]_0 [6]),
        .O(\slt7_reg_959[0]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h50D4)) 
    \slt7_reg_959[0]_i_22 
       (.I0(\int_threshold2_reg[15]_0 [5]),
        .I1(\slt7_reg_959_reg[0]_i_7_0 [4]),
        .I2(\slt7_reg_959_reg[0]_i_7_0 [5]),
        .I3(\int_threshold2_reg[15]_0 [4]),
        .O(\slt7_reg_959[0]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h50D4)) 
    \slt7_reg_959[0]_i_23 
       (.I0(\int_threshold2_reg[15]_0 [3]),
        .I1(\slt7_reg_959_reg[0]_i_7_0 [2]),
        .I2(\slt7_reg_959_reg[0]_i_7_0 [3]),
        .I3(\int_threshold2_reg[15]_0 [2]),
        .O(\slt7_reg_959[0]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h50D4)) 
    \slt7_reg_959[0]_i_24 
       (.I0(\int_threshold2_reg[15]_0 [1]),
        .I1(\slt7_reg_959_reg[0]_i_7_0 [0]),
        .I2(\slt7_reg_959_reg[0]_i_7_0 [1]),
        .I3(\int_threshold2_reg[15]_0 [0]),
        .O(\slt7_reg_959[0]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \slt7_reg_959[0]_i_25 
       (.I0(\int_threshold2_reg[15]_0 [7]),
        .I1(\int_threshold2_reg[15]_0 [6]),
        .I2(\slt7_reg_959_reg[0]_i_7_0 [7]),
        .I3(\slt7_reg_959_reg[0]_i_7_0 [6]),
        .O(\slt7_reg_959[0]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \slt7_reg_959[0]_i_26 
       (.I0(\int_threshold2_reg[15]_0 [5]),
        .I1(\int_threshold2_reg[15]_0 [4]),
        .I2(\slt7_reg_959_reg[0]_i_7_0 [5]),
        .I3(\slt7_reg_959_reg[0]_i_7_0 [4]),
        .O(\slt7_reg_959[0]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \slt7_reg_959[0]_i_27 
       (.I0(\int_threshold2_reg[15]_0 [3]),
        .I1(\int_threshold2_reg[15]_0 [2]),
        .I2(\slt7_reg_959_reg[0]_i_7_0 [3]),
        .I3(\slt7_reg_959_reg[0]_i_7_0 [2]),
        .O(\slt7_reg_959[0]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \slt7_reg_959[0]_i_28 
       (.I0(\int_threshold2_reg[15]_0 [1]),
        .I1(\int_threshold2_reg[15]_0 [0]),
        .I2(\slt7_reg_959_reg[0]_i_7_0 [1]),
        .I3(\slt7_reg_959_reg[0]_i_7_0 [0]),
        .O(\slt7_reg_959[0]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \slt7_reg_959[0]_i_3 
       (.I0(threshold2[30]),
        .I1(threshold2[31]),
        .O(\slt7_reg_959[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \slt7_reg_959[0]_i_4 
       (.I0(threshold2[28]),
        .I1(threshold2[29]),
        .O(\slt7_reg_959[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \slt7_reg_959[0]_i_5 
       (.I0(threshold2[26]),
        .I1(threshold2[27]),
        .O(\slt7_reg_959[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \slt7_reg_959[0]_i_6 
       (.I0(threshold2[24]),
        .I1(threshold2[25]),
        .O(\slt7_reg_959[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \slt7_reg_959[0]_i_8 
       (.I0(threshold2[22]),
        .I1(threshold2[23]),
        .O(\slt7_reg_959[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \slt7_reg_959[0]_i_9 
       (.I0(threshold2[20]),
        .I1(threshold2[21]),
        .O(\slt7_reg_959[0]_i_9_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \slt7_reg_959_reg[0]_i_1 
       (.CI(\slt7_reg_959_reg[0]_i_2_n_0 ),
        .CO({\int_threshold2_reg[31]_2 ,\slt7_reg_959_reg[0]_i_1_n_1 ,\slt7_reg_959_reg[0]_i_1_n_2 ,\slt7_reg_959_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({threshold2[31],1'b0,1'b0,1'b0}),
        .O(\NLW_slt7_reg_959_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\slt7_reg_959[0]_i_3_n_0 ,\slt7_reg_959[0]_i_4_n_0 ,\slt7_reg_959[0]_i_5_n_0 ,\slt7_reg_959[0]_i_6_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \slt7_reg_959_reg[0]_i_12 
       (.CI(1'b0),
        .CO({\slt7_reg_959_reg[0]_i_12_n_0 ,\slt7_reg_959_reg[0]_i_12_n_1 ,\slt7_reg_959_reg[0]_i_12_n_2 ,\slt7_reg_959_reg[0]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\slt7_reg_959[0]_i_21_n_0 ,\slt7_reg_959[0]_i_22_n_0 ,\slt7_reg_959[0]_i_23_n_0 ,\slt7_reg_959[0]_i_24_n_0 }),
        .O(\NLW_slt7_reg_959_reg[0]_i_12_O_UNCONNECTED [3:0]),
        .S({\slt7_reg_959[0]_i_25_n_0 ,\slt7_reg_959[0]_i_26_n_0 ,\slt7_reg_959[0]_i_27_n_0 ,\slt7_reg_959[0]_i_28_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \slt7_reg_959_reg[0]_i_2 
       (.CI(\slt7_reg_959_reg[0]_i_7_n_0 ),
        .CO({\slt7_reg_959_reg[0]_i_2_n_0 ,\slt7_reg_959_reg[0]_i_2_n_1 ,\slt7_reg_959_reg[0]_i_2_n_2 ,\slt7_reg_959_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_slt7_reg_959_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\slt7_reg_959[0]_i_8_n_0 ,\slt7_reg_959[0]_i_9_n_0 ,\slt7_reg_959[0]_i_10_n_0 ,\slt7_reg_959[0]_i_11_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \slt7_reg_959_reg[0]_i_7 
       (.CI(\slt7_reg_959_reg[0]_i_12_n_0 ),
        .CO({\slt7_reg_959_reg[0]_i_7_n_0 ,\slt7_reg_959_reg[0]_i_7_n_1 ,\slt7_reg_959_reg[0]_i_7_n_2 ,\slt7_reg_959_reg[0]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({\slt7_reg_959[0]_i_13_n_0 ,\slt7_reg_959[0]_i_14_n_0 ,\slt7_reg_959[0]_i_15_n_0 ,\slt7_reg_959[0]_i_16_n_0 }),
        .O(\NLW_slt7_reg_959_reg[0]_i_7_O_UNCONNECTED [3:0]),
        .S({\slt7_reg_959[0]_i_17_n_0 ,\slt7_reg_959[0]_i_18_n_0 ,\slt7_reg_959[0]_i_19_n_0 ,\slt7_reg_959[0]_i_20_n_0 }));
  LUT2 #(
    .INIT(4'h1)) 
    \slt8_reg_964[0]_i_10 
       (.I0(threshold2[18]),
        .I1(threshold2[19]),
        .O(\slt8_reg_964[0]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \slt8_reg_964[0]_i_11 
       (.I0(threshold2[16]),
        .I1(threshold2[17]),
        .O(\slt8_reg_964[0]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h50D4)) 
    \slt8_reg_964[0]_i_13 
       (.I0(\int_threshold2_reg[15]_0 [15]),
        .I1(\slt8_reg_964_reg[0]_i_7_0 [14]),
        .I2(\slt8_reg_964_reg[0]_i_7_0 [15]),
        .I3(\int_threshold2_reg[15]_0 [14]),
        .O(\slt8_reg_964[0]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h50D4)) 
    \slt8_reg_964[0]_i_14 
       (.I0(\int_threshold2_reg[15]_0 [13]),
        .I1(\slt8_reg_964_reg[0]_i_7_0 [12]),
        .I2(\slt8_reg_964_reg[0]_i_7_0 [13]),
        .I3(\int_threshold2_reg[15]_0 [12]),
        .O(\slt8_reg_964[0]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h50D4)) 
    \slt8_reg_964[0]_i_15 
       (.I0(\int_threshold2_reg[15]_0 [11]),
        .I1(\slt8_reg_964_reg[0]_i_7_0 [10]),
        .I2(\slt8_reg_964_reg[0]_i_7_0 [11]),
        .I3(\int_threshold2_reg[15]_0 [10]),
        .O(\slt8_reg_964[0]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h50D4)) 
    \slt8_reg_964[0]_i_16 
       (.I0(\int_threshold2_reg[15]_0 [9]),
        .I1(\slt8_reg_964_reg[0]_i_7_0 [8]),
        .I2(\slt8_reg_964_reg[0]_i_7_0 [9]),
        .I3(\int_threshold2_reg[15]_0 [8]),
        .O(\slt8_reg_964[0]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h50D4)) 
    \slt8_reg_964[0]_i_21 
       (.I0(\int_threshold2_reg[15]_0 [7]),
        .I1(\slt8_reg_964_reg[0]_i_7_0 [6]),
        .I2(\slt8_reg_964_reg[0]_i_7_0 [7]),
        .I3(\int_threshold2_reg[15]_0 [6]),
        .O(\slt8_reg_964[0]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h50D4)) 
    \slt8_reg_964[0]_i_22 
       (.I0(\int_threshold2_reg[15]_0 [5]),
        .I1(\slt8_reg_964_reg[0]_i_7_0 [4]),
        .I2(\slt8_reg_964_reg[0]_i_7_0 [5]),
        .I3(\int_threshold2_reg[15]_0 [4]),
        .O(\slt8_reg_964[0]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h50D4)) 
    \slt8_reg_964[0]_i_23 
       (.I0(\int_threshold2_reg[15]_0 [3]),
        .I1(\slt8_reg_964_reg[0]_i_7_0 [2]),
        .I2(\slt8_reg_964_reg[0]_i_7_0 [3]),
        .I3(\int_threshold2_reg[15]_0 [2]),
        .O(\slt8_reg_964[0]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h50D4)) 
    \slt8_reg_964[0]_i_24 
       (.I0(\int_threshold2_reg[15]_0 [1]),
        .I1(\slt8_reg_964_reg[0]_i_7_0 [0]),
        .I2(\slt8_reg_964_reg[0]_i_7_0 [1]),
        .I3(\int_threshold2_reg[15]_0 [0]),
        .O(\slt8_reg_964[0]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \slt8_reg_964[0]_i_3 
       (.I0(threshold2[30]),
        .I1(threshold2[31]),
        .O(\slt8_reg_964[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \slt8_reg_964[0]_i_4 
       (.I0(threshold2[28]),
        .I1(threshold2[29]),
        .O(\slt8_reg_964[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \slt8_reg_964[0]_i_5 
       (.I0(threshold2[26]),
        .I1(threshold2[27]),
        .O(\slt8_reg_964[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \slt8_reg_964[0]_i_6 
       (.I0(threshold2[24]),
        .I1(threshold2[25]),
        .O(\slt8_reg_964[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \slt8_reg_964[0]_i_8 
       (.I0(threshold2[22]),
        .I1(threshold2[23]),
        .O(\slt8_reg_964[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \slt8_reg_964[0]_i_9 
       (.I0(threshold2[20]),
        .I1(threshold2[21]),
        .O(\slt8_reg_964[0]_i_9_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \slt8_reg_964_reg[0]_i_1 
       (.CI(\slt8_reg_964_reg[0]_i_2_n_0 ),
        .CO({\int_threshold2_reg[31]_3 ,\slt8_reg_964_reg[0]_i_1_n_1 ,\slt8_reg_964_reg[0]_i_1_n_2 ,\slt8_reg_964_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({threshold2[31],1'b0,1'b0,1'b0}),
        .O(\NLW_slt8_reg_964_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\slt8_reg_964[0]_i_3_n_0 ,\slt8_reg_964[0]_i_4_n_0 ,\slt8_reg_964[0]_i_5_n_0 ,\slt8_reg_964[0]_i_6_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \slt8_reg_964_reg[0]_i_12 
       (.CI(1'b0),
        .CO({\slt8_reg_964_reg[0]_i_12_n_0 ,\slt8_reg_964_reg[0]_i_12_n_1 ,\slt8_reg_964_reg[0]_i_12_n_2 ,\slt8_reg_964_reg[0]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\slt8_reg_964[0]_i_21_n_0 ,\slt8_reg_964[0]_i_22_n_0 ,\slt8_reg_964[0]_i_23_n_0 ,\slt8_reg_964[0]_i_24_n_0 }),
        .O(\NLW_slt8_reg_964_reg[0]_i_12_O_UNCONNECTED [3:0]),
        .S(\slt8_reg_964_reg[0]_i_7_1 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \slt8_reg_964_reg[0]_i_2 
       (.CI(\slt8_reg_964_reg[0]_i_7_n_0 ),
        .CO({\slt8_reg_964_reg[0]_i_2_n_0 ,\slt8_reg_964_reg[0]_i_2_n_1 ,\slt8_reg_964_reg[0]_i_2_n_2 ,\slt8_reg_964_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_slt8_reg_964_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\slt8_reg_964[0]_i_8_n_0 ,\slt8_reg_964[0]_i_9_n_0 ,\slt8_reg_964[0]_i_10_n_0 ,\slt8_reg_964[0]_i_11_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \slt8_reg_964_reg[0]_i_7 
       (.CI(\slt8_reg_964_reg[0]_i_12_n_0 ),
        .CO({\slt8_reg_964_reg[0]_i_7_n_0 ,\slt8_reg_964_reg[0]_i_7_n_1 ,\slt8_reg_964_reg[0]_i_7_n_2 ,\slt8_reg_964_reg[0]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({\slt8_reg_964[0]_i_13_n_0 ,\slt8_reg_964[0]_i_14_n_0 ,\slt8_reg_964[0]_i_15_n_0 ,\slt8_reg_964[0]_i_16_n_0 }),
        .O(\NLW_slt8_reg_964_reg[0]_i_7_O_UNCONNECTED [3:0]),
        .S(\slt8_reg_964_reg[0]_i_2_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \t_V_3_reg_176[0]_i_11 
       (.I0(cols_V[23]),
        .I1(t_V_3_reg_176_reg[23]),
        .I2(cols_V[22]),
        .I3(t_V_3_reg_176_reg[22]),
        .I4(t_V_3_reg_176_reg[21]),
        .I5(cols_V[21]),
        .O(\t_V_3_reg_176[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \t_V_3_reg_176[0]_i_12 
       (.I0(cols_V[20]),
        .I1(t_V_3_reg_176_reg[20]),
        .I2(cols_V[19]),
        .I3(t_V_3_reg_176_reg[19]),
        .I4(t_V_3_reg_176_reg[18]),
        .I5(cols_V[18]),
        .O(\t_V_3_reg_176[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \t_V_3_reg_176[0]_i_13 
       (.I0(cols_V[17]),
        .I1(t_V_3_reg_176_reg[17]),
        .I2(cols_V[16]),
        .I3(t_V_3_reg_176_reg[16]),
        .I4(t_V_3_reg_176_reg[15]),
        .I5(cols_V[15]),
        .O(\t_V_3_reg_176[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \t_V_3_reg_176[0]_i_14 
       (.I0(cols_V[14]),
        .I1(t_V_3_reg_176_reg[14]),
        .I2(cols_V[13]),
        .I3(t_V_3_reg_176_reg[13]),
        .I4(t_V_3_reg_176_reg[12]),
        .I5(cols_V[12]),
        .O(\t_V_3_reg_176[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \t_V_3_reg_176[0]_i_15 
       (.I0(cols_V[11]),
        .I1(t_V_3_reg_176_reg[11]),
        .I2(cols_V[10]),
        .I3(t_V_3_reg_176_reg[10]),
        .I4(t_V_3_reg_176_reg[9]),
        .I5(cols_V[9]),
        .O(\t_V_3_reg_176[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \t_V_3_reg_176[0]_i_16 
       (.I0(cols_V[8]),
        .I1(t_V_3_reg_176_reg[8]),
        .I2(cols_V[7]),
        .I3(t_V_3_reg_176_reg[7]),
        .I4(t_V_3_reg_176_reg[6]),
        .I5(cols_V[6]),
        .O(\t_V_3_reg_176[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \t_V_3_reg_176[0]_i_17 
       (.I0(cols_V[5]),
        .I1(t_V_3_reg_176_reg[5]),
        .I2(cols_V[4]),
        .I3(t_V_3_reg_176_reg[4]),
        .I4(t_V_3_reg_176_reg[3]),
        .I5(cols_V[3]),
        .O(\t_V_3_reg_176[0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \t_V_3_reg_176[0]_i_18 
       (.I0(cols_V[2]),
        .I1(t_V_3_reg_176_reg[2]),
        .I2(cols_V[1]),
        .I3(t_V_3_reg_176_reg[1]),
        .I4(t_V_3_reg_176_reg[0]),
        .I5(cols_V[0]),
        .O(\t_V_3_reg_176[0]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \t_V_3_reg_176[0]_i_7 
       (.I0(cols_V[31]),
        .I1(t_V_3_reg_176_reg[31]),
        .I2(cols_V[30]),
        .I3(t_V_3_reg_176_reg[30]),
        .O(\t_V_3_reg_176[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \t_V_3_reg_176[0]_i_8 
       (.I0(cols_V[29]),
        .I1(t_V_3_reg_176_reg[29]),
        .I2(cols_V[28]),
        .I3(t_V_3_reg_176_reg[28]),
        .I4(t_V_3_reg_176_reg[27]),
        .I5(cols_V[27]),
        .O(\t_V_3_reg_176[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \t_V_3_reg_176[0]_i_9 
       (.I0(cols_V[26]),
        .I1(t_V_3_reg_176_reg[26]),
        .I2(cols_V[25]),
        .I3(t_V_3_reg_176_reg[25]),
        .I4(t_V_3_reg_176_reg[24]),
        .I5(cols_V[24]),
        .O(\t_V_3_reg_176[0]_i_9_n_0 ));
  CARRY4 \t_V_3_reg_176_reg[0]_i_10 
       (.CI(1'b0),
        .CO({\t_V_3_reg_176_reg[0]_i_10_n_0 ,\t_V_3_reg_176_reg[0]_i_10_n_1 ,\t_V_3_reg_176_reg[0]_i_10_n_2 ,\t_V_3_reg_176_reg[0]_i_10_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_t_V_3_reg_176_reg[0]_i_10_O_UNCONNECTED [3:0]),
        .S({\t_V_3_reg_176[0]_i_15_n_0 ,\t_V_3_reg_176[0]_i_16_n_0 ,\t_V_3_reg_176[0]_i_17_n_0 ,\t_V_3_reg_176[0]_i_18_n_0 }));
  CARRY4 \t_V_3_reg_176_reg[0]_i_4 
       (.CI(\t_V_3_reg_176_reg[0]_i_6_n_0 ),
        .CO({\NLW_t_V_3_reg_176_reg[0]_i_4_CO_UNCONNECTED [3],\int_cols_V_reg[31]_1 ,\t_V_3_reg_176_reg[0]_i_4_n_2 ,\t_V_3_reg_176_reg[0]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_t_V_3_reg_176_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,\t_V_3_reg_176[0]_i_7_n_0 ,\t_V_3_reg_176[0]_i_8_n_0 ,\t_V_3_reg_176[0]_i_9_n_0 }));
  CARRY4 \t_V_3_reg_176_reg[0]_i_6 
       (.CI(\t_V_3_reg_176_reg[0]_i_10_n_0 ),
        .CO({\t_V_3_reg_176_reg[0]_i_6_n_0 ,\t_V_3_reg_176_reg[0]_i_6_n_1 ,\t_V_3_reg_176_reg[0]_i_6_n_2 ,\t_V_3_reg_176_reg[0]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_t_V_3_reg_176_reg[0]_i_6_O_UNCONNECTED [3:0]),
        .S({\t_V_3_reg_176[0]_i_11_n_0 ,\t_V_3_reg_176[0]_i_12_n_0 ,\t_V_3_reg_176[0]_i_13_n_0 ,\t_V_3_reg_176[0]_i_14_n_0 }));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \tmp27_reg_969[0]_i_1 
       (.I0(\hysteresis_U0/slt2_fu_569_p2 ),
        .I1(\hysteresis_U0/slt1_fu_558_p2 ),
        .I2(\hysteresis_U0/slt3_fu_580_p2 ),
        .I3(\hysteresis_U0/slt_fu_547_p2 ),
        .I4(ap_reg_pp0_iter1_or_cond6_reg_924),
        .I5(\int_threshold1_reg[30]_0 ),
        .O(tmp27_fu_634_p2));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp27_reg_969[0]_i_10 
       (.I0(threshold2[24]),
        .I1(threshold2[25]),
        .O(\tmp27_reg_969[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h50D4)) 
    \tmp27_reg_969[0]_i_107 
       (.I0(\int_threshold2_reg[15]_0 [7]),
        .I1(\tmp27_reg_969_reg[0]_i_36_0 [6]),
        .I2(\tmp27_reg_969_reg[0]_i_36_0 [7]),
        .I3(\int_threshold2_reg[15]_0 [6]),
        .O(\tmp27_reg_969[0]_i_107_n_0 ));
  LUT4 #(
    .INIT(16'h50D4)) 
    \tmp27_reg_969[0]_i_108 
       (.I0(\int_threshold2_reg[15]_0 [5]),
        .I1(\tmp27_reg_969_reg[0]_i_36_0 [4]),
        .I2(\tmp27_reg_969_reg[0]_i_36_0 [5]),
        .I3(\int_threshold2_reg[15]_0 [4]),
        .O(\tmp27_reg_969[0]_i_108_n_0 ));
  LUT4 #(
    .INIT(16'h50D4)) 
    \tmp27_reg_969[0]_i_109 
       (.I0(\int_threshold2_reg[15]_0 [3]),
        .I1(\tmp27_reg_969_reg[0]_i_36_0 [2]),
        .I2(\tmp27_reg_969_reg[0]_i_36_0 [3]),
        .I3(\int_threshold2_reg[15]_0 [2]),
        .O(\tmp27_reg_969[0]_i_109_n_0 ));
  LUT4 #(
    .INIT(16'h50D4)) 
    \tmp27_reg_969[0]_i_110 
       (.I0(\int_threshold2_reg[15]_0 [1]),
        .I1(\tmp27_reg_969_reg[0]_i_36_0 [0]),
        .I2(\tmp27_reg_969_reg[0]_i_36_0 [1]),
        .I3(\int_threshold2_reg[15]_0 [0]),
        .O(\tmp27_reg_969[0]_i_110_n_0 ));
  LUT4 #(
    .INIT(16'h50D4)) 
    \tmp27_reg_969[0]_i_115 
       (.I0(\int_threshold2_reg[15]_0 [7]),
        .I1(\tmp_37_reg_939_reg[0]_i_11_0 [6]),
        .I2(\tmp_37_reg_939_reg[0]_i_11_0 [7]),
        .I3(\int_threshold2_reg[15]_0 [6]),
        .O(\tmp27_reg_969[0]_i_115_n_0 ));
  LUT4 #(
    .INIT(16'h50D4)) 
    \tmp27_reg_969[0]_i_116 
       (.I0(\int_threshold2_reg[15]_0 [5]),
        .I1(\tmp_37_reg_939_reg[0]_i_11_0 [4]),
        .I2(\tmp_37_reg_939_reg[0]_i_11_0 [5]),
        .I3(\int_threshold2_reg[15]_0 [4]),
        .O(\tmp27_reg_969[0]_i_116_n_0 ));
  LUT4 #(
    .INIT(16'h50D4)) 
    \tmp27_reg_969[0]_i_117 
       (.I0(\int_threshold2_reg[15]_0 [3]),
        .I1(\tmp_37_reg_939_reg[0]_i_11_0 [2]),
        .I2(\tmp_37_reg_939_reg[0]_i_11_0 [3]),
        .I3(\int_threshold2_reg[15]_0 [2]),
        .O(\tmp27_reg_969[0]_i_117_n_0 ));
  LUT4 #(
    .INIT(16'h50D4)) 
    \tmp27_reg_969[0]_i_118 
       (.I0(\int_threshold2_reg[15]_0 [1]),
        .I1(\tmp_37_reg_939_reg[0]_i_11_0 [0]),
        .I2(\tmp_37_reg_939_reg[0]_i_11_0 [1]),
        .I3(\int_threshold2_reg[15]_0 [0]),
        .O(\tmp27_reg_969[0]_i_118_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \tmp27_reg_969[0]_i_119 
       (.I0(\int_threshold2_reg[15]_0 [7]),
        .I1(\int_threshold2_reg[15]_0 [6]),
        .I2(\tmp_37_reg_939_reg[0]_i_11_0 [7]),
        .I3(\tmp_37_reg_939_reg[0]_i_11_0 [6]),
        .O(\tmp27_reg_969[0]_i_119_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp27_reg_969[0]_i_12 
       (.I0(threshold2[30]),
        .I1(threshold2[31]),
        .O(\tmp27_reg_969[0]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \tmp27_reg_969[0]_i_120 
       (.I0(\int_threshold2_reg[15]_0 [5]),
        .I1(\int_threshold2_reg[15]_0 [4]),
        .I2(\tmp_37_reg_939_reg[0]_i_11_0 [5]),
        .I3(\tmp_37_reg_939_reg[0]_i_11_0 [4]),
        .O(\tmp27_reg_969[0]_i_120_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \tmp27_reg_969[0]_i_121 
       (.I0(\int_threshold2_reg[15]_0 [3]),
        .I1(\int_threshold2_reg[15]_0 [2]),
        .I2(\tmp_37_reg_939_reg[0]_i_11_0 [3]),
        .I3(\tmp_37_reg_939_reg[0]_i_11_0 [2]),
        .O(\tmp27_reg_969[0]_i_121_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \tmp27_reg_969[0]_i_122 
       (.I0(\int_threshold2_reg[15]_0 [1]),
        .I1(\int_threshold2_reg[15]_0 [0]),
        .I2(\tmp_37_reg_939_reg[0]_i_11_0 [1]),
        .I3(\tmp_37_reg_939_reg[0]_i_11_0 [0]),
        .O(\tmp27_reg_969[0]_i_122_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp27_reg_969[0]_i_13 
       (.I0(threshold2[28]),
        .I1(threshold2[29]),
        .O(\tmp27_reg_969[0]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp27_reg_969[0]_i_14 
       (.I0(threshold2[26]),
        .I1(threshold2[27]),
        .O(\tmp27_reg_969[0]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp27_reg_969[0]_i_15 
       (.I0(threshold2[24]),
        .I1(threshold2[25]),
        .O(\tmp27_reg_969[0]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp27_reg_969[0]_i_17 
       (.I0(threshold2[30]),
        .I1(threshold2[31]),
        .O(\tmp27_reg_969[0]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp27_reg_969[0]_i_18 
       (.I0(threshold2[28]),
        .I1(threshold2[29]),
        .O(\tmp27_reg_969[0]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp27_reg_969[0]_i_19 
       (.I0(threshold2[26]),
        .I1(threshold2[27]),
        .O(\tmp27_reg_969[0]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp27_reg_969[0]_i_20 
       (.I0(threshold2[24]),
        .I1(threshold2[25]),
        .O(\tmp27_reg_969[0]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp27_reg_969[0]_i_22 
       (.I0(threshold2[30]),
        .I1(threshold2[31]),
        .O(\tmp27_reg_969[0]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp27_reg_969[0]_i_23 
       (.I0(threshold2[28]),
        .I1(threshold2[29]),
        .O(\tmp27_reg_969[0]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp27_reg_969[0]_i_24 
       (.I0(threshold2[26]),
        .I1(threshold2[27]),
        .O(\tmp27_reg_969[0]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp27_reg_969[0]_i_25 
       (.I0(threshold2[24]),
        .I1(threshold2[25]),
        .O(\tmp27_reg_969[0]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp27_reg_969[0]_i_27 
       (.I0(threshold2[22]),
        .I1(threshold2[23]),
        .O(\tmp27_reg_969[0]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp27_reg_969[0]_i_28 
       (.I0(threshold2[20]),
        .I1(threshold2[21]),
        .O(\tmp27_reg_969[0]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp27_reg_969[0]_i_29 
       (.I0(threshold2[18]),
        .I1(threshold2[19]),
        .O(\tmp27_reg_969[0]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp27_reg_969[0]_i_30 
       (.I0(threshold2[16]),
        .I1(threshold2[17]),
        .O(\tmp27_reg_969[0]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp27_reg_969[0]_i_32 
       (.I0(threshold2[22]),
        .I1(threshold2[23]),
        .O(\tmp27_reg_969[0]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp27_reg_969[0]_i_33 
       (.I0(threshold2[20]),
        .I1(threshold2[21]),
        .O(\tmp27_reg_969[0]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp27_reg_969[0]_i_34 
       (.I0(threshold2[18]),
        .I1(threshold2[19]),
        .O(\tmp27_reg_969[0]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp27_reg_969[0]_i_35 
       (.I0(threshold2[16]),
        .I1(threshold2[17]),
        .O(\tmp27_reg_969[0]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp27_reg_969[0]_i_37 
       (.I0(threshold2[22]),
        .I1(threshold2[23]),
        .O(\tmp27_reg_969[0]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp27_reg_969[0]_i_38 
       (.I0(threshold2[20]),
        .I1(threshold2[21]),
        .O(\tmp27_reg_969[0]_i_38_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp27_reg_969[0]_i_39 
       (.I0(threshold2[18]),
        .I1(threshold2[19]),
        .O(\tmp27_reg_969[0]_i_39_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp27_reg_969[0]_i_40 
       (.I0(threshold2[16]),
        .I1(threshold2[17]),
        .O(\tmp27_reg_969[0]_i_40_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp27_reg_969[0]_i_42 
       (.I0(threshold2[22]),
        .I1(threshold2[23]),
        .O(\tmp27_reg_969[0]_i_42_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp27_reg_969[0]_i_43 
       (.I0(threshold2[20]),
        .I1(threshold2[21]),
        .O(\tmp27_reg_969[0]_i_43_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp27_reg_969[0]_i_44 
       (.I0(threshold2[18]),
        .I1(threshold2[19]),
        .O(\tmp27_reg_969[0]_i_44_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp27_reg_969[0]_i_45 
       (.I0(threshold2[16]),
        .I1(threshold2[17]),
        .O(\tmp27_reg_969[0]_i_45_n_0 ));
  LUT4 #(
    .INIT(16'h50D4)) 
    \tmp27_reg_969[0]_i_47 
       (.I0(\int_threshold2_reg[15]_0 [13]),
        .I1(\tmp27_reg_969_reg[0]_i_26_0 [12]),
        .I2(\tmp27_reg_969_reg[0]_i_26_0 [13]),
        .I3(\int_threshold2_reg[15]_0 [12]),
        .O(\tmp27_reg_969[0]_i_47_n_0 ));
  LUT4 #(
    .INIT(16'h50D4)) 
    \tmp27_reg_969[0]_i_48 
       (.I0(\int_threshold2_reg[15]_0 [11]),
        .I1(\tmp27_reg_969_reg[0]_i_26_0 [10]),
        .I2(\tmp27_reg_969_reg[0]_i_26_0 [11]),
        .I3(\int_threshold2_reg[15]_0 [10]),
        .O(\tmp27_reg_969[0]_i_48_n_0 ));
  LUT4 #(
    .INIT(16'h50D4)) 
    \tmp27_reg_969[0]_i_49 
       (.I0(\int_threshold2_reg[15]_0 [9]),
        .I1(\tmp27_reg_969_reg[0]_i_26_0 [8]),
        .I2(\tmp27_reg_969_reg[0]_i_26_0 [9]),
        .I3(\int_threshold2_reg[15]_0 [8]),
        .O(\tmp27_reg_969[0]_i_49_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp27_reg_969[0]_i_50 
       (.I0(\int_threshold2_reg[15]_0 [14]),
        .I1(\int_threshold2_reg[15]_0 [15]),
        .O(\tmp27_reg_969[0]_i_50_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \tmp27_reg_969[0]_i_51 
       (.I0(\int_threshold2_reg[15]_0 [13]),
        .I1(\int_threshold2_reg[15]_0 [12]),
        .I2(\tmp27_reg_969_reg[0]_i_26_0 [13]),
        .I3(\tmp27_reg_969_reg[0]_i_26_0 [12]),
        .O(\tmp27_reg_969[0]_i_51_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \tmp27_reg_969[0]_i_52 
       (.I0(\int_threshold2_reg[15]_0 [11]),
        .I1(\int_threshold2_reg[15]_0 [10]),
        .I2(\tmp27_reg_969_reg[0]_i_26_0 [11]),
        .I3(\tmp27_reg_969_reg[0]_i_26_0 [10]),
        .O(\tmp27_reg_969[0]_i_52_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \tmp27_reg_969[0]_i_53 
       (.I0(\int_threshold2_reg[15]_0 [9]),
        .I1(\int_threshold2_reg[15]_0 [8]),
        .I2(\tmp27_reg_969_reg[0]_i_26_0 [9]),
        .I3(\tmp27_reg_969_reg[0]_i_26_0 [8]),
        .O(\tmp27_reg_969[0]_i_53_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp27_reg_969[0]_i_58 
       (.I0(\int_threshold2_reg[15]_0 [15]),
        .I1(\int_threshold2_reg[15]_0 [14]),
        .O(\int_threshold2_reg[15]_1 ));
  LUT4 #(
    .INIT(16'h50D4)) 
    \tmp27_reg_969[0]_i_63 
       (.I0(\int_threshold2_reg[15]_0 [13]),
        .I1(\tmp27_reg_969_reg[0]_i_36_0 [12]),
        .I2(\tmp27_reg_969_reg[0]_i_36_0 [13]),
        .I3(\int_threshold2_reg[15]_0 [12]),
        .O(\tmp27_reg_969[0]_i_63_n_0 ));
  LUT4 #(
    .INIT(16'h50D4)) 
    \tmp27_reg_969[0]_i_64 
       (.I0(\int_threshold2_reg[15]_0 [11]),
        .I1(\tmp27_reg_969_reg[0]_i_36_0 [10]),
        .I2(\tmp27_reg_969_reg[0]_i_36_0 [11]),
        .I3(\int_threshold2_reg[15]_0 [10]),
        .O(\tmp27_reg_969[0]_i_64_n_0 ));
  LUT4 #(
    .INIT(16'h50D4)) 
    \tmp27_reg_969[0]_i_65 
       (.I0(\int_threshold2_reg[15]_0 [9]),
        .I1(\tmp27_reg_969_reg[0]_i_36_0 [8]),
        .I2(\tmp27_reg_969_reg[0]_i_36_0 [9]),
        .I3(\int_threshold2_reg[15]_0 [8]),
        .O(\tmp27_reg_969[0]_i_65_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp27_reg_969[0]_i_66 
       (.I0(\int_threshold2_reg[15]_0 [14]),
        .I1(\int_threshold2_reg[15]_0 [15]),
        .O(\tmp27_reg_969[0]_i_66_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp27_reg_969[0]_i_7 
       (.I0(threshold2[30]),
        .I1(threshold2[31]),
        .O(\tmp27_reg_969[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h50D4)) 
    \tmp27_reg_969[0]_i_71 
       (.I0(\int_threshold2_reg[15]_0 [15]),
        .I1(\tmp_37_reg_939_reg[0]_i_11_0 [14]),
        .I2(\tmp_37_reg_939_reg[0]_i_11_0 [15]),
        .I3(\int_threshold2_reg[15]_0 [14]),
        .O(\tmp27_reg_969[0]_i_71_n_0 ));
  LUT4 #(
    .INIT(16'h50D4)) 
    \tmp27_reg_969[0]_i_72 
       (.I0(\int_threshold2_reg[15]_0 [13]),
        .I1(\tmp_37_reg_939_reg[0]_i_11_0 [12]),
        .I2(\tmp_37_reg_939_reg[0]_i_11_0 [13]),
        .I3(\int_threshold2_reg[15]_0 [12]),
        .O(\tmp27_reg_969[0]_i_72_n_0 ));
  LUT4 #(
    .INIT(16'h50D4)) 
    \tmp27_reg_969[0]_i_73 
       (.I0(\int_threshold2_reg[15]_0 [11]),
        .I1(\tmp_37_reg_939_reg[0]_i_11_0 [10]),
        .I2(\tmp_37_reg_939_reg[0]_i_11_0 [11]),
        .I3(\int_threshold2_reg[15]_0 [10]),
        .O(\tmp27_reg_969[0]_i_73_n_0 ));
  LUT4 #(
    .INIT(16'h50D4)) 
    \tmp27_reg_969[0]_i_74 
       (.I0(\int_threshold2_reg[15]_0 [9]),
        .I1(\tmp_37_reg_939_reg[0]_i_11_0 [8]),
        .I2(\tmp_37_reg_939_reg[0]_i_11_0 [9]),
        .I3(\int_threshold2_reg[15]_0 [8]),
        .O(\tmp27_reg_969[0]_i_74_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \tmp27_reg_969[0]_i_75 
       (.I0(\int_threshold2_reg[15]_0 [15]),
        .I1(\int_threshold2_reg[15]_0 [14]),
        .I2(\tmp_37_reg_939_reg[0]_i_11_0 [15]),
        .I3(\tmp_37_reg_939_reg[0]_i_11_0 [14]),
        .O(\tmp27_reg_969[0]_i_75_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \tmp27_reg_969[0]_i_76 
       (.I0(\int_threshold2_reg[15]_0 [13]),
        .I1(\int_threshold2_reg[15]_0 [12]),
        .I2(\tmp_37_reg_939_reg[0]_i_11_0 [13]),
        .I3(\tmp_37_reg_939_reg[0]_i_11_0 [12]),
        .O(\tmp27_reg_969[0]_i_76_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \tmp27_reg_969[0]_i_77 
       (.I0(\int_threshold2_reg[15]_0 [11]),
        .I1(\int_threshold2_reg[15]_0 [10]),
        .I2(\tmp_37_reg_939_reg[0]_i_11_0 [11]),
        .I3(\tmp_37_reg_939_reg[0]_i_11_0 [10]),
        .O(\tmp27_reg_969[0]_i_77_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \tmp27_reg_969[0]_i_78 
       (.I0(\int_threshold2_reg[15]_0 [9]),
        .I1(\int_threshold2_reg[15]_0 [8]),
        .I2(\tmp_37_reg_939_reg[0]_i_11_0 [9]),
        .I3(\tmp_37_reg_939_reg[0]_i_11_0 [8]),
        .O(\tmp27_reg_969[0]_i_78_n_0 ));
  LUT4 #(
    .INIT(16'h50D4)) 
    \tmp27_reg_969[0]_i_79 
       (.I0(\int_threshold2_reg[15]_0 [7]),
        .I1(\tmp27_reg_969_reg[0]_i_26_0 [6]),
        .I2(\tmp27_reg_969_reg[0]_i_26_0 [7]),
        .I3(\int_threshold2_reg[15]_0 [6]),
        .O(\tmp27_reg_969[0]_i_79_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp27_reg_969[0]_i_8 
       (.I0(threshold2[28]),
        .I1(threshold2[29]),
        .O(\tmp27_reg_969[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h50D4)) 
    \tmp27_reg_969[0]_i_80 
       (.I0(\int_threshold2_reg[15]_0 [5]),
        .I1(\tmp27_reg_969_reg[0]_i_26_0 [4]),
        .I2(\tmp27_reg_969_reg[0]_i_26_0 [5]),
        .I3(\int_threshold2_reg[15]_0 [4]),
        .O(\tmp27_reg_969[0]_i_80_n_0 ));
  LUT4 #(
    .INIT(16'h50D4)) 
    \tmp27_reg_969[0]_i_81 
       (.I0(\int_threshold2_reg[15]_0 [3]),
        .I1(\tmp27_reg_969_reg[0]_i_26_0 [2]),
        .I2(\tmp27_reg_969_reg[0]_i_26_0 [3]),
        .I3(\int_threshold2_reg[15]_0 [2]),
        .O(\tmp27_reg_969[0]_i_81_n_0 ));
  LUT4 #(
    .INIT(16'h50D4)) 
    \tmp27_reg_969[0]_i_82 
       (.I0(\int_threshold2_reg[15]_0 [1]),
        .I1(\tmp27_reg_969_reg[0]_i_26_0 [0]),
        .I2(\tmp27_reg_969_reg[0]_i_26_0 [1]),
        .I3(\int_threshold2_reg[15]_0 [0]),
        .O(\tmp27_reg_969[0]_i_82_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \tmp27_reg_969[0]_i_83 
       (.I0(\int_threshold2_reg[15]_0 [7]),
        .I1(\int_threshold2_reg[15]_0 [6]),
        .I2(\tmp27_reg_969_reg[0]_i_26_0 [7]),
        .I3(\tmp27_reg_969_reg[0]_i_26_0 [6]),
        .O(\tmp27_reg_969[0]_i_83_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \tmp27_reg_969[0]_i_84 
       (.I0(\int_threshold2_reg[15]_0 [5]),
        .I1(\int_threshold2_reg[15]_0 [4]),
        .I2(\tmp27_reg_969_reg[0]_i_26_0 [5]),
        .I3(\tmp27_reg_969_reg[0]_i_26_0 [4]),
        .O(\tmp27_reg_969[0]_i_84_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \tmp27_reg_969[0]_i_85 
       (.I0(\int_threshold2_reg[15]_0 [3]),
        .I1(\int_threshold2_reg[15]_0 [2]),
        .I2(\tmp27_reg_969_reg[0]_i_26_0 [3]),
        .I3(\tmp27_reg_969_reg[0]_i_26_0 [2]),
        .O(\tmp27_reg_969[0]_i_85_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \tmp27_reg_969[0]_i_86 
       (.I0(\int_threshold2_reg[15]_0 [1]),
        .I1(\int_threshold2_reg[15]_0 [0]),
        .I2(\tmp27_reg_969_reg[0]_i_26_0 [1]),
        .I3(\tmp27_reg_969_reg[0]_i_26_0 [0]),
        .O(\tmp27_reg_969[0]_i_86_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp27_reg_969[0]_i_9 
       (.I0(threshold2[26]),
        .I1(threshold2[27]),
        .O(\tmp27_reg_969[0]_i_9_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \tmp27_reg_969_reg[0]_i_11 
       (.CI(\tmp27_reg_969_reg[0]_i_3_0 ),
        .CO({\tmp27_reg_969_reg[0]_i_11_n_0 ,\tmp27_reg_969_reg[0]_i_11_n_1 ,\tmp27_reg_969_reg[0]_i_11_n_2 ,\tmp27_reg_969_reg[0]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp27_reg_969_reg[0]_i_11_O_UNCONNECTED [3:0]),
        .S({\tmp27_reg_969[0]_i_32_n_0 ,\tmp27_reg_969[0]_i_33_n_0 ,\tmp27_reg_969[0]_i_34_n_0 ,\tmp27_reg_969[0]_i_35_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \tmp27_reg_969_reg[0]_i_16 
       (.CI(\tmp27_reg_969_reg[0]_i_36_n_0 ),
        .CO({\tmp27_reg_969_reg[0]_i_16_n_0 ,\tmp27_reg_969_reg[0]_i_16_n_1 ,\tmp27_reg_969_reg[0]_i_16_n_2 ,\tmp27_reg_969_reg[0]_i_16_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp27_reg_969_reg[0]_i_16_O_UNCONNECTED [3:0]),
        .S({\tmp27_reg_969[0]_i_37_n_0 ,\tmp27_reg_969[0]_i_38_n_0 ,\tmp27_reg_969[0]_i_39_n_0 ,\tmp27_reg_969[0]_i_40_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \tmp27_reg_969_reg[0]_i_2 
       (.CI(\tmp27_reg_969_reg[0]_i_6_n_0 ),
        .CO({\hysteresis_U0/slt2_fu_569_p2 ,\tmp27_reg_969_reg[0]_i_2_n_1 ,\tmp27_reg_969_reg[0]_i_2_n_2 ,\tmp27_reg_969_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({threshold2[31],1'b0,1'b0,1'b0}),
        .O(\NLW_tmp27_reg_969_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp27_reg_969[0]_i_7_n_0 ,\tmp27_reg_969[0]_i_8_n_0 ,\tmp27_reg_969[0]_i_9_n_0 ,\tmp27_reg_969[0]_i_10_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \tmp27_reg_969_reg[0]_i_21 
       (.CI(\tmp27_reg_969_reg[0]_i_41_n_0 ),
        .CO({\tmp27_reg_969_reg[0]_i_21_n_0 ,\tmp27_reg_969_reg[0]_i_21_n_1 ,\tmp27_reg_969_reg[0]_i_21_n_2 ,\tmp27_reg_969_reg[0]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp27_reg_969_reg[0]_i_21_O_UNCONNECTED [3:0]),
        .S({\tmp27_reg_969[0]_i_42_n_0 ,\tmp27_reg_969[0]_i_43_n_0 ,\tmp27_reg_969[0]_i_44_n_0 ,\tmp27_reg_969[0]_i_45_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \tmp27_reg_969_reg[0]_i_26 
       (.CI(\tmp27_reg_969_reg[0]_i_46_n_0 ),
        .CO({\tmp27_reg_969_reg[0]_i_26_n_0 ,\tmp27_reg_969_reg[0]_i_26_n_1 ,\tmp27_reg_969_reg[0]_i_26_n_2 ,\tmp27_reg_969_reg[0]_i_26_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\tmp27_reg_969[0]_i_47_n_0 ,\tmp27_reg_969[0]_i_48_n_0 ,\tmp27_reg_969[0]_i_49_n_0 }),
        .O(\NLW_tmp27_reg_969_reg[0]_i_26_O_UNCONNECTED [3:0]),
        .S({\tmp27_reg_969[0]_i_50_n_0 ,\tmp27_reg_969[0]_i_51_n_0 ,\tmp27_reg_969[0]_i_52_n_0 ,\tmp27_reg_969[0]_i_53_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \tmp27_reg_969_reg[0]_i_3 
       (.CI(\tmp27_reg_969_reg[0]_i_11_n_0 ),
        .CO({\hysteresis_U0/slt1_fu_558_p2 ,\tmp27_reg_969_reg[0]_i_3_n_1 ,\tmp27_reg_969_reg[0]_i_3_n_2 ,\tmp27_reg_969_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({threshold2[31],1'b0,1'b0,1'b0}),
        .O(\NLW_tmp27_reg_969_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\tmp27_reg_969[0]_i_12_n_0 ,\tmp27_reg_969[0]_i_13_n_0 ,\tmp27_reg_969[0]_i_14_n_0 ,\tmp27_reg_969[0]_i_15_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \tmp27_reg_969_reg[0]_i_36 
       (.CI(\tmp27_reg_969_reg[0]_i_62_n_0 ),
        .CO({\tmp27_reg_969_reg[0]_i_36_n_0 ,\tmp27_reg_969_reg[0]_i_36_n_1 ,\tmp27_reg_969_reg[0]_i_36_n_2 ,\tmp27_reg_969_reg[0]_i_36_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\tmp27_reg_969[0]_i_63_n_0 ,\tmp27_reg_969[0]_i_64_n_0 ,\tmp27_reg_969[0]_i_65_n_0 }),
        .O(\NLW_tmp27_reg_969_reg[0]_i_36_O_UNCONNECTED [3:0]),
        .S({\tmp27_reg_969[0]_i_66_n_0 ,\tmp27_reg_969_reg[0]_i_16_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \tmp27_reg_969_reg[0]_i_4 
       (.CI(\tmp27_reg_969_reg[0]_i_16_n_0 ),
        .CO({\hysteresis_U0/slt3_fu_580_p2 ,\tmp27_reg_969_reg[0]_i_4_n_1 ,\tmp27_reg_969_reg[0]_i_4_n_2 ,\tmp27_reg_969_reg[0]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({threshold2[31],1'b0,1'b0,1'b0}),
        .O(\NLW_tmp27_reg_969_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({\tmp27_reg_969[0]_i_17_n_0 ,\tmp27_reg_969[0]_i_18_n_0 ,\tmp27_reg_969[0]_i_19_n_0 ,\tmp27_reg_969[0]_i_20_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \tmp27_reg_969_reg[0]_i_41 
       (.CI(\tmp27_reg_969_reg[0]_i_70_n_0 ),
        .CO({\tmp27_reg_969_reg[0]_i_41_n_0 ,\tmp27_reg_969_reg[0]_i_41_n_1 ,\tmp27_reg_969_reg[0]_i_41_n_2 ,\tmp27_reg_969_reg[0]_i_41_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp27_reg_969[0]_i_71_n_0 ,\tmp27_reg_969[0]_i_72_n_0 ,\tmp27_reg_969[0]_i_73_n_0 ,\tmp27_reg_969[0]_i_74_n_0 }),
        .O(\NLW_tmp27_reg_969_reg[0]_i_41_O_UNCONNECTED [3:0]),
        .S({\tmp27_reg_969[0]_i_75_n_0 ,\tmp27_reg_969[0]_i_76_n_0 ,\tmp27_reg_969[0]_i_77_n_0 ,\tmp27_reg_969[0]_i_78_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \tmp27_reg_969_reg[0]_i_46 
       (.CI(1'b0),
        .CO({\tmp27_reg_969_reg[0]_i_46_n_0 ,\tmp27_reg_969_reg[0]_i_46_n_1 ,\tmp27_reg_969_reg[0]_i_46_n_2 ,\tmp27_reg_969_reg[0]_i_46_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp27_reg_969[0]_i_79_n_0 ,\tmp27_reg_969[0]_i_80_n_0 ,\tmp27_reg_969[0]_i_81_n_0 ,\tmp27_reg_969[0]_i_82_n_0 }),
        .O(\NLW_tmp27_reg_969_reg[0]_i_46_O_UNCONNECTED [3:0]),
        .S({\tmp27_reg_969[0]_i_83_n_0 ,\tmp27_reg_969[0]_i_84_n_0 ,\tmp27_reg_969[0]_i_85_n_0 ,\tmp27_reg_969[0]_i_86_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \tmp27_reg_969_reg[0]_i_5 
       (.CI(\tmp27_reg_969_reg[0]_i_21_n_0 ),
        .CO({\hysteresis_U0/slt_fu_547_p2 ,\tmp27_reg_969_reg[0]_i_5_n_1 ,\tmp27_reg_969_reg[0]_i_5_n_2 ,\tmp27_reg_969_reg[0]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({threshold2[31],1'b0,1'b0,1'b0}),
        .O(\NLW_tmp27_reg_969_reg[0]_i_5_O_UNCONNECTED [3:0]),
        .S({\tmp27_reg_969[0]_i_22_n_0 ,\tmp27_reg_969[0]_i_23_n_0 ,\tmp27_reg_969[0]_i_24_n_0 ,\tmp27_reg_969[0]_i_25_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \tmp27_reg_969_reg[0]_i_6 
       (.CI(\tmp27_reg_969_reg[0]_i_26_n_0 ),
        .CO({\tmp27_reg_969_reg[0]_i_6_n_0 ,\tmp27_reg_969_reg[0]_i_6_n_1 ,\tmp27_reg_969_reg[0]_i_6_n_2 ,\tmp27_reg_969_reg[0]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp27_reg_969_reg[0]_i_6_O_UNCONNECTED [3:0]),
        .S({\tmp27_reg_969[0]_i_27_n_0 ,\tmp27_reg_969[0]_i_28_n_0 ,\tmp27_reg_969[0]_i_29_n_0 ,\tmp27_reg_969[0]_i_30_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \tmp27_reg_969_reg[0]_i_62 
       (.CI(1'b0),
        .CO({\tmp27_reg_969_reg[0]_i_62_n_0 ,\tmp27_reg_969_reg[0]_i_62_n_1 ,\tmp27_reg_969_reg[0]_i_62_n_2 ,\tmp27_reg_969_reg[0]_i_62_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp27_reg_969[0]_i_107_n_0 ,\tmp27_reg_969[0]_i_108_n_0 ,\tmp27_reg_969[0]_i_109_n_0 ,\tmp27_reg_969[0]_i_110_n_0 }),
        .O(\NLW_tmp27_reg_969_reg[0]_i_62_O_UNCONNECTED [3:0]),
        .S(\tmp27_reg_969_reg[0]_i_36_1 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \tmp27_reg_969_reg[0]_i_70 
       (.CI(1'b0),
        .CO({\tmp27_reg_969_reg[0]_i_70_n_0 ,\tmp27_reg_969_reg[0]_i_70_n_1 ,\tmp27_reg_969_reg[0]_i_70_n_2 ,\tmp27_reg_969_reg[0]_i_70_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp27_reg_969[0]_i_115_n_0 ,\tmp27_reg_969[0]_i_116_n_0 ,\tmp27_reg_969[0]_i_117_n_0 ,\tmp27_reg_969[0]_i_118_n_0 }),
        .O(\NLW_tmp27_reg_969_reg[0]_i_70_O_UNCONNECTED [3:0]),
        .S({\tmp27_reg_969[0]_i_119_n_0 ,\tmp27_reg_969[0]_i_120_n_0 ,\tmp27_reg_969[0]_i_121_n_0 ,\tmp27_reg_969[0]_i_122_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'hD22D)) 
    \tmp_117_reg_1538[1]_i_1 
       (.I0(rows_V[0]),
        .I1(tmp_80_reg_1528[0]),
        .I2(tmp_116_reg_1518),
        .I3(rows_V[1]),
        .O(tmp_117_fu_787_p2));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'hD22D)) 
    \tmp_117_reg_1538[1]_i_1__0 
       (.I0(rows_V[0]),
        .I1(tmp_80_reg_1528_6[0]),
        .I2(tmp_116_reg_1518_7),
        .I3(rows_V[1]),
        .O(tmp_117_fu_787_p2_1));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_11_reg_877[0]_i_10 
       (.I0(cols_V[31]),
        .O(\tmp_11_reg_877[0]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_11_reg_877[0]_i_11 
       (.I0(cols_V[30]),
        .O(\tmp_11_reg_877[0]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_11_reg_877[0]_i_12 
       (.I0(cols_V[29]),
        .O(\tmp_11_reg_877[0]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_11_reg_877[0]_i_19 
       (.I0(cols_V[28]),
        .O(\tmp_11_reg_877[0]_i_19_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_11_reg_877[0]_i_20 
       (.I0(cols_V[27]),
        .O(\tmp_11_reg_877[0]_i_20_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_11_reg_877[0]_i_21 
       (.I0(cols_V[26]),
        .O(\tmp_11_reg_877[0]_i_21_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_11_reg_877[0]_i_22 
       (.I0(cols_V[25]),
        .O(\tmp_11_reg_877[0]_i_22_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_11_reg_877[0]_i_29 
       (.I0(cols_V[24]),
        .O(\tmp_11_reg_877[0]_i_29_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_11_reg_877[0]_i_30 
       (.I0(cols_V[23]),
        .O(\tmp_11_reg_877[0]_i_30_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_11_reg_877[0]_i_31 
       (.I0(cols_V[22]),
        .O(\tmp_11_reg_877[0]_i_31_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_11_reg_877[0]_i_32 
       (.I0(cols_V[21]),
        .O(\tmp_11_reg_877[0]_i_32_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_11_reg_877[0]_i_39 
       (.I0(cols_V[20]),
        .O(\tmp_11_reg_877[0]_i_39_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_11_reg_877[0]_i_40 
       (.I0(cols_V[19]),
        .O(\tmp_11_reg_877[0]_i_40_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_11_reg_877[0]_i_41 
       (.I0(cols_V[18]),
        .O(\tmp_11_reg_877[0]_i_41_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_11_reg_877[0]_i_42 
       (.I0(cols_V[17]),
        .O(\tmp_11_reg_877[0]_i_42_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_11_reg_877[0]_i_49 
       (.I0(cols_V[16]),
        .O(\tmp_11_reg_877[0]_i_49_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_11_reg_877[0]_i_50 
       (.I0(cols_V[15]),
        .O(\tmp_11_reg_877[0]_i_50_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_11_reg_877[0]_i_51 
       (.I0(cols_V[14]),
        .O(\tmp_11_reg_877[0]_i_51_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_11_reg_877[0]_i_52 
       (.I0(cols_V[13]),
        .O(\tmp_11_reg_877[0]_i_52_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_11_reg_877[0]_i_59 
       (.I0(cols_V[12]),
        .O(\tmp_11_reg_877[0]_i_59_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_11_reg_877[0]_i_60 
       (.I0(cols_V[11]),
        .O(\tmp_11_reg_877[0]_i_60_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_11_reg_877[0]_i_61 
       (.I0(cols_V[10]),
        .O(\tmp_11_reg_877[0]_i_61_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_11_reg_877[0]_i_62 
       (.I0(cols_V[9]),
        .O(\tmp_11_reg_877[0]_i_62_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_11_reg_877[0]_i_69 
       (.I0(cols_V[8]),
        .O(\tmp_11_reg_877[0]_i_69_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_11_reg_877[0]_i_70 
       (.I0(cols_V[7]),
        .O(\tmp_11_reg_877[0]_i_70_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_11_reg_877[0]_i_71 
       (.I0(cols_V[6]),
        .O(\tmp_11_reg_877[0]_i_71_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_11_reg_877[0]_i_72 
       (.I0(cols_V[5]),
        .O(\tmp_11_reg_877[0]_i_72_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_11_reg_877[0]_i_73 
       (.I0(cols_V[0]),
        .O(\nonmax_suppression_U0/p_0_in__1 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_11_reg_877[0]_i_78 
       (.I0(cols_V[4]),
        .O(\tmp_11_reg_877[0]_i_78_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_11_reg_877[0]_i_79 
       (.I0(cols_V[3]),
        .O(\tmp_11_reg_877[0]_i_79_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_11_reg_877[0]_i_80 
       (.I0(cols_V[2]),
        .O(\tmp_11_reg_877[0]_i_80_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_11_reg_877[0]_i_81 
       (.I0(cols_V[1]),
        .O(\tmp_11_reg_877[0]_i_81_n_0 ));
  CARRY4 \tmp_11_reg_877_reg[0]_i_1 
       (.CI(\tmp_11_reg_877_reg[0]_i_2_n_0 ),
        .CO({\NLW_tmp_11_reg_877_reg[0]_i_1_CO_UNCONNECTED [3:1],\tmp_11_reg_877_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_11_reg_877_reg[0]_i_1_O_UNCONNECTED [3:2],O,\NLW_tmp_11_reg_877_reg[0]_i_1_O_UNCONNECTED [0]}),
        .S({1'b0,1'b0,1'b1,\tmp_11_reg_877_reg[0]_i_3_n_0 }));
  CARRY4 \tmp_11_reg_877_reg[0]_i_13 
       (.CI(\tmp_11_reg_877_reg[0]_i_23_n_0 ),
        .CO({\tmp_11_reg_877_reg[0]_i_13_n_0 ,\tmp_11_reg_877_reg[0]_i_13_n_1 ,\tmp_11_reg_877_reg[0]_i_13_n_2 ,\tmp_11_reg_877_reg[0]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI(r_V_2_fu_281_p2[22:19]),
        .O(\NLW_tmp_11_reg_877_reg[0]_i_13_O_UNCONNECTED [3:0]),
        .S(\tmp_11_reg_877_reg[0]_i_4_0 ));
  CARRY4 \tmp_11_reg_877_reg[0]_i_14 
       (.CI(\tmp_11_reg_877_reg[0]_i_24_n_0 ),
        .CO({\tmp_11_reg_877_reg[0]_i_14_n_0 ,\tmp_11_reg_877_reg[0]_i_14_n_1 ,\tmp_11_reg_877_reg[0]_i_14_n_2 ,\tmp_11_reg_877_reg[0]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI(cols_V[24:21]),
        .O(r_V_2_fu_281_p2[23:20]),
        .S({\tmp_11_reg_877[0]_i_29_n_0 ,\tmp_11_reg_877[0]_i_30_n_0 ,\tmp_11_reg_877[0]_i_31_n_0 ,\tmp_11_reg_877[0]_i_32_n_0 }));
  CARRY4 \tmp_11_reg_877_reg[0]_i_2 
       (.CI(\tmp_11_reg_877_reg[0]_i_4_n_0 ),
        .CO({\tmp_11_reg_877_reg[0]_i_2_n_0 ,\tmp_11_reg_877_reg[0]_i_2_n_1 ,\tmp_11_reg_877_reg[0]_i_2_n_2 ,\tmp_11_reg_877_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(r_V_2_fu_281_p2[30:27]),
        .O(\NLW_tmp_11_reg_877_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S(\tmp_11_reg_877_reg[0] ));
  CARRY4 \tmp_11_reg_877_reg[0]_i_23 
       (.CI(\tmp_11_reg_877_reg[0]_i_33_n_0 ),
        .CO({\tmp_11_reg_877_reg[0]_i_23_n_0 ,\tmp_11_reg_877_reg[0]_i_23_n_1 ,\tmp_11_reg_877_reg[0]_i_23_n_2 ,\tmp_11_reg_877_reg[0]_i_23_n_3 }),
        .CYINIT(1'b0),
        .DI(r_V_2_fu_281_p2[18:15]),
        .O(\NLW_tmp_11_reg_877_reg[0]_i_23_O_UNCONNECTED [3:0]),
        .S(\tmp_11_reg_877_reg[0]_i_13_0 ));
  CARRY4 \tmp_11_reg_877_reg[0]_i_24 
       (.CI(\tmp_11_reg_877_reg[0]_i_34_n_0 ),
        .CO({\tmp_11_reg_877_reg[0]_i_24_n_0 ,\tmp_11_reg_877_reg[0]_i_24_n_1 ,\tmp_11_reg_877_reg[0]_i_24_n_2 ,\tmp_11_reg_877_reg[0]_i_24_n_3 }),
        .CYINIT(1'b0),
        .DI(cols_V[20:17]),
        .O(r_V_2_fu_281_p2[19:16]),
        .S({\tmp_11_reg_877[0]_i_39_n_0 ,\tmp_11_reg_877[0]_i_40_n_0 ,\tmp_11_reg_877[0]_i_41_n_0 ,\tmp_11_reg_877[0]_i_42_n_0 }));
  CARRY4 \tmp_11_reg_877_reg[0]_i_3 
       (.CI(\tmp_11_reg_877_reg[0]_i_5_n_0 ),
        .CO({\tmp_11_reg_877_reg[0]_i_3_n_0 ,\NLW_tmp_11_reg_877_reg[0]_i_3_CO_UNCONNECTED [2],\tmp_11_reg_877_reg[0]_i_3_n_2 ,\tmp_11_reg_877_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,cols_V[31:29]}),
        .O({\NLW_tmp_11_reg_877_reg[0]_i_3_O_UNCONNECTED [3],r_V_2_fu_281_p2[30:28]}),
        .S({1'b1,\tmp_11_reg_877[0]_i_10_n_0 ,\tmp_11_reg_877[0]_i_11_n_0 ,\tmp_11_reg_877[0]_i_12_n_0 }));
  CARRY4 \tmp_11_reg_877_reg[0]_i_33 
       (.CI(\tmp_11_reg_877_reg[0]_i_43_n_0 ),
        .CO({\tmp_11_reg_877_reg[0]_i_33_n_0 ,\tmp_11_reg_877_reg[0]_i_33_n_1 ,\tmp_11_reg_877_reg[0]_i_33_n_2 ,\tmp_11_reg_877_reg[0]_i_33_n_3 }),
        .CYINIT(1'b0),
        .DI(r_V_2_fu_281_p2[14:11]),
        .O(\NLW_tmp_11_reg_877_reg[0]_i_33_O_UNCONNECTED [3:0]),
        .S(\tmp_11_reg_877_reg[0]_i_23_0 ));
  CARRY4 \tmp_11_reg_877_reg[0]_i_34 
       (.CI(\tmp_11_reg_877_reg[0]_i_44_n_0 ),
        .CO({\tmp_11_reg_877_reg[0]_i_34_n_0 ,\tmp_11_reg_877_reg[0]_i_34_n_1 ,\tmp_11_reg_877_reg[0]_i_34_n_2 ,\tmp_11_reg_877_reg[0]_i_34_n_3 }),
        .CYINIT(1'b0),
        .DI(cols_V[16:13]),
        .O(r_V_2_fu_281_p2[15:12]),
        .S({\tmp_11_reg_877[0]_i_49_n_0 ,\tmp_11_reg_877[0]_i_50_n_0 ,\tmp_11_reg_877[0]_i_51_n_0 ,\tmp_11_reg_877[0]_i_52_n_0 }));
  CARRY4 \tmp_11_reg_877_reg[0]_i_4 
       (.CI(\tmp_11_reg_877_reg[0]_i_13_n_0 ),
        .CO({\tmp_11_reg_877_reg[0]_i_4_n_0 ,\tmp_11_reg_877_reg[0]_i_4_n_1 ,\tmp_11_reg_877_reg[0]_i_4_n_2 ,\tmp_11_reg_877_reg[0]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI(r_V_2_fu_281_p2[26:23]),
        .O(\NLW_tmp_11_reg_877_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S(\tmp_11_reg_877_reg[0]_i_2_0 ));
  CARRY4 \tmp_11_reg_877_reg[0]_i_43 
       (.CI(\tmp_11_reg_877_reg[0]_i_53_n_0 ),
        .CO({\tmp_11_reg_877_reg[0]_i_43_n_0 ,\tmp_11_reg_877_reg[0]_i_43_n_1 ,\tmp_11_reg_877_reg[0]_i_43_n_2 ,\tmp_11_reg_877_reg[0]_i_43_n_3 }),
        .CYINIT(1'b0),
        .DI(r_V_2_fu_281_p2[10:7]),
        .O(\NLW_tmp_11_reg_877_reg[0]_i_43_O_UNCONNECTED [3:0]),
        .S(\tmp_11_reg_877_reg[0]_i_33_0 ));
  CARRY4 \tmp_11_reg_877_reg[0]_i_44 
       (.CI(\tmp_11_reg_877_reg[0]_i_54_n_0 ),
        .CO({\tmp_11_reg_877_reg[0]_i_44_n_0 ,\tmp_11_reg_877_reg[0]_i_44_n_1 ,\tmp_11_reg_877_reg[0]_i_44_n_2 ,\tmp_11_reg_877_reg[0]_i_44_n_3 }),
        .CYINIT(1'b0),
        .DI(cols_V[12:9]),
        .O(r_V_2_fu_281_p2[11:8]),
        .S({\tmp_11_reg_877[0]_i_59_n_0 ,\tmp_11_reg_877[0]_i_60_n_0 ,\tmp_11_reg_877[0]_i_61_n_0 ,\tmp_11_reg_877[0]_i_62_n_0 }));
  CARRY4 \tmp_11_reg_877_reg[0]_i_5 
       (.CI(\tmp_11_reg_877_reg[0]_i_14_n_0 ),
        .CO({\tmp_11_reg_877_reg[0]_i_5_n_0 ,\tmp_11_reg_877_reg[0]_i_5_n_1 ,\tmp_11_reg_877_reg[0]_i_5_n_2 ,\tmp_11_reg_877_reg[0]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI(cols_V[28:25]),
        .O(r_V_2_fu_281_p2[27:24]),
        .S({\tmp_11_reg_877[0]_i_19_n_0 ,\tmp_11_reg_877[0]_i_20_n_0 ,\tmp_11_reg_877[0]_i_21_n_0 ,\tmp_11_reg_877[0]_i_22_n_0 }));
  CARRY4 \tmp_11_reg_877_reg[0]_i_53 
       (.CI(\tmp_11_reg_877_reg[0]_i_63_n_0 ),
        .CO({\tmp_11_reg_877_reg[0]_i_53_n_0 ,\tmp_11_reg_877_reg[0]_i_53_n_1 ,\tmp_11_reg_877_reg[0]_i_53_n_2 ,\tmp_11_reg_877_reg[0]_i_53_n_3 }),
        .CYINIT(1'b0),
        .DI(r_V_2_fu_281_p2[6:3]),
        .O(\NLW_tmp_11_reg_877_reg[0]_i_53_O_UNCONNECTED [3:0]),
        .S(\tmp_11_reg_877_reg[0]_i_43_0 ));
  CARRY4 \tmp_11_reg_877_reg[0]_i_54 
       (.CI(\tmp_11_reg_877_reg[0]_i_64_n_0 ),
        .CO({\tmp_11_reg_877_reg[0]_i_54_n_0 ,\tmp_11_reg_877_reg[0]_i_54_n_1 ,\tmp_11_reg_877_reg[0]_i_54_n_2 ,\tmp_11_reg_877_reg[0]_i_54_n_3 }),
        .CYINIT(1'b0),
        .DI(cols_V[8:5]),
        .O(r_V_2_fu_281_p2[7:4]),
        .S({\tmp_11_reg_877[0]_i_69_n_0 ,\tmp_11_reg_877[0]_i_70_n_0 ,\tmp_11_reg_877[0]_i_71_n_0 ,\tmp_11_reg_877[0]_i_72_n_0 }));
  CARRY4 \tmp_11_reg_877_reg[0]_i_63 
       (.CI(1'b0),
        .CO({\tmp_11_reg_877_reg[0]_i_63_n_0 ,\tmp_11_reg_877_reg[0]_i_63_n_1 ,\tmp_11_reg_877_reg[0]_i_63_n_2 ,\tmp_11_reg_877_reg[0]_i_63_n_3 }),
        .CYINIT(1'b1),
        .DI({r_V_2_fu_281_p2[2:0],\nonmax_suppression_U0/p_0_in__1 [0]}),
        .O(\NLW_tmp_11_reg_877_reg[0]_i_63_O_UNCONNECTED [3:0]),
        .S(\tmp_11_reg_877_reg[0]_i_53_0 ));
  CARRY4 \tmp_11_reg_877_reg[0]_i_64 
       (.CI(1'b0),
        .CO({\tmp_11_reg_877_reg[0]_i_64_n_0 ,\tmp_11_reg_877_reg[0]_i_64_n_1 ,\tmp_11_reg_877_reg[0]_i_64_n_2 ,\tmp_11_reg_877_reg[0]_i_64_n_3 }),
        .CYINIT(cols_V[0]),
        .DI(cols_V[4:1]),
        .O(r_V_2_fu_281_p2[3:0]),
        .S({\tmp_11_reg_877[0]_i_78_n_0 ,\tmp_11_reg_877[0]_i_79_n_0 ,\tmp_11_reg_877[0]_i_80_n_0 ,\tmp_11_reg_877[0]_i_81_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \tmp_147_i_i3_reg_381[0]_i_10 
       (.I0(rows_V[3]),
        .I1(rows_V[1]),
        .I2(rows_V[0]),
        .I3(rows_V[2]),
        .I4(rows_V[4]),
        .O(\int_rows_V_reg[3]_0 ));
  LUT5 #(
    .INIT(32'h84422118)) 
    \tmp_147_i_i3_reg_381[0]_i_2 
       (.I0(\tmp_147_i_i3_reg_381_reg[0] [5]),
        .I1(\tmp_147_i_i3_reg_381_reg[0] [6]),
        .I2(rows_V[9]),
        .I3(\int_rows_V_reg[7]_11 ),
        .I4(rows_V[10]),
        .O(\int_rows_V_reg[9]_0 ));
  LUT6 #(
    .INIT(64'h8484844221212118)) 
    \tmp_147_i_i3_reg_381[0]_i_6 
       (.I0(\tmp_147_i_i3_reg_381_reg[0] [3]),
        .I1(\tmp_147_i_i3_reg_381_reg[0] [4]),
        .I2(rows_V[7]),
        .I3(\int_rows_V_reg[4]_2 ),
        .I4(rows_V[6]),
        .I5(rows_V[8]),
        .O(\int_rows_V_reg[7]_10 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT4 #(
    .INIT(16'h01FE)) 
    \tmp_147_i_i3_reg_381[0]_i_7 
       (.I0(rows_V[2]),
        .I1(rows_V[0]),
        .I2(rows_V[1]),
        .I3(rows_V[3]),
        .O(\int_rows_V_reg[2]_2 ));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    \tmp_147_i_i3_reg_381[0]_i_8 
       (.I0(rows_V[4]),
        .I1(rows_V[2]),
        .I2(rows_V[0]),
        .I3(rows_V[1]),
        .I4(rows_V[3]),
        .I5(rows_V[5]),
        .O(\int_rows_V_reg[4]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_147_i_i_mid1_reg_376[0]_i_13 
       (.I0(\int_rows_V_reg[4]_2 ),
        .I1(rows_V[6]),
        .O(\int_rows_V_reg[6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_147_i_i_mid1_reg_376[0]_i_15 
       (.I0(rows_V[2]),
        .I1(rows_V[0]),
        .I2(rows_V[1]),
        .I3(rows_V[3]),
        .O(\int_rows_V_reg[2]_1 ));
  LUT6 #(
    .INIT(64'hAAA9555600000000)) 
    \tmp_147_i_i_mid1_reg_376[0]_i_4 
       (.I0(\tmp_147_i_i_mid1_reg_376_reg[0] ),
        .I1(rows_V[2]),
        .I2(rows_V[0]),
        .I3(rows_V[1]),
        .I4(rows_V[3]),
        .I5(\tmp_147_i_i_mid1_reg_376_reg[0]_0 ),
        .O(\int_rows_V_reg[2]_0 [1]));
  LUT6 #(
    .INIT(64'h0408804001022010)) 
    \tmp_147_i_i_mid1_reg_376[0]_i_5 
       (.I0(rows_V[2]),
        .I1(rows_V[0]),
        .I2(rows_V[1]),
        .I3(\tmp_147_i_i3_reg_381_reg[0] [2]),
        .I4(\tmp_147_i_i3_reg_381_reg[0] [1]),
        .I5(\tmp_147_i_i3_reg_381_reg[0] [0]),
        .O(\int_rows_V_reg[2]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_147_i_i_mid1_reg_376[0]_i_6 
       (.I0(rows_V[7]),
        .I1(\int_rows_V_reg[4]_2 ),
        .I2(rows_V[6]),
        .I3(rows_V[8]),
        .O(\int_rows_V_reg[7]_11 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \tmp_147_i_i_mid1_reg_376[0]_i_8 
       (.I0(rows_V[4]),
        .I1(rows_V[2]),
        .I2(rows_V[0]),
        .I3(rows_V[1]),
        .I4(rows_V[3]),
        .I5(rows_V[5]),
        .O(\int_rows_V_reg[4]_2 ));
  LUT4 #(
    .INIT(16'h20F2)) 
    tmp_216_1_fu_641_p2_carry__0_i_1
       (.I0(rows_V[10]),
        .I1(tmp_216_1_fu_641_p2_carry__0[8]),
        .I2(tmp_105_fu_628_p3),
        .I3(rows_V[11]),
        .O(\int_rows_V_reg[10]_2 [1]));
  LUT4 #(
    .INIT(16'h20F2)) 
    tmp_216_1_fu_641_p2_carry__0_i_1__0
       (.I0(rows_V[10]),
        .I1(tmp_216_1_fu_641_p2_carry__0_0[8]),
        .I2(tmp_105_fu_628_p3_4),
        .I3(rows_V[11]),
        .O(\int_rows_V_reg[10]_8 [1]));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_216_1_fu_641_p2_carry__0_i_2
       (.I0(rows_V[9]),
        .I1(tmp_216_1_fu_641_p2_carry__0[7]),
        .I2(rows_V[8]),
        .I3(tmp_216_1_fu_641_p2_carry__0[6]),
        .O(\int_rows_V_reg[10]_2 [0]));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_216_1_fu_641_p2_carry__0_i_2__0
       (.I0(rows_V[9]),
        .I1(tmp_216_1_fu_641_p2_carry__0_0[7]),
        .I2(rows_V[8]),
        .I3(tmp_216_1_fu_641_p2_carry__0_0[6]),
        .O(\int_rows_V_reg[10]_8 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_216_1_fu_641_p2_carry__0_i_3
       (.I0(rows_V[11]),
        .I1(tmp_105_fu_628_p3),
        .I2(tmp_216_1_fu_641_p2_carry__0[8]),
        .I3(rows_V[10]),
        .O(\int_rows_V_reg[11]_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_216_1_fu_641_p2_carry__0_i_3__0
       (.I0(rows_V[11]),
        .I1(tmp_105_fu_628_p3_4),
        .I2(tmp_216_1_fu_641_p2_carry__0_0[8]),
        .I3(rows_V[10]),
        .O(\int_rows_V_reg[11]_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_216_1_fu_641_p2_carry_i_1
       (.I0(rows_V[7]),
        .I1(tmp_216_1_fu_641_p2_carry__0[5]),
        .I2(rows_V[6]),
        .I3(tmp_216_1_fu_641_p2_carry__0[4]),
        .O(\int_rows_V_reg[7]_3 [3]));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_216_1_fu_641_p2_carry_i_1__0
       (.I0(rows_V[7]),
        .I1(tmp_216_1_fu_641_p2_carry__0_0[5]),
        .I2(rows_V[6]),
        .I3(tmp_216_1_fu_641_p2_carry__0_0[4]),
        .O(\int_rows_V_reg[7]_8 [3]));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_216_1_fu_641_p2_carry_i_2
       (.I0(rows_V[5]),
        .I1(tmp_216_1_fu_641_p2_carry__0[3]),
        .I2(rows_V[4]),
        .I3(tmp_216_1_fu_641_p2_carry__0[2]),
        .O(\int_rows_V_reg[7]_3 [2]));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_216_1_fu_641_p2_carry_i_2__0
       (.I0(rows_V[5]),
        .I1(tmp_216_1_fu_641_p2_carry__0_0[3]),
        .I2(rows_V[4]),
        .I3(tmp_216_1_fu_641_p2_carry__0_0[2]),
        .O(\int_rows_V_reg[7]_8 [2]));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_216_1_fu_641_p2_carry_i_3
       (.I0(rows_V[3]),
        .I1(tmp_216_1_fu_641_p2_carry__0[1]),
        .I2(rows_V[2]),
        .I3(tmp_216_1_fu_641_p2_carry__0[0]),
        .O(\int_rows_V_reg[7]_3 [1]));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_216_1_fu_641_p2_carry_i_3__0
       (.I0(rows_V[3]),
        .I1(tmp_216_1_fu_641_p2_carry__0_0[1]),
        .I2(rows_V[2]),
        .I3(tmp_216_1_fu_641_p2_carry__0_0[0]),
        .O(\int_rows_V_reg[7]_8 [1]));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_216_1_fu_641_p2_carry_i_4
       (.I0(rows_V[1]),
        .I1(tmp_216_1_fu_641_p2_carry),
        .I2(rows_V[0]),
        .I3(\tmp_77_reg_1523_reg[1] ),
        .O(\int_rows_V_reg[7]_3 [0]));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_216_1_fu_641_p2_carry_i_4__0
       (.I0(rows_V[1]),
        .I1(tmp_216_1_fu_641_p2_carry_0),
        .I2(rows_V[0]),
        .I3(\tmp_77_reg_1523_reg[1]_0 ),
        .O(\int_rows_V_reg[7]_8 [0]));
  LUT4 #(
    .INIT(16'h20F2)) 
    tmp_216_2_fu_678_p2_carry__0_i_1
       (.I0(rows_V[10]),
        .I1(tmp_216_2_fu_678_p2_carry__0[9]),
        .I2(tmp_108_fu_665_p3),
        .I3(rows_V[11]),
        .O(\int_rows_V_reg[10]_1 [1]));
  LUT4 #(
    .INIT(16'h20F2)) 
    tmp_216_2_fu_678_p2_carry__0_i_1__0
       (.I0(rows_V[10]),
        .I1(tmp_216_2_fu_678_p2_carry__0_0[9]),
        .I2(tmp_108_fu_665_p3_3),
        .I3(rows_V[11]),
        .O(\int_rows_V_reg[10]_7 [1]));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_216_2_fu_678_p2_carry__0_i_2
       (.I0(rows_V[9]),
        .I1(tmp_216_2_fu_678_p2_carry__0[8]),
        .I2(rows_V[8]),
        .I3(tmp_216_2_fu_678_p2_carry__0[7]),
        .O(\int_rows_V_reg[10]_1 [0]));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_216_2_fu_678_p2_carry__0_i_2__0
       (.I0(rows_V[9]),
        .I1(tmp_216_2_fu_678_p2_carry__0_0[8]),
        .I2(rows_V[8]),
        .I3(tmp_216_2_fu_678_p2_carry__0_0[7]),
        .O(\int_rows_V_reg[10]_7 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_216_2_fu_678_p2_carry__0_i_3
       (.I0(rows_V[11]),
        .I1(tmp_108_fu_665_p3),
        .I2(tmp_216_2_fu_678_p2_carry__0[9]),
        .I3(rows_V[10]),
        .O(\int_rows_V_reg[11]_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_216_2_fu_678_p2_carry__0_i_3__0
       (.I0(rows_V[11]),
        .I1(tmp_108_fu_665_p3_3),
        .I2(tmp_216_2_fu_678_p2_carry__0_0[9]),
        .I3(rows_V[10]),
        .O(\int_rows_V_reg[11]_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_216_2_fu_678_p2_carry_i_1
       (.I0(rows_V[7]),
        .I1(tmp_216_2_fu_678_p2_carry__0[6]),
        .I2(rows_V[6]),
        .I3(tmp_216_2_fu_678_p2_carry__0[5]),
        .O(\int_rows_V_reg[7]_1 [3]));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_216_2_fu_678_p2_carry_i_1__0
       (.I0(rows_V[7]),
        .I1(tmp_216_2_fu_678_p2_carry__0_0[6]),
        .I2(rows_V[6]),
        .I3(tmp_216_2_fu_678_p2_carry__0_0[5]),
        .O(\int_rows_V_reg[7]_6 [3]));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_216_2_fu_678_p2_carry_i_2
       (.I0(rows_V[5]),
        .I1(tmp_216_2_fu_678_p2_carry__0[4]),
        .I2(rows_V[4]),
        .I3(tmp_216_2_fu_678_p2_carry__0[3]),
        .O(\int_rows_V_reg[7]_1 [2]));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_216_2_fu_678_p2_carry_i_2__0
       (.I0(rows_V[5]),
        .I1(tmp_216_2_fu_678_p2_carry__0_0[4]),
        .I2(rows_V[4]),
        .I3(tmp_216_2_fu_678_p2_carry__0_0[3]),
        .O(\int_rows_V_reg[7]_6 [2]));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_216_2_fu_678_p2_carry_i_3
       (.I0(rows_V[3]),
        .I1(tmp_216_2_fu_678_p2_carry__0[2]),
        .I2(rows_V[2]),
        .I3(tmp_216_2_fu_678_p2_carry__0[1]),
        .O(\int_rows_V_reg[7]_1 [1]));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_216_2_fu_678_p2_carry_i_3__0
       (.I0(rows_V[3]),
        .I1(tmp_216_2_fu_678_p2_carry__0_0[2]),
        .I2(rows_V[2]),
        .I3(tmp_216_2_fu_678_p2_carry__0_0[1]),
        .O(\int_rows_V_reg[7]_6 [1]));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_216_2_fu_678_p2_carry_i_4
       (.I0(rows_V[1]),
        .I1(tmp_216_2_fu_678_p2_carry__0[0]),
        .I2(rows_V[0]),
        .I3(\tmp_116_reg_1518_reg[1] ),
        .O(\int_rows_V_reg[7]_1 [0]));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_216_2_fu_678_p2_carry_i_4__0
       (.I0(rows_V[1]),
        .I1(tmp_216_2_fu_678_p2_carry__0_0[0]),
        .I2(rows_V[0]),
        .I3(\tmp_116_reg_1518_reg[1]_0 ),
        .O(\int_rows_V_reg[7]_6 [0]));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_24_reg_873[0]_i_13 
       (.I0(rows_V[23]),
        .I1(\tmp_24_reg_873_reg[0]_i_2_0 [23]),
        .I2(rows_V[22]),
        .I3(\tmp_24_reg_873_reg[0]_i_2_0 [22]),
        .O(\tmp_24_reg_873[0]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_24_reg_873[0]_i_14 
       (.I0(rows_V[21]),
        .I1(\tmp_24_reg_873_reg[0]_i_2_0 [21]),
        .I2(rows_V[20]),
        .I3(\tmp_24_reg_873_reg[0]_i_2_0 [20]),
        .O(\tmp_24_reg_873[0]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_24_reg_873[0]_i_15 
       (.I0(rows_V[19]),
        .I1(\tmp_24_reg_873_reg[0]_i_2_0 [19]),
        .I2(rows_V[18]),
        .I3(\tmp_24_reg_873_reg[0]_i_2_0 [18]),
        .O(\tmp_24_reg_873[0]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_24_reg_873[0]_i_16 
       (.I0(rows_V[17]),
        .I1(\tmp_24_reg_873_reg[0]_i_2_0 [17]),
        .I2(rows_V[16]),
        .I3(\tmp_24_reg_873_reg[0]_i_2_0 [16]),
        .O(\tmp_24_reg_873[0]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_24_reg_873[0]_i_22 
       (.I0(rows_V[15]),
        .I1(\tmp_24_reg_873_reg[0]_i_2_0 [15]),
        .I2(rows_V[14]),
        .I3(\tmp_24_reg_873_reg[0]_i_2_0 [14]),
        .O(\tmp_24_reg_873[0]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_24_reg_873[0]_i_23 
       (.I0(rows_V[13]),
        .I1(\tmp_24_reg_873_reg[0]_i_2_0 [13]),
        .I2(rows_V[12]),
        .I3(\tmp_24_reg_873_reg[0]_i_2_0 [12]),
        .O(\tmp_24_reg_873[0]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_24_reg_873[0]_i_24 
       (.I0(rows_V[11]),
        .I1(\tmp_24_reg_873_reg[0]_i_2_0 [11]),
        .I2(rows_V[10]),
        .I3(\tmp_24_reg_873_reg[0]_i_2_0 [10]),
        .O(\tmp_24_reg_873[0]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_24_reg_873[0]_i_25 
       (.I0(rows_V[9]),
        .I1(\tmp_24_reg_873_reg[0]_i_2_0 [9]),
        .I2(rows_V[8]),
        .I3(\tmp_24_reg_873_reg[0]_i_2_0 [8]),
        .O(\tmp_24_reg_873[0]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_24_reg_873[0]_i_30 
       (.I0(rows_V[7]),
        .I1(\tmp_24_reg_873_reg[0]_i_2_0 [7]),
        .I2(rows_V[6]),
        .I3(\tmp_24_reg_873_reg[0]_i_2_0 [6]),
        .O(\tmp_24_reg_873[0]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_24_reg_873[0]_i_31 
       (.I0(rows_V[5]),
        .I1(\tmp_24_reg_873_reg[0]_i_2_0 [5]),
        .I2(rows_V[4]),
        .I3(\tmp_24_reg_873_reg[0]_i_2_0 [4]),
        .O(\tmp_24_reg_873[0]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_24_reg_873[0]_i_32 
       (.I0(rows_V[3]),
        .I1(\tmp_24_reg_873_reg[0]_i_2_0 [3]),
        .I2(rows_V[2]),
        .I3(\tmp_24_reg_873_reg[0]_i_2_0 [2]),
        .O(\tmp_24_reg_873[0]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_24_reg_873[0]_i_33 
       (.I0(rows_V[1]),
        .I1(\tmp_24_reg_873_reg[0]_i_2_0 [1]),
        .I2(rows_V[0]),
        .I3(\tmp_24_reg_873_reg[0]_i_2_0 [0]),
        .O(\tmp_24_reg_873[0]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_24_reg_873[0]_i_4 
       (.I0(rows_V[31]),
        .I1(\tmp_24_reg_873_reg[0]_i_2_0 [31]),
        .I2(rows_V[30]),
        .I3(\tmp_24_reg_873_reg[0]_i_2_0 [30]),
        .O(\tmp_24_reg_873[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_24_reg_873[0]_i_5 
       (.I0(rows_V[29]),
        .I1(\tmp_24_reg_873_reg[0]_i_2_0 [29]),
        .I2(rows_V[28]),
        .I3(\tmp_24_reg_873_reg[0]_i_2_0 [28]),
        .O(\tmp_24_reg_873[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_24_reg_873[0]_i_6 
       (.I0(rows_V[27]),
        .I1(\tmp_24_reg_873_reg[0]_i_2_0 [27]),
        .I2(rows_V[26]),
        .I3(\tmp_24_reg_873_reg[0]_i_2_0 [26]),
        .O(\tmp_24_reg_873[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_24_reg_873[0]_i_7 
       (.I0(rows_V[25]),
        .I1(\tmp_24_reg_873_reg[0]_i_2_0 [25]),
        .I2(rows_V[24]),
        .I3(\tmp_24_reg_873_reg[0]_i_2_0 [24]),
        .O(\tmp_24_reg_873[0]_i_7_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \tmp_24_reg_873_reg[0]_i_12 
       (.CI(\tmp_24_reg_873_reg[0]_i_21_n_0 ),
        .CO({\tmp_24_reg_873_reg[0]_i_12_n_0 ,\tmp_24_reg_873_reg[0]_i_12_n_1 ,\tmp_24_reg_873_reg[0]_i_12_n_2 ,\tmp_24_reg_873_reg[0]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_24_reg_873[0]_i_22_n_0 ,\tmp_24_reg_873[0]_i_23_n_0 ,\tmp_24_reg_873[0]_i_24_n_0 ,\tmp_24_reg_873[0]_i_25_n_0 }),
        .O(\NLW_tmp_24_reg_873_reg[0]_i_12_O_UNCONNECTED [3:0]),
        .S(\tmp_24_reg_873_reg[0]_i_3_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \tmp_24_reg_873_reg[0]_i_2 
       (.CI(\tmp_24_reg_873_reg[0]_i_3_n_0 ),
        .CO({\int_rows_V_reg[31]_2 ,\tmp_24_reg_873_reg[0]_i_2_n_1 ,\tmp_24_reg_873_reg[0]_i_2_n_2 ,\tmp_24_reg_873_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_24_reg_873[0]_i_4_n_0 ,\tmp_24_reg_873[0]_i_5_n_0 ,\tmp_24_reg_873[0]_i_6_n_0 ,\tmp_24_reg_873[0]_i_7_n_0 }),
        .O(\NLW_tmp_24_reg_873_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S(\tmp_24_reg_873_reg[0] ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \tmp_24_reg_873_reg[0]_i_21 
       (.CI(1'b0),
        .CO({\tmp_24_reg_873_reg[0]_i_21_n_0 ,\tmp_24_reg_873_reg[0]_i_21_n_1 ,\tmp_24_reg_873_reg[0]_i_21_n_2 ,\tmp_24_reg_873_reg[0]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_24_reg_873[0]_i_30_n_0 ,\tmp_24_reg_873[0]_i_31_n_0 ,\tmp_24_reg_873[0]_i_32_n_0 ,\tmp_24_reg_873[0]_i_33_n_0 }),
        .O(\NLW_tmp_24_reg_873_reg[0]_i_21_O_UNCONNECTED [3:0]),
        .S(\tmp_24_reg_873_reg[0]_i_12_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \tmp_24_reg_873_reg[0]_i_3 
       (.CI(\tmp_24_reg_873_reg[0]_i_12_n_0 ),
        .CO({\tmp_24_reg_873_reg[0]_i_3_n_0 ,\tmp_24_reg_873_reg[0]_i_3_n_1 ,\tmp_24_reg_873_reg[0]_i_3_n_2 ,\tmp_24_reg_873_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_24_reg_873[0]_i_13_n_0 ,\tmp_24_reg_873[0]_i_14_n_0 ,\tmp_24_reg_873[0]_i_15_n_0 ,\tmp_24_reg_873[0]_i_16_n_0 }),
        .O(\NLW_tmp_24_reg_873_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S(\tmp_24_reg_873_reg[0]_i_2_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_27_reg_888[0]_i_11 
       (.I0(rows_V[31]),
        .O(\tmp_27_reg_888[0]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_27_reg_888[0]_i_12 
       (.I0(rows_V[30]),
        .O(\tmp_27_reg_888[0]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_27_reg_888[0]_i_13 
       (.I0(rows_V[29]),
        .O(\tmp_27_reg_888[0]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_27_reg_888[0]_i_20 
       (.I0(rows_V[28]),
        .O(\tmp_27_reg_888[0]_i_20_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_27_reg_888[0]_i_21 
       (.I0(rows_V[27]),
        .O(\tmp_27_reg_888[0]_i_21_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_27_reg_888[0]_i_22 
       (.I0(rows_V[26]),
        .O(\tmp_27_reg_888[0]_i_22_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_27_reg_888[0]_i_23 
       (.I0(rows_V[25]),
        .O(\tmp_27_reg_888[0]_i_23_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_27_reg_888[0]_i_30 
       (.I0(rows_V[24]),
        .O(\tmp_27_reg_888[0]_i_30_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_27_reg_888[0]_i_31 
       (.I0(rows_V[23]),
        .O(\tmp_27_reg_888[0]_i_31_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_27_reg_888[0]_i_32 
       (.I0(rows_V[22]),
        .O(\tmp_27_reg_888[0]_i_32_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_27_reg_888[0]_i_33 
       (.I0(rows_V[21]),
        .O(\tmp_27_reg_888[0]_i_33_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_27_reg_888[0]_i_40 
       (.I0(rows_V[20]),
        .O(\tmp_27_reg_888[0]_i_40_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_27_reg_888[0]_i_41 
       (.I0(rows_V[19]),
        .O(\tmp_27_reg_888[0]_i_41_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_27_reg_888[0]_i_42 
       (.I0(rows_V[18]),
        .O(\tmp_27_reg_888[0]_i_42_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_27_reg_888[0]_i_43 
       (.I0(rows_V[17]),
        .O(\tmp_27_reg_888[0]_i_43_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_27_reg_888[0]_i_50 
       (.I0(rows_V[16]),
        .O(\tmp_27_reg_888[0]_i_50_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_27_reg_888[0]_i_51 
       (.I0(rows_V[15]),
        .O(\tmp_27_reg_888[0]_i_51_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_27_reg_888[0]_i_52 
       (.I0(rows_V[14]),
        .O(\tmp_27_reg_888[0]_i_52_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_27_reg_888[0]_i_53 
       (.I0(rows_V[13]),
        .O(\tmp_27_reg_888[0]_i_53_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_27_reg_888[0]_i_60 
       (.I0(rows_V[12]),
        .O(\tmp_27_reg_888[0]_i_60_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_27_reg_888[0]_i_61 
       (.I0(rows_V[11]),
        .O(\tmp_27_reg_888[0]_i_61_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_27_reg_888[0]_i_62 
       (.I0(rows_V[10]),
        .O(\tmp_27_reg_888[0]_i_62_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_27_reg_888[0]_i_63 
       (.I0(rows_V[9]),
        .O(\tmp_27_reg_888[0]_i_63_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_27_reg_888[0]_i_70 
       (.I0(rows_V[8]),
        .O(\tmp_27_reg_888[0]_i_70_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_27_reg_888[0]_i_71 
       (.I0(rows_V[7]),
        .O(\tmp_27_reg_888[0]_i_71_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_27_reg_888[0]_i_72 
       (.I0(rows_V[6]),
        .O(\tmp_27_reg_888[0]_i_72_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_27_reg_888[0]_i_73 
       (.I0(rows_V[5]),
        .O(\tmp_27_reg_888[0]_i_73_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_27_reg_888[0]_i_78 
       (.I0(rows_V[0]),
        .I1(\tmp_24_reg_873_reg[0]_i_2_0 [0]),
        .O(\int_rows_V_reg[0]_10 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_27_reg_888[0]_i_79 
       (.I0(rows_V[4]),
        .O(\tmp_27_reg_888[0]_i_79_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_27_reg_888[0]_i_80 
       (.I0(rows_V[3]),
        .O(\tmp_27_reg_888[0]_i_80_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_27_reg_888[0]_i_81 
       (.I0(rows_V[2]),
        .O(\tmp_27_reg_888[0]_i_81_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_27_reg_888[0]_i_82 
       (.I0(rows_V[1]),
        .O(\tmp_27_reg_888[0]_i_82_n_0 ));
  CARRY4 \tmp_27_reg_888_reg[0]_i_15 
       (.CI(\tmp_27_reg_888_reg[0]_i_25_n_0 ),
        .CO({\tmp_27_reg_888_reg[0]_i_15_n_0 ,\tmp_27_reg_888_reg[0]_i_15_n_1 ,\tmp_27_reg_888_reg[0]_i_15_n_2 ,\tmp_27_reg_888_reg[0]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI(rows_V[24:21]),
        .O(tmp_s_fu_285_p2[23:20]),
        .S({\tmp_27_reg_888[0]_i_30_n_0 ,\tmp_27_reg_888[0]_i_31_n_0 ,\tmp_27_reg_888[0]_i_32_n_0 ,\tmp_27_reg_888[0]_i_33_n_0 }));
  CARRY4 \tmp_27_reg_888_reg[0]_i_25 
       (.CI(\tmp_27_reg_888_reg[0]_i_35_n_0 ),
        .CO({\tmp_27_reg_888_reg[0]_i_25_n_0 ,\tmp_27_reg_888_reg[0]_i_25_n_1 ,\tmp_27_reg_888_reg[0]_i_25_n_2 ,\tmp_27_reg_888_reg[0]_i_25_n_3 }),
        .CYINIT(1'b0),
        .DI(rows_V[20:17]),
        .O(tmp_s_fu_285_p2[19:16]),
        .S({\tmp_27_reg_888[0]_i_40_n_0 ,\tmp_27_reg_888[0]_i_41_n_0 ,\tmp_27_reg_888[0]_i_42_n_0 ,\tmp_27_reg_888[0]_i_43_n_0 }));
  CARRY4 \tmp_27_reg_888_reg[0]_i_35 
       (.CI(\tmp_27_reg_888_reg[0]_i_45_n_0 ),
        .CO({\tmp_27_reg_888_reg[0]_i_35_n_0 ,\tmp_27_reg_888_reg[0]_i_35_n_1 ,\tmp_27_reg_888_reg[0]_i_35_n_2 ,\tmp_27_reg_888_reg[0]_i_35_n_3 }),
        .CYINIT(1'b0),
        .DI(rows_V[16:13]),
        .O(tmp_s_fu_285_p2[15:12]),
        .S({\tmp_27_reg_888[0]_i_50_n_0 ,\tmp_27_reg_888[0]_i_51_n_0 ,\tmp_27_reg_888[0]_i_52_n_0 ,\tmp_27_reg_888[0]_i_53_n_0 }));
  CARRY4 \tmp_27_reg_888_reg[0]_i_4 
       (.CI(\tmp_27_reg_888_reg[0]_i_6_n_0 ),
        .CO({\int_rows_V_reg[31]_3 ,\NLW_tmp_27_reg_888_reg[0]_i_4_CO_UNCONNECTED [2],\tmp_27_reg_888_reg[0]_i_4_n_2 ,\tmp_27_reg_888_reg[0]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,rows_V[31:29]}),
        .O({\NLW_tmp_27_reg_888_reg[0]_i_4_O_UNCONNECTED [3],tmp_s_fu_285_p2[30:28]}),
        .S({1'b1,\tmp_27_reg_888[0]_i_11_n_0 ,\tmp_27_reg_888[0]_i_12_n_0 ,\tmp_27_reg_888[0]_i_13_n_0 }));
  CARRY4 \tmp_27_reg_888_reg[0]_i_45 
       (.CI(\tmp_27_reg_888_reg[0]_i_55_n_0 ),
        .CO({\tmp_27_reg_888_reg[0]_i_45_n_0 ,\tmp_27_reg_888_reg[0]_i_45_n_1 ,\tmp_27_reg_888_reg[0]_i_45_n_2 ,\tmp_27_reg_888_reg[0]_i_45_n_3 }),
        .CYINIT(1'b0),
        .DI(rows_V[12:9]),
        .O(tmp_s_fu_285_p2[11:8]),
        .S({\tmp_27_reg_888[0]_i_60_n_0 ,\tmp_27_reg_888[0]_i_61_n_0 ,\tmp_27_reg_888[0]_i_62_n_0 ,\tmp_27_reg_888[0]_i_63_n_0 }));
  CARRY4 \tmp_27_reg_888_reg[0]_i_55 
       (.CI(\tmp_27_reg_888_reg[0]_i_65_n_0 ),
        .CO({\tmp_27_reg_888_reg[0]_i_55_n_0 ,\tmp_27_reg_888_reg[0]_i_55_n_1 ,\tmp_27_reg_888_reg[0]_i_55_n_2 ,\tmp_27_reg_888_reg[0]_i_55_n_3 }),
        .CYINIT(1'b0),
        .DI(rows_V[8:5]),
        .O(tmp_s_fu_285_p2[7:4]),
        .S({\tmp_27_reg_888[0]_i_70_n_0 ,\tmp_27_reg_888[0]_i_71_n_0 ,\tmp_27_reg_888[0]_i_72_n_0 ,\tmp_27_reg_888[0]_i_73_n_0 }));
  CARRY4 \tmp_27_reg_888_reg[0]_i_6 
       (.CI(\tmp_27_reg_888_reg[0]_i_15_n_0 ),
        .CO({\tmp_27_reg_888_reg[0]_i_6_n_0 ,\tmp_27_reg_888_reg[0]_i_6_n_1 ,\tmp_27_reg_888_reg[0]_i_6_n_2 ,\tmp_27_reg_888_reg[0]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI(rows_V[28:25]),
        .O(tmp_s_fu_285_p2[27:24]),
        .S({\tmp_27_reg_888[0]_i_20_n_0 ,\tmp_27_reg_888[0]_i_21_n_0 ,\tmp_27_reg_888[0]_i_22_n_0 ,\tmp_27_reg_888[0]_i_23_n_0 }));
  CARRY4 \tmp_27_reg_888_reg[0]_i_65 
       (.CI(1'b0),
        .CO({\tmp_27_reg_888_reg[0]_i_65_n_0 ,\tmp_27_reg_888_reg[0]_i_65_n_1 ,\tmp_27_reg_888_reg[0]_i_65_n_2 ,\tmp_27_reg_888_reg[0]_i_65_n_3 }),
        .CYINIT(rows_V[0]),
        .DI(rows_V[4:1]),
        .O(tmp_s_fu_285_p2[3:0]),
        .S({\tmp_27_reg_888[0]_i_79_n_0 ,\tmp_27_reg_888[0]_i_80_n_0 ,\tmp_27_reg_888[0]_i_81_n_0 ,\tmp_27_reg_888[0]_i_82_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_30_reg_902[0]_i_85 
       (.I0(cols_V[3]),
        .I1(j_V_reg_897_reg),
        .O(\int_cols_V_reg[3]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_30_reg_902[0]_i_86 
       (.I0(cols_V[3]),
        .I1(\tmp_30_reg_902[0]_i_63 ),
        .O(\int_cols_V_reg[3]_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_37_reg_939[0]_i_10 
       (.I0(threshold1[24]),
        .I1(threshold1[25]),
        .O(\tmp_37_reg_939[0]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_37_reg_939[0]_i_12 
       (.I0(threshold1[22]),
        .I1(threshold1[23]),
        .O(\tmp_37_reg_939[0]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_37_reg_939[0]_i_13 
       (.I0(threshold1[20]),
        .I1(threshold1[21]),
        .O(\tmp_37_reg_939[0]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_37_reg_939[0]_i_14 
       (.I0(threshold1[18]),
        .I1(threshold1[19]),
        .O(\tmp_37_reg_939[0]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_37_reg_939[0]_i_15 
       (.I0(threshold1[16]),
        .I1(threshold1[17]),
        .O(\tmp_37_reg_939[0]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_37_reg_939[0]_i_16 
       (.I0(threshold1[22]),
        .I1(threshold1[23]),
        .O(\tmp_37_reg_939[0]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_37_reg_939[0]_i_17 
       (.I0(threshold1[20]),
        .I1(threshold1[21]),
        .O(\tmp_37_reg_939[0]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_37_reg_939[0]_i_18 
       (.I0(threshold1[18]),
        .I1(threshold1[19]),
        .O(\tmp_37_reg_939[0]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_37_reg_939[0]_i_19 
       (.I0(threshold1[16]),
        .I1(threshold1[17]),
        .O(\tmp_37_reg_939[0]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_37_reg_939[0]_i_21 
       (.I0(threshold1[15]),
        .I1(\tmp_37_reg_939_reg[0]_i_11_0 [15]),
        .I2(threshold1[14]),
        .I3(\tmp_37_reg_939_reg[0]_i_11_0 [14]),
        .O(\tmp_37_reg_939[0]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_37_reg_939[0]_i_22 
       (.I0(threshold1[13]),
        .I1(\tmp_37_reg_939_reg[0]_i_11_0 [13]),
        .I2(threshold1[12]),
        .I3(\tmp_37_reg_939_reg[0]_i_11_0 [12]),
        .O(\tmp_37_reg_939[0]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_37_reg_939[0]_i_23 
       (.I0(threshold1[11]),
        .I1(\tmp_37_reg_939_reg[0]_i_11_0 [11]),
        .I2(threshold1[10]),
        .I3(\tmp_37_reg_939_reg[0]_i_11_0 [10]),
        .O(\tmp_37_reg_939[0]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_37_reg_939[0]_i_24 
       (.I0(threshold1[9]),
        .I1(\tmp_37_reg_939_reg[0]_i_11_0 [9]),
        .I2(threshold1[8]),
        .I3(\tmp_37_reg_939_reg[0]_i_11_0 [8]),
        .O(\tmp_37_reg_939[0]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_37_reg_939[0]_i_25 
       (.I0(threshold1[15]),
        .I1(\tmp_37_reg_939_reg[0]_i_11_0 [15]),
        .I2(threshold1[14]),
        .I3(\tmp_37_reg_939_reg[0]_i_11_0 [14]),
        .O(\tmp_37_reg_939[0]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_37_reg_939[0]_i_26 
       (.I0(threshold1[13]),
        .I1(\tmp_37_reg_939_reg[0]_i_11_0 [13]),
        .I2(threshold1[12]),
        .I3(\tmp_37_reg_939_reg[0]_i_11_0 [12]),
        .O(\tmp_37_reg_939[0]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_37_reg_939[0]_i_27 
       (.I0(threshold1[11]),
        .I1(\tmp_37_reg_939_reg[0]_i_11_0 [11]),
        .I2(threshold1[10]),
        .I3(\tmp_37_reg_939_reg[0]_i_11_0 [10]),
        .O(\tmp_37_reg_939[0]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_37_reg_939[0]_i_28 
       (.I0(threshold1[9]),
        .I1(\tmp_37_reg_939_reg[0]_i_11_0 [9]),
        .I2(threshold1[8]),
        .I3(\tmp_37_reg_939_reg[0]_i_11_0 [8]),
        .O(\tmp_37_reg_939[0]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_37_reg_939[0]_i_29 
       (.I0(threshold1[7]),
        .I1(\tmp_37_reg_939_reg[0]_i_11_0 [7]),
        .I2(threshold1[6]),
        .I3(\tmp_37_reg_939_reg[0]_i_11_0 [6]),
        .O(\tmp_37_reg_939[0]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_37_reg_939[0]_i_3 
       (.I0(threshold1[30]),
        .I1(threshold1[31]),
        .O(\tmp_37_reg_939[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_37_reg_939[0]_i_30 
       (.I0(threshold1[5]),
        .I1(\tmp_37_reg_939_reg[0]_i_11_0 [5]),
        .I2(threshold1[4]),
        .I3(\tmp_37_reg_939_reg[0]_i_11_0 [4]),
        .O(\tmp_37_reg_939[0]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_37_reg_939[0]_i_31 
       (.I0(threshold1[3]),
        .I1(\tmp_37_reg_939_reg[0]_i_11_0 [3]),
        .I2(threshold1[2]),
        .I3(\tmp_37_reg_939_reg[0]_i_11_0 [2]),
        .O(\tmp_37_reg_939[0]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_37_reg_939[0]_i_32 
       (.I0(threshold1[1]),
        .I1(\tmp_37_reg_939_reg[0]_i_11_0 [1]),
        .I2(threshold1[0]),
        .I3(\tmp_37_reg_939_reg[0]_i_11_0 [0]),
        .O(\tmp_37_reg_939[0]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_37_reg_939[0]_i_33 
       (.I0(threshold1[7]),
        .I1(\tmp_37_reg_939_reg[0]_i_11_0 [7]),
        .I2(threshold1[6]),
        .I3(\tmp_37_reg_939_reg[0]_i_11_0 [6]),
        .O(\tmp_37_reg_939[0]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_37_reg_939[0]_i_34 
       (.I0(threshold1[5]),
        .I1(\tmp_37_reg_939_reg[0]_i_11_0 [5]),
        .I2(threshold1[4]),
        .I3(\tmp_37_reg_939_reg[0]_i_11_0 [4]),
        .O(\tmp_37_reg_939[0]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_37_reg_939[0]_i_35 
       (.I0(threshold1[3]),
        .I1(\tmp_37_reg_939_reg[0]_i_11_0 [3]),
        .I2(threshold1[2]),
        .I3(\tmp_37_reg_939_reg[0]_i_11_0 [2]),
        .O(\tmp_37_reg_939[0]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_37_reg_939[0]_i_36 
       (.I0(threshold1[1]),
        .I1(\tmp_37_reg_939_reg[0]_i_11_0 [1]),
        .I2(threshold1[0]),
        .I3(\tmp_37_reg_939_reg[0]_i_11_0 [0]),
        .O(\tmp_37_reg_939[0]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_37_reg_939[0]_i_4 
       (.I0(threshold1[28]),
        .I1(threshold1[29]),
        .O(\tmp_37_reg_939[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_37_reg_939[0]_i_5 
       (.I0(threshold1[26]),
        .I1(threshold1[27]),
        .O(\tmp_37_reg_939[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_37_reg_939[0]_i_6 
       (.I0(threshold1[24]),
        .I1(threshold1[25]),
        .O(\tmp_37_reg_939[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_37_reg_939[0]_i_7 
       (.I0(threshold1[30]),
        .I1(threshold1[31]),
        .O(\tmp_37_reg_939[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_37_reg_939[0]_i_8 
       (.I0(threshold1[28]),
        .I1(threshold1[29]),
        .O(\tmp_37_reg_939[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_37_reg_939[0]_i_9 
       (.I0(threshold1[26]),
        .I1(threshold1[27]),
        .O(\tmp_37_reg_939[0]_i_9_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \tmp_37_reg_939_reg[0]_i_1 
       (.CI(\tmp_37_reg_939_reg[0]_i_2_n_0 ),
        .CO({\int_threshold1_reg[30]_0 ,\tmp_37_reg_939_reg[0]_i_1_n_1 ,\tmp_37_reg_939_reg[0]_i_1_n_2 ,\tmp_37_reg_939_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_37_reg_939[0]_i_3_n_0 ,\tmp_37_reg_939[0]_i_4_n_0 ,\tmp_37_reg_939[0]_i_5_n_0 ,\tmp_37_reg_939[0]_i_6_n_0 }),
        .O(\NLW_tmp_37_reg_939_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\tmp_37_reg_939[0]_i_7_n_0 ,\tmp_37_reg_939[0]_i_8_n_0 ,\tmp_37_reg_939[0]_i_9_n_0 ,\tmp_37_reg_939[0]_i_10_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \tmp_37_reg_939_reg[0]_i_11 
       (.CI(\tmp_37_reg_939_reg[0]_i_20_n_0 ),
        .CO({\tmp_37_reg_939_reg[0]_i_11_n_0 ,\tmp_37_reg_939_reg[0]_i_11_n_1 ,\tmp_37_reg_939_reg[0]_i_11_n_2 ,\tmp_37_reg_939_reg[0]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_37_reg_939[0]_i_21_n_0 ,\tmp_37_reg_939[0]_i_22_n_0 ,\tmp_37_reg_939[0]_i_23_n_0 ,\tmp_37_reg_939[0]_i_24_n_0 }),
        .O(\NLW_tmp_37_reg_939_reg[0]_i_11_O_UNCONNECTED [3:0]),
        .S({\tmp_37_reg_939[0]_i_25_n_0 ,\tmp_37_reg_939[0]_i_26_n_0 ,\tmp_37_reg_939[0]_i_27_n_0 ,\tmp_37_reg_939[0]_i_28_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \tmp_37_reg_939_reg[0]_i_2 
       (.CI(\tmp_37_reg_939_reg[0]_i_11_n_0 ),
        .CO({\tmp_37_reg_939_reg[0]_i_2_n_0 ,\tmp_37_reg_939_reg[0]_i_2_n_1 ,\tmp_37_reg_939_reg[0]_i_2_n_2 ,\tmp_37_reg_939_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_37_reg_939[0]_i_12_n_0 ,\tmp_37_reg_939[0]_i_13_n_0 ,\tmp_37_reg_939[0]_i_14_n_0 ,\tmp_37_reg_939[0]_i_15_n_0 }),
        .O(\NLW_tmp_37_reg_939_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_37_reg_939[0]_i_16_n_0 ,\tmp_37_reg_939[0]_i_17_n_0 ,\tmp_37_reg_939[0]_i_18_n_0 ,\tmp_37_reg_939[0]_i_19_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \tmp_37_reg_939_reg[0]_i_20 
       (.CI(1'b0),
        .CO({\tmp_37_reg_939_reg[0]_i_20_n_0 ,\tmp_37_reg_939_reg[0]_i_20_n_1 ,\tmp_37_reg_939_reg[0]_i_20_n_2 ,\tmp_37_reg_939_reg[0]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_37_reg_939[0]_i_29_n_0 ,\tmp_37_reg_939[0]_i_30_n_0 ,\tmp_37_reg_939[0]_i_31_n_0 ,\tmp_37_reg_939[0]_i_32_n_0 }),
        .O(\NLW_tmp_37_reg_939_reg[0]_i_20_O_UNCONNECTED [3:0]),
        .S({\tmp_37_reg_939[0]_i_33_n_0 ,\tmp_37_reg_939[0]_i_34_n_0 ,\tmp_37_reg_939[0]_i_35_n_0 ,\tmp_37_reg_939[0]_i_36_n_0 }));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_58_fu_483_p2_carry__0_i_1
       (.I0(rows_V[10]),
        .I1(Q[9]),
        .O(\int_rows_V_reg[10]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_58_fu_483_p2_carry__0_i_1__0
       (.I0(rows_V[10]),
        .I1(\tmp_61_reg_1457_reg[0] [9]),
        .O(\int_rows_V_reg[10]_6 ));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_58_fu_483_p2_carry__0_i_3
       (.I0(rows_V[10]),
        .I1(Q[9]),
        .O(\int_rows_V_reg[10]_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_58_fu_483_p2_carry__0_i_3__0
       (.I0(rows_V[10]),
        .I1(\tmp_61_reg_1457_reg[0] [9]),
        .O(\int_rows_V_reg[10]_11 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_58_fu_483_p2_carry_i_4
       (.I0(rows_V[0]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(rows_V[1]),
        .O(\int_rows_V_reg[0]_4 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_58_fu_483_p2_carry_i_4__0
       (.I0(rows_V[0]),
        .I1(\tmp_61_reg_1457_reg[0] [0]),
        .I2(\tmp_61_reg_1457_reg[0] [1]),
        .I3(rows_V[1]),
        .O(\int_rows_V_reg[0]_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_58_fu_483_p2_carry_i_5
       (.I0(rows_V[7]),
        .I1(Q[7]),
        .I2(rows_V[6]),
        .I3(Q[6]),
        .O(\int_rows_V_reg[7]_4 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_58_fu_483_p2_carry_i_5__0
       (.I0(rows_V[7]),
        .I1(\tmp_61_reg_1457_reg[0] [7]),
        .I2(rows_V[6]),
        .I3(\tmp_61_reg_1457_reg[0] [6]),
        .O(\int_rows_V_reg[7]_9 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_58_fu_483_p2_carry_i_6
       (.I0(rows_V[4]),
        .I1(Q[4]),
        .I2(rows_V[5]),
        .I3(Q[5]),
        .O(\int_rows_V_reg[7]_4 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_58_fu_483_p2_carry_i_6__0
       (.I0(rows_V[4]),
        .I1(\tmp_61_reg_1457_reg[0] [4]),
        .I2(rows_V[5]),
        .I3(\tmp_61_reg_1457_reg[0] [5]),
        .O(\int_rows_V_reg[7]_9 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_58_fu_483_p2_carry_i_7
       (.I0(rows_V[2]),
        .I1(Q[2]),
        .I2(rows_V[3]),
        .I3(Q[3]),
        .O(\int_rows_V_reg[7]_4 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_58_fu_483_p2_carry_i_7__0
       (.I0(rows_V[2]),
        .I1(\tmp_61_reg_1457_reg[0] [2]),
        .I2(rows_V[3]),
        .I3(\tmp_61_reg_1457_reg[0] [3]),
        .O(\int_rows_V_reg[7]_9 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_61_fu_521_p2_carry__0_i_3
       (.I0(rows_V[10]),
        .I1(Q[9]),
        .O(\int_rows_V_reg[10]_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_61_fu_521_p2_carry__0_i_3__0
       (.I0(rows_V[10]),
        .I1(\tmp_61_reg_1457_reg[0] [9]),
        .O(\int_rows_V_reg[10]_10 ));
  LUT4 #(
    .INIT(16'h40F4)) 
    tmp_61_fu_521_p2_carry_i_2
       (.I0(rows_V[4]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(rows_V[5]),
        .O(\int_rows_V_reg[4]_0 ));
  LUT4 #(
    .INIT(16'h40F4)) 
    tmp_61_fu_521_p2_carry_i_2__0
       (.I0(rows_V[4]),
        .I1(\tmp_61_reg_1457_reg[0] [4]),
        .I2(\tmp_61_reg_1457_reg[0] [5]),
        .I3(rows_V[5]),
        .O(\int_rows_V_reg[4]_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_61_fu_521_p2_carry_i_5
       (.I0(rows_V[7]),
        .I1(Q[7]),
        .I2(rows_V[6]),
        .I3(Q[6]),
        .O(\int_rows_V_reg[7]_0 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_61_fu_521_p2_carry_i_5__0
       (.I0(rows_V[7]),
        .I1(\tmp_61_reg_1457_reg[0] [7]),
        .I2(rows_V[6]),
        .I3(\tmp_61_reg_1457_reg[0] [6]),
        .O(\int_rows_V_reg[7]_5 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_61_fu_521_p2_carry_i_6
       (.I0(rows_V[4]),
        .I1(Q[4]),
        .I2(rows_V[5]),
        .I3(Q[5]),
        .O(\int_rows_V_reg[7]_0 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_61_fu_521_p2_carry_i_6__0
       (.I0(rows_V[4]),
        .I1(\tmp_61_reg_1457_reg[0] [4]),
        .I2(rows_V[5]),
        .I3(\tmp_61_reg_1457_reg[0] [5]),
        .O(\int_rows_V_reg[7]_5 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_61_fu_521_p2_carry_i_7
       (.I0(rows_V[2]),
        .I1(Q[2]),
        .I2(rows_V[3]),
        .I3(Q[3]),
        .O(\int_rows_V_reg[7]_0 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_61_fu_521_p2_carry_i_7__0
       (.I0(rows_V[2]),
        .I1(\tmp_61_reg_1457_reg[0] [2]),
        .I2(rows_V[3]),
        .I3(\tmp_61_reg_1457_reg[0] [3]),
        .O(\int_rows_V_reg[7]_5 [0]));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_65_fu_880_p2_carry__0_i_2
       (.I0(cols_V[9]),
        .I1(tmp_65_fu_880_p2_carry__0[8]),
        .I2(cols_V[8]),
        .I3(tmp_65_fu_880_p2_carry__0[7]),
        .O(\int_cols_V_reg[9]_1 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_65_fu_880_p2_carry__0_i_2__0
       (.I0(cols_V[9]),
        .I1(tmp_65_fu_880_p2_carry__0_0[8]),
        .I2(cols_V[8]),
        .I3(tmp_65_fu_880_p2_carry__0_0[7]),
        .O(\int_cols_V_reg[9]_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_65_fu_880_p2_carry__0_i_3
       (.I0(cols_V[11]),
        .I1(tmp_121_reg_1568),
        .I2(tmp_65_fu_880_p2_carry__0[9]),
        .I3(cols_V[10]),
        .O(\int_cols_V_reg[11]_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_65_fu_880_p2_carry__0_i_3__0
       (.I0(cols_V[11]),
        .I1(tmp_121_reg_1568_2),
        .I2(tmp_65_fu_880_p2_carry__0_0[9]),
        .I3(cols_V[10]),
        .O(\int_cols_V_reg[11]_2 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_65_fu_880_p2_carry_i_1
       (.I0(cols_V[7]),
        .I1(tmp_65_fu_880_p2_carry__0[6]),
        .I2(cols_V[6]),
        .I3(tmp_65_fu_880_p2_carry__0[5]),
        .O(DI[3]));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_65_fu_880_p2_carry_i_1__0
       (.I0(cols_V[7]),
        .I1(tmp_65_fu_880_p2_carry__0_0[6]),
        .I2(cols_V[6]),
        .I3(tmp_65_fu_880_p2_carry__0_0[5]),
        .O(\int_cols_V_reg[7]_2 [3]));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_65_fu_880_p2_carry_i_2
       (.I0(cols_V[5]),
        .I1(tmp_65_fu_880_p2_carry__0[4]),
        .I2(cols_V[4]),
        .I3(tmp_65_fu_880_p2_carry__0[3]),
        .O(DI[2]));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_65_fu_880_p2_carry_i_2__0
       (.I0(cols_V[5]),
        .I1(tmp_65_fu_880_p2_carry__0_0[4]),
        .I2(cols_V[4]),
        .I3(tmp_65_fu_880_p2_carry__0_0[3]),
        .O(\int_cols_V_reg[7]_2 [2]));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_65_fu_880_p2_carry_i_3
       (.I0(cols_V[3]),
        .I1(tmp_65_fu_880_p2_carry__0[2]),
        .I2(cols_V[2]),
        .I3(tmp_65_fu_880_p2_carry__0[1]),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_65_fu_880_p2_carry_i_3__0
       (.I0(cols_V[3]),
        .I1(tmp_65_fu_880_p2_carry__0_0[2]),
        .I2(cols_V[2]),
        .I3(tmp_65_fu_880_p2_carry__0_0[1]),
        .O(\int_cols_V_reg[7]_2 [1]));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_65_fu_880_p2_carry_i_4
       (.I0(cols_V[1]),
        .I1(tmp_65_fu_880_p2_carry__0[0]),
        .I2(cols_V[0]),
        .I3(tmp_67_fu_893_p2_carry),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_65_fu_880_p2_carry_i_4__0
       (.I0(cols_V[1]),
        .I1(tmp_65_fu_880_p2_carry__0_0[0]),
        .I2(cols_V[0]),
        .I3(tmp_67_fu_893_p2_carry_7),
        .O(\int_cols_V_reg[7]_2 [0]));
  LUT3 #(
    .INIT(8'h04)) 
    tmp_67_fu_893_p2_carry__0_i_1
       (.I0(tmp_67_fu_893_p2_carry__0_1),
        .I1(cols_V[10]),
        .I2(cols_V[11]),
        .O(\p_p2_i_i_reg_1574_reg[10] [1]));
  LUT3 #(
    .INIT(8'h04)) 
    tmp_67_fu_893_p2_carry__0_i_1__0
       (.I0(tmp_67_fu_893_p2_carry__0_4),
        .I1(cols_V[10]),
        .I2(cols_V[11]),
        .O(\p_p2_i_i_reg_1574_reg[10]_0 [1]));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_67_fu_893_p2_carry__0_i_2
       (.I0(cols_V[9]),
        .I1(tmp_67_fu_893_p2_carry__0_0),
        .I2(cols_V[8]),
        .I3(tmp_67_fu_893_p2_carry__0),
        .O(\p_p2_i_i_reg_1574_reg[10] [0]));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_67_fu_893_p2_carry__0_i_2__0
       (.I0(cols_V[9]),
        .I1(tmp_67_fu_893_p2_carry__0_3),
        .I2(cols_V[8]),
        .I3(tmp_67_fu_893_p2_carry__0_2),
        .O(\p_p2_i_i_reg_1574_reg[10]_0 [0]));
  LUT3 #(
    .INIT(8'h41)) 
    tmp_67_fu_893_p2_carry__0_i_3
       (.I0(cols_V[11]),
        .I1(tmp_67_fu_893_p2_carry__0_1),
        .I2(cols_V[10]),
        .O(\int_cols_V_reg[11]_1 ));
  LUT3 #(
    .INIT(8'h41)) 
    tmp_67_fu_893_p2_carry__0_i_3__0
       (.I0(cols_V[11]),
        .I1(tmp_67_fu_893_p2_carry__0_4),
        .I2(cols_V[10]),
        .O(\int_cols_V_reg[11]_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_67_fu_893_p2_carry_i_1
       (.I0(cols_V[7]),
        .I1(tmp_67_fu_893_p2_carry_6),
        .I2(cols_V[6]),
        .I3(tmp_67_fu_893_p2_carry_5),
        .O(\int_cols_V_reg[7]_0 [3]));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_67_fu_893_p2_carry_i_1__0
       (.I0(cols_V[7]),
        .I1(tmp_67_fu_893_p2_carry_14),
        .I2(cols_V[6]),
        .I3(tmp_67_fu_893_p2_carry_13),
        .O(\int_cols_V_reg[7]_3 [3]));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_67_fu_893_p2_carry_i_2
       (.I0(cols_V[5]),
        .I1(tmp_67_fu_893_p2_carry_4),
        .I2(cols_V[4]),
        .I3(tmp_67_fu_893_p2_carry_3),
        .O(\int_cols_V_reg[7]_0 [2]));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_67_fu_893_p2_carry_i_2__0
       (.I0(cols_V[5]),
        .I1(tmp_67_fu_893_p2_carry_12),
        .I2(cols_V[4]),
        .I3(tmp_67_fu_893_p2_carry_11),
        .O(\int_cols_V_reg[7]_3 [2]));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_67_fu_893_p2_carry_i_3
       (.I0(cols_V[3]),
        .I1(tmp_67_fu_893_p2_carry_2),
        .I2(cols_V[2]),
        .I3(tmp_67_fu_893_p2_carry_1),
        .O(\int_cols_V_reg[7]_0 [1]));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_67_fu_893_p2_carry_i_3__0
       (.I0(cols_V[3]),
        .I1(tmp_67_fu_893_p2_carry_10),
        .I2(cols_V[2]),
        .I3(tmp_67_fu_893_p2_carry_9),
        .O(\int_cols_V_reg[7]_3 [1]));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_67_fu_893_p2_carry_i_4
       (.I0(cols_V[1]),
        .I1(tmp_67_fu_893_p2_carry_0),
        .I2(cols_V[0]),
        .I3(tmp_67_fu_893_p2_carry),
        .O(\int_cols_V_reg[7]_0 [0]));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_67_fu_893_p2_carry_i_4__0
       (.I0(cols_V[1]),
        .I1(tmp_67_fu_893_p2_carry_8),
        .I2(cols_V[0]),
        .I3(tmp_67_fu_893_p2_carry_7),
        .O(\int_cols_V_reg[7]_3 [0]));
  LUT4 #(
    .INIT(16'h20F2)) 
    tmp_70_fu_599_p2_carry__0_i_1
       (.I0(rows_V[10]),
        .I1(tmp_70_fu_599_p2_carry__0[8]),
        .I2(tmp_103_fu_586_p3),
        .I3(rows_V[11]),
        .O(\int_rows_V_reg[10]_3 [1]));
  LUT4 #(
    .INIT(16'h20F2)) 
    tmp_70_fu_599_p2_carry__0_i_1__0
       (.I0(rows_V[10]),
        .I1(tmp_70_fu_599_p2_carry__0_0[8]),
        .I2(tmp_103_fu_586_p3_5),
        .I3(rows_V[11]),
        .O(\int_rows_V_reg[10]_9 [1]));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_70_fu_599_p2_carry__0_i_2
       (.I0(rows_V[9]),
        .I1(tmp_70_fu_599_p2_carry__0[7]),
        .I2(rows_V[8]),
        .I3(tmp_70_fu_599_p2_carry__0[6]),
        .O(\int_rows_V_reg[10]_3 [0]));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_70_fu_599_p2_carry__0_i_2__0
       (.I0(rows_V[9]),
        .I1(tmp_70_fu_599_p2_carry__0_0[7]),
        .I2(rows_V[8]),
        .I3(tmp_70_fu_599_p2_carry__0_0[6]),
        .O(\int_rows_V_reg[10]_9 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_70_fu_599_p2_carry__0_i_3
       (.I0(rows_V[11]),
        .I1(tmp_103_fu_586_p3),
        .I2(tmp_70_fu_599_p2_carry__0[8]),
        .I3(rows_V[10]),
        .O(\int_rows_V_reg[11]_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_70_fu_599_p2_carry__0_i_3__0
       (.I0(rows_V[11]),
        .I1(tmp_103_fu_586_p3_5),
        .I2(tmp_70_fu_599_p2_carry__0_0[8]),
        .I3(rows_V[10]),
        .O(\int_rows_V_reg[11]_4 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_70_fu_599_p2_carry_i_1
       (.I0(rows_V[7]),
        .I1(tmp_70_fu_599_p2_carry__0[5]),
        .I2(rows_V[6]),
        .I3(tmp_70_fu_599_p2_carry__0[4]),
        .O(\int_rows_V_reg[7]_2 [3]));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_70_fu_599_p2_carry_i_1__0
       (.I0(rows_V[7]),
        .I1(tmp_70_fu_599_p2_carry__0_0[5]),
        .I2(rows_V[6]),
        .I3(tmp_70_fu_599_p2_carry__0_0[4]),
        .O(\int_rows_V_reg[7]_7 [3]));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_70_fu_599_p2_carry_i_2
       (.I0(rows_V[5]),
        .I1(tmp_70_fu_599_p2_carry__0[3]),
        .I2(rows_V[4]),
        .I3(tmp_70_fu_599_p2_carry__0[2]),
        .O(\int_rows_V_reg[7]_2 [2]));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_70_fu_599_p2_carry_i_2__0
       (.I0(rows_V[5]),
        .I1(tmp_70_fu_599_p2_carry__0_0[3]),
        .I2(rows_V[4]),
        .I3(tmp_70_fu_599_p2_carry__0_0[2]),
        .O(\int_rows_V_reg[7]_7 [2]));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_70_fu_599_p2_carry_i_3
       (.I0(rows_V[3]),
        .I1(tmp_70_fu_599_p2_carry__0[1]),
        .I2(rows_V[2]),
        .I3(tmp_70_fu_599_p2_carry__0[0]),
        .O(\int_rows_V_reg[7]_2 [1]));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_70_fu_599_p2_carry_i_3__0
       (.I0(rows_V[3]),
        .I1(tmp_70_fu_599_p2_carry__0_0[1]),
        .I2(rows_V[2]),
        .I3(tmp_70_fu_599_p2_carry__0_0[0]),
        .O(\int_rows_V_reg[7]_7 [1]));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_70_fu_599_p2_carry_i_4
       (.I0(rows_V[1]),
        .I1(tmp_70_fu_599_p2_carry),
        .I2(rows_V[0]),
        .I3(\tmp_116_reg_1518_reg[1] ),
        .O(\int_rows_V_reg[7]_2 [0]));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_70_fu_599_p2_carry_i_4__0
       (.I0(rows_V[1]),
        .I1(tmp_70_fu_599_p2_carry_0),
        .I2(rows_V[0]),
        .I3(\tmp_116_reg_1518_reg[1]_0 ),
        .O(\int_rows_V_reg[7]_7 [0]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_77_reg_1523[1]_i_2 
       (.I0(rows_V[0]),
        .I1(\tmp_77_reg_1523_reg[1] ),
        .O(\int_rows_V_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_77_reg_1523[1]_i_2__0 
       (.I0(rows_V[0]),
        .I1(\tmp_77_reg_1523_reg[1]_0 ),
        .O(\int_rows_V_reg[0]_2 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_7_reg_826[0]_i_13 
       (.I0(rows_V[23]),
        .I1(\tmp_7_reg_826_reg[0]_i_2_0 [23]),
        .I2(rows_V[22]),
        .I3(\tmp_7_reg_826_reg[0]_i_2_0 [22]),
        .O(\tmp_7_reg_826[0]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_7_reg_826[0]_i_14 
       (.I0(rows_V[21]),
        .I1(\tmp_7_reg_826_reg[0]_i_2_0 [21]),
        .I2(rows_V[20]),
        .I3(\tmp_7_reg_826_reg[0]_i_2_0 [20]),
        .O(\tmp_7_reg_826[0]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_7_reg_826[0]_i_15 
       (.I0(rows_V[19]),
        .I1(\tmp_7_reg_826_reg[0]_i_2_0 [19]),
        .I2(rows_V[18]),
        .I3(\tmp_7_reg_826_reg[0]_i_2_0 [18]),
        .O(\tmp_7_reg_826[0]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_7_reg_826[0]_i_16 
       (.I0(rows_V[17]),
        .I1(\tmp_7_reg_826_reg[0]_i_2_0 [17]),
        .I2(rows_V[16]),
        .I3(\tmp_7_reg_826_reg[0]_i_2_0 [16]),
        .O(\tmp_7_reg_826[0]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_7_reg_826[0]_i_22 
       (.I0(rows_V[15]),
        .I1(\tmp_7_reg_826_reg[0]_i_2_0 [15]),
        .I2(rows_V[14]),
        .I3(\tmp_7_reg_826_reg[0]_i_2_0 [14]),
        .O(\tmp_7_reg_826[0]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_7_reg_826[0]_i_23 
       (.I0(rows_V[13]),
        .I1(\tmp_7_reg_826_reg[0]_i_2_0 [13]),
        .I2(rows_V[12]),
        .I3(\tmp_7_reg_826_reg[0]_i_2_0 [12]),
        .O(\tmp_7_reg_826[0]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_7_reg_826[0]_i_24 
       (.I0(rows_V[11]),
        .I1(\tmp_7_reg_826_reg[0]_i_2_0 [11]),
        .I2(rows_V[10]),
        .I3(\tmp_7_reg_826_reg[0]_i_2_0 [10]),
        .O(\tmp_7_reg_826[0]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_7_reg_826[0]_i_25 
       (.I0(rows_V[9]),
        .I1(\tmp_7_reg_826_reg[0]_i_2_0 [9]),
        .I2(rows_V[8]),
        .I3(\tmp_7_reg_826_reg[0]_i_2_0 [8]),
        .O(\tmp_7_reg_826[0]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_7_reg_826[0]_i_30 
       (.I0(rows_V[7]),
        .I1(\tmp_7_reg_826_reg[0]_i_2_0 [7]),
        .I2(rows_V[6]),
        .I3(\tmp_7_reg_826_reg[0]_i_2_0 [6]),
        .O(\tmp_7_reg_826[0]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_7_reg_826[0]_i_31 
       (.I0(rows_V[5]),
        .I1(\tmp_7_reg_826_reg[0]_i_2_0 [5]),
        .I2(rows_V[4]),
        .I3(\tmp_7_reg_826_reg[0]_i_2_0 [4]),
        .O(\tmp_7_reg_826[0]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_7_reg_826[0]_i_32 
       (.I0(rows_V[3]),
        .I1(\tmp_7_reg_826_reg[0]_i_2_0 [3]),
        .I2(rows_V[2]),
        .I3(\tmp_7_reg_826_reg[0]_i_2_0 [2]),
        .O(\tmp_7_reg_826[0]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_7_reg_826[0]_i_33 
       (.I0(rows_V[1]),
        .I1(\tmp_7_reg_826_reg[0]_i_2_0 [1]),
        .I2(rows_V[0]),
        .I3(\tmp_7_reg_826_reg[0]_i_2_0 [0]),
        .O(\tmp_7_reg_826[0]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_7_reg_826[0]_i_4 
       (.I0(rows_V[31]),
        .I1(\tmp_7_reg_826_reg[0]_i_2_0 [31]),
        .I2(rows_V[30]),
        .I3(\tmp_7_reg_826_reg[0]_i_2_0 [30]),
        .O(\tmp_7_reg_826[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_7_reg_826[0]_i_5 
       (.I0(rows_V[29]),
        .I1(\tmp_7_reg_826_reg[0]_i_2_0 [29]),
        .I2(rows_V[28]),
        .I3(\tmp_7_reg_826_reg[0]_i_2_0 [28]),
        .O(\tmp_7_reg_826[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_7_reg_826[0]_i_6 
       (.I0(rows_V[27]),
        .I1(\tmp_7_reg_826_reg[0]_i_2_0 [27]),
        .I2(rows_V[26]),
        .I3(\tmp_7_reg_826_reg[0]_i_2_0 [26]),
        .O(\tmp_7_reg_826[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_7_reg_826[0]_i_7 
       (.I0(rows_V[25]),
        .I1(\tmp_7_reg_826_reg[0]_i_2_0 [25]),
        .I2(rows_V[24]),
        .I3(\tmp_7_reg_826_reg[0]_i_2_0 [24]),
        .O(\tmp_7_reg_826[0]_i_7_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \tmp_7_reg_826_reg[0]_i_12 
       (.CI(\tmp_7_reg_826_reg[0]_i_21_n_0 ),
        .CO({\tmp_7_reg_826_reg[0]_i_12_n_0 ,\tmp_7_reg_826_reg[0]_i_12_n_1 ,\tmp_7_reg_826_reg[0]_i_12_n_2 ,\tmp_7_reg_826_reg[0]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_7_reg_826[0]_i_22_n_0 ,\tmp_7_reg_826[0]_i_23_n_0 ,\tmp_7_reg_826[0]_i_24_n_0 ,\tmp_7_reg_826[0]_i_25_n_0 }),
        .O(\NLW_tmp_7_reg_826_reg[0]_i_12_O_UNCONNECTED [3:0]),
        .S(\tmp_7_reg_826_reg[0]_i_3_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \tmp_7_reg_826_reg[0]_i_2 
       (.CI(\tmp_7_reg_826_reg[0]_i_3_n_0 ),
        .CO({\int_rows_V_reg[31]_0 ,\tmp_7_reg_826_reg[0]_i_2_n_1 ,\tmp_7_reg_826_reg[0]_i_2_n_2 ,\tmp_7_reg_826_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_7_reg_826[0]_i_4_n_0 ,\tmp_7_reg_826[0]_i_5_n_0 ,\tmp_7_reg_826[0]_i_6_n_0 ,\tmp_7_reg_826[0]_i_7_n_0 }),
        .O(\NLW_tmp_7_reg_826_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S(\tmp_7_reg_826_reg[0] ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \tmp_7_reg_826_reg[0]_i_21 
       (.CI(1'b0),
        .CO({\tmp_7_reg_826_reg[0]_i_21_n_0 ,\tmp_7_reg_826_reg[0]_i_21_n_1 ,\tmp_7_reg_826_reg[0]_i_21_n_2 ,\tmp_7_reg_826_reg[0]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_7_reg_826[0]_i_30_n_0 ,\tmp_7_reg_826[0]_i_31_n_0 ,\tmp_7_reg_826[0]_i_32_n_0 ,\tmp_7_reg_826[0]_i_33_n_0 }),
        .O(\NLW_tmp_7_reg_826_reg[0]_i_21_O_UNCONNECTED [3:0]),
        .S(\tmp_7_reg_826_reg[0]_i_12_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \tmp_7_reg_826_reg[0]_i_3 
       (.CI(\tmp_7_reg_826_reg[0]_i_12_n_0 ),
        .CO({\tmp_7_reg_826_reg[0]_i_3_n_0 ,\tmp_7_reg_826_reg[0]_i_3_n_1 ,\tmp_7_reg_826_reg[0]_i_3_n_2 ,\tmp_7_reg_826_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_7_reg_826[0]_i_13_n_0 ,\tmp_7_reg_826[0]_i_14_n_0 ,\tmp_7_reg_826[0]_i_15_n_0 ,\tmp_7_reg_826[0]_i_16_n_0 }),
        .O(\NLW_tmp_7_reg_826_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S(\tmp_7_reg_826_reg[0]_i_2_1 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_80_reg_1528[1]_i_3 
       (.I0(rows_V[0]),
        .I1(\tmp_116_reg_1518_reg[1] ),
        .O(\int_rows_V_reg[0]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_80_reg_1528[1]_i_3__0 
       (.I0(rows_V[0]),
        .I1(\tmp_116_reg_1518_reg[1]_0 ),
        .O(\int_rows_V_reg[0]_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_s_reg_841[0]_i_11 
       (.I0(rows_V[31]),
        .O(\tmp_s_reg_841[0]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_s_reg_841[0]_i_12 
       (.I0(rows_V[30]),
        .O(\tmp_s_reg_841[0]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_s_reg_841[0]_i_13 
       (.I0(rows_V[29]),
        .O(\tmp_s_reg_841[0]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_s_reg_841[0]_i_20 
       (.I0(rows_V[28]),
        .O(\tmp_s_reg_841[0]_i_20_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_s_reg_841[0]_i_21 
       (.I0(rows_V[27]),
        .O(\tmp_s_reg_841[0]_i_21_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_s_reg_841[0]_i_22 
       (.I0(rows_V[26]),
        .O(\tmp_s_reg_841[0]_i_22_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_s_reg_841[0]_i_23 
       (.I0(rows_V[25]),
        .O(\tmp_s_reg_841[0]_i_23_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_s_reg_841[0]_i_30 
       (.I0(rows_V[24]),
        .O(\tmp_s_reg_841[0]_i_30_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_s_reg_841[0]_i_31 
       (.I0(rows_V[23]),
        .O(\tmp_s_reg_841[0]_i_31_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_s_reg_841[0]_i_32 
       (.I0(rows_V[22]),
        .O(\tmp_s_reg_841[0]_i_32_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_s_reg_841[0]_i_33 
       (.I0(rows_V[21]),
        .O(\tmp_s_reg_841[0]_i_33_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_s_reg_841[0]_i_40 
       (.I0(rows_V[20]),
        .O(\tmp_s_reg_841[0]_i_40_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_s_reg_841[0]_i_41 
       (.I0(rows_V[19]),
        .O(\tmp_s_reg_841[0]_i_41_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_s_reg_841[0]_i_42 
       (.I0(rows_V[18]),
        .O(\tmp_s_reg_841[0]_i_42_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_s_reg_841[0]_i_43 
       (.I0(rows_V[17]),
        .O(\tmp_s_reg_841[0]_i_43_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_s_reg_841[0]_i_50 
       (.I0(rows_V[16]),
        .O(\tmp_s_reg_841[0]_i_50_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_s_reg_841[0]_i_51 
       (.I0(rows_V[15]),
        .O(\tmp_s_reg_841[0]_i_51_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_s_reg_841[0]_i_52 
       (.I0(rows_V[14]),
        .O(\tmp_s_reg_841[0]_i_52_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_s_reg_841[0]_i_53 
       (.I0(rows_V[13]),
        .O(\tmp_s_reg_841[0]_i_53_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_s_reg_841[0]_i_60 
       (.I0(rows_V[12]),
        .O(\tmp_s_reg_841[0]_i_60_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_s_reg_841[0]_i_61 
       (.I0(rows_V[11]),
        .O(\tmp_s_reg_841[0]_i_61_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_s_reg_841[0]_i_62 
       (.I0(rows_V[10]),
        .O(\tmp_s_reg_841[0]_i_62_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_s_reg_841[0]_i_63 
       (.I0(rows_V[9]),
        .O(\tmp_s_reg_841[0]_i_63_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_s_reg_841[0]_i_70 
       (.I0(rows_V[8]),
        .O(\tmp_s_reg_841[0]_i_70_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_s_reg_841[0]_i_71 
       (.I0(rows_V[7]),
        .O(\tmp_s_reg_841[0]_i_71_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_s_reg_841[0]_i_72 
       (.I0(rows_V[6]),
        .O(\tmp_s_reg_841[0]_i_72_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_s_reg_841[0]_i_73 
       (.I0(rows_V[5]),
        .O(\tmp_s_reg_841[0]_i_73_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_s_reg_841[0]_i_74 
       (.I0(rows_V[0]),
        .O(\tmp_s_reg_841[0]_i_74_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_s_reg_841[0]_i_78 
       (.I0(rows_V[0]),
        .I1(\tmp_7_reg_826_reg[0]_i_2_0 [0]),
        .O(\tmp_s_reg_841[0]_i_78_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_s_reg_841[0]_i_79 
       (.I0(rows_V[4]),
        .O(\tmp_s_reg_841[0]_i_79_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_s_reg_841[0]_i_80 
       (.I0(rows_V[3]),
        .O(\tmp_s_reg_841[0]_i_80_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_s_reg_841[0]_i_81 
       (.I0(rows_V[2]),
        .O(\tmp_s_reg_841[0]_i_81_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_s_reg_841[0]_i_82 
       (.I0(rows_V[1]),
        .O(\tmp_s_reg_841[0]_i_82_n_0 ));
  CARRY4 \tmp_s_reg_841_reg[0]_i_14 
       (.CI(\tmp_s_reg_841_reg[0]_i_24_n_0 ),
        .CO({\tmp_s_reg_841_reg[0]_i_14_n_0 ,\tmp_s_reg_841_reg[0]_i_14_n_1 ,\tmp_s_reg_841_reg[0]_i_14_n_2 ,\tmp_s_reg_841_reg[0]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_4_fu_275_p2[22:19]),
        .O(\NLW_tmp_s_reg_841_reg[0]_i_14_O_UNCONNECTED [3:0]),
        .S(\tmp_s_reg_841_reg[0]_i_5_0 ));
  CARRY4 \tmp_s_reg_841_reg[0]_i_15 
       (.CI(\tmp_s_reg_841_reg[0]_i_25_n_0 ),
        .CO({\tmp_s_reg_841_reg[0]_i_15_n_0 ,\tmp_s_reg_841_reg[0]_i_15_n_1 ,\tmp_s_reg_841_reg[0]_i_15_n_2 ,\tmp_s_reg_841_reg[0]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI(rows_V[24:21]),
        .O(tmp_4_fu_275_p2[23:20]),
        .S({\tmp_s_reg_841[0]_i_30_n_0 ,\tmp_s_reg_841[0]_i_31_n_0 ,\tmp_s_reg_841[0]_i_32_n_0 ,\tmp_s_reg_841[0]_i_33_n_0 }));
  CARRY4 \tmp_s_reg_841_reg[0]_i_2 
       (.CI(\tmp_s_reg_841_reg[0]_i_3_n_0 ),
        .CO({\NLW_tmp_s_reg_841_reg[0]_i_2_CO_UNCONNECTED [3:1],\tmp_s_reg_841_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_s_reg_841_reg[0]_i_2_O_UNCONNECTED [3:2],\int_rows_V_reg[31]_1 ,\NLW_tmp_s_reg_841_reg[0]_i_2_O_UNCONNECTED [0]}),
        .S({1'b0,1'b0,1'b1,\tmp_s_reg_841_reg[0]_i_4_n_0 }));
  CARRY4 \tmp_s_reg_841_reg[0]_i_24 
       (.CI(\tmp_s_reg_841_reg[0]_i_34_n_0 ),
        .CO({\tmp_s_reg_841_reg[0]_i_24_n_0 ,\tmp_s_reg_841_reg[0]_i_24_n_1 ,\tmp_s_reg_841_reg[0]_i_24_n_2 ,\tmp_s_reg_841_reg[0]_i_24_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_4_fu_275_p2[18:15]),
        .O(\NLW_tmp_s_reg_841_reg[0]_i_24_O_UNCONNECTED [3:0]),
        .S(\tmp_s_reg_841_reg[0]_i_14_0 ));
  CARRY4 \tmp_s_reg_841_reg[0]_i_25 
       (.CI(\tmp_s_reg_841_reg[0]_i_35_n_0 ),
        .CO({\tmp_s_reg_841_reg[0]_i_25_n_0 ,\tmp_s_reg_841_reg[0]_i_25_n_1 ,\tmp_s_reg_841_reg[0]_i_25_n_2 ,\tmp_s_reg_841_reg[0]_i_25_n_3 }),
        .CYINIT(1'b0),
        .DI(rows_V[20:17]),
        .O(tmp_4_fu_275_p2[19:16]),
        .S({\tmp_s_reg_841[0]_i_40_n_0 ,\tmp_s_reg_841[0]_i_41_n_0 ,\tmp_s_reg_841[0]_i_42_n_0 ,\tmp_s_reg_841[0]_i_43_n_0 }));
  CARRY4 \tmp_s_reg_841_reg[0]_i_3 
       (.CI(\tmp_s_reg_841_reg[0]_i_5_n_0 ),
        .CO({\tmp_s_reg_841_reg[0]_i_3_n_0 ,\tmp_s_reg_841_reg[0]_i_3_n_1 ,\tmp_s_reg_841_reg[0]_i_3_n_2 ,\tmp_s_reg_841_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_4_fu_275_p2[30:27]),
        .O(\NLW_tmp_s_reg_841_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S(\tmp_s_reg_841_reg[0] ));
  CARRY4 \tmp_s_reg_841_reg[0]_i_34 
       (.CI(\tmp_s_reg_841_reg[0]_i_44_n_0 ),
        .CO({\tmp_s_reg_841_reg[0]_i_34_n_0 ,\tmp_s_reg_841_reg[0]_i_34_n_1 ,\tmp_s_reg_841_reg[0]_i_34_n_2 ,\tmp_s_reg_841_reg[0]_i_34_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_4_fu_275_p2[14:11]),
        .O(\NLW_tmp_s_reg_841_reg[0]_i_34_O_UNCONNECTED [3:0]),
        .S(\tmp_s_reg_841_reg[0]_i_24_0 ));
  CARRY4 \tmp_s_reg_841_reg[0]_i_35 
       (.CI(\tmp_s_reg_841_reg[0]_i_45_n_0 ),
        .CO({\tmp_s_reg_841_reg[0]_i_35_n_0 ,\tmp_s_reg_841_reg[0]_i_35_n_1 ,\tmp_s_reg_841_reg[0]_i_35_n_2 ,\tmp_s_reg_841_reg[0]_i_35_n_3 }),
        .CYINIT(1'b0),
        .DI(rows_V[16:13]),
        .O(tmp_4_fu_275_p2[15:12]),
        .S({\tmp_s_reg_841[0]_i_50_n_0 ,\tmp_s_reg_841[0]_i_51_n_0 ,\tmp_s_reg_841[0]_i_52_n_0 ,\tmp_s_reg_841[0]_i_53_n_0 }));
  CARRY4 \tmp_s_reg_841_reg[0]_i_4 
       (.CI(\tmp_s_reg_841_reg[0]_i_6_n_0 ),
        .CO({\tmp_s_reg_841_reg[0]_i_4_n_0 ,\NLW_tmp_s_reg_841_reg[0]_i_4_CO_UNCONNECTED [2],\tmp_s_reg_841_reg[0]_i_4_n_2 ,\tmp_s_reg_841_reg[0]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,rows_V[31:29]}),
        .O({\NLW_tmp_s_reg_841_reg[0]_i_4_O_UNCONNECTED [3],tmp_4_fu_275_p2[30:28]}),
        .S({1'b1,\tmp_s_reg_841[0]_i_11_n_0 ,\tmp_s_reg_841[0]_i_12_n_0 ,\tmp_s_reg_841[0]_i_13_n_0 }));
  CARRY4 \tmp_s_reg_841_reg[0]_i_44 
       (.CI(\tmp_s_reg_841_reg[0]_i_54_n_0 ),
        .CO({\tmp_s_reg_841_reg[0]_i_44_n_0 ,\tmp_s_reg_841_reg[0]_i_44_n_1 ,\tmp_s_reg_841_reg[0]_i_44_n_2 ,\tmp_s_reg_841_reg[0]_i_44_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_4_fu_275_p2[10:7]),
        .O(\NLW_tmp_s_reg_841_reg[0]_i_44_O_UNCONNECTED [3:0]),
        .S(\tmp_s_reg_841_reg[0]_i_34_0 ));
  CARRY4 \tmp_s_reg_841_reg[0]_i_45 
       (.CI(\tmp_s_reg_841_reg[0]_i_55_n_0 ),
        .CO({\tmp_s_reg_841_reg[0]_i_45_n_0 ,\tmp_s_reg_841_reg[0]_i_45_n_1 ,\tmp_s_reg_841_reg[0]_i_45_n_2 ,\tmp_s_reg_841_reg[0]_i_45_n_3 }),
        .CYINIT(1'b0),
        .DI(rows_V[12:9]),
        .O(tmp_4_fu_275_p2[11:8]),
        .S({\tmp_s_reg_841[0]_i_60_n_0 ,\tmp_s_reg_841[0]_i_61_n_0 ,\tmp_s_reg_841[0]_i_62_n_0 ,\tmp_s_reg_841[0]_i_63_n_0 }));
  CARRY4 \tmp_s_reg_841_reg[0]_i_5 
       (.CI(\tmp_s_reg_841_reg[0]_i_14_n_0 ),
        .CO({\tmp_s_reg_841_reg[0]_i_5_n_0 ,\tmp_s_reg_841_reg[0]_i_5_n_1 ,\tmp_s_reg_841_reg[0]_i_5_n_2 ,\tmp_s_reg_841_reg[0]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_4_fu_275_p2[26:23]),
        .O(\NLW_tmp_s_reg_841_reg[0]_i_5_O_UNCONNECTED [3:0]),
        .S(\tmp_s_reg_841_reg[0]_i_3_0 ));
  CARRY4 \tmp_s_reg_841_reg[0]_i_54 
       (.CI(\tmp_s_reg_841_reg[0]_i_64_n_0 ),
        .CO({\tmp_s_reg_841_reg[0]_i_54_n_0 ,\tmp_s_reg_841_reg[0]_i_54_n_1 ,\tmp_s_reg_841_reg[0]_i_54_n_2 ,\tmp_s_reg_841_reg[0]_i_54_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_4_fu_275_p2[6:3]),
        .O(\NLW_tmp_s_reg_841_reg[0]_i_54_O_UNCONNECTED [3:0]),
        .S(\tmp_s_reg_841_reg[0]_i_44_0 ));
  CARRY4 \tmp_s_reg_841_reg[0]_i_55 
       (.CI(\tmp_s_reg_841_reg[0]_i_65_n_0 ),
        .CO({\tmp_s_reg_841_reg[0]_i_55_n_0 ,\tmp_s_reg_841_reg[0]_i_55_n_1 ,\tmp_s_reg_841_reg[0]_i_55_n_2 ,\tmp_s_reg_841_reg[0]_i_55_n_3 }),
        .CYINIT(1'b0),
        .DI(rows_V[8:5]),
        .O(tmp_4_fu_275_p2[7:4]),
        .S({\tmp_s_reg_841[0]_i_70_n_0 ,\tmp_s_reg_841[0]_i_71_n_0 ,\tmp_s_reg_841[0]_i_72_n_0 ,\tmp_s_reg_841[0]_i_73_n_0 }));
  CARRY4 \tmp_s_reg_841_reg[0]_i_6 
       (.CI(\tmp_s_reg_841_reg[0]_i_15_n_0 ),
        .CO({\tmp_s_reg_841_reg[0]_i_6_n_0 ,\tmp_s_reg_841_reg[0]_i_6_n_1 ,\tmp_s_reg_841_reg[0]_i_6_n_2 ,\tmp_s_reg_841_reg[0]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI(rows_V[28:25]),
        .O(tmp_4_fu_275_p2[27:24]),
        .S({\tmp_s_reg_841[0]_i_20_n_0 ,\tmp_s_reg_841[0]_i_21_n_0 ,\tmp_s_reg_841[0]_i_22_n_0 ,\tmp_s_reg_841[0]_i_23_n_0 }));
  CARRY4 \tmp_s_reg_841_reg[0]_i_64 
       (.CI(1'b0),
        .CO({\tmp_s_reg_841_reg[0]_i_64_n_0 ,\tmp_s_reg_841_reg[0]_i_64_n_1 ,\tmp_s_reg_841_reg[0]_i_64_n_2 ,\tmp_s_reg_841_reg[0]_i_64_n_3 }),
        .CYINIT(1'b1),
        .DI({tmp_4_fu_275_p2[2:0],\tmp_s_reg_841[0]_i_74_n_0 }),
        .O(\NLW_tmp_s_reg_841_reg[0]_i_64_O_UNCONNECTED [3:0]),
        .S({\tmp_s_reg_841_reg[0]_i_54_0 ,\tmp_s_reg_841[0]_i_78_n_0 }));
  CARRY4 \tmp_s_reg_841_reg[0]_i_65 
       (.CI(1'b0),
        .CO({\tmp_s_reg_841_reg[0]_i_65_n_0 ,\tmp_s_reg_841_reg[0]_i_65_n_1 ,\tmp_s_reg_841_reg[0]_i_65_n_2 ,\tmp_s_reg_841_reg[0]_i_65_n_3 }),
        .CYINIT(rows_V[0]),
        .DI(rows_V[4:1]),
        .O(tmp_4_fu_275_p2[3:0]),
        .S({\tmp_s_reg_841[0]_i_79_n_0 ,\tmp_s_reg_841[0]_i_80_n_0 ,\tmp_s_reg_841[0]_i_81_n_0 ,\tmp_s_reg_841[0]_i_82_n_0 }));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[5]_i_1 
       (.I0(s_axi_CONTROL_BUS_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(AXI_LITE_clk),
        .CE(waddr),
        .D(s_axi_CONTROL_BUS_AWADDR[0]),
        .Q(\waddr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(AXI_LITE_clk),
        .CE(waddr),
        .D(s_axi_CONTROL_BUS_AWADDR[1]),
        .Q(\waddr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(AXI_LITE_clk),
        .CE(waddr),
        .D(s_axi_CONTROL_BUS_AWADDR[2]),
        .Q(\waddr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(AXI_LITE_clk),
        .CE(waddr),
        .D(s_axi_CONTROL_BUS_AWADDR[3]),
        .Q(\waddr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(AXI_LITE_clk),
        .CE(waddr),
        .D(s_axi_CONTROL_BUS_AWADDR[4]),
        .Q(\waddr_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(AXI_LITE_clk),
        .CE(waddr),
        .D(s_axi_CONTROL_BUS_AWADDR[5]),
        .Q(\waddr_reg_n_0_[5] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canny_edge_mul_mubkb
   (out,
    in,
    p_reg_reg,
    p_reg_reg_0,
    ap_clk,
    Q,
    col_packets_cast_loc_full_n,
    p_reg_reg_1,
    ap_sync_reg_Block_Mat_exit29635_U0_ap_ready,
    Duplicate_U0_ap_start,
    ap_return_preg);
  output [19:0]out;
  output [19:0]in;
  input [19:0]p_reg_reg;
  input [8:0]p_reg_reg_0;
  input ap_clk;
  input [1:0]Q;
  input col_packets_cast_loc_full_n;
  input p_reg_reg_1;
  input ap_sync_reg_Block_Mat_exit29635_U0_ap_ready;
  input Duplicate_U0_ap_start;
  input [19:0]ap_return_preg;

  wire Duplicate_U0_ap_start;
  wire [1:0]Q;
  wire ap_clk;
  wire [19:0]ap_return_preg;
  wire ap_sync_reg_Block_Mat_exit29635_U0_ap_ready;
  wire col_packets_cast_loc_full_n;
  wire [19:0]in;
  wire [19:0]out;
  wire [19:0]p_reg_reg;
  wire [8:0]p_reg_reg_0;
  wire p_reg_reg_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canny_edge_mul_mubkb_DSP48_0 canny_edge_mul_mubkb_DSP48_0_U
       (.Duplicate_U0_ap_start(Duplicate_U0_ap_start),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_return_preg(ap_return_preg),
        .ap_sync_reg_Block_Mat_exit29635_U0_ap_ready(ap_sync_reg_Block_Mat_exit29635_U0_ap_ready),
        .col_packets_cast_loc_full_n(col_packets_cast_loc_full_n),
        .in(in),
        .out(out),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canny_edge_mul_mubkb_DSP48_0
   (out,
    in,
    p_reg_reg_0,
    p_reg_reg_1,
    ap_clk,
    Q,
    col_packets_cast_loc_full_n,
    p_reg_reg_2,
    ap_sync_reg_Block_Mat_exit29635_U0_ap_ready,
    Duplicate_U0_ap_start,
    ap_return_preg);
  output [19:0]out;
  output [19:0]in;
  input [19:0]p_reg_reg_0;
  input [8:0]p_reg_reg_1;
  input ap_clk;
  input [1:0]Q;
  input col_packets_cast_loc_full_n;
  input p_reg_reg_2;
  input ap_sync_reg_Block_Mat_exit29635_U0_ap_ready;
  input Duplicate_U0_ap_start;
  input [19:0]ap_return_preg;

  wire Duplicate_U0_ap_start;
  wire [1:0]Q;
  wire ap_clk;
  wire [19:0]ap_return_preg;
  wire ap_sync_reg_Block_Mat_exit29635_U0_ap_ready;
  wire col_packets_cast_loc_full_n;
  wire [19:0]in;
  (* RTL_KEEP = "true" *) wire [19:0]out;
  (* RTL_KEEP = "true" *) wire [19:0]p_reg_reg_0;
  (* RTL_KEEP = "true" *) wire [8:0]p_reg_reg_1;
  wire p_reg_reg_2;
  wire p_reg_reg_i_1_n_0;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[2][0]_srl3_i_2 
       (.I0(out[0]),
        .I1(Q[1]),
        .I2(ap_return_preg[0]),
        .O(in[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[2][10]_srl3_i_1 
       (.I0(out[10]),
        .I1(Q[1]),
        .I2(ap_return_preg[10]),
        .O(in[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[2][11]_srl3_i_1 
       (.I0(out[11]),
        .I1(Q[1]),
        .I2(ap_return_preg[11]),
        .O(in[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[2][12]_srl3_i_1 
       (.I0(out[12]),
        .I1(Q[1]),
        .I2(ap_return_preg[12]),
        .O(in[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[2][13]_srl3_i_1 
       (.I0(out[13]),
        .I1(Q[1]),
        .I2(ap_return_preg[13]),
        .O(in[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[2][14]_srl3_i_1 
       (.I0(out[14]),
        .I1(Q[1]),
        .I2(ap_return_preg[14]),
        .O(in[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[2][15]_srl3_i_1 
       (.I0(out[15]),
        .I1(Q[1]),
        .I2(ap_return_preg[15]),
        .O(in[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[2][16]_srl3_i_1 
       (.I0(out[16]),
        .I1(Q[1]),
        .I2(ap_return_preg[16]),
        .O(in[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[2][17]_srl3_i_1 
       (.I0(out[17]),
        .I1(Q[1]),
        .I2(ap_return_preg[17]),
        .O(in[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[2][18]_srl3_i_1 
       (.I0(out[18]),
        .I1(Q[1]),
        .I2(ap_return_preg[18]),
        .O(in[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[2][19]_srl3_i_1 
       (.I0(out[19]),
        .I1(Q[1]),
        .I2(ap_return_preg[19]),
        .O(in[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[2][1]_srl3_i_1 
       (.I0(out[1]),
        .I1(Q[1]),
        .I2(ap_return_preg[1]),
        .O(in[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[2][2]_srl3_i_1 
       (.I0(out[2]),
        .I1(Q[1]),
        .I2(ap_return_preg[2]),
        .O(in[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[2][3]_srl3_i_1 
       (.I0(out[3]),
        .I1(Q[1]),
        .I2(ap_return_preg[3]),
        .O(in[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[2][4]_srl3_i_1 
       (.I0(out[4]),
        .I1(Q[1]),
        .I2(ap_return_preg[4]),
        .O(in[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[2][5]_srl3_i_1 
       (.I0(out[5]),
        .I1(Q[1]),
        .I2(ap_return_preg[5]),
        .O(in[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[2][6]_srl3_i_1 
       (.I0(out[6]),
        .I1(Q[1]),
        .I2(ap_return_preg[6]),
        .O(in[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[2][7]_srl3_i_1 
       (.I0(out[7]),
        .I1(Q[1]),
        .I2(ap_return_preg[7]),
        .O(in[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[2][8]_srl3_i_1 
       (.I0(out[8]),
        .I1(Q[1]),
        .I2(ap_return_preg[8]),
        .O(in[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[2][9]_srl3_i_1 
       (.I0(out[9]),
        .I1(Q[1]),
        .I2(ap_return_preg[9]),
        .O(in[9]));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({p_reg_reg_0[19],p_reg_reg_0[19],p_reg_reg_0[19],p_reg_reg_0[19],p_reg_reg_0[19],p_reg_reg_0[19],p_reg_reg_0[19],p_reg_reg_0[19],p_reg_reg_0[19],p_reg_reg_0[19],p_reg_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(p_reg_reg_i_1_n_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(p_reg_reg_i_1_n_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(p_reg_reg_i_1_n_0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:20],out}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'h555D5555)) 
    p_reg_reg_i_1
       (.I0(Q[0]),
        .I1(col_packets_cast_loc_full_n),
        .I2(p_reg_reg_2),
        .I3(ap_sync_reg_Block_Mat_exit29635_U0_ap_ready),
        .I4(Duplicate_U0_ap_start),
        .O(p_reg_reg_i_1_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canny_edge_mul_muqcK
   (D,
    Q,
    p_reg_reg,
    ap_clk);
  output [19:0]D;
  input [10:0]Q;
  input [8:0]p_reg_reg;
  input ap_clk;

  wire [19:0]D;
  wire [10:0]Q;
  wire ap_clk;
  wire [8:0]p_reg_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canny_edge_mul_muqcK_DSP48_7 canny_edge_mul_muqcK_DSP48_7_U
       (.D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canny_edge_mul_muqcK_DSP48_7
   (D,
    Q,
    p_reg_reg_0,
    ap_clk);
  output [19:0]D;
  input [10:0]Q;
  input [8:0]p_reg_reg_0;
  input ap_clk;

  (* RTL_KEEP = "true" *) wire [19:0]D;
  (* RTL_KEEP = "true" *) wire [10:0]Q;
  wire ap_clk;
  (* RTL_KEEP = "true" *) wire [8:0]p_reg_reg_0;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:20],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d1_A
   (grad_gd_data_stream_s_full_n,
    grad_gd_data_stream_s_empty_n,
    internal_full_n_reg_0,
    D,
    ap_clk,
    ap_reg_pp0_iter4_exitcond_reg_631,
    internal_full_n_reg_1,
    ap_rst_n,
    mOutPtr110_out,
    \mOutPtr_reg[0]_0 ,
    nonmax_suppression_U0_gd_data_stream_V_read,
    ap_rst_n_inv,
    E,
    \SRL_SIG_reg[0][15] );
  output grad_gd_data_stream_s_full_n;
  output grad_gd_data_stream_s_empty_n;
  output internal_full_n_reg_0;
  output [15:0]D;
  input ap_clk;
  input ap_reg_pp0_iter4_exitcond_reg_631;
  input internal_full_n_reg_1;
  input ap_rst_n;
  input mOutPtr110_out;
  input \mOutPtr_reg[0]_0 ;
  input nonmax_suppression_U0_gd_data_stream_V_read;
  input ap_rst_n_inv;
  input [0:0]E;
  input [15:0]\SRL_SIG_reg[0][15] ;

  wire [15:0]D;
  wire [0:0]E;
  wire [15:0]\SRL_SIG_reg[0][15] ;
  wire ap_clk;
  wire ap_reg_pp0_iter4_exitcond_reg_631;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire grad_gd_data_stream_s_empty_n;
  wire grad_gd_data_stream_s_full_n;
  wire internal_empty_n_i_1__5_n_0;
  wire internal_full_n_i_1__5_n_0;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__5_n_0 ;
  wire \mOutPtr[1]_i_1__4_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire nonmax_suppression_U0_gd_data_stream_V_read;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d1_A_shiftReg_16 U_fifo_w16_d1_A_ram
       (.D(D),
        .E(E),
        .\SRL_SIG_reg[0][15]_0 (\SRL_SIG_reg[0][15] ),
        .ap_clk(ap_clk),
        .\element_gd_s_fu_136_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\element_gd_s_fu_136_reg[0]_0 (\mOutPtr_reg_n_0_[1] ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_4__0 
       (.I0(grad_gd_data_stream_s_full_n),
        .I1(ap_reg_pp0_iter4_exitcond_reg_631),
        .O(internal_full_n_reg_0));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__5
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(grad_gd_data_stream_s_empty_n),
        .I3(nonmax_suppression_U0_gd_data_stream_V_read),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__5_n_0),
        .Q(grad_gd_data_stream_s_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__5
       (.I0(internal_full_n_reg_1),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(grad_gd_data_stream_s_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__5_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__5_n_0),
        .Q(grad_gd_data_stream_s_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT4 #(
    .INIT(16'h7887)) 
    \mOutPtr[0]_i_1__5 
       (.I0(grad_gd_data_stream_s_empty_n),
        .I1(nonmax_suppression_U0_gd_data_stream_V_read),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1__4 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(nonmax_suppression_U0_gd_data_stream_V_read),
        .I3(grad_gd_data_stream_s_empty_n),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__4_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__5_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__4_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w16_d1_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d1_A_0
   (sobel_gx_data_stream_full_n,
    sobel_gx_data_stream_empty_n,
    \SRL_SIG_reg[1][14] ,
    ap_clk,
    ap_rst_n,
    mOutPtr110_out,
    \mOutPtr_reg[0]_0 ,
    gradient_decompositi_U0_gx_data_stream_V_read,
    ap_rst_n_inv,
    E,
    D);
  output sobel_gx_data_stream_full_n;
  output sobel_gx_data_stream_empty_n;
  output [11:0]\SRL_SIG_reg[1][14] ;
  input ap_clk;
  input ap_rst_n;
  input mOutPtr110_out;
  input \mOutPtr_reg[0]_0 ;
  input gradient_decompositi_U0_gx_data_stream_V_read;
  input ap_rst_n_inv;
  input [0:0]E;
  input [11:0]D;

  wire [11:0]D;
  wire [0:0]E;
  wire [11:0]\SRL_SIG_reg[1][14] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire gradient_decompositi_U0_gx_data_stream_V_read;
  wire internal_empty_n_i_1__3_n_0;
  wire internal_full_n_i_1__3_n_0;
  wire internal_full_n_i_2__4_n_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__3_n_0 ;
  wire \mOutPtr[1]_i_1__2_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire sobel_gx_data_stream_empty_n;
  wire sobel_gx_data_stream_full_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d1_A_shiftReg_9 U_fifo_w16_d1_A_ram
       (.D(D),
        .E(E),
        .\SRL_SIG_reg[1][14]_0 (\SRL_SIG_reg[1][14] ),
        .ap_clk(ap_clk),
        .\tmp_70_reg_640_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\tmp_70_reg_640_reg[0]_0 (\mOutPtr_reg_n_0_[1] ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__3
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(sobel_gx_data_stream_empty_n),
        .I3(gradient_decompositi_U0_gx_data_stream_V_read),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__3_n_0),
        .Q(sobel_gx_data_stream_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__3
       (.I0(internal_full_n_i_2__4_n_0),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(sobel_gx_data_stream_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__3_n_0));
  LUT3 #(
    .INIT(8'h07)) 
    internal_full_n_i_2__4
       (.I0(sobel_gx_data_stream_empty_n),
        .I1(gradient_decompositi_U0_gx_data_stream_V_read),
        .I2(\mOutPtr_reg[0]_0 ),
        .O(internal_full_n_i_2__4_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__3_n_0),
        .Q(sobel_gx_data_stream_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT4 #(
    .INIT(16'h7887)) 
    \mOutPtr[0]_i_1__3 
       (.I0(sobel_gx_data_stream_empty_n),
        .I1(gradient_decompositi_U0_gx_data_stream_V_read),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1__2 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(gradient_decompositi_U0_gx_data_stream_V_read),
        .I3(sobel_gx_data_stream_empty_n),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__3_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w16_d1_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d1_A_1
   (sobel_gy_data_stream_full_n,
    sobel_gy_data_stream_empty_n,
    D,
    ap_clk,
    ap_rst_n,
    mOutPtr110_out,
    \mOutPtr_reg[0]_0 ,
    gradient_decompositi_U0_gx_data_stream_V_read,
    ap_rst_n_inv,
    E,
    \SRL_SIG_reg[0][13] );
  output sobel_gy_data_stream_full_n;
  output sobel_gy_data_stream_empty_n;
  output [11:0]D;
  input ap_clk;
  input ap_rst_n;
  input mOutPtr110_out;
  input \mOutPtr_reg[0]_0 ;
  input gradient_decompositi_U0_gx_data_stream_V_read;
  input ap_rst_n_inv;
  input [0:0]E;
  input [11:0]\SRL_SIG_reg[0][13] ;

  wire [11:0]D;
  wire [0:0]E;
  wire [11:0]\SRL_SIG_reg[0][13] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire gradient_decompositi_U0_gx_data_stream_V_read;
  wire internal_empty_n_i_1__4_n_0;
  wire internal_full_n_i_1__4_n_0;
  wire internal_full_n_i_2__5_n_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__4_n_0 ;
  wire \mOutPtr[1]_i_1__3_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire sobel_gy_data_stream_empty_n;
  wire sobel_gy_data_stream_full_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d1_A_shiftReg_8 U_fifo_w16_d1_A_ram
       (.D(D),
        .E(E),
        .\SRL_SIG_reg[0][13]_0 (\SRL_SIG_reg[0][13] ),
        .ap_clk(ap_clk),
        .\tmp_71_reg_651_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\tmp_71_reg_651_reg[0]_0 (\mOutPtr_reg_n_0_[1] ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__4
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(sobel_gy_data_stream_empty_n),
        .I3(gradient_decompositi_U0_gx_data_stream_V_read),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__4_n_0),
        .Q(sobel_gy_data_stream_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__4
       (.I0(internal_full_n_i_2__5_n_0),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(sobel_gy_data_stream_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__4_n_0));
  LUT3 #(
    .INIT(8'h07)) 
    internal_full_n_i_2__5
       (.I0(sobel_gy_data_stream_empty_n),
        .I1(gradient_decompositi_U0_gx_data_stream_V_read),
        .I2(\mOutPtr_reg[0]_0 ),
        .O(internal_full_n_i_2__5_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__4_n_0),
        .Q(sobel_gy_data_stream_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT4 #(
    .INIT(16'h7887)) 
    \mOutPtr[0]_i_1__4 
       (.I0(sobel_gy_data_stream_empty_n),
        .I1(gradient_decompositi_U0_gx_data_stream_V_read),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1__3 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(gradient_decompositi_U0_gx_data_stream_V_read),
        .I3(sobel_gy_data_stream_empty_n),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__3_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__4_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__3_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w16_d1_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d1_A_5
   (suppressed_data_stre_full_n,
    suppressed_data_stre_empty_n,
    internal_empty_n_reg_0,
    D,
    ap_clk,
    or_cond_reg_909,
    internal_full_n_reg_0,
    ap_rst_n,
    mOutPtr110_out,
    \mOutPtr_reg[0]_0 ,
    hysteresis_U0_src_data_stream_V_read,
    ap_rst_n_inv,
    E,
    \SRL_SIG_reg[0][13] );
  output suppressed_data_stre_full_n;
  output suppressed_data_stre_empty_n;
  output internal_empty_n_reg_0;
  output [13:0]D;
  input ap_clk;
  input or_cond_reg_909;
  input internal_full_n_reg_0;
  input ap_rst_n;
  input mOutPtr110_out;
  input \mOutPtr_reg[0]_0 ;
  input hysteresis_U0_src_data_stream_V_read;
  input ap_rst_n_inv;
  input [0:0]E;
  input [13:0]\SRL_SIG_reg[0][13] ;

  wire [13:0]D;
  wire [0:0]E;
  wire [13:0]\SRL_SIG_reg[0][13] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire hysteresis_U0_src_data_stream_V_read;
  wire internal_empty_n_i_1__6_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__6_n_0;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__6_n_0 ;
  wire \mOutPtr[1]_i_1__5_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire or_cond_reg_909;
  wire suppressed_data_stre_empty_n;
  wire suppressed_data_stre_full_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d1_A_shiftReg U_fifo_w16_d1_A_ram
       (.D(D),
        .E(E),
        .\SRL_SIG_reg[0][13]_0 (\SRL_SIG_reg[0][13] ),
        .ap_clk(ap_clk),
        .\element_gd_s_fu_134_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\element_gd_s_fu_134_reg[0]_0 (\mOutPtr_reg_n_0_[1] ));
  LUT2 #(
    .INIT(4'hB)) 
    \ap_CS_fsm[2]_i_3__1 
       (.I0(suppressed_data_stre_empty_n),
        .I1(or_cond_reg_909),
        .O(internal_empty_n_reg_0));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__6
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(suppressed_data_stre_empty_n),
        .I3(hysteresis_U0_src_data_stream_V_read),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__6_n_0),
        .Q(suppressed_data_stre_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__6
       (.I0(internal_full_n_reg_0),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(suppressed_data_stre_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__6_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__6_n_0),
        .Q(suppressed_data_stre_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT4 #(
    .INIT(16'h7887)) 
    \mOutPtr[0]_i_1__6 
       (.I0(suppressed_data_stre_empty_n),
        .I1(hysteresis_U0_src_data_stream_V_read),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1__5 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(hysteresis_U0_src_data_stream_V_read),
        .I3(suppressed_data_stre_empty_n),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__5_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__6_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__5_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d1_A_shiftReg
   (D,
    \element_gd_s_fu_134_reg[0] ,
    \element_gd_s_fu_134_reg[0]_0 ,
    E,
    \SRL_SIG_reg[0][13]_0 ,
    ap_clk);
  output [13:0]D;
  input \element_gd_s_fu_134_reg[0] ;
  input \element_gd_s_fu_134_reg[0]_0 ;
  input [0:0]E;
  input [13:0]\SRL_SIG_reg[0][13]_0 ;
  input ap_clk;

  wire [13:0]D;
  wire [0:0]E;
  wire [13:0]\SRL_SIG_reg[0][13]_0 ;
  wire [13:0]\SRL_SIG_reg[0]_0 ;
  wire [13:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire \element_gd_s_fu_134_reg[0] ;
  wire \element_gd_s_fu_134_reg[0]_0 ;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][13]_0 [0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][13]_0 [10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][13]_0 [11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][13]_0 [12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][13]_0 [13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][13]_0 [1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][13]_0 [2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][13]_0 [3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][13]_0 [4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][13]_0 [5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][13]_0 [6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][13]_0 [7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][13]_0 [8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][13]_0 [9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \element_gd_s_fu_134[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\element_gd_s_fu_134_reg[0] ),
        .I3(\element_gd_s_fu_134_reg[0]_0 ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \element_gd_s_fu_134[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\element_gd_s_fu_134_reg[0] ),
        .I3(\element_gd_s_fu_134_reg[0]_0 ),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \element_gd_s_fu_134[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(\element_gd_s_fu_134_reg[0] ),
        .I3(\element_gd_s_fu_134_reg[0]_0 ),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \element_gd_s_fu_134[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(\element_gd_s_fu_134_reg[0] ),
        .I3(\element_gd_s_fu_134_reg[0]_0 ),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \element_gd_s_fu_134[13]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(\element_gd_s_fu_134_reg[0] ),
        .I3(\element_gd_s_fu_134_reg[0]_0 ),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \element_gd_s_fu_134[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\element_gd_s_fu_134_reg[0] ),
        .I3(\element_gd_s_fu_134_reg[0]_0 ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \element_gd_s_fu_134[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\element_gd_s_fu_134_reg[0] ),
        .I3(\element_gd_s_fu_134_reg[0]_0 ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \element_gd_s_fu_134[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\element_gd_s_fu_134_reg[0] ),
        .I3(\element_gd_s_fu_134_reg[0]_0 ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \element_gd_s_fu_134[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\element_gd_s_fu_134_reg[0] ),
        .I3(\element_gd_s_fu_134_reg[0]_0 ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \element_gd_s_fu_134[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\element_gd_s_fu_134_reg[0] ),
        .I3(\element_gd_s_fu_134_reg[0]_0 ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \element_gd_s_fu_134[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\element_gd_s_fu_134_reg[0] ),
        .I3(\element_gd_s_fu_134_reg[0]_0 ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \element_gd_s_fu_134[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\element_gd_s_fu_134_reg[0] ),
        .I3(\element_gd_s_fu_134_reg[0]_0 ),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \element_gd_s_fu_134[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\element_gd_s_fu_134_reg[0] ),
        .I3(\element_gd_s_fu_134_reg[0]_0 ),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \element_gd_s_fu_134[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\element_gd_s_fu_134_reg[0] ),
        .I3(\element_gd_s_fu_134_reg[0]_0 ),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "fifo_w16_d1_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d1_A_shiftReg_16
   (D,
    \element_gd_s_fu_136_reg[0] ,
    \element_gd_s_fu_136_reg[0]_0 ,
    E,
    \SRL_SIG_reg[0][15]_0 ,
    ap_clk);
  output [15:0]D;
  input \element_gd_s_fu_136_reg[0] ;
  input \element_gd_s_fu_136_reg[0]_0 ;
  input [0:0]E;
  input [15:0]\SRL_SIG_reg[0][15]_0 ;
  input ap_clk;

  wire [15:0]D;
  wire [0:0]E;
  wire [15:0]\SRL_SIG_reg[0][15]_0 ;
  wire [15:0]\SRL_SIG_reg[0]_0 ;
  wire [15:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire \element_gd_s_fu_136_reg[0] ;
  wire \element_gd_s_fu_136_reg[0]_0 ;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \element_gd_s_fu_136[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\element_gd_s_fu_136_reg[0] ),
        .I3(\element_gd_s_fu_136_reg[0]_0 ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \element_gd_s_fu_136[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\element_gd_s_fu_136_reg[0] ),
        .I3(\element_gd_s_fu_136_reg[0]_0 ),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \element_gd_s_fu_136[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(\element_gd_s_fu_136_reg[0] ),
        .I3(\element_gd_s_fu_136_reg[0]_0 ),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \element_gd_s_fu_136[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(\element_gd_s_fu_136_reg[0] ),
        .I3(\element_gd_s_fu_136_reg[0]_0 ),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \element_gd_s_fu_136[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(\element_gd_s_fu_136_reg[0] ),
        .I3(\element_gd_s_fu_136_reg[0]_0 ),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \element_gd_s_fu_136[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(\element_gd_s_fu_136_reg[0] ),
        .I3(\element_gd_s_fu_136_reg[0]_0 ),
        .O(D[14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \element_gd_s_fu_136[15]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(\element_gd_s_fu_136_reg[0] ),
        .I3(\element_gd_s_fu_136_reg[0]_0 ),
        .O(D[15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \element_gd_s_fu_136[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\element_gd_s_fu_136_reg[0] ),
        .I3(\element_gd_s_fu_136_reg[0]_0 ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \element_gd_s_fu_136[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\element_gd_s_fu_136_reg[0] ),
        .I3(\element_gd_s_fu_136_reg[0]_0 ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \element_gd_s_fu_136[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\element_gd_s_fu_136_reg[0] ),
        .I3(\element_gd_s_fu_136_reg[0]_0 ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \element_gd_s_fu_136[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\element_gd_s_fu_136_reg[0] ),
        .I3(\element_gd_s_fu_136_reg[0]_0 ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \element_gd_s_fu_136[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\element_gd_s_fu_136_reg[0] ),
        .I3(\element_gd_s_fu_136_reg[0]_0 ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \element_gd_s_fu_136[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\element_gd_s_fu_136_reg[0] ),
        .I3(\element_gd_s_fu_136_reg[0]_0 ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \element_gd_s_fu_136[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\element_gd_s_fu_136_reg[0] ),
        .I3(\element_gd_s_fu_136_reg[0]_0 ),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \element_gd_s_fu_136[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\element_gd_s_fu_136_reg[0] ),
        .I3(\element_gd_s_fu_136_reg[0]_0 ),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \element_gd_s_fu_136[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\element_gd_s_fu_136_reg[0] ),
        .I3(\element_gd_s_fu_136_reg[0]_0 ),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "fifo_w16_d1_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d1_A_shiftReg_8
   (D,
    \tmp_71_reg_651_reg[0] ,
    \tmp_71_reg_651_reg[0]_0 ,
    E,
    \SRL_SIG_reg[0][13]_0 ,
    ap_clk);
  output [11:0]D;
  input \tmp_71_reg_651_reg[0] ;
  input \tmp_71_reg_651_reg[0]_0 ;
  input [0:0]E;
  input [11:0]\SRL_SIG_reg[0][13]_0 ;
  input ap_clk;

  wire [11:0]D;
  wire [0:0]E;
  wire [11:0]\SRL_SIG_reg[0][13]_0 ;
  wire [13:0]\SRL_SIG_reg[0]_0 ;
  wire [14:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire \tmp_71_reg_651_reg[0] ;
  wire \tmp_71_reg_651_reg[0]_0 ;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][13]_0 [0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][13]_0 [10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][13]_0 [11]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][13]_0 [1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][13]_0 [2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][13]_0 [3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][13]_0 [4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][13]_0 [5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][13]_0 [6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][13]_0 [7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][13]_0 [8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][13]_0 [9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_71_reg_651[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\tmp_71_reg_651_reg[0] ),
        .I3(\tmp_71_reg_651_reg[0]_0 ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_71_reg_651[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\tmp_71_reg_651_reg[0] ),
        .I3(\tmp_71_reg_651_reg[0]_0 ),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_71_reg_651[13]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(\tmp_71_reg_651_reg[0] ),
        .I3(\tmp_71_reg_651_reg[0]_0 ),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_71_reg_651[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\tmp_71_reg_651_reg[0] ),
        .I3(\tmp_71_reg_651_reg[0]_0 ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_71_reg_651[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\tmp_71_reg_651_reg[0] ),
        .I3(\tmp_71_reg_651_reg[0]_0 ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_71_reg_651[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\tmp_71_reg_651_reg[0] ),
        .I3(\tmp_71_reg_651_reg[0]_0 ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_71_reg_651[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\tmp_71_reg_651_reg[0] ),
        .I3(\tmp_71_reg_651_reg[0]_0 ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_71_reg_651[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\tmp_71_reg_651_reg[0] ),
        .I3(\tmp_71_reg_651_reg[0]_0 ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_71_reg_651[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\tmp_71_reg_651_reg[0] ),
        .I3(\tmp_71_reg_651_reg[0]_0 ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_71_reg_651[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\tmp_71_reg_651_reg[0] ),
        .I3(\tmp_71_reg_651_reg[0]_0 ),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_71_reg_651[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\tmp_71_reg_651_reg[0] ),
        .I3(\tmp_71_reg_651_reg[0]_0 ),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_71_reg_651[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\tmp_71_reg_651_reg[0] ),
        .I3(\tmp_71_reg_651_reg[0]_0 ),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "fifo_w16_d1_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d1_A_shiftReg_9
   (\SRL_SIG_reg[1][14]_0 ,
    \tmp_70_reg_640_reg[0] ,
    \tmp_70_reg_640_reg[0]_0 ,
    E,
    D,
    ap_clk);
  output [11:0]\SRL_SIG_reg[1][14]_0 ;
  input \tmp_70_reg_640_reg[0] ;
  input \tmp_70_reg_640_reg[0]_0 ;
  input [0:0]E;
  input [11:0]D;
  input ap_clk;

  wire [11:0]D;
  wire [0:0]E;
  wire [13:0]\SRL_SIG_reg[0]_0 ;
  wire [11:0]\SRL_SIG_reg[1][14]_0 ;
  wire [14:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire \tmp_70_reg_640_reg[0] ;
  wire \tmp_70_reg_640_reg[0]_0 ;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(E),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_70_reg_640[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\tmp_70_reg_640_reg[0] ),
        .I3(\tmp_70_reg_640_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][14]_0 [0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_70_reg_640[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\tmp_70_reg_640_reg[0] ),
        .I3(\tmp_70_reg_640_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][14]_0 [10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_70_reg_640[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(\tmp_70_reg_640_reg[0] ),
        .I3(\tmp_70_reg_640_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][14]_0 [11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_70_reg_640[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\tmp_70_reg_640_reg[0] ),
        .I3(\tmp_70_reg_640_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][14]_0 [1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_70_reg_640[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\tmp_70_reg_640_reg[0] ),
        .I3(\tmp_70_reg_640_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][14]_0 [2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_70_reg_640[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\tmp_70_reg_640_reg[0] ),
        .I3(\tmp_70_reg_640_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][14]_0 [3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_70_reg_640[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\tmp_70_reg_640_reg[0] ),
        .I3(\tmp_70_reg_640_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][14]_0 [4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_70_reg_640[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\tmp_70_reg_640_reg[0] ),
        .I3(\tmp_70_reg_640_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][14]_0 [5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_70_reg_640[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\tmp_70_reg_640_reg[0] ),
        .I3(\tmp_70_reg_640_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][14]_0 [6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_70_reg_640[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\tmp_70_reg_640_reg[0] ),
        .I3(\tmp_70_reg_640_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][14]_0 [7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_70_reg_640[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\tmp_70_reg_640_reg[0] ),
        .I3(\tmp_70_reg_640_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][14]_0 [8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_70_reg_640[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\tmp_70_reg_640_reg[0] ),
        .I3(\tmp_70_reg_640_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][14]_0 [9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w20_d2_A
   (Block_Mat_exit29635_U0_ap_continue,
    packets_cast_loc_cha_empty_n,
    out,
    ap_clk,
    internal_full_n_reg_0,
    ap_rst_n,
    \mOutPtr_reg[1]_0 ,
    ap_ready,
    \mOutPtr_reg[0]_0 ,
    ap_done_reg,
    shiftReg_ce,
    in,
    ap_rst_n_inv);
  output Block_Mat_exit29635_U0_ap_continue;
  output packets_cast_loc_cha_empty_n;
  output [19:0]out;
  input ap_clk;
  input internal_full_n_reg_0;
  input ap_rst_n;
  input \mOutPtr_reg[1]_0 ;
  input ap_ready;
  input [0:0]\mOutPtr_reg[0]_0 ;
  input ap_done_reg;
  input shiftReg_ce;
  input [19:0]in;
  input ap_rst_n_inv;

  wire Block_Mat_exit29635_U0_ap_continue;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_ready;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [19:0]in;
  wire internal_empty_n4_out;
  wire internal_empty_n_i_1__8_n_0;
  wire internal_empty_n_i_2__0_n_0;
  wire internal_full_n_i_1__8_n_0;
  wire internal_full_n_reg_0;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[1]_0 ;
  wire [19:0]out;
  wire packets_cast_loc_cha_empty_n;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w20_d2_A_shiftReg U_fifo_w20_d2_A_ram
       (.ap_clk(ap_clk),
        .in(in),
        .mOutPtr(mOutPtr),
        .out(out),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hA8AA00AAAAAA00AA)) 
    internal_empty_n_i_1__8
       (.I0(ap_rst_n),
        .I1(mOutPtr[2]),
        .I2(internal_empty_n_i_2__0_n_0),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(packets_cast_loc_cha_empty_n),
        .I5(ap_ready),
        .O(internal_empty_n_i_1__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT2 #(
    .INIT(4'hE)) 
    internal_empty_n_i_2__0
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .O(internal_empty_n_i_2__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__8_n_0),
        .Q(packets_cast_loc_cha_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFBFAAAAAAAA)) 
    internal_full_n_i_1__8
       (.I0(internal_full_n_reg_0),
        .I1(internal_empty_n4_out),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .I4(mOutPtr[2]),
        .I5(Block_Mat_exit29635_U0_ap_continue),
        .O(internal_full_n_i_1__8_n_0));
  LUT5 #(
    .INIT(32'h70707000)) 
    internal_full_n_i_3__6
       (.I0(ap_ready),
        .I1(packets_cast_loc_cha_empty_n),
        .I2(Block_Mat_exit29635_U0_ap_continue),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(ap_done_reg),
        .O(internal_empty_n4_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__8_n_0),
        .Q(Block_Mat_exit29635_U0_ap_continue),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8787877778787888)) 
    \mOutPtr[0]_i_1 
       (.I0(ap_ready),
        .I1(packets_cast_loc_cha_empty_n),
        .I2(Block_Mat_exit29635_U0_ap_continue),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(ap_done_reg),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(packets_cast_loc_cha_empty_n),
        .I3(ap_ready),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFF7F7F710080808)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(packets_cast_loc_cha_empty_n),
        .I4(ap_ready),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w20_d2_A_shiftReg
   (out,
    mOutPtr,
    shiftReg_ce,
    in,
    ap_clk);
  output [19:0]out;
  input [2:0]mOutPtr;
  input shiftReg_ce;
  input [19:0]in;
  input ap_clk;

  wire ap_clk;
  wire [19:0]in;
  wire [2:0]mOutPtr;
  wire [19:0]out;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\packets_cast_loc_cha_U/U_fifo_w20_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\packets_cast_loc_cha_U/U_fifo_w20_d2_A_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_4 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\packets_cast_loc_cha_U/U_fifo_w20_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\packets_cast_loc_cha_U/U_fifo_w20_d2_A_ram/SRL_SIG_reg[2][10]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][10]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\packets_cast_loc_cha_U/U_fifo_w20_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\packets_cast_loc_cha_U/U_fifo_w20_d2_A_ram/SRL_SIG_reg[2][11]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][11]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\packets_cast_loc_cha_U/U_fifo_w20_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\packets_cast_loc_cha_U/U_fifo_w20_d2_A_ram/SRL_SIG_reg[2][12]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][12]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\packets_cast_loc_cha_U/U_fifo_w20_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\packets_cast_loc_cha_U/U_fifo_w20_d2_A_ram/SRL_SIG_reg[2][13]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][13]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\packets_cast_loc_cha_U/U_fifo_w20_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\packets_cast_loc_cha_U/U_fifo_w20_d2_A_ram/SRL_SIG_reg[2][14]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][14]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\packets_cast_loc_cha_U/U_fifo_w20_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\packets_cast_loc_cha_U/U_fifo_w20_d2_A_ram/SRL_SIG_reg[2][15]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][15]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\packets_cast_loc_cha_U/U_fifo_w20_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\packets_cast_loc_cha_U/U_fifo_w20_d2_A_ram/SRL_SIG_reg[2][16]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][16]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\packets_cast_loc_cha_U/U_fifo_w20_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\packets_cast_loc_cha_U/U_fifo_w20_d2_A_ram/SRL_SIG_reg[2][17]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][17]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\packets_cast_loc_cha_U/U_fifo_w20_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\packets_cast_loc_cha_U/U_fifo_w20_d2_A_ram/SRL_SIG_reg[2][18]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][18]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\packets_cast_loc_cha_U/U_fifo_w20_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\packets_cast_loc_cha_U/U_fifo_w20_d2_A_ram/SRL_SIG_reg[2][19]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][19]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\packets_cast_loc_cha_U/U_fifo_w20_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\packets_cast_loc_cha_U/U_fifo_w20_d2_A_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\packets_cast_loc_cha_U/U_fifo_w20_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\packets_cast_loc_cha_U/U_fifo_w20_d2_A_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\packets_cast_loc_cha_U/U_fifo_w20_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\packets_cast_loc_cha_U/U_fifo_w20_d2_A_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\packets_cast_loc_cha_U/U_fifo_w20_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\packets_cast_loc_cha_U/U_fifo_w20_d2_A_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\packets_cast_loc_cha_U/U_fifo_w20_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\packets_cast_loc_cha_U/U_fifo_w20_d2_A_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\packets_cast_loc_cha_U/U_fifo_w20_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\packets_cast_loc_cha_U/U_fifo_w20_d2_A_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\packets_cast_loc_cha_U/U_fifo_w20_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\packets_cast_loc_cha_U/U_fifo_w20_d2_A_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\packets_cast_loc_cha_U/U_fifo_w20_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\packets_cast_loc_cha_U/U_fifo_w20_d2_A_ram/SRL_SIG_reg[2][8]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][8]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\packets_cast_loc_cha_U/U_fifo_w20_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\packets_cast_loc_cha_U/U_fifo_w20_d2_A_ram/SRL_SIG_reg[2][9]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][9]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A
   (\mOutPtr_reg[0]_0 ,
    canny_edges_data_str_full_n,
    canny_edges_data_str_empty_n,
    \SRL_SIG_reg[0]_0 ,
    D,
    ap_rst_n_inv,
    ap_clk,
    \mOutPtr_reg[0]_1 ,
    \SRL_SIG_reg[0][7] ,
    mOutPtr110_out,
    mOutPtr0,
    ap_rst_n,
    \SRL_SIG_reg[1][0] ,
    ap_reg_pp0_iter2_or_cond7_reg_930,
    \SRL_SIG_reg[1][0]_0 );
  output \mOutPtr_reg[0]_0 ;
  output canny_edges_data_str_full_n;
  output canny_edges_data_str_empty_n;
  output [0:0]\SRL_SIG_reg[0]_0 ;
  output [0:0]D;
  input ap_rst_n_inv;
  input ap_clk;
  input \mOutPtr_reg[0]_1 ;
  input \SRL_SIG_reg[0][7] ;
  input mOutPtr110_out;
  input mOutPtr0;
  input ap_rst_n;
  input \SRL_SIG_reg[1][0] ;
  input ap_reg_pp0_iter2_or_cond7_reg_930;
  input \SRL_SIG_reg[1][0]_0 ;

  wire [0:0]D;
  wire \SRL_SIG_reg[0][7] ;
  wire [0:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0] ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire ap_clk;
  wire ap_reg_pp0_iter2_or_cond7_reg_930;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire canny_edges_data_str_empty_n;
  wire canny_edges_data_str_full_n;
  wire internal_empty_n_i_1__7_n_0;
  wire internal_full_n_i_1__7_n_0;
  wire mOutPtr0;
  wire mOutPtr110_out;
  wire \mOutPtr[1]_i_1__6_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg_n_0_[1] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_shiftReg_17 U_fifo_w8_d1_A_ram
       (.D(D),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .\SRL_SIG_reg[0]_0 (\SRL_SIG_reg[0]_0 ),
        .\SRL_SIG_reg[1][0]_0 (\SRL_SIG_reg[1][0] ),
        .\SRL_SIG_reg[1][0]_1 (\SRL_SIG_reg[1][0]_0 ),
        .ap_clk(ap_clk),
        .ap_reg_pp0_iter2_or_cond7_reg_930(ap_reg_pp0_iter2_or_cond7_reg_930),
        .canny_edges_data_str_full_n(canny_edges_data_str_full_n),
        .\out_stream_data_V_1_payload_A_reg[31] (\mOutPtr_reg[0]_0 ),
        .\out_stream_data_V_1_payload_A_reg[31]_0 (\mOutPtr_reg_n_0_[1] ));
  LUT6 #(
    .INIT(64'hA0E0A0E0A0E000E0)) 
    internal_empty_n_i_1__7
       (.I0(canny_edges_data_str_empty_n),
        .I1(mOutPtr0),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_empty_n_i_1__7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__7_n_0),
        .Q(canny_edges_data_str_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__7
       (.I0(mOutPtr0),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(canny_edges_data_str_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__7_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__7_n_0),
        .Q(canny_edges_data_str_full_n),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h9B64)) 
    \mOutPtr[1]_i_1__6 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(mOutPtr110_out),
        .I2(mOutPtr0),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__6_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_1 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__6_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d1_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_2
   (src1_data_stream_0_s_full_n,
    src1_data_stream_0_s_empty_n,
    \SRL_SIG_reg[1][7] ,
    ap_clk,
    ap_rst_n,
    mOutPtr110_out,
    \mOutPtr_reg[0]_0 ,
    \mOutPtr_reg[0]_1 ,
    Duplicate_U0_src_data_stream_V_read,
    \mOutPtr_reg[1]_0 ,
    ap_rst_n_inv,
    E,
    D);
  output src1_data_stream_0_s_full_n;
  output src1_data_stream_0_s_empty_n;
  output [7:0]\SRL_SIG_reg[1][7] ;
  input ap_clk;
  input ap_rst_n;
  input mOutPtr110_out;
  input [0:0]\mOutPtr_reg[0]_0 ;
  input \mOutPtr_reg[0]_1 ;
  input Duplicate_U0_src_data_stream_V_read;
  input \mOutPtr_reg[1]_0 ;
  input ap_rst_n_inv;
  input [0:0]E;
  input [7:0]D;

  wire [7:0]D;
  wire Duplicate_U0_src_data_stream_V_read;
  wire [0:0]E;
  wire [7:0]\SRL_SIG_reg[1][7] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__1_n_0;
  wire internal_full_n_i_1__1_n_0;
  wire internal_full_n_i_2__3_n_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__1_n_0 ;
  wire \mOutPtr[1]_i_1__0_n_0 ;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire src1_data_stream_0_s_empty_n;
  wire src1_data_stream_0_s_full_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_shiftReg_7 U_fifo_w8_d1_A_ram
       (.D(D),
        .E(E),
        .\SRL_SIG_reg[1][7]_0 (\SRL_SIG_reg[1][7] ),
        .ap_clk(ap_clk),
        .\reg_331_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\reg_331_reg[0]_0 (\mOutPtr_reg_n_0_[1] ));
  LUT6 #(
    .INIT(64'hA0E0A0E0A0E000E0)) 
    internal_empty_n_i_1__1
       (.I0(src1_data_stream_0_s_empty_n),
        .I1(internal_full_n_i_2__3_n_0),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__1_n_0),
        .Q(src1_data_stream_0_s_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__1
       (.I0(internal_full_n_i_2__3_n_0),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(src1_data_stream_0_s_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__1_n_0));
  LUT5 #(
    .INIT(32'hF7000000)) 
    internal_full_n_i_2__3
       (.I0(src1_data_stream_0_s_empty_n),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(\mOutPtr_reg[0]_1 ),
        .I3(src1_data_stream_0_s_full_n),
        .I4(Duplicate_U0_src_data_stream_V_read),
        .O(internal_full_n_i_2__3_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__1_n_0),
        .Q(src1_data_stream_0_s_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h08F7F7F7F7080808)) 
    \mOutPtr[0]_i_1__1 
       (.I0(src1_data_stream_0_s_empty_n),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(\mOutPtr_reg[0]_1 ),
        .I3(src1_data_stream_0_s_full_n),
        .I4(Duplicate_U0_src_data_stream_V_read),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hDBDDDDDD24222222)) 
    \mOutPtr[1]_i_1__0 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(\mOutPtr_reg[0]_1 ),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(src1_data_stream_0_s_empty_n),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d1_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_3
   (src2_data_stream_0_s_full_n,
    src2_data_stream_0_s_empty_n,
    \SRL_SIG_reg[1][7] ,
    ap_clk,
    ap_rst_n,
    mOutPtr110_out,
    \mOutPtr_reg[0]_0 ,
    \mOutPtr_reg[0]_1 ,
    Duplicate_U0_src_data_stream_V_read,
    \mOutPtr_reg[1]_0 ,
    ap_rst_n_inv,
    E,
    D);
  output src2_data_stream_0_s_full_n;
  output src2_data_stream_0_s_empty_n;
  output [7:0]\SRL_SIG_reg[1][7] ;
  input ap_clk;
  input ap_rst_n;
  input mOutPtr110_out;
  input [0:0]\mOutPtr_reg[0]_0 ;
  input \mOutPtr_reg[0]_1 ;
  input Duplicate_U0_src_data_stream_V_read;
  input \mOutPtr_reg[1]_0 ;
  input ap_rst_n_inv;
  input [0:0]E;
  input [7:0]D;

  wire [7:0]D;
  wire Duplicate_U0_src_data_stream_V_read;
  wire [0:0]E;
  wire [7:0]\SRL_SIG_reg[1][7] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__2_n_0;
  wire internal_full_n_i_1__2_n_0;
  wire internal_full_n_i_2__2_n_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__2_n_0 ;
  wire \mOutPtr[1]_i_1__1_n_0 ;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire src2_data_stream_0_s_empty_n;
  wire src2_data_stream_0_s_full_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_shiftReg_6 U_fifo_w8_d1_A_ram
       (.D(D),
        .E(E),
        .\SRL_SIG_reg[1][7]_0 (\SRL_SIG_reg[1][7] ),
        .ap_clk(ap_clk),
        .\reg_331_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\reg_331_reg[0]_0 (\mOutPtr_reg_n_0_[1] ));
  LUT6 #(
    .INIT(64'hA0E0A0E0A0E000E0)) 
    internal_empty_n_i_1__2
       (.I0(src2_data_stream_0_s_empty_n),
        .I1(internal_full_n_i_2__2_n_0),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__2_n_0),
        .Q(src2_data_stream_0_s_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__2
       (.I0(internal_full_n_i_2__2_n_0),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(src2_data_stream_0_s_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__2_n_0));
  LUT5 #(
    .INIT(32'hF7000000)) 
    internal_full_n_i_2__2
       (.I0(src2_data_stream_0_s_empty_n),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(\mOutPtr_reg[0]_1 ),
        .I3(src2_data_stream_0_s_full_n),
        .I4(Duplicate_U0_src_data_stream_V_read),
        .O(internal_full_n_i_2__2_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__2_n_0),
        .Q(src2_data_stream_0_s_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h08F7F7F7F7080808)) 
    \mOutPtr[0]_i_1__2 
       (.I0(src2_data_stream_0_s_empty_n),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(\mOutPtr_reg[0]_1 ),
        .I3(src2_data_stream_0_s_full_n),
        .I4(Duplicate_U0_src_data_stream_V_read),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hDBDDDDDD24222222)) 
    \mOutPtr[1]_i_1__1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(\mOutPtr_reg[0]_1 ),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(src2_data_stream_0_s_empty_n),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d1_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_4
   (src_bw_data_stream_0_full_n,
    src_bw_data_stream_0_empty_n,
    D,
    ap_clk,
    ap_rst_n,
    mOutPtr110_out,
    \mOutPtr_reg[0]_0 ,
    Duplicate_U0_src_data_stream_V_read,
    ap_rst_n_inv,
    E,
    \SRL_SIG_reg[0][7] );
  output src_bw_data_stream_0_full_n;
  output src_bw_data_stream_0_empty_n;
  output [7:0]D;
  input ap_clk;
  input ap_rst_n;
  input mOutPtr110_out;
  input \mOutPtr_reg[0]_0 ;
  input Duplicate_U0_src_data_stream_V_read;
  input ap_rst_n_inv;
  input [0:0]E;
  input [7:0]\SRL_SIG_reg[0][7] ;

  wire [7:0]D;
  wire Duplicate_U0_src_data_stream_V_read;
  wire [0:0]E;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__0_n_0;
  wire internal_full_n_i_1__0_n_0;
  wire internal_full_n_i_2__1_n_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__0_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire src_bw_data_stream_0_empty_n;
  wire src_bw_data_stream_0_full_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_shiftReg U_fifo_w8_d1_A_ram
       (.D(D),
        .E(E),
        .\SRL_SIG_reg[0][0]_0 (\mOutPtr_reg_n_0_[0] ),
        .\SRL_SIG_reg[0][0]_1 (\mOutPtr_reg_n_0_[1] ),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .ap_clk(ap_clk));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__0
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(src_bw_data_stream_0_empty_n),
        .I3(Duplicate_U0_src_data_stream_V_read),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__0_n_0),
        .Q(src_bw_data_stream_0_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__0
       (.I0(internal_full_n_i_2__1_n_0),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(src_bw_data_stream_0_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__0_n_0));
  LUT3 #(
    .INIT(8'h07)) 
    internal_full_n_i_2__1
       (.I0(src_bw_data_stream_0_empty_n),
        .I1(Duplicate_U0_src_data_stream_V_read),
        .I2(\mOutPtr_reg[0]_0 ),
        .O(internal_full_n_i_2__1_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__0_n_0),
        .Q(src_bw_data_stream_0_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT4 #(
    .INIT(16'h7887)) 
    \mOutPtr[0]_i_1__0 
       (.I0(src_bw_data_stream_0_empty_n),
        .I1(Duplicate_U0_src_data_stream_V_read),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(Duplicate_U0_src_data_stream_V_read),
        .I3(src_bw_data_stream_0_empty_n),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_shiftReg
   (D,
    \SRL_SIG_reg[0][0]_0 ,
    \SRL_SIG_reg[0][0]_1 ,
    E,
    \SRL_SIG_reg[0][7]_0 ,
    ap_clk);
  output [7:0]D;
  input \SRL_SIG_reg[0][0]_0 ;
  input \SRL_SIG_reg[0][0]_1 ;
  input [0:0]E;
  input [7:0]\SRL_SIG_reg[0][7]_0 ;
  input ap_clk;

  wire [7:0]D;
  wire [0:0]E;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][0]_1 ;
  wire [7:0]\SRL_SIG_reg[0][7]_0 ;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;

  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][0]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][1]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][2]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][3]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][4]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][5]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][6]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][7]_i_2__1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[7]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d1_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_shiftReg_17
   (\SRL_SIG_reg[0]_0 ,
    D,
    \SRL_SIG_reg[0][7]_0 ,
    ap_clk,
    \out_stream_data_V_1_payload_A_reg[31] ,
    \out_stream_data_V_1_payload_A_reg[31]_0 ,
    \SRL_SIG_reg[1][0]_0 ,
    ap_reg_pp0_iter2_or_cond7_reg_930,
    \SRL_SIG_reg[1][0]_1 ,
    canny_edges_data_str_full_n);
  output [0:0]\SRL_SIG_reg[0]_0 ;
  output [0:0]D;
  input \SRL_SIG_reg[0][7]_0 ;
  input ap_clk;
  input \out_stream_data_V_1_payload_A_reg[31] ;
  input \out_stream_data_V_1_payload_A_reg[31]_0 ;
  input \SRL_SIG_reg[1][0]_0 ;
  input ap_reg_pp0_iter2_or_cond7_reg_930;
  input \SRL_SIG_reg[1][0]_1 ;
  input canny_edges_data_str_full_n;

  wire [0:0]D;
  wire \SRL_SIG[1][0]_i_1_n_0 ;
  wire \SRL_SIG_reg[0][7]_0 ;
  wire [0:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire \SRL_SIG_reg[1][0]_1 ;
  wire [0:0]\SRL_SIG_reg[1]_0 ;
  wire ap_clk;
  wire ap_reg_pp0_iter2_or_cond7_reg_930;
  wire canny_edges_data_str_full_n;
  wire \out_stream_data_V_1_payload_A_reg[31] ;
  wire \out_stream_data_V_1_payload_A_reg[31]_0 ;

  LUT6 #(
    .INIT(64'hFBFFFFFF08000000)) 
    \SRL_SIG[1][0]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 ),
        .I1(\SRL_SIG_reg[1][0]_0 ),
        .I2(ap_reg_pp0_iter2_or_cond7_reg_930),
        .I3(\SRL_SIG_reg[1][0]_1 ),
        .I4(canny_edges_data_str_full_n),
        .I5(\SRL_SIG_reg[1]_0 ),
        .O(\SRL_SIG[1][0]_i_1_n_0 ));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\SRL_SIG_reg[0][7]_0 ),
        .Q(\SRL_SIG_reg[0]_0 ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\SRL_SIG[1][0]_i_1_n_0 ),
        .Q(\SRL_SIG_reg[1]_0 ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_76_reg_416[7]_i_2 
       (.I0(\SRL_SIG_reg[1]_0 ),
        .I1(\SRL_SIG_reg[0]_0 ),
        .I2(\out_stream_data_V_1_payload_A_reg[31] ),
        .I3(\out_stream_data_V_1_payload_A_reg[31]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d1_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_shiftReg_6
   (\SRL_SIG_reg[1][7]_0 ,
    \reg_331_reg[0] ,
    \reg_331_reg[0]_0 ,
    E,
    D,
    ap_clk);
  output [7:0]\SRL_SIG_reg[1][7]_0 ;
  input \reg_331_reg[0] ;
  input \reg_331_reg[0]_0 ;
  input [0:0]E;
  input [7:0]D;
  input ap_clk;

  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1][7]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire \reg_331_reg[0] ;
  wire \reg_331_reg[0]_0 ;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \reg_331[0]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\reg_331_reg[0] ),
        .I3(\reg_331_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][7]_0 [0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \reg_331[1]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\reg_331_reg[0] ),
        .I3(\reg_331_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][7]_0 [1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \reg_331[2]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\reg_331_reg[0] ),
        .I3(\reg_331_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][7]_0 [2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \reg_331[3]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\reg_331_reg[0] ),
        .I3(\reg_331_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][7]_0 [3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \reg_331[4]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\reg_331_reg[0] ),
        .I3(\reg_331_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][7]_0 [4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \reg_331[5]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\reg_331_reg[0] ),
        .I3(\reg_331_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][7]_0 [5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \reg_331[6]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\reg_331_reg[0] ),
        .I3(\reg_331_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][7]_0 [6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \reg_331[7]_i_2__0 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\reg_331_reg[0] ),
        .I3(\reg_331_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][7]_0 [7]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d1_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_shiftReg_7
   (\SRL_SIG_reg[1][7]_0 ,
    \reg_331_reg[0] ,
    \reg_331_reg[0]_0 ,
    E,
    D,
    ap_clk);
  output [7:0]\SRL_SIG_reg[1][7]_0 ;
  input \reg_331_reg[0] ;
  input \reg_331_reg[0]_0 ;
  input [0:0]E;
  input [7:0]D;
  input ap_clk;

  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1][7]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire \reg_331_reg[0] ;
  wire \reg_331_reg[0]_0 ;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \reg_331[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\reg_331_reg[0] ),
        .I3(\reg_331_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][7]_0 [0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \reg_331[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\reg_331_reg[0] ),
        .I3(\reg_331_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][7]_0 [1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \reg_331[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\reg_331_reg[0] ),
        .I3(\reg_331_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][7]_0 [2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \reg_331[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\reg_331_reg[0] ),
        .I3(\reg_331_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][7]_0 [3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \reg_331[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\reg_331_reg[0] ),
        .I3(\reg_331_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][7]_0 [4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \reg_331[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\reg_331_reg[0] ),
        .I3(\reg_331_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][7]_0 [5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \reg_331[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\reg_331_reg[0] ),
        .I3(\reg_331_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][7]_0 [6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \reg_331[7]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\reg_331_reg[0] ),
        .I3(\reg_331_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][7]_0 [7]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w9_d7_A
   (col_packets_cast_loc_full_n,
    col_packets_cast_loc_empty_n,
    internal_empty_n_reg_0,
    out,
    ap_clk,
    Duplicate_U0_ap_start,
    internal_empty_n_reg_1,
    ap_rst_n,
    E,
    internal_full_n_reg_0,
    mOutPtr110_out,
    shiftReg_ce,
    cols_V,
    ap_rst_n_inv,
    \mOutPtr_reg[3]_0 );
  output col_packets_cast_loc_full_n;
  output col_packets_cast_loc_empty_n;
  output [0:0]internal_empty_n_reg_0;
  output [8:0]out;
  input ap_clk;
  input Duplicate_U0_ap_start;
  input [0:0]internal_empty_n_reg_1;
  input ap_rst_n;
  input [0:0]E;
  input internal_full_n_reg_0;
  input mOutPtr110_out;
  input shiftReg_ce;
  input [8:0]cols_V;
  input ap_rst_n_inv;
  input [0:0]\mOutPtr_reg[3]_0 ;

  wire Duplicate_U0_ap_start;
  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire col_packets_cast_loc_empty_n;
  wire col_packets_cast_loc_full_n;
  wire [8:0]cols_V;
  wire internal_empty_n;
  wire internal_empty_n_i_1_n_0;
  wire [0:0]internal_empty_n_reg_0;
  wire [0:0]internal_empty_n_reg_1;
  wire internal_full_n;
  wire internal_full_n_i_1_n_0;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1__7_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr[3]_i_2_n_0 ;
  wire [3:0]mOutPtr_reg;
  wire [0:0]\mOutPtr_reg[3]_0 ;
  wire [8:0]out;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w9_d7_A_shiftReg U_fifo_w9_d7_A_ram
       (.Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .cols_V(cols_V),
        .out(out),
        .shiftReg_ce(shiftReg_ce));
  LUT3 #(
    .INIT(8'h80)) 
    \ap_CS_fsm[1]_i_1__9 
       (.I0(col_packets_cast_loc_empty_n),
        .I1(Duplicate_U0_ap_start),
        .I2(internal_empty_n_reg_1),
        .O(internal_empty_n_reg_0));
  LUT6 #(
    .INIT(64'h22A2A2A2A2A2A2A2)) 
    internal_empty_n_i_1
       (.I0(ap_rst_n),
        .I1(internal_full_n_reg_0),
        .I2(col_packets_cast_loc_empty_n),
        .I3(internal_empty_n_reg_1),
        .I4(Duplicate_U0_ap_start),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1_n_0),
        .Q(col_packets_cast_loc_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFCFCFCFCF4F4F4F)) 
    internal_full_n_i_1
       (.I0(internal_full_n),
        .I1(col_packets_cast_loc_full_n),
        .I2(ap_rst_n),
        .I3(E),
        .I4(col_packets_cast_loc_empty_n),
        .I5(internal_full_n_reg_0),
        .O(internal_full_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    internal_full_n_i_2
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[2]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1_n_0),
        .Q(col_packets_cast_loc_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__7 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_2 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[3]_0 ),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[3]_0 ),
        .D(\mOutPtr[1]_i_1__7_n_0 ),
        .Q(mOutPtr_reg[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[3]_0 ),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr_reg[2]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[3]_0 ),
        .D(\mOutPtr[3]_i_2_n_0 ),
        .Q(mOutPtr_reg[3]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w9_d7_A_shiftReg
   (out,
    Q,
    shiftReg_ce,
    cols_V,
    ap_clk);
  output [8:0]out;
  input [3:0]Q;
  input shiftReg_ce;
  input [8:0]cols_V;
  input ap_clk;

  wire [3:0]Q;
  wire ap_clk;
  wire [8:0]cols_V;
  wire [8:0]out;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\col_packets_cast_loc_U/U_fifo_w9_d7_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\col_packets_cast_loc_U/U_fifo_w9_d7_A_ram/SRL_SIG_reg[7][0]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][0]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(cols_V[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[7][0]_srl8_i_2 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[7][0]_srl8_i_3 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(shiftReg_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[7][0]_srl8_i_4 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(shiftReg_addr[2]));
  (* srl_bus_name = "inst/\col_packets_cast_loc_U/U_fifo_w9_d7_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\col_packets_cast_loc_U/U_fifo_w9_d7_A_ram/SRL_SIG_reg[7][1]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][1]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(cols_V[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\col_packets_cast_loc_U/U_fifo_w9_d7_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\col_packets_cast_loc_U/U_fifo_w9_d7_A_ram/SRL_SIG_reg[7][2]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][2]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(cols_V[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\col_packets_cast_loc_U/U_fifo_w9_d7_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\col_packets_cast_loc_U/U_fifo_w9_d7_A_ram/SRL_SIG_reg[7][3]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][3]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(cols_V[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\col_packets_cast_loc_U/U_fifo_w9_d7_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\col_packets_cast_loc_U/U_fifo_w9_d7_A_ram/SRL_SIG_reg[7][4]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][4]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(cols_V[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\col_packets_cast_loc_U/U_fifo_w9_d7_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\col_packets_cast_loc_U/U_fifo_w9_d7_A_ram/SRL_SIG_reg[7][5]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][5]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(cols_V[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\col_packets_cast_loc_U/U_fifo_w9_d7_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\col_packets_cast_loc_U/U_fifo_w9_d7_A_ram/SRL_SIG_reg[7][6]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][6]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(cols_V[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\col_packets_cast_loc_U/U_fifo_w9_d7_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\col_packets_cast_loc_U/U_fifo_w9_d7_A_ram/SRL_SIG_reg[7][7]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][7]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(cols_V[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\col_packets_cast_loc_U/U_fifo_w9_d7_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\col_packets_cast_loc_U/U_fifo_w9_d7_A_ram/SRL_SIG_reg[7][8]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][8]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(cols_V[8]),
        .Q(out[8]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gradient_decompositi
   (ap_reg_pp0_iter4_exitcond_reg_631,
    t_V_3_reg_176_reg,
    \ap_reg_pp0_iter4_abs_g_reg_732_reg[13]_0 ,
    Q,
    gradient_decompositi_U0_gx_data_stream_V_read,
    \t_V_reg_165_reg[31]_0 ,
    mOutPtr110_out,
    mOutPtr110_out_0,
    E,
    mOutPtr110_out_1,
    \ap_reg_pp0_iter4_exitcond_reg_631_reg[0]_0 ,
    internal_empty_n_reg,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    ap_enable_reg_pp0_iter1_reg_0,
    CO,
    sobel_gy_data_stream_empty_n,
    sobel_gx_data_stream_empty_n,
    \ap_CS_fsm_reg[2]_0 ,
    \ap_CS_fsm_reg[3]_0 ,
    grad_gd_data_stream_s_full_n,
    Duplicate_U0_ap_start,
    internal_full_n_reg,
    internal_full_n_reg_0,
    nonmax_suppression_U0_gd_data_stream_V_read,
    grad_gd_data_stream_s_empty_n,
    D,
    \tmp_70_reg_640_reg[13]_0 );
  output ap_reg_pp0_iter4_exitcond_reg_631;
  output [31:0]t_V_3_reg_176_reg;
  output [15:0]\ap_reg_pp0_iter4_abs_g_reg_732_reg[13]_0 ;
  output [1:0]Q;
  output gradient_decompositi_U0_gx_data_stream_V_read;
  output [31:0]\t_V_reg_165_reg[31]_0 ;
  output mOutPtr110_out;
  output mOutPtr110_out_0;
  output [0:0]E;
  output mOutPtr110_out_1;
  output \ap_reg_pp0_iter4_exitcond_reg_631_reg[0]_0 ;
  output internal_empty_n_reg;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input [0:0]ap_enable_reg_pp0_iter1_reg_0;
  input [0:0]CO;
  input sobel_gy_data_stream_empty_n;
  input sobel_gx_data_stream_empty_n;
  input \ap_CS_fsm_reg[2]_0 ;
  input \ap_CS_fsm_reg[3]_0 ;
  input grad_gd_data_stream_s_full_n;
  input Duplicate_U0_ap_start;
  input internal_full_n_reg;
  input internal_full_n_reg_0;
  input nonmax_suppression_U0_gd_data_stream_V_read;
  input grad_gd_data_stream_s_empty_n;
  input [11:0]D;
  input [11:0]\tmp_70_reg_640_reg[13]_0 ;

  wire [0:0]CO;
  wire [11:0]D;
  wire Duplicate_U0_ap_start;
  wire [0:0]E;
  wire [1:0]Q;
  wire [13:0]abs_g_fu_477_p2;
  wire [13:0]abs_g_reg_732;
  wire abs_g_reg_7320;
  wire \abs_g_reg_732[11]_i_2_n_0 ;
  wire \abs_g_reg_732[11]_i_3_n_0 ;
  wire \abs_g_reg_732[11]_i_4_n_0 ;
  wire \abs_g_reg_732[11]_i_5_n_0 ;
  wire \abs_g_reg_732[13]_i_2_n_0 ;
  wire \abs_g_reg_732[13]_i_3_n_0 ;
  wire \abs_g_reg_732[3]_i_2_n_0 ;
  wire \abs_g_reg_732[3]_i_3_n_0 ;
  wire \abs_g_reg_732[3]_i_4_n_0 ;
  wire \abs_g_reg_732[3]_i_5_n_0 ;
  wire \abs_g_reg_732[7]_i_2_n_0 ;
  wire \abs_g_reg_732[7]_i_3_n_0 ;
  wire \abs_g_reg_732[7]_i_4_n_0 ;
  wire \abs_g_reg_732[7]_i_5_n_0 ;
  wire \abs_g_reg_732_reg[11]_i_1_n_0 ;
  wire \abs_g_reg_732_reg[11]_i_1_n_1 ;
  wire \abs_g_reg_732_reg[11]_i_1_n_2 ;
  wire \abs_g_reg_732_reg[11]_i_1_n_3 ;
  wire \abs_g_reg_732_reg[13]_i_1_n_3 ;
  wire \abs_g_reg_732_reg[3]_i_1_n_0 ;
  wire \abs_g_reg_732_reg[3]_i_1_n_1 ;
  wire \abs_g_reg_732_reg[3]_i_1_n_2 ;
  wire \abs_g_reg_732_reg[3]_i_1_n_3 ;
  wire \abs_g_reg_732_reg[7]_i_1_n_0 ;
  wire \abs_g_reg_732_reg[7]_i_1_n_1 ;
  wire \abs_g_reg_732_reg[7]_i_1_n_2 ;
  wire \abs_g_reg_732_reg[7]_i_1_n_3 ;
  wire abs_gx_reg_6620;
  wire \abs_gx_reg_662[14]_i_1_n_0 ;
  wire \abs_gx_reg_662[15]_i_10_n_0 ;
  wire \abs_gx_reg_662[15]_i_11_n_0 ;
  wire \abs_gx_reg_662[15]_i_12_n_0 ;
  wire \abs_gx_reg_662[15]_i_13_n_0 ;
  wire \abs_gx_reg_662[15]_i_14_n_0 ;
  wire \abs_gx_reg_662[15]_i_15_n_0 ;
  wire \abs_gx_reg_662[15]_i_16_n_0 ;
  wire \abs_gx_reg_662[15]_i_17_n_0 ;
  wire \abs_gx_reg_662[15]_i_18_n_0 ;
  wire \abs_gx_reg_662[15]_i_19_n_0 ;
  wire \abs_gx_reg_662[15]_i_1_n_0 ;
  wire \abs_gx_reg_662[15]_i_20_n_0 ;
  wire \abs_gx_reg_662[15]_i_21_n_0 ;
  wire \abs_gx_reg_662[15]_i_5_n_0 ;
  wire \abs_gx_reg_662[15]_i_6_n_0 ;
  wire \abs_gx_reg_662[15]_i_7_n_0 ;
  wire \abs_gx_reg_662[15]_i_8_n_0 ;
  wire \abs_gx_reg_662[15]_i_9_n_0 ;
  wire \abs_gx_reg_662_reg[15]_i_2_n_1 ;
  wire \abs_gx_reg_662_reg[15]_i_2_n_2 ;
  wire \abs_gx_reg_662_reg[15]_i_2_n_3 ;
  wire \abs_gx_reg_662_reg[15]_i_3_n_2 ;
  wire \abs_gx_reg_662_reg[15]_i_3_n_3 ;
  wire \abs_gx_reg_662_reg[15]_i_4_n_0 ;
  wire \abs_gx_reg_662_reg[15]_i_4_n_1 ;
  wire \abs_gx_reg_662_reg[15]_i_4_n_2 ;
  wire \abs_gx_reg_662_reg[15]_i_4_n_3 ;
  wire \abs_gy_reg_676[14]_i_1_n_0 ;
  wire \abs_gy_reg_676[15]_i_10_n_0 ;
  wire \abs_gy_reg_676[15]_i_11_n_0 ;
  wire \abs_gy_reg_676[15]_i_12_n_0 ;
  wire \abs_gy_reg_676[15]_i_13_n_0 ;
  wire \abs_gy_reg_676[15]_i_14_n_0 ;
  wire \abs_gy_reg_676[15]_i_15_n_0 ;
  wire \abs_gy_reg_676[15]_i_16_n_0 ;
  wire \abs_gy_reg_676[15]_i_17_n_0 ;
  wire \abs_gy_reg_676[15]_i_18_n_0 ;
  wire \abs_gy_reg_676[15]_i_19_n_0 ;
  wire \abs_gy_reg_676[15]_i_20_n_0 ;
  wire \abs_gy_reg_676[15]_i_21_n_0 ;
  wire \abs_gy_reg_676[15]_i_22_n_0 ;
  wire \abs_gy_reg_676[15]_i_2_n_0 ;
  wire \abs_gy_reg_676[15]_i_6_n_0 ;
  wire \abs_gy_reg_676[15]_i_7_n_0 ;
  wire \abs_gy_reg_676[15]_i_8_n_0 ;
  wire \abs_gy_reg_676[15]_i_9_n_0 ;
  wire \abs_gy_reg_676_reg[15]_i_3_n_1 ;
  wire \abs_gy_reg_676_reg[15]_i_3_n_2 ;
  wire \abs_gy_reg_676_reg[15]_i_3_n_3 ;
  wire \abs_gy_reg_676_reg[15]_i_4_n_2 ;
  wire \abs_gy_reg_676_reg[15]_i_4_n_3 ;
  wire \abs_gy_reg_676_reg[15]_i_5_n_0 ;
  wire \abs_gy_reg_676_reg[15]_i_5_n_1 ;
  wire \abs_gy_reg_676_reg[15]_i_5_n_2 ;
  wire \abs_gy_reg_676_reg[15]_i_5_n_3 ;
  wire \ap_CS_fsm[2]_i_3__0_n_0 ;
  wire \ap_CS_fsm[3]_i_2__0_n_0 ;
  wire \ap_CS_fsm[3]_i_3__0_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire ap_CS_fsm_state9;
  wire [3:0]ap_NS_fsm;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter00;
  wire ap_enable_reg_pp0_iter0_i_1__3_n_0;
  wire ap_enable_reg_pp0_iter0_i_2_n_0;
  wire ap_enable_reg_pp0_iter1_i_1__3_n_0;
  wire [0:0]ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter1_reg_n_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_2_n_0;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter5_i_1_n_0;
  wire ap_enable_reg_pp0_iter5_reg_n_0;
  wire ap_reg_pp0_iter1_exitcond_reg_631;
  wire \ap_reg_pp0_iter1_exitcond_reg_631[0]_i_1_n_0 ;
  wire ap_reg_pp0_iter2_exitcond_reg_631;
  wire ap_reg_pp0_iter3_exitcond_reg_631;
  wire ap_reg_pp0_iter3_or_cond4_reg_696;
  wire ap_reg_pp0_iter3_or_cond9_reg_690;
  wire ap_reg_pp0_iter3_sel_tmp_reg_702;
  wire [15:0]\ap_reg_pp0_iter4_abs_g_reg_732_reg[13]_0 ;
  wire ap_reg_pp0_iter4_exitcond_reg_631;
  wire \ap_reg_pp0_iter4_exitcond_reg_631_reg[0]_0 ;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \dir_g_7_reg_737[0]_i_1_n_0 ;
  wire \dir_g_7_reg_737[0]_i_2_n_0 ;
  wire \dir_g_7_reg_737[1]_i_1_n_0 ;
  wire \dir_g_7_reg_737[1]_i_2_n_0 ;
  wire \dir_g_7_reg_737[1]_i_3_n_0 ;
  wire \exitcond_reg_631[0]_i_1_n_0 ;
  wire \exitcond_reg_631_reg_n_0_[0] ;
  wire grad_gd_data_stream_s_empty_n;
  wire grad_gd_data_stream_s_full_n;
  wire gradient_decompositi_U0_gx_data_stream_V_read;
  wire [31:0]i_V_fu_192_p2;
  wire [31:0]i_V_reg_626;
  wire \i_V_reg_626_reg[12]_i_1_n_0 ;
  wire \i_V_reg_626_reg[12]_i_1_n_1 ;
  wire \i_V_reg_626_reg[12]_i_1_n_2 ;
  wire \i_V_reg_626_reg[12]_i_1_n_3 ;
  wire \i_V_reg_626_reg[16]_i_1_n_0 ;
  wire \i_V_reg_626_reg[16]_i_1_n_1 ;
  wire \i_V_reg_626_reg[16]_i_1_n_2 ;
  wire \i_V_reg_626_reg[16]_i_1_n_3 ;
  wire \i_V_reg_626_reg[20]_i_1_n_0 ;
  wire \i_V_reg_626_reg[20]_i_1_n_1 ;
  wire \i_V_reg_626_reg[20]_i_1_n_2 ;
  wire \i_V_reg_626_reg[20]_i_1_n_3 ;
  wire \i_V_reg_626_reg[24]_i_1_n_0 ;
  wire \i_V_reg_626_reg[24]_i_1_n_1 ;
  wire \i_V_reg_626_reg[24]_i_1_n_2 ;
  wire \i_V_reg_626_reg[24]_i_1_n_3 ;
  wire \i_V_reg_626_reg[28]_i_1_n_0 ;
  wire \i_V_reg_626_reg[28]_i_1_n_1 ;
  wire \i_V_reg_626_reg[28]_i_1_n_2 ;
  wire \i_V_reg_626_reg[28]_i_1_n_3 ;
  wire \i_V_reg_626_reg[31]_i_1_n_2 ;
  wire \i_V_reg_626_reg[31]_i_1_n_3 ;
  wire \i_V_reg_626_reg[4]_i_1_n_0 ;
  wire \i_V_reg_626_reg[4]_i_1_n_1 ;
  wire \i_V_reg_626_reg[4]_i_1_n_2 ;
  wire \i_V_reg_626_reg[4]_i_1_n_3 ;
  wire \i_V_reg_626_reg[8]_i_1_n_0 ;
  wire \i_V_reg_626_reg[8]_i_1_n_1 ;
  wire \i_V_reg_626_reg[8]_i_1_n_2 ;
  wire \i_V_reg_626_reg[8]_i_1_n_3 ;
  wire internal_empty_n_reg;
  wire internal_full_n_reg;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire mOutPtr110_out_0;
  wire mOutPtr110_out_1;
  wire [15:1]neg_i7_fu_230_p2;
  wire [15:1]neg_i_fu_209_p2;
  wire nonmax_suppression_U0_gd_data_stream_V_read;
  wire or_cond4_fu_349_p2;
  wire or_cond4_reg_696;
  wire \or_cond4_reg_696[0]_i_10_n_0 ;
  wire \or_cond4_reg_696[0]_i_11_n_0 ;
  wire \or_cond4_reg_696[0]_i_12_n_0 ;
  wire \or_cond4_reg_696[0]_i_4_n_0 ;
  wire \or_cond4_reg_696[0]_i_5_n_0 ;
  wire \or_cond4_reg_696[0]_i_6_n_0 ;
  wire \or_cond4_reg_696[0]_i_7_n_0 ;
  wire \or_cond4_reg_696[0]_i_8_n_0 ;
  wire \or_cond4_reg_696[0]_i_9_n_0 ;
  wire \or_cond4_reg_696_reg[0]_i_2_n_1 ;
  wire \or_cond4_reg_696_reg[0]_i_2_n_2 ;
  wire \or_cond4_reg_696_reg[0]_i_2_n_3 ;
  wire \or_cond4_reg_696_reg[0]_i_3_n_0 ;
  wire \or_cond4_reg_696_reg[0]_i_3_n_1 ;
  wire \or_cond4_reg_696_reg[0]_i_3_n_2 ;
  wire \or_cond4_reg_696_reg[0]_i_3_n_3 ;
  wire or_cond9_fu_288_p2;
  wire or_cond9_reg_690;
  wire [13:0]p_0_in;
  wire p_0_in7_in;
  wire p_0_in8_in;
  wire [17:2]p_1_out;
  wire [19:18]p_shl3_cast_fu_396_p1;
  wire [19:18]p_shl_cast_fu_447_p1;
  wire [1:0]sel_tmp1_fu_557_p3;
  wire sel_tmp_fu_355_p2;
  wire sel_tmp_reg_702;
  wire \sel_tmp_reg_702[0]_i_10_n_0 ;
  wire \sel_tmp_reg_702[0]_i_11_n_0 ;
  wire \sel_tmp_reg_702[0]_i_12_n_0 ;
  wire \sel_tmp_reg_702[0]_i_5_n_0 ;
  wire \sel_tmp_reg_702[0]_i_6_n_0 ;
  wire \sel_tmp_reg_702[0]_i_7_n_0 ;
  wire \sel_tmp_reg_702[0]_i_8_n_0 ;
  wire \sel_tmp_reg_702[0]_i_9_n_0 ;
  wire \sel_tmp_reg_702_reg[0]_i_2_n_1 ;
  wire \sel_tmp_reg_702_reg[0]_i_2_n_2 ;
  wire \sel_tmp_reg_702_reg[0]_i_2_n_3 ;
  wire \sel_tmp_reg_702_reg[0]_i_3_n_0 ;
  wire \sel_tmp_reg_702_reg[0]_i_3_n_1 ;
  wire \sel_tmp_reg_702_reg[0]_i_3_n_2 ;
  wire \sel_tmp_reg_702_reg[0]_i_3_n_3 ;
  wire sobel_gx_data_stream_empty_n;
  wire sobel_gy_data_stream_empty_n;
  wire t_V_3_reg_1760;
  wire \t_V_3_reg_176[0]_i_5_n_0 ;
  wire [31:0]t_V_3_reg_176_reg;
  wire \t_V_3_reg_176_reg[0]_i_3_n_0 ;
  wire \t_V_3_reg_176_reg[0]_i_3_n_1 ;
  wire \t_V_3_reg_176_reg[0]_i_3_n_2 ;
  wire \t_V_3_reg_176_reg[0]_i_3_n_3 ;
  wire \t_V_3_reg_176_reg[0]_i_3_n_4 ;
  wire \t_V_3_reg_176_reg[0]_i_3_n_5 ;
  wire \t_V_3_reg_176_reg[0]_i_3_n_6 ;
  wire \t_V_3_reg_176_reg[0]_i_3_n_7 ;
  wire \t_V_3_reg_176_reg[12]_i_1_n_0 ;
  wire \t_V_3_reg_176_reg[12]_i_1_n_1 ;
  wire \t_V_3_reg_176_reg[12]_i_1_n_2 ;
  wire \t_V_3_reg_176_reg[12]_i_1_n_3 ;
  wire \t_V_3_reg_176_reg[12]_i_1_n_4 ;
  wire \t_V_3_reg_176_reg[12]_i_1_n_5 ;
  wire \t_V_3_reg_176_reg[12]_i_1_n_6 ;
  wire \t_V_3_reg_176_reg[12]_i_1_n_7 ;
  wire \t_V_3_reg_176_reg[16]_i_1_n_0 ;
  wire \t_V_3_reg_176_reg[16]_i_1_n_1 ;
  wire \t_V_3_reg_176_reg[16]_i_1_n_2 ;
  wire \t_V_3_reg_176_reg[16]_i_1_n_3 ;
  wire \t_V_3_reg_176_reg[16]_i_1_n_4 ;
  wire \t_V_3_reg_176_reg[16]_i_1_n_5 ;
  wire \t_V_3_reg_176_reg[16]_i_1_n_6 ;
  wire \t_V_3_reg_176_reg[16]_i_1_n_7 ;
  wire \t_V_3_reg_176_reg[20]_i_1_n_0 ;
  wire \t_V_3_reg_176_reg[20]_i_1_n_1 ;
  wire \t_V_3_reg_176_reg[20]_i_1_n_2 ;
  wire \t_V_3_reg_176_reg[20]_i_1_n_3 ;
  wire \t_V_3_reg_176_reg[20]_i_1_n_4 ;
  wire \t_V_3_reg_176_reg[20]_i_1_n_5 ;
  wire \t_V_3_reg_176_reg[20]_i_1_n_6 ;
  wire \t_V_3_reg_176_reg[20]_i_1_n_7 ;
  wire \t_V_3_reg_176_reg[24]_i_1_n_0 ;
  wire \t_V_3_reg_176_reg[24]_i_1_n_1 ;
  wire \t_V_3_reg_176_reg[24]_i_1_n_2 ;
  wire \t_V_3_reg_176_reg[24]_i_1_n_3 ;
  wire \t_V_3_reg_176_reg[24]_i_1_n_4 ;
  wire \t_V_3_reg_176_reg[24]_i_1_n_5 ;
  wire \t_V_3_reg_176_reg[24]_i_1_n_6 ;
  wire \t_V_3_reg_176_reg[24]_i_1_n_7 ;
  wire \t_V_3_reg_176_reg[28]_i_1_n_1 ;
  wire \t_V_3_reg_176_reg[28]_i_1_n_2 ;
  wire \t_V_3_reg_176_reg[28]_i_1_n_3 ;
  wire \t_V_3_reg_176_reg[28]_i_1_n_4 ;
  wire \t_V_3_reg_176_reg[28]_i_1_n_5 ;
  wire \t_V_3_reg_176_reg[28]_i_1_n_6 ;
  wire \t_V_3_reg_176_reg[28]_i_1_n_7 ;
  wire \t_V_3_reg_176_reg[4]_i_1_n_0 ;
  wire \t_V_3_reg_176_reg[4]_i_1_n_1 ;
  wire \t_V_3_reg_176_reg[4]_i_1_n_2 ;
  wire \t_V_3_reg_176_reg[4]_i_1_n_3 ;
  wire \t_V_3_reg_176_reg[4]_i_1_n_4 ;
  wire \t_V_3_reg_176_reg[4]_i_1_n_5 ;
  wire \t_V_3_reg_176_reg[4]_i_1_n_6 ;
  wire \t_V_3_reg_176_reg[4]_i_1_n_7 ;
  wire \t_V_3_reg_176_reg[8]_i_1_n_0 ;
  wire \t_V_3_reg_176_reg[8]_i_1_n_1 ;
  wire \t_V_3_reg_176_reg[8]_i_1_n_2 ;
  wire \t_V_3_reg_176_reg[8]_i_1_n_3 ;
  wire \t_V_3_reg_176_reg[8]_i_1_n_4 ;
  wire \t_V_3_reg_176_reg[8]_i_1_n_5 ;
  wire \t_V_3_reg_176_reg[8]_i_1_n_6 ;
  wire \t_V_3_reg_176_reg[8]_i_1_n_7 ;
  wire t_V_reg_165;
  wire [31:0]\t_V_reg_165_reg[31]_0 ;
  wire tmp_51_fu_361_p2;
  wire tmp_51_reg_708;
  wire \tmp_51_reg_708[0]_i_10_n_0 ;
  wire \tmp_51_reg_708[0]_i_11_n_0 ;
  wire \tmp_51_reg_708[0]_i_12_n_0 ;
  wire \tmp_51_reg_708[0]_i_13_n_0 ;
  wire \tmp_51_reg_708[0]_i_14_n_0 ;
  wire \tmp_51_reg_708[0]_i_15_n_0 ;
  wire \tmp_51_reg_708[0]_i_16_n_0 ;
  wire \tmp_51_reg_708[0]_i_17_n_0 ;
  wire \tmp_51_reg_708[0]_i_18_n_0 ;
  wire \tmp_51_reg_708[0]_i_3_n_0 ;
  wire \tmp_51_reg_708[0]_i_4_n_0 ;
  wire \tmp_51_reg_708[0]_i_5_n_0 ;
  wire \tmp_51_reg_708[0]_i_6_n_0 ;
  wire \tmp_51_reg_708[0]_i_7_n_0 ;
  wire \tmp_51_reg_708[0]_i_8_n_0 ;
  wire \tmp_51_reg_708[0]_i_9_n_0 ;
  wire \tmp_51_reg_708_reg[0]_i_1_n_1 ;
  wire \tmp_51_reg_708_reg[0]_i_1_n_2 ;
  wire \tmp_51_reg_708_reg[0]_i_1_n_3 ;
  wire \tmp_51_reg_708_reg[0]_i_2_n_0 ;
  wire \tmp_51_reg_708_reg[0]_i_2_n_1 ;
  wire \tmp_51_reg_708_reg[0]_i_2_n_2 ;
  wire \tmp_51_reg_708_reg[0]_i_2_n_3 ;
  wire tmp_53_fu_301_p2;
  wire [13:0]tmp_54_reg_685;
  wire \tmp_54_reg_685[10]_i_1_n_0 ;
  wire \tmp_54_reg_685[11]_i_1_n_0 ;
  wire \tmp_54_reg_685[12]_i_1_n_0 ;
  wire \tmp_54_reg_685[13]_i_1_n_0 ;
  wire \tmp_54_reg_685[1]_i_1_n_0 ;
  wire \tmp_54_reg_685[2]_i_1_n_0 ;
  wire \tmp_54_reg_685[3]_i_1_n_0 ;
  wire \tmp_54_reg_685[4]_i_1_n_0 ;
  wire \tmp_54_reg_685[5]_i_1_n_0 ;
  wire \tmp_54_reg_685[6]_i_1_n_0 ;
  wire \tmp_54_reg_685[7]_i_1_n_0 ;
  wire \tmp_54_reg_685[8]_i_1_n_0 ;
  wire \tmp_54_reg_685[9]_i_1_n_0 ;
  wire \tmp_54_reg_685[9]_i_3_n_0 ;
  wire \tmp_54_reg_685[9]_i_4_n_0 ;
  wire \tmp_54_reg_685_reg[1]_i_2_n_0 ;
  wire \tmp_54_reg_685_reg[1]_i_2_n_1 ;
  wire \tmp_54_reg_685_reg[1]_i_2_n_2 ;
  wire \tmp_54_reg_685_reg[1]_i_2_n_3 ;
  wire \tmp_54_reg_685_reg[5]_i_2_n_0 ;
  wire \tmp_54_reg_685_reg[5]_i_2_n_1 ;
  wire \tmp_54_reg_685_reg[5]_i_2_n_2 ;
  wire \tmp_54_reg_685_reg[5]_i_2_n_3 ;
  wire \tmp_54_reg_685_reg[9]_i_2_n_0 ;
  wire \tmp_54_reg_685_reg[9]_i_2_n_1 ;
  wire \tmp_54_reg_685_reg[9]_i_2_n_2 ;
  wire \tmp_54_reg_685_reg[9]_i_2_n_3 ;
  wire [20:2]tmp_59_fu_411_p2;
  wire tmp_60_fu_417_p2;
  wire tmp_60_reg_716;
  wire \tmp_60_reg_716[0]_i_10_n_0 ;
  wire \tmp_60_reg_716[0]_i_11_n_0 ;
  wire \tmp_60_reg_716[0]_i_12_n_0 ;
  wire \tmp_60_reg_716[0]_i_16_n_0 ;
  wire \tmp_60_reg_716[0]_i_18_n_0 ;
  wire \tmp_60_reg_716[0]_i_19_n_0 ;
  wire \tmp_60_reg_716[0]_i_20_n_0 ;
  wire \tmp_60_reg_716[0]_i_21_n_0 ;
  wire \tmp_60_reg_716[0]_i_22_n_0 ;
  wire \tmp_60_reg_716[0]_i_23_n_0 ;
  wire \tmp_60_reg_716[0]_i_24_n_0 ;
  wire \tmp_60_reg_716[0]_i_25_n_0 ;
  wire \tmp_60_reg_716[0]_i_27_n_0 ;
  wire \tmp_60_reg_716[0]_i_28_n_0 ;
  wire \tmp_60_reg_716[0]_i_29_n_0 ;
  wire \tmp_60_reg_716[0]_i_30_n_0 ;
  wire \tmp_60_reg_716[0]_i_32_n_0 ;
  wire \tmp_60_reg_716[0]_i_33_n_0 ;
  wire \tmp_60_reg_716[0]_i_34_n_0 ;
  wire \tmp_60_reg_716[0]_i_35_n_0 ;
  wire \tmp_60_reg_716[0]_i_36_n_0 ;
  wire \tmp_60_reg_716[0]_i_37_n_0 ;
  wire \tmp_60_reg_716[0]_i_38_n_0 ;
  wire \tmp_60_reg_716[0]_i_39_n_0 ;
  wire \tmp_60_reg_716[0]_i_41_n_0 ;
  wire \tmp_60_reg_716[0]_i_42_n_0 ;
  wire \tmp_60_reg_716[0]_i_43_n_0 ;
  wire \tmp_60_reg_716[0]_i_44_n_0 ;
  wire \tmp_60_reg_716[0]_i_46_n_0 ;
  wire \tmp_60_reg_716[0]_i_47_n_0 ;
  wire \tmp_60_reg_716[0]_i_48_n_0 ;
  wire \tmp_60_reg_716[0]_i_49_n_0 ;
  wire \tmp_60_reg_716[0]_i_50_n_0 ;
  wire \tmp_60_reg_716[0]_i_51_n_0 ;
  wire \tmp_60_reg_716[0]_i_52_n_0 ;
  wire \tmp_60_reg_716[0]_i_53_n_0 ;
  wire \tmp_60_reg_716[0]_i_55_n_0 ;
  wire \tmp_60_reg_716[0]_i_56_n_0 ;
  wire \tmp_60_reg_716[0]_i_57_n_0 ;
  wire \tmp_60_reg_716[0]_i_58_n_0 ;
  wire \tmp_60_reg_716[0]_i_59_n_0 ;
  wire \tmp_60_reg_716[0]_i_60_n_0 ;
  wire \tmp_60_reg_716[0]_i_61_n_0 ;
  wire \tmp_60_reg_716[0]_i_62_n_0 ;
  wire \tmp_60_reg_716[0]_i_63_n_0 ;
  wire \tmp_60_reg_716[0]_i_64_n_0 ;
  wire \tmp_60_reg_716[0]_i_65_n_0 ;
  wire \tmp_60_reg_716[0]_i_66_n_0 ;
  wire \tmp_60_reg_716[0]_i_7_n_0 ;
  wire \tmp_60_reg_716[0]_i_8_n_0 ;
  wire \tmp_60_reg_716[0]_i_9_n_0 ;
  wire \tmp_60_reg_716_reg[0]_i_13_n_0 ;
  wire \tmp_60_reg_716_reg[0]_i_13_n_1 ;
  wire \tmp_60_reg_716_reg[0]_i_13_n_2 ;
  wire \tmp_60_reg_716_reg[0]_i_13_n_3 ;
  wire \tmp_60_reg_716_reg[0]_i_17_n_0 ;
  wire \tmp_60_reg_716_reg[0]_i_17_n_1 ;
  wire \tmp_60_reg_716_reg[0]_i_17_n_2 ;
  wire \tmp_60_reg_716_reg[0]_i_17_n_3 ;
  wire \tmp_60_reg_716_reg[0]_i_26_n_0 ;
  wire \tmp_60_reg_716_reg[0]_i_26_n_1 ;
  wire \tmp_60_reg_716_reg[0]_i_26_n_2 ;
  wire \tmp_60_reg_716_reg[0]_i_26_n_3 ;
  wire \tmp_60_reg_716_reg[0]_i_2_n_3 ;
  wire \tmp_60_reg_716_reg[0]_i_31_n_0 ;
  wire \tmp_60_reg_716_reg[0]_i_31_n_1 ;
  wire \tmp_60_reg_716_reg[0]_i_31_n_2 ;
  wire \tmp_60_reg_716_reg[0]_i_31_n_3 ;
  wire \tmp_60_reg_716_reg[0]_i_3_n_0 ;
  wire \tmp_60_reg_716_reg[0]_i_3_n_1 ;
  wire \tmp_60_reg_716_reg[0]_i_3_n_2 ;
  wire \tmp_60_reg_716_reg[0]_i_3_n_3 ;
  wire \tmp_60_reg_716_reg[0]_i_40_n_0 ;
  wire \tmp_60_reg_716_reg[0]_i_40_n_1 ;
  wire \tmp_60_reg_716_reg[0]_i_40_n_2 ;
  wire \tmp_60_reg_716_reg[0]_i_40_n_3 ;
  wire \tmp_60_reg_716_reg[0]_i_45_n_0 ;
  wire \tmp_60_reg_716_reg[0]_i_45_n_1 ;
  wire \tmp_60_reg_716_reg[0]_i_45_n_2 ;
  wire \tmp_60_reg_716_reg[0]_i_45_n_3 ;
  wire \tmp_60_reg_716_reg[0]_i_54_n_0 ;
  wire \tmp_60_reg_716_reg[0]_i_54_n_1 ;
  wire \tmp_60_reg_716_reg[0]_i_54_n_2 ;
  wire \tmp_60_reg_716_reg[0]_i_54_n_3 ;
  wire \tmp_60_reg_716_reg[0]_i_5_n_0 ;
  wire \tmp_60_reg_716_reg[0]_i_5_n_2 ;
  wire \tmp_60_reg_716_reg[0]_i_5_n_3 ;
  wire \tmp_60_reg_716_reg[0]_i_6_n_0 ;
  wire \tmp_60_reg_716_reg[0]_i_6_n_1 ;
  wire \tmp_60_reg_716_reg[0]_i_6_n_2 ;
  wire \tmp_60_reg_716_reg[0]_i_6_n_3 ;
  wire tmp_63_fu_338_p2;
  wire [20:2]tmp_65_fu_455_p2;
  wire \tmp_67_reg_727[0]_i_1_n_0 ;
  wire \tmp_67_reg_727[0]_i_2_n_0 ;
  wire \tmp_67_reg_727[0]_i_3_n_0 ;
  wire \tmp_67_reg_727[0]_i_4_n_0 ;
  wire \tmp_67_reg_727[0]_i_5_n_0 ;
  wire \tmp_67_reg_727[0]_i_6_n_0 ;
  wire \tmp_67_reg_727[0]_i_7_n_0 ;
  wire \tmp_67_reg_727[0]_i_8_n_0 ;
  wire \tmp_67_reg_727_reg_n_0_[0] ;
  wire tmp_70_reg_6400;
  wire [11:0]\tmp_70_reg_640_reg[13]_0 ;
  wire \tmp_70_reg_640_reg_n_0_[0] ;
  wire \tmp_70_reg_640_reg_n_0_[10] ;
  wire \tmp_70_reg_640_reg_n_0_[13] ;
  wire \tmp_70_reg_640_reg_n_0_[1] ;
  wire \tmp_70_reg_640_reg_n_0_[2] ;
  wire \tmp_70_reg_640_reg_n_0_[3] ;
  wire \tmp_70_reg_640_reg_n_0_[4] ;
  wire \tmp_70_reg_640_reg_n_0_[5] ;
  wire \tmp_70_reg_640_reg_n_0_[6] ;
  wire \tmp_70_reg_640_reg_n_0_[7] ;
  wire \tmp_70_reg_640_reg_n_0_[8] ;
  wire \tmp_70_reg_640_reg_n_0_[9] ;
  wire \tmp_71_reg_651_reg_n_0_[0] ;
  wire \tmp_71_reg_651_reg_n_0_[10] ;
  wire \tmp_71_reg_651_reg_n_0_[13] ;
  wire \tmp_71_reg_651_reg_n_0_[1] ;
  wire \tmp_71_reg_651_reg_n_0_[2] ;
  wire \tmp_71_reg_651_reg_n_0_[3] ;
  wire \tmp_71_reg_651_reg_n_0_[4] ;
  wire \tmp_71_reg_651_reg_n_0_[5] ;
  wire \tmp_71_reg_651_reg_n_0_[6] ;
  wire \tmp_71_reg_651_reg_n_0_[7] ;
  wire \tmp_71_reg_651_reg_n_0_[8] ;
  wire \tmp_71_reg_651_reg_n_0_[9] ;
  wire [13:0]tmp_reg_671;
  wire \tmp_reg_671[10]_i_1_n_0 ;
  wire \tmp_reg_671[11]_i_1_n_0 ;
  wire \tmp_reg_671[12]_i_1_n_0 ;
  wire \tmp_reg_671[13]_i_1_n_0 ;
  wire \tmp_reg_671[1]_i_1_n_0 ;
  wire \tmp_reg_671[1]_i_3_n_0 ;
  wire \tmp_reg_671[1]_i_4_n_0 ;
  wire \tmp_reg_671[1]_i_5_n_0 ;
  wire \tmp_reg_671[1]_i_6_n_0 ;
  wire \tmp_reg_671[1]_i_7_n_0 ;
  wire \tmp_reg_671[2]_i_1_n_0 ;
  wire \tmp_reg_671[3]_i_1_n_0 ;
  wire \tmp_reg_671[4]_i_1_n_0 ;
  wire \tmp_reg_671[5]_i_1_n_0 ;
  wire \tmp_reg_671[5]_i_3_n_0 ;
  wire \tmp_reg_671[5]_i_4_n_0 ;
  wire \tmp_reg_671[5]_i_5_n_0 ;
  wire \tmp_reg_671[5]_i_6_n_0 ;
  wire \tmp_reg_671[6]_i_1_n_0 ;
  wire \tmp_reg_671[7]_i_1_n_0 ;
  wire \tmp_reg_671[8]_i_1_n_0 ;
  wire \tmp_reg_671[9]_i_1_n_0 ;
  wire \tmp_reg_671[9]_i_3_n_0 ;
  wire \tmp_reg_671[9]_i_4_n_0 ;
  wire \tmp_reg_671[9]_i_5_n_0 ;
  wire \tmp_reg_671[9]_i_6_n_0 ;
  wire \tmp_reg_671_reg[1]_i_2_n_0 ;
  wire \tmp_reg_671_reg[1]_i_2_n_1 ;
  wire \tmp_reg_671_reg[1]_i_2_n_2 ;
  wire \tmp_reg_671_reg[1]_i_2_n_3 ;
  wire \tmp_reg_671_reg[5]_i_2_n_0 ;
  wire \tmp_reg_671_reg[5]_i_2_n_1 ;
  wire \tmp_reg_671_reg[5]_i_2_n_2 ;
  wire \tmp_reg_671_reg[5]_i_2_n_3 ;
  wire \tmp_reg_671_reg[9]_i_2_n_0 ;
  wire \tmp_reg_671_reg[9]_i_2_n_1 ;
  wire \tmp_reg_671_reg[9]_i_2_n_2 ;
  wire \tmp_reg_671_reg[9]_i_2_n_3 ;
  wire ult_fu_461_p2;
  wire ult_reg_722;
  wire \ult_reg_722[0]_i_10_n_0 ;
  wire \ult_reg_722[0]_i_11_n_0 ;
  wire \ult_reg_722[0]_i_13_n_0 ;
  wire \ult_reg_722[0]_i_14_n_0 ;
  wire \ult_reg_722[0]_i_15_n_0 ;
  wire \ult_reg_722[0]_i_17_n_0 ;
  wire \ult_reg_722[0]_i_18_n_0 ;
  wire \ult_reg_722[0]_i_19_n_0 ;
  wire \ult_reg_722[0]_i_20_n_0 ;
  wire \ult_reg_722[0]_i_21_n_0 ;
  wire \ult_reg_722[0]_i_22_n_0 ;
  wire \ult_reg_722[0]_i_23_n_0 ;
  wire \ult_reg_722[0]_i_24_n_0 ;
  wire \ult_reg_722[0]_i_26_n_0 ;
  wire \ult_reg_722[0]_i_27_n_0 ;
  wire \ult_reg_722[0]_i_28_n_0 ;
  wire \ult_reg_722[0]_i_29_n_0 ;
  wire \ult_reg_722[0]_i_31_n_0 ;
  wire \ult_reg_722[0]_i_32_n_0 ;
  wire \ult_reg_722[0]_i_33_n_0 ;
  wire \ult_reg_722[0]_i_34_n_0 ;
  wire \ult_reg_722[0]_i_35_n_0 ;
  wire \ult_reg_722[0]_i_36_n_0 ;
  wire \ult_reg_722[0]_i_37_n_0 ;
  wire \ult_reg_722[0]_i_38_n_0 ;
  wire \ult_reg_722[0]_i_40_n_0 ;
  wire \ult_reg_722[0]_i_41_n_0 ;
  wire \ult_reg_722[0]_i_42_n_0 ;
  wire \ult_reg_722[0]_i_43_n_0 ;
  wire \ult_reg_722[0]_i_45_n_0 ;
  wire \ult_reg_722[0]_i_46_n_0 ;
  wire \ult_reg_722[0]_i_47_n_0 ;
  wire \ult_reg_722[0]_i_48_n_0 ;
  wire \ult_reg_722[0]_i_49_n_0 ;
  wire \ult_reg_722[0]_i_50_n_0 ;
  wire \ult_reg_722[0]_i_51_n_0 ;
  wire \ult_reg_722[0]_i_52_n_0 ;
  wire \ult_reg_722[0]_i_54_n_0 ;
  wire \ult_reg_722[0]_i_55_n_0 ;
  wire \ult_reg_722[0]_i_56_n_0 ;
  wire \ult_reg_722[0]_i_57_n_0 ;
  wire \ult_reg_722[0]_i_58_n_0 ;
  wire \ult_reg_722[0]_i_59_n_0 ;
  wire \ult_reg_722[0]_i_60_n_0 ;
  wire \ult_reg_722[0]_i_63_n_0 ;
  wire \ult_reg_722[0]_i_64_n_0 ;
  wire \ult_reg_722[0]_i_65_n_0 ;
  wire \ult_reg_722[0]_i_6_n_0 ;
  wire \ult_reg_722[0]_i_7_n_0 ;
  wire \ult_reg_722[0]_i_8_n_0 ;
  wire \ult_reg_722[0]_i_9_n_0 ;
  wire \ult_reg_722_reg[0]_i_12_n_0 ;
  wire \ult_reg_722_reg[0]_i_12_n_1 ;
  wire \ult_reg_722_reg[0]_i_12_n_2 ;
  wire \ult_reg_722_reg[0]_i_12_n_3 ;
  wire \ult_reg_722_reg[0]_i_16_n_0 ;
  wire \ult_reg_722_reg[0]_i_16_n_1 ;
  wire \ult_reg_722_reg[0]_i_16_n_2 ;
  wire \ult_reg_722_reg[0]_i_16_n_3 ;
  wire \ult_reg_722_reg[0]_i_1_n_3 ;
  wire \ult_reg_722_reg[0]_i_25_n_0 ;
  wire \ult_reg_722_reg[0]_i_25_n_1 ;
  wire \ult_reg_722_reg[0]_i_25_n_2 ;
  wire \ult_reg_722_reg[0]_i_25_n_3 ;
  wire \ult_reg_722_reg[0]_i_2_n_0 ;
  wire \ult_reg_722_reg[0]_i_2_n_1 ;
  wire \ult_reg_722_reg[0]_i_2_n_2 ;
  wire \ult_reg_722_reg[0]_i_2_n_3 ;
  wire \ult_reg_722_reg[0]_i_30_n_0 ;
  wire \ult_reg_722_reg[0]_i_30_n_1 ;
  wire \ult_reg_722_reg[0]_i_30_n_2 ;
  wire \ult_reg_722_reg[0]_i_30_n_3 ;
  wire \ult_reg_722_reg[0]_i_39_n_0 ;
  wire \ult_reg_722_reg[0]_i_39_n_1 ;
  wire \ult_reg_722_reg[0]_i_39_n_2 ;
  wire \ult_reg_722_reg[0]_i_39_n_3 ;
  wire \ult_reg_722_reg[0]_i_44_n_0 ;
  wire \ult_reg_722_reg[0]_i_44_n_1 ;
  wire \ult_reg_722_reg[0]_i_44_n_2 ;
  wire \ult_reg_722_reg[0]_i_44_n_3 ;
  wire \ult_reg_722_reg[0]_i_4_n_0 ;
  wire \ult_reg_722_reg[0]_i_4_n_2 ;
  wire \ult_reg_722_reg[0]_i_4_n_3 ;
  wire \ult_reg_722_reg[0]_i_53_n_0 ;
  wire \ult_reg_722_reg[0]_i_53_n_1 ;
  wire \ult_reg_722_reg[0]_i_53_n_2 ;
  wire \ult_reg_722_reg[0]_i_53_n_3 ;
  wire \ult_reg_722_reg[0]_i_5_n_0 ;
  wire \ult_reg_722_reg[0]_i_5_n_1 ;
  wire \ult_reg_722_reg[0]_i_5_n_2 ;
  wire \ult_reg_722_reg[0]_i_5_n_3 ;
  wire [3:1]\NLW_abs_g_reg_732_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_abs_g_reg_732_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_abs_gx_reg_662_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_abs_gx_reg_662_reg[15]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_abs_gx_reg_662_reg[15]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_abs_gx_reg_662_reg[15]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_abs_gy_reg_676_reg[15]_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_abs_gy_reg_676_reg[15]_i_4_CO_UNCONNECTED ;
  wire [3:3]\NLW_abs_gy_reg_676_reg[15]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_abs_gy_reg_676_reg[15]_i_5_O_UNCONNECTED ;
  wire [3:2]\NLW_i_V_reg_626_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_i_V_reg_626_reg[31]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_or_cond4_reg_696_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_or_cond4_reg_696_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_sel_tmp_reg_702_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_sel_tmp_reg_702_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:3]\NLW_t_V_3_reg_176_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_51_reg_708_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_51_reg_708_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_60_reg_716_reg[0]_i_17_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_60_reg_716_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_60_reg_716_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_60_reg_716_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_60_reg_716_reg[0]_i_31_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_60_reg_716_reg[0]_i_45_O_UNCONNECTED ;
  wire [2:2]\NLW_tmp_60_reg_716_reg[0]_i_5_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp_60_reg_716_reg[0]_i_5_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp_60_reg_716_reg[0]_i_54_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_60_reg_716_reg[0]_i_6_O_UNCONNECTED ;
  wire [3:1]\NLW_ult_reg_722_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_ult_reg_722_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_ult_reg_722_reg[0]_i_16_O_UNCONNECTED ;
  wire [3:0]\NLW_ult_reg_722_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ult_reg_722_reg[0]_i_30_O_UNCONNECTED ;
  wire [2:2]\NLW_ult_reg_722_reg[0]_i_4_CO_UNCONNECTED ;
  wire [3:3]\NLW_ult_reg_722_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_ult_reg_722_reg[0]_i_44_O_UNCONNECTED ;
  wire [3:0]\NLW_ult_reg_722_reg[0]_i_5_O_UNCONNECTED ;
  wire [0:0]\NLW_ult_reg_722_reg[0]_i_53_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \SRL_SIG[0][15]_i_1 
       (.I0(grad_gd_data_stream_s_full_n),
        .I1(ap_enable_reg_pp0_iter5_reg_n_0),
        .I2(ap_reg_pp0_iter4_exitcond_reg_631),
        .I3(\ap_CS_fsm[3]_i_2__0_n_0 ),
        .O(E));
  LUT2 #(
    .INIT(4'h6)) 
    \abs_g_reg_732[11]_i_2 
       (.I0(tmp_54_reg_685[11]),
        .I1(tmp_reg_671[11]),
        .O(\abs_g_reg_732[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \abs_g_reg_732[11]_i_3 
       (.I0(tmp_54_reg_685[10]),
        .I1(tmp_reg_671[10]),
        .O(\abs_g_reg_732[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \abs_g_reg_732[11]_i_4 
       (.I0(tmp_54_reg_685[9]),
        .I1(tmp_reg_671[9]),
        .O(\abs_g_reg_732[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \abs_g_reg_732[11]_i_5 
       (.I0(tmp_54_reg_685[8]),
        .I1(tmp_reg_671[8]),
        .O(\abs_g_reg_732[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \abs_g_reg_732[13]_i_2 
       (.I0(tmp_54_reg_685[13]),
        .I1(tmp_reg_671[13]),
        .O(\abs_g_reg_732[13]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \abs_g_reg_732[13]_i_3 
       (.I0(tmp_54_reg_685[12]),
        .I1(tmp_reg_671[12]),
        .O(\abs_g_reg_732[13]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \abs_g_reg_732[3]_i_2 
       (.I0(tmp_54_reg_685[3]),
        .I1(tmp_reg_671[3]),
        .O(\abs_g_reg_732[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \abs_g_reg_732[3]_i_3 
       (.I0(tmp_54_reg_685[2]),
        .I1(tmp_reg_671[2]),
        .O(\abs_g_reg_732[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \abs_g_reg_732[3]_i_4 
       (.I0(tmp_54_reg_685[1]),
        .I1(tmp_reg_671[1]),
        .O(\abs_g_reg_732[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \abs_g_reg_732[3]_i_5 
       (.I0(tmp_54_reg_685[0]),
        .I1(tmp_reg_671[0]),
        .O(\abs_g_reg_732[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \abs_g_reg_732[7]_i_2 
       (.I0(tmp_54_reg_685[7]),
        .I1(tmp_reg_671[7]),
        .O(\abs_g_reg_732[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \abs_g_reg_732[7]_i_3 
       (.I0(tmp_54_reg_685[6]),
        .I1(tmp_reg_671[6]),
        .O(\abs_g_reg_732[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \abs_g_reg_732[7]_i_4 
       (.I0(tmp_54_reg_685[5]),
        .I1(tmp_reg_671[5]),
        .O(\abs_g_reg_732[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \abs_g_reg_732[7]_i_5 
       (.I0(tmp_54_reg_685[4]),
        .I1(tmp_reg_671[4]),
        .O(\abs_g_reg_732[7]_i_5_n_0 ));
  FDRE \abs_g_reg_732_reg[0] 
       (.C(ap_clk),
        .CE(abs_g_reg_7320),
        .D(abs_g_fu_477_p2[0]),
        .Q(abs_g_reg_732[0]),
        .R(1'b0));
  FDRE \abs_g_reg_732_reg[10] 
       (.C(ap_clk),
        .CE(abs_g_reg_7320),
        .D(abs_g_fu_477_p2[10]),
        .Q(abs_g_reg_732[10]),
        .R(1'b0));
  FDRE \abs_g_reg_732_reg[11] 
       (.C(ap_clk),
        .CE(abs_g_reg_7320),
        .D(abs_g_fu_477_p2[11]),
        .Q(abs_g_reg_732[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \abs_g_reg_732_reg[11]_i_1 
       (.CI(\abs_g_reg_732_reg[7]_i_1_n_0 ),
        .CO({\abs_g_reg_732_reg[11]_i_1_n_0 ,\abs_g_reg_732_reg[11]_i_1_n_1 ,\abs_g_reg_732_reg[11]_i_1_n_2 ,\abs_g_reg_732_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_54_reg_685[11:8]),
        .O(abs_g_fu_477_p2[11:8]),
        .S({\abs_g_reg_732[11]_i_2_n_0 ,\abs_g_reg_732[11]_i_3_n_0 ,\abs_g_reg_732[11]_i_4_n_0 ,\abs_g_reg_732[11]_i_5_n_0 }));
  FDRE \abs_g_reg_732_reg[12] 
       (.C(ap_clk),
        .CE(abs_g_reg_7320),
        .D(abs_g_fu_477_p2[12]),
        .Q(abs_g_reg_732[12]),
        .R(1'b0));
  FDRE \abs_g_reg_732_reg[13] 
       (.C(ap_clk),
        .CE(abs_g_reg_7320),
        .D(abs_g_fu_477_p2[13]),
        .Q(abs_g_reg_732[13]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \abs_g_reg_732_reg[13]_i_1 
       (.CI(\abs_g_reg_732_reg[11]_i_1_n_0 ),
        .CO({\NLW_abs_g_reg_732_reg[13]_i_1_CO_UNCONNECTED [3:1],\abs_g_reg_732_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,tmp_54_reg_685[12]}),
        .O({\NLW_abs_g_reg_732_reg[13]_i_1_O_UNCONNECTED [3:2],abs_g_fu_477_p2[13:12]}),
        .S({1'b0,1'b0,\abs_g_reg_732[13]_i_2_n_0 ,\abs_g_reg_732[13]_i_3_n_0 }));
  FDRE \abs_g_reg_732_reg[1] 
       (.C(ap_clk),
        .CE(abs_g_reg_7320),
        .D(abs_g_fu_477_p2[1]),
        .Q(abs_g_reg_732[1]),
        .R(1'b0));
  FDRE \abs_g_reg_732_reg[2] 
       (.C(ap_clk),
        .CE(abs_g_reg_7320),
        .D(abs_g_fu_477_p2[2]),
        .Q(abs_g_reg_732[2]),
        .R(1'b0));
  FDRE \abs_g_reg_732_reg[3] 
       (.C(ap_clk),
        .CE(abs_g_reg_7320),
        .D(abs_g_fu_477_p2[3]),
        .Q(abs_g_reg_732[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \abs_g_reg_732_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\abs_g_reg_732_reg[3]_i_1_n_0 ,\abs_g_reg_732_reg[3]_i_1_n_1 ,\abs_g_reg_732_reg[3]_i_1_n_2 ,\abs_g_reg_732_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_54_reg_685[3:0]),
        .O(abs_g_fu_477_p2[3:0]),
        .S({\abs_g_reg_732[3]_i_2_n_0 ,\abs_g_reg_732[3]_i_3_n_0 ,\abs_g_reg_732[3]_i_4_n_0 ,\abs_g_reg_732[3]_i_5_n_0 }));
  FDRE \abs_g_reg_732_reg[4] 
       (.C(ap_clk),
        .CE(abs_g_reg_7320),
        .D(abs_g_fu_477_p2[4]),
        .Q(abs_g_reg_732[4]),
        .R(1'b0));
  FDRE \abs_g_reg_732_reg[5] 
       (.C(ap_clk),
        .CE(abs_g_reg_7320),
        .D(abs_g_fu_477_p2[5]),
        .Q(abs_g_reg_732[5]),
        .R(1'b0));
  FDRE \abs_g_reg_732_reg[6] 
       (.C(ap_clk),
        .CE(abs_g_reg_7320),
        .D(abs_g_fu_477_p2[6]),
        .Q(abs_g_reg_732[6]),
        .R(1'b0));
  FDRE \abs_g_reg_732_reg[7] 
       (.C(ap_clk),
        .CE(abs_g_reg_7320),
        .D(abs_g_fu_477_p2[7]),
        .Q(abs_g_reg_732[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \abs_g_reg_732_reg[7]_i_1 
       (.CI(\abs_g_reg_732_reg[3]_i_1_n_0 ),
        .CO({\abs_g_reg_732_reg[7]_i_1_n_0 ,\abs_g_reg_732_reg[7]_i_1_n_1 ,\abs_g_reg_732_reg[7]_i_1_n_2 ,\abs_g_reg_732_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_54_reg_685[7:4]),
        .O(abs_g_fu_477_p2[7:4]),
        .S({\abs_g_reg_732[7]_i_2_n_0 ,\abs_g_reg_732[7]_i_3_n_0 ,\abs_g_reg_732[7]_i_4_n_0 ,\abs_g_reg_732[7]_i_5_n_0 }));
  FDRE \abs_g_reg_732_reg[8] 
       (.C(ap_clk),
        .CE(abs_g_reg_7320),
        .D(abs_g_fu_477_p2[8]),
        .Q(abs_g_reg_732[8]),
        .R(1'b0));
  FDRE \abs_g_reg_732_reg[9] 
       (.C(ap_clk),
        .CE(abs_g_reg_7320),
        .D(abs_g_fu_477_p2[9]),
        .Q(abs_g_reg_732[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \abs_gx_reg_662[14]_i_1 
       (.I0(p_0_in7_in),
        .I1(\tmp_70_reg_640_reg_n_0_[13] ),
        .I2(neg_i_fu_209_p2[14]),
        .O(\abs_gx_reg_662[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \abs_gx_reg_662[15]_i_1 
       (.I0(p_0_in7_in),
        .I1(\tmp_70_reg_640_reg_n_0_[13] ),
        .I2(neg_i_fu_209_p2[15]),
        .O(\abs_gx_reg_662[15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \abs_gx_reg_662[15]_i_10 
       (.I0(\tmp_70_reg_640_reg_n_0_[8] ),
        .I1(\tmp_70_reg_640_reg_n_0_[9] ),
        .O(\abs_gx_reg_662[15]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_gx_reg_662[15]_i_11 
       (.I0(\tmp_70_reg_640_reg_n_0_[13] ),
        .O(\abs_gx_reg_662[15]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_gx_reg_662[15]_i_12 
       (.I0(\tmp_70_reg_640_reg_n_0_[13] ),
        .O(\abs_gx_reg_662[15]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_gx_reg_662[15]_i_13 
       (.I0(\tmp_70_reg_640_reg_n_0_[13] ),
        .O(\abs_gx_reg_662[15]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \abs_gx_reg_662[15]_i_14 
       (.I0(\tmp_70_reg_640_reg_n_0_[6] ),
        .I1(\tmp_70_reg_640_reg_n_0_[7] ),
        .O(\abs_gx_reg_662[15]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \abs_gx_reg_662[15]_i_15 
       (.I0(\tmp_70_reg_640_reg_n_0_[4] ),
        .I1(\tmp_70_reg_640_reg_n_0_[5] ),
        .O(\abs_gx_reg_662[15]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \abs_gx_reg_662[15]_i_16 
       (.I0(\tmp_70_reg_640_reg_n_0_[2] ),
        .I1(\tmp_70_reg_640_reg_n_0_[3] ),
        .O(\abs_gx_reg_662[15]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \abs_gx_reg_662[15]_i_17 
       (.I0(\tmp_70_reg_640_reg_n_0_[0] ),
        .I1(\tmp_70_reg_640_reg_n_0_[1] ),
        .O(\abs_gx_reg_662[15]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \abs_gx_reg_662[15]_i_18 
       (.I0(\tmp_70_reg_640_reg_n_0_[6] ),
        .I1(\tmp_70_reg_640_reg_n_0_[7] ),
        .O(\abs_gx_reg_662[15]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \abs_gx_reg_662[15]_i_19 
       (.I0(\tmp_70_reg_640_reg_n_0_[4] ),
        .I1(\tmp_70_reg_640_reg_n_0_[5] ),
        .O(\abs_gx_reg_662[15]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \abs_gx_reg_662[15]_i_20 
       (.I0(\tmp_70_reg_640_reg_n_0_[2] ),
        .I1(\tmp_70_reg_640_reg_n_0_[3] ),
        .O(\abs_gx_reg_662[15]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \abs_gx_reg_662[15]_i_21 
       (.I0(\tmp_70_reg_640_reg_n_0_[0] ),
        .I1(\tmp_70_reg_640_reg_n_0_[1] ),
        .O(\abs_gx_reg_662[15]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \abs_gx_reg_662[15]_i_5 
       (.I0(\tmp_70_reg_640_reg_n_0_[10] ),
        .I1(\tmp_70_reg_640_reg_n_0_[13] ),
        .O(\abs_gx_reg_662[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \abs_gx_reg_662[15]_i_6 
       (.I0(\tmp_70_reg_640_reg_n_0_[8] ),
        .I1(\tmp_70_reg_640_reg_n_0_[9] ),
        .O(\abs_gx_reg_662[15]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_gx_reg_662[15]_i_7 
       (.I0(\tmp_70_reg_640_reg_n_0_[13] ),
        .O(\abs_gx_reg_662[15]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_gx_reg_662[15]_i_8 
       (.I0(\tmp_70_reg_640_reg_n_0_[13] ),
        .O(\abs_gx_reg_662[15]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \abs_gx_reg_662[15]_i_9 
       (.I0(\tmp_70_reg_640_reg_n_0_[10] ),
        .I1(\tmp_70_reg_640_reg_n_0_[13] ),
        .O(\abs_gx_reg_662[15]_i_9_n_0 ));
  FDSE \abs_gx_reg_662_reg[14] 
       (.C(ap_clk),
        .CE(abs_gx_reg_6620),
        .D(\abs_gx_reg_662[14]_i_1_n_0 ),
        .Q(p_shl3_cast_fu_396_p1[18]),
        .S(1'b0));
  FDSE \abs_gx_reg_662_reg[15] 
       (.C(ap_clk),
        .CE(abs_gx_reg_6620),
        .D(\abs_gx_reg_662[15]_i_1_n_0 ),
        .Q(p_shl3_cast_fu_396_p1[19]),
        .S(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \abs_gx_reg_662_reg[15]_i_2 
       (.CI(\abs_gx_reg_662_reg[15]_i_4_n_0 ),
        .CO({p_0_in7_in,\abs_gx_reg_662_reg[15]_i_2_n_1 ,\abs_gx_reg_662_reg[15]_i_2_n_2 ,\abs_gx_reg_662_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\tmp_70_reg_640_reg_n_0_[13] ,\abs_gx_reg_662[15]_i_5_n_0 ,\abs_gx_reg_662[15]_i_6_n_0 }),
        .O(\NLW_abs_gx_reg_662_reg[15]_i_2_O_UNCONNECTED [3:0]),
        .S({\abs_gx_reg_662[15]_i_7_n_0 ,\abs_gx_reg_662[15]_i_8_n_0 ,\abs_gx_reg_662[15]_i_9_n_0 ,\abs_gx_reg_662[15]_i_10_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \abs_gx_reg_662_reg[15]_i_3 
       (.CI(\tmp_reg_671_reg[9]_i_2_n_0 ),
        .CO({\NLW_abs_gx_reg_662_reg[15]_i_3_CO_UNCONNECTED [3:2],\abs_gx_reg_662_reg[15]_i_3_n_2 ,\abs_gx_reg_662_reg[15]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_abs_gx_reg_662_reg[15]_i_3_O_UNCONNECTED [3],neg_i_fu_209_p2[15:13]}),
        .S({1'b0,\abs_gx_reg_662[15]_i_11_n_0 ,\abs_gx_reg_662[15]_i_12_n_0 ,\abs_gx_reg_662[15]_i_13_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \abs_gx_reg_662_reg[15]_i_4 
       (.CI(1'b0),
        .CO({\abs_gx_reg_662_reg[15]_i_4_n_0 ,\abs_gx_reg_662_reg[15]_i_4_n_1 ,\abs_gx_reg_662_reg[15]_i_4_n_2 ,\abs_gx_reg_662_reg[15]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\abs_gx_reg_662[15]_i_14_n_0 ,\abs_gx_reg_662[15]_i_15_n_0 ,\abs_gx_reg_662[15]_i_16_n_0 ,\abs_gx_reg_662[15]_i_17_n_0 }),
        .O(\NLW_abs_gx_reg_662_reg[15]_i_4_O_UNCONNECTED [3:0]),
        .S({\abs_gx_reg_662[15]_i_18_n_0 ,\abs_gx_reg_662[15]_i_19_n_0 ,\abs_gx_reg_662[15]_i_20_n_0 ,\abs_gx_reg_662[15]_i_21_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \abs_gy_reg_676[14]_i_1 
       (.I0(p_0_in8_in),
        .I1(\tmp_71_reg_651_reg_n_0_[13] ),
        .I2(neg_i7_fu_230_p2[14]),
        .O(\abs_gy_reg_676[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5555511100000000)) 
    \abs_gy_reg_676[15]_i_1 
       (.I0(ap_reg_pp0_iter1_exitcond_reg_631),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(sobel_gy_data_stream_empty_n),
        .I3(sobel_gx_data_stream_empty_n),
        .I4(\exitcond_reg_631_reg_n_0_[0] ),
        .I5(ap_enable_reg_pp0_iter2_i_2_n_0),
        .O(abs_gx_reg_6620));
  LUT2 #(
    .INIT(4'h1)) 
    \abs_gy_reg_676[15]_i_10 
       (.I0(\tmp_71_reg_651_reg_n_0_[10] ),
        .I1(\tmp_71_reg_651_reg_n_0_[13] ),
        .O(\abs_gy_reg_676[15]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \abs_gy_reg_676[15]_i_11 
       (.I0(\tmp_71_reg_651_reg_n_0_[8] ),
        .I1(\tmp_71_reg_651_reg_n_0_[9] ),
        .O(\abs_gy_reg_676[15]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_gy_reg_676[15]_i_12 
       (.I0(\tmp_71_reg_651_reg_n_0_[13] ),
        .O(\abs_gy_reg_676[15]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_gy_reg_676[15]_i_13 
       (.I0(\tmp_71_reg_651_reg_n_0_[13] ),
        .O(\abs_gy_reg_676[15]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_gy_reg_676[15]_i_14 
       (.I0(\tmp_71_reg_651_reg_n_0_[13] ),
        .O(\abs_gy_reg_676[15]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \abs_gy_reg_676[15]_i_15 
       (.I0(\tmp_71_reg_651_reg_n_0_[6] ),
        .I1(\tmp_71_reg_651_reg_n_0_[7] ),
        .O(\abs_gy_reg_676[15]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \abs_gy_reg_676[15]_i_16 
       (.I0(\tmp_71_reg_651_reg_n_0_[4] ),
        .I1(\tmp_71_reg_651_reg_n_0_[5] ),
        .O(\abs_gy_reg_676[15]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \abs_gy_reg_676[15]_i_17 
       (.I0(\tmp_71_reg_651_reg_n_0_[2] ),
        .I1(\tmp_71_reg_651_reg_n_0_[3] ),
        .O(\abs_gy_reg_676[15]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \abs_gy_reg_676[15]_i_18 
       (.I0(\tmp_71_reg_651_reg_n_0_[0] ),
        .I1(\tmp_71_reg_651_reg_n_0_[1] ),
        .O(\abs_gy_reg_676[15]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \abs_gy_reg_676[15]_i_19 
       (.I0(\tmp_71_reg_651_reg_n_0_[6] ),
        .I1(\tmp_71_reg_651_reg_n_0_[7] ),
        .O(\abs_gy_reg_676[15]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \abs_gy_reg_676[15]_i_2 
       (.I0(p_0_in8_in),
        .I1(\tmp_71_reg_651_reg_n_0_[13] ),
        .I2(neg_i7_fu_230_p2[15]),
        .O(\abs_gy_reg_676[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \abs_gy_reg_676[15]_i_20 
       (.I0(\tmp_71_reg_651_reg_n_0_[4] ),
        .I1(\tmp_71_reg_651_reg_n_0_[5] ),
        .O(\abs_gy_reg_676[15]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \abs_gy_reg_676[15]_i_21 
       (.I0(\tmp_71_reg_651_reg_n_0_[2] ),
        .I1(\tmp_71_reg_651_reg_n_0_[3] ),
        .O(\abs_gy_reg_676[15]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \abs_gy_reg_676[15]_i_22 
       (.I0(\tmp_71_reg_651_reg_n_0_[0] ),
        .I1(\tmp_71_reg_651_reg_n_0_[1] ),
        .O(\abs_gy_reg_676[15]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \abs_gy_reg_676[15]_i_6 
       (.I0(\tmp_71_reg_651_reg_n_0_[10] ),
        .I1(\tmp_71_reg_651_reg_n_0_[13] ),
        .O(\abs_gy_reg_676[15]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \abs_gy_reg_676[15]_i_7 
       (.I0(\tmp_71_reg_651_reg_n_0_[8] ),
        .I1(\tmp_71_reg_651_reg_n_0_[9] ),
        .O(\abs_gy_reg_676[15]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_gy_reg_676[15]_i_8 
       (.I0(\tmp_71_reg_651_reg_n_0_[13] ),
        .O(\abs_gy_reg_676[15]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_gy_reg_676[15]_i_9 
       (.I0(\tmp_71_reg_651_reg_n_0_[13] ),
        .O(\abs_gy_reg_676[15]_i_9_n_0 ));
  FDSE \abs_gy_reg_676_reg[14] 
       (.C(ap_clk),
        .CE(abs_gx_reg_6620),
        .D(\abs_gy_reg_676[14]_i_1_n_0 ),
        .Q(p_shl_cast_fu_447_p1[18]),
        .S(1'b0));
  FDSE \abs_gy_reg_676_reg[15] 
       (.C(ap_clk),
        .CE(abs_gx_reg_6620),
        .D(\abs_gy_reg_676[15]_i_2_n_0 ),
        .Q(p_shl_cast_fu_447_p1[19]),
        .S(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \abs_gy_reg_676_reg[15]_i_3 
       (.CI(\abs_gy_reg_676_reg[15]_i_5_n_0 ),
        .CO({p_0_in8_in,\abs_gy_reg_676_reg[15]_i_3_n_1 ,\abs_gy_reg_676_reg[15]_i_3_n_2 ,\abs_gy_reg_676_reg[15]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\tmp_71_reg_651_reg_n_0_[13] ,\abs_gy_reg_676[15]_i_6_n_0 ,\abs_gy_reg_676[15]_i_7_n_0 }),
        .O(\NLW_abs_gy_reg_676_reg[15]_i_3_O_UNCONNECTED [3:0]),
        .S({\abs_gy_reg_676[15]_i_8_n_0 ,\abs_gy_reg_676[15]_i_9_n_0 ,\abs_gy_reg_676[15]_i_10_n_0 ,\abs_gy_reg_676[15]_i_11_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \abs_gy_reg_676_reg[15]_i_4 
       (.CI(\tmp_54_reg_685_reg[9]_i_2_n_0 ),
        .CO({\NLW_abs_gy_reg_676_reg[15]_i_4_CO_UNCONNECTED [3:2],\abs_gy_reg_676_reg[15]_i_4_n_2 ,\abs_gy_reg_676_reg[15]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_abs_gy_reg_676_reg[15]_i_4_O_UNCONNECTED [3],neg_i7_fu_230_p2[15:13]}),
        .S({1'b0,\abs_gy_reg_676[15]_i_12_n_0 ,\abs_gy_reg_676[15]_i_13_n_0 ,\abs_gy_reg_676[15]_i_14_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \abs_gy_reg_676_reg[15]_i_5 
       (.CI(1'b0),
        .CO({\abs_gy_reg_676_reg[15]_i_5_n_0 ,\abs_gy_reg_676_reg[15]_i_5_n_1 ,\abs_gy_reg_676_reg[15]_i_5_n_2 ,\abs_gy_reg_676_reg[15]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\abs_gy_reg_676[15]_i_15_n_0 ,\abs_gy_reg_676[15]_i_16_n_0 ,\abs_gy_reg_676[15]_i_17_n_0 ,\abs_gy_reg_676[15]_i_18_n_0 }),
        .O(\NLW_abs_gy_reg_676_reg[15]_i_5_O_UNCONNECTED [3:0]),
        .S({\abs_gy_reg_676[15]_i_19_n_0 ,\abs_gy_reg_676[15]_i_20_n_0 ,\abs_gy_reg_676[15]_i_21_n_0 ,\abs_gy_reg_676[15]_i_22_n_0 }));
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_CS_fsm[0]_i_1__6 
       (.I0(Duplicate_U0_ap_start),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(CO),
        .O(ap_NS_fsm[0]));
  LUT3 #(
    .INIT(8'hF8)) 
    \ap_CS_fsm[1]_i_1__6 
       (.I0(Q[0]),
        .I1(Duplicate_U0_ap_start),
        .I2(ap_CS_fsm_state9),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'hFFFF5555DF555555)) 
    \ap_CS_fsm[2]_i_1__3 
       (.I0(\ap_CS_fsm_reg[2]_0 ),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(ap_enable_reg_pp0_iter5_reg_n_0),
        .I3(\ap_CS_fsm[3]_i_3__0_n_0 ),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(\ap_CS_fsm[2]_i_3__0_n_0 ),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT5 #(
    .INIT(32'h0070FFFF)) 
    \ap_CS_fsm[2]_i_3__0 
       (.I0(sobel_gy_data_stream_empty_n),
        .I1(sobel_gx_data_stream_empty_n),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_reg_631_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter2_i_2_n_0),
        .O(\ap_CS_fsm[2]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h2F0F000F00000000)) 
    \ap_CS_fsm[3]_i_1__1 
       (.I0(\ap_CS_fsm[3]_i_2__0_n_0 ),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(\ap_CS_fsm[3]_i_3__0_n_0 ),
        .I3(ap_enable_reg_pp0_iter5_reg_n_0),
        .I4(\ap_CS_fsm_reg[3]_0 ),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[3]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT4 #(
    .INIT(16'hFFD5)) 
    \ap_CS_fsm[3]_i_2__0 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(sobel_gy_data_stream_empty_n),
        .I2(sobel_gx_data_stream_empty_n),
        .I3(\exitcond_reg_631_reg_n_0_[0] ),
        .O(\ap_CS_fsm[3]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hF7)) 
    \ap_CS_fsm[3]_i_3__0 
       (.I0(ap_enable_reg_pp0_iter1_reg_0),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(\ap_CS_fsm[3]_i_3__0_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h88A888A8000088A8)) 
    ap_enable_reg_pp0_iter0_i_1__3
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(Q[1]),
        .I3(CO),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(ap_enable_reg_pp0_iter0_i_2_n_0),
        .O(ap_enable_reg_pp0_iter0_i_1__3_n_0));
  LUT6 #(
    .INIT(64'h55757575FFFFFFFF)) 
    ap_enable_reg_pp0_iter0_i_2
       (.I0(ap_enable_reg_pp0_iter2_i_2_n_0),
        .I1(\exitcond_reg_631_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(sobel_gx_data_stream_empty_n),
        .I4(sobel_gy_data_stream_empty_n),
        .I5(ap_enable_reg_pp0_iter1_reg_0),
        .O(ap_enable_reg_pp0_iter0_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__3_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8A808A8000008A80)) 
    ap_enable_reg_pp0_iter1_i_1__3
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(ap_enable_reg_pp0_iter1_reg_0),
        .I5(\ap_CS_fsm[2]_i_3__0_n_0 ),
        .O(ap_enable_reg_pp0_iter1_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__3_n_0),
        .Q(ap_enable_reg_pp0_iter1_reg_n_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hA888AAAA)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(ap_enable_reg_pp0_iter2_i_2_n_0),
        .I1(\exitcond_reg_631_reg_n_0_[0] ),
        .I2(sobel_gx_data_stream_empty_n),
        .I3(sobel_gy_data_stream_empty_n),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(ap_block_pp0_stage0_subdone));
  LUT3 #(
    .INIT(8'hEF)) 
    ap_enable_reg_pp0_iter2_i_2
       (.I0(ap_reg_pp0_iter4_exitcond_reg_631),
        .I1(grad_gd_data_stream_s_full_n),
        .I2(ap_enable_reg_pp0_iter5_reg_n_0),
        .O(ap_enable_reg_pp0_iter2_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter1_reg_n_0),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter4),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h88888888A000A0A0)) 
    ap_enable_reg_pp0_iter5_i_1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(ap_enable_reg_pp0_iter5_reg_n_0),
        .I3(CO),
        .I4(Q[1]),
        .I5(ap_block_pp0_stage0_subdone),
        .O(ap_enable_reg_pp0_iter5_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter5_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter5_reg_n_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \ap_reg_pp0_iter1_exitcond_reg_631[0]_i_1 
       (.I0(\exitcond_reg_631_reg_n_0_[0] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\ap_CS_fsm[3]_i_2__0_n_0 ),
        .I3(ap_enable_reg_pp0_iter2_i_2_n_0),
        .I4(ap_reg_pp0_iter1_exitcond_reg_631),
        .O(\ap_reg_pp0_iter1_exitcond_reg_631[0]_i_1_n_0 ));
  FDRE \ap_reg_pp0_iter1_exitcond_reg_631_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_reg_pp0_iter1_exitcond_reg_631[0]_i_1_n_0 ),
        .Q(ap_reg_pp0_iter1_exitcond_reg_631),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_exitcond_reg_631_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_reg_pp0_iter1_exitcond_reg_631),
        .Q(ap_reg_pp0_iter2_exitcond_reg_631),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_exitcond_reg_631_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_reg_pp0_iter2_exitcond_reg_631),
        .Q(ap_reg_pp0_iter3_exitcond_reg_631),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_or_cond4_reg_696_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(or_cond4_reg_696),
        .Q(ap_reg_pp0_iter3_or_cond4_reg_696),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_or_cond9_reg_690_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(or_cond9_reg_690),
        .Q(ap_reg_pp0_iter3_or_cond9_reg_690),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_sel_tmp_reg_702_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sel_tmp_reg_702),
        .Q(ap_reg_pp0_iter3_sel_tmp_reg_702),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter4_abs_g_reg_732_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(abs_g_reg_732[0]),
        .Q(\ap_reg_pp0_iter4_abs_g_reg_732_reg[13]_0 [2]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter4_abs_g_reg_732_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(abs_g_reg_732[10]),
        .Q(\ap_reg_pp0_iter4_abs_g_reg_732_reg[13]_0 [12]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter4_abs_g_reg_732_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(abs_g_reg_732[11]),
        .Q(\ap_reg_pp0_iter4_abs_g_reg_732_reg[13]_0 [13]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter4_abs_g_reg_732_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(abs_g_reg_732[12]),
        .Q(\ap_reg_pp0_iter4_abs_g_reg_732_reg[13]_0 [14]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter4_abs_g_reg_732_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(abs_g_reg_732[13]),
        .Q(\ap_reg_pp0_iter4_abs_g_reg_732_reg[13]_0 [15]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter4_abs_g_reg_732_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(abs_g_reg_732[1]),
        .Q(\ap_reg_pp0_iter4_abs_g_reg_732_reg[13]_0 [3]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter4_abs_g_reg_732_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(abs_g_reg_732[2]),
        .Q(\ap_reg_pp0_iter4_abs_g_reg_732_reg[13]_0 [4]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter4_abs_g_reg_732_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(abs_g_reg_732[3]),
        .Q(\ap_reg_pp0_iter4_abs_g_reg_732_reg[13]_0 [5]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter4_abs_g_reg_732_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(abs_g_reg_732[4]),
        .Q(\ap_reg_pp0_iter4_abs_g_reg_732_reg[13]_0 [6]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter4_abs_g_reg_732_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(abs_g_reg_732[5]),
        .Q(\ap_reg_pp0_iter4_abs_g_reg_732_reg[13]_0 [7]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter4_abs_g_reg_732_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(abs_g_reg_732[6]),
        .Q(\ap_reg_pp0_iter4_abs_g_reg_732_reg[13]_0 [8]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter4_abs_g_reg_732_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(abs_g_reg_732[7]),
        .Q(\ap_reg_pp0_iter4_abs_g_reg_732_reg[13]_0 [9]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter4_abs_g_reg_732_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(abs_g_reg_732[8]),
        .Q(\ap_reg_pp0_iter4_abs_g_reg_732_reg[13]_0 [10]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter4_abs_g_reg_732_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(abs_g_reg_732[9]),
        .Q(\ap_reg_pp0_iter4_abs_g_reg_732_reg[13]_0 [11]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter4_exitcond_reg_631_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_reg_pp0_iter3_exitcond_reg_631),
        .Q(ap_reg_pp0_iter4_exitcond_reg_631),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hABAA0000FBFF0000)) 
    \dir_g_7_reg_737[0]_i_1 
       (.I0(\dir_g_7_reg_737[1]_i_2_n_0 ),
        .I1(tmp_60_reg_716),
        .I2(tmp_51_reg_708),
        .I3(ap_reg_pp0_iter3_or_cond4_reg_696),
        .I4(\dir_g_7_reg_737[0]_i_2_n_0 ),
        .I5(\tmp_67_reg_727_reg_n_0_[0] ),
        .O(\dir_g_7_reg_737[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \dir_g_7_reg_737[0]_i_2 
       (.I0(sel_tmp1_fu_557_p3[0]),
        .I1(ap_reg_pp0_iter3_exitcond_reg_631),
        .I2(\ap_CS_fsm[3]_i_2__0_n_0 ),
        .I3(ap_enable_reg_pp0_iter2_i_2_n_0),
        .I4(\ap_reg_pp0_iter4_abs_g_reg_732_reg[13]_0 [0]),
        .O(\dir_g_7_reg_737[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h330F33BB)) 
    \dir_g_7_reg_737[0]_i_3 
       (.I0(ap_reg_pp0_iter3_or_cond4_reg_696),
        .I1(ult_reg_722),
        .I2(tmp_60_reg_716),
        .I3(tmp_51_reg_708),
        .I4(ap_reg_pp0_iter3_or_cond9_reg_690),
        .O(sel_tmp1_fu_557_p3[0]));
  LUT5 #(
    .INIT(32'hAEFF0000)) 
    \dir_g_7_reg_737[1]_i_1 
       (.I0(\dir_g_7_reg_737[1]_i_2_n_0 ),
        .I1(ap_reg_pp0_iter3_or_cond4_reg_696),
        .I2(tmp_51_reg_708),
        .I3(\tmp_67_reg_727_reg_n_0_[0] ),
        .I4(\dir_g_7_reg_737[1]_i_3_n_0 ),
        .O(\dir_g_7_reg_737[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFEFEA)) 
    \dir_g_7_reg_737[1]_i_2 
       (.I0(ap_reg_pp0_iter3_exitcond_reg_631),
        .I1(ap_reg_pp0_iter3_sel_tmp_reg_702),
        .I2(tmp_51_reg_708),
        .I3(ap_reg_pp0_iter3_or_cond9_reg_690),
        .I4(\ap_CS_fsm[2]_i_3__0_n_0 ),
        .O(\dir_g_7_reg_737[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \dir_g_7_reg_737[1]_i_3 
       (.I0(sel_tmp1_fu_557_p3[1]),
        .I1(ap_reg_pp0_iter3_exitcond_reg_631),
        .I2(\ap_CS_fsm[3]_i_2__0_n_0 ),
        .I3(ap_enable_reg_pp0_iter2_i_2_n_0),
        .I4(\ap_reg_pp0_iter4_abs_g_reg_732_reg[13]_0 [1]),
        .O(\dir_g_7_reg_737[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h03FF03AF030003AF)) 
    \dir_g_7_reg_737[1]_i_4 
       (.I0(ap_reg_pp0_iter3_or_cond4_reg_696),
        .I1(ap_reg_pp0_iter3_sel_tmp_reg_702),
        .I2(ult_reg_722),
        .I3(tmp_51_reg_708),
        .I4(ap_reg_pp0_iter3_or_cond9_reg_690),
        .I5(tmp_60_reg_716),
        .O(sel_tmp1_fu_557_p3[1]));
  FDRE \dir_g_7_reg_737_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dir_g_7_reg_737[0]_i_1_n_0 ),
        .Q(\ap_reg_pp0_iter4_abs_g_reg_732_reg[13]_0 [0]),
        .R(1'b0));
  FDRE \dir_g_7_reg_737_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dir_g_7_reg_737[1]_i_1_n_0 ),
        .Q(\ap_reg_pp0_iter4_abs_g_reg_732_reg[13]_0 [1]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \exitcond_reg_631[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter1_reg_0),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\ap_CS_fsm[3]_i_2__0_n_0 ),
        .I3(ap_enable_reg_pp0_iter2_i_2_n_0),
        .I4(\exitcond_reg_631_reg_n_0_[0] ),
        .O(\exitcond_reg_631[0]_i_1_n_0 ));
  FDRE \exitcond_reg_631_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_reg_631[0]_i_1_n_0 ),
        .Q(\exitcond_reg_631_reg_n_0_[0] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \i_V_reg_626[0]_i_1 
       (.I0(\t_V_reg_165_reg[31]_0 [0]),
        .O(i_V_fu_192_p2[0]));
  FDRE \i_V_reg_626_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_192_p2[0]),
        .Q(i_V_reg_626[0]),
        .R(1'b0));
  FDRE \i_V_reg_626_reg[10] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_192_p2[10]),
        .Q(i_V_reg_626[10]),
        .R(1'b0));
  FDRE \i_V_reg_626_reg[11] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_192_p2[11]),
        .Q(i_V_reg_626[11]),
        .R(1'b0));
  FDRE \i_V_reg_626_reg[12] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_192_p2[12]),
        .Q(i_V_reg_626[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_V_reg_626_reg[12]_i_1 
       (.CI(\i_V_reg_626_reg[8]_i_1_n_0 ),
        .CO({\i_V_reg_626_reg[12]_i_1_n_0 ,\i_V_reg_626_reg[12]_i_1_n_1 ,\i_V_reg_626_reg[12]_i_1_n_2 ,\i_V_reg_626_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_192_p2[12:9]),
        .S(\t_V_reg_165_reg[31]_0 [12:9]));
  FDRE \i_V_reg_626_reg[13] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_192_p2[13]),
        .Q(i_V_reg_626[13]),
        .R(1'b0));
  FDRE \i_V_reg_626_reg[14] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_192_p2[14]),
        .Q(i_V_reg_626[14]),
        .R(1'b0));
  FDRE \i_V_reg_626_reg[15] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_192_p2[15]),
        .Q(i_V_reg_626[15]),
        .R(1'b0));
  FDRE \i_V_reg_626_reg[16] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_192_p2[16]),
        .Q(i_V_reg_626[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_V_reg_626_reg[16]_i_1 
       (.CI(\i_V_reg_626_reg[12]_i_1_n_0 ),
        .CO({\i_V_reg_626_reg[16]_i_1_n_0 ,\i_V_reg_626_reg[16]_i_1_n_1 ,\i_V_reg_626_reg[16]_i_1_n_2 ,\i_V_reg_626_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_192_p2[16:13]),
        .S(\t_V_reg_165_reg[31]_0 [16:13]));
  FDRE \i_V_reg_626_reg[17] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_192_p2[17]),
        .Q(i_V_reg_626[17]),
        .R(1'b0));
  FDRE \i_V_reg_626_reg[18] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_192_p2[18]),
        .Q(i_V_reg_626[18]),
        .R(1'b0));
  FDRE \i_V_reg_626_reg[19] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_192_p2[19]),
        .Q(i_V_reg_626[19]),
        .R(1'b0));
  FDRE \i_V_reg_626_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_192_p2[1]),
        .Q(i_V_reg_626[1]),
        .R(1'b0));
  FDRE \i_V_reg_626_reg[20] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_192_p2[20]),
        .Q(i_V_reg_626[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_V_reg_626_reg[20]_i_1 
       (.CI(\i_V_reg_626_reg[16]_i_1_n_0 ),
        .CO({\i_V_reg_626_reg[20]_i_1_n_0 ,\i_V_reg_626_reg[20]_i_1_n_1 ,\i_V_reg_626_reg[20]_i_1_n_2 ,\i_V_reg_626_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_192_p2[20:17]),
        .S(\t_V_reg_165_reg[31]_0 [20:17]));
  FDRE \i_V_reg_626_reg[21] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_192_p2[21]),
        .Q(i_V_reg_626[21]),
        .R(1'b0));
  FDRE \i_V_reg_626_reg[22] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_192_p2[22]),
        .Q(i_V_reg_626[22]),
        .R(1'b0));
  FDRE \i_V_reg_626_reg[23] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_192_p2[23]),
        .Q(i_V_reg_626[23]),
        .R(1'b0));
  FDRE \i_V_reg_626_reg[24] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_192_p2[24]),
        .Q(i_V_reg_626[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_V_reg_626_reg[24]_i_1 
       (.CI(\i_V_reg_626_reg[20]_i_1_n_0 ),
        .CO({\i_V_reg_626_reg[24]_i_1_n_0 ,\i_V_reg_626_reg[24]_i_1_n_1 ,\i_V_reg_626_reg[24]_i_1_n_2 ,\i_V_reg_626_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_192_p2[24:21]),
        .S(\t_V_reg_165_reg[31]_0 [24:21]));
  FDRE \i_V_reg_626_reg[25] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_192_p2[25]),
        .Q(i_V_reg_626[25]),
        .R(1'b0));
  FDRE \i_V_reg_626_reg[26] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_192_p2[26]),
        .Q(i_V_reg_626[26]),
        .R(1'b0));
  FDRE \i_V_reg_626_reg[27] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_192_p2[27]),
        .Q(i_V_reg_626[27]),
        .R(1'b0));
  FDRE \i_V_reg_626_reg[28] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_192_p2[28]),
        .Q(i_V_reg_626[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_V_reg_626_reg[28]_i_1 
       (.CI(\i_V_reg_626_reg[24]_i_1_n_0 ),
        .CO({\i_V_reg_626_reg[28]_i_1_n_0 ,\i_V_reg_626_reg[28]_i_1_n_1 ,\i_V_reg_626_reg[28]_i_1_n_2 ,\i_V_reg_626_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_192_p2[28:25]),
        .S(\t_V_reg_165_reg[31]_0 [28:25]));
  FDRE \i_V_reg_626_reg[29] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_192_p2[29]),
        .Q(i_V_reg_626[29]),
        .R(1'b0));
  FDRE \i_V_reg_626_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_192_p2[2]),
        .Q(i_V_reg_626[2]),
        .R(1'b0));
  FDRE \i_V_reg_626_reg[30] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_192_p2[30]),
        .Q(i_V_reg_626[30]),
        .R(1'b0));
  FDRE \i_V_reg_626_reg[31] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_192_p2[31]),
        .Q(i_V_reg_626[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_V_reg_626_reg[31]_i_1 
       (.CI(\i_V_reg_626_reg[28]_i_1_n_0 ),
        .CO({\NLW_i_V_reg_626_reg[31]_i_1_CO_UNCONNECTED [3:2],\i_V_reg_626_reg[31]_i_1_n_2 ,\i_V_reg_626_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_V_reg_626_reg[31]_i_1_O_UNCONNECTED [3],i_V_fu_192_p2[31:29]}),
        .S({1'b0,\t_V_reg_165_reg[31]_0 [31:29]}));
  FDRE \i_V_reg_626_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_192_p2[3]),
        .Q(i_V_reg_626[3]),
        .R(1'b0));
  FDRE \i_V_reg_626_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_192_p2[4]),
        .Q(i_V_reg_626[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_V_reg_626_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\i_V_reg_626_reg[4]_i_1_n_0 ,\i_V_reg_626_reg[4]_i_1_n_1 ,\i_V_reg_626_reg[4]_i_1_n_2 ,\i_V_reg_626_reg[4]_i_1_n_3 }),
        .CYINIT(\t_V_reg_165_reg[31]_0 [0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_192_p2[4:1]),
        .S(\t_V_reg_165_reg[31]_0 [4:1]));
  FDRE \i_V_reg_626_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_192_p2[5]),
        .Q(i_V_reg_626[5]),
        .R(1'b0));
  FDRE \i_V_reg_626_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_192_p2[6]),
        .Q(i_V_reg_626[6]),
        .R(1'b0));
  FDRE \i_V_reg_626_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_192_p2[7]),
        .Q(i_V_reg_626[7]),
        .R(1'b0));
  FDRE \i_V_reg_626_reg[8] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_192_p2[8]),
        .Q(i_V_reg_626[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_V_reg_626_reg[8]_i_1 
       (.CI(\i_V_reg_626_reg[4]_i_1_n_0 ),
        .CO({\i_V_reg_626_reg[8]_i_1_n_0 ,\i_V_reg_626_reg[8]_i_1_n_1 ,\i_V_reg_626_reg[8]_i_1_n_2 ,\i_V_reg_626_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_192_p2[8:5]),
        .S(\t_V_reg_165_reg[31]_0 [8:5]));
  FDRE \i_V_reg_626_reg[9] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_192_p2[9]),
        .Q(i_V_reg_626[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000700000000000)) 
    internal_full_n_i_2__6
       (.I0(grad_gd_data_stream_s_empty_n),
        .I1(nonmax_suppression_U0_gd_data_stream_V_read),
        .I2(grad_gd_data_stream_s_full_n),
        .I3(ap_enable_reg_pp0_iter5_reg_n_0),
        .I4(ap_reg_pp0_iter4_exitcond_reg_631),
        .I5(\ap_CS_fsm[3]_i_2__0_n_0 ),
        .O(internal_empty_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'h80)) 
    internal_full_n_i_3__2
       (.I0(gradient_decompositi_U0_gx_data_stream_V_read),
        .I1(sobel_gx_data_stream_empty_n),
        .I2(internal_full_n_reg),
        .O(mOutPtr110_out));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'h80)) 
    internal_full_n_i_3__3
       (.I0(gradient_decompositi_U0_gx_data_stream_V_read),
        .I1(sobel_gy_data_stream_empty_n),
        .I2(internal_full_n_reg_0),
        .O(mOutPtr110_out_0));
  LUT6 #(
    .INIT(64'h8808888888888888)) 
    internal_full_n_i_3__4
       (.I0(nonmax_suppression_U0_gd_data_stream_V_read),
        .I1(grad_gd_data_stream_s_empty_n),
        .I2(\ap_CS_fsm[3]_i_2__0_n_0 ),
        .I3(ap_reg_pp0_iter4_exitcond_reg_631),
        .I4(ap_enable_reg_pp0_iter5_reg_n_0),
        .I5(grad_gd_data_stream_s_full_n),
        .O(mOutPtr110_out_1));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \mOutPtr[1]_i_2__4 
       (.I0(\ap_CS_fsm[3]_i_2__0_n_0 ),
        .I1(ap_reg_pp0_iter4_exitcond_reg_631),
        .I2(ap_enable_reg_pp0_iter5_reg_n_0),
        .I3(grad_gd_data_stream_s_full_n),
        .O(\ap_reg_pp0_iter4_exitcond_reg_631_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \mOutPtr[1]_i_3__2 
       (.I0(sobel_gy_data_stream_empty_n),
        .I1(sobel_gx_data_stream_empty_n),
        .I2(\exitcond_reg_631_reg_n_0_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .I5(ap_enable_reg_pp0_iter2_i_2_n_0),
        .O(gradient_decompositi_U0_gx_data_stream_V_read));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \or_cond4_reg_696[0]_i_1 
       (.I0(p_0_in8_in),
        .I1(tmp_63_fu_338_p2),
        .I2(\tmp_70_reg_640_reg_n_0_[13] ),
        .I3(\tmp_71_reg_651_reg_n_0_[13] ),
        .O(or_cond4_fu_349_p2));
  LUT2 #(
    .INIT(4'h1)) 
    \or_cond4_reg_696[0]_i_10 
       (.I0(\tmp_70_reg_640_reg_n_0_[4] ),
        .I1(\tmp_70_reg_640_reg_n_0_[5] ),
        .O(\or_cond4_reg_696[0]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \or_cond4_reg_696[0]_i_11 
       (.I0(\tmp_70_reg_640_reg_n_0_[2] ),
        .I1(\tmp_70_reg_640_reg_n_0_[3] ),
        .O(\or_cond4_reg_696[0]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \or_cond4_reg_696[0]_i_12 
       (.I0(\tmp_70_reg_640_reg_n_0_[0] ),
        .I1(\tmp_70_reg_640_reg_n_0_[1] ),
        .O(\or_cond4_reg_696[0]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond4_reg_696[0]_i_4 
       (.I0(\tmp_70_reg_640_reg_n_0_[13] ),
        .O(\or_cond4_reg_696[0]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond4_reg_696[0]_i_5 
       (.I0(\tmp_70_reg_640_reg_n_0_[13] ),
        .O(\or_cond4_reg_696[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \or_cond4_reg_696[0]_i_6 
       (.I0(\tmp_70_reg_640_reg_n_0_[10] ),
        .I1(\tmp_70_reg_640_reg_n_0_[13] ),
        .O(\or_cond4_reg_696[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \or_cond4_reg_696[0]_i_7 
       (.I0(\tmp_70_reg_640_reg_n_0_[8] ),
        .I1(\tmp_70_reg_640_reg_n_0_[9] ),
        .O(\or_cond4_reg_696[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \or_cond4_reg_696[0]_i_8 
       (.I0(\tmp_70_reg_640_reg_n_0_[0] ),
        .I1(\tmp_70_reg_640_reg_n_0_[1] ),
        .O(\or_cond4_reg_696[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \or_cond4_reg_696[0]_i_9 
       (.I0(\tmp_70_reg_640_reg_n_0_[6] ),
        .I1(\tmp_70_reg_640_reg_n_0_[7] ),
        .O(\or_cond4_reg_696[0]_i_9_n_0 ));
  FDRE \or_cond4_reg_696_reg[0] 
       (.C(ap_clk),
        .CE(abs_gx_reg_6620),
        .D(or_cond4_fu_349_p2),
        .Q(or_cond4_reg_696),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \or_cond4_reg_696_reg[0]_i_2 
       (.CI(\or_cond4_reg_696_reg[0]_i_3_n_0 ),
        .CO({tmp_63_fu_338_p2,\or_cond4_reg_696_reg[0]_i_2_n_1 ,\or_cond4_reg_696_reg[0]_i_2_n_2 ,\or_cond4_reg_696_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_70_reg_640_reg_n_0_[13] ,1'b0,1'b0,1'b0}),
        .O(\NLW_or_cond4_reg_696_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\or_cond4_reg_696[0]_i_4_n_0 ,\or_cond4_reg_696[0]_i_5_n_0 ,\or_cond4_reg_696[0]_i_6_n_0 ,\or_cond4_reg_696[0]_i_7_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \or_cond4_reg_696_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\or_cond4_reg_696_reg[0]_i_3_n_0 ,\or_cond4_reg_696_reg[0]_i_3_n_1 ,\or_cond4_reg_696_reg[0]_i_3_n_2 ,\or_cond4_reg_696_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\or_cond4_reg_696[0]_i_8_n_0 }),
        .O(\NLW_or_cond4_reg_696_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\or_cond4_reg_696[0]_i_9_n_0 ,\or_cond4_reg_696[0]_i_10_n_0 ,\or_cond4_reg_696[0]_i_11_n_0 ,\or_cond4_reg_696[0]_i_12_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \or_cond9_reg_690[0]_i_1 
       (.I0(\tmp_70_reg_640_reg_n_0_[13] ),
        .I1(\tmp_71_reg_651_reg_n_0_[13] ),
        .I2(p_0_in8_in),
        .I3(p_0_in7_in),
        .O(or_cond9_fu_288_p2));
  FDRE \or_cond9_reg_690_reg[0] 
       (.C(ap_clk),
        .CE(abs_gx_reg_6620),
        .D(or_cond9_fu_288_p2),
        .Q(or_cond9_reg_690),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF444)) 
    \sel_tmp_reg_702[0]_i_1 
       (.I0(\tmp_71_reg_651_reg_n_0_[13] ),
        .I1(p_0_in7_in),
        .I2(\tmp_70_reg_640_reg_n_0_[13] ),
        .I3(tmp_53_fu_301_p2),
        .O(sel_tmp_fu_355_p2));
  LUT2 #(
    .INIT(4'h1)) 
    \sel_tmp_reg_702[0]_i_10 
       (.I0(\tmp_71_reg_651_reg_n_0_[4] ),
        .I1(\tmp_71_reg_651_reg_n_0_[5] ),
        .O(\sel_tmp_reg_702[0]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sel_tmp_reg_702[0]_i_11 
       (.I0(\tmp_71_reg_651_reg_n_0_[2] ),
        .I1(\tmp_71_reg_651_reg_n_0_[3] ),
        .O(\sel_tmp_reg_702[0]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sel_tmp_reg_702[0]_i_12 
       (.I0(\tmp_71_reg_651_reg_n_0_[0] ),
        .I1(\tmp_71_reg_651_reg_n_0_[1] ),
        .O(\sel_tmp_reg_702[0]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sel_tmp_reg_702[0]_i_4 
       (.I0(\tmp_71_reg_651_reg_n_0_[13] ),
        .O(p_0_in[13]));
  LUT1 #(
    .INIT(2'h1)) 
    \sel_tmp_reg_702[0]_i_5 
       (.I0(\tmp_71_reg_651_reg_n_0_[13] ),
        .O(\sel_tmp_reg_702[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sel_tmp_reg_702[0]_i_6 
       (.I0(\tmp_71_reg_651_reg_n_0_[10] ),
        .I1(\tmp_71_reg_651_reg_n_0_[13] ),
        .O(\sel_tmp_reg_702[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sel_tmp_reg_702[0]_i_7 
       (.I0(\tmp_71_reg_651_reg_n_0_[8] ),
        .I1(\tmp_71_reg_651_reg_n_0_[9] ),
        .O(\sel_tmp_reg_702[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sel_tmp_reg_702[0]_i_8 
       (.I0(\tmp_71_reg_651_reg_n_0_[0] ),
        .I1(\tmp_71_reg_651_reg_n_0_[1] ),
        .O(\sel_tmp_reg_702[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sel_tmp_reg_702[0]_i_9 
       (.I0(\tmp_71_reg_651_reg_n_0_[6] ),
        .I1(\tmp_71_reg_651_reg_n_0_[7] ),
        .O(\sel_tmp_reg_702[0]_i_9_n_0 ));
  FDRE \sel_tmp_reg_702_reg[0] 
       (.C(ap_clk),
        .CE(abs_gx_reg_6620),
        .D(sel_tmp_fu_355_p2),
        .Q(sel_tmp_reg_702),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \sel_tmp_reg_702_reg[0]_i_2 
       (.CI(\sel_tmp_reg_702_reg[0]_i_3_n_0 ),
        .CO({tmp_53_fu_301_p2,\sel_tmp_reg_702_reg[0]_i_2_n_1 ,\sel_tmp_reg_702_reg[0]_i_2_n_2 ,\sel_tmp_reg_702_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_71_reg_651_reg_n_0_[13] ,1'b0,1'b0,1'b0}),
        .O(\NLW_sel_tmp_reg_702_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({p_0_in[13],\sel_tmp_reg_702[0]_i_5_n_0 ,\sel_tmp_reg_702[0]_i_6_n_0 ,\sel_tmp_reg_702[0]_i_7_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \sel_tmp_reg_702_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\sel_tmp_reg_702_reg[0]_i_3_n_0 ,\sel_tmp_reg_702_reg[0]_i_3_n_1 ,\sel_tmp_reg_702_reg[0]_i_3_n_2 ,\sel_tmp_reg_702_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\sel_tmp_reg_702[0]_i_8_n_0 }),
        .O(\NLW_sel_tmp_reg_702_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\sel_tmp_reg_702[0]_i_9_n_0 ,\sel_tmp_reg_702[0]_i_10_n_0 ,\sel_tmp_reg_702[0]_i_11_n_0 ,\sel_tmp_reg_702[0]_i_12_n_0 }));
  LUT2 #(
    .INIT(4'h2)) 
    \t_V_3_reg_176[0]_i_1 
       (.I0(Q[1]),
        .I1(CO),
        .O(ap_enable_reg_pp0_iter00));
  LUT5 #(
    .INIT(32'h20000000)) 
    \t_V_3_reg_176[0]_i_2 
       (.I0(\ap_CS_fsm[3]_i_2__0_n_0 ),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_enable_reg_pp0_iter2_i_2_n_0),
        .O(t_V_3_reg_1760));
  LUT1 #(
    .INIT(2'h1)) 
    \t_V_3_reg_176[0]_i_5 
       (.I0(t_V_3_reg_176_reg[0]),
        .O(\t_V_3_reg_176[0]_i_5_n_0 ));
  FDRE \t_V_3_reg_176_reg[0] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1760),
        .D(\t_V_3_reg_176_reg[0]_i_3_n_7 ),
        .Q(t_V_3_reg_176_reg[0]),
        .R(ap_enable_reg_pp0_iter00));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \t_V_3_reg_176_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\t_V_3_reg_176_reg[0]_i_3_n_0 ,\t_V_3_reg_176_reg[0]_i_3_n_1 ,\t_V_3_reg_176_reg[0]_i_3_n_2 ,\t_V_3_reg_176_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\t_V_3_reg_176_reg[0]_i_3_n_4 ,\t_V_3_reg_176_reg[0]_i_3_n_5 ,\t_V_3_reg_176_reg[0]_i_3_n_6 ,\t_V_3_reg_176_reg[0]_i_3_n_7 }),
        .S({t_V_3_reg_176_reg[3:1],\t_V_3_reg_176[0]_i_5_n_0 }));
  FDRE \t_V_3_reg_176_reg[10] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1760),
        .D(\t_V_3_reg_176_reg[8]_i_1_n_5 ),
        .Q(t_V_3_reg_176_reg[10]),
        .R(ap_enable_reg_pp0_iter00));
  FDRE \t_V_3_reg_176_reg[11] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1760),
        .D(\t_V_3_reg_176_reg[8]_i_1_n_4 ),
        .Q(t_V_3_reg_176_reg[11]),
        .R(ap_enable_reg_pp0_iter00));
  FDRE \t_V_3_reg_176_reg[12] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1760),
        .D(\t_V_3_reg_176_reg[12]_i_1_n_7 ),
        .Q(t_V_3_reg_176_reg[12]),
        .R(ap_enable_reg_pp0_iter00));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \t_V_3_reg_176_reg[12]_i_1 
       (.CI(\t_V_3_reg_176_reg[8]_i_1_n_0 ),
        .CO({\t_V_3_reg_176_reg[12]_i_1_n_0 ,\t_V_3_reg_176_reg[12]_i_1_n_1 ,\t_V_3_reg_176_reg[12]_i_1_n_2 ,\t_V_3_reg_176_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_3_reg_176_reg[12]_i_1_n_4 ,\t_V_3_reg_176_reg[12]_i_1_n_5 ,\t_V_3_reg_176_reg[12]_i_1_n_6 ,\t_V_3_reg_176_reg[12]_i_1_n_7 }),
        .S(t_V_3_reg_176_reg[15:12]));
  FDRE \t_V_3_reg_176_reg[13] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1760),
        .D(\t_V_3_reg_176_reg[12]_i_1_n_6 ),
        .Q(t_V_3_reg_176_reg[13]),
        .R(ap_enable_reg_pp0_iter00));
  FDRE \t_V_3_reg_176_reg[14] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1760),
        .D(\t_V_3_reg_176_reg[12]_i_1_n_5 ),
        .Q(t_V_3_reg_176_reg[14]),
        .R(ap_enable_reg_pp0_iter00));
  FDRE \t_V_3_reg_176_reg[15] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1760),
        .D(\t_V_3_reg_176_reg[12]_i_1_n_4 ),
        .Q(t_V_3_reg_176_reg[15]),
        .R(ap_enable_reg_pp0_iter00));
  FDRE \t_V_3_reg_176_reg[16] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1760),
        .D(\t_V_3_reg_176_reg[16]_i_1_n_7 ),
        .Q(t_V_3_reg_176_reg[16]),
        .R(ap_enable_reg_pp0_iter00));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \t_V_3_reg_176_reg[16]_i_1 
       (.CI(\t_V_3_reg_176_reg[12]_i_1_n_0 ),
        .CO({\t_V_3_reg_176_reg[16]_i_1_n_0 ,\t_V_3_reg_176_reg[16]_i_1_n_1 ,\t_V_3_reg_176_reg[16]_i_1_n_2 ,\t_V_3_reg_176_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_3_reg_176_reg[16]_i_1_n_4 ,\t_V_3_reg_176_reg[16]_i_1_n_5 ,\t_V_3_reg_176_reg[16]_i_1_n_6 ,\t_V_3_reg_176_reg[16]_i_1_n_7 }),
        .S(t_V_3_reg_176_reg[19:16]));
  FDRE \t_V_3_reg_176_reg[17] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1760),
        .D(\t_V_3_reg_176_reg[16]_i_1_n_6 ),
        .Q(t_V_3_reg_176_reg[17]),
        .R(ap_enable_reg_pp0_iter00));
  FDRE \t_V_3_reg_176_reg[18] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1760),
        .D(\t_V_3_reg_176_reg[16]_i_1_n_5 ),
        .Q(t_V_3_reg_176_reg[18]),
        .R(ap_enable_reg_pp0_iter00));
  FDRE \t_V_3_reg_176_reg[19] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1760),
        .D(\t_V_3_reg_176_reg[16]_i_1_n_4 ),
        .Q(t_V_3_reg_176_reg[19]),
        .R(ap_enable_reg_pp0_iter00));
  FDRE \t_V_3_reg_176_reg[1] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1760),
        .D(\t_V_3_reg_176_reg[0]_i_3_n_6 ),
        .Q(t_V_3_reg_176_reg[1]),
        .R(ap_enable_reg_pp0_iter00));
  FDRE \t_V_3_reg_176_reg[20] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1760),
        .D(\t_V_3_reg_176_reg[20]_i_1_n_7 ),
        .Q(t_V_3_reg_176_reg[20]),
        .R(ap_enable_reg_pp0_iter00));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \t_V_3_reg_176_reg[20]_i_1 
       (.CI(\t_V_3_reg_176_reg[16]_i_1_n_0 ),
        .CO({\t_V_3_reg_176_reg[20]_i_1_n_0 ,\t_V_3_reg_176_reg[20]_i_1_n_1 ,\t_V_3_reg_176_reg[20]_i_1_n_2 ,\t_V_3_reg_176_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_3_reg_176_reg[20]_i_1_n_4 ,\t_V_3_reg_176_reg[20]_i_1_n_5 ,\t_V_3_reg_176_reg[20]_i_1_n_6 ,\t_V_3_reg_176_reg[20]_i_1_n_7 }),
        .S(t_V_3_reg_176_reg[23:20]));
  FDRE \t_V_3_reg_176_reg[21] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1760),
        .D(\t_V_3_reg_176_reg[20]_i_1_n_6 ),
        .Q(t_V_3_reg_176_reg[21]),
        .R(ap_enable_reg_pp0_iter00));
  FDRE \t_V_3_reg_176_reg[22] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1760),
        .D(\t_V_3_reg_176_reg[20]_i_1_n_5 ),
        .Q(t_V_3_reg_176_reg[22]),
        .R(ap_enable_reg_pp0_iter00));
  FDRE \t_V_3_reg_176_reg[23] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1760),
        .D(\t_V_3_reg_176_reg[20]_i_1_n_4 ),
        .Q(t_V_3_reg_176_reg[23]),
        .R(ap_enable_reg_pp0_iter00));
  FDRE \t_V_3_reg_176_reg[24] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1760),
        .D(\t_V_3_reg_176_reg[24]_i_1_n_7 ),
        .Q(t_V_3_reg_176_reg[24]),
        .R(ap_enable_reg_pp0_iter00));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \t_V_3_reg_176_reg[24]_i_1 
       (.CI(\t_V_3_reg_176_reg[20]_i_1_n_0 ),
        .CO({\t_V_3_reg_176_reg[24]_i_1_n_0 ,\t_V_3_reg_176_reg[24]_i_1_n_1 ,\t_V_3_reg_176_reg[24]_i_1_n_2 ,\t_V_3_reg_176_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_3_reg_176_reg[24]_i_1_n_4 ,\t_V_3_reg_176_reg[24]_i_1_n_5 ,\t_V_3_reg_176_reg[24]_i_1_n_6 ,\t_V_3_reg_176_reg[24]_i_1_n_7 }),
        .S(t_V_3_reg_176_reg[27:24]));
  FDRE \t_V_3_reg_176_reg[25] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1760),
        .D(\t_V_3_reg_176_reg[24]_i_1_n_6 ),
        .Q(t_V_3_reg_176_reg[25]),
        .R(ap_enable_reg_pp0_iter00));
  FDRE \t_V_3_reg_176_reg[26] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1760),
        .D(\t_V_3_reg_176_reg[24]_i_1_n_5 ),
        .Q(t_V_3_reg_176_reg[26]),
        .R(ap_enable_reg_pp0_iter00));
  FDRE \t_V_3_reg_176_reg[27] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1760),
        .D(\t_V_3_reg_176_reg[24]_i_1_n_4 ),
        .Q(t_V_3_reg_176_reg[27]),
        .R(ap_enable_reg_pp0_iter00));
  FDRE \t_V_3_reg_176_reg[28] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1760),
        .D(\t_V_3_reg_176_reg[28]_i_1_n_7 ),
        .Q(t_V_3_reg_176_reg[28]),
        .R(ap_enable_reg_pp0_iter00));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \t_V_3_reg_176_reg[28]_i_1 
       (.CI(\t_V_3_reg_176_reg[24]_i_1_n_0 ),
        .CO({\NLW_t_V_3_reg_176_reg[28]_i_1_CO_UNCONNECTED [3],\t_V_3_reg_176_reg[28]_i_1_n_1 ,\t_V_3_reg_176_reg[28]_i_1_n_2 ,\t_V_3_reg_176_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_3_reg_176_reg[28]_i_1_n_4 ,\t_V_3_reg_176_reg[28]_i_1_n_5 ,\t_V_3_reg_176_reg[28]_i_1_n_6 ,\t_V_3_reg_176_reg[28]_i_1_n_7 }),
        .S(t_V_3_reg_176_reg[31:28]));
  FDRE \t_V_3_reg_176_reg[29] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1760),
        .D(\t_V_3_reg_176_reg[28]_i_1_n_6 ),
        .Q(t_V_3_reg_176_reg[29]),
        .R(ap_enable_reg_pp0_iter00));
  FDRE \t_V_3_reg_176_reg[2] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1760),
        .D(\t_V_3_reg_176_reg[0]_i_3_n_5 ),
        .Q(t_V_3_reg_176_reg[2]),
        .R(ap_enable_reg_pp0_iter00));
  FDRE \t_V_3_reg_176_reg[30] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1760),
        .D(\t_V_3_reg_176_reg[28]_i_1_n_5 ),
        .Q(t_V_3_reg_176_reg[30]),
        .R(ap_enable_reg_pp0_iter00));
  FDRE \t_V_3_reg_176_reg[31] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1760),
        .D(\t_V_3_reg_176_reg[28]_i_1_n_4 ),
        .Q(t_V_3_reg_176_reg[31]),
        .R(ap_enable_reg_pp0_iter00));
  FDRE \t_V_3_reg_176_reg[3] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1760),
        .D(\t_V_3_reg_176_reg[0]_i_3_n_4 ),
        .Q(t_V_3_reg_176_reg[3]),
        .R(ap_enable_reg_pp0_iter00));
  FDRE \t_V_3_reg_176_reg[4] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1760),
        .D(\t_V_3_reg_176_reg[4]_i_1_n_7 ),
        .Q(t_V_3_reg_176_reg[4]),
        .R(ap_enable_reg_pp0_iter00));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \t_V_3_reg_176_reg[4]_i_1 
       (.CI(\t_V_3_reg_176_reg[0]_i_3_n_0 ),
        .CO({\t_V_3_reg_176_reg[4]_i_1_n_0 ,\t_V_3_reg_176_reg[4]_i_1_n_1 ,\t_V_3_reg_176_reg[4]_i_1_n_2 ,\t_V_3_reg_176_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_3_reg_176_reg[4]_i_1_n_4 ,\t_V_3_reg_176_reg[4]_i_1_n_5 ,\t_V_3_reg_176_reg[4]_i_1_n_6 ,\t_V_3_reg_176_reg[4]_i_1_n_7 }),
        .S(t_V_3_reg_176_reg[7:4]));
  FDRE \t_V_3_reg_176_reg[5] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1760),
        .D(\t_V_3_reg_176_reg[4]_i_1_n_6 ),
        .Q(t_V_3_reg_176_reg[5]),
        .R(ap_enable_reg_pp0_iter00));
  FDRE \t_V_3_reg_176_reg[6] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1760),
        .D(\t_V_3_reg_176_reg[4]_i_1_n_5 ),
        .Q(t_V_3_reg_176_reg[6]),
        .R(ap_enable_reg_pp0_iter00));
  FDRE \t_V_3_reg_176_reg[7] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1760),
        .D(\t_V_3_reg_176_reg[4]_i_1_n_4 ),
        .Q(t_V_3_reg_176_reg[7]),
        .R(ap_enable_reg_pp0_iter00));
  FDRE \t_V_3_reg_176_reg[8] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1760),
        .D(\t_V_3_reg_176_reg[8]_i_1_n_7 ),
        .Q(t_V_3_reg_176_reg[8]),
        .R(ap_enable_reg_pp0_iter00));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \t_V_3_reg_176_reg[8]_i_1 
       (.CI(\t_V_3_reg_176_reg[4]_i_1_n_0 ),
        .CO({\t_V_3_reg_176_reg[8]_i_1_n_0 ,\t_V_3_reg_176_reg[8]_i_1_n_1 ,\t_V_3_reg_176_reg[8]_i_1_n_2 ,\t_V_3_reg_176_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_3_reg_176_reg[8]_i_1_n_4 ,\t_V_3_reg_176_reg[8]_i_1_n_5 ,\t_V_3_reg_176_reg[8]_i_1_n_6 ,\t_V_3_reg_176_reg[8]_i_1_n_7 }),
        .S(t_V_3_reg_176_reg[11:8]));
  FDRE \t_V_3_reg_176_reg[9] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1760),
        .D(\t_V_3_reg_176_reg[8]_i_1_n_6 ),
        .Q(t_V_3_reg_176_reg[9]),
        .R(ap_enable_reg_pp0_iter00));
  LUT3 #(
    .INIT(8'h40)) 
    \t_V_reg_165[31]_i_1 
       (.I0(ap_CS_fsm_state9),
        .I1(Q[0]),
        .I2(Duplicate_U0_ap_start),
        .O(t_V_reg_165));
  FDRE \t_V_reg_165_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_626[0]),
        .Q(\t_V_reg_165_reg[31]_0 [0]),
        .R(t_V_reg_165));
  FDRE \t_V_reg_165_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_626[10]),
        .Q(\t_V_reg_165_reg[31]_0 [10]),
        .R(t_V_reg_165));
  FDRE \t_V_reg_165_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_626[11]),
        .Q(\t_V_reg_165_reg[31]_0 [11]),
        .R(t_V_reg_165));
  FDRE \t_V_reg_165_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_626[12]),
        .Q(\t_V_reg_165_reg[31]_0 [12]),
        .R(t_V_reg_165));
  FDRE \t_V_reg_165_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_626[13]),
        .Q(\t_V_reg_165_reg[31]_0 [13]),
        .R(t_V_reg_165));
  FDRE \t_V_reg_165_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_626[14]),
        .Q(\t_V_reg_165_reg[31]_0 [14]),
        .R(t_V_reg_165));
  FDRE \t_V_reg_165_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_626[15]),
        .Q(\t_V_reg_165_reg[31]_0 [15]),
        .R(t_V_reg_165));
  FDRE \t_V_reg_165_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_626[16]),
        .Q(\t_V_reg_165_reg[31]_0 [16]),
        .R(t_V_reg_165));
  FDRE \t_V_reg_165_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_626[17]),
        .Q(\t_V_reg_165_reg[31]_0 [17]),
        .R(t_V_reg_165));
  FDRE \t_V_reg_165_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_626[18]),
        .Q(\t_V_reg_165_reg[31]_0 [18]),
        .R(t_V_reg_165));
  FDRE \t_V_reg_165_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_626[19]),
        .Q(\t_V_reg_165_reg[31]_0 [19]),
        .R(t_V_reg_165));
  FDRE \t_V_reg_165_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_626[1]),
        .Q(\t_V_reg_165_reg[31]_0 [1]),
        .R(t_V_reg_165));
  FDRE \t_V_reg_165_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_626[20]),
        .Q(\t_V_reg_165_reg[31]_0 [20]),
        .R(t_V_reg_165));
  FDRE \t_V_reg_165_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_626[21]),
        .Q(\t_V_reg_165_reg[31]_0 [21]),
        .R(t_V_reg_165));
  FDRE \t_V_reg_165_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_626[22]),
        .Q(\t_V_reg_165_reg[31]_0 [22]),
        .R(t_V_reg_165));
  FDRE \t_V_reg_165_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_626[23]),
        .Q(\t_V_reg_165_reg[31]_0 [23]),
        .R(t_V_reg_165));
  FDRE \t_V_reg_165_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_626[24]),
        .Q(\t_V_reg_165_reg[31]_0 [24]),
        .R(t_V_reg_165));
  FDRE \t_V_reg_165_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_626[25]),
        .Q(\t_V_reg_165_reg[31]_0 [25]),
        .R(t_V_reg_165));
  FDRE \t_V_reg_165_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_626[26]),
        .Q(\t_V_reg_165_reg[31]_0 [26]),
        .R(t_V_reg_165));
  FDRE \t_V_reg_165_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_626[27]),
        .Q(\t_V_reg_165_reg[31]_0 [27]),
        .R(t_V_reg_165));
  FDRE \t_V_reg_165_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_626[28]),
        .Q(\t_V_reg_165_reg[31]_0 [28]),
        .R(t_V_reg_165));
  FDRE \t_V_reg_165_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_626[29]),
        .Q(\t_V_reg_165_reg[31]_0 [29]),
        .R(t_V_reg_165));
  FDRE \t_V_reg_165_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_626[2]),
        .Q(\t_V_reg_165_reg[31]_0 [2]),
        .R(t_V_reg_165));
  FDRE \t_V_reg_165_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_626[30]),
        .Q(\t_V_reg_165_reg[31]_0 [30]),
        .R(t_V_reg_165));
  FDRE \t_V_reg_165_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_626[31]),
        .Q(\t_V_reg_165_reg[31]_0 [31]),
        .R(t_V_reg_165));
  FDRE \t_V_reg_165_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_626[3]),
        .Q(\t_V_reg_165_reg[31]_0 [3]),
        .R(t_V_reg_165));
  FDRE \t_V_reg_165_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_626[4]),
        .Q(\t_V_reg_165_reg[31]_0 [4]),
        .R(t_V_reg_165));
  FDRE \t_V_reg_165_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_626[5]),
        .Q(\t_V_reg_165_reg[31]_0 [5]),
        .R(t_V_reg_165));
  FDRE \t_V_reg_165_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_626[6]),
        .Q(\t_V_reg_165_reg[31]_0 [6]),
        .R(t_V_reg_165));
  FDRE \t_V_reg_165_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_626[7]),
        .Q(\t_V_reg_165_reg[31]_0 [7]),
        .R(t_V_reg_165));
  FDRE \t_V_reg_165_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_626[8]),
        .Q(\t_V_reg_165_reg[31]_0 [8]),
        .R(t_V_reg_165));
  FDRE \t_V_reg_165_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_626[9]),
        .Q(\t_V_reg_165_reg[31]_0 [9]),
        .R(t_V_reg_165));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_51_reg_708[0]_i_10 
       (.I0(tmp_reg_671[8]),
        .I1(tmp_54_reg_685[8]),
        .I2(tmp_reg_671[9]),
        .I3(tmp_54_reg_685[9]),
        .O(\tmp_51_reg_708[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_51_reg_708[0]_i_11 
       (.I0(tmp_reg_671[6]),
        .I1(tmp_54_reg_685[6]),
        .I2(tmp_54_reg_685[7]),
        .I3(tmp_reg_671[7]),
        .O(\tmp_51_reg_708[0]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_51_reg_708[0]_i_12 
       (.I0(tmp_reg_671[4]),
        .I1(tmp_54_reg_685[4]),
        .I2(tmp_54_reg_685[5]),
        .I3(tmp_reg_671[5]),
        .O(\tmp_51_reg_708[0]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_51_reg_708[0]_i_13 
       (.I0(tmp_reg_671[2]),
        .I1(tmp_54_reg_685[2]),
        .I2(tmp_54_reg_685[3]),
        .I3(tmp_reg_671[3]),
        .O(\tmp_51_reg_708[0]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_51_reg_708[0]_i_14 
       (.I0(tmp_reg_671[0]),
        .I1(tmp_54_reg_685[0]),
        .I2(tmp_54_reg_685[1]),
        .I3(tmp_reg_671[1]),
        .O(\tmp_51_reg_708[0]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_51_reg_708[0]_i_15 
       (.I0(tmp_reg_671[6]),
        .I1(tmp_54_reg_685[6]),
        .I2(tmp_reg_671[7]),
        .I3(tmp_54_reg_685[7]),
        .O(\tmp_51_reg_708[0]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_51_reg_708[0]_i_16 
       (.I0(tmp_reg_671[4]),
        .I1(tmp_54_reg_685[4]),
        .I2(tmp_reg_671[5]),
        .I3(tmp_54_reg_685[5]),
        .O(\tmp_51_reg_708[0]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_51_reg_708[0]_i_17 
       (.I0(tmp_reg_671[2]),
        .I1(tmp_54_reg_685[2]),
        .I2(tmp_reg_671[3]),
        .I3(tmp_54_reg_685[3]),
        .O(\tmp_51_reg_708[0]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_51_reg_708[0]_i_18 
       (.I0(tmp_reg_671[0]),
        .I1(tmp_54_reg_685[0]),
        .I2(tmp_reg_671[1]),
        .I3(tmp_54_reg_685[1]),
        .O(\tmp_51_reg_708[0]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_51_reg_708[0]_i_3 
       (.I0(p_shl3_cast_fu_396_p1[19]),
        .I1(p_shl_cast_fu_447_p1[19]),
        .I2(p_shl3_cast_fu_396_p1[18]),
        .I3(p_shl_cast_fu_447_p1[18]),
        .O(\tmp_51_reg_708[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_51_reg_708[0]_i_4 
       (.I0(tmp_reg_671[13]),
        .I1(tmp_54_reg_685[13]),
        .I2(tmp_reg_671[12]),
        .I3(tmp_54_reg_685[12]),
        .O(\tmp_51_reg_708[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_51_reg_708[0]_i_5 
       (.I0(tmp_reg_671[10]),
        .I1(tmp_54_reg_685[10]),
        .I2(tmp_54_reg_685[11]),
        .I3(tmp_reg_671[11]),
        .O(\tmp_51_reg_708[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_51_reg_708[0]_i_6 
       (.I0(tmp_reg_671[8]),
        .I1(tmp_54_reg_685[8]),
        .I2(tmp_54_reg_685[9]),
        .I3(tmp_reg_671[9]),
        .O(\tmp_51_reg_708[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_51_reg_708[0]_i_7 
       (.I0(p_shl_cast_fu_447_p1[19]),
        .I1(p_shl3_cast_fu_396_p1[19]),
        .I2(p_shl_cast_fu_447_p1[18]),
        .I3(p_shl3_cast_fu_396_p1[18]),
        .O(\tmp_51_reg_708[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_51_reg_708[0]_i_8 
       (.I0(tmp_54_reg_685[12]),
        .I1(tmp_reg_671[12]),
        .I2(tmp_54_reg_685[13]),
        .I3(tmp_reg_671[13]),
        .O(\tmp_51_reg_708[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_51_reg_708[0]_i_9 
       (.I0(tmp_reg_671[10]),
        .I1(tmp_54_reg_685[10]),
        .I2(tmp_reg_671[11]),
        .I3(tmp_54_reg_685[11]),
        .O(\tmp_51_reg_708[0]_i_9_n_0 ));
  FDRE \tmp_51_reg_708_reg[0] 
       (.C(ap_clk),
        .CE(abs_g_reg_7320),
        .D(tmp_51_fu_361_p2),
        .Q(tmp_51_reg_708),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \tmp_51_reg_708_reg[0]_i_1 
       (.CI(\tmp_51_reg_708_reg[0]_i_2_n_0 ),
        .CO({tmp_51_fu_361_p2,\tmp_51_reg_708_reg[0]_i_1_n_1 ,\tmp_51_reg_708_reg[0]_i_1_n_2 ,\tmp_51_reg_708_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_51_reg_708[0]_i_3_n_0 ,\tmp_51_reg_708[0]_i_4_n_0 ,\tmp_51_reg_708[0]_i_5_n_0 ,\tmp_51_reg_708[0]_i_6_n_0 }),
        .O(\NLW_tmp_51_reg_708_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\tmp_51_reg_708[0]_i_7_n_0 ,\tmp_51_reg_708[0]_i_8_n_0 ,\tmp_51_reg_708[0]_i_9_n_0 ,\tmp_51_reg_708[0]_i_10_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \tmp_51_reg_708_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\tmp_51_reg_708_reg[0]_i_2_n_0 ,\tmp_51_reg_708_reg[0]_i_2_n_1 ,\tmp_51_reg_708_reg[0]_i_2_n_2 ,\tmp_51_reg_708_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_51_reg_708[0]_i_11_n_0 ,\tmp_51_reg_708[0]_i_12_n_0 ,\tmp_51_reg_708[0]_i_13_n_0 ,\tmp_51_reg_708[0]_i_14_n_0 }),
        .O(\NLW_tmp_51_reg_708_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_51_reg_708[0]_i_15_n_0 ,\tmp_51_reg_708[0]_i_16_n_0 ,\tmp_51_reg_708[0]_i_17_n_0 ,\tmp_51_reg_708[0]_i_18_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_54_reg_685[10]_i_1 
       (.I0(\tmp_71_reg_651_reg_n_0_[10] ),
        .I1(neg_i7_fu_230_p2[10]),
        .I2(p_0_in8_in),
        .O(\tmp_54_reg_685[10]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hD8)) 
    \tmp_54_reg_685[11]_i_1 
       (.I0(p_0_in8_in),
        .I1(\tmp_71_reg_651_reg_n_0_[13] ),
        .I2(neg_i7_fu_230_p2[11]),
        .O(\tmp_54_reg_685[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \tmp_54_reg_685[12]_i_1 
       (.I0(p_0_in8_in),
        .I1(\tmp_71_reg_651_reg_n_0_[13] ),
        .I2(neg_i7_fu_230_p2[12]),
        .O(\tmp_54_reg_685[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \tmp_54_reg_685[13]_i_1 
       (.I0(p_0_in8_in),
        .I1(\tmp_71_reg_651_reg_n_0_[13] ),
        .I2(neg_i7_fu_230_p2[13]),
        .O(\tmp_54_reg_685[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_54_reg_685[1]_i_1 
       (.I0(\tmp_71_reg_651_reg_n_0_[1] ),
        .I1(neg_i7_fu_230_p2[1]),
        .I2(p_0_in8_in),
        .O(\tmp_54_reg_685[1]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_54_reg_685[1]_i_3 
       (.I0(\tmp_71_reg_651_reg_n_0_[0] ),
        .O(p_0_in[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_54_reg_685[1]_i_4 
       (.I0(\tmp_71_reg_651_reg_n_0_[4] ),
        .O(p_0_in[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_54_reg_685[1]_i_5 
       (.I0(\tmp_71_reg_651_reg_n_0_[3] ),
        .O(p_0_in[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_54_reg_685[1]_i_6 
       (.I0(\tmp_71_reg_651_reg_n_0_[2] ),
        .O(p_0_in[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_54_reg_685[1]_i_7 
       (.I0(\tmp_71_reg_651_reg_n_0_[1] ),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_54_reg_685[2]_i_1 
       (.I0(\tmp_71_reg_651_reg_n_0_[2] ),
        .I1(neg_i7_fu_230_p2[2]),
        .I2(p_0_in8_in),
        .O(\tmp_54_reg_685[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_54_reg_685[3]_i_1 
       (.I0(\tmp_71_reg_651_reg_n_0_[3] ),
        .I1(neg_i7_fu_230_p2[3]),
        .I2(p_0_in8_in),
        .O(\tmp_54_reg_685[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_54_reg_685[4]_i_1 
       (.I0(\tmp_71_reg_651_reg_n_0_[4] ),
        .I1(neg_i7_fu_230_p2[4]),
        .I2(p_0_in8_in),
        .O(\tmp_54_reg_685[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_54_reg_685[5]_i_1 
       (.I0(\tmp_71_reg_651_reg_n_0_[5] ),
        .I1(neg_i7_fu_230_p2[5]),
        .I2(p_0_in8_in),
        .O(\tmp_54_reg_685[5]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_54_reg_685[5]_i_3 
       (.I0(\tmp_71_reg_651_reg_n_0_[8] ),
        .O(p_0_in[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_54_reg_685[5]_i_4 
       (.I0(\tmp_71_reg_651_reg_n_0_[7] ),
        .O(p_0_in[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_54_reg_685[5]_i_5 
       (.I0(\tmp_71_reg_651_reg_n_0_[6] ),
        .O(p_0_in[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_54_reg_685[5]_i_6 
       (.I0(\tmp_71_reg_651_reg_n_0_[5] ),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_54_reg_685[6]_i_1 
       (.I0(\tmp_71_reg_651_reg_n_0_[6] ),
        .I1(neg_i7_fu_230_p2[6]),
        .I2(p_0_in8_in),
        .O(\tmp_54_reg_685[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_54_reg_685[7]_i_1 
       (.I0(\tmp_71_reg_651_reg_n_0_[7] ),
        .I1(neg_i7_fu_230_p2[7]),
        .I2(p_0_in8_in),
        .O(\tmp_54_reg_685[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_54_reg_685[8]_i_1 
       (.I0(\tmp_71_reg_651_reg_n_0_[8] ),
        .I1(neg_i7_fu_230_p2[8]),
        .I2(p_0_in8_in),
        .O(\tmp_54_reg_685[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_54_reg_685[9]_i_1 
       (.I0(\tmp_71_reg_651_reg_n_0_[9] ),
        .I1(neg_i7_fu_230_p2[9]),
        .I2(p_0_in8_in),
        .O(\tmp_54_reg_685[9]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_54_reg_685[9]_i_3 
       (.I0(\tmp_71_reg_651_reg_n_0_[13] ),
        .O(\tmp_54_reg_685[9]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_54_reg_685[9]_i_4 
       (.I0(\tmp_71_reg_651_reg_n_0_[13] ),
        .O(\tmp_54_reg_685[9]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_54_reg_685[9]_i_5 
       (.I0(\tmp_71_reg_651_reg_n_0_[10] ),
        .O(p_0_in[10]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_54_reg_685[9]_i_6 
       (.I0(\tmp_71_reg_651_reg_n_0_[9] ),
        .O(p_0_in[9]));
  FDRE \tmp_54_reg_685_reg[0] 
       (.C(ap_clk),
        .CE(abs_gx_reg_6620),
        .D(\tmp_71_reg_651_reg_n_0_[0] ),
        .Q(tmp_54_reg_685[0]),
        .R(1'b0));
  FDRE \tmp_54_reg_685_reg[10] 
       (.C(ap_clk),
        .CE(abs_gx_reg_6620),
        .D(\tmp_54_reg_685[10]_i_1_n_0 ),
        .Q(tmp_54_reg_685[10]),
        .R(1'b0));
  FDSE \tmp_54_reg_685_reg[11] 
       (.C(ap_clk),
        .CE(abs_gx_reg_6620),
        .D(\tmp_54_reg_685[11]_i_1_n_0 ),
        .Q(tmp_54_reg_685[11]),
        .S(1'b0));
  FDSE \tmp_54_reg_685_reg[12] 
       (.C(ap_clk),
        .CE(abs_gx_reg_6620),
        .D(\tmp_54_reg_685[12]_i_1_n_0 ),
        .Q(tmp_54_reg_685[12]),
        .S(1'b0));
  FDSE \tmp_54_reg_685_reg[13] 
       (.C(ap_clk),
        .CE(abs_gx_reg_6620),
        .D(\tmp_54_reg_685[13]_i_1_n_0 ),
        .Q(tmp_54_reg_685[13]),
        .S(1'b0));
  FDRE \tmp_54_reg_685_reg[1] 
       (.C(ap_clk),
        .CE(abs_gx_reg_6620),
        .D(\tmp_54_reg_685[1]_i_1_n_0 ),
        .Q(tmp_54_reg_685[1]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_54_reg_685_reg[1]_i_2 
       (.CI(1'b0),
        .CO({\tmp_54_reg_685_reg[1]_i_2_n_0 ,\tmp_54_reg_685_reg[1]_i_2_n_1 ,\tmp_54_reg_685_reg[1]_i_2_n_2 ,\tmp_54_reg_685_reg[1]_i_2_n_3 }),
        .CYINIT(p_0_in[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(neg_i7_fu_230_p2[4:1]),
        .S(p_0_in[4:1]));
  FDRE \tmp_54_reg_685_reg[2] 
       (.C(ap_clk),
        .CE(abs_gx_reg_6620),
        .D(\tmp_54_reg_685[2]_i_1_n_0 ),
        .Q(tmp_54_reg_685[2]),
        .R(1'b0));
  FDRE \tmp_54_reg_685_reg[3] 
       (.C(ap_clk),
        .CE(abs_gx_reg_6620),
        .D(\tmp_54_reg_685[3]_i_1_n_0 ),
        .Q(tmp_54_reg_685[3]),
        .R(1'b0));
  FDRE \tmp_54_reg_685_reg[4] 
       (.C(ap_clk),
        .CE(abs_gx_reg_6620),
        .D(\tmp_54_reg_685[4]_i_1_n_0 ),
        .Q(tmp_54_reg_685[4]),
        .R(1'b0));
  FDRE \tmp_54_reg_685_reg[5] 
       (.C(ap_clk),
        .CE(abs_gx_reg_6620),
        .D(\tmp_54_reg_685[5]_i_1_n_0 ),
        .Q(tmp_54_reg_685[5]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_54_reg_685_reg[5]_i_2 
       (.CI(\tmp_54_reg_685_reg[1]_i_2_n_0 ),
        .CO({\tmp_54_reg_685_reg[5]_i_2_n_0 ,\tmp_54_reg_685_reg[5]_i_2_n_1 ,\tmp_54_reg_685_reg[5]_i_2_n_2 ,\tmp_54_reg_685_reg[5]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(neg_i7_fu_230_p2[8:5]),
        .S(p_0_in[8:5]));
  FDRE \tmp_54_reg_685_reg[6] 
       (.C(ap_clk),
        .CE(abs_gx_reg_6620),
        .D(\tmp_54_reg_685[6]_i_1_n_0 ),
        .Q(tmp_54_reg_685[6]),
        .R(1'b0));
  FDRE \tmp_54_reg_685_reg[7] 
       (.C(ap_clk),
        .CE(abs_gx_reg_6620),
        .D(\tmp_54_reg_685[7]_i_1_n_0 ),
        .Q(tmp_54_reg_685[7]),
        .R(1'b0));
  FDRE \tmp_54_reg_685_reg[8] 
       (.C(ap_clk),
        .CE(abs_gx_reg_6620),
        .D(\tmp_54_reg_685[8]_i_1_n_0 ),
        .Q(tmp_54_reg_685[8]),
        .R(1'b0));
  FDRE \tmp_54_reg_685_reg[9] 
       (.C(ap_clk),
        .CE(abs_gx_reg_6620),
        .D(\tmp_54_reg_685[9]_i_1_n_0 ),
        .Q(tmp_54_reg_685[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_54_reg_685_reg[9]_i_2 
       (.CI(\tmp_54_reg_685_reg[5]_i_2_n_0 ),
        .CO({\tmp_54_reg_685_reg[9]_i_2_n_0 ,\tmp_54_reg_685_reg[9]_i_2_n_1 ,\tmp_54_reg_685_reg[9]_i_2_n_2 ,\tmp_54_reg_685_reg[9]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(neg_i7_fu_230_p2[12:9]),
        .S({\tmp_54_reg_685[9]_i_3_n_0 ,\tmp_54_reg_685[9]_i_4_n_0 ,p_0_in[10:9]}));
  LUT6 #(
    .INIT(64'h5555511100000000)) 
    \tmp_60_reg_716[0]_i_1 
       (.I0(ap_reg_pp0_iter2_exitcond_reg_631),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(sobel_gy_data_stream_empty_n),
        .I3(sobel_gx_data_stream_empty_n),
        .I4(\exitcond_reg_631_reg_n_0_[0] ),
        .I5(ap_enable_reg_pp0_iter2_i_2_n_0),
        .O(abs_g_reg_7320));
  LUT3 #(
    .INIT(8'h2D)) 
    \tmp_60_reg_716[0]_i_10 
       (.I0(p_shl_cast_fu_447_p1[19]),
        .I1(tmp_59_fu_411_p2[17]),
        .I2(tmp_59_fu_411_p2[18]),
        .O(\tmp_60_reg_716[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hD22D)) 
    \tmp_60_reg_716[0]_i_11 
       (.I0(p_shl_cast_fu_447_p1[18]),
        .I1(tmp_59_fu_411_p2[16]),
        .I2(tmp_59_fu_411_p2[17]),
        .I3(p_shl_cast_fu_447_p1[19]),
        .O(\tmp_60_reg_716[0]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h2BD4D42B)) 
    \tmp_60_reg_716[0]_i_12 
       (.I0(tmp_59_fu_411_p2[15]),
        .I1(p_shl_cast_fu_447_p1[19]),
        .I2(tmp_54_reg_685[13]),
        .I3(tmp_59_fu_411_p2[16]),
        .I4(p_shl_cast_fu_447_p1[18]),
        .O(\tmp_60_reg_716[0]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_60_reg_716[0]_i_14 
       (.I0(p_shl3_cast_fu_396_p1[19]),
        .O(p_1_out[17]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_60_reg_716[0]_i_15 
       (.I0(p_shl3_cast_fu_396_p1[18]),
        .O(p_1_out[16]));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_60_reg_716[0]_i_16 
       (.I0(tmp_reg_671[13]),
        .I1(p_shl3_cast_fu_396_p1[19]),
        .O(\tmp_60_reg_716[0]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h71)) 
    \tmp_60_reg_716[0]_i_18 
       (.I0(tmp_54_reg_685[12]),
        .I1(p_shl_cast_fu_447_p1[18]),
        .I2(tmp_59_fu_411_p2[14]),
        .O(\tmp_60_reg_716[0]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h71)) 
    \tmp_60_reg_716[0]_i_19 
       (.I0(tmp_54_reg_685[11]),
        .I1(tmp_54_reg_685[13]),
        .I2(tmp_59_fu_411_p2[13]),
        .O(\tmp_60_reg_716[0]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'h71)) 
    \tmp_60_reg_716[0]_i_20 
       (.I0(tmp_54_reg_685[10]),
        .I1(tmp_54_reg_685[12]),
        .I2(tmp_59_fu_411_p2[12]),
        .O(\tmp_60_reg_716[0]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'h71)) 
    \tmp_60_reg_716[0]_i_21 
       (.I0(tmp_54_reg_685[9]),
        .I1(tmp_54_reg_685[11]),
        .I2(tmp_59_fu_411_p2[11]),
        .O(\tmp_60_reg_716[0]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \tmp_60_reg_716[0]_i_22 
       (.I0(tmp_59_fu_411_p2[14]),
        .I1(p_shl_cast_fu_447_p1[18]),
        .I2(tmp_54_reg_685[12]),
        .I3(tmp_54_reg_685[13]),
        .I4(p_shl_cast_fu_447_p1[19]),
        .I5(tmp_59_fu_411_p2[15]),
        .O(\tmp_60_reg_716[0]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \tmp_60_reg_716[0]_i_23 
       (.I0(tmp_59_fu_411_p2[13]),
        .I1(tmp_54_reg_685[13]),
        .I2(tmp_54_reg_685[11]),
        .I3(tmp_54_reg_685[12]),
        .I4(p_shl_cast_fu_447_p1[18]),
        .I5(tmp_59_fu_411_p2[14]),
        .O(\tmp_60_reg_716[0]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \tmp_60_reg_716[0]_i_24 
       (.I0(tmp_59_fu_411_p2[12]),
        .I1(tmp_54_reg_685[12]),
        .I2(tmp_54_reg_685[10]),
        .I3(tmp_54_reg_685[11]),
        .I4(tmp_54_reg_685[13]),
        .I5(tmp_59_fu_411_p2[13]),
        .O(\tmp_60_reg_716[0]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \tmp_60_reg_716[0]_i_25 
       (.I0(tmp_59_fu_411_p2[11]),
        .I1(tmp_54_reg_685[11]),
        .I2(tmp_54_reg_685[9]),
        .I3(tmp_54_reg_685[10]),
        .I4(tmp_54_reg_685[12]),
        .I5(tmp_59_fu_411_p2[12]),
        .O(\tmp_60_reg_716[0]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_60_reg_716[0]_i_27 
       (.I0(tmp_reg_671[12]),
        .I1(p_shl3_cast_fu_396_p1[18]),
        .O(\tmp_60_reg_716[0]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_60_reg_716[0]_i_28 
       (.I0(tmp_reg_671[11]),
        .I1(tmp_reg_671[13]),
        .O(\tmp_60_reg_716[0]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_60_reg_716[0]_i_29 
       (.I0(tmp_reg_671[10]),
        .I1(tmp_reg_671[12]),
        .O(\tmp_60_reg_716[0]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_60_reg_716[0]_i_30 
       (.I0(tmp_reg_671[9]),
        .I1(tmp_reg_671[11]),
        .O(\tmp_60_reg_716[0]_i_30_n_0 ));
  LUT3 #(
    .INIT(8'h71)) 
    \tmp_60_reg_716[0]_i_32 
       (.I0(tmp_54_reg_685[8]),
        .I1(tmp_54_reg_685[10]),
        .I2(tmp_59_fu_411_p2[10]),
        .O(\tmp_60_reg_716[0]_i_32_n_0 ));
  LUT3 #(
    .INIT(8'h71)) 
    \tmp_60_reg_716[0]_i_33 
       (.I0(tmp_54_reg_685[7]),
        .I1(tmp_54_reg_685[9]),
        .I2(tmp_59_fu_411_p2[9]),
        .O(\tmp_60_reg_716[0]_i_33_n_0 ));
  LUT3 #(
    .INIT(8'h71)) 
    \tmp_60_reg_716[0]_i_34 
       (.I0(tmp_54_reg_685[6]),
        .I1(tmp_54_reg_685[8]),
        .I2(tmp_59_fu_411_p2[8]),
        .O(\tmp_60_reg_716[0]_i_34_n_0 ));
  LUT3 #(
    .INIT(8'h71)) 
    \tmp_60_reg_716[0]_i_35 
       (.I0(tmp_54_reg_685[5]),
        .I1(tmp_54_reg_685[7]),
        .I2(tmp_59_fu_411_p2[7]),
        .O(\tmp_60_reg_716[0]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \tmp_60_reg_716[0]_i_36 
       (.I0(tmp_59_fu_411_p2[10]),
        .I1(tmp_54_reg_685[10]),
        .I2(tmp_54_reg_685[8]),
        .I3(tmp_54_reg_685[9]),
        .I4(tmp_54_reg_685[11]),
        .I5(tmp_59_fu_411_p2[11]),
        .O(\tmp_60_reg_716[0]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \tmp_60_reg_716[0]_i_37 
       (.I0(tmp_59_fu_411_p2[9]),
        .I1(tmp_54_reg_685[9]),
        .I2(tmp_54_reg_685[7]),
        .I3(tmp_54_reg_685[8]),
        .I4(tmp_54_reg_685[10]),
        .I5(tmp_59_fu_411_p2[10]),
        .O(\tmp_60_reg_716[0]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \tmp_60_reg_716[0]_i_38 
       (.I0(tmp_59_fu_411_p2[8]),
        .I1(tmp_54_reg_685[8]),
        .I2(tmp_54_reg_685[6]),
        .I3(tmp_54_reg_685[7]),
        .I4(tmp_54_reg_685[9]),
        .I5(tmp_59_fu_411_p2[9]),
        .O(\tmp_60_reg_716[0]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \tmp_60_reg_716[0]_i_39 
       (.I0(tmp_59_fu_411_p2[7]),
        .I1(tmp_54_reg_685[7]),
        .I2(tmp_54_reg_685[5]),
        .I3(tmp_54_reg_685[6]),
        .I4(tmp_54_reg_685[8]),
        .I5(tmp_59_fu_411_p2[8]),
        .O(\tmp_60_reg_716[0]_i_39_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_60_reg_716[0]_i_4 
       (.I0(\tmp_60_reg_716_reg[0]_i_5_n_0 ),
        .O(tmp_59_fu_411_p2[20]));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_60_reg_716[0]_i_41 
       (.I0(tmp_reg_671[8]),
        .I1(tmp_reg_671[10]),
        .O(\tmp_60_reg_716[0]_i_41_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_60_reg_716[0]_i_42 
       (.I0(tmp_reg_671[7]),
        .I1(tmp_reg_671[9]),
        .O(\tmp_60_reg_716[0]_i_42_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_60_reg_716[0]_i_43 
       (.I0(tmp_reg_671[6]),
        .I1(tmp_reg_671[8]),
        .O(\tmp_60_reg_716[0]_i_43_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_60_reg_716[0]_i_44 
       (.I0(tmp_reg_671[5]),
        .I1(tmp_reg_671[7]),
        .O(\tmp_60_reg_716[0]_i_44_n_0 ));
  LUT3 #(
    .INIT(8'h71)) 
    \tmp_60_reg_716[0]_i_46 
       (.I0(tmp_54_reg_685[4]),
        .I1(tmp_54_reg_685[6]),
        .I2(tmp_59_fu_411_p2[6]),
        .O(\tmp_60_reg_716[0]_i_46_n_0 ));
  LUT3 #(
    .INIT(8'h71)) 
    \tmp_60_reg_716[0]_i_47 
       (.I0(tmp_54_reg_685[3]),
        .I1(tmp_54_reg_685[5]),
        .I2(tmp_59_fu_411_p2[5]),
        .O(\tmp_60_reg_716[0]_i_47_n_0 ));
  LUT3 #(
    .INIT(8'h71)) 
    \tmp_60_reg_716[0]_i_48 
       (.I0(tmp_54_reg_685[2]),
        .I1(tmp_54_reg_685[4]),
        .I2(tmp_59_fu_411_p2[4]),
        .O(\tmp_60_reg_716[0]_i_48_n_0 ));
  LUT3 #(
    .INIT(8'h71)) 
    \tmp_60_reg_716[0]_i_49 
       (.I0(tmp_54_reg_685[1]),
        .I1(tmp_54_reg_685[3]),
        .I2(tmp_59_fu_411_p2[3]),
        .O(\tmp_60_reg_716[0]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \tmp_60_reg_716[0]_i_50 
       (.I0(tmp_59_fu_411_p2[6]),
        .I1(tmp_54_reg_685[6]),
        .I2(tmp_54_reg_685[4]),
        .I3(tmp_54_reg_685[5]),
        .I4(tmp_54_reg_685[7]),
        .I5(tmp_59_fu_411_p2[7]),
        .O(\tmp_60_reg_716[0]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \tmp_60_reg_716[0]_i_51 
       (.I0(tmp_59_fu_411_p2[5]),
        .I1(tmp_54_reg_685[5]),
        .I2(tmp_54_reg_685[3]),
        .I3(tmp_54_reg_685[4]),
        .I4(tmp_54_reg_685[6]),
        .I5(tmp_59_fu_411_p2[6]),
        .O(\tmp_60_reg_716[0]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \tmp_60_reg_716[0]_i_52 
       (.I0(tmp_59_fu_411_p2[4]),
        .I1(tmp_54_reg_685[4]),
        .I2(tmp_54_reg_685[2]),
        .I3(tmp_54_reg_685[3]),
        .I4(tmp_54_reg_685[5]),
        .I5(tmp_59_fu_411_p2[5]),
        .O(\tmp_60_reg_716[0]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \tmp_60_reg_716[0]_i_53 
       (.I0(tmp_59_fu_411_p2[3]),
        .I1(tmp_54_reg_685[3]),
        .I2(tmp_54_reg_685[1]),
        .I3(tmp_54_reg_685[2]),
        .I4(tmp_54_reg_685[4]),
        .I5(tmp_59_fu_411_p2[4]),
        .O(\tmp_60_reg_716[0]_i_53_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_60_reg_716[0]_i_55 
       (.I0(tmp_reg_671[4]),
        .I1(tmp_reg_671[6]),
        .O(\tmp_60_reg_716[0]_i_55_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_60_reg_716[0]_i_56 
       (.I0(tmp_reg_671[3]),
        .I1(tmp_reg_671[5]),
        .O(\tmp_60_reg_716[0]_i_56_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_60_reg_716[0]_i_57 
       (.I0(tmp_reg_671[2]),
        .I1(tmp_reg_671[4]),
        .O(\tmp_60_reg_716[0]_i_57_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_60_reg_716[0]_i_58 
       (.I0(tmp_reg_671[1]),
        .I1(tmp_reg_671[3]),
        .O(\tmp_60_reg_716[0]_i_58_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \tmp_60_reg_716[0]_i_59 
       (.I0(tmp_54_reg_685[2]),
        .I1(tmp_54_reg_685[0]),
        .O(\tmp_60_reg_716[0]_i_59_n_0 ));
  LUT5 #(
    .INIT(32'h87787887)) 
    \tmp_60_reg_716[0]_i_60 
       (.I0(tmp_54_reg_685[0]),
        .I1(tmp_54_reg_685[2]),
        .I2(tmp_54_reg_685[1]),
        .I3(tmp_54_reg_685[3]),
        .I4(tmp_59_fu_411_p2[3]),
        .O(\tmp_60_reg_716[0]_i_60_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \tmp_60_reg_716[0]_i_61 
       (.I0(tmp_54_reg_685[2]),
        .I1(tmp_54_reg_685[0]),
        .I2(tmp_59_fu_411_p2[2]),
        .O(\tmp_60_reg_716[0]_i_61_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_60_reg_716[0]_i_62 
       (.I0(tmp_54_reg_685[1]),
        .O(\tmp_60_reg_716[0]_i_62_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_60_reg_716[0]_i_63 
       (.I0(tmp_54_reg_685[0]),
        .O(\tmp_60_reg_716[0]_i_63_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_60_reg_716[0]_i_64 
       (.I0(tmp_reg_671[0]),
        .O(\tmp_60_reg_716[0]_i_64_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_60_reg_716[0]_i_65 
       (.I0(tmp_reg_671[0]),
        .I1(tmp_reg_671[2]),
        .O(\tmp_60_reg_716[0]_i_65_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_60_reg_716[0]_i_66 
       (.I0(tmp_reg_671[1]),
        .O(\tmp_60_reg_716[0]_i_66_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_60_reg_716[0]_i_7 
       (.I0(tmp_59_fu_411_p2[16]),
        .I1(p_shl_cast_fu_447_p1[18]),
        .O(\tmp_60_reg_716[0]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h71)) 
    \tmp_60_reg_716[0]_i_8 
       (.I0(tmp_54_reg_685[13]),
        .I1(p_shl_cast_fu_447_p1[19]),
        .I2(tmp_59_fu_411_p2[15]),
        .O(\tmp_60_reg_716[0]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_60_reg_716[0]_i_9 
       (.I0(tmp_59_fu_411_p2[19]),
        .O(\tmp_60_reg_716[0]_i_9_n_0 ));
  FDRE \tmp_60_reg_716_reg[0] 
       (.C(ap_clk),
        .CE(abs_g_reg_7320),
        .D(tmp_60_fu_417_p2),
        .Q(tmp_60_reg_716),
        .R(1'b0));
  CARRY4 \tmp_60_reg_716_reg[0]_i_13 
       (.CI(\tmp_60_reg_716_reg[0]_i_26_n_0 ),
        .CO({\tmp_60_reg_716_reg[0]_i_13_n_0 ,\tmp_60_reg_716_reg[0]_i_13_n_1 ,\tmp_60_reg_716_reg[0]_i_13_n_2 ,\tmp_60_reg_716_reg[0]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_reg_671[12:9]),
        .O(tmp_59_fu_411_p2[16:13]),
        .S({\tmp_60_reg_716[0]_i_27_n_0 ,\tmp_60_reg_716[0]_i_28_n_0 ,\tmp_60_reg_716[0]_i_29_n_0 ,\tmp_60_reg_716[0]_i_30_n_0 }));
  CARRY4 \tmp_60_reg_716_reg[0]_i_17 
       (.CI(\tmp_60_reg_716_reg[0]_i_31_n_0 ),
        .CO({\tmp_60_reg_716_reg[0]_i_17_n_0 ,\tmp_60_reg_716_reg[0]_i_17_n_1 ,\tmp_60_reg_716_reg[0]_i_17_n_2 ,\tmp_60_reg_716_reg[0]_i_17_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_60_reg_716[0]_i_32_n_0 ,\tmp_60_reg_716[0]_i_33_n_0 ,\tmp_60_reg_716[0]_i_34_n_0 ,\tmp_60_reg_716[0]_i_35_n_0 }),
        .O(\NLW_tmp_60_reg_716_reg[0]_i_17_O_UNCONNECTED [3:0]),
        .S({\tmp_60_reg_716[0]_i_36_n_0 ,\tmp_60_reg_716[0]_i_37_n_0 ,\tmp_60_reg_716[0]_i_38_n_0 ,\tmp_60_reg_716[0]_i_39_n_0 }));
  CARRY4 \tmp_60_reg_716_reg[0]_i_2 
       (.CI(\tmp_60_reg_716_reg[0]_i_3_n_0 ),
        .CO({\NLW_tmp_60_reg_716_reg[0]_i_2_CO_UNCONNECTED [3:1],\tmp_60_reg_716_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,tmp_59_fu_411_p2[20]}),
        .O({\NLW_tmp_60_reg_716_reg[0]_i_2_O_UNCONNECTED [3:2],tmp_60_fu_417_p2,\NLW_tmp_60_reg_716_reg[0]_i_2_O_UNCONNECTED [0]}),
        .S({1'b0,1'b0,1'b1,\tmp_60_reg_716_reg[0]_i_5_n_0 }));
  CARRY4 \tmp_60_reg_716_reg[0]_i_26 
       (.CI(\tmp_60_reg_716_reg[0]_i_40_n_0 ),
        .CO({\tmp_60_reg_716_reg[0]_i_26_n_0 ,\tmp_60_reg_716_reg[0]_i_26_n_1 ,\tmp_60_reg_716_reg[0]_i_26_n_2 ,\tmp_60_reg_716_reg[0]_i_26_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_reg_671[8:5]),
        .O(tmp_59_fu_411_p2[12:9]),
        .S({\tmp_60_reg_716[0]_i_41_n_0 ,\tmp_60_reg_716[0]_i_42_n_0 ,\tmp_60_reg_716[0]_i_43_n_0 ,\tmp_60_reg_716[0]_i_44_n_0 }));
  CARRY4 \tmp_60_reg_716_reg[0]_i_3 
       (.CI(\tmp_60_reg_716_reg[0]_i_6_n_0 ),
        .CO({\tmp_60_reg_716_reg[0]_i_3_n_0 ,\tmp_60_reg_716_reg[0]_i_3_n_1 ,\tmp_60_reg_716_reg[0]_i_3_n_2 ,\tmp_60_reg_716_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({tmp_59_fu_411_p2[19:18],\tmp_60_reg_716[0]_i_7_n_0 ,\tmp_60_reg_716[0]_i_8_n_0 }),
        .O(\NLW_tmp_60_reg_716_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\tmp_60_reg_716[0]_i_9_n_0 ,\tmp_60_reg_716[0]_i_10_n_0 ,\tmp_60_reg_716[0]_i_11_n_0 ,\tmp_60_reg_716[0]_i_12_n_0 }));
  CARRY4 \tmp_60_reg_716_reg[0]_i_31 
       (.CI(\tmp_60_reg_716_reg[0]_i_45_n_0 ),
        .CO({\tmp_60_reg_716_reg[0]_i_31_n_0 ,\tmp_60_reg_716_reg[0]_i_31_n_1 ,\tmp_60_reg_716_reg[0]_i_31_n_2 ,\tmp_60_reg_716_reg[0]_i_31_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_60_reg_716[0]_i_46_n_0 ,\tmp_60_reg_716[0]_i_47_n_0 ,\tmp_60_reg_716[0]_i_48_n_0 ,\tmp_60_reg_716[0]_i_49_n_0 }),
        .O(\NLW_tmp_60_reg_716_reg[0]_i_31_O_UNCONNECTED [3:0]),
        .S({\tmp_60_reg_716[0]_i_50_n_0 ,\tmp_60_reg_716[0]_i_51_n_0 ,\tmp_60_reg_716[0]_i_52_n_0 ,\tmp_60_reg_716[0]_i_53_n_0 }));
  CARRY4 \tmp_60_reg_716_reg[0]_i_40 
       (.CI(\tmp_60_reg_716_reg[0]_i_54_n_0 ),
        .CO({\tmp_60_reg_716_reg[0]_i_40_n_0 ,\tmp_60_reg_716_reg[0]_i_40_n_1 ,\tmp_60_reg_716_reg[0]_i_40_n_2 ,\tmp_60_reg_716_reg[0]_i_40_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_reg_671[4:1]),
        .O(tmp_59_fu_411_p2[8:5]),
        .S({\tmp_60_reg_716[0]_i_55_n_0 ,\tmp_60_reg_716[0]_i_56_n_0 ,\tmp_60_reg_716[0]_i_57_n_0 ,\tmp_60_reg_716[0]_i_58_n_0 }));
  CARRY4 \tmp_60_reg_716_reg[0]_i_45 
       (.CI(1'b0),
        .CO({\tmp_60_reg_716_reg[0]_i_45_n_0 ,\tmp_60_reg_716_reg[0]_i_45_n_1 ,\tmp_60_reg_716_reg[0]_i_45_n_2 ,\tmp_60_reg_716_reg[0]_i_45_n_3 }),
        .CYINIT(1'b1),
        .DI({\tmp_60_reg_716[0]_i_59_n_0 ,tmp_59_fu_411_p2[2],1'b0,1'b0}),
        .O(\NLW_tmp_60_reg_716_reg[0]_i_45_O_UNCONNECTED [3:0]),
        .S({\tmp_60_reg_716[0]_i_60_n_0 ,\tmp_60_reg_716[0]_i_61_n_0 ,\tmp_60_reg_716[0]_i_62_n_0 ,\tmp_60_reg_716[0]_i_63_n_0 }));
  CARRY4 \tmp_60_reg_716_reg[0]_i_5 
       (.CI(\tmp_60_reg_716_reg[0]_i_13_n_0 ),
        .CO({\tmp_60_reg_716_reg[0]_i_5_n_0 ,\NLW_tmp_60_reg_716_reg[0]_i_5_CO_UNCONNECTED [2],\tmp_60_reg_716_reg[0]_i_5_n_2 ,\tmp_60_reg_716_reg[0]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_shl3_cast_fu_396_p1,tmp_reg_671[13]}),
        .O({\NLW_tmp_60_reg_716_reg[0]_i_5_O_UNCONNECTED [3],tmp_59_fu_411_p2[19:17]}),
        .S({1'b1,p_1_out[17:16],\tmp_60_reg_716[0]_i_16_n_0 }));
  CARRY4 \tmp_60_reg_716_reg[0]_i_54 
       (.CI(1'b0),
        .CO({\tmp_60_reg_716_reg[0]_i_54_n_0 ,\tmp_60_reg_716_reg[0]_i_54_n_1 ,\tmp_60_reg_716_reg[0]_i_54_n_2 ,\tmp_60_reg_716_reg[0]_i_54_n_3 }),
        .CYINIT(1'b0),
        .DI({tmp_reg_671[0],1'b0,\tmp_60_reg_716[0]_i_64_n_0 ,1'b0}),
        .O({tmp_59_fu_411_p2[4:2],\NLW_tmp_60_reg_716_reg[0]_i_54_O_UNCONNECTED [0]}),
        .S({\tmp_60_reg_716[0]_i_65_n_0 ,\tmp_60_reg_716[0]_i_66_n_0 ,tmp_reg_671[0],1'b0}));
  CARRY4 \tmp_60_reg_716_reg[0]_i_6 
       (.CI(\tmp_60_reg_716_reg[0]_i_17_n_0 ),
        .CO({\tmp_60_reg_716_reg[0]_i_6_n_0 ,\tmp_60_reg_716_reg[0]_i_6_n_1 ,\tmp_60_reg_716_reg[0]_i_6_n_2 ,\tmp_60_reg_716_reg[0]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_60_reg_716[0]_i_18_n_0 ,\tmp_60_reg_716[0]_i_19_n_0 ,\tmp_60_reg_716[0]_i_20_n_0 ,\tmp_60_reg_716[0]_i_21_n_0 }),
        .O(\NLW_tmp_60_reg_716_reg[0]_i_6_O_UNCONNECTED [3:0]),
        .S({\tmp_60_reg_716[0]_i_22_n_0 ,\tmp_60_reg_716[0]_i_23_n_0 ,\tmp_60_reg_716[0]_i_24_n_0 ,\tmp_60_reg_716[0]_i_25_n_0 }));
  LUT4 #(
    .INIT(16'h8F88)) 
    \tmp_67_reg_727[0]_i_1 
       (.I0(\tmp_67_reg_727[0]_i_2_n_0 ),
        .I1(\tmp_67_reg_727[0]_i_3_n_0 ),
        .I2(abs_g_reg_7320),
        .I3(\tmp_67_reg_727_reg_n_0_[0] ),
        .O(\tmp_67_reg_727[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \tmp_67_reg_727[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter2_i_2_n_0),
        .I1(tmp_54_reg_685[0]),
        .I2(tmp_54_reg_685[1]),
        .I3(tmp_54_reg_685[2]),
        .I4(\ap_CS_fsm[3]_i_2__0_n_0 ),
        .I5(\tmp_67_reg_727[0]_i_4_n_0 ),
        .O(\tmp_67_reg_727[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \tmp_67_reg_727[0]_i_3 
       (.I0(\tmp_67_reg_727[0]_i_5_n_0 ),
        .I1(\tmp_67_reg_727[0]_i_6_n_0 ),
        .I2(\tmp_67_reg_727[0]_i_7_n_0 ),
        .I3(\tmp_67_reg_727[0]_i_8_n_0 ),
        .O(\tmp_67_reg_727[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \tmp_67_reg_727[0]_i_4 
       (.I0(tmp_54_reg_685[5]),
        .I1(tmp_54_reg_685[6]),
        .I2(tmp_54_reg_685[3]),
        .I3(tmp_54_reg_685[4]),
        .I4(tmp_54_reg_685[8]),
        .I5(tmp_54_reg_685[7]),
        .O(\tmp_67_reg_727[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \tmp_67_reg_727[0]_i_5 
       (.I0(tmp_reg_671[13]),
        .I1(p_shl3_cast_fu_396_p1[18]),
        .I2(tmp_reg_671[11]),
        .I3(tmp_reg_671[12]),
        .I4(ap_reg_pp0_iter2_exitcond_reg_631),
        .I5(p_shl3_cast_fu_396_p1[19]),
        .O(\tmp_67_reg_727[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \tmp_67_reg_727[0]_i_6 
       (.I0(tmp_reg_671[7]),
        .I1(tmp_reg_671[8]),
        .I2(tmp_reg_671[5]),
        .I3(tmp_reg_671[6]),
        .I4(tmp_reg_671[10]),
        .I5(tmp_reg_671[9]),
        .O(\tmp_67_reg_727[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \tmp_67_reg_727[0]_i_7 
       (.I0(tmp_54_reg_685[11]),
        .I1(tmp_54_reg_685[12]),
        .I2(tmp_54_reg_685[9]),
        .I3(tmp_54_reg_685[10]),
        .I4(p_shl_cast_fu_447_p1[18]),
        .I5(tmp_54_reg_685[13]),
        .O(\tmp_67_reg_727[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \tmp_67_reg_727[0]_i_8 
       (.I0(tmp_reg_671[1]),
        .I1(tmp_reg_671[2]),
        .I2(p_shl_cast_fu_447_p1[19]),
        .I3(tmp_reg_671[0]),
        .I4(tmp_reg_671[4]),
        .I5(tmp_reg_671[3]),
        .O(\tmp_67_reg_727[0]_i_8_n_0 ));
  FDRE \tmp_67_reg_727_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_67_reg_727[0]_i_1_n_0 ),
        .Q(\tmp_67_reg_727_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \tmp_70_reg_640_reg[0] 
       (.C(ap_clk),
        .CE(tmp_70_reg_6400),
        .D(\tmp_70_reg_640_reg[13]_0 [0]),
        .Q(\tmp_70_reg_640_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \tmp_70_reg_640_reg[10] 
       (.C(ap_clk),
        .CE(tmp_70_reg_6400),
        .D(\tmp_70_reg_640_reg[13]_0 [10]),
        .Q(\tmp_70_reg_640_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \tmp_70_reg_640_reg[13] 
       (.C(ap_clk),
        .CE(tmp_70_reg_6400),
        .D(\tmp_70_reg_640_reg[13]_0 [11]),
        .Q(\tmp_70_reg_640_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \tmp_70_reg_640_reg[1] 
       (.C(ap_clk),
        .CE(tmp_70_reg_6400),
        .D(\tmp_70_reg_640_reg[13]_0 [1]),
        .Q(\tmp_70_reg_640_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \tmp_70_reg_640_reg[2] 
       (.C(ap_clk),
        .CE(tmp_70_reg_6400),
        .D(\tmp_70_reg_640_reg[13]_0 [2]),
        .Q(\tmp_70_reg_640_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \tmp_70_reg_640_reg[3] 
       (.C(ap_clk),
        .CE(tmp_70_reg_6400),
        .D(\tmp_70_reg_640_reg[13]_0 [3]),
        .Q(\tmp_70_reg_640_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \tmp_70_reg_640_reg[4] 
       (.C(ap_clk),
        .CE(tmp_70_reg_6400),
        .D(\tmp_70_reg_640_reg[13]_0 [4]),
        .Q(\tmp_70_reg_640_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \tmp_70_reg_640_reg[5] 
       (.C(ap_clk),
        .CE(tmp_70_reg_6400),
        .D(\tmp_70_reg_640_reg[13]_0 [5]),
        .Q(\tmp_70_reg_640_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \tmp_70_reg_640_reg[6] 
       (.C(ap_clk),
        .CE(tmp_70_reg_6400),
        .D(\tmp_70_reg_640_reg[13]_0 [6]),
        .Q(\tmp_70_reg_640_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \tmp_70_reg_640_reg[7] 
       (.C(ap_clk),
        .CE(tmp_70_reg_6400),
        .D(\tmp_70_reg_640_reg[13]_0 [7]),
        .Q(\tmp_70_reg_640_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \tmp_70_reg_640_reg[8] 
       (.C(ap_clk),
        .CE(tmp_70_reg_6400),
        .D(\tmp_70_reg_640_reg[13]_0 [8]),
        .Q(\tmp_70_reg_640_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \tmp_70_reg_640_reg[9] 
       (.C(ap_clk),
        .CE(tmp_70_reg_6400),
        .D(\tmp_70_reg_640_reg[13]_0 [9]),
        .Q(\tmp_70_reg_640_reg_n_0_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00008F0000000000)) 
    \tmp_71_reg_651[13]_i_1 
       (.I0(sobel_gx_data_stream_empty_n),
        .I1(sobel_gy_data_stream_empty_n),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\exitcond_reg_631_reg_n_0_[0] ),
        .I5(ap_enable_reg_pp0_iter2_i_2_n_0),
        .O(tmp_70_reg_6400));
  FDRE \tmp_71_reg_651_reg[0] 
       (.C(ap_clk),
        .CE(tmp_70_reg_6400),
        .D(D[0]),
        .Q(\tmp_71_reg_651_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \tmp_71_reg_651_reg[10] 
       (.C(ap_clk),
        .CE(tmp_70_reg_6400),
        .D(D[10]),
        .Q(\tmp_71_reg_651_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \tmp_71_reg_651_reg[13] 
       (.C(ap_clk),
        .CE(tmp_70_reg_6400),
        .D(D[11]),
        .Q(\tmp_71_reg_651_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \tmp_71_reg_651_reg[1] 
       (.C(ap_clk),
        .CE(tmp_70_reg_6400),
        .D(D[1]),
        .Q(\tmp_71_reg_651_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \tmp_71_reg_651_reg[2] 
       (.C(ap_clk),
        .CE(tmp_70_reg_6400),
        .D(D[2]),
        .Q(\tmp_71_reg_651_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \tmp_71_reg_651_reg[3] 
       (.C(ap_clk),
        .CE(tmp_70_reg_6400),
        .D(D[3]),
        .Q(\tmp_71_reg_651_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \tmp_71_reg_651_reg[4] 
       (.C(ap_clk),
        .CE(tmp_70_reg_6400),
        .D(D[4]),
        .Q(\tmp_71_reg_651_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \tmp_71_reg_651_reg[5] 
       (.C(ap_clk),
        .CE(tmp_70_reg_6400),
        .D(D[5]),
        .Q(\tmp_71_reg_651_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \tmp_71_reg_651_reg[6] 
       (.C(ap_clk),
        .CE(tmp_70_reg_6400),
        .D(D[6]),
        .Q(\tmp_71_reg_651_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \tmp_71_reg_651_reg[7] 
       (.C(ap_clk),
        .CE(tmp_70_reg_6400),
        .D(D[7]),
        .Q(\tmp_71_reg_651_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \tmp_71_reg_651_reg[8] 
       (.C(ap_clk),
        .CE(tmp_70_reg_6400),
        .D(D[8]),
        .Q(\tmp_71_reg_651_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \tmp_71_reg_651_reg[9] 
       (.C(ap_clk),
        .CE(tmp_70_reg_6400),
        .D(D[9]),
        .Q(\tmp_71_reg_651_reg_n_0_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_reg_671[10]_i_1 
       (.I0(\tmp_70_reg_640_reg_n_0_[10] ),
        .I1(neg_i_fu_209_p2[10]),
        .I2(p_0_in7_in),
        .O(\tmp_reg_671[10]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hD8)) 
    \tmp_reg_671[11]_i_1 
       (.I0(p_0_in7_in),
        .I1(\tmp_70_reg_640_reg_n_0_[13] ),
        .I2(neg_i_fu_209_p2[11]),
        .O(\tmp_reg_671[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \tmp_reg_671[12]_i_1 
       (.I0(p_0_in7_in),
        .I1(\tmp_70_reg_640_reg_n_0_[13] ),
        .I2(neg_i_fu_209_p2[12]),
        .O(\tmp_reg_671[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \tmp_reg_671[13]_i_1 
       (.I0(p_0_in7_in),
        .I1(\tmp_70_reg_640_reg_n_0_[13] ),
        .I2(neg_i_fu_209_p2[13]),
        .O(\tmp_reg_671[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_reg_671[1]_i_1 
       (.I0(\tmp_70_reg_640_reg_n_0_[1] ),
        .I1(neg_i_fu_209_p2[1]),
        .I2(p_0_in7_in),
        .O(\tmp_reg_671[1]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_reg_671[1]_i_3 
       (.I0(\tmp_70_reg_640_reg_n_0_[0] ),
        .O(\tmp_reg_671[1]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_reg_671[1]_i_4 
       (.I0(\tmp_70_reg_640_reg_n_0_[4] ),
        .O(\tmp_reg_671[1]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_reg_671[1]_i_5 
       (.I0(\tmp_70_reg_640_reg_n_0_[3] ),
        .O(\tmp_reg_671[1]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_reg_671[1]_i_6 
       (.I0(\tmp_70_reg_640_reg_n_0_[2] ),
        .O(\tmp_reg_671[1]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_reg_671[1]_i_7 
       (.I0(\tmp_70_reg_640_reg_n_0_[1] ),
        .O(\tmp_reg_671[1]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_reg_671[2]_i_1 
       (.I0(\tmp_70_reg_640_reg_n_0_[2] ),
        .I1(neg_i_fu_209_p2[2]),
        .I2(p_0_in7_in),
        .O(\tmp_reg_671[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_reg_671[3]_i_1 
       (.I0(\tmp_70_reg_640_reg_n_0_[3] ),
        .I1(neg_i_fu_209_p2[3]),
        .I2(p_0_in7_in),
        .O(\tmp_reg_671[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_reg_671[4]_i_1 
       (.I0(\tmp_70_reg_640_reg_n_0_[4] ),
        .I1(neg_i_fu_209_p2[4]),
        .I2(p_0_in7_in),
        .O(\tmp_reg_671[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_reg_671[5]_i_1 
       (.I0(\tmp_70_reg_640_reg_n_0_[5] ),
        .I1(neg_i_fu_209_p2[5]),
        .I2(p_0_in7_in),
        .O(\tmp_reg_671[5]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_reg_671[5]_i_3 
       (.I0(\tmp_70_reg_640_reg_n_0_[8] ),
        .O(\tmp_reg_671[5]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_reg_671[5]_i_4 
       (.I0(\tmp_70_reg_640_reg_n_0_[7] ),
        .O(\tmp_reg_671[5]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_reg_671[5]_i_5 
       (.I0(\tmp_70_reg_640_reg_n_0_[6] ),
        .O(\tmp_reg_671[5]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_reg_671[5]_i_6 
       (.I0(\tmp_70_reg_640_reg_n_0_[5] ),
        .O(\tmp_reg_671[5]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_reg_671[6]_i_1 
       (.I0(\tmp_70_reg_640_reg_n_0_[6] ),
        .I1(neg_i_fu_209_p2[6]),
        .I2(p_0_in7_in),
        .O(\tmp_reg_671[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_reg_671[7]_i_1 
       (.I0(\tmp_70_reg_640_reg_n_0_[7] ),
        .I1(neg_i_fu_209_p2[7]),
        .I2(p_0_in7_in),
        .O(\tmp_reg_671[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_reg_671[8]_i_1 
       (.I0(\tmp_70_reg_640_reg_n_0_[8] ),
        .I1(neg_i_fu_209_p2[8]),
        .I2(p_0_in7_in),
        .O(\tmp_reg_671[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_reg_671[9]_i_1 
       (.I0(\tmp_70_reg_640_reg_n_0_[9] ),
        .I1(neg_i_fu_209_p2[9]),
        .I2(p_0_in7_in),
        .O(\tmp_reg_671[9]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_reg_671[9]_i_3 
       (.I0(\tmp_70_reg_640_reg_n_0_[13] ),
        .O(\tmp_reg_671[9]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_reg_671[9]_i_4 
       (.I0(\tmp_70_reg_640_reg_n_0_[13] ),
        .O(\tmp_reg_671[9]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_reg_671[9]_i_5 
       (.I0(\tmp_70_reg_640_reg_n_0_[10] ),
        .O(\tmp_reg_671[9]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_reg_671[9]_i_6 
       (.I0(\tmp_70_reg_640_reg_n_0_[9] ),
        .O(\tmp_reg_671[9]_i_6_n_0 ));
  FDRE \tmp_reg_671_reg[0] 
       (.C(ap_clk),
        .CE(abs_gx_reg_6620),
        .D(\tmp_70_reg_640_reg_n_0_[0] ),
        .Q(tmp_reg_671[0]),
        .R(1'b0));
  FDRE \tmp_reg_671_reg[10] 
       (.C(ap_clk),
        .CE(abs_gx_reg_6620),
        .D(\tmp_reg_671[10]_i_1_n_0 ),
        .Q(tmp_reg_671[10]),
        .R(1'b0));
  FDSE \tmp_reg_671_reg[11] 
       (.C(ap_clk),
        .CE(abs_gx_reg_6620),
        .D(\tmp_reg_671[11]_i_1_n_0 ),
        .Q(tmp_reg_671[11]),
        .S(1'b0));
  FDSE \tmp_reg_671_reg[12] 
       (.C(ap_clk),
        .CE(abs_gx_reg_6620),
        .D(\tmp_reg_671[12]_i_1_n_0 ),
        .Q(tmp_reg_671[12]),
        .S(1'b0));
  FDSE \tmp_reg_671_reg[13] 
       (.C(ap_clk),
        .CE(abs_gx_reg_6620),
        .D(\tmp_reg_671[13]_i_1_n_0 ),
        .Q(tmp_reg_671[13]),
        .S(1'b0));
  FDRE \tmp_reg_671_reg[1] 
       (.C(ap_clk),
        .CE(abs_gx_reg_6620),
        .D(\tmp_reg_671[1]_i_1_n_0 ),
        .Q(tmp_reg_671[1]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_reg_671_reg[1]_i_2 
       (.CI(1'b0),
        .CO({\tmp_reg_671_reg[1]_i_2_n_0 ,\tmp_reg_671_reg[1]_i_2_n_1 ,\tmp_reg_671_reg[1]_i_2_n_2 ,\tmp_reg_671_reg[1]_i_2_n_3 }),
        .CYINIT(\tmp_reg_671[1]_i_3_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(neg_i_fu_209_p2[4:1]),
        .S({\tmp_reg_671[1]_i_4_n_0 ,\tmp_reg_671[1]_i_5_n_0 ,\tmp_reg_671[1]_i_6_n_0 ,\tmp_reg_671[1]_i_7_n_0 }));
  FDRE \tmp_reg_671_reg[2] 
       (.C(ap_clk),
        .CE(abs_gx_reg_6620),
        .D(\tmp_reg_671[2]_i_1_n_0 ),
        .Q(tmp_reg_671[2]),
        .R(1'b0));
  FDRE \tmp_reg_671_reg[3] 
       (.C(ap_clk),
        .CE(abs_gx_reg_6620),
        .D(\tmp_reg_671[3]_i_1_n_0 ),
        .Q(tmp_reg_671[3]),
        .R(1'b0));
  FDRE \tmp_reg_671_reg[4] 
       (.C(ap_clk),
        .CE(abs_gx_reg_6620),
        .D(\tmp_reg_671[4]_i_1_n_0 ),
        .Q(tmp_reg_671[4]),
        .R(1'b0));
  FDRE \tmp_reg_671_reg[5] 
       (.C(ap_clk),
        .CE(abs_gx_reg_6620),
        .D(\tmp_reg_671[5]_i_1_n_0 ),
        .Q(tmp_reg_671[5]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_reg_671_reg[5]_i_2 
       (.CI(\tmp_reg_671_reg[1]_i_2_n_0 ),
        .CO({\tmp_reg_671_reg[5]_i_2_n_0 ,\tmp_reg_671_reg[5]_i_2_n_1 ,\tmp_reg_671_reg[5]_i_2_n_2 ,\tmp_reg_671_reg[5]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(neg_i_fu_209_p2[8:5]),
        .S({\tmp_reg_671[5]_i_3_n_0 ,\tmp_reg_671[5]_i_4_n_0 ,\tmp_reg_671[5]_i_5_n_0 ,\tmp_reg_671[5]_i_6_n_0 }));
  FDRE \tmp_reg_671_reg[6] 
       (.C(ap_clk),
        .CE(abs_gx_reg_6620),
        .D(\tmp_reg_671[6]_i_1_n_0 ),
        .Q(tmp_reg_671[6]),
        .R(1'b0));
  FDRE \tmp_reg_671_reg[7] 
       (.C(ap_clk),
        .CE(abs_gx_reg_6620),
        .D(\tmp_reg_671[7]_i_1_n_0 ),
        .Q(tmp_reg_671[7]),
        .R(1'b0));
  FDRE \tmp_reg_671_reg[8] 
       (.C(ap_clk),
        .CE(abs_gx_reg_6620),
        .D(\tmp_reg_671[8]_i_1_n_0 ),
        .Q(tmp_reg_671[8]),
        .R(1'b0));
  FDRE \tmp_reg_671_reg[9] 
       (.C(ap_clk),
        .CE(abs_gx_reg_6620),
        .D(\tmp_reg_671[9]_i_1_n_0 ),
        .Q(tmp_reg_671[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_reg_671_reg[9]_i_2 
       (.CI(\tmp_reg_671_reg[5]_i_2_n_0 ),
        .CO({\tmp_reg_671_reg[9]_i_2_n_0 ,\tmp_reg_671_reg[9]_i_2_n_1 ,\tmp_reg_671_reg[9]_i_2_n_2 ,\tmp_reg_671_reg[9]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(neg_i_fu_209_p2[12:9]),
        .S({\tmp_reg_671[9]_i_3_n_0 ,\tmp_reg_671[9]_i_4_n_0 ,\tmp_reg_671[9]_i_5_n_0 ,\tmp_reg_671[9]_i_6_n_0 }));
  LUT4 #(
    .INIT(16'hD22D)) 
    \ult_reg_722[0]_i_10 
       (.I0(p_shl3_cast_fu_396_p1[18]),
        .I1(tmp_65_fu_455_p2[16]),
        .I2(p_shl3_cast_fu_396_p1[19]),
        .I3(tmp_65_fu_455_p2[17]),
        .O(\ult_reg_722[0]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h718E8E71)) 
    \ult_reg_722[0]_i_11 
       (.I0(tmp_reg_671[13]),
        .I1(p_shl3_cast_fu_396_p1[19]),
        .I2(tmp_65_fu_455_p2[15]),
        .I3(p_shl3_cast_fu_396_p1[18]),
        .I4(tmp_65_fu_455_p2[16]),
        .O(\ult_reg_722[0]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ult_reg_722[0]_i_13 
       (.I0(p_shl_cast_fu_447_p1[19]),
        .O(\ult_reg_722[0]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ult_reg_722[0]_i_14 
       (.I0(p_shl_cast_fu_447_p1[18]),
        .O(\ult_reg_722[0]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ult_reg_722[0]_i_15 
       (.I0(tmp_54_reg_685[13]),
        .I1(p_shl_cast_fu_447_p1[19]),
        .O(\ult_reg_722[0]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h2B)) 
    \ult_reg_722[0]_i_17 
       (.I0(tmp_65_fu_455_p2[14]),
        .I1(p_shl3_cast_fu_396_p1[18]),
        .I2(tmp_reg_671[12]),
        .O(\ult_reg_722[0]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h2B)) 
    \ult_reg_722[0]_i_18 
       (.I0(tmp_65_fu_455_p2[13]),
        .I1(tmp_reg_671[13]),
        .I2(tmp_reg_671[11]),
        .O(\ult_reg_722[0]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h2B)) 
    \ult_reg_722[0]_i_19 
       (.I0(tmp_65_fu_455_p2[12]),
        .I1(tmp_reg_671[12]),
        .I2(tmp_reg_671[10]),
        .O(\ult_reg_722[0]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'h2B)) 
    \ult_reg_722[0]_i_20 
       (.I0(tmp_65_fu_455_p2[11]),
        .I1(tmp_reg_671[11]),
        .I2(tmp_reg_671[9]),
        .O(\ult_reg_722[0]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \ult_reg_722[0]_i_21 
       (.I0(tmp_reg_671[12]),
        .I1(p_shl3_cast_fu_396_p1[18]),
        .I2(tmp_65_fu_455_p2[14]),
        .I3(tmp_65_fu_455_p2[15]),
        .I4(tmp_reg_671[13]),
        .I5(p_shl3_cast_fu_396_p1[19]),
        .O(\ult_reg_722[0]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \ult_reg_722[0]_i_22 
       (.I0(tmp_reg_671[11]),
        .I1(tmp_reg_671[13]),
        .I2(tmp_65_fu_455_p2[13]),
        .I3(tmp_65_fu_455_p2[14]),
        .I4(tmp_reg_671[12]),
        .I5(p_shl3_cast_fu_396_p1[18]),
        .O(\ult_reg_722[0]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \ult_reg_722[0]_i_23 
       (.I0(tmp_reg_671[10]),
        .I1(tmp_reg_671[12]),
        .I2(tmp_65_fu_455_p2[12]),
        .I3(tmp_65_fu_455_p2[13]),
        .I4(tmp_reg_671[11]),
        .I5(tmp_reg_671[13]),
        .O(\ult_reg_722[0]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \ult_reg_722[0]_i_24 
       (.I0(tmp_reg_671[9]),
        .I1(tmp_reg_671[11]),
        .I2(tmp_65_fu_455_p2[11]),
        .I3(tmp_65_fu_455_p2[12]),
        .I4(tmp_reg_671[10]),
        .I5(tmp_reg_671[12]),
        .O(\ult_reg_722[0]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ult_reg_722[0]_i_26 
       (.I0(tmp_54_reg_685[12]),
        .I1(p_shl_cast_fu_447_p1[18]),
        .O(\ult_reg_722[0]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ult_reg_722[0]_i_27 
       (.I0(tmp_54_reg_685[11]),
        .I1(tmp_54_reg_685[13]),
        .O(\ult_reg_722[0]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ult_reg_722[0]_i_28 
       (.I0(tmp_54_reg_685[10]),
        .I1(tmp_54_reg_685[12]),
        .O(\ult_reg_722[0]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ult_reg_722[0]_i_29 
       (.I0(tmp_54_reg_685[9]),
        .I1(tmp_54_reg_685[11]),
        .O(\ult_reg_722[0]_i_29_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ult_reg_722[0]_i_3 
       (.I0(\ult_reg_722_reg[0]_i_4_n_0 ),
        .O(tmp_65_fu_455_p2[20]));
  LUT3 #(
    .INIT(8'h2B)) 
    \ult_reg_722[0]_i_31 
       (.I0(tmp_65_fu_455_p2[10]),
        .I1(tmp_reg_671[10]),
        .I2(tmp_reg_671[8]),
        .O(\ult_reg_722[0]_i_31_n_0 ));
  LUT3 #(
    .INIT(8'h2B)) 
    \ult_reg_722[0]_i_32 
       (.I0(tmp_65_fu_455_p2[9]),
        .I1(tmp_reg_671[9]),
        .I2(tmp_reg_671[7]),
        .O(\ult_reg_722[0]_i_32_n_0 ));
  LUT3 #(
    .INIT(8'h2B)) 
    \ult_reg_722[0]_i_33 
       (.I0(tmp_65_fu_455_p2[8]),
        .I1(tmp_reg_671[8]),
        .I2(tmp_reg_671[6]),
        .O(\ult_reg_722[0]_i_33_n_0 ));
  LUT3 #(
    .INIT(8'h2B)) 
    \ult_reg_722[0]_i_34 
       (.I0(tmp_65_fu_455_p2[7]),
        .I1(tmp_reg_671[7]),
        .I2(tmp_reg_671[5]),
        .O(\ult_reg_722[0]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \ult_reg_722[0]_i_35 
       (.I0(tmp_reg_671[8]),
        .I1(tmp_reg_671[10]),
        .I2(tmp_65_fu_455_p2[10]),
        .I3(tmp_65_fu_455_p2[11]),
        .I4(tmp_reg_671[9]),
        .I5(tmp_reg_671[11]),
        .O(\ult_reg_722[0]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \ult_reg_722[0]_i_36 
       (.I0(tmp_reg_671[7]),
        .I1(tmp_reg_671[9]),
        .I2(tmp_65_fu_455_p2[9]),
        .I3(tmp_65_fu_455_p2[10]),
        .I4(tmp_reg_671[8]),
        .I5(tmp_reg_671[10]),
        .O(\ult_reg_722[0]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \ult_reg_722[0]_i_37 
       (.I0(tmp_reg_671[6]),
        .I1(tmp_reg_671[8]),
        .I2(tmp_65_fu_455_p2[8]),
        .I3(tmp_65_fu_455_p2[9]),
        .I4(tmp_reg_671[7]),
        .I5(tmp_reg_671[9]),
        .O(\ult_reg_722[0]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \ult_reg_722[0]_i_38 
       (.I0(tmp_reg_671[5]),
        .I1(tmp_reg_671[7]),
        .I2(tmp_65_fu_455_p2[7]),
        .I3(tmp_65_fu_455_p2[8]),
        .I4(tmp_reg_671[6]),
        .I5(tmp_reg_671[8]),
        .O(\ult_reg_722[0]_i_38_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ult_reg_722[0]_i_40 
       (.I0(tmp_54_reg_685[8]),
        .I1(tmp_54_reg_685[10]),
        .O(\ult_reg_722[0]_i_40_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ult_reg_722[0]_i_41 
       (.I0(tmp_54_reg_685[7]),
        .I1(tmp_54_reg_685[9]),
        .O(\ult_reg_722[0]_i_41_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ult_reg_722[0]_i_42 
       (.I0(tmp_54_reg_685[6]),
        .I1(tmp_54_reg_685[8]),
        .O(\ult_reg_722[0]_i_42_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ult_reg_722[0]_i_43 
       (.I0(tmp_54_reg_685[5]),
        .I1(tmp_54_reg_685[7]),
        .O(\ult_reg_722[0]_i_43_n_0 ));
  LUT3 #(
    .INIT(8'h2B)) 
    \ult_reg_722[0]_i_45 
       (.I0(tmp_65_fu_455_p2[6]),
        .I1(tmp_reg_671[6]),
        .I2(tmp_reg_671[4]),
        .O(\ult_reg_722[0]_i_45_n_0 ));
  LUT3 #(
    .INIT(8'h2B)) 
    \ult_reg_722[0]_i_46 
       (.I0(tmp_65_fu_455_p2[5]),
        .I1(tmp_reg_671[5]),
        .I2(tmp_reg_671[3]),
        .O(\ult_reg_722[0]_i_46_n_0 ));
  LUT3 #(
    .INIT(8'h2B)) 
    \ult_reg_722[0]_i_47 
       (.I0(tmp_65_fu_455_p2[4]),
        .I1(tmp_reg_671[4]),
        .I2(tmp_reg_671[2]),
        .O(\ult_reg_722[0]_i_47_n_0 ));
  LUT3 #(
    .INIT(8'h2B)) 
    \ult_reg_722[0]_i_48 
       (.I0(tmp_65_fu_455_p2[3]),
        .I1(tmp_reg_671[3]),
        .I2(tmp_reg_671[1]),
        .O(\ult_reg_722[0]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \ult_reg_722[0]_i_49 
       (.I0(tmp_reg_671[4]),
        .I1(tmp_reg_671[6]),
        .I2(tmp_65_fu_455_p2[6]),
        .I3(tmp_65_fu_455_p2[7]),
        .I4(tmp_reg_671[5]),
        .I5(tmp_reg_671[7]),
        .O(\ult_reg_722[0]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \ult_reg_722[0]_i_50 
       (.I0(tmp_reg_671[3]),
        .I1(tmp_reg_671[5]),
        .I2(tmp_65_fu_455_p2[5]),
        .I3(tmp_65_fu_455_p2[6]),
        .I4(tmp_reg_671[4]),
        .I5(tmp_reg_671[6]),
        .O(\ult_reg_722[0]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \ult_reg_722[0]_i_51 
       (.I0(tmp_reg_671[2]),
        .I1(tmp_reg_671[4]),
        .I2(tmp_65_fu_455_p2[4]),
        .I3(tmp_65_fu_455_p2[5]),
        .I4(tmp_reg_671[3]),
        .I5(tmp_reg_671[5]),
        .O(\ult_reg_722[0]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \ult_reg_722[0]_i_52 
       (.I0(tmp_reg_671[1]),
        .I1(tmp_reg_671[3]),
        .I2(tmp_65_fu_455_p2[3]),
        .I3(tmp_65_fu_455_p2[4]),
        .I4(tmp_reg_671[2]),
        .I5(tmp_reg_671[4]),
        .O(\ult_reg_722[0]_i_52_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ult_reg_722[0]_i_54 
       (.I0(tmp_54_reg_685[4]),
        .I1(tmp_54_reg_685[6]),
        .O(\ult_reg_722[0]_i_54_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ult_reg_722[0]_i_55 
       (.I0(tmp_54_reg_685[3]),
        .I1(tmp_54_reg_685[5]),
        .O(\ult_reg_722[0]_i_55_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ult_reg_722[0]_i_56 
       (.I0(tmp_54_reg_685[2]),
        .I1(tmp_54_reg_685[4]),
        .O(\ult_reg_722[0]_i_56_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ult_reg_722[0]_i_57 
       (.I0(tmp_54_reg_685[1]),
        .I1(tmp_54_reg_685[3]),
        .O(\ult_reg_722[0]_i_57_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \ult_reg_722[0]_i_58 
       (.I0(tmp_reg_671[2]),
        .I1(tmp_reg_671[0]),
        .O(\ult_reg_722[0]_i_58_n_0 ));
  LUT5 #(
    .INIT(32'h87787887)) 
    \ult_reg_722[0]_i_59 
       (.I0(tmp_reg_671[0]),
        .I1(tmp_reg_671[2]),
        .I2(tmp_65_fu_455_p2[3]),
        .I3(tmp_reg_671[1]),
        .I4(tmp_reg_671[3]),
        .O(\ult_reg_722[0]_i_59_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \ult_reg_722[0]_i_6 
       (.I0(tmp_65_fu_455_p2[16]),
        .I1(p_shl3_cast_fu_396_p1[18]),
        .O(\ult_reg_722[0]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \ult_reg_722[0]_i_60 
       (.I0(tmp_reg_671[2]),
        .I1(tmp_reg_671[0]),
        .I2(tmp_65_fu_455_p2[2]),
        .O(\ult_reg_722[0]_i_60_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ult_reg_722[0]_i_61 
       (.I0(tmp_reg_671[1]),
        .O(p_1_out[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \ult_reg_722[0]_i_62 
       (.I0(tmp_reg_671[0]),
        .O(p_1_out[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \ult_reg_722[0]_i_63 
       (.I0(tmp_54_reg_685[0]),
        .O(\ult_reg_722[0]_i_63_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ult_reg_722[0]_i_64 
       (.I0(tmp_54_reg_685[0]),
        .I1(tmp_54_reg_685[2]),
        .O(\ult_reg_722[0]_i_64_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ult_reg_722[0]_i_65 
       (.I0(tmp_54_reg_685[1]),
        .O(\ult_reg_722[0]_i_65_n_0 ));
  LUT3 #(
    .INIT(8'h2B)) 
    \ult_reg_722[0]_i_7 
       (.I0(tmp_65_fu_455_p2[15]),
        .I1(p_shl3_cast_fu_396_p1[19]),
        .I2(tmp_reg_671[13]),
        .O(\ult_reg_722[0]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ult_reg_722[0]_i_8 
       (.I0(tmp_65_fu_455_p2[19]),
        .O(\ult_reg_722[0]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h2D)) 
    \ult_reg_722[0]_i_9 
       (.I0(p_shl3_cast_fu_396_p1[19]),
        .I1(tmp_65_fu_455_p2[17]),
        .I2(tmp_65_fu_455_p2[18]),
        .O(\ult_reg_722[0]_i_9_n_0 ));
  FDRE \ult_reg_722_reg[0] 
       (.C(ap_clk),
        .CE(abs_g_reg_7320),
        .D(ult_fu_461_p2),
        .Q(ult_reg_722),
        .R(1'b0));
  CARRY4 \ult_reg_722_reg[0]_i_1 
       (.CI(\ult_reg_722_reg[0]_i_2_n_0 ),
        .CO({\NLW_ult_reg_722_reg[0]_i_1_CO_UNCONNECTED [3:1],\ult_reg_722_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,tmp_65_fu_455_p2[20]}),
        .O({\NLW_ult_reg_722_reg[0]_i_1_O_UNCONNECTED [3:2],ult_fu_461_p2,\NLW_ult_reg_722_reg[0]_i_1_O_UNCONNECTED [0]}),
        .S({1'b0,1'b0,1'b1,\ult_reg_722_reg[0]_i_4_n_0 }));
  CARRY4 \ult_reg_722_reg[0]_i_12 
       (.CI(\ult_reg_722_reg[0]_i_25_n_0 ),
        .CO({\ult_reg_722_reg[0]_i_12_n_0 ,\ult_reg_722_reg[0]_i_12_n_1 ,\ult_reg_722_reg[0]_i_12_n_2 ,\ult_reg_722_reg[0]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_54_reg_685[12:9]),
        .O(tmp_65_fu_455_p2[16:13]),
        .S({\ult_reg_722[0]_i_26_n_0 ,\ult_reg_722[0]_i_27_n_0 ,\ult_reg_722[0]_i_28_n_0 ,\ult_reg_722[0]_i_29_n_0 }));
  CARRY4 \ult_reg_722_reg[0]_i_16 
       (.CI(\ult_reg_722_reg[0]_i_30_n_0 ),
        .CO({\ult_reg_722_reg[0]_i_16_n_0 ,\ult_reg_722_reg[0]_i_16_n_1 ,\ult_reg_722_reg[0]_i_16_n_2 ,\ult_reg_722_reg[0]_i_16_n_3 }),
        .CYINIT(1'b0),
        .DI({\ult_reg_722[0]_i_31_n_0 ,\ult_reg_722[0]_i_32_n_0 ,\ult_reg_722[0]_i_33_n_0 ,\ult_reg_722[0]_i_34_n_0 }),
        .O(\NLW_ult_reg_722_reg[0]_i_16_O_UNCONNECTED [3:0]),
        .S({\ult_reg_722[0]_i_35_n_0 ,\ult_reg_722[0]_i_36_n_0 ,\ult_reg_722[0]_i_37_n_0 ,\ult_reg_722[0]_i_38_n_0 }));
  CARRY4 \ult_reg_722_reg[0]_i_2 
       (.CI(\ult_reg_722_reg[0]_i_5_n_0 ),
        .CO({\ult_reg_722_reg[0]_i_2_n_0 ,\ult_reg_722_reg[0]_i_2_n_1 ,\ult_reg_722_reg[0]_i_2_n_2 ,\ult_reg_722_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({tmp_65_fu_455_p2[19:18],\ult_reg_722[0]_i_6_n_0 ,\ult_reg_722[0]_i_7_n_0 }),
        .O(\NLW_ult_reg_722_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\ult_reg_722[0]_i_8_n_0 ,\ult_reg_722[0]_i_9_n_0 ,\ult_reg_722[0]_i_10_n_0 ,\ult_reg_722[0]_i_11_n_0 }));
  CARRY4 \ult_reg_722_reg[0]_i_25 
       (.CI(\ult_reg_722_reg[0]_i_39_n_0 ),
        .CO({\ult_reg_722_reg[0]_i_25_n_0 ,\ult_reg_722_reg[0]_i_25_n_1 ,\ult_reg_722_reg[0]_i_25_n_2 ,\ult_reg_722_reg[0]_i_25_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_54_reg_685[8:5]),
        .O(tmp_65_fu_455_p2[12:9]),
        .S({\ult_reg_722[0]_i_40_n_0 ,\ult_reg_722[0]_i_41_n_0 ,\ult_reg_722[0]_i_42_n_0 ,\ult_reg_722[0]_i_43_n_0 }));
  CARRY4 \ult_reg_722_reg[0]_i_30 
       (.CI(\ult_reg_722_reg[0]_i_44_n_0 ),
        .CO({\ult_reg_722_reg[0]_i_30_n_0 ,\ult_reg_722_reg[0]_i_30_n_1 ,\ult_reg_722_reg[0]_i_30_n_2 ,\ult_reg_722_reg[0]_i_30_n_3 }),
        .CYINIT(1'b0),
        .DI({\ult_reg_722[0]_i_45_n_0 ,\ult_reg_722[0]_i_46_n_0 ,\ult_reg_722[0]_i_47_n_0 ,\ult_reg_722[0]_i_48_n_0 }),
        .O(\NLW_ult_reg_722_reg[0]_i_30_O_UNCONNECTED [3:0]),
        .S({\ult_reg_722[0]_i_49_n_0 ,\ult_reg_722[0]_i_50_n_0 ,\ult_reg_722[0]_i_51_n_0 ,\ult_reg_722[0]_i_52_n_0 }));
  CARRY4 \ult_reg_722_reg[0]_i_39 
       (.CI(\ult_reg_722_reg[0]_i_53_n_0 ),
        .CO({\ult_reg_722_reg[0]_i_39_n_0 ,\ult_reg_722_reg[0]_i_39_n_1 ,\ult_reg_722_reg[0]_i_39_n_2 ,\ult_reg_722_reg[0]_i_39_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_54_reg_685[4:1]),
        .O(tmp_65_fu_455_p2[8:5]),
        .S({\ult_reg_722[0]_i_54_n_0 ,\ult_reg_722[0]_i_55_n_0 ,\ult_reg_722[0]_i_56_n_0 ,\ult_reg_722[0]_i_57_n_0 }));
  CARRY4 \ult_reg_722_reg[0]_i_4 
       (.CI(\ult_reg_722_reg[0]_i_12_n_0 ),
        .CO({\ult_reg_722_reg[0]_i_4_n_0 ,\NLW_ult_reg_722_reg[0]_i_4_CO_UNCONNECTED [2],\ult_reg_722_reg[0]_i_4_n_2 ,\ult_reg_722_reg[0]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_shl_cast_fu_447_p1,tmp_54_reg_685[13]}),
        .O({\NLW_ult_reg_722_reg[0]_i_4_O_UNCONNECTED [3],tmp_65_fu_455_p2[19:17]}),
        .S({1'b1,\ult_reg_722[0]_i_13_n_0 ,\ult_reg_722[0]_i_14_n_0 ,\ult_reg_722[0]_i_15_n_0 }));
  CARRY4 \ult_reg_722_reg[0]_i_44 
       (.CI(1'b0),
        .CO({\ult_reg_722_reg[0]_i_44_n_0 ,\ult_reg_722_reg[0]_i_44_n_1 ,\ult_reg_722_reg[0]_i_44_n_2 ,\ult_reg_722_reg[0]_i_44_n_3 }),
        .CYINIT(1'b1),
        .DI({\ult_reg_722[0]_i_58_n_0 ,tmp_65_fu_455_p2[2],1'b0,1'b0}),
        .O(\NLW_ult_reg_722_reg[0]_i_44_O_UNCONNECTED [3:0]),
        .S({\ult_reg_722[0]_i_59_n_0 ,\ult_reg_722[0]_i_60_n_0 ,p_1_out[3:2]}));
  CARRY4 \ult_reg_722_reg[0]_i_5 
       (.CI(\ult_reg_722_reg[0]_i_16_n_0 ),
        .CO({\ult_reg_722_reg[0]_i_5_n_0 ,\ult_reg_722_reg[0]_i_5_n_1 ,\ult_reg_722_reg[0]_i_5_n_2 ,\ult_reg_722_reg[0]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\ult_reg_722[0]_i_17_n_0 ,\ult_reg_722[0]_i_18_n_0 ,\ult_reg_722[0]_i_19_n_0 ,\ult_reg_722[0]_i_20_n_0 }),
        .O(\NLW_ult_reg_722_reg[0]_i_5_O_UNCONNECTED [3:0]),
        .S({\ult_reg_722[0]_i_21_n_0 ,\ult_reg_722[0]_i_22_n_0 ,\ult_reg_722[0]_i_23_n_0 ,\ult_reg_722[0]_i_24_n_0 }));
  CARRY4 \ult_reg_722_reg[0]_i_53 
       (.CI(1'b0),
        .CO({\ult_reg_722_reg[0]_i_53_n_0 ,\ult_reg_722_reg[0]_i_53_n_1 ,\ult_reg_722_reg[0]_i_53_n_2 ,\ult_reg_722_reg[0]_i_53_n_3 }),
        .CYINIT(1'b0),
        .DI({tmp_54_reg_685[0],1'b0,\ult_reg_722[0]_i_63_n_0 ,1'b0}),
        .O({tmp_65_fu_455_p2[4:2],\NLW_ult_reg_722_reg[0]_i_53_O_UNCONNECTED [0]}),
        .S({\ult_reg_722[0]_i_64_n_0 ,\ult_reg_722[0]_i_65_n_0 ,tmp_54_reg_685[0],1'b0}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hysteresis
   (or_cond_reg_909,
    ap_reg_pp0_iter2_or_cond7_reg_930,
    ap_reg_pp0_iter1_or_cond6_reg_924,
    \j_V_reg_897_reg[3]_0 ,
    ap_enable_reg_pp0_iter3_reg_0,
    \or_cond_reg_909_reg[0]_0 ,
    hysteresis_U0_src_data_stream_V_read,
    Q,
    \t_V_2_reg_253_reg[3]_0 ,
    \ap_CS_fsm_reg[0]_0 ,
    \t_V_reg_242_reg[7]_0 ,
    \t_V_reg_242_reg[15]_0 ,
    \t_V_reg_242_reg[23]_0 ,
    \t_V_reg_242_reg[31]_0 ,
    \win_val_1_1_fu_146_reg[15]_0 ,
    \win_val_0_1_2_fu_142_reg[7]_0 ,
    \win_val_0_1_2_fu_142_reg[13]_0 ,
    \win_val_0_1_fu_138_reg[13]_0 ,
    \win_val_1_1_2_fu_150_reg[7]_0 ,
    \win_val_1_1_2_fu_150_reg[15]_0 ,
    \win_val_2_1_2_fu_158_reg[7]_0 ,
    \win_val_2_1_2_fu_158_reg[15]_0 ,
    \win_val_2_1_fu_154_reg[15]_0 ,
    \win_val_0_1_2_fu_142_reg[13]_1 ,
    \win_val_1_1_2_fu_150_reg[15]_1 ,
    \win_val_2_1_2_fu_158_reg[15]_1 ,
    \int_threshold2_reg[15] ,
    \int_threshold2_reg[15]_0 ,
    \ap_reg_pp0_iter1_tmp_30_reg_902_reg[0]_0 ,
    \mOutPtr_reg[0] ,
    mOutPtr110_out,
    mOutPtr0,
    \tmp_37_reg_939_reg[0]_0 ,
    ap_clk,
    \slt4_reg_944_reg[0]_0 ,
    \slt6_reg_954_reg[0]_0 ,
    \slt7_reg_959_reg[0]_0 ,
    \slt8_reg_964_reg[0]_0 ,
    \slt5_reg_949_reg[0]_0 ,
    tmp27_fu_634_p2,
    \tmp_37_reg_939_reg[0]_1 ,
    ap_rst_n_inv,
    ap_rst_n,
    canny_edges_data_str_full_n,
    \ap_CS_fsm_reg[2]_0 ,
    suppressed_data_stre_empty_n,
    cols_V,
    \tmp_30_reg_902_reg[0]_i_32_0 ,
    \tmp_30_reg_902_reg[0]_i_32_1 ,
    Duplicate_U0_ap_start,
    rows_V,
    \slt4_reg_944[0]_i_17 ,
    \tmp27_reg_969_reg[0]_i_11 ,
    tmp_s_fu_285_p2,
    \tmp_27_reg_888_reg[0]_i_54_0 ,
    \tmp_27_reg_888_reg[0]_0 ,
    r_V_4_fu_291_p2,
    \or_cond6_reg_924_reg[0]_0 ,
    \tmp_24_reg_873_reg[0]_0 ,
    \mOutPtr_reg[0]_0 ,
    Loop_2_proc_U0_canny_edges_data_stream_0_V_read,
    canny_edges_data_str_empty_n,
    \SRL_SIG_reg[0]_0 ,
    D);
  output or_cond_reg_909;
  output ap_reg_pp0_iter2_or_cond7_reg_930;
  output ap_reg_pp0_iter1_or_cond6_reg_924;
  output [0:0]\j_V_reg_897_reg[3]_0 ;
  output ap_enable_reg_pp0_iter3_reg_0;
  output \or_cond_reg_909_reg[0]_0 ;
  output hysteresis_U0_src_data_stream_V_read;
  output [31:0]Q;
  output [0:0]\t_V_2_reg_253_reg[3]_0 ;
  output [0:0]\ap_CS_fsm_reg[0]_0 ;
  output [3:0]\t_V_reg_242_reg[7]_0 ;
  output [3:0]\t_V_reg_242_reg[15]_0 ;
  output [3:0]\t_V_reg_242_reg[23]_0 ;
  output [3:0]\t_V_reg_242_reg[31]_0 ;
  output [15:0]\win_val_1_1_fu_146_reg[15]_0 ;
  output [3:0]\win_val_0_1_2_fu_142_reg[7]_0 ;
  output [13:0]\win_val_0_1_2_fu_142_reg[13]_0 ;
  output [13:0]\win_val_0_1_fu_138_reg[13]_0 ;
  output [3:0]\win_val_1_1_2_fu_150_reg[7]_0 ;
  output [15:0]\win_val_1_1_2_fu_150_reg[15]_0 ;
  output [3:0]\win_val_2_1_2_fu_158_reg[7]_0 ;
  output [15:0]\win_val_2_1_2_fu_158_reg[15]_0 ;
  output [15:0]\win_val_2_1_fu_154_reg[15]_0 ;
  output [2:0]\win_val_0_1_2_fu_142_reg[13]_1 ;
  output [3:0]\win_val_1_1_2_fu_150_reg[15]_1 ;
  output [3:0]\win_val_2_1_2_fu_158_reg[15]_1 ;
  output [0:0]\int_threshold2_reg[15] ;
  output [0:0]\int_threshold2_reg[15]_0 ;
  output [0:0]\ap_reg_pp0_iter1_tmp_30_reg_902_reg[0]_0 ;
  output \mOutPtr_reg[0] ;
  output mOutPtr110_out;
  output mOutPtr0;
  output \tmp_37_reg_939_reg[0]_0 ;
  input ap_clk;
  input [0:0]\slt4_reg_944_reg[0]_0 ;
  input [0:0]\slt6_reg_954_reg[0]_0 ;
  input [0:0]\slt7_reg_959_reg[0]_0 ;
  input [0:0]\slt8_reg_964_reg[0]_0 ;
  input [0:0]\slt5_reg_949_reg[0]_0 ;
  input tmp27_fu_634_p2;
  input [0:0]\tmp_37_reg_939_reg[0]_1 ;
  input ap_rst_n_inv;
  input ap_rst_n;
  input canny_edges_data_str_full_n;
  input \ap_CS_fsm_reg[2]_0 ;
  input suppressed_data_stre_empty_n;
  input [31:0]cols_V;
  input \tmp_30_reg_902_reg[0]_i_32_0 ;
  input \tmp_30_reg_902_reg[0]_i_32_1 ;
  input Duplicate_U0_ap_start;
  input [31:0]rows_V;
  input [15:0]\slt4_reg_944[0]_i_17 ;
  input [0:0]\tmp27_reg_969_reg[0]_i_11 ;
  input [30:0]tmp_s_fu_285_p2;
  input [0:0]\tmp_27_reg_888_reg[0]_i_54_0 ;
  input [0:0]\tmp_27_reg_888_reg[0]_0 ;
  input [30:0]r_V_4_fu_291_p2;
  input [0:0]\or_cond6_reg_924_reg[0]_0 ;
  input [0:0]\tmp_24_reg_873_reg[0]_0 ;
  input \mOutPtr_reg[0]_0 ;
  input Loop_2_proc_U0_canny_edges_data_stream_0_V_read;
  input canny_edges_data_str_empty_n;
  input [0:0]\SRL_SIG_reg[0]_0 ;
  input [13:0]D;

  wire [13:0]D;
  wire Duplicate_U0_ap_start;
  wire Loop_2_proc_U0_canny_edges_data_stream_0_V_read;
  wire [31:0]Q;
  wire [0:0]\SRL_SIG_reg[0]_0 ;
  wire \ap_CS_fsm[2]_i_2__1_n_0 ;
  wire \ap_CS_fsm[2]_i_4__0_n_0 ;
  wire \ap_CS_fsm[3]_i_10_n_0 ;
  wire \ap_CS_fsm[3]_i_11_n_0 ;
  wire \ap_CS_fsm[3]_i_12_n_0 ;
  wire \ap_CS_fsm[3]_i_14_n_0 ;
  wire \ap_CS_fsm[3]_i_15_n_0 ;
  wire \ap_CS_fsm[3]_i_16_n_0 ;
  wire \ap_CS_fsm[3]_i_17_n_0 ;
  wire \ap_CS_fsm[3]_i_19_n_0 ;
  wire \ap_CS_fsm[3]_i_20_n_0 ;
  wire \ap_CS_fsm[3]_i_21_n_0 ;
  wire \ap_CS_fsm[3]_i_22_n_0 ;
  wire \ap_CS_fsm[3]_i_24_n_0 ;
  wire \ap_CS_fsm[3]_i_25_n_0 ;
  wire \ap_CS_fsm[3]_i_26_n_0 ;
  wire \ap_CS_fsm[3]_i_27_n_0 ;
  wire \ap_CS_fsm[3]_i_29_n_0 ;
  wire \ap_CS_fsm[3]_i_30_n_0 ;
  wire \ap_CS_fsm[3]_i_31_n_0 ;
  wire \ap_CS_fsm[3]_i_32_n_0 ;
  wire \ap_CS_fsm[3]_i_34_n_0 ;
  wire \ap_CS_fsm[3]_i_35_n_0 ;
  wire \ap_CS_fsm[3]_i_36_n_0 ;
  wire \ap_CS_fsm[3]_i_37_n_0 ;
  wire \ap_CS_fsm[3]_i_39_n_0 ;
  wire \ap_CS_fsm[3]_i_3__1_n_0 ;
  wire \ap_CS_fsm[3]_i_40_n_0 ;
  wire \ap_CS_fsm[3]_i_41_n_0 ;
  wire \ap_CS_fsm[3]_i_42_n_0 ;
  wire \ap_CS_fsm[3]_i_43_n_0 ;
  wire \ap_CS_fsm[3]_i_44_n_0 ;
  wire \ap_CS_fsm[3]_i_45_n_0 ;
  wire \ap_CS_fsm[3]_i_46_n_0 ;
  wire \ap_CS_fsm[3]_i_9_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire [0:0]\ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg[3]_i_13_n_0 ;
  wire \ap_CS_fsm_reg[3]_i_13_n_1 ;
  wire \ap_CS_fsm_reg[3]_i_13_n_2 ;
  wire \ap_CS_fsm_reg[3]_i_13_n_3 ;
  wire \ap_CS_fsm_reg[3]_i_18_n_0 ;
  wire \ap_CS_fsm_reg[3]_i_18_n_1 ;
  wire \ap_CS_fsm_reg[3]_i_18_n_2 ;
  wire \ap_CS_fsm_reg[3]_i_18_n_3 ;
  wire \ap_CS_fsm_reg[3]_i_23_n_0 ;
  wire \ap_CS_fsm_reg[3]_i_23_n_1 ;
  wire \ap_CS_fsm_reg[3]_i_23_n_2 ;
  wire \ap_CS_fsm_reg[3]_i_23_n_3 ;
  wire \ap_CS_fsm_reg[3]_i_28_n_0 ;
  wire \ap_CS_fsm_reg[3]_i_28_n_1 ;
  wire \ap_CS_fsm_reg[3]_i_28_n_2 ;
  wire \ap_CS_fsm_reg[3]_i_28_n_3 ;
  wire \ap_CS_fsm_reg[3]_i_2__0_n_0 ;
  wire \ap_CS_fsm_reg[3]_i_2__0_n_1 ;
  wire \ap_CS_fsm_reg[3]_i_2__0_n_2 ;
  wire \ap_CS_fsm_reg[3]_i_2__0_n_3 ;
  wire \ap_CS_fsm_reg[3]_i_33_n_0 ;
  wire \ap_CS_fsm_reg[3]_i_33_n_1 ;
  wire \ap_CS_fsm_reg[3]_i_33_n_2 ;
  wire \ap_CS_fsm_reg[3]_i_33_n_3 ;
  wire \ap_CS_fsm_reg[3]_i_38_n_0 ;
  wire \ap_CS_fsm_reg[3]_i_38_n_1 ;
  wire \ap_CS_fsm_reg[3]_i_38_n_2 ;
  wire \ap_CS_fsm_reg[3]_i_38_n_3 ;
  wire \ap_CS_fsm_reg[3]_i_4_n_0 ;
  wire \ap_CS_fsm_reg[3]_i_4_n_1 ;
  wire \ap_CS_fsm_reg[3]_i_4_n_2 ;
  wire \ap_CS_fsm_reg[3]_i_4_n_3 ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state7;
  wire [3:0]ap_NS_fsm;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter00;
  wire ap_enable_reg_pp0_iter0_i_1__5_n_0;
  wire ap_enable_reg_pp0_iter1_i_1__5_n_0;
  wire ap_enable_reg_pp0_iter1_reg_n_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1__1_n_0;
  wire ap_enable_reg_pp0_iter3_i_1__0_n_0;
  wire ap_enable_reg_pp0_iter3_reg_0;
  wire [10:0]ap_reg_pp0_iter1_linebuff_val_1_addr_reg_913;
  wire ap_reg_pp0_iter1_linebuff_val_1_addr_reg_9130;
  wire ap_reg_pp0_iter1_or_cond6_reg_924;
  wire ap_reg_pp0_iter1_or_cond7_reg_930;
  wire ap_reg_pp0_iter1_or_cond_reg_909;
  wire [10:0]ap_reg_pp0_iter1_t_V_2_reg_253;
  wire ap_reg_pp0_iter1_tmp_28_reg_893;
  wire ap_reg_pp0_iter1_tmp_30_reg_902;
  wire [0:0]\ap_reg_pp0_iter1_tmp_30_reg_902_reg[0]_0 ;
  wire ap_reg_pp0_iter2_or_cond6_reg_924;
  wire ap_reg_pp0_iter2_or_cond7_reg_930;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \canny_edges_data_str_U/shiftReg_ce ;
  wire canny_edges_data_str_empty_n;
  wire canny_edges_data_str_full_n;
  wire [31:0]cols_V;
  wire [13:0]element_gd_s_fu_134;
  wire hysteresis_U0_src_data_stream_V_read;
  wire [31:0]i_V_fu_306_p2;
  wire [31:0]i_V_reg_868;
  wire \i_V_reg_868_reg[12]_i_1_n_0 ;
  wire \i_V_reg_868_reg[12]_i_1_n_1 ;
  wire \i_V_reg_868_reg[12]_i_1_n_2 ;
  wire \i_V_reg_868_reg[12]_i_1_n_3 ;
  wire \i_V_reg_868_reg[16]_i_1_n_0 ;
  wire \i_V_reg_868_reg[16]_i_1_n_1 ;
  wire \i_V_reg_868_reg[16]_i_1_n_2 ;
  wire \i_V_reg_868_reg[16]_i_1_n_3 ;
  wire \i_V_reg_868_reg[20]_i_1_n_0 ;
  wire \i_V_reg_868_reg[20]_i_1_n_1 ;
  wire \i_V_reg_868_reg[20]_i_1_n_2 ;
  wire \i_V_reg_868_reg[20]_i_1_n_3 ;
  wire \i_V_reg_868_reg[24]_i_1_n_0 ;
  wire \i_V_reg_868_reg[24]_i_1_n_1 ;
  wire \i_V_reg_868_reg[24]_i_1_n_2 ;
  wire \i_V_reg_868_reg[24]_i_1_n_3 ;
  wire \i_V_reg_868_reg[28]_i_1_n_0 ;
  wire \i_V_reg_868_reg[28]_i_1_n_1 ;
  wire \i_V_reg_868_reg[28]_i_1_n_2 ;
  wire \i_V_reg_868_reg[28]_i_1_n_3 ;
  wire \i_V_reg_868_reg[31]_i_1_n_2 ;
  wire \i_V_reg_868_reg[31]_i_1_n_3 ;
  wire \i_V_reg_868_reg[4]_i_1_n_0 ;
  wire \i_V_reg_868_reg[4]_i_1_n_1 ;
  wire \i_V_reg_868_reg[4]_i_1_n_2 ;
  wire \i_V_reg_868_reg[4]_i_1_n_3 ;
  wire \i_V_reg_868_reg[8]_i_1_n_0 ;
  wire \i_V_reg_868_reg[8]_i_1_n_1 ;
  wire \i_V_reg_868_reg[8]_i_1_n_2 ;
  wire \i_V_reg_868_reg[8]_i_1_n_3 ;
  wire \icmp_reg_878[0]_i_1_n_0 ;
  wire \icmp_reg_878[0]_i_2_n_0 ;
  wire \icmp_reg_878_reg_n_0_[0] ;
  wire [0:0]\int_threshold2_reg[15] ;
  wire [0:0]\int_threshold2_reg[15]_0 ;
  wire \j_V_reg_897[0]_i_2_n_0 ;
  wire \j_V_reg_897[0]_i_3_n_0 ;
  wire \j_V_reg_897[0]_i_4_n_0 ;
  wire \j_V_reg_897[0]_i_5_n_0 ;
  wire \j_V_reg_897[12]_i_2_n_0 ;
  wire \j_V_reg_897[12]_i_3_n_0 ;
  wire \j_V_reg_897[12]_i_4_n_0 ;
  wire \j_V_reg_897[12]_i_5_n_0 ;
  wire \j_V_reg_897[16]_i_2_n_0 ;
  wire \j_V_reg_897[16]_i_3_n_0 ;
  wire \j_V_reg_897[16]_i_4_n_0 ;
  wire \j_V_reg_897[16]_i_5_n_0 ;
  wire \j_V_reg_897[20]_i_2_n_0 ;
  wire \j_V_reg_897[20]_i_3_n_0 ;
  wire \j_V_reg_897[20]_i_4_n_0 ;
  wire \j_V_reg_897[20]_i_5_n_0 ;
  wire \j_V_reg_897[24]_i_2_n_0 ;
  wire \j_V_reg_897[24]_i_3_n_0 ;
  wire \j_V_reg_897[24]_i_4_n_0 ;
  wire \j_V_reg_897[24]_i_5_n_0 ;
  wire \j_V_reg_897[28]_i_2_n_0 ;
  wire \j_V_reg_897[28]_i_3_n_0 ;
  wire \j_V_reg_897[28]_i_4_n_0 ;
  wire \j_V_reg_897[28]_i_5_n_0 ;
  wire \j_V_reg_897[4]_i_2_n_0 ;
  wire \j_V_reg_897[4]_i_3_n_0 ;
  wire \j_V_reg_897[4]_i_4_n_0 ;
  wire \j_V_reg_897[4]_i_5_n_0 ;
  wire \j_V_reg_897[8]_i_2_n_0 ;
  wire \j_V_reg_897[8]_i_3_n_0 ;
  wire \j_V_reg_897[8]_i_4_n_0 ;
  wire \j_V_reg_897[8]_i_5_n_0 ;
  wire [31:0]j_V_reg_897_reg;
  wire \j_V_reg_897_reg[0]_i_1_n_0 ;
  wire \j_V_reg_897_reg[0]_i_1_n_1 ;
  wire \j_V_reg_897_reg[0]_i_1_n_2 ;
  wire \j_V_reg_897_reg[0]_i_1_n_3 ;
  wire \j_V_reg_897_reg[0]_i_1_n_4 ;
  wire \j_V_reg_897_reg[0]_i_1_n_5 ;
  wire \j_V_reg_897_reg[0]_i_1_n_6 ;
  wire \j_V_reg_897_reg[0]_i_1_n_7 ;
  wire \j_V_reg_897_reg[12]_i_1_n_0 ;
  wire \j_V_reg_897_reg[12]_i_1_n_1 ;
  wire \j_V_reg_897_reg[12]_i_1_n_2 ;
  wire \j_V_reg_897_reg[12]_i_1_n_3 ;
  wire \j_V_reg_897_reg[12]_i_1_n_4 ;
  wire \j_V_reg_897_reg[12]_i_1_n_5 ;
  wire \j_V_reg_897_reg[12]_i_1_n_6 ;
  wire \j_V_reg_897_reg[12]_i_1_n_7 ;
  wire \j_V_reg_897_reg[16]_i_1_n_0 ;
  wire \j_V_reg_897_reg[16]_i_1_n_1 ;
  wire \j_V_reg_897_reg[16]_i_1_n_2 ;
  wire \j_V_reg_897_reg[16]_i_1_n_3 ;
  wire \j_V_reg_897_reg[16]_i_1_n_4 ;
  wire \j_V_reg_897_reg[16]_i_1_n_5 ;
  wire \j_V_reg_897_reg[16]_i_1_n_6 ;
  wire \j_V_reg_897_reg[16]_i_1_n_7 ;
  wire \j_V_reg_897_reg[20]_i_1_n_0 ;
  wire \j_V_reg_897_reg[20]_i_1_n_1 ;
  wire \j_V_reg_897_reg[20]_i_1_n_2 ;
  wire \j_V_reg_897_reg[20]_i_1_n_3 ;
  wire \j_V_reg_897_reg[20]_i_1_n_4 ;
  wire \j_V_reg_897_reg[20]_i_1_n_5 ;
  wire \j_V_reg_897_reg[20]_i_1_n_6 ;
  wire \j_V_reg_897_reg[20]_i_1_n_7 ;
  wire \j_V_reg_897_reg[24]_i_1_n_0 ;
  wire \j_V_reg_897_reg[24]_i_1_n_1 ;
  wire \j_V_reg_897_reg[24]_i_1_n_2 ;
  wire \j_V_reg_897_reg[24]_i_1_n_3 ;
  wire \j_V_reg_897_reg[24]_i_1_n_4 ;
  wire \j_V_reg_897_reg[24]_i_1_n_5 ;
  wire \j_V_reg_897_reg[24]_i_1_n_6 ;
  wire \j_V_reg_897_reg[24]_i_1_n_7 ;
  wire \j_V_reg_897_reg[28]_i_1_n_1 ;
  wire \j_V_reg_897_reg[28]_i_1_n_2 ;
  wire \j_V_reg_897_reg[28]_i_1_n_3 ;
  wire \j_V_reg_897_reg[28]_i_1_n_4 ;
  wire \j_V_reg_897_reg[28]_i_1_n_5 ;
  wire \j_V_reg_897_reg[28]_i_1_n_6 ;
  wire \j_V_reg_897_reg[28]_i_1_n_7 ;
  wire [0:0]\j_V_reg_897_reg[3]_0 ;
  wire \j_V_reg_897_reg[4]_i_1_n_0 ;
  wire \j_V_reg_897_reg[4]_i_1_n_1 ;
  wire \j_V_reg_897_reg[4]_i_1_n_2 ;
  wire \j_V_reg_897_reg[4]_i_1_n_3 ;
  wire \j_V_reg_897_reg[4]_i_1_n_4 ;
  wire \j_V_reg_897_reg[4]_i_1_n_5 ;
  wire \j_V_reg_897_reg[4]_i_1_n_6 ;
  wire \j_V_reg_897_reg[4]_i_1_n_7 ;
  wire \j_V_reg_897_reg[8]_i_1_n_0 ;
  wire \j_V_reg_897_reg[8]_i_1_n_1 ;
  wire \j_V_reg_897_reg[8]_i_1_n_2 ;
  wire \j_V_reg_897_reg[8]_i_1_n_3 ;
  wire \j_V_reg_897_reg[8]_i_1_n_4 ;
  wire \j_V_reg_897_reg[8]_i_1_n_5 ;
  wire \j_V_reg_897_reg[8]_i_1_n_6 ;
  wire \j_V_reg_897_reg[8]_i_1_n_7 ;
  wire linebuff_val_0_U_n_16;
  wire linebuff_val_0_U_n_17;
  wire linebuff_val_0_U_n_18;
  wire linebuff_val_0_U_n_19;
  wire linebuff_val_0_U_n_20;
  wire linebuff_val_0_U_n_21;
  wire linebuff_val_0_U_n_22;
  wire linebuff_val_0_U_n_23;
  wire linebuff_val_0_U_n_24;
  wire linebuff_val_0_U_n_25;
  wire linebuff_val_0_U_n_26;
  wire linebuff_val_0_U_n_27;
  wire linebuff_val_0_U_n_28;
  wire linebuff_val_0_U_n_29;
  wire linebuff_val_0_U_n_30;
  wire linebuff_val_0_U_n_31;
  wire linebuff_val_0_ce0;
  wire linebuff_val_0_ce1;
  wire linebuff_val_1_U_n_12;
  wire linebuff_val_1_U_n_15;
  wire linebuff_val_1_U_n_16;
  wire linebuff_val_1_U_n_17;
  wire linebuff_val_1_U_n_18;
  wire linebuff_val_1_U_n_19;
  wire linebuff_val_1_U_n_20;
  wire linebuff_val_1_U_n_21;
  wire linebuff_val_1_U_n_22;
  wire linebuff_val_1_U_n_23;
  wire linebuff_val_1_U_n_24;
  wire linebuff_val_1_U_n_25;
  wire linebuff_val_1_U_n_26;
  wire linebuff_val_1_U_n_27;
  wire linebuff_val_1_U_n_28;
  wire linebuff_val_1_U_n_29;
  wire linebuff_val_1_U_n_30;
  wire linebuff_val_1_U_n_31;
  wire [10:0]linebuff_val_1_addr_reg_913;
  wire linebuff_val_1_addr_reg_9130;
  wire \linebuff_val_1_addr_reg_913[10]_i_2_n_0 ;
  wire mOutPtr0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_2_n_0 ;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire or_cond6_fu_406_p2;
  wire or_cond6_reg_924;
  wire or_cond6_reg_9240;
  wire \or_cond6_reg_924[0]_i_10_n_0 ;
  wire \or_cond6_reg_924[0]_i_11_n_0 ;
  wire \or_cond6_reg_924[0]_i_12_n_0 ;
  wire \or_cond6_reg_924[0]_i_18_n_0 ;
  wire \or_cond6_reg_924[0]_i_19_n_0 ;
  wire \or_cond6_reg_924[0]_i_20_n_0 ;
  wire \or_cond6_reg_924[0]_i_21_n_0 ;
  wire \or_cond6_reg_924[0]_i_28_n_0 ;
  wire \or_cond6_reg_924[0]_i_29_n_0 ;
  wire \or_cond6_reg_924[0]_i_2_n_0 ;
  wire \or_cond6_reg_924[0]_i_30_n_0 ;
  wire \or_cond6_reg_924[0]_i_31_n_0 ;
  wire \or_cond6_reg_924[0]_i_38_n_0 ;
  wire \or_cond6_reg_924[0]_i_39_n_0 ;
  wire \or_cond6_reg_924[0]_i_3_n_0 ;
  wire \or_cond6_reg_924[0]_i_40_n_0 ;
  wire \or_cond6_reg_924[0]_i_41_n_0 ;
  wire \or_cond6_reg_924[0]_i_48_n_0 ;
  wire \or_cond6_reg_924[0]_i_49_n_0 ;
  wire \or_cond6_reg_924[0]_i_50_n_0 ;
  wire \or_cond6_reg_924[0]_i_51_n_0 ;
  wire \or_cond6_reg_924[0]_i_58_n_0 ;
  wire \or_cond6_reg_924[0]_i_59_n_0 ;
  wire \or_cond6_reg_924[0]_i_60_n_0 ;
  wire \or_cond6_reg_924[0]_i_61_n_0 ;
  wire \or_cond6_reg_924[0]_i_68_n_0 ;
  wire \or_cond6_reg_924[0]_i_69_n_0 ;
  wire \or_cond6_reg_924[0]_i_70_n_0 ;
  wire \or_cond6_reg_924[0]_i_71_n_0 ;
  wire \or_cond6_reg_924[0]_i_76_n_0 ;
  wire \or_cond6_reg_924[0]_i_77_n_0 ;
  wire \or_cond6_reg_924[0]_i_78_n_0 ;
  wire \or_cond6_reg_924[0]_i_79_n_0 ;
  wire \or_cond6_reg_924[0]_i_9_n_0 ;
  wire [0:0]\or_cond6_reg_924_reg[0]_0 ;
  wire \or_cond6_reg_924_reg[0]_i_16_n_0 ;
  wire \or_cond6_reg_924_reg[0]_i_16_n_1 ;
  wire \or_cond6_reg_924_reg[0]_i_16_n_2 ;
  wire \or_cond6_reg_924_reg[0]_i_16_n_3 ;
  wire \or_cond6_reg_924_reg[0]_i_26_n_0 ;
  wire \or_cond6_reg_924_reg[0]_i_26_n_1 ;
  wire \or_cond6_reg_924_reg[0]_i_26_n_2 ;
  wire \or_cond6_reg_924_reg[0]_i_26_n_3 ;
  wire \or_cond6_reg_924_reg[0]_i_36_n_0 ;
  wire \or_cond6_reg_924_reg[0]_i_36_n_1 ;
  wire \or_cond6_reg_924_reg[0]_i_36_n_2 ;
  wire \or_cond6_reg_924_reg[0]_i_36_n_3 ;
  wire \or_cond6_reg_924_reg[0]_i_46_n_0 ;
  wire \or_cond6_reg_924_reg[0]_i_46_n_1 ;
  wire \or_cond6_reg_924_reg[0]_i_46_n_2 ;
  wire \or_cond6_reg_924_reg[0]_i_46_n_3 ;
  wire \or_cond6_reg_924_reg[0]_i_4_n_3 ;
  wire \or_cond6_reg_924_reg[0]_i_56_n_0 ;
  wire \or_cond6_reg_924_reg[0]_i_56_n_1 ;
  wire \or_cond6_reg_924_reg[0]_i_56_n_2 ;
  wire \or_cond6_reg_924_reg[0]_i_56_n_3 ;
  wire \or_cond6_reg_924_reg[0]_i_5_n_0 ;
  wire \or_cond6_reg_924_reg[0]_i_5_n_1 ;
  wire \or_cond6_reg_924_reg[0]_i_5_n_2 ;
  wire \or_cond6_reg_924_reg[0]_i_5_n_3 ;
  wire \or_cond6_reg_924_reg[0]_i_66_n_0 ;
  wire \or_cond6_reg_924_reg[0]_i_66_n_1 ;
  wire \or_cond6_reg_924_reg[0]_i_66_n_2 ;
  wire \or_cond6_reg_924_reg[0]_i_66_n_3 ;
  wire \or_cond6_reg_924_reg[0]_i_7_n_0 ;
  wire \or_cond6_reg_924_reg[0]_i_7_n_1 ;
  wire \or_cond6_reg_924_reg[0]_i_7_n_2 ;
  wire \or_cond6_reg_924_reg[0]_i_7_n_3 ;
  wire or_cond7_fu_418_p2;
  wire or_cond7_reg_930;
  wire \or_cond7_reg_930[0]_i_10_n_0 ;
  wire \or_cond7_reg_930[0]_i_11_n_0 ;
  wire \or_cond7_reg_930[0]_i_12_n_0 ;
  wire \or_cond7_reg_930[0]_i_13_n_0 ;
  wire \or_cond7_reg_930[0]_i_14_n_0 ;
  wire \or_cond7_reg_930[0]_i_15_n_0 ;
  wire \or_cond7_reg_930[0]_i_2_n_0 ;
  wire \or_cond7_reg_930[0]_i_3_n_0 ;
  wire \or_cond7_reg_930[0]_i_4_n_0 ;
  wire \or_cond7_reg_930[0]_i_5_n_0 ;
  wire \or_cond7_reg_930[0]_i_6_n_0 ;
  wire \or_cond7_reg_930[0]_i_7_n_0 ;
  wire \or_cond7_reg_930[0]_i_8_n_0 ;
  wire \or_cond7_reg_930[0]_i_9_n_0 ;
  wire or_cond_fu_364_p2;
  wire or_cond_reg_909;
  wire \or_cond_reg_909_reg[0]_0 ;
  wire [30:0]r_V_4_fu_291_p2;
  wire [31:0]rows_V;
  wire [30:10]sel0;
  wire sel_tmp4_fu_728_p2;
  wire slt4_reg_944;
  wire [15:0]\slt4_reg_944[0]_i_17 ;
  wire \slt4_reg_944[0]_i_36_n_0 ;
  wire \slt4_reg_944[0]_i_39_n_0 ;
  wire \slt4_reg_944[0]_i_41_n_0 ;
  wire \slt4_reg_944[0]_i_43_n_0 ;
  wire \slt4_reg_944[0]_i_53_n_0 ;
  wire \slt4_reg_944[0]_i_55_n_0 ;
  wire \slt4_reg_944[0]_i_57_n_0 ;
  wire \slt4_reg_944[0]_i_59_n_0 ;
  wire [0:0]\slt4_reg_944_reg[0]_0 ;
  wire slt5_reg_949;
  wire [0:0]\slt5_reg_949_reg[0]_0 ;
  wire slt6_reg_954;
  wire \slt6_reg_954[0]_i_36_n_0 ;
  wire \slt6_reg_954[0]_i_39_n_0 ;
  wire \slt6_reg_954[0]_i_41_n_0 ;
  wire \slt6_reg_954[0]_i_43_n_0 ;
  wire \slt6_reg_954[0]_i_53_n_0 ;
  wire \slt6_reg_954[0]_i_55_n_0 ;
  wire \slt6_reg_954[0]_i_57_n_0 ;
  wire \slt6_reg_954[0]_i_59_n_0 ;
  wire [0:0]\slt6_reg_954_reg[0]_0 ;
  wire slt7_reg_959;
  wire [0:0]\slt7_reg_959_reg[0]_0 ;
  wire slt8_reg_964;
  wire [0:0]\slt8_reg_964_reg[0]_0 ;
  wire suppressed_data_stre_empty_n;
  wire t_V_2_reg_253;
  wire t_V_2_reg_2530;
  wire \t_V_2_reg_253[31]_i_11_n_0 ;
  wire \t_V_2_reg_253[31]_i_12_n_0 ;
  wire \t_V_2_reg_253[31]_i_13_n_0 ;
  wire \t_V_2_reg_253[31]_i_14_n_0 ;
  wire \t_V_2_reg_253[31]_i_16_n_0 ;
  wire \t_V_2_reg_253[31]_i_17_n_0 ;
  wire \t_V_2_reg_253[31]_i_18_n_0 ;
  wire \t_V_2_reg_253[31]_i_19_n_0 ;
  wire \t_V_2_reg_253[31]_i_21_n_0 ;
  wire \t_V_2_reg_253[31]_i_22_n_0 ;
  wire \t_V_2_reg_253[31]_i_23_n_0 ;
  wire \t_V_2_reg_253[31]_i_24_n_0 ;
  wire \t_V_2_reg_253[31]_i_26_n_0 ;
  wire \t_V_2_reg_253[31]_i_27_n_0 ;
  wire \t_V_2_reg_253[31]_i_28_n_0 ;
  wire \t_V_2_reg_253[31]_i_29_n_0 ;
  wire \t_V_2_reg_253[31]_i_31_n_0 ;
  wire \t_V_2_reg_253[31]_i_32_n_0 ;
  wire \t_V_2_reg_253[31]_i_33_n_0 ;
  wire \t_V_2_reg_253[31]_i_34_n_0 ;
  wire \t_V_2_reg_253[31]_i_36_n_0 ;
  wire \t_V_2_reg_253[31]_i_37_n_0 ;
  wire \t_V_2_reg_253[31]_i_38_n_0 ;
  wire \t_V_2_reg_253[31]_i_39_n_0 ;
  wire \t_V_2_reg_253[31]_i_40_n_0 ;
  wire \t_V_2_reg_253[31]_i_41_n_0 ;
  wire \t_V_2_reg_253[31]_i_42_n_0 ;
  wire \t_V_2_reg_253[31]_i_43_n_0 ;
  wire \t_V_2_reg_253[31]_i_4_n_0 ;
  wire \t_V_2_reg_253[31]_i_6_n_0 ;
  wire \t_V_2_reg_253[31]_i_7_n_0 ;
  wire \t_V_2_reg_253[31]_i_8_n_0 ;
  wire \t_V_2_reg_253[31]_i_9_n_0 ;
  wire \t_V_2_reg_253_reg[31]_i_10_n_0 ;
  wire \t_V_2_reg_253_reg[31]_i_10_n_1 ;
  wire \t_V_2_reg_253_reg[31]_i_10_n_2 ;
  wire \t_V_2_reg_253_reg[31]_i_10_n_3 ;
  wire \t_V_2_reg_253_reg[31]_i_15_n_0 ;
  wire \t_V_2_reg_253_reg[31]_i_15_n_1 ;
  wire \t_V_2_reg_253_reg[31]_i_15_n_2 ;
  wire \t_V_2_reg_253_reg[31]_i_15_n_3 ;
  wire \t_V_2_reg_253_reg[31]_i_20_n_0 ;
  wire \t_V_2_reg_253_reg[31]_i_20_n_1 ;
  wire \t_V_2_reg_253_reg[31]_i_20_n_2 ;
  wire \t_V_2_reg_253_reg[31]_i_20_n_3 ;
  wire \t_V_2_reg_253_reg[31]_i_25_n_0 ;
  wire \t_V_2_reg_253_reg[31]_i_25_n_1 ;
  wire \t_V_2_reg_253_reg[31]_i_25_n_2 ;
  wire \t_V_2_reg_253_reg[31]_i_25_n_3 ;
  wire \t_V_2_reg_253_reg[31]_i_30_n_0 ;
  wire \t_V_2_reg_253_reg[31]_i_30_n_1 ;
  wire \t_V_2_reg_253_reg[31]_i_30_n_2 ;
  wire \t_V_2_reg_253_reg[31]_i_30_n_3 ;
  wire \t_V_2_reg_253_reg[31]_i_35_n_0 ;
  wire \t_V_2_reg_253_reg[31]_i_35_n_1 ;
  wire \t_V_2_reg_253_reg[31]_i_35_n_2 ;
  wire \t_V_2_reg_253_reg[31]_i_35_n_3 ;
  wire \t_V_2_reg_253_reg[31]_i_3_n_0 ;
  wire \t_V_2_reg_253_reg[31]_i_3_n_1 ;
  wire \t_V_2_reg_253_reg[31]_i_3_n_2 ;
  wire \t_V_2_reg_253_reg[31]_i_3_n_3 ;
  wire \t_V_2_reg_253_reg[31]_i_5_n_0 ;
  wire \t_V_2_reg_253_reg[31]_i_5_n_1 ;
  wire \t_V_2_reg_253_reg[31]_i_5_n_2 ;
  wire \t_V_2_reg_253_reg[31]_i_5_n_3 ;
  wire [0:0]\t_V_2_reg_253_reg[3]_0 ;
  wire \t_V_2_reg_253_reg_n_0_[0] ;
  wire \t_V_2_reg_253_reg_n_0_[10] ;
  wire \t_V_2_reg_253_reg_n_0_[11] ;
  wire \t_V_2_reg_253_reg_n_0_[12] ;
  wire \t_V_2_reg_253_reg_n_0_[13] ;
  wire \t_V_2_reg_253_reg_n_0_[14] ;
  wire \t_V_2_reg_253_reg_n_0_[15] ;
  wire \t_V_2_reg_253_reg_n_0_[16] ;
  wire \t_V_2_reg_253_reg_n_0_[17] ;
  wire \t_V_2_reg_253_reg_n_0_[18] ;
  wire \t_V_2_reg_253_reg_n_0_[19] ;
  wire \t_V_2_reg_253_reg_n_0_[1] ;
  wire \t_V_2_reg_253_reg_n_0_[20] ;
  wire \t_V_2_reg_253_reg_n_0_[21] ;
  wire \t_V_2_reg_253_reg_n_0_[22] ;
  wire \t_V_2_reg_253_reg_n_0_[23] ;
  wire \t_V_2_reg_253_reg_n_0_[24] ;
  wire \t_V_2_reg_253_reg_n_0_[25] ;
  wire \t_V_2_reg_253_reg_n_0_[26] ;
  wire \t_V_2_reg_253_reg_n_0_[27] ;
  wire \t_V_2_reg_253_reg_n_0_[28] ;
  wire \t_V_2_reg_253_reg_n_0_[29] ;
  wire \t_V_2_reg_253_reg_n_0_[2] ;
  wire \t_V_2_reg_253_reg_n_0_[30] ;
  wire \t_V_2_reg_253_reg_n_0_[31] ;
  wire \t_V_2_reg_253_reg_n_0_[4] ;
  wire \t_V_2_reg_253_reg_n_0_[5] ;
  wire \t_V_2_reg_253_reg_n_0_[6] ;
  wire \t_V_2_reg_253_reg_n_0_[7] ;
  wire \t_V_2_reg_253_reg_n_0_[8] ;
  wire \t_V_2_reg_253_reg_n_0_[9] ;
  wire t_V_reg_242;
  wire [3:0]\t_V_reg_242_reg[15]_0 ;
  wire [3:0]\t_V_reg_242_reg[23]_0 ;
  wire [3:0]\t_V_reg_242_reg[31]_0 ;
  wire [3:0]\t_V_reg_242_reg[7]_0 ;
  wire tmp0_reg_9340;
  wire [15:0]tmp0_s_fu_130;
  wire tmp27_fu_634_p2;
  wire tmp27_reg_969;
  wire \tmp27_reg_969[0]_i_100_n_0 ;
  wire \tmp27_reg_969[0]_i_101_n_0 ;
  wire \tmp27_reg_969[0]_i_102_n_0 ;
  wire \tmp27_reg_969[0]_i_103_n_0 ;
  wire \tmp27_reg_969[0]_i_104_n_0 ;
  wire \tmp27_reg_969[0]_i_105_n_0 ;
  wire \tmp27_reg_969[0]_i_106_n_0 ;
  wire \tmp27_reg_969[0]_i_123_n_0 ;
  wire \tmp27_reg_969[0]_i_124_n_0 ;
  wire \tmp27_reg_969[0]_i_125_n_0 ;
  wire \tmp27_reg_969[0]_i_126_n_0 ;
  wire \tmp27_reg_969[0]_i_127_n_0 ;
  wire \tmp27_reg_969[0]_i_128_n_0 ;
  wire \tmp27_reg_969[0]_i_129_n_0 ;
  wire \tmp27_reg_969[0]_i_130_n_0 ;
  wire \tmp27_reg_969[0]_i_131_n_0 ;
  wire \tmp27_reg_969[0]_i_132_n_0 ;
  wire \tmp27_reg_969[0]_i_133_n_0 ;
  wire \tmp27_reg_969[0]_i_134_n_0 ;
  wire \tmp27_reg_969[0]_i_135_n_0 ;
  wire \tmp27_reg_969[0]_i_136_n_0 ;
  wire \tmp27_reg_969[0]_i_137_n_0 ;
  wire \tmp27_reg_969[0]_i_138_n_0 ;
  wire \tmp27_reg_969[0]_i_55_n_0 ;
  wire \tmp27_reg_969[0]_i_56_n_0 ;
  wire \tmp27_reg_969[0]_i_57_n_0 ;
  wire \tmp27_reg_969[0]_i_59_n_0 ;
  wire \tmp27_reg_969[0]_i_60_n_0 ;
  wire \tmp27_reg_969[0]_i_61_n_0 ;
  wire \tmp27_reg_969[0]_i_87_n_0 ;
  wire \tmp27_reg_969[0]_i_88_n_0 ;
  wire \tmp27_reg_969[0]_i_89_n_0 ;
  wire \tmp27_reg_969[0]_i_90_n_0 ;
  wire \tmp27_reg_969[0]_i_91_n_0 ;
  wire \tmp27_reg_969[0]_i_92_n_0 ;
  wire \tmp27_reg_969[0]_i_93_n_0 ;
  wire \tmp27_reg_969[0]_i_94_n_0 ;
  wire \tmp27_reg_969[0]_i_95_n_0 ;
  wire \tmp27_reg_969[0]_i_96_n_0 ;
  wire \tmp27_reg_969[0]_i_97_n_0 ;
  wire \tmp27_reg_969[0]_i_98_n_0 ;
  wire \tmp27_reg_969[0]_i_99_n_0 ;
  wire [0:0]\tmp27_reg_969_reg[0]_i_11 ;
  wire \tmp27_reg_969_reg[0]_i_31_n_1 ;
  wire \tmp27_reg_969_reg[0]_i_31_n_2 ;
  wire \tmp27_reg_969_reg[0]_i_31_n_3 ;
  wire \tmp27_reg_969_reg[0]_i_54_n_0 ;
  wire \tmp27_reg_969_reg[0]_i_54_n_1 ;
  wire \tmp27_reg_969_reg[0]_i_54_n_2 ;
  wire \tmp27_reg_969_reg[0]_i_54_n_3 ;
  wire tmp_24_reg_873;
  wire \tmp_24_reg_873[0]_i_1_n_0 ;
  wire [0:0]\tmp_24_reg_873_reg[0]_0 ;
  wire \tmp_26_reg_883[0]_i_1_n_0 ;
  wire \tmp_26_reg_883[0]_i_2_n_0 ;
  wire \tmp_26_reg_883[0]_i_3_n_0 ;
  wire \tmp_26_reg_883[0]_i_4_n_0 ;
  wire \tmp_26_reg_883[0]_i_5_n_0 ;
  wire \tmp_26_reg_883[0]_i_6_n_0 ;
  wire \tmp_26_reg_883[0]_i_7_n_0 ;
  wire \tmp_26_reg_883[0]_i_8_n_0 ;
  wire \tmp_26_reg_883_reg_n_0_[0] ;
  wire tmp_27_fu_339_p2;
  wire tmp_27_reg_888;
  wire \tmp_27_reg_888[0]_i_10_n_0 ;
  wire \tmp_27_reg_888[0]_i_16_n_0 ;
  wire \tmp_27_reg_888[0]_i_17_n_0 ;
  wire \tmp_27_reg_888[0]_i_18_n_0 ;
  wire \tmp_27_reg_888[0]_i_19_n_0 ;
  wire \tmp_27_reg_888[0]_i_26_n_0 ;
  wire \tmp_27_reg_888[0]_i_27_n_0 ;
  wire \tmp_27_reg_888[0]_i_28_n_0 ;
  wire \tmp_27_reg_888[0]_i_29_n_0 ;
  wire \tmp_27_reg_888[0]_i_36_n_0 ;
  wire \tmp_27_reg_888[0]_i_37_n_0 ;
  wire \tmp_27_reg_888[0]_i_38_n_0 ;
  wire \tmp_27_reg_888[0]_i_39_n_0 ;
  wire \tmp_27_reg_888[0]_i_46_n_0 ;
  wire \tmp_27_reg_888[0]_i_47_n_0 ;
  wire \tmp_27_reg_888[0]_i_48_n_0 ;
  wire \tmp_27_reg_888[0]_i_49_n_0 ;
  wire \tmp_27_reg_888[0]_i_56_n_0 ;
  wire \tmp_27_reg_888[0]_i_57_n_0 ;
  wire \tmp_27_reg_888[0]_i_58_n_0 ;
  wire \tmp_27_reg_888[0]_i_59_n_0 ;
  wire \tmp_27_reg_888[0]_i_66_n_0 ;
  wire \tmp_27_reg_888[0]_i_67_n_0 ;
  wire \tmp_27_reg_888[0]_i_68_n_0 ;
  wire \tmp_27_reg_888[0]_i_69_n_0 ;
  wire \tmp_27_reg_888[0]_i_74_n_0 ;
  wire \tmp_27_reg_888[0]_i_75_n_0 ;
  wire \tmp_27_reg_888[0]_i_76_n_0 ;
  wire \tmp_27_reg_888[0]_i_77_n_0 ;
  wire \tmp_27_reg_888[0]_i_7_n_0 ;
  wire \tmp_27_reg_888[0]_i_8_n_0 ;
  wire \tmp_27_reg_888[0]_i_9_n_0 ;
  wire [0:0]\tmp_27_reg_888_reg[0]_0 ;
  wire \tmp_27_reg_888_reg[0]_i_14_n_0 ;
  wire \tmp_27_reg_888_reg[0]_i_14_n_1 ;
  wire \tmp_27_reg_888_reg[0]_i_14_n_2 ;
  wire \tmp_27_reg_888_reg[0]_i_14_n_3 ;
  wire \tmp_27_reg_888_reg[0]_i_24_n_0 ;
  wire \tmp_27_reg_888_reg[0]_i_24_n_1 ;
  wire \tmp_27_reg_888_reg[0]_i_24_n_2 ;
  wire \tmp_27_reg_888_reg[0]_i_24_n_3 ;
  wire \tmp_27_reg_888_reg[0]_i_2_n_3 ;
  wire \tmp_27_reg_888_reg[0]_i_34_n_0 ;
  wire \tmp_27_reg_888_reg[0]_i_34_n_1 ;
  wire \tmp_27_reg_888_reg[0]_i_34_n_2 ;
  wire \tmp_27_reg_888_reg[0]_i_34_n_3 ;
  wire \tmp_27_reg_888_reg[0]_i_3_n_0 ;
  wire \tmp_27_reg_888_reg[0]_i_3_n_1 ;
  wire \tmp_27_reg_888_reg[0]_i_3_n_2 ;
  wire \tmp_27_reg_888_reg[0]_i_3_n_3 ;
  wire \tmp_27_reg_888_reg[0]_i_44_n_0 ;
  wire \tmp_27_reg_888_reg[0]_i_44_n_1 ;
  wire \tmp_27_reg_888_reg[0]_i_44_n_2 ;
  wire \tmp_27_reg_888_reg[0]_i_44_n_3 ;
  wire [0:0]\tmp_27_reg_888_reg[0]_i_54_0 ;
  wire \tmp_27_reg_888_reg[0]_i_54_n_0 ;
  wire \tmp_27_reg_888_reg[0]_i_54_n_1 ;
  wire \tmp_27_reg_888_reg[0]_i_54_n_2 ;
  wire \tmp_27_reg_888_reg[0]_i_54_n_3 ;
  wire \tmp_27_reg_888_reg[0]_i_5_n_0 ;
  wire \tmp_27_reg_888_reg[0]_i_5_n_1 ;
  wire \tmp_27_reg_888_reg[0]_i_5_n_2 ;
  wire \tmp_27_reg_888_reg[0]_i_5_n_3 ;
  wire \tmp_27_reg_888_reg[0]_i_64_n_0 ;
  wire \tmp_27_reg_888_reg[0]_i_64_n_1 ;
  wire \tmp_27_reg_888_reg[0]_i_64_n_2 ;
  wire \tmp_27_reg_888_reg[0]_i_64_n_3 ;
  wire tmp_28_fu_348_p2;
  wire tmp_28_reg_893;
  wire tmp_30_fu_359_p2;
  wire tmp_30_reg_902;
  wire \tmp_30_reg_902[0]_i_10_n_0 ;
  wire \tmp_30_reg_902[0]_i_12_n_0 ;
  wire \tmp_30_reg_902[0]_i_13_n_0 ;
  wire \tmp_30_reg_902[0]_i_14_n_0 ;
  wire \tmp_30_reg_902[0]_i_15_n_0 ;
  wire \tmp_30_reg_902[0]_i_16_n_0 ;
  wire \tmp_30_reg_902[0]_i_17_n_0 ;
  wire \tmp_30_reg_902[0]_i_18_n_0 ;
  wire \tmp_30_reg_902[0]_i_19_n_0 ;
  wire \tmp_30_reg_902[0]_i_20_n_0 ;
  wire \tmp_30_reg_902[0]_i_21_n_0 ;
  wire \tmp_30_reg_902[0]_i_22_n_0 ;
  wire \tmp_30_reg_902[0]_i_25_n_0 ;
  wire \tmp_30_reg_902[0]_i_28_n_0 ;
  wire \tmp_30_reg_902[0]_i_29_n_0 ;
  wire \tmp_30_reg_902[0]_i_30_n_0 ;
  wire \tmp_30_reg_902[0]_i_31_n_0 ;
  wire \tmp_30_reg_902[0]_i_33_n_0 ;
  wire \tmp_30_reg_902[0]_i_34_n_0 ;
  wire \tmp_30_reg_902[0]_i_35_n_0 ;
  wire \tmp_30_reg_902[0]_i_36_n_0 ;
  wire \tmp_30_reg_902[0]_i_37_n_0 ;
  wire \tmp_30_reg_902[0]_i_38_n_0 ;
  wire \tmp_30_reg_902[0]_i_39_n_0 ;
  wire \tmp_30_reg_902[0]_i_3_n_0 ;
  wire \tmp_30_reg_902[0]_i_40_n_0 ;
  wire \tmp_30_reg_902[0]_i_41_n_0 ;
  wire \tmp_30_reg_902[0]_i_44_n_0 ;
  wire \tmp_30_reg_902[0]_i_47_n_0 ;
  wire \tmp_30_reg_902[0]_i_4_n_0 ;
  wire \tmp_30_reg_902[0]_i_50_n_0 ;
  wire \tmp_30_reg_902[0]_i_53_n_0 ;
  wire \tmp_30_reg_902[0]_i_54_n_0 ;
  wire \tmp_30_reg_902[0]_i_55_n_0 ;
  wire \tmp_30_reg_902[0]_i_56_n_0 ;
  wire \tmp_30_reg_902[0]_i_57_n_0 ;
  wire \tmp_30_reg_902[0]_i_58_n_0 ;
  wire \tmp_30_reg_902[0]_i_59_n_0 ;
  wire \tmp_30_reg_902[0]_i_5_n_0 ;
  wire \tmp_30_reg_902[0]_i_60_n_0 ;
  wire \tmp_30_reg_902[0]_i_61_n_0 ;
  wire \tmp_30_reg_902[0]_i_62_n_0 ;
  wire \tmp_30_reg_902[0]_i_63_n_0 ;
  wire \tmp_30_reg_902[0]_i_64_n_0 ;
  wire \tmp_30_reg_902[0]_i_65_n_0 ;
  wire \tmp_30_reg_902[0]_i_68_n_0 ;
  wire \tmp_30_reg_902[0]_i_6_n_0 ;
  wire \tmp_30_reg_902[0]_i_71_n_0 ;
  wire \tmp_30_reg_902[0]_i_73_n_0 ;
  wire \tmp_30_reg_902[0]_i_74_n_0 ;
  wire \tmp_30_reg_902[0]_i_75_n_0 ;
  wire \tmp_30_reg_902[0]_i_76_n_0 ;
  wire \tmp_30_reg_902[0]_i_77_n_0 ;
  wire \tmp_30_reg_902[0]_i_78_n_0 ;
  wire \tmp_30_reg_902[0]_i_79_n_0 ;
  wire \tmp_30_reg_902[0]_i_7_n_0 ;
  wire \tmp_30_reg_902[0]_i_80_n_0 ;
  wire \tmp_30_reg_902[0]_i_81_n_0 ;
  wire \tmp_30_reg_902[0]_i_82_n_0 ;
  wire \tmp_30_reg_902[0]_i_83_n_0 ;
  wire \tmp_30_reg_902[0]_i_84_n_0 ;
  wire \tmp_30_reg_902[0]_i_87_n_0 ;
  wire \tmp_30_reg_902[0]_i_8_n_0 ;
  wire \tmp_30_reg_902[0]_i_9_n_0 ;
  wire \tmp_30_reg_902_reg[0]_i_11_n_0 ;
  wire \tmp_30_reg_902_reg[0]_i_11_n_1 ;
  wire \tmp_30_reg_902_reg[0]_i_11_n_2 ;
  wire \tmp_30_reg_902_reg[0]_i_11_n_3 ;
  wire \tmp_30_reg_902_reg[0]_i_1_n_1 ;
  wire \tmp_30_reg_902_reg[0]_i_1_n_2 ;
  wire \tmp_30_reg_902_reg[0]_i_1_n_3 ;
  wire \tmp_30_reg_902_reg[0]_i_2_n_0 ;
  wire \tmp_30_reg_902_reg[0]_i_2_n_1 ;
  wire \tmp_30_reg_902_reg[0]_i_2_n_2 ;
  wire \tmp_30_reg_902_reg[0]_i_2_n_3 ;
  wire \tmp_30_reg_902_reg[0]_i_32_0 ;
  wire \tmp_30_reg_902_reg[0]_i_32_1 ;
  wire \tmp_30_reg_902_reg[0]_i_32_n_0 ;
  wire \tmp_30_reg_902_reg[0]_i_32_n_1 ;
  wire \tmp_30_reg_902_reg[0]_i_32_n_2 ;
  wire \tmp_30_reg_902_reg[0]_i_32_n_3 ;
  wire tmp_37_reg_939;
  wire \tmp_37_reg_939_reg[0]_0 ;
  wire [0:0]\tmp_37_reg_939_reg[0]_1 ;
  wire [9:0]tmp_50_fu_375_p4;
  wire [30:0]tmp_s_fu_285_p2;
  wire win_val_0_1_2_fu_1420;
  wire [13:0]\win_val_0_1_2_fu_142_reg[13]_0 ;
  wire [2:0]\win_val_0_1_2_fu_142_reg[13]_1 ;
  wire [3:0]\win_val_0_1_2_fu_142_reg[7]_0 ;
  wire \win_val_0_1_fu_138[0]_i_1_n_0 ;
  wire \win_val_0_1_fu_138[10]_i_1_n_0 ;
  wire \win_val_0_1_fu_138[11]_i_1_n_0 ;
  wire \win_val_0_1_fu_138[12]_i_1_n_0 ;
  wire \win_val_0_1_fu_138[13]_i_1_n_0 ;
  wire \win_val_0_1_fu_138[1]_i_1_n_0 ;
  wire \win_val_0_1_fu_138[2]_i_1_n_0 ;
  wire \win_val_0_1_fu_138[3]_i_1_n_0 ;
  wire \win_val_0_1_fu_138[4]_i_1_n_0 ;
  wire \win_val_0_1_fu_138[5]_i_1_n_0 ;
  wire \win_val_0_1_fu_138[6]_i_1_n_0 ;
  wire \win_val_0_1_fu_138[7]_i_1_n_0 ;
  wire \win_val_0_1_fu_138[8]_i_1_n_0 ;
  wire \win_val_0_1_fu_138[9]_i_1_n_0 ;
  wire [13:0]\win_val_0_1_fu_138_reg[13]_0 ;
  wire [15:0]\win_val_1_1_2_fu_150_reg[15]_0 ;
  wire [3:0]\win_val_1_1_2_fu_150_reg[15]_1 ;
  wire [3:0]\win_val_1_1_2_fu_150_reg[7]_0 ;
  wire [15:0]\win_val_1_1_fu_146_reg[15]_0 ;
  wire [15:0]\win_val_2_1_2_fu_158_reg[15]_0 ;
  wire [3:0]\win_val_2_1_2_fu_158_reg[15]_1 ;
  wire [3:0]\win_val_2_1_2_fu_158_reg[7]_0 ;
  wire [15:0]\win_val_2_1_fu_154_reg[15]_0 ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_13_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_18_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_23_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_28_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_2__0_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_33_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_38_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_4_O_UNCONNECTED ;
  wire [3:2]\NLW_i_V_reg_868_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_i_V_reg_868_reg[31]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_j_V_reg_897_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_or_cond6_reg_924_reg[0]_i_16_O_UNCONNECTED ;
  wire [3:0]\NLW_or_cond6_reg_924_reg[0]_i_26_O_UNCONNECTED ;
  wire [3:0]\NLW_or_cond6_reg_924_reg[0]_i_36_O_UNCONNECTED ;
  wire [3:1]\NLW_or_cond6_reg_924_reg[0]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_or_cond6_reg_924_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_or_cond6_reg_924_reg[0]_i_46_O_UNCONNECTED ;
  wire [3:0]\NLW_or_cond6_reg_924_reg[0]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_or_cond6_reg_924_reg[0]_i_56_O_UNCONNECTED ;
  wire [3:0]\NLW_or_cond6_reg_924_reg[0]_i_66_O_UNCONNECTED ;
  wire [3:0]\NLW_or_cond6_reg_924_reg[0]_i_7_O_UNCONNECTED ;
  wire [3:0]\NLW_t_V_2_reg_253_reg[31]_i_10_O_UNCONNECTED ;
  wire [3:0]\NLW_t_V_2_reg_253_reg[31]_i_15_O_UNCONNECTED ;
  wire [3:0]\NLW_t_V_2_reg_253_reg[31]_i_20_O_UNCONNECTED ;
  wire [3:0]\NLW_t_V_2_reg_253_reg[31]_i_25_O_UNCONNECTED ;
  wire [3:0]\NLW_t_V_2_reg_253_reg[31]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_t_V_2_reg_253_reg[31]_i_30_O_UNCONNECTED ;
  wire [3:0]\NLW_t_V_2_reg_253_reg[31]_i_35_O_UNCONNECTED ;
  wire [3:0]\NLW_t_V_2_reg_253_reg[31]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp27_reg_969_reg[0]_i_31_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp27_reg_969_reg[0]_i_54_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_27_reg_888_reg[0]_i_14_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_27_reg_888_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_27_reg_888_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_27_reg_888_reg[0]_i_24_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_27_reg_888_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_27_reg_888_reg[0]_i_34_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_27_reg_888_reg[0]_i_44_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_27_reg_888_reg[0]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_27_reg_888_reg[0]_i_54_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_27_reg_888_reg[0]_i_64_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_30_reg_902_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_30_reg_902_reg[0]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_30_reg_902_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_30_reg_902_reg[0]_i_32_O_UNCONNECTED ;

  LUT5 #(
    .INIT(32'h01FF0100)) 
    \SRL_SIG[0][7]_i_1__2 
       (.I0(tmp_37_reg_939),
        .I1(ap_reg_pp0_iter2_or_cond6_reg_924),
        .I2(sel_tmp4_fu_728_p2),
        .I3(\canny_edges_data_str_U/shiftReg_ce ),
        .I4(\SRL_SIG_reg[0]_0 ),
        .O(\tmp_37_reg_939_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \SRL_SIG[0][7]_i_2__0 
       (.I0(tmp27_reg_969),
        .I1(slt5_reg_949),
        .I2(slt6_reg_954),
        .I3(slt4_reg_944),
        .I4(slt8_reg_964),
        .I5(slt7_reg_959),
        .O(sel_tmp4_fu_728_p2));
  LUT6 #(
    .INIT(64'h00DF000000000000)) 
    \SRL_SIG[0][7]_i_3__0 
       (.I0(or_cond_reg_909),
        .I1(suppressed_data_stre_empty_n),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_reg_pp0_iter2_or_cond7_reg_930),
        .I4(ap_enable_reg_pp0_iter3_reg_0),
        .I5(canny_edges_data_str_full_n),
        .O(\canny_edges_data_str_U/shiftReg_ce ));
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_CS_fsm[0]_i_1__8 
       (.I0(Duplicate_U0_ap_start),
        .I1(\ap_CS_fsm_reg[0]_0 ),
        .I2(ap_CS_fsm_state2),
        .I3(\t_V_2_reg_253_reg[31]_i_3_n_0 ),
        .O(ap_NS_fsm[0]));
  LUT3 #(
    .INIT(8'hF8)) 
    \ap_CS_fsm[1]_i_1__8 
       (.I0(\ap_CS_fsm_reg[0]_0 ),
        .I1(Duplicate_U0_ap_start),
        .I2(ap_CS_fsm_state7),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'hBBAAFBAAFFFFFFFF)) 
    \ap_CS_fsm[2]_i_1__4 
       (.I0(\ap_CS_fsm[2]_i_2__1_n_0 ),
        .I1(linebuff_val_1_U_n_15),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\ap_CS_fsm_reg[2]_0 ),
        .I5(\ap_CS_fsm[2]_i_4__0_n_0 ),
        .O(ap_NS_fsm[2]));
  LUT6 #(
    .INIT(64'h8ACFCFCF00000000)) 
    \ap_CS_fsm[2]_i_2__1 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_enable_reg_pp0_iter3_reg_0),
        .I3(\ap_CS_fsm_reg[3]_i_2__0_n_0 ),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(\ap_CS_fsm[2]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \ap_CS_fsm[2]_i_4__0 
       (.I0(\t_V_2_reg_253_reg[31]_i_3_n_0 ),
        .I1(ap_CS_fsm_state2),
        .O(\ap_CS_fsm[2]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF800040007FFF)) 
    \ap_CS_fsm[3]_i_10 
       (.I0(j_V_reg_897_reg[30]),
        .I1(tmp_28_reg_893),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_2_reg_253_reg_n_0_[30] ),
        .I5(cols_V[30]),
        .O(\ap_CS_fsm[3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF800040007FFF)) 
    \ap_CS_fsm[3]_i_11 
       (.I0(j_V_reg_897_reg[29]),
        .I1(tmp_28_reg_893),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_2_reg_253_reg_n_0_[29] ),
        .I5(cols_V[29]),
        .O(\ap_CS_fsm[3]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF800040007FFF)) 
    \ap_CS_fsm[3]_i_12 
       (.I0(j_V_reg_897_reg[28]),
        .I1(tmp_28_reg_893),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_2_reg_253_reg_n_0_[28] ),
        .I5(cols_V[28]),
        .O(\ap_CS_fsm[3]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF800040007FFF)) 
    \ap_CS_fsm[3]_i_14 
       (.I0(j_V_reg_897_reg[27]),
        .I1(tmp_28_reg_893),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_2_reg_253_reg_n_0_[27] ),
        .I5(cols_V[27]),
        .O(\ap_CS_fsm[3]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF800040007FFF)) 
    \ap_CS_fsm[3]_i_15 
       (.I0(j_V_reg_897_reg[26]),
        .I1(tmp_28_reg_893),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_2_reg_253_reg_n_0_[26] ),
        .I5(cols_V[26]),
        .O(\ap_CS_fsm[3]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF800040007FFF)) 
    \ap_CS_fsm[3]_i_16 
       (.I0(j_V_reg_897_reg[25]),
        .I1(tmp_28_reg_893),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_2_reg_253_reg_n_0_[25] ),
        .I5(cols_V[25]),
        .O(\ap_CS_fsm[3]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF800040007FFF)) 
    \ap_CS_fsm[3]_i_17 
       (.I0(j_V_reg_897_reg[24]),
        .I1(tmp_28_reg_893),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_2_reg_253_reg_n_0_[24] ),
        .I5(cols_V[24]),
        .O(\ap_CS_fsm[3]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF800040007FFF)) 
    \ap_CS_fsm[3]_i_19 
       (.I0(j_V_reg_897_reg[23]),
        .I1(tmp_28_reg_893),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_2_reg_253_reg_n_0_[23] ),
        .I5(cols_V[23]),
        .O(\ap_CS_fsm[3]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00008000)) 
    \ap_CS_fsm[3]_i_1__3 
       (.I0(linebuff_val_1_U_n_15),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\ap_CS_fsm_reg[3]_i_2__0_n_0 ),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .I5(\ap_CS_fsm[3]_i_3__1_n_0 ),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'hBFFF800040007FFF)) 
    \ap_CS_fsm[3]_i_20 
       (.I0(j_V_reg_897_reg[22]),
        .I1(tmp_28_reg_893),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_2_reg_253_reg_n_0_[22] ),
        .I5(cols_V[22]),
        .O(\ap_CS_fsm[3]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF800040007FFF)) 
    \ap_CS_fsm[3]_i_21 
       (.I0(j_V_reg_897_reg[21]),
        .I1(tmp_28_reg_893),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_2_reg_253_reg_n_0_[21] ),
        .I5(cols_V[21]),
        .O(\ap_CS_fsm[3]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF800040007FFF)) 
    \ap_CS_fsm[3]_i_22 
       (.I0(j_V_reg_897_reg[20]),
        .I1(tmp_28_reg_893),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_2_reg_253_reg_n_0_[20] ),
        .I5(cols_V[20]),
        .O(\ap_CS_fsm[3]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF800040007FFF)) 
    \ap_CS_fsm[3]_i_24 
       (.I0(j_V_reg_897_reg[19]),
        .I1(tmp_28_reg_893),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_2_reg_253_reg_n_0_[19] ),
        .I5(cols_V[19]),
        .O(\ap_CS_fsm[3]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF800040007FFF)) 
    \ap_CS_fsm[3]_i_25 
       (.I0(j_V_reg_897_reg[18]),
        .I1(tmp_28_reg_893),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_2_reg_253_reg_n_0_[18] ),
        .I5(cols_V[18]),
        .O(\ap_CS_fsm[3]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF800040007FFF)) 
    \ap_CS_fsm[3]_i_26 
       (.I0(j_V_reg_897_reg[17]),
        .I1(tmp_28_reg_893),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_2_reg_253_reg_n_0_[17] ),
        .I5(cols_V[17]),
        .O(\ap_CS_fsm[3]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF800040007FFF)) 
    \ap_CS_fsm[3]_i_27 
       (.I0(j_V_reg_897_reg[16]),
        .I1(tmp_28_reg_893),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_2_reg_253_reg_n_0_[16] ),
        .I5(cols_V[16]),
        .O(\ap_CS_fsm[3]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF800040007FFF)) 
    \ap_CS_fsm[3]_i_29 
       (.I0(j_V_reg_897_reg[15]),
        .I1(tmp_28_reg_893),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_2_reg_253_reg_n_0_[15] ),
        .I5(cols_V[15]),
        .O(\ap_CS_fsm[3]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF800040007FFF)) 
    \ap_CS_fsm[3]_i_30 
       (.I0(j_V_reg_897_reg[14]),
        .I1(tmp_28_reg_893),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_2_reg_253_reg_n_0_[14] ),
        .I5(cols_V[14]),
        .O(\ap_CS_fsm[3]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF800040007FFF)) 
    \ap_CS_fsm[3]_i_31 
       (.I0(j_V_reg_897_reg[13]),
        .I1(tmp_28_reg_893),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_2_reg_253_reg_n_0_[13] ),
        .I5(cols_V[13]),
        .O(\ap_CS_fsm[3]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF800040007FFF)) 
    \ap_CS_fsm[3]_i_32 
       (.I0(j_V_reg_897_reg[12]),
        .I1(tmp_28_reg_893),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_2_reg_253_reg_n_0_[12] ),
        .I5(cols_V[12]),
        .O(\ap_CS_fsm[3]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF800040007FFF)) 
    \ap_CS_fsm[3]_i_34 
       (.I0(j_V_reg_897_reg[11]),
        .I1(tmp_28_reg_893),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_2_reg_253_reg_n_0_[11] ),
        .I5(cols_V[11]),
        .O(\ap_CS_fsm[3]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF800040007FFF)) 
    \ap_CS_fsm[3]_i_35 
       (.I0(j_V_reg_897_reg[10]),
        .I1(tmp_28_reg_893),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_2_reg_253_reg_n_0_[10] ),
        .I5(cols_V[10]),
        .O(\ap_CS_fsm[3]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF800040007FFF)) 
    \ap_CS_fsm[3]_i_36 
       (.I0(j_V_reg_897_reg[9]),
        .I1(tmp_28_reg_893),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_2_reg_253_reg_n_0_[9] ),
        .I5(cols_V[9]),
        .O(\ap_CS_fsm[3]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF800040007FFF)) 
    \ap_CS_fsm[3]_i_37 
       (.I0(j_V_reg_897_reg[8]),
        .I1(tmp_28_reg_893),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_2_reg_253_reg_n_0_[8] ),
        .I5(cols_V[8]),
        .O(\ap_CS_fsm[3]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF800040007FFF)) 
    \ap_CS_fsm[3]_i_39 
       (.I0(j_V_reg_897_reg[7]),
        .I1(tmp_28_reg_893),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_2_reg_253_reg_n_0_[7] ),
        .I5(cols_V[7]),
        .O(\ap_CS_fsm[3]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'h4440000000000000)) 
    \ap_CS_fsm[3]_i_3__1 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_enable_reg_pp0_iter3_reg_0),
        .I2(ap_reg_pp0_iter2_or_cond7_reg_930),
        .I3(canny_edges_data_str_full_n),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(\or_cond_reg_909_reg[0]_0 ),
        .O(\ap_CS_fsm[3]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF800040007FFF)) 
    \ap_CS_fsm[3]_i_40 
       (.I0(j_V_reg_897_reg[6]),
        .I1(tmp_28_reg_893),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_2_reg_253_reg_n_0_[6] ),
        .I5(cols_V[6]),
        .O(\ap_CS_fsm[3]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF800040007FFF)) 
    \ap_CS_fsm[3]_i_41 
       (.I0(j_V_reg_897_reg[5]),
        .I1(tmp_28_reg_893),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_2_reg_253_reg_n_0_[5] ),
        .I5(cols_V[5]),
        .O(\ap_CS_fsm[3]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF800040007FFF)) 
    \ap_CS_fsm[3]_i_42 
       (.I0(j_V_reg_897_reg[4]),
        .I1(tmp_28_reg_893),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_2_reg_253_reg_n_0_[4] ),
        .I5(cols_V[4]),
        .O(\ap_CS_fsm[3]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF800040007FFF)) 
    \ap_CS_fsm[3]_i_43 
       (.I0(\j_V_reg_897_reg[3]_0 ),
        .I1(tmp_28_reg_893),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_2_reg_253_reg[3]_0 ),
        .I5(cols_V[3]),
        .O(\ap_CS_fsm[3]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF800040007FFF)) 
    \ap_CS_fsm[3]_i_44 
       (.I0(j_V_reg_897_reg[2]),
        .I1(tmp_28_reg_893),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_2_reg_253_reg_n_0_[2] ),
        .I5(cols_V[2]),
        .O(\ap_CS_fsm[3]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF800040007FFF)) 
    \ap_CS_fsm[3]_i_45 
       (.I0(j_V_reg_897_reg[1]),
        .I1(tmp_28_reg_893),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_2_reg_253_reg_n_0_[1] ),
        .I5(cols_V[1]),
        .O(\ap_CS_fsm[3]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF800040007FFF)) 
    \ap_CS_fsm[3]_i_46 
       (.I0(j_V_reg_897_reg[0]),
        .I1(tmp_28_reg_893),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_2_reg_253_reg_n_0_[0] ),
        .I5(cols_V[0]),
        .O(\ap_CS_fsm[3]_i_46_n_0 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \ap_CS_fsm[3]_i_5__0 
       (.I0(\t_V_2_reg_253_reg_n_0_[31] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_28_reg_893),
        .I4(j_V_reg_897_reg[31]),
        .O(sel0[30]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \ap_CS_fsm[3]_i_6__0 
       (.I0(\t_V_2_reg_253_reg_n_0_[30] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_28_reg_893),
        .I4(j_V_reg_897_reg[30]),
        .O(sel0[29]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \ap_CS_fsm[3]_i_7__0 
       (.I0(\t_V_2_reg_253_reg_n_0_[29] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_28_reg_893),
        .I4(j_V_reg_897_reg[29]),
        .O(sel0[28]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \ap_CS_fsm[3]_i_8 
       (.I0(\t_V_2_reg_253_reg_n_0_[28] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_28_reg_893),
        .I4(j_V_reg_897_reg[28]),
        .O(sel0[27]));
  LUT6 #(
    .INIT(64'hBFFF800040007FFF)) 
    \ap_CS_fsm[3]_i_9 
       (.I0(j_V_reg_897_reg[31]),
        .I1(tmp_28_reg_893),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_2_reg_253_reg_n_0_[31] ),
        .I5(cols_V[31]),
        .O(\ap_CS_fsm[3]_i_9_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg[0]_0 ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst_n_inv));
  CARRY4 \ap_CS_fsm_reg[3]_i_13 
       (.CI(\ap_CS_fsm_reg[3]_i_18_n_0 ),
        .CO({\ap_CS_fsm_reg[3]_i_13_n_0 ,\ap_CS_fsm_reg[3]_i_13_n_1 ,\ap_CS_fsm_reg[3]_i_13_n_2 ,\ap_CS_fsm_reg[3]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI(sel0[22:19]),
        .O(\NLW_ap_CS_fsm_reg[3]_i_13_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[3]_i_19_n_0 ,\ap_CS_fsm[3]_i_20_n_0 ,\ap_CS_fsm[3]_i_21_n_0 ,\ap_CS_fsm[3]_i_22_n_0 }));
  CARRY4 \ap_CS_fsm_reg[3]_i_18 
       (.CI(\ap_CS_fsm_reg[3]_i_23_n_0 ),
        .CO({\ap_CS_fsm_reg[3]_i_18_n_0 ,\ap_CS_fsm_reg[3]_i_18_n_1 ,\ap_CS_fsm_reg[3]_i_18_n_2 ,\ap_CS_fsm_reg[3]_i_18_n_3 }),
        .CYINIT(1'b0),
        .DI(sel0[18:15]),
        .O(\NLW_ap_CS_fsm_reg[3]_i_18_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[3]_i_24_n_0 ,\ap_CS_fsm[3]_i_25_n_0 ,\ap_CS_fsm[3]_i_26_n_0 ,\ap_CS_fsm[3]_i_27_n_0 }));
  CARRY4 \ap_CS_fsm_reg[3]_i_23 
       (.CI(\ap_CS_fsm_reg[3]_i_28_n_0 ),
        .CO({\ap_CS_fsm_reg[3]_i_23_n_0 ,\ap_CS_fsm_reg[3]_i_23_n_1 ,\ap_CS_fsm_reg[3]_i_23_n_2 ,\ap_CS_fsm_reg[3]_i_23_n_3 }),
        .CYINIT(1'b0),
        .DI(sel0[14:11]),
        .O(\NLW_ap_CS_fsm_reg[3]_i_23_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[3]_i_29_n_0 ,\ap_CS_fsm[3]_i_30_n_0 ,\ap_CS_fsm[3]_i_31_n_0 ,\ap_CS_fsm[3]_i_32_n_0 }));
  CARRY4 \ap_CS_fsm_reg[3]_i_28 
       (.CI(\ap_CS_fsm_reg[3]_i_33_n_0 ),
        .CO({\ap_CS_fsm_reg[3]_i_28_n_0 ,\ap_CS_fsm_reg[3]_i_28_n_1 ,\ap_CS_fsm_reg[3]_i_28_n_2 ,\ap_CS_fsm_reg[3]_i_28_n_3 }),
        .CYINIT(1'b0),
        .DI({sel0[10],tmp_50_fu_375_p4[9:7]}),
        .O(\NLW_ap_CS_fsm_reg[3]_i_28_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[3]_i_34_n_0 ,\ap_CS_fsm[3]_i_35_n_0 ,\ap_CS_fsm[3]_i_36_n_0 ,\ap_CS_fsm[3]_i_37_n_0 }));
  CARRY4 \ap_CS_fsm_reg[3]_i_2__0 
       (.CI(\ap_CS_fsm_reg[3]_i_4_n_0 ),
        .CO({\ap_CS_fsm_reg[3]_i_2__0_n_0 ,\ap_CS_fsm_reg[3]_i_2__0_n_1 ,\ap_CS_fsm_reg[3]_i_2__0_n_2 ,\ap_CS_fsm_reg[3]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI(sel0[30:27]),
        .O(\NLW_ap_CS_fsm_reg[3]_i_2__0_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[3]_i_9_n_0 ,\ap_CS_fsm[3]_i_10_n_0 ,\ap_CS_fsm[3]_i_11_n_0 ,\ap_CS_fsm[3]_i_12_n_0 }));
  CARRY4 \ap_CS_fsm_reg[3]_i_33 
       (.CI(\ap_CS_fsm_reg[3]_i_38_n_0 ),
        .CO({\ap_CS_fsm_reg[3]_i_33_n_0 ,\ap_CS_fsm_reg[3]_i_33_n_1 ,\ap_CS_fsm_reg[3]_i_33_n_2 ,\ap_CS_fsm_reg[3]_i_33_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_50_fu_375_p4[6:3]),
        .O(\NLW_ap_CS_fsm_reg[3]_i_33_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[3]_i_39_n_0 ,\ap_CS_fsm[3]_i_40_n_0 ,\ap_CS_fsm[3]_i_41_n_0 ,\ap_CS_fsm[3]_i_42_n_0 }));
  CARRY4 \ap_CS_fsm_reg[3]_i_38 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[3]_i_38_n_0 ,\ap_CS_fsm_reg[3]_i_38_n_1 ,\ap_CS_fsm_reg[3]_i_38_n_2 ,\ap_CS_fsm_reg[3]_i_38_n_3 }),
        .CYINIT(1'b0),
        .DI({tmp_50_fu_375_p4[2:0],linebuff_val_1_U_n_12}),
        .O(\NLW_ap_CS_fsm_reg[3]_i_38_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[3]_i_43_n_0 ,\ap_CS_fsm[3]_i_44_n_0 ,\ap_CS_fsm[3]_i_45_n_0 ,\ap_CS_fsm[3]_i_46_n_0 }));
  CARRY4 \ap_CS_fsm_reg[3]_i_4 
       (.CI(\ap_CS_fsm_reg[3]_i_13_n_0 ),
        .CO({\ap_CS_fsm_reg[3]_i_4_n_0 ,\ap_CS_fsm_reg[3]_i_4_n_1 ,\ap_CS_fsm_reg[3]_i_4_n_2 ,\ap_CS_fsm_reg[3]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI(sel0[26:23]),
        .O(\NLW_ap_CS_fsm_reg[3]_i_4_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[3]_i_14_n_0 ,\ap_CS_fsm[3]_i_15_n_0 ,\ap_CS_fsm[3]_i_16_n_0 ,\ap_CS_fsm[3]_i_17_n_0 }));
  LUT6 #(
    .INIT(64'h8A008A8A8A8A8A8A)) 
    ap_enable_reg_pp0_iter0_i_1__5
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\ap_CS_fsm[2]_i_4__0_n_0 ),
        .I3(\linebuff_val_1_addr_reg_913[10]_i_2_n_0 ),
        .I4(\or_cond_reg_909_reg[0]_0 ),
        .I5(\ap_CS_fsm_reg[3]_i_2__0_n_0 ),
        .O(ap_enable_reg_pp0_iter0_i_1__5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__5_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00A0A0A088A0A0A0)) 
    ap_enable_reg_pp0_iter1_i_1__5
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(linebuff_val_1_U_n_15),
        .I4(\or_cond_reg_909_reg[0]_0 ),
        .I5(\ap_CS_fsm_reg[3]_i_2__0_n_0 ),
        .O(ap_enable_reg_pp0_iter1_i_1__5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__5_n_0),
        .Q(ap_enable_reg_pp0_iter1_reg_n_0),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter2_i_1__1
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter2_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__1_n_0),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h88888888A000A0A0)) 
    ap_enable_reg_pp0_iter3_i_1__0
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_enable_reg_pp0_iter3_reg_0),
        .I3(\t_V_2_reg_253_reg[31]_i_3_n_0 ),
        .I4(ap_CS_fsm_state2),
        .I5(ap_block_pp0_stage0_subdone),
        .O(ap_enable_reg_pp0_iter3_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3_i_1__0_n_0),
        .Q(ap_enable_reg_pp0_iter3_reg_0),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_linebuff_val_1_addr_reg_913_reg[0] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_linebuff_val_1_addr_reg_9130),
        .D(linebuff_val_1_addr_reg_913[0]),
        .Q(ap_reg_pp0_iter1_linebuff_val_1_addr_reg_913[0]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_linebuff_val_1_addr_reg_913_reg[10] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_linebuff_val_1_addr_reg_9130),
        .D(linebuff_val_1_addr_reg_913[10]),
        .Q(ap_reg_pp0_iter1_linebuff_val_1_addr_reg_913[10]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_linebuff_val_1_addr_reg_913_reg[1] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_linebuff_val_1_addr_reg_9130),
        .D(linebuff_val_1_addr_reg_913[1]),
        .Q(ap_reg_pp0_iter1_linebuff_val_1_addr_reg_913[1]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_linebuff_val_1_addr_reg_913_reg[2] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_linebuff_val_1_addr_reg_9130),
        .D(linebuff_val_1_addr_reg_913[2]),
        .Q(ap_reg_pp0_iter1_linebuff_val_1_addr_reg_913[2]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_linebuff_val_1_addr_reg_913_reg[3] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_linebuff_val_1_addr_reg_9130),
        .D(linebuff_val_1_addr_reg_913[3]),
        .Q(ap_reg_pp0_iter1_linebuff_val_1_addr_reg_913[3]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_linebuff_val_1_addr_reg_913_reg[4] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_linebuff_val_1_addr_reg_9130),
        .D(linebuff_val_1_addr_reg_913[4]),
        .Q(ap_reg_pp0_iter1_linebuff_val_1_addr_reg_913[4]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_linebuff_val_1_addr_reg_913_reg[5] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_linebuff_val_1_addr_reg_9130),
        .D(linebuff_val_1_addr_reg_913[5]),
        .Q(ap_reg_pp0_iter1_linebuff_val_1_addr_reg_913[5]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_linebuff_val_1_addr_reg_913_reg[6] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_linebuff_val_1_addr_reg_9130),
        .D(linebuff_val_1_addr_reg_913[6]),
        .Q(ap_reg_pp0_iter1_linebuff_val_1_addr_reg_913[6]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_linebuff_val_1_addr_reg_913_reg[7] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_linebuff_val_1_addr_reg_9130),
        .D(linebuff_val_1_addr_reg_913[7]),
        .Q(ap_reg_pp0_iter1_linebuff_val_1_addr_reg_913[7]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_linebuff_val_1_addr_reg_913_reg[8] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_linebuff_val_1_addr_reg_9130),
        .D(linebuff_val_1_addr_reg_913[8]),
        .Q(ap_reg_pp0_iter1_linebuff_val_1_addr_reg_913[8]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_linebuff_val_1_addr_reg_913_reg[9] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_linebuff_val_1_addr_reg_9130),
        .D(linebuff_val_1_addr_reg_913[9]),
        .Q(ap_reg_pp0_iter1_linebuff_val_1_addr_reg_913[9]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_or_cond6_reg_924_reg[0] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_linebuff_val_1_addr_reg_9130),
        .D(or_cond6_reg_924),
        .Q(ap_reg_pp0_iter1_or_cond6_reg_924),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h88808888)) 
    \ap_reg_pp0_iter1_or_cond7_reg_930[0]_i_1 
       (.I0(\or_cond_reg_909_reg[0]_0 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_reg_pp0_iter2_or_cond7_reg_930),
        .I3(canny_edges_data_str_full_n),
        .I4(ap_enable_reg_pp0_iter3_reg_0),
        .O(ap_reg_pp0_iter1_linebuff_val_1_addr_reg_9130));
  FDRE \ap_reg_pp0_iter1_or_cond7_reg_930_reg[0] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_linebuff_val_1_addr_reg_9130),
        .D(or_cond7_reg_930),
        .Q(ap_reg_pp0_iter1_or_cond7_reg_930),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_or_cond_reg_909_reg[0] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_linebuff_val_1_addr_reg_9130),
        .D(or_cond_reg_909),
        .Q(ap_reg_pp0_iter1_or_cond_reg_909),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_t_V_2_reg_253_reg[0] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_linebuff_val_1_addr_reg_9130),
        .D(\t_V_2_reg_253_reg_n_0_[0] ),
        .Q(ap_reg_pp0_iter1_t_V_2_reg_253[0]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_t_V_2_reg_253_reg[10] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_linebuff_val_1_addr_reg_9130),
        .D(\t_V_2_reg_253_reg_n_0_[10] ),
        .Q(ap_reg_pp0_iter1_t_V_2_reg_253[10]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_t_V_2_reg_253_reg[1] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_linebuff_val_1_addr_reg_9130),
        .D(\t_V_2_reg_253_reg_n_0_[1] ),
        .Q(ap_reg_pp0_iter1_t_V_2_reg_253[1]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_t_V_2_reg_253_reg[2] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_linebuff_val_1_addr_reg_9130),
        .D(\t_V_2_reg_253_reg_n_0_[2] ),
        .Q(ap_reg_pp0_iter1_t_V_2_reg_253[2]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_t_V_2_reg_253_reg[3] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_linebuff_val_1_addr_reg_9130),
        .D(\t_V_2_reg_253_reg[3]_0 ),
        .Q(ap_reg_pp0_iter1_t_V_2_reg_253[3]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_t_V_2_reg_253_reg[4] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_linebuff_val_1_addr_reg_9130),
        .D(\t_V_2_reg_253_reg_n_0_[4] ),
        .Q(ap_reg_pp0_iter1_t_V_2_reg_253[4]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_t_V_2_reg_253_reg[5] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_linebuff_val_1_addr_reg_9130),
        .D(\t_V_2_reg_253_reg_n_0_[5] ),
        .Q(ap_reg_pp0_iter1_t_V_2_reg_253[5]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_t_V_2_reg_253_reg[6] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_linebuff_val_1_addr_reg_9130),
        .D(\t_V_2_reg_253_reg_n_0_[6] ),
        .Q(ap_reg_pp0_iter1_t_V_2_reg_253[6]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_t_V_2_reg_253_reg[7] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_linebuff_val_1_addr_reg_9130),
        .D(\t_V_2_reg_253_reg_n_0_[7] ),
        .Q(ap_reg_pp0_iter1_t_V_2_reg_253[7]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_t_V_2_reg_253_reg[8] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_linebuff_val_1_addr_reg_9130),
        .D(\t_V_2_reg_253_reg_n_0_[8] ),
        .Q(ap_reg_pp0_iter1_t_V_2_reg_253[8]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_t_V_2_reg_253_reg[9] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_linebuff_val_1_addr_reg_9130),
        .D(\t_V_2_reg_253_reg_n_0_[9] ),
        .Q(ap_reg_pp0_iter1_t_V_2_reg_253[9]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_tmp_28_reg_893_reg[0] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_linebuff_val_1_addr_reg_9130),
        .D(tmp_28_reg_893),
        .Q(ap_reg_pp0_iter1_tmp_28_reg_893),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_tmp_30_reg_902_reg[0] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_linebuff_val_1_addr_reg_9130),
        .D(tmp_30_reg_902),
        .Q(ap_reg_pp0_iter1_tmp_30_reg_902),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_or_cond6_reg_924_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_reg_pp0_iter1_or_cond6_reg_924),
        .Q(ap_reg_pp0_iter2_or_cond6_reg_924),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDFDFDFDFDFDF00DF)) 
    \ap_reg_pp0_iter2_or_cond7_reg_930[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(suppressed_data_stre_empty_n),
        .I2(or_cond_reg_909),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(canny_edges_data_str_full_n),
        .I5(ap_reg_pp0_iter2_or_cond7_reg_930),
        .O(ap_block_pp0_stage0_subdone));
  FDRE \ap_reg_pp0_iter2_or_cond7_reg_930_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_reg_pp0_iter1_or_cond7_reg_930),
        .Q(ap_reg_pp0_iter2_or_cond7_reg_930),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80000000)) 
    \element_gd_s_fu_134[13]_i_1 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(or_cond_reg_909),
        .I3(suppressed_data_stre_empty_n),
        .I4(linebuff_val_1_U_n_15),
        .O(hysteresis_U0_src_data_stream_V_read));
  FDRE \element_gd_s_fu_134_reg[0] 
       (.C(ap_clk),
        .CE(hysteresis_U0_src_data_stream_V_read),
        .D(D[0]),
        .Q(element_gd_s_fu_134[0]),
        .R(1'b0));
  FDRE \element_gd_s_fu_134_reg[10] 
       (.C(ap_clk),
        .CE(hysteresis_U0_src_data_stream_V_read),
        .D(D[10]),
        .Q(element_gd_s_fu_134[10]),
        .R(1'b0));
  FDRE \element_gd_s_fu_134_reg[11] 
       (.C(ap_clk),
        .CE(hysteresis_U0_src_data_stream_V_read),
        .D(D[11]),
        .Q(element_gd_s_fu_134[11]),
        .R(1'b0));
  FDRE \element_gd_s_fu_134_reg[12] 
       (.C(ap_clk),
        .CE(hysteresis_U0_src_data_stream_V_read),
        .D(D[12]),
        .Q(element_gd_s_fu_134[12]),
        .R(1'b0));
  FDRE \element_gd_s_fu_134_reg[13] 
       (.C(ap_clk),
        .CE(hysteresis_U0_src_data_stream_V_read),
        .D(D[13]),
        .Q(element_gd_s_fu_134[13]),
        .R(1'b0));
  FDRE \element_gd_s_fu_134_reg[1] 
       (.C(ap_clk),
        .CE(hysteresis_U0_src_data_stream_V_read),
        .D(D[1]),
        .Q(element_gd_s_fu_134[1]),
        .R(1'b0));
  FDRE \element_gd_s_fu_134_reg[2] 
       (.C(ap_clk),
        .CE(hysteresis_U0_src_data_stream_V_read),
        .D(D[2]),
        .Q(element_gd_s_fu_134[2]),
        .R(1'b0));
  FDRE \element_gd_s_fu_134_reg[3] 
       (.C(ap_clk),
        .CE(hysteresis_U0_src_data_stream_V_read),
        .D(D[3]),
        .Q(element_gd_s_fu_134[3]),
        .R(1'b0));
  FDRE \element_gd_s_fu_134_reg[4] 
       (.C(ap_clk),
        .CE(hysteresis_U0_src_data_stream_V_read),
        .D(D[4]),
        .Q(element_gd_s_fu_134[4]),
        .R(1'b0));
  FDRE \element_gd_s_fu_134_reg[5] 
       (.C(ap_clk),
        .CE(hysteresis_U0_src_data_stream_V_read),
        .D(D[5]),
        .Q(element_gd_s_fu_134[5]),
        .R(1'b0));
  FDRE \element_gd_s_fu_134_reg[6] 
       (.C(ap_clk),
        .CE(hysteresis_U0_src_data_stream_V_read),
        .D(D[6]),
        .Q(element_gd_s_fu_134[6]),
        .R(1'b0));
  FDRE \element_gd_s_fu_134_reg[7] 
       (.C(ap_clk),
        .CE(hysteresis_U0_src_data_stream_V_read),
        .D(D[7]),
        .Q(element_gd_s_fu_134[7]),
        .R(1'b0));
  FDRE \element_gd_s_fu_134_reg[8] 
       (.C(ap_clk),
        .CE(hysteresis_U0_src_data_stream_V_read),
        .D(D[8]),
        .Q(element_gd_s_fu_134[8]),
        .R(1'b0));
  FDRE \element_gd_s_fu_134_reg[9] 
       (.C(ap_clk),
        .CE(hysteresis_U0_src_data_stream_V_read),
        .D(D[9]),
        .Q(element_gd_s_fu_134[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \i_V_reg_868[0]_i_1 
       (.I0(Q[0]),
        .O(i_V_fu_306_p2[0]));
  FDRE \i_V_reg_868_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_306_p2[0]),
        .Q(i_V_reg_868[0]),
        .R(1'b0));
  FDRE \i_V_reg_868_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_306_p2[10]),
        .Q(i_V_reg_868[10]),
        .R(1'b0));
  FDRE \i_V_reg_868_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_306_p2[11]),
        .Q(i_V_reg_868[11]),
        .R(1'b0));
  FDRE \i_V_reg_868_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_306_p2[12]),
        .Q(i_V_reg_868[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_V_reg_868_reg[12]_i_1 
       (.CI(\i_V_reg_868_reg[8]_i_1_n_0 ),
        .CO({\i_V_reg_868_reg[12]_i_1_n_0 ,\i_V_reg_868_reg[12]_i_1_n_1 ,\i_V_reg_868_reg[12]_i_1_n_2 ,\i_V_reg_868_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_306_p2[12:9]),
        .S(Q[12:9]));
  FDRE \i_V_reg_868_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_306_p2[13]),
        .Q(i_V_reg_868[13]),
        .R(1'b0));
  FDRE \i_V_reg_868_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_306_p2[14]),
        .Q(i_V_reg_868[14]),
        .R(1'b0));
  FDRE \i_V_reg_868_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_306_p2[15]),
        .Q(i_V_reg_868[15]),
        .R(1'b0));
  FDRE \i_V_reg_868_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_306_p2[16]),
        .Q(i_V_reg_868[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_V_reg_868_reg[16]_i_1 
       (.CI(\i_V_reg_868_reg[12]_i_1_n_0 ),
        .CO({\i_V_reg_868_reg[16]_i_1_n_0 ,\i_V_reg_868_reg[16]_i_1_n_1 ,\i_V_reg_868_reg[16]_i_1_n_2 ,\i_V_reg_868_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_306_p2[16:13]),
        .S(Q[16:13]));
  FDRE \i_V_reg_868_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_306_p2[17]),
        .Q(i_V_reg_868[17]),
        .R(1'b0));
  FDRE \i_V_reg_868_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_306_p2[18]),
        .Q(i_V_reg_868[18]),
        .R(1'b0));
  FDRE \i_V_reg_868_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_306_p2[19]),
        .Q(i_V_reg_868[19]),
        .R(1'b0));
  FDRE \i_V_reg_868_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_306_p2[1]),
        .Q(i_V_reg_868[1]),
        .R(1'b0));
  FDRE \i_V_reg_868_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_306_p2[20]),
        .Q(i_V_reg_868[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_V_reg_868_reg[20]_i_1 
       (.CI(\i_V_reg_868_reg[16]_i_1_n_0 ),
        .CO({\i_V_reg_868_reg[20]_i_1_n_0 ,\i_V_reg_868_reg[20]_i_1_n_1 ,\i_V_reg_868_reg[20]_i_1_n_2 ,\i_V_reg_868_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_306_p2[20:17]),
        .S(Q[20:17]));
  FDRE \i_V_reg_868_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_306_p2[21]),
        .Q(i_V_reg_868[21]),
        .R(1'b0));
  FDRE \i_V_reg_868_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_306_p2[22]),
        .Q(i_V_reg_868[22]),
        .R(1'b0));
  FDRE \i_V_reg_868_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_306_p2[23]),
        .Q(i_V_reg_868[23]),
        .R(1'b0));
  FDRE \i_V_reg_868_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_306_p2[24]),
        .Q(i_V_reg_868[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_V_reg_868_reg[24]_i_1 
       (.CI(\i_V_reg_868_reg[20]_i_1_n_0 ),
        .CO({\i_V_reg_868_reg[24]_i_1_n_0 ,\i_V_reg_868_reg[24]_i_1_n_1 ,\i_V_reg_868_reg[24]_i_1_n_2 ,\i_V_reg_868_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_306_p2[24:21]),
        .S(Q[24:21]));
  FDRE \i_V_reg_868_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_306_p2[25]),
        .Q(i_V_reg_868[25]),
        .R(1'b0));
  FDRE \i_V_reg_868_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_306_p2[26]),
        .Q(i_V_reg_868[26]),
        .R(1'b0));
  FDRE \i_V_reg_868_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_306_p2[27]),
        .Q(i_V_reg_868[27]),
        .R(1'b0));
  FDRE \i_V_reg_868_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_306_p2[28]),
        .Q(i_V_reg_868[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_V_reg_868_reg[28]_i_1 
       (.CI(\i_V_reg_868_reg[24]_i_1_n_0 ),
        .CO({\i_V_reg_868_reg[28]_i_1_n_0 ,\i_V_reg_868_reg[28]_i_1_n_1 ,\i_V_reg_868_reg[28]_i_1_n_2 ,\i_V_reg_868_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_306_p2[28:25]),
        .S(Q[28:25]));
  FDRE \i_V_reg_868_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_306_p2[29]),
        .Q(i_V_reg_868[29]),
        .R(1'b0));
  FDRE \i_V_reg_868_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_306_p2[2]),
        .Q(i_V_reg_868[2]),
        .R(1'b0));
  FDRE \i_V_reg_868_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_306_p2[30]),
        .Q(i_V_reg_868[30]),
        .R(1'b0));
  FDRE \i_V_reg_868_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_306_p2[31]),
        .Q(i_V_reg_868[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_V_reg_868_reg[31]_i_1 
       (.CI(\i_V_reg_868_reg[28]_i_1_n_0 ),
        .CO({\NLW_i_V_reg_868_reg[31]_i_1_CO_UNCONNECTED [3:2],\i_V_reg_868_reg[31]_i_1_n_2 ,\i_V_reg_868_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_V_reg_868_reg[31]_i_1_O_UNCONNECTED [3],i_V_fu_306_p2[31:29]}),
        .S({1'b0,Q[31:29]}));
  FDRE \i_V_reg_868_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_306_p2[3]),
        .Q(i_V_reg_868[3]),
        .R(1'b0));
  FDRE \i_V_reg_868_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_306_p2[4]),
        .Q(i_V_reg_868[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_V_reg_868_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\i_V_reg_868_reg[4]_i_1_n_0 ,\i_V_reg_868_reg[4]_i_1_n_1 ,\i_V_reg_868_reg[4]_i_1_n_2 ,\i_V_reg_868_reg[4]_i_1_n_3 }),
        .CYINIT(Q[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_306_p2[4:1]),
        .S(Q[4:1]));
  FDRE \i_V_reg_868_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_306_p2[5]),
        .Q(i_V_reg_868[5]),
        .R(1'b0));
  FDRE \i_V_reg_868_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_306_p2[6]),
        .Q(i_V_reg_868[6]),
        .R(1'b0));
  FDRE \i_V_reg_868_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_306_p2[7]),
        .Q(i_V_reg_868[7]),
        .R(1'b0));
  FDRE \i_V_reg_868_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_306_p2[8]),
        .Q(i_V_reg_868[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_V_reg_868_reg[8]_i_1 
       (.CI(\i_V_reg_868_reg[4]_i_1_n_0 ),
        .CO({\i_V_reg_868_reg[8]_i_1_n_0 ,\i_V_reg_868_reg[8]_i_1_n_1 ,\i_V_reg_868_reg[8]_i_1_n_2 ,\i_V_reg_868_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_306_p2[8:5]),
        .S(Q[8:5]));
  FDRE \i_V_reg_868_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_306_p2[9]),
        .Q(i_V_reg_868[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT5 #(
    .INIT(32'hF888F8F8)) 
    \icmp_reg_878[0]_i_1 
       (.I0(\tmp_26_reg_883[0]_i_3_n_0 ),
        .I1(\icmp_reg_878[0]_i_2_n_0 ),
        .I2(\icmp_reg_878_reg_n_0_[0] ),
        .I3(\t_V_2_reg_253_reg[31]_i_3_n_0 ),
        .I4(ap_CS_fsm_state2),
        .O(\icmp_reg_878[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \icmp_reg_878[0]_i_2 
       (.I0(\tmp_26_reg_883[0]_i_4_n_0 ),
        .I1(\tmp_26_reg_883[0]_i_5_n_0 ),
        .I2(\tmp_26_reg_883[0]_i_6_n_0 ),
        .I3(ap_CS_fsm_state2),
        .I4(\t_V_2_reg_253_reg[31]_i_3_n_0 ),
        .I5(Q[1]),
        .O(\icmp_reg_878[0]_i_2_n_0 ));
  FDRE \icmp_reg_878_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_reg_878[0]_i_1_n_0 ),
        .Q(\icmp_reg_878_reg_n_0_[0] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \j_V_reg_897[0]_i_2 
       (.I0(\t_V_2_reg_253_reg[3]_0 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_28_reg_893),
        .I4(\j_V_reg_897_reg[3]_0 ),
        .O(\j_V_reg_897[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \j_V_reg_897[0]_i_3 
       (.I0(\t_V_2_reg_253_reg_n_0_[2] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_28_reg_893),
        .I4(j_V_reg_897_reg[2]),
        .O(\j_V_reg_897[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \j_V_reg_897[0]_i_4 
       (.I0(\t_V_2_reg_253_reg_n_0_[1] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_28_reg_893),
        .I4(j_V_reg_897_reg[1]),
        .O(\j_V_reg_897[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h1555D555)) 
    \j_V_reg_897[0]_i_5 
       (.I0(\t_V_2_reg_253_reg_n_0_[0] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_28_reg_893),
        .I4(j_V_reg_897_reg[0]),
        .O(\j_V_reg_897[0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \j_V_reg_897[12]_i_2 
       (.I0(\t_V_2_reg_253_reg_n_0_[15] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_28_reg_893),
        .I4(j_V_reg_897_reg[15]),
        .O(\j_V_reg_897[12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \j_V_reg_897[12]_i_3 
       (.I0(\t_V_2_reg_253_reg_n_0_[14] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_28_reg_893),
        .I4(j_V_reg_897_reg[14]),
        .O(\j_V_reg_897[12]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \j_V_reg_897[12]_i_4 
       (.I0(\t_V_2_reg_253_reg_n_0_[13] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_28_reg_893),
        .I4(j_V_reg_897_reg[13]),
        .O(\j_V_reg_897[12]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \j_V_reg_897[12]_i_5 
       (.I0(\t_V_2_reg_253_reg_n_0_[12] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_28_reg_893),
        .I4(j_V_reg_897_reg[12]),
        .O(\j_V_reg_897[12]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \j_V_reg_897[16]_i_2 
       (.I0(\t_V_2_reg_253_reg_n_0_[19] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_28_reg_893),
        .I4(j_V_reg_897_reg[19]),
        .O(\j_V_reg_897[16]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \j_V_reg_897[16]_i_3 
       (.I0(\t_V_2_reg_253_reg_n_0_[18] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_28_reg_893),
        .I4(j_V_reg_897_reg[18]),
        .O(\j_V_reg_897[16]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \j_V_reg_897[16]_i_4 
       (.I0(\t_V_2_reg_253_reg_n_0_[17] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_28_reg_893),
        .I4(j_V_reg_897_reg[17]),
        .O(\j_V_reg_897[16]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \j_V_reg_897[16]_i_5 
       (.I0(\t_V_2_reg_253_reg_n_0_[16] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_28_reg_893),
        .I4(j_V_reg_897_reg[16]),
        .O(\j_V_reg_897[16]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \j_V_reg_897[20]_i_2 
       (.I0(\t_V_2_reg_253_reg_n_0_[23] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_28_reg_893),
        .I4(j_V_reg_897_reg[23]),
        .O(\j_V_reg_897[20]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \j_V_reg_897[20]_i_3 
       (.I0(\t_V_2_reg_253_reg_n_0_[22] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_28_reg_893),
        .I4(j_V_reg_897_reg[22]),
        .O(\j_V_reg_897[20]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \j_V_reg_897[20]_i_4 
       (.I0(\t_V_2_reg_253_reg_n_0_[21] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_28_reg_893),
        .I4(j_V_reg_897_reg[21]),
        .O(\j_V_reg_897[20]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \j_V_reg_897[20]_i_5 
       (.I0(\t_V_2_reg_253_reg_n_0_[20] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_28_reg_893),
        .I4(j_V_reg_897_reg[20]),
        .O(\j_V_reg_897[20]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \j_V_reg_897[24]_i_2 
       (.I0(\t_V_2_reg_253_reg_n_0_[27] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_28_reg_893),
        .I4(j_V_reg_897_reg[27]),
        .O(\j_V_reg_897[24]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \j_V_reg_897[24]_i_3 
       (.I0(\t_V_2_reg_253_reg_n_0_[26] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_28_reg_893),
        .I4(j_V_reg_897_reg[26]),
        .O(\j_V_reg_897[24]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \j_V_reg_897[24]_i_4 
       (.I0(\t_V_2_reg_253_reg_n_0_[25] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_28_reg_893),
        .I4(j_V_reg_897_reg[25]),
        .O(\j_V_reg_897[24]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \j_V_reg_897[24]_i_5 
       (.I0(\t_V_2_reg_253_reg_n_0_[24] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_28_reg_893),
        .I4(j_V_reg_897_reg[24]),
        .O(\j_V_reg_897[24]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \j_V_reg_897[28]_i_2 
       (.I0(\t_V_2_reg_253_reg_n_0_[31] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_28_reg_893),
        .I4(j_V_reg_897_reg[31]),
        .O(\j_V_reg_897[28]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \j_V_reg_897[28]_i_3 
       (.I0(\t_V_2_reg_253_reg_n_0_[30] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_28_reg_893),
        .I4(j_V_reg_897_reg[30]),
        .O(\j_V_reg_897[28]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \j_V_reg_897[28]_i_4 
       (.I0(\t_V_2_reg_253_reg_n_0_[29] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_28_reg_893),
        .I4(j_V_reg_897_reg[29]),
        .O(\j_V_reg_897[28]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \j_V_reg_897[28]_i_5 
       (.I0(\t_V_2_reg_253_reg_n_0_[28] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_28_reg_893),
        .I4(j_V_reg_897_reg[28]),
        .O(\j_V_reg_897[28]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \j_V_reg_897[4]_i_2 
       (.I0(\t_V_2_reg_253_reg_n_0_[7] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_28_reg_893),
        .I4(j_V_reg_897_reg[7]),
        .O(\j_V_reg_897[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \j_V_reg_897[4]_i_3 
       (.I0(\t_V_2_reg_253_reg_n_0_[6] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_28_reg_893),
        .I4(j_V_reg_897_reg[6]),
        .O(\j_V_reg_897[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \j_V_reg_897[4]_i_4 
       (.I0(\t_V_2_reg_253_reg_n_0_[5] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_28_reg_893),
        .I4(j_V_reg_897_reg[5]),
        .O(\j_V_reg_897[4]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \j_V_reg_897[4]_i_5 
       (.I0(\t_V_2_reg_253_reg_n_0_[4] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_28_reg_893),
        .I4(j_V_reg_897_reg[4]),
        .O(\j_V_reg_897[4]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \j_V_reg_897[8]_i_2 
       (.I0(\t_V_2_reg_253_reg_n_0_[11] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_28_reg_893),
        .I4(j_V_reg_897_reg[11]),
        .O(\j_V_reg_897[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \j_V_reg_897[8]_i_3 
       (.I0(\t_V_2_reg_253_reg_n_0_[10] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_28_reg_893),
        .I4(j_V_reg_897_reg[10]),
        .O(\j_V_reg_897[8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \j_V_reg_897[8]_i_4 
       (.I0(\t_V_2_reg_253_reg_n_0_[9] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_28_reg_893),
        .I4(j_V_reg_897_reg[9]),
        .O(\j_V_reg_897[8]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \j_V_reg_897[8]_i_5 
       (.I0(\t_V_2_reg_253_reg_n_0_[8] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_28_reg_893),
        .I4(j_V_reg_897_reg[8]),
        .O(\j_V_reg_897[8]_i_5_n_0 ));
  FDRE \j_V_reg_897_reg[0] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_897_reg[0]_i_1_n_7 ),
        .Q(j_V_reg_897_reg[0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \j_V_reg_897_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\j_V_reg_897_reg[0]_i_1_n_0 ,\j_V_reg_897_reg[0]_i_1_n_1 ,\j_V_reg_897_reg[0]_i_1_n_2 ,\j_V_reg_897_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\j_V_reg_897_reg[0]_i_1_n_4 ,\j_V_reg_897_reg[0]_i_1_n_5 ,\j_V_reg_897_reg[0]_i_1_n_6 ,\j_V_reg_897_reg[0]_i_1_n_7 }),
        .S({\j_V_reg_897[0]_i_2_n_0 ,\j_V_reg_897[0]_i_3_n_0 ,\j_V_reg_897[0]_i_4_n_0 ,\j_V_reg_897[0]_i_5_n_0 }));
  FDRE \j_V_reg_897_reg[10] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_897_reg[8]_i_1_n_5 ),
        .Q(j_V_reg_897_reg[10]),
        .R(1'b0));
  FDRE \j_V_reg_897_reg[11] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_897_reg[8]_i_1_n_4 ),
        .Q(j_V_reg_897_reg[11]),
        .R(1'b0));
  FDRE \j_V_reg_897_reg[12] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_897_reg[12]_i_1_n_7 ),
        .Q(j_V_reg_897_reg[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \j_V_reg_897_reg[12]_i_1 
       (.CI(\j_V_reg_897_reg[8]_i_1_n_0 ),
        .CO({\j_V_reg_897_reg[12]_i_1_n_0 ,\j_V_reg_897_reg[12]_i_1_n_1 ,\j_V_reg_897_reg[12]_i_1_n_2 ,\j_V_reg_897_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_V_reg_897_reg[12]_i_1_n_4 ,\j_V_reg_897_reg[12]_i_1_n_5 ,\j_V_reg_897_reg[12]_i_1_n_6 ,\j_V_reg_897_reg[12]_i_1_n_7 }),
        .S({\j_V_reg_897[12]_i_2_n_0 ,\j_V_reg_897[12]_i_3_n_0 ,\j_V_reg_897[12]_i_4_n_0 ,\j_V_reg_897[12]_i_5_n_0 }));
  FDRE \j_V_reg_897_reg[13] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_897_reg[12]_i_1_n_6 ),
        .Q(j_V_reg_897_reg[13]),
        .R(1'b0));
  FDRE \j_V_reg_897_reg[14] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_897_reg[12]_i_1_n_5 ),
        .Q(j_V_reg_897_reg[14]),
        .R(1'b0));
  FDRE \j_V_reg_897_reg[15] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_897_reg[12]_i_1_n_4 ),
        .Q(j_V_reg_897_reg[15]),
        .R(1'b0));
  FDRE \j_V_reg_897_reg[16] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_897_reg[16]_i_1_n_7 ),
        .Q(j_V_reg_897_reg[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \j_V_reg_897_reg[16]_i_1 
       (.CI(\j_V_reg_897_reg[12]_i_1_n_0 ),
        .CO({\j_V_reg_897_reg[16]_i_1_n_0 ,\j_V_reg_897_reg[16]_i_1_n_1 ,\j_V_reg_897_reg[16]_i_1_n_2 ,\j_V_reg_897_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_V_reg_897_reg[16]_i_1_n_4 ,\j_V_reg_897_reg[16]_i_1_n_5 ,\j_V_reg_897_reg[16]_i_1_n_6 ,\j_V_reg_897_reg[16]_i_1_n_7 }),
        .S({\j_V_reg_897[16]_i_2_n_0 ,\j_V_reg_897[16]_i_3_n_0 ,\j_V_reg_897[16]_i_4_n_0 ,\j_V_reg_897[16]_i_5_n_0 }));
  FDRE \j_V_reg_897_reg[17] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_897_reg[16]_i_1_n_6 ),
        .Q(j_V_reg_897_reg[17]),
        .R(1'b0));
  FDRE \j_V_reg_897_reg[18] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_897_reg[16]_i_1_n_5 ),
        .Q(j_V_reg_897_reg[18]),
        .R(1'b0));
  FDRE \j_V_reg_897_reg[19] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_897_reg[16]_i_1_n_4 ),
        .Q(j_V_reg_897_reg[19]),
        .R(1'b0));
  FDRE \j_V_reg_897_reg[1] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_897_reg[0]_i_1_n_6 ),
        .Q(j_V_reg_897_reg[1]),
        .R(1'b0));
  FDRE \j_V_reg_897_reg[20] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_897_reg[20]_i_1_n_7 ),
        .Q(j_V_reg_897_reg[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \j_V_reg_897_reg[20]_i_1 
       (.CI(\j_V_reg_897_reg[16]_i_1_n_0 ),
        .CO({\j_V_reg_897_reg[20]_i_1_n_0 ,\j_V_reg_897_reg[20]_i_1_n_1 ,\j_V_reg_897_reg[20]_i_1_n_2 ,\j_V_reg_897_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_V_reg_897_reg[20]_i_1_n_4 ,\j_V_reg_897_reg[20]_i_1_n_5 ,\j_V_reg_897_reg[20]_i_1_n_6 ,\j_V_reg_897_reg[20]_i_1_n_7 }),
        .S({\j_V_reg_897[20]_i_2_n_0 ,\j_V_reg_897[20]_i_3_n_0 ,\j_V_reg_897[20]_i_4_n_0 ,\j_V_reg_897[20]_i_5_n_0 }));
  FDRE \j_V_reg_897_reg[21] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_897_reg[20]_i_1_n_6 ),
        .Q(j_V_reg_897_reg[21]),
        .R(1'b0));
  FDRE \j_V_reg_897_reg[22] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_897_reg[20]_i_1_n_5 ),
        .Q(j_V_reg_897_reg[22]),
        .R(1'b0));
  FDRE \j_V_reg_897_reg[23] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_897_reg[20]_i_1_n_4 ),
        .Q(j_V_reg_897_reg[23]),
        .R(1'b0));
  FDRE \j_V_reg_897_reg[24] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_897_reg[24]_i_1_n_7 ),
        .Q(j_V_reg_897_reg[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \j_V_reg_897_reg[24]_i_1 
       (.CI(\j_V_reg_897_reg[20]_i_1_n_0 ),
        .CO({\j_V_reg_897_reg[24]_i_1_n_0 ,\j_V_reg_897_reg[24]_i_1_n_1 ,\j_V_reg_897_reg[24]_i_1_n_2 ,\j_V_reg_897_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_V_reg_897_reg[24]_i_1_n_4 ,\j_V_reg_897_reg[24]_i_1_n_5 ,\j_V_reg_897_reg[24]_i_1_n_6 ,\j_V_reg_897_reg[24]_i_1_n_7 }),
        .S({\j_V_reg_897[24]_i_2_n_0 ,\j_V_reg_897[24]_i_3_n_0 ,\j_V_reg_897[24]_i_4_n_0 ,\j_V_reg_897[24]_i_5_n_0 }));
  FDRE \j_V_reg_897_reg[25] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_897_reg[24]_i_1_n_6 ),
        .Q(j_V_reg_897_reg[25]),
        .R(1'b0));
  FDRE \j_V_reg_897_reg[26] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_897_reg[24]_i_1_n_5 ),
        .Q(j_V_reg_897_reg[26]),
        .R(1'b0));
  FDRE \j_V_reg_897_reg[27] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_897_reg[24]_i_1_n_4 ),
        .Q(j_V_reg_897_reg[27]),
        .R(1'b0));
  FDRE \j_V_reg_897_reg[28] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_897_reg[28]_i_1_n_7 ),
        .Q(j_V_reg_897_reg[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \j_V_reg_897_reg[28]_i_1 
       (.CI(\j_V_reg_897_reg[24]_i_1_n_0 ),
        .CO({\NLW_j_V_reg_897_reg[28]_i_1_CO_UNCONNECTED [3],\j_V_reg_897_reg[28]_i_1_n_1 ,\j_V_reg_897_reg[28]_i_1_n_2 ,\j_V_reg_897_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_V_reg_897_reg[28]_i_1_n_4 ,\j_V_reg_897_reg[28]_i_1_n_5 ,\j_V_reg_897_reg[28]_i_1_n_6 ,\j_V_reg_897_reg[28]_i_1_n_7 }),
        .S({\j_V_reg_897[28]_i_2_n_0 ,\j_V_reg_897[28]_i_3_n_0 ,\j_V_reg_897[28]_i_4_n_0 ,\j_V_reg_897[28]_i_5_n_0 }));
  FDRE \j_V_reg_897_reg[29] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_897_reg[28]_i_1_n_6 ),
        .Q(j_V_reg_897_reg[29]),
        .R(1'b0));
  FDRE \j_V_reg_897_reg[2] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_897_reg[0]_i_1_n_5 ),
        .Q(j_V_reg_897_reg[2]),
        .R(1'b0));
  FDRE \j_V_reg_897_reg[30] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_897_reg[28]_i_1_n_5 ),
        .Q(j_V_reg_897_reg[30]),
        .R(1'b0));
  FDRE \j_V_reg_897_reg[31] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_897_reg[28]_i_1_n_4 ),
        .Q(j_V_reg_897_reg[31]),
        .R(1'b0));
  FDRE \j_V_reg_897_reg[3] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_897_reg[0]_i_1_n_4 ),
        .Q(\j_V_reg_897_reg[3]_0 ),
        .R(1'b0));
  FDRE \j_V_reg_897_reg[4] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_897_reg[4]_i_1_n_7 ),
        .Q(j_V_reg_897_reg[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \j_V_reg_897_reg[4]_i_1 
       (.CI(\j_V_reg_897_reg[0]_i_1_n_0 ),
        .CO({\j_V_reg_897_reg[4]_i_1_n_0 ,\j_V_reg_897_reg[4]_i_1_n_1 ,\j_V_reg_897_reg[4]_i_1_n_2 ,\j_V_reg_897_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_V_reg_897_reg[4]_i_1_n_4 ,\j_V_reg_897_reg[4]_i_1_n_5 ,\j_V_reg_897_reg[4]_i_1_n_6 ,\j_V_reg_897_reg[4]_i_1_n_7 }),
        .S({\j_V_reg_897[4]_i_2_n_0 ,\j_V_reg_897[4]_i_3_n_0 ,\j_V_reg_897[4]_i_4_n_0 ,\j_V_reg_897[4]_i_5_n_0 }));
  FDRE \j_V_reg_897_reg[5] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_897_reg[4]_i_1_n_6 ),
        .Q(j_V_reg_897_reg[5]),
        .R(1'b0));
  FDRE \j_V_reg_897_reg[6] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_897_reg[4]_i_1_n_5 ),
        .Q(j_V_reg_897_reg[6]),
        .R(1'b0));
  FDRE \j_V_reg_897_reg[7] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_897_reg[4]_i_1_n_4 ),
        .Q(j_V_reg_897_reg[7]),
        .R(1'b0));
  FDRE \j_V_reg_897_reg[8] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_897_reg[8]_i_1_n_7 ),
        .Q(j_V_reg_897_reg[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \j_V_reg_897_reg[8]_i_1 
       (.CI(\j_V_reg_897_reg[4]_i_1_n_0 ),
        .CO({\j_V_reg_897_reg[8]_i_1_n_0 ,\j_V_reg_897_reg[8]_i_1_n_1 ,\j_V_reg_897_reg[8]_i_1_n_2 ,\j_V_reg_897_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_V_reg_897_reg[8]_i_1_n_4 ,\j_V_reg_897_reg[8]_i_1_n_5 ,\j_V_reg_897_reg[8]_i_1_n_6 ,\j_V_reg_897_reg[8]_i_1_n_7 }),
        .S({\j_V_reg_897[8]_i_2_n_0 ,\j_V_reg_897[8]_i_3_n_0 ,\j_V_reg_897[8]_i_4_n_0 ,\j_V_reg_897[8]_i_5_n_0 }));
  FDRE \j_V_reg_897_reg[9] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_897_reg[8]_i_1_n_6 ),
        .Q(j_V_reg_897_reg[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_nonmax_suppressiomb6_12 linebuff_val_0_U
       (.ADDRBWRADDR({tmp_50_fu_375_p4,linebuff_val_1_U_n_12}),
        .D({linebuff_val_0_U_n_16,linebuff_val_0_U_n_17,linebuff_val_0_U_n_18,linebuff_val_0_U_n_19,linebuff_val_0_U_n_20,linebuff_val_0_U_n_21,linebuff_val_0_U_n_22,linebuff_val_0_U_n_23,linebuff_val_0_U_n_24,linebuff_val_0_U_n_25,linebuff_val_0_U_n_26,linebuff_val_0_U_n_27,linebuff_val_0_U_n_28,linebuff_val_0_U_n_29,linebuff_val_0_U_n_30,linebuff_val_0_U_n_31}),
        .DOBDO(tmp0_s_fu_130),
        .Q(ap_reg_pp0_iter1_t_V_2_reg_253),
        .WEA(linebuff_val_0_ce1),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_reg_pp0_iter1_or_cond_reg_909(ap_reg_pp0_iter1_or_cond_reg_909),
        .ap_reg_pp0_iter1_tmp_30_reg_902(ap_reg_pp0_iter1_tmp_30_reg_902),
        .canny_edges_data_str_full_n(canny_edges_data_str_full_n),
        .\int_threshold2_reg[15] (\int_threshold2_reg[15] ),
        .linebuff_val_0_ce0(linebuff_val_0_ce0),
        .ram_reg(element_gd_s_fu_134),
        .ram_reg_0(\or_cond_reg_909_reg[0]_0 ),
        .ram_reg_1(ap_reg_pp0_iter2_or_cond7_reg_930),
        .ram_reg_2(ap_enable_reg_pp0_iter3_reg_0),
        .\slt4_reg_944[0]_i_17 (\slt4_reg_944[0]_i_17 ),
        .\slt4_reg_944_reg[0]_i_12 (\slt4_reg_944[0]_i_59_n_0 ),
        .\slt4_reg_944_reg[0]_i_12_0 (\slt4_reg_944[0]_i_57_n_0 ),
        .\slt4_reg_944_reg[0]_i_12_1 (\slt4_reg_944[0]_i_55_n_0 ),
        .\slt4_reg_944_reg[0]_i_12_2 (\slt4_reg_944[0]_i_53_n_0 ),
        .\slt4_reg_944_reg[0]_i_7 (\slt4_reg_944[0]_i_43_n_0 ),
        .\slt4_reg_944_reg[0]_i_7_0 (\slt4_reg_944[0]_i_41_n_0 ),
        .\slt4_reg_944_reg[0]_i_7_1 (\slt4_reg_944[0]_i_39_n_0 ),
        .\slt4_reg_944_reg[0]_i_7_2 (\slt4_reg_944[0]_i_36_n_0 ),
        .tmp0_reg_9340(tmp0_reg_9340),
        .\win_val_1_1_fu_146_reg[15] (\win_val_1_1_fu_146_reg[15]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_nonmax_suppressiomb6_13 linebuff_val_1_U
       (.ADDRBWRADDR({tmp_50_fu_375_p4,linebuff_val_1_U_n_12}),
        .D(\j_V_reg_897_reg[3]_0 ),
        .DOBDO(tmp0_s_fu_130),
        .Q(ap_reg_pp0_iter1_linebuff_val_1_addr_reg_913),
        .WEA(linebuff_val_0_ce1),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_reg_pp0_iter1_tmp_30_reg_902(ap_reg_pp0_iter1_tmp_30_reg_902),
        .\ap_reg_pp0_iter2_or_cond7_reg_930_reg[0] (linebuff_val_1_U_n_15),
        .canny_edges_data_str_full_n(canny_edges_data_str_full_n),
        .\int_threshold2_reg[15] (\int_threshold2_reg[15]_0 ),
        .j_V_reg_897_reg({j_V_reg_897_reg[10:4],j_V_reg_897_reg[2:0]}),
        .linebuff_val_0_ce0(linebuff_val_0_ce0),
        .\or_cond_reg_909_reg[0] (\or_cond_reg_909_reg[0]_0 ),
        .ram_reg({linebuff_val_1_U_n_16,linebuff_val_1_U_n_17,linebuff_val_1_U_n_18,linebuff_val_1_U_n_19,linebuff_val_1_U_n_20,linebuff_val_1_U_n_21,linebuff_val_1_U_n_22,linebuff_val_1_U_n_23,linebuff_val_1_U_n_24,linebuff_val_1_U_n_25,linebuff_val_1_U_n_26,linebuff_val_1_U_n_27,linebuff_val_1_U_n_28,linebuff_val_1_U_n_29,linebuff_val_1_U_n_30,linebuff_val_1_U_n_31}),
        .ram_reg_0(ap_reg_pp0_iter2_or_cond7_reg_930),
        .ram_reg_1(ap_enable_reg_pp0_iter3_reg_0),
        .ram_reg_2(ap_enable_reg_pp0_iter1_reg_n_0),
        .ram_reg_3(ap_CS_fsm_pp0_stage0),
        .ram_reg_4(or_cond_reg_909),
        .ram_reg_5({\t_V_2_reg_253_reg_n_0_[10] ,\t_V_2_reg_253_reg_n_0_[9] ,\t_V_2_reg_253_reg_n_0_[8] ,\t_V_2_reg_253_reg_n_0_[7] ,\t_V_2_reg_253_reg_n_0_[6] ,\t_V_2_reg_253_reg_n_0_[5] ,\t_V_2_reg_253_reg_n_0_[4] ,\t_V_2_reg_253_reg[3]_0 ,\t_V_2_reg_253_reg_n_0_[2] ,\t_V_2_reg_253_reg_n_0_[1] ,\t_V_2_reg_253_reg_n_0_[0] }),
        .\slt6_reg_954_reg[0]_i_12 (\slt6_reg_954[0]_i_59_n_0 ),
        .\slt6_reg_954_reg[0]_i_12_0 (\slt6_reg_954[0]_i_57_n_0 ),
        .\slt6_reg_954_reg[0]_i_12_1 (\slt6_reg_954[0]_i_55_n_0 ),
        .\slt6_reg_954_reg[0]_i_12_2 (\slt6_reg_954[0]_i_53_n_0 ),
        .\slt6_reg_954_reg[0]_i_7 (\slt4_reg_944[0]_i_17 ),
        .\slt6_reg_954_reg[0]_i_7_0 (\slt6_reg_954[0]_i_43_n_0 ),
        .\slt6_reg_954_reg[0]_i_7_1 (\slt6_reg_954[0]_i_41_n_0 ),
        .\slt6_reg_954_reg[0]_i_7_2 (\slt6_reg_954[0]_i_39_n_0 ),
        .\slt6_reg_954_reg[0]_i_7_3 (\slt6_reg_954[0]_i_36_n_0 ),
        .suppressed_data_stre_empty_n(suppressed_data_stre_empty_n),
        .tmp0_reg_9340(tmp0_reg_9340),
        .tmp_28_reg_893(tmp_28_reg_893),
        .tmp_30_reg_902(tmp_30_reg_902),
        .\win_val_2_1_fu_154_reg[15] (\win_val_2_1_fu_154_reg[15]_0 ));
  LUT6 #(
    .INIT(64'h000000000000DF00)) 
    \linebuff_val_1_addr_reg_913[10]_i_1 
       (.I0(or_cond_reg_909),
        .I1(suppressed_data_stre_empty_n),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_30_fu_359_p2),
        .I4(\ap_CS_fsm_reg[3]_i_2__0_n_0 ),
        .I5(\linebuff_val_1_addr_reg_913[10]_i_2_n_0 ),
        .O(linebuff_val_1_addr_reg_9130));
  LUT4 #(
    .INIT(16'h02FF)) 
    \linebuff_val_1_addr_reg_913[10]_i_2 
       (.I0(ap_enable_reg_pp0_iter3_reg_0),
        .I1(canny_edges_data_str_full_n),
        .I2(ap_reg_pp0_iter2_or_cond7_reg_930),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(\linebuff_val_1_addr_reg_913[10]_i_2_n_0 ));
  FDRE \linebuff_val_1_addr_reg_913_reg[0] 
       (.C(ap_clk),
        .CE(linebuff_val_1_addr_reg_9130),
        .D(linebuff_val_1_U_n_12),
        .Q(linebuff_val_1_addr_reg_913[0]),
        .R(1'b0));
  FDRE \linebuff_val_1_addr_reg_913_reg[10] 
       (.C(ap_clk),
        .CE(linebuff_val_1_addr_reg_9130),
        .D(tmp_50_fu_375_p4[9]),
        .Q(linebuff_val_1_addr_reg_913[10]),
        .R(1'b0));
  FDRE \linebuff_val_1_addr_reg_913_reg[1] 
       (.C(ap_clk),
        .CE(linebuff_val_1_addr_reg_9130),
        .D(tmp_50_fu_375_p4[0]),
        .Q(linebuff_val_1_addr_reg_913[1]),
        .R(1'b0));
  FDRE \linebuff_val_1_addr_reg_913_reg[2] 
       (.C(ap_clk),
        .CE(linebuff_val_1_addr_reg_9130),
        .D(tmp_50_fu_375_p4[1]),
        .Q(linebuff_val_1_addr_reg_913[2]),
        .R(1'b0));
  FDRE \linebuff_val_1_addr_reg_913_reg[3] 
       (.C(ap_clk),
        .CE(linebuff_val_1_addr_reg_9130),
        .D(tmp_50_fu_375_p4[2]),
        .Q(linebuff_val_1_addr_reg_913[3]),
        .R(1'b0));
  FDRE \linebuff_val_1_addr_reg_913_reg[4] 
       (.C(ap_clk),
        .CE(linebuff_val_1_addr_reg_9130),
        .D(tmp_50_fu_375_p4[3]),
        .Q(linebuff_val_1_addr_reg_913[4]),
        .R(1'b0));
  FDRE \linebuff_val_1_addr_reg_913_reg[5] 
       (.C(ap_clk),
        .CE(linebuff_val_1_addr_reg_9130),
        .D(tmp_50_fu_375_p4[4]),
        .Q(linebuff_val_1_addr_reg_913[5]),
        .R(1'b0));
  FDRE \linebuff_val_1_addr_reg_913_reg[6] 
       (.C(ap_clk),
        .CE(linebuff_val_1_addr_reg_9130),
        .D(tmp_50_fu_375_p4[5]),
        .Q(linebuff_val_1_addr_reg_913[6]),
        .R(1'b0));
  FDRE \linebuff_val_1_addr_reg_913_reg[7] 
       (.C(ap_clk),
        .CE(linebuff_val_1_addr_reg_9130),
        .D(tmp_50_fu_375_p4[6]),
        .Q(linebuff_val_1_addr_reg_913[7]),
        .R(1'b0));
  FDRE \linebuff_val_1_addr_reg_913_reg[8] 
       (.C(ap_clk),
        .CE(linebuff_val_1_addr_reg_9130),
        .D(tmp_50_fu_375_p4[7]),
        .Q(linebuff_val_1_addr_reg_913[8]),
        .R(1'b0));
  FDRE \linebuff_val_1_addr_reg_913_reg[9] 
       (.C(ap_clk),
        .CE(linebuff_val_1_addr_reg_9130),
        .D(tmp_50_fu_375_p4[8]),
        .Q(linebuff_val_1_addr_reg_913[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[0]_i_1__7 
       (.I0(\mOutPtr[0]_i_2_n_0 ),
        .I1(\mOutPtr_reg[0]_0 ),
        .O(\mOutPtr_reg[0] ));
  LUT6 #(
    .INIT(64'hDFFF200020002000)) 
    \mOutPtr[0]_i_2 
       (.I0(\or_cond_reg_909_reg[0]_0 ),
        .I1(ap_reg_pp0_iter2_or_cond7_reg_930),
        .I2(ap_enable_reg_pp0_iter3_reg_0),
        .I3(canny_edges_data_str_full_n),
        .I4(Loop_2_proc_U0_canny_edges_data_stream_0_V_read),
        .I5(canny_edges_data_str_empty_n),
        .O(\mOutPtr[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA2AAAAAA00000000)) 
    \mOutPtr[1]_i_2__6 
       (.I0(Loop_2_proc_U0_canny_edges_data_stream_0_V_read),
        .I1(\or_cond_reg_909_reg[0]_0 ),
        .I2(ap_reg_pp0_iter2_or_cond7_reg_930),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(canny_edges_data_str_full_n),
        .I5(canny_edges_data_str_empty_n),
        .O(mOutPtr110_out));
  LUT6 #(
    .INIT(64'h0000700000000000)) 
    \mOutPtr[1]_i_3__3 
       (.I0(canny_edges_data_str_empty_n),
        .I1(Loop_2_proc_U0_canny_edges_data_stream_0_V_read),
        .I2(canny_edges_data_str_full_n),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(ap_reg_pp0_iter2_or_cond7_reg_930),
        .I5(\or_cond_reg_909_reg[0]_0 ),
        .O(mOutPtr0));
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \or_cond6_reg_924[0]_i_1 
       (.I0(\or_cond6_reg_924[0]_i_2_n_0 ),
        .I1(\or_cond6_reg_924[0]_i_3_n_0 ),
        .I2(tmp_27_reg_888),
        .I3(\icmp_reg_878_reg_n_0_[0] ),
        .I4(\or_cond6_reg_924_reg[0]_i_4_n_3 ),
        .O(or_cond6_fu_406_p2));
  LUT6 #(
    .INIT(64'h9AAAAAAA95555555)) 
    \or_cond6_reg_924[0]_i_10 
       (.I0(r_V_4_fu_291_p2[29]),
        .I1(j_V_reg_897_reg[30]),
        .I2(tmp_28_reg_893),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(\t_V_2_reg_253_reg_n_0_[30] ),
        .O(\or_cond6_reg_924[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h9AAAAAAA95555555)) 
    \or_cond6_reg_924[0]_i_11 
       (.I0(r_V_4_fu_291_p2[28]),
        .I1(j_V_reg_897_reg[29]),
        .I2(tmp_28_reg_893),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(\t_V_2_reg_253_reg_n_0_[29] ),
        .O(\or_cond6_reg_924[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h9AAAAAAA95555555)) 
    \or_cond6_reg_924[0]_i_12 
       (.I0(r_V_4_fu_291_p2[27]),
        .I1(j_V_reg_897_reg[28]),
        .I2(tmp_28_reg_893),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(\t_V_2_reg_253_reg_n_0_[28] ),
        .O(\or_cond6_reg_924[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h9AAAAAAA95555555)) 
    \or_cond6_reg_924[0]_i_18 
       (.I0(r_V_4_fu_291_p2[26]),
        .I1(j_V_reg_897_reg[27]),
        .I2(tmp_28_reg_893),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(\t_V_2_reg_253_reg_n_0_[27] ),
        .O(\or_cond6_reg_924[0]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h9AAAAAAA95555555)) 
    \or_cond6_reg_924[0]_i_19 
       (.I0(r_V_4_fu_291_p2[25]),
        .I1(j_V_reg_897_reg[26]),
        .I2(tmp_28_reg_893),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(\t_V_2_reg_253_reg_n_0_[26] ),
        .O(\or_cond6_reg_924[0]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \or_cond6_reg_924[0]_i_2 
       (.I0(\or_cond7_reg_930[0]_i_3_n_0 ),
        .I1(\or_cond7_reg_930[0]_i_6_n_0 ),
        .I2(\or_cond7_reg_930[0]_i_7_n_0 ),
        .I3(\or_cond7_reg_930[0]_i_8_n_0 ),
        .I4(\or_cond7_reg_930[0]_i_10_n_0 ),
        .I5(\or_cond7_reg_930[0]_i_9_n_0 ),
        .O(\or_cond6_reg_924[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9AAAAAAA95555555)) 
    \or_cond6_reg_924[0]_i_20 
       (.I0(r_V_4_fu_291_p2[24]),
        .I1(j_V_reg_897_reg[25]),
        .I2(tmp_28_reg_893),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(\t_V_2_reg_253_reg_n_0_[25] ),
        .O(\or_cond6_reg_924[0]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h9AAAAAAA95555555)) 
    \or_cond6_reg_924[0]_i_21 
       (.I0(r_V_4_fu_291_p2[23]),
        .I1(j_V_reg_897_reg[24]),
        .I2(tmp_28_reg_893),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(\t_V_2_reg_253_reg_n_0_[24] ),
        .O(\or_cond6_reg_924[0]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h9AAAAAAA95555555)) 
    \or_cond6_reg_924[0]_i_28 
       (.I0(r_V_4_fu_291_p2[22]),
        .I1(j_V_reg_897_reg[23]),
        .I2(tmp_28_reg_893),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(\t_V_2_reg_253_reg_n_0_[23] ),
        .O(\or_cond6_reg_924[0]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h9AAAAAAA95555555)) 
    \or_cond6_reg_924[0]_i_29 
       (.I0(r_V_4_fu_291_p2[21]),
        .I1(j_V_reg_897_reg[22]),
        .I2(tmp_28_reg_893),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(\t_V_2_reg_253_reg_n_0_[22] ),
        .O(\or_cond6_reg_924[0]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \or_cond6_reg_924[0]_i_3 
       (.I0(\or_cond7_reg_930[0]_i_4_n_0 ),
        .I1(\or_cond7_reg_930[0]_i_11_n_0 ),
        .I2(\or_cond7_reg_930[0]_i_12_n_0 ),
        .I3(\or_cond7_reg_930[0]_i_13_n_0 ),
        .I4(\or_cond7_reg_930[0]_i_15_n_0 ),
        .I5(\or_cond7_reg_930[0]_i_14_n_0 ),
        .O(\or_cond6_reg_924[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9AAAAAAA95555555)) 
    \or_cond6_reg_924[0]_i_30 
       (.I0(r_V_4_fu_291_p2[20]),
        .I1(j_V_reg_897_reg[21]),
        .I2(tmp_28_reg_893),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(\t_V_2_reg_253_reg_n_0_[21] ),
        .O(\or_cond6_reg_924[0]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h9AAAAAAA95555555)) 
    \or_cond6_reg_924[0]_i_31 
       (.I0(r_V_4_fu_291_p2[19]),
        .I1(j_V_reg_897_reg[20]),
        .I2(tmp_28_reg_893),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(\t_V_2_reg_253_reg_n_0_[20] ),
        .O(\or_cond6_reg_924[0]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h9AAAAAAA95555555)) 
    \or_cond6_reg_924[0]_i_38 
       (.I0(r_V_4_fu_291_p2[18]),
        .I1(j_V_reg_897_reg[19]),
        .I2(tmp_28_reg_893),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(\t_V_2_reg_253_reg_n_0_[19] ),
        .O(\or_cond6_reg_924[0]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'h9AAAAAAA95555555)) 
    \or_cond6_reg_924[0]_i_39 
       (.I0(r_V_4_fu_291_p2[17]),
        .I1(j_V_reg_897_reg[18]),
        .I2(tmp_28_reg_893),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(\t_V_2_reg_253_reg_n_0_[18] ),
        .O(\or_cond6_reg_924[0]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'h9AAAAAAA95555555)) 
    \or_cond6_reg_924[0]_i_40 
       (.I0(r_V_4_fu_291_p2[16]),
        .I1(j_V_reg_897_reg[17]),
        .I2(tmp_28_reg_893),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(\t_V_2_reg_253_reg_n_0_[17] ),
        .O(\or_cond6_reg_924[0]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'h9AAAAAAA95555555)) 
    \or_cond6_reg_924[0]_i_41 
       (.I0(r_V_4_fu_291_p2[15]),
        .I1(j_V_reg_897_reg[16]),
        .I2(tmp_28_reg_893),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(\t_V_2_reg_253_reg_n_0_[16] ),
        .O(\or_cond6_reg_924[0]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'h9AAAAAAA95555555)) 
    \or_cond6_reg_924[0]_i_48 
       (.I0(r_V_4_fu_291_p2[14]),
        .I1(j_V_reg_897_reg[15]),
        .I2(tmp_28_reg_893),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(\t_V_2_reg_253_reg_n_0_[15] ),
        .O(\or_cond6_reg_924[0]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'h9AAAAAAA95555555)) 
    \or_cond6_reg_924[0]_i_49 
       (.I0(r_V_4_fu_291_p2[13]),
        .I1(j_V_reg_897_reg[14]),
        .I2(tmp_28_reg_893),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(\t_V_2_reg_253_reg_n_0_[14] ),
        .O(\or_cond6_reg_924[0]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'h9AAAAAAA95555555)) 
    \or_cond6_reg_924[0]_i_50 
       (.I0(r_V_4_fu_291_p2[12]),
        .I1(j_V_reg_897_reg[13]),
        .I2(tmp_28_reg_893),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(\t_V_2_reg_253_reg_n_0_[13] ),
        .O(\or_cond6_reg_924[0]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'h9AAAAAAA95555555)) 
    \or_cond6_reg_924[0]_i_51 
       (.I0(r_V_4_fu_291_p2[11]),
        .I1(j_V_reg_897_reg[12]),
        .I2(tmp_28_reg_893),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(\t_V_2_reg_253_reg_n_0_[12] ),
        .O(\or_cond6_reg_924[0]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'h9AAAAAAA95555555)) 
    \or_cond6_reg_924[0]_i_58 
       (.I0(r_V_4_fu_291_p2[10]),
        .I1(j_V_reg_897_reg[11]),
        .I2(tmp_28_reg_893),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(\t_V_2_reg_253_reg_n_0_[11] ),
        .O(\or_cond6_reg_924[0]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'h9AAAAAAA95555555)) 
    \or_cond6_reg_924[0]_i_59 
       (.I0(r_V_4_fu_291_p2[9]),
        .I1(j_V_reg_897_reg[10]),
        .I2(tmp_28_reg_893),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(\t_V_2_reg_253_reg_n_0_[10] ),
        .O(\or_cond6_reg_924[0]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'h9AAAAAAA95555555)) 
    \or_cond6_reg_924[0]_i_60 
       (.I0(r_V_4_fu_291_p2[8]),
        .I1(j_V_reg_897_reg[9]),
        .I2(tmp_28_reg_893),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(\t_V_2_reg_253_reg_n_0_[9] ),
        .O(\or_cond6_reg_924[0]_i_60_n_0 ));
  LUT6 #(
    .INIT(64'h9AAAAAAA95555555)) 
    \or_cond6_reg_924[0]_i_61 
       (.I0(r_V_4_fu_291_p2[7]),
        .I1(j_V_reg_897_reg[8]),
        .I2(tmp_28_reg_893),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(\t_V_2_reg_253_reg_n_0_[8] ),
        .O(\or_cond6_reg_924[0]_i_61_n_0 ));
  LUT6 #(
    .INIT(64'h9AAAAAAA95555555)) 
    \or_cond6_reg_924[0]_i_68 
       (.I0(r_V_4_fu_291_p2[6]),
        .I1(j_V_reg_897_reg[7]),
        .I2(tmp_28_reg_893),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(\t_V_2_reg_253_reg_n_0_[7] ),
        .O(\or_cond6_reg_924[0]_i_68_n_0 ));
  LUT6 #(
    .INIT(64'h9AAAAAAA95555555)) 
    \or_cond6_reg_924[0]_i_69 
       (.I0(r_V_4_fu_291_p2[5]),
        .I1(j_V_reg_897_reg[6]),
        .I2(tmp_28_reg_893),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(\t_V_2_reg_253_reg_n_0_[6] ),
        .O(\or_cond6_reg_924[0]_i_69_n_0 ));
  LUT6 #(
    .INIT(64'h9AAAAAAA95555555)) 
    \or_cond6_reg_924[0]_i_70 
       (.I0(r_V_4_fu_291_p2[4]),
        .I1(j_V_reg_897_reg[5]),
        .I2(tmp_28_reg_893),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(\t_V_2_reg_253_reg_n_0_[5] ),
        .O(\or_cond6_reg_924[0]_i_70_n_0 ));
  LUT6 #(
    .INIT(64'h9AAAAAAA95555555)) 
    \or_cond6_reg_924[0]_i_71 
       (.I0(r_V_4_fu_291_p2[3]),
        .I1(j_V_reg_897_reg[4]),
        .I2(tmp_28_reg_893),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(\t_V_2_reg_253_reg_n_0_[4] ),
        .O(\or_cond6_reg_924[0]_i_71_n_0 ));
  LUT6 #(
    .INIT(64'h9AAAAAAA95555555)) 
    \or_cond6_reg_924[0]_i_76 
       (.I0(r_V_4_fu_291_p2[2]),
        .I1(\j_V_reg_897_reg[3]_0 ),
        .I2(tmp_28_reg_893),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(\t_V_2_reg_253_reg[3]_0 ),
        .O(\or_cond6_reg_924[0]_i_76_n_0 ));
  LUT6 #(
    .INIT(64'h9AAAAAAA95555555)) 
    \or_cond6_reg_924[0]_i_77 
       (.I0(r_V_4_fu_291_p2[1]),
        .I1(j_V_reg_897_reg[2]),
        .I2(tmp_28_reg_893),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(\t_V_2_reg_253_reg_n_0_[2] ),
        .O(\or_cond6_reg_924[0]_i_77_n_0 ));
  LUT6 #(
    .INIT(64'h9AAAAAAA95555555)) 
    \or_cond6_reg_924[0]_i_78 
       (.I0(r_V_4_fu_291_p2[0]),
        .I1(j_V_reg_897_reg[1]),
        .I2(tmp_28_reg_893),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(\t_V_2_reg_253_reg_n_0_[1] ),
        .O(\or_cond6_reg_924[0]_i_78_n_0 ));
  LUT6 #(
    .INIT(64'h56666666A6666666)) 
    \or_cond6_reg_924[0]_i_79 
       (.I0(cols_V[0]),
        .I1(\t_V_2_reg_253_reg_n_0_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(tmp_28_reg_893),
        .I5(j_V_reg_897_reg[0]),
        .O(\or_cond6_reg_924[0]_i_79_n_0 ));
  LUT6 #(
    .INIT(64'h9AAAAAAA95555555)) 
    \or_cond6_reg_924[0]_i_9 
       (.I0(r_V_4_fu_291_p2[30]),
        .I1(j_V_reg_897_reg[31]),
        .I2(tmp_28_reg_893),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(\t_V_2_reg_253_reg_n_0_[31] ),
        .O(\or_cond6_reg_924[0]_i_9_n_0 ));
  FDRE \or_cond6_reg_924_reg[0] 
       (.C(ap_clk),
        .CE(or_cond6_reg_9240),
        .D(or_cond6_fu_406_p2),
        .Q(or_cond6_reg_924),
        .R(1'b0));
  CARRY4 \or_cond6_reg_924_reg[0]_i_16 
       (.CI(\or_cond6_reg_924_reg[0]_i_26_n_0 ),
        .CO({\or_cond6_reg_924_reg[0]_i_16_n_0 ,\or_cond6_reg_924_reg[0]_i_16_n_1 ,\or_cond6_reg_924_reg[0]_i_16_n_2 ,\or_cond6_reg_924_reg[0]_i_16_n_3 }),
        .CYINIT(1'b0),
        .DI(r_V_4_fu_291_p2[22:19]),
        .O(\NLW_or_cond6_reg_924_reg[0]_i_16_O_UNCONNECTED [3:0]),
        .S({\or_cond6_reg_924[0]_i_28_n_0 ,\or_cond6_reg_924[0]_i_29_n_0 ,\or_cond6_reg_924[0]_i_30_n_0 ,\or_cond6_reg_924[0]_i_31_n_0 }));
  CARRY4 \or_cond6_reg_924_reg[0]_i_26 
       (.CI(\or_cond6_reg_924_reg[0]_i_36_n_0 ),
        .CO({\or_cond6_reg_924_reg[0]_i_26_n_0 ,\or_cond6_reg_924_reg[0]_i_26_n_1 ,\or_cond6_reg_924_reg[0]_i_26_n_2 ,\or_cond6_reg_924_reg[0]_i_26_n_3 }),
        .CYINIT(1'b0),
        .DI(r_V_4_fu_291_p2[18:15]),
        .O(\NLW_or_cond6_reg_924_reg[0]_i_26_O_UNCONNECTED [3:0]),
        .S({\or_cond6_reg_924[0]_i_38_n_0 ,\or_cond6_reg_924[0]_i_39_n_0 ,\or_cond6_reg_924[0]_i_40_n_0 ,\or_cond6_reg_924[0]_i_41_n_0 }));
  CARRY4 \or_cond6_reg_924_reg[0]_i_36 
       (.CI(\or_cond6_reg_924_reg[0]_i_46_n_0 ),
        .CO({\or_cond6_reg_924_reg[0]_i_36_n_0 ,\or_cond6_reg_924_reg[0]_i_36_n_1 ,\or_cond6_reg_924_reg[0]_i_36_n_2 ,\or_cond6_reg_924_reg[0]_i_36_n_3 }),
        .CYINIT(1'b0),
        .DI(r_V_4_fu_291_p2[14:11]),
        .O(\NLW_or_cond6_reg_924_reg[0]_i_36_O_UNCONNECTED [3:0]),
        .S({\or_cond6_reg_924[0]_i_48_n_0 ,\or_cond6_reg_924[0]_i_49_n_0 ,\or_cond6_reg_924[0]_i_50_n_0 ,\or_cond6_reg_924[0]_i_51_n_0 }));
  CARRY4 \or_cond6_reg_924_reg[0]_i_4 
       (.CI(\or_cond6_reg_924_reg[0]_i_5_n_0 ),
        .CO({\NLW_or_cond6_reg_924_reg[0]_i_4_CO_UNCONNECTED [3:1],\or_cond6_reg_924_reg[0]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_or_cond6_reg_924_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\or_cond6_reg_924_reg[0]_0 }));
  CARRY4 \or_cond6_reg_924_reg[0]_i_46 
       (.CI(\or_cond6_reg_924_reg[0]_i_56_n_0 ),
        .CO({\or_cond6_reg_924_reg[0]_i_46_n_0 ,\or_cond6_reg_924_reg[0]_i_46_n_1 ,\or_cond6_reg_924_reg[0]_i_46_n_2 ,\or_cond6_reg_924_reg[0]_i_46_n_3 }),
        .CYINIT(1'b0),
        .DI(r_V_4_fu_291_p2[10:7]),
        .O(\NLW_or_cond6_reg_924_reg[0]_i_46_O_UNCONNECTED [3:0]),
        .S({\or_cond6_reg_924[0]_i_58_n_0 ,\or_cond6_reg_924[0]_i_59_n_0 ,\or_cond6_reg_924[0]_i_60_n_0 ,\or_cond6_reg_924[0]_i_61_n_0 }));
  CARRY4 \or_cond6_reg_924_reg[0]_i_5 
       (.CI(\or_cond6_reg_924_reg[0]_i_7_n_0 ),
        .CO({\or_cond6_reg_924_reg[0]_i_5_n_0 ,\or_cond6_reg_924_reg[0]_i_5_n_1 ,\or_cond6_reg_924_reg[0]_i_5_n_2 ,\or_cond6_reg_924_reg[0]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI(r_V_4_fu_291_p2[30:27]),
        .O(\NLW_or_cond6_reg_924_reg[0]_i_5_O_UNCONNECTED [3:0]),
        .S({\or_cond6_reg_924[0]_i_9_n_0 ,\or_cond6_reg_924[0]_i_10_n_0 ,\or_cond6_reg_924[0]_i_11_n_0 ,\or_cond6_reg_924[0]_i_12_n_0 }));
  CARRY4 \or_cond6_reg_924_reg[0]_i_56 
       (.CI(\or_cond6_reg_924_reg[0]_i_66_n_0 ),
        .CO({\or_cond6_reg_924_reg[0]_i_56_n_0 ,\or_cond6_reg_924_reg[0]_i_56_n_1 ,\or_cond6_reg_924_reg[0]_i_56_n_2 ,\or_cond6_reg_924_reg[0]_i_56_n_3 }),
        .CYINIT(1'b0),
        .DI(r_V_4_fu_291_p2[6:3]),
        .O(\NLW_or_cond6_reg_924_reg[0]_i_56_O_UNCONNECTED [3:0]),
        .S({\or_cond6_reg_924[0]_i_68_n_0 ,\or_cond6_reg_924[0]_i_69_n_0 ,\or_cond6_reg_924[0]_i_70_n_0 ,\or_cond6_reg_924[0]_i_71_n_0 }));
  CARRY4 \or_cond6_reg_924_reg[0]_i_66 
       (.CI(1'b0),
        .CO({\or_cond6_reg_924_reg[0]_i_66_n_0 ,\or_cond6_reg_924_reg[0]_i_66_n_1 ,\or_cond6_reg_924_reg[0]_i_66_n_2 ,\or_cond6_reg_924_reg[0]_i_66_n_3 }),
        .CYINIT(1'b1),
        .DI({r_V_4_fu_291_p2[2:0],\tmp_30_reg_902[0]_i_82_n_0 }),
        .O(\NLW_or_cond6_reg_924_reg[0]_i_66_O_UNCONNECTED [3:0]),
        .S({\or_cond6_reg_924[0]_i_76_n_0 ,\or_cond6_reg_924[0]_i_77_n_0 ,\or_cond6_reg_924[0]_i_78_n_0 ,\or_cond6_reg_924[0]_i_79_n_0 }));
  CARRY4 \or_cond6_reg_924_reg[0]_i_7 
       (.CI(\or_cond6_reg_924_reg[0]_i_16_n_0 ),
        .CO({\or_cond6_reg_924_reg[0]_i_7_n_0 ,\or_cond6_reg_924_reg[0]_i_7_n_1 ,\or_cond6_reg_924_reg[0]_i_7_n_2 ,\or_cond6_reg_924_reg[0]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI(r_V_4_fu_291_p2[26:23]),
        .O(\NLW_or_cond6_reg_924_reg[0]_i_7_O_UNCONNECTED [3:0]),
        .S({\or_cond6_reg_924[0]_i_18_n_0 ,\or_cond6_reg_924[0]_i_19_n_0 ,\or_cond6_reg_924[0]_i_20_n_0 ,\or_cond6_reg_924[0]_i_21_n_0 }));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \or_cond7_reg_930[0]_i_1 
       (.I0(\tmp_26_reg_883_reg_n_0_[0] ),
        .I1(\or_cond7_reg_930[0]_i_2_n_0 ),
        .I2(\or_cond7_reg_930[0]_i_3_n_0 ),
        .I3(\or_cond7_reg_930[0]_i_4_n_0 ),
        .I4(\or_cond7_reg_930[0]_i_5_n_0 ),
        .O(or_cond7_fu_418_p2));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \or_cond7_reg_930[0]_i_10 
       (.I0(tmp_28_reg_893),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(j_V_reg_897_reg[2]),
        .O(\or_cond7_reg_930[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \or_cond7_reg_930[0]_i_11 
       (.I0(\t_V_2_reg_253_reg_n_0_[10] ),
        .I1(\t_V_2_reg_253_reg_n_0_[11] ),
        .I2(\t_V_2_reg_253_reg_n_0_[8] ),
        .I3(\t_V_2_reg_253_reg_n_0_[9] ),
        .I4(\t_V_2_reg_253_reg_n_0_[13] ),
        .I5(\t_V_2_reg_253_reg_n_0_[12] ),
        .O(\or_cond7_reg_930[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \or_cond7_reg_930[0]_i_12 
       (.I0(\t_V_2_reg_253_reg_n_0_[4] ),
        .I1(\t_V_2_reg_253_reg_n_0_[5] ),
        .I2(\t_V_2_reg_253_reg_n_0_[1] ),
        .I3(\t_V_2_reg_253_reg[3]_0 ),
        .I4(\t_V_2_reg_253_reg_n_0_[7] ),
        .I5(\t_V_2_reg_253_reg_n_0_[6] ),
        .O(\or_cond7_reg_930[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \or_cond7_reg_930[0]_i_13 
       (.I0(\t_V_2_reg_253_reg_n_0_[22] ),
        .I1(\t_V_2_reg_253_reg_n_0_[23] ),
        .I2(\t_V_2_reg_253_reg_n_0_[20] ),
        .I3(\t_V_2_reg_253_reg_n_0_[21] ),
        .I4(\t_V_2_reg_253_reg_n_0_[25] ),
        .I5(\t_V_2_reg_253_reg_n_0_[24] ),
        .O(\or_cond7_reg_930[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \or_cond7_reg_930[0]_i_14 
       (.I0(\t_V_2_reg_253_reg_n_0_[16] ),
        .I1(\t_V_2_reg_253_reg_n_0_[17] ),
        .I2(\t_V_2_reg_253_reg_n_0_[14] ),
        .I3(\t_V_2_reg_253_reg_n_0_[15] ),
        .I4(\t_V_2_reg_253_reg_n_0_[19] ),
        .I5(\t_V_2_reg_253_reg_n_0_[18] ),
        .O(\or_cond7_reg_930[0]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT4 #(
    .INIT(16'h007F)) 
    \or_cond7_reg_930[0]_i_15 
       (.I0(tmp_28_reg_893),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\t_V_2_reg_253_reg_n_0_[2] ),
        .O(\or_cond7_reg_930[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \or_cond7_reg_930[0]_i_2 
       (.I0(\or_cond7_reg_930[0]_i_6_n_0 ),
        .I1(\or_cond7_reg_930[0]_i_7_n_0 ),
        .I2(\or_cond7_reg_930[0]_i_8_n_0 ),
        .I3(\or_cond7_reg_930[0]_i_9_n_0 ),
        .I4(j_V_reg_897_reg[0]),
        .I5(\or_cond7_reg_930[0]_i_10_n_0 ),
        .O(\or_cond7_reg_930[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \or_cond7_reg_930[0]_i_3 
       (.I0(j_V_reg_897_reg[28]),
        .I1(j_V_reg_897_reg[29]),
        .I2(j_V_reg_897_reg[26]),
        .I3(j_V_reg_897_reg[27]),
        .I4(j_V_reg_897_reg[31]),
        .I5(j_V_reg_897_reg[30]),
        .O(\or_cond7_reg_930[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \or_cond7_reg_930[0]_i_4 
       (.I0(\t_V_2_reg_253_reg_n_0_[28] ),
        .I1(\t_V_2_reg_253_reg_n_0_[29] ),
        .I2(\t_V_2_reg_253_reg_n_0_[26] ),
        .I3(\t_V_2_reg_253_reg_n_0_[27] ),
        .I4(\t_V_2_reg_253_reg_n_0_[31] ),
        .I5(\t_V_2_reg_253_reg_n_0_[30] ),
        .O(\or_cond7_reg_930[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \or_cond7_reg_930[0]_i_5 
       (.I0(\or_cond7_reg_930[0]_i_11_n_0 ),
        .I1(\or_cond7_reg_930[0]_i_12_n_0 ),
        .I2(\or_cond7_reg_930[0]_i_13_n_0 ),
        .I3(\or_cond7_reg_930[0]_i_14_n_0 ),
        .I4(\t_V_2_reg_253_reg_n_0_[0] ),
        .I5(\or_cond7_reg_930[0]_i_15_n_0 ),
        .O(\or_cond7_reg_930[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \or_cond7_reg_930[0]_i_6 
       (.I0(j_V_reg_897_reg[10]),
        .I1(j_V_reg_897_reg[11]),
        .I2(j_V_reg_897_reg[8]),
        .I3(j_V_reg_897_reg[9]),
        .I4(j_V_reg_897_reg[13]),
        .I5(j_V_reg_897_reg[12]),
        .O(\or_cond7_reg_930[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \or_cond7_reg_930[0]_i_7 
       (.I0(j_V_reg_897_reg[4]),
        .I1(j_V_reg_897_reg[5]),
        .I2(j_V_reg_897_reg[1]),
        .I3(\j_V_reg_897_reg[3]_0 ),
        .I4(j_V_reg_897_reg[7]),
        .I5(j_V_reg_897_reg[6]),
        .O(\or_cond7_reg_930[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \or_cond7_reg_930[0]_i_8 
       (.I0(j_V_reg_897_reg[22]),
        .I1(j_V_reg_897_reg[23]),
        .I2(j_V_reg_897_reg[20]),
        .I3(j_V_reg_897_reg[21]),
        .I4(j_V_reg_897_reg[25]),
        .I5(j_V_reg_897_reg[24]),
        .O(\or_cond7_reg_930[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \or_cond7_reg_930[0]_i_9 
       (.I0(j_V_reg_897_reg[16]),
        .I1(j_V_reg_897_reg[17]),
        .I2(j_V_reg_897_reg[14]),
        .I3(j_V_reg_897_reg[15]),
        .I4(j_V_reg_897_reg[19]),
        .I5(j_V_reg_897_reg[18]),
        .O(\or_cond7_reg_930[0]_i_9_n_0 ));
  FDRE \or_cond7_reg_930_reg[0] 
       (.C(ap_clk),
        .CE(or_cond6_reg_9240),
        .D(or_cond7_fu_418_p2),
        .Q(or_cond7_reg_930),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h4040400040404040)) 
    \or_cond_reg_909[0]_i_1 
       (.I0(\ap_CS_fsm_reg[3]_i_2__0_n_0 ),
        .I1(\or_cond_reg_909_reg[0]_0 ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_reg_pp0_iter2_or_cond7_reg_930),
        .I4(canny_edges_data_str_full_n),
        .I5(ap_enable_reg_pp0_iter3_reg_0),
        .O(or_cond6_reg_9240));
  LUT2 #(
    .INIT(4'h8)) 
    \or_cond_reg_909[0]_i_2 
       (.I0(tmp_24_reg_873),
        .I1(tmp_30_fu_359_p2),
        .O(or_cond_fu_364_p2));
  FDRE \or_cond_reg_909_reg[0] 
       (.C(ap_clk),
        .CE(or_cond6_reg_9240),
        .D(or_cond_fu_364_p2),
        .Q(or_cond_reg_909),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0421)) 
    \slt4_reg_944[0]_i_36 
       (.I0(\win_val_1_1_fu_146_reg[15]_0 [14]),
        .I1(\win_val_1_1_fu_146_reg[15]_0 [15]),
        .I2(\slt4_reg_944[0]_i_17 [14]),
        .I3(\slt4_reg_944[0]_i_17 [15]),
        .O(\slt4_reg_944[0]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h0421)) 
    \slt4_reg_944[0]_i_39 
       (.I0(\win_val_1_1_fu_146_reg[15]_0 [12]),
        .I1(\win_val_1_1_fu_146_reg[15]_0 [13]),
        .I2(\slt4_reg_944[0]_i_17 [12]),
        .I3(\slt4_reg_944[0]_i_17 [13]),
        .O(\slt4_reg_944[0]_i_39_n_0 ));
  LUT4 #(
    .INIT(16'h0421)) 
    \slt4_reg_944[0]_i_41 
       (.I0(\win_val_1_1_fu_146_reg[15]_0 [10]),
        .I1(\win_val_1_1_fu_146_reg[15]_0 [11]),
        .I2(\slt4_reg_944[0]_i_17 [10]),
        .I3(\slt4_reg_944[0]_i_17 [11]),
        .O(\slt4_reg_944[0]_i_41_n_0 ));
  LUT4 #(
    .INIT(16'h0421)) 
    \slt4_reg_944[0]_i_43 
       (.I0(\win_val_1_1_fu_146_reg[15]_0 [8]),
        .I1(\win_val_1_1_fu_146_reg[15]_0 [9]),
        .I2(\slt4_reg_944[0]_i_17 [8]),
        .I3(\slt4_reg_944[0]_i_17 [9]),
        .O(\slt4_reg_944[0]_i_43_n_0 ));
  LUT4 #(
    .INIT(16'h0421)) 
    \slt4_reg_944[0]_i_53 
       (.I0(\win_val_1_1_fu_146_reg[15]_0 [6]),
        .I1(\win_val_1_1_fu_146_reg[15]_0 [7]),
        .I2(\slt4_reg_944[0]_i_17 [6]),
        .I3(\slt4_reg_944[0]_i_17 [7]),
        .O(\slt4_reg_944[0]_i_53_n_0 ));
  LUT4 #(
    .INIT(16'h0421)) 
    \slt4_reg_944[0]_i_55 
       (.I0(\win_val_1_1_fu_146_reg[15]_0 [4]),
        .I1(\win_val_1_1_fu_146_reg[15]_0 [5]),
        .I2(\slt4_reg_944[0]_i_17 [4]),
        .I3(\slt4_reg_944[0]_i_17 [5]),
        .O(\slt4_reg_944[0]_i_55_n_0 ));
  LUT4 #(
    .INIT(16'h0421)) 
    \slt4_reg_944[0]_i_57 
       (.I0(\win_val_1_1_fu_146_reg[15]_0 [2]),
        .I1(\win_val_1_1_fu_146_reg[15]_0 [3]),
        .I2(\slt4_reg_944[0]_i_17 [2]),
        .I3(\slt4_reg_944[0]_i_17 [3]),
        .O(\slt4_reg_944[0]_i_57_n_0 ));
  LUT4 #(
    .INIT(16'h0421)) 
    \slt4_reg_944[0]_i_59 
       (.I0(\win_val_1_1_fu_146_reg[15]_0 [0]),
        .I1(\win_val_1_1_fu_146_reg[15]_0 [1]),
        .I2(\slt4_reg_944[0]_i_17 [0]),
        .I3(\slt4_reg_944[0]_i_17 [1]),
        .O(\slt4_reg_944[0]_i_59_n_0 ));
  FDRE \slt4_reg_944_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\slt4_reg_944_reg[0]_0 ),
        .Q(slt4_reg_944),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8421)) 
    \slt5_reg_949[0]_i_17 
       (.I0(\win_val_1_1_2_fu_150_reg[15]_0 [15]),
        .I1(\win_val_1_1_2_fu_150_reg[15]_0 [14]),
        .I2(\slt4_reg_944[0]_i_17 [15]),
        .I3(\slt4_reg_944[0]_i_17 [14]),
        .O(\win_val_1_1_2_fu_150_reg[15]_1 [3]));
  LUT4 #(
    .INIT(16'h8421)) 
    \slt5_reg_949[0]_i_18 
       (.I0(\win_val_1_1_2_fu_150_reg[15]_0 [13]),
        .I1(\win_val_1_1_2_fu_150_reg[15]_0 [12]),
        .I2(\slt4_reg_944[0]_i_17 [13]),
        .I3(\slt4_reg_944[0]_i_17 [12]),
        .O(\win_val_1_1_2_fu_150_reg[15]_1 [2]));
  LUT4 #(
    .INIT(16'h8421)) 
    \slt5_reg_949[0]_i_19 
       (.I0(\win_val_1_1_2_fu_150_reg[15]_0 [11]),
        .I1(\win_val_1_1_2_fu_150_reg[15]_0 [10]),
        .I2(\slt4_reg_944[0]_i_17 [11]),
        .I3(\slt4_reg_944[0]_i_17 [10]),
        .O(\win_val_1_1_2_fu_150_reg[15]_1 [1]));
  LUT4 #(
    .INIT(16'h8421)) 
    \slt5_reg_949[0]_i_20 
       (.I0(\win_val_1_1_2_fu_150_reg[15]_0 [9]),
        .I1(\win_val_1_1_2_fu_150_reg[15]_0 [8]),
        .I2(\slt4_reg_944[0]_i_17 [9]),
        .I3(\slt4_reg_944[0]_i_17 [8]),
        .O(\win_val_1_1_2_fu_150_reg[15]_1 [0]));
  LUT4 #(
    .INIT(16'h8421)) 
    \slt5_reg_949[0]_i_25 
       (.I0(\win_val_1_1_2_fu_150_reg[15]_0 [7]),
        .I1(\win_val_1_1_2_fu_150_reg[15]_0 [6]),
        .I2(\slt4_reg_944[0]_i_17 [7]),
        .I3(\slt4_reg_944[0]_i_17 [6]),
        .O(\win_val_1_1_2_fu_150_reg[7]_0 [3]));
  LUT4 #(
    .INIT(16'h8421)) 
    \slt5_reg_949[0]_i_26 
       (.I0(\win_val_1_1_2_fu_150_reg[15]_0 [5]),
        .I1(\win_val_1_1_2_fu_150_reg[15]_0 [4]),
        .I2(\slt4_reg_944[0]_i_17 [5]),
        .I3(\slt4_reg_944[0]_i_17 [4]),
        .O(\win_val_1_1_2_fu_150_reg[7]_0 [2]));
  LUT4 #(
    .INIT(16'h8421)) 
    \slt5_reg_949[0]_i_27 
       (.I0(\win_val_1_1_2_fu_150_reg[15]_0 [3]),
        .I1(\win_val_1_1_2_fu_150_reg[15]_0 [2]),
        .I2(\slt4_reg_944[0]_i_17 [3]),
        .I3(\slt4_reg_944[0]_i_17 [2]),
        .O(\win_val_1_1_2_fu_150_reg[7]_0 [1]));
  LUT4 #(
    .INIT(16'h8421)) 
    \slt5_reg_949[0]_i_28 
       (.I0(\win_val_1_1_2_fu_150_reg[15]_0 [1]),
        .I1(\win_val_1_1_2_fu_150_reg[15]_0 [0]),
        .I2(\slt4_reg_944[0]_i_17 [1]),
        .I3(\slt4_reg_944[0]_i_17 [0]),
        .O(\win_val_1_1_2_fu_150_reg[7]_0 [0]));
  FDRE \slt5_reg_949_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\slt5_reg_949_reg[0]_0 ),
        .Q(slt5_reg_949),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0421)) 
    \slt6_reg_954[0]_i_36 
       (.I0(\win_val_2_1_fu_154_reg[15]_0 [14]),
        .I1(\win_val_2_1_fu_154_reg[15]_0 [15]),
        .I2(\slt4_reg_944[0]_i_17 [14]),
        .I3(\slt4_reg_944[0]_i_17 [15]),
        .O(\slt6_reg_954[0]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h0421)) 
    \slt6_reg_954[0]_i_39 
       (.I0(\win_val_2_1_fu_154_reg[15]_0 [12]),
        .I1(\win_val_2_1_fu_154_reg[15]_0 [13]),
        .I2(\slt4_reg_944[0]_i_17 [12]),
        .I3(\slt4_reg_944[0]_i_17 [13]),
        .O(\slt6_reg_954[0]_i_39_n_0 ));
  LUT4 #(
    .INIT(16'h0421)) 
    \slt6_reg_954[0]_i_41 
       (.I0(\win_val_2_1_fu_154_reg[15]_0 [10]),
        .I1(\win_val_2_1_fu_154_reg[15]_0 [11]),
        .I2(\slt4_reg_944[0]_i_17 [10]),
        .I3(\slt4_reg_944[0]_i_17 [11]),
        .O(\slt6_reg_954[0]_i_41_n_0 ));
  LUT4 #(
    .INIT(16'h0421)) 
    \slt6_reg_954[0]_i_43 
       (.I0(\win_val_2_1_fu_154_reg[15]_0 [8]),
        .I1(\win_val_2_1_fu_154_reg[15]_0 [9]),
        .I2(\slt4_reg_944[0]_i_17 [8]),
        .I3(\slt4_reg_944[0]_i_17 [9]),
        .O(\slt6_reg_954[0]_i_43_n_0 ));
  LUT4 #(
    .INIT(16'h0421)) 
    \slt6_reg_954[0]_i_53 
       (.I0(\win_val_2_1_fu_154_reg[15]_0 [6]),
        .I1(\win_val_2_1_fu_154_reg[15]_0 [7]),
        .I2(\slt4_reg_944[0]_i_17 [6]),
        .I3(\slt4_reg_944[0]_i_17 [7]),
        .O(\slt6_reg_954[0]_i_53_n_0 ));
  LUT4 #(
    .INIT(16'h0421)) 
    \slt6_reg_954[0]_i_55 
       (.I0(\win_val_2_1_fu_154_reg[15]_0 [4]),
        .I1(\win_val_2_1_fu_154_reg[15]_0 [5]),
        .I2(\slt4_reg_944[0]_i_17 [4]),
        .I3(\slt4_reg_944[0]_i_17 [5]),
        .O(\slt6_reg_954[0]_i_55_n_0 ));
  LUT4 #(
    .INIT(16'h0421)) 
    \slt6_reg_954[0]_i_57 
       (.I0(\win_val_2_1_fu_154_reg[15]_0 [2]),
        .I1(\win_val_2_1_fu_154_reg[15]_0 [3]),
        .I2(\slt4_reg_944[0]_i_17 [2]),
        .I3(\slt4_reg_944[0]_i_17 [3]),
        .O(\slt6_reg_954[0]_i_57_n_0 ));
  LUT4 #(
    .INIT(16'h0421)) 
    \slt6_reg_954[0]_i_59 
       (.I0(\win_val_2_1_fu_154_reg[15]_0 [0]),
        .I1(\win_val_2_1_fu_154_reg[15]_0 [1]),
        .I2(\slt4_reg_944[0]_i_17 [0]),
        .I3(\slt4_reg_944[0]_i_17 [1]),
        .O(\slt6_reg_954[0]_i_59_n_0 ));
  FDRE \slt6_reg_954_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\slt6_reg_954_reg[0]_0 ),
        .Q(slt6_reg_954),
        .R(1'b0));
  FDRE \slt7_reg_959_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\slt7_reg_959_reg[0]_0 ),
        .Q(slt7_reg_959),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8421)) 
    \slt8_reg_964[0]_i_17 
       (.I0(\win_val_2_1_2_fu_158_reg[15]_0 [15]),
        .I1(\win_val_2_1_2_fu_158_reg[15]_0 [14]),
        .I2(\slt4_reg_944[0]_i_17 [15]),
        .I3(\slt4_reg_944[0]_i_17 [14]),
        .O(\win_val_2_1_2_fu_158_reg[15]_1 [3]));
  LUT4 #(
    .INIT(16'h8421)) 
    \slt8_reg_964[0]_i_18 
       (.I0(\win_val_2_1_2_fu_158_reg[15]_0 [13]),
        .I1(\win_val_2_1_2_fu_158_reg[15]_0 [12]),
        .I2(\slt4_reg_944[0]_i_17 [13]),
        .I3(\slt4_reg_944[0]_i_17 [12]),
        .O(\win_val_2_1_2_fu_158_reg[15]_1 [2]));
  LUT4 #(
    .INIT(16'h8421)) 
    \slt8_reg_964[0]_i_19 
       (.I0(\win_val_2_1_2_fu_158_reg[15]_0 [11]),
        .I1(\win_val_2_1_2_fu_158_reg[15]_0 [10]),
        .I2(\slt4_reg_944[0]_i_17 [11]),
        .I3(\slt4_reg_944[0]_i_17 [10]),
        .O(\win_val_2_1_2_fu_158_reg[15]_1 [1]));
  LUT4 #(
    .INIT(16'h8421)) 
    \slt8_reg_964[0]_i_20 
       (.I0(\win_val_2_1_2_fu_158_reg[15]_0 [9]),
        .I1(\win_val_2_1_2_fu_158_reg[15]_0 [8]),
        .I2(\slt4_reg_944[0]_i_17 [9]),
        .I3(\slt4_reg_944[0]_i_17 [8]),
        .O(\win_val_2_1_2_fu_158_reg[15]_1 [0]));
  LUT4 #(
    .INIT(16'h8421)) 
    \slt8_reg_964[0]_i_25 
       (.I0(\win_val_2_1_2_fu_158_reg[15]_0 [7]),
        .I1(\win_val_2_1_2_fu_158_reg[15]_0 [6]),
        .I2(\slt4_reg_944[0]_i_17 [7]),
        .I3(\slt4_reg_944[0]_i_17 [6]),
        .O(\win_val_2_1_2_fu_158_reg[7]_0 [3]));
  LUT4 #(
    .INIT(16'h8421)) 
    \slt8_reg_964[0]_i_26 
       (.I0(\win_val_2_1_2_fu_158_reg[15]_0 [5]),
        .I1(\win_val_2_1_2_fu_158_reg[15]_0 [4]),
        .I2(\slt4_reg_944[0]_i_17 [5]),
        .I3(\slt4_reg_944[0]_i_17 [4]),
        .O(\win_val_2_1_2_fu_158_reg[7]_0 [2]));
  LUT4 #(
    .INIT(16'h8421)) 
    \slt8_reg_964[0]_i_27 
       (.I0(\win_val_2_1_2_fu_158_reg[15]_0 [3]),
        .I1(\win_val_2_1_2_fu_158_reg[15]_0 [2]),
        .I2(\slt4_reg_944[0]_i_17 [3]),
        .I3(\slt4_reg_944[0]_i_17 [2]),
        .O(\win_val_2_1_2_fu_158_reg[7]_0 [1]));
  LUT4 #(
    .INIT(16'h8421)) 
    \slt8_reg_964[0]_i_28 
       (.I0(\win_val_2_1_2_fu_158_reg[15]_0 [1]),
        .I1(\win_val_2_1_2_fu_158_reg[15]_0 [0]),
        .I2(\slt4_reg_944[0]_i_17 [1]),
        .I3(\slt4_reg_944[0]_i_17 [0]),
        .O(\win_val_2_1_2_fu_158_reg[7]_0 [0]));
  FDRE \slt8_reg_964_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\slt8_reg_964_reg[0]_0 ),
        .Q(slt8_reg_964),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00FF0000002F0000)) 
    \t_V_2_reg_253[31]_i_1 
       (.I0(or_cond_reg_909),
        .I1(suppressed_data_stre_empty_n),
        .I2(linebuff_val_1_U_n_15),
        .I3(\t_V_2_reg_253_reg[31]_i_3_n_0 ),
        .I4(ap_CS_fsm_state2),
        .I5(\t_V_2_reg_253[31]_i_4_n_0 ),
        .O(t_V_2_reg_253));
  LUT2 #(
    .INIT(4'h9)) 
    \t_V_2_reg_253[31]_i_11 
       (.I0(Q[27]),
        .I1(rows_V[27]),
        .O(\t_V_2_reg_253[31]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \t_V_2_reg_253[31]_i_12 
       (.I0(Q[26]),
        .I1(rows_V[26]),
        .O(\t_V_2_reg_253[31]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \t_V_2_reg_253[31]_i_13 
       (.I0(Q[25]),
        .I1(rows_V[25]),
        .O(\t_V_2_reg_253[31]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \t_V_2_reg_253[31]_i_14 
       (.I0(Q[24]),
        .I1(rows_V[24]),
        .O(\t_V_2_reg_253[31]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \t_V_2_reg_253[31]_i_16 
       (.I0(Q[23]),
        .I1(rows_V[23]),
        .O(\t_V_2_reg_253[31]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \t_V_2_reg_253[31]_i_17 
       (.I0(Q[22]),
        .I1(rows_V[22]),
        .O(\t_V_2_reg_253[31]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \t_V_2_reg_253[31]_i_18 
       (.I0(Q[21]),
        .I1(rows_V[21]),
        .O(\t_V_2_reg_253[31]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \t_V_2_reg_253[31]_i_19 
       (.I0(Q[20]),
        .I1(rows_V[20]),
        .O(\t_V_2_reg_253[31]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EF00EFEF)) 
    \t_V_2_reg_253[31]_i_2 
       (.I0(ap_reg_pp0_iter2_or_cond7_reg_930),
        .I1(canny_edges_data_str_full_n),
        .I2(ap_enable_reg_pp0_iter3_reg_0),
        .I3(suppressed_data_stre_empty_n),
        .I4(or_cond_reg_909),
        .I5(\t_V_2_reg_253[31]_i_4_n_0 ),
        .O(t_V_2_reg_2530));
  LUT2 #(
    .INIT(4'h9)) 
    \t_V_2_reg_253[31]_i_21 
       (.I0(Q[19]),
        .I1(rows_V[19]),
        .O(\t_V_2_reg_253[31]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \t_V_2_reg_253[31]_i_22 
       (.I0(Q[18]),
        .I1(rows_V[18]),
        .O(\t_V_2_reg_253[31]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \t_V_2_reg_253[31]_i_23 
       (.I0(Q[17]),
        .I1(rows_V[17]),
        .O(\t_V_2_reg_253[31]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \t_V_2_reg_253[31]_i_24 
       (.I0(Q[16]),
        .I1(rows_V[16]),
        .O(\t_V_2_reg_253[31]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \t_V_2_reg_253[31]_i_26 
       (.I0(Q[15]),
        .I1(rows_V[15]),
        .O(\t_V_2_reg_253[31]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \t_V_2_reg_253[31]_i_27 
       (.I0(Q[14]),
        .I1(rows_V[14]),
        .O(\t_V_2_reg_253[31]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \t_V_2_reg_253[31]_i_28 
       (.I0(Q[13]),
        .I1(rows_V[13]),
        .O(\t_V_2_reg_253[31]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \t_V_2_reg_253[31]_i_29 
       (.I0(Q[12]),
        .I1(rows_V[12]),
        .O(\t_V_2_reg_253[31]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \t_V_2_reg_253[31]_i_31 
       (.I0(Q[11]),
        .I1(rows_V[11]),
        .O(\t_V_2_reg_253[31]_i_31_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \t_V_2_reg_253[31]_i_32 
       (.I0(Q[10]),
        .I1(rows_V[10]),
        .O(\t_V_2_reg_253[31]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \t_V_2_reg_253[31]_i_33 
       (.I0(Q[9]),
        .I1(rows_V[9]),
        .O(\t_V_2_reg_253[31]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \t_V_2_reg_253[31]_i_34 
       (.I0(Q[8]),
        .I1(rows_V[8]),
        .O(\t_V_2_reg_253[31]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \t_V_2_reg_253[31]_i_36 
       (.I0(Q[7]),
        .I1(rows_V[7]),
        .O(\t_V_2_reg_253[31]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \t_V_2_reg_253[31]_i_37 
       (.I0(Q[6]),
        .I1(rows_V[6]),
        .O(\t_V_2_reg_253[31]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \t_V_2_reg_253[31]_i_38 
       (.I0(Q[5]),
        .I1(rows_V[5]),
        .O(\t_V_2_reg_253[31]_i_38_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \t_V_2_reg_253[31]_i_39 
       (.I0(Q[4]),
        .I1(rows_V[4]),
        .O(\t_V_2_reg_253[31]_i_39_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \t_V_2_reg_253[31]_i_4 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(tmp_28_reg_893),
        .O(\t_V_2_reg_253[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \t_V_2_reg_253[31]_i_40 
       (.I0(Q[3]),
        .I1(rows_V[3]),
        .O(\t_V_2_reg_253[31]_i_40_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \t_V_2_reg_253[31]_i_41 
       (.I0(Q[2]),
        .I1(rows_V[2]),
        .O(\t_V_2_reg_253[31]_i_41_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \t_V_2_reg_253[31]_i_42 
       (.I0(Q[1]),
        .I1(rows_V[1]),
        .O(\t_V_2_reg_253[31]_i_42_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \t_V_2_reg_253[31]_i_43 
       (.I0(Q[0]),
        .I1(rows_V[0]),
        .O(\t_V_2_reg_253[31]_i_43_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \t_V_2_reg_253[31]_i_6 
       (.I0(Q[31]),
        .I1(rows_V[31]),
        .O(\t_V_2_reg_253[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \t_V_2_reg_253[31]_i_7 
       (.I0(Q[30]),
        .I1(rows_V[30]),
        .O(\t_V_2_reg_253[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \t_V_2_reg_253[31]_i_8 
       (.I0(Q[29]),
        .I1(rows_V[29]),
        .O(\t_V_2_reg_253[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \t_V_2_reg_253[31]_i_9 
       (.I0(Q[28]),
        .I1(rows_V[28]),
        .O(\t_V_2_reg_253[31]_i_9_n_0 ));
  FDRE \t_V_2_reg_253_reg[0] 
       (.C(ap_clk),
        .CE(t_V_2_reg_2530),
        .D(j_V_reg_897_reg[0]),
        .Q(\t_V_2_reg_253_reg_n_0_[0] ),
        .R(t_V_2_reg_253));
  FDRE \t_V_2_reg_253_reg[10] 
       (.C(ap_clk),
        .CE(t_V_2_reg_2530),
        .D(j_V_reg_897_reg[10]),
        .Q(\t_V_2_reg_253_reg_n_0_[10] ),
        .R(t_V_2_reg_253));
  FDRE \t_V_2_reg_253_reg[11] 
       (.C(ap_clk),
        .CE(t_V_2_reg_2530),
        .D(j_V_reg_897_reg[11]),
        .Q(\t_V_2_reg_253_reg_n_0_[11] ),
        .R(t_V_2_reg_253));
  FDRE \t_V_2_reg_253_reg[12] 
       (.C(ap_clk),
        .CE(t_V_2_reg_2530),
        .D(j_V_reg_897_reg[12]),
        .Q(\t_V_2_reg_253_reg_n_0_[12] ),
        .R(t_V_2_reg_253));
  FDRE \t_V_2_reg_253_reg[13] 
       (.C(ap_clk),
        .CE(t_V_2_reg_2530),
        .D(j_V_reg_897_reg[13]),
        .Q(\t_V_2_reg_253_reg_n_0_[13] ),
        .R(t_V_2_reg_253));
  FDRE \t_V_2_reg_253_reg[14] 
       (.C(ap_clk),
        .CE(t_V_2_reg_2530),
        .D(j_V_reg_897_reg[14]),
        .Q(\t_V_2_reg_253_reg_n_0_[14] ),
        .R(t_V_2_reg_253));
  FDRE \t_V_2_reg_253_reg[15] 
       (.C(ap_clk),
        .CE(t_V_2_reg_2530),
        .D(j_V_reg_897_reg[15]),
        .Q(\t_V_2_reg_253_reg_n_0_[15] ),
        .R(t_V_2_reg_253));
  FDRE \t_V_2_reg_253_reg[16] 
       (.C(ap_clk),
        .CE(t_V_2_reg_2530),
        .D(j_V_reg_897_reg[16]),
        .Q(\t_V_2_reg_253_reg_n_0_[16] ),
        .R(t_V_2_reg_253));
  FDRE \t_V_2_reg_253_reg[17] 
       (.C(ap_clk),
        .CE(t_V_2_reg_2530),
        .D(j_V_reg_897_reg[17]),
        .Q(\t_V_2_reg_253_reg_n_0_[17] ),
        .R(t_V_2_reg_253));
  FDRE \t_V_2_reg_253_reg[18] 
       (.C(ap_clk),
        .CE(t_V_2_reg_2530),
        .D(j_V_reg_897_reg[18]),
        .Q(\t_V_2_reg_253_reg_n_0_[18] ),
        .R(t_V_2_reg_253));
  FDRE \t_V_2_reg_253_reg[19] 
       (.C(ap_clk),
        .CE(t_V_2_reg_2530),
        .D(j_V_reg_897_reg[19]),
        .Q(\t_V_2_reg_253_reg_n_0_[19] ),
        .R(t_V_2_reg_253));
  FDRE \t_V_2_reg_253_reg[1] 
       (.C(ap_clk),
        .CE(t_V_2_reg_2530),
        .D(j_V_reg_897_reg[1]),
        .Q(\t_V_2_reg_253_reg_n_0_[1] ),
        .R(t_V_2_reg_253));
  FDRE \t_V_2_reg_253_reg[20] 
       (.C(ap_clk),
        .CE(t_V_2_reg_2530),
        .D(j_V_reg_897_reg[20]),
        .Q(\t_V_2_reg_253_reg_n_0_[20] ),
        .R(t_V_2_reg_253));
  FDRE \t_V_2_reg_253_reg[21] 
       (.C(ap_clk),
        .CE(t_V_2_reg_2530),
        .D(j_V_reg_897_reg[21]),
        .Q(\t_V_2_reg_253_reg_n_0_[21] ),
        .R(t_V_2_reg_253));
  FDRE \t_V_2_reg_253_reg[22] 
       (.C(ap_clk),
        .CE(t_V_2_reg_2530),
        .D(j_V_reg_897_reg[22]),
        .Q(\t_V_2_reg_253_reg_n_0_[22] ),
        .R(t_V_2_reg_253));
  FDRE \t_V_2_reg_253_reg[23] 
       (.C(ap_clk),
        .CE(t_V_2_reg_2530),
        .D(j_V_reg_897_reg[23]),
        .Q(\t_V_2_reg_253_reg_n_0_[23] ),
        .R(t_V_2_reg_253));
  FDRE \t_V_2_reg_253_reg[24] 
       (.C(ap_clk),
        .CE(t_V_2_reg_2530),
        .D(j_V_reg_897_reg[24]),
        .Q(\t_V_2_reg_253_reg_n_0_[24] ),
        .R(t_V_2_reg_253));
  FDRE \t_V_2_reg_253_reg[25] 
       (.C(ap_clk),
        .CE(t_V_2_reg_2530),
        .D(j_V_reg_897_reg[25]),
        .Q(\t_V_2_reg_253_reg_n_0_[25] ),
        .R(t_V_2_reg_253));
  FDRE \t_V_2_reg_253_reg[26] 
       (.C(ap_clk),
        .CE(t_V_2_reg_2530),
        .D(j_V_reg_897_reg[26]),
        .Q(\t_V_2_reg_253_reg_n_0_[26] ),
        .R(t_V_2_reg_253));
  FDRE \t_V_2_reg_253_reg[27] 
       (.C(ap_clk),
        .CE(t_V_2_reg_2530),
        .D(j_V_reg_897_reg[27]),
        .Q(\t_V_2_reg_253_reg_n_0_[27] ),
        .R(t_V_2_reg_253));
  FDRE \t_V_2_reg_253_reg[28] 
       (.C(ap_clk),
        .CE(t_V_2_reg_2530),
        .D(j_V_reg_897_reg[28]),
        .Q(\t_V_2_reg_253_reg_n_0_[28] ),
        .R(t_V_2_reg_253));
  FDRE \t_V_2_reg_253_reg[29] 
       (.C(ap_clk),
        .CE(t_V_2_reg_2530),
        .D(j_V_reg_897_reg[29]),
        .Q(\t_V_2_reg_253_reg_n_0_[29] ),
        .R(t_V_2_reg_253));
  FDRE \t_V_2_reg_253_reg[2] 
       (.C(ap_clk),
        .CE(t_V_2_reg_2530),
        .D(j_V_reg_897_reg[2]),
        .Q(\t_V_2_reg_253_reg_n_0_[2] ),
        .R(t_V_2_reg_253));
  FDRE \t_V_2_reg_253_reg[30] 
       (.C(ap_clk),
        .CE(t_V_2_reg_2530),
        .D(j_V_reg_897_reg[30]),
        .Q(\t_V_2_reg_253_reg_n_0_[30] ),
        .R(t_V_2_reg_253));
  FDRE \t_V_2_reg_253_reg[31] 
       (.C(ap_clk),
        .CE(t_V_2_reg_2530),
        .D(j_V_reg_897_reg[31]),
        .Q(\t_V_2_reg_253_reg_n_0_[31] ),
        .R(t_V_2_reg_253));
  CARRY4 \t_V_2_reg_253_reg[31]_i_10 
       (.CI(\t_V_2_reg_253_reg[31]_i_15_n_0 ),
        .CO({\t_V_2_reg_253_reg[31]_i_10_n_0 ,\t_V_2_reg_253_reg[31]_i_10_n_1 ,\t_V_2_reg_253_reg[31]_i_10_n_2 ,\t_V_2_reg_253_reg[31]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[23:20]),
        .O(\NLW_t_V_2_reg_253_reg[31]_i_10_O_UNCONNECTED [3:0]),
        .S({\t_V_2_reg_253[31]_i_16_n_0 ,\t_V_2_reg_253[31]_i_17_n_0 ,\t_V_2_reg_253[31]_i_18_n_0 ,\t_V_2_reg_253[31]_i_19_n_0 }));
  CARRY4 \t_V_2_reg_253_reg[31]_i_15 
       (.CI(\t_V_2_reg_253_reg[31]_i_20_n_0 ),
        .CO({\t_V_2_reg_253_reg[31]_i_15_n_0 ,\t_V_2_reg_253_reg[31]_i_15_n_1 ,\t_V_2_reg_253_reg[31]_i_15_n_2 ,\t_V_2_reg_253_reg[31]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[19:16]),
        .O(\NLW_t_V_2_reg_253_reg[31]_i_15_O_UNCONNECTED [3:0]),
        .S({\t_V_2_reg_253[31]_i_21_n_0 ,\t_V_2_reg_253[31]_i_22_n_0 ,\t_V_2_reg_253[31]_i_23_n_0 ,\t_V_2_reg_253[31]_i_24_n_0 }));
  CARRY4 \t_V_2_reg_253_reg[31]_i_20 
       (.CI(\t_V_2_reg_253_reg[31]_i_25_n_0 ),
        .CO({\t_V_2_reg_253_reg[31]_i_20_n_0 ,\t_V_2_reg_253_reg[31]_i_20_n_1 ,\t_V_2_reg_253_reg[31]_i_20_n_2 ,\t_V_2_reg_253_reg[31]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[15:12]),
        .O(\NLW_t_V_2_reg_253_reg[31]_i_20_O_UNCONNECTED [3:0]),
        .S({\t_V_2_reg_253[31]_i_26_n_0 ,\t_V_2_reg_253[31]_i_27_n_0 ,\t_V_2_reg_253[31]_i_28_n_0 ,\t_V_2_reg_253[31]_i_29_n_0 }));
  CARRY4 \t_V_2_reg_253_reg[31]_i_25 
       (.CI(\t_V_2_reg_253_reg[31]_i_30_n_0 ),
        .CO({\t_V_2_reg_253_reg[31]_i_25_n_0 ,\t_V_2_reg_253_reg[31]_i_25_n_1 ,\t_V_2_reg_253_reg[31]_i_25_n_2 ,\t_V_2_reg_253_reg[31]_i_25_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[11:8]),
        .O(\NLW_t_V_2_reg_253_reg[31]_i_25_O_UNCONNECTED [3:0]),
        .S({\t_V_2_reg_253[31]_i_31_n_0 ,\t_V_2_reg_253[31]_i_32_n_0 ,\t_V_2_reg_253[31]_i_33_n_0 ,\t_V_2_reg_253[31]_i_34_n_0 }));
  CARRY4 \t_V_2_reg_253_reg[31]_i_3 
       (.CI(\t_V_2_reg_253_reg[31]_i_5_n_0 ),
        .CO({\t_V_2_reg_253_reg[31]_i_3_n_0 ,\t_V_2_reg_253_reg[31]_i_3_n_1 ,\t_V_2_reg_253_reg[31]_i_3_n_2 ,\t_V_2_reg_253_reg[31]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[31:28]),
        .O(\NLW_t_V_2_reg_253_reg[31]_i_3_O_UNCONNECTED [3:0]),
        .S({\t_V_2_reg_253[31]_i_6_n_0 ,\t_V_2_reg_253[31]_i_7_n_0 ,\t_V_2_reg_253[31]_i_8_n_0 ,\t_V_2_reg_253[31]_i_9_n_0 }));
  CARRY4 \t_V_2_reg_253_reg[31]_i_30 
       (.CI(\t_V_2_reg_253_reg[31]_i_35_n_0 ),
        .CO({\t_V_2_reg_253_reg[31]_i_30_n_0 ,\t_V_2_reg_253_reg[31]_i_30_n_1 ,\t_V_2_reg_253_reg[31]_i_30_n_2 ,\t_V_2_reg_253_reg[31]_i_30_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O(\NLW_t_V_2_reg_253_reg[31]_i_30_O_UNCONNECTED [3:0]),
        .S({\t_V_2_reg_253[31]_i_36_n_0 ,\t_V_2_reg_253[31]_i_37_n_0 ,\t_V_2_reg_253[31]_i_38_n_0 ,\t_V_2_reg_253[31]_i_39_n_0 }));
  CARRY4 \t_V_2_reg_253_reg[31]_i_35 
       (.CI(1'b0),
        .CO({\t_V_2_reg_253_reg[31]_i_35_n_0 ,\t_V_2_reg_253_reg[31]_i_35_n_1 ,\t_V_2_reg_253_reg[31]_i_35_n_2 ,\t_V_2_reg_253_reg[31]_i_35_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[3:0]),
        .O(\NLW_t_V_2_reg_253_reg[31]_i_35_O_UNCONNECTED [3:0]),
        .S({\t_V_2_reg_253[31]_i_40_n_0 ,\t_V_2_reg_253[31]_i_41_n_0 ,\t_V_2_reg_253[31]_i_42_n_0 ,\t_V_2_reg_253[31]_i_43_n_0 }));
  CARRY4 \t_V_2_reg_253_reg[31]_i_5 
       (.CI(\t_V_2_reg_253_reg[31]_i_10_n_0 ),
        .CO({\t_V_2_reg_253_reg[31]_i_5_n_0 ,\t_V_2_reg_253_reg[31]_i_5_n_1 ,\t_V_2_reg_253_reg[31]_i_5_n_2 ,\t_V_2_reg_253_reg[31]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[27:24]),
        .O(\NLW_t_V_2_reg_253_reg[31]_i_5_O_UNCONNECTED [3:0]),
        .S({\t_V_2_reg_253[31]_i_11_n_0 ,\t_V_2_reg_253[31]_i_12_n_0 ,\t_V_2_reg_253[31]_i_13_n_0 ,\t_V_2_reg_253[31]_i_14_n_0 }));
  FDRE \t_V_2_reg_253_reg[3] 
       (.C(ap_clk),
        .CE(t_V_2_reg_2530),
        .D(\j_V_reg_897_reg[3]_0 ),
        .Q(\t_V_2_reg_253_reg[3]_0 ),
        .R(t_V_2_reg_253));
  FDRE \t_V_2_reg_253_reg[4] 
       (.C(ap_clk),
        .CE(t_V_2_reg_2530),
        .D(j_V_reg_897_reg[4]),
        .Q(\t_V_2_reg_253_reg_n_0_[4] ),
        .R(t_V_2_reg_253));
  FDRE \t_V_2_reg_253_reg[5] 
       (.C(ap_clk),
        .CE(t_V_2_reg_2530),
        .D(j_V_reg_897_reg[5]),
        .Q(\t_V_2_reg_253_reg_n_0_[5] ),
        .R(t_V_2_reg_253));
  FDRE \t_V_2_reg_253_reg[6] 
       (.C(ap_clk),
        .CE(t_V_2_reg_2530),
        .D(j_V_reg_897_reg[6]),
        .Q(\t_V_2_reg_253_reg_n_0_[6] ),
        .R(t_V_2_reg_253));
  FDRE \t_V_2_reg_253_reg[7] 
       (.C(ap_clk),
        .CE(t_V_2_reg_2530),
        .D(j_V_reg_897_reg[7]),
        .Q(\t_V_2_reg_253_reg_n_0_[7] ),
        .R(t_V_2_reg_253));
  FDRE \t_V_2_reg_253_reg[8] 
       (.C(ap_clk),
        .CE(t_V_2_reg_2530),
        .D(j_V_reg_897_reg[8]),
        .Q(\t_V_2_reg_253_reg_n_0_[8] ),
        .R(t_V_2_reg_253));
  FDRE \t_V_2_reg_253_reg[9] 
       (.C(ap_clk),
        .CE(t_V_2_reg_2530),
        .D(j_V_reg_897_reg[9]),
        .Q(\t_V_2_reg_253_reg_n_0_[9] ),
        .R(t_V_2_reg_253));
  LUT3 #(
    .INIT(8'h40)) 
    \t_V_reg_242[31]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(\ap_CS_fsm_reg[0]_0 ),
        .I2(Duplicate_U0_ap_start),
        .O(t_V_reg_242));
  FDRE \t_V_reg_242_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_868[0]),
        .Q(Q[0]),
        .R(t_V_reg_242));
  FDRE \t_V_reg_242_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_868[10]),
        .Q(Q[10]),
        .R(t_V_reg_242));
  FDRE \t_V_reg_242_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_868[11]),
        .Q(Q[11]),
        .R(t_V_reg_242));
  FDRE \t_V_reg_242_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_868[12]),
        .Q(Q[12]),
        .R(t_V_reg_242));
  FDRE \t_V_reg_242_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_868[13]),
        .Q(Q[13]),
        .R(t_V_reg_242));
  FDRE \t_V_reg_242_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_868[14]),
        .Q(Q[14]),
        .R(t_V_reg_242));
  FDRE \t_V_reg_242_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_868[15]),
        .Q(Q[15]),
        .R(t_V_reg_242));
  FDRE \t_V_reg_242_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_868[16]),
        .Q(Q[16]),
        .R(t_V_reg_242));
  FDRE \t_V_reg_242_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_868[17]),
        .Q(Q[17]),
        .R(t_V_reg_242));
  FDRE \t_V_reg_242_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_868[18]),
        .Q(Q[18]),
        .R(t_V_reg_242));
  FDRE \t_V_reg_242_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_868[19]),
        .Q(Q[19]),
        .R(t_V_reg_242));
  FDRE \t_V_reg_242_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_868[1]),
        .Q(Q[1]),
        .R(t_V_reg_242));
  FDRE \t_V_reg_242_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_868[20]),
        .Q(Q[20]),
        .R(t_V_reg_242));
  FDRE \t_V_reg_242_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_868[21]),
        .Q(Q[21]),
        .R(t_V_reg_242));
  FDRE \t_V_reg_242_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_868[22]),
        .Q(Q[22]),
        .R(t_V_reg_242));
  FDRE \t_V_reg_242_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_868[23]),
        .Q(Q[23]),
        .R(t_V_reg_242));
  FDRE \t_V_reg_242_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_868[24]),
        .Q(Q[24]),
        .R(t_V_reg_242));
  FDRE \t_V_reg_242_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_868[25]),
        .Q(Q[25]),
        .R(t_V_reg_242));
  FDRE \t_V_reg_242_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_868[26]),
        .Q(Q[26]),
        .R(t_V_reg_242));
  FDRE \t_V_reg_242_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_868[27]),
        .Q(Q[27]),
        .R(t_V_reg_242));
  FDRE \t_V_reg_242_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_868[28]),
        .Q(Q[28]),
        .R(t_V_reg_242));
  FDRE \t_V_reg_242_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_868[29]),
        .Q(Q[29]),
        .R(t_V_reg_242));
  FDRE \t_V_reg_242_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_868[2]),
        .Q(Q[2]),
        .R(t_V_reg_242));
  FDRE \t_V_reg_242_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_868[30]),
        .Q(Q[30]),
        .R(t_V_reg_242));
  FDRE \t_V_reg_242_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_868[31]),
        .Q(Q[31]),
        .R(t_V_reg_242));
  FDRE \t_V_reg_242_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_868[3]),
        .Q(Q[3]),
        .R(t_V_reg_242));
  FDRE \t_V_reg_242_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_868[4]),
        .Q(Q[4]),
        .R(t_V_reg_242));
  FDRE \t_V_reg_242_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_868[5]),
        .Q(Q[5]),
        .R(t_V_reg_242));
  FDRE \t_V_reg_242_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_868[6]),
        .Q(Q[6]),
        .R(t_V_reg_242));
  FDRE \t_V_reg_242_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_868[7]),
        .Q(Q[7]),
        .R(t_V_reg_242));
  FDRE \t_V_reg_242_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_868[8]),
        .Q(Q[8]),
        .R(t_V_reg_242));
  FDRE \t_V_reg_242_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_868[9]),
        .Q(Q[9]),
        .R(t_V_reg_242));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT5 #(
    .INIT(32'h8F808080)) 
    \tmp27_reg_969[0]_i_100 
       (.I0(element_gd_s_fu_134[8]),
        .I1(element_gd_s_fu_134[9]),
        .I2(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I3(\win_val_0_1_fu_138_reg[13]_0 [8]),
        .I4(\win_val_0_1_fu_138_reg[13]_0 [9]),
        .O(\tmp27_reg_969[0]_i_100_n_0 ));
  LUT5 #(
    .INIT(32'h00204010)) 
    \tmp27_reg_969[0]_i_101 
       (.I0(\slt4_reg_944[0]_i_17 [13]),
        .I1(\slt4_reg_944[0]_i_17 [12]),
        .I2(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I3(element_gd_s_fu_134[12]),
        .I4(element_gd_s_fu_134[13]),
        .O(\tmp27_reg_969[0]_i_101_n_0 ));
  LUT4 #(
    .INIT(16'h0421)) 
    \tmp27_reg_969[0]_i_102 
       (.I0(\win_val_0_1_fu_138_reg[13]_0 [12]),
        .I1(\win_val_0_1_fu_138_reg[13]_0 [13]),
        .I2(\slt4_reg_944[0]_i_17 [12]),
        .I3(\slt4_reg_944[0]_i_17 [13]),
        .O(\tmp27_reg_969[0]_i_102_n_0 ));
  LUT5 #(
    .INIT(32'h00204010)) 
    \tmp27_reg_969[0]_i_103 
       (.I0(\slt4_reg_944[0]_i_17 [11]),
        .I1(\slt4_reg_944[0]_i_17 [10]),
        .I2(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I3(element_gd_s_fu_134[10]),
        .I4(element_gd_s_fu_134[11]),
        .O(\tmp27_reg_969[0]_i_103_n_0 ));
  LUT4 #(
    .INIT(16'h0421)) 
    \tmp27_reg_969[0]_i_104 
       (.I0(\win_val_0_1_fu_138_reg[13]_0 [10]),
        .I1(\win_val_0_1_fu_138_reg[13]_0 [11]),
        .I2(\slt4_reg_944[0]_i_17 [10]),
        .I3(\slt4_reg_944[0]_i_17 [11]),
        .O(\tmp27_reg_969[0]_i_104_n_0 ));
  LUT5 #(
    .INIT(32'h00204010)) 
    \tmp27_reg_969[0]_i_105 
       (.I0(\slt4_reg_944[0]_i_17 [9]),
        .I1(\slt4_reg_944[0]_i_17 [8]),
        .I2(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I3(element_gd_s_fu_134[8]),
        .I4(element_gd_s_fu_134[9]),
        .O(\tmp27_reg_969[0]_i_105_n_0 ));
  LUT4 #(
    .INIT(16'h0421)) 
    \tmp27_reg_969[0]_i_106 
       (.I0(\win_val_0_1_fu_138_reg[13]_0 [8]),
        .I1(\win_val_0_1_fu_138_reg[13]_0 [9]),
        .I2(\slt4_reg_944[0]_i_17 [8]),
        .I3(\slt4_reg_944[0]_i_17 [9]),
        .O(\tmp27_reg_969[0]_i_106_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \tmp27_reg_969[0]_i_111 
       (.I0(\win_val_0_1_2_fu_142_reg[13]_0 [7]),
        .I1(\win_val_0_1_2_fu_142_reg[13]_0 [6]),
        .I2(\slt4_reg_944[0]_i_17 [7]),
        .I3(\slt4_reg_944[0]_i_17 [6]),
        .O(\win_val_0_1_2_fu_142_reg[7]_0 [3]));
  LUT4 #(
    .INIT(16'h8421)) 
    \tmp27_reg_969[0]_i_112 
       (.I0(\win_val_0_1_2_fu_142_reg[13]_0 [5]),
        .I1(\win_val_0_1_2_fu_142_reg[13]_0 [4]),
        .I2(\slt4_reg_944[0]_i_17 [5]),
        .I3(\slt4_reg_944[0]_i_17 [4]),
        .O(\win_val_0_1_2_fu_142_reg[7]_0 [2]));
  LUT4 #(
    .INIT(16'h8421)) 
    \tmp27_reg_969[0]_i_113 
       (.I0(\win_val_0_1_2_fu_142_reg[13]_0 [3]),
        .I1(\win_val_0_1_2_fu_142_reg[13]_0 [2]),
        .I2(\slt4_reg_944[0]_i_17 [3]),
        .I3(\slt4_reg_944[0]_i_17 [2]),
        .O(\win_val_0_1_2_fu_142_reg[7]_0 [1]));
  LUT4 #(
    .INIT(16'h8421)) 
    \tmp27_reg_969[0]_i_114 
       (.I0(\win_val_0_1_2_fu_142_reg[13]_0 [1]),
        .I1(\win_val_0_1_2_fu_142_reg[13]_0 [0]),
        .I2(\slt4_reg_944[0]_i_17 [1]),
        .I3(\slt4_reg_944[0]_i_17 [0]),
        .O(\win_val_0_1_2_fu_142_reg[7]_0 [0]));
  LUT6 #(
    .INIT(64'h00AA00AA00CF00CC)) 
    \tmp27_reg_969[0]_i_123 
       (.I0(element_gd_s_fu_134[7]),
        .I1(\win_val_0_1_fu_138_reg[13]_0 [7]),
        .I2(\slt4_reg_944[0]_i_17 [6]),
        .I3(\slt4_reg_944[0]_i_17 [7]),
        .I4(\win_val_0_1_fu_138_reg[13]_0 [6]),
        .I5(ap_reg_pp0_iter1_tmp_30_reg_902),
        .O(\tmp27_reg_969[0]_i_123_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT5 #(
    .INIT(32'h8F808080)) 
    \tmp27_reg_969[0]_i_124 
       (.I0(element_gd_s_fu_134[6]),
        .I1(element_gd_s_fu_134[7]),
        .I2(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I3(\win_val_0_1_fu_138_reg[13]_0 [6]),
        .I4(\win_val_0_1_fu_138_reg[13]_0 [7]),
        .O(\tmp27_reg_969[0]_i_124_n_0 ));
  LUT6 #(
    .INIT(64'h00AA00AA00CF00CC)) 
    \tmp27_reg_969[0]_i_125 
       (.I0(element_gd_s_fu_134[5]),
        .I1(\win_val_0_1_fu_138_reg[13]_0 [5]),
        .I2(\slt4_reg_944[0]_i_17 [4]),
        .I3(\slt4_reg_944[0]_i_17 [5]),
        .I4(\win_val_0_1_fu_138_reg[13]_0 [4]),
        .I5(ap_reg_pp0_iter1_tmp_30_reg_902),
        .O(\tmp27_reg_969[0]_i_125_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT5 #(
    .INIT(32'h8F808080)) 
    \tmp27_reg_969[0]_i_126 
       (.I0(element_gd_s_fu_134[4]),
        .I1(element_gd_s_fu_134[5]),
        .I2(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I3(\win_val_0_1_fu_138_reg[13]_0 [4]),
        .I4(\win_val_0_1_fu_138_reg[13]_0 [5]),
        .O(\tmp27_reg_969[0]_i_126_n_0 ));
  LUT6 #(
    .INIT(64'h00AA00AA00CF00CC)) 
    \tmp27_reg_969[0]_i_127 
       (.I0(element_gd_s_fu_134[3]),
        .I1(\win_val_0_1_fu_138_reg[13]_0 [3]),
        .I2(\slt4_reg_944[0]_i_17 [2]),
        .I3(\slt4_reg_944[0]_i_17 [3]),
        .I4(\win_val_0_1_fu_138_reg[13]_0 [2]),
        .I5(ap_reg_pp0_iter1_tmp_30_reg_902),
        .O(\tmp27_reg_969[0]_i_127_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT5 #(
    .INIT(32'h8F808080)) 
    \tmp27_reg_969[0]_i_128 
       (.I0(element_gd_s_fu_134[2]),
        .I1(element_gd_s_fu_134[3]),
        .I2(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I3(\win_val_0_1_fu_138_reg[13]_0 [2]),
        .I4(\win_val_0_1_fu_138_reg[13]_0 [3]),
        .O(\tmp27_reg_969[0]_i_128_n_0 ));
  LUT6 #(
    .INIT(64'h00AA00AA00CF00CC)) 
    \tmp27_reg_969[0]_i_129 
       (.I0(element_gd_s_fu_134[1]),
        .I1(\win_val_0_1_fu_138_reg[13]_0 [1]),
        .I2(\slt4_reg_944[0]_i_17 [0]),
        .I3(\slt4_reg_944[0]_i_17 [1]),
        .I4(\win_val_0_1_fu_138_reg[13]_0 [0]),
        .I5(ap_reg_pp0_iter1_tmp_30_reg_902),
        .O(\tmp27_reg_969[0]_i_129_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT5 #(
    .INIT(32'h8F808080)) 
    \tmp27_reg_969[0]_i_130 
       (.I0(element_gd_s_fu_134[0]),
        .I1(element_gd_s_fu_134[1]),
        .I2(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I3(\win_val_0_1_fu_138_reg[13]_0 [0]),
        .I4(\win_val_0_1_fu_138_reg[13]_0 [1]),
        .O(\tmp27_reg_969[0]_i_130_n_0 ));
  LUT5 #(
    .INIT(32'h00204010)) 
    \tmp27_reg_969[0]_i_131 
       (.I0(\slt4_reg_944[0]_i_17 [7]),
        .I1(\slt4_reg_944[0]_i_17 [6]),
        .I2(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I3(element_gd_s_fu_134[6]),
        .I4(element_gd_s_fu_134[7]),
        .O(\tmp27_reg_969[0]_i_131_n_0 ));
  LUT4 #(
    .INIT(16'h0421)) 
    \tmp27_reg_969[0]_i_132 
       (.I0(\win_val_0_1_fu_138_reg[13]_0 [6]),
        .I1(\win_val_0_1_fu_138_reg[13]_0 [7]),
        .I2(\slt4_reg_944[0]_i_17 [6]),
        .I3(\slt4_reg_944[0]_i_17 [7]),
        .O(\tmp27_reg_969[0]_i_132_n_0 ));
  LUT5 #(
    .INIT(32'h00204010)) 
    \tmp27_reg_969[0]_i_133 
       (.I0(\slt4_reg_944[0]_i_17 [5]),
        .I1(\slt4_reg_944[0]_i_17 [4]),
        .I2(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I3(element_gd_s_fu_134[4]),
        .I4(element_gd_s_fu_134[5]),
        .O(\tmp27_reg_969[0]_i_133_n_0 ));
  LUT4 #(
    .INIT(16'h0421)) 
    \tmp27_reg_969[0]_i_134 
       (.I0(\win_val_0_1_fu_138_reg[13]_0 [4]),
        .I1(\win_val_0_1_fu_138_reg[13]_0 [5]),
        .I2(\slt4_reg_944[0]_i_17 [4]),
        .I3(\slt4_reg_944[0]_i_17 [5]),
        .O(\tmp27_reg_969[0]_i_134_n_0 ));
  LUT5 #(
    .INIT(32'h00204010)) 
    \tmp27_reg_969[0]_i_135 
       (.I0(\slt4_reg_944[0]_i_17 [3]),
        .I1(\slt4_reg_944[0]_i_17 [2]),
        .I2(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I3(element_gd_s_fu_134[2]),
        .I4(element_gd_s_fu_134[3]),
        .O(\tmp27_reg_969[0]_i_135_n_0 ));
  LUT4 #(
    .INIT(16'h0421)) 
    \tmp27_reg_969[0]_i_136 
       (.I0(\win_val_0_1_fu_138_reg[13]_0 [2]),
        .I1(\win_val_0_1_fu_138_reg[13]_0 [3]),
        .I2(\slt4_reg_944[0]_i_17 [2]),
        .I3(\slt4_reg_944[0]_i_17 [3]),
        .O(\tmp27_reg_969[0]_i_136_n_0 ));
  LUT5 #(
    .INIT(32'h00204010)) 
    \tmp27_reg_969[0]_i_137 
       (.I0(\slt4_reg_944[0]_i_17 [1]),
        .I1(\slt4_reg_944[0]_i_17 [0]),
        .I2(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I3(element_gd_s_fu_134[0]),
        .I4(element_gd_s_fu_134[1]),
        .O(\tmp27_reg_969[0]_i_137_n_0 ));
  LUT4 #(
    .INIT(16'h0421)) 
    \tmp27_reg_969[0]_i_138 
       (.I0(\win_val_0_1_fu_138_reg[13]_0 [0]),
        .I1(\win_val_0_1_fu_138_reg[13]_0 [1]),
        .I2(\slt4_reg_944[0]_i_17 [0]),
        .I3(\slt4_reg_944[0]_i_17 [1]),
        .O(\tmp27_reg_969[0]_i_138_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFFFFAAAAAEAA)) 
    \tmp27_reg_969[0]_i_55 
       (.I0(\tmp27_reg_969[0]_i_95_n_0 ),
        .I1(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I2(\slt4_reg_944[0]_i_17 [13]),
        .I3(element_gd_s_fu_134[12]),
        .I4(\slt4_reg_944[0]_i_17 [12]),
        .I5(\tmp27_reg_969[0]_i_96_n_0 ),
        .O(\tmp27_reg_969[0]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFFFFAAAAAEAA)) 
    \tmp27_reg_969[0]_i_56 
       (.I0(\tmp27_reg_969[0]_i_97_n_0 ),
        .I1(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I2(\slt4_reg_944[0]_i_17 [11]),
        .I3(element_gd_s_fu_134[10]),
        .I4(\slt4_reg_944[0]_i_17 [10]),
        .I5(\tmp27_reg_969[0]_i_98_n_0 ),
        .O(\tmp27_reg_969[0]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFFFFAAAAAEAA)) 
    \tmp27_reg_969[0]_i_57 
       (.I0(\tmp27_reg_969[0]_i_99_n_0 ),
        .I1(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I2(\slt4_reg_944[0]_i_17 [9]),
        .I3(element_gd_s_fu_134[8]),
        .I4(\slt4_reg_944[0]_i_17 [8]),
        .I5(\tmp27_reg_969[0]_i_100_n_0 ),
        .O(\tmp27_reg_969[0]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'hFFAEAEAEAEAEAEAE)) 
    \tmp27_reg_969[0]_i_59 
       (.I0(\tmp27_reg_969[0]_i_101_n_0 ),
        .I1(\tmp27_reg_969[0]_i_102_n_0 ),
        .I2(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I3(\slt4_reg_944[0]_i_17 [12]),
        .I4(\slt4_reg_944[0]_i_17 [13]),
        .I5(\tmp27_reg_969[0]_i_96_n_0 ),
        .O(\tmp27_reg_969[0]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'hFFAEAEAEAEAEAEAE)) 
    \tmp27_reg_969[0]_i_60 
       (.I0(\tmp27_reg_969[0]_i_103_n_0 ),
        .I1(\tmp27_reg_969[0]_i_104_n_0 ),
        .I2(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I3(\slt4_reg_944[0]_i_17 [10]),
        .I4(\slt4_reg_944[0]_i_17 [11]),
        .I5(\tmp27_reg_969[0]_i_98_n_0 ),
        .O(\tmp27_reg_969[0]_i_60_n_0 ));
  LUT6 #(
    .INIT(64'hFFAEAEAEAEAEAEAE)) 
    \tmp27_reg_969[0]_i_61 
       (.I0(\tmp27_reg_969[0]_i_105_n_0 ),
        .I1(\tmp27_reg_969[0]_i_106_n_0 ),
        .I2(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I3(\slt4_reg_944[0]_i_17 [8]),
        .I4(\slt4_reg_944[0]_i_17 [9]),
        .I5(\tmp27_reg_969[0]_i_100_n_0 ),
        .O(\tmp27_reg_969[0]_i_61_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \tmp27_reg_969[0]_i_67 
       (.I0(\win_val_0_1_2_fu_142_reg[13]_0 [13]),
        .I1(\win_val_0_1_2_fu_142_reg[13]_0 [12]),
        .I2(\slt4_reg_944[0]_i_17 [13]),
        .I3(\slt4_reg_944[0]_i_17 [12]),
        .O(\win_val_0_1_2_fu_142_reg[13]_1 [2]));
  LUT4 #(
    .INIT(16'h8421)) 
    \tmp27_reg_969[0]_i_68 
       (.I0(\win_val_0_1_2_fu_142_reg[13]_0 [11]),
        .I1(\win_val_0_1_2_fu_142_reg[13]_0 [10]),
        .I2(\slt4_reg_944[0]_i_17 [11]),
        .I3(\slt4_reg_944[0]_i_17 [10]),
        .O(\win_val_0_1_2_fu_142_reg[13]_1 [1]));
  LUT4 #(
    .INIT(16'h8421)) 
    \tmp27_reg_969[0]_i_69 
       (.I0(\win_val_0_1_2_fu_142_reg[13]_0 [9]),
        .I1(\win_val_0_1_2_fu_142_reg[13]_0 [8]),
        .I2(\slt4_reg_944[0]_i_17 [9]),
        .I3(\slt4_reg_944[0]_i_17 [8]),
        .O(\win_val_0_1_2_fu_142_reg[13]_1 [0]));
  LUT6 #(
    .INIT(64'hAAAAFFFFAAAAAEAA)) 
    \tmp27_reg_969[0]_i_87 
       (.I0(\tmp27_reg_969[0]_i_123_n_0 ),
        .I1(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I2(\slt4_reg_944[0]_i_17 [7]),
        .I3(element_gd_s_fu_134[6]),
        .I4(\slt4_reg_944[0]_i_17 [6]),
        .I5(\tmp27_reg_969[0]_i_124_n_0 ),
        .O(\tmp27_reg_969[0]_i_87_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFFFFAAAAAEAA)) 
    \tmp27_reg_969[0]_i_88 
       (.I0(\tmp27_reg_969[0]_i_125_n_0 ),
        .I1(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I2(\slt4_reg_944[0]_i_17 [5]),
        .I3(element_gd_s_fu_134[4]),
        .I4(\slt4_reg_944[0]_i_17 [4]),
        .I5(\tmp27_reg_969[0]_i_126_n_0 ),
        .O(\tmp27_reg_969[0]_i_88_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFFFFAAAAAEAA)) 
    \tmp27_reg_969[0]_i_89 
       (.I0(\tmp27_reg_969[0]_i_127_n_0 ),
        .I1(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I2(\slt4_reg_944[0]_i_17 [3]),
        .I3(element_gd_s_fu_134[2]),
        .I4(\slt4_reg_944[0]_i_17 [2]),
        .I5(\tmp27_reg_969[0]_i_128_n_0 ),
        .O(\tmp27_reg_969[0]_i_89_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFFFFAAAAAEAA)) 
    \tmp27_reg_969[0]_i_90 
       (.I0(\tmp27_reg_969[0]_i_129_n_0 ),
        .I1(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I2(\slt4_reg_944[0]_i_17 [1]),
        .I3(element_gd_s_fu_134[0]),
        .I4(\slt4_reg_944[0]_i_17 [0]),
        .I5(\tmp27_reg_969[0]_i_130_n_0 ),
        .O(\tmp27_reg_969[0]_i_90_n_0 ));
  LUT6 #(
    .INIT(64'hFFAEAEAEAEAEAEAE)) 
    \tmp27_reg_969[0]_i_91 
       (.I0(\tmp27_reg_969[0]_i_131_n_0 ),
        .I1(\tmp27_reg_969[0]_i_132_n_0 ),
        .I2(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I3(\slt4_reg_944[0]_i_17 [6]),
        .I4(\slt4_reg_944[0]_i_17 [7]),
        .I5(\tmp27_reg_969[0]_i_124_n_0 ),
        .O(\tmp27_reg_969[0]_i_91_n_0 ));
  LUT6 #(
    .INIT(64'hFFAEAEAEAEAEAEAE)) 
    \tmp27_reg_969[0]_i_92 
       (.I0(\tmp27_reg_969[0]_i_133_n_0 ),
        .I1(\tmp27_reg_969[0]_i_134_n_0 ),
        .I2(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I3(\slt4_reg_944[0]_i_17 [4]),
        .I4(\slt4_reg_944[0]_i_17 [5]),
        .I5(\tmp27_reg_969[0]_i_126_n_0 ),
        .O(\tmp27_reg_969[0]_i_92_n_0 ));
  LUT6 #(
    .INIT(64'hFFAEAEAEAEAEAEAE)) 
    \tmp27_reg_969[0]_i_93 
       (.I0(\tmp27_reg_969[0]_i_135_n_0 ),
        .I1(\tmp27_reg_969[0]_i_136_n_0 ),
        .I2(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I3(\slt4_reg_944[0]_i_17 [2]),
        .I4(\slt4_reg_944[0]_i_17 [3]),
        .I5(\tmp27_reg_969[0]_i_128_n_0 ),
        .O(\tmp27_reg_969[0]_i_93_n_0 ));
  LUT6 #(
    .INIT(64'hFFAEAEAEAEAEAEAE)) 
    \tmp27_reg_969[0]_i_94 
       (.I0(\tmp27_reg_969[0]_i_137_n_0 ),
        .I1(\tmp27_reg_969[0]_i_138_n_0 ),
        .I2(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I3(\slt4_reg_944[0]_i_17 [0]),
        .I4(\slt4_reg_944[0]_i_17 [1]),
        .I5(\tmp27_reg_969[0]_i_130_n_0 ),
        .O(\tmp27_reg_969[0]_i_94_n_0 ));
  LUT6 #(
    .INIT(64'h00AA00AA00CF00CC)) 
    \tmp27_reg_969[0]_i_95 
       (.I0(element_gd_s_fu_134[13]),
        .I1(\win_val_0_1_fu_138_reg[13]_0 [13]),
        .I2(\slt4_reg_944[0]_i_17 [12]),
        .I3(\slt4_reg_944[0]_i_17 [13]),
        .I4(\win_val_0_1_fu_138_reg[13]_0 [12]),
        .I5(ap_reg_pp0_iter1_tmp_30_reg_902),
        .O(\tmp27_reg_969[0]_i_95_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT5 #(
    .INIT(32'h8F808080)) 
    \tmp27_reg_969[0]_i_96 
       (.I0(element_gd_s_fu_134[12]),
        .I1(element_gd_s_fu_134[13]),
        .I2(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I3(\win_val_0_1_fu_138_reg[13]_0 [12]),
        .I4(\win_val_0_1_fu_138_reg[13]_0 [13]),
        .O(\tmp27_reg_969[0]_i_96_n_0 ));
  LUT6 #(
    .INIT(64'h00AA00AA00CF00CC)) 
    \tmp27_reg_969[0]_i_97 
       (.I0(element_gd_s_fu_134[11]),
        .I1(\win_val_0_1_fu_138_reg[13]_0 [11]),
        .I2(\slt4_reg_944[0]_i_17 [10]),
        .I3(\slt4_reg_944[0]_i_17 [11]),
        .I4(\win_val_0_1_fu_138_reg[13]_0 [10]),
        .I5(ap_reg_pp0_iter1_tmp_30_reg_902),
        .O(\tmp27_reg_969[0]_i_97_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT5 #(
    .INIT(32'h8F808080)) 
    \tmp27_reg_969[0]_i_98 
       (.I0(element_gd_s_fu_134[10]),
        .I1(element_gd_s_fu_134[11]),
        .I2(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I3(\win_val_0_1_fu_138_reg[13]_0 [10]),
        .I4(\win_val_0_1_fu_138_reg[13]_0 [11]),
        .O(\tmp27_reg_969[0]_i_98_n_0 ));
  LUT6 #(
    .INIT(64'h00AA00AA00CF00CC)) 
    \tmp27_reg_969[0]_i_99 
       (.I0(element_gd_s_fu_134[9]),
        .I1(\win_val_0_1_fu_138_reg[13]_0 [9]),
        .I2(\slt4_reg_944[0]_i_17 [8]),
        .I3(\slt4_reg_944[0]_i_17 [9]),
        .I4(\win_val_0_1_fu_138_reg[13]_0 [8]),
        .I5(ap_reg_pp0_iter1_tmp_30_reg_902),
        .O(\tmp27_reg_969[0]_i_99_n_0 ));
  FDRE \tmp27_reg_969_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp27_fu_634_p2),
        .Q(tmp27_reg_969),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \tmp27_reg_969_reg[0]_i_31 
       (.CI(\tmp27_reg_969_reg[0]_i_54_n_0 ),
        .CO({\ap_reg_pp0_iter1_tmp_30_reg_902_reg[0]_0 ,\tmp27_reg_969_reg[0]_i_31_n_1 ,\tmp27_reg_969_reg[0]_i_31_n_2 ,\tmp27_reg_969_reg[0]_i_31_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\tmp27_reg_969[0]_i_55_n_0 ,\tmp27_reg_969[0]_i_56_n_0 ,\tmp27_reg_969[0]_i_57_n_0 }),
        .O(\NLW_tmp27_reg_969_reg[0]_i_31_O_UNCONNECTED [3:0]),
        .S({\tmp27_reg_969_reg[0]_i_11 ,\tmp27_reg_969[0]_i_59_n_0 ,\tmp27_reg_969[0]_i_60_n_0 ,\tmp27_reg_969[0]_i_61_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \tmp27_reg_969_reg[0]_i_54 
       (.CI(1'b0),
        .CO({\tmp27_reg_969_reg[0]_i_54_n_0 ,\tmp27_reg_969_reg[0]_i_54_n_1 ,\tmp27_reg_969_reg[0]_i_54_n_2 ,\tmp27_reg_969_reg[0]_i_54_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp27_reg_969[0]_i_87_n_0 ,\tmp27_reg_969[0]_i_88_n_0 ,\tmp27_reg_969[0]_i_89_n_0 ,\tmp27_reg_969[0]_i_90_n_0 }),
        .O(\NLW_tmp27_reg_969_reg[0]_i_54_O_UNCONNECTED [3:0]),
        .S({\tmp27_reg_969[0]_i_91_n_0 ,\tmp27_reg_969[0]_i_92_n_0 ,\tmp27_reg_969[0]_i_93_n_0 ,\tmp27_reg_969[0]_i_94_n_0 }));
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_24_reg_873[0]_i_1 
       (.I0(\tmp_24_reg_873_reg[0]_0 ),
        .I1(ap_CS_fsm_state2),
        .I2(\t_V_2_reg_253_reg[31]_i_3_n_0 ),
        .I3(tmp_24_reg_873),
        .O(\tmp_24_reg_873[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_24_reg_873[0]_i_10 
       (.I0(Q[27]),
        .I1(rows_V[27]),
        .I2(Q[26]),
        .I3(rows_V[26]),
        .O(\t_V_reg_242_reg[31]_0 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_24_reg_873[0]_i_11 
       (.I0(Q[25]),
        .I1(rows_V[25]),
        .I2(Q[24]),
        .I3(rows_V[24]),
        .O(\t_V_reg_242_reg[31]_0 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_24_reg_873[0]_i_17 
       (.I0(Q[23]),
        .I1(rows_V[23]),
        .I2(Q[22]),
        .I3(rows_V[22]),
        .O(\t_V_reg_242_reg[23]_0 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_24_reg_873[0]_i_18 
       (.I0(Q[21]),
        .I1(rows_V[21]),
        .I2(Q[20]),
        .I3(rows_V[20]),
        .O(\t_V_reg_242_reg[23]_0 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_24_reg_873[0]_i_19 
       (.I0(Q[19]),
        .I1(rows_V[19]),
        .I2(Q[18]),
        .I3(rows_V[18]),
        .O(\t_V_reg_242_reg[23]_0 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_24_reg_873[0]_i_20 
       (.I0(Q[17]),
        .I1(rows_V[17]),
        .I2(Q[16]),
        .I3(rows_V[16]),
        .O(\t_V_reg_242_reg[23]_0 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_24_reg_873[0]_i_26 
       (.I0(Q[15]),
        .I1(rows_V[15]),
        .I2(Q[14]),
        .I3(rows_V[14]),
        .O(\t_V_reg_242_reg[15]_0 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_24_reg_873[0]_i_27 
       (.I0(Q[13]),
        .I1(rows_V[13]),
        .I2(Q[12]),
        .I3(rows_V[12]),
        .O(\t_V_reg_242_reg[15]_0 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_24_reg_873[0]_i_28 
       (.I0(Q[11]),
        .I1(rows_V[11]),
        .I2(Q[10]),
        .I3(rows_V[10]),
        .O(\t_V_reg_242_reg[15]_0 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_24_reg_873[0]_i_29 
       (.I0(Q[9]),
        .I1(rows_V[9]),
        .I2(Q[8]),
        .I3(rows_V[8]),
        .O(\t_V_reg_242_reg[15]_0 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_24_reg_873[0]_i_34 
       (.I0(Q[7]),
        .I1(rows_V[7]),
        .I2(Q[6]),
        .I3(rows_V[6]),
        .O(\t_V_reg_242_reg[7]_0 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_24_reg_873[0]_i_35 
       (.I0(Q[5]),
        .I1(rows_V[5]),
        .I2(Q[4]),
        .I3(rows_V[4]),
        .O(\t_V_reg_242_reg[7]_0 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_24_reg_873[0]_i_36 
       (.I0(Q[3]),
        .I1(rows_V[3]),
        .I2(Q[2]),
        .I3(rows_V[2]),
        .O(\t_V_reg_242_reg[7]_0 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_24_reg_873[0]_i_37 
       (.I0(Q[1]),
        .I1(rows_V[1]),
        .I2(Q[0]),
        .I3(rows_V[0]),
        .O(\t_V_reg_242_reg[7]_0 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_24_reg_873[0]_i_8 
       (.I0(Q[31]),
        .I1(rows_V[31]),
        .I2(Q[30]),
        .I3(rows_V[30]),
        .O(\t_V_reg_242_reg[31]_0 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_24_reg_873[0]_i_9 
       (.I0(Q[29]),
        .I1(rows_V[29]),
        .I2(Q[28]),
        .I3(rows_V[28]),
        .O(\t_V_reg_242_reg[31]_0 [2]));
  FDRE \tmp_24_reg_873_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_24_reg_873[0]_i_1_n_0 ),
        .Q(tmp_24_reg_873),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF808080FF80FF80)) 
    \tmp_26_reg_883[0]_i_1 
       (.I0(\tmp_26_reg_883[0]_i_2_n_0 ),
        .I1(\tmp_26_reg_883[0]_i_3_n_0 ),
        .I2(\tmp_26_reg_883[0]_i_4_n_0 ),
        .I3(\tmp_26_reg_883_reg_n_0_[0] ),
        .I4(\t_V_2_reg_253_reg[31]_i_3_n_0 ),
        .I5(ap_CS_fsm_state2),
        .O(\tmp_26_reg_883[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \tmp_26_reg_883[0]_i_2 
       (.I0(\tmp_26_reg_883[0]_i_5_n_0 ),
        .I1(\tmp_26_reg_883[0]_i_6_n_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(ap_CS_fsm_state2),
        .I5(\t_V_2_reg_253_reg[31]_i_3_n_0 ),
        .O(\tmp_26_reg_883[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \tmp_26_reg_883[0]_i_3 
       (.I0(Q[28]),
        .I1(Q[29]),
        .I2(Q[26]),
        .I3(Q[27]),
        .I4(Q[31]),
        .I5(Q[30]),
        .O(\tmp_26_reg_883[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \tmp_26_reg_883[0]_i_4 
       (.I0(Q[22]),
        .I1(Q[23]),
        .I2(Q[20]),
        .I3(Q[21]),
        .I4(Q[25]),
        .I5(Q[24]),
        .O(\tmp_26_reg_883[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_26_reg_883[0]_i_5 
       (.I0(\tmp_26_reg_883[0]_i_7_n_0 ),
        .I1(\tmp_26_reg_883[0]_i_8_n_0 ),
        .O(\tmp_26_reg_883[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \tmp_26_reg_883[0]_i_6 
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[7]),
        .I5(Q[6]),
        .O(\tmp_26_reg_883[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \tmp_26_reg_883[0]_i_7 
       (.I0(Q[16]),
        .I1(Q[17]),
        .I2(Q[14]),
        .I3(Q[15]),
        .I4(Q[19]),
        .I5(Q[18]),
        .O(\tmp_26_reg_883[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \tmp_26_reg_883[0]_i_8 
       (.I0(Q[10]),
        .I1(Q[11]),
        .I2(Q[8]),
        .I3(Q[9]),
        .I4(Q[13]),
        .I5(Q[12]),
        .O(\tmp_26_reg_883[0]_i_8_n_0 ));
  FDRE \tmp_26_reg_883_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_26_reg_883[0]_i_1_n_0 ),
        .Q(\tmp_26_reg_883_reg_n_0_[0] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_27_reg_888[0]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(\t_V_2_reg_253_reg[31]_i_3_n_0 ),
        .O(ap_enable_reg_pp0_iter00));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_27_reg_888[0]_i_10 
       (.I0(tmp_s_fu_285_p2[27]),
        .I1(Q[28]),
        .O(\tmp_27_reg_888[0]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_27_reg_888[0]_i_16 
       (.I0(tmp_s_fu_285_p2[26]),
        .I1(Q[27]),
        .O(\tmp_27_reg_888[0]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_27_reg_888[0]_i_17 
       (.I0(tmp_s_fu_285_p2[25]),
        .I1(Q[26]),
        .O(\tmp_27_reg_888[0]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_27_reg_888[0]_i_18 
       (.I0(tmp_s_fu_285_p2[24]),
        .I1(Q[25]),
        .O(\tmp_27_reg_888[0]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_27_reg_888[0]_i_19 
       (.I0(tmp_s_fu_285_p2[23]),
        .I1(Q[24]),
        .O(\tmp_27_reg_888[0]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_27_reg_888[0]_i_26 
       (.I0(tmp_s_fu_285_p2[22]),
        .I1(Q[23]),
        .O(\tmp_27_reg_888[0]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_27_reg_888[0]_i_27 
       (.I0(tmp_s_fu_285_p2[21]),
        .I1(Q[22]),
        .O(\tmp_27_reg_888[0]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_27_reg_888[0]_i_28 
       (.I0(tmp_s_fu_285_p2[20]),
        .I1(Q[21]),
        .O(\tmp_27_reg_888[0]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_27_reg_888[0]_i_29 
       (.I0(tmp_s_fu_285_p2[19]),
        .I1(Q[20]),
        .O(\tmp_27_reg_888[0]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_27_reg_888[0]_i_36 
       (.I0(tmp_s_fu_285_p2[18]),
        .I1(Q[19]),
        .O(\tmp_27_reg_888[0]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_27_reg_888[0]_i_37 
       (.I0(tmp_s_fu_285_p2[17]),
        .I1(Q[18]),
        .O(\tmp_27_reg_888[0]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_27_reg_888[0]_i_38 
       (.I0(tmp_s_fu_285_p2[16]),
        .I1(Q[17]),
        .O(\tmp_27_reg_888[0]_i_38_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_27_reg_888[0]_i_39 
       (.I0(tmp_s_fu_285_p2[15]),
        .I1(Q[16]),
        .O(\tmp_27_reg_888[0]_i_39_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_27_reg_888[0]_i_46 
       (.I0(tmp_s_fu_285_p2[14]),
        .I1(Q[15]),
        .O(\tmp_27_reg_888[0]_i_46_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_27_reg_888[0]_i_47 
       (.I0(tmp_s_fu_285_p2[13]),
        .I1(Q[14]),
        .O(\tmp_27_reg_888[0]_i_47_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_27_reg_888[0]_i_48 
       (.I0(tmp_s_fu_285_p2[12]),
        .I1(Q[13]),
        .O(\tmp_27_reg_888[0]_i_48_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_27_reg_888[0]_i_49 
       (.I0(tmp_s_fu_285_p2[11]),
        .I1(Q[12]),
        .O(\tmp_27_reg_888[0]_i_49_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_27_reg_888[0]_i_56 
       (.I0(tmp_s_fu_285_p2[10]),
        .I1(Q[11]),
        .O(\tmp_27_reg_888[0]_i_56_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_27_reg_888[0]_i_57 
       (.I0(tmp_s_fu_285_p2[9]),
        .I1(Q[10]),
        .O(\tmp_27_reg_888[0]_i_57_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_27_reg_888[0]_i_58 
       (.I0(tmp_s_fu_285_p2[8]),
        .I1(Q[9]),
        .O(\tmp_27_reg_888[0]_i_58_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_27_reg_888[0]_i_59 
       (.I0(tmp_s_fu_285_p2[7]),
        .I1(Q[8]),
        .O(\tmp_27_reg_888[0]_i_59_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_27_reg_888[0]_i_66 
       (.I0(tmp_s_fu_285_p2[6]),
        .I1(Q[7]),
        .O(\tmp_27_reg_888[0]_i_66_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_27_reg_888[0]_i_67 
       (.I0(tmp_s_fu_285_p2[5]),
        .I1(Q[6]),
        .O(\tmp_27_reg_888[0]_i_67_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_27_reg_888[0]_i_68 
       (.I0(tmp_s_fu_285_p2[4]),
        .I1(Q[5]),
        .O(\tmp_27_reg_888[0]_i_68_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_27_reg_888[0]_i_69 
       (.I0(tmp_s_fu_285_p2[3]),
        .I1(Q[4]),
        .O(\tmp_27_reg_888[0]_i_69_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_27_reg_888[0]_i_7 
       (.I0(tmp_s_fu_285_p2[30]),
        .I1(Q[31]),
        .O(\tmp_27_reg_888[0]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_27_reg_888[0]_i_74 
       (.I0(Q[0]),
        .O(\tmp_27_reg_888[0]_i_74_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_27_reg_888[0]_i_75 
       (.I0(tmp_s_fu_285_p2[2]),
        .I1(Q[3]),
        .O(\tmp_27_reg_888[0]_i_75_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_27_reg_888[0]_i_76 
       (.I0(tmp_s_fu_285_p2[1]),
        .I1(Q[2]),
        .O(\tmp_27_reg_888[0]_i_76_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_27_reg_888[0]_i_77 
       (.I0(tmp_s_fu_285_p2[0]),
        .I1(Q[1]),
        .O(\tmp_27_reg_888[0]_i_77_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_27_reg_888[0]_i_8 
       (.I0(tmp_s_fu_285_p2[29]),
        .I1(Q[30]),
        .O(\tmp_27_reg_888[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_27_reg_888[0]_i_9 
       (.I0(tmp_s_fu_285_p2[28]),
        .I1(Q[29]),
        .O(\tmp_27_reg_888[0]_i_9_n_0 ));
  FDRE \tmp_27_reg_888_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter00),
        .D(tmp_27_fu_339_p2),
        .Q(tmp_27_reg_888),
        .R(1'b0));
  CARRY4 \tmp_27_reg_888_reg[0]_i_14 
       (.CI(\tmp_27_reg_888_reg[0]_i_24_n_0 ),
        .CO({\tmp_27_reg_888_reg[0]_i_14_n_0 ,\tmp_27_reg_888_reg[0]_i_14_n_1 ,\tmp_27_reg_888_reg[0]_i_14_n_2 ,\tmp_27_reg_888_reg[0]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_s_fu_285_p2[22:19]),
        .O(\NLW_tmp_27_reg_888_reg[0]_i_14_O_UNCONNECTED [3:0]),
        .S({\tmp_27_reg_888[0]_i_26_n_0 ,\tmp_27_reg_888[0]_i_27_n_0 ,\tmp_27_reg_888[0]_i_28_n_0 ,\tmp_27_reg_888[0]_i_29_n_0 }));
  CARRY4 \tmp_27_reg_888_reg[0]_i_2 
       (.CI(\tmp_27_reg_888_reg[0]_i_3_n_0 ),
        .CO({\NLW_tmp_27_reg_888_reg[0]_i_2_CO_UNCONNECTED [3:1],\tmp_27_reg_888_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_27_reg_888_reg[0]_i_2_O_UNCONNECTED [3:2],tmp_27_fu_339_p2,\NLW_tmp_27_reg_888_reg[0]_i_2_O_UNCONNECTED [0]}),
        .S({1'b0,1'b0,1'b1,\tmp_27_reg_888_reg[0]_0 }));
  CARRY4 \tmp_27_reg_888_reg[0]_i_24 
       (.CI(\tmp_27_reg_888_reg[0]_i_34_n_0 ),
        .CO({\tmp_27_reg_888_reg[0]_i_24_n_0 ,\tmp_27_reg_888_reg[0]_i_24_n_1 ,\tmp_27_reg_888_reg[0]_i_24_n_2 ,\tmp_27_reg_888_reg[0]_i_24_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_s_fu_285_p2[18:15]),
        .O(\NLW_tmp_27_reg_888_reg[0]_i_24_O_UNCONNECTED [3:0]),
        .S({\tmp_27_reg_888[0]_i_36_n_0 ,\tmp_27_reg_888[0]_i_37_n_0 ,\tmp_27_reg_888[0]_i_38_n_0 ,\tmp_27_reg_888[0]_i_39_n_0 }));
  CARRY4 \tmp_27_reg_888_reg[0]_i_3 
       (.CI(\tmp_27_reg_888_reg[0]_i_5_n_0 ),
        .CO({\tmp_27_reg_888_reg[0]_i_3_n_0 ,\tmp_27_reg_888_reg[0]_i_3_n_1 ,\tmp_27_reg_888_reg[0]_i_3_n_2 ,\tmp_27_reg_888_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_s_fu_285_p2[30:27]),
        .O(\NLW_tmp_27_reg_888_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\tmp_27_reg_888[0]_i_7_n_0 ,\tmp_27_reg_888[0]_i_8_n_0 ,\tmp_27_reg_888[0]_i_9_n_0 ,\tmp_27_reg_888[0]_i_10_n_0 }));
  CARRY4 \tmp_27_reg_888_reg[0]_i_34 
       (.CI(\tmp_27_reg_888_reg[0]_i_44_n_0 ),
        .CO({\tmp_27_reg_888_reg[0]_i_34_n_0 ,\tmp_27_reg_888_reg[0]_i_34_n_1 ,\tmp_27_reg_888_reg[0]_i_34_n_2 ,\tmp_27_reg_888_reg[0]_i_34_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_s_fu_285_p2[14:11]),
        .O(\NLW_tmp_27_reg_888_reg[0]_i_34_O_UNCONNECTED [3:0]),
        .S({\tmp_27_reg_888[0]_i_46_n_0 ,\tmp_27_reg_888[0]_i_47_n_0 ,\tmp_27_reg_888[0]_i_48_n_0 ,\tmp_27_reg_888[0]_i_49_n_0 }));
  CARRY4 \tmp_27_reg_888_reg[0]_i_44 
       (.CI(\tmp_27_reg_888_reg[0]_i_54_n_0 ),
        .CO({\tmp_27_reg_888_reg[0]_i_44_n_0 ,\tmp_27_reg_888_reg[0]_i_44_n_1 ,\tmp_27_reg_888_reg[0]_i_44_n_2 ,\tmp_27_reg_888_reg[0]_i_44_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_s_fu_285_p2[10:7]),
        .O(\NLW_tmp_27_reg_888_reg[0]_i_44_O_UNCONNECTED [3:0]),
        .S({\tmp_27_reg_888[0]_i_56_n_0 ,\tmp_27_reg_888[0]_i_57_n_0 ,\tmp_27_reg_888[0]_i_58_n_0 ,\tmp_27_reg_888[0]_i_59_n_0 }));
  CARRY4 \tmp_27_reg_888_reg[0]_i_5 
       (.CI(\tmp_27_reg_888_reg[0]_i_14_n_0 ),
        .CO({\tmp_27_reg_888_reg[0]_i_5_n_0 ,\tmp_27_reg_888_reg[0]_i_5_n_1 ,\tmp_27_reg_888_reg[0]_i_5_n_2 ,\tmp_27_reg_888_reg[0]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_s_fu_285_p2[26:23]),
        .O(\NLW_tmp_27_reg_888_reg[0]_i_5_O_UNCONNECTED [3:0]),
        .S({\tmp_27_reg_888[0]_i_16_n_0 ,\tmp_27_reg_888[0]_i_17_n_0 ,\tmp_27_reg_888[0]_i_18_n_0 ,\tmp_27_reg_888[0]_i_19_n_0 }));
  CARRY4 \tmp_27_reg_888_reg[0]_i_54 
       (.CI(\tmp_27_reg_888_reg[0]_i_64_n_0 ),
        .CO({\tmp_27_reg_888_reg[0]_i_54_n_0 ,\tmp_27_reg_888_reg[0]_i_54_n_1 ,\tmp_27_reg_888_reg[0]_i_54_n_2 ,\tmp_27_reg_888_reg[0]_i_54_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_s_fu_285_p2[6:3]),
        .O(\NLW_tmp_27_reg_888_reg[0]_i_54_O_UNCONNECTED [3:0]),
        .S({\tmp_27_reg_888[0]_i_66_n_0 ,\tmp_27_reg_888[0]_i_67_n_0 ,\tmp_27_reg_888[0]_i_68_n_0 ,\tmp_27_reg_888[0]_i_69_n_0 }));
  CARRY4 \tmp_27_reg_888_reg[0]_i_64 
       (.CI(1'b0),
        .CO({\tmp_27_reg_888_reg[0]_i_64_n_0 ,\tmp_27_reg_888_reg[0]_i_64_n_1 ,\tmp_27_reg_888_reg[0]_i_64_n_2 ,\tmp_27_reg_888_reg[0]_i_64_n_3 }),
        .CYINIT(1'b1),
        .DI({tmp_s_fu_285_p2[2:0],\tmp_27_reg_888[0]_i_74_n_0 }),
        .O(\NLW_tmp_27_reg_888_reg[0]_i_64_O_UNCONNECTED [3:0]),
        .S({\tmp_27_reg_888[0]_i_75_n_0 ,\tmp_27_reg_888[0]_i_76_n_0 ,\tmp_27_reg_888[0]_i_77_n_0 ,\tmp_27_reg_888_reg[0]_i_54_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_28_reg_893[0]_i_1 
       (.I0(\ap_CS_fsm_reg[3]_i_2__0_n_0 ),
        .O(tmp_28_fu_348_p2));
  FDRE \tmp_28_reg_893_reg[0] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_linebuff_val_1_addr_reg_9130),
        .D(tmp_28_fu_348_p2),
        .Q(tmp_28_reg_893),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9009FFFF90090000)) 
    \tmp_30_reg_902[0]_i_10 
       (.I0(\t_V_2_reg_253_reg_n_0_[24] ),
        .I1(cols_V[24]),
        .I2(\t_V_2_reg_253_reg_n_0_[25] ),
        .I3(cols_V[25]),
        .I4(\t_V_2_reg_253[31]_i_4_n_0 ),
        .I5(\tmp_30_reg_902[0]_i_31_n_0 ),
        .O(\tmp_30_reg_902[0]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hAEFFAAAA)) 
    \tmp_30_reg_902[0]_i_12 
       (.I0(\tmp_30_reg_902[0]_i_41_n_0 ),
        .I1(cols_V[22]),
        .I2(sel0[21]),
        .I3(sel0[22]),
        .I4(cols_V[23]),
        .O(\tmp_30_reg_902[0]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAEFFAAAA)) 
    \tmp_30_reg_902[0]_i_13 
       (.I0(\tmp_30_reg_902[0]_i_44_n_0 ),
        .I1(cols_V[20]),
        .I2(sel0[19]),
        .I3(sel0[20]),
        .I4(cols_V[21]),
        .O(\tmp_30_reg_902[0]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hAEFFAAAA)) 
    \tmp_30_reg_902[0]_i_14 
       (.I0(\tmp_30_reg_902[0]_i_47_n_0 ),
        .I1(cols_V[18]),
        .I2(sel0[17]),
        .I3(sel0[18]),
        .I4(cols_V[19]),
        .O(\tmp_30_reg_902[0]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hAEFFAAAA)) 
    \tmp_30_reg_902[0]_i_15 
       (.I0(\tmp_30_reg_902[0]_i_50_n_0 ),
        .I1(cols_V[16]),
        .I2(sel0[15]),
        .I3(sel0[16]),
        .I4(cols_V[17]),
        .O(\tmp_30_reg_902[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h9009FFFF90090000)) 
    \tmp_30_reg_902[0]_i_16 
       (.I0(\t_V_2_reg_253_reg_n_0_[22] ),
        .I1(cols_V[22]),
        .I2(\t_V_2_reg_253_reg_n_0_[23] ),
        .I3(cols_V[23]),
        .I4(\t_V_2_reg_253[31]_i_4_n_0 ),
        .I5(\tmp_30_reg_902[0]_i_53_n_0 ),
        .O(\tmp_30_reg_902[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h9009FFFF90090000)) 
    \tmp_30_reg_902[0]_i_17 
       (.I0(\t_V_2_reg_253_reg_n_0_[20] ),
        .I1(cols_V[20]),
        .I2(\t_V_2_reg_253_reg_n_0_[21] ),
        .I3(cols_V[21]),
        .I4(\t_V_2_reg_253[31]_i_4_n_0 ),
        .I5(\tmp_30_reg_902[0]_i_54_n_0 ),
        .O(\tmp_30_reg_902[0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h9009FFFF90090000)) 
    \tmp_30_reg_902[0]_i_18 
       (.I0(\t_V_2_reg_253_reg_n_0_[18] ),
        .I1(cols_V[18]),
        .I2(\t_V_2_reg_253_reg_n_0_[19] ),
        .I3(cols_V[19]),
        .I4(\t_V_2_reg_253[31]_i_4_n_0 ),
        .I5(\tmp_30_reg_902[0]_i_55_n_0 ),
        .O(\tmp_30_reg_902[0]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h9009FFFF90090000)) 
    \tmp_30_reg_902[0]_i_19 
       (.I0(\t_V_2_reg_253_reg_n_0_[16] ),
        .I1(cols_V[16]),
        .I2(\t_V_2_reg_253_reg_n_0_[17] ),
        .I3(cols_V[17]),
        .I4(\t_V_2_reg_253[31]_i_4_n_0 ),
        .I5(\tmp_30_reg_902[0]_i_56_n_0 ),
        .O(\tmp_30_reg_902[0]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h1010101F00000000)) 
    \tmp_30_reg_902[0]_i_20 
       (.I0(\t_V_2_reg_253_reg_n_0_[31] ),
        .I1(\t_V_2_reg_253_reg_n_0_[30] ),
        .I2(\t_V_2_reg_253[31]_i_4_n_0 ),
        .I3(j_V_reg_897_reg[31]),
        .I4(j_V_reg_897_reg[30]),
        .I5(cols_V[30]),
        .O(\tmp_30_reg_902[0]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h1010101F00000000)) 
    \tmp_30_reg_902[0]_i_21 
       (.I0(\t_V_2_reg_253_reg_n_0_[29] ),
        .I1(\t_V_2_reg_253_reg_n_0_[28] ),
        .I2(\t_V_2_reg_253[31]_i_4_n_0 ),
        .I3(j_V_reg_897_reg[29]),
        .I4(j_V_reg_897_reg[28]),
        .I5(cols_V[28]),
        .O(\tmp_30_reg_902[0]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h1010101F00000000)) 
    \tmp_30_reg_902[0]_i_22 
       (.I0(\t_V_2_reg_253_reg_n_0_[27] ),
        .I1(\t_V_2_reg_253_reg_n_0_[26] ),
        .I2(\t_V_2_reg_253[31]_i_4_n_0 ),
        .I3(j_V_reg_897_reg[27]),
        .I4(j_V_reg_897_reg[26]),
        .I5(cols_V[26]),
        .O(\tmp_30_reg_902[0]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \tmp_30_reg_902[0]_i_23 
       (.I0(\t_V_2_reg_253_reg_n_0_[26] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_28_reg_893),
        .I4(j_V_reg_897_reg[26]),
        .O(sel0[25]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \tmp_30_reg_902[0]_i_24 
       (.I0(\t_V_2_reg_253_reg_n_0_[27] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_28_reg_893),
        .I4(j_V_reg_897_reg[27]),
        .O(sel0[26]));
  LUT6 #(
    .INIT(64'h1010101F00000000)) 
    \tmp_30_reg_902[0]_i_25 
       (.I0(\t_V_2_reg_253_reg_n_0_[25] ),
        .I1(\t_V_2_reg_253_reg_n_0_[24] ),
        .I2(\t_V_2_reg_253[31]_i_4_n_0 ),
        .I3(j_V_reg_897_reg[25]),
        .I4(j_V_reg_897_reg[24]),
        .I5(cols_V[24]),
        .O(\tmp_30_reg_902[0]_i_25_n_0 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \tmp_30_reg_902[0]_i_26 
       (.I0(\t_V_2_reg_253_reg_n_0_[24] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_28_reg_893),
        .I4(j_V_reg_897_reg[24]),
        .O(sel0[23]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \tmp_30_reg_902[0]_i_27 
       (.I0(\t_V_2_reg_253_reg_n_0_[25] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_28_reg_893),
        .I4(j_V_reg_897_reg[25]),
        .O(sel0[24]));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_30_reg_902[0]_i_28 
       (.I0(j_V_reg_897_reg[30]),
        .I1(cols_V[30]),
        .I2(j_V_reg_897_reg[31]),
        .I3(cols_V[31]),
        .O(\tmp_30_reg_902[0]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_30_reg_902[0]_i_29 
       (.I0(j_V_reg_897_reg[28]),
        .I1(cols_V[28]),
        .I2(j_V_reg_897_reg[29]),
        .I3(cols_V[29]),
        .O(\tmp_30_reg_902[0]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'hAEFFAAAA)) 
    \tmp_30_reg_902[0]_i_3 
       (.I0(\tmp_30_reg_902[0]_i_20_n_0 ),
        .I1(cols_V[30]),
        .I2(sel0[29]),
        .I3(sel0[30]),
        .I4(cols_V[31]),
        .O(\tmp_30_reg_902[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_30_reg_902[0]_i_30 
       (.I0(j_V_reg_897_reg[26]),
        .I1(cols_V[26]),
        .I2(j_V_reg_897_reg[27]),
        .I3(cols_V[27]),
        .O(\tmp_30_reg_902[0]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_30_reg_902[0]_i_31 
       (.I0(j_V_reg_897_reg[24]),
        .I1(cols_V[24]),
        .I2(j_V_reg_897_reg[25]),
        .I3(cols_V[25]),
        .O(\tmp_30_reg_902[0]_i_31_n_0 ));
  LUT5 #(
    .INIT(32'hAEFFAAAA)) 
    \tmp_30_reg_902[0]_i_33 
       (.I0(\tmp_30_reg_902[0]_i_65_n_0 ),
        .I1(cols_V[14]),
        .I2(sel0[13]),
        .I3(sel0[14]),
        .I4(cols_V[15]),
        .O(\tmp_30_reg_902[0]_i_33_n_0 ));
  LUT5 #(
    .INIT(32'hAEFFAAAA)) 
    \tmp_30_reg_902[0]_i_34 
       (.I0(\tmp_30_reg_902[0]_i_68_n_0 ),
        .I1(cols_V[12]),
        .I2(sel0[11]),
        .I3(sel0[12]),
        .I4(cols_V[13]),
        .O(\tmp_30_reg_902[0]_i_34_n_0 ));
  LUT5 #(
    .INIT(32'hAEFFAAAA)) 
    \tmp_30_reg_902[0]_i_35 
       (.I0(\tmp_30_reg_902[0]_i_71_n_0 ),
        .I1(cols_V[10]),
        .I2(tmp_50_fu_375_p4[9]),
        .I3(sel0[10]),
        .I4(cols_V[11]),
        .O(\tmp_30_reg_902[0]_i_35_n_0 ));
  LUT5 #(
    .INIT(32'hAEFFAAAA)) 
    \tmp_30_reg_902[0]_i_36 
       (.I0(\tmp_30_reg_902[0]_i_73_n_0 ),
        .I1(cols_V[8]),
        .I2(tmp_50_fu_375_p4[7]),
        .I3(tmp_50_fu_375_p4[8]),
        .I4(cols_V[9]),
        .O(\tmp_30_reg_902[0]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'h9009FFFF90090000)) 
    \tmp_30_reg_902[0]_i_37 
       (.I0(\t_V_2_reg_253_reg_n_0_[14] ),
        .I1(cols_V[14]),
        .I2(\t_V_2_reg_253_reg_n_0_[15] ),
        .I3(cols_V[15]),
        .I4(\t_V_2_reg_253[31]_i_4_n_0 ),
        .I5(\tmp_30_reg_902[0]_i_74_n_0 ),
        .O(\tmp_30_reg_902[0]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'h9009FFFF90090000)) 
    \tmp_30_reg_902[0]_i_38 
       (.I0(\t_V_2_reg_253_reg_n_0_[12] ),
        .I1(cols_V[12]),
        .I2(\t_V_2_reg_253_reg_n_0_[13] ),
        .I3(cols_V[13]),
        .I4(\t_V_2_reg_253[31]_i_4_n_0 ),
        .I5(\tmp_30_reg_902[0]_i_75_n_0 ),
        .O(\tmp_30_reg_902[0]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'h9009FFFF90090000)) 
    \tmp_30_reg_902[0]_i_39 
       (.I0(\t_V_2_reg_253_reg_n_0_[10] ),
        .I1(cols_V[10]),
        .I2(\t_V_2_reg_253_reg_n_0_[11] ),
        .I3(cols_V[11]),
        .I4(\t_V_2_reg_253[31]_i_4_n_0 ),
        .I5(\tmp_30_reg_902[0]_i_76_n_0 ),
        .O(\tmp_30_reg_902[0]_i_39_n_0 ));
  LUT5 #(
    .INIT(32'hAEFFAAAA)) 
    \tmp_30_reg_902[0]_i_4 
       (.I0(\tmp_30_reg_902[0]_i_21_n_0 ),
        .I1(cols_V[28]),
        .I2(sel0[27]),
        .I3(sel0[28]),
        .I4(cols_V[29]),
        .O(\tmp_30_reg_902[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9009FFFF90090000)) 
    \tmp_30_reg_902[0]_i_40 
       (.I0(\t_V_2_reg_253_reg_n_0_[8] ),
        .I1(cols_V[8]),
        .I2(\t_V_2_reg_253_reg_n_0_[9] ),
        .I3(cols_V[9]),
        .I4(\t_V_2_reg_253[31]_i_4_n_0 ),
        .I5(\tmp_30_reg_902[0]_i_77_n_0 ),
        .O(\tmp_30_reg_902[0]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'h1010101F00000000)) 
    \tmp_30_reg_902[0]_i_41 
       (.I0(\t_V_2_reg_253_reg_n_0_[23] ),
        .I1(\t_V_2_reg_253_reg_n_0_[22] ),
        .I2(\t_V_2_reg_253[31]_i_4_n_0 ),
        .I3(j_V_reg_897_reg[23]),
        .I4(j_V_reg_897_reg[22]),
        .I5(cols_V[22]),
        .O(\tmp_30_reg_902[0]_i_41_n_0 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \tmp_30_reg_902[0]_i_42 
       (.I0(\t_V_2_reg_253_reg_n_0_[22] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_28_reg_893),
        .I4(j_V_reg_897_reg[22]),
        .O(sel0[21]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \tmp_30_reg_902[0]_i_43 
       (.I0(\t_V_2_reg_253_reg_n_0_[23] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_28_reg_893),
        .I4(j_V_reg_897_reg[23]),
        .O(sel0[22]));
  LUT6 #(
    .INIT(64'h1010101F00000000)) 
    \tmp_30_reg_902[0]_i_44 
       (.I0(\t_V_2_reg_253_reg_n_0_[21] ),
        .I1(\t_V_2_reg_253_reg_n_0_[20] ),
        .I2(\t_V_2_reg_253[31]_i_4_n_0 ),
        .I3(j_V_reg_897_reg[21]),
        .I4(j_V_reg_897_reg[20]),
        .I5(cols_V[20]),
        .O(\tmp_30_reg_902[0]_i_44_n_0 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \tmp_30_reg_902[0]_i_45 
       (.I0(\t_V_2_reg_253_reg_n_0_[20] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_28_reg_893),
        .I4(j_V_reg_897_reg[20]),
        .O(sel0[19]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \tmp_30_reg_902[0]_i_46 
       (.I0(\t_V_2_reg_253_reg_n_0_[21] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_28_reg_893),
        .I4(j_V_reg_897_reg[21]),
        .O(sel0[20]));
  LUT6 #(
    .INIT(64'h1010101F00000000)) 
    \tmp_30_reg_902[0]_i_47 
       (.I0(\t_V_2_reg_253_reg_n_0_[19] ),
        .I1(\t_V_2_reg_253_reg_n_0_[18] ),
        .I2(\t_V_2_reg_253[31]_i_4_n_0 ),
        .I3(j_V_reg_897_reg[19]),
        .I4(j_V_reg_897_reg[18]),
        .I5(cols_V[18]),
        .O(\tmp_30_reg_902[0]_i_47_n_0 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \tmp_30_reg_902[0]_i_48 
       (.I0(\t_V_2_reg_253_reg_n_0_[18] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_28_reg_893),
        .I4(j_V_reg_897_reg[18]),
        .O(sel0[17]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \tmp_30_reg_902[0]_i_49 
       (.I0(\t_V_2_reg_253_reg_n_0_[19] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_28_reg_893),
        .I4(j_V_reg_897_reg[19]),
        .O(sel0[18]));
  LUT5 #(
    .INIT(32'hAEFFAAAA)) 
    \tmp_30_reg_902[0]_i_5 
       (.I0(\tmp_30_reg_902[0]_i_22_n_0 ),
        .I1(cols_V[26]),
        .I2(sel0[25]),
        .I3(sel0[26]),
        .I4(cols_V[27]),
        .O(\tmp_30_reg_902[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h1010101F00000000)) 
    \tmp_30_reg_902[0]_i_50 
       (.I0(\t_V_2_reg_253_reg_n_0_[17] ),
        .I1(\t_V_2_reg_253_reg_n_0_[16] ),
        .I2(\t_V_2_reg_253[31]_i_4_n_0 ),
        .I3(j_V_reg_897_reg[17]),
        .I4(j_V_reg_897_reg[16]),
        .I5(cols_V[16]),
        .O(\tmp_30_reg_902[0]_i_50_n_0 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \tmp_30_reg_902[0]_i_51 
       (.I0(\t_V_2_reg_253_reg_n_0_[16] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_28_reg_893),
        .I4(j_V_reg_897_reg[16]),
        .O(sel0[15]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \tmp_30_reg_902[0]_i_52 
       (.I0(\t_V_2_reg_253_reg_n_0_[17] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_28_reg_893),
        .I4(j_V_reg_897_reg[17]),
        .O(sel0[16]));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_30_reg_902[0]_i_53 
       (.I0(j_V_reg_897_reg[22]),
        .I1(cols_V[22]),
        .I2(j_V_reg_897_reg[23]),
        .I3(cols_V[23]),
        .O(\tmp_30_reg_902[0]_i_53_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_30_reg_902[0]_i_54 
       (.I0(j_V_reg_897_reg[20]),
        .I1(cols_V[20]),
        .I2(j_V_reg_897_reg[21]),
        .I3(cols_V[21]),
        .O(\tmp_30_reg_902[0]_i_54_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_30_reg_902[0]_i_55 
       (.I0(j_V_reg_897_reg[18]),
        .I1(cols_V[18]),
        .I2(j_V_reg_897_reg[19]),
        .I3(cols_V[19]),
        .O(\tmp_30_reg_902[0]_i_55_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_30_reg_902[0]_i_56 
       (.I0(j_V_reg_897_reg[16]),
        .I1(cols_V[16]),
        .I2(j_V_reg_897_reg[17]),
        .I3(cols_V[17]),
        .O(\tmp_30_reg_902[0]_i_56_n_0 ));
  LUT5 #(
    .INIT(32'hAEFFAAAA)) 
    \tmp_30_reg_902[0]_i_57 
       (.I0(\tmp_30_reg_902[0]_i_78_n_0 ),
        .I1(cols_V[6]),
        .I2(tmp_50_fu_375_p4[5]),
        .I3(tmp_50_fu_375_p4[6]),
        .I4(cols_V[7]),
        .O(\tmp_30_reg_902[0]_i_57_n_0 ));
  LUT5 #(
    .INIT(32'hAEFFAAAA)) 
    \tmp_30_reg_902[0]_i_58 
       (.I0(\tmp_30_reg_902[0]_i_79_n_0 ),
        .I1(cols_V[4]),
        .I2(tmp_50_fu_375_p4[3]),
        .I3(tmp_50_fu_375_p4[4]),
        .I4(cols_V[5]),
        .O(\tmp_30_reg_902[0]_i_58_n_0 ));
  LUT5 #(
    .INIT(32'hAEFFAAAA)) 
    \tmp_30_reg_902[0]_i_59 
       (.I0(\tmp_30_reg_902[0]_i_80_n_0 ),
        .I1(cols_V[2]),
        .I2(tmp_50_fu_375_p4[1]),
        .I3(tmp_50_fu_375_p4[2]),
        .I4(cols_V[3]),
        .O(\tmp_30_reg_902[0]_i_59_n_0 ));
  LUT5 #(
    .INIT(32'hAEFFAAAA)) 
    \tmp_30_reg_902[0]_i_6 
       (.I0(\tmp_30_reg_902[0]_i_25_n_0 ),
        .I1(cols_V[24]),
        .I2(sel0[23]),
        .I3(sel0[24]),
        .I4(cols_V[25]),
        .O(\tmp_30_reg_902[0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hEAFFAAAA)) 
    \tmp_30_reg_902[0]_i_60 
       (.I0(\tmp_30_reg_902[0]_i_81_n_0 ),
        .I1(cols_V[0]),
        .I2(\tmp_30_reg_902[0]_i_82_n_0 ),
        .I3(tmp_50_fu_375_p4[0]),
        .I4(cols_V[1]),
        .O(\tmp_30_reg_902[0]_i_60_n_0 ));
  LUT6 #(
    .INIT(64'h9009FFFF90090000)) 
    \tmp_30_reg_902[0]_i_61 
       (.I0(\t_V_2_reg_253_reg_n_0_[6] ),
        .I1(cols_V[6]),
        .I2(\t_V_2_reg_253_reg_n_0_[7] ),
        .I3(cols_V[7]),
        .I4(\t_V_2_reg_253[31]_i_4_n_0 ),
        .I5(\tmp_30_reg_902[0]_i_83_n_0 ),
        .O(\tmp_30_reg_902[0]_i_61_n_0 ));
  LUT6 #(
    .INIT(64'h9009FFFF90090000)) 
    \tmp_30_reg_902[0]_i_62 
       (.I0(\t_V_2_reg_253_reg_n_0_[4] ),
        .I1(cols_V[4]),
        .I2(\t_V_2_reg_253_reg_n_0_[5] ),
        .I3(cols_V[5]),
        .I4(\t_V_2_reg_253[31]_i_4_n_0 ),
        .I5(\tmp_30_reg_902[0]_i_84_n_0 ),
        .O(\tmp_30_reg_902[0]_i_62_n_0 ));
  LUT6 #(
    .INIT(64'hF808080804F40404)) 
    \tmp_30_reg_902[0]_i_63 
       (.I0(j_V_reg_897_reg[2]),
        .I1(\tmp_30_reg_902_reg[0]_i_32_0 ),
        .I2(\t_V_2_reg_253[31]_i_4_n_0 ),
        .I3(\t_V_2_reg_253_reg_n_0_[2] ),
        .I4(\tmp_30_reg_902_reg[0]_i_32_1 ),
        .I5(cols_V[2]),
        .O(\tmp_30_reg_902[0]_i_63_n_0 ));
  LUT6 #(
    .INIT(64'h9009FFFF90090000)) 
    \tmp_30_reg_902[0]_i_64 
       (.I0(\t_V_2_reg_253_reg_n_0_[0] ),
        .I1(cols_V[0]),
        .I2(\t_V_2_reg_253_reg_n_0_[1] ),
        .I3(cols_V[1]),
        .I4(\t_V_2_reg_253[31]_i_4_n_0 ),
        .I5(\tmp_30_reg_902[0]_i_87_n_0 ),
        .O(\tmp_30_reg_902[0]_i_64_n_0 ));
  LUT6 #(
    .INIT(64'h1010101F00000000)) 
    \tmp_30_reg_902[0]_i_65 
       (.I0(\t_V_2_reg_253_reg_n_0_[15] ),
        .I1(\t_V_2_reg_253_reg_n_0_[14] ),
        .I2(\t_V_2_reg_253[31]_i_4_n_0 ),
        .I3(j_V_reg_897_reg[15]),
        .I4(j_V_reg_897_reg[14]),
        .I5(cols_V[14]),
        .O(\tmp_30_reg_902[0]_i_65_n_0 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \tmp_30_reg_902[0]_i_66 
       (.I0(\t_V_2_reg_253_reg_n_0_[14] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_28_reg_893),
        .I4(j_V_reg_897_reg[14]),
        .O(sel0[13]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \tmp_30_reg_902[0]_i_67 
       (.I0(\t_V_2_reg_253_reg_n_0_[15] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_28_reg_893),
        .I4(j_V_reg_897_reg[15]),
        .O(sel0[14]));
  LUT6 #(
    .INIT(64'h1010101F00000000)) 
    \tmp_30_reg_902[0]_i_68 
       (.I0(\t_V_2_reg_253_reg_n_0_[13] ),
        .I1(\t_V_2_reg_253_reg_n_0_[12] ),
        .I2(\t_V_2_reg_253[31]_i_4_n_0 ),
        .I3(j_V_reg_897_reg[13]),
        .I4(j_V_reg_897_reg[12]),
        .I5(cols_V[12]),
        .O(\tmp_30_reg_902[0]_i_68_n_0 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \tmp_30_reg_902[0]_i_69 
       (.I0(\t_V_2_reg_253_reg_n_0_[12] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_28_reg_893),
        .I4(j_V_reg_897_reg[12]),
        .O(sel0[11]));
  LUT6 #(
    .INIT(64'h9009FFFF90090000)) 
    \tmp_30_reg_902[0]_i_7 
       (.I0(\t_V_2_reg_253_reg_n_0_[30] ),
        .I1(cols_V[30]),
        .I2(\t_V_2_reg_253_reg_n_0_[31] ),
        .I3(cols_V[31]),
        .I4(\t_V_2_reg_253[31]_i_4_n_0 ),
        .I5(\tmp_30_reg_902[0]_i_28_n_0 ),
        .O(\tmp_30_reg_902[0]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \tmp_30_reg_902[0]_i_70 
       (.I0(\t_V_2_reg_253_reg_n_0_[13] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_28_reg_893),
        .I4(j_V_reg_897_reg[13]),
        .O(sel0[12]));
  LUT6 #(
    .INIT(64'h1010101F00000000)) 
    \tmp_30_reg_902[0]_i_71 
       (.I0(\t_V_2_reg_253_reg_n_0_[11] ),
        .I1(\t_V_2_reg_253_reg_n_0_[10] ),
        .I2(\t_V_2_reg_253[31]_i_4_n_0 ),
        .I3(j_V_reg_897_reg[11]),
        .I4(j_V_reg_897_reg[10]),
        .I5(cols_V[10]),
        .O(\tmp_30_reg_902[0]_i_71_n_0 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \tmp_30_reg_902[0]_i_72 
       (.I0(\t_V_2_reg_253_reg_n_0_[11] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_28_reg_893),
        .I4(j_V_reg_897_reg[11]),
        .O(sel0[10]));
  LUT6 #(
    .INIT(64'h1010101F00000000)) 
    \tmp_30_reg_902[0]_i_73 
       (.I0(\t_V_2_reg_253_reg_n_0_[9] ),
        .I1(\t_V_2_reg_253_reg_n_0_[8] ),
        .I2(\t_V_2_reg_253[31]_i_4_n_0 ),
        .I3(j_V_reg_897_reg[9]),
        .I4(j_V_reg_897_reg[8]),
        .I5(cols_V[8]),
        .O(\tmp_30_reg_902[0]_i_73_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_30_reg_902[0]_i_74 
       (.I0(j_V_reg_897_reg[14]),
        .I1(cols_V[14]),
        .I2(j_V_reg_897_reg[15]),
        .I3(cols_V[15]),
        .O(\tmp_30_reg_902[0]_i_74_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_30_reg_902[0]_i_75 
       (.I0(j_V_reg_897_reg[12]),
        .I1(cols_V[12]),
        .I2(j_V_reg_897_reg[13]),
        .I3(cols_V[13]),
        .O(\tmp_30_reg_902[0]_i_75_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_30_reg_902[0]_i_76 
       (.I0(j_V_reg_897_reg[10]),
        .I1(cols_V[10]),
        .I2(j_V_reg_897_reg[11]),
        .I3(cols_V[11]),
        .O(\tmp_30_reg_902[0]_i_76_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_30_reg_902[0]_i_77 
       (.I0(j_V_reg_897_reg[8]),
        .I1(cols_V[8]),
        .I2(j_V_reg_897_reg[9]),
        .I3(cols_V[9]),
        .O(\tmp_30_reg_902[0]_i_77_n_0 ));
  LUT6 #(
    .INIT(64'h1010101F00000000)) 
    \tmp_30_reg_902[0]_i_78 
       (.I0(\t_V_2_reg_253_reg_n_0_[7] ),
        .I1(\t_V_2_reg_253_reg_n_0_[6] ),
        .I2(\t_V_2_reg_253[31]_i_4_n_0 ),
        .I3(j_V_reg_897_reg[7]),
        .I4(j_V_reg_897_reg[6]),
        .I5(cols_V[6]),
        .O(\tmp_30_reg_902[0]_i_78_n_0 ));
  LUT6 #(
    .INIT(64'h1010101F00000000)) 
    \tmp_30_reg_902[0]_i_79 
       (.I0(\t_V_2_reg_253_reg_n_0_[5] ),
        .I1(\t_V_2_reg_253_reg_n_0_[4] ),
        .I2(\t_V_2_reg_253[31]_i_4_n_0 ),
        .I3(j_V_reg_897_reg[5]),
        .I4(j_V_reg_897_reg[4]),
        .I5(cols_V[4]),
        .O(\tmp_30_reg_902[0]_i_79_n_0 ));
  LUT6 #(
    .INIT(64'h9009FFFF90090000)) 
    \tmp_30_reg_902[0]_i_8 
       (.I0(\t_V_2_reg_253_reg_n_0_[28] ),
        .I1(cols_V[28]),
        .I2(\t_V_2_reg_253_reg_n_0_[29] ),
        .I3(cols_V[29]),
        .I4(\t_V_2_reg_253[31]_i_4_n_0 ),
        .I5(\tmp_30_reg_902[0]_i_29_n_0 ),
        .O(\tmp_30_reg_902[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h10100000101F0000)) 
    \tmp_30_reg_902[0]_i_80 
       (.I0(\t_V_2_reg_253_reg_n_0_[2] ),
        .I1(\t_V_2_reg_253_reg[3]_0 ),
        .I2(\t_V_2_reg_253[31]_i_4_n_0 ),
        .I3(j_V_reg_897_reg[2]),
        .I4(cols_V[2]),
        .I5(\j_V_reg_897_reg[3]_0 ),
        .O(\tmp_30_reg_902[0]_i_80_n_0 ));
  LUT6 #(
    .INIT(64'h1010101F00000000)) 
    \tmp_30_reg_902[0]_i_81 
       (.I0(\t_V_2_reg_253_reg_n_0_[1] ),
        .I1(\t_V_2_reg_253_reg_n_0_[0] ),
        .I2(\t_V_2_reg_253[31]_i_4_n_0 ),
        .I3(j_V_reg_897_reg[1]),
        .I4(j_V_reg_897_reg[0]),
        .I5(cols_V[0]),
        .O(\tmp_30_reg_902[0]_i_81_n_0 ));
  LUT5 #(
    .INIT(32'h1555D555)) 
    \tmp_30_reg_902[0]_i_82 
       (.I0(\t_V_2_reg_253_reg_n_0_[0] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_28_reg_893),
        .I4(j_V_reg_897_reg[0]),
        .O(\tmp_30_reg_902[0]_i_82_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_30_reg_902[0]_i_83 
       (.I0(j_V_reg_897_reg[6]),
        .I1(cols_V[6]),
        .I2(j_V_reg_897_reg[7]),
        .I3(cols_V[7]),
        .O(\tmp_30_reg_902[0]_i_83_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_30_reg_902[0]_i_84 
       (.I0(j_V_reg_897_reg[4]),
        .I1(cols_V[4]),
        .I2(j_V_reg_897_reg[5]),
        .I3(cols_V[5]),
        .O(\tmp_30_reg_902[0]_i_84_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_30_reg_902[0]_i_87 
       (.I0(j_V_reg_897_reg[0]),
        .I1(cols_V[0]),
        .I2(j_V_reg_897_reg[1]),
        .I3(cols_V[1]),
        .O(\tmp_30_reg_902[0]_i_87_n_0 ));
  LUT6 #(
    .INIT(64'h9009FFFF90090000)) 
    \tmp_30_reg_902[0]_i_9 
       (.I0(\t_V_2_reg_253_reg_n_0_[26] ),
        .I1(cols_V[26]),
        .I2(\t_V_2_reg_253_reg_n_0_[27] ),
        .I3(cols_V[27]),
        .I4(\t_V_2_reg_253[31]_i_4_n_0 ),
        .I5(\tmp_30_reg_902[0]_i_30_n_0 ),
        .O(\tmp_30_reg_902[0]_i_9_n_0 ));
  FDRE \tmp_30_reg_902_reg[0] 
       (.C(ap_clk),
        .CE(or_cond6_reg_9240),
        .D(tmp_30_fu_359_p2),
        .Q(tmp_30_reg_902),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \tmp_30_reg_902_reg[0]_i_1 
       (.CI(\tmp_30_reg_902_reg[0]_i_2_n_0 ),
        .CO({tmp_30_fu_359_p2,\tmp_30_reg_902_reg[0]_i_1_n_1 ,\tmp_30_reg_902_reg[0]_i_1_n_2 ,\tmp_30_reg_902_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_30_reg_902[0]_i_3_n_0 ,\tmp_30_reg_902[0]_i_4_n_0 ,\tmp_30_reg_902[0]_i_5_n_0 ,\tmp_30_reg_902[0]_i_6_n_0 }),
        .O(\NLW_tmp_30_reg_902_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\tmp_30_reg_902[0]_i_7_n_0 ,\tmp_30_reg_902[0]_i_8_n_0 ,\tmp_30_reg_902[0]_i_9_n_0 ,\tmp_30_reg_902[0]_i_10_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \tmp_30_reg_902_reg[0]_i_11 
       (.CI(\tmp_30_reg_902_reg[0]_i_32_n_0 ),
        .CO({\tmp_30_reg_902_reg[0]_i_11_n_0 ,\tmp_30_reg_902_reg[0]_i_11_n_1 ,\tmp_30_reg_902_reg[0]_i_11_n_2 ,\tmp_30_reg_902_reg[0]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_30_reg_902[0]_i_33_n_0 ,\tmp_30_reg_902[0]_i_34_n_0 ,\tmp_30_reg_902[0]_i_35_n_0 ,\tmp_30_reg_902[0]_i_36_n_0 }),
        .O(\NLW_tmp_30_reg_902_reg[0]_i_11_O_UNCONNECTED [3:0]),
        .S({\tmp_30_reg_902[0]_i_37_n_0 ,\tmp_30_reg_902[0]_i_38_n_0 ,\tmp_30_reg_902[0]_i_39_n_0 ,\tmp_30_reg_902[0]_i_40_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \tmp_30_reg_902_reg[0]_i_2 
       (.CI(\tmp_30_reg_902_reg[0]_i_11_n_0 ),
        .CO({\tmp_30_reg_902_reg[0]_i_2_n_0 ,\tmp_30_reg_902_reg[0]_i_2_n_1 ,\tmp_30_reg_902_reg[0]_i_2_n_2 ,\tmp_30_reg_902_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_30_reg_902[0]_i_12_n_0 ,\tmp_30_reg_902[0]_i_13_n_0 ,\tmp_30_reg_902[0]_i_14_n_0 ,\tmp_30_reg_902[0]_i_15_n_0 }),
        .O(\NLW_tmp_30_reg_902_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_30_reg_902[0]_i_16_n_0 ,\tmp_30_reg_902[0]_i_17_n_0 ,\tmp_30_reg_902[0]_i_18_n_0 ,\tmp_30_reg_902[0]_i_19_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \tmp_30_reg_902_reg[0]_i_32 
       (.CI(1'b0),
        .CO({\tmp_30_reg_902_reg[0]_i_32_n_0 ,\tmp_30_reg_902_reg[0]_i_32_n_1 ,\tmp_30_reg_902_reg[0]_i_32_n_2 ,\tmp_30_reg_902_reg[0]_i_32_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_30_reg_902[0]_i_57_n_0 ,\tmp_30_reg_902[0]_i_58_n_0 ,\tmp_30_reg_902[0]_i_59_n_0 ,\tmp_30_reg_902[0]_i_60_n_0 }),
        .O(\NLW_tmp_30_reg_902_reg[0]_i_32_O_UNCONNECTED [3:0]),
        .S({\tmp_30_reg_902[0]_i_61_n_0 ,\tmp_30_reg_902[0]_i_62_n_0 ,\tmp_30_reg_902[0]_i_63_n_0 ,\tmp_30_reg_902[0]_i_64_n_0 }));
  FDRE \tmp_37_reg_939_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_37_reg_939_reg[0]_1 ),
        .Q(tmp_37_reg_939),
        .R(1'b0));
  FDRE \win_val_0_1_2_fu_142_reg[0] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1420),
        .D(\win_val_0_1_fu_138_reg[13]_0 [0]),
        .Q(\win_val_0_1_2_fu_142_reg[13]_0 [0]),
        .R(1'b0));
  FDRE \win_val_0_1_2_fu_142_reg[10] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1420),
        .D(\win_val_0_1_fu_138_reg[13]_0 [10]),
        .Q(\win_val_0_1_2_fu_142_reg[13]_0 [10]),
        .R(1'b0));
  FDRE \win_val_0_1_2_fu_142_reg[11] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1420),
        .D(\win_val_0_1_fu_138_reg[13]_0 [11]),
        .Q(\win_val_0_1_2_fu_142_reg[13]_0 [11]),
        .R(1'b0));
  FDRE \win_val_0_1_2_fu_142_reg[12] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1420),
        .D(\win_val_0_1_fu_138_reg[13]_0 [12]),
        .Q(\win_val_0_1_2_fu_142_reg[13]_0 [12]),
        .R(1'b0));
  FDRE \win_val_0_1_2_fu_142_reg[13] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1420),
        .D(\win_val_0_1_fu_138_reg[13]_0 [13]),
        .Q(\win_val_0_1_2_fu_142_reg[13]_0 [13]),
        .R(1'b0));
  FDRE \win_val_0_1_2_fu_142_reg[1] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1420),
        .D(\win_val_0_1_fu_138_reg[13]_0 [1]),
        .Q(\win_val_0_1_2_fu_142_reg[13]_0 [1]),
        .R(1'b0));
  FDRE \win_val_0_1_2_fu_142_reg[2] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1420),
        .D(\win_val_0_1_fu_138_reg[13]_0 [2]),
        .Q(\win_val_0_1_2_fu_142_reg[13]_0 [2]),
        .R(1'b0));
  FDRE \win_val_0_1_2_fu_142_reg[3] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1420),
        .D(\win_val_0_1_fu_138_reg[13]_0 [3]),
        .Q(\win_val_0_1_2_fu_142_reg[13]_0 [3]),
        .R(1'b0));
  FDRE \win_val_0_1_2_fu_142_reg[4] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1420),
        .D(\win_val_0_1_fu_138_reg[13]_0 [4]),
        .Q(\win_val_0_1_2_fu_142_reg[13]_0 [4]),
        .R(1'b0));
  FDRE \win_val_0_1_2_fu_142_reg[5] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1420),
        .D(\win_val_0_1_fu_138_reg[13]_0 [5]),
        .Q(\win_val_0_1_2_fu_142_reg[13]_0 [5]),
        .R(1'b0));
  FDRE \win_val_0_1_2_fu_142_reg[6] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1420),
        .D(\win_val_0_1_fu_138_reg[13]_0 [6]),
        .Q(\win_val_0_1_2_fu_142_reg[13]_0 [6]),
        .R(1'b0));
  FDRE \win_val_0_1_2_fu_142_reg[7] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1420),
        .D(\win_val_0_1_fu_138_reg[13]_0 [7]),
        .Q(\win_val_0_1_2_fu_142_reg[13]_0 [7]),
        .R(1'b0));
  FDRE \win_val_0_1_2_fu_142_reg[8] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1420),
        .D(\win_val_0_1_fu_138_reg[13]_0 [8]),
        .Q(\win_val_0_1_2_fu_142_reg[13]_0 [8]),
        .R(1'b0));
  FDRE \win_val_0_1_2_fu_142_reg[9] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1420),
        .D(\win_val_0_1_fu_138_reg[13]_0 [9]),
        .Q(\win_val_0_1_2_fu_142_reg[13]_0 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_0_1_fu_138[0]_i_1 
       (.I0(element_gd_s_fu_134[0]),
        .I1(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I2(\win_val_0_1_fu_138_reg[13]_0 [0]),
        .O(\win_val_0_1_fu_138[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_0_1_fu_138[10]_i_1 
       (.I0(element_gd_s_fu_134[10]),
        .I1(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I2(\win_val_0_1_fu_138_reg[13]_0 [10]),
        .O(\win_val_0_1_fu_138[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_0_1_fu_138[11]_i_1 
       (.I0(element_gd_s_fu_134[11]),
        .I1(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I2(\win_val_0_1_fu_138_reg[13]_0 [11]),
        .O(\win_val_0_1_fu_138[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_0_1_fu_138[12]_i_1 
       (.I0(element_gd_s_fu_134[12]),
        .I1(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I2(\win_val_0_1_fu_138_reg[13]_0 [12]),
        .O(\win_val_0_1_fu_138[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_0_1_fu_138[13]_i_1 
       (.I0(element_gd_s_fu_134[13]),
        .I1(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I2(\win_val_0_1_fu_138_reg[13]_0 [13]),
        .O(\win_val_0_1_fu_138[13]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_0_1_fu_138[1]_i_1 
       (.I0(element_gd_s_fu_134[1]),
        .I1(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I2(\win_val_0_1_fu_138_reg[13]_0 [1]),
        .O(\win_val_0_1_fu_138[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_0_1_fu_138[2]_i_1 
       (.I0(element_gd_s_fu_134[2]),
        .I1(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I2(\win_val_0_1_fu_138_reg[13]_0 [2]),
        .O(\win_val_0_1_fu_138[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_0_1_fu_138[3]_i_1 
       (.I0(element_gd_s_fu_134[3]),
        .I1(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I2(\win_val_0_1_fu_138_reg[13]_0 [3]),
        .O(\win_val_0_1_fu_138[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_0_1_fu_138[4]_i_1 
       (.I0(element_gd_s_fu_134[4]),
        .I1(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I2(\win_val_0_1_fu_138_reg[13]_0 [4]),
        .O(\win_val_0_1_fu_138[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_0_1_fu_138[5]_i_1 
       (.I0(element_gd_s_fu_134[5]),
        .I1(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I2(\win_val_0_1_fu_138_reg[13]_0 [5]),
        .O(\win_val_0_1_fu_138[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_0_1_fu_138[6]_i_1 
       (.I0(element_gd_s_fu_134[6]),
        .I1(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I2(\win_val_0_1_fu_138_reg[13]_0 [6]),
        .O(\win_val_0_1_fu_138[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_0_1_fu_138[7]_i_1 
       (.I0(element_gd_s_fu_134[7]),
        .I1(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I2(\win_val_0_1_fu_138_reg[13]_0 [7]),
        .O(\win_val_0_1_fu_138[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_0_1_fu_138[8]_i_1 
       (.I0(element_gd_s_fu_134[8]),
        .I1(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I2(\win_val_0_1_fu_138_reg[13]_0 [8]),
        .O(\win_val_0_1_fu_138[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_0_1_fu_138[9]_i_1 
       (.I0(element_gd_s_fu_134[9]),
        .I1(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I2(\win_val_0_1_fu_138_reg[13]_0 [9]),
        .O(\win_val_0_1_fu_138[9]_i_1_n_0 ));
  FDRE \win_val_0_1_fu_138_reg[0] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1420),
        .D(\win_val_0_1_fu_138[0]_i_1_n_0 ),
        .Q(\win_val_0_1_fu_138_reg[13]_0 [0]),
        .R(1'b0));
  FDRE \win_val_0_1_fu_138_reg[10] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1420),
        .D(\win_val_0_1_fu_138[10]_i_1_n_0 ),
        .Q(\win_val_0_1_fu_138_reg[13]_0 [10]),
        .R(1'b0));
  FDRE \win_val_0_1_fu_138_reg[11] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1420),
        .D(\win_val_0_1_fu_138[11]_i_1_n_0 ),
        .Q(\win_val_0_1_fu_138_reg[13]_0 [11]),
        .R(1'b0));
  FDRE \win_val_0_1_fu_138_reg[12] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1420),
        .D(\win_val_0_1_fu_138[12]_i_1_n_0 ),
        .Q(\win_val_0_1_fu_138_reg[13]_0 [12]),
        .R(1'b0));
  FDRE \win_val_0_1_fu_138_reg[13] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1420),
        .D(\win_val_0_1_fu_138[13]_i_1_n_0 ),
        .Q(\win_val_0_1_fu_138_reg[13]_0 [13]),
        .R(1'b0));
  FDRE \win_val_0_1_fu_138_reg[1] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1420),
        .D(\win_val_0_1_fu_138[1]_i_1_n_0 ),
        .Q(\win_val_0_1_fu_138_reg[13]_0 [1]),
        .R(1'b0));
  FDRE \win_val_0_1_fu_138_reg[2] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1420),
        .D(\win_val_0_1_fu_138[2]_i_1_n_0 ),
        .Q(\win_val_0_1_fu_138_reg[13]_0 [2]),
        .R(1'b0));
  FDRE \win_val_0_1_fu_138_reg[3] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1420),
        .D(\win_val_0_1_fu_138[3]_i_1_n_0 ),
        .Q(\win_val_0_1_fu_138_reg[13]_0 [3]),
        .R(1'b0));
  FDRE \win_val_0_1_fu_138_reg[4] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1420),
        .D(\win_val_0_1_fu_138[4]_i_1_n_0 ),
        .Q(\win_val_0_1_fu_138_reg[13]_0 [4]),
        .R(1'b0));
  FDRE \win_val_0_1_fu_138_reg[5] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1420),
        .D(\win_val_0_1_fu_138[5]_i_1_n_0 ),
        .Q(\win_val_0_1_fu_138_reg[13]_0 [5]),
        .R(1'b0));
  FDRE \win_val_0_1_fu_138_reg[6] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1420),
        .D(\win_val_0_1_fu_138[6]_i_1_n_0 ),
        .Q(\win_val_0_1_fu_138_reg[13]_0 [6]),
        .R(1'b0));
  FDRE \win_val_0_1_fu_138_reg[7] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1420),
        .D(\win_val_0_1_fu_138[7]_i_1_n_0 ),
        .Q(\win_val_0_1_fu_138_reg[13]_0 [7]),
        .R(1'b0));
  FDRE \win_val_0_1_fu_138_reg[8] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1420),
        .D(\win_val_0_1_fu_138[8]_i_1_n_0 ),
        .Q(\win_val_0_1_fu_138_reg[13]_0 [8]),
        .R(1'b0));
  FDRE \win_val_0_1_fu_138_reg[9] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1420),
        .D(\win_val_0_1_fu_138[9]_i_1_n_0 ),
        .Q(\win_val_0_1_fu_138_reg[13]_0 [9]),
        .R(1'b0));
  FDRE \win_val_1_1_2_fu_150_reg[0] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1420),
        .D(\win_val_1_1_fu_146_reg[15]_0 [0]),
        .Q(\win_val_1_1_2_fu_150_reg[15]_0 [0]),
        .R(1'b0));
  FDRE \win_val_1_1_2_fu_150_reg[10] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1420),
        .D(\win_val_1_1_fu_146_reg[15]_0 [10]),
        .Q(\win_val_1_1_2_fu_150_reg[15]_0 [10]),
        .R(1'b0));
  FDRE \win_val_1_1_2_fu_150_reg[11] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1420),
        .D(\win_val_1_1_fu_146_reg[15]_0 [11]),
        .Q(\win_val_1_1_2_fu_150_reg[15]_0 [11]),
        .R(1'b0));
  FDRE \win_val_1_1_2_fu_150_reg[12] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1420),
        .D(\win_val_1_1_fu_146_reg[15]_0 [12]),
        .Q(\win_val_1_1_2_fu_150_reg[15]_0 [12]),
        .R(1'b0));
  FDRE \win_val_1_1_2_fu_150_reg[13] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1420),
        .D(\win_val_1_1_fu_146_reg[15]_0 [13]),
        .Q(\win_val_1_1_2_fu_150_reg[15]_0 [13]),
        .R(1'b0));
  FDRE \win_val_1_1_2_fu_150_reg[14] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1420),
        .D(\win_val_1_1_fu_146_reg[15]_0 [14]),
        .Q(\win_val_1_1_2_fu_150_reg[15]_0 [14]),
        .R(1'b0));
  FDRE \win_val_1_1_2_fu_150_reg[15] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1420),
        .D(\win_val_1_1_fu_146_reg[15]_0 [15]),
        .Q(\win_val_1_1_2_fu_150_reg[15]_0 [15]),
        .R(1'b0));
  FDRE \win_val_1_1_2_fu_150_reg[1] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1420),
        .D(\win_val_1_1_fu_146_reg[15]_0 [1]),
        .Q(\win_val_1_1_2_fu_150_reg[15]_0 [1]),
        .R(1'b0));
  FDRE \win_val_1_1_2_fu_150_reg[2] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1420),
        .D(\win_val_1_1_fu_146_reg[15]_0 [2]),
        .Q(\win_val_1_1_2_fu_150_reg[15]_0 [2]),
        .R(1'b0));
  FDRE \win_val_1_1_2_fu_150_reg[3] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1420),
        .D(\win_val_1_1_fu_146_reg[15]_0 [3]),
        .Q(\win_val_1_1_2_fu_150_reg[15]_0 [3]),
        .R(1'b0));
  FDRE \win_val_1_1_2_fu_150_reg[4] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1420),
        .D(\win_val_1_1_fu_146_reg[15]_0 [4]),
        .Q(\win_val_1_1_2_fu_150_reg[15]_0 [4]),
        .R(1'b0));
  FDRE \win_val_1_1_2_fu_150_reg[5] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1420),
        .D(\win_val_1_1_fu_146_reg[15]_0 [5]),
        .Q(\win_val_1_1_2_fu_150_reg[15]_0 [5]),
        .R(1'b0));
  FDRE \win_val_1_1_2_fu_150_reg[6] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1420),
        .D(\win_val_1_1_fu_146_reg[15]_0 [6]),
        .Q(\win_val_1_1_2_fu_150_reg[15]_0 [6]),
        .R(1'b0));
  FDRE \win_val_1_1_2_fu_150_reg[7] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1420),
        .D(\win_val_1_1_fu_146_reg[15]_0 [7]),
        .Q(\win_val_1_1_2_fu_150_reg[15]_0 [7]),
        .R(1'b0));
  FDRE \win_val_1_1_2_fu_150_reg[8] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1420),
        .D(\win_val_1_1_fu_146_reg[15]_0 [8]),
        .Q(\win_val_1_1_2_fu_150_reg[15]_0 [8]),
        .R(1'b0));
  FDRE \win_val_1_1_2_fu_150_reg[9] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1420),
        .D(\win_val_1_1_fu_146_reg[15]_0 [9]),
        .Q(\win_val_1_1_2_fu_150_reg[15]_0 [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8080800080808080)) 
    \win_val_1_1_fu_146[15]_i_1 
       (.I0(ap_reg_pp0_iter1_tmp_28_reg_893),
        .I1(\or_cond_reg_909_reg[0]_0 ),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_reg_pp0_iter2_or_cond7_reg_930),
        .I4(canny_edges_data_str_full_n),
        .I5(ap_enable_reg_pp0_iter3_reg_0),
        .O(win_val_0_1_2_fu_1420));
  FDRE \win_val_1_1_fu_146_reg[0] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1420),
        .D(linebuff_val_0_U_n_31),
        .Q(\win_val_1_1_fu_146_reg[15]_0 [0]),
        .R(1'b0));
  FDRE \win_val_1_1_fu_146_reg[10] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1420),
        .D(linebuff_val_0_U_n_21),
        .Q(\win_val_1_1_fu_146_reg[15]_0 [10]),
        .R(1'b0));
  FDRE \win_val_1_1_fu_146_reg[11] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1420),
        .D(linebuff_val_0_U_n_20),
        .Q(\win_val_1_1_fu_146_reg[15]_0 [11]),
        .R(1'b0));
  FDRE \win_val_1_1_fu_146_reg[12] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1420),
        .D(linebuff_val_0_U_n_19),
        .Q(\win_val_1_1_fu_146_reg[15]_0 [12]),
        .R(1'b0));
  FDRE \win_val_1_1_fu_146_reg[13] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1420),
        .D(linebuff_val_0_U_n_18),
        .Q(\win_val_1_1_fu_146_reg[15]_0 [13]),
        .R(1'b0));
  FDRE \win_val_1_1_fu_146_reg[14] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1420),
        .D(linebuff_val_0_U_n_17),
        .Q(\win_val_1_1_fu_146_reg[15]_0 [14]),
        .R(1'b0));
  FDRE \win_val_1_1_fu_146_reg[15] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1420),
        .D(linebuff_val_0_U_n_16),
        .Q(\win_val_1_1_fu_146_reg[15]_0 [15]),
        .R(1'b0));
  FDRE \win_val_1_1_fu_146_reg[1] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1420),
        .D(linebuff_val_0_U_n_30),
        .Q(\win_val_1_1_fu_146_reg[15]_0 [1]),
        .R(1'b0));
  FDRE \win_val_1_1_fu_146_reg[2] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1420),
        .D(linebuff_val_0_U_n_29),
        .Q(\win_val_1_1_fu_146_reg[15]_0 [2]),
        .R(1'b0));
  FDRE \win_val_1_1_fu_146_reg[3] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1420),
        .D(linebuff_val_0_U_n_28),
        .Q(\win_val_1_1_fu_146_reg[15]_0 [3]),
        .R(1'b0));
  FDRE \win_val_1_1_fu_146_reg[4] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1420),
        .D(linebuff_val_0_U_n_27),
        .Q(\win_val_1_1_fu_146_reg[15]_0 [4]),
        .R(1'b0));
  FDRE \win_val_1_1_fu_146_reg[5] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1420),
        .D(linebuff_val_0_U_n_26),
        .Q(\win_val_1_1_fu_146_reg[15]_0 [5]),
        .R(1'b0));
  FDRE \win_val_1_1_fu_146_reg[6] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1420),
        .D(linebuff_val_0_U_n_25),
        .Q(\win_val_1_1_fu_146_reg[15]_0 [6]),
        .R(1'b0));
  FDRE \win_val_1_1_fu_146_reg[7] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1420),
        .D(linebuff_val_0_U_n_24),
        .Q(\win_val_1_1_fu_146_reg[15]_0 [7]),
        .R(1'b0));
  FDRE \win_val_1_1_fu_146_reg[8] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1420),
        .D(linebuff_val_0_U_n_23),
        .Q(\win_val_1_1_fu_146_reg[15]_0 [8]),
        .R(1'b0));
  FDRE \win_val_1_1_fu_146_reg[9] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1420),
        .D(linebuff_val_0_U_n_22),
        .Q(\win_val_1_1_fu_146_reg[15]_0 [9]),
        .R(1'b0));
  FDRE \win_val_2_1_2_fu_158_reg[0] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1420),
        .D(\win_val_2_1_fu_154_reg[15]_0 [0]),
        .Q(\win_val_2_1_2_fu_158_reg[15]_0 [0]),
        .R(1'b0));
  FDRE \win_val_2_1_2_fu_158_reg[10] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1420),
        .D(\win_val_2_1_fu_154_reg[15]_0 [10]),
        .Q(\win_val_2_1_2_fu_158_reg[15]_0 [10]),
        .R(1'b0));
  FDRE \win_val_2_1_2_fu_158_reg[11] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1420),
        .D(\win_val_2_1_fu_154_reg[15]_0 [11]),
        .Q(\win_val_2_1_2_fu_158_reg[15]_0 [11]),
        .R(1'b0));
  FDRE \win_val_2_1_2_fu_158_reg[12] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1420),
        .D(\win_val_2_1_fu_154_reg[15]_0 [12]),
        .Q(\win_val_2_1_2_fu_158_reg[15]_0 [12]),
        .R(1'b0));
  FDRE \win_val_2_1_2_fu_158_reg[13] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1420),
        .D(\win_val_2_1_fu_154_reg[15]_0 [13]),
        .Q(\win_val_2_1_2_fu_158_reg[15]_0 [13]),
        .R(1'b0));
  FDRE \win_val_2_1_2_fu_158_reg[14] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1420),
        .D(\win_val_2_1_fu_154_reg[15]_0 [14]),
        .Q(\win_val_2_1_2_fu_158_reg[15]_0 [14]),
        .R(1'b0));
  FDRE \win_val_2_1_2_fu_158_reg[15] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1420),
        .D(\win_val_2_1_fu_154_reg[15]_0 [15]),
        .Q(\win_val_2_1_2_fu_158_reg[15]_0 [15]),
        .R(1'b0));
  FDRE \win_val_2_1_2_fu_158_reg[1] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1420),
        .D(\win_val_2_1_fu_154_reg[15]_0 [1]),
        .Q(\win_val_2_1_2_fu_158_reg[15]_0 [1]),
        .R(1'b0));
  FDRE \win_val_2_1_2_fu_158_reg[2] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1420),
        .D(\win_val_2_1_fu_154_reg[15]_0 [2]),
        .Q(\win_val_2_1_2_fu_158_reg[15]_0 [2]),
        .R(1'b0));
  FDRE \win_val_2_1_2_fu_158_reg[3] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1420),
        .D(\win_val_2_1_fu_154_reg[15]_0 [3]),
        .Q(\win_val_2_1_2_fu_158_reg[15]_0 [3]),
        .R(1'b0));
  FDRE \win_val_2_1_2_fu_158_reg[4] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1420),
        .D(\win_val_2_1_fu_154_reg[15]_0 [4]),
        .Q(\win_val_2_1_2_fu_158_reg[15]_0 [4]),
        .R(1'b0));
  FDRE \win_val_2_1_2_fu_158_reg[5] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1420),
        .D(\win_val_2_1_fu_154_reg[15]_0 [5]),
        .Q(\win_val_2_1_2_fu_158_reg[15]_0 [5]),
        .R(1'b0));
  FDRE \win_val_2_1_2_fu_158_reg[6] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1420),
        .D(\win_val_2_1_fu_154_reg[15]_0 [6]),
        .Q(\win_val_2_1_2_fu_158_reg[15]_0 [6]),
        .R(1'b0));
  FDRE \win_val_2_1_2_fu_158_reg[7] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1420),
        .D(\win_val_2_1_fu_154_reg[15]_0 [7]),
        .Q(\win_val_2_1_2_fu_158_reg[15]_0 [7]),
        .R(1'b0));
  FDRE \win_val_2_1_2_fu_158_reg[8] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1420),
        .D(\win_val_2_1_fu_154_reg[15]_0 [8]),
        .Q(\win_val_2_1_2_fu_158_reg[15]_0 [8]),
        .R(1'b0));
  FDRE \win_val_2_1_2_fu_158_reg[9] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1420),
        .D(\win_val_2_1_fu_154_reg[15]_0 [9]),
        .Q(\win_val_2_1_2_fu_158_reg[15]_0 [9]),
        .R(1'b0));
  FDRE \win_val_2_1_fu_154_reg[0] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1420),
        .D(linebuff_val_1_U_n_31),
        .Q(\win_val_2_1_fu_154_reg[15]_0 [0]),
        .R(1'b0));
  FDRE \win_val_2_1_fu_154_reg[10] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1420),
        .D(linebuff_val_1_U_n_21),
        .Q(\win_val_2_1_fu_154_reg[15]_0 [10]),
        .R(1'b0));
  FDRE \win_val_2_1_fu_154_reg[11] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1420),
        .D(linebuff_val_1_U_n_20),
        .Q(\win_val_2_1_fu_154_reg[15]_0 [11]),
        .R(1'b0));
  FDRE \win_val_2_1_fu_154_reg[12] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1420),
        .D(linebuff_val_1_U_n_19),
        .Q(\win_val_2_1_fu_154_reg[15]_0 [12]),
        .R(1'b0));
  FDRE \win_val_2_1_fu_154_reg[13] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1420),
        .D(linebuff_val_1_U_n_18),
        .Q(\win_val_2_1_fu_154_reg[15]_0 [13]),
        .R(1'b0));
  FDRE \win_val_2_1_fu_154_reg[14] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1420),
        .D(linebuff_val_1_U_n_17),
        .Q(\win_val_2_1_fu_154_reg[15]_0 [14]),
        .R(1'b0));
  FDRE \win_val_2_1_fu_154_reg[15] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1420),
        .D(linebuff_val_1_U_n_16),
        .Q(\win_val_2_1_fu_154_reg[15]_0 [15]),
        .R(1'b0));
  FDRE \win_val_2_1_fu_154_reg[1] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1420),
        .D(linebuff_val_1_U_n_30),
        .Q(\win_val_2_1_fu_154_reg[15]_0 [1]),
        .R(1'b0));
  FDRE \win_val_2_1_fu_154_reg[2] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1420),
        .D(linebuff_val_1_U_n_29),
        .Q(\win_val_2_1_fu_154_reg[15]_0 [2]),
        .R(1'b0));
  FDRE \win_val_2_1_fu_154_reg[3] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1420),
        .D(linebuff_val_1_U_n_28),
        .Q(\win_val_2_1_fu_154_reg[15]_0 [3]),
        .R(1'b0));
  FDRE \win_val_2_1_fu_154_reg[4] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1420),
        .D(linebuff_val_1_U_n_27),
        .Q(\win_val_2_1_fu_154_reg[15]_0 [4]),
        .R(1'b0));
  FDRE \win_val_2_1_fu_154_reg[5] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1420),
        .D(linebuff_val_1_U_n_26),
        .Q(\win_val_2_1_fu_154_reg[15]_0 [5]),
        .R(1'b0));
  FDRE \win_val_2_1_fu_154_reg[6] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1420),
        .D(linebuff_val_1_U_n_25),
        .Q(\win_val_2_1_fu_154_reg[15]_0 [6]),
        .R(1'b0));
  FDRE \win_val_2_1_fu_154_reg[7] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1420),
        .D(linebuff_val_1_U_n_24),
        .Q(\win_val_2_1_fu_154_reg[15]_0 [7]),
        .R(1'b0));
  FDRE \win_val_2_1_fu_154_reg[8] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1420),
        .D(linebuff_val_1_U_n_23),
        .Q(\win_val_2_1_fu_154_reg[15]_0 [8]),
        .R(1'b0));
  FDRE \win_val_2_1_fu_154_reg[9] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1420),
        .D(linebuff_val_1_U_n_22),
        .Q(\win_val_2_1_fu_154_reg[15]_0 [9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_nonmax_suppressiomb6
   (DOBDO,
    D,
    ap_clk,
    linebuff_val_0_ce0,
    tmp0_reg_8860,
    Q,
    p_0_in,
    ram_reg,
    WEA,
    ap_reg_pp0_iter1_or_cond_reg_862,
    ram_reg_0,
    ap_enable_reg_pp0_iter2,
    ap_reg_pp0_iter1_tmp_3_reg_855,
    \win_val_1_1_fu_148_reg[15] );
  output [15:0]DOBDO;
  output [15:0]D;
  input ap_clk;
  input linebuff_val_0_ce0;
  input tmp0_reg_8860;
  input [10:0]Q;
  input [10:0]p_0_in;
  input [15:0]ram_reg;
  input [0:0]WEA;
  input ap_reg_pp0_iter1_or_cond_reg_862;
  input ram_reg_0;
  input ap_enable_reg_pp0_iter2;
  input ap_reg_pp0_iter1_tmp_3_reg_855;
  input [15:0]\win_val_1_1_fu_148_reg[15] ;

  wire [15:0]D;
  wire [15:0]DOBDO;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire ap_reg_pp0_iter1_or_cond_reg_862;
  wire ap_reg_pp0_iter1_tmp_3_reg_855;
  wire linebuff_val_0_ce0;
  wire [10:0]p_0_in;
  wire [15:0]ram_reg;
  wire ram_reg_0;
  wire tmp0_reg_8860;
  wire [15:0]\win_val_1_1_fu_148_reg[15] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_nonmax_suppressiomb6_ram_11 nonmax_suppressiomb6_ram_U
       (.D(D),
        .DOBDO(DOBDO),
        .Q(Q),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_reg_pp0_iter1_or_cond_reg_862(ap_reg_pp0_iter1_or_cond_reg_862),
        .ap_reg_pp0_iter1_tmp_3_reg_855(ap_reg_pp0_iter1_tmp_3_reg_855),
        .linebuff_val_0_ce0(linebuff_val_0_ce0),
        .p_0_in(p_0_in),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .tmp0_reg_8860(tmp0_reg_8860),
        .\win_val_1_1_fu_148_reg[15] (\win_val_1_1_fu_148_reg[15] ));
endmodule

(* ORIG_REF_NAME = "nonmax_suppressiomb6" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_nonmax_suppressiomb6_10
   (linebuff_val_0_ce0,
    tmp0_reg_8860,
    p_0_in,
    WEA,
    ap_enable_reg_pp0_iter1_reg,
    D,
    CO,
    ap_clk,
    Q,
    DOBDO,
    ap_enable_reg_pp0_iter0,
    ram_reg,
    ap_reg_pp0_iter1_tmp_3_reg_855,
    ap_enable_reg_pp0_iter2,
    ram_reg_0,
    tmp_3_reg_855,
    or_cond_reg_862,
    grad_gd_data_stream_s_empty_n,
    ap_reg_pp0_iter3_or_cond4_reg_882,
    ram_reg_1,
    suppressed_data_stre_full_n,
    j_V_reg_850_reg,
    tmp_2_reg_846,
    ram_reg_2,
    \tmp_18_reg_901_reg[0] ,
    \tmp_18_reg_901[0]_i_6 ,
    \tmp_18_reg_901[0]_i_6_0 ,
    \tmp_18_reg_901[0]_i_6_1 ,
    \win_val_2_1_fu_156_reg[15] );
  output linebuff_val_0_ce0;
  output tmp0_reg_8860;
  output [10:0]p_0_in;
  output [0:0]WEA;
  output ap_enable_reg_pp0_iter1_reg;
  output [13:0]D;
  output [0:0]CO;
  input ap_clk;
  input [10:0]Q;
  input [15:0]DOBDO;
  input ap_enable_reg_pp0_iter0;
  input [0:0]ram_reg;
  input ap_reg_pp0_iter1_tmp_3_reg_855;
  input ap_enable_reg_pp0_iter2;
  input ram_reg_0;
  input tmp_3_reg_855;
  input or_cond_reg_862;
  input grad_gd_data_stream_s_empty_n;
  input ap_reg_pp0_iter3_or_cond4_reg_882;
  input ram_reg_1;
  input suppressed_data_stre_full_n;
  input [10:0]j_V_reg_850_reg;
  input tmp_2_reg_846;
  input [10:0]ram_reg_2;
  input [15:0]\tmp_18_reg_901_reg[0] ;
  input [13:0]\tmp_18_reg_901[0]_i_6 ;
  input [13:0]\tmp_18_reg_901[0]_i_6_0 ;
  input [13:0]\tmp_18_reg_901[0]_i_6_1 ;
  input [13:0]\win_val_2_1_fu_156_reg[15] ;

  wire [0:0]CO;
  wire [13:0]D;
  wire [15:0]DOBDO;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter2;
  wire ap_reg_pp0_iter1_tmp_3_reg_855;
  wire ap_reg_pp0_iter3_or_cond4_reg_882;
  wire grad_gd_data_stream_s_empty_n;
  wire [10:0]j_V_reg_850_reg;
  wire linebuff_val_0_ce0;
  wire or_cond_reg_862;
  wire [10:0]p_0_in;
  wire [0:0]ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire [10:0]ram_reg_2;
  wire suppressed_data_stre_full_n;
  wire tmp0_reg_8860;
  wire [13:0]\tmp_18_reg_901[0]_i_6 ;
  wire [13:0]\tmp_18_reg_901[0]_i_6_0 ;
  wire [13:0]\tmp_18_reg_901[0]_i_6_1 ;
  wire [15:0]\tmp_18_reg_901_reg[0] ;
  wire tmp_2_reg_846;
  wire tmp_3_reg_855;
  wire [13:0]\win_val_2_1_fu_156_reg[15] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_nonmax_suppressiomb6_ram nonmax_suppressiomb6_ram_U
       (.CO(CO),
        .D(D),
        .DOBDO(DOBDO),
        .Q(Q),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_reg_pp0_iter1_tmp_3_reg_855(ap_reg_pp0_iter1_tmp_3_reg_855),
        .ap_reg_pp0_iter3_or_cond4_reg_882(ap_reg_pp0_iter3_or_cond4_reg_882),
        .grad_gd_data_stream_s_empty_n(grad_gd_data_stream_s_empty_n),
        .j_V_reg_850_reg(j_V_reg_850_reg),
        .linebuff_val_0_ce0(linebuff_val_0_ce0),
        .or_cond_reg_862(or_cond_reg_862),
        .p_0_in(p_0_in),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .suppressed_data_stre_full_n(suppressed_data_stre_full_n),
        .tmp0_reg_8860(tmp0_reg_8860),
        .\tmp_18_reg_901[0]_i_6_0 (\tmp_18_reg_901[0]_i_6 ),
        .\tmp_18_reg_901[0]_i_6_1 (\tmp_18_reg_901[0]_i_6_0 ),
        .\tmp_18_reg_901[0]_i_6_2 (\tmp_18_reg_901[0]_i_6_1 ),
        .\tmp_18_reg_901_reg[0] (\tmp_18_reg_901_reg[0] ),
        .tmp_2_reg_846(tmp_2_reg_846),
        .tmp_3_reg_855(tmp_3_reg_855),
        .\win_val_2_1_fu_156_reg[15] (\win_val_2_1_fu_156_reg[15] ));
endmodule

(* ORIG_REF_NAME = "nonmax_suppressiomb6" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_nonmax_suppressiomb6_12
   (DOBDO,
    D,
    \int_threshold2_reg[15] ,
    ap_clk,
    linebuff_val_0_ce0,
    tmp0_reg_9340,
    Q,
    ADDRBWRADDR,
    ram_reg,
    WEA,
    ap_reg_pp0_iter1_or_cond_reg_909,
    ram_reg_0,
    ap_enable_reg_pp0_iter2,
    ram_reg_1,
    canny_edges_data_str_full_n,
    ram_reg_2,
    \slt4_reg_944[0]_i_17 ,
    ap_reg_pp0_iter1_tmp_30_reg_902,
    \win_val_1_1_fu_146_reg[15] ,
    \slt4_reg_944_reg[0]_i_12 ,
    \slt4_reg_944_reg[0]_i_12_0 ,
    \slt4_reg_944_reg[0]_i_12_1 ,
    \slt4_reg_944_reg[0]_i_12_2 ,
    \slt4_reg_944_reg[0]_i_7 ,
    \slt4_reg_944_reg[0]_i_7_0 ,
    \slt4_reg_944_reg[0]_i_7_1 ,
    \slt4_reg_944_reg[0]_i_7_2 );
  output [15:0]DOBDO;
  output [15:0]D;
  output [0:0]\int_threshold2_reg[15] ;
  input ap_clk;
  input linebuff_val_0_ce0;
  input tmp0_reg_9340;
  input [10:0]Q;
  input [10:0]ADDRBWRADDR;
  input [13:0]ram_reg;
  input [0:0]WEA;
  input ap_reg_pp0_iter1_or_cond_reg_909;
  input ram_reg_0;
  input ap_enable_reg_pp0_iter2;
  input ram_reg_1;
  input canny_edges_data_str_full_n;
  input ram_reg_2;
  input [15:0]\slt4_reg_944[0]_i_17 ;
  input ap_reg_pp0_iter1_tmp_30_reg_902;
  input [15:0]\win_val_1_1_fu_146_reg[15] ;
  input \slt4_reg_944_reg[0]_i_12 ;
  input \slt4_reg_944_reg[0]_i_12_0 ;
  input \slt4_reg_944_reg[0]_i_12_1 ;
  input \slt4_reg_944_reg[0]_i_12_2 ;
  input \slt4_reg_944_reg[0]_i_7 ;
  input \slt4_reg_944_reg[0]_i_7_0 ;
  input \slt4_reg_944_reg[0]_i_7_1 ;
  input \slt4_reg_944_reg[0]_i_7_2 ;

  wire [10:0]ADDRBWRADDR;
  wire [15:0]D;
  wire [15:0]DOBDO;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire ap_reg_pp0_iter1_or_cond_reg_909;
  wire ap_reg_pp0_iter1_tmp_30_reg_902;
  wire canny_edges_data_str_full_n;
  wire [0:0]\int_threshold2_reg[15] ;
  wire linebuff_val_0_ce0;
  wire [13:0]ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [15:0]\slt4_reg_944[0]_i_17 ;
  wire \slt4_reg_944_reg[0]_i_12 ;
  wire \slt4_reg_944_reg[0]_i_12_0 ;
  wire \slt4_reg_944_reg[0]_i_12_1 ;
  wire \slt4_reg_944_reg[0]_i_12_2 ;
  wire \slt4_reg_944_reg[0]_i_7 ;
  wire \slt4_reg_944_reg[0]_i_7_0 ;
  wire \slt4_reg_944_reg[0]_i_7_1 ;
  wire \slt4_reg_944_reg[0]_i_7_2 ;
  wire tmp0_reg_9340;
  wire [15:0]\win_val_1_1_fu_146_reg[15] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_nonmax_suppressiomb6_ram_15 nonmax_suppressiomb6_ram_U
       (.ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .DOBDO(DOBDO),
        .Q(Q),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_reg_pp0_iter1_or_cond_reg_909(ap_reg_pp0_iter1_or_cond_reg_909),
        .ap_reg_pp0_iter1_tmp_30_reg_902(ap_reg_pp0_iter1_tmp_30_reg_902),
        .canny_edges_data_str_full_n(canny_edges_data_str_full_n),
        .\int_threshold2_reg[15] (\int_threshold2_reg[15] ),
        .linebuff_val_0_ce0(linebuff_val_0_ce0),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .\slt4_reg_944[0]_i_17_0 (\slt4_reg_944[0]_i_17 ),
        .\slt4_reg_944_reg[0]_i_12_0 (\slt4_reg_944_reg[0]_i_12 ),
        .\slt4_reg_944_reg[0]_i_12_1 (\slt4_reg_944_reg[0]_i_12_0 ),
        .\slt4_reg_944_reg[0]_i_12_2 (\slt4_reg_944_reg[0]_i_12_1 ),
        .\slt4_reg_944_reg[0]_i_12_3 (\slt4_reg_944_reg[0]_i_12_2 ),
        .\slt4_reg_944_reg[0]_i_7_0 (\slt4_reg_944_reg[0]_i_7 ),
        .\slt4_reg_944_reg[0]_i_7_1 (\slt4_reg_944_reg[0]_i_7_0 ),
        .\slt4_reg_944_reg[0]_i_7_2 (\slt4_reg_944_reg[0]_i_7_1 ),
        .\slt4_reg_944_reg[0]_i_7_3 (\slt4_reg_944_reg[0]_i_7_2 ),
        .tmp0_reg_9340(tmp0_reg_9340),
        .\win_val_1_1_fu_146_reg[15] (\win_val_1_1_fu_146_reg[15] ));
endmodule

(* ORIG_REF_NAME = "nonmax_suppressiomb6" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_nonmax_suppressiomb6_13
   (linebuff_val_0_ce0,
    tmp0_reg_9340,
    ADDRBWRADDR,
    WEA,
    \or_cond_reg_909_reg[0] ,
    \ap_reg_pp0_iter2_or_cond7_reg_930_reg[0] ,
    ram_reg,
    \int_threshold2_reg[15] ,
    ap_clk,
    Q,
    DOBDO,
    ap_reg_pp0_iter1_tmp_30_reg_902,
    ap_enable_reg_pp0_iter2,
    ram_reg_0,
    canny_edges_data_str_full_n,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    tmp_30_reg_902,
    suppressed_data_stre_empty_n,
    ram_reg_4,
    ap_enable_reg_pp0_iter0,
    j_V_reg_897_reg,
    tmp_28_reg_893,
    ram_reg_5,
    D,
    \slt6_reg_954_reg[0]_i_12 ,
    \slt6_reg_954_reg[0]_i_7 ,
    \win_val_2_1_fu_154_reg[15] ,
    \slt6_reg_954_reg[0]_i_12_0 ,
    \slt6_reg_954_reg[0]_i_12_1 ,
    \slt6_reg_954_reg[0]_i_12_2 ,
    \slt6_reg_954_reg[0]_i_7_0 ,
    \slt6_reg_954_reg[0]_i_7_1 ,
    \slt6_reg_954_reg[0]_i_7_2 ,
    \slt6_reg_954_reg[0]_i_7_3 );
  output linebuff_val_0_ce0;
  output tmp0_reg_9340;
  output [10:0]ADDRBWRADDR;
  output [0:0]WEA;
  output \or_cond_reg_909_reg[0] ;
  output \ap_reg_pp0_iter2_or_cond7_reg_930_reg[0] ;
  output [15:0]ram_reg;
  output [0:0]\int_threshold2_reg[15] ;
  input ap_clk;
  input [10:0]Q;
  input [15:0]DOBDO;
  input ap_reg_pp0_iter1_tmp_30_reg_902;
  input ap_enable_reg_pp0_iter2;
  input ram_reg_0;
  input canny_edges_data_str_full_n;
  input ram_reg_1;
  input ram_reg_2;
  input [0:0]ram_reg_3;
  input tmp_30_reg_902;
  input suppressed_data_stre_empty_n;
  input ram_reg_4;
  input ap_enable_reg_pp0_iter0;
  input [9:0]j_V_reg_897_reg;
  input tmp_28_reg_893;
  input [10:0]ram_reg_5;
  input [0:0]D;
  input \slt6_reg_954_reg[0]_i_12 ;
  input [15:0]\slt6_reg_954_reg[0]_i_7 ;
  input [15:0]\win_val_2_1_fu_154_reg[15] ;
  input \slt6_reg_954_reg[0]_i_12_0 ;
  input \slt6_reg_954_reg[0]_i_12_1 ;
  input \slt6_reg_954_reg[0]_i_12_2 ;
  input \slt6_reg_954_reg[0]_i_7_0 ;
  input \slt6_reg_954_reg[0]_i_7_1 ;
  input \slt6_reg_954_reg[0]_i_7_2 ;
  input \slt6_reg_954_reg[0]_i_7_3 ;

  wire [10:0]ADDRBWRADDR;
  wire [0:0]D;
  wire [15:0]DOBDO;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_reg_pp0_iter1_tmp_30_reg_902;
  wire \ap_reg_pp0_iter2_or_cond7_reg_930_reg[0] ;
  wire canny_edges_data_str_full_n;
  wire [0:0]\int_threshold2_reg[15] ;
  wire [9:0]j_V_reg_897_reg;
  wire linebuff_val_0_ce0;
  wire \or_cond_reg_909_reg[0] ;
  wire [15:0]ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [0:0]ram_reg_3;
  wire ram_reg_4;
  wire [10:0]ram_reg_5;
  wire \slt6_reg_954_reg[0]_i_12 ;
  wire \slt6_reg_954_reg[0]_i_12_0 ;
  wire \slt6_reg_954_reg[0]_i_12_1 ;
  wire \slt6_reg_954_reg[0]_i_12_2 ;
  wire [15:0]\slt6_reg_954_reg[0]_i_7 ;
  wire \slt6_reg_954_reg[0]_i_7_0 ;
  wire \slt6_reg_954_reg[0]_i_7_1 ;
  wire \slt6_reg_954_reg[0]_i_7_2 ;
  wire \slt6_reg_954_reg[0]_i_7_3 ;
  wire suppressed_data_stre_empty_n;
  wire tmp0_reg_9340;
  wire tmp_28_reg_893;
  wire tmp_30_reg_902;
  wire [15:0]\win_val_2_1_fu_154_reg[15] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_nonmax_suppressiomb6_ram_14 nonmax_suppressiomb6_ram_U
       (.ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .DOBDO(DOBDO),
        .Q(Q),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_reg_pp0_iter1_tmp_30_reg_902(ap_reg_pp0_iter1_tmp_30_reg_902),
        .\ap_reg_pp0_iter2_or_cond7_reg_930_reg[0] (\ap_reg_pp0_iter2_or_cond7_reg_930_reg[0] ),
        .canny_edges_data_str_full_n(canny_edges_data_str_full_n),
        .\int_threshold2_reg[15] (\int_threshold2_reg[15] ),
        .j_V_reg_897_reg(j_V_reg_897_reg),
        .linebuff_val_0_ce0(linebuff_val_0_ce0),
        .\or_cond_reg_909_reg[0] (\or_cond_reg_909_reg[0] ),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3),
        .ram_reg_5(ram_reg_4),
        .ram_reg_6(ram_reg_5),
        .\slt6_reg_954_reg[0]_i_12_0 (\slt6_reg_954_reg[0]_i_12 ),
        .\slt6_reg_954_reg[0]_i_12_1 (\slt6_reg_954_reg[0]_i_12_0 ),
        .\slt6_reg_954_reg[0]_i_12_2 (\slt6_reg_954_reg[0]_i_12_1 ),
        .\slt6_reg_954_reg[0]_i_12_3 (\slt6_reg_954_reg[0]_i_12_2 ),
        .\slt6_reg_954_reg[0]_i_7_0 (\slt6_reg_954_reg[0]_i_7 ),
        .\slt6_reg_954_reg[0]_i_7_1 (\slt6_reg_954_reg[0]_i_7_0 ),
        .\slt6_reg_954_reg[0]_i_7_2 (\slt6_reg_954_reg[0]_i_7_1 ),
        .\slt6_reg_954_reg[0]_i_7_3 (\slt6_reg_954_reg[0]_i_7_2 ),
        .\slt6_reg_954_reg[0]_i_7_4 (\slt6_reg_954_reg[0]_i_7_3 ),
        .suppressed_data_stre_empty_n(suppressed_data_stre_empty_n),
        .tmp0_reg_9340(tmp0_reg_9340),
        .tmp_28_reg_893(tmp_28_reg_893),
        .tmp_30_reg_902(tmp_30_reg_902),
        .\win_val_2_1_fu_154_reg[15] (\win_val_2_1_fu_154_reg[15] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_nonmax_suppressiomb6_ram
   (linebuff_val_0_ce0,
    tmp0_reg_8860,
    p_0_in,
    WEA,
    ap_enable_reg_pp0_iter1_reg,
    D,
    CO,
    ap_clk,
    Q,
    DOBDO,
    ap_enable_reg_pp0_iter0,
    ram_reg_0,
    ap_reg_pp0_iter1_tmp_3_reg_855,
    ap_enable_reg_pp0_iter2,
    ram_reg_1,
    tmp_3_reg_855,
    or_cond_reg_862,
    grad_gd_data_stream_s_empty_n,
    ap_reg_pp0_iter3_or_cond4_reg_882,
    ram_reg_2,
    suppressed_data_stre_full_n,
    j_V_reg_850_reg,
    tmp_2_reg_846,
    ram_reg_3,
    \tmp_18_reg_901_reg[0] ,
    \tmp_18_reg_901[0]_i_6_0 ,
    \tmp_18_reg_901[0]_i_6_1 ,
    \tmp_18_reg_901[0]_i_6_2 ,
    \win_val_2_1_fu_156_reg[15] );
  output linebuff_val_0_ce0;
  output tmp0_reg_8860;
  output [10:0]p_0_in;
  output [0:0]WEA;
  output ap_enable_reg_pp0_iter1_reg;
  output [13:0]D;
  output [0:0]CO;
  input ap_clk;
  input [10:0]Q;
  input [15:0]DOBDO;
  input ap_enable_reg_pp0_iter0;
  input [0:0]ram_reg_0;
  input ap_reg_pp0_iter1_tmp_3_reg_855;
  input ap_enable_reg_pp0_iter2;
  input ram_reg_1;
  input tmp_3_reg_855;
  input or_cond_reg_862;
  input grad_gd_data_stream_s_empty_n;
  input ap_reg_pp0_iter3_or_cond4_reg_882;
  input ram_reg_2;
  input suppressed_data_stre_full_n;
  input [10:0]j_V_reg_850_reg;
  input tmp_2_reg_846;
  input [10:0]ram_reg_3;
  input [15:0]\tmp_18_reg_901_reg[0] ;
  input [13:0]\tmp_18_reg_901[0]_i_6_0 ;
  input [13:0]\tmp_18_reg_901[0]_i_6_1 ;
  input [13:0]\tmp_18_reg_901[0]_i_6_2 ;
  input [13:0]\win_val_2_1_fu_156_reg[15] ;

  wire [0:0]CO;
  wire [13:0]D;
  wire [15:0]DOBDO;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter2;
  wire ap_reg_pp0_iter1_tmp_3_reg_855;
  wire ap_reg_pp0_iter3_or_cond4_reg_882;
  wire grad_gd_data_stream_s_empty_n;
  wire [10:0]j_V_reg_850_reg;
  wire linebuff_val_0_ce0;
  wire linebuff_val_1_we1;
  wire or_cond_reg_862;
  wire [10:0]p_0_in;
  wire [0:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [10:0]ram_reg_3;
  wire ram_reg_n_66;
  wire ram_reg_n_67;
  wire suppressed_data_stre_full_n;
  wire tmp0_reg_8860;
  wire [15:2]tmp1_s_fu_128;
  wire \tmp_18_reg_901[0]_i_10_n_0 ;
  wire \tmp_18_reg_901[0]_i_11_n_0 ;
  wire \tmp_18_reg_901[0]_i_12_n_0 ;
  wire \tmp_18_reg_901[0]_i_13_n_0 ;
  wire \tmp_18_reg_901[0]_i_14_n_0 ;
  wire \tmp_18_reg_901[0]_i_15_n_0 ;
  wire \tmp_18_reg_901[0]_i_16_n_0 ;
  wire \tmp_18_reg_901[0]_i_17_n_0 ;
  wire \tmp_18_reg_901[0]_i_18_n_0 ;
  wire \tmp_18_reg_901[0]_i_19_n_0 ;
  wire \tmp_18_reg_901[0]_i_20_n_0 ;
  wire \tmp_18_reg_901[0]_i_21_n_0 ;
  wire \tmp_18_reg_901[0]_i_22_n_0 ;
  wire \tmp_18_reg_901[0]_i_23_n_0 ;
  wire \tmp_18_reg_901[0]_i_24_n_0 ;
  wire \tmp_18_reg_901[0]_i_25_n_0 ;
  wire \tmp_18_reg_901[0]_i_26_n_0 ;
  wire \tmp_18_reg_901[0]_i_27_n_0 ;
  wire \tmp_18_reg_901[0]_i_28_n_0 ;
  wire \tmp_18_reg_901[0]_i_29_n_0 ;
  wire \tmp_18_reg_901[0]_i_30_n_0 ;
  wire \tmp_18_reg_901[0]_i_3_n_0 ;
  wire \tmp_18_reg_901[0]_i_4_n_0 ;
  wire \tmp_18_reg_901[0]_i_5_n_0 ;
  wire [13:0]\tmp_18_reg_901[0]_i_6_0 ;
  wire [13:0]\tmp_18_reg_901[0]_i_6_1 ;
  wire [13:0]\tmp_18_reg_901[0]_i_6_2 ;
  wire \tmp_18_reg_901[0]_i_6_n_0 ;
  wire \tmp_18_reg_901[0]_i_7_n_0 ;
  wire \tmp_18_reg_901[0]_i_8_n_0 ;
  wire \tmp_18_reg_901[0]_i_9_n_0 ;
  wire [15:0]\tmp_18_reg_901_reg[0] ;
  wire \tmp_18_reg_901_reg[0]_i_1_n_2 ;
  wire \tmp_18_reg_901_reg[0]_i_1_n_3 ;
  wire \tmp_18_reg_901_reg[0]_i_2_n_0 ;
  wire \tmp_18_reg_901_reg[0]_i_2_n_1 ;
  wire \tmp_18_reg_901_reg[0]_i_2_n_2 ;
  wire \tmp_18_reg_901_reg[0]_i_2_n_3 ;
  wire tmp_2_reg_846;
  wire tmp_3_reg_855;
  wire [13:0]\win_val_2_1_fu_156_reg[15] ;
  wire NLW_ram_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [31:16]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_RDADDRECC_UNCONNECTED;
  wire [3:3]\NLW_tmp_18_reg_901_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_18_reg_901_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_18_reg_901_reg[0]_i_2_O_UNCONNECTED ;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "30720" *) 
  (* RTL_RAM_NAME = "linebuff_val_1_U/nonmax_suppressiomb6_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,p_0_in,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DOBDO}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[31:16],tmp1_s_fu_128,ram_reg_n_66,ram_reg_n_67}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(linebuff_val_1_we1),
        .ENBWREN(linebuff_val_0_ce0),
        .INJECTDBITERR(NLW_ram_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(tmp0_reg_8860),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    ram_reg_i_10
       (.I0(j_V_reg_850_reg[4]),
        .I1(tmp_2_reg_846),
        .I2(ram_reg_1),
        .I3(ram_reg_0),
        .I4(ram_reg_3[4]),
        .O(p_0_in[4]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    ram_reg_i_11
       (.I0(j_V_reg_850_reg[3]),
        .I1(tmp_2_reg_846),
        .I2(ram_reg_1),
        .I3(ram_reg_0),
        .I4(ram_reg_3[3]),
        .O(p_0_in[3]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    ram_reg_i_12
       (.I0(j_V_reg_850_reg[2]),
        .I1(tmp_2_reg_846),
        .I2(ram_reg_1),
        .I3(ram_reg_0),
        .I4(ram_reg_3[2]),
        .O(p_0_in[2]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    ram_reg_i_13
       (.I0(j_V_reg_850_reg[1]),
        .I1(tmp_2_reg_846),
        .I2(ram_reg_1),
        .I3(ram_reg_0),
        .I4(ram_reg_3[1]),
        .O(p_0_in[1]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    ram_reg_i_14
       (.I0(j_V_reg_850_reg[0]),
        .I1(tmp_2_reg_846),
        .I2(ram_reg_1),
        .I3(ram_reg_0),
        .I4(ram_reg_3[0]),
        .O(p_0_in[0]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_15
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .O(WEA));
  LUT6 #(
    .INIT(64'h0808080808FF0808)) 
    ram_reg_i_16
       (.I0(ram_reg_1),
        .I1(or_cond_reg_862),
        .I2(grad_gd_data_stream_s_empty_n),
        .I3(ap_reg_pp0_iter3_or_cond4_reg_882),
        .I4(ram_reg_2),
        .I5(suppressed_data_stre_full_n),
        .O(ap_enable_reg_pp0_iter1_reg));
  LUT3 #(
    .INIT(8'h20)) 
    ram_reg_i_1__6
       (.I0(ap_reg_pp0_iter1_tmp_3_reg_855),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(ap_enable_reg_pp0_iter2),
        .O(linebuff_val_1_we1));
  LUT3 #(
    .INIT(8'h08)) 
    ram_reg_i_2__5
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ram_reg_0),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .O(linebuff_val_0_ce0));
  LUT4 #(
    .INIT(16'h0080)) 
    ram_reg_i_3__5
       (.I0(ram_reg_0),
        .I1(ram_reg_1),
        .I2(tmp_3_reg_855),
        .I3(ap_enable_reg_pp0_iter1_reg),
        .O(tmp0_reg_8860));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    ram_reg_i_4__5
       (.I0(j_V_reg_850_reg[10]),
        .I1(tmp_2_reg_846),
        .I2(ram_reg_1),
        .I3(ram_reg_0),
        .I4(ram_reg_3[10]),
        .O(p_0_in[10]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    ram_reg_i_5__3
       (.I0(j_V_reg_850_reg[9]),
        .I1(tmp_2_reg_846),
        .I2(ram_reg_1),
        .I3(ram_reg_0),
        .I4(ram_reg_3[9]),
        .O(p_0_in[9]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    ram_reg_i_6__3
       (.I0(j_V_reg_850_reg[8]),
        .I1(tmp_2_reg_846),
        .I2(ram_reg_1),
        .I3(ram_reg_0),
        .I4(ram_reg_3[8]),
        .O(p_0_in[8]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    ram_reg_i_7__3
       (.I0(j_V_reg_850_reg[7]),
        .I1(tmp_2_reg_846),
        .I2(ram_reg_1),
        .I3(ram_reg_0),
        .I4(ram_reg_3[7]),
        .O(p_0_in[7]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    ram_reg_i_8__3
       (.I0(j_V_reg_850_reg[6]),
        .I1(tmp_2_reg_846),
        .I2(ram_reg_1),
        .I3(ram_reg_0),
        .I4(ram_reg_3[6]),
        .O(p_0_in[6]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    ram_reg_i_9__3
       (.I0(j_V_reg_850_reg[5]),
        .I1(tmp_2_reg_846),
        .I2(ram_reg_1),
        .I3(ram_reg_0),
        .I4(ram_reg_3[5]),
        .O(p_0_in[5]));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_18_reg_901[0]_i_10 
       (.I0(\tmp_18_reg_901_reg[0] [7]),
        .I1(\tmp_18_reg_901[0]_i_25_n_0 ),
        .I2(\tmp_18_reg_901_reg[0] [6]),
        .I3(\tmp_18_reg_901[0]_i_26_n_0 ),
        .O(\tmp_18_reg_901[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_18_reg_901[0]_i_11 
       (.I0(\tmp_18_reg_901_reg[0] [5]),
        .I1(\tmp_18_reg_901[0]_i_27_n_0 ),
        .I2(\tmp_18_reg_901_reg[0] [4]),
        .I3(\tmp_18_reg_901[0]_i_28_n_0 ),
        .O(\tmp_18_reg_901[0]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_18_reg_901[0]_i_12 
       (.I0(\tmp_18_reg_901_reg[0] [3]),
        .I1(\tmp_18_reg_901[0]_i_29_n_0 ),
        .I2(\tmp_18_reg_901_reg[0] [2]),
        .I3(\tmp_18_reg_901[0]_i_30_n_0 ),
        .O(\tmp_18_reg_901[0]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_18_reg_901[0]_i_13 
       (.I0(\tmp_18_reg_901[0]_i_23_n_0 ),
        .I1(\tmp_18_reg_901_reg[0] [9]),
        .I2(\tmp_18_reg_901[0]_i_24_n_0 ),
        .I3(\tmp_18_reg_901_reg[0] [8]),
        .O(\tmp_18_reg_901[0]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_18_reg_901[0]_i_14 
       (.I0(\tmp_18_reg_901[0]_i_25_n_0 ),
        .I1(\tmp_18_reg_901_reg[0] [7]),
        .I2(\tmp_18_reg_901[0]_i_26_n_0 ),
        .I3(\tmp_18_reg_901_reg[0] [6]),
        .O(\tmp_18_reg_901[0]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_18_reg_901[0]_i_15 
       (.I0(\tmp_18_reg_901[0]_i_27_n_0 ),
        .I1(\tmp_18_reg_901_reg[0] [5]),
        .I2(\tmp_18_reg_901[0]_i_28_n_0 ),
        .I3(\tmp_18_reg_901_reg[0] [4]),
        .O(\tmp_18_reg_901[0]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_18_reg_901[0]_i_16 
       (.I0(\tmp_18_reg_901[0]_i_29_n_0 ),
        .I1(\tmp_18_reg_901_reg[0] [3]),
        .I2(\tmp_18_reg_901[0]_i_30_n_0 ),
        .I3(\tmp_18_reg_901_reg[0] [2]),
        .O(\tmp_18_reg_901[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \tmp_18_reg_901[0]_i_17 
       (.I0(D[13]),
        .I1(\tmp_18_reg_901_reg[0] [1]),
        .I2(\tmp_18_reg_901_reg[0] [0]),
        .I3(\tmp_18_reg_901[0]_i_6_0 [13]),
        .I4(\tmp_18_reg_901[0]_i_6_1 [13]),
        .I5(\tmp_18_reg_901[0]_i_6_2 [13]),
        .O(\tmp_18_reg_901[0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \tmp_18_reg_901[0]_i_18 
       (.I0(D[12]),
        .I1(\tmp_18_reg_901_reg[0] [1]),
        .I2(\tmp_18_reg_901_reg[0] [0]),
        .I3(\tmp_18_reg_901[0]_i_6_0 [12]),
        .I4(\tmp_18_reg_901[0]_i_6_1 [12]),
        .I5(\tmp_18_reg_901[0]_i_6_2 [12]),
        .O(\tmp_18_reg_901[0]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \tmp_18_reg_901[0]_i_19 
       (.I0(D[11]),
        .I1(\tmp_18_reg_901_reg[0] [1]),
        .I2(\tmp_18_reg_901_reg[0] [0]),
        .I3(\tmp_18_reg_901[0]_i_6_0 [11]),
        .I4(\tmp_18_reg_901[0]_i_6_1 [11]),
        .I5(\tmp_18_reg_901[0]_i_6_2 [11]),
        .O(\tmp_18_reg_901[0]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \tmp_18_reg_901[0]_i_20 
       (.I0(D[10]),
        .I1(\tmp_18_reg_901_reg[0] [1]),
        .I2(\tmp_18_reg_901_reg[0] [0]),
        .I3(\tmp_18_reg_901[0]_i_6_0 [10]),
        .I4(\tmp_18_reg_901[0]_i_6_1 [10]),
        .I5(\tmp_18_reg_901[0]_i_6_2 [10]),
        .O(\tmp_18_reg_901[0]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \tmp_18_reg_901[0]_i_21 
       (.I0(D[9]),
        .I1(\tmp_18_reg_901_reg[0] [1]),
        .I2(\tmp_18_reg_901_reg[0] [0]),
        .I3(\tmp_18_reg_901[0]_i_6_0 [9]),
        .I4(\tmp_18_reg_901[0]_i_6_1 [9]),
        .I5(\tmp_18_reg_901[0]_i_6_2 [9]),
        .O(\tmp_18_reg_901[0]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \tmp_18_reg_901[0]_i_22 
       (.I0(D[8]),
        .I1(\tmp_18_reg_901_reg[0] [1]),
        .I2(\tmp_18_reg_901_reg[0] [0]),
        .I3(\tmp_18_reg_901[0]_i_6_0 [8]),
        .I4(\tmp_18_reg_901[0]_i_6_1 [8]),
        .I5(\tmp_18_reg_901[0]_i_6_2 [8]),
        .O(\tmp_18_reg_901[0]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \tmp_18_reg_901[0]_i_23 
       (.I0(D[7]),
        .I1(\tmp_18_reg_901_reg[0] [1]),
        .I2(\tmp_18_reg_901_reg[0] [0]),
        .I3(\tmp_18_reg_901[0]_i_6_0 [7]),
        .I4(\tmp_18_reg_901[0]_i_6_1 [7]),
        .I5(\tmp_18_reg_901[0]_i_6_2 [7]),
        .O(\tmp_18_reg_901[0]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \tmp_18_reg_901[0]_i_24 
       (.I0(D[6]),
        .I1(\tmp_18_reg_901_reg[0] [1]),
        .I2(\tmp_18_reg_901_reg[0] [0]),
        .I3(\tmp_18_reg_901[0]_i_6_0 [6]),
        .I4(\tmp_18_reg_901[0]_i_6_1 [6]),
        .I5(\tmp_18_reg_901[0]_i_6_2 [6]),
        .O(\tmp_18_reg_901[0]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \tmp_18_reg_901[0]_i_25 
       (.I0(D[5]),
        .I1(\tmp_18_reg_901_reg[0] [1]),
        .I2(\tmp_18_reg_901_reg[0] [0]),
        .I3(\tmp_18_reg_901[0]_i_6_0 [5]),
        .I4(\tmp_18_reg_901[0]_i_6_1 [5]),
        .I5(\tmp_18_reg_901[0]_i_6_2 [5]),
        .O(\tmp_18_reg_901[0]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \tmp_18_reg_901[0]_i_26 
       (.I0(D[4]),
        .I1(\tmp_18_reg_901_reg[0] [1]),
        .I2(\tmp_18_reg_901_reg[0] [0]),
        .I3(\tmp_18_reg_901[0]_i_6_0 [4]),
        .I4(\tmp_18_reg_901[0]_i_6_1 [4]),
        .I5(\tmp_18_reg_901[0]_i_6_2 [4]),
        .O(\tmp_18_reg_901[0]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \tmp_18_reg_901[0]_i_27 
       (.I0(D[3]),
        .I1(\tmp_18_reg_901_reg[0] [1]),
        .I2(\tmp_18_reg_901_reg[0] [0]),
        .I3(\tmp_18_reg_901[0]_i_6_0 [3]),
        .I4(\tmp_18_reg_901[0]_i_6_1 [3]),
        .I5(\tmp_18_reg_901[0]_i_6_2 [3]),
        .O(\tmp_18_reg_901[0]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \tmp_18_reg_901[0]_i_28 
       (.I0(D[2]),
        .I1(\tmp_18_reg_901_reg[0] [1]),
        .I2(\tmp_18_reg_901_reg[0] [0]),
        .I3(\tmp_18_reg_901[0]_i_6_0 [2]),
        .I4(\tmp_18_reg_901[0]_i_6_1 [2]),
        .I5(\tmp_18_reg_901[0]_i_6_2 [2]),
        .O(\tmp_18_reg_901[0]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \tmp_18_reg_901[0]_i_29 
       (.I0(D[1]),
        .I1(\tmp_18_reg_901_reg[0] [1]),
        .I2(\tmp_18_reg_901_reg[0] [0]),
        .I3(\tmp_18_reg_901[0]_i_6_0 [1]),
        .I4(\tmp_18_reg_901[0]_i_6_1 [1]),
        .I5(\tmp_18_reg_901[0]_i_6_2 [1]),
        .O(\tmp_18_reg_901[0]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_18_reg_901[0]_i_3 
       (.I0(\tmp_18_reg_901_reg[0] [15]),
        .I1(\tmp_18_reg_901[0]_i_17_n_0 ),
        .I2(\tmp_18_reg_901_reg[0] [14]),
        .I3(\tmp_18_reg_901[0]_i_18_n_0 ),
        .O(\tmp_18_reg_901[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \tmp_18_reg_901[0]_i_30 
       (.I0(D[0]),
        .I1(\tmp_18_reg_901_reg[0] [1]),
        .I2(\tmp_18_reg_901_reg[0] [0]),
        .I3(\tmp_18_reg_901[0]_i_6_0 [0]),
        .I4(\tmp_18_reg_901[0]_i_6_1 [0]),
        .I5(\tmp_18_reg_901[0]_i_6_2 [0]),
        .O(\tmp_18_reg_901[0]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_18_reg_901[0]_i_4 
       (.I0(\tmp_18_reg_901_reg[0] [13]),
        .I1(\tmp_18_reg_901[0]_i_19_n_0 ),
        .I2(\tmp_18_reg_901_reg[0] [12]),
        .I3(\tmp_18_reg_901[0]_i_20_n_0 ),
        .O(\tmp_18_reg_901[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_18_reg_901[0]_i_5 
       (.I0(\tmp_18_reg_901_reg[0] [11]),
        .I1(\tmp_18_reg_901[0]_i_21_n_0 ),
        .I2(\tmp_18_reg_901_reg[0] [10]),
        .I3(\tmp_18_reg_901[0]_i_22_n_0 ),
        .O(\tmp_18_reg_901[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_18_reg_901[0]_i_6 
       (.I0(\tmp_18_reg_901[0]_i_17_n_0 ),
        .I1(\tmp_18_reg_901_reg[0] [15]),
        .I2(\tmp_18_reg_901[0]_i_18_n_0 ),
        .I3(\tmp_18_reg_901_reg[0] [14]),
        .O(\tmp_18_reg_901[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_18_reg_901[0]_i_7 
       (.I0(\tmp_18_reg_901[0]_i_19_n_0 ),
        .I1(\tmp_18_reg_901_reg[0] [13]),
        .I2(\tmp_18_reg_901[0]_i_20_n_0 ),
        .I3(\tmp_18_reg_901_reg[0] [12]),
        .O(\tmp_18_reg_901[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_18_reg_901[0]_i_8 
       (.I0(\tmp_18_reg_901[0]_i_21_n_0 ),
        .I1(\tmp_18_reg_901_reg[0] [11]),
        .I2(\tmp_18_reg_901[0]_i_22_n_0 ),
        .I3(\tmp_18_reg_901_reg[0] [10]),
        .O(\tmp_18_reg_901[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_18_reg_901[0]_i_9 
       (.I0(\tmp_18_reg_901_reg[0] [9]),
        .I1(\tmp_18_reg_901[0]_i_23_n_0 ),
        .I2(\tmp_18_reg_901_reg[0] [8]),
        .I3(\tmp_18_reg_901[0]_i_24_n_0 ),
        .O(\tmp_18_reg_901[0]_i_9_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \tmp_18_reg_901_reg[0]_i_1 
       (.CI(\tmp_18_reg_901_reg[0]_i_2_n_0 ),
        .CO({\NLW_tmp_18_reg_901_reg[0]_i_1_CO_UNCONNECTED [3],CO,\tmp_18_reg_901_reg[0]_i_1_n_2 ,\tmp_18_reg_901_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\tmp_18_reg_901[0]_i_3_n_0 ,\tmp_18_reg_901[0]_i_4_n_0 ,\tmp_18_reg_901[0]_i_5_n_0 }),
        .O(\NLW_tmp_18_reg_901_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,\tmp_18_reg_901[0]_i_6_n_0 ,\tmp_18_reg_901[0]_i_7_n_0 ,\tmp_18_reg_901[0]_i_8_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \tmp_18_reg_901_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\tmp_18_reg_901_reg[0]_i_2_n_0 ,\tmp_18_reg_901_reg[0]_i_2_n_1 ,\tmp_18_reg_901_reg[0]_i_2_n_2 ,\tmp_18_reg_901_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_18_reg_901[0]_i_9_n_0 ,\tmp_18_reg_901[0]_i_10_n_0 ,\tmp_18_reg_901[0]_i_11_n_0 ,\tmp_18_reg_901[0]_i_12_n_0 }),
        .O(\NLW_tmp_18_reg_901_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_18_reg_901[0]_i_13_n_0 ,\tmp_18_reg_901[0]_i_14_n_0 ,\tmp_18_reg_901[0]_i_15_n_0 ,\tmp_18_reg_901[0]_i_16_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_2_1_fu_156[10]_i_1 
       (.I0(tmp1_s_fu_128[10]),
        .I1(ap_reg_pp0_iter1_tmp_3_reg_855),
        .I2(\win_val_2_1_fu_156_reg[15] [8]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_2_1_fu_156[11]_i_1 
       (.I0(tmp1_s_fu_128[11]),
        .I1(ap_reg_pp0_iter1_tmp_3_reg_855),
        .I2(\win_val_2_1_fu_156_reg[15] [9]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_2_1_fu_156[12]_i_1 
       (.I0(tmp1_s_fu_128[12]),
        .I1(ap_reg_pp0_iter1_tmp_3_reg_855),
        .I2(\win_val_2_1_fu_156_reg[15] [10]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_2_1_fu_156[13]_i_1 
       (.I0(tmp1_s_fu_128[13]),
        .I1(ap_reg_pp0_iter1_tmp_3_reg_855),
        .I2(\win_val_2_1_fu_156_reg[15] [11]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_2_1_fu_156[14]_i_1 
       (.I0(tmp1_s_fu_128[14]),
        .I1(ap_reg_pp0_iter1_tmp_3_reg_855),
        .I2(\win_val_2_1_fu_156_reg[15] [12]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_2_1_fu_156[15]_i_1 
       (.I0(tmp1_s_fu_128[15]),
        .I1(ap_reg_pp0_iter1_tmp_3_reg_855),
        .I2(\win_val_2_1_fu_156_reg[15] [13]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_2_1_fu_156[2]_i_1 
       (.I0(tmp1_s_fu_128[2]),
        .I1(ap_reg_pp0_iter1_tmp_3_reg_855),
        .I2(\win_val_2_1_fu_156_reg[15] [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_2_1_fu_156[3]_i_1 
       (.I0(tmp1_s_fu_128[3]),
        .I1(ap_reg_pp0_iter1_tmp_3_reg_855),
        .I2(\win_val_2_1_fu_156_reg[15] [1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_2_1_fu_156[4]_i_1 
       (.I0(tmp1_s_fu_128[4]),
        .I1(ap_reg_pp0_iter1_tmp_3_reg_855),
        .I2(\win_val_2_1_fu_156_reg[15] [2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_2_1_fu_156[5]_i_1 
       (.I0(tmp1_s_fu_128[5]),
        .I1(ap_reg_pp0_iter1_tmp_3_reg_855),
        .I2(\win_val_2_1_fu_156_reg[15] [3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_2_1_fu_156[6]_i_1 
       (.I0(tmp1_s_fu_128[6]),
        .I1(ap_reg_pp0_iter1_tmp_3_reg_855),
        .I2(\win_val_2_1_fu_156_reg[15] [4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_2_1_fu_156[7]_i_1 
       (.I0(tmp1_s_fu_128[7]),
        .I1(ap_reg_pp0_iter1_tmp_3_reg_855),
        .I2(\win_val_2_1_fu_156_reg[15] [5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_2_1_fu_156[8]_i_1 
       (.I0(tmp1_s_fu_128[8]),
        .I1(ap_reg_pp0_iter1_tmp_3_reg_855),
        .I2(\win_val_2_1_fu_156_reg[15] [6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_2_1_fu_156[9]_i_1 
       (.I0(tmp1_s_fu_128[9]),
        .I1(ap_reg_pp0_iter1_tmp_3_reg_855),
        .I2(\win_val_2_1_fu_156_reg[15] [7]),
        .O(D[7]));
endmodule

(* ORIG_REF_NAME = "nonmax_suppressiomb6_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_nonmax_suppressiomb6_ram_11
   (DOBDO,
    D,
    ap_clk,
    linebuff_val_0_ce0,
    tmp0_reg_8860,
    Q,
    p_0_in,
    ram_reg_0,
    WEA,
    ap_reg_pp0_iter1_or_cond_reg_862,
    ram_reg_1,
    ap_enable_reg_pp0_iter2,
    ap_reg_pp0_iter1_tmp_3_reg_855,
    \win_val_1_1_fu_148_reg[15] );
  output [15:0]DOBDO;
  output [15:0]D;
  input ap_clk;
  input linebuff_val_0_ce0;
  input tmp0_reg_8860;
  input [10:0]Q;
  input [10:0]p_0_in;
  input [15:0]ram_reg_0;
  input [0:0]WEA;
  input ap_reg_pp0_iter1_or_cond_reg_862;
  input ram_reg_1;
  input ap_enable_reg_pp0_iter2;
  input ap_reg_pp0_iter1_tmp_3_reg_855;
  input [15:0]\win_val_1_1_fu_148_reg[15] ;

  wire [15:0]D;
  wire [15:0]DOBDO;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire ap_reg_pp0_iter1_or_cond_reg_862;
  wire ap_reg_pp0_iter1_tmp_3_reg_855;
  wire linebuff_val_0_ce0;
  wire linebuff_val_0_we1;
  wire [10:0]p_0_in;
  wire [15:0]ram_reg_0;
  wire ram_reg_1;
  wire tmp0_reg_8860;
  wire [15:0]\win_val_1_1_fu_148_reg[15] ;
  wire NLW_ram_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [31:16]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "30720" *) 
  (* RTL_RAM_NAME = "linebuff_val_0_U/nonmax_suppressiomb6_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,p_0_in,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[31:16],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(linebuff_val_0_we1),
        .ENBWREN(linebuff_val_0_ce0),
        .INJECTDBITERR(NLW_ram_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(tmp0_reg_8860),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h20)) 
    ram_reg_i_1__5
       (.I0(ap_reg_pp0_iter1_or_cond_reg_862),
        .I1(ram_reg_1),
        .I2(ap_enable_reg_pp0_iter2),
        .O(linebuff_val_0_we1));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_1_1_fu_148[0]_i_1 
       (.I0(DOBDO[0]),
        .I1(ap_reg_pp0_iter1_tmp_3_reg_855),
        .I2(\win_val_1_1_fu_148_reg[15] [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_1_1_fu_148[10]_i_1 
       (.I0(DOBDO[10]),
        .I1(ap_reg_pp0_iter1_tmp_3_reg_855),
        .I2(\win_val_1_1_fu_148_reg[15] [10]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_1_1_fu_148[11]_i_1 
       (.I0(DOBDO[11]),
        .I1(ap_reg_pp0_iter1_tmp_3_reg_855),
        .I2(\win_val_1_1_fu_148_reg[15] [11]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_1_1_fu_148[12]_i_1 
       (.I0(DOBDO[12]),
        .I1(ap_reg_pp0_iter1_tmp_3_reg_855),
        .I2(\win_val_1_1_fu_148_reg[15] [12]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_1_1_fu_148[13]_i_1 
       (.I0(DOBDO[13]),
        .I1(ap_reg_pp0_iter1_tmp_3_reg_855),
        .I2(\win_val_1_1_fu_148_reg[15] [13]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_1_1_fu_148[14]_i_1 
       (.I0(DOBDO[14]),
        .I1(ap_reg_pp0_iter1_tmp_3_reg_855),
        .I2(\win_val_1_1_fu_148_reg[15] [14]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_1_1_fu_148[15]_i_2 
       (.I0(DOBDO[15]),
        .I1(ap_reg_pp0_iter1_tmp_3_reg_855),
        .I2(\win_val_1_1_fu_148_reg[15] [15]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_1_1_fu_148[1]_i_1 
       (.I0(DOBDO[1]),
        .I1(ap_reg_pp0_iter1_tmp_3_reg_855),
        .I2(\win_val_1_1_fu_148_reg[15] [1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_1_1_fu_148[2]_i_1 
       (.I0(DOBDO[2]),
        .I1(ap_reg_pp0_iter1_tmp_3_reg_855),
        .I2(\win_val_1_1_fu_148_reg[15] [2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_1_1_fu_148[3]_i_1 
       (.I0(DOBDO[3]),
        .I1(ap_reg_pp0_iter1_tmp_3_reg_855),
        .I2(\win_val_1_1_fu_148_reg[15] [3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_1_1_fu_148[4]_i_1 
       (.I0(DOBDO[4]),
        .I1(ap_reg_pp0_iter1_tmp_3_reg_855),
        .I2(\win_val_1_1_fu_148_reg[15] [4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_1_1_fu_148[5]_i_1 
       (.I0(DOBDO[5]),
        .I1(ap_reg_pp0_iter1_tmp_3_reg_855),
        .I2(\win_val_1_1_fu_148_reg[15] [5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_1_1_fu_148[6]_i_1 
       (.I0(DOBDO[6]),
        .I1(ap_reg_pp0_iter1_tmp_3_reg_855),
        .I2(\win_val_1_1_fu_148_reg[15] [6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_1_1_fu_148[7]_i_1 
       (.I0(DOBDO[7]),
        .I1(ap_reg_pp0_iter1_tmp_3_reg_855),
        .I2(\win_val_1_1_fu_148_reg[15] [7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_1_1_fu_148[8]_i_1 
       (.I0(DOBDO[8]),
        .I1(ap_reg_pp0_iter1_tmp_3_reg_855),
        .I2(\win_val_1_1_fu_148_reg[15] [8]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_1_1_fu_148[9]_i_1 
       (.I0(DOBDO[9]),
        .I1(ap_reg_pp0_iter1_tmp_3_reg_855),
        .I2(\win_val_1_1_fu_148_reg[15] [9]),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "nonmax_suppressiomb6_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_nonmax_suppressiomb6_ram_14
   (linebuff_val_0_ce0,
    tmp0_reg_9340,
    ADDRBWRADDR,
    WEA,
    \or_cond_reg_909_reg[0] ,
    \ap_reg_pp0_iter2_or_cond7_reg_930_reg[0] ,
    ram_reg_0,
    \int_threshold2_reg[15] ,
    ap_clk,
    Q,
    DOBDO,
    ap_reg_pp0_iter1_tmp_30_reg_902,
    ap_enable_reg_pp0_iter2,
    ram_reg_1,
    canny_edges_data_str_full_n,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    tmp_30_reg_902,
    suppressed_data_stre_empty_n,
    ram_reg_5,
    ap_enable_reg_pp0_iter0,
    j_V_reg_897_reg,
    tmp_28_reg_893,
    ram_reg_6,
    D,
    \slt6_reg_954_reg[0]_i_12_0 ,
    \slt6_reg_954_reg[0]_i_7_0 ,
    \win_val_2_1_fu_154_reg[15] ,
    \slt6_reg_954_reg[0]_i_12_1 ,
    \slt6_reg_954_reg[0]_i_12_2 ,
    \slt6_reg_954_reg[0]_i_12_3 ,
    \slt6_reg_954_reg[0]_i_7_1 ,
    \slt6_reg_954_reg[0]_i_7_2 ,
    \slt6_reg_954_reg[0]_i_7_3 ,
    \slt6_reg_954_reg[0]_i_7_4 );
  output linebuff_val_0_ce0;
  output tmp0_reg_9340;
  output [10:0]ADDRBWRADDR;
  output [0:0]WEA;
  output \or_cond_reg_909_reg[0] ;
  output \ap_reg_pp0_iter2_or_cond7_reg_930_reg[0] ;
  output [15:0]ram_reg_0;
  output [0:0]\int_threshold2_reg[15] ;
  input ap_clk;
  input [10:0]Q;
  input [15:0]DOBDO;
  input ap_reg_pp0_iter1_tmp_30_reg_902;
  input ap_enable_reg_pp0_iter2;
  input ram_reg_1;
  input canny_edges_data_str_full_n;
  input ram_reg_2;
  input ram_reg_3;
  input [0:0]ram_reg_4;
  input tmp_30_reg_902;
  input suppressed_data_stre_empty_n;
  input ram_reg_5;
  input ap_enable_reg_pp0_iter0;
  input [9:0]j_V_reg_897_reg;
  input tmp_28_reg_893;
  input [10:0]ram_reg_6;
  input [0:0]D;
  input \slt6_reg_954_reg[0]_i_12_0 ;
  input [15:0]\slt6_reg_954_reg[0]_i_7_0 ;
  input [15:0]\win_val_2_1_fu_154_reg[15] ;
  input \slt6_reg_954_reg[0]_i_12_1 ;
  input \slt6_reg_954_reg[0]_i_12_2 ;
  input \slt6_reg_954_reg[0]_i_12_3 ;
  input \slt6_reg_954_reg[0]_i_7_1 ;
  input \slt6_reg_954_reg[0]_i_7_2 ;
  input \slt6_reg_954_reg[0]_i_7_3 ;
  input \slt6_reg_954_reg[0]_i_7_4 ;

  wire [10:0]ADDRBWRADDR;
  wire [0:0]D;
  wire [15:0]DOBDO;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_reg_pp0_iter1_tmp_30_reg_902;
  wire \ap_reg_pp0_iter2_or_cond7_reg_930_reg[0] ;
  wire canny_edges_data_str_full_n;
  wire [0:0]\int_threshold2_reg[15] ;
  wire [9:0]j_V_reg_897_reg;
  wire linebuff_val_0_ce0;
  wire linebuff_val_1_we1;
  wire \or_cond_reg_909_reg[0] ;
  wire [15:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire [0:0]ram_reg_4;
  wire ram_reg_5;
  wire [10:0]ram_reg_6;
  wire \slt6_reg_954[0]_i_13_n_0 ;
  wire \slt6_reg_954[0]_i_14_n_0 ;
  wire \slt6_reg_954[0]_i_15_n_0 ;
  wire \slt6_reg_954[0]_i_16_n_0 ;
  wire \slt6_reg_954[0]_i_17_n_0 ;
  wire \slt6_reg_954[0]_i_18_n_0 ;
  wire \slt6_reg_954[0]_i_19_n_0 ;
  wire \slt6_reg_954[0]_i_20_n_0 ;
  wire \slt6_reg_954[0]_i_21_n_0 ;
  wire \slt6_reg_954[0]_i_22_n_0 ;
  wire \slt6_reg_954[0]_i_23_n_0 ;
  wire \slt6_reg_954[0]_i_24_n_0 ;
  wire \slt6_reg_954[0]_i_25_n_0 ;
  wire \slt6_reg_954[0]_i_26_n_0 ;
  wire \slt6_reg_954[0]_i_27_n_0 ;
  wire \slt6_reg_954[0]_i_28_n_0 ;
  wire \slt6_reg_954[0]_i_29_n_0 ;
  wire \slt6_reg_954[0]_i_30_n_0 ;
  wire \slt6_reg_954[0]_i_31_n_0 ;
  wire \slt6_reg_954[0]_i_32_n_0 ;
  wire \slt6_reg_954[0]_i_33_n_0 ;
  wire \slt6_reg_954[0]_i_34_n_0 ;
  wire \slt6_reg_954[0]_i_35_n_0 ;
  wire \slt6_reg_954[0]_i_37_n_0 ;
  wire \slt6_reg_954[0]_i_38_n_0 ;
  wire \slt6_reg_954[0]_i_40_n_0 ;
  wire \slt6_reg_954[0]_i_42_n_0 ;
  wire \slt6_reg_954[0]_i_44_n_0 ;
  wire \slt6_reg_954[0]_i_45_n_0 ;
  wire \slt6_reg_954[0]_i_46_n_0 ;
  wire \slt6_reg_954[0]_i_47_n_0 ;
  wire \slt6_reg_954[0]_i_48_n_0 ;
  wire \slt6_reg_954[0]_i_49_n_0 ;
  wire \slt6_reg_954[0]_i_50_n_0 ;
  wire \slt6_reg_954[0]_i_51_n_0 ;
  wire \slt6_reg_954[0]_i_52_n_0 ;
  wire \slt6_reg_954[0]_i_54_n_0 ;
  wire \slt6_reg_954[0]_i_56_n_0 ;
  wire \slt6_reg_954[0]_i_58_n_0 ;
  wire \slt6_reg_954_reg[0]_i_12_0 ;
  wire \slt6_reg_954_reg[0]_i_12_1 ;
  wire \slt6_reg_954_reg[0]_i_12_2 ;
  wire \slt6_reg_954_reg[0]_i_12_3 ;
  wire \slt6_reg_954_reg[0]_i_12_n_0 ;
  wire \slt6_reg_954_reg[0]_i_12_n_1 ;
  wire \slt6_reg_954_reg[0]_i_12_n_2 ;
  wire \slt6_reg_954_reg[0]_i_12_n_3 ;
  wire [15:0]\slt6_reg_954_reg[0]_i_7_0 ;
  wire \slt6_reg_954_reg[0]_i_7_1 ;
  wire \slt6_reg_954_reg[0]_i_7_2 ;
  wire \slt6_reg_954_reg[0]_i_7_3 ;
  wire \slt6_reg_954_reg[0]_i_7_4 ;
  wire \slt6_reg_954_reg[0]_i_7_n_1 ;
  wire \slt6_reg_954_reg[0]_i_7_n_2 ;
  wire \slt6_reg_954_reg[0]_i_7_n_3 ;
  wire suppressed_data_stre_empty_n;
  wire tmp0_reg_9340;
  wire [15:0]tmp1_s_fu_126;
  wire tmp_28_reg_893;
  wire tmp_30_reg_902;
  wire [15:0]\win_val_2_1_fu_154_reg[15] ;
  wire NLW_ram_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [31:16]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_RDADDRECC_UNCONNECTED;
  wire [3:0]\NLW_slt6_reg_954_reg[0]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_slt6_reg_954_reg[0]_i_7_O_UNCONNECTED ;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "30720" *) 
  (* RTL_RAM_NAME = "linebuff_val_1_U/nonmax_suppressiomb6_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DOBDO}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[31:16],tmp1_s_fu_126}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(linebuff_val_1_we1),
        .ENBWREN(linebuff_val_0_ce0),
        .INJECTDBITERR(NLW_ram_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(tmp0_reg_9340),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    ram_reg_i_10__0
       (.I0(ram_reg_6[4]),
        .I1(ram_reg_4),
        .I2(ram_reg_3),
        .I3(tmp_28_reg_893),
        .I4(j_V_reg_897_reg[3]),
        .O(ADDRBWRADDR[4]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    ram_reg_i_11__0
       (.I0(ram_reg_6[3]),
        .I1(ram_reg_4),
        .I2(ram_reg_3),
        .I3(tmp_28_reg_893),
        .I4(D),
        .O(ADDRBWRADDR[3]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    ram_reg_i_12__0
       (.I0(ram_reg_6[2]),
        .I1(ram_reg_4),
        .I2(ram_reg_3),
        .I3(tmp_28_reg_893),
        .I4(j_V_reg_897_reg[2]),
        .O(ADDRBWRADDR[2]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    ram_reg_i_13__0
       (.I0(ram_reg_6[1]),
        .I1(ram_reg_4),
        .I2(ram_reg_3),
        .I3(tmp_28_reg_893),
        .I4(j_V_reg_897_reg[1]),
        .O(ADDRBWRADDR[1]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    ram_reg_i_14__0
       (.I0(j_V_reg_897_reg[0]),
        .I1(tmp_28_reg_893),
        .I2(ram_reg_3),
        .I3(ram_reg_4),
        .I4(ram_reg_6[0]),
        .O(ADDRBWRADDR[0]));
  LUT5 #(
    .INIT(32'hA8AA0000)) 
    ram_reg_i_15__0
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ram_reg_1),
        .I2(canny_edges_data_str_full_n),
        .I3(ram_reg_2),
        .I4(\or_cond_reg_909_reg[0] ),
        .O(WEA));
  LUT3 #(
    .INIT(8'hDF)) 
    ram_reg_i_16__0
       (.I0(ram_reg_5),
        .I1(suppressed_data_stre_empty_n),
        .I2(ram_reg_3),
        .O(\or_cond_reg_909_reg[0] ));
  LUT3 #(
    .INIT(8'hEF)) 
    ram_reg_i_17
       (.I0(ram_reg_1),
        .I1(canny_edges_data_str_full_n),
        .I2(ram_reg_2),
        .O(\ap_reg_pp0_iter2_or_cond7_reg_930_reg[0] ));
  LUT6 #(
    .INIT(64'h8080800080808080)) 
    ram_reg_i_1__7
       (.I0(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I1(\or_cond_reg_909_reg[0] ),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ram_reg_1),
        .I4(canny_edges_data_str_full_n),
        .I5(ram_reg_2),
        .O(linebuff_val_1_we1));
  LUT6 #(
    .INIT(64'h8080800080808080)) 
    ram_reg_i_2__6
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\or_cond_reg_909_reg[0] ),
        .I2(ram_reg_4),
        .I3(ram_reg_1),
        .I4(canny_edges_data_str_full_n),
        .I5(ram_reg_2),
        .O(linebuff_val_0_ce0));
  LUT6 #(
    .INIT(64'h8000000080008000)) 
    ram_reg_i_3__6
       (.I0(ram_reg_3),
        .I1(ram_reg_4),
        .I2(tmp_30_reg_902),
        .I3(\ap_reg_pp0_iter2_or_cond7_reg_930_reg[0] ),
        .I4(suppressed_data_stre_empty_n),
        .I5(ram_reg_5),
        .O(tmp0_reg_9340));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    ram_reg_i_4__6
       (.I0(ram_reg_6[10]),
        .I1(ram_reg_4),
        .I2(ram_reg_3),
        .I3(tmp_28_reg_893),
        .I4(j_V_reg_897_reg[9]),
        .O(ADDRBWRADDR[10]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    ram_reg_i_5__4
       (.I0(ram_reg_6[9]),
        .I1(ram_reg_4),
        .I2(ram_reg_3),
        .I3(tmp_28_reg_893),
        .I4(j_V_reg_897_reg[8]),
        .O(ADDRBWRADDR[9]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    ram_reg_i_6__4
       (.I0(ram_reg_6[8]),
        .I1(ram_reg_4),
        .I2(ram_reg_3),
        .I3(tmp_28_reg_893),
        .I4(j_V_reg_897_reg[7]),
        .O(ADDRBWRADDR[8]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    ram_reg_i_7__4
       (.I0(ram_reg_6[7]),
        .I1(ram_reg_4),
        .I2(ram_reg_3),
        .I3(tmp_28_reg_893),
        .I4(j_V_reg_897_reg[6]),
        .O(ADDRBWRADDR[7]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    ram_reg_i_8__4
       (.I0(ram_reg_6[6]),
        .I1(ram_reg_4),
        .I2(ram_reg_3),
        .I3(tmp_28_reg_893),
        .I4(j_V_reg_897_reg[5]),
        .O(ADDRBWRADDR[6]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    ram_reg_i_9__4
       (.I0(ram_reg_6[5]),
        .I1(ram_reg_4),
        .I2(ram_reg_3),
        .I3(tmp_28_reg_893),
        .I4(j_V_reg_897_reg[4]),
        .O(ADDRBWRADDR[5]));
  LUT5 #(
    .INIT(32'h22FF2232)) 
    \slt6_reg_954[0]_i_13 
       (.I0(ram_reg_0[15]),
        .I1(\slt6_reg_954_reg[0]_i_7_0 [15]),
        .I2(ram_reg_0[14]),
        .I3(\slt6_reg_954_reg[0]_i_7_0 [14]),
        .I4(\slt6_reg_954[0]_i_29_n_0 ),
        .O(\slt6_reg_954[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFFFFAAAAAEAA)) 
    \slt6_reg_954[0]_i_14 
       (.I0(\slt6_reg_954[0]_i_30_n_0 ),
        .I1(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I2(\slt6_reg_954_reg[0]_i_7_0 [13]),
        .I3(tmp1_s_fu_126[12]),
        .I4(\slt6_reg_954_reg[0]_i_7_0 [12]),
        .I5(\slt6_reg_954[0]_i_31_n_0 ),
        .O(\slt6_reg_954[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFFFFAAAAAEAA)) 
    \slt6_reg_954[0]_i_15 
       (.I0(\slt6_reg_954[0]_i_32_n_0 ),
        .I1(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I2(\slt6_reg_954_reg[0]_i_7_0 [11]),
        .I3(tmp1_s_fu_126[10]),
        .I4(\slt6_reg_954_reg[0]_i_7_0 [10]),
        .I5(\slt6_reg_954[0]_i_33_n_0 ),
        .O(\slt6_reg_954[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFFFFAAAAAEAA)) 
    \slt6_reg_954[0]_i_16 
       (.I0(\slt6_reg_954[0]_i_34_n_0 ),
        .I1(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I2(\slt6_reg_954_reg[0]_i_7_0 [9]),
        .I3(tmp1_s_fu_126[8]),
        .I4(\slt6_reg_954_reg[0]_i_7_0 [8]),
        .I5(\slt6_reg_954[0]_i_35_n_0 ),
        .O(\slt6_reg_954[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF8080FF80)) 
    \slt6_reg_954[0]_i_17 
       (.I0(\slt6_reg_954_reg[0]_i_7_0 [14]),
        .I1(\slt6_reg_954_reg[0]_i_7_0 [15]),
        .I2(\slt6_reg_954[0]_i_29_n_0 ),
        .I3(\slt6_reg_954_reg[0]_i_7_4 ),
        .I4(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I5(\slt6_reg_954[0]_i_37_n_0 ),
        .O(\slt6_reg_954[0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFAEAEAEAEAEAEAE)) 
    \slt6_reg_954[0]_i_18 
       (.I0(\slt6_reg_954[0]_i_38_n_0 ),
        .I1(\slt6_reg_954_reg[0]_i_7_3 ),
        .I2(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I3(\slt6_reg_954_reg[0]_i_7_0 [12]),
        .I4(\slt6_reg_954_reg[0]_i_7_0 [13]),
        .I5(\slt6_reg_954[0]_i_31_n_0 ),
        .O(\slt6_reg_954[0]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFAEAEAEAEAEAEAE)) 
    \slt6_reg_954[0]_i_19 
       (.I0(\slt6_reg_954[0]_i_40_n_0 ),
        .I1(\slt6_reg_954_reg[0]_i_7_2 ),
        .I2(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I3(\slt6_reg_954_reg[0]_i_7_0 [10]),
        .I4(\slt6_reg_954_reg[0]_i_7_0 [11]),
        .I5(\slt6_reg_954[0]_i_33_n_0 ),
        .O(\slt6_reg_954[0]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFAEAEAEAEAEAEAE)) 
    \slt6_reg_954[0]_i_20 
       (.I0(\slt6_reg_954[0]_i_42_n_0 ),
        .I1(\slt6_reg_954_reg[0]_i_7_1 ),
        .I2(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I3(\slt6_reg_954_reg[0]_i_7_0 [8]),
        .I4(\slt6_reg_954_reg[0]_i_7_0 [9]),
        .I5(\slt6_reg_954[0]_i_35_n_0 ),
        .O(\slt6_reg_954[0]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFFFFAAAAAEAA)) 
    \slt6_reg_954[0]_i_21 
       (.I0(\slt6_reg_954[0]_i_44_n_0 ),
        .I1(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I2(\slt6_reg_954_reg[0]_i_7_0 [7]),
        .I3(tmp1_s_fu_126[6]),
        .I4(\slt6_reg_954_reg[0]_i_7_0 [6]),
        .I5(\slt6_reg_954[0]_i_45_n_0 ),
        .O(\slt6_reg_954[0]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFFFFAAAAAEAA)) 
    \slt6_reg_954[0]_i_22 
       (.I0(\slt6_reg_954[0]_i_46_n_0 ),
        .I1(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I2(\slt6_reg_954_reg[0]_i_7_0 [5]),
        .I3(tmp1_s_fu_126[4]),
        .I4(\slt6_reg_954_reg[0]_i_7_0 [4]),
        .I5(\slt6_reg_954[0]_i_47_n_0 ),
        .O(\slt6_reg_954[0]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFFFFAAAAAEAA)) 
    \slt6_reg_954[0]_i_23 
       (.I0(\slt6_reg_954[0]_i_48_n_0 ),
        .I1(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I2(\slt6_reg_954_reg[0]_i_7_0 [3]),
        .I3(tmp1_s_fu_126[2]),
        .I4(\slt6_reg_954_reg[0]_i_7_0 [2]),
        .I5(\slt6_reg_954[0]_i_49_n_0 ),
        .O(\slt6_reg_954[0]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFFFFAAAAAEAA)) 
    \slt6_reg_954[0]_i_24 
       (.I0(\slt6_reg_954[0]_i_50_n_0 ),
        .I1(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I2(\slt6_reg_954_reg[0]_i_7_0 [1]),
        .I3(tmp1_s_fu_126[0]),
        .I4(\slt6_reg_954_reg[0]_i_7_0 [0]),
        .I5(\slt6_reg_954[0]_i_51_n_0 ),
        .O(\slt6_reg_954[0]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hFFAEAEAEAEAEAEAE)) 
    \slt6_reg_954[0]_i_25 
       (.I0(\slt6_reg_954[0]_i_52_n_0 ),
        .I1(\slt6_reg_954_reg[0]_i_12_3 ),
        .I2(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I3(\slt6_reg_954_reg[0]_i_7_0 [6]),
        .I4(\slt6_reg_954_reg[0]_i_7_0 [7]),
        .I5(\slt6_reg_954[0]_i_45_n_0 ),
        .O(\slt6_reg_954[0]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hFFAEAEAEAEAEAEAE)) 
    \slt6_reg_954[0]_i_26 
       (.I0(\slt6_reg_954[0]_i_54_n_0 ),
        .I1(\slt6_reg_954_reg[0]_i_12_2 ),
        .I2(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I3(\slt6_reg_954_reg[0]_i_7_0 [4]),
        .I4(\slt6_reg_954_reg[0]_i_7_0 [5]),
        .I5(\slt6_reg_954[0]_i_47_n_0 ),
        .O(\slt6_reg_954[0]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hFFAEAEAEAEAEAEAE)) 
    \slt6_reg_954[0]_i_27 
       (.I0(\slt6_reg_954[0]_i_56_n_0 ),
        .I1(\slt6_reg_954_reg[0]_i_12_1 ),
        .I2(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I3(\slt6_reg_954_reg[0]_i_7_0 [2]),
        .I4(\slt6_reg_954_reg[0]_i_7_0 [3]),
        .I5(\slt6_reg_954[0]_i_49_n_0 ),
        .O(\slt6_reg_954[0]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hFFAEAEAEAEAEAEAE)) 
    \slt6_reg_954[0]_i_28 
       (.I0(\slt6_reg_954[0]_i_58_n_0 ),
        .I1(\slt6_reg_954_reg[0]_i_12_0 ),
        .I2(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I3(\slt6_reg_954_reg[0]_i_7_0 [0]),
        .I4(\slt6_reg_954_reg[0]_i_7_0 [1]),
        .I5(\slt6_reg_954[0]_i_51_n_0 ),
        .O(\slt6_reg_954[0]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT5 #(
    .INIT(32'h8F808080)) 
    \slt6_reg_954[0]_i_29 
       (.I0(tmp1_s_fu_126[14]),
        .I1(tmp1_s_fu_126[15]),
        .I2(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I3(\win_val_2_1_fu_154_reg[15] [14]),
        .I4(\win_val_2_1_fu_154_reg[15] [15]),
        .O(\slt6_reg_954[0]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h00AA00AA00CF00CC)) 
    \slt6_reg_954[0]_i_30 
       (.I0(tmp1_s_fu_126[13]),
        .I1(\win_val_2_1_fu_154_reg[15] [13]),
        .I2(\slt6_reg_954_reg[0]_i_7_0 [12]),
        .I3(\slt6_reg_954_reg[0]_i_7_0 [13]),
        .I4(\win_val_2_1_fu_154_reg[15] [12]),
        .I5(ap_reg_pp0_iter1_tmp_30_reg_902),
        .O(\slt6_reg_954[0]_i_30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT5 #(
    .INIT(32'h8F808080)) 
    \slt6_reg_954[0]_i_31 
       (.I0(tmp1_s_fu_126[12]),
        .I1(tmp1_s_fu_126[13]),
        .I2(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I3(\win_val_2_1_fu_154_reg[15] [12]),
        .I4(\win_val_2_1_fu_154_reg[15] [13]),
        .O(\slt6_reg_954[0]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h00AA00AA00CF00CC)) 
    \slt6_reg_954[0]_i_32 
       (.I0(tmp1_s_fu_126[11]),
        .I1(\win_val_2_1_fu_154_reg[15] [11]),
        .I2(\slt6_reg_954_reg[0]_i_7_0 [10]),
        .I3(\slt6_reg_954_reg[0]_i_7_0 [11]),
        .I4(\win_val_2_1_fu_154_reg[15] [10]),
        .I5(ap_reg_pp0_iter1_tmp_30_reg_902),
        .O(\slt6_reg_954[0]_i_32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT5 #(
    .INIT(32'h8F808080)) 
    \slt6_reg_954[0]_i_33 
       (.I0(tmp1_s_fu_126[10]),
        .I1(tmp1_s_fu_126[11]),
        .I2(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I3(\win_val_2_1_fu_154_reg[15] [10]),
        .I4(\win_val_2_1_fu_154_reg[15] [11]),
        .O(\slt6_reg_954[0]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'h00AA00AA00CF00CC)) 
    \slt6_reg_954[0]_i_34 
       (.I0(tmp1_s_fu_126[9]),
        .I1(\win_val_2_1_fu_154_reg[15] [9]),
        .I2(\slt6_reg_954_reg[0]_i_7_0 [8]),
        .I3(\slt6_reg_954_reg[0]_i_7_0 [9]),
        .I4(\win_val_2_1_fu_154_reg[15] [8]),
        .I5(ap_reg_pp0_iter1_tmp_30_reg_902),
        .O(\slt6_reg_954[0]_i_34_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT5 #(
    .INIT(32'h8F808080)) 
    \slt6_reg_954[0]_i_35 
       (.I0(tmp1_s_fu_126[8]),
        .I1(tmp1_s_fu_126[9]),
        .I2(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I3(\win_val_2_1_fu_154_reg[15] [8]),
        .I4(\win_val_2_1_fu_154_reg[15] [9]),
        .O(\slt6_reg_954[0]_i_35_n_0 ));
  LUT5 #(
    .INIT(32'h02410000)) 
    \slt6_reg_954[0]_i_37 
       (.I0(\slt6_reg_954_reg[0]_i_7_0 [14]),
        .I1(\slt6_reg_954_reg[0]_i_7_0 [15]),
        .I2(tmp1_s_fu_126[15]),
        .I3(tmp1_s_fu_126[14]),
        .I4(ap_reg_pp0_iter1_tmp_30_reg_902),
        .O(\slt6_reg_954[0]_i_37_n_0 ));
  LUT5 #(
    .INIT(32'h00204010)) 
    \slt6_reg_954[0]_i_38 
       (.I0(\slt6_reg_954_reg[0]_i_7_0 [13]),
        .I1(\slt6_reg_954_reg[0]_i_7_0 [12]),
        .I2(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I3(tmp1_s_fu_126[12]),
        .I4(tmp1_s_fu_126[13]),
        .O(\slt6_reg_954[0]_i_38_n_0 ));
  LUT5 #(
    .INIT(32'h00204010)) 
    \slt6_reg_954[0]_i_40 
       (.I0(\slt6_reg_954_reg[0]_i_7_0 [11]),
        .I1(\slt6_reg_954_reg[0]_i_7_0 [10]),
        .I2(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I3(tmp1_s_fu_126[10]),
        .I4(tmp1_s_fu_126[11]),
        .O(\slt6_reg_954[0]_i_40_n_0 ));
  LUT5 #(
    .INIT(32'h00204010)) 
    \slt6_reg_954[0]_i_42 
       (.I0(\slt6_reg_954_reg[0]_i_7_0 [9]),
        .I1(\slt6_reg_954_reg[0]_i_7_0 [8]),
        .I2(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I3(tmp1_s_fu_126[8]),
        .I4(tmp1_s_fu_126[9]),
        .O(\slt6_reg_954[0]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'h00AA00AA00CF00CC)) 
    \slt6_reg_954[0]_i_44 
       (.I0(tmp1_s_fu_126[7]),
        .I1(\win_val_2_1_fu_154_reg[15] [7]),
        .I2(\slt6_reg_954_reg[0]_i_7_0 [6]),
        .I3(\slt6_reg_954_reg[0]_i_7_0 [7]),
        .I4(\win_val_2_1_fu_154_reg[15] [6]),
        .I5(ap_reg_pp0_iter1_tmp_30_reg_902),
        .O(\slt6_reg_954[0]_i_44_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT5 #(
    .INIT(32'h8F808080)) 
    \slt6_reg_954[0]_i_45 
       (.I0(tmp1_s_fu_126[6]),
        .I1(tmp1_s_fu_126[7]),
        .I2(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I3(\win_val_2_1_fu_154_reg[15] [6]),
        .I4(\win_val_2_1_fu_154_reg[15] [7]),
        .O(\slt6_reg_954[0]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'h00AA00AA00CF00CC)) 
    \slt6_reg_954[0]_i_46 
       (.I0(tmp1_s_fu_126[5]),
        .I1(\win_val_2_1_fu_154_reg[15] [5]),
        .I2(\slt6_reg_954_reg[0]_i_7_0 [4]),
        .I3(\slt6_reg_954_reg[0]_i_7_0 [5]),
        .I4(\win_val_2_1_fu_154_reg[15] [4]),
        .I5(ap_reg_pp0_iter1_tmp_30_reg_902),
        .O(\slt6_reg_954[0]_i_46_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT5 #(
    .INIT(32'h8F808080)) 
    \slt6_reg_954[0]_i_47 
       (.I0(tmp1_s_fu_126[4]),
        .I1(tmp1_s_fu_126[5]),
        .I2(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I3(\win_val_2_1_fu_154_reg[15] [4]),
        .I4(\win_val_2_1_fu_154_reg[15] [5]),
        .O(\slt6_reg_954[0]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'h00AA00AA00CF00CC)) 
    \slt6_reg_954[0]_i_48 
       (.I0(tmp1_s_fu_126[3]),
        .I1(\win_val_2_1_fu_154_reg[15] [3]),
        .I2(\slt6_reg_954_reg[0]_i_7_0 [2]),
        .I3(\slt6_reg_954_reg[0]_i_7_0 [3]),
        .I4(\win_val_2_1_fu_154_reg[15] [2]),
        .I5(ap_reg_pp0_iter1_tmp_30_reg_902),
        .O(\slt6_reg_954[0]_i_48_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT5 #(
    .INIT(32'h8F808080)) 
    \slt6_reg_954[0]_i_49 
       (.I0(tmp1_s_fu_126[2]),
        .I1(tmp1_s_fu_126[3]),
        .I2(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I3(\win_val_2_1_fu_154_reg[15] [2]),
        .I4(\win_val_2_1_fu_154_reg[15] [3]),
        .O(\slt6_reg_954[0]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'h00AA00AA00CF00CC)) 
    \slt6_reg_954[0]_i_50 
       (.I0(tmp1_s_fu_126[1]),
        .I1(\win_val_2_1_fu_154_reg[15] [1]),
        .I2(\slt6_reg_954_reg[0]_i_7_0 [0]),
        .I3(\slt6_reg_954_reg[0]_i_7_0 [1]),
        .I4(\win_val_2_1_fu_154_reg[15] [0]),
        .I5(ap_reg_pp0_iter1_tmp_30_reg_902),
        .O(\slt6_reg_954[0]_i_50_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT5 #(
    .INIT(32'h8F808080)) 
    \slt6_reg_954[0]_i_51 
       (.I0(tmp1_s_fu_126[0]),
        .I1(tmp1_s_fu_126[1]),
        .I2(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I3(\win_val_2_1_fu_154_reg[15] [0]),
        .I4(\win_val_2_1_fu_154_reg[15] [1]),
        .O(\slt6_reg_954[0]_i_51_n_0 ));
  LUT5 #(
    .INIT(32'h00204010)) 
    \slt6_reg_954[0]_i_52 
       (.I0(\slt6_reg_954_reg[0]_i_7_0 [7]),
        .I1(\slt6_reg_954_reg[0]_i_7_0 [6]),
        .I2(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I3(tmp1_s_fu_126[6]),
        .I4(tmp1_s_fu_126[7]),
        .O(\slt6_reg_954[0]_i_52_n_0 ));
  LUT5 #(
    .INIT(32'h00204010)) 
    \slt6_reg_954[0]_i_54 
       (.I0(\slt6_reg_954_reg[0]_i_7_0 [5]),
        .I1(\slt6_reg_954_reg[0]_i_7_0 [4]),
        .I2(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I3(tmp1_s_fu_126[4]),
        .I4(tmp1_s_fu_126[5]),
        .O(\slt6_reg_954[0]_i_54_n_0 ));
  LUT5 #(
    .INIT(32'h00204010)) 
    \slt6_reg_954[0]_i_56 
       (.I0(\slt6_reg_954_reg[0]_i_7_0 [3]),
        .I1(\slt6_reg_954_reg[0]_i_7_0 [2]),
        .I2(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I3(tmp1_s_fu_126[2]),
        .I4(tmp1_s_fu_126[3]),
        .O(\slt6_reg_954[0]_i_56_n_0 ));
  LUT5 #(
    .INIT(32'h00204010)) 
    \slt6_reg_954[0]_i_58 
       (.I0(\slt6_reg_954_reg[0]_i_7_0 [1]),
        .I1(\slt6_reg_954_reg[0]_i_7_0 [0]),
        .I2(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I3(tmp1_s_fu_126[0]),
        .I4(tmp1_s_fu_126[1]),
        .O(\slt6_reg_954[0]_i_58_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \slt6_reg_954_reg[0]_i_12 
       (.CI(1'b0),
        .CO({\slt6_reg_954_reg[0]_i_12_n_0 ,\slt6_reg_954_reg[0]_i_12_n_1 ,\slt6_reg_954_reg[0]_i_12_n_2 ,\slt6_reg_954_reg[0]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\slt6_reg_954[0]_i_21_n_0 ,\slt6_reg_954[0]_i_22_n_0 ,\slt6_reg_954[0]_i_23_n_0 ,\slt6_reg_954[0]_i_24_n_0 }),
        .O(\NLW_slt6_reg_954_reg[0]_i_12_O_UNCONNECTED [3:0]),
        .S({\slt6_reg_954[0]_i_25_n_0 ,\slt6_reg_954[0]_i_26_n_0 ,\slt6_reg_954[0]_i_27_n_0 ,\slt6_reg_954[0]_i_28_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \slt6_reg_954_reg[0]_i_7 
       (.CI(\slt6_reg_954_reg[0]_i_12_n_0 ),
        .CO({\int_threshold2_reg[15] ,\slt6_reg_954_reg[0]_i_7_n_1 ,\slt6_reg_954_reg[0]_i_7_n_2 ,\slt6_reg_954_reg[0]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({\slt6_reg_954[0]_i_13_n_0 ,\slt6_reg_954[0]_i_14_n_0 ,\slt6_reg_954[0]_i_15_n_0 ,\slt6_reg_954[0]_i_16_n_0 }),
        .O(\NLW_slt6_reg_954_reg[0]_i_7_O_UNCONNECTED [3:0]),
        .S({\slt6_reg_954[0]_i_17_n_0 ,\slt6_reg_954[0]_i_18_n_0 ,\slt6_reg_954[0]_i_19_n_0 ,\slt6_reg_954[0]_i_20_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_2_1_fu_154[0]_i_1 
       (.I0(tmp1_s_fu_126[0]),
        .I1(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I2(\win_val_2_1_fu_154_reg[15] [0]),
        .O(ram_reg_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_2_1_fu_154[10]_i_1 
       (.I0(tmp1_s_fu_126[10]),
        .I1(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I2(\win_val_2_1_fu_154_reg[15] [10]),
        .O(ram_reg_0[10]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_2_1_fu_154[11]_i_1 
       (.I0(tmp1_s_fu_126[11]),
        .I1(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I2(\win_val_2_1_fu_154_reg[15] [11]),
        .O(ram_reg_0[11]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_2_1_fu_154[12]_i_1 
       (.I0(tmp1_s_fu_126[12]),
        .I1(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I2(\win_val_2_1_fu_154_reg[15] [12]),
        .O(ram_reg_0[12]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_2_1_fu_154[13]_i_1 
       (.I0(tmp1_s_fu_126[13]),
        .I1(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I2(\win_val_2_1_fu_154_reg[15] [13]),
        .O(ram_reg_0[13]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_2_1_fu_154[14]_i_1 
       (.I0(tmp1_s_fu_126[14]),
        .I1(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I2(\win_val_2_1_fu_154_reg[15] [14]),
        .O(ram_reg_0[14]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_2_1_fu_154[15]_i_1 
       (.I0(tmp1_s_fu_126[15]),
        .I1(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I2(\win_val_2_1_fu_154_reg[15] [15]),
        .O(ram_reg_0[15]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_2_1_fu_154[1]_i_1 
       (.I0(tmp1_s_fu_126[1]),
        .I1(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I2(\win_val_2_1_fu_154_reg[15] [1]),
        .O(ram_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_2_1_fu_154[2]_i_1 
       (.I0(tmp1_s_fu_126[2]),
        .I1(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I2(\win_val_2_1_fu_154_reg[15] [2]),
        .O(ram_reg_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_2_1_fu_154[3]_i_1 
       (.I0(tmp1_s_fu_126[3]),
        .I1(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I2(\win_val_2_1_fu_154_reg[15] [3]),
        .O(ram_reg_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_2_1_fu_154[4]_i_1 
       (.I0(tmp1_s_fu_126[4]),
        .I1(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I2(\win_val_2_1_fu_154_reg[15] [4]),
        .O(ram_reg_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_2_1_fu_154[5]_i_1 
       (.I0(tmp1_s_fu_126[5]),
        .I1(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I2(\win_val_2_1_fu_154_reg[15] [5]),
        .O(ram_reg_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_2_1_fu_154[6]_i_1 
       (.I0(tmp1_s_fu_126[6]),
        .I1(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I2(\win_val_2_1_fu_154_reg[15] [6]),
        .O(ram_reg_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_2_1_fu_154[7]_i_1 
       (.I0(tmp1_s_fu_126[7]),
        .I1(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I2(\win_val_2_1_fu_154_reg[15] [7]),
        .O(ram_reg_0[7]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_2_1_fu_154[8]_i_1 
       (.I0(tmp1_s_fu_126[8]),
        .I1(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I2(\win_val_2_1_fu_154_reg[15] [8]),
        .O(ram_reg_0[8]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_2_1_fu_154[9]_i_1 
       (.I0(tmp1_s_fu_126[9]),
        .I1(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I2(\win_val_2_1_fu_154_reg[15] [9]),
        .O(ram_reg_0[9]));
endmodule

(* ORIG_REF_NAME = "nonmax_suppressiomb6_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_nonmax_suppressiomb6_ram_15
   (DOBDO,
    D,
    \int_threshold2_reg[15] ,
    ap_clk,
    linebuff_val_0_ce0,
    tmp0_reg_9340,
    Q,
    ADDRBWRADDR,
    ram_reg_0,
    WEA,
    ap_reg_pp0_iter1_or_cond_reg_909,
    ram_reg_1,
    ap_enable_reg_pp0_iter2,
    ram_reg_2,
    canny_edges_data_str_full_n,
    ram_reg_3,
    \slt4_reg_944[0]_i_17_0 ,
    ap_reg_pp0_iter1_tmp_30_reg_902,
    \win_val_1_1_fu_146_reg[15] ,
    \slt4_reg_944_reg[0]_i_12_0 ,
    \slt4_reg_944_reg[0]_i_12_1 ,
    \slt4_reg_944_reg[0]_i_12_2 ,
    \slt4_reg_944_reg[0]_i_12_3 ,
    \slt4_reg_944_reg[0]_i_7_0 ,
    \slt4_reg_944_reg[0]_i_7_1 ,
    \slt4_reg_944_reg[0]_i_7_2 ,
    \slt4_reg_944_reg[0]_i_7_3 );
  output [15:0]DOBDO;
  output [15:0]D;
  output [0:0]\int_threshold2_reg[15] ;
  input ap_clk;
  input linebuff_val_0_ce0;
  input tmp0_reg_9340;
  input [10:0]Q;
  input [10:0]ADDRBWRADDR;
  input [13:0]ram_reg_0;
  input [0:0]WEA;
  input ap_reg_pp0_iter1_or_cond_reg_909;
  input ram_reg_1;
  input ap_enable_reg_pp0_iter2;
  input ram_reg_2;
  input canny_edges_data_str_full_n;
  input ram_reg_3;
  input [15:0]\slt4_reg_944[0]_i_17_0 ;
  input ap_reg_pp0_iter1_tmp_30_reg_902;
  input [15:0]\win_val_1_1_fu_146_reg[15] ;
  input \slt4_reg_944_reg[0]_i_12_0 ;
  input \slt4_reg_944_reg[0]_i_12_1 ;
  input \slt4_reg_944_reg[0]_i_12_2 ;
  input \slt4_reg_944_reg[0]_i_12_3 ;
  input \slt4_reg_944_reg[0]_i_7_0 ;
  input \slt4_reg_944_reg[0]_i_7_1 ;
  input \slt4_reg_944_reg[0]_i_7_2 ;
  input \slt4_reg_944_reg[0]_i_7_3 ;

  wire [10:0]ADDRBWRADDR;
  wire [15:0]D;
  wire [15:0]DOBDO;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire ap_reg_pp0_iter1_or_cond_reg_909;
  wire ap_reg_pp0_iter1_tmp_30_reg_902;
  wire canny_edges_data_str_full_n;
  wire [0:0]\int_threshold2_reg[15] ;
  wire linebuff_val_0_ce0;
  wire linebuff_val_0_we1;
  wire [13:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire \slt4_reg_944[0]_i_13_n_0 ;
  wire \slt4_reg_944[0]_i_14_n_0 ;
  wire \slt4_reg_944[0]_i_15_n_0 ;
  wire \slt4_reg_944[0]_i_16_n_0 ;
  wire [15:0]\slt4_reg_944[0]_i_17_0 ;
  wire \slt4_reg_944[0]_i_17_n_0 ;
  wire \slt4_reg_944[0]_i_18_n_0 ;
  wire \slt4_reg_944[0]_i_19_n_0 ;
  wire \slt4_reg_944[0]_i_20_n_0 ;
  wire \slt4_reg_944[0]_i_21_n_0 ;
  wire \slt4_reg_944[0]_i_22_n_0 ;
  wire \slt4_reg_944[0]_i_23_n_0 ;
  wire \slt4_reg_944[0]_i_24_n_0 ;
  wire \slt4_reg_944[0]_i_25_n_0 ;
  wire \slt4_reg_944[0]_i_26_n_0 ;
  wire \slt4_reg_944[0]_i_27_n_0 ;
  wire \slt4_reg_944[0]_i_28_n_0 ;
  wire \slt4_reg_944[0]_i_29_n_0 ;
  wire \slt4_reg_944[0]_i_30_n_0 ;
  wire \slt4_reg_944[0]_i_31_n_0 ;
  wire \slt4_reg_944[0]_i_32_n_0 ;
  wire \slt4_reg_944[0]_i_33_n_0 ;
  wire \slt4_reg_944[0]_i_34_n_0 ;
  wire \slt4_reg_944[0]_i_35_n_0 ;
  wire \slt4_reg_944[0]_i_37_n_0 ;
  wire \slt4_reg_944[0]_i_38_n_0 ;
  wire \slt4_reg_944[0]_i_40_n_0 ;
  wire \slt4_reg_944[0]_i_42_n_0 ;
  wire \slt4_reg_944[0]_i_44_n_0 ;
  wire \slt4_reg_944[0]_i_45_n_0 ;
  wire \slt4_reg_944[0]_i_46_n_0 ;
  wire \slt4_reg_944[0]_i_47_n_0 ;
  wire \slt4_reg_944[0]_i_48_n_0 ;
  wire \slt4_reg_944[0]_i_49_n_0 ;
  wire \slt4_reg_944[0]_i_50_n_0 ;
  wire \slt4_reg_944[0]_i_51_n_0 ;
  wire \slt4_reg_944[0]_i_52_n_0 ;
  wire \slt4_reg_944[0]_i_54_n_0 ;
  wire \slt4_reg_944[0]_i_56_n_0 ;
  wire \slt4_reg_944[0]_i_58_n_0 ;
  wire \slt4_reg_944_reg[0]_i_12_0 ;
  wire \slt4_reg_944_reg[0]_i_12_1 ;
  wire \slt4_reg_944_reg[0]_i_12_2 ;
  wire \slt4_reg_944_reg[0]_i_12_3 ;
  wire \slt4_reg_944_reg[0]_i_12_n_0 ;
  wire \slt4_reg_944_reg[0]_i_12_n_1 ;
  wire \slt4_reg_944_reg[0]_i_12_n_2 ;
  wire \slt4_reg_944_reg[0]_i_12_n_3 ;
  wire \slt4_reg_944_reg[0]_i_7_0 ;
  wire \slt4_reg_944_reg[0]_i_7_1 ;
  wire \slt4_reg_944_reg[0]_i_7_2 ;
  wire \slt4_reg_944_reg[0]_i_7_3 ;
  wire \slt4_reg_944_reg[0]_i_7_n_1 ;
  wire \slt4_reg_944_reg[0]_i_7_n_2 ;
  wire \slt4_reg_944_reg[0]_i_7_n_3 ;
  wire tmp0_reg_9340;
  wire [15:0]\win_val_1_1_fu_146_reg[15] ;
  wire NLW_ram_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [31:16]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_RDADDRECC_UNCONNECTED;
  wire [3:0]\NLW_slt4_reg_944_reg[0]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_slt4_reg_944_reg[0]_i_7_O_UNCONNECTED ;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "30720" *) 
  (* RTL_RAM_NAME = "linebuff_val_0_U/nonmax_suppressiomb6_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[31:16],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(linebuff_val_0_we1),
        .ENBWREN(linebuff_val_0_ce0),
        .INJECTDBITERR(NLW_ram_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(tmp0_reg_9340),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h8080800080808080)) 
    ram_reg_i_1__8
       (.I0(ap_reg_pp0_iter1_or_cond_reg_909),
        .I1(ram_reg_1),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ram_reg_2),
        .I4(canny_edges_data_str_full_n),
        .I5(ram_reg_3),
        .O(linebuff_val_0_we1));
  LUT5 #(
    .INIT(32'h22FF2232)) 
    \slt4_reg_944[0]_i_13 
       (.I0(D[15]),
        .I1(\slt4_reg_944[0]_i_17_0 [15]),
        .I2(D[14]),
        .I3(\slt4_reg_944[0]_i_17_0 [14]),
        .I4(\slt4_reg_944[0]_i_29_n_0 ),
        .O(\slt4_reg_944[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFFFFAAAAAEAA)) 
    \slt4_reg_944[0]_i_14 
       (.I0(\slt4_reg_944[0]_i_30_n_0 ),
        .I1(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I2(\slt4_reg_944[0]_i_17_0 [13]),
        .I3(DOBDO[12]),
        .I4(\slt4_reg_944[0]_i_17_0 [12]),
        .I5(\slt4_reg_944[0]_i_31_n_0 ),
        .O(\slt4_reg_944[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFFFFAAAAAEAA)) 
    \slt4_reg_944[0]_i_15 
       (.I0(\slt4_reg_944[0]_i_32_n_0 ),
        .I1(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I2(\slt4_reg_944[0]_i_17_0 [11]),
        .I3(DOBDO[10]),
        .I4(\slt4_reg_944[0]_i_17_0 [10]),
        .I5(\slt4_reg_944[0]_i_33_n_0 ),
        .O(\slt4_reg_944[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFFFFAAAAAEAA)) 
    \slt4_reg_944[0]_i_16 
       (.I0(\slt4_reg_944[0]_i_34_n_0 ),
        .I1(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I2(\slt4_reg_944[0]_i_17_0 [9]),
        .I3(DOBDO[8]),
        .I4(\slt4_reg_944[0]_i_17_0 [8]),
        .I5(\slt4_reg_944[0]_i_35_n_0 ),
        .O(\slt4_reg_944[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF8080FF80)) 
    \slt4_reg_944[0]_i_17 
       (.I0(\slt4_reg_944[0]_i_17_0 [14]),
        .I1(\slt4_reg_944[0]_i_17_0 [15]),
        .I2(\slt4_reg_944[0]_i_29_n_0 ),
        .I3(\slt4_reg_944_reg[0]_i_7_3 ),
        .I4(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I5(\slt4_reg_944[0]_i_37_n_0 ),
        .O(\slt4_reg_944[0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFAEAEAEAEAEAEAE)) 
    \slt4_reg_944[0]_i_18 
       (.I0(\slt4_reg_944[0]_i_38_n_0 ),
        .I1(\slt4_reg_944_reg[0]_i_7_2 ),
        .I2(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I3(\slt4_reg_944[0]_i_17_0 [12]),
        .I4(\slt4_reg_944[0]_i_17_0 [13]),
        .I5(\slt4_reg_944[0]_i_31_n_0 ),
        .O(\slt4_reg_944[0]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFAEAEAEAEAEAEAE)) 
    \slt4_reg_944[0]_i_19 
       (.I0(\slt4_reg_944[0]_i_40_n_0 ),
        .I1(\slt4_reg_944_reg[0]_i_7_1 ),
        .I2(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I3(\slt4_reg_944[0]_i_17_0 [10]),
        .I4(\slt4_reg_944[0]_i_17_0 [11]),
        .I5(\slt4_reg_944[0]_i_33_n_0 ),
        .O(\slt4_reg_944[0]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFAEAEAEAEAEAEAE)) 
    \slt4_reg_944[0]_i_20 
       (.I0(\slt4_reg_944[0]_i_42_n_0 ),
        .I1(\slt4_reg_944_reg[0]_i_7_0 ),
        .I2(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I3(\slt4_reg_944[0]_i_17_0 [8]),
        .I4(\slt4_reg_944[0]_i_17_0 [9]),
        .I5(\slt4_reg_944[0]_i_35_n_0 ),
        .O(\slt4_reg_944[0]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFFFFAAAAAEAA)) 
    \slt4_reg_944[0]_i_21 
       (.I0(\slt4_reg_944[0]_i_44_n_0 ),
        .I1(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I2(\slt4_reg_944[0]_i_17_0 [7]),
        .I3(DOBDO[6]),
        .I4(\slt4_reg_944[0]_i_17_0 [6]),
        .I5(\slt4_reg_944[0]_i_45_n_0 ),
        .O(\slt4_reg_944[0]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFFFFAAAAAEAA)) 
    \slt4_reg_944[0]_i_22 
       (.I0(\slt4_reg_944[0]_i_46_n_0 ),
        .I1(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I2(\slt4_reg_944[0]_i_17_0 [5]),
        .I3(DOBDO[4]),
        .I4(\slt4_reg_944[0]_i_17_0 [4]),
        .I5(\slt4_reg_944[0]_i_47_n_0 ),
        .O(\slt4_reg_944[0]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFFFFAAAAAEAA)) 
    \slt4_reg_944[0]_i_23 
       (.I0(\slt4_reg_944[0]_i_48_n_0 ),
        .I1(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I2(\slt4_reg_944[0]_i_17_0 [3]),
        .I3(DOBDO[2]),
        .I4(\slt4_reg_944[0]_i_17_0 [2]),
        .I5(\slt4_reg_944[0]_i_49_n_0 ),
        .O(\slt4_reg_944[0]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFFFFAAAAAEAA)) 
    \slt4_reg_944[0]_i_24 
       (.I0(\slt4_reg_944[0]_i_50_n_0 ),
        .I1(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I2(\slt4_reg_944[0]_i_17_0 [1]),
        .I3(DOBDO[0]),
        .I4(\slt4_reg_944[0]_i_17_0 [0]),
        .I5(\slt4_reg_944[0]_i_51_n_0 ),
        .O(\slt4_reg_944[0]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hFFAEAEAEAEAEAEAE)) 
    \slt4_reg_944[0]_i_25 
       (.I0(\slt4_reg_944[0]_i_52_n_0 ),
        .I1(\slt4_reg_944_reg[0]_i_12_3 ),
        .I2(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I3(\slt4_reg_944[0]_i_17_0 [6]),
        .I4(\slt4_reg_944[0]_i_17_0 [7]),
        .I5(\slt4_reg_944[0]_i_45_n_0 ),
        .O(\slt4_reg_944[0]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hFFAEAEAEAEAEAEAE)) 
    \slt4_reg_944[0]_i_26 
       (.I0(\slt4_reg_944[0]_i_54_n_0 ),
        .I1(\slt4_reg_944_reg[0]_i_12_2 ),
        .I2(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I3(\slt4_reg_944[0]_i_17_0 [4]),
        .I4(\slt4_reg_944[0]_i_17_0 [5]),
        .I5(\slt4_reg_944[0]_i_47_n_0 ),
        .O(\slt4_reg_944[0]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hFFAEAEAEAEAEAEAE)) 
    \slt4_reg_944[0]_i_27 
       (.I0(\slt4_reg_944[0]_i_56_n_0 ),
        .I1(\slt4_reg_944_reg[0]_i_12_1 ),
        .I2(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I3(\slt4_reg_944[0]_i_17_0 [2]),
        .I4(\slt4_reg_944[0]_i_17_0 [3]),
        .I5(\slt4_reg_944[0]_i_49_n_0 ),
        .O(\slt4_reg_944[0]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hFFAEAEAEAEAEAEAE)) 
    \slt4_reg_944[0]_i_28 
       (.I0(\slt4_reg_944[0]_i_58_n_0 ),
        .I1(\slt4_reg_944_reg[0]_i_12_0 ),
        .I2(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I3(\slt4_reg_944[0]_i_17_0 [0]),
        .I4(\slt4_reg_944[0]_i_17_0 [1]),
        .I5(\slt4_reg_944[0]_i_51_n_0 ),
        .O(\slt4_reg_944[0]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT5 #(
    .INIT(32'h8F808080)) 
    \slt4_reg_944[0]_i_29 
       (.I0(DOBDO[14]),
        .I1(DOBDO[15]),
        .I2(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I3(\win_val_1_1_fu_146_reg[15] [14]),
        .I4(\win_val_1_1_fu_146_reg[15] [15]),
        .O(\slt4_reg_944[0]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h00AA00AA00CF00CC)) 
    \slt4_reg_944[0]_i_30 
       (.I0(DOBDO[13]),
        .I1(\win_val_1_1_fu_146_reg[15] [13]),
        .I2(\slt4_reg_944[0]_i_17_0 [12]),
        .I3(\slt4_reg_944[0]_i_17_0 [13]),
        .I4(\win_val_1_1_fu_146_reg[15] [12]),
        .I5(ap_reg_pp0_iter1_tmp_30_reg_902),
        .O(\slt4_reg_944[0]_i_30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT5 #(
    .INIT(32'h8F808080)) 
    \slt4_reg_944[0]_i_31 
       (.I0(DOBDO[12]),
        .I1(DOBDO[13]),
        .I2(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I3(\win_val_1_1_fu_146_reg[15] [12]),
        .I4(\win_val_1_1_fu_146_reg[15] [13]),
        .O(\slt4_reg_944[0]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h00AA00AA00CF00CC)) 
    \slt4_reg_944[0]_i_32 
       (.I0(DOBDO[11]),
        .I1(\win_val_1_1_fu_146_reg[15] [11]),
        .I2(\slt4_reg_944[0]_i_17_0 [10]),
        .I3(\slt4_reg_944[0]_i_17_0 [11]),
        .I4(\win_val_1_1_fu_146_reg[15] [10]),
        .I5(ap_reg_pp0_iter1_tmp_30_reg_902),
        .O(\slt4_reg_944[0]_i_32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT5 #(
    .INIT(32'h8F808080)) 
    \slt4_reg_944[0]_i_33 
       (.I0(DOBDO[10]),
        .I1(DOBDO[11]),
        .I2(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I3(\win_val_1_1_fu_146_reg[15] [10]),
        .I4(\win_val_1_1_fu_146_reg[15] [11]),
        .O(\slt4_reg_944[0]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'h00AA00AA00CF00CC)) 
    \slt4_reg_944[0]_i_34 
       (.I0(DOBDO[9]),
        .I1(\win_val_1_1_fu_146_reg[15] [9]),
        .I2(\slt4_reg_944[0]_i_17_0 [8]),
        .I3(\slt4_reg_944[0]_i_17_0 [9]),
        .I4(\win_val_1_1_fu_146_reg[15] [8]),
        .I5(ap_reg_pp0_iter1_tmp_30_reg_902),
        .O(\slt4_reg_944[0]_i_34_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT5 #(
    .INIT(32'h8F808080)) 
    \slt4_reg_944[0]_i_35 
       (.I0(DOBDO[8]),
        .I1(DOBDO[9]),
        .I2(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I3(\win_val_1_1_fu_146_reg[15] [8]),
        .I4(\win_val_1_1_fu_146_reg[15] [9]),
        .O(\slt4_reg_944[0]_i_35_n_0 ));
  LUT5 #(
    .INIT(32'h02410000)) 
    \slt4_reg_944[0]_i_37 
       (.I0(\slt4_reg_944[0]_i_17_0 [14]),
        .I1(\slt4_reg_944[0]_i_17_0 [15]),
        .I2(DOBDO[15]),
        .I3(DOBDO[14]),
        .I4(ap_reg_pp0_iter1_tmp_30_reg_902),
        .O(\slt4_reg_944[0]_i_37_n_0 ));
  LUT5 #(
    .INIT(32'h00204010)) 
    \slt4_reg_944[0]_i_38 
       (.I0(\slt4_reg_944[0]_i_17_0 [13]),
        .I1(\slt4_reg_944[0]_i_17_0 [12]),
        .I2(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I3(DOBDO[12]),
        .I4(DOBDO[13]),
        .O(\slt4_reg_944[0]_i_38_n_0 ));
  LUT5 #(
    .INIT(32'h00204010)) 
    \slt4_reg_944[0]_i_40 
       (.I0(\slt4_reg_944[0]_i_17_0 [11]),
        .I1(\slt4_reg_944[0]_i_17_0 [10]),
        .I2(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I3(DOBDO[10]),
        .I4(DOBDO[11]),
        .O(\slt4_reg_944[0]_i_40_n_0 ));
  LUT5 #(
    .INIT(32'h00204010)) 
    \slt4_reg_944[0]_i_42 
       (.I0(\slt4_reg_944[0]_i_17_0 [9]),
        .I1(\slt4_reg_944[0]_i_17_0 [8]),
        .I2(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I3(DOBDO[8]),
        .I4(DOBDO[9]),
        .O(\slt4_reg_944[0]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'h00AA00AA00CF00CC)) 
    \slt4_reg_944[0]_i_44 
       (.I0(DOBDO[7]),
        .I1(\win_val_1_1_fu_146_reg[15] [7]),
        .I2(\slt4_reg_944[0]_i_17_0 [6]),
        .I3(\slt4_reg_944[0]_i_17_0 [7]),
        .I4(\win_val_1_1_fu_146_reg[15] [6]),
        .I5(ap_reg_pp0_iter1_tmp_30_reg_902),
        .O(\slt4_reg_944[0]_i_44_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT5 #(
    .INIT(32'h8F808080)) 
    \slt4_reg_944[0]_i_45 
       (.I0(DOBDO[6]),
        .I1(DOBDO[7]),
        .I2(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I3(\win_val_1_1_fu_146_reg[15] [6]),
        .I4(\win_val_1_1_fu_146_reg[15] [7]),
        .O(\slt4_reg_944[0]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'h00AA00AA00CF00CC)) 
    \slt4_reg_944[0]_i_46 
       (.I0(DOBDO[5]),
        .I1(\win_val_1_1_fu_146_reg[15] [5]),
        .I2(\slt4_reg_944[0]_i_17_0 [4]),
        .I3(\slt4_reg_944[0]_i_17_0 [5]),
        .I4(\win_val_1_1_fu_146_reg[15] [4]),
        .I5(ap_reg_pp0_iter1_tmp_30_reg_902),
        .O(\slt4_reg_944[0]_i_46_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT5 #(
    .INIT(32'h8F808080)) 
    \slt4_reg_944[0]_i_47 
       (.I0(DOBDO[4]),
        .I1(DOBDO[5]),
        .I2(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I3(\win_val_1_1_fu_146_reg[15] [4]),
        .I4(\win_val_1_1_fu_146_reg[15] [5]),
        .O(\slt4_reg_944[0]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'h00AA00AA00CF00CC)) 
    \slt4_reg_944[0]_i_48 
       (.I0(DOBDO[3]),
        .I1(\win_val_1_1_fu_146_reg[15] [3]),
        .I2(\slt4_reg_944[0]_i_17_0 [2]),
        .I3(\slt4_reg_944[0]_i_17_0 [3]),
        .I4(\win_val_1_1_fu_146_reg[15] [2]),
        .I5(ap_reg_pp0_iter1_tmp_30_reg_902),
        .O(\slt4_reg_944[0]_i_48_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT5 #(
    .INIT(32'h8F808080)) 
    \slt4_reg_944[0]_i_49 
       (.I0(DOBDO[2]),
        .I1(DOBDO[3]),
        .I2(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I3(\win_val_1_1_fu_146_reg[15] [2]),
        .I4(\win_val_1_1_fu_146_reg[15] [3]),
        .O(\slt4_reg_944[0]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'h00AA00AA00CF00CC)) 
    \slt4_reg_944[0]_i_50 
       (.I0(DOBDO[1]),
        .I1(\win_val_1_1_fu_146_reg[15] [1]),
        .I2(\slt4_reg_944[0]_i_17_0 [0]),
        .I3(\slt4_reg_944[0]_i_17_0 [1]),
        .I4(\win_val_1_1_fu_146_reg[15] [0]),
        .I5(ap_reg_pp0_iter1_tmp_30_reg_902),
        .O(\slt4_reg_944[0]_i_50_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT5 #(
    .INIT(32'h8F808080)) 
    \slt4_reg_944[0]_i_51 
       (.I0(DOBDO[0]),
        .I1(DOBDO[1]),
        .I2(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I3(\win_val_1_1_fu_146_reg[15] [0]),
        .I4(\win_val_1_1_fu_146_reg[15] [1]),
        .O(\slt4_reg_944[0]_i_51_n_0 ));
  LUT5 #(
    .INIT(32'h00204010)) 
    \slt4_reg_944[0]_i_52 
       (.I0(\slt4_reg_944[0]_i_17_0 [7]),
        .I1(\slt4_reg_944[0]_i_17_0 [6]),
        .I2(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I3(DOBDO[6]),
        .I4(DOBDO[7]),
        .O(\slt4_reg_944[0]_i_52_n_0 ));
  LUT5 #(
    .INIT(32'h00204010)) 
    \slt4_reg_944[0]_i_54 
       (.I0(\slt4_reg_944[0]_i_17_0 [5]),
        .I1(\slt4_reg_944[0]_i_17_0 [4]),
        .I2(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I3(DOBDO[4]),
        .I4(DOBDO[5]),
        .O(\slt4_reg_944[0]_i_54_n_0 ));
  LUT5 #(
    .INIT(32'h00204010)) 
    \slt4_reg_944[0]_i_56 
       (.I0(\slt4_reg_944[0]_i_17_0 [3]),
        .I1(\slt4_reg_944[0]_i_17_0 [2]),
        .I2(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I3(DOBDO[2]),
        .I4(DOBDO[3]),
        .O(\slt4_reg_944[0]_i_56_n_0 ));
  LUT5 #(
    .INIT(32'h00204010)) 
    \slt4_reg_944[0]_i_58 
       (.I0(\slt4_reg_944[0]_i_17_0 [1]),
        .I1(\slt4_reg_944[0]_i_17_0 [0]),
        .I2(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I3(DOBDO[0]),
        .I4(DOBDO[1]),
        .O(\slt4_reg_944[0]_i_58_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \slt4_reg_944_reg[0]_i_12 
       (.CI(1'b0),
        .CO({\slt4_reg_944_reg[0]_i_12_n_0 ,\slt4_reg_944_reg[0]_i_12_n_1 ,\slt4_reg_944_reg[0]_i_12_n_2 ,\slt4_reg_944_reg[0]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\slt4_reg_944[0]_i_21_n_0 ,\slt4_reg_944[0]_i_22_n_0 ,\slt4_reg_944[0]_i_23_n_0 ,\slt4_reg_944[0]_i_24_n_0 }),
        .O(\NLW_slt4_reg_944_reg[0]_i_12_O_UNCONNECTED [3:0]),
        .S({\slt4_reg_944[0]_i_25_n_0 ,\slt4_reg_944[0]_i_26_n_0 ,\slt4_reg_944[0]_i_27_n_0 ,\slt4_reg_944[0]_i_28_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \slt4_reg_944_reg[0]_i_7 
       (.CI(\slt4_reg_944_reg[0]_i_12_n_0 ),
        .CO({\int_threshold2_reg[15] ,\slt4_reg_944_reg[0]_i_7_n_1 ,\slt4_reg_944_reg[0]_i_7_n_2 ,\slt4_reg_944_reg[0]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({\slt4_reg_944[0]_i_13_n_0 ,\slt4_reg_944[0]_i_14_n_0 ,\slt4_reg_944[0]_i_15_n_0 ,\slt4_reg_944[0]_i_16_n_0 }),
        .O(\NLW_slt4_reg_944_reg[0]_i_7_O_UNCONNECTED [3:0]),
        .S({\slt4_reg_944[0]_i_17_n_0 ,\slt4_reg_944[0]_i_18_n_0 ,\slt4_reg_944[0]_i_19_n_0 ,\slt4_reg_944[0]_i_20_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_1_1_fu_146[0]_i_1 
       (.I0(DOBDO[0]),
        .I1(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I2(\win_val_1_1_fu_146_reg[15] [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_1_1_fu_146[10]_i_1 
       (.I0(DOBDO[10]),
        .I1(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I2(\win_val_1_1_fu_146_reg[15] [10]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_1_1_fu_146[11]_i_1 
       (.I0(DOBDO[11]),
        .I1(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I2(\win_val_1_1_fu_146_reg[15] [11]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_1_1_fu_146[12]_i_1 
       (.I0(DOBDO[12]),
        .I1(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I2(\win_val_1_1_fu_146_reg[15] [12]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_1_1_fu_146[13]_i_1 
       (.I0(DOBDO[13]),
        .I1(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I2(\win_val_1_1_fu_146_reg[15] [13]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_1_1_fu_146[14]_i_1 
       (.I0(DOBDO[14]),
        .I1(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I2(\win_val_1_1_fu_146_reg[15] [14]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_1_1_fu_146[15]_i_2 
       (.I0(DOBDO[15]),
        .I1(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I2(\win_val_1_1_fu_146_reg[15] [15]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_1_1_fu_146[1]_i_1 
       (.I0(DOBDO[1]),
        .I1(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I2(\win_val_1_1_fu_146_reg[15] [1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_1_1_fu_146[2]_i_1 
       (.I0(DOBDO[2]),
        .I1(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I2(\win_val_1_1_fu_146_reg[15] [2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_1_1_fu_146[3]_i_1 
       (.I0(DOBDO[3]),
        .I1(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I2(\win_val_1_1_fu_146_reg[15] [3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_1_1_fu_146[4]_i_1 
       (.I0(DOBDO[4]),
        .I1(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I2(\win_val_1_1_fu_146_reg[15] [4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_1_1_fu_146[5]_i_1 
       (.I0(DOBDO[5]),
        .I1(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I2(\win_val_1_1_fu_146_reg[15] [5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_1_1_fu_146[6]_i_1 
       (.I0(DOBDO[6]),
        .I1(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I2(\win_val_1_1_fu_146_reg[15] [6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_1_1_fu_146[7]_i_1 
       (.I0(DOBDO[7]),
        .I1(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I2(\win_val_1_1_fu_146_reg[15] [7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_1_1_fu_146[8]_i_1 
       (.I0(DOBDO[8]),
        .I1(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I2(\win_val_1_1_fu_146_reg[15] [8]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_1_1_fu_146[9]_i_1 
       (.I0(DOBDO[9]),
        .I1(ap_reg_pp0_iter1_tmp_30_reg_902),
        .I2(\win_val_1_1_fu_146_reg[15] [9]),
        .O(D[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_nonmax_suppression
   (E,
    Q,
    \t_V_reg_232_reg[7]_0 ,
    \t_V_reg_232_reg[15]_0 ,
    \t_V_reg_232_reg[23]_0 ,
    \t_V_reg_232_reg[31]_0 ,
    \t_V_1_reg_243_reg[15]_0 ,
    internal_full_n_reg,
    mOutPtr110_out,
    ap_enable_reg_pp0_iter1_reg_0,
    ap_idle,
    internal_empty_n_reg,
    \t_V_1_reg_243_reg[31]_0 ,
    \t_V_1_reg_243_reg[27]_0 ,
    \t_V_1_reg_243_reg[23]_0 ,
    \t_V_1_reg_243_reg[19]_0 ,
    \t_V_1_reg_243_reg[11]_0 ,
    \t_V_1_reg_243_reg[7]_0 ,
    \t_V_1_reg_243_reg[3]_0 ,
    \t_V_reg_232_reg[3]_0 ,
    \t_V_reg_232_reg[7]_1 ,
    \t_V_reg_232_reg[11]_0 ,
    \t_V_reg_232_reg[15]_1 ,
    \t_V_reg_232_reg[19]_0 ,
    \t_V_reg_232_reg[23]_1 ,
    \t_V_reg_232_reg[27]_0 ,
    \t_V_reg_232_reg[31]_1 ,
    \tmp_20_reg_911_reg[13]_0 ,
    ap_clk,
    O,
    \tmp_s_reg_841_reg[0]_0 ,
    ap_rst_n_inv,
    ap_rst_n,
    suppressed_data_stre_full_n,
    grad_gd_data_stream_s_empty_n,
    cols_V,
    Duplicate_U0_ap_start,
    rows_V,
    \tmp_2_reg_846_reg[0]_0 ,
    r_V_2_fu_281_p2,
    \tmp_7_reg_826_reg[0]_0 ,
    hysteresis_U0_src_data_stream_V_read,
    suppressed_data_stre_empty_n,
    int_ap_idle_reg,
    packets_cast_loc_cha_empty_n,
    int_ap_idle_reg_0,
    int_ap_idle_reg_1,
    int_ap_idle_reg_2,
    int_ap_idle_reg_3,
    tmp_4_fu_275_p2,
    D);
  output [0:0]E;
  output [31:0]Q;
  output [3:0]\t_V_reg_232_reg[7]_0 ;
  output [3:0]\t_V_reg_232_reg[15]_0 ;
  output [3:0]\t_V_reg_232_reg[23]_0 ;
  output [3:0]\t_V_reg_232_reg[31]_0 ;
  output [3:0]\t_V_1_reg_243_reg[15]_0 ;
  output [0:0]internal_full_n_reg;
  output mOutPtr110_out;
  output ap_enable_reg_pp0_iter1_reg_0;
  output ap_idle;
  output internal_empty_n_reg;
  output [3:0]\t_V_1_reg_243_reg[31]_0 ;
  output [3:0]\t_V_1_reg_243_reg[27]_0 ;
  output [3:0]\t_V_1_reg_243_reg[23]_0 ;
  output [3:0]\t_V_1_reg_243_reg[19]_0 ;
  output [3:0]\t_V_1_reg_243_reg[11]_0 ;
  output [3:0]\t_V_1_reg_243_reg[7]_0 ;
  output [3:0]\t_V_1_reg_243_reg[3]_0 ;
  output [2:0]\t_V_reg_232_reg[3]_0 ;
  output [3:0]\t_V_reg_232_reg[7]_1 ;
  output [3:0]\t_V_reg_232_reg[11]_0 ;
  output [3:0]\t_V_reg_232_reg[15]_1 ;
  output [3:0]\t_V_reg_232_reg[19]_0 ;
  output [3:0]\t_V_reg_232_reg[23]_1 ;
  output [3:0]\t_V_reg_232_reg[27]_0 ;
  output [3:0]\t_V_reg_232_reg[31]_1 ;
  output [13:0]\tmp_20_reg_911_reg[13]_0 ;
  input ap_clk;
  input [0:0]O;
  input [0:0]\tmp_s_reg_841_reg[0]_0 ;
  input ap_rst_n_inv;
  input ap_rst_n;
  input suppressed_data_stre_full_n;
  input grad_gd_data_stream_s_empty_n;
  input [31:0]cols_V;
  input Duplicate_U0_ap_start;
  input [31:0]rows_V;
  input [16:0]\tmp_2_reg_846_reg[0]_0 ;
  input [30:0]r_V_2_fu_281_p2;
  input [0:0]\tmp_7_reg_826_reg[0]_0 ;
  input hysteresis_U0_src_data_stream_V_read;
  input suppressed_data_stre_empty_n;
  input [0:0]int_ap_idle_reg;
  input packets_cast_loc_cha_empty_n;
  input int_ap_idle_reg_0;
  input [0:0]int_ap_idle_reg_1;
  input [0:0]int_ap_idle_reg_2;
  input [0:0]int_ap_idle_reg_3;
  input [30:0]tmp_4_fu_275_p2;
  input [15:0]D;

  wire [15:0]D;
  wire Duplicate_U0_ap_start;
  wire [0:0]E;
  wire [0:0]O;
  wire [31:0]Q;
  wire \ap_CS_fsm[2]_i_1__5_n_0 ;
  wire \ap_CS_fsm[3]_i_2__1_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state8;
  wire [3:0]ap_NS_fsm;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter00;
  wire ap_enable_reg_pp0_iter0_i_1__4_n_0;
  wire ap_enable_reg_pp0_iter0_i_2__0_n_0;
  wire ap_enable_reg_pp0_iter1_i_1__4_n_0;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter1_reg_n_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1__0_n_0;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter3_i_1_n_0;
  wire ap_enable_reg_pp0_iter4_i_1__1_n_0;
  wire ap_enable_reg_pp0_iter4_reg_n_0;
  wire ap_idle;
  wire [10:0]ap_reg_pp0_iter1_linebuff_val_1_addr_reg_866;
  wire ap_reg_pp0_iter1_linebuff_val_1_addr_reg_8660;
  wire ap_reg_pp0_iter1_or_cond4_reg_882;
  wire ap_reg_pp0_iter1_or_cond_reg_862;
  wire \ap_reg_pp0_iter1_t_V_1_reg_243_reg_n_0_[0] ;
  wire ap_reg_pp0_iter1_tmp_11_reg_877;
  wire ap_reg_pp0_iter1_tmp_2_reg_846;
  wire ap_reg_pp0_iter1_tmp_3_reg_855;
  wire ap_reg_pp0_iter2_or_cond4_reg_882;
  wire ap_reg_pp0_iter2_tmp_11_reg_877;
  wire ap_reg_pp0_iter3_or_cond4_reg_882;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [31:0]cols_V;
  wire [15:0]element_gd_s_fu_136;
  wire grad_gd_data_stream_s_empty_n;
  wire hysteresis_U0_src_data_stream_V_read;
  wire [31:0]i_V_fu_296_p2;
  wire [31:0]i_V_reg_821;
  wire \i_V_reg_821_reg[12]_i_1_n_0 ;
  wire \i_V_reg_821_reg[12]_i_1_n_1 ;
  wire \i_V_reg_821_reg[12]_i_1_n_2 ;
  wire \i_V_reg_821_reg[12]_i_1_n_3 ;
  wire \i_V_reg_821_reg[16]_i_1_n_0 ;
  wire \i_V_reg_821_reg[16]_i_1_n_1 ;
  wire \i_V_reg_821_reg[16]_i_1_n_2 ;
  wire \i_V_reg_821_reg[16]_i_1_n_3 ;
  wire \i_V_reg_821_reg[20]_i_1_n_0 ;
  wire \i_V_reg_821_reg[20]_i_1_n_1 ;
  wire \i_V_reg_821_reg[20]_i_1_n_2 ;
  wire \i_V_reg_821_reg[20]_i_1_n_3 ;
  wire \i_V_reg_821_reg[24]_i_1_n_0 ;
  wire \i_V_reg_821_reg[24]_i_1_n_1 ;
  wire \i_V_reg_821_reg[24]_i_1_n_2 ;
  wire \i_V_reg_821_reg[24]_i_1_n_3 ;
  wire \i_V_reg_821_reg[28]_i_1_n_0 ;
  wire \i_V_reg_821_reg[28]_i_1_n_1 ;
  wire \i_V_reg_821_reg[28]_i_1_n_2 ;
  wire \i_V_reg_821_reg[28]_i_1_n_3 ;
  wire \i_V_reg_821_reg[31]_i_1_n_2 ;
  wire \i_V_reg_821_reg[31]_i_1_n_3 ;
  wire \i_V_reg_821_reg[4]_i_1_n_0 ;
  wire \i_V_reg_821_reg[4]_i_1_n_1 ;
  wire \i_V_reg_821_reg[4]_i_1_n_2 ;
  wire \i_V_reg_821_reg[4]_i_1_n_3 ;
  wire \i_V_reg_821_reg[8]_i_1_n_0 ;
  wire \i_V_reg_821_reg[8]_i_1_n_1 ;
  wire \i_V_reg_821_reg[8]_i_1_n_2 ;
  wire \i_V_reg_821_reg[8]_i_1_n_3 ;
  wire \icmp1_reg_896[0]_i_1_n_0 ;
  wire \icmp1_reg_896[0]_i_2_n_0 ;
  wire \icmp1_reg_896[0]_i_3_n_0 ;
  wire \icmp1_reg_896[0]_i_4_n_0 ;
  wire \icmp1_reg_896[0]_i_5_n_0 ;
  wire \icmp1_reg_896[0]_i_6_n_0 ;
  wire \icmp1_reg_896[0]_i_7_n_0 ;
  wire \icmp1_reg_896[0]_i_8_n_0 ;
  wire \icmp1_reg_896[0]_i_9_n_0 ;
  wire \icmp1_reg_896_reg_n_0_[0] ;
  wire \icmp_reg_831[0]_i_1_n_0 ;
  wire \icmp_reg_831_reg_n_0_[0] ;
  wire int_ap_idle_i_2_n_0;
  wire [0:0]int_ap_idle_reg;
  wire int_ap_idle_reg_0;
  wire [0:0]int_ap_idle_reg_1;
  wire [0:0]int_ap_idle_reg_2;
  wire [0:0]int_ap_idle_reg_3;
  wire internal_empty_n_reg;
  wire [0:0]internal_full_n_reg;
  wire \j_V_reg_850[0]_i_2_n_0 ;
  wire \j_V_reg_850[0]_i_3_n_0 ;
  wire \j_V_reg_850[0]_i_4_n_0 ;
  wire \j_V_reg_850[0]_i_5_n_0 ;
  wire \j_V_reg_850[12]_i_2_n_0 ;
  wire \j_V_reg_850[12]_i_4_n_0 ;
  wire \j_V_reg_850[12]_i_5_n_0 ;
  wire \j_V_reg_850[16]_i_2_n_0 ;
  wire \j_V_reg_850[16]_i_3_n_0 ;
  wire \j_V_reg_850[16]_i_4_n_0 ;
  wire \j_V_reg_850[16]_i_5_n_0 ;
  wire \j_V_reg_850[20]_i_2_n_0 ;
  wire \j_V_reg_850[20]_i_3_n_0 ;
  wire \j_V_reg_850[20]_i_4_n_0 ;
  wire \j_V_reg_850[20]_i_5_n_0 ;
  wire \j_V_reg_850[24]_i_2_n_0 ;
  wire \j_V_reg_850[24]_i_3_n_0 ;
  wire \j_V_reg_850[24]_i_4_n_0 ;
  wire \j_V_reg_850[24]_i_5_n_0 ;
  wire \j_V_reg_850[28]_i_2_n_0 ;
  wire \j_V_reg_850[28]_i_3_n_0 ;
  wire \j_V_reg_850[28]_i_4_n_0 ;
  wire \j_V_reg_850[28]_i_5_n_0 ;
  wire \j_V_reg_850[4]_i_2_n_0 ;
  wire \j_V_reg_850[4]_i_3_n_0 ;
  wire \j_V_reg_850[4]_i_4_n_0 ;
  wire \j_V_reg_850[4]_i_5_n_0 ;
  wire \j_V_reg_850[8]_i_2_n_0 ;
  wire \j_V_reg_850[8]_i_3_n_0 ;
  wire \j_V_reg_850[8]_i_4_n_0 ;
  wire \j_V_reg_850[8]_i_5_n_0 ;
  wire [31:0]j_V_reg_850_reg;
  wire \j_V_reg_850_reg[0]_i_1_n_0 ;
  wire \j_V_reg_850_reg[0]_i_1_n_1 ;
  wire \j_V_reg_850_reg[0]_i_1_n_2 ;
  wire \j_V_reg_850_reg[0]_i_1_n_3 ;
  wire \j_V_reg_850_reg[0]_i_1_n_4 ;
  wire \j_V_reg_850_reg[0]_i_1_n_5 ;
  wire \j_V_reg_850_reg[0]_i_1_n_6 ;
  wire \j_V_reg_850_reg[0]_i_1_n_7 ;
  wire \j_V_reg_850_reg[12]_i_1_n_0 ;
  wire \j_V_reg_850_reg[12]_i_1_n_1 ;
  wire \j_V_reg_850_reg[12]_i_1_n_2 ;
  wire \j_V_reg_850_reg[12]_i_1_n_3 ;
  wire \j_V_reg_850_reg[12]_i_1_n_4 ;
  wire \j_V_reg_850_reg[12]_i_1_n_5 ;
  wire \j_V_reg_850_reg[12]_i_1_n_6 ;
  wire \j_V_reg_850_reg[12]_i_1_n_7 ;
  wire \j_V_reg_850_reg[16]_i_1_n_0 ;
  wire \j_V_reg_850_reg[16]_i_1_n_1 ;
  wire \j_V_reg_850_reg[16]_i_1_n_2 ;
  wire \j_V_reg_850_reg[16]_i_1_n_3 ;
  wire \j_V_reg_850_reg[16]_i_1_n_4 ;
  wire \j_V_reg_850_reg[16]_i_1_n_5 ;
  wire \j_V_reg_850_reg[16]_i_1_n_6 ;
  wire \j_V_reg_850_reg[16]_i_1_n_7 ;
  wire \j_V_reg_850_reg[20]_i_1_n_0 ;
  wire \j_V_reg_850_reg[20]_i_1_n_1 ;
  wire \j_V_reg_850_reg[20]_i_1_n_2 ;
  wire \j_V_reg_850_reg[20]_i_1_n_3 ;
  wire \j_V_reg_850_reg[20]_i_1_n_4 ;
  wire \j_V_reg_850_reg[20]_i_1_n_5 ;
  wire \j_V_reg_850_reg[20]_i_1_n_6 ;
  wire \j_V_reg_850_reg[20]_i_1_n_7 ;
  wire \j_V_reg_850_reg[24]_i_1_n_0 ;
  wire \j_V_reg_850_reg[24]_i_1_n_1 ;
  wire \j_V_reg_850_reg[24]_i_1_n_2 ;
  wire \j_V_reg_850_reg[24]_i_1_n_3 ;
  wire \j_V_reg_850_reg[24]_i_1_n_4 ;
  wire \j_V_reg_850_reg[24]_i_1_n_5 ;
  wire \j_V_reg_850_reg[24]_i_1_n_6 ;
  wire \j_V_reg_850_reg[24]_i_1_n_7 ;
  wire \j_V_reg_850_reg[28]_i_1_n_1 ;
  wire \j_V_reg_850_reg[28]_i_1_n_2 ;
  wire \j_V_reg_850_reg[28]_i_1_n_3 ;
  wire \j_V_reg_850_reg[28]_i_1_n_4 ;
  wire \j_V_reg_850_reg[28]_i_1_n_5 ;
  wire \j_V_reg_850_reg[28]_i_1_n_6 ;
  wire \j_V_reg_850_reg[28]_i_1_n_7 ;
  wire \j_V_reg_850_reg[4]_i_1_n_0 ;
  wire \j_V_reg_850_reg[4]_i_1_n_1 ;
  wire \j_V_reg_850_reg[4]_i_1_n_2 ;
  wire \j_V_reg_850_reg[4]_i_1_n_3 ;
  wire \j_V_reg_850_reg[4]_i_1_n_4 ;
  wire \j_V_reg_850_reg[4]_i_1_n_5 ;
  wire \j_V_reg_850_reg[4]_i_1_n_6 ;
  wire \j_V_reg_850_reg[4]_i_1_n_7 ;
  wire \j_V_reg_850_reg[8]_i_1_n_0 ;
  wire \j_V_reg_850_reg[8]_i_1_n_1 ;
  wire \j_V_reg_850_reg[8]_i_1_n_2 ;
  wire \j_V_reg_850_reg[8]_i_1_n_3 ;
  wire \j_V_reg_850_reg[8]_i_1_n_4 ;
  wire \j_V_reg_850_reg[8]_i_1_n_5 ;
  wire \j_V_reg_850_reg[8]_i_1_n_6 ;
  wire \j_V_reg_850_reg[8]_i_1_n_7 ;
  wire linebuff_val_0_ce0;
  wire linebuff_val_0_ce1;
  wire linebuff_val_1_U_n_14;
  wire [10:0]linebuff_val_1_addr_reg_866;
  wire linebuff_val_1_addr_reg_8660;
  wire mOutPtr110_out;
  wire or_cond4_fu_376_p2;
  wire or_cond4_reg_882;
  wire or_cond4_reg_8820;
  wire \or_cond4_reg_882[0]_i_22_n_0 ;
  wire \or_cond4_reg_882[0]_i_2_n_0 ;
  wire \or_cond4_reg_882[0]_i_3_n_0 ;
  wire \or_cond4_reg_882[0]_i_4_n_0 ;
  wire \or_cond4_reg_882[0]_i_5_n_0 ;
  wire \or_cond4_reg_882[0]_i_6_n_0 ;
  wire \or_cond4_reg_882[0]_i_7_n_0 ;
  wire \or_cond4_reg_882[0]_i_8_n_0 ;
  wire \or_cond4_reg_882[0]_i_9_n_0 ;
  wire or_cond_fu_354_p2;
  wire or_cond_reg_862;
  wire \or_cond_reg_862[0]_i_10_n_0 ;
  wire \or_cond_reg_862[0]_i_11_n_0 ;
  wire \or_cond_reg_862[0]_i_12_n_0 ;
  wire \or_cond_reg_862[0]_i_16_n_0 ;
  wire \or_cond_reg_862[0]_i_17_n_0 ;
  wire \or_cond_reg_862[0]_i_18_n_0 ;
  wire \or_cond_reg_862[0]_i_19_n_0 ;
  wire \or_cond_reg_862[0]_i_23_n_0 ;
  wire \or_cond_reg_862[0]_i_24_n_0 ;
  wire \or_cond_reg_862[0]_i_25_n_0 ;
  wire \or_cond_reg_862[0]_i_26_n_0 ;
  wire \or_cond_reg_862[0]_i_30_n_0 ;
  wire \or_cond_reg_862[0]_i_31_n_0 ;
  wire \or_cond_reg_862[0]_i_32_n_0 ;
  wire \or_cond_reg_862[0]_i_33_n_0 ;
  wire \or_cond_reg_862[0]_i_38_n_0 ;
  wire \or_cond_reg_862[0]_i_39_n_0 ;
  wire \or_cond_reg_862[0]_i_40_n_0 ;
  wire \or_cond_reg_862[0]_i_41_n_0 ;
  wire \or_cond_reg_862[0]_i_45_n_0 ;
  wire \or_cond_reg_862[0]_i_46_n_0 ;
  wire \or_cond_reg_862[0]_i_47_n_0 ;
  wire \or_cond_reg_862[0]_i_48_n_0 ;
  wire \or_cond_reg_862[0]_i_52_n_0 ;
  wire \or_cond_reg_862[0]_i_53_n_0 ;
  wire \or_cond_reg_862[0]_i_54_n_0 ;
  wire \or_cond_reg_862[0]_i_55_n_0 ;
  wire \or_cond_reg_862[0]_i_58_n_0 ;
  wire \or_cond_reg_862[0]_i_59_n_0 ;
  wire \or_cond_reg_862[0]_i_60_n_0 ;
  wire \or_cond_reg_862[0]_i_61_n_0 ;
  wire \or_cond_reg_862[0]_i_9_n_0 ;
  wire \or_cond_reg_862_reg[0]_i_13_n_0 ;
  wire \or_cond_reg_862_reg[0]_i_13_n_1 ;
  wire \or_cond_reg_862_reg[0]_i_13_n_2 ;
  wire \or_cond_reg_862_reg[0]_i_13_n_3 ;
  wire \or_cond_reg_862_reg[0]_i_20_n_0 ;
  wire \or_cond_reg_862_reg[0]_i_20_n_1 ;
  wire \or_cond_reg_862_reg[0]_i_20_n_2 ;
  wire \or_cond_reg_862_reg[0]_i_20_n_3 ;
  wire \or_cond_reg_862_reg[0]_i_27_n_0 ;
  wire \or_cond_reg_862_reg[0]_i_27_n_1 ;
  wire \or_cond_reg_862_reg[0]_i_27_n_2 ;
  wire \or_cond_reg_862_reg[0]_i_27_n_3 ;
  wire \or_cond_reg_862_reg[0]_i_34_n_0 ;
  wire \or_cond_reg_862_reg[0]_i_34_n_1 ;
  wire \or_cond_reg_862_reg[0]_i_34_n_2 ;
  wire \or_cond_reg_862_reg[0]_i_34_n_3 ;
  wire \or_cond_reg_862_reg[0]_i_3_n_0 ;
  wire \or_cond_reg_862_reg[0]_i_3_n_1 ;
  wire \or_cond_reg_862_reg[0]_i_3_n_2 ;
  wire \or_cond_reg_862_reg[0]_i_3_n_3 ;
  wire \or_cond_reg_862_reg[0]_i_42_n_0 ;
  wire \or_cond_reg_862_reg[0]_i_42_n_1 ;
  wire \or_cond_reg_862_reg[0]_i_42_n_2 ;
  wire \or_cond_reg_862_reg[0]_i_42_n_3 ;
  wire \or_cond_reg_862_reg[0]_i_49_n_0 ;
  wire \or_cond_reg_862_reg[0]_i_49_n_1 ;
  wire \or_cond_reg_862_reg[0]_i_49_n_2 ;
  wire \or_cond_reg_862_reg[0]_i_49_n_3 ;
  wire \or_cond_reg_862_reg[0]_i_4_n_0 ;
  wire \or_cond_reg_862_reg[0]_i_4_n_1 ;
  wire \or_cond_reg_862_reg[0]_i_4_n_2 ;
  wire \or_cond_reg_862_reg[0]_i_4_n_3 ;
  wire [13:0]out_pixel_val_2_cast_fu_457_p4;
  wire [13:0]out_pixel_val_2_cast_reg_891;
  wire [10:0]p_0_in;
  wire [31:11]p_0_in__0;
  wire packets_cast_loc_cha_empty_n;
  wire [30:0]r_V_2_fu_281_p2;
  wire [31:0]rows_V;
  wire [30:10]sel0;
  wire suppressed_data_stre_empty_n;
  wire suppressed_data_stre_full_n;
  wire t_V_1_reg_2430;
  wire \t_V_1_reg_243[31]_i_10_n_0 ;
  wire \t_V_1_reg_243[31]_i_11_n_0 ;
  wire \t_V_1_reg_243[31]_i_12_n_0 ;
  wire \t_V_1_reg_243[31]_i_13_n_0 ;
  wire \t_V_1_reg_243[31]_i_15_n_0 ;
  wire \t_V_1_reg_243[31]_i_16_n_0 ;
  wire \t_V_1_reg_243[31]_i_17_n_0 ;
  wire \t_V_1_reg_243[31]_i_18_n_0 ;
  wire \t_V_1_reg_243[31]_i_1_n_0 ;
  wire \t_V_1_reg_243[31]_i_20_n_0 ;
  wire \t_V_1_reg_243[31]_i_21_n_0 ;
  wire \t_V_1_reg_243[31]_i_22_n_0 ;
  wire \t_V_1_reg_243[31]_i_23_n_0 ;
  wire \t_V_1_reg_243[31]_i_25_n_0 ;
  wire \t_V_1_reg_243[31]_i_26_n_0 ;
  wire \t_V_1_reg_243[31]_i_27_n_0 ;
  wire \t_V_1_reg_243[31]_i_28_n_0 ;
  wire \t_V_1_reg_243[31]_i_30_n_0 ;
  wire \t_V_1_reg_243[31]_i_31_n_0 ;
  wire \t_V_1_reg_243[31]_i_32_n_0 ;
  wire \t_V_1_reg_243[31]_i_33_n_0 ;
  wire \t_V_1_reg_243[31]_i_35_n_0 ;
  wire \t_V_1_reg_243[31]_i_36_n_0 ;
  wire \t_V_1_reg_243[31]_i_37_n_0 ;
  wire \t_V_1_reg_243[31]_i_38_n_0 ;
  wire \t_V_1_reg_243[31]_i_39_n_0 ;
  wire \t_V_1_reg_243[31]_i_40_n_0 ;
  wire \t_V_1_reg_243[31]_i_41_n_0 ;
  wire \t_V_1_reg_243[31]_i_42_n_0 ;
  wire \t_V_1_reg_243[31]_i_5_n_0 ;
  wire \t_V_1_reg_243[31]_i_6_n_0 ;
  wire \t_V_1_reg_243[31]_i_7_n_0 ;
  wire \t_V_1_reg_243[31]_i_8_n_0 ;
  wire [3:0]\t_V_1_reg_243_reg[11]_0 ;
  wire [3:0]\t_V_1_reg_243_reg[15]_0 ;
  wire [3:0]\t_V_1_reg_243_reg[19]_0 ;
  wire [3:0]\t_V_1_reg_243_reg[23]_0 ;
  wire [3:0]\t_V_1_reg_243_reg[27]_0 ;
  wire [3:0]\t_V_1_reg_243_reg[31]_0 ;
  wire \t_V_1_reg_243_reg[31]_i_14_n_0 ;
  wire \t_V_1_reg_243_reg[31]_i_14_n_1 ;
  wire \t_V_1_reg_243_reg[31]_i_14_n_2 ;
  wire \t_V_1_reg_243_reg[31]_i_14_n_3 ;
  wire \t_V_1_reg_243_reg[31]_i_19_n_0 ;
  wire \t_V_1_reg_243_reg[31]_i_19_n_1 ;
  wire \t_V_1_reg_243_reg[31]_i_19_n_2 ;
  wire \t_V_1_reg_243_reg[31]_i_19_n_3 ;
  wire \t_V_1_reg_243_reg[31]_i_24_n_0 ;
  wire \t_V_1_reg_243_reg[31]_i_24_n_1 ;
  wire \t_V_1_reg_243_reg[31]_i_24_n_2 ;
  wire \t_V_1_reg_243_reg[31]_i_24_n_3 ;
  wire \t_V_1_reg_243_reg[31]_i_29_n_0 ;
  wire \t_V_1_reg_243_reg[31]_i_29_n_1 ;
  wire \t_V_1_reg_243_reg[31]_i_29_n_2 ;
  wire \t_V_1_reg_243_reg[31]_i_29_n_3 ;
  wire \t_V_1_reg_243_reg[31]_i_34_n_0 ;
  wire \t_V_1_reg_243_reg[31]_i_34_n_1 ;
  wire \t_V_1_reg_243_reg[31]_i_34_n_2 ;
  wire \t_V_1_reg_243_reg[31]_i_34_n_3 ;
  wire \t_V_1_reg_243_reg[31]_i_3_n_0 ;
  wire \t_V_1_reg_243_reg[31]_i_3_n_1 ;
  wire \t_V_1_reg_243_reg[31]_i_3_n_2 ;
  wire \t_V_1_reg_243_reg[31]_i_3_n_3 ;
  wire \t_V_1_reg_243_reg[31]_i_4_n_0 ;
  wire \t_V_1_reg_243_reg[31]_i_4_n_1 ;
  wire \t_V_1_reg_243_reg[31]_i_4_n_2 ;
  wire \t_V_1_reg_243_reg[31]_i_4_n_3 ;
  wire \t_V_1_reg_243_reg[31]_i_9_n_0 ;
  wire \t_V_1_reg_243_reg[31]_i_9_n_1 ;
  wire \t_V_1_reg_243_reg[31]_i_9_n_2 ;
  wire \t_V_1_reg_243_reg[31]_i_9_n_3 ;
  wire [3:0]\t_V_1_reg_243_reg[3]_0 ;
  wire [3:0]\t_V_1_reg_243_reg[7]_0 ;
  wire \t_V_1_reg_243_reg_n_0_[0] ;
  wire \t_V_1_reg_243_reg_n_0_[10] ;
  wire \t_V_1_reg_243_reg_n_0_[11] ;
  wire \t_V_1_reg_243_reg_n_0_[12] ;
  wire \t_V_1_reg_243_reg_n_0_[13] ;
  wire \t_V_1_reg_243_reg_n_0_[14] ;
  wire \t_V_1_reg_243_reg_n_0_[15] ;
  wire \t_V_1_reg_243_reg_n_0_[16] ;
  wire \t_V_1_reg_243_reg_n_0_[17] ;
  wire \t_V_1_reg_243_reg_n_0_[18] ;
  wire \t_V_1_reg_243_reg_n_0_[19] ;
  wire \t_V_1_reg_243_reg_n_0_[1] ;
  wire \t_V_1_reg_243_reg_n_0_[20] ;
  wire \t_V_1_reg_243_reg_n_0_[21] ;
  wire \t_V_1_reg_243_reg_n_0_[22] ;
  wire \t_V_1_reg_243_reg_n_0_[23] ;
  wire \t_V_1_reg_243_reg_n_0_[24] ;
  wire \t_V_1_reg_243_reg_n_0_[25] ;
  wire \t_V_1_reg_243_reg_n_0_[26] ;
  wire \t_V_1_reg_243_reg_n_0_[27] ;
  wire \t_V_1_reg_243_reg_n_0_[28] ;
  wire \t_V_1_reg_243_reg_n_0_[29] ;
  wire \t_V_1_reg_243_reg_n_0_[2] ;
  wire \t_V_1_reg_243_reg_n_0_[30] ;
  wire \t_V_1_reg_243_reg_n_0_[31] ;
  wire \t_V_1_reg_243_reg_n_0_[3] ;
  wire \t_V_1_reg_243_reg_n_0_[4] ;
  wire \t_V_1_reg_243_reg_n_0_[5] ;
  wire \t_V_1_reg_243_reg_n_0_[6] ;
  wire \t_V_1_reg_243_reg_n_0_[7] ;
  wire \t_V_1_reg_243_reg_n_0_[8] ;
  wire \t_V_1_reg_243_reg_n_0_[9] ;
  wire t_V_reg_232;
  wire [3:0]\t_V_reg_232_reg[11]_0 ;
  wire [3:0]\t_V_reg_232_reg[15]_0 ;
  wire [3:0]\t_V_reg_232_reg[15]_1 ;
  wire [3:0]\t_V_reg_232_reg[19]_0 ;
  wire [3:0]\t_V_reg_232_reg[23]_0 ;
  wire [3:0]\t_V_reg_232_reg[23]_1 ;
  wire [3:0]\t_V_reg_232_reg[27]_0 ;
  wire [3:0]\t_V_reg_232_reg[31]_0 ;
  wire [3:0]\t_V_reg_232_reg[31]_1 ;
  wire [2:0]\t_V_reg_232_reg[3]_0 ;
  wire [3:0]\t_V_reg_232_reg[7]_0 ;
  wire [3:0]\t_V_reg_232_reg[7]_1 ;
  wire tmp0_reg_8860;
  wire [15:0]tmp0_s_fu_132;
  wire tmp_11_reg_877;
  wire [9:0]tmp_12_fu_467_p4;
  wire tmp_18_fu_641_p2;
  wire tmp_18_reg_901;
  wire tmp_19_fu_647_p2;
  wire tmp_19_reg_906;
  wire \tmp_19_reg_906[0]_i_10_n_0 ;
  wire \tmp_19_reg_906[0]_i_11_n_0 ;
  wire \tmp_19_reg_906[0]_i_12_n_0 ;
  wire \tmp_19_reg_906[0]_i_13_n_0 ;
  wire \tmp_19_reg_906[0]_i_14_n_0 ;
  wire \tmp_19_reg_906[0]_i_15_n_0 ;
  wire \tmp_19_reg_906[0]_i_16_n_0 ;
  wire \tmp_19_reg_906[0]_i_17_n_0 ;
  wire \tmp_19_reg_906[0]_i_18_n_0 ;
  wire \tmp_19_reg_906[0]_i_19_n_0 ;
  wire \tmp_19_reg_906[0]_i_20_n_0 ;
  wire \tmp_19_reg_906[0]_i_21_n_0 ;
  wire \tmp_19_reg_906[0]_i_22_n_0 ;
  wire \tmp_19_reg_906[0]_i_23_n_0 ;
  wire \tmp_19_reg_906[0]_i_24_n_0 ;
  wire \tmp_19_reg_906[0]_i_25_n_0 ;
  wire \tmp_19_reg_906[0]_i_26_n_0 ;
  wire \tmp_19_reg_906[0]_i_27_n_0 ;
  wire \tmp_19_reg_906[0]_i_28_n_0 ;
  wire \tmp_19_reg_906[0]_i_29_n_0 ;
  wire \tmp_19_reg_906[0]_i_30_n_0 ;
  wire \tmp_19_reg_906[0]_i_3_n_0 ;
  wire \tmp_19_reg_906[0]_i_4_n_0 ;
  wire \tmp_19_reg_906[0]_i_5_n_0 ;
  wire \tmp_19_reg_906[0]_i_6_n_0 ;
  wire \tmp_19_reg_906[0]_i_7_n_0 ;
  wire \tmp_19_reg_906[0]_i_8_n_0 ;
  wire \tmp_19_reg_906[0]_i_9_n_0 ;
  wire \tmp_19_reg_906_reg[0]_i_1_n_2 ;
  wire \tmp_19_reg_906_reg[0]_i_1_n_3 ;
  wire \tmp_19_reg_906_reg[0]_i_2_n_0 ;
  wire \tmp_19_reg_906_reg[0]_i_2_n_1 ;
  wire \tmp_19_reg_906_reg[0]_i_2_n_2 ;
  wire \tmp_19_reg_906_reg[0]_i_2_n_3 ;
  wire tmp_20_reg_911;
  wire \tmp_20_reg_911[13]_i_2_n_0 ;
  wire [13:0]\tmp_20_reg_911_reg[13]_0 ;
  wire tmp_2_fu_338_p2;
  wire tmp_2_reg_846;
  wire [16:0]\tmp_2_reg_846_reg[0]_0 ;
  wire tmp_3_fu_349_p2;
  wire tmp_3_reg_855;
  wire \tmp_3_reg_855[0]_i_10_n_0 ;
  wire \tmp_3_reg_855[0]_i_12_n_0 ;
  wire \tmp_3_reg_855[0]_i_13_n_0 ;
  wire \tmp_3_reg_855[0]_i_14_n_0 ;
  wire \tmp_3_reg_855[0]_i_15_n_0 ;
  wire \tmp_3_reg_855[0]_i_16_n_0 ;
  wire \tmp_3_reg_855[0]_i_17_n_0 ;
  wire \tmp_3_reg_855[0]_i_18_n_0 ;
  wire \tmp_3_reg_855[0]_i_19_n_0 ;
  wire \tmp_3_reg_855[0]_i_24_n_0 ;
  wire \tmp_3_reg_855[0]_i_25_n_0 ;
  wire \tmp_3_reg_855[0]_i_26_n_0 ;
  wire \tmp_3_reg_855[0]_i_27_n_0 ;
  wire \tmp_3_reg_855[0]_i_28_n_0 ;
  wire \tmp_3_reg_855[0]_i_29_n_0 ;
  wire \tmp_3_reg_855[0]_i_30_n_0 ;
  wire \tmp_3_reg_855[0]_i_31_n_0 ;
  wire \tmp_3_reg_855[0]_i_35_n_0 ;
  wire \tmp_3_reg_855[0]_i_36_n_0 ;
  wire \tmp_3_reg_855[0]_i_37_n_0 ;
  wire \tmp_3_reg_855[0]_i_38_n_0 ;
  wire \tmp_3_reg_855[0]_i_39_n_0 ;
  wire \tmp_3_reg_855[0]_i_3_n_0 ;
  wire \tmp_3_reg_855[0]_i_40_n_0 ;
  wire \tmp_3_reg_855[0]_i_41_n_0 ;
  wire \tmp_3_reg_855[0]_i_42_n_0 ;
  wire \tmp_3_reg_855[0]_i_4_n_0 ;
  wire \tmp_3_reg_855[0]_i_5_n_0 ;
  wire \tmp_3_reg_855[0]_i_6_n_0 ;
  wire \tmp_3_reg_855[0]_i_7_n_0 ;
  wire \tmp_3_reg_855[0]_i_8_n_0 ;
  wire \tmp_3_reg_855[0]_i_9_n_0 ;
  wire \tmp_3_reg_855_reg[0]_i_11_n_0 ;
  wire \tmp_3_reg_855_reg[0]_i_11_n_1 ;
  wire \tmp_3_reg_855_reg[0]_i_11_n_2 ;
  wire \tmp_3_reg_855_reg[0]_i_11_n_3 ;
  wire \tmp_3_reg_855_reg[0]_i_1_n_1 ;
  wire \tmp_3_reg_855_reg[0]_i_1_n_2 ;
  wire \tmp_3_reg_855_reg[0]_i_1_n_3 ;
  wire \tmp_3_reg_855_reg[0]_i_23_n_0 ;
  wire \tmp_3_reg_855_reg[0]_i_23_n_1 ;
  wire \tmp_3_reg_855_reg[0]_i_23_n_2 ;
  wire \tmp_3_reg_855_reg[0]_i_23_n_3 ;
  wire \tmp_3_reg_855_reg[0]_i_2_n_0 ;
  wire \tmp_3_reg_855_reg[0]_i_2_n_1 ;
  wire \tmp_3_reg_855_reg[0]_i_2_n_2 ;
  wire \tmp_3_reg_855_reg[0]_i_2_n_3 ;
  wire [30:0]tmp_4_fu_275_p2;
  wire tmp_7_reg_826;
  wire \tmp_7_reg_826[0]_i_1_n_0 ;
  wire [0:0]\tmp_7_reg_826_reg[0]_0 ;
  wire \tmp_9_reg_836[0]_i_1_n_0 ;
  wire \tmp_9_reg_836[0]_i_2_n_0 ;
  wire \tmp_9_reg_836[0]_i_3_n_0 ;
  wire \tmp_9_reg_836[0]_i_4_n_0 ;
  wire \tmp_9_reg_836[0]_i_5_n_0 ;
  wire \tmp_9_reg_836[0]_i_6_n_0 ;
  wire \tmp_9_reg_836[0]_i_7_n_0 ;
  wire \tmp_9_reg_836[0]_i_8_n_0 ;
  wire \tmp_9_reg_836[0]_i_9_n_0 ;
  wire \tmp_9_reg_836_reg_n_0_[0] ;
  wire tmp_s_reg_841;
  wire [0:0]\tmp_s_reg_841_reg[0]_0 ;
  wire [15:2]win_val_0_0_0_win_va_fu_446_p3;
  wire [15:2]win_val_0_1_1_fu_144;
  wire win_val_0_1_1_fu_1440;
  wire [15:2]win_val_0_1_fu_140;
  wire [15:0]win_val_1_0_0_win_va_fu_439_p3;
  wire [15:2]win_val_1_1_1_fu_152;
  wire \win_val_1_1_fu_148_reg_n_0_[0] ;
  wire \win_val_1_1_fu_148_reg_n_0_[1] ;
  wire [15:2]win_val_2_0_0_win_va_fu_432_p3;
  wire [15:2]win_val_2_1_1_fu_160;
  wire [15:2]win_val_2_1_fu_156;
  wire [3:2]\NLW_i_V_reg_821_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_i_V_reg_821_reg[31]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_j_V_reg_850_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_or_cond_reg_862_reg[0]_i_13_O_UNCONNECTED ;
  wire [3:0]\NLW_or_cond_reg_862_reg[0]_i_20_O_UNCONNECTED ;
  wire [3:0]\NLW_or_cond_reg_862_reg[0]_i_27_O_UNCONNECTED ;
  wire [3:0]\NLW_or_cond_reg_862_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_or_cond_reg_862_reg[0]_i_34_O_UNCONNECTED ;
  wire [3:0]\NLW_or_cond_reg_862_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_or_cond_reg_862_reg[0]_i_42_O_UNCONNECTED ;
  wire [3:0]\NLW_or_cond_reg_862_reg[0]_i_49_O_UNCONNECTED ;
  wire [3:0]\NLW_t_V_1_reg_243_reg[31]_i_14_O_UNCONNECTED ;
  wire [3:0]\NLW_t_V_1_reg_243_reg[31]_i_19_O_UNCONNECTED ;
  wire [3:0]\NLW_t_V_1_reg_243_reg[31]_i_24_O_UNCONNECTED ;
  wire [3:0]\NLW_t_V_1_reg_243_reg[31]_i_29_O_UNCONNECTED ;
  wire [3:0]\NLW_t_V_1_reg_243_reg[31]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_t_V_1_reg_243_reg[31]_i_34_O_UNCONNECTED ;
  wire [3:0]\NLW_t_V_1_reg_243_reg[31]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_t_V_1_reg_243_reg[31]_i_9_O_UNCONNECTED ;
  wire [3:3]\NLW_tmp_19_reg_906_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_19_reg_906_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_19_reg_906_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_3_reg_855_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_3_reg_855_reg[0]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_3_reg_855_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_3_reg_855_reg[0]_i_23_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h0800080808080808)) 
    \SRL_SIG[0][13]_i_1__1 
       (.I0(suppressed_data_stre_full_n),
        .I1(ap_enable_reg_pp0_iter4_reg_n_0),
        .I2(ap_reg_pp0_iter3_or_cond4_reg_882),
        .I3(grad_gd_data_stream_s_empty_n),
        .I4(or_cond_reg_862),
        .I5(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(internal_full_n_reg));
  LUT4 #(
    .INIT(16'h8F88)) 
    \ap_CS_fsm[0]_i_1__7 
       (.I0(\t_V_1_reg_243_reg[31]_i_3_n_0 ),
        .I1(ap_CS_fsm_state2),
        .I2(Duplicate_U0_ap_start),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_NS_fsm[0]));
  LUT3 #(
    .INIT(8'hEA)) 
    \ap_CS_fsm[1]_i_1__7 
       (.I0(ap_CS_fsm_state8),
        .I1(Duplicate_U0_ap_start),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT4 #(
    .INIT(16'h44F4)) 
    \ap_CS_fsm[2]_i_1__5 
       (.I0(\ap_CS_fsm[3]_i_2__1_n_0 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_CS_fsm_state2),
        .I3(\t_V_1_reg_243_reg[31]_i_3_n_0 ),
        .O(\ap_CS_fsm[2]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[3]_i_1__2 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\ap_CS_fsm[3]_i_2__1_n_0 ),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'h0000000040FF4040)) 
    \ap_CS_fsm[3]_i_2__1 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\or_cond_reg_862_reg[0]_i_3_n_0 ),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(ap_enable_reg_pp0_iter4_reg_n_0),
        .I5(linebuff_val_1_U_n_14),
        .O(\ap_CS_fsm[3]_i_2__1_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[2]_i_1__5_n_0 ),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hDF00DFDF00000000)) 
    ap_enable_reg_pp0_iter0_i_1__4
       (.I0(\or_cond_reg_862_reg[0]_i_3_n_0 ),
        .I1(linebuff_val_1_U_n_14),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_enable_reg_pp0_iter0_i_2__0_n_0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_i_1__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT2 #(
    .INIT(4'hB)) 
    ap_enable_reg_pp0_iter0_i_2__0
       (.I0(\t_V_1_reg_243_reg[31]_i_3_n_0 ),
        .I1(ap_CS_fsm_state2),
        .O(ap_enable_reg_pp0_iter0_i_2__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__4_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h880088A0)) 
    ap_enable_reg_pp0_iter1_i_1__4
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(linebuff_val_1_U_n_14),
        .I4(\or_cond_reg_862_reg[0]_i_3_n_0 ),
        .O(ap_enable_reg_pp0_iter1_i_1__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__4_n_0),
        .Q(ap_enable_reg_pp0_iter1_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter2_i_1__0
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter2_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__0_n_0),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter3_i_1
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_enable_reg_pp0_iter3),
        .O(ap_enable_reg_pp0_iter3_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hB0FFB00000000000)) 
    ap_enable_reg_pp0_iter4_i_1__1
       (.I0(\t_V_1_reg_243_reg[31]_i_3_n_0 ),
        .I1(ap_CS_fsm_state2),
        .I2(ap_enable_reg_pp0_iter4_reg_n_0),
        .I3(linebuff_val_1_U_n_14),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter4_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter4_i_1__1_n_0),
        .Q(ap_enable_reg_pp0_iter4_reg_n_0),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_linebuff_val_1_addr_reg_866_reg[0] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_linebuff_val_1_addr_reg_8660),
        .D(linebuff_val_1_addr_reg_866[0]),
        .Q(ap_reg_pp0_iter1_linebuff_val_1_addr_reg_866[0]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_linebuff_val_1_addr_reg_866_reg[10] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_linebuff_val_1_addr_reg_8660),
        .D(linebuff_val_1_addr_reg_866[10]),
        .Q(ap_reg_pp0_iter1_linebuff_val_1_addr_reg_866[10]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_linebuff_val_1_addr_reg_866_reg[1] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_linebuff_val_1_addr_reg_8660),
        .D(linebuff_val_1_addr_reg_866[1]),
        .Q(ap_reg_pp0_iter1_linebuff_val_1_addr_reg_866[1]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_linebuff_val_1_addr_reg_866_reg[2] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_linebuff_val_1_addr_reg_8660),
        .D(linebuff_val_1_addr_reg_866[2]),
        .Q(ap_reg_pp0_iter1_linebuff_val_1_addr_reg_866[2]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_linebuff_val_1_addr_reg_866_reg[3] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_linebuff_val_1_addr_reg_8660),
        .D(linebuff_val_1_addr_reg_866[3]),
        .Q(ap_reg_pp0_iter1_linebuff_val_1_addr_reg_866[3]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_linebuff_val_1_addr_reg_866_reg[4] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_linebuff_val_1_addr_reg_8660),
        .D(linebuff_val_1_addr_reg_866[4]),
        .Q(ap_reg_pp0_iter1_linebuff_val_1_addr_reg_866[4]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_linebuff_val_1_addr_reg_866_reg[5] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_linebuff_val_1_addr_reg_8660),
        .D(linebuff_val_1_addr_reg_866[5]),
        .Q(ap_reg_pp0_iter1_linebuff_val_1_addr_reg_866[5]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_linebuff_val_1_addr_reg_866_reg[6] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_linebuff_val_1_addr_reg_8660),
        .D(linebuff_val_1_addr_reg_866[6]),
        .Q(ap_reg_pp0_iter1_linebuff_val_1_addr_reg_866[6]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_linebuff_val_1_addr_reg_866_reg[7] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_linebuff_val_1_addr_reg_8660),
        .D(linebuff_val_1_addr_reg_866[7]),
        .Q(ap_reg_pp0_iter1_linebuff_val_1_addr_reg_866[7]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_linebuff_val_1_addr_reg_866_reg[8] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_linebuff_val_1_addr_reg_8660),
        .D(linebuff_val_1_addr_reg_866[8]),
        .Q(ap_reg_pp0_iter1_linebuff_val_1_addr_reg_866[8]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_linebuff_val_1_addr_reg_866_reg[9] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_linebuff_val_1_addr_reg_8660),
        .D(linebuff_val_1_addr_reg_866[9]),
        .Q(ap_reg_pp0_iter1_linebuff_val_1_addr_reg_866[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_reg_pp0_iter1_or_cond4_reg_882[0]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(linebuff_val_1_U_n_14),
        .O(ap_reg_pp0_iter1_linebuff_val_1_addr_reg_8660));
  FDRE \ap_reg_pp0_iter1_or_cond4_reg_882_reg[0] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_linebuff_val_1_addr_reg_8660),
        .D(or_cond4_reg_882),
        .Q(ap_reg_pp0_iter1_or_cond4_reg_882),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_or_cond_reg_862_reg[0] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_linebuff_val_1_addr_reg_8660),
        .D(or_cond_reg_862),
        .Q(ap_reg_pp0_iter1_or_cond_reg_862),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_t_V_1_reg_243_reg[0] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_linebuff_val_1_addr_reg_8660),
        .D(\t_V_1_reg_243_reg_n_0_[0] ),
        .Q(\ap_reg_pp0_iter1_t_V_1_reg_243_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_t_V_1_reg_243_reg[10] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_linebuff_val_1_addr_reg_8660),
        .D(\t_V_1_reg_243_reg_n_0_[10] ),
        .Q(tmp_12_fu_467_p4[9]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_t_V_1_reg_243_reg[11] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_linebuff_val_1_addr_reg_8660),
        .D(\t_V_1_reg_243_reg_n_0_[11] ),
        .Q(sel0[10]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_t_V_1_reg_243_reg[12] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_linebuff_val_1_addr_reg_8660),
        .D(\t_V_1_reg_243_reg_n_0_[12] ),
        .Q(sel0[11]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_t_V_1_reg_243_reg[13] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_linebuff_val_1_addr_reg_8660),
        .D(\t_V_1_reg_243_reg_n_0_[13] ),
        .Q(sel0[12]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_t_V_1_reg_243_reg[14] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_linebuff_val_1_addr_reg_8660),
        .D(\t_V_1_reg_243_reg_n_0_[14] ),
        .Q(sel0[13]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_t_V_1_reg_243_reg[15] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_linebuff_val_1_addr_reg_8660),
        .D(\t_V_1_reg_243_reg_n_0_[15] ),
        .Q(sel0[14]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_t_V_1_reg_243_reg[16] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_linebuff_val_1_addr_reg_8660),
        .D(\t_V_1_reg_243_reg_n_0_[16] ),
        .Q(sel0[15]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_t_V_1_reg_243_reg[17] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_linebuff_val_1_addr_reg_8660),
        .D(\t_V_1_reg_243_reg_n_0_[17] ),
        .Q(sel0[16]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_t_V_1_reg_243_reg[18] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_linebuff_val_1_addr_reg_8660),
        .D(\t_V_1_reg_243_reg_n_0_[18] ),
        .Q(sel0[17]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_t_V_1_reg_243_reg[19] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_linebuff_val_1_addr_reg_8660),
        .D(\t_V_1_reg_243_reg_n_0_[19] ),
        .Q(sel0[18]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_t_V_1_reg_243_reg[1] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_linebuff_val_1_addr_reg_8660),
        .D(\t_V_1_reg_243_reg_n_0_[1] ),
        .Q(tmp_12_fu_467_p4[0]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_t_V_1_reg_243_reg[20] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_linebuff_val_1_addr_reg_8660),
        .D(\t_V_1_reg_243_reg_n_0_[20] ),
        .Q(sel0[19]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_t_V_1_reg_243_reg[21] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_linebuff_val_1_addr_reg_8660),
        .D(\t_V_1_reg_243_reg_n_0_[21] ),
        .Q(sel0[20]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_t_V_1_reg_243_reg[22] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_linebuff_val_1_addr_reg_8660),
        .D(\t_V_1_reg_243_reg_n_0_[22] ),
        .Q(sel0[21]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_t_V_1_reg_243_reg[23] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_linebuff_val_1_addr_reg_8660),
        .D(\t_V_1_reg_243_reg_n_0_[23] ),
        .Q(sel0[22]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_t_V_1_reg_243_reg[24] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_linebuff_val_1_addr_reg_8660),
        .D(\t_V_1_reg_243_reg_n_0_[24] ),
        .Q(sel0[23]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_t_V_1_reg_243_reg[25] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_linebuff_val_1_addr_reg_8660),
        .D(\t_V_1_reg_243_reg_n_0_[25] ),
        .Q(sel0[24]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_t_V_1_reg_243_reg[26] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_linebuff_val_1_addr_reg_8660),
        .D(\t_V_1_reg_243_reg_n_0_[26] ),
        .Q(sel0[25]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_t_V_1_reg_243_reg[27] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_linebuff_val_1_addr_reg_8660),
        .D(\t_V_1_reg_243_reg_n_0_[27] ),
        .Q(sel0[26]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_t_V_1_reg_243_reg[28] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_linebuff_val_1_addr_reg_8660),
        .D(\t_V_1_reg_243_reg_n_0_[28] ),
        .Q(sel0[27]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_t_V_1_reg_243_reg[29] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_linebuff_val_1_addr_reg_8660),
        .D(\t_V_1_reg_243_reg_n_0_[29] ),
        .Q(sel0[28]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_t_V_1_reg_243_reg[2] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_linebuff_val_1_addr_reg_8660),
        .D(\t_V_1_reg_243_reg_n_0_[2] ),
        .Q(tmp_12_fu_467_p4[1]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_t_V_1_reg_243_reg[30] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_linebuff_val_1_addr_reg_8660),
        .D(\t_V_1_reg_243_reg_n_0_[30] ),
        .Q(sel0[29]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_t_V_1_reg_243_reg[31] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_linebuff_val_1_addr_reg_8660),
        .D(\t_V_1_reg_243_reg_n_0_[31] ),
        .Q(sel0[30]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_t_V_1_reg_243_reg[3] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_linebuff_val_1_addr_reg_8660),
        .D(\t_V_1_reg_243_reg_n_0_[3] ),
        .Q(tmp_12_fu_467_p4[2]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_t_V_1_reg_243_reg[4] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_linebuff_val_1_addr_reg_8660),
        .D(\t_V_1_reg_243_reg_n_0_[4] ),
        .Q(tmp_12_fu_467_p4[3]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_t_V_1_reg_243_reg[5] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_linebuff_val_1_addr_reg_8660),
        .D(\t_V_1_reg_243_reg_n_0_[5] ),
        .Q(tmp_12_fu_467_p4[4]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_t_V_1_reg_243_reg[6] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_linebuff_val_1_addr_reg_8660),
        .D(\t_V_1_reg_243_reg_n_0_[6] ),
        .Q(tmp_12_fu_467_p4[5]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_t_V_1_reg_243_reg[7] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_linebuff_val_1_addr_reg_8660),
        .D(\t_V_1_reg_243_reg_n_0_[7] ),
        .Q(tmp_12_fu_467_p4[6]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_t_V_1_reg_243_reg[8] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_linebuff_val_1_addr_reg_8660),
        .D(\t_V_1_reg_243_reg_n_0_[8] ),
        .Q(tmp_12_fu_467_p4[7]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_t_V_1_reg_243_reg[9] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_linebuff_val_1_addr_reg_8660),
        .D(\t_V_1_reg_243_reg_n_0_[9] ),
        .Q(tmp_12_fu_467_p4[8]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_tmp_11_reg_877_reg[0] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_linebuff_val_1_addr_reg_8660),
        .D(tmp_11_reg_877),
        .Q(ap_reg_pp0_iter1_tmp_11_reg_877),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_tmp_2_reg_846_reg[0] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_linebuff_val_1_addr_reg_8660),
        .D(tmp_2_reg_846),
        .Q(ap_reg_pp0_iter1_tmp_2_reg_846),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_tmp_3_reg_855_reg[0] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_linebuff_val_1_addr_reg_8660),
        .D(tmp_3_reg_855),
        .Q(ap_reg_pp0_iter1_tmp_3_reg_855),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFB00FBFBFBFBFBFB)) 
    \ap_reg_pp0_iter2_or_cond4_reg_882[0]_i_1 
       (.I0(suppressed_data_stre_full_n),
        .I1(ap_enable_reg_pp0_iter4_reg_n_0),
        .I2(ap_reg_pp0_iter3_or_cond4_reg_882),
        .I3(grad_gd_data_stream_s_empty_n),
        .I4(or_cond_reg_862),
        .I5(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(ap_block_pp0_stage0_subdone));
  FDRE \ap_reg_pp0_iter2_or_cond4_reg_882_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_reg_pp0_iter1_or_cond4_reg_882),
        .Q(ap_reg_pp0_iter2_or_cond4_reg_882),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_tmp_11_reg_877_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_reg_pp0_iter1_tmp_11_reg_877),
        .Q(ap_reg_pp0_iter2_tmp_11_reg_877),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_or_cond4_reg_882_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_reg_pp0_iter2_or_cond4_reg_882),
        .Q(ap_reg_pp0_iter3_or_cond4_reg_882),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0080)) 
    \element_gd_s_fu_136[15]_i_1 
       (.I0(or_cond_reg_862),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(linebuff_val_1_U_n_14),
        .O(E));
  FDRE \element_gd_s_fu_136_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(element_gd_s_fu_136[0]),
        .R(1'b0));
  FDRE \element_gd_s_fu_136_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(D[10]),
        .Q(element_gd_s_fu_136[10]),
        .R(1'b0));
  FDRE \element_gd_s_fu_136_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(D[11]),
        .Q(element_gd_s_fu_136[11]),
        .R(1'b0));
  FDRE \element_gd_s_fu_136_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(D[12]),
        .Q(element_gd_s_fu_136[12]),
        .R(1'b0));
  FDRE \element_gd_s_fu_136_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(D[13]),
        .Q(element_gd_s_fu_136[13]),
        .R(1'b0));
  FDRE \element_gd_s_fu_136_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(D[14]),
        .Q(element_gd_s_fu_136[14]),
        .R(1'b0));
  FDRE \element_gd_s_fu_136_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(D[15]),
        .Q(element_gd_s_fu_136[15]),
        .R(1'b0));
  FDRE \element_gd_s_fu_136_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(element_gd_s_fu_136[1]),
        .R(1'b0));
  FDRE \element_gd_s_fu_136_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(element_gd_s_fu_136[2]),
        .R(1'b0));
  FDRE \element_gd_s_fu_136_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(element_gd_s_fu_136[3]),
        .R(1'b0));
  FDRE \element_gd_s_fu_136_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(element_gd_s_fu_136[4]),
        .R(1'b0));
  FDRE \element_gd_s_fu_136_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(element_gd_s_fu_136[5]),
        .R(1'b0));
  FDRE \element_gd_s_fu_136_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(element_gd_s_fu_136[6]),
        .R(1'b0));
  FDRE \element_gd_s_fu_136_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(element_gd_s_fu_136[7]),
        .R(1'b0));
  FDRE \element_gd_s_fu_136_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(element_gd_s_fu_136[8]),
        .R(1'b0));
  FDRE \element_gd_s_fu_136_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(D[9]),
        .Q(element_gd_s_fu_136[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \i_V_reg_821[0]_i_1 
       (.I0(Q[0]),
        .O(i_V_fu_296_p2[0]));
  FDRE \i_V_reg_821_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_296_p2[0]),
        .Q(i_V_reg_821[0]),
        .R(1'b0));
  FDRE \i_V_reg_821_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_296_p2[10]),
        .Q(i_V_reg_821[10]),
        .R(1'b0));
  FDRE \i_V_reg_821_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_296_p2[11]),
        .Q(i_V_reg_821[11]),
        .R(1'b0));
  FDRE \i_V_reg_821_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_296_p2[12]),
        .Q(i_V_reg_821[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_V_reg_821_reg[12]_i_1 
       (.CI(\i_V_reg_821_reg[8]_i_1_n_0 ),
        .CO({\i_V_reg_821_reg[12]_i_1_n_0 ,\i_V_reg_821_reg[12]_i_1_n_1 ,\i_V_reg_821_reg[12]_i_1_n_2 ,\i_V_reg_821_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_296_p2[12:9]),
        .S(Q[12:9]));
  FDRE \i_V_reg_821_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_296_p2[13]),
        .Q(i_V_reg_821[13]),
        .R(1'b0));
  FDRE \i_V_reg_821_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_296_p2[14]),
        .Q(i_V_reg_821[14]),
        .R(1'b0));
  FDRE \i_V_reg_821_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_296_p2[15]),
        .Q(i_V_reg_821[15]),
        .R(1'b0));
  FDRE \i_V_reg_821_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_296_p2[16]),
        .Q(i_V_reg_821[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_V_reg_821_reg[16]_i_1 
       (.CI(\i_V_reg_821_reg[12]_i_1_n_0 ),
        .CO({\i_V_reg_821_reg[16]_i_1_n_0 ,\i_V_reg_821_reg[16]_i_1_n_1 ,\i_V_reg_821_reg[16]_i_1_n_2 ,\i_V_reg_821_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_296_p2[16:13]),
        .S(Q[16:13]));
  FDRE \i_V_reg_821_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_296_p2[17]),
        .Q(i_V_reg_821[17]),
        .R(1'b0));
  FDRE \i_V_reg_821_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_296_p2[18]),
        .Q(i_V_reg_821[18]),
        .R(1'b0));
  FDRE \i_V_reg_821_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_296_p2[19]),
        .Q(i_V_reg_821[19]),
        .R(1'b0));
  FDRE \i_V_reg_821_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_296_p2[1]),
        .Q(i_V_reg_821[1]),
        .R(1'b0));
  FDRE \i_V_reg_821_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_296_p2[20]),
        .Q(i_V_reg_821[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_V_reg_821_reg[20]_i_1 
       (.CI(\i_V_reg_821_reg[16]_i_1_n_0 ),
        .CO({\i_V_reg_821_reg[20]_i_1_n_0 ,\i_V_reg_821_reg[20]_i_1_n_1 ,\i_V_reg_821_reg[20]_i_1_n_2 ,\i_V_reg_821_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_296_p2[20:17]),
        .S(Q[20:17]));
  FDRE \i_V_reg_821_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_296_p2[21]),
        .Q(i_V_reg_821[21]),
        .R(1'b0));
  FDRE \i_V_reg_821_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_296_p2[22]),
        .Q(i_V_reg_821[22]),
        .R(1'b0));
  FDRE \i_V_reg_821_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_296_p2[23]),
        .Q(i_V_reg_821[23]),
        .R(1'b0));
  FDRE \i_V_reg_821_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_296_p2[24]),
        .Q(i_V_reg_821[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_V_reg_821_reg[24]_i_1 
       (.CI(\i_V_reg_821_reg[20]_i_1_n_0 ),
        .CO({\i_V_reg_821_reg[24]_i_1_n_0 ,\i_V_reg_821_reg[24]_i_1_n_1 ,\i_V_reg_821_reg[24]_i_1_n_2 ,\i_V_reg_821_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_296_p2[24:21]),
        .S(Q[24:21]));
  FDRE \i_V_reg_821_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_296_p2[25]),
        .Q(i_V_reg_821[25]),
        .R(1'b0));
  FDRE \i_V_reg_821_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_296_p2[26]),
        .Q(i_V_reg_821[26]),
        .R(1'b0));
  FDRE \i_V_reg_821_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_296_p2[27]),
        .Q(i_V_reg_821[27]),
        .R(1'b0));
  FDRE \i_V_reg_821_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_296_p2[28]),
        .Q(i_V_reg_821[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_V_reg_821_reg[28]_i_1 
       (.CI(\i_V_reg_821_reg[24]_i_1_n_0 ),
        .CO({\i_V_reg_821_reg[28]_i_1_n_0 ,\i_V_reg_821_reg[28]_i_1_n_1 ,\i_V_reg_821_reg[28]_i_1_n_2 ,\i_V_reg_821_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_296_p2[28:25]),
        .S(Q[28:25]));
  FDRE \i_V_reg_821_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_296_p2[29]),
        .Q(i_V_reg_821[29]),
        .R(1'b0));
  FDRE \i_V_reg_821_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_296_p2[2]),
        .Q(i_V_reg_821[2]),
        .R(1'b0));
  FDRE \i_V_reg_821_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_296_p2[30]),
        .Q(i_V_reg_821[30]),
        .R(1'b0));
  FDRE \i_V_reg_821_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_296_p2[31]),
        .Q(i_V_reg_821[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_V_reg_821_reg[31]_i_1 
       (.CI(\i_V_reg_821_reg[28]_i_1_n_0 ),
        .CO({\NLW_i_V_reg_821_reg[31]_i_1_CO_UNCONNECTED [3:2],\i_V_reg_821_reg[31]_i_1_n_2 ,\i_V_reg_821_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_V_reg_821_reg[31]_i_1_O_UNCONNECTED [3],i_V_fu_296_p2[31:29]}),
        .S({1'b0,Q[31:29]}));
  FDRE \i_V_reg_821_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_296_p2[3]),
        .Q(i_V_reg_821[3]),
        .R(1'b0));
  FDRE \i_V_reg_821_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_296_p2[4]),
        .Q(i_V_reg_821[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_V_reg_821_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\i_V_reg_821_reg[4]_i_1_n_0 ,\i_V_reg_821_reg[4]_i_1_n_1 ,\i_V_reg_821_reg[4]_i_1_n_2 ,\i_V_reg_821_reg[4]_i_1_n_3 }),
        .CYINIT(Q[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_296_p2[4:1]),
        .S(Q[4:1]));
  FDRE \i_V_reg_821_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_296_p2[5]),
        .Q(i_V_reg_821[5]),
        .R(1'b0));
  FDRE \i_V_reg_821_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_296_p2[6]),
        .Q(i_V_reg_821[6]),
        .R(1'b0));
  FDRE \i_V_reg_821_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_296_p2[7]),
        .Q(i_V_reg_821[7]),
        .R(1'b0));
  FDRE \i_V_reg_821_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_296_p2[8]),
        .Q(i_V_reg_821[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_V_reg_821_reg[8]_i_1 
       (.CI(\i_V_reg_821_reg[4]_i_1_n_0 ),
        .CO({\i_V_reg_821_reg[8]_i_1_n_0 ,\i_V_reg_821_reg[8]_i_1_n_1 ,\i_V_reg_821_reg[8]_i_1_n_2 ,\i_V_reg_821_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_296_p2[8:5]),
        .S(Q[8:5]));
  FDRE \i_V_reg_821_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_296_p2[9]),
        .Q(i_V_reg_821[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h888B8888)) 
    \icmp1_reg_896[0]_i_1 
       (.I0(\icmp1_reg_896_reg_n_0_[0] ),
        .I1(linebuff_val_1_U_n_14),
        .I2(\icmp1_reg_896[0]_i_2_n_0 ),
        .I3(\icmp1_reg_896[0]_i_3_n_0 ),
        .I4(\icmp1_reg_896[0]_i_4_n_0 ),
        .O(\icmp1_reg_896[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp1_reg_896[0]_i_2 
       (.I0(sel0[18]),
        .I1(sel0[30]),
        .I2(tmp_12_fu_467_p4[9]),
        .I3(sel0[19]),
        .I4(\icmp1_reg_896[0]_i_5_n_0 ),
        .O(\icmp1_reg_896[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp1_reg_896[0]_i_3 
       (.I0(tmp_12_fu_467_p4[0]),
        .I1(sel0[10]),
        .I2(tmp_12_fu_467_p4[3]),
        .I3(sel0[20]),
        .I4(\icmp1_reg_896[0]_i_6_n_0 ),
        .O(\icmp1_reg_896[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \icmp1_reg_896[0]_i_4 
       (.I0(\icmp1_reg_896[0]_i_7_n_0 ),
        .I1(\icmp1_reg_896[0]_i_8_n_0 ),
        .I2(\icmp1_reg_896[0]_i_9_n_0 ),
        .I3(sel0[27]),
        .I4(sel0[23]),
        .I5(sel0[15]),
        .O(\icmp1_reg_896[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp1_reg_896[0]_i_5 
       (.I0(sel0[17]),
        .I1(tmp_12_fu_467_p4[6]),
        .I2(sel0[21]),
        .I3(tmp_12_fu_467_p4[8]),
        .O(\icmp1_reg_896[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp1_reg_896[0]_i_6 
       (.I0(sel0[11]),
        .I1(tmp_12_fu_467_p4[2]),
        .I2(sel0[24]),
        .I3(sel0[26]),
        .O(\icmp1_reg_896[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp1_reg_896[0]_i_7 
       (.I0(sel0[28]),
        .I1(sel0[14]),
        .I2(sel0[25]),
        .I3(tmp_12_fu_467_p4[5]),
        .O(\icmp1_reg_896[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \icmp1_reg_896[0]_i_8 
       (.I0(sel0[29]),
        .I1(sel0[22]),
        .I2(sel0[12]),
        .I3(sel0[13]),
        .O(\icmp1_reg_896[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp1_reg_896[0]_i_9 
       (.I0(sel0[16]),
        .I1(tmp_12_fu_467_p4[7]),
        .I2(tmp_12_fu_467_p4[4]),
        .I3(tmp_12_fu_467_p4[1]),
        .O(\icmp1_reg_896[0]_i_9_n_0 ));
  FDRE \icmp1_reg_896_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp1_reg_896[0]_i_1_n_0 ),
        .Q(\icmp1_reg_896_reg_n_0_[0] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFF8A)) 
    \icmp_reg_831[0]_i_1 
       (.I0(\icmp_reg_831_reg_n_0_[0] ),
        .I1(\t_V_1_reg_243_reg[31]_i_3_n_0 ),
        .I2(ap_CS_fsm_state2),
        .I3(\tmp_9_reg_836[0]_i_2_n_0 ),
        .O(\icmp_reg_831[0]_i_1_n_0 ));
  FDRE \icmp_reg_831_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_reg_831[0]_i_1_n_0 ),
        .Q(\icmp_reg_831_reg_n_0_[0] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00200000)) 
    int_ap_idle_i_1
       (.I0(int_ap_idle_i_2_n_0),
        .I1(Duplicate_U0_ap_start),
        .I2(int_ap_idle_reg),
        .I3(packets_cast_loc_cha_empty_n),
        .I4(int_ap_idle_reg_0),
        .O(ap_idle));
  LUT5 #(
    .INIT(32'h00800000)) 
    int_ap_idle_i_2
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(int_ap_idle_reg_1),
        .I2(int_ap_idle_reg_2),
        .I3(Duplicate_U0_ap_start),
        .I4(int_ap_idle_reg_3),
        .O(int_ap_idle_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000007000)) 
    internal_full_n_i_2__7
       (.I0(suppressed_data_stre_empty_n),
        .I1(hysteresis_U0_src_data_stream_V_read),
        .I2(suppressed_data_stre_full_n),
        .I3(ap_enable_reg_pp0_iter4_reg_n_0),
        .I4(ap_reg_pp0_iter3_or_cond4_reg_882),
        .I5(linebuff_val_1_U_n_14),
        .O(internal_empty_n_reg));
  LUT6 #(
    .INIT(64'h8880888888888888)) 
    internal_full_n_i_3__5
       (.I0(hysteresis_U0_src_data_stream_V_read),
        .I1(suppressed_data_stre_empty_n),
        .I2(linebuff_val_1_U_n_14),
        .I3(ap_reg_pp0_iter3_or_cond4_reg_882),
        .I4(ap_enable_reg_pp0_iter4_reg_n_0),
        .I5(suppressed_data_stre_full_n),
        .O(mOutPtr110_out));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \j_V_reg_850[0]_i_2 
       (.I0(j_V_reg_850_reg[3]),
        .I1(tmp_2_reg_846),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_1_reg_243_reg_n_0_[3] ),
        .O(\j_V_reg_850[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \j_V_reg_850[0]_i_3 
       (.I0(j_V_reg_850_reg[2]),
        .I1(tmp_2_reg_846),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_1_reg_243_reg_n_0_[2] ),
        .O(\j_V_reg_850[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \j_V_reg_850[0]_i_4 
       (.I0(j_V_reg_850_reg[1]),
        .I1(tmp_2_reg_846),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_1_reg_243_reg_n_0_[1] ),
        .O(\j_V_reg_850[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h1555D555)) 
    \j_V_reg_850[0]_i_5 
       (.I0(\t_V_1_reg_243_reg_n_0_[0] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_2_reg_846),
        .I4(j_V_reg_850_reg[0]),
        .O(\j_V_reg_850[0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \j_V_reg_850[12]_i_2 
       (.I0(j_V_reg_850_reg[15]),
        .I1(tmp_2_reg_846),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_1_reg_243_reg_n_0_[15] ),
        .O(\j_V_reg_850[12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \j_V_reg_850[12]_i_3 
       (.I0(\t_V_1_reg_243_reg_n_0_[14] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_2_reg_846),
        .I4(j_V_reg_850_reg[14]),
        .O(p_0_in__0[14]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \j_V_reg_850[12]_i_4 
       (.I0(j_V_reg_850_reg[13]),
        .I1(tmp_2_reg_846),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_1_reg_243_reg_n_0_[13] ),
        .O(\j_V_reg_850[12]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \j_V_reg_850[12]_i_5 
       (.I0(j_V_reg_850_reg[12]),
        .I1(tmp_2_reg_846),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_1_reg_243_reg_n_0_[12] ),
        .O(\j_V_reg_850[12]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \j_V_reg_850[16]_i_2 
       (.I0(j_V_reg_850_reg[19]),
        .I1(tmp_2_reg_846),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_1_reg_243_reg_n_0_[19] ),
        .O(\j_V_reg_850[16]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \j_V_reg_850[16]_i_3 
       (.I0(j_V_reg_850_reg[18]),
        .I1(tmp_2_reg_846),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_1_reg_243_reg_n_0_[18] ),
        .O(\j_V_reg_850[16]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \j_V_reg_850[16]_i_4 
       (.I0(j_V_reg_850_reg[17]),
        .I1(tmp_2_reg_846),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_1_reg_243_reg_n_0_[17] ),
        .O(\j_V_reg_850[16]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \j_V_reg_850[16]_i_5 
       (.I0(j_V_reg_850_reg[16]),
        .I1(tmp_2_reg_846),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_1_reg_243_reg_n_0_[16] ),
        .O(\j_V_reg_850[16]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \j_V_reg_850[20]_i_2 
       (.I0(j_V_reg_850_reg[23]),
        .I1(tmp_2_reg_846),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_1_reg_243_reg_n_0_[23] ),
        .O(\j_V_reg_850[20]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \j_V_reg_850[20]_i_3 
       (.I0(j_V_reg_850_reg[22]),
        .I1(tmp_2_reg_846),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_1_reg_243_reg_n_0_[22] ),
        .O(\j_V_reg_850[20]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \j_V_reg_850[20]_i_4 
       (.I0(j_V_reg_850_reg[21]),
        .I1(tmp_2_reg_846),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_1_reg_243_reg_n_0_[21] ),
        .O(\j_V_reg_850[20]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \j_V_reg_850[20]_i_5 
       (.I0(j_V_reg_850_reg[20]),
        .I1(tmp_2_reg_846),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_1_reg_243_reg_n_0_[20] ),
        .O(\j_V_reg_850[20]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \j_V_reg_850[24]_i_2 
       (.I0(j_V_reg_850_reg[27]),
        .I1(tmp_2_reg_846),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_1_reg_243_reg_n_0_[27] ),
        .O(\j_V_reg_850[24]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \j_V_reg_850[24]_i_3 
       (.I0(j_V_reg_850_reg[26]),
        .I1(tmp_2_reg_846),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_1_reg_243_reg_n_0_[26] ),
        .O(\j_V_reg_850[24]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \j_V_reg_850[24]_i_4 
       (.I0(j_V_reg_850_reg[25]),
        .I1(tmp_2_reg_846),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_1_reg_243_reg_n_0_[25] ),
        .O(\j_V_reg_850[24]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \j_V_reg_850[24]_i_5 
       (.I0(j_V_reg_850_reg[24]),
        .I1(tmp_2_reg_846),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_1_reg_243_reg_n_0_[24] ),
        .O(\j_V_reg_850[24]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \j_V_reg_850[28]_i_2 
       (.I0(j_V_reg_850_reg[31]),
        .I1(tmp_2_reg_846),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_1_reg_243_reg_n_0_[31] ),
        .O(\j_V_reg_850[28]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \j_V_reg_850[28]_i_3 
       (.I0(j_V_reg_850_reg[30]),
        .I1(tmp_2_reg_846),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_1_reg_243_reg_n_0_[30] ),
        .O(\j_V_reg_850[28]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \j_V_reg_850[28]_i_4 
       (.I0(j_V_reg_850_reg[29]),
        .I1(tmp_2_reg_846),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_1_reg_243_reg_n_0_[29] ),
        .O(\j_V_reg_850[28]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \j_V_reg_850[28]_i_5 
       (.I0(j_V_reg_850_reg[28]),
        .I1(tmp_2_reg_846),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_1_reg_243_reg_n_0_[28] ),
        .O(\j_V_reg_850[28]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \j_V_reg_850[4]_i_2 
       (.I0(j_V_reg_850_reg[7]),
        .I1(tmp_2_reg_846),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_1_reg_243_reg_n_0_[7] ),
        .O(\j_V_reg_850[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \j_V_reg_850[4]_i_3 
       (.I0(j_V_reg_850_reg[6]),
        .I1(tmp_2_reg_846),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_1_reg_243_reg_n_0_[6] ),
        .O(\j_V_reg_850[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \j_V_reg_850[4]_i_4 
       (.I0(j_V_reg_850_reg[5]),
        .I1(tmp_2_reg_846),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_1_reg_243_reg_n_0_[5] ),
        .O(\j_V_reg_850[4]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \j_V_reg_850[4]_i_5 
       (.I0(j_V_reg_850_reg[4]),
        .I1(tmp_2_reg_846),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_1_reg_243_reg_n_0_[4] ),
        .O(\j_V_reg_850[4]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \j_V_reg_850[8]_i_2 
       (.I0(j_V_reg_850_reg[11]),
        .I1(tmp_2_reg_846),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_1_reg_243_reg_n_0_[11] ),
        .O(\j_V_reg_850[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \j_V_reg_850[8]_i_3 
       (.I0(j_V_reg_850_reg[10]),
        .I1(tmp_2_reg_846),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_1_reg_243_reg_n_0_[10] ),
        .O(\j_V_reg_850[8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \j_V_reg_850[8]_i_4 
       (.I0(j_V_reg_850_reg[9]),
        .I1(tmp_2_reg_846),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_1_reg_243_reg_n_0_[9] ),
        .O(\j_V_reg_850[8]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \j_V_reg_850[8]_i_5 
       (.I0(j_V_reg_850_reg[8]),
        .I1(tmp_2_reg_846),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_1_reg_243_reg_n_0_[8] ),
        .O(\j_V_reg_850[8]_i_5_n_0 ));
  FDRE \j_V_reg_850_reg[0] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_850_reg[0]_i_1_n_7 ),
        .Q(j_V_reg_850_reg[0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \j_V_reg_850_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\j_V_reg_850_reg[0]_i_1_n_0 ,\j_V_reg_850_reg[0]_i_1_n_1 ,\j_V_reg_850_reg[0]_i_1_n_2 ,\j_V_reg_850_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\j_V_reg_850_reg[0]_i_1_n_4 ,\j_V_reg_850_reg[0]_i_1_n_5 ,\j_V_reg_850_reg[0]_i_1_n_6 ,\j_V_reg_850_reg[0]_i_1_n_7 }),
        .S({\j_V_reg_850[0]_i_2_n_0 ,\j_V_reg_850[0]_i_3_n_0 ,\j_V_reg_850[0]_i_4_n_0 ,\j_V_reg_850[0]_i_5_n_0 }));
  FDRE \j_V_reg_850_reg[10] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_850_reg[8]_i_1_n_5 ),
        .Q(j_V_reg_850_reg[10]),
        .R(1'b0));
  FDRE \j_V_reg_850_reg[11] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_850_reg[8]_i_1_n_4 ),
        .Q(j_V_reg_850_reg[11]),
        .R(1'b0));
  FDRE \j_V_reg_850_reg[12] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_850_reg[12]_i_1_n_7 ),
        .Q(j_V_reg_850_reg[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \j_V_reg_850_reg[12]_i_1 
       (.CI(\j_V_reg_850_reg[8]_i_1_n_0 ),
        .CO({\j_V_reg_850_reg[12]_i_1_n_0 ,\j_V_reg_850_reg[12]_i_1_n_1 ,\j_V_reg_850_reg[12]_i_1_n_2 ,\j_V_reg_850_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_V_reg_850_reg[12]_i_1_n_4 ,\j_V_reg_850_reg[12]_i_1_n_5 ,\j_V_reg_850_reg[12]_i_1_n_6 ,\j_V_reg_850_reg[12]_i_1_n_7 }),
        .S({\j_V_reg_850[12]_i_2_n_0 ,p_0_in__0[14],\j_V_reg_850[12]_i_4_n_0 ,\j_V_reg_850[12]_i_5_n_0 }));
  FDRE \j_V_reg_850_reg[13] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_850_reg[12]_i_1_n_6 ),
        .Q(j_V_reg_850_reg[13]),
        .R(1'b0));
  FDRE \j_V_reg_850_reg[14] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_850_reg[12]_i_1_n_5 ),
        .Q(j_V_reg_850_reg[14]),
        .R(1'b0));
  FDRE \j_V_reg_850_reg[15] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_850_reg[12]_i_1_n_4 ),
        .Q(j_V_reg_850_reg[15]),
        .R(1'b0));
  FDRE \j_V_reg_850_reg[16] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_850_reg[16]_i_1_n_7 ),
        .Q(j_V_reg_850_reg[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \j_V_reg_850_reg[16]_i_1 
       (.CI(\j_V_reg_850_reg[12]_i_1_n_0 ),
        .CO({\j_V_reg_850_reg[16]_i_1_n_0 ,\j_V_reg_850_reg[16]_i_1_n_1 ,\j_V_reg_850_reg[16]_i_1_n_2 ,\j_V_reg_850_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_V_reg_850_reg[16]_i_1_n_4 ,\j_V_reg_850_reg[16]_i_1_n_5 ,\j_V_reg_850_reg[16]_i_1_n_6 ,\j_V_reg_850_reg[16]_i_1_n_7 }),
        .S({\j_V_reg_850[16]_i_2_n_0 ,\j_V_reg_850[16]_i_3_n_0 ,\j_V_reg_850[16]_i_4_n_0 ,\j_V_reg_850[16]_i_5_n_0 }));
  FDRE \j_V_reg_850_reg[17] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_850_reg[16]_i_1_n_6 ),
        .Q(j_V_reg_850_reg[17]),
        .R(1'b0));
  FDRE \j_V_reg_850_reg[18] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_850_reg[16]_i_1_n_5 ),
        .Q(j_V_reg_850_reg[18]),
        .R(1'b0));
  FDRE \j_V_reg_850_reg[19] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_850_reg[16]_i_1_n_4 ),
        .Q(j_V_reg_850_reg[19]),
        .R(1'b0));
  FDRE \j_V_reg_850_reg[1] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_850_reg[0]_i_1_n_6 ),
        .Q(j_V_reg_850_reg[1]),
        .R(1'b0));
  FDRE \j_V_reg_850_reg[20] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_850_reg[20]_i_1_n_7 ),
        .Q(j_V_reg_850_reg[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \j_V_reg_850_reg[20]_i_1 
       (.CI(\j_V_reg_850_reg[16]_i_1_n_0 ),
        .CO({\j_V_reg_850_reg[20]_i_1_n_0 ,\j_V_reg_850_reg[20]_i_1_n_1 ,\j_V_reg_850_reg[20]_i_1_n_2 ,\j_V_reg_850_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_V_reg_850_reg[20]_i_1_n_4 ,\j_V_reg_850_reg[20]_i_1_n_5 ,\j_V_reg_850_reg[20]_i_1_n_6 ,\j_V_reg_850_reg[20]_i_1_n_7 }),
        .S({\j_V_reg_850[20]_i_2_n_0 ,\j_V_reg_850[20]_i_3_n_0 ,\j_V_reg_850[20]_i_4_n_0 ,\j_V_reg_850[20]_i_5_n_0 }));
  FDRE \j_V_reg_850_reg[21] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_850_reg[20]_i_1_n_6 ),
        .Q(j_V_reg_850_reg[21]),
        .R(1'b0));
  FDRE \j_V_reg_850_reg[22] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_850_reg[20]_i_1_n_5 ),
        .Q(j_V_reg_850_reg[22]),
        .R(1'b0));
  FDRE \j_V_reg_850_reg[23] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_850_reg[20]_i_1_n_4 ),
        .Q(j_V_reg_850_reg[23]),
        .R(1'b0));
  FDRE \j_V_reg_850_reg[24] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_850_reg[24]_i_1_n_7 ),
        .Q(j_V_reg_850_reg[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \j_V_reg_850_reg[24]_i_1 
       (.CI(\j_V_reg_850_reg[20]_i_1_n_0 ),
        .CO({\j_V_reg_850_reg[24]_i_1_n_0 ,\j_V_reg_850_reg[24]_i_1_n_1 ,\j_V_reg_850_reg[24]_i_1_n_2 ,\j_V_reg_850_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_V_reg_850_reg[24]_i_1_n_4 ,\j_V_reg_850_reg[24]_i_1_n_5 ,\j_V_reg_850_reg[24]_i_1_n_6 ,\j_V_reg_850_reg[24]_i_1_n_7 }),
        .S({\j_V_reg_850[24]_i_2_n_0 ,\j_V_reg_850[24]_i_3_n_0 ,\j_V_reg_850[24]_i_4_n_0 ,\j_V_reg_850[24]_i_5_n_0 }));
  FDRE \j_V_reg_850_reg[25] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_850_reg[24]_i_1_n_6 ),
        .Q(j_V_reg_850_reg[25]),
        .R(1'b0));
  FDRE \j_V_reg_850_reg[26] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_850_reg[24]_i_1_n_5 ),
        .Q(j_V_reg_850_reg[26]),
        .R(1'b0));
  FDRE \j_V_reg_850_reg[27] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_850_reg[24]_i_1_n_4 ),
        .Q(j_V_reg_850_reg[27]),
        .R(1'b0));
  FDRE \j_V_reg_850_reg[28] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_850_reg[28]_i_1_n_7 ),
        .Q(j_V_reg_850_reg[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \j_V_reg_850_reg[28]_i_1 
       (.CI(\j_V_reg_850_reg[24]_i_1_n_0 ),
        .CO({\NLW_j_V_reg_850_reg[28]_i_1_CO_UNCONNECTED [3],\j_V_reg_850_reg[28]_i_1_n_1 ,\j_V_reg_850_reg[28]_i_1_n_2 ,\j_V_reg_850_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_V_reg_850_reg[28]_i_1_n_4 ,\j_V_reg_850_reg[28]_i_1_n_5 ,\j_V_reg_850_reg[28]_i_1_n_6 ,\j_V_reg_850_reg[28]_i_1_n_7 }),
        .S({\j_V_reg_850[28]_i_2_n_0 ,\j_V_reg_850[28]_i_3_n_0 ,\j_V_reg_850[28]_i_4_n_0 ,\j_V_reg_850[28]_i_5_n_0 }));
  FDRE \j_V_reg_850_reg[29] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_850_reg[28]_i_1_n_6 ),
        .Q(j_V_reg_850_reg[29]),
        .R(1'b0));
  FDRE \j_V_reg_850_reg[2] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_850_reg[0]_i_1_n_5 ),
        .Q(j_V_reg_850_reg[2]),
        .R(1'b0));
  FDRE \j_V_reg_850_reg[30] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_850_reg[28]_i_1_n_5 ),
        .Q(j_V_reg_850_reg[30]),
        .R(1'b0));
  FDRE \j_V_reg_850_reg[31] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_850_reg[28]_i_1_n_4 ),
        .Q(j_V_reg_850_reg[31]),
        .R(1'b0));
  FDRE \j_V_reg_850_reg[3] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_850_reg[0]_i_1_n_4 ),
        .Q(j_V_reg_850_reg[3]),
        .R(1'b0));
  FDRE \j_V_reg_850_reg[4] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_850_reg[4]_i_1_n_7 ),
        .Q(j_V_reg_850_reg[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \j_V_reg_850_reg[4]_i_1 
       (.CI(\j_V_reg_850_reg[0]_i_1_n_0 ),
        .CO({\j_V_reg_850_reg[4]_i_1_n_0 ,\j_V_reg_850_reg[4]_i_1_n_1 ,\j_V_reg_850_reg[4]_i_1_n_2 ,\j_V_reg_850_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_V_reg_850_reg[4]_i_1_n_4 ,\j_V_reg_850_reg[4]_i_1_n_5 ,\j_V_reg_850_reg[4]_i_1_n_6 ,\j_V_reg_850_reg[4]_i_1_n_7 }),
        .S({\j_V_reg_850[4]_i_2_n_0 ,\j_V_reg_850[4]_i_3_n_0 ,\j_V_reg_850[4]_i_4_n_0 ,\j_V_reg_850[4]_i_5_n_0 }));
  FDRE \j_V_reg_850_reg[5] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_850_reg[4]_i_1_n_6 ),
        .Q(j_V_reg_850_reg[5]),
        .R(1'b0));
  FDRE \j_V_reg_850_reg[6] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_850_reg[4]_i_1_n_5 ),
        .Q(j_V_reg_850_reg[6]),
        .R(1'b0));
  FDRE \j_V_reg_850_reg[7] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_850_reg[4]_i_1_n_4 ),
        .Q(j_V_reg_850_reg[7]),
        .R(1'b0));
  FDRE \j_V_reg_850_reg[8] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_850_reg[8]_i_1_n_7 ),
        .Q(j_V_reg_850_reg[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \j_V_reg_850_reg[8]_i_1 
       (.CI(\j_V_reg_850_reg[4]_i_1_n_0 ),
        .CO({\j_V_reg_850_reg[8]_i_1_n_0 ,\j_V_reg_850_reg[8]_i_1_n_1 ,\j_V_reg_850_reg[8]_i_1_n_2 ,\j_V_reg_850_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_V_reg_850_reg[8]_i_1_n_4 ,\j_V_reg_850_reg[8]_i_1_n_5 ,\j_V_reg_850_reg[8]_i_1_n_6 ,\j_V_reg_850_reg[8]_i_1_n_7 }),
        .S({\j_V_reg_850[8]_i_2_n_0 ,\j_V_reg_850[8]_i_3_n_0 ,\j_V_reg_850[8]_i_4_n_0 ,\j_V_reg_850[8]_i_5_n_0 }));
  FDRE \j_V_reg_850_reg[9] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_850_reg[8]_i_1_n_6 ),
        .Q(j_V_reg_850_reg[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_nonmax_suppressiomb6 linebuff_val_0_U
       (.D(win_val_1_0_0_win_va_fu_439_p3),
        .DOBDO(tmp0_s_fu_132),
        .Q({tmp_12_fu_467_p4,\ap_reg_pp0_iter1_t_V_1_reg_243_reg_n_0_[0] }),
        .WEA(linebuff_val_0_ce1),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_reg_pp0_iter1_or_cond_reg_862(ap_reg_pp0_iter1_or_cond_reg_862),
        .ap_reg_pp0_iter1_tmp_3_reg_855(ap_reg_pp0_iter1_tmp_3_reg_855),
        .linebuff_val_0_ce0(linebuff_val_0_ce0),
        .p_0_in(p_0_in),
        .ram_reg(element_gd_s_fu_136),
        .ram_reg_0(linebuff_val_1_U_n_14),
        .tmp0_reg_8860(tmp0_reg_8860),
        .\win_val_1_1_fu_148_reg[15] ({out_pixel_val_2_cast_fu_457_p4,\win_val_1_1_fu_148_reg_n_0_[1] ,\win_val_1_1_fu_148_reg_n_0_[0] }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_nonmax_suppressiomb6_10 linebuff_val_1_U
       (.CO(tmp_18_fu_641_p2),
        .D(win_val_2_0_0_win_va_fu_432_p3),
        .DOBDO(tmp0_s_fu_132),
        .Q(ap_reg_pp0_iter1_linebuff_val_1_addr_reg_866),
        .WEA(linebuff_val_0_ce1),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter1_reg(linebuff_val_1_U_n_14),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_reg_pp0_iter1_tmp_3_reg_855(ap_reg_pp0_iter1_tmp_3_reg_855),
        .ap_reg_pp0_iter3_or_cond4_reg_882(ap_reg_pp0_iter3_or_cond4_reg_882),
        .grad_gd_data_stream_s_empty_n(grad_gd_data_stream_s_empty_n),
        .j_V_reg_850_reg(j_V_reg_850_reg[10:0]),
        .linebuff_val_0_ce0(linebuff_val_0_ce0),
        .or_cond_reg_862(or_cond_reg_862),
        .p_0_in(p_0_in),
        .ram_reg(ap_CS_fsm_pp0_stage0),
        .ram_reg_0(ap_enable_reg_pp0_iter1_reg_n_0),
        .ram_reg_1(ap_enable_reg_pp0_iter4_reg_n_0),
        .ram_reg_2({\t_V_1_reg_243_reg_n_0_[10] ,\t_V_1_reg_243_reg_n_0_[9] ,\t_V_1_reg_243_reg_n_0_[8] ,\t_V_1_reg_243_reg_n_0_[7] ,\t_V_1_reg_243_reg_n_0_[6] ,\t_V_1_reg_243_reg_n_0_[5] ,\t_V_1_reg_243_reg_n_0_[4] ,\t_V_1_reg_243_reg_n_0_[3] ,\t_V_1_reg_243_reg_n_0_[2] ,\t_V_1_reg_243_reg_n_0_[1] ,\t_V_1_reg_243_reg_n_0_[0] }),
        .suppressed_data_stre_full_n(suppressed_data_stre_full_n),
        .tmp0_reg_8860(tmp0_reg_8860),
        .\tmp_18_reg_901[0]_i_6 (win_val_2_1_1_fu_160),
        .\tmp_18_reg_901[0]_i_6_0 (win_val_0_1_fu_140),
        .\tmp_18_reg_901[0]_i_6_1 (win_val_1_0_0_win_va_fu_439_p3[15:2]),
        .\tmp_18_reg_901_reg[0] ({out_pixel_val_2_cast_fu_457_p4,\win_val_1_1_fu_148_reg_n_0_[1] ,\win_val_1_1_fu_148_reg_n_0_[0] }),
        .tmp_2_reg_846(tmp_2_reg_846),
        .tmp_3_reg_855(tmp_3_reg_855),
        .\win_val_2_1_fu_156_reg[15] (win_val_2_1_fu_156));
  LUT4 #(
    .INIT(16'h0020)) 
    \linebuff_val_1_addr_reg_866[10]_i_1 
       (.I0(tmp_3_fu_349_p2),
        .I1(linebuff_val_1_U_n_14),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\or_cond_reg_862_reg[0]_i_3_n_0 ),
        .O(linebuff_val_1_addr_reg_8660));
  FDRE \linebuff_val_1_addr_reg_866_reg[0] 
       (.C(ap_clk),
        .CE(linebuff_val_1_addr_reg_8660),
        .D(p_0_in[0]),
        .Q(linebuff_val_1_addr_reg_866[0]),
        .R(1'b0));
  FDRE \linebuff_val_1_addr_reg_866_reg[10] 
       (.C(ap_clk),
        .CE(linebuff_val_1_addr_reg_8660),
        .D(p_0_in[10]),
        .Q(linebuff_val_1_addr_reg_866[10]),
        .R(1'b0));
  FDRE \linebuff_val_1_addr_reg_866_reg[1] 
       (.C(ap_clk),
        .CE(linebuff_val_1_addr_reg_8660),
        .D(p_0_in[1]),
        .Q(linebuff_val_1_addr_reg_866[1]),
        .R(1'b0));
  FDRE \linebuff_val_1_addr_reg_866_reg[2] 
       (.C(ap_clk),
        .CE(linebuff_val_1_addr_reg_8660),
        .D(p_0_in[2]),
        .Q(linebuff_val_1_addr_reg_866[2]),
        .R(1'b0));
  FDRE \linebuff_val_1_addr_reg_866_reg[3] 
       (.C(ap_clk),
        .CE(linebuff_val_1_addr_reg_8660),
        .D(p_0_in[3]),
        .Q(linebuff_val_1_addr_reg_866[3]),
        .R(1'b0));
  FDRE \linebuff_val_1_addr_reg_866_reg[4] 
       (.C(ap_clk),
        .CE(linebuff_val_1_addr_reg_8660),
        .D(p_0_in[4]),
        .Q(linebuff_val_1_addr_reg_866[4]),
        .R(1'b0));
  FDRE \linebuff_val_1_addr_reg_866_reg[5] 
       (.C(ap_clk),
        .CE(linebuff_val_1_addr_reg_8660),
        .D(p_0_in[5]),
        .Q(linebuff_val_1_addr_reg_866[5]),
        .R(1'b0));
  FDRE \linebuff_val_1_addr_reg_866_reg[6] 
       (.C(ap_clk),
        .CE(linebuff_val_1_addr_reg_8660),
        .D(p_0_in[6]),
        .Q(linebuff_val_1_addr_reg_866[6]),
        .R(1'b0));
  FDRE \linebuff_val_1_addr_reg_866_reg[7] 
       (.C(ap_clk),
        .CE(linebuff_val_1_addr_reg_8660),
        .D(p_0_in[7]),
        .Q(linebuff_val_1_addr_reg_866[7]),
        .R(1'b0));
  FDRE \linebuff_val_1_addr_reg_866_reg[8] 
       (.C(ap_clk),
        .CE(linebuff_val_1_addr_reg_8660),
        .D(p_0_in[8]),
        .Q(linebuff_val_1_addr_reg_866[8]),
        .R(1'b0));
  FDRE \linebuff_val_1_addr_reg_866_reg[9] 
       (.C(ap_clk),
        .CE(linebuff_val_1_addr_reg_8660),
        .D(p_0_in[9]),
        .Q(linebuff_val_1_addr_reg_866[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF08FFFFFFFFFFFF)) 
    \mOutPtr[1]_i_2__5 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(or_cond_reg_862),
        .I2(grad_gd_data_stream_s_empty_n),
        .I3(ap_reg_pp0_iter3_or_cond4_reg_882),
        .I4(ap_enable_reg_pp0_iter4_reg_n_0),
        .I5(suppressed_data_stre_full_n),
        .O(ap_enable_reg_pp0_iter1_reg_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAABAA)) 
    \or_cond4_reg_882[0]_i_1 
       (.I0(\tmp_9_reg_836_reg_n_0_[0] ),
        .I1(\or_cond4_reg_882[0]_i_2_n_0 ),
        .I2(\or_cond4_reg_882[0]_i_3_n_0 ),
        .I3(\or_cond4_reg_882[0]_i_4_n_0 ),
        .I4(\or_cond4_reg_882[0]_i_5_n_0 ),
        .I5(\or_cond4_reg_882[0]_i_6_n_0 ),
        .O(or_cond4_fu_376_p2));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \or_cond4_reg_882[0]_i_10 
       (.I0(j_V_reg_850_reg[31]),
        .I1(tmp_2_reg_846),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_1_reg_243_reg_n_0_[31] ),
        .O(p_0_in__0[31]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \or_cond4_reg_882[0]_i_11 
       (.I0(j_V_reg_850_reg[25]),
        .I1(tmp_2_reg_846),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_1_reg_243_reg_n_0_[25] ),
        .O(p_0_in__0[25]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \or_cond4_reg_882[0]_i_12 
       (.I0(j_V_reg_850_reg[26]),
        .I1(tmp_2_reg_846),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_1_reg_243_reg_n_0_[26] ),
        .O(p_0_in__0[26]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \or_cond4_reg_882[0]_i_13 
       (.I0(j_V_reg_850_reg[23]),
        .I1(tmp_2_reg_846),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_1_reg_243_reg_n_0_[23] ),
        .O(p_0_in__0[23]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \or_cond4_reg_882[0]_i_14 
       (.I0(j_V_reg_850_reg[22]),
        .I1(tmp_2_reg_846),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_1_reg_243_reg_n_0_[22] ),
        .O(p_0_in__0[22]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \or_cond4_reg_882[0]_i_15 
       (.I0(j_V_reg_850_reg[15]),
        .I1(tmp_2_reg_846),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_1_reg_243_reg_n_0_[15] ),
        .O(p_0_in__0[15]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \or_cond4_reg_882[0]_i_16 
       (.I0(j_V_reg_850_reg[16]),
        .I1(tmp_2_reg_846),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_1_reg_243_reg_n_0_[16] ),
        .O(p_0_in__0[16]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \or_cond4_reg_882[0]_i_17 
       (.I0(j_V_reg_850_reg[19]),
        .I1(tmp_2_reg_846),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_1_reg_243_reg_n_0_[19] ),
        .O(p_0_in__0[19]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \or_cond4_reg_882[0]_i_18 
       (.I0(j_V_reg_850_reg[18]),
        .I1(tmp_2_reg_846),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_1_reg_243_reg_n_0_[18] ),
        .O(p_0_in__0[18]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \or_cond4_reg_882[0]_i_19 
       (.I0(j_V_reg_850_reg[11]),
        .I1(tmp_2_reg_846),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_1_reg_243_reg_n_0_[11] ),
        .O(p_0_in__0[11]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \or_cond4_reg_882[0]_i_2 
       (.I0(p_0_in[5]),
        .I1(p_0_in[3]),
        .I2(p_0_in[6]),
        .I3(p_0_in[4]),
        .I4(\or_cond4_reg_882[0]_i_7_n_0 ),
        .I5(\or_cond4_reg_882[0]_i_8_n_0 ),
        .O(\or_cond4_reg_882[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \or_cond4_reg_882[0]_i_20 
       (.I0(j_V_reg_850_reg[13]),
        .I1(tmp_2_reg_846),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_1_reg_243_reg_n_0_[13] ),
        .O(p_0_in__0[13]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \or_cond4_reg_882[0]_i_21 
       (.I0(j_V_reg_850_reg[12]),
        .I1(tmp_2_reg_846),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_1_reg_243_reg_n_0_[12] ),
        .O(p_0_in__0[12]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEA)) 
    \or_cond4_reg_882[0]_i_22 
       (.I0(p_0_in__0[29]),
        .I1(j_V_reg_850_reg[24]),
        .I2(\or_cond4_reg_882[0]_i_9_n_0 ),
        .I3(\t_V_1_reg_243_reg_n_0_[24] ),
        .I4(p_0_in__0[30]),
        .I5(p_0_in__0[27]),
        .O(\or_cond4_reg_882[0]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEA)) 
    \or_cond4_reg_882[0]_i_3 
       (.I0(p_0_in[9]),
        .I1(j_V_reg_850_reg[28]),
        .I2(\or_cond4_reg_882[0]_i_9_n_0 ),
        .I3(\t_V_1_reg_243_reg_n_0_[28] ),
        .I4(p_0_in[10]),
        .I5(p_0_in__0[31]),
        .O(\or_cond4_reg_882[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000001015)) 
    \or_cond4_reg_882[0]_i_4 
       (.I0(p_0_in[2]),
        .I1(j_V_reg_850_reg[14]),
        .I2(\or_cond4_reg_882[0]_i_9_n_0 ),
        .I3(\t_V_1_reg_243_reg_n_0_[14] ),
        .I4(p_0_in[1]),
        .I5(p_0_in[0]),
        .O(\or_cond4_reg_882[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEA)) 
    \or_cond4_reg_882[0]_i_5 
       (.I0(p_0_in__0[25]),
        .I1(j_V_reg_850_reg[20]),
        .I2(\or_cond4_reg_882[0]_i_9_n_0 ),
        .I3(\t_V_1_reg_243_reg_n_0_[20] ),
        .I4(p_0_in__0[26]),
        .I5(p_0_in__0[23]),
        .O(\or_cond4_reg_882[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFB8)) 
    \or_cond4_reg_882[0]_i_6 
       (.I0(j_V_reg_850_reg[21]),
        .I1(\or_cond4_reg_882[0]_i_9_n_0 ),
        .I2(\t_V_1_reg_243_reg_n_0_[21] ),
        .I3(p_0_in[7]),
        .I4(p_0_in__0[22]),
        .I5(p_0_in__0[15]),
        .O(\or_cond4_reg_882[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEA)) 
    \or_cond4_reg_882[0]_i_7 
       (.I0(p_0_in__0[16]),
        .I1(j_V_reg_850_reg[17]),
        .I2(\or_cond4_reg_882[0]_i_9_n_0 ),
        .I3(\t_V_1_reg_243_reg_n_0_[17] ),
        .I4(p_0_in__0[19]),
        .I5(p_0_in__0[18]),
        .O(\or_cond4_reg_882[0]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \or_cond4_reg_882[0]_i_8 
       (.I0(p_0_in__0[11]),
        .I1(p_0_in__0[13]),
        .I2(p_0_in[8]),
        .I3(p_0_in__0[12]),
        .I4(\or_cond4_reg_882[0]_i_22_n_0 ),
        .O(\or_cond4_reg_882[0]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \or_cond4_reg_882[0]_i_9 
       (.I0(tmp_2_reg_846),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(ap_CS_fsm_pp0_stage0),
        .O(\or_cond4_reg_882[0]_i_9_n_0 ));
  FDRE \or_cond4_reg_882_reg[0] 
       (.C(ap_clk),
        .CE(or_cond4_reg_8820),
        .D(or_cond4_fu_376_p2),
        .Q(or_cond4_reg_882),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    \or_cond_reg_862[0]_i_1 
       (.I0(linebuff_val_1_U_n_14),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\or_cond_reg_862_reg[0]_i_3_n_0 ),
        .O(or_cond4_reg_8820));
  LUT6 #(
    .INIT(64'hEAAA2AAA1555D555)) 
    \or_cond_reg_862[0]_i_10 
       (.I0(\t_V_1_reg_243_reg_n_0_[30] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_2_reg_846),
        .I4(j_V_reg_850_reg[30]),
        .I5(cols_V[30]),
        .O(\or_cond_reg_862[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hEAAA2AAA1555D555)) 
    \or_cond_reg_862[0]_i_11 
       (.I0(\t_V_1_reg_243_reg_n_0_[29] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_2_reg_846),
        .I4(j_V_reg_850_reg[29]),
        .I5(cols_V[29]),
        .O(\or_cond_reg_862[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hEAAA2AAA1555D555)) 
    \or_cond_reg_862[0]_i_12 
       (.I0(\t_V_1_reg_243_reg_n_0_[28] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_2_reg_846),
        .I4(j_V_reg_850_reg[28]),
        .I5(cols_V[28]),
        .O(\or_cond_reg_862[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hEAAA2AAA1555D555)) 
    \or_cond_reg_862[0]_i_16 
       (.I0(\t_V_1_reg_243_reg_n_0_[27] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_2_reg_846),
        .I4(j_V_reg_850_reg[27]),
        .I5(cols_V[27]),
        .O(\or_cond_reg_862[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF800040007FFF)) 
    \or_cond_reg_862[0]_i_17 
       (.I0(j_V_reg_850_reg[26]),
        .I1(tmp_2_reg_846),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_1_reg_243_reg_n_0_[26] ),
        .I5(cols_V[26]),
        .O(\or_cond_reg_862[0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hEAAA2AAA1555D555)) 
    \or_cond_reg_862[0]_i_18 
       (.I0(\t_V_1_reg_243_reg_n_0_[25] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_2_reg_846),
        .I4(j_V_reg_850_reg[25]),
        .I5(cols_V[25]),
        .O(\or_cond_reg_862[0]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF800040007FFF)) 
    \or_cond_reg_862[0]_i_19 
       (.I0(j_V_reg_850_reg[24]),
        .I1(tmp_2_reg_846),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_1_reg_243_reg_n_0_[24] ),
        .I5(cols_V[24]),
        .O(\or_cond_reg_862[0]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \or_cond_reg_862[0]_i_2 
       (.I0(tmp_3_fu_349_p2),
        .I1(tmp_7_reg_826),
        .O(or_cond_fu_354_p2));
  LUT6 #(
    .INIT(64'hEAAA2AAA1555D555)) 
    \or_cond_reg_862[0]_i_23 
       (.I0(\t_V_1_reg_243_reg_n_0_[23] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_2_reg_846),
        .I4(j_V_reg_850_reg[23]),
        .I5(cols_V[23]),
        .O(\or_cond_reg_862[0]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF800040007FFF)) 
    \or_cond_reg_862[0]_i_24 
       (.I0(j_V_reg_850_reg[22]),
        .I1(tmp_2_reg_846),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_1_reg_243_reg_n_0_[22] ),
        .I5(cols_V[22]),
        .O(\or_cond_reg_862[0]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hEAAA2AAA1555D555)) 
    \or_cond_reg_862[0]_i_25 
       (.I0(\t_V_1_reg_243_reg_n_0_[21] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_2_reg_846),
        .I4(j_V_reg_850_reg[21]),
        .I5(cols_V[21]),
        .O(\or_cond_reg_862[0]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF800040007FFF)) 
    \or_cond_reg_862[0]_i_26 
       (.I0(j_V_reg_850_reg[20]),
        .I1(tmp_2_reg_846),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_1_reg_243_reg_n_0_[20] ),
        .I5(cols_V[20]),
        .O(\or_cond_reg_862[0]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hEAAA2AAA1555D555)) 
    \or_cond_reg_862[0]_i_30 
       (.I0(\t_V_1_reg_243_reg_n_0_[19] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_2_reg_846),
        .I4(j_V_reg_850_reg[19]),
        .I5(cols_V[19]),
        .O(\or_cond_reg_862[0]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF800040007FFF)) 
    \or_cond_reg_862[0]_i_31 
       (.I0(j_V_reg_850_reg[18]),
        .I1(tmp_2_reg_846),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_1_reg_243_reg_n_0_[18] ),
        .I5(cols_V[18]),
        .O(\or_cond_reg_862[0]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hEAAA2AAA1555D555)) 
    \or_cond_reg_862[0]_i_32 
       (.I0(\t_V_1_reg_243_reg_n_0_[17] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_2_reg_846),
        .I4(j_V_reg_850_reg[17]),
        .I5(cols_V[17]),
        .O(\or_cond_reg_862[0]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF800040007FFF)) 
    \or_cond_reg_862[0]_i_33 
       (.I0(j_V_reg_850_reg[16]),
        .I1(tmp_2_reg_846),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_1_reg_243_reg_n_0_[16] ),
        .I5(cols_V[16]),
        .O(\or_cond_reg_862[0]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hEAAA2AAA1555D555)) 
    \or_cond_reg_862[0]_i_38 
       (.I0(\t_V_1_reg_243_reg_n_0_[15] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_2_reg_846),
        .I4(j_V_reg_850_reg[15]),
        .I5(cols_V[15]),
        .O(\or_cond_reg_862[0]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF800040007FFF)) 
    \or_cond_reg_862[0]_i_39 
       (.I0(j_V_reg_850_reg[14]),
        .I1(tmp_2_reg_846),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_1_reg_243_reg_n_0_[14] ),
        .I5(cols_V[14]),
        .O(\or_cond_reg_862[0]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hEAAA2AAA1555D555)) 
    \or_cond_reg_862[0]_i_40 
       (.I0(\t_V_1_reg_243_reg_n_0_[13] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_2_reg_846),
        .I4(j_V_reg_850_reg[13]),
        .I5(cols_V[13]),
        .O(\or_cond_reg_862[0]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF800040007FFF)) 
    \or_cond_reg_862[0]_i_41 
       (.I0(j_V_reg_850_reg[12]),
        .I1(tmp_2_reg_846),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_1_reg_243_reg_n_0_[12] ),
        .I5(cols_V[12]),
        .O(\or_cond_reg_862[0]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hEAAA2AAA1555D555)) 
    \or_cond_reg_862[0]_i_45 
       (.I0(\t_V_1_reg_243_reg_n_0_[11] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_2_reg_846),
        .I4(j_V_reg_850_reg[11]),
        .I5(cols_V[11]),
        .O(\or_cond_reg_862[0]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF800040007FFF)) 
    \or_cond_reg_862[0]_i_46 
       (.I0(j_V_reg_850_reg[10]),
        .I1(tmp_2_reg_846),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_1_reg_243_reg_n_0_[10] ),
        .I5(cols_V[10]),
        .O(\or_cond_reg_862[0]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hEAAA2AAA1555D555)) 
    \or_cond_reg_862[0]_i_47 
       (.I0(\t_V_1_reg_243_reg_n_0_[9] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_2_reg_846),
        .I4(j_V_reg_850_reg[9]),
        .I5(cols_V[9]),
        .O(\or_cond_reg_862[0]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF800040007FFF)) 
    \or_cond_reg_862[0]_i_48 
       (.I0(j_V_reg_850_reg[8]),
        .I1(tmp_2_reg_846),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_1_reg_243_reg_n_0_[8] ),
        .I5(cols_V[8]),
        .O(\or_cond_reg_862[0]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hEAAA2AAA1555D555)) 
    \or_cond_reg_862[0]_i_52 
       (.I0(\t_V_1_reg_243_reg_n_0_[7] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_2_reg_846),
        .I4(j_V_reg_850_reg[7]),
        .I5(cols_V[7]),
        .O(\or_cond_reg_862[0]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF800040007FFF)) 
    \or_cond_reg_862[0]_i_53 
       (.I0(j_V_reg_850_reg[6]),
        .I1(tmp_2_reg_846),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_1_reg_243_reg_n_0_[6] ),
        .I5(cols_V[6]),
        .O(\or_cond_reg_862[0]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'hEAAA2AAA1555D555)) 
    \or_cond_reg_862[0]_i_54 
       (.I0(\t_V_1_reg_243_reg_n_0_[5] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_2_reg_846),
        .I4(j_V_reg_850_reg[5]),
        .I5(cols_V[5]),
        .O(\or_cond_reg_862[0]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF800040007FFF)) 
    \or_cond_reg_862[0]_i_55 
       (.I0(j_V_reg_850_reg[4]),
        .I1(tmp_2_reg_846),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_1_reg_243_reg_n_0_[4] ),
        .I5(cols_V[4]),
        .O(\or_cond_reg_862[0]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'hEAAA2AAA1555D555)) 
    \or_cond_reg_862[0]_i_58 
       (.I0(\t_V_1_reg_243_reg_n_0_[3] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_2_reg_846),
        .I4(j_V_reg_850_reg[3]),
        .I5(cols_V[3]),
        .O(\or_cond_reg_862[0]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF800040007FFF)) 
    \or_cond_reg_862[0]_i_59 
       (.I0(j_V_reg_850_reg[2]),
        .I1(tmp_2_reg_846),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_1_reg_243_reg_n_0_[2] ),
        .I5(cols_V[2]),
        .O(\or_cond_reg_862[0]_i_59_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \or_cond_reg_862[0]_i_6 
       (.I0(j_V_reg_850_reg[30]),
        .I1(tmp_2_reg_846),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_1_reg_243_reg_n_0_[30] ),
        .O(p_0_in__0[30]));
  LUT6 #(
    .INIT(64'hEAAA2AAA1555D555)) 
    \or_cond_reg_862[0]_i_60 
       (.I0(\t_V_1_reg_243_reg_n_0_[1] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_2_reg_846),
        .I4(j_V_reg_850_reg[1]),
        .I5(cols_V[1]),
        .O(\or_cond_reg_862[0]_i_60_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF800040007FFF)) 
    \or_cond_reg_862[0]_i_61 
       (.I0(j_V_reg_850_reg[0]),
        .I1(tmp_2_reg_846),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_1_reg_243_reg_n_0_[0] ),
        .I5(cols_V[0]),
        .O(\or_cond_reg_862[0]_i_61_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \or_cond_reg_862[0]_i_8 
       (.I0(j_V_reg_850_reg[28]),
        .I1(tmp_2_reg_846),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_1_reg_243_reg_n_0_[28] ),
        .O(p_0_in__0[28]));
  LUT6 #(
    .INIT(64'hEAAA2AAA1555D555)) 
    \or_cond_reg_862[0]_i_9 
       (.I0(\t_V_1_reg_243_reg_n_0_[31] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_2_reg_846),
        .I4(j_V_reg_850_reg[31]),
        .I5(cols_V[31]),
        .O(\or_cond_reg_862[0]_i_9_n_0 ));
  FDRE \or_cond_reg_862_reg[0] 
       (.C(ap_clk),
        .CE(or_cond4_reg_8820),
        .D(or_cond_fu_354_p2),
        .Q(or_cond_reg_862),
        .R(1'b0));
  CARRY4 \or_cond_reg_862_reg[0]_i_13 
       (.CI(\or_cond_reg_862_reg[0]_i_20_n_0 ),
        .CO({\or_cond_reg_862_reg[0]_i_13_n_0 ,\or_cond_reg_862_reg[0]_i_13_n_1 ,\or_cond_reg_862_reg[0]_i_13_n_2 ,\or_cond_reg_862_reg[0]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_2_reg_846_reg[0]_0 [12],p_0_in__0[22],\tmp_2_reg_846_reg[0]_0 [11],p_0_in__0[20]}),
        .O(\NLW_or_cond_reg_862_reg[0]_i_13_O_UNCONNECTED [3:0]),
        .S({\or_cond_reg_862[0]_i_23_n_0 ,\or_cond_reg_862[0]_i_24_n_0 ,\or_cond_reg_862[0]_i_25_n_0 ,\or_cond_reg_862[0]_i_26_n_0 }));
  CARRY4 \or_cond_reg_862_reg[0]_i_20 
       (.CI(\or_cond_reg_862_reg[0]_i_27_n_0 ),
        .CO({\or_cond_reg_862_reg[0]_i_20_n_0 ,\or_cond_reg_862_reg[0]_i_20_n_1 ,\or_cond_reg_862_reg[0]_i_20_n_2 ,\or_cond_reg_862_reg[0]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_2_reg_846_reg[0]_0 [10],p_0_in__0[18],\tmp_2_reg_846_reg[0]_0 [9],p_0_in__0[16]}),
        .O(\NLW_or_cond_reg_862_reg[0]_i_20_O_UNCONNECTED [3:0]),
        .S({\or_cond_reg_862[0]_i_30_n_0 ,\or_cond_reg_862[0]_i_31_n_0 ,\or_cond_reg_862[0]_i_32_n_0 ,\or_cond_reg_862[0]_i_33_n_0 }));
  CARRY4 \or_cond_reg_862_reg[0]_i_27 
       (.CI(\or_cond_reg_862_reg[0]_i_34_n_0 ),
        .CO({\or_cond_reg_862_reg[0]_i_27_n_0 ,\or_cond_reg_862_reg[0]_i_27_n_1 ,\or_cond_reg_862_reg[0]_i_27_n_2 ,\or_cond_reg_862_reg[0]_i_27_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_2_reg_846_reg[0]_0 [8:6],p_0_in__0[12]}),
        .O(\NLW_or_cond_reg_862_reg[0]_i_27_O_UNCONNECTED [3:0]),
        .S({\or_cond_reg_862[0]_i_38_n_0 ,\or_cond_reg_862[0]_i_39_n_0 ,\or_cond_reg_862[0]_i_40_n_0 ,\or_cond_reg_862[0]_i_41_n_0 }));
  CARRY4 \or_cond_reg_862_reg[0]_i_3 
       (.CI(\or_cond_reg_862_reg[0]_i_4_n_0 ),
        .CO({\or_cond_reg_862_reg[0]_i_3_n_0 ,\or_cond_reg_862_reg[0]_i_3_n_1 ,\or_cond_reg_862_reg[0]_i_3_n_2 ,\or_cond_reg_862_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_2_reg_846_reg[0]_0 [16],p_0_in__0[30],\tmp_2_reg_846_reg[0]_0 [15],p_0_in__0[28]}),
        .O(\NLW_or_cond_reg_862_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\or_cond_reg_862[0]_i_9_n_0 ,\or_cond_reg_862[0]_i_10_n_0 ,\or_cond_reg_862[0]_i_11_n_0 ,\or_cond_reg_862[0]_i_12_n_0 }));
  CARRY4 \or_cond_reg_862_reg[0]_i_34 
       (.CI(\or_cond_reg_862_reg[0]_i_42_n_0 ),
        .CO({\or_cond_reg_862_reg[0]_i_34_n_0 ,\or_cond_reg_862_reg[0]_i_34_n_1 ,\or_cond_reg_862_reg[0]_i_34_n_2 ,\or_cond_reg_862_reg[0]_i_34_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_2_reg_846_reg[0]_0 [5],p_0_in[10],\tmp_2_reg_846_reg[0]_0 [4],p_0_in[8]}),
        .O(\NLW_or_cond_reg_862_reg[0]_i_34_O_UNCONNECTED [3:0]),
        .S({\or_cond_reg_862[0]_i_45_n_0 ,\or_cond_reg_862[0]_i_46_n_0 ,\or_cond_reg_862[0]_i_47_n_0 ,\or_cond_reg_862[0]_i_48_n_0 }));
  CARRY4 \or_cond_reg_862_reg[0]_i_4 
       (.CI(\or_cond_reg_862_reg[0]_i_13_n_0 ),
        .CO({\or_cond_reg_862_reg[0]_i_4_n_0 ,\or_cond_reg_862_reg[0]_i_4_n_1 ,\or_cond_reg_862_reg[0]_i_4_n_2 ,\or_cond_reg_862_reg[0]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_2_reg_846_reg[0]_0 [14],p_0_in__0[26],\tmp_2_reg_846_reg[0]_0 [13],p_0_in__0[24]}),
        .O(\NLW_or_cond_reg_862_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({\or_cond_reg_862[0]_i_16_n_0 ,\or_cond_reg_862[0]_i_17_n_0 ,\or_cond_reg_862[0]_i_18_n_0 ,\or_cond_reg_862[0]_i_19_n_0 }));
  CARRY4 \or_cond_reg_862_reg[0]_i_42 
       (.CI(\or_cond_reg_862_reg[0]_i_49_n_0 ),
        .CO({\or_cond_reg_862_reg[0]_i_42_n_0 ,\or_cond_reg_862_reg[0]_i_42_n_1 ,\or_cond_reg_862_reg[0]_i_42_n_2 ,\or_cond_reg_862_reg[0]_i_42_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_2_reg_846_reg[0]_0 [3],p_0_in[6],\tmp_2_reg_846_reg[0]_0 [2],p_0_in[4]}),
        .O(\NLW_or_cond_reg_862_reg[0]_i_42_O_UNCONNECTED [3:0]),
        .S({\or_cond_reg_862[0]_i_52_n_0 ,\or_cond_reg_862[0]_i_53_n_0 ,\or_cond_reg_862[0]_i_54_n_0 ,\or_cond_reg_862[0]_i_55_n_0 }));
  CARRY4 \or_cond_reg_862_reg[0]_i_49 
       (.CI(1'b0),
        .CO({\or_cond_reg_862_reg[0]_i_49_n_0 ,\or_cond_reg_862_reg[0]_i_49_n_1 ,\or_cond_reg_862_reg[0]_i_49_n_2 ,\or_cond_reg_862_reg[0]_i_49_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_2_reg_846_reg[0]_0 [1],p_0_in[2],\tmp_2_reg_846_reg[0]_0 [0],p_0_in[0]}),
        .O(\NLW_or_cond_reg_862_reg[0]_i_49_O_UNCONNECTED [3:0]),
        .S({\or_cond_reg_862[0]_i_58_n_0 ,\or_cond_reg_862[0]_i_59_n_0 ,\or_cond_reg_862[0]_i_60_n_0 ,\or_cond_reg_862[0]_i_61_n_0 }));
  FDRE \out_pixel_val_2_cast_reg_891_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out_pixel_val_2_cast_fu_457_p4[0]),
        .Q(out_pixel_val_2_cast_reg_891[0]),
        .R(1'b0));
  FDRE \out_pixel_val_2_cast_reg_891_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out_pixel_val_2_cast_fu_457_p4[10]),
        .Q(out_pixel_val_2_cast_reg_891[10]),
        .R(1'b0));
  FDRE \out_pixel_val_2_cast_reg_891_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out_pixel_val_2_cast_fu_457_p4[11]),
        .Q(out_pixel_val_2_cast_reg_891[11]),
        .R(1'b0));
  FDRE \out_pixel_val_2_cast_reg_891_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out_pixel_val_2_cast_fu_457_p4[12]),
        .Q(out_pixel_val_2_cast_reg_891[12]),
        .R(1'b0));
  FDRE \out_pixel_val_2_cast_reg_891_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out_pixel_val_2_cast_fu_457_p4[13]),
        .Q(out_pixel_val_2_cast_reg_891[13]),
        .R(1'b0));
  FDRE \out_pixel_val_2_cast_reg_891_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out_pixel_val_2_cast_fu_457_p4[1]),
        .Q(out_pixel_val_2_cast_reg_891[1]),
        .R(1'b0));
  FDRE \out_pixel_val_2_cast_reg_891_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out_pixel_val_2_cast_fu_457_p4[2]),
        .Q(out_pixel_val_2_cast_reg_891[2]),
        .R(1'b0));
  FDRE \out_pixel_val_2_cast_reg_891_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out_pixel_val_2_cast_fu_457_p4[3]),
        .Q(out_pixel_val_2_cast_reg_891[3]),
        .R(1'b0));
  FDRE \out_pixel_val_2_cast_reg_891_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out_pixel_val_2_cast_fu_457_p4[4]),
        .Q(out_pixel_val_2_cast_reg_891[4]),
        .R(1'b0));
  FDRE \out_pixel_val_2_cast_reg_891_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out_pixel_val_2_cast_fu_457_p4[5]),
        .Q(out_pixel_val_2_cast_reg_891[5]),
        .R(1'b0));
  FDRE \out_pixel_val_2_cast_reg_891_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out_pixel_val_2_cast_fu_457_p4[6]),
        .Q(out_pixel_val_2_cast_reg_891[6]),
        .R(1'b0));
  FDRE \out_pixel_val_2_cast_reg_891_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out_pixel_val_2_cast_fu_457_p4[7]),
        .Q(out_pixel_val_2_cast_reg_891[7]),
        .R(1'b0));
  FDRE \out_pixel_val_2_cast_reg_891_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out_pixel_val_2_cast_fu_457_p4[8]),
        .Q(out_pixel_val_2_cast_reg_891[8]),
        .R(1'b0));
  FDRE \out_pixel_val_2_cast_reg_891_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out_pixel_val_2_cast_fu_457_p4[9]),
        .Q(out_pixel_val_2_cast_reg_891[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000FF7F0000)) 
    \t_V_1_reg_243[31]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(tmp_2_reg_846),
        .I3(linebuff_val_1_U_n_14),
        .I4(ap_CS_fsm_state2),
        .I5(\t_V_1_reg_243_reg[31]_i_3_n_0 ),
        .O(\t_V_1_reg_243[31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \t_V_1_reg_243[31]_i_10 
       (.I0(Q[27]),
        .I1(rows_V[27]),
        .O(\t_V_1_reg_243[31]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \t_V_1_reg_243[31]_i_11 
       (.I0(Q[26]),
        .I1(rows_V[26]),
        .O(\t_V_1_reg_243[31]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \t_V_1_reg_243[31]_i_12 
       (.I0(Q[25]),
        .I1(rows_V[25]),
        .O(\t_V_1_reg_243[31]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \t_V_1_reg_243[31]_i_13 
       (.I0(Q[24]),
        .I1(rows_V[24]),
        .O(\t_V_1_reg_243[31]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \t_V_1_reg_243[31]_i_15 
       (.I0(Q[23]),
        .I1(rows_V[23]),
        .O(\t_V_1_reg_243[31]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \t_V_1_reg_243[31]_i_16 
       (.I0(Q[22]),
        .I1(rows_V[22]),
        .O(\t_V_1_reg_243[31]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \t_V_1_reg_243[31]_i_17 
       (.I0(Q[21]),
        .I1(rows_V[21]),
        .O(\t_V_1_reg_243[31]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \t_V_1_reg_243[31]_i_18 
       (.I0(Q[20]),
        .I1(rows_V[20]),
        .O(\t_V_1_reg_243[31]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \t_V_1_reg_243[31]_i_2 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(tmp_2_reg_846),
        .I3(linebuff_val_1_U_n_14),
        .O(t_V_1_reg_2430));
  LUT2 #(
    .INIT(4'h9)) 
    \t_V_1_reg_243[31]_i_20 
       (.I0(Q[19]),
        .I1(rows_V[19]),
        .O(\t_V_1_reg_243[31]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \t_V_1_reg_243[31]_i_21 
       (.I0(Q[18]),
        .I1(rows_V[18]),
        .O(\t_V_1_reg_243[31]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \t_V_1_reg_243[31]_i_22 
       (.I0(Q[17]),
        .I1(rows_V[17]),
        .O(\t_V_1_reg_243[31]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \t_V_1_reg_243[31]_i_23 
       (.I0(Q[16]),
        .I1(rows_V[16]),
        .O(\t_V_1_reg_243[31]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \t_V_1_reg_243[31]_i_25 
       (.I0(Q[15]),
        .I1(rows_V[15]),
        .O(\t_V_1_reg_243[31]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \t_V_1_reg_243[31]_i_26 
       (.I0(Q[14]),
        .I1(rows_V[14]),
        .O(\t_V_1_reg_243[31]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \t_V_1_reg_243[31]_i_27 
       (.I0(Q[13]),
        .I1(rows_V[13]),
        .O(\t_V_1_reg_243[31]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \t_V_1_reg_243[31]_i_28 
       (.I0(Q[12]),
        .I1(rows_V[12]),
        .O(\t_V_1_reg_243[31]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \t_V_1_reg_243[31]_i_30 
       (.I0(Q[11]),
        .I1(rows_V[11]),
        .O(\t_V_1_reg_243[31]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \t_V_1_reg_243[31]_i_31 
       (.I0(Q[10]),
        .I1(rows_V[10]),
        .O(\t_V_1_reg_243[31]_i_31_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \t_V_1_reg_243[31]_i_32 
       (.I0(Q[9]),
        .I1(rows_V[9]),
        .O(\t_V_1_reg_243[31]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \t_V_1_reg_243[31]_i_33 
       (.I0(Q[8]),
        .I1(rows_V[8]),
        .O(\t_V_1_reg_243[31]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \t_V_1_reg_243[31]_i_35 
       (.I0(Q[7]),
        .I1(rows_V[7]),
        .O(\t_V_1_reg_243[31]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \t_V_1_reg_243[31]_i_36 
       (.I0(Q[6]),
        .I1(rows_V[6]),
        .O(\t_V_1_reg_243[31]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \t_V_1_reg_243[31]_i_37 
       (.I0(Q[5]),
        .I1(rows_V[5]),
        .O(\t_V_1_reg_243[31]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \t_V_1_reg_243[31]_i_38 
       (.I0(Q[4]),
        .I1(rows_V[4]),
        .O(\t_V_1_reg_243[31]_i_38_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \t_V_1_reg_243[31]_i_39 
       (.I0(Q[3]),
        .I1(rows_V[3]),
        .O(\t_V_1_reg_243[31]_i_39_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \t_V_1_reg_243[31]_i_40 
       (.I0(Q[2]),
        .I1(rows_V[2]),
        .O(\t_V_1_reg_243[31]_i_40_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \t_V_1_reg_243[31]_i_41 
       (.I0(Q[1]),
        .I1(rows_V[1]),
        .O(\t_V_1_reg_243[31]_i_41_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \t_V_1_reg_243[31]_i_42 
       (.I0(Q[0]),
        .I1(rows_V[0]),
        .O(\t_V_1_reg_243[31]_i_42_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \t_V_1_reg_243[31]_i_5 
       (.I0(Q[31]),
        .I1(rows_V[31]),
        .O(\t_V_1_reg_243[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \t_V_1_reg_243[31]_i_6 
       (.I0(Q[30]),
        .I1(rows_V[30]),
        .O(\t_V_1_reg_243[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \t_V_1_reg_243[31]_i_7 
       (.I0(Q[29]),
        .I1(rows_V[29]),
        .O(\t_V_1_reg_243[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \t_V_1_reg_243[31]_i_8 
       (.I0(Q[28]),
        .I1(rows_V[28]),
        .O(\t_V_1_reg_243[31]_i_8_n_0 ));
  FDRE \t_V_1_reg_243_reg[0] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2430),
        .D(j_V_reg_850_reg[0]),
        .Q(\t_V_1_reg_243_reg_n_0_[0] ),
        .R(\t_V_1_reg_243[31]_i_1_n_0 ));
  FDRE \t_V_1_reg_243_reg[10] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2430),
        .D(j_V_reg_850_reg[10]),
        .Q(\t_V_1_reg_243_reg_n_0_[10] ),
        .R(\t_V_1_reg_243[31]_i_1_n_0 ));
  FDRE \t_V_1_reg_243_reg[11] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2430),
        .D(j_V_reg_850_reg[11]),
        .Q(\t_V_1_reg_243_reg_n_0_[11] ),
        .R(\t_V_1_reg_243[31]_i_1_n_0 ));
  FDRE \t_V_1_reg_243_reg[12] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2430),
        .D(j_V_reg_850_reg[12]),
        .Q(\t_V_1_reg_243_reg_n_0_[12] ),
        .R(\t_V_1_reg_243[31]_i_1_n_0 ));
  FDRE \t_V_1_reg_243_reg[13] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2430),
        .D(j_V_reg_850_reg[13]),
        .Q(\t_V_1_reg_243_reg_n_0_[13] ),
        .R(\t_V_1_reg_243[31]_i_1_n_0 ));
  FDRE \t_V_1_reg_243_reg[14] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2430),
        .D(j_V_reg_850_reg[14]),
        .Q(\t_V_1_reg_243_reg_n_0_[14] ),
        .R(\t_V_1_reg_243[31]_i_1_n_0 ));
  FDRE \t_V_1_reg_243_reg[15] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2430),
        .D(j_V_reg_850_reg[15]),
        .Q(\t_V_1_reg_243_reg_n_0_[15] ),
        .R(\t_V_1_reg_243[31]_i_1_n_0 ));
  FDRE \t_V_1_reg_243_reg[16] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2430),
        .D(j_V_reg_850_reg[16]),
        .Q(\t_V_1_reg_243_reg_n_0_[16] ),
        .R(\t_V_1_reg_243[31]_i_1_n_0 ));
  FDRE \t_V_1_reg_243_reg[17] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2430),
        .D(j_V_reg_850_reg[17]),
        .Q(\t_V_1_reg_243_reg_n_0_[17] ),
        .R(\t_V_1_reg_243[31]_i_1_n_0 ));
  FDRE \t_V_1_reg_243_reg[18] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2430),
        .D(j_V_reg_850_reg[18]),
        .Q(\t_V_1_reg_243_reg_n_0_[18] ),
        .R(\t_V_1_reg_243[31]_i_1_n_0 ));
  FDRE \t_V_1_reg_243_reg[19] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2430),
        .D(j_V_reg_850_reg[19]),
        .Q(\t_V_1_reg_243_reg_n_0_[19] ),
        .R(\t_V_1_reg_243[31]_i_1_n_0 ));
  FDRE \t_V_1_reg_243_reg[1] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2430),
        .D(j_V_reg_850_reg[1]),
        .Q(\t_V_1_reg_243_reg_n_0_[1] ),
        .R(\t_V_1_reg_243[31]_i_1_n_0 ));
  FDRE \t_V_1_reg_243_reg[20] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2430),
        .D(j_V_reg_850_reg[20]),
        .Q(\t_V_1_reg_243_reg_n_0_[20] ),
        .R(\t_V_1_reg_243[31]_i_1_n_0 ));
  FDRE \t_V_1_reg_243_reg[21] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2430),
        .D(j_V_reg_850_reg[21]),
        .Q(\t_V_1_reg_243_reg_n_0_[21] ),
        .R(\t_V_1_reg_243[31]_i_1_n_0 ));
  FDRE \t_V_1_reg_243_reg[22] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2430),
        .D(j_V_reg_850_reg[22]),
        .Q(\t_V_1_reg_243_reg_n_0_[22] ),
        .R(\t_V_1_reg_243[31]_i_1_n_0 ));
  FDRE \t_V_1_reg_243_reg[23] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2430),
        .D(j_V_reg_850_reg[23]),
        .Q(\t_V_1_reg_243_reg_n_0_[23] ),
        .R(\t_V_1_reg_243[31]_i_1_n_0 ));
  FDRE \t_V_1_reg_243_reg[24] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2430),
        .D(j_V_reg_850_reg[24]),
        .Q(\t_V_1_reg_243_reg_n_0_[24] ),
        .R(\t_V_1_reg_243[31]_i_1_n_0 ));
  FDRE \t_V_1_reg_243_reg[25] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2430),
        .D(j_V_reg_850_reg[25]),
        .Q(\t_V_1_reg_243_reg_n_0_[25] ),
        .R(\t_V_1_reg_243[31]_i_1_n_0 ));
  FDRE \t_V_1_reg_243_reg[26] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2430),
        .D(j_V_reg_850_reg[26]),
        .Q(\t_V_1_reg_243_reg_n_0_[26] ),
        .R(\t_V_1_reg_243[31]_i_1_n_0 ));
  FDRE \t_V_1_reg_243_reg[27] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2430),
        .D(j_V_reg_850_reg[27]),
        .Q(\t_V_1_reg_243_reg_n_0_[27] ),
        .R(\t_V_1_reg_243[31]_i_1_n_0 ));
  FDRE \t_V_1_reg_243_reg[28] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2430),
        .D(j_V_reg_850_reg[28]),
        .Q(\t_V_1_reg_243_reg_n_0_[28] ),
        .R(\t_V_1_reg_243[31]_i_1_n_0 ));
  FDRE \t_V_1_reg_243_reg[29] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2430),
        .D(j_V_reg_850_reg[29]),
        .Q(\t_V_1_reg_243_reg_n_0_[29] ),
        .R(\t_V_1_reg_243[31]_i_1_n_0 ));
  FDRE \t_V_1_reg_243_reg[2] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2430),
        .D(j_V_reg_850_reg[2]),
        .Q(\t_V_1_reg_243_reg_n_0_[2] ),
        .R(\t_V_1_reg_243[31]_i_1_n_0 ));
  FDRE \t_V_1_reg_243_reg[30] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2430),
        .D(j_V_reg_850_reg[30]),
        .Q(\t_V_1_reg_243_reg_n_0_[30] ),
        .R(\t_V_1_reg_243[31]_i_1_n_0 ));
  FDRE \t_V_1_reg_243_reg[31] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2430),
        .D(j_V_reg_850_reg[31]),
        .Q(\t_V_1_reg_243_reg_n_0_[31] ),
        .R(\t_V_1_reg_243[31]_i_1_n_0 ));
  CARRY4 \t_V_1_reg_243_reg[31]_i_14 
       (.CI(\t_V_1_reg_243_reg[31]_i_19_n_0 ),
        .CO({\t_V_1_reg_243_reg[31]_i_14_n_0 ,\t_V_1_reg_243_reg[31]_i_14_n_1 ,\t_V_1_reg_243_reg[31]_i_14_n_2 ,\t_V_1_reg_243_reg[31]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[19:16]),
        .O(\NLW_t_V_1_reg_243_reg[31]_i_14_O_UNCONNECTED [3:0]),
        .S({\t_V_1_reg_243[31]_i_20_n_0 ,\t_V_1_reg_243[31]_i_21_n_0 ,\t_V_1_reg_243[31]_i_22_n_0 ,\t_V_1_reg_243[31]_i_23_n_0 }));
  CARRY4 \t_V_1_reg_243_reg[31]_i_19 
       (.CI(\t_V_1_reg_243_reg[31]_i_24_n_0 ),
        .CO({\t_V_1_reg_243_reg[31]_i_19_n_0 ,\t_V_1_reg_243_reg[31]_i_19_n_1 ,\t_V_1_reg_243_reg[31]_i_19_n_2 ,\t_V_1_reg_243_reg[31]_i_19_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[15:12]),
        .O(\NLW_t_V_1_reg_243_reg[31]_i_19_O_UNCONNECTED [3:0]),
        .S({\t_V_1_reg_243[31]_i_25_n_0 ,\t_V_1_reg_243[31]_i_26_n_0 ,\t_V_1_reg_243[31]_i_27_n_0 ,\t_V_1_reg_243[31]_i_28_n_0 }));
  CARRY4 \t_V_1_reg_243_reg[31]_i_24 
       (.CI(\t_V_1_reg_243_reg[31]_i_29_n_0 ),
        .CO({\t_V_1_reg_243_reg[31]_i_24_n_0 ,\t_V_1_reg_243_reg[31]_i_24_n_1 ,\t_V_1_reg_243_reg[31]_i_24_n_2 ,\t_V_1_reg_243_reg[31]_i_24_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[11:8]),
        .O(\NLW_t_V_1_reg_243_reg[31]_i_24_O_UNCONNECTED [3:0]),
        .S({\t_V_1_reg_243[31]_i_30_n_0 ,\t_V_1_reg_243[31]_i_31_n_0 ,\t_V_1_reg_243[31]_i_32_n_0 ,\t_V_1_reg_243[31]_i_33_n_0 }));
  CARRY4 \t_V_1_reg_243_reg[31]_i_29 
       (.CI(\t_V_1_reg_243_reg[31]_i_34_n_0 ),
        .CO({\t_V_1_reg_243_reg[31]_i_29_n_0 ,\t_V_1_reg_243_reg[31]_i_29_n_1 ,\t_V_1_reg_243_reg[31]_i_29_n_2 ,\t_V_1_reg_243_reg[31]_i_29_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O(\NLW_t_V_1_reg_243_reg[31]_i_29_O_UNCONNECTED [3:0]),
        .S({\t_V_1_reg_243[31]_i_35_n_0 ,\t_V_1_reg_243[31]_i_36_n_0 ,\t_V_1_reg_243[31]_i_37_n_0 ,\t_V_1_reg_243[31]_i_38_n_0 }));
  CARRY4 \t_V_1_reg_243_reg[31]_i_3 
       (.CI(\t_V_1_reg_243_reg[31]_i_4_n_0 ),
        .CO({\t_V_1_reg_243_reg[31]_i_3_n_0 ,\t_V_1_reg_243_reg[31]_i_3_n_1 ,\t_V_1_reg_243_reg[31]_i_3_n_2 ,\t_V_1_reg_243_reg[31]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[31:28]),
        .O(\NLW_t_V_1_reg_243_reg[31]_i_3_O_UNCONNECTED [3:0]),
        .S({\t_V_1_reg_243[31]_i_5_n_0 ,\t_V_1_reg_243[31]_i_6_n_0 ,\t_V_1_reg_243[31]_i_7_n_0 ,\t_V_1_reg_243[31]_i_8_n_0 }));
  CARRY4 \t_V_1_reg_243_reg[31]_i_34 
       (.CI(1'b0),
        .CO({\t_V_1_reg_243_reg[31]_i_34_n_0 ,\t_V_1_reg_243_reg[31]_i_34_n_1 ,\t_V_1_reg_243_reg[31]_i_34_n_2 ,\t_V_1_reg_243_reg[31]_i_34_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[3:0]),
        .O(\NLW_t_V_1_reg_243_reg[31]_i_34_O_UNCONNECTED [3:0]),
        .S({\t_V_1_reg_243[31]_i_39_n_0 ,\t_V_1_reg_243[31]_i_40_n_0 ,\t_V_1_reg_243[31]_i_41_n_0 ,\t_V_1_reg_243[31]_i_42_n_0 }));
  CARRY4 \t_V_1_reg_243_reg[31]_i_4 
       (.CI(\t_V_1_reg_243_reg[31]_i_9_n_0 ),
        .CO({\t_V_1_reg_243_reg[31]_i_4_n_0 ,\t_V_1_reg_243_reg[31]_i_4_n_1 ,\t_V_1_reg_243_reg[31]_i_4_n_2 ,\t_V_1_reg_243_reg[31]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[27:24]),
        .O(\NLW_t_V_1_reg_243_reg[31]_i_4_O_UNCONNECTED [3:0]),
        .S({\t_V_1_reg_243[31]_i_10_n_0 ,\t_V_1_reg_243[31]_i_11_n_0 ,\t_V_1_reg_243[31]_i_12_n_0 ,\t_V_1_reg_243[31]_i_13_n_0 }));
  CARRY4 \t_V_1_reg_243_reg[31]_i_9 
       (.CI(\t_V_1_reg_243_reg[31]_i_14_n_0 ),
        .CO({\t_V_1_reg_243_reg[31]_i_9_n_0 ,\t_V_1_reg_243_reg[31]_i_9_n_1 ,\t_V_1_reg_243_reg[31]_i_9_n_2 ,\t_V_1_reg_243_reg[31]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[23:20]),
        .O(\NLW_t_V_1_reg_243_reg[31]_i_9_O_UNCONNECTED [3:0]),
        .S({\t_V_1_reg_243[31]_i_15_n_0 ,\t_V_1_reg_243[31]_i_16_n_0 ,\t_V_1_reg_243[31]_i_17_n_0 ,\t_V_1_reg_243[31]_i_18_n_0 }));
  FDRE \t_V_1_reg_243_reg[3] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2430),
        .D(j_V_reg_850_reg[3]),
        .Q(\t_V_1_reg_243_reg_n_0_[3] ),
        .R(\t_V_1_reg_243[31]_i_1_n_0 ));
  FDRE \t_V_1_reg_243_reg[4] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2430),
        .D(j_V_reg_850_reg[4]),
        .Q(\t_V_1_reg_243_reg_n_0_[4] ),
        .R(\t_V_1_reg_243[31]_i_1_n_0 ));
  FDRE \t_V_1_reg_243_reg[5] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2430),
        .D(j_V_reg_850_reg[5]),
        .Q(\t_V_1_reg_243_reg_n_0_[5] ),
        .R(\t_V_1_reg_243[31]_i_1_n_0 ));
  FDRE \t_V_1_reg_243_reg[6] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2430),
        .D(j_V_reg_850_reg[6]),
        .Q(\t_V_1_reg_243_reg_n_0_[6] ),
        .R(\t_V_1_reg_243[31]_i_1_n_0 ));
  FDRE \t_V_1_reg_243_reg[7] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2430),
        .D(j_V_reg_850_reg[7]),
        .Q(\t_V_1_reg_243_reg_n_0_[7] ),
        .R(\t_V_1_reg_243[31]_i_1_n_0 ));
  FDRE \t_V_1_reg_243_reg[8] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2430),
        .D(j_V_reg_850_reg[8]),
        .Q(\t_V_1_reg_243_reg_n_0_[8] ),
        .R(\t_V_1_reg_243[31]_i_1_n_0 ));
  FDRE \t_V_1_reg_243_reg[9] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2430),
        .D(j_V_reg_850_reg[9]),
        .Q(\t_V_1_reg_243_reg_n_0_[9] ),
        .R(\t_V_1_reg_243[31]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \t_V_reg_232[31]_i_1 
       (.I0(Duplicate_U0_ap_start),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_CS_fsm_state8),
        .O(t_V_reg_232));
  FDRE \t_V_reg_232_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_V_reg_821[0]),
        .Q(Q[0]),
        .R(t_V_reg_232));
  FDRE \t_V_reg_232_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_V_reg_821[10]),
        .Q(Q[10]),
        .R(t_V_reg_232));
  FDRE \t_V_reg_232_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_V_reg_821[11]),
        .Q(Q[11]),
        .R(t_V_reg_232));
  FDRE \t_V_reg_232_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_V_reg_821[12]),
        .Q(Q[12]),
        .R(t_V_reg_232));
  FDRE \t_V_reg_232_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_V_reg_821[13]),
        .Q(Q[13]),
        .R(t_V_reg_232));
  FDRE \t_V_reg_232_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_V_reg_821[14]),
        .Q(Q[14]),
        .R(t_V_reg_232));
  FDRE \t_V_reg_232_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_V_reg_821[15]),
        .Q(Q[15]),
        .R(t_V_reg_232));
  FDRE \t_V_reg_232_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_V_reg_821[16]),
        .Q(Q[16]),
        .R(t_V_reg_232));
  FDRE \t_V_reg_232_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_V_reg_821[17]),
        .Q(Q[17]),
        .R(t_V_reg_232));
  FDRE \t_V_reg_232_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_V_reg_821[18]),
        .Q(Q[18]),
        .R(t_V_reg_232));
  FDRE \t_V_reg_232_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_V_reg_821[19]),
        .Q(Q[19]),
        .R(t_V_reg_232));
  FDRE \t_V_reg_232_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_V_reg_821[1]),
        .Q(Q[1]),
        .R(t_V_reg_232));
  FDRE \t_V_reg_232_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_V_reg_821[20]),
        .Q(Q[20]),
        .R(t_V_reg_232));
  FDRE \t_V_reg_232_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_V_reg_821[21]),
        .Q(Q[21]),
        .R(t_V_reg_232));
  FDRE \t_V_reg_232_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_V_reg_821[22]),
        .Q(Q[22]),
        .R(t_V_reg_232));
  FDRE \t_V_reg_232_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_V_reg_821[23]),
        .Q(Q[23]),
        .R(t_V_reg_232));
  FDRE \t_V_reg_232_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_V_reg_821[24]),
        .Q(Q[24]),
        .R(t_V_reg_232));
  FDRE \t_V_reg_232_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_V_reg_821[25]),
        .Q(Q[25]),
        .R(t_V_reg_232));
  FDRE \t_V_reg_232_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_V_reg_821[26]),
        .Q(Q[26]),
        .R(t_V_reg_232));
  FDRE \t_V_reg_232_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_V_reg_821[27]),
        .Q(Q[27]),
        .R(t_V_reg_232));
  FDRE \t_V_reg_232_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_V_reg_821[28]),
        .Q(Q[28]),
        .R(t_V_reg_232));
  FDRE \t_V_reg_232_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_V_reg_821[29]),
        .Q(Q[29]),
        .R(t_V_reg_232));
  FDRE \t_V_reg_232_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_V_reg_821[2]),
        .Q(Q[2]),
        .R(t_V_reg_232));
  FDRE \t_V_reg_232_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_V_reg_821[30]),
        .Q(Q[30]),
        .R(t_V_reg_232));
  FDRE \t_V_reg_232_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_V_reg_821[31]),
        .Q(Q[31]),
        .R(t_V_reg_232));
  FDRE \t_V_reg_232_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_V_reg_821[3]),
        .Q(Q[3]),
        .R(t_V_reg_232));
  FDRE \t_V_reg_232_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_V_reg_821[4]),
        .Q(Q[4]),
        .R(t_V_reg_232));
  FDRE \t_V_reg_232_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_V_reg_821[5]),
        .Q(Q[5]),
        .R(t_V_reg_232));
  FDRE \t_V_reg_232_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_V_reg_821[6]),
        .Q(Q[6]),
        .R(t_V_reg_232));
  FDRE \t_V_reg_232_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_V_reg_821[7]),
        .Q(Q[7]),
        .R(t_V_reg_232));
  FDRE \t_V_reg_232_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_V_reg_821[8]),
        .Q(Q[8]),
        .R(t_V_reg_232));
  FDRE \t_V_reg_232_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_V_reg_821[9]),
        .Q(Q[9]),
        .R(t_V_reg_232));
  LUT6 #(
    .INIT(64'hA999999959999999)) 
    \tmp_11_reg_877[0]_i_15 
       (.I0(r_V_2_fu_281_p2[26]),
        .I1(\t_V_1_reg_243_reg_n_0_[27] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(tmp_2_reg_846),
        .I5(j_V_reg_850_reg[27]),
        .O(\t_V_1_reg_243_reg[27]_0 [3]));
  LUT6 #(
    .INIT(64'hA999999959999999)) 
    \tmp_11_reg_877[0]_i_16 
       (.I0(r_V_2_fu_281_p2[25]),
        .I1(\t_V_1_reg_243_reg_n_0_[26] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(tmp_2_reg_846),
        .I5(j_V_reg_850_reg[26]),
        .O(\t_V_1_reg_243_reg[27]_0 [2]));
  LUT6 #(
    .INIT(64'hA999999959999999)) 
    \tmp_11_reg_877[0]_i_17 
       (.I0(r_V_2_fu_281_p2[24]),
        .I1(\t_V_1_reg_243_reg_n_0_[25] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(tmp_2_reg_846),
        .I5(j_V_reg_850_reg[25]),
        .O(\t_V_1_reg_243_reg[27]_0 [1]));
  LUT6 #(
    .INIT(64'hA999999959999999)) 
    \tmp_11_reg_877[0]_i_18 
       (.I0(r_V_2_fu_281_p2[23]),
        .I1(\t_V_1_reg_243_reg_n_0_[24] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(tmp_2_reg_846),
        .I5(j_V_reg_850_reg[24]),
        .O(\t_V_1_reg_243_reg[27]_0 [0]));
  LUT6 #(
    .INIT(64'hA999999959999999)) 
    \tmp_11_reg_877[0]_i_25 
       (.I0(r_V_2_fu_281_p2[22]),
        .I1(\t_V_1_reg_243_reg_n_0_[23] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(tmp_2_reg_846),
        .I5(j_V_reg_850_reg[23]),
        .O(\t_V_1_reg_243_reg[23]_0 [3]));
  LUT6 #(
    .INIT(64'hA999999959999999)) 
    \tmp_11_reg_877[0]_i_26 
       (.I0(r_V_2_fu_281_p2[21]),
        .I1(\t_V_1_reg_243_reg_n_0_[22] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(tmp_2_reg_846),
        .I5(j_V_reg_850_reg[22]),
        .O(\t_V_1_reg_243_reg[23]_0 [2]));
  LUT6 #(
    .INIT(64'hA999999959999999)) 
    \tmp_11_reg_877[0]_i_27 
       (.I0(r_V_2_fu_281_p2[20]),
        .I1(\t_V_1_reg_243_reg_n_0_[21] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(tmp_2_reg_846),
        .I5(j_V_reg_850_reg[21]),
        .O(\t_V_1_reg_243_reg[23]_0 [1]));
  LUT6 #(
    .INIT(64'hA999999959999999)) 
    \tmp_11_reg_877[0]_i_28 
       (.I0(r_V_2_fu_281_p2[19]),
        .I1(\t_V_1_reg_243_reg_n_0_[20] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(tmp_2_reg_846),
        .I5(j_V_reg_850_reg[20]),
        .O(\t_V_1_reg_243_reg[23]_0 [0]));
  LUT6 #(
    .INIT(64'hA999999959999999)) 
    \tmp_11_reg_877[0]_i_35 
       (.I0(r_V_2_fu_281_p2[18]),
        .I1(\t_V_1_reg_243_reg_n_0_[19] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(tmp_2_reg_846),
        .I5(j_V_reg_850_reg[19]),
        .O(\t_V_1_reg_243_reg[19]_0 [3]));
  LUT6 #(
    .INIT(64'hA999999959999999)) 
    \tmp_11_reg_877[0]_i_36 
       (.I0(r_V_2_fu_281_p2[17]),
        .I1(\t_V_1_reg_243_reg_n_0_[18] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(tmp_2_reg_846),
        .I5(j_V_reg_850_reg[18]),
        .O(\t_V_1_reg_243_reg[19]_0 [2]));
  LUT6 #(
    .INIT(64'hA999999959999999)) 
    \tmp_11_reg_877[0]_i_37 
       (.I0(r_V_2_fu_281_p2[16]),
        .I1(\t_V_1_reg_243_reg_n_0_[17] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(tmp_2_reg_846),
        .I5(j_V_reg_850_reg[17]),
        .O(\t_V_1_reg_243_reg[19]_0 [1]));
  LUT6 #(
    .INIT(64'hA999999959999999)) 
    \tmp_11_reg_877[0]_i_38 
       (.I0(r_V_2_fu_281_p2[15]),
        .I1(\t_V_1_reg_243_reg_n_0_[16] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(tmp_2_reg_846),
        .I5(j_V_reg_850_reg[16]),
        .O(\t_V_1_reg_243_reg[19]_0 [0]));
  LUT6 #(
    .INIT(64'hA999999959999999)) 
    \tmp_11_reg_877[0]_i_45 
       (.I0(r_V_2_fu_281_p2[14]),
        .I1(\t_V_1_reg_243_reg_n_0_[15] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(tmp_2_reg_846),
        .I5(j_V_reg_850_reg[15]),
        .O(\t_V_1_reg_243_reg[15]_0 [3]));
  LUT6 #(
    .INIT(64'hA999999959999999)) 
    \tmp_11_reg_877[0]_i_46 
       (.I0(r_V_2_fu_281_p2[13]),
        .I1(\t_V_1_reg_243_reg_n_0_[14] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(tmp_2_reg_846),
        .I5(j_V_reg_850_reg[14]),
        .O(\t_V_1_reg_243_reg[15]_0 [2]));
  LUT6 #(
    .INIT(64'hA999999959999999)) 
    \tmp_11_reg_877[0]_i_47 
       (.I0(r_V_2_fu_281_p2[12]),
        .I1(\t_V_1_reg_243_reg_n_0_[13] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(tmp_2_reg_846),
        .I5(j_V_reg_850_reg[13]),
        .O(\t_V_1_reg_243_reg[15]_0 [1]));
  LUT6 #(
    .INIT(64'hA999999959999999)) 
    \tmp_11_reg_877[0]_i_48 
       (.I0(r_V_2_fu_281_p2[11]),
        .I1(\t_V_1_reg_243_reg_n_0_[12] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(tmp_2_reg_846),
        .I5(j_V_reg_850_reg[12]),
        .O(\t_V_1_reg_243_reg[15]_0 [0]));
  LUT6 #(
    .INIT(64'hA999999959999999)) 
    \tmp_11_reg_877[0]_i_55 
       (.I0(r_V_2_fu_281_p2[10]),
        .I1(\t_V_1_reg_243_reg_n_0_[11] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(tmp_2_reg_846),
        .I5(j_V_reg_850_reg[11]),
        .O(\t_V_1_reg_243_reg[11]_0 [3]));
  LUT6 #(
    .INIT(64'hA999999959999999)) 
    \tmp_11_reg_877[0]_i_56 
       (.I0(r_V_2_fu_281_p2[9]),
        .I1(\t_V_1_reg_243_reg_n_0_[10] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(tmp_2_reg_846),
        .I5(j_V_reg_850_reg[10]),
        .O(\t_V_1_reg_243_reg[11]_0 [2]));
  LUT6 #(
    .INIT(64'hA999999959999999)) 
    \tmp_11_reg_877[0]_i_57 
       (.I0(r_V_2_fu_281_p2[8]),
        .I1(\t_V_1_reg_243_reg_n_0_[9] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(tmp_2_reg_846),
        .I5(j_V_reg_850_reg[9]),
        .O(\t_V_1_reg_243_reg[11]_0 [1]));
  LUT6 #(
    .INIT(64'hA999999959999999)) 
    \tmp_11_reg_877[0]_i_58 
       (.I0(r_V_2_fu_281_p2[7]),
        .I1(\t_V_1_reg_243_reg_n_0_[8] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(tmp_2_reg_846),
        .I5(j_V_reg_850_reg[8]),
        .O(\t_V_1_reg_243_reg[11]_0 [0]));
  LUT6 #(
    .INIT(64'hA999999959999999)) 
    \tmp_11_reg_877[0]_i_6 
       (.I0(r_V_2_fu_281_p2[30]),
        .I1(\t_V_1_reg_243_reg_n_0_[31] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(tmp_2_reg_846),
        .I5(j_V_reg_850_reg[31]),
        .O(\t_V_1_reg_243_reg[31]_0 [3]));
  LUT6 #(
    .INIT(64'hA999999959999999)) 
    \tmp_11_reg_877[0]_i_65 
       (.I0(r_V_2_fu_281_p2[6]),
        .I1(\t_V_1_reg_243_reg_n_0_[7] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(tmp_2_reg_846),
        .I5(j_V_reg_850_reg[7]),
        .O(\t_V_1_reg_243_reg[7]_0 [3]));
  LUT6 #(
    .INIT(64'hA999999959999999)) 
    \tmp_11_reg_877[0]_i_66 
       (.I0(r_V_2_fu_281_p2[5]),
        .I1(\t_V_1_reg_243_reg_n_0_[6] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(tmp_2_reg_846),
        .I5(j_V_reg_850_reg[6]),
        .O(\t_V_1_reg_243_reg[7]_0 [2]));
  LUT6 #(
    .INIT(64'hA999999959999999)) 
    \tmp_11_reg_877[0]_i_67 
       (.I0(r_V_2_fu_281_p2[4]),
        .I1(\t_V_1_reg_243_reg_n_0_[5] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(tmp_2_reg_846),
        .I5(j_V_reg_850_reg[5]),
        .O(\t_V_1_reg_243_reg[7]_0 [1]));
  LUT6 #(
    .INIT(64'hA999999959999999)) 
    \tmp_11_reg_877[0]_i_68 
       (.I0(r_V_2_fu_281_p2[3]),
        .I1(\t_V_1_reg_243_reg_n_0_[4] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(tmp_2_reg_846),
        .I5(j_V_reg_850_reg[4]),
        .O(\t_V_1_reg_243_reg[7]_0 [0]));
  LUT6 #(
    .INIT(64'hA999999959999999)) 
    \tmp_11_reg_877[0]_i_7 
       (.I0(r_V_2_fu_281_p2[29]),
        .I1(\t_V_1_reg_243_reg_n_0_[30] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(tmp_2_reg_846),
        .I5(j_V_reg_850_reg[30]),
        .O(\t_V_1_reg_243_reg[31]_0 [2]));
  LUT6 #(
    .INIT(64'hA999999959999999)) 
    \tmp_11_reg_877[0]_i_74 
       (.I0(r_V_2_fu_281_p2[2]),
        .I1(\t_V_1_reg_243_reg_n_0_[3] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(tmp_2_reg_846),
        .I5(j_V_reg_850_reg[3]),
        .O(\t_V_1_reg_243_reg[3]_0 [3]));
  LUT6 #(
    .INIT(64'hA999999959999999)) 
    \tmp_11_reg_877[0]_i_75 
       (.I0(r_V_2_fu_281_p2[1]),
        .I1(\t_V_1_reg_243_reg_n_0_[2] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(tmp_2_reg_846),
        .I5(j_V_reg_850_reg[2]),
        .O(\t_V_1_reg_243_reg[3]_0 [2]));
  LUT6 #(
    .INIT(64'hA999999959999999)) 
    \tmp_11_reg_877[0]_i_76 
       (.I0(r_V_2_fu_281_p2[0]),
        .I1(\t_V_1_reg_243_reg_n_0_[1] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(tmp_2_reg_846),
        .I5(j_V_reg_850_reg[1]),
        .O(\t_V_1_reg_243_reg[3]_0 [1]));
  LUT6 #(
    .INIT(64'h56666666A6666666)) 
    \tmp_11_reg_877[0]_i_77 
       (.I0(cols_V[0]),
        .I1(\t_V_1_reg_243_reg_n_0_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(tmp_2_reg_846),
        .I5(j_V_reg_850_reg[0]),
        .O(\t_V_1_reg_243_reg[3]_0 [0]));
  LUT6 #(
    .INIT(64'hA999999959999999)) 
    \tmp_11_reg_877[0]_i_8 
       (.I0(r_V_2_fu_281_p2[28]),
        .I1(\t_V_1_reg_243_reg_n_0_[29] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(tmp_2_reg_846),
        .I5(j_V_reg_850_reg[29]),
        .O(\t_V_1_reg_243_reg[31]_0 [1]));
  LUT6 #(
    .INIT(64'hA999999959999999)) 
    \tmp_11_reg_877[0]_i_9 
       (.I0(r_V_2_fu_281_p2[27]),
        .I1(\t_V_1_reg_243_reg_n_0_[28] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(tmp_2_reg_846),
        .I5(j_V_reg_850_reg[28]),
        .O(\t_V_1_reg_243_reg[31]_0 [0]));
  FDRE \tmp_11_reg_877_reg[0] 
       (.C(ap_clk),
        .CE(or_cond4_reg_8820),
        .D(O),
        .Q(tmp_11_reg_877),
        .R(1'b0));
  FDRE \tmp_18_reg_901_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_18_fu_641_p2),
        .Q(tmp_18_reg_901),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_19_reg_906[0]_i_10 
       (.I0(out_pixel_val_2_cast_fu_457_p4[5]),
        .I1(\tmp_19_reg_906[0]_i_25_n_0 ),
        .I2(out_pixel_val_2_cast_fu_457_p4[4]),
        .I3(\tmp_19_reg_906[0]_i_26_n_0 ),
        .O(\tmp_19_reg_906[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_19_reg_906[0]_i_11 
       (.I0(out_pixel_val_2_cast_fu_457_p4[3]),
        .I1(\tmp_19_reg_906[0]_i_27_n_0 ),
        .I2(out_pixel_val_2_cast_fu_457_p4[2]),
        .I3(\tmp_19_reg_906[0]_i_28_n_0 ),
        .O(\tmp_19_reg_906[0]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_19_reg_906[0]_i_12 
       (.I0(out_pixel_val_2_cast_fu_457_p4[1]),
        .I1(\tmp_19_reg_906[0]_i_29_n_0 ),
        .I2(out_pixel_val_2_cast_fu_457_p4[0]),
        .I3(\tmp_19_reg_906[0]_i_30_n_0 ),
        .O(\tmp_19_reg_906[0]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_19_reg_906[0]_i_13 
       (.I0(\tmp_19_reg_906[0]_i_23_n_0 ),
        .I1(out_pixel_val_2_cast_fu_457_p4[7]),
        .I2(\tmp_19_reg_906[0]_i_24_n_0 ),
        .I3(out_pixel_val_2_cast_fu_457_p4[6]),
        .O(\tmp_19_reg_906[0]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_19_reg_906[0]_i_14 
       (.I0(\tmp_19_reg_906[0]_i_25_n_0 ),
        .I1(out_pixel_val_2_cast_fu_457_p4[5]),
        .I2(\tmp_19_reg_906[0]_i_26_n_0 ),
        .I3(out_pixel_val_2_cast_fu_457_p4[4]),
        .O(\tmp_19_reg_906[0]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_19_reg_906[0]_i_15 
       (.I0(\tmp_19_reg_906[0]_i_27_n_0 ),
        .I1(out_pixel_val_2_cast_fu_457_p4[3]),
        .I2(\tmp_19_reg_906[0]_i_28_n_0 ),
        .I3(out_pixel_val_2_cast_fu_457_p4[2]),
        .O(\tmp_19_reg_906[0]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_19_reg_906[0]_i_16 
       (.I0(\tmp_19_reg_906[0]_i_29_n_0 ),
        .I1(out_pixel_val_2_cast_fu_457_p4[1]),
        .I2(\tmp_19_reg_906[0]_i_30_n_0 ),
        .I3(out_pixel_val_2_cast_fu_457_p4[0]),
        .O(\tmp_19_reg_906[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \tmp_19_reg_906[0]_i_17 
       (.I0(win_val_0_1_1_fu_144[15]),
        .I1(\win_val_1_1_fu_148_reg_n_0_[1] ),
        .I2(\win_val_1_1_fu_148_reg_n_0_[0] ),
        .I3(win_val_0_0_0_win_va_fu_446_p3[15]),
        .I4(win_val_2_1_fu_156[15]),
        .I5(win_val_1_1_1_fu_152[15]),
        .O(\tmp_19_reg_906[0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \tmp_19_reg_906[0]_i_18 
       (.I0(win_val_0_1_1_fu_144[14]),
        .I1(\win_val_1_1_fu_148_reg_n_0_[1] ),
        .I2(\win_val_1_1_fu_148_reg_n_0_[0] ),
        .I3(win_val_0_0_0_win_va_fu_446_p3[14]),
        .I4(win_val_2_1_fu_156[14]),
        .I5(win_val_1_1_1_fu_152[14]),
        .O(\tmp_19_reg_906[0]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \tmp_19_reg_906[0]_i_19 
       (.I0(win_val_0_1_1_fu_144[13]),
        .I1(\win_val_1_1_fu_148_reg_n_0_[1] ),
        .I2(\win_val_1_1_fu_148_reg_n_0_[0] ),
        .I3(win_val_0_0_0_win_va_fu_446_p3[13]),
        .I4(win_val_2_1_fu_156[13]),
        .I5(win_val_1_1_1_fu_152[13]),
        .O(\tmp_19_reg_906[0]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \tmp_19_reg_906[0]_i_20 
       (.I0(win_val_0_1_1_fu_144[12]),
        .I1(\win_val_1_1_fu_148_reg_n_0_[1] ),
        .I2(\win_val_1_1_fu_148_reg_n_0_[0] ),
        .I3(win_val_0_0_0_win_va_fu_446_p3[12]),
        .I4(win_val_2_1_fu_156[12]),
        .I5(win_val_1_1_1_fu_152[12]),
        .O(\tmp_19_reg_906[0]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hBF8FBC8CB383B080)) 
    \tmp_19_reg_906[0]_i_21 
       (.I0(win_val_0_1_1_fu_144[11]),
        .I1(\win_val_1_1_fu_148_reg_n_0_[1] ),
        .I2(\win_val_1_1_fu_148_reg_n_0_[0] ),
        .I3(win_val_0_0_0_win_va_fu_446_p3[11]),
        .I4(win_val_1_1_1_fu_152[11]),
        .I5(win_val_2_1_fu_156[11]),
        .O(\tmp_19_reg_906[0]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \tmp_19_reg_906[0]_i_22 
       (.I0(win_val_0_1_1_fu_144[10]),
        .I1(\win_val_1_1_fu_148_reg_n_0_[1] ),
        .I2(\win_val_1_1_fu_148_reg_n_0_[0] ),
        .I3(win_val_0_0_0_win_va_fu_446_p3[10]),
        .I4(win_val_2_1_fu_156[10]),
        .I5(win_val_1_1_1_fu_152[10]),
        .O(\tmp_19_reg_906[0]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \tmp_19_reg_906[0]_i_23 
       (.I0(win_val_0_1_1_fu_144[9]),
        .I1(\win_val_1_1_fu_148_reg_n_0_[1] ),
        .I2(\win_val_1_1_fu_148_reg_n_0_[0] ),
        .I3(win_val_0_0_0_win_va_fu_446_p3[9]),
        .I4(win_val_2_1_fu_156[9]),
        .I5(win_val_1_1_1_fu_152[9]),
        .O(\tmp_19_reg_906[0]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \tmp_19_reg_906[0]_i_24 
       (.I0(win_val_0_1_1_fu_144[8]),
        .I1(\win_val_1_1_fu_148_reg_n_0_[1] ),
        .I2(\win_val_1_1_fu_148_reg_n_0_[0] ),
        .I3(win_val_0_0_0_win_va_fu_446_p3[8]),
        .I4(win_val_2_1_fu_156[8]),
        .I5(win_val_1_1_1_fu_152[8]),
        .O(\tmp_19_reg_906[0]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \tmp_19_reg_906[0]_i_25 
       (.I0(win_val_0_1_1_fu_144[7]),
        .I1(\win_val_1_1_fu_148_reg_n_0_[1] ),
        .I2(\win_val_1_1_fu_148_reg_n_0_[0] ),
        .I3(win_val_0_0_0_win_va_fu_446_p3[7]),
        .I4(win_val_2_1_fu_156[7]),
        .I5(win_val_1_1_1_fu_152[7]),
        .O(\tmp_19_reg_906[0]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \tmp_19_reg_906[0]_i_26 
       (.I0(win_val_0_1_1_fu_144[6]),
        .I1(\win_val_1_1_fu_148_reg_n_0_[1] ),
        .I2(\win_val_1_1_fu_148_reg_n_0_[0] ),
        .I3(win_val_0_0_0_win_va_fu_446_p3[6]),
        .I4(win_val_2_1_fu_156[6]),
        .I5(win_val_1_1_1_fu_152[6]),
        .O(\tmp_19_reg_906[0]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hBFBCB3B08F8C8380)) 
    \tmp_19_reg_906[0]_i_27 
       (.I0(win_val_0_1_1_fu_144[5]),
        .I1(\win_val_1_1_fu_148_reg_n_0_[1] ),
        .I2(\win_val_1_1_fu_148_reg_n_0_[0] ),
        .I3(win_val_1_1_1_fu_152[5]),
        .I4(win_val_2_1_fu_156[5]),
        .I5(win_val_0_0_0_win_va_fu_446_p3[5]),
        .O(\tmp_19_reg_906[0]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \tmp_19_reg_906[0]_i_28 
       (.I0(win_val_0_1_1_fu_144[4]),
        .I1(\win_val_1_1_fu_148_reg_n_0_[1] ),
        .I2(\win_val_1_1_fu_148_reg_n_0_[0] ),
        .I3(win_val_0_0_0_win_va_fu_446_p3[4]),
        .I4(win_val_2_1_fu_156[4]),
        .I5(win_val_1_1_1_fu_152[4]),
        .O(\tmp_19_reg_906[0]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \tmp_19_reg_906[0]_i_29 
       (.I0(win_val_0_1_1_fu_144[3]),
        .I1(\win_val_1_1_fu_148_reg_n_0_[1] ),
        .I2(\win_val_1_1_fu_148_reg_n_0_[0] ),
        .I3(win_val_0_0_0_win_va_fu_446_p3[3]),
        .I4(win_val_2_1_fu_156[3]),
        .I5(win_val_1_1_1_fu_152[3]),
        .O(\tmp_19_reg_906[0]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_19_reg_906[0]_i_3 
       (.I0(out_pixel_val_2_cast_fu_457_p4[13]),
        .I1(\tmp_19_reg_906[0]_i_17_n_0 ),
        .I2(out_pixel_val_2_cast_fu_457_p4[12]),
        .I3(\tmp_19_reg_906[0]_i_18_n_0 ),
        .O(\tmp_19_reg_906[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \tmp_19_reg_906[0]_i_30 
       (.I0(win_val_0_1_1_fu_144[2]),
        .I1(\win_val_1_1_fu_148_reg_n_0_[1] ),
        .I2(\win_val_1_1_fu_148_reg_n_0_[0] ),
        .I3(win_val_0_0_0_win_va_fu_446_p3[2]),
        .I4(win_val_2_1_fu_156[2]),
        .I5(win_val_1_1_1_fu_152[2]),
        .O(\tmp_19_reg_906[0]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_19_reg_906[0]_i_4 
       (.I0(out_pixel_val_2_cast_fu_457_p4[11]),
        .I1(\tmp_19_reg_906[0]_i_19_n_0 ),
        .I2(out_pixel_val_2_cast_fu_457_p4[10]),
        .I3(\tmp_19_reg_906[0]_i_20_n_0 ),
        .O(\tmp_19_reg_906[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_19_reg_906[0]_i_5 
       (.I0(out_pixel_val_2_cast_fu_457_p4[9]),
        .I1(\tmp_19_reg_906[0]_i_21_n_0 ),
        .I2(out_pixel_val_2_cast_fu_457_p4[8]),
        .I3(\tmp_19_reg_906[0]_i_22_n_0 ),
        .O(\tmp_19_reg_906[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_19_reg_906[0]_i_6 
       (.I0(\tmp_19_reg_906[0]_i_17_n_0 ),
        .I1(out_pixel_val_2_cast_fu_457_p4[13]),
        .I2(\tmp_19_reg_906[0]_i_18_n_0 ),
        .I3(out_pixel_val_2_cast_fu_457_p4[12]),
        .O(\tmp_19_reg_906[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_19_reg_906[0]_i_7 
       (.I0(\tmp_19_reg_906[0]_i_19_n_0 ),
        .I1(out_pixel_val_2_cast_fu_457_p4[11]),
        .I2(\tmp_19_reg_906[0]_i_20_n_0 ),
        .I3(out_pixel_val_2_cast_fu_457_p4[10]),
        .O(\tmp_19_reg_906[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_19_reg_906[0]_i_8 
       (.I0(\tmp_19_reg_906[0]_i_21_n_0 ),
        .I1(out_pixel_val_2_cast_fu_457_p4[9]),
        .I2(\tmp_19_reg_906[0]_i_22_n_0 ),
        .I3(out_pixel_val_2_cast_fu_457_p4[8]),
        .O(\tmp_19_reg_906[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_19_reg_906[0]_i_9 
       (.I0(out_pixel_val_2_cast_fu_457_p4[7]),
        .I1(\tmp_19_reg_906[0]_i_23_n_0 ),
        .I2(out_pixel_val_2_cast_fu_457_p4[6]),
        .I3(\tmp_19_reg_906[0]_i_24_n_0 ),
        .O(\tmp_19_reg_906[0]_i_9_n_0 ));
  FDRE \tmp_19_reg_906_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_19_fu_647_p2),
        .Q(tmp_19_reg_906),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \tmp_19_reg_906_reg[0]_i_1 
       (.CI(\tmp_19_reg_906_reg[0]_i_2_n_0 ),
        .CO({\NLW_tmp_19_reg_906_reg[0]_i_1_CO_UNCONNECTED [3],tmp_19_fu_647_p2,\tmp_19_reg_906_reg[0]_i_1_n_2 ,\tmp_19_reg_906_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\tmp_19_reg_906[0]_i_3_n_0 ,\tmp_19_reg_906[0]_i_4_n_0 ,\tmp_19_reg_906[0]_i_5_n_0 }),
        .O(\NLW_tmp_19_reg_906_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,\tmp_19_reg_906[0]_i_6_n_0 ,\tmp_19_reg_906[0]_i_7_n_0 ,\tmp_19_reg_906[0]_i_8_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \tmp_19_reg_906_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\tmp_19_reg_906_reg[0]_i_2_n_0 ,\tmp_19_reg_906_reg[0]_i_2_n_1 ,\tmp_19_reg_906_reg[0]_i_2_n_2 ,\tmp_19_reg_906_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_19_reg_906[0]_i_9_n_0 ,\tmp_19_reg_906[0]_i_10_n_0 ,\tmp_19_reg_906[0]_i_11_n_0 ,\tmp_19_reg_906[0]_i_12_n_0 }),
        .O(\NLW_tmp_19_reg_906_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_19_reg_906[0]_i_13_n_0 ,\tmp_19_reg_906[0]_i_14_n_0 ,\tmp_19_reg_906[0]_i_15_n_0 ,\tmp_19_reg_906[0]_i_16_n_0 }));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_20_reg_911[13]_i_1 
       (.I0(\tmp_20_reg_911[13]_i_2_n_0 ),
        .I1(linebuff_val_1_U_n_14),
        .O(tmp_20_reg_911));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFBFF)) 
    \tmp_20_reg_911[13]_i_2 
       (.I0(\icmp_reg_831_reg_n_0_[0] ),
        .I1(tmp_19_reg_906),
        .I2(ap_reg_pp0_iter2_tmp_11_reg_877),
        .I3(tmp_18_reg_901),
        .I4(tmp_s_reg_841),
        .I5(\icmp1_reg_896_reg_n_0_[0] ),
        .O(\tmp_20_reg_911[13]_i_2_n_0 ));
  FDRE \tmp_20_reg_911_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out_pixel_val_2_cast_reg_891[0]),
        .Q(\tmp_20_reg_911_reg[13]_0 [0]),
        .R(tmp_20_reg_911));
  FDRE \tmp_20_reg_911_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out_pixel_val_2_cast_reg_891[10]),
        .Q(\tmp_20_reg_911_reg[13]_0 [10]),
        .R(tmp_20_reg_911));
  FDRE \tmp_20_reg_911_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out_pixel_val_2_cast_reg_891[11]),
        .Q(\tmp_20_reg_911_reg[13]_0 [11]),
        .R(tmp_20_reg_911));
  FDRE \tmp_20_reg_911_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out_pixel_val_2_cast_reg_891[12]),
        .Q(\tmp_20_reg_911_reg[13]_0 [12]),
        .R(tmp_20_reg_911));
  FDRE \tmp_20_reg_911_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out_pixel_val_2_cast_reg_891[13]),
        .Q(\tmp_20_reg_911_reg[13]_0 [13]),
        .R(tmp_20_reg_911));
  FDRE \tmp_20_reg_911_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out_pixel_val_2_cast_reg_891[1]),
        .Q(\tmp_20_reg_911_reg[13]_0 [1]),
        .R(tmp_20_reg_911));
  FDRE \tmp_20_reg_911_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out_pixel_val_2_cast_reg_891[2]),
        .Q(\tmp_20_reg_911_reg[13]_0 [2]),
        .R(tmp_20_reg_911));
  FDRE \tmp_20_reg_911_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out_pixel_val_2_cast_reg_891[3]),
        .Q(\tmp_20_reg_911_reg[13]_0 [3]),
        .R(tmp_20_reg_911));
  FDRE \tmp_20_reg_911_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out_pixel_val_2_cast_reg_891[4]),
        .Q(\tmp_20_reg_911_reg[13]_0 [4]),
        .R(tmp_20_reg_911));
  FDRE \tmp_20_reg_911_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out_pixel_val_2_cast_reg_891[5]),
        .Q(\tmp_20_reg_911_reg[13]_0 [5]),
        .R(tmp_20_reg_911));
  FDRE \tmp_20_reg_911_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out_pixel_val_2_cast_reg_891[6]),
        .Q(\tmp_20_reg_911_reg[13]_0 [6]),
        .R(tmp_20_reg_911));
  FDRE \tmp_20_reg_911_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out_pixel_val_2_cast_reg_891[7]),
        .Q(\tmp_20_reg_911_reg[13]_0 [7]),
        .R(tmp_20_reg_911));
  FDRE \tmp_20_reg_911_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out_pixel_val_2_cast_reg_891[8]),
        .Q(\tmp_20_reg_911_reg[13]_0 [8]),
        .R(tmp_20_reg_911));
  FDRE \tmp_20_reg_911_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out_pixel_val_2_cast_reg_891[9]),
        .Q(\tmp_20_reg_911_reg[13]_0 [9]),
        .R(tmp_20_reg_911));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_846[0]_i_1 
       (.I0(\or_cond_reg_862_reg[0]_i_3_n_0 ),
        .O(tmp_2_fu_338_p2));
  FDRE \tmp_2_reg_846_reg[0] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_linebuff_val_1_addr_reg_8660),
        .D(tmp_2_fu_338_p2),
        .Q(tmp_2_reg_846),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \tmp_3_reg_855[0]_i_10 
       (.I0(j_V_reg_850_reg[25]),
        .I1(\or_cond4_reg_882[0]_i_9_n_0 ),
        .I2(\t_V_1_reg_243_reg_n_0_[25] ),
        .I3(cols_V[25]),
        .I4(p_0_in__0[24]),
        .I5(cols_V[24]),
        .O(\tmp_3_reg_855[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_3_reg_855[0]_i_12 
       (.I0(cols_V[23]),
        .I1(p_0_in__0[23]),
        .I2(cols_V[22]),
        .I3(\t_V_1_reg_243_reg_n_0_[22] ),
        .I4(\or_cond4_reg_882[0]_i_9_n_0 ),
        .I5(j_V_reg_850_reg[22]),
        .O(\tmp_3_reg_855[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_3_reg_855[0]_i_13 
       (.I0(cols_V[21]),
        .I1(p_0_in__0[21]),
        .I2(cols_V[20]),
        .I3(\t_V_1_reg_243_reg_n_0_[20] ),
        .I4(\or_cond4_reg_882[0]_i_9_n_0 ),
        .I5(j_V_reg_850_reg[20]),
        .O(\tmp_3_reg_855[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_3_reg_855[0]_i_14 
       (.I0(cols_V[19]),
        .I1(p_0_in__0[19]),
        .I2(cols_V[18]),
        .I3(\t_V_1_reg_243_reg_n_0_[18] ),
        .I4(\or_cond4_reg_882[0]_i_9_n_0 ),
        .I5(j_V_reg_850_reg[18]),
        .O(\tmp_3_reg_855[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_3_reg_855[0]_i_15 
       (.I0(cols_V[17]),
        .I1(p_0_in__0[17]),
        .I2(cols_V[16]),
        .I3(\t_V_1_reg_243_reg_n_0_[16] ),
        .I4(\or_cond4_reg_882[0]_i_9_n_0 ),
        .I5(j_V_reg_850_reg[16]),
        .O(\tmp_3_reg_855[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \tmp_3_reg_855[0]_i_16 
       (.I0(j_V_reg_850_reg[23]),
        .I1(\or_cond4_reg_882[0]_i_9_n_0 ),
        .I2(\t_V_1_reg_243_reg_n_0_[23] ),
        .I3(cols_V[23]),
        .I4(p_0_in__0[22]),
        .I5(cols_V[22]),
        .O(\tmp_3_reg_855[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \tmp_3_reg_855[0]_i_17 
       (.I0(j_V_reg_850_reg[21]),
        .I1(\or_cond4_reg_882[0]_i_9_n_0 ),
        .I2(\t_V_1_reg_243_reg_n_0_[21] ),
        .I3(cols_V[21]),
        .I4(p_0_in__0[20]),
        .I5(cols_V[20]),
        .O(\tmp_3_reg_855[0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \tmp_3_reg_855[0]_i_18 
       (.I0(j_V_reg_850_reg[19]),
        .I1(\or_cond4_reg_882[0]_i_9_n_0 ),
        .I2(\t_V_1_reg_243_reg_n_0_[19] ),
        .I3(cols_V[19]),
        .I4(p_0_in__0[18]),
        .I5(cols_V[18]),
        .O(\tmp_3_reg_855[0]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \tmp_3_reg_855[0]_i_19 
       (.I0(j_V_reg_850_reg[17]),
        .I1(\or_cond4_reg_882[0]_i_9_n_0 ),
        .I2(\t_V_1_reg_243_reg_n_0_[17] ),
        .I3(cols_V[17]),
        .I4(p_0_in__0[16]),
        .I5(cols_V[16]),
        .O(\tmp_3_reg_855[0]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \tmp_3_reg_855[0]_i_20 
       (.I0(j_V_reg_850_reg[29]),
        .I1(tmp_2_reg_846),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_1_reg_243_reg_n_0_[29] ),
        .O(p_0_in__0[29]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \tmp_3_reg_855[0]_i_21 
       (.I0(j_V_reg_850_reg[27]),
        .I1(tmp_2_reg_846),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_1_reg_243_reg_n_0_[27] ),
        .O(p_0_in__0[27]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \tmp_3_reg_855[0]_i_22 
       (.I0(j_V_reg_850_reg[24]),
        .I1(tmp_2_reg_846),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_1_reg_243_reg_n_0_[24] ),
        .O(p_0_in__0[24]));
  LUT6 #(
    .INIT(64'h222BBB2B22222222)) 
    \tmp_3_reg_855[0]_i_24 
       (.I0(cols_V[15]),
        .I1(p_0_in__0[15]),
        .I2(\t_V_1_reg_243_reg_n_0_[14] ),
        .I3(\or_cond4_reg_882[0]_i_9_n_0 ),
        .I4(j_V_reg_850_reg[14]),
        .I5(cols_V[14]),
        .O(\tmp_3_reg_855[0]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_3_reg_855[0]_i_25 
       (.I0(cols_V[13]),
        .I1(p_0_in__0[13]),
        .I2(cols_V[12]),
        .I3(\t_V_1_reg_243_reg_n_0_[12] ),
        .I4(\or_cond4_reg_882[0]_i_9_n_0 ),
        .I5(j_V_reg_850_reg[12]),
        .O(\tmp_3_reg_855[0]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h02A202A2ABFB02A2)) 
    \tmp_3_reg_855[0]_i_26 
       (.I0(cols_V[11]),
        .I1(\t_V_1_reg_243_reg_n_0_[11] ),
        .I2(\or_cond4_reg_882[0]_i_9_n_0 ),
        .I3(j_V_reg_850_reg[11]),
        .I4(cols_V[10]),
        .I5(p_0_in[10]),
        .O(\tmp_3_reg_855[0]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_3_reg_855[0]_i_27 
       (.I0(cols_V[9]),
        .I1(p_0_in[9]),
        .I2(cols_V[8]),
        .I3(\t_V_1_reg_243_reg_n_0_[8] ),
        .I4(\or_cond4_reg_882[0]_i_9_n_0 ),
        .I5(j_V_reg_850_reg[8]),
        .O(\tmp_3_reg_855[0]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h9099900009000999)) 
    \tmp_3_reg_855[0]_i_28 
       (.I0(p_0_in__0[15]),
        .I1(cols_V[15]),
        .I2(j_V_reg_850_reg[14]),
        .I3(\or_cond4_reg_882[0]_i_9_n_0 ),
        .I4(\t_V_1_reg_243_reg_n_0_[14] ),
        .I5(cols_V[14]),
        .O(\tmp_3_reg_855[0]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \tmp_3_reg_855[0]_i_29 
       (.I0(j_V_reg_850_reg[13]),
        .I1(\or_cond4_reg_882[0]_i_9_n_0 ),
        .I2(\t_V_1_reg_243_reg_n_0_[13] ),
        .I3(cols_V[13]),
        .I4(p_0_in__0[12]),
        .I5(cols_V[12]),
        .O(\tmp_3_reg_855[0]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_3_reg_855[0]_i_3 
       (.I0(cols_V[31]),
        .I1(p_0_in__0[31]),
        .I2(cols_V[30]),
        .I3(\t_V_1_reg_243_reg_n_0_[30] ),
        .I4(\or_cond4_reg_882[0]_i_9_n_0 ),
        .I5(j_V_reg_850_reg[30]),
        .O(\tmp_3_reg_855[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \tmp_3_reg_855[0]_i_30 
       (.I0(j_V_reg_850_reg[11]),
        .I1(\or_cond4_reg_882[0]_i_9_n_0 ),
        .I2(\t_V_1_reg_243_reg_n_0_[11] ),
        .I3(cols_V[11]),
        .I4(p_0_in[10]),
        .I5(cols_V[10]),
        .O(\tmp_3_reg_855[0]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \tmp_3_reg_855[0]_i_31 
       (.I0(j_V_reg_850_reg[9]),
        .I1(\or_cond4_reg_882[0]_i_9_n_0 ),
        .I2(\t_V_1_reg_243_reg_n_0_[9] ),
        .I3(cols_V[9]),
        .I4(p_0_in[8]),
        .I5(cols_V[8]),
        .O(\tmp_3_reg_855[0]_i_31_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \tmp_3_reg_855[0]_i_32 
       (.I0(j_V_reg_850_reg[21]),
        .I1(tmp_2_reg_846),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_1_reg_243_reg_n_0_[21] ),
        .O(p_0_in__0[21]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \tmp_3_reg_855[0]_i_33 
       (.I0(j_V_reg_850_reg[17]),
        .I1(tmp_2_reg_846),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_1_reg_243_reg_n_0_[17] ),
        .O(p_0_in__0[17]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \tmp_3_reg_855[0]_i_34 
       (.I0(j_V_reg_850_reg[20]),
        .I1(tmp_2_reg_846),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_1_reg_243_reg_n_0_[20] ),
        .O(p_0_in__0[20]));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_3_reg_855[0]_i_35 
       (.I0(cols_V[7]),
        .I1(p_0_in[7]),
        .I2(cols_V[6]),
        .I3(\t_V_1_reg_243_reg_n_0_[6] ),
        .I4(\or_cond4_reg_882[0]_i_9_n_0 ),
        .I5(j_V_reg_850_reg[6]),
        .O(\tmp_3_reg_855[0]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_3_reg_855[0]_i_36 
       (.I0(cols_V[5]),
        .I1(p_0_in[5]),
        .I2(cols_V[4]),
        .I3(\t_V_1_reg_243_reg_n_0_[4] ),
        .I4(\or_cond4_reg_882[0]_i_9_n_0 ),
        .I5(j_V_reg_850_reg[4]),
        .O(\tmp_3_reg_855[0]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_3_reg_855[0]_i_37 
       (.I0(cols_V[3]),
        .I1(p_0_in[3]),
        .I2(cols_V[2]),
        .I3(\t_V_1_reg_243_reg_n_0_[2] ),
        .I4(\or_cond4_reg_882[0]_i_9_n_0 ),
        .I5(j_V_reg_850_reg[2]),
        .O(\tmp_3_reg_855[0]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_3_reg_855[0]_i_38 
       (.I0(cols_V[1]),
        .I1(p_0_in[1]),
        .I2(cols_V[0]),
        .I3(\t_V_1_reg_243_reg_n_0_[0] ),
        .I4(\or_cond4_reg_882[0]_i_9_n_0 ),
        .I5(j_V_reg_850_reg[0]),
        .O(\tmp_3_reg_855[0]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \tmp_3_reg_855[0]_i_39 
       (.I0(j_V_reg_850_reg[7]),
        .I1(\or_cond4_reg_882[0]_i_9_n_0 ),
        .I2(\t_V_1_reg_243_reg_n_0_[7] ),
        .I3(cols_V[7]),
        .I4(p_0_in[6]),
        .I5(cols_V[6]),
        .O(\tmp_3_reg_855[0]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_3_reg_855[0]_i_4 
       (.I0(cols_V[29]),
        .I1(p_0_in__0[29]),
        .I2(cols_V[28]),
        .I3(\t_V_1_reg_243_reg_n_0_[28] ),
        .I4(\or_cond4_reg_882[0]_i_9_n_0 ),
        .I5(j_V_reg_850_reg[28]),
        .O(\tmp_3_reg_855[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \tmp_3_reg_855[0]_i_40 
       (.I0(j_V_reg_850_reg[5]),
        .I1(\or_cond4_reg_882[0]_i_9_n_0 ),
        .I2(\t_V_1_reg_243_reg_n_0_[5] ),
        .I3(cols_V[5]),
        .I4(p_0_in[4]),
        .I5(cols_V[4]),
        .O(\tmp_3_reg_855[0]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \tmp_3_reg_855[0]_i_41 
       (.I0(j_V_reg_850_reg[3]),
        .I1(\or_cond4_reg_882[0]_i_9_n_0 ),
        .I2(\t_V_1_reg_243_reg_n_0_[3] ),
        .I3(cols_V[3]),
        .I4(p_0_in[2]),
        .I5(cols_V[2]),
        .O(\tmp_3_reg_855[0]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'h9099900009000999)) 
    \tmp_3_reg_855[0]_i_42 
       (.I0(p_0_in[1]),
        .I1(cols_V[1]),
        .I2(j_V_reg_850_reg[0]),
        .I3(\or_cond4_reg_882[0]_i_9_n_0 ),
        .I4(\t_V_1_reg_243_reg_n_0_[0] ),
        .I5(cols_V[0]),
        .O(\tmp_3_reg_855[0]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_3_reg_855[0]_i_5 
       (.I0(cols_V[27]),
        .I1(p_0_in__0[27]),
        .I2(cols_V[26]),
        .I3(\t_V_1_reg_243_reg_n_0_[26] ),
        .I4(\or_cond4_reg_882[0]_i_9_n_0 ),
        .I5(j_V_reg_850_reg[26]),
        .O(\tmp_3_reg_855[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_3_reg_855[0]_i_6 
       (.I0(cols_V[25]),
        .I1(p_0_in__0[25]),
        .I2(cols_V[24]),
        .I3(\t_V_1_reg_243_reg_n_0_[24] ),
        .I4(\or_cond4_reg_882[0]_i_9_n_0 ),
        .I5(j_V_reg_850_reg[24]),
        .O(\tmp_3_reg_855[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \tmp_3_reg_855[0]_i_7 
       (.I0(j_V_reg_850_reg[31]),
        .I1(\or_cond4_reg_882[0]_i_9_n_0 ),
        .I2(\t_V_1_reg_243_reg_n_0_[31] ),
        .I3(cols_V[31]),
        .I4(p_0_in__0[30]),
        .I5(cols_V[30]),
        .O(\tmp_3_reg_855[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \tmp_3_reg_855[0]_i_8 
       (.I0(j_V_reg_850_reg[29]),
        .I1(\or_cond4_reg_882[0]_i_9_n_0 ),
        .I2(\t_V_1_reg_243_reg_n_0_[29] ),
        .I3(cols_V[29]),
        .I4(p_0_in__0[28]),
        .I5(cols_V[28]),
        .O(\tmp_3_reg_855[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \tmp_3_reg_855[0]_i_9 
       (.I0(j_V_reg_850_reg[27]),
        .I1(\or_cond4_reg_882[0]_i_9_n_0 ),
        .I2(\t_V_1_reg_243_reg_n_0_[27] ),
        .I3(cols_V[27]),
        .I4(p_0_in__0[26]),
        .I5(cols_V[26]),
        .O(\tmp_3_reg_855[0]_i_9_n_0 ));
  FDRE \tmp_3_reg_855_reg[0] 
       (.C(ap_clk),
        .CE(or_cond4_reg_8820),
        .D(tmp_3_fu_349_p2),
        .Q(tmp_3_reg_855),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \tmp_3_reg_855_reg[0]_i_1 
       (.CI(\tmp_3_reg_855_reg[0]_i_2_n_0 ),
        .CO({tmp_3_fu_349_p2,\tmp_3_reg_855_reg[0]_i_1_n_1 ,\tmp_3_reg_855_reg[0]_i_1_n_2 ,\tmp_3_reg_855_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_3_reg_855[0]_i_3_n_0 ,\tmp_3_reg_855[0]_i_4_n_0 ,\tmp_3_reg_855[0]_i_5_n_0 ,\tmp_3_reg_855[0]_i_6_n_0 }),
        .O(\NLW_tmp_3_reg_855_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\tmp_3_reg_855[0]_i_7_n_0 ,\tmp_3_reg_855[0]_i_8_n_0 ,\tmp_3_reg_855[0]_i_9_n_0 ,\tmp_3_reg_855[0]_i_10_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \tmp_3_reg_855_reg[0]_i_11 
       (.CI(\tmp_3_reg_855_reg[0]_i_23_n_0 ),
        .CO({\tmp_3_reg_855_reg[0]_i_11_n_0 ,\tmp_3_reg_855_reg[0]_i_11_n_1 ,\tmp_3_reg_855_reg[0]_i_11_n_2 ,\tmp_3_reg_855_reg[0]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_3_reg_855[0]_i_24_n_0 ,\tmp_3_reg_855[0]_i_25_n_0 ,\tmp_3_reg_855[0]_i_26_n_0 ,\tmp_3_reg_855[0]_i_27_n_0 }),
        .O(\NLW_tmp_3_reg_855_reg[0]_i_11_O_UNCONNECTED [3:0]),
        .S({\tmp_3_reg_855[0]_i_28_n_0 ,\tmp_3_reg_855[0]_i_29_n_0 ,\tmp_3_reg_855[0]_i_30_n_0 ,\tmp_3_reg_855[0]_i_31_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \tmp_3_reg_855_reg[0]_i_2 
       (.CI(\tmp_3_reg_855_reg[0]_i_11_n_0 ),
        .CO({\tmp_3_reg_855_reg[0]_i_2_n_0 ,\tmp_3_reg_855_reg[0]_i_2_n_1 ,\tmp_3_reg_855_reg[0]_i_2_n_2 ,\tmp_3_reg_855_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_3_reg_855[0]_i_12_n_0 ,\tmp_3_reg_855[0]_i_13_n_0 ,\tmp_3_reg_855[0]_i_14_n_0 ,\tmp_3_reg_855[0]_i_15_n_0 }),
        .O(\NLW_tmp_3_reg_855_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_3_reg_855[0]_i_16_n_0 ,\tmp_3_reg_855[0]_i_17_n_0 ,\tmp_3_reg_855[0]_i_18_n_0 ,\tmp_3_reg_855[0]_i_19_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \tmp_3_reg_855_reg[0]_i_23 
       (.CI(1'b0),
        .CO({\tmp_3_reg_855_reg[0]_i_23_n_0 ,\tmp_3_reg_855_reg[0]_i_23_n_1 ,\tmp_3_reg_855_reg[0]_i_23_n_2 ,\tmp_3_reg_855_reg[0]_i_23_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_3_reg_855[0]_i_35_n_0 ,\tmp_3_reg_855[0]_i_36_n_0 ,\tmp_3_reg_855[0]_i_37_n_0 ,\tmp_3_reg_855[0]_i_38_n_0 }),
        .O(\NLW_tmp_3_reg_855_reg[0]_i_23_O_UNCONNECTED [3:0]),
        .S({\tmp_3_reg_855[0]_i_39_n_0 ,\tmp_3_reg_855[0]_i_40_n_0 ,\tmp_3_reg_855[0]_i_41_n_0 ,\tmp_3_reg_855[0]_i_42_n_0 }));
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_7_reg_826[0]_i_1 
       (.I0(\tmp_7_reg_826_reg[0]_0 ),
        .I1(ap_CS_fsm_state2),
        .I2(\t_V_1_reg_243_reg[31]_i_3_n_0 ),
        .I3(tmp_7_reg_826),
        .O(\tmp_7_reg_826[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_7_reg_826[0]_i_10 
       (.I0(Q[27]),
        .I1(rows_V[27]),
        .I2(Q[26]),
        .I3(rows_V[26]),
        .O(\t_V_reg_232_reg[31]_0 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_7_reg_826[0]_i_11 
       (.I0(Q[25]),
        .I1(rows_V[25]),
        .I2(Q[24]),
        .I3(rows_V[24]),
        .O(\t_V_reg_232_reg[31]_0 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_7_reg_826[0]_i_17 
       (.I0(Q[23]),
        .I1(rows_V[23]),
        .I2(Q[22]),
        .I3(rows_V[22]),
        .O(\t_V_reg_232_reg[23]_0 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_7_reg_826[0]_i_18 
       (.I0(Q[21]),
        .I1(rows_V[21]),
        .I2(Q[20]),
        .I3(rows_V[20]),
        .O(\t_V_reg_232_reg[23]_0 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_7_reg_826[0]_i_19 
       (.I0(Q[19]),
        .I1(rows_V[19]),
        .I2(Q[18]),
        .I3(rows_V[18]),
        .O(\t_V_reg_232_reg[23]_0 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_7_reg_826[0]_i_20 
       (.I0(Q[17]),
        .I1(rows_V[17]),
        .I2(Q[16]),
        .I3(rows_V[16]),
        .O(\t_V_reg_232_reg[23]_0 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_7_reg_826[0]_i_26 
       (.I0(Q[15]),
        .I1(rows_V[15]),
        .I2(Q[14]),
        .I3(rows_V[14]),
        .O(\t_V_reg_232_reg[15]_0 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_7_reg_826[0]_i_27 
       (.I0(Q[13]),
        .I1(rows_V[13]),
        .I2(Q[12]),
        .I3(rows_V[12]),
        .O(\t_V_reg_232_reg[15]_0 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_7_reg_826[0]_i_28 
       (.I0(Q[11]),
        .I1(rows_V[11]),
        .I2(Q[10]),
        .I3(rows_V[10]),
        .O(\t_V_reg_232_reg[15]_0 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_7_reg_826[0]_i_29 
       (.I0(Q[9]),
        .I1(rows_V[9]),
        .I2(Q[8]),
        .I3(rows_V[8]),
        .O(\t_V_reg_232_reg[15]_0 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_7_reg_826[0]_i_34 
       (.I0(Q[7]),
        .I1(rows_V[7]),
        .I2(Q[6]),
        .I3(rows_V[6]),
        .O(\t_V_reg_232_reg[7]_0 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_7_reg_826[0]_i_35 
       (.I0(Q[5]),
        .I1(rows_V[5]),
        .I2(Q[4]),
        .I3(rows_V[4]),
        .O(\t_V_reg_232_reg[7]_0 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_7_reg_826[0]_i_36 
       (.I0(Q[3]),
        .I1(rows_V[3]),
        .I2(Q[2]),
        .I3(rows_V[2]),
        .O(\t_V_reg_232_reg[7]_0 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_7_reg_826[0]_i_37 
       (.I0(Q[1]),
        .I1(rows_V[1]),
        .I2(Q[0]),
        .I3(rows_V[0]),
        .O(\t_V_reg_232_reg[7]_0 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_7_reg_826[0]_i_8 
       (.I0(Q[31]),
        .I1(rows_V[31]),
        .I2(Q[30]),
        .I3(rows_V[30]),
        .O(\t_V_reg_232_reg[31]_0 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_7_reg_826[0]_i_9 
       (.I0(Q[29]),
        .I1(rows_V[29]),
        .I2(Q[28]),
        .I3(rows_V[28]),
        .O(\t_V_reg_232_reg[31]_0 [2]));
  FDRE \tmp_7_reg_826_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_7_reg_826[0]_i_1_n_0 ),
        .Q(tmp_7_reg_826),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT5 #(
    .INIT(32'h8AFF8A8A)) 
    \tmp_9_reg_836[0]_i_1 
       (.I0(\tmp_9_reg_836_reg_n_0_[0] ),
        .I1(\t_V_1_reg_243_reg[31]_i_3_n_0 ),
        .I2(ap_CS_fsm_state2),
        .I3(Q[0]),
        .I4(\tmp_9_reg_836[0]_i_2_n_0 ),
        .O(\tmp_9_reg_836[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \tmp_9_reg_836[0]_i_2 
       (.I0(\tmp_9_reg_836[0]_i_3_n_0 ),
        .I1(Q[13]),
        .I2(Q[20]),
        .I3(Q[14]),
        .I4(\tmp_9_reg_836[0]_i_4_n_0 ),
        .I5(\tmp_9_reg_836[0]_i_5_n_0 ),
        .O(\tmp_9_reg_836[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \tmp_9_reg_836[0]_i_3 
       (.I0(Q[15]),
        .I1(Q[16]),
        .I2(Q[4]),
        .I3(Q[17]),
        .I4(\tmp_9_reg_836[0]_i_6_n_0 ),
        .O(\tmp_9_reg_836[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \tmp_9_reg_836[0]_i_4 
       (.I0(\tmp_9_reg_836[0]_i_7_n_0 ),
        .I1(Q[29]),
        .I2(Q[27]),
        .I3(Q[22]),
        .I4(Q[21]),
        .I5(\tmp_9_reg_836[0]_i_8_n_0 ),
        .O(\tmp_9_reg_836[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \tmp_9_reg_836[0]_i_5 
       (.I0(ap_CS_fsm_state2),
        .I1(\t_V_1_reg_243_reg[31]_i_3_n_0 ),
        .I2(Q[8]),
        .I3(Q[10]),
        .I4(Q[7]),
        .I5(Q[11]),
        .O(\tmp_9_reg_836[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_9_reg_836[0]_i_6 
       (.I0(Q[30]),
        .I1(Q[19]),
        .I2(Q[6]),
        .I3(Q[5]),
        .O(\tmp_9_reg_836[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_9_reg_836[0]_i_7 
       (.I0(Q[12]),
        .I1(Q[9]),
        .I2(Q[28]),
        .I3(Q[23]),
        .O(\tmp_9_reg_836[0]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \tmp_9_reg_836[0]_i_8 
       (.I0(Q[25]),
        .I1(Q[31]),
        .I2(Q[2]),
        .I3(Q[26]),
        .I4(\tmp_9_reg_836[0]_i_9_n_0 ),
        .O(\tmp_9_reg_836[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_9_reg_836[0]_i_9 
       (.I0(Q[18]),
        .I1(Q[3]),
        .I2(Q[24]),
        .I3(Q[1]),
        .O(\tmp_9_reg_836[0]_i_9_n_0 ));
  FDRE \tmp_9_reg_836_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_9_reg_836[0]_i_1_n_0 ),
        .Q(\tmp_9_reg_836_reg_n_0_[0] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_s_reg_841[0]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(\t_V_1_reg_243_reg[31]_i_3_n_0 ),
        .O(ap_enable_reg_pp0_iter00));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_s_reg_841[0]_i_10 
       (.I0(tmp_4_fu_275_p2[27]),
        .I1(Q[28]),
        .O(\t_V_reg_232_reg[31]_1 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_s_reg_841[0]_i_16 
       (.I0(tmp_4_fu_275_p2[26]),
        .I1(Q[27]),
        .O(\t_V_reg_232_reg[27]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_s_reg_841[0]_i_17 
       (.I0(tmp_4_fu_275_p2[25]),
        .I1(Q[26]),
        .O(\t_V_reg_232_reg[27]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_s_reg_841[0]_i_18 
       (.I0(tmp_4_fu_275_p2[24]),
        .I1(Q[25]),
        .O(\t_V_reg_232_reg[27]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_s_reg_841[0]_i_19 
       (.I0(tmp_4_fu_275_p2[23]),
        .I1(Q[24]),
        .O(\t_V_reg_232_reg[27]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_s_reg_841[0]_i_26 
       (.I0(tmp_4_fu_275_p2[22]),
        .I1(Q[23]),
        .O(\t_V_reg_232_reg[23]_1 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_s_reg_841[0]_i_27 
       (.I0(tmp_4_fu_275_p2[21]),
        .I1(Q[22]),
        .O(\t_V_reg_232_reg[23]_1 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_s_reg_841[0]_i_28 
       (.I0(tmp_4_fu_275_p2[20]),
        .I1(Q[21]),
        .O(\t_V_reg_232_reg[23]_1 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_s_reg_841[0]_i_29 
       (.I0(tmp_4_fu_275_p2[19]),
        .I1(Q[20]),
        .O(\t_V_reg_232_reg[23]_1 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_s_reg_841[0]_i_36 
       (.I0(tmp_4_fu_275_p2[18]),
        .I1(Q[19]),
        .O(\t_V_reg_232_reg[19]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_s_reg_841[0]_i_37 
       (.I0(tmp_4_fu_275_p2[17]),
        .I1(Q[18]),
        .O(\t_V_reg_232_reg[19]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_s_reg_841[0]_i_38 
       (.I0(tmp_4_fu_275_p2[16]),
        .I1(Q[17]),
        .O(\t_V_reg_232_reg[19]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_s_reg_841[0]_i_39 
       (.I0(tmp_4_fu_275_p2[15]),
        .I1(Q[16]),
        .O(\t_V_reg_232_reg[19]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_s_reg_841[0]_i_46 
       (.I0(tmp_4_fu_275_p2[14]),
        .I1(Q[15]),
        .O(\t_V_reg_232_reg[15]_1 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_s_reg_841[0]_i_47 
       (.I0(tmp_4_fu_275_p2[13]),
        .I1(Q[14]),
        .O(\t_V_reg_232_reg[15]_1 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_s_reg_841[0]_i_48 
       (.I0(tmp_4_fu_275_p2[12]),
        .I1(Q[13]),
        .O(\t_V_reg_232_reg[15]_1 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_s_reg_841[0]_i_49 
       (.I0(tmp_4_fu_275_p2[11]),
        .I1(Q[12]),
        .O(\t_V_reg_232_reg[15]_1 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_s_reg_841[0]_i_56 
       (.I0(tmp_4_fu_275_p2[10]),
        .I1(Q[11]),
        .O(\t_V_reg_232_reg[11]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_s_reg_841[0]_i_57 
       (.I0(tmp_4_fu_275_p2[9]),
        .I1(Q[10]),
        .O(\t_V_reg_232_reg[11]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_s_reg_841[0]_i_58 
       (.I0(tmp_4_fu_275_p2[8]),
        .I1(Q[9]),
        .O(\t_V_reg_232_reg[11]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_s_reg_841[0]_i_59 
       (.I0(tmp_4_fu_275_p2[7]),
        .I1(Q[8]),
        .O(\t_V_reg_232_reg[11]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_s_reg_841[0]_i_66 
       (.I0(tmp_4_fu_275_p2[6]),
        .I1(Q[7]),
        .O(\t_V_reg_232_reg[7]_1 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_s_reg_841[0]_i_67 
       (.I0(tmp_4_fu_275_p2[5]),
        .I1(Q[6]),
        .O(\t_V_reg_232_reg[7]_1 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_s_reg_841[0]_i_68 
       (.I0(tmp_4_fu_275_p2[4]),
        .I1(Q[5]),
        .O(\t_V_reg_232_reg[7]_1 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_s_reg_841[0]_i_69 
       (.I0(tmp_4_fu_275_p2[3]),
        .I1(Q[4]),
        .O(\t_V_reg_232_reg[7]_1 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_s_reg_841[0]_i_7 
       (.I0(tmp_4_fu_275_p2[30]),
        .I1(Q[31]),
        .O(\t_V_reg_232_reg[31]_1 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_s_reg_841[0]_i_75 
       (.I0(tmp_4_fu_275_p2[2]),
        .I1(Q[3]),
        .O(\t_V_reg_232_reg[3]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_s_reg_841[0]_i_76 
       (.I0(tmp_4_fu_275_p2[1]),
        .I1(Q[2]),
        .O(\t_V_reg_232_reg[3]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_s_reg_841[0]_i_77 
       (.I0(tmp_4_fu_275_p2[0]),
        .I1(Q[1]),
        .O(\t_V_reg_232_reg[3]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_s_reg_841[0]_i_8 
       (.I0(tmp_4_fu_275_p2[29]),
        .I1(Q[30]),
        .O(\t_V_reg_232_reg[31]_1 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_s_reg_841[0]_i_9 
       (.I0(tmp_4_fu_275_p2[28]),
        .I1(Q[29]),
        .O(\t_V_reg_232_reg[31]_1 [1]));
  FDRE \tmp_s_reg_841_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter00),
        .D(\tmp_s_reg_841_reg[0]_0 ),
        .Q(tmp_s_reg_841),
        .R(1'b0));
  FDRE \win_val_0_1_1_fu_144_reg[10] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1440),
        .D(win_val_0_1_fu_140[10]),
        .Q(win_val_0_1_1_fu_144[10]),
        .R(1'b0));
  FDRE \win_val_0_1_1_fu_144_reg[11] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1440),
        .D(win_val_0_1_fu_140[11]),
        .Q(win_val_0_1_1_fu_144[11]),
        .R(1'b0));
  FDRE \win_val_0_1_1_fu_144_reg[12] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1440),
        .D(win_val_0_1_fu_140[12]),
        .Q(win_val_0_1_1_fu_144[12]),
        .R(1'b0));
  FDRE \win_val_0_1_1_fu_144_reg[13] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1440),
        .D(win_val_0_1_fu_140[13]),
        .Q(win_val_0_1_1_fu_144[13]),
        .R(1'b0));
  FDRE \win_val_0_1_1_fu_144_reg[14] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1440),
        .D(win_val_0_1_fu_140[14]),
        .Q(win_val_0_1_1_fu_144[14]),
        .R(1'b0));
  FDRE \win_val_0_1_1_fu_144_reg[15] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1440),
        .D(win_val_0_1_fu_140[15]),
        .Q(win_val_0_1_1_fu_144[15]),
        .R(1'b0));
  FDRE \win_val_0_1_1_fu_144_reg[2] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1440),
        .D(win_val_0_1_fu_140[2]),
        .Q(win_val_0_1_1_fu_144[2]),
        .R(1'b0));
  FDRE \win_val_0_1_1_fu_144_reg[3] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1440),
        .D(win_val_0_1_fu_140[3]),
        .Q(win_val_0_1_1_fu_144[3]),
        .R(1'b0));
  FDRE \win_val_0_1_1_fu_144_reg[4] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1440),
        .D(win_val_0_1_fu_140[4]),
        .Q(win_val_0_1_1_fu_144[4]),
        .R(1'b0));
  FDRE \win_val_0_1_1_fu_144_reg[5] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1440),
        .D(win_val_0_1_fu_140[5]),
        .Q(win_val_0_1_1_fu_144[5]),
        .R(1'b0));
  FDRE \win_val_0_1_1_fu_144_reg[6] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1440),
        .D(win_val_0_1_fu_140[6]),
        .Q(win_val_0_1_1_fu_144[6]),
        .R(1'b0));
  FDRE \win_val_0_1_1_fu_144_reg[7] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1440),
        .D(win_val_0_1_fu_140[7]),
        .Q(win_val_0_1_1_fu_144[7]),
        .R(1'b0));
  FDRE \win_val_0_1_1_fu_144_reg[8] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1440),
        .D(win_val_0_1_fu_140[8]),
        .Q(win_val_0_1_1_fu_144[8]),
        .R(1'b0));
  FDRE \win_val_0_1_1_fu_144_reg[9] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1440),
        .D(win_val_0_1_fu_140[9]),
        .Q(win_val_0_1_1_fu_144[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_0_1_fu_140[10]_i_1 
       (.I0(element_gd_s_fu_136[10]),
        .I1(ap_reg_pp0_iter1_tmp_3_reg_855),
        .I2(win_val_0_1_fu_140[10]),
        .O(win_val_0_0_0_win_va_fu_446_p3[10]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_0_1_fu_140[11]_i_1 
       (.I0(element_gd_s_fu_136[11]),
        .I1(ap_reg_pp0_iter1_tmp_3_reg_855),
        .I2(win_val_0_1_fu_140[11]),
        .O(win_val_0_0_0_win_va_fu_446_p3[11]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_0_1_fu_140[12]_i_1 
       (.I0(element_gd_s_fu_136[12]),
        .I1(ap_reg_pp0_iter1_tmp_3_reg_855),
        .I2(win_val_0_1_fu_140[12]),
        .O(win_val_0_0_0_win_va_fu_446_p3[12]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_0_1_fu_140[13]_i_1 
       (.I0(element_gd_s_fu_136[13]),
        .I1(ap_reg_pp0_iter1_tmp_3_reg_855),
        .I2(win_val_0_1_fu_140[13]),
        .O(win_val_0_0_0_win_va_fu_446_p3[13]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_0_1_fu_140[14]_i_1 
       (.I0(element_gd_s_fu_136[14]),
        .I1(ap_reg_pp0_iter1_tmp_3_reg_855),
        .I2(win_val_0_1_fu_140[14]),
        .O(win_val_0_0_0_win_va_fu_446_p3[14]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_0_1_fu_140[15]_i_1 
       (.I0(element_gd_s_fu_136[15]),
        .I1(ap_reg_pp0_iter1_tmp_3_reg_855),
        .I2(win_val_0_1_fu_140[15]),
        .O(win_val_0_0_0_win_va_fu_446_p3[15]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_0_1_fu_140[2]_i_1 
       (.I0(element_gd_s_fu_136[2]),
        .I1(ap_reg_pp0_iter1_tmp_3_reg_855),
        .I2(win_val_0_1_fu_140[2]),
        .O(win_val_0_0_0_win_va_fu_446_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_0_1_fu_140[3]_i_1 
       (.I0(element_gd_s_fu_136[3]),
        .I1(ap_reg_pp0_iter1_tmp_3_reg_855),
        .I2(win_val_0_1_fu_140[3]),
        .O(win_val_0_0_0_win_va_fu_446_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_0_1_fu_140[4]_i_1 
       (.I0(element_gd_s_fu_136[4]),
        .I1(ap_reg_pp0_iter1_tmp_3_reg_855),
        .I2(win_val_0_1_fu_140[4]),
        .O(win_val_0_0_0_win_va_fu_446_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_0_1_fu_140[5]_i_1 
       (.I0(element_gd_s_fu_136[5]),
        .I1(ap_reg_pp0_iter1_tmp_3_reg_855),
        .I2(win_val_0_1_fu_140[5]),
        .O(win_val_0_0_0_win_va_fu_446_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_0_1_fu_140[6]_i_1 
       (.I0(element_gd_s_fu_136[6]),
        .I1(ap_reg_pp0_iter1_tmp_3_reg_855),
        .I2(win_val_0_1_fu_140[6]),
        .O(win_val_0_0_0_win_va_fu_446_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_0_1_fu_140[7]_i_1 
       (.I0(element_gd_s_fu_136[7]),
        .I1(ap_reg_pp0_iter1_tmp_3_reg_855),
        .I2(win_val_0_1_fu_140[7]),
        .O(win_val_0_0_0_win_va_fu_446_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_0_1_fu_140[8]_i_1 
       (.I0(element_gd_s_fu_136[8]),
        .I1(ap_reg_pp0_iter1_tmp_3_reg_855),
        .I2(win_val_0_1_fu_140[8]),
        .O(win_val_0_0_0_win_va_fu_446_p3[8]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_0_1_fu_140[9]_i_1 
       (.I0(element_gd_s_fu_136[9]),
        .I1(ap_reg_pp0_iter1_tmp_3_reg_855),
        .I2(win_val_0_1_fu_140[9]),
        .O(win_val_0_0_0_win_va_fu_446_p3[9]));
  FDRE \win_val_0_1_fu_140_reg[10] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1440),
        .D(win_val_0_0_0_win_va_fu_446_p3[10]),
        .Q(win_val_0_1_fu_140[10]),
        .R(1'b0));
  FDRE \win_val_0_1_fu_140_reg[11] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1440),
        .D(win_val_0_0_0_win_va_fu_446_p3[11]),
        .Q(win_val_0_1_fu_140[11]),
        .R(1'b0));
  FDRE \win_val_0_1_fu_140_reg[12] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1440),
        .D(win_val_0_0_0_win_va_fu_446_p3[12]),
        .Q(win_val_0_1_fu_140[12]),
        .R(1'b0));
  FDRE \win_val_0_1_fu_140_reg[13] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1440),
        .D(win_val_0_0_0_win_va_fu_446_p3[13]),
        .Q(win_val_0_1_fu_140[13]),
        .R(1'b0));
  FDRE \win_val_0_1_fu_140_reg[14] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1440),
        .D(win_val_0_0_0_win_va_fu_446_p3[14]),
        .Q(win_val_0_1_fu_140[14]),
        .R(1'b0));
  FDRE \win_val_0_1_fu_140_reg[15] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1440),
        .D(win_val_0_0_0_win_va_fu_446_p3[15]),
        .Q(win_val_0_1_fu_140[15]),
        .R(1'b0));
  FDRE \win_val_0_1_fu_140_reg[2] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1440),
        .D(win_val_0_0_0_win_va_fu_446_p3[2]),
        .Q(win_val_0_1_fu_140[2]),
        .R(1'b0));
  FDRE \win_val_0_1_fu_140_reg[3] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1440),
        .D(win_val_0_0_0_win_va_fu_446_p3[3]),
        .Q(win_val_0_1_fu_140[3]),
        .R(1'b0));
  FDRE \win_val_0_1_fu_140_reg[4] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1440),
        .D(win_val_0_0_0_win_va_fu_446_p3[4]),
        .Q(win_val_0_1_fu_140[4]),
        .R(1'b0));
  FDRE \win_val_0_1_fu_140_reg[5] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1440),
        .D(win_val_0_0_0_win_va_fu_446_p3[5]),
        .Q(win_val_0_1_fu_140[5]),
        .R(1'b0));
  FDRE \win_val_0_1_fu_140_reg[6] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1440),
        .D(win_val_0_0_0_win_va_fu_446_p3[6]),
        .Q(win_val_0_1_fu_140[6]),
        .R(1'b0));
  FDRE \win_val_0_1_fu_140_reg[7] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1440),
        .D(win_val_0_0_0_win_va_fu_446_p3[7]),
        .Q(win_val_0_1_fu_140[7]),
        .R(1'b0));
  FDRE \win_val_0_1_fu_140_reg[8] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1440),
        .D(win_val_0_0_0_win_va_fu_446_p3[8]),
        .Q(win_val_0_1_fu_140[8]),
        .R(1'b0));
  FDRE \win_val_0_1_fu_140_reg[9] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1440),
        .D(win_val_0_0_0_win_va_fu_446_p3[9]),
        .Q(win_val_0_1_fu_140[9]),
        .R(1'b0));
  FDRE \win_val_1_1_1_fu_152_reg[10] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1440),
        .D(out_pixel_val_2_cast_fu_457_p4[8]),
        .Q(win_val_1_1_1_fu_152[10]),
        .R(1'b0));
  FDRE \win_val_1_1_1_fu_152_reg[11] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1440),
        .D(out_pixel_val_2_cast_fu_457_p4[9]),
        .Q(win_val_1_1_1_fu_152[11]),
        .R(1'b0));
  FDRE \win_val_1_1_1_fu_152_reg[12] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1440),
        .D(out_pixel_val_2_cast_fu_457_p4[10]),
        .Q(win_val_1_1_1_fu_152[12]),
        .R(1'b0));
  FDRE \win_val_1_1_1_fu_152_reg[13] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1440),
        .D(out_pixel_val_2_cast_fu_457_p4[11]),
        .Q(win_val_1_1_1_fu_152[13]),
        .R(1'b0));
  FDRE \win_val_1_1_1_fu_152_reg[14] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1440),
        .D(out_pixel_val_2_cast_fu_457_p4[12]),
        .Q(win_val_1_1_1_fu_152[14]),
        .R(1'b0));
  FDRE \win_val_1_1_1_fu_152_reg[15] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1440),
        .D(out_pixel_val_2_cast_fu_457_p4[13]),
        .Q(win_val_1_1_1_fu_152[15]),
        .R(1'b0));
  FDRE \win_val_1_1_1_fu_152_reg[2] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1440),
        .D(out_pixel_val_2_cast_fu_457_p4[0]),
        .Q(win_val_1_1_1_fu_152[2]),
        .R(1'b0));
  FDRE \win_val_1_1_1_fu_152_reg[3] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1440),
        .D(out_pixel_val_2_cast_fu_457_p4[1]),
        .Q(win_val_1_1_1_fu_152[3]),
        .R(1'b0));
  FDRE \win_val_1_1_1_fu_152_reg[4] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1440),
        .D(out_pixel_val_2_cast_fu_457_p4[2]),
        .Q(win_val_1_1_1_fu_152[4]),
        .R(1'b0));
  FDRE \win_val_1_1_1_fu_152_reg[5] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1440),
        .D(out_pixel_val_2_cast_fu_457_p4[3]),
        .Q(win_val_1_1_1_fu_152[5]),
        .R(1'b0));
  FDRE \win_val_1_1_1_fu_152_reg[6] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1440),
        .D(out_pixel_val_2_cast_fu_457_p4[4]),
        .Q(win_val_1_1_1_fu_152[6]),
        .R(1'b0));
  FDRE \win_val_1_1_1_fu_152_reg[7] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1440),
        .D(out_pixel_val_2_cast_fu_457_p4[5]),
        .Q(win_val_1_1_1_fu_152[7]),
        .R(1'b0));
  FDRE \win_val_1_1_1_fu_152_reg[8] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1440),
        .D(out_pixel_val_2_cast_fu_457_p4[6]),
        .Q(win_val_1_1_1_fu_152[8]),
        .R(1'b0));
  FDRE \win_val_1_1_1_fu_152_reg[9] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1440),
        .D(out_pixel_val_2_cast_fu_457_p4[7]),
        .Q(win_val_1_1_1_fu_152[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h20)) 
    \win_val_1_1_fu_148[15]_i_1 
       (.I0(ap_reg_pp0_iter1_tmp_2_reg_846),
        .I1(linebuff_val_1_U_n_14),
        .I2(ap_enable_reg_pp0_iter2),
        .O(win_val_0_1_1_fu_1440));
  FDRE \win_val_1_1_fu_148_reg[0] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1440),
        .D(win_val_1_0_0_win_va_fu_439_p3[0]),
        .Q(\win_val_1_1_fu_148_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \win_val_1_1_fu_148_reg[10] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1440),
        .D(win_val_1_0_0_win_va_fu_439_p3[10]),
        .Q(out_pixel_val_2_cast_fu_457_p4[8]),
        .R(1'b0));
  FDRE \win_val_1_1_fu_148_reg[11] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1440),
        .D(win_val_1_0_0_win_va_fu_439_p3[11]),
        .Q(out_pixel_val_2_cast_fu_457_p4[9]),
        .R(1'b0));
  FDRE \win_val_1_1_fu_148_reg[12] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1440),
        .D(win_val_1_0_0_win_va_fu_439_p3[12]),
        .Q(out_pixel_val_2_cast_fu_457_p4[10]),
        .R(1'b0));
  FDRE \win_val_1_1_fu_148_reg[13] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1440),
        .D(win_val_1_0_0_win_va_fu_439_p3[13]),
        .Q(out_pixel_val_2_cast_fu_457_p4[11]),
        .R(1'b0));
  FDRE \win_val_1_1_fu_148_reg[14] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1440),
        .D(win_val_1_0_0_win_va_fu_439_p3[14]),
        .Q(out_pixel_val_2_cast_fu_457_p4[12]),
        .R(1'b0));
  FDRE \win_val_1_1_fu_148_reg[15] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1440),
        .D(win_val_1_0_0_win_va_fu_439_p3[15]),
        .Q(out_pixel_val_2_cast_fu_457_p4[13]),
        .R(1'b0));
  FDRE \win_val_1_1_fu_148_reg[1] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1440),
        .D(win_val_1_0_0_win_va_fu_439_p3[1]),
        .Q(\win_val_1_1_fu_148_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \win_val_1_1_fu_148_reg[2] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1440),
        .D(win_val_1_0_0_win_va_fu_439_p3[2]),
        .Q(out_pixel_val_2_cast_fu_457_p4[0]),
        .R(1'b0));
  FDRE \win_val_1_1_fu_148_reg[3] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1440),
        .D(win_val_1_0_0_win_va_fu_439_p3[3]),
        .Q(out_pixel_val_2_cast_fu_457_p4[1]),
        .R(1'b0));
  FDRE \win_val_1_1_fu_148_reg[4] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1440),
        .D(win_val_1_0_0_win_va_fu_439_p3[4]),
        .Q(out_pixel_val_2_cast_fu_457_p4[2]),
        .R(1'b0));
  FDRE \win_val_1_1_fu_148_reg[5] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1440),
        .D(win_val_1_0_0_win_va_fu_439_p3[5]),
        .Q(out_pixel_val_2_cast_fu_457_p4[3]),
        .R(1'b0));
  FDRE \win_val_1_1_fu_148_reg[6] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1440),
        .D(win_val_1_0_0_win_va_fu_439_p3[6]),
        .Q(out_pixel_val_2_cast_fu_457_p4[4]),
        .R(1'b0));
  FDRE \win_val_1_1_fu_148_reg[7] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1440),
        .D(win_val_1_0_0_win_va_fu_439_p3[7]),
        .Q(out_pixel_val_2_cast_fu_457_p4[5]),
        .R(1'b0));
  FDRE \win_val_1_1_fu_148_reg[8] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1440),
        .D(win_val_1_0_0_win_va_fu_439_p3[8]),
        .Q(out_pixel_val_2_cast_fu_457_p4[6]),
        .R(1'b0));
  FDRE \win_val_1_1_fu_148_reg[9] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1440),
        .D(win_val_1_0_0_win_va_fu_439_p3[9]),
        .Q(out_pixel_val_2_cast_fu_457_p4[7]),
        .R(1'b0));
  FDRE \win_val_2_1_1_fu_160_reg[10] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1440),
        .D(win_val_2_1_fu_156[10]),
        .Q(win_val_2_1_1_fu_160[10]),
        .R(1'b0));
  FDRE \win_val_2_1_1_fu_160_reg[11] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1440),
        .D(win_val_2_1_fu_156[11]),
        .Q(win_val_2_1_1_fu_160[11]),
        .R(1'b0));
  FDRE \win_val_2_1_1_fu_160_reg[12] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1440),
        .D(win_val_2_1_fu_156[12]),
        .Q(win_val_2_1_1_fu_160[12]),
        .R(1'b0));
  FDRE \win_val_2_1_1_fu_160_reg[13] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1440),
        .D(win_val_2_1_fu_156[13]),
        .Q(win_val_2_1_1_fu_160[13]),
        .R(1'b0));
  FDRE \win_val_2_1_1_fu_160_reg[14] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1440),
        .D(win_val_2_1_fu_156[14]),
        .Q(win_val_2_1_1_fu_160[14]),
        .R(1'b0));
  FDRE \win_val_2_1_1_fu_160_reg[15] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1440),
        .D(win_val_2_1_fu_156[15]),
        .Q(win_val_2_1_1_fu_160[15]),
        .R(1'b0));
  FDRE \win_val_2_1_1_fu_160_reg[2] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1440),
        .D(win_val_2_1_fu_156[2]),
        .Q(win_val_2_1_1_fu_160[2]),
        .R(1'b0));
  FDRE \win_val_2_1_1_fu_160_reg[3] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1440),
        .D(win_val_2_1_fu_156[3]),
        .Q(win_val_2_1_1_fu_160[3]),
        .R(1'b0));
  FDRE \win_val_2_1_1_fu_160_reg[4] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1440),
        .D(win_val_2_1_fu_156[4]),
        .Q(win_val_2_1_1_fu_160[4]),
        .R(1'b0));
  FDRE \win_val_2_1_1_fu_160_reg[5] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1440),
        .D(win_val_2_1_fu_156[5]),
        .Q(win_val_2_1_1_fu_160[5]),
        .R(1'b0));
  FDRE \win_val_2_1_1_fu_160_reg[6] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1440),
        .D(win_val_2_1_fu_156[6]),
        .Q(win_val_2_1_1_fu_160[6]),
        .R(1'b0));
  FDRE \win_val_2_1_1_fu_160_reg[7] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1440),
        .D(win_val_2_1_fu_156[7]),
        .Q(win_val_2_1_1_fu_160[7]),
        .R(1'b0));
  FDRE \win_val_2_1_1_fu_160_reg[8] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1440),
        .D(win_val_2_1_fu_156[8]),
        .Q(win_val_2_1_1_fu_160[8]),
        .R(1'b0));
  FDRE \win_val_2_1_1_fu_160_reg[9] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1440),
        .D(win_val_2_1_fu_156[9]),
        .Q(win_val_2_1_1_fu_160[9]),
        .R(1'b0));
  FDRE \win_val_2_1_fu_156_reg[10] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1440),
        .D(win_val_2_0_0_win_va_fu_432_p3[10]),
        .Q(win_val_2_1_fu_156[10]),
        .R(1'b0));
  FDRE \win_val_2_1_fu_156_reg[11] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1440),
        .D(win_val_2_0_0_win_va_fu_432_p3[11]),
        .Q(win_val_2_1_fu_156[11]),
        .R(1'b0));
  FDRE \win_val_2_1_fu_156_reg[12] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1440),
        .D(win_val_2_0_0_win_va_fu_432_p3[12]),
        .Q(win_val_2_1_fu_156[12]),
        .R(1'b0));
  FDRE \win_val_2_1_fu_156_reg[13] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1440),
        .D(win_val_2_0_0_win_va_fu_432_p3[13]),
        .Q(win_val_2_1_fu_156[13]),
        .R(1'b0));
  FDRE \win_val_2_1_fu_156_reg[14] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1440),
        .D(win_val_2_0_0_win_va_fu_432_p3[14]),
        .Q(win_val_2_1_fu_156[14]),
        .R(1'b0));
  FDRE \win_val_2_1_fu_156_reg[15] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1440),
        .D(win_val_2_0_0_win_va_fu_432_p3[15]),
        .Q(win_val_2_1_fu_156[15]),
        .R(1'b0));
  FDRE \win_val_2_1_fu_156_reg[2] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1440),
        .D(win_val_2_0_0_win_va_fu_432_p3[2]),
        .Q(win_val_2_1_fu_156[2]),
        .R(1'b0));
  FDRE \win_val_2_1_fu_156_reg[3] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1440),
        .D(win_val_2_0_0_win_va_fu_432_p3[3]),
        .Q(win_val_2_1_fu_156[3]),
        .R(1'b0));
  FDRE \win_val_2_1_fu_156_reg[4] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1440),
        .D(win_val_2_0_0_win_va_fu_432_p3[4]),
        .Q(win_val_2_1_fu_156[4]),
        .R(1'b0));
  FDRE \win_val_2_1_fu_156_reg[5] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1440),
        .D(win_val_2_0_0_win_va_fu_432_p3[5]),
        .Q(win_val_2_1_fu_156[5]),
        .R(1'b0));
  FDRE \win_val_2_1_fu_156_reg[6] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1440),
        .D(win_val_2_0_0_win_va_fu_432_p3[6]),
        .Q(win_val_2_1_fu_156[6]),
        .R(1'b0));
  FDRE \win_val_2_1_fu_156_reg[7] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1440),
        .D(win_val_2_0_0_win_va_fu_432_p3[7]),
        .Q(win_val_2_1_fu_156[7]),
        .R(1'b0));
  FDRE \win_val_2_1_fu_156_reg[8] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1440),
        .D(win_val_2_0_0_win_va_fu_432_p3[8]),
        .Q(win_val_2_1_fu_156[8]),
        .R(1'b0));
  FDRE \win_val_2_1_fu_156_reg[9] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1440),
        .D(win_val_2_0_0_win_va_fu_432_p3[9]),
        .Q(win_val_2_1_fu_156[9]),
        .R(1'b0));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
