---
title: "Lalit Arora"
description: "VLSI | STA & PDN Expert | Methodology | ML-driven Timing Optimization"
---

# 👋 Hi, I'm Lalit Arora

A passionate VLSI professional with 7+ years of experience in **Static Timing Analysis (STA)** and **Power Delivery Network (PDN)**. Currently working at **Intel**, I specialize in 3DIC methodologies, high-performance SOC timing closure including clocking and handling timing constraints, SOC PDN activities, and ML-powered design automation. 

---

# 📬 Connect with me

<div style="margin-top:20px; font-size:16px;">
  📧 <a href="mailto:vlalitarora@gmail.com">Email</a> &nbsp; | &nbsp;
  🔗 <a href="https://www.linkedin.com/in/lalit-arora">LinkedIn</a> &nbsp; | &nbsp;
  💻 <a href="https://github.com/thelalitarora">GitHub</a> &nbsp; | &nbsp;
  📄 <a href="https://github.com/thelalitarora/thelalitarora.github.io/blob/main/RESUME.pdf" download>Resume</a>
</div>

---

## 🎖️ Skills

![STA](https://img.shields.io/badge/STA-Expert-brightgreen)
![PDN](https://img.shields.io/badge/PDN-Expert-brightgreen)
![Clocking](https://img.shields.io/badge/Clocking-Expert-brightgreen)
![Timing_Constraints](https://img.shields.io/badge/Timing_Constraints-Expert-brightgreen)
![PVT](https://img.shields.io/badge/PVT-Advanced-blue)
![Methodology](https://img.shields.io/badge/Methodology-Advanced-blue)
![Scripting](https://img.shields.io/badge/Scripting-Advanced-blue)
![Physical_Design](https://img.shields.io/badge/Physical_Design-Intermediate-yellow)
![Machine_Learning](https://img.shields.io/badge/ML_in_VLSI-Intermediate-yellow)
![SPICE](https://img.shields.io/badge/SPICE-Intermediate-yellow)

---

## 🛠️ Tools

![Primetime](https://img.shields.io/badge/Primetime-Expert-brightgreen)
![Tweaker](https://img.shields.io/badge/Tweaker-Expert-brightgreen)
![Tempus](https://img.shields.io/badge/Tempus-Advanced-brightgreen)
![Fishtail](https://img.shields.io/badge/Fishtail-Advanced-blue)
![Redhawk](https://img.shields.io/badge/Redhawk-Advanced-blue)
![Redhawk_SC](https://img.shields.io/badge/Redhawk_SC-Advanced-blue)
![Fusion_Compiler](https://img.shields.io/badge/Fusion_Compiler-Intermediate-yellow)
![Innovus](https://img.shields.io/badge/Innovus-Intermediate-yellow)
![HSPICE](https://img.shields.io/badge/HSPICE-Intermediate-yellow)

---

## 💻 Programming Languages

![TCL](https://img.shields.io/badge/TCL-Expert-brightgreen)
![Python](https://img.shields.io/badge/Python-Expert-brightgreen)
![Shell](https://img.shields.io/badge/Shell-Advanced-blue)
![Verilog](https://img.shields.io/badge/Verilog-Intermediate-yellow)
![Perl](https://img.shields.io/badge/Perl-Intermediate-yellow)
![Embedded_C](https://img.shields.io/badge/Embedded_C-Intermediate-yellow)

---

## 🕒 Career Timeline

<div style="border-left: 3px solid #28a745; padding-left: 20px; margin-left: 10px;">
<ul>
  <li>
    <h3>Intel Corporation, Bangalore, India</h3>
    <h4>Lead Digital Design Engineer – June 2022 – Present</h4>
    <p><strong>Nested Hyperscale-based Multi-Tech 3DIC Timing Methodology & Signoff:</strong></p>
    <ul>
      <li>Managed SOC clocks: definition, grouping, uncertainties, and die-level clock modeling</li>
      <li>Defined and applied CT guardbands, derates, margins, and PVT corners for 3DIC signoff</li>
      <li>Handled TAP/SSN/MBIST/BISR timing exceptions and D2D test architecture constraints</li>
      <li>Delivered high-quality IO constraints and promoted exceptions using Fishtail</li>
      <li>Achieved closure using nested Hyperscale and VIB parasitics (STAR-RC)</li>
      <li>Performed SPICE simulations for cross-die timing paths and multi-driver net architectures</li>
    </ul>
    <p><strong>Full Chip Timing (FCT):</strong></p>
    <ul>
      <li>Completed timing signoff for 100M+ cell designs with MI and 3GHz+ clocks</li>
      <li>Integrated SSN, MBIST, and BISR back-end protocols, ensuring robust constraints</li>
      <li>Guided subsystem teams in CTS and floorplanning to build optimized clock tree</li>
      <li>Produced ECOs and accurate IO/context modeling for timing convergence</li>
    </ul>
    <p><strong>Methodology Development:</strong></p>
    <ul>
      <li>Built ML-based I/O constraint generation algorithm (90% quality boost)</li>
      <li>Developed RNN model for synthesis optimization feedback at RTL stage</li>
      <li>Designed ML tool to predict crosstalk and generate targeted ECOs</li>
    </ul>
    <p></p>
  </li>

  <li>
    <h3>Qualcomm, Noida, India</h3>
    <h4>Senior Engineer – July 2018 – June 2022</h4>
    <p><strong>Full Chip Timing (FCT):</strong></p>
    <ul>
      <li>Signed off STA for modem subsystem in 7nm SoC across functional/test modes</li>
      <li>Closed async skew checks; delivered optimized test clock latency for smooth test timing closure</li>
      <li>Enabled ECOs via Tweaker, VMIN eval, and leakage power reduction</li>
      <li>Delivered IR-aware STA and IR-aware ECOs to meet performance specs</li>
    </ul>
    <p><strong>Power Delivery Network (PDN):</strong></p>
    <ul>
      <li>Performed IR/EM/ESD/inrush analysis across 11nm–5nm tech nodes</li>
      <li>Led 5nm 5G SoC PDN signoff with cross-functional collaboration</li>
      <li>Contributed to Floorplanning and System PDN team for efficient pad/bump placement & die-side cap insertion</li>
      <li>Ran SCAN-mode dynamic IR and VCD/VLESS-based simulations</li>
    </ul>
    <p><strong>Methodology Development:</strong></p>
    <ul>
      <li>Built Python utility for bump-level Voltage droop and parasitic data extraction & analysis</li>
      <li>Wrote TCL tool to auto-locate hold fix points having enough setup slack for buffering</li>
      <li>Coded various utilities for power routing (RDL), Feedthroughs, and island placement</li>
    </ul>
  </li>
</ul>
</div>

---

## 🎓 Education Timeline

<div style="border-left: 3px solid #28a745; padding-left: 20px; margin-left: 10px;">

<ul>
  <li>
    <h3>Birla Institute of Technology and Sciences (BITS), Pilani</h3>
    <h4>M.Tech in Microelectronics & VLSI – Jan 2023 – Dec 2024</h4>
    <p><strong>Score:</strong> 10 CGPA</p>
  </li>

  <li>
    <h3>Netaji Subhas Institute of Technology (NSIT), University of Delhi</h3>
    <h4>BE in Electronics & Communication – Aug 2014 – May 2018</h4>
    <p><strong>Score:</strong> 84.7%<br>
    <em>Awarded Merit Scholarship twice for being in the top 10 students of the batch</em></p>
  </li>

  <li>
    <h3>Bal Mandir Sr. Sec School, Delhi (CBSE)</h3>
    <h4>Class XII – Apr 2013 – Mar 2014</h4>
    <p><strong>Score:</strong> 93.7%</p>
  </li>

  <li>
    <h3>Bal Mandir Sr. Sec School, Delhi (CBSE)</h3>
    <h4>Class X – Apr 2011 – Mar 2012</h4>
    <p><strong>Score:</strong> 9.8 CGPA</p>
  </li>
</ul>
</div>

---

## 📄 Publications & Conferences

- 📝 [**IEEE** – ML-Based Synthesis Optimization (STML), VLSID 2025](https://ieeexplore.ieee.org/document/10900719)  
- 🏆 **SNUG 2024** – Best Presentation for 3DIC Timing Methodology  
- 🏆 **DAC 2023** – Best Presentation for ML-based Crosstalk Fixing  
- 📚 **Intel DTTC** – Internal papers on 3DIC, ML Synthesis, Auto PyRoute

---

## 🏅 Awards & Achievements

- 🥇 **DRA Award** at Intel for quality signoff  
- 🥇 Multiple **Qualstar Awards** at Qualcomm for outstanding performance  
- 🥈 **Merit Scholarship** at NSIT – Awarded twice  
- 🏆 1st Place – Tech Fest Hackathon @ IGDTUW  
- 🏆 3rd Place – Tech Week Hackathon by IEEE  
- 🏓 3rd Place – Men’s Doubles Table Tennis at Qualcomm

---

## 💻 Self Projects

Explore my public VLSI algorithms & creative endeavors here:
👉 [github.com/thelalitarora](https://github.com/thelalitarora)

---



_“Driven by precision, powered by innovation.”_
