{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1709484115402 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1709484115402 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 03 10:41:55 2024 " "Processing started: Sun Mar 03 10:41:55 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1709484115402 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1709484115402 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Calculadora -c Calculadora --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Calculadora -c Calculadora --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1709484115402 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1709484115675 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1709484115675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador1bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file sumador1bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sumador1bit " "Found entity 1: sumador1bit" {  } { { "sumador1bit.sv" "" { Text "C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/sumador1bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709484120826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709484120826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador.sv 1 1 " "Found 1 design units, including 1 entities, in source file sumador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sumador " "Found entity 1: sumador" {  } { { "sumador.sv" "" { Text "C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/sumador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709484120827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709484120827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709484120828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709484120828 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Multiplicador.sv " "Can't analyze file -- file Multiplicador.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Design Software" 0 -1 1709484120830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor.sv 1 1 " "Found 1 design units, including 1 entities, in source file divisor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Divisor4Bits " "Found entity 1: Divisor4Bits" {  } { { "Divisor.sv" "" { Text "C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/Divisor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709484120831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709484120831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file divisor_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Divisor4Bits_TB " "Found entity 1: Divisor4Bits_TB" {  } { { "Divisor_tb.sv" "" { Text "C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/Divisor_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709484120832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709484120832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "restador.sv 1 1 " "Found 1 design units, including 1 entities, in source file restador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 restador " "Found entity 1: restador" {  } { { "restador.sv" "" { Text "C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/restador.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709484120833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709484120833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "restador_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file restador_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 restador_tb " "Found entity 1: restador_tb" {  } { { "restador_tb.sv" "" { Text "C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/restador_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709484120833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709484120833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inversor.sv 2 2 " "Found 2 design units, including 2 entities, in source file inversor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 inversor " "Found entity 1: inversor" {  } { { "inversor.sv" "" { Text "C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/inversor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709484120833 ""} { "Info" "ISGN_ENTITY_NAME" "2 nand_d " "Found entity 2: nand_d" {  } { { "inversor.sv" "" { Text "C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/inversor.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709484120833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709484120833 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "restador " "Elaborating entity \"restador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1709484120849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inversor inversor:inverter " "Elaborating entity \"inversor\" for hierarchy \"inversor:inverter\"" {  } { { "restador.sv" "inverter" { Text "C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/restador.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709484120850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nand_d inversor:inverter\|nand_d:loop\[0\].nand_inst " "Elaborating entity \"nand_d\" for hierarchy \"inversor:inverter\|nand_d:loop\[0\].nand_inst\"" {  } { { "inversor.sv" "loop\[0\].nand_inst" { Text "C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/inversor.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709484120851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador inversor:inverter\|sumador:misumador " "Elaborating entity \"sumador\" for hierarchy \"inversor:inverter\|sumador:misumador\"" {  } { { "inversor.sv" "misumador" { Text "C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/inversor.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709484120852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador1bit inversor:inverter\|sumador:misumador\|sumador1bit:forloop\[0\].misumador " "Elaborating entity \"sumador1bit\" for hierarchy \"inversor:inverter\|sumador:misumador\|sumador1bit:forloop\[0\].misumador\"" {  } { { "sumador.sv" "forloop\[0\].misumador" { Text "C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/sumador.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709484120852 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a loop\[3\].nand_inst 1 2 " "Port \"a\" on the entity instantiation of \"loop\[3\].nand_inst\" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be driven by GND." {  } { { "inversor.sv" "loop\[3\].nand_inst" { Text "C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/inversor.sv" 25 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1709484120863 "|restador|inversor:inverter|nand_d:loop[3].nand_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b loop\[3\].nand_inst 1 2 " "Port \"b\" on the entity instantiation of \"loop\[3\].nand_inst\" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be driven by GND." {  } { { "inversor.sv" "loop\[3\].nand_inst" { Text "C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/inversor.sv" 25 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1709484120863 "|restador|inversor:inverter|nand_d:loop[3].nand_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y loop\[3\].nand_inst 1 2 " "Port \"y\" on the entity instantiation of \"loop\[3\].nand_inst\" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be left dangling without any fan-out logic." {  } { { "inversor.sv" "loop\[3\].nand_inst" { Text "C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/inversor.sv" 25 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1709484120864 "|restador|inversor:inverter|nand_d:loop[3].nand_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a loop\[2\].nand_inst 1 2 " "Port \"a\" on the entity instantiation of \"loop\[2\].nand_inst\" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be driven by GND." {  } { { "inversor.sv" "loop\[2\].nand_inst" { Text "C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/inversor.sv" 25 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1709484120864 "|restador|inversor:inverter|nand_d:loop[2].nand_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b loop\[2\].nand_inst 1 2 " "Port \"b\" on the entity instantiation of \"loop\[2\].nand_inst\" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be driven by GND." {  } { { "inversor.sv" "loop\[2\].nand_inst" { Text "C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/inversor.sv" 25 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1709484120864 "|restador|inversor:inverter|nand_d:loop[2].nand_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y loop\[2\].nand_inst 1 2 " "Port \"y\" on the entity instantiation of \"loop\[2\].nand_inst\" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be left dangling without any fan-out logic." {  } { { "inversor.sv" "loop\[2\].nand_inst" { Text "C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/inversor.sv" 25 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1709484120864 "|restador|inversor:inverter|nand_d:loop[2].nand_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a loop\[1\].nand_inst 1 2 " "Port \"a\" on the entity instantiation of \"loop\[1\].nand_inst\" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be driven by GND." {  } { { "inversor.sv" "loop\[1\].nand_inst" { Text "C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/inversor.sv" 25 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1709484120864 "|restador|inversor:inverter|nand_d:loop[1].nand_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b loop\[1\].nand_inst 1 2 " "Port \"b\" on the entity instantiation of \"loop\[1\].nand_inst\" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be driven by GND." {  } { { "inversor.sv" "loop\[1\].nand_inst" { Text "C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/inversor.sv" 25 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1709484120864 "|restador|inversor:inverter|nand_d:loop[1].nand_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y loop\[1\].nand_inst 1 2 " "Port \"y\" on the entity instantiation of \"loop\[1\].nand_inst\" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be left dangling without any fan-out logic." {  } { { "inversor.sv" "loop\[1\].nand_inst" { Text "C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/inversor.sv" 25 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1709484120864 "|restador|inversor:inverter|nand_d:loop[1].nand_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a loop\[0\].nand_inst 1 2 " "Port \"a\" on the entity instantiation of \"loop\[0\].nand_inst\" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be driven by GND." {  } { { "inversor.sv" "loop\[0\].nand_inst" { Text "C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/inversor.sv" 25 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1709484120864 "|restador|inversor:inverter|nand_d:loop[0].nand_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b loop\[0\].nand_inst 1 2 " "Port \"b\" on the entity instantiation of \"loop\[0\].nand_inst\" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be driven by GND." {  } { { "inversor.sv" "loop\[0\].nand_inst" { Text "C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/inversor.sv" 25 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1709484120864 "|restador|inversor:inverter|nand_d:loop[0].nand_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y loop\[0\].nand_inst 1 2 " "Port \"y\" on the entity instantiation of \"loop\[0\].nand_inst\" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be left dangling without any fan-out logic." {  } { { "inversor.sv" "loop\[0\].nand_inst" { Text "C:/Users/andre/Desktop/TallerDigital/Lab2/repo/problem1/inversor.sv" 25 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1709484120864 "|restador|inversor:inverter|nand_d:loop[0].nand_inst"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1709484120879 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4772 " "Peak virtual memory: 4772 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1709484120891 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 03 10:42:00 2024 " "Processing ended: Sun Mar 03 10:42:00 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1709484120891 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1709484120891 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1709484120891 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1709484120891 ""}
