2 5 3
P1 0 1
CPU 10
REQ1 2
IO 5
REL1 2
END
P2 2 2
CPU 5
REQ2 1
IO 3
REL2 1
END  