Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Mon Jun  9 15:47:20 2025
| Host         : WD850X2TB running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_utilization -file ./results/utilization.rpt
| Design       : top
| Device       : xck26-sfvc784-2LV-c
| Speed File   : -2LV
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+------------+-----------+-------+
|          Site Type         |  Used | Fixed | Prohibited | Available | Util% |
+----------------------------+-------+-------+------------+-----------+-------+
| CLB LUTs                   | 13733 |     0 |          0 |    117120 | 11.73 |
|   LUT as Logic             | 10770 |     0 |          0 |    117120 |  9.20 |
|   LUT as Memory            |  2963 |     0 |          0 |     57600 |  5.14 |
|     LUT as Distributed RAM |  1392 |     0 |            |           |       |
|     LUT as Shift Register  |  1571 |     0 |            |           |       |
| CLB Registers              | 16879 |     0 |          0 |    234240 |  7.21 |
|   Register as Flip Flop    | 16879 |     0 |          0 |    234240 |  7.21 |
|   Register as Latch        |     0 |     0 |          0 |    234240 |  0.00 |
| CARRY8                     |    70 |     0 |          0 |     14640 |  0.48 |
| F7 Muxes                   |    92 |     0 |          0 |     58560 |  0.16 |
| F8 Muxes                   |     2 |     0 |          0 |     29280 | <0.01 |
| F9 Muxes                   |     0 |     0 |          0 |     14640 |  0.00 |
+----------------------------+-------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 41    |          Yes |           - |          Set |
| 286   |          Yes |           - |        Reset |
| 502   |          Yes |         Set |            - |
| 16050 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+------------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+-------+-------+------------+-----------+-------+
| CLB                                        |  2726 |     0 |          0 |     14640 | 18.62 |
|   CLBL                                     |  1419 |     0 |            |           |       |
|   CLBM                                     |  1307 |     0 |            |           |       |
| LUT as Logic                               | 10770 |     0 |          0 |    117120 |  9.20 |
|   using O5 output only                     |   462 |       |            |           |       |
|   using O6 output only                     |  6936 |       |            |           |       |
|   using O5 and O6                          |  3372 |       |            |           |       |
| LUT as Memory                              |  2963 |     0 |          0 |     57600 |  5.14 |
|   LUT as Distributed RAM                   |  1392 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |   124 |       |            |           |       |
|     using O5 and O6                        |  1268 |       |            |           |       |
|   LUT as Shift Register                    |  1571 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |  1383 |       |            |           |       |
|     using O5 and O6                        |   188 |       |            |           |       |
| CLB Registers                              | 16879 |     0 |          0 |    234240 |  7.21 |
|   Register driven from within the CLB      | 11422 |       |            |           |       |
|   Register driven from outside the CLB     |  5457 |       |            |           |       |
|     LUT in front of the register is unused |  3611 |       |            |           |       |
|     LUT in front of the register is used   |  1846 |       |            |           |       |
| Unique Control Sets                        |  1023 |       |          0 |     29280 |  3.49 |
+--------------------------------------------+-------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    |   12 |     0 |          0 |       144 |  8.33 |
|   RAMB36/FIFO*    |   12 |     0 |          0 |       144 |  8.33 |
|     RAMB36E2 only |   12 |       |            |           |       |
|   RAMB18          |    0 |     0 |          0 |       288 |  0.00 |
| URAM              |    4 |     0 |          0 |        64 |  6.25 |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |      1248 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |    1 |     1 |          0 |       189 |  0.53 |
|   HPIOB_M        |    0 |     0 |          0 |        58 |  0.00 |
|   HPIOB_S        |    0 |     0 |          0 |        58 |  0.00 |
|   HDIOB_M        |    1 |     1 |          0 |        35 |  2.86 |
|     INPUT        |    0 |       |            |           |       |
|     OUTPUT       |    1 |       |            |           |       |
|     BIDIR        |    0 |       |            |           |       |
|   HDIOB_S        |    0 |     0 |          0 |        35 |  0.00 |
|   HPIOB_SNGL     |    0 |     0 |          0 |         3 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |          0 |        82 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |        82 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        35 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        32 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |      1248 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        32 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        16 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| BUFGCE     |    1 |     0 |          0 |       112 |  0.89 |
| BUFGCE_DIV |    0 |     0 |          0 |        16 |  0.00 |
| BUFG_GT    |    0 |     0 |          0 |        96 |  0.00 |
| BUFG_PS    |    1 |     0 |          0 |        96 |  1.04 |
| BUFGCTRL*  |    0 |     0 |          0 |        32 |  0.00 |
| PLL        |    0 |     0 |          0 |         8 |  0.00 |
| MMCM       |    0 |     0 |          0 |         4 |  0.00 |
+------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+--------+
|    Site Type    | Used | Fixed | Prohibited | Available |  Util% |
+-----------------+------+-------+------------+-----------+--------+
| GTHE4_CHANNEL   |    0 |     0 |          0 |         4 |   0.00 |
| GTHE4_COMMON    |    0 |     0 |          0 |         1 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |         2 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |         2 |   0.00 |
| PCIE40E4        |    0 |     0 |          0 |         2 |   0.00 |
| PS8             |    1 |     0 |          0 |         1 | 100.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |   0.00 |
| VCU             |    0 |     0 |          0 |         1 |   0.00 |
+-----------------+------+-------+------------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    1 |     0 |          0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| FDRE     | 16050 |            Register |
| LUT6     |  4440 |                 CLB |
| LUT3     |  3459 |                 CLB |
| LUT5     |  2350 |                 CLB |
| LUT4     |  2332 |                 CLB |
| RAMD32   |  2232 |                 CLB |
| SRLC32E  |  1185 |                 CLB |
| LUT2     |  1116 |                 CLB |
| SRL16E   |   572 |                 CLB |
| FDSE     |   502 |            Register |
| LUT1     |   445 |                 CLB |
| RAMS32   |   316 |                 CLB |
| FDCE     |   286 |            Register |
| RAMD64E  |   112 |                 CLB |
| MUXF7    |    92 |                 CLB |
| CARRY8   |    70 |                 CLB |
| FDPE     |    41 |            Register |
| RAMB36E2 |    12 |            BLOCKRAM |
| URAM288  |     4 |            BLOCKRAM |
| SRLC16E  |     2 |                 CLB |
| MUXF8    |     2 |                 CLB |
| PS8      |     1 |            Advanced |
| OBUF     |     1 |                 I/O |
| BUFG_PS  |     1 |               Clock |
| BUFGCE   |     1 |               Clock |
| BSCANE2  |     1 |       Configuration |
+----------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+
| top_ila  |    1 |
| dbg_hub  |    1 |
+----------+------+


