Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date         : Thu Apr 14 14:46:31 2022
| Host         : ajit7 running 64-bit Ubuntu 16.04.7 LTS
| Command      : report_timing_summary -file timing.rpt -nworst 10 -verbose
| Design       : fpga_top
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.434     -485.523                    222                42086        0.074        0.000                      0                42086        1.100        0.000                       0                 13915  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk_p                 {0.000 2.500}        5.000           200.000         
  clk_out1_clk_wiz_0  {0.000 6.250}        12.500          80.000          
  clkfbout_clk_wiz_0  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_p                                                                                                                                                                   1.100        0.000                       0                     1  
  clk_out1_clk_wiz_0       -2.434     -485.523                    222                42086        0.074        0.000                      0                42086        5.482        0.000                       0                 13911  
  clkfbout_clk_wiz_0                                                                                                                                                    3.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_p
  To Clock:  clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  clocking/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  clocking/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  clocking/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  clocking/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :          222  Failing Endpoints,  Worst Slack       -2.434ns,  Total Violation     -485.523ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.482ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.434ns  (required time - arrival time)
  Source:                 ahir_inst/convTransposeB_instance/x__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ahir_inst/convTransposeB_instance/x__10/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.841ns  (logic 12.028ns (86.901%)  route 1.813ns (13.099%))
  Logic Levels:           13  (CARRY4=7 DSP48E1=4 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.635ns = ( 10.865 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.199ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.913    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.873 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.743    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.650 r  clocking/inst/clkout1_buf/O
                         net (fo=13962, routed)       1.452    -2.199    ahir_inst/convTransposeB_instance/clk_out1
    DSP48_X2Y40          DSP48E1                                      r  ahir_inst/convTransposeB_instance/x__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     0.802 r  ahir_inst/convTransposeB_instance/x__2/PCOUT[47]
                         net (fo=1, routed)           0.000     0.802    ahir_inst/convTransposeB_instance/x__2_n_106
    DSP48_X2Y41          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219     2.021 r  ahir_inst/convTransposeB_instance/x__3/PCOUT[47]
                         net (fo=1, routed)           0.000     2.021    ahir_inst/convTransposeB_instance/x__3_n_106
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.077     3.098 f  ahir_inst/convTransposeB_instance/x__4/P[3]
                         net (fo=2, routed)           0.441     3.540    ahir_inst/convTransposeB_instance/x__4_n_102
    SLICE_X53Y107        LUT1 (Prop_lut1_I0_O)        0.043     3.583 r  ahir_inst/convTransposeB_instance/x__5_i_18/O
                         net (fo=1, routed)           0.000     3.583    ahir_inst/convTransposeB_instance/x__5_i_18_n_0
    SLICE_X53Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     3.842 r  ahir_inst/convTransposeB_instance/x__5_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.842    ahir_inst/convTransposeB_instance/x__5_i_4_n_0
    SLICE_X53Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.895 r  ahir_inst/convTransposeB_instance/x__5_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.895    ahir_inst/convTransposeB_instance/x__5_i_3_n_0
    SLICE_X53Y109        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     4.061 r  ahir_inst/convTransposeB_instance/x__5_i_2/O[1]
                         net (fo=1, routed)           0.449     4.510    ahir_inst/convTransposeB_instance/x__5_i_2_n_6
    DSP48_X2Y45          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.687     7.197 r  ahir_inst/convTransposeB_instance/x__5/P[0]
                         net (fo=1, routed)           0.447     7.644    ahir_inst/convTransposeB_instance/x__5_n_105
    SLICE_X54Y110        LUT2 (Prop_lut2_I1_O)        0.043     7.687 r  ahir_inst/convTransposeB_instance/i__carry_i_4__4/O
                         net (fo=1, routed)           0.000     7.687    ahir_inst/convTransposeB_instance/i__carry_i_4__4_n_0
    SLICE_X54Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     7.933 r  ahir_inst/convTransposeB_instance/x_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.933    ahir_inst/convTransposeB_instance/x_inferred__2/i__carry_n_0
    SLICE_X54Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.987 r  ahir_inst/convTransposeB_instance/x_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.987    ahir_inst/convTransposeB_instance/x_inferred__2/i__carry__0_n_0
    SLICE_X54Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.041 r  ahir_inst/convTransposeB_instance/x_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.041    ahir_inst/convTransposeB_instance/x_inferred__2/i__carry__1_n_0
    SLICE_X54Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     8.206 r  ahir_inst/convTransposeB_instance/x_inferred__2/i__carry__2/O[1]
                         net (fo=1, routed)           0.476     8.681    ahir_inst/convTransposeB_instance/x_inferred__2/i__carry__2_n_6
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[0])
                                                      2.961    11.642 r  ahir_inst/convTransposeB_instance/x__9/PCOUT[0]
                         net (fo=1, routed)           0.000    11.642    ahir_inst/convTransposeB_instance/x__9_n_153
    DSP48_X2Y44          DSP48E1                                      r  ahir_inst/convTransposeB_instance/x__10/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    AD12                                              0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    13.235 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.221    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     7.462 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     9.467    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.550 r  clocking/inst/clkout1_buf/O
                         net (fo=13962, routed)       1.315    10.865    ahir_inst/convTransposeB_instance/clk_out1
    DSP48_X2Y44          DSP48E1                                      r  ahir_inst/convTransposeB_instance/x__10/CLK
                         clock pessimism             -0.593    10.272    
                         clock uncertainty           -0.069    10.204    
    DSP48_X2Y44          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -0.995     9.209    ahir_inst/convTransposeB_instance/x__10
  -------------------------------------------------------------------
                         required time                          9.209    
                         arrival time                         -11.642    
  -------------------------------------------------------------------
                         slack                                 -2.434    

Slack (VIOLATED) :        -2.434ns  (required time - arrival time)
  Source:                 ahir_inst/convTransposeB_instance/x__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ahir_inst/convTransposeB_instance/x__10/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.841ns  (logic 12.028ns (86.901%)  route 1.813ns (13.099%))
  Logic Levels:           13  (CARRY4=7 DSP48E1=4 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.635ns = ( 10.865 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.199ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.913    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.873 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.743    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.650 r  clocking/inst/clkout1_buf/O
                         net (fo=13962, routed)       1.452    -2.199    ahir_inst/convTransposeB_instance/clk_out1
    DSP48_X2Y40          DSP48E1                                      r  ahir_inst/convTransposeB_instance/x__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     0.802 f  ahir_inst/convTransposeB_instance/x__2/PCOUT[47]
                         net (fo=1, routed)           0.000     0.802    ahir_inst/convTransposeB_instance/x__2_n_106
    DSP48_X2Y41          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219     2.021 r  ahir_inst/convTransposeB_instance/x__3/PCOUT[47]
                         net (fo=1, routed)           0.000     2.021    ahir_inst/convTransposeB_instance/x__3_n_106
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.077     3.098 f  ahir_inst/convTransposeB_instance/x__4/P[3]
                         net (fo=2, routed)           0.441     3.540    ahir_inst/convTransposeB_instance/x__4_n_102
    SLICE_X53Y107        LUT1 (Prop_lut1_I0_O)        0.043     3.583 r  ahir_inst/convTransposeB_instance/x__5_i_18/O
                         net (fo=1, routed)           0.000     3.583    ahir_inst/convTransposeB_instance/x__5_i_18_n_0
    SLICE_X53Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     3.842 r  ahir_inst/convTransposeB_instance/x__5_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.842    ahir_inst/convTransposeB_instance/x__5_i_4_n_0
    SLICE_X53Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.895 r  ahir_inst/convTransposeB_instance/x__5_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.895    ahir_inst/convTransposeB_instance/x__5_i_3_n_0
    SLICE_X53Y109        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     4.061 r  ahir_inst/convTransposeB_instance/x__5_i_2/O[1]
                         net (fo=1, routed)           0.449     4.510    ahir_inst/convTransposeB_instance/x__5_i_2_n_6
    DSP48_X2Y45          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.687     7.197 r  ahir_inst/convTransposeB_instance/x__5/P[0]
                         net (fo=1, routed)           0.447     7.644    ahir_inst/convTransposeB_instance/x__5_n_105
    SLICE_X54Y110        LUT2 (Prop_lut2_I1_O)        0.043     7.687 r  ahir_inst/convTransposeB_instance/i__carry_i_4__4/O
                         net (fo=1, routed)           0.000     7.687    ahir_inst/convTransposeB_instance/i__carry_i_4__4_n_0
    SLICE_X54Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     7.933 r  ahir_inst/convTransposeB_instance/x_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.933    ahir_inst/convTransposeB_instance/x_inferred__2/i__carry_n_0
    SLICE_X54Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.987 r  ahir_inst/convTransposeB_instance/x_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.987    ahir_inst/convTransposeB_instance/x_inferred__2/i__carry__0_n_0
    SLICE_X54Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.041 r  ahir_inst/convTransposeB_instance/x_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.041    ahir_inst/convTransposeB_instance/x_inferred__2/i__carry__1_n_0
    SLICE_X54Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     8.206 r  ahir_inst/convTransposeB_instance/x_inferred__2/i__carry__2/O[1]
                         net (fo=1, routed)           0.476     8.681    ahir_inst/convTransposeB_instance/x_inferred__2/i__carry__2_n_6
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[0])
                                                      2.961    11.642 r  ahir_inst/convTransposeB_instance/x__9/PCOUT[0]
                         net (fo=1, routed)           0.000    11.642    ahir_inst/convTransposeB_instance/x__9_n_153
    DSP48_X2Y44          DSP48E1                                      r  ahir_inst/convTransposeB_instance/x__10/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    AD12                                              0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    13.235 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.221    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     7.462 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     9.467    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.550 r  clocking/inst/clkout1_buf/O
                         net (fo=13962, routed)       1.315    10.865    ahir_inst/convTransposeB_instance/clk_out1
    DSP48_X2Y44          DSP48E1                                      r  ahir_inst/convTransposeB_instance/x__10/CLK
                         clock pessimism             -0.593    10.272    
                         clock uncertainty           -0.069    10.204    
    DSP48_X2Y44          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -0.995     9.209    ahir_inst/convTransposeB_instance/x__10
  -------------------------------------------------------------------
                         required time                          9.209    
                         arrival time                         -11.642    
  -------------------------------------------------------------------
                         slack                                 -2.434    

Slack (VIOLATED) :        -2.434ns  (required time - arrival time)
  Source:                 ahir_inst/convTransposeB_instance/x__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ahir_inst/convTransposeB_instance/x__10/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.841ns  (logic 12.028ns (86.901%)  route 1.813ns (13.099%))
  Logic Levels:           13  (CARRY4=7 DSP48E1=4 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.635ns = ( 10.865 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.199ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.913    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.873 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.743    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.650 r  clocking/inst/clkout1_buf/O
                         net (fo=13962, routed)       1.452    -2.199    ahir_inst/convTransposeB_instance/clk_out1
    DSP48_X2Y40          DSP48E1                                      r  ahir_inst/convTransposeB_instance/x__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[46])
                                                      3.001     0.802 r  ahir_inst/convTransposeB_instance/x__2/PCOUT[46]
                         net (fo=1, routed)           0.000     0.802    ahir_inst/convTransposeB_instance/x__2_n_107
    DSP48_X2Y41          DSP48E1 (Prop_dsp48e1_PCIN[46]_PCOUT[47])
                                                      1.219     2.021 r  ahir_inst/convTransposeB_instance/x__3/PCOUT[47]
                         net (fo=1, routed)           0.000     2.021    ahir_inst/convTransposeB_instance/x__3_n_106
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.077     3.098 f  ahir_inst/convTransposeB_instance/x__4/P[3]
                         net (fo=2, routed)           0.441     3.540    ahir_inst/convTransposeB_instance/x__4_n_102
    SLICE_X53Y107        LUT1 (Prop_lut1_I0_O)        0.043     3.583 r  ahir_inst/convTransposeB_instance/x__5_i_18/O
                         net (fo=1, routed)           0.000     3.583    ahir_inst/convTransposeB_instance/x__5_i_18_n_0
    SLICE_X53Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     3.842 r  ahir_inst/convTransposeB_instance/x__5_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.842    ahir_inst/convTransposeB_instance/x__5_i_4_n_0
    SLICE_X53Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.895 r  ahir_inst/convTransposeB_instance/x__5_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.895    ahir_inst/convTransposeB_instance/x__5_i_3_n_0
    SLICE_X53Y109        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     4.061 r  ahir_inst/convTransposeB_instance/x__5_i_2/O[1]
                         net (fo=1, routed)           0.449     4.510    ahir_inst/convTransposeB_instance/x__5_i_2_n_6
    DSP48_X2Y45          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.687     7.197 r  ahir_inst/convTransposeB_instance/x__5/P[0]
                         net (fo=1, routed)           0.447     7.644    ahir_inst/convTransposeB_instance/x__5_n_105
    SLICE_X54Y110        LUT2 (Prop_lut2_I1_O)        0.043     7.687 r  ahir_inst/convTransposeB_instance/i__carry_i_4__4/O
                         net (fo=1, routed)           0.000     7.687    ahir_inst/convTransposeB_instance/i__carry_i_4__4_n_0
    SLICE_X54Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     7.933 r  ahir_inst/convTransposeB_instance/x_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.933    ahir_inst/convTransposeB_instance/x_inferred__2/i__carry_n_0
    SLICE_X54Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.987 r  ahir_inst/convTransposeB_instance/x_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.987    ahir_inst/convTransposeB_instance/x_inferred__2/i__carry__0_n_0
    SLICE_X54Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.041 r  ahir_inst/convTransposeB_instance/x_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.041    ahir_inst/convTransposeB_instance/x_inferred__2/i__carry__1_n_0
    SLICE_X54Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     8.206 r  ahir_inst/convTransposeB_instance/x_inferred__2/i__carry__2/O[1]
                         net (fo=1, routed)           0.476     8.681    ahir_inst/convTransposeB_instance/x_inferred__2/i__carry__2_n_6
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[0])
                                                      2.961    11.642 r  ahir_inst/convTransposeB_instance/x__9/PCOUT[0]
                         net (fo=1, routed)           0.000    11.642    ahir_inst/convTransposeB_instance/x__9_n_153
    DSP48_X2Y44          DSP48E1                                      r  ahir_inst/convTransposeB_instance/x__10/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    AD12                                              0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    13.235 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.221    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     7.462 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     9.467    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.550 r  clocking/inst/clkout1_buf/O
                         net (fo=13962, routed)       1.315    10.865    ahir_inst/convTransposeB_instance/clk_out1
    DSP48_X2Y44          DSP48E1                                      r  ahir_inst/convTransposeB_instance/x__10/CLK
                         clock pessimism             -0.593    10.272    
                         clock uncertainty           -0.069    10.204    
    DSP48_X2Y44          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -0.995     9.209    ahir_inst/convTransposeB_instance/x__10
  -------------------------------------------------------------------
                         required time                          9.209    
                         arrival time                         -11.642    
  -------------------------------------------------------------------
                         slack                                 -2.434    

Slack (VIOLATED) :        -2.434ns  (required time - arrival time)
  Source:                 ahir_inst/convTransposeB_instance/x__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ahir_inst/convTransposeB_instance/x__10/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.841ns  (logic 12.028ns (86.901%)  route 1.813ns (13.099%))
  Logic Levels:           13  (CARRY4=7 DSP48E1=4 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.635ns = ( 10.865 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.199ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.913    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.873 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.743    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.650 r  clocking/inst/clkout1_buf/O
                         net (fo=13962, routed)       1.452    -2.199    ahir_inst/convTransposeB_instance/clk_out1
    DSP48_X2Y40          DSP48E1                                      r  ahir_inst/convTransposeB_instance/x__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[46])
                                                      3.001     0.802 f  ahir_inst/convTransposeB_instance/x__2/PCOUT[46]
                         net (fo=1, routed)           0.000     0.802    ahir_inst/convTransposeB_instance/x__2_n_107
    DSP48_X2Y41          DSP48E1 (Prop_dsp48e1_PCIN[46]_PCOUT[47])
                                                      1.219     2.021 r  ahir_inst/convTransposeB_instance/x__3/PCOUT[47]
                         net (fo=1, routed)           0.000     2.021    ahir_inst/convTransposeB_instance/x__3_n_106
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.077     3.098 f  ahir_inst/convTransposeB_instance/x__4/P[3]
                         net (fo=2, routed)           0.441     3.540    ahir_inst/convTransposeB_instance/x__4_n_102
    SLICE_X53Y107        LUT1 (Prop_lut1_I0_O)        0.043     3.583 r  ahir_inst/convTransposeB_instance/x__5_i_18/O
                         net (fo=1, routed)           0.000     3.583    ahir_inst/convTransposeB_instance/x__5_i_18_n_0
    SLICE_X53Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     3.842 r  ahir_inst/convTransposeB_instance/x__5_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.842    ahir_inst/convTransposeB_instance/x__5_i_4_n_0
    SLICE_X53Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.895 r  ahir_inst/convTransposeB_instance/x__5_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.895    ahir_inst/convTransposeB_instance/x__5_i_3_n_0
    SLICE_X53Y109        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     4.061 r  ahir_inst/convTransposeB_instance/x__5_i_2/O[1]
                         net (fo=1, routed)           0.449     4.510    ahir_inst/convTransposeB_instance/x__5_i_2_n_6
    DSP48_X2Y45          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.687     7.197 r  ahir_inst/convTransposeB_instance/x__5/P[0]
                         net (fo=1, routed)           0.447     7.644    ahir_inst/convTransposeB_instance/x__5_n_105
    SLICE_X54Y110        LUT2 (Prop_lut2_I1_O)        0.043     7.687 r  ahir_inst/convTransposeB_instance/i__carry_i_4__4/O
                         net (fo=1, routed)           0.000     7.687    ahir_inst/convTransposeB_instance/i__carry_i_4__4_n_0
    SLICE_X54Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     7.933 r  ahir_inst/convTransposeB_instance/x_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.933    ahir_inst/convTransposeB_instance/x_inferred__2/i__carry_n_0
    SLICE_X54Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.987 r  ahir_inst/convTransposeB_instance/x_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.987    ahir_inst/convTransposeB_instance/x_inferred__2/i__carry__0_n_0
    SLICE_X54Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.041 r  ahir_inst/convTransposeB_instance/x_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.041    ahir_inst/convTransposeB_instance/x_inferred__2/i__carry__1_n_0
    SLICE_X54Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     8.206 r  ahir_inst/convTransposeB_instance/x_inferred__2/i__carry__2/O[1]
                         net (fo=1, routed)           0.476     8.681    ahir_inst/convTransposeB_instance/x_inferred__2/i__carry__2_n_6
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[0])
                                                      2.961    11.642 r  ahir_inst/convTransposeB_instance/x__9/PCOUT[0]
                         net (fo=1, routed)           0.000    11.642    ahir_inst/convTransposeB_instance/x__9_n_153
    DSP48_X2Y44          DSP48E1                                      r  ahir_inst/convTransposeB_instance/x__10/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    AD12                                              0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    13.235 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.221    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     7.462 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     9.467    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.550 r  clocking/inst/clkout1_buf/O
                         net (fo=13962, routed)       1.315    10.865    ahir_inst/convTransposeB_instance/clk_out1
    DSP48_X2Y44          DSP48E1                                      r  ahir_inst/convTransposeB_instance/x__10/CLK
                         clock pessimism             -0.593    10.272    
                         clock uncertainty           -0.069    10.204    
    DSP48_X2Y44          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -0.995     9.209    ahir_inst/convTransposeB_instance/x__10
  -------------------------------------------------------------------
                         required time                          9.209    
                         arrival time                         -11.642    
  -------------------------------------------------------------------
                         slack                                 -2.434    

Slack (VIOLATED) :        -2.434ns  (required time - arrival time)
  Source:                 ahir_inst/convTransposeB_instance/x__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ahir_inst/convTransposeB_instance/x__10/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.841ns  (logic 12.028ns (86.901%)  route 1.813ns (13.099%))
  Logic Levels:           13  (CARRY4=7 DSP48E1=4 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.635ns = ( 10.865 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.199ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.913    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.873 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.743    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.650 r  clocking/inst/clkout1_buf/O
                         net (fo=13962, routed)       1.452    -2.199    ahir_inst/convTransposeB_instance/clk_out1
    DSP48_X2Y40          DSP48E1                                      r  ahir_inst/convTransposeB_instance/x__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[45])
                                                      3.001     0.802 r  ahir_inst/convTransposeB_instance/x__2/PCOUT[45]
                         net (fo=1, routed)           0.000     0.802    ahir_inst/convTransposeB_instance/x__2_n_108
    DSP48_X2Y41          DSP48E1 (Prop_dsp48e1_PCIN[45]_PCOUT[47])
                                                      1.219     2.021 r  ahir_inst/convTransposeB_instance/x__3/PCOUT[47]
                         net (fo=1, routed)           0.000     2.021    ahir_inst/convTransposeB_instance/x__3_n_106
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.077     3.098 f  ahir_inst/convTransposeB_instance/x__4/P[3]
                         net (fo=2, routed)           0.441     3.540    ahir_inst/convTransposeB_instance/x__4_n_102
    SLICE_X53Y107        LUT1 (Prop_lut1_I0_O)        0.043     3.583 r  ahir_inst/convTransposeB_instance/x__5_i_18/O
                         net (fo=1, routed)           0.000     3.583    ahir_inst/convTransposeB_instance/x__5_i_18_n_0
    SLICE_X53Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     3.842 r  ahir_inst/convTransposeB_instance/x__5_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.842    ahir_inst/convTransposeB_instance/x__5_i_4_n_0
    SLICE_X53Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.895 r  ahir_inst/convTransposeB_instance/x__5_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.895    ahir_inst/convTransposeB_instance/x__5_i_3_n_0
    SLICE_X53Y109        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     4.061 r  ahir_inst/convTransposeB_instance/x__5_i_2/O[1]
                         net (fo=1, routed)           0.449     4.510    ahir_inst/convTransposeB_instance/x__5_i_2_n_6
    DSP48_X2Y45          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.687     7.197 r  ahir_inst/convTransposeB_instance/x__5/P[0]
                         net (fo=1, routed)           0.447     7.644    ahir_inst/convTransposeB_instance/x__5_n_105
    SLICE_X54Y110        LUT2 (Prop_lut2_I1_O)        0.043     7.687 r  ahir_inst/convTransposeB_instance/i__carry_i_4__4/O
                         net (fo=1, routed)           0.000     7.687    ahir_inst/convTransposeB_instance/i__carry_i_4__4_n_0
    SLICE_X54Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     7.933 r  ahir_inst/convTransposeB_instance/x_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.933    ahir_inst/convTransposeB_instance/x_inferred__2/i__carry_n_0
    SLICE_X54Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.987 r  ahir_inst/convTransposeB_instance/x_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.987    ahir_inst/convTransposeB_instance/x_inferred__2/i__carry__0_n_0
    SLICE_X54Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.041 r  ahir_inst/convTransposeB_instance/x_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.041    ahir_inst/convTransposeB_instance/x_inferred__2/i__carry__1_n_0
    SLICE_X54Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     8.206 r  ahir_inst/convTransposeB_instance/x_inferred__2/i__carry__2/O[1]
                         net (fo=1, routed)           0.476     8.681    ahir_inst/convTransposeB_instance/x_inferred__2/i__carry__2_n_6
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[0])
                                                      2.961    11.642 r  ahir_inst/convTransposeB_instance/x__9/PCOUT[0]
                         net (fo=1, routed)           0.000    11.642    ahir_inst/convTransposeB_instance/x__9_n_153
    DSP48_X2Y44          DSP48E1                                      r  ahir_inst/convTransposeB_instance/x__10/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    AD12                                              0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    13.235 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.221    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     7.462 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     9.467    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.550 r  clocking/inst/clkout1_buf/O
                         net (fo=13962, routed)       1.315    10.865    ahir_inst/convTransposeB_instance/clk_out1
    DSP48_X2Y44          DSP48E1                                      r  ahir_inst/convTransposeB_instance/x__10/CLK
                         clock pessimism             -0.593    10.272    
                         clock uncertainty           -0.069    10.204    
    DSP48_X2Y44          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -0.995     9.209    ahir_inst/convTransposeB_instance/x__10
  -------------------------------------------------------------------
                         required time                          9.209    
                         arrival time                         -11.642    
  -------------------------------------------------------------------
                         slack                                 -2.434    

Slack (VIOLATED) :        -2.434ns  (required time - arrival time)
  Source:                 ahir_inst/convTransposeB_instance/x__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ahir_inst/convTransposeB_instance/x__10/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.841ns  (logic 12.028ns (86.901%)  route 1.813ns (13.099%))
  Logic Levels:           13  (CARRY4=7 DSP48E1=4 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.635ns = ( 10.865 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.199ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.913    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.873 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.743    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.650 r  clocking/inst/clkout1_buf/O
                         net (fo=13962, routed)       1.452    -2.199    ahir_inst/convTransposeB_instance/clk_out1
    DSP48_X2Y40          DSP48E1                                      r  ahir_inst/convTransposeB_instance/x__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[45])
                                                      3.001     0.802 f  ahir_inst/convTransposeB_instance/x__2/PCOUT[45]
                         net (fo=1, routed)           0.000     0.802    ahir_inst/convTransposeB_instance/x__2_n_108
    DSP48_X2Y41          DSP48E1 (Prop_dsp48e1_PCIN[45]_PCOUT[47])
                                                      1.219     2.021 r  ahir_inst/convTransposeB_instance/x__3/PCOUT[47]
                         net (fo=1, routed)           0.000     2.021    ahir_inst/convTransposeB_instance/x__3_n_106
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.077     3.098 f  ahir_inst/convTransposeB_instance/x__4/P[3]
                         net (fo=2, routed)           0.441     3.540    ahir_inst/convTransposeB_instance/x__4_n_102
    SLICE_X53Y107        LUT1 (Prop_lut1_I0_O)        0.043     3.583 r  ahir_inst/convTransposeB_instance/x__5_i_18/O
                         net (fo=1, routed)           0.000     3.583    ahir_inst/convTransposeB_instance/x__5_i_18_n_0
    SLICE_X53Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     3.842 r  ahir_inst/convTransposeB_instance/x__5_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.842    ahir_inst/convTransposeB_instance/x__5_i_4_n_0
    SLICE_X53Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.895 r  ahir_inst/convTransposeB_instance/x__5_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.895    ahir_inst/convTransposeB_instance/x__5_i_3_n_0
    SLICE_X53Y109        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     4.061 r  ahir_inst/convTransposeB_instance/x__5_i_2/O[1]
                         net (fo=1, routed)           0.449     4.510    ahir_inst/convTransposeB_instance/x__5_i_2_n_6
    DSP48_X2Y45          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.687     7.197 r  ahir_inst/convTransposeB_instance/x__5/P[0]
                         net (fo=1, routed)           0.447     7.644    ahir_inst/convTransposeB_instance/x__5_n_105
    SLICE_X54Y110        LUT2 (Prop_lut2_I1_O)        0.043     7.687 r  ahir_inst/convTransposeB_instance/i__carry_i_4__4/O
                         net (fo=1, routed)           0.000     7.687    ahir_inst/convTransposeB_instance/i__carry_i_4__4_n_0
    SLICE_X54Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     7.933 r  ahir_inst/convTransposeB_instance/x_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.933    ahir_inst/convTransposeB_instance/x_inferred__2/i__carry_n_0
    SLICE_X54Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.987 r  ahir_inst/convTransposeB_instance/x_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.987    ahir_inst/convTransposeB_instance/x_inferred__2/i__carry__0_n_0
    SLICE_X54Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.041 r  ahir_inst/convTransposeB_instance/x_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.041    ahir_inst/convTransposeB_instance/x_inferred__2/i__carry__1_n_0
    SLICE_X54Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     8.206 r  ahir_inst/convTransposeB_instance/x_inferred__2/i__carry__2/O[1]
                         net (fo=1, routed)           0.476     8.681    ahir_inst/convTransposeB_instance/x_inferred__2/i__carry__2_n_6
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[0])
                                                      2.961    11.642 r  ahir_inst/convTransposeB_instance/x__9/PCOUT[0]
                         net (fo=1, routed)           0.000    11.642    ahir_inst/convTransposeB_instance/x__9_n_153
    DSP48_X2Y44          DSP48E1                                      r  ahir_inst/convTransposeB_instance/x__10/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    AD12                                              0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    13.235 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.221    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     7.462 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     9.467    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.550 r  clocking/inst/clkout1_buf/O
                         net (fo=13962, routed)       1.315    10.865    ahir_inst/convTransposeB_instance/clk_out1
    DSP48_X2Y44          DSP48E1                                      r  ahir_inst/convTransposeB_instance/x__10/CLK
                         clock pessimism             -0.593    10.272    
                         clock uncertainty           -0.069    10.204    
    DSP48_X2Y44          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -0.995     9.209    ahir_inst/convTransposeB_instance/x__10
  -------------------------------------------------------------------
                         required time                          9.209    
                         arrival time                         -11.642    
  -------------------------------------------------------------------
                         slack                                 -2.434    

Slack (VIOLATED) :        -2.434ns  (required time - arrival time)
  Source:                 ahir_inst/convTransposeB_instance/x__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ahir_inst/convTransposeB_instance/x__10/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.841ns  (logic 12.028ns (86.901%)  route 1.813ns (13.099%))
  Logic Levels:           13  (CARRY4=7 DSP48E1=4 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.635ns = ( 10.865 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.199ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.913    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.873 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.743    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.650 r  clocking/inst/clkout1_buf/O
                         net (fo=13962, routed)       1.452    -2.199    ahir_inst/convTransposeB_instance/clk_out1
    DSP48_X2Y40          DSP48E1                                      r  ahir_inst/convTransposeB_instance/x__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[44])
                                                      3.001     0.802 r  ahir_inst/convTransposeB_instance/x__2/PCOUT[44]
                         net (fo=1, routed)           0.000     0.802    ahir_inst/convTransposeB_instance/x__2_n_109
    DSP48_X2Y41          DSP48E1 (Prop_dsp48e1_PCIN[44]_PCOUT[47])
                                                      1.219     2.021 r  ahir_inst/convTransposeB_instance/x__3/PCOUT[47]
                         net (fo=1, routed)           0.000     2.021    ahir_inst/convTransposeB_instance/x__3_n_106
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.077     3.098 f  ahir_inst/convTransposeB_instance/x__4/P[3]
                         net (fo=2, routed)           0.441     3.540    ahir_inst/convTransposeB_instance/x__4_n_102
    SLICE_X53Y107        LUT1 (Prop_lut1_I0_O)        0.043     3.583 r  ahir_inst/convTransposeB_instance/x__5_i_18/O
                         net (fo=1, routed)           0.000     3.583    ahir_inst/convTransposeB_instance/x__5_i_18_n_0
    SLICE_X53Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     3.842 r  ahir_inst/convTransposeB_instance/x__5_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.842    ahir_inst/convTransposeB_instance/x__5_i_4_n_0
    SLICE_X53Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.895 r  ahir_inst/convTransposeB_instance/x__5_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.895    ahir_inst/convTransposeB_instance/x__5_i_3_n_0
    SLICE_X53Y109        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     4.061 r  ahir_inst/convTransposeB_instance/x__5_i_2/O[1]
                         net (fo=1, routed)           0.449     4.510    ahir_inst/convTransposeB_instance/x__5_i_2_n_6
    DSP48_X2Y45          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.687     7.197 r  ahir_inst/convTransposeB_instance/x__5/P[0]
                         net (fo=1, routed)           0.447     7.644    ahir_inst/convTransposeB_instance/x__5_n_105
    SLICE_X54Y110        LUT2 (Prop_lut2_I1_O)        0.043     7.687 r  ahir_inst/convTransposeB_instance/i__carry_i_4__4/O
                         net (fo=1, routed)           0.000     7.687    ahir_inst/convTransposeB_instance/i__carry_i_4__4_n_0
    SLICE_X54Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     7.933 r  ahir_inst/convTransposeB_instance/x_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.933    ahir_inst/convTransposeB_instance/x_inferred__2/i__carry_n_0
    SLICE_X54Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.987 r  ahir_inst/convTransposeB_instance/x_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.987    ahir_inst/convTransposeB_instance/x_inferred__2/i__carry__0_n_0
    SLICE_X54Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.041 r  ahir_inst/convTransposeB_instance/x_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.041    ahir_inst/convTransposeB_instance/x_inferred__2/i__carry__1_n_0
    SLICE_X54Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     8.206 r  ahir_inst/convTransposeB_instance/x_inferred__2/i__carry__2/O[1]
                         net (fo=1, routed)           0.476     8.681    ahir_inst/convTransposeB_instance/x_inferred__2/i__carry__2_n_6
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[0])
                                                      2.961    11.642 r  ahir_inst/convTransposeB_instance/x__9/PCOUT[0]
                         net (fo=1, routed)           0.000    11.642    ahir_inst/convTransposeB_instance/x__9_n_153
    DSP48_X2Y44          DSP48E1                                      r  ahir_inst/convTransposeB_instance/x__10/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    AD12                                              0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    13.235 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.221    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     7.462 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     9.467    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.550 r  clocking/inst/clkout1_buf/O
                         net (fo=13962, routed)       1.315    10.865    ahir_inst/convTransposeB_instance/clk_out1
    DSP48_X2Y44          DSP48E1                                      r  ahir_inst/convTransposeB_instance/x__10/CLK
                         clock pessimism             -0.593    10.272    
                         clock uncertainty           -0.069    10.204    
    DSP48_X2Y44          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -0.995     9.209    ahir_inst/convTransposeB_instance/x__10
  -------------------------------------------------------------------
                         required time                          9.209    
                         arrival time                         -11.642    
  -------------------------------------------------------------------
                         slack                                 -2.434    

Slack (VIOLATED) :        -2.434ns  (required time - arrival time)
  Source:                 ahir_inst/convTransposeB_instance/x__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ahir_inst/convTransposeB_instance/x__10/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.841ns  (logic 12.028ns (86.901%)  route 1.813ns (13.099%))
  Logic Levels:           13  (CARRY4=7 DSP48E1=4 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.635ns = ( 10.865 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.199ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.913    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.873 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.743    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.650 r  clocking/inst/clkout1_buf/O
                         net (fo=13962, routed)       1.452    -2.199    ahir_inst/convTransposeB_instance/clk_out1
    DSP48_X2Y40          DSP48E1                                      r  ahir_inst/convTransposeB_instance/x__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[44])
                                                      3.001     0.802 f  ahir_inst/convTransposeB_instance/x__2/PCOUT[44]
                         net (fo=1, routed)           0.000     0.802    ahir_inst/convTransposeB_instance/x__2_n_109
    DSP48_X2Y41          DSP48E1 (Prop_dsp48e1_PCIN[44]_PCOUT[47])
                                                      1.219     2.021 r  ahir_inst/convTransposeB_instance/x__3/PCOUT[47]
                         net (fo=1, routed)           0.000     2.021    ahir_inst/convTransposeB_instance/x__3_n_106
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.077     3.098 f  ahir_inst/convTransposeB_instance/x__4/P[3]
                         net (fo=2, routed)           0.441     3.540    ahir_inst/convTransposeB_instance/x__4_n_102
    SLICE_X53Y107        LUT1 (Prop_lut1_I0_O)        0.043     3.583 r  ahir_inst/convTransposeB_instance/x__5_i_18/O
                         net (fo=1, routed)           0.000     3.583    ahir_inst/convTransposeB_instance/x__5_i_18_n_0
    SLICE_X53Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     3.842 r  ahir_inst/convTransposeB_instance/x__5_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.842    ahir_inst/convTransposeB_instance/x__5_i_4_n_0
    SLICE_X53Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.895 r  ahir_inst/convTransposeB_instance/x__5_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.895    ahir_inst/convTransposeB_instance/x__5_i_3_n_0
    SLICE_X53Y109        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     4.061 r  ahir_inst/convTransposeB_instance/x__5_i_2/O[1]
                         net (fo=1, routed)           0.449     4.510    ahir_inst/convTransposeB_instance/x__5_i_2_n_6
    DSP48_X2Y45          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.687     7.197 r  ahir_inst/convTransposeB_instance/x__5/P[0]
                         net (fo=1, routed)           0.447     7.644    ahir_inst/convTransposeB_instance/x__5_n_105
    SLICE_X54Y110        LUT2 (Prop_lut2_I1_O)        0.043     7.687 r  ahir_inst/convTransposeB_instance/i__carry_i_4__4/O
                         net (fo=1, routed)           0.000     7.687    ahir_inst/convTransposeB_instance/i__carry_i_4__4_n_0
    SLICE_X54Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     7.933 r  ahir_inst/convTransposeB_instance/x_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.933    ahir_inst/convTransposeB_instance/x_inferred__2/i__carry_n_0
    SLICE_X54Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.987 r  ahir_inst/convTransposeB_instance/x_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.987    ahir_inst/convTransposeB_instance/x_inferred__2/i__carry__0_n_0
    SLICE_X54Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.041 r  ahir_inst/convTransposeB_instance/x_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.041    ahir_inst/convTransposeB_instance/x_inferred__2/i__carry__1_n_0
    SLICE_X54Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     8.206 r  ahir_inst/convTransposeB_instance/x_inferred__2/i__carry__2/O[1]
                         net (fo=1, routed)           0.476     8.681    ahir_inst/convTransposeB_instance/x_inferred__2/i__carry__2_n_6
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[0])
                                                      2.961    11.642 r  ahir_inst/convTransposeB_instance/x__9/PCOUT[0]
                         net (fo=1, routed)           0.000    11.642    ahir_inst/convTransposeB_instance/x__9_n_153
    DSP48_X2Y44          DSP48E1                                      r  ahir_inst/convTransposeB_instance/x__10/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    AD12                                              0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    13.235 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.221    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     7.462 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     9.467    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.550 r  clocking/inst/clkout1_buf/O
                         net (fo=13962, routed)       1.315    10.865    ahir_inst/convTransposeB_instance/clk_out1
    DSP48_X2Y44          DSP48E1                                      r  ahir_inst/convTransposeB_instance/x__10/CLK
                         clock pessimism             -0.593    10.272    
                         clock uncertainty           -0.069    10.204    
    DSP48_X2Y44          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -0.995     9.209    ahir_inst/convTransposeB_instance/x__10
  -------------------------------------------------------------------
                         required time                          9.209    
                         arrival time                         -11.642    
  -------------------------------------------------------------------
                         slack                                 -2.434    

Slack (VIOLATED) :        -2.434ns  (required time - arrival time)
  Source:                 ahir_inst/convTransposeB_instance/x__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ahir_inst/convTransposeB_instance/x__10/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.841ns  (logic 12.028ns (86.901%)  route 1.813ns (13.099%))
  Logic Levels:           13  (CARRY4=7 DSP48E1=4 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.635ns = ( 10.865 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.199ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.913    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.873 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.743    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.650 r  clocking/inst/clkout1_buf/O
                         net (fo=13962, routed)       1.452    -2.199    ahir_inst/convTransposeB_instance/clk_out1
    DSP48_X2Y40          DSP48E1                                      r  ahir_inst/convTransposeB_instance/x__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[43])
                                                      3.001     0.802 r  ahir_inst/convTransposeB_instance/x__2/PCOUT[43]
                         net (fo=1, routed)           0.000     0.802    ahir_inst/convTransposeB_instance/x__2_n_110
    DSP48_X2Y41          DSP48E1 (Prop_dsp48e1_PCIN[43]_PCOUT[47])
                                                      1.219     2.021 r  ahir_inst/convTransposeB_instance/x__3/PCOUT[47]
                         net (fo=1, routed)           0.000     2.021    ahir_inst/convTransposeB_instance/x__3_n_106
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.077     3.098 f  ahir_inst/convTransposeB_instance/x__4/P[3]
                         net (fo=2, routed)           0.441     3.540    ahir_inst/convTransposeB_instance/x__4_n_102
    SLICE_X53Y107        LUT1 (Prop_lut1_I0_O)        0.043     3.583 r  ahir_inst/convTransposeB_instance/x__5_i_18/O
                         net (fo=1, routed)           0.000     3.583    ahir_inst/convTransposeB_instance/x__5_i_18_n_0
    SLICE_X53Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     3.842 r  ahir_inst/convTransposeB_instance/x__5_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.842    ahir_inst/convTransposeB_instance/x__5_i_4_n_0
    SLICE_X53Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.895 r  ahir_inst/convTransposeB_instance/x__5_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.895    ahir_inst/convTransposeB_instance/x__5_i_3_n_0
    SLICE_X53Y109        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     4.061 r  ahir_inst/convTransposeB_instance/x__5_i_2/O[1]
                         net (fo=1, routed)           0.449     4.510    ahir_inst/convTransposeB_instance/x__5_i_2_n_6
    DSP48_X2Y45          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.687     7.197 r  ahir_inst/convTransposeB_instance/x__5/P[0]
                         net (fo=1, routed)           0.447     7.644    ahir_inst/convTransposeB_instance/x__5_n_105
    SLICE_X54Y110        LUT2 (Prop_lut2_I1_O)        0.043     7.687 r  ahir_inst/convTransposeB_instance/i__carry_i_4__4/O
                         net (fo=1, routed)           0.000     7.687    ahir_inst/convTransposeB_instance/i__carry_i_4__4_n_0
    SLICE_X54Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     7.933 r  ahir_inst/convTransposeB_instance/x_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.933    ahir_inst/convTransposeB_instance/x_inferred__2/i__carry_n_0
    SLICE_X54Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.987 r  ahir_inst/convTransposeB_instance/x_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.987    ahir_inst/convTransposeB_instance/x_inferred__2/i__carry__0_n_0
    SLICE_X54Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.041 r  ahir_inst/convTransposeB_instance/x_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.041    ahir_inst/convTransposeB_instance/x_inferred__2/i__carry__1_n_0
    SLICE_X54Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     8.206 r  ahir_inst/convTransposeB_instance/x_inferred__2/i__carry__2/O[1]
                         net (fo=1, routed)           0.476     8.681    ahir_inst/convTransposeB_instance/x_inferred__2/i__carry__2_n_6
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[0])
                                                      2.961    11.642 r  ahir_inst/convTransposeB_instance/x__9/PCOUT[0]
                         net (fo=1, routed)           0.000    11.642    ahir_inst/convTransposeB_instance/x__9_n_153
    DSP48_X2Y44          DSP48E1                                      r  ahir_inst/convTransposeB_instance/x__10/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    AD12                                              0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    13.235 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.221    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     7.462 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     9.467    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.550 r  clocking/inst/clkout1_buf/O
                         net (fo=13962, routed)       1.315    10.865    ahir_inst/convTransposeB_instance/clk_out1
    DSP48_X2Y44          DSP48E1                                      r  ahir_inst/convTransposeB_instance/x__10/CLK
                         clock pessimism             -0.593    10.272    
                         clock uncertainty           -0.069    10.204    
    DSP48_X2Y44          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -0.995     9.209    ahir_inst/convTransposeB_instance/x__10
  -------------------------------------------------------------------
                         required time                          9.209    
                         arrival time                         -11.642    
  -------------------------------------------------------------------
                         slack                                 -2.434    

Slack (VIOLATED) :        -2.434ns  (required time - arrival time)
  Source:                 ahir_inst/convTransposeB_instance/x__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ahir_inst/convTransposeB_instance/x__10/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.841ns  (logic 12.028ns (86.901%)  route 1.813ns (13.099%))
  Logic Levels:           13  (CARRY4=7 DSP48E1=4 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.635ns = ( 10.865 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.199ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.913    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.873 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.743    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.650 r  clocking/inst/clkout1_buf/O
                         net (fo=13962, routed)       1.452    -2.199    ahir_inst/convTransposeB_instance/clk_out1
    DSP48_X2Y40          DSP48E1                                      r  ahir_inst/convTransposeB_instance/x__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[43])
                                                      3.001     0.802 f  ahir_inst/convTransposeB_instance/x__2/PCOUT[43]
                         net (fo=1, routed)           0.000     0.802    ahir_inst/convTransposeB_instance/x__2_n_110
    DSP48_X2Y41          DSP48E1 (Prop_dsp48e1_PCIN[43]_PCOUT[47])
                                                      1.219     2.021 r  ahir_inst/convTransposeB_instance/x__3/PCOUT[47]
                         net (fo=1, routed)           0.000     2.021    ahir_inst/convTransposeB_instance/x__3_n_106
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.077     3.098 f  ahir_inst/convTransposeB_instance/x__4/P[3]
                         net (fo=2, routed)           0.441     3.540    ahir_inst/convTransposeB_instance/x__4_n_102
    SLICE_X53Y107        LUT1 (Prop_lut1_I0_O)        0.043     3.583 r  ahir_inst/convTransposeB_instance/x__5_i_18/O
                         net (fo=1, routed)           0.000     3.583    ahir_inst/convTransposeB_instance/x__5_i_18_n_0
    SLICE_X53Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     3.842 r  ahir_inst/convTransposeB_instance/x__5_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.842    ahir_inst/convTransposeB_instance/x__5_i_4_n_0
    SLICE_X53Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.895 r  ahir_inst/convTransposeB_instance/x__5_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.895    ahir_inst/convTransposeB_instance/x__5_i_3_n_0
    SLICE_X53Y109        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     4.061 r  ahir_inst/convTransposeB_instance/x__5_i_2/O[1]
                         net (fo=1, routed)           0.449     4.510    ahir_inst/convTransposeB_instance/x__5_i_2_n_6
    DSP48_X2Y45          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.687     7.197 r  ahir_inst/convTransposeB_instance/x__5/P[0]
                         net (fo=1, routed)           0.447     7.644    ahir_inst/convTransposeB_instance/x__5_n_105
    SLICE_X54Y110        LUT2 (Prop_lut2_I1_O)        0.043     7.687 r  ahir_inst/convTransposeB_instance/i__carry_i_4__4/O
                         net (fo=1, routed)           0.000     7.687    ahir_inst/convTransposeB_instance/i__carry_i_4__4_n_0
    SLICE_X54Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     7.933 r  ahir_inst/convTransposeB_instance/x_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.933    ahir_inst/convTransposeB_instance/x_inferred__2/i__carry_n_0
    SLICE_X54Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.987 r  ahir_inst/convTransposeB_instance/x_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.987    ahir_inst/convTransposeB_instance/x_inferred__2/i__carry__0_n_0
    SLICE_X54Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.041 r  ahir_inst/convTransposeB_instance/x_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.041    ahir_inst/convTransposeB_instance/x_inferred__2/i__carry__1_n_0
    SLICE_X54Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     8.206 r  ahir_inst/convTransposeB_instance/x_inferred__2/i__carry__2/O[1]
                         net (fo=1, routed)           0.476     8.681    ahir_inst/convTransposeB_instance/x_inferred__2/i__carry__2_n_6
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[0])
                                                      2.961    11.642 r  ahir_inst/convTransposeB_instance/x__9/PCOUT[0]
                         net (fo=1, routed)           0.000    11.642    ahir_inst/convTransposeB_instance/x__9_n_153
    DSP48_X2Y44          DSP48E1                                      r  ahir_inst/convTransposeB_instance/x__10/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    AD12                                              0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    13.235 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.221    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     7.462 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     9.467    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.550 r  clocking/inst/clkout1_buf/O
                         net (fo=13962, routed)       1.315    10.865    ahir_inst/convTransposeB_instance/clk_out1
    DSP48_X2Y44          DSP48E1                                      r  ahir_inst/convTransposeB_instance/x__10/CLK
                         clock pessimism             -0.593    10.272    
                         clock uncertainty           -0.069    10.204    
    DSP48_X2Y44          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -0.995     9.209    ahir_inst/convTransposeB_instance/x__10
  -------------------------------------------------------------------
                         required time                          9.209    
                         arrival time                         -11.642    
  -------------------------------------------------------------------
                         slack                                 -2.434    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 ahir_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/read_data_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ahir_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/read_data_base_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.146ns (44.254%)  route 0.184ns (55.746%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.571ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.870    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.170 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.230    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.204 r  clocking/inst/clkout1_buf/O
                         net (fo=13962, routed)       0.642    -0.562    ahir_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/clk_out1
    SLICE_X74Y92         FDRE                                         r  ahir_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/read_data_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y92         FDRE (Prop_fdre_C_Q)         0.118    -0.444 r  ahir_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/read_data_reg_reg[29]/Q
                         net (fo=1, routed)           0.184    -0.260    ahir_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/read_data_reg[29]
    SLICE_X80Y93         LUT3 (Prop_lut3_I1_O)        0.028    -0.232 r  ahir_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/read_data_base_reg[29]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    ahir_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase_n_98
    SLICE_X80Y93         FDRE                                         r  ahir_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/read_data_base_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.999    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.494 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.487    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.457 r  clocking/inst/clkout1_buf/O
                         net (fo=13962, routed)       0.886    -0.571    ahir_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/clk_out1
    SLICE_X80Y93         FDRE                                         r  ahir_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/read_data_base_reg_reg[29]/C
                         clock pessimism              0.206    -0.366    
    SLICE_X80Y93         FDRE (Hold_fdre_C_D)         0.060    -0.306    ahir_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/read_data_base_reg_reg[29]
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 ahir_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/read_data_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ahir_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/read_data_base_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.146ns (44.254%)  route 0.184ns (55.746%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.571ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.870    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.170 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.230    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.204 r  clocking/inst/clkout1_buf/O
                         net (fo=13962, routed)       0.642    -0.562    ahir_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/clk_out1
    SLICE_X74Y92         FDRE                                         r  ahir_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/read_data_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y92         FDRE (Prop_fdre_C_Q)         0.118    -0.444 f  ahir_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/read_data_reg_reg[29]/Q
                         net (fo=1, routed)           0.184    -0.260    ahir_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/read_data_reg[29]
    SLICE_X80Y93         LUT3 (Prop_lut3_I1_O)        0.028    -0.232 f  ahir_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/read_data_base_reg[29]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    ahir_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase_n_98
    SLICE_X80Y93         FDRE                                         f  ahir_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/read_data_base_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.999    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.494 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.487    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.457 r  clocking/inst/clkout1_buf/O
                         net (fo=13962, routed)       0.886    -0.571    ahir_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/clk_out1
    SLICE_X80Y93         FDRE                                         r  ahir_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/read_data_base_reg_reg[29]/C
                         clock pessimism              0.206    -0.366    
    SLICE_X80Y93         FDRE (Hold_fdre_C_D)         0.060    -0.306    ahir_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/read_data_base_reg_reg[29]
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 ahir_inst/testConfigure_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.fe_logic/fsm_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ahir_inst/testConfigure_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/fsm_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.128ns (36.728%)  route 0.221ns (63.272%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.580ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.870    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.170 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.230    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.204 r  clocking/inst/clkout1_buf/O
                         net (fo=13962, routed)       0.643    -0.561    ahir_inst/testConfigure_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.fe_logic/clk_out1
    SLICE_X80Y86         FDRE                                         r  ahir_inst/testConfigure_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.fe_logic/fsm_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y86         FDRE (Prop_fdre_C_Q)         0.100    -0.461 r  ahir_inst/testConfigure_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.fe_logic/fsm_state_reg[1]/Q
                         net (fo=14, routed)          0.221    -0.240    ahir_inst/testConfigure_instance/data_path.LoadGroup0.LoadGroup0_accessRegulator_3/releaseReqPlace/full
    SLICE_X78Y86         LUT6 (Prop_lut6_I4_O)        0.028    -0.212 r  ahir_inst/testConfigure_instance/data_path.LoadGroup0.LoadGroup0_accessRegulator_3/releaseReqPlace/fsm_state_i_1__60/O
                         net (fo=1, routed)           0.000    -0.212    ahir_inst/testConfigure_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/CapEqOne.non_zero_reg
    SLICE_X78Y86         FDRE                                         r  ahir_inst/testConfigure_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/fsm_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.999    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.494 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.487    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.457 r  clocking/inst/clkout1_buf/O
                         net (fo=13962, routed)       0.877    -0.580    ahir_inst/testConfigure_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/clk_out1
    SLICE_X78Y86         FDRE                                         r  ahir_inst/testConfigure_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/fsm_state_reg/C
                         clock pessimism              0.206    -0.375    
    SLICE_X78Y86         FDRE (Hold_fdre_C_D)         0.087    -0.288    ahir_inst/testConfigure_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/fsm_state_reg
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 ahir_inst/testConfigure_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.fe_logic/fsm_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ahir_inst/testConfigure_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/fsm_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.128ns (36.728%)  route 0.221ns (63.272%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.580ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.870    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.170 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.230    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.204 r  clocking/inst/clkout1_buf/O
                         net (fo=13962, routed)       0.643    -0.561    ahir_inst/testConfigure_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.fe_logic/clk_out1
    SLICE_X80Y86         FDRE                                         r  ahir_inst/testConfigure_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.fe_logic/fsm_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y86         FDRE (Prop_fdre_C_Q)         0.100    -0.461 f  ahir_inst/testConfigure_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.fe_logic/fsm_state_reg[1]/Q
                         net (fo=14, routed)          0.221    -0.240    ahir_inst/testConfigure_instance/data_path.LoadGroup0.LoadGroup0_accessRegulator_3/releaseReqPlace/full
    SLICE_X78Y86         LUT6 (Prop_lut6_I4_O)        0.028    -0.212 f  ahir_inst/testConfigure_instance/data_path.LoadGroup0.LoadGroup0_accessRegulator_3/releaseReqPlace/fsm_state_i_1__60/O
                         net (fo=1, routed)           0.000    -0.212    ahir_inst/testConfigure_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/CapEqOne.non_zero_reg
    SLICE_X78Y86         FDRE                                         f  ahir_inst/testConfigure_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/fsm_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.999    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.494 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.487    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.457 r  clocking/inst/clkout1_buf/O
                         net (fo=13962, routed)       0.877    -0.580    ahir_inst/testConfigure_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/clk_out1
    SLICE_X78Y86         FDRE                                         r  ahir_inst/testConfigure_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/fsm_state_reg/C
                         clock pessimism              0.206    -0.375    
    SLICE_X78Y86         FDRE (Hold_fdre_C_D)         0.087    -0.288    ahir_inst/testConfigure_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/fsm_state_reg
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 ahir_inst/testConfigure_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.full_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ahir_inst/testConfigure_instance/out_buffer/fsm_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.146ns (33.826%)  route 0.286ns (66.174%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.570ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.870    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.170 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.230    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.204 r  clocking/inst/clkout1_buf/O
                         net (fo=13962, routed)       0.596    -0.608    ahir_inst/testConfigure_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/clk_out1
    SLICE_X82Y100        FDRE                                         r  ahir_inst/testConfigure_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.full_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y100        FDRE (Prop_fdre_C_Q)         0.118    -0.490 r  ahir_inst/testConfigure_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.full_flag_reg/Q
                         net (fo=6, routed)           0.286    -0.204    ahir_inst/testConfigure_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.full_flag_reg_0
    SLICE_X82Y99         LUT3 (Prop_lut3_I1_O)        0.028    -0.176 r  ahir_inst/testConfigure_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/fsm_state_i_1__77/O
                         net (fo=1, routed)           0.000    -0.176    ahir_inst/testConfigure_instance/out_buffer/notFRR.bufPipe_n_1
    SLICE_X82Y99         FDRE                                         r  ahir_inst/testConfigure_instance/out_buffer/fsm_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.999    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.494 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.487    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.457 r  clocking/inst/clkout1_buf/O
                         net (fo=13962, routed)       0.887    -0.570    ahir_inst/testConfigure_instance/out_buffer/clk_out1
    SLICE_X82Y99         FDRE                                         r  ahir_inst/testConfigure_instance/out_buffer/fsm_state_reg/C
                         clock pessimism              0.226    -0.345    
    SLICE_X82Y99         FDRE (Hold_fdre_C_D)         0.087    -0.258    ahir_inst/testConfigure_instance/out_buffer/fsm_state_reg
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 ahir_inst/testConfigure_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.full_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ahir_inst/testConfigure_instance/out_buffer/fsm_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.146ns (33.826%)  route 0.286ns (66.174%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.570ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.870    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.170 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.230    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.204 r  clocking/inst/clkout1_buf/O
                         net (fo=13962, routed)       0.596    -0.608    ahir_inst/testConfigure_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/clk_out1
    SLICE_X82Y100        FDRE                                         r  ahir_inst/testConfigure_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.full_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y100        FDRE (Prop_fdre_C_Q)         0.118    -0.490 f  ahir_inst/testConfigure_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.full_flag_reg/Q
                         net (fo=6, routed)           0.286    -0.204    ahir_inst/testConfigure_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.full_flag_reg_0
    SLICE_X82Y99         LUT3 (Prop_lut3_I1_O)        0.028    -0.176 f  ahir_inst/testConfigure_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/fsm_state_i_1__77/O
                         net (fo=1, routed)           0.000    -0.176    ahir_inst/testConfigure_instance/out_buffer/notFRR.bufPipe_n_1
    SLICE_X82Y99         FDRE                                         f  ahir_inst/testConfigure_instance/out_buffer/fsm_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.999    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.494 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.487    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.457 r  clocking/inst/clkout1_buf/O
                         net (fo=13962, routed)       0.887    -0.570    ahir_inst/testConfigure_instance/out_buffer/clk_out1
    SLICE_X82Y99         FDRE                                         r  ahir_inst/testConfigure_instance/out_buffer/fsm_state_reg/C
                         clock pessimism              0.226    -0.345    
    SLICE_X82Y99         FDRE (Hold_fdre_C_D)         0.087    -0.258    ahir_inst/testConfigure_instance/out_buffer/fsm_state_reg
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 ahir_inst/convTransposeB_instance/data_path.ApIntAdd_group_35.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ahir_inst/convTransposeB_instance/data_path.addr_of_2007_final_reg_block.addr_of_2007_final_reg/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.100ns (65.134%)  route 0.054ns (34.866%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.647ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.870    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.170 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.230    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.204 r  clocking/inst/clkout1_buf/O
                         net (fo=13962, routed)       0.592    -0.612    ahir_inst/convTransposeB_instance/data_path.ApIntAdd_group_35.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk_out1
    SLICE_X53Y114        FDRE                                         r  ahir_inst/convTransposeB_instance/data_path.ApIntAdd_group_35.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y114        FDRE (Prop_fdre_C_Q)         0.100    -0.512 r  ahir_inst/convTransposeB_instance/data_path.ApIntAdd_group_35.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[2]/Q
                         net (fo=1, routed)           0.054    -0.458    ahir_inst/convTransposeB_instance/data_path.addr_of_2007_final_reg_block.addr_of_2007_final_reg/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/D[2]
    SLICE_X52Y114        FDRE                                         r  ahir_inst/convTransposeB_instance/data_path.addr_of_2007_final_reg_block.addr_of_2007_final_reg/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.999    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.494 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.487    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.457 r  clocking/inst/clkout1_buf/O
                         net (fo=13962, routed)       0.810    -0.647    ahir_inst/convTransposeB_instance/data_path.addr_of_2007_final_reg_block.addr_of_2007_final_reg/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk_out1
    SLICE_X52Y114        FDRE                                         r  ahir_inst/convTransposeB_instance/data_path.addr_of_2007_final_reg_block.addr_of_2007_final_reg/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[2]/C
                         clock pessimism              0.047    -0.601    
    SLICE_X52Y114        FDRE (Hold_fdre_C_D)         0.059    -0.542    ahir_inst/convTransposeB_instance/data_path.addr_of_2007_final_reg_block.addr_of_2007_final_reg/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.458    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 ahir_inst/convTransposeB_instance/data_path.ApIntAdd_group_35.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ahir_inst/convTransposeB_instance/data_path.addr_of_2007_final_reg_block.addr_of_2007_final_reg/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.100ns (65.134%)  route 0.054ns (34.866%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.647ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.870    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.170 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.230    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.204 r  clocking/inst/clkout1_buf/O
                         net (fo=13962, routed)       0.592    -0.612    ahir_inst/convTransposeB_instance/data_path.ApIntAdd_group_35.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk_out1
    SLICE_X53Y114        FDRE                                         r  ahir_inst/convTransposeB_instance/data_path.ApIntAdd_group_35.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y114        FDRE (Prop_fdre_C_Q)         0.100    -0.512 f  ahir_inst/convTransposeB_instance/data_path.ApIntAdd_group_35.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[2]/Q
                         net (fo=1, routed)           0.054    -0.458    ahir_inst/convTransposeB_instance/data_path.addr_of_2007_final_reg_block.addr_of_2007_final_reg/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/D[2]
    SLICE_X52Y114        FDRE                                         f  ahir_inst/convTransposeB_instance/data_path.addr_of_2007_final_reg_block.addr_of_2007_final_reg/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.999    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.494 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.487    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.457 r  clocking/inst/clkout1_buf/O
                         net (fo=13962, routed)       0.810    -0.647    ahir_inst/convTransposeB_instance/data_path.addr_of_2007_final_reg_block.addr_of_2007_final_reg/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk_out1
    SLICE_X52Y114        FDRE                                         r  ahir_inst/convTransposeB_instance/data_path.addr_of_2007_final_reg_block.addr_of_2007_final_reg/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[2]/C
                         clock pessimism              0.047    -0.601    
    SLICE_X52Y114        FDRE (Hold_fdre_C_D)         0.059    -0.542    ahir_inst/convTransposeB_instance/data_path.addr_of_2007_final_reg_block.addr_of_2007_final_reg/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.458    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 ahir_inst/sendOutput_instance/data_path.type_cast_1080_inst_block.type_cast_1080_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ahir_inst/ConvTranspose_output_pipe_Pipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    -0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.870    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.170 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.230    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.204 r  clocking/inst/clkout1_buf/O
                         net (fo=13962, routed)       0.536    -0.668    ahir_inst/sendOutput_instance/data_path.type_cast_1080_inst_block.type_cast_1080_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk_out1
    SLICE_X75Y162        FDRE                                         r  ahir_inst/sendOutput_instance/data_path.type_cast_1080_inst_block.type_cast_1080_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y162        FDRE (Prop_fdre_C_Q)         0.100    -0.568 r  ahir_inst/sendOutput_instance/data_path.type_cast_1080_inst_block.type_cast_1080_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[2]/Q
                         net (fo=1, routed)           0.055    -0.513    ahir_inst/sendOutput_instance/data_path.OutportGroup_0.ConvTranspose_output_pipe_write_0/mux/fairify/data[58]
    SLICE_X74Y162        LUT6 (Prop_lut6_I2_O)        0.028    -0.485 r  ahir_inst/sendOutput_instance/data_path.OutportGroup_0.ConvTranspose_output_pipe_write_0/mux/fairify/qD1.RB.data_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.485    ahir_inst/ConvTranspose_output_pipe_Pipe/Shallow.notSaveSlot.queue/D[2]
    SLICE_X74Y162        FDRE                                         r  ahir_inst/ConvTranspose_output_pipe_Pipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.999    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.494 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.487    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.457 r  clocking/inst/clkout1_buf/O
                         net (fo=13962, routed)       0.735    -0.722    ahir_inst/ConvTranspose_output_pipe_Pipe/Shallow.notSaveSlot.queue/clk_out1
    SLICE_X74Y162        FDRE                                         r  ahir_inst/ConvTranspose_output_pipe_Pipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[2]/C
                         clock pessimism              0.066    -0.657    
    SLICE_X74Y162        FDRE (Hold_fdre_C_D)         0.087    -0.570    ahir_inst/ConvTranspose_output_pipe_Pipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.570    
                         arrival time                          -0.485    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 ahir_inst/sendOutput_instance/data_path.type_cast_1080_inst_block.type_cast_1080_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ahir_inst/ConvTranspose_output_pipe_Pipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    -0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.870    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.170 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.230    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.204 r  clocking/inst/clkout1_buf/O
                         net (fo=13962, routed)       0.536    -0.668    ahir_inst/sendOutput_instance/data_path.type_cast_1080_inst_block.type_cast_1080_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk_out1
    SLICE_X75Y162        FDRE                                         r  ahir_inst/sendOutput_instance/data_path.type_cast_1080_inst_block.type_cast_1080_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y162        FDRE (Prop_fdre_C_Q)         0.100    -0.568 f  ahir_inst/sendOutput_instance/data_path.type_cast_1080_inst_block.type_cast_1080_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[2]/Q
                         net (fo=1, routed)           0.055    -0.513    ahir_inst/sendOutput_instance/data_path.OutportGroup_0.ConvTranspose_output_pipe_write_0/mux/fairify/data[58]
    SLICE_X74Y162        LUT6 (Prop_lut6_I2_O)        0.028    -0.485 f  ahir_inst/sendOutput_instance/data_path.OutportGroup_0.ConvTranspose_output_pipe_write_0/mux/fairify/qD1.RB.data_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.485    ahir_inst/ConvTranspose_output_pipe_Pipe/Shallow.notSaveSlot.queue/D[2]
    SLICE_X74Y162        FDRE                                         f  ahir_inst/ConvTranspose_output_pipe_Pipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.999    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.494 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.487    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.457 r  clocking/inst/clkout1_buf/O
                         net (fo=13962, routed)       0.735    -0.722    ahir_inst/ConvTranspose_output_pipe_Pipe/Shallow.notSaveSlot.queue/clk_out1
    SLICE_X74Y162        FDRE                                         r  ahir_inst/ConvTranspose_output_pipe_Pipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[2]/C
                         clock pessimism              0.066    -0.657    
    SLICE_X74Y162        FDRE (Hold_fdre_C_D)         0.087    -0.570    ahir_inst/ConvTranspose_output_pipe_Pipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.570    
                         arrival time                          -0.485    
  -------------------------------------------------------------------
                         slack                                  0.085    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { clocking/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         12.500      10.661     RAMB18_X3Y36     ahir_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       12.500      200.860    MMCME2_ADV_X1Y1  clocking/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         6.250       5.482      SLICE_X62Y106    ahir_inst/MemorySpace_memory_space_6/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_0_1_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         6.250       5.482      SLICE_X70Y106    ahir_inst/MemorySpace_memory_space_6/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_0_1_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clocking/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.409         5.000       3.592      BUFGCTRL_X0Y1    clocking/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  clocking/inst/mmcm_adv_inst/CLKFBIN



