Vivado Simulator 2019.2
Time resolution is 1 ps
$stop called at time : 70 ns : File "C:/2024_CA_LAB/LAB/week12_FPGA_led_sw_student/week12_FPGA_led_sw_student/lab02_led_on_value/testbench/testbench.v" Line 53
