
===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _285_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036417    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000967    0.000484    0.000484 ^ _285_/CLK (sg13g2_dfrbpq_1)
     1    0.003652    0.022103    0.152271    0.152755 v _285_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.022103    0.000001    0.152756 v fanout65/A (sg13g2_buf_4)
     7    0.036267    0.040991    0.088509    0.241265 v fanout65/X (sg13g2_buf_4)
                                                         net65 (net)
                      0.040991    0.000184    0.241449 v fanout64/A (sg13g2_buf_4)
     8    0.034429    0.040081    0.096377    0.337826 v fanout64/X (sg13g2_buf_4)
                                                         net64 (net)
                      0.040081    0.000079    0.337905 v _193_/A1 (sg13g2_o21ai_1)
     5    0.019063    0.220827    0.201989    0.539894 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _022_ (net)
                      0.220827    0.000014    0.539907 ^ _203_/B (sg13g2_nand2b_1)
     3    0.009377    0.089821    0.130823    0.670731 v _203_/Y (sg13g2_nand2b_1)
                                                         _032_ (net)
                      0.089821    0.000012    0.670743 v _237_/B (sg13g2_nand2b_1)
     2    0.006999    0.055857    0.071490    0.742232 ^ _237_/Y (sg13g2_nand2b_1)
                                                         _064_ (net)
                      0.055857    0.000010    0.742242 ^ _244_/C (sg13g2_nand3_1)
     1    0.003297    0.056653    0.083599    0.825842 v _244_/Y (sg13g2_nand3_1)
                                                         _071_ (net)
                      0.056653    0.000004    0.825846 v _248_/A2 (sg13g2_a221oi_1)
     1    0.003437    0.113154    0.155173    0.981019 ^ _248_/Y (sg13g2_a221oi_1)
                                                         _075_ (net)
                      0.113154    0.000006    0.981025 ^ _249_/A1 (sg13g2_mux2_1)
     1    0.003645    0.038081    0.120499    1.101524 ^ _249_/X (sg13g2_mux2_1)
                                                         _076_ (net)
                      0.038081    0.000004    1.101529 ^ _250_/B1 (sg13g2_o21ai_1)
     1    0.084081    0.489593    0.384330    1.485858 v _250_/Y (sg13g2_o21ai_1)
                                                         sine_out[2] (net)
                      0.489597    0.001222    1.487081 v sine_out[2] (out)
                                              1.487081   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.487081   data arrival time
---------------------------------------------------------------------------------------------
                                              2.362919   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 0 unannotated drivers.
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
Writing metric design__max_slew_violation__count__corner:nom_typ_1p20V_25C: 0
max fanout violation count 0
Writing metric design__max_fanout_violation__count__corner:nom_typ_1p20V_25C: 0
max cap violation count 0
Writing metric design__max_cap_violation__count__corner:nom_typ_1p20V_25C: 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
