
*** Running vivado
    with args -log ad_ip_jesd204_tpl_dac.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ad_ip_jesd204_tpl_dac.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source ad_ip_jesd204_tpl_dac.tcl -notrace
Command: synth_design -top ad_ip_jesd204_tpl_dac -part xczu7ev-fbvb900-1-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-fbvb900-1-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 21328
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'dac_sync_armed', assumed default net type 'wire' [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_ip_jesd204_tpl_dac_core.v:125]
INFO: [Synth 8-11241] undeclared symbol 'dac_sync_int', assumed default net type 'wire' [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_ip_jesd204_tpl_dac_core.v:128]
INFO: [Synth 8-11241] undeclared symbol 'dac_ext_sync_disarm', assumed default net type 'wire' [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_ip_jesd204_tpl_dac.v:192]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 3179.090 ; gain = 336.879
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ad_ip_jesd204_tpl_dac' [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_ip_jesd204_tpl_dac.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_ip_jesd204_tpl_dac_regmap' [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_ip_jesd204_tpl_dac_regmap.v:38]
	Parameter ID bound to: 0 - type: integer 
	Parameter DATAPATH_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 1 - type: integer 
	Parameter XBAR_ENABLE bound to: 0 - type: integer 
	Parameter FPGA_TECHNOLOGY bound to: 0 - type: integer 
	Parameter FPGA_FAMILY bound to: 0 - type: integer 
	Parameter SPEED_GRADE bound to: 0 - type: integer 
	Parameter DEV_PACKAGE bound to: 0 - type: integer 
	Parameter NUM_CHANNELS bound to: 2 - type: integer 
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
	Parameter PADDING_TO_MSB_LSB_N bound to: 0 - type: integer 
	Parameter EXT_SYNC bound to: 0 - type: integer 
	Parameter NUM_PROFILES bound to: 1 - type: integer 
	Parameter DDS_PHASE_DW bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'up_dac_channel' [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/up_dac_channel.v:38]
	Parameter COMMON_ID bound to: 1 - type: integer 
	Parameter CHANNEL_ID bound to: 0 - type: integer 
	Parameter CHANNEL_NUMBER bound to: 0 - type: integer 
	Parameter DDS_PHASE_DW bound to: 16 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 1 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 1 - type: integer 
	Parameter XBAR_ENABLE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'up_xfer_cntrl' [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/up_xfer_cntrl.v:38]
	Parameter DATA_WIDTH bound to: 240 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_xfer_cntrl' (0#1) [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/up_xfer_cntrl.v:38]
INFO: [Synth 8-6155] done synthesizing module 'up_dac_channel' (0#1) [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/up_dac_channel.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_dac_channel__parameterized0' [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/up_dac_channel.v:38]
	Parameter COMMON_ID bound to: 1 - type: integer 
	Parameter CHANNEL_ID bound to: 1 - type: integer 
	Parameter CHANNEL_NUMBER bound to: 1 - type: integer 
	Parameter DDS_PHASE_DW bound to: 16 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 1 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 1 - type: integer 
	Parameter XBAR_ENABLE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_dac_channel__parameterized0' (0#1) [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/up_dac_channel.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_axi' [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/up_axi.v:38]
	Parameter AXI_ADDRESS_WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_axi' (0#1) [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/up_axi.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_dac_common' [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/up_dac_common.v:38]
	Parameter ID bound to: 0 - type: integer 
	Parameter FPGA_TECHNOLOGY bound to: 0 - type: integer 
	Parameter FPGA_FAMILY bound to: 0 - type: integer 
	Parameter SPEED_GRADE bound to: 0 - type: integer 
	Parameter DEV_PACKAGE bound to: 0 - type: integer 
	Parameter CONFIG bound to: 1 - type: integer 
	Parameter COMMON_ID bound to: 6'b000000 
	Parameter DRP_DISABLE bound to: 1 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 1 - type: integer 
	Parameter GPIO_DISABLE bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_rst' [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_rst.v:38]
INFO: [Synth 8-6155] done synthesizing module 'ad_rst' (0#1) [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_rst.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_xfer_cntrl__parameterized0' [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/up_xfer_cntrl.v:38]
	Parameter DATA_WIDTH bound to: 99 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_xfer_cntrl__parameterized0' (0#1) [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/up_xfer_cntrl.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_xfer_status' [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/up_xfer_status.v:38]
	Parameter DATA_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_xfer_status' (0#1) [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/up_xfer_status.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_clock_mon' [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/up_clock_mon.v:38]
INFO: [Synth 8-6155] done synthesizing module 'up_clock_mon' (0#1) [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/up_clock_mon.v:38]
INFO: [Synth 8-6155] done synthesizing module 'up_dac_common' (0#1) [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/up_dac_common.v:38]
WARNING: [Synth 8-7071] port 'dac_num_lanes' of module 'up_dac_common' is unconnected for instance 'i_up_dac_common' [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_ip_jesd204_tpl_dac_regmap.v:224]
WARNING: [Synth 8-7071] port 'dac_sdr_ddr_n' of module 'up_dac_common' is unconnected for instance 'i_up_dac_common' [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_ip_jesd204_tpl_dac_regmap.v:224]
WARNING: [Synth 8-7071] port 'dac_symb_op' of module 'up_dac_common' is unconnected for instance 'i_up_dac_common' [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_ip_jesd204_tpl_dac_regmap.v:224]
WARNING: [Synth 8-7071] port 'dac_symb_8_16b' of module 'up_dac_common' is unconnected for instance 'i_up_dac_common' [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_ip_jesd204_tpl_dac_regmap.v:224]
WARNING: [Synth 8-7071] port 'up_dac_r1_mode' of module 'up_dac_common' is unconnected for instance 'i_up_dac_common' [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_ip_jesd204_tpl_dac_regmap.v:224]
WARNING: [Synth 8-7023] instance 'i_up_dac_common' of module 'up_dac_common' has 52 connections declared, but only 47 given [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_ip_jesd204_tpl_dac_regmap.v:224]
INFO: [Synth 8-6157] synthesizing module 'up_tpl_common' [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/up_tpl_common.v:38]
	Parameter COMMON_ID bound to: 2'b00 
	Parameter NUM_PROFILES bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_tpl_common' (0#1) [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/up_tpl_common.v:38]
INFO: [Synth 8-6155] done synthesizing module 'ad_ip_jesd204_tpl_dac_regmap' (0#1) [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_ip_jesd204_tpl_dac_regmap.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_ip_jesd204_tpl_dac_core' [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_ip_jesd204_tpl_dac_core.v:38]
	Parameter DATAPATH_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 1 - type: integer 
	Parameter XBAR_ENABLE bound to: 0 - type: integer 
	Parameter NUM_LANES bound to: 4 - type: integer 
	Parameter NUM_CHANNELS bound to: 2 - type: integer 
	Parameter BITS_PER_SAMPLE bound to: 16 - type: integer 
	Parameter CONVERTER_RESOLUTION bound to: 16 - type: integer 
	Parameter SAMPLES_PER_FRAME bound to: 1 - type: integer 
	Parameter OCTETS_PER_BEAT bound to: 4 - type: integer 
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
	Parameter LINK_DATA_WIDTH bound to: 128 - type: integer 
	Parameter DDS_TYPE bound to: 1 - type: integer 
	Parameter DDS_CORDIC_DW bound to: 16 - type: integer 
	Parameter DDS_CORDIC_PHASE_DW bound to: 16 - type: integer 
	Parameter DDS_PHASE_DW bound to: 16 - type: integer 
	Parameter EXT_SYNC bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_ip_jesd204_tpl_dac_channel' [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_ip_jesd204_tpl_dac_channel.v:38]
	Parameter DATAPATH_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 1 - type: integer 
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
	Parameter CONVERTER_RESOLUTION bound to: 16 - type: integer 
	Parameter BITS_PER_SAMPLE bound to: 16 - type: integer 
	Parameter DDS_TYPE bound to: 1 - type: integer 
	Parameter DDS_CORDIC_DW bound to: 16 - type: integer 
	Parameter DDS_CORDIC_PHASE_DW bound to: 16 - type: integer 
	Parameter DDS_PHASE_DW bound to: 16 - type: integer 
	Parameter Q_OR_I_N bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_iqcor' [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_iqcor.v:43]
	Parameter Q_OR_I_N bound to: 0 - type: integer 
	Parameter DISABLE bound to: 1 - type: integer 
	Parameter CR bound to: 16 - type: integer 
	Parameter DPW bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_mul' [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_mul.v:38]
	Parameter DELAY_DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xil_internal_svlib_MULT_MACRO' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/MULT_MACRO.v:24]
	Parameter LATENCY bound to: 3 - type: integer 
	Parameter WIDTH_A bound to: 17 - type: integer 
	Parameter WIDTH_B bound to: 17 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DSP48E' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:37331]
	Parameter ACASCREG bound to: 1 - type: integer 
	Parameter AREG bound to: 1 - type: integer 
	Parameter BCASCREG bound to: 1 - type: integer 
	Parameter BREG bound to: 1 - type: integer 
	Parameter MREG bound to: 1 - type: integer 
	Parameter PREG bound to: 1 - type: integer 
	Parameter USE_MULT bound to: MULT_S - type: string 
INFO: [Synth 8-6155] done synthesizing module 'DSP48E' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:37331]
INFO: [Synth 8-6155] done synthesizing module 'xil_internal_svlib_MULT_MACRO' (0#1) [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/MULT_MACRO.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ad_mul' (0#1) [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_mul.v:38]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_iqcor.v:140]
INFO: [Synth 8-6157] synthesizing module 'ad_mul__parameterized0' [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_mul.v:38]
	Parameter DELAY_DATA_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_mul__parameterized0' (0#1) [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_mul.v:38]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_iqcor.v:127]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_iqcor.v:140]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_iqcor.v:127]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_iqcor.v:140]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_iqcor.v:127]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_iqcor.v:140]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_iqcor.v:127]
INFO: [Synth 8-6155] done synthesizing module 'ad_iqcor' (0#1) [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_iqcor.v:43]
INFO: [Synth 8-6157] synthesizing module 'ad_dds' [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_dds.v:39]
	Parameter DISABLE bound to: 0 - type: integer 
	Parameter DDS_DW bound to: 16 - type: integer 
	Parameter PHASE_DW bound to: 16 - type: integer 
	Parameter DDS_TYPE bound to: 1 - type: integer 
	Parameter CORDIC_DW bound to: 16 - type: integer 
	Parameter CORDIC_PHASE_DW bound to: 16 - type: integer 
	Parameter CLK_RATIO bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_dds_2' [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_dds_2.v:38]
	Parameter DDS_DW bound to: 16 - type: integer 
	Parameter PHASE_DW bound to: 16 - type: integer 
	Parameter DDS_TYPE bound to: 1 - type: integer 
	Parameter CORDIC_DW bound to: 16 - type: integer 
	Parameter CORDIC_PHASE_DW bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_dds_1' [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_dds_1.v:38]
	Parameter DDS_TYPE bound to: 1 - type: integer 
	Parameter DDS_D_DW bound to: 16 - type: integer 
	Parameter DDS_P_DW bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_dds_sine_cordic' [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_dds_sine_cordic.v:38]
	Parameter PHASE_DW bound to: 16 - type: integer 
	Parameter CORDIC_DW bound to: 16 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe' [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_dds_cordic_pipe.v:38]
	Parameter P_DW bound to: 16 - type: integer 
	Parameter D_DW bound to: 16 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 0 - type: integer 
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_dds_cordic_pipe.v:79]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_dds_cordic_pipe.v:80]
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe' (0#1) [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized0' [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_dds_cordic_pipe.v:38]
	Parameter P_DW bound to: 16 - type: integer 
	Parameter D_DW bound to: 16 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized0' (0#1) [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized1' [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_dds_cordic_pipe.v:38]
	Parameter P_DW bound to: 16 - type: integer 
	Parameter D_DW bound to: 16 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized1' (0#1) [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized2' [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_dds_cordic_pipe.v:38]
	Parameter P_DW bound to: 16 - type: integer 
	Parameter D_DW bound to: 16 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized2' (0#1) [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized3' [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_dds_cordic_pipe.v:38]
	Parameter P_DW bound to: 16 - type: integer 
	Parameter D_DW bound to: 16 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized3' (0#1) [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized4' [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_dds_cordic_pipe.v:38]
	Parameter P_DW bound to: 16 - type: integer 
	Parameter D_DW bound to: 16 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized4' (0#1) [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized5' [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_dds_cordic_pipe.v:38]
	Parameter P_DW bound to: 16 - type: integer 
	Parameter D_DW bound to: 16 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized5' (0#1) [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized6' [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_dds_cordic_pipe.v:38]
	Parameter P_DW bound to: 16 - type: integer 
	Parameter D_DW bound to: 16 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized6' (0#1) [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized7' [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_dds_cordic_pipe.v:38]
	Parameter P_DW bound to: 16 - type: integer 
	Parameter D_DW bound to: 16 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized7' (0#1) [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized8' [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_dds_cordic_pipe.v:38]
	Parameter P_DW bound to: 16 - type: integer 
	Parameter D_DW bound to: 16 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized8' (0#1) [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized9' [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_dds_cordic_pipe.v:38]
	Parameter P_DW bound to: 16 - type: integer 
	Parameter D_DW bound to: 16 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized9' (0#1) [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized10' [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_dds_cordic_pipe.v:38]
	Parameter P_DW bound to: 16 - type: integer 
	Parameter D_DW bound to: 16 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized10' (0#1) [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized11' [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_dds_cordic_pipe.v:38]
	Parameter P_DW bound to: 16 - type: integer 
	Parameter D_DW bound to: 16 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized11' (0#1) [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized12' [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_dds_cordic_pipe.v:38]
	Parameter P_DW bound to: 16 - type: integer 
	Parameter D_DW bound to: 16 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 13 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized12' (0#1) [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized13' [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_dds_cordic_pipe.v:38]
	Parameter P_DW bound to: 16 - type: integer 
	Parameter D_DW bound to: 16 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized13' (0#1) [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_sine_cordic' (0#1) [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_dds_sine_cordic.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_mul__parameterized1' [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_mul.v:38]
	Parameter A_DATA_WIDTH bound to: 17 - type: integer 
	Parameter B_DATA_WIDTH bound to: 17 - type: integer 
	Parameter DELAY_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_mul__parameterized1' (0#1) [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_mul.v:38]
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_1' (0#1) [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_dds_1.v:38]
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_2' (0#1) [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_dds_2.v:38]
INFO: [Synth 8-6155] done synthesizing module 'ad_dds' (0#1) [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_dds.v:39]
INFO: [Synth 8-6155] done synthesizing module 'ad_ip_jesd204_tpl_dac_channel' (0#1) [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_ip_jesd204_tpl_dac_channel.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_ip_jesd204_tpl_dac_channel__parameterized0' [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_ip_jesd204_tpl_dac_channel.v:38]
	Parameter DATAPATH_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 1 - type: integer 
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
	Parameter CONVERTER_RESOLUTION bound to: 16 - type: integer 
	Parameter BITS_PER_SAMPLE bound to: 16 - type: integer 
	Parameter DDS_TYPE bound to: 1 - type: integer 
	Parameter DDS_CORDIC_DW bound to: 16 - type: integer 
	Parameter DDS_CORDIC_PHASE_DW bound to: 16 - type: integer 
	Parameter DDS_PHASE_DW bound to: 16 - type: integer 
	Parameter Q_OR_I_N bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_iqcor__parameterized0' [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_iqcor.v:43]
	Parameter Q_OR_I_N bound to: 1 - type: integer 
	Parameter DISABLE bound to: 1 - type: integer 
	Parameter CR bound to: 16 - type: integer 
	Parameter DPW bound to: 4 - type: integer 
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_iqcor.v:140]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_iqcor.v:127]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_iqcor.v:140]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_iqcor.v:127]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_iqcor.v:140]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_iqcor.v:127]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_iqcor.v:140]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_iqcor.v:127]
INFO: [Synth 8-6155] done synthesizing module 'ad_iqcor__parameterized0' (0#1) [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_iqcor.v:43]
INFO: [Synth 8-6155] done synthesizing module 'ad_ip_jesd204_tpl_dac_channel__parameterized0' (0#1) [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_ip_jesd204_tpl_dac_channel.v:38]
INFO: [Synth 8-6157] synthesizing module 'util_ext_sync' [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/util_ext_sync.v:38]
	Parameter ENABLED bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'util_ext_sync' (0#1) [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/util_ext_sync.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_ip_jesd204_tpl_dac_framer' [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_ip_jesd204_tpl_dac_framer.v:38]
	Parameter NUM_LANES bound to: 4 - type: integer 
	Parameter NUM_CHANNELS bound to: 2 - type: integer 
	Parameter BITS_PER_SAMPLE bound to: 16 - type: integer 
	Parameter CONVERTER_RESOLUTION bound to: 16 - type: integer 
	Parameter SAMPLES_PER_FRAME bound to: 1 - type: integer 
	Parameter OCTETS_PER_BEAT bound to: 4 - type: integer 
	Parameter LINK_DATA_WIDTH bound to: 128 - type: integer 
	Parameter DAC_DATA_WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_perfect_shuffle' [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_perfect_shuffle.v:26]
	Parameter NUM_GROUPS bound to: 2 - type: integer 
	Parameter WORDS_PER_GROUP bound to: 4 - type: integer 
	Parameter WORD_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_perfect_shuffle' (0#1) [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_perfect_shuffle.v:26]
INFO: [Synth 8-6157] synthesizing module 'ad_perfect_shuffle__parameterized0' [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_perfect_shuffle.v:26]
	Parameter NUM_GROUPS bound to: 4 - type: integer 
	Parameter WORDS_PER_GROUP bound to: 4 - type: integer 
	Parameter WORD_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_perfect_shuffle__parameterized0' (0#1) [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_perfect_shuffle.v:26]
INFO: [Synth 8-6155] done synthesizing module 'ad_ip_jesd204_tpl_dac_framer' (0#1) [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_ip_jesd204_tpl_dac_framer.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_ip_jesd204_tpl_dac_pn' [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_ip_jesd204_tpl_dac_pn.v:38]
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
	Parameter CONVERTER_RESOLUTION bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_ip_jesd204_tpl_dac_pn' (0#1) [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_ip_jesd204_tpl_dac_pn.v:38]
INFO: [Synth 8-6155] done synthesizing module 'ad_ip_jesd204_tpl_dac_core' (0#1) [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_ip_jesd204_tpl_dac_core.v:38]
INFO: [Synth 8-6155] done synthesizing module 'ad_ip_jesd204_tpl_dac' (0#1) [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_ip_jesd204_tpl_dac.v:38]
WARNING: [Synth 8-6014] Unused sequential element up_dac_iqcor_coeff_2_reg was removed.  [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/up_dac_channel.v:298]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_be_int_reg was removed.  [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/up_dac_channel.v:326]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_signed_int_reg was removed.  [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/up_dac_channel.v:327]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_total_bits_int_reg was removed.  [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/up_dac_channel.v:329]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_bits_int_reg was removed.  [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/up_dac_channel.v:330]
WARNING: [Synth 8-6014] Unused sequential element up_usr_interpolation_m_int_reg was removed.  [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/up_dac_channel.v:331]
WARNING: [Synth 8-6014] Unused sequential element up_usr_interpolation_n_int_reg was removed.  [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/up_dac_channel.v:332]
WARNING: [Synth 8-6014] Unused sequential element up_dac_iqcor_coeff_2_reg was removed.  [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/up_dac_channel.v:298]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_be_int_reg was removed.  [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/up_dac_channel.v:326]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_signed_int_reg was removed.  [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/up_dac_channel.v:327]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_total_bits_int_reg was removed.  [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/up_dac_channel.v:329]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_bits_int_reg was removed.  [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/up_dac_channel.v:330]
WARNING: [Synth 8-6014] Unused sequential element up_usr_interpolation_m_int_reg was removed.  [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/up_dac_channel.v:331]
WARNING: [Synth 8-6014] Unused sequential element up_usr_interpolation_n_int_reg was removed.  [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/up_dac_channel.v:332]
WARNING: [Synth 8-6014] Unused sequential element g_loop[0].p1_data_i_reg was removed.  [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_iqcor.v:167]
WARNING: [Synth 8-6014] Unused sequential element g_loop[0].p1_valid_reg was removed.  [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_iqcor.v:175]
WARNING: [Synth 8-6014] Unused sequential element g_loop[0].p1_data_p_reg was removed.  [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_iqcor.v:176]
WARNING: [Synth 8-6014] Unused sequential element g_loop[0].valid_int_reg was removed.  [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_iqcor.v:182]
WARNING: [Synth 8-6014] Unused sequential element g_loop[0].data_int_reg was removed.  [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_iqcor.v:184]
WARNING: [Synth 8-6014] Unused sequential element g_loop[1].p1_data_i_reg was removed.  [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_iqcor.v:167]
WARNING: [Synth 8-6014] Unused sequential element g_loop[1].p1_valid_reg was removed.  [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_iqcor.v:175]
WARNING: [Synth 8-6014] Unused sequential element g_loop[1].p1_data_p_reg was removed.  [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_iqcor.v:176]
WARNING: [Synth 8-6014] Unused sequential element g_loop[1].valid_int_reg was removed.  [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_iqcor.v:182]
WARNING: [Synth 8-6014] Unused sequential element g_loop[1].data_int_reg was removed.  [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_iqcor.v:184]
WARNING: [Synth 8-6014] Unused sequential element g_loop[2].p1_data_i_reg was removed.  [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_iqcor.v:167]
WARNING: [Synth 8-6014] Unused sequential element g_loop[2].p1_valid_reg was removed.  [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_iqcor.v:175]
WARNING: [Synth 8-6014] Unused sequential element g_loop[2].p1_data_p_reg was removed.  [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_iqcor.v:176]
WARNING: [Synth 8-6014] Unused sequential element g_loop[2].valid_int_reg was removed.  [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_iqcor.v:182]
WARNING: [Synth 8-6014] Unused sequential element g_loop[2].data_int_reg was removed.  [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_iqcor.v:184]
WARNING: [Synth 8-6014] Unused sequential element g_loop[3].p1_data_i_reg was removed.  [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_iqcor.v:167]
WARNING: [Synth 8-6014] Unused sequential element g_loop[3].p1_valid_reg was removed.  [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_iqcor.v:175]
WARNING: [Synth 8-6014] Unused sequential element g_loop[3].p1_data_p_reg was removed.  [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_iqcor.v:176]
WARNING: [Synth 8-6014] Unused sequential element g_loop[3].valid_int_reg was removed.  [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_iqcor.v:182]
WARNING: [Synth 8-6014] Unused sequential element g_loop[3].data_int_reg was removed.  [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_iqcor.v:184]
WARNING: [Synth 8-6014] Unused sequential element g_loop[0].p1_data_q_reg was removed.  [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_iqcor.v:156]
WARNING: [Synth 8-6014] Unused sequential element g_loop[0].p1_valid_reg was removed.  [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_iqcor.v:175]
WARNING: [Synth 8-6014] Unused sequential element g_loop[0].p1_data_p_reg was removed.  [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_iqcor.v:176]
WARNING: [Synth 8-6014] Unused sequential element g_loop[0].valid_int_reg was removed.  [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_iqcor.v:182]
WARNING: [Synth 8-6014] Unused sequential element g_loop[0].data_int_reg was removed.  [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_iqcor.v:184]
WARNING: [Synth 8-6014] Unused sequential element g_loop[1].p1_data_q_reg was removed.  [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_iqcor.v:156]
WARNING: [Synth 8-6014] Unused sequential element g_loop[1].p1_valid_reg was removed.  [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_iqcor.v:175]
WARNING: [Synth 8-6014] Unused sequential element g_loop[1].p1_data_p_reg was removed.  [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_iqcor.v:176]
WARNING: [Synth 8-6014] Unused sequential element g_loop[1].valid_int_reg was removed.  [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_iqcor.v:182]
WARNING: [Synth 8-6014] Unused sequential element g_loop[1].data_int_reg was removed.  [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_iqcor.v:184]
WARNING: [Synth 8-6014] Unused sequential element g_loop[2].p1_data_q_reg was removed.  [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_iqcor.v:156]
WARNING: [Synth 8-6014] Unused sequential element g_loop[2].p1_valid_reg was removed.  [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_iqcor.v:175]
WARNING: [Synth 8-6014] Unused sequential element g_loop[2].p1_data_p_reg was removed.  [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_iqcor.v:176]
WARNING: [Synth 8-6014] Unused sequential element g_loop[2].valid_int_reg was removed.  [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_iqcor.v:182]
WARNING: [Synth 8-6014] Unused sequential element g_loop[2].data_int_reg was removed.  [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_iqcor.v:184]
WARNING: [Synth 8-6014] Unused sequential element g_loop[3].p1_data_q_reg was removed.  [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_iqcor.v:156]
WARNING: [Synth 8-6014] Unused sequential element g_loop[3].p1_valid_reg was removed.  [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_iqcor.v:175]
WARNING: [Synth 8-6014] Unused sequential element g_loop[3].p1_data_p_reg was removed.  [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_iqcor.v:176]
WARNING: [Synth 8-6014] Unused sequential element g_loop[3].valid_int_reg was removed.  [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_iqcor.v:182]
WARNING: [Synth 8-6014] Unused sequential element g_loop[3].data_int_reg was removed.  [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_iqcor.v:184]
WARNING: [Synth 8-6014] Unused sequential element ext_sync_arm_d1_reg was removed.  [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/util_ext_sync.v:58]
WARNING: [Synth 8-6014] Unused sequential element ext_sync_disarm_d1_reg was removed.  [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/util_ext_sync.v:59]
WARNING: [Synth 8-6014] Unused sequential element sync_in_d1_reg was removed.  [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/util_ext_sync.v:61]
WARNING: [Synth 8-6014] Unused sequential element sync_in_d2_reg was removed.  [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/util_ext_sync.v:62]
WARNING: [Synth 8-7129] Port ext_sync_arm in module util_ext_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port ext_sync_disarm in module util_ext_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port sync_in in module util_ext_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_delay_in[1] in module ad_dds_cordic_pipe__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_delay_in[1] in module ad_dds_cordic_pipe__parameterized12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_delay_in[1] in module ad_dds_cordic_pipe__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_delay_in[1] in module ad_dds_cordic_pipe__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_delay_in[1] in module ad_dds_cordic_pipe__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_delay_in[1] in module ad_dds_cordic_pipe__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_delay_in[1] in module ad_dds_cordic_pipe__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_delay_in[1] in module ad_dds_cordic_pipe__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_delay_in[1] in module ad_dds_cordic_pipe__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_delay_in[1] in module ad_dds_cordic_pipe__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_delay_in[1] in module ad_dds_cordic_pipe__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_delay_in[1] in module ad_dds_cordic_pipe__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_delay_in[1] in module ad_dds_cordic_pipe__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_delay_in[1] in module ad_dds_cordic_pipe__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_delay_in[1] in module ad_dds_cordic_pipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port iqcor_enable in module ad_iqcor__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port iqcor_enable in module ad_iqcor is either unconnected or has no load
WARNING: [Synth 8-7129] Port link_ready in module ad_ip_jesd204_tpl_dac_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port dac_src_chan_sel[15] in module ad_ip_jesd204_tpl_dac_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port dac_src_chan_sel[14] in module ad_ip_jesd204_tpl_dac_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port dac_src_chan_sel[13] in module ad_ip_jesd204_tpl_dac_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port dac_src_chan_sel[12] in module ad_ip_jesd204_tpl_dac_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port dac_src_chan_sel[11] in module ad_ip_jesd204_tpl_dac_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port dac_src_chan_sel[10] in module ad_ip_jesd204_tpl_dac_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port dac_src_chan_sel[9] in module ad_ip_jesd204_tpl_dac_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port dac_src_chan_sel[8] in module ad_ip_jesd204_tpl_dac_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port dac_src_chan_sel[7] in module ad_ip_jesd204_tpl_dac_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port dac_src_chan_sel[6] in module ad_ip_jesd204_tpl_dac_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port dac_src_chan_sel[5] in module ad_ip_jesd204_tpl_dac_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port dac_src_chan_sel[4] in module ad_ip_jesd204_tpl_dac_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port dac_src_chan_sel[3] in module ad_ip_jesd204_tpl_dac_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port dac_src_chan_sel[2] in module ad_ip_jesd204_tpl_dac_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port dac_src_chan_sel[1] in module ad_ip_jesd204_tpl_dac_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port dac_src_chan_sel[0] in module ad_ip_jesd204_tpl_dac_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wdata[31] in module up_tpl_common is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wdata[30] in module up_tpl_common is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wdata[29] in module up_tpl_common is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wdata[28] in module up_tpl_common is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wdata[27] in module up_tpl_common is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wdata[26] in module up_tpl_common is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wdata[25] in module up_tpl_common is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wdata[24] in module up_tpl_common is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wdata[23] in module up_tpl_common is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wdata[22] in module up_tpl_common is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wdata[21] in module up_tpl_common is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wdata[20] in module up_tpl_common is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wdata[19] in module up_tpl_common is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wdata[18] in module up_tpl_common is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wdata[17] in module up_tpl_common is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wdata[16] in module up_tpl_common is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wdata[15] in module up_tpl_common is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wdata[14] in module up_tpl_common is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wdata[13] in module up_tpl_common is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wdata[12] in module up_tpl_common is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wdata[11] in module up_tpl_common is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wdata[10] in module up_tpl_common is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wdata[9] in module up_tpl_common is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wdata[8] in module up_tpl_common is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wdata[7] in module up_tpl_common is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wdata[6] in module up_tpl_common is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wdata[5] in module up_tpl_common is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wdata[4] in module up_tpl_common is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wdata[3] in module up_tpl_common is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wdata[2] in module up_tpl_common is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wdata[1] in module up_tpl_common is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drp_rdata[31] in module up_dac_common is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drp_rdata[30] in module up_dac_common is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drp_rdata[29] in module up_dac_common is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drp_rdata[28] in module up_dac_common is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drp_rdata[27] in module up_dac_common is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drp_rdata[26] in module up_dac_common is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drp_rdata[25] in module up_dac_common is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drp_rdata[24] in module up_dac_common is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drp_rdata[23] in module up_dac_common is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drp_rdata[22] in module up_dac_common is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drp_rdata[21] in module up_dac_common is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drp_rdata[20] in module up_dac_common is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drp_rdata[19] in module up_dac_common is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drp_rdata[18] in module up_dac_common is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drp_rdata[17] in module up_dac_common is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drp_rdata[16] in module up_dac_common is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drp_rdata[15] in module up_dac_common is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drp_rdata[14] in module up_dac_common is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drp_rdata[13] in module up_dac_common is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drp_rdata[12] in module up_dac_common is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drp_rdata[11] in module up_dac_common is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drp_rdata[10] in module up_dac_common is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drp_rdata[9] in module up_dac_common is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drp_rdata[8] in module up_dac_common is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drp_rdata[7] in module up_dac_common is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drp_rdata[6] in module up_dac_common is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drp_rdata[5] in module up_dac_common is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drp_rdata[4] in module up_dac_common is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drp_rdata[3] in module up_dac_common is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drp_rdata[2] in module up_dac_common is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drp_rdata[1] in module up_dac_common is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drp_rdata[0] in module up_dac_common is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 3291.152 ; gain = 448.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:23 . Memory (MB): peak = 3309.062 ; gain = 466.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:23 . Memory (MB): peak = 3309.062 ; gain = 466.852
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.758 . Memory (MB): peak = 3321.121 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_rst_constr.xdc]
Finished Parsing XDC File [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_rst_constr.xdc]
Parsing XDC File [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/up_clock_mon_constr.xdc]
Finished Parsing XDC File [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/up_clock_mon_constr.xdc]
Parsing XDC File [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/up_xfer_cntrl_constr.xdc]
Finished Parsing XDC File [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/up_xfer_cntrl_constr.xdc]
Parsing XDC File [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/up_xfer_status_constr.xdc]
Finished Parsing XDC File [C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/up_xfer_status_constr.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 3453.730 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  DSP48E => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 32 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3453.730 ; gain = 0.000
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:45 . Memory (MB): peak = 3453.730 ; gain = 611.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-fbvb900-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:45 . Memory (MB): peak = 3453.730 ; gain = 611.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property ASYNC_REG = true for i_regmap/i_up_dac_common/i_core_rst_reg/rst_async_d1_reg. (constraint file  C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_rst_constr.xdc, line 9).
Applied set_property ASYNC_REG = true for i_regmap/i_up_dac_common/i_core_rst_reg/rst_async_d2_reg. (constraint file  C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_rst_constr.xdc, line 9).
Applied set_property ASYNC_REG = true for i_regmap/i_up_dac_common/i_mmcm_rst_reg/rst_async_d1_reg. (constraint file  C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_rst_constr.xdc, line 9).
Applied set_property ASYNC_REG = true for i_regmap/i_up_dac_common/i_mmcm_rst_reg/rst_async_d2_reg. (constraint file  C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_rst_constr.xdc, line 9).
Applied set_property ASYNC_REG = true for i_regmap/i_up_dac_common/i_core_rst_reg/rst_sync_reg. (constraint file  C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_rst_constr.xdc, line 10).
Applied set_property ASYNC_REG = true for i_regmap/i_up_dac_common/i_mmcm_rst_reg/rst_sync_reg. (constraint file  C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_rst_constr.xdc, line 10).
Applied set_property ASYNC_REG = true for i_regmap/i_up_dac_common/i_clock_mon/up_count_running_m1_i. (constraint file  C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/up_clock_mon_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_regmap/i_up_dac_common/i_clock_mon/up_count_running_m1_reg. (constraint file  C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/up_clock_mon_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_regmap/i_up_dac_common/i_clock_mon/up_count_running_m2_i. (constraint file  C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/up_clock_mon_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_regmap/i_up_dac_common/i_clock_mon/up_count_running_m2_reg. (constraint file  C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/up_clock_mon_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_regmap/i_up_dac_common/i_clock_mon/up_count_running_m3_i. (constraint file  C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/up_clock_mon_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_regmap/i_up_dac_common/i_clock_mon/up_count_running_m3_reg. (constraint file  C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/up_clock_mon_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_regmap/i_up_dac_common/i_clock_mon/d_count_run_m1_reg. (constraint file  C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/up_clock_mon_constr.xdc, line 7).
Applied set_property ASYNC_REG = true for i_regmap/i_up_dac_common/i_clock_mon/d_count_run_m2_reg. (constraint file  C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/up_clock_mon_constr.xdc, line 7).
Applied set_property ASYNC_REG = true for i_regmap/i_up_dac_common/i_clock_mon/d_count_run_m3_reg. (constraint file  C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/up_clock_mon_constr.xdc, line 7).
Applied set_property ASYNC_REG = true for i_regmap/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for i_regmap/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for i_regmap/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for i_regmap/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for i_regmap/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for i_regmap/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for i_regmap/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for i_regmap/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for i_regmap/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for i_regmap/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for i_regmap/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for i_regmap/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for i_regmap/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for i_regmap/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for i_regmap/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for i_regmap/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for i_regmap/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for i_regmap/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for i_regmap/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for i_regmap/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for i_regmap/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for i_regmap/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for i_regmap/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for i_regmap/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for i_regmap/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for i_regmap/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for i_regmap/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for i_regmap/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for i_regmap/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for i_regmap/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for i_regmap/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for i_regmap/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/up_clock_mon_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for i_regmap/\g_channel[0].i_up_dac_channel /i_xfer_cntrl/up_xfer_state_i. (constraint file  C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/up_xfer_cntrl_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_regmap/\g_channel[0].i_up_dac_channel /i_xfer_cntrl/up_xfer_state_m1_i. (constraint file  C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/up_xfer_cntrl_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_regmap/\g_channel[0].i_up_dac_channel /i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/up_xfer_cntrl_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_regmap/\g_channel[0].i_up_dac_channel /i_xfer_cntrl/up_xfer_state_m2_i. (constraint file  C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/up_xfer_cntrl_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_regmap/\g_channel[0].i_up_dac_channel /i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/up_xfer_cntrl_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_regmap/\g_channel[0].i_up_dac_channel /i_xfer_cntrl/up_xfer_state_reg. (constraint file  C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/up_xfer_cntrl_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_regmap/\g_channel[1].i_up_dac_channel /i_xfer_cntrl/up_xfer_state_i. (constraint file  C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/up_xfer_cntrl_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_regmap/\g_channel[1].i_up_dac_channel /i_xfer_cntrl/up_xfer_state_m1_i. (constraint file  C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/up_xfer_cntrl_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_regmap/\g_channel[1].i_up_dac_channel /i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/up_xfer_cntrl_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_regmap/\g_channel[1].i_up_dac_channel /i_xfer_cntrl/up_xfer_state_m2_i. (constraint file  C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/up_xfer_cntrl_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_regmap/\g_channel[1].i_up_dac_channel /i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/up_xfer_cntrl_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_regmap/\g_channel[1].i_up_dac_channel /i_xfer_cntrl/up_xfer_state_reg. (constraint file  C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/up_xfer_cntrl_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_regmap/i_up_dac_common/i_xfer_cntrl/up_xfer_state_i. (constraint file  C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/up_xfer_cntrl_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_regmap/i_up_dac_common/i_xfer_cntrl/up_xfer_state_m1_i. (constraint file  C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/up_xfer_cntrl_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_regmap/i_up_dac_common/i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/up_xfer_cntrl_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_regmap/i_up_dac_common/i_xfer_cntrl/up_xfer_state_m2_i. (constraint file  C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/up_xfer_cntrl_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_regmap/i_up_dac_common/i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/up_xfer_cntrl_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_regmap/i_up_dac_common/i_xfer_cntrl/up_xfer_state_reg. (constraint file  C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/up_xfer_cntrl_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_regmap/\g_channel[0].i_up_dac_channel /i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/up_xfer_cntrl_constr.xdc, line 7).
Applied set_property ASYNC_REG = true for i_regmap/\g_channel[0].i_up_dac_channel /i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/up_xfer_cntrl_constr.xdc, line 7).
Applied set_property ASYNC_REG = true for i_regmap/\g_channel[0].i_up_dac_channel /i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/up_xfer_cntrl_constr.xdc, line 7).
Applied set_property ASYNC_REG = true for i_regmap/\g_channel[1].i_up_dac_channel /i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/up_xfer_cntrl_constr.xdc, line 7).
Applied set_property ASYNC_REG = true for i_regmap/\g_channel[1].i_up_dac_channel /i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/up_xfer_cntrl_constr.xdc, line 7).
Applied set_property ASYNC_REG = true for i_regmap/\g_channel[1].i_up_dac_channel /i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/up_xfer_cntrl_constr.xdc, line 7).
Applied set_property ASYNC_REG = true for i_regmap/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/up_xfer_cntrl_constr.xdc, line 7).
Applied set_property ASYNC_REG = true for i_regmap/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/up_xfer_cntrl_constr.xdc, line 7).
Applied set_property ASYNC_REG = true for i_regmap/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/up_xfer_cntrl_constr.xdc, line 7).
Applied set_property ASYNC_REG = true for i_regmap/i_up_dac_common/i_xfer_status/d_xfer_state_m1_reg. (constraint file  C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/up_xfer_status_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_regmap/i_up_dac_common/i_xfer_status/d_xfer_state_m2_reg. (constraint file  C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/up_xfer_status_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_regmap/i_up_dac_common/i_xfer_status/d_xfer_state_reg. (constraint file  C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/up_xfer_status_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_regmap/i_up_dac_common/i_xfer_status/up_xfer_toggle_m1_i. (constraint file  C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/up_xfer_status_constr.xdc, line 7).
Applied set_property ASYNC_REG = true for i_regmap/i_up_dac_common/i_xfer_status/up_xfer_toggle_m1_reg. (constraint file  C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/up_xfer_status_constr.xdc, line 7).
Applied set_property ASYNC_REG = true for i_regmap/i_up_dac_common/i_xfer_status/up_xfer_toggle_m2_i. (constraint file  C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/up_xfer_status_constr.xdc, line 7).
Applied set_property ASYNC_REG = true for i_regmap/i_up_dac_common/i_xfer_status/up_xfer_toggle_m2_reg. (constraint file  C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/up_xfer_status_constr.xdc, line 7).
Applied set_property ASYNC_REG = true for i_regmap/i_up_dac_common/i_xfer_status/up_xfer_toggle_m3_i. (constraint file  C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/up_xfer_status_constr.xdc, line 7).
Applied set_property ASYNC_REG = true for i_regmap/i_up_dac_common/i_xfer_status/up_xfer_toggle_m3_reg. (constraint file  C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/up_xfer_status_constr.xdc, line 7).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:45 . Memory (MB): peak = 3453.730 ; gain = 611.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:47 . Memory (MB): peak = 3453.730 ; gain = 611.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 27    
	   3 Input   16 Bit       Adders := 720   
	   2 Input    6 Bit       Adders := 5     
	   2 Input    5 Bit       Adders := 2     
+---XORs : 
	   2 Input     64 Bit         XORs := 2     
	   2 Input     57 Bit         XORs := 1     
	   2 Input     49 Bit         XORs := 1     
	   2 Input     16 Bit         XORs := 720   
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	              240 Bit    Registers := 4     
	               99 Bit    Registers := 2     
	               64 Bit    Registers := 6     
	               36 Bit    Registers := 3     
	               32 Bit    Registers := 13    
	               17 Bit    Registers := 24    
	               16 Bit    Registers := 954   
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 186   
+---Muxes : 
	   8 Input   64 Bit        Muxes := 2     
	   2 Input   64 Bit        Muxes := 2     
	   2 Input   36 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 7     
	  30 Input   32 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 26    
	   3 Input   16 Bit        Muxes := 32    
	   3 Input   15 Bit        Muxes := 16    
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 4     
	   3 Input    4 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 38    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design ad_ip_jesd204_tpl_dac has port link_valid driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:58 . Memory (MB): peak = 3453.730 ; gain = 611.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:48 ; elapsed = 00:01:26 . Memory (MB): peak = 3880.707 ; gain = 1038.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:01:26 . Memory (MB): peak = 3889.117 ; gain = 1046.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:53 ; elapsed = 00:01:31 . Memory (MB): peak = 3980.926 ; gain = 1138.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4649] Removing BlackBox instance \i_core/g_channel[0].i_channel/i_ad_iqcor/g_loop[0].i_mul_q/i_mult_macro/dsp_v5_1.DSP48_V5_1  of module DSP48E__7 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \i_core/g_channel[0].i_channel/i_ad_iqcor/g_loop[0].i_mul_i/i_mult_macro/dsp_v5_1.DSP48_V5_1  of module DSP48E__4 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \i_core/g_channel[0].i_channel/i_ad_iqcor/g_loop[1].i_mul_q/i_mult_macro/dsp_v5_1.DSP48_V5_1  of module DSP48E__8 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \i_core/g_channel[0].i_channel/i_ad_iqcor/g_loop[1].i_mul_i/i_mult_macro/dsp_v5_1.DSP48_V5_1  of module DSP48E__5 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \i_core/g_channel[0].i_channel/i_ad_iqcor/g_loop[2].i_mul_q/i_mult_macro/dsp_v5_1.DSP48_V5_1  of module DSP48E__9 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \i_core/g_channel[0].i_channel/i_ad_iqcor/g_loop[2].i_mul_i/i_mult_macro/dsp_v5_1.DSP48_V5_1  of module DSP48E__6 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \i_core/g_channel[0].i_channel/i_ad_iqcor/g_loop[3].i_mul_q/i_mult_macro/dsp_v5_1.DSP48_V5_1  of module DSP48E__10 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \i_core/g_channel[0].i_channel/i_ad_iqcor/g_loop[3].i_mul_i/i_mult_macro/dsp_v5_1.DSP48_V5_1  of module DSP48E__3 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \i_core/g_channel[1].i_channel/i_ad_iqcor/g_loop[0].i_mul_q/i_mult_macro/dsp_v5_1.DSP48_V5_1  of module DSP48E__15 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \i_core/g_channel[1].i_channel/i_ad_iqcor/g_loop[0].i_mul_i/i_mult_macro/dsp_v5_1.DSP48_V5_1  of module DSP48E__12 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \i_core/g_channel[1].i_channel/i_ad_iqcor/g_loop[1].i_mul_q/i_mult_macro/dsp_v5_1.DSP48_V5_1  of module DSP48E__16 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \i_core/g_channel[1].i_channel/i_ad_iqcor/g_loop[1].i_mul_i/i_mult_macro/dsp_v5_1.DSP48_V5_1  of module DSP48E__13 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \i_core/g_channel[1].i_channel/i_ad_iqcor/g_loop[2].i_mul_q/i_mult_macro/dsp_v5_1.DSP48_V5_1  of module DSP48E__17 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \i_core/g_channel[1].i_channel/i_ad_iqcor/g_loop[2].i_mul_i/i_mult_macro/dsp_v5_1.DSP48_V5_1  of module DSP48E__14 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \i_core/g_channel[1].i_channel/i_ad_iqcor/g_loop[3].i_mul_q/i_mult_macro/dsp_v5_1.DSP48_V5_1  of module DSP48E having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \i_core/g_channel[1].i_channel/i_ad_iqcor/g_loop[3].i_mul_i/i_mult_macro/dsp_v5_1.DSP48_V5_1  of module DSP48E__11 having unconnected or no output ports
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:59 ; elapsed = 00:01:37 . Memory (MB): peak = 4007.945 ; gain = 1165.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:59 ; elapsed = 00:01:37 . Memory (MB): peak = 4007.945 ; gain = 1165.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:02 ; elapsed = 00:01:41 . Memory (MB): peak = 4007.945 ; gain = 1165.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:03 ; elapsed = 00:01:41 . Memory (MB): peak = 4007.945 ; gain = 1165.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:03 ; elapsed = 00:01:41 . Memory (MB): peak = 4007.945 ; gain = 1165.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:03 ; elapsed = 00:01:41 . Memory (MB): peak = 4007.945 ; gain = 1165.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+----------------------+---------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name           | RTL Name                                                                  | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------------+---------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|ad_ip_jesd204_tpl_dac | i_core/g_channel[0].i_channel/i_dds/dac_dds_data_reg[62]                  | 4      | 120   | NO           | YES                | YES               | 120    | 0       | 
|ad_ip_jesd204_tpl_dac | i_core/g_channel[0].i_channel/i_dds/sync_delay[3].sync_min_pulse_m_reg[4] | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
+----------------------+---------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |DSP48E        |        16|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |DSP48E |    16|
|17    |BUFG   |     2|
|18    |CARRY8 |  1499|
|19    |LUT1   |  4108|
|20    |LUT2   |  1858|
|21    |LUT3   | 11122|
|22    |LUT4   |   213|
|23    |LUT5   |   358|
|24    |LUT6   |   585|
|25    |SRL16E |   122|
|26    |FDCE   |  1011|
|27    |FDPE   |     4|
|28    |FDRE   | 14027|
|29    |FDSE   |    76|
|30    |IBUF   |   191|
|31    |OBUF   |   176|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:03 ; elapsed = 00:01:42 . Memory (MB): peak = 4007.945 ; gain = 1165.734
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:48 ; elapsed = 00:01:26 . Memory (MB): peak = 4007.945 ; gain = 1021.066
Synthesis Optimization Complete : Time (s): cpu = 00:01:04 ; elapsed = 00:01:42 . Memory (MB): peak = 4007.945 ; gain = 1165.734
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.820 . Memory (MB): peak = 4035.566 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1708 Unisim elements for replacement
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_core/g_channel[0].i_channel/i_dds/dds_phase[3].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_core/g_channel[0].i_channel/i_dds/dds_phase[3].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_core/g_channel[0].i_channel/i_dds/dds_phase[4].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_core/g_channel[0].i_channel/i_dds/dds_phase[4].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_core/g_channel[1].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_core/g_channel[1].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_core/g_channel[1].i_channel/i_dds/dds_phase[3].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_core/g_channel[1].i_channel/i_dds/dds_phase[3].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_core/g_channel[1].i_channel/i_dds/dds_phase[4].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_core/g_channel[1].i_channel/i_dds/dds_phase[4].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1'
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 4095.762 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 209 instances were transformed.
  BUFG => BUFGCE: 2 instances
  DSP48E => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 16 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 191 instances

Synth Design complete, checksum: f1c67fbf
INFO: [Common 17-83] Releasing license: Synthesis
131 Infos, 200 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:21 ; elapsed = 00:02:31 . Memory (MB): peak = 4095.762 ; gain = 2368.965
INFO: [Common 17-1381] The checkpoint 'C:/GitHub/jesd204/ips/ad_ip_jesd204_tpl_dac/ad_ip_jesd204_tpl_dac.runs/synth_1/ad_ip_jesd204_tpl_dac.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ad_ip_jesd204_tpl_dac_utilization_synth.rpt -pb ad_ip_jesd204_tpl_dac_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov  5 13:58:12 2024...
