TimeQuest Timing Analyzer report for qdpong
Tue Jul 16 22:45:02 2013
Quartus II 32-bit Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Clocks
  4. Slow 1200mV 85C Model Fmax Summary
  5. Slow 1200mV 85C Model Setup Summary
  6. Slow 1200mV 85C Model Hold Summary
  7. Slow 1200mV 85C Model Recovery Summary
  8. Slow 1200mV 85C Model Removal Summary
  9. Slow 1200mV 85C Model Minimum Pulse Width Summary
 10. Slow 1200mV 85C Model Setup: 'pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 11. Slow 1200mV 85C Model Setup: 'pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1]'
 12. Slow 1200mV 85C Model Hold: 'pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Hold: 'pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1]'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'clk'
 15. Slow 1200mV 85C Model Minimum Pulse Width: 'pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1]'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Slow 1200mV 85C Model Metastability Report
 22. Slow 1200mV 0C Model Fmax Summary
 23. Slow 1200mV 0C Model Setup Summary
 24. Slow 1200mV 0C Model Hold Summary
 25. Slow 1200mV 0C Model Recovery Summary
 26. Slow 1200mV 0C Model Removal Summary
 27. Slow 1200mV 0C Model Minimum Pulse Width Summary
 28. Slow 1200mV 0C Model Setup: 'pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 29. Slow 1200mV 0C Model Setup: 'pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1]'
 30. Slow 1200mV 0C Model Hold: 'pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 31. Slow 1200mV 0C Model Hold: 'pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1]'
 32. Slow 1200mV 0C Model Minimum Pulse Width: 'clk'
 33. Slow 1200mV 0C Model Minimum Pulse Width: 'pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 34. Slow 1200mV 0C Model Minimum Pulse Width: 'pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1]'
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Slow 1200mV 0C Model Metastability Report
 40. Fast 1200mV 0C Model Setup Summary
 41. Fast 1200mV 0C Model Hold Summary
 42. Fast 1200mV 0C Model Recovery Summary
 43. Fast 1200mV 0C Model Removal Summary
 44. Fast 1200mV 0C Model Minimum Pulse Width Summary
 45. Fast 1200mV 0C Model Setup: 'pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 46. Fast 1200mV 0C Model Setup: 'pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1]'
 47. Fast 1200mV 0C Model Hold: 'pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1]'
 48. Fast 1200mV 0C Model Hold: 'pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 49. Fast 1200mV 0C Model Minimum Pulse Width: 'clk'
 50. Fast 1200mV 0C Model Minimum Pulse Width: 'pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 51. Fast 1200mV 0C Model Minimum Pulse Width: 'pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1]'
 52. Setup Times
 53. Hold Times
 54. Clock to Output Times
 55. Minimum Clock to Output Times
 56. Fast 1200mV 0C Model Metastability Report
 57. Multicorner Timing Analysis Summary
 58. Setup Times
 59. Hold Times
 60. Clock to Output Times
 61. Minimum Clock to Output Times
 62. Board Trace Model Assignments
 63. Input Transition Times
 64. Signal Integrity Metrics (Slow 1200mv 0c Model)
 65. Signal Integrity Metrics (Slow 1200mv 85c Model)
 66. Signal Integrity Metrics (Fast 1200mv 0c Model)
 67. Setup Transfers
 68. Hold Transfers
 69. Report TCCS
 70. Report RSKM
 71. Unconstrained Paths
 72. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                    ;
+--------------------+-----------------------------------------------------------------+
; Quartus II Version ; Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition ;
; Revision Name      ; qdpong                                                          ;
; Device Family      ; Cyclone IV E                                                    ;
; Device Name        ; EP4CE22F17C6                                                    ;
; Timing Models      ; Final                                                           ;
; Delay Model        ; Combined                                                        ;
; Rise/Fall Delays   ; Enabled                                                         ;
+--------------------+-----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------------------------------+-----------+-----------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------------+--------------------------------------------------------------+
; Clock Name                                               ; Type      ; Period    ; Frequency ; Rise  ; Fall      ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                     ; Targets                                                      ;
+----------------------------------------------------------+-----------+-----------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------------+--------------------------------------------------------------+
; clk                                                      ; Base      ; 20.000    ; 50.0 MHz  ; 0.000 ; 10.000    ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                            ; { clk }                                                      ;
; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 40.000    ; 25.0 MHz  ; 0.000 ; 20.000    ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; clk    ; pxl_clk_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 62500.000 ; 0.02 MHz  ; 0.000 ; 31250.000 ; 50.00      ; 3125      ; 1           ;       ;        ;           ;            ; false    ; clk    ; pxl_clk_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] } ;
+----------------------------------------------------------+-----------+-----------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                             ;
+------------+-----------------+----------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                               ; Note ;
+------------+-----------------+----------------------------------------------------------+------+
; 228.0 MHz  ; 228.0 MHz       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 252.02 MHz ; 252.02 MHz      ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                  ;
+----------------------------------------------------------+-----------+---------------+
; Clock                                                    ; Slack     ; End Point TNS ;
+----------------------------------------------------------+-----------+---------------+
; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 36.032    ; 0.000         ;
; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62495.614 ; 0.000         ;
+----------------------------------------------------------+-----------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                               ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.358 ; 0.000         ;
; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.358 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                    ;
+----------------------------------------------------------+-----------+---------------+
; Clock                                                    ; Slack     ; End Point TNS ;
+----------------------------------------------------------+-----------+---------------+
; clk                                                      ; 9.834     ; 0.000         ;
; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.753    ; 0.000         ;
; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 31249.752 ; 0.000         ;
+----------------------------------------------------------+-----------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                       ;
+--------+-----------+-----------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 36.032 ; hcount[9] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 3.898      ;
; 36.032 ; hcount[9] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 3.898      ;
; 36.032 ; hcount[9] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 3.898      ;
; 36.097 ; hcount[4] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 3.833      ;
; 36.097 ; hcount[4] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 3.833      ;
; 36.097 ; hcount[4] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 3.833      ;
; 36.112 ; hcount[1] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 3.818      ;
; 36.112 ; hcount[1] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 3.818      ;
; 36.112 ; hcount[1] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 3.818      ;
; 36.124 ; hcount[5] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 3.806      ;
; 36.124 ; hcount[5] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 3.806      ;
; 36.124 ; hcount[5] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 3.806      ;
; 36.240 ; hcount[9] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 3.690      ;
; 36.240 ; hcount[2] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 3.690      ;
; 36.240 ; hcount[2] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 3.690      ;
; 36.240 ; hcount[2] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 3.690      ;
; 36.284 ; hcount[0] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 3.646      ;
; 36.284 ; hcount[0] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 3.646      ;
; 36.284 ; hcount[0] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 3.646      ;
; 36.305 ; hcount[4] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 3.625      ;
; 36.320 ; hcount[1] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 3.610      ;
; 36.332 ; hcount[5] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 3.598      ;
; 36.448 ; hcount[2] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 3.482      ;
; 36.492 ; hcount[0] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 3.438      ;
; 36.560 ; hcount[7] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 3.370      ;
; 36.560 ; hcount[7] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 3.370      ;
; 36.560 ; hcount[7] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 3.370      ;
; 36.659 ; hcount[6] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 3.271      ;
; 36.659 ; hcount[6] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 3.271      ;
; 36.659 ; hcount[6] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 3.271      ;
; 36.667 ; hcount[9] ; vcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 3.264      ;
; 36.706 ; vcount[3] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 3.227      ;
; 36.706 ; vcount[3] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 3.227      ;
; 36.706 ; vcount[3] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 3.227      ;
; 36.706 ; hcount[3] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 3.224      ;
; 36.706 ; hcount[3] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 3.224      ;
; 36.706 ; hcount[3] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 3.224      ;
; 36.732 ; hcount[4] ; vcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 3.199      ;
; 36.741 ; hcount[9] ; vcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 3.189      ;
; 36.744 ; hcount[9] ; vcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 3.186      ;
; 36.746 ; hcount[9] ; vcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 3.184      ;
; 36.747 ; hcount[1] ; vcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 3.184      ;
; 36.748 ; hcount[9] ; vcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 3.182      ;
; 36.759 ; hcount[5] ; vcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 3.172      ;
; 36.761 ; hcount[9] ; vcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 3.169      ;
; 36.768 ; hcount[7] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 3.162      ;
; 36.806 ; hcount[4] ; vcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 3.124      ;
; 36.809 ; hcount[4] ; vcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 3.121      ;
; 36.811 ; hcount[4] ; vcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 3.119      ;
; 36.813 ; hcount[4] ; vcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 3.117      ;
; 36.821 ; hcount[1] ; vcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 3.109      ;
; 36.824 ; hcount[1] ; vcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 3.106      ;
; 36.826 ; hcount[4] ; vcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 3.104      ;
; 36.826 ; hcount[1] ; vcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 3.104      ;
; 36.828 ; hcount[1] ; vcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 3.102      ;
; 36.833 ; hcount[5] ; vcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 3.097      ;
; 36.836 ; hcount[5] ; vcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 3.094      ;
; 36.838 ; hcount[5] ; vcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 3.092      ;
; 36.840 ; hcount[5] ; vcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 3.090      ;
; 36.841 ; hcount[1] ; vcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 3.089      ;
; 36.853 ; hcount[5] ; vcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 3.077      ;
; 36.854 ; vcount[1] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 3.079      ;
; 36.854 ; vcount[1] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 3.079      ;
; 36.854 ; vcount[1] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 3.079      ;
; 36.867 ; hcount[6] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 3.063      ;
; 36.875 ; hcount[2] ; vcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 3.056      ;
; 36.889 ; vcount[2] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 3.044      ;
; 36.889 ; vcount[2] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 3.044      ;
; 36.889 ; vcount[2] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 3.044      ;
; 36.914 ; vcount[3] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 3.019      ;
; 36.914 ; hcount[3] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 3.016      ;
; 36.919 ; hcount[0] ; vcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 3.012      ;
; 36.925 ; vcount[7] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 3.008      ;
; 36.925 ; vcount[7] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 3.008      ;
; 36.925 ; vcount[7] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 3.008      ;
; 36.931 ; hcount[8] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 2.999      ;
; 36.931 ; hcount[8] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 2.999      ;
; 36.931 ; hcount[8] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 2.999      ;
; 36.949 ; hcount[2] ; vcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 2.981      ;
; 36.952 ; hcount[2] ; vcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 2.978      ;
; 36.954 ; hcount[2] ; vcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 2.976      ;
; 36.956 ; hcount[2] ; vcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 2.974      ;
; 36.969 ; hcount[2] ; vcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 2.961      ;
; 36.993 ; hcount[0] ; vcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 2.937      ;
; 36.996 ; hcount[0] ; vcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 2.934      ;
; 36.998 ; hcount[0] ; vcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 2.932      ;
; 37.000 ; hcount[0] ; vcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 2.930      ;
; 37.013 ; hcount[0] ; vcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 2.917      ;
; 37.050 ; vcount[4] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.883      ;
; 37.050 ; vcount[4] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.883      ;
; 37.050 ; vcount[4] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.883      ;
; 37.062 ; vcount[1] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.871      ;
; 37.075 ; vcount[5] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.858      ;
; 37.075 ; vcount[5] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.858      ;
; 37.075 ; vcount[5] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.858      ;
; 37.083 ; vcount[1] ; vcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 2.851      ;
; 37.097 ; vcount[2] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.836      ;
; 37.133 ; vcount[7] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.800      ;
; 37.134 ; vcount[1] ; vcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.799      ;
; 37.139 ; hcount[8] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 2.791      ;
+--------+-----------+-----------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                              ;
+-----------+-------------+-------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node   ; To Node     ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-----------+-------------+-------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 62495.614 ; position[3] ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.057     ; 4.324      ;
; 62495.927 ; position[3] ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.057     ; 4.011      ;
; 62495.940 ; position[3] ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.062     ; 3.993      ;
; 62495.940 ; position[0] ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.057     ; 3.998      ;
; 62495.941 ; position[3] ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.062     ; 3.992      ;
; 62495.979 ; debounce[1] ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.058     ; 3.958      ;
; 62496.197 ; position[1] ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.062     ; 3.736      ;
; 62496.253 ; position[0] ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.057     ; 3.685      ;
; 62496.266 ; position[0] ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.062     ; 3.667      ;
; 62496.267 ; position[0] ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.062     ; 3.666      ;
; 62496.292 ; debounce[1] ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.058     ; 3.645      ;
; 62496.305 ; debounce[1] ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.063     ; 3.627      ;
; 62496.306 ; debounce[1] ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.063     ; 3.626      ;
; 62496.376 ; position[2] ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.062     ; 3.557      ;
; 62496.493 ; position[3] ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.064     ; 3.438      ;
; 62496.494 ; position[3] ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.064     ; 3.437      ;
; 62496.495 ; debounce[1] ; debounce[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.061     ; 3.439      ;
; 62496.510 ; position[1] ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.062     ; 3.423      ;
; 62496.523 ; position[1] ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.067     ; 3.405      ;
; 62496.524 ; position[1] ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.067     ; 3.404      ;
; 62496.589 ; position[0] ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.064     ; 3.342      ;
; 62496.614 ; position[0] ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.064     ; 3.317      ;
; 62496.689 ; position[2] ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.062     ; 3.244      ;
; 62496.702 ; position[2] ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.067     ; 3.226      ;
; 62496.703 ; position[2] ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.067     ; 3.225      ;
; 62496.738 ; debounce[0] ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.055     ; 3.202      ;
; 62496.858 ; debounce[1] ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.065     ; 3.072      ;
; 62496.859 ; debounce[1] ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.065     ; 3.071      ;
; 62496.932 ; hold        ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.060     ; 3.003      ;
; 62496.999 ; hold        ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.055     ; 2.941      ;
; 62497.012 ; debounce[2] ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.055     ; 2.928      ;
; 62497.051 ; debounce[0] ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.055     ; 2.889      ;
; 62497.064 ; debounce[0] ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.060     ; 2.871      ;
; 62497.065 ; debounce[0] ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.060     ; 2.870      ;
; 62497.076 ; position[1] ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.069     ; 2.850      ;
; 62497.077 ; position[1] ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.069     ; 2.849      ;
; 62497.094 ; position[2] ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.069     ; 2.832      ;
; 62497.110 ; debounce[3] ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.055     ; 2.830      ;
; 62497.119 ; position[2] ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.069     ; 2.807      ;
; 62497.222 ; debounce[0] ; debounce[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.090     ; 2.683      ;
; 62497.311 ; debounce[1] ; debounce[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.065     ; 2.619      ;
; 62497.311 ; hold        ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.055     ; 2.629      ;
; 62497.325 ; debounce[2] ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.055     ; 2.615      ;
; 62497.338 ; debounce[2] ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.060     ; 2.597      ;
; 62497.339 ; debounce[2] ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.060     ; 2.596      ;
; 62497.344 ; hold        ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.060     ; 2.591      ;
; 62497.403 ; position[4] ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.055     ; 2.537      ;
; 62497.423 ; debounce[3] ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.055     ; 2.517      ;
; 62497.436 ; debounce[3] ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.060     ; 2.499      ;
; 62497.437 ; debounce[3] ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.060     ; 2.498      ;
; 62497.478 ; hold        ; debounce[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.090     ; 2.427      ;
; 62497.496 ; debounce[2] ; debounce[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.090     ; 2.409      ;
; 62497.569 ; debounce[3] ; debounce[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.090     ; 2.336      ;
; 62497.599 ; position[5] ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.055     ; 2.341      ;
; 62497.617 ; debounce[0] ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.062     ; 2.316      ;
; 62497.618 ; debounce[0] ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.062     ; 2.315      ;
; 62497.716 ; position[4] ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.055     ; 2.224      ;
; 62497.729 ; position[4] ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.060     ; 2.206      ;
; 62497.730 ; position[4] ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.060     ; 2.205      ;
; 62497.870 ; debounce[1] ; debounce[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.065     ; 2.060      ;
; 62497.874 ; debounce[1] ; hold        ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.065     ; 2.056      ;
; 62497.883 ; hold        ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.062     ; 2.050      ;
; 62497.884 ; hold        ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.062     ; 2.049      ;
; 62497.891 ; debounce[2] ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.062     ; 2.042      ;
; 62497.892 ; debounce[2] ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.062     ; 2.041      ;
; 62497.912 ; position[5] ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.055     ; 2.028      ;
; 62497.925 ; position[5] ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.060     ; 2.010      ;
; 62497.926 ; position[5] ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.060     ; 2.009      ;
; 62497.989 ; debounce[3] ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.062     ; 1.944      ;
; 62497.990 ; debounce[3] ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.062     ; 1.943      ;
; 62498.070 ; debounce[0] ; debounce[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.062     ; 1.863      ;
; 62498.211 ; position[4] ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.062     ; 1.722      ;
; 62498.282 ; position[4] ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.062     ; 1.651      ;
; 62498.312 ; hold        ; debounce[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.062     ; 1.621      ;
; 62498.344 ; debounce[2] ; debounce[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.062     ; 1.589      ;
; 62498.417 ; debounce[3] ; debounce[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.062     ; 1.516      ;
; 62498.478 ; position[5] ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.062     ; 1.455      ;
; 62498.479 ; position[5] ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.062     ; 1.454      ;
; 62498.629 ; debounce[0] ; debounce[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.062     ; 1.304      ;
; 62498.633 ; debounce[0] ; hold        ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.062     ; 1.300      ;
; 62498.811 ; hold        ; debounce[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.062     ; 1.122      ;
; 62498.903 ; debounce[2] ; debounce[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.062     ; 1.030      ;
; 62498.907 ; debounce[2] ; hold        ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.062     ; 1.026      ;
; 62498.978 ; debounce[3] ; hold        ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.062     ; 0.955      ;
; 62499.190 ; hold        ; debounce[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.062     ; 0.743      ;
; 62499.274 ; debounce[3] ; debounce[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.062     ; 0.659      ;
; 62499.274 ; debounce[0] ; debounce[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.062     ; 0.659      ;
; 62499.296 ; hold        ; hold        ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.062     ; 0.637      ;
+-----------+-------------+-------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                       ;
+-------+-----------+-----------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.358 ; vcount[4] ; vcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vcount[5] ; vcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vcount[7] ; vcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; vcount[6] ; vcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.577 ; hcount[7] ; hcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.796      ;
; 0.578 ; hcount[9] ; hcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.797      ;
; 0.581 ; hcount[8] ; hcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.800      ;
; 0.585 ; hcount[5] ; hcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.804      ;
; 0.588 ; hcount[2] ; hcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.807      ;
; 0.588 ; hcount[6] ; hcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.807      ;
; 0.589 ; hcount[1] ; hcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.808      ;
; 0.590 ; hcount[4] ; hcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.809      ;
; 0.713 ; hcount[3] ; hcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.932      ;
; 0.745 ; hcount[0] ; hcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.964      ;
; 0.807 ; vcount[8] ; vcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.026      ;
; 0.852 ; hcount[7] ; hcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.071      ;
; 0.860 ; hcount[5] ; hcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.079      ;
; 0.863 ; hcount[1] ; hcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.082      ;
; 0.868 ; hcount[8] ; hcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.087      ;
; 0.875 ; hcount[6] ; hcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.094      ;
; 0.875 ; hcount[2] ; hcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.094      ;
; 0.877 ; hcount[2] ; hcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.096      ;
; 0.877 ; hcount[4] ; hcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.096      ;
; 0.877 ; hcount[6] ; hcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.096      ;
; 0.878 ; vcount[9] ; vcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.097      ;
; 0.879 ; hcount[4] ; hcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.098      ;
; 0.962 ; hcount[7] ; hcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.181      ;
; 0.970 ; hcount[5] ; hcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.189      ;
; 0.972 ; hcount[5] ; hcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.191      ;
; 0.973 ; hcount[1] ; hcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.192      ;
; 0.975 ; hcount[1] ; hcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.194      ;
; 0.987 ; hcount[2] ; hcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.206      ;
; 0.987 ; hcount[6] ; hcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.206      ;
; 0.988 ; hcount[3] ; hcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.207      ;
; 0.989 ; hcount[2] ; hcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.208      ;
; 0.989 ; hcount[4] ; hcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.208      ;
; 0.991 ; hcount[4] ; hcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.210      ;
; 1.005 ; vcount[0] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.224      ;
; 1.009 ; hcount[6] ; hcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.228      ;
; 1.009 ; hcount[6] ; hcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.228      ;
; 1.009 ; hcount[6] ; hcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.228      ;
; 1.009 ; hcount[6] ; hcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.228      ;
; 1.009 ; hcount[6] ; hcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.228      ;
; 1.009 ; hcount[6] ; hcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.228      ;
; 1.012 ; hcount[0] ; hcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.231      ;
; 1.014 ; hcount[0] ; hcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.233      ;
; 1.037 ; vcount[9] ; vcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.256      ;
; 1.082 ; hcount[5] ; hcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.301      ;
; 1.085 ; hcount[1] ; hcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.304      ;
; 1.087 ; hcount[1] ; hcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.306      ;
; 1.098 ; hcount[3] ; hcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.317      ;
; 1.099 ; hcount[2] ; hcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.318      ;
; 1.100 ; hcount[3] ; hcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.319      ;
; 1.101 ; hcount[2] ; hcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.320      ;
; 1.101 ; hcount[4] ; hcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.320      ;
; 1.115 ; hcount[5] ; hcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.334      ;
; 1.115 ; hcount[5] ; hcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.334      ;
; 1.115 ; hcount[5] ; hcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.334      ;
; 1.115 ; hcount[5] ; hcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.334      ;
; 1.115 ; hcount[5] ; hcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.334      ;
; 1.124 ; hcount[0] ; hcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.343      ;
; 1.126 ; hcount[0] ; hcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.345      ;
; 1.197 ; hcount[1] ; hcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.416      ;
; 1.199 ; hcount[1] ; hcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.418      ;
; 1.210 ; hcount[3] ; hcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.429      ;
; 1.211 ; hcount[2] ; hcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.430      ;
; 1.212 ; hcount[3] ; hcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.431      ;
; 1.228 ; hcount[7] ; hcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.447      ;
; 1.228 ; hcount[7] ; hcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.447      ;
; 1.228 ; hcount[7] ; hcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.447      ;
; 1.228 ; hcount[7] ; hcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.447      ;
; 1.228 ; hcount[7] ; hcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.447      ;
; 1.228 ; hcount[7] ; hcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.447      ;
; 1.228 ; hcount[7] ; hcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.447      ;
; 1.236 ; hcount[0] ; hcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.455      ;
; 1.238 ; hcount[0] ; hcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.457      ;
; 1.273 ; vcount[9] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.492      ;
; 1.273 ; vcount[9] ; vcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.492      ;
; 1.274 ; vcount[9] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.493      ;
; 1.274 ; vcount[9] ; vcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.493      ;
; 1.276 ; vcount[9] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.495      ;
; 1.276 ; vcount[9] ; vcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.495      ;
; 1.283 ; vcount[1] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.502      ;
; 1.286 ; vcount[3] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.505      ;
; 1.295 ; vcount[6] ; vcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.513      ;
; 1.297 ; vcount[9] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.516      ;
; 1.309 ; hcount[1] ; hcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.528      ;
; 1.319 ; vcount[2] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.538      ;
; 1.322 ; hcount[3] ; hcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.541      ;
; 1.348 ; hcount[0] ; hcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.567      ;
; 1.350 ; hcount[0] ; hcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.569      ;
; 1.388 ; vcount[8] ; vcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.607      ;
; 1.389 ; vcount[8] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.608      ;
; 1.389 ; vcount[8] ; vcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.608      ;
; 1.390 ; vcount[8] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.609      ;
; 1.390 ; vcount[8] ; vcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.609      ;
; 1.392 ; vcount[8] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.611      ;
; 1.392 ; vcount[8] ; vcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.611      ;
; 1.398 ; vcount[0] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.617      ;
; 1.405 ; vcount[9] ; vcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.624      ;
+-------+-----------+-----------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                           ;
+-------+-------------+-------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node   ; To Node     ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------+-------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.358 ; position[0] ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; debounce[3] ; debounce[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; debounce[2] ; debounce[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; hold        ; hold        ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; position[1] ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; position[2] ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; position[3] ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; position[5] ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; position[4] ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; debounce[1] ; debounce[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.361 ; debounce[0] ; debounce[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.580      ;
; 0.399 ; debounce[0] ; debounce[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.618      ;
; 0.412 ; hold        ; debounce[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.631      ;
; 0.582 ; debounce[3] ; hold        ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.801      ;
; 0.681 ; debounce[2] ; hold        ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.900      ;
; 0.683 ; debounce[2] ; debounce[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.902      ;
; 0.711 ; hold        ; debounce[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.930      ;
; 0.886 ; debounce[0] ; hold        ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.105      ;
; 0.888 ; debounce[0] ; debounce[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.107      ;
; 0.956 ; position[1] ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.175      ;
; 1.038 ; position[0] ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 1.262      ;
; 1.069 ; position[5] ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.288      ;
; 1.096 ; hold        ; debounce[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.315      ;
; 1.115 ; debounce[3] ; debounce[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.334      ;
; 1.244 ; debounce[0] ; debounce[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.065      ; 1.466      ;
; 1.250 ; position[4] ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.469      ;
; 1.273 ; hold        ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.492      ;
; 1.276 ; hold        ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.495      ;
; 1.305 ; debounce[1] ; debounce[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.552      ;
; 1.335 ; position[0] ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 1.559      ;
; 1.351 ; hold        ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 1.577      ;
; 1.534 ; position[5] ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 1.760      ;
; 1.536 ; debounce[3] ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.755      ;
; 1.537 ; debounce[3] ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.756      ;
; 1.599 ; position[5] ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 1.820      ;
; 1.599 ; position[5] ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 1.820      ;
; 1.612 ; debounce[1] ; hold        ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.859      ;
; 1.614 ; debounce[1] ; debounce[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.861      ;
; 1.626 ; debounce[2] ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.845      ;
; 1.627 ; debounce[2] ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.846      ;
; 1.642 ; hold        ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 1.868      ;
; 1.650 ; position[2] ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 1.864      ;
; 1.747 ; position[4] ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 1.973      ;
; 1.761 ; position[1] ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 1.975      ;
; 1.797 ; position[4] ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 2.018      ;
; 1.799 ; position[4] ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 2.020      ;
; 1.831 ; debounce[0] ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 2.050      ;
; 1.832 ; debounce[0] ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 2.051      ;
; 1.876 ; position[5] ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 2.102      ;
; 1.879 ; hold        ; debounce[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.065      ; 2.101      ;
; 1.892 ; debounce[3] ; debounce[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.065      ; 2.114      ;
; 1.982 ; debounce[2] ; debounce[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.065      ; 2.204      ;
; 2.024 ; position[1] ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 2.236      ;
; 2.026 ; position[1] ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 2.238      ;
; 2.037 ; hold        ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 2.258      ;
; 2.037 ; hold        ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 2.258      ;
; 2.050 ; debounce[3] ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 2.276      ;
; 2.054 ; debounce[3] ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 2.275      ;
; 2.056 ; debounce[3] ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 2.277      ;
; 2.089 ; position[4] ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 2.315      ;
; 2.101 ; position[2] ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 2.313      ;
; 2.103 ; position[2] ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 2.315      ;
; 2.142 ; debounce[2] ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 2.368      ;
; 2.144 ; debounce[2] ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 2.365      ;
; 2.146 ; debounce[2] ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 2.367      ;
; 2.186 ; position[0] ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 2.405      ;
; 2.349 ; debounce[0] ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 2.570      ;
; 2.351 ; debounce[0] ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 2.572      ;
; 2.356 ; debounce[0] ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 2.582      ;
; 2.372 ; debounce[3] ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 2.598      ;
; 2.372 ; position[3] ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 2.589      ;
; 2.374 ; position[3] ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 2.591      ;
; 2.462 ; debounce[2] ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 2.688      ;
; 2.557 ; debounce[1] ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 2.804      ;
; 2.558 ; debounce[1] ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 2.805      ;
; 2.606 ; position[0] ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 2.823      ;
; 2.608 ; position[2] ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 2.827      ;
; 2.608 ; position[0] ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 2.825      ;
; 2.658 ; position[2] ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 2.872      ;
; 2.667 ; debounce[0] ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 2.893      ;
; 2.718 ; position[1] ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 2.932      ;
; 3.075 ; debounce[1] ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 3.324      ;
; 3.077 ; debounce[1] ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 3.326      ;
; 3.082 ; debounce[1] ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 3.336      ;
; 3.301 ; position[3] ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 3.525      ;
; 3.351 ; position[3] ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 3.570      ;
; 3.393 ; debounce[1] ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 3.647      ;
; 3.643 ; position[3] ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 3.867      ;
+-------+-------------+-------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk'                                                                                                    ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                             ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------+
; 9.834  ; 9.834        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.834  ; 9.834        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.834  ; 9.834        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.835  ; 9.835        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                        ;
; 9.854  ; 9.854        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                        ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                        ;
; 10.145 ; 10.145       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.165 ; 10.165       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                        ;
; 10.165 ; 10.165       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.165 ; 10.165       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.165 ; 10.165       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                                ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                              ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                         ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; 19.753 ; 19.969       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[0]                                                                      ;
; 19.753 ; 19.969       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[1]                                                                      ;
; 19.753 ; 19.969       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[2]                                                                      ;
; 19.753 ; 19.969       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[3]                                                                      ;
; 19.753 ; 19.969       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[4]                                                                      ;
; 19.753 ; 19.969       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[5]                                                                      ;
; 19.753 ; 19.969       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[6]                                                                      ;
; 19.753 ; 19.969       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[7]                                                                      ;
; 19.753 ; 19.969       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[8]                                                                      ;
; 19.753 ; 19.969       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[9]                                                                      ;
; 19.753 ; 19.969       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[0]                                                                      ;
; 19.753 ; 19.969       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[1]                                                                      ;
; 19.753 ; 19.969       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[2]                                                                      ;
; 19.753 ; 19.969       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[3]                                                                      ;
; 19.753 ; 19.969       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[4]                                                                      ;
; 19.753 ; 19.969       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[5]                                                                      ;
; 19.753 ; 19.969       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[6]                                                                      ;
; 19.753 ; 19.969       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[7]                                                                      ;
; 19.753 ; 19.969       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[8]                                                                      ;
; 19.753 ; 19.969       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[9]                                                                      ;
; 19.845 ; 20.029       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[0]                                                                      ;
; 19.845 ; 20.029       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[1]                                                                      ;
; 19.845 ; 20.029       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[2]                                                                      ;
; 19.845 ; 20.029       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[3]                                                                      ;
; 19.845 ; 20.029       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[4]                                                                      ;
; 19.845 ; 20.029       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[5]                                                                      ;
; 19.845 ; 20.029       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[6]                                                                      ;
; 19.845 ; 20.029       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[7]                                                                      ;
; 19.845 ; 20.029       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[8]                                                                      ;
; 19.845 ; 20.029       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[9]                                                                      ;
; 19.846 ; 20.030       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[0]                                                                      ;
; 19.846 ; 20.030       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[1]                                                                      ;
; 19.846 ; 20.030       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[2]                                                                      ;
; 19.846 ; 20.030       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[3]                                                                      ;
; 19.846 ; 20.030       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[4]                                                                      ;
; 19.846 ; 20.030       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[5]                                                                      ;
; 19.846 ; 20.030       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[6]                                                                      ;
; 19.846 ; 20.030       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[7]                                                                      ;
; 19.846 ; 20.030       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[8]                                                                      ;
; 19.846 ; 20.030       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[9]                                                                      ;
; 19.984 ; 19.984       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 19.984 ; 19.984       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 19.992 ; 19.992       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[0]|clk                                                                  ;
; 19.992 ; 19.992       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[1]|clk                                                                  ;
; 19.992 ; 19.992       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[2]|clk                                                                  ;
; 19.992 ; 19.992       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[3]|clk                                                                  ;
; 19.992 ; 19.992       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[4]|clk                                                                  ;
; 19.992 ; 19.992       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[5]|clk                                                                  ;
; 19.992 ; 19.992       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[6]|clk                                                                  ;
; 19.992 ; 19.992       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[7]|clk                                                                  ;
; 19.992 ; 19.992       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[8]|clk                                                                  ;
; 19.992 ; 19.992       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[9]|clk                                                                  ;
; 19.993 ; 19.993       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[0]|clk                                                                  ;
; 19.993 ; 19.993       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[1]|clk                                                                  ;
; 19.993 ; 19.993       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[2]|clk                                                                  ;
; 19.993 ; 19.993       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[3]|clk                                                                  ;
; 19.993 ; 19.993       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[4]|clk                                                                  ;
; 19.993 ; 19.993       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[5]|clk                                                                  ;
; 19.993 ; 19.993       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[6]|clk                                                                  ;
; 19.993 ; 19.993       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[7]|clk                                                                  ;
; 19.993 ; 19.993       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[8]|clk                                                                  ;
; 19.993 ; 19.993       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[9]|clk                                                                  ;
; 20.007 ; 20.007       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[0]|clk                                                                  ;
; 20.007 ; 20.007       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[1]|clk                                                                  ;
; 20.007 ; 20.007       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[2]|clk                                                                  ;
; 20.007 ; 20.007       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[3]|clk                                                                  ;
; 20.007 ; 20.007       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[4]|clk                                                                  ;
; 20.007 ; 20.007       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[5]|clk                                                                  ;
; 20.007 ; 20.007       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[6]|clk                                                                  ;
; 20.007 ; 20.007       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[7]|clk                                                                  ;
; 20.007 ; 20.007       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[8]|clk                                                                  ;
; 20.007 ; 20.007       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[9]|clk                                                                  ;
; 20.007 ; 20.007       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[0]|clk                                                                  ;
; 20.007 ; 20.007       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[1]|clk                                                                  ;
; 20.007 ; 20.007       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[2]|clk                                                                  ;
; 20.007 ; 20.007       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[3]|clk                                                                  ;
; 20.007 ; 20.007       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[4]|clk                                                                  ;
; 20.007 ; 20.007       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[5]|clk                                                                  ;
; 20.007 ; 20.007       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[6]|clk                                                                  ;
; 20.007 ; 20.007       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[7]|clk                                                                  ;
; 20.007 ; 20.007       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[8]|clk                                                                  ;
; 20.007 ; 20.007       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[9]|clk                                                                  ;
; 20.015 ; 20.015       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 20.015 ; 20.015       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[0]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[1]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[2]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[3]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[4]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[5]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[6]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[7]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[8]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[9]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[0]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[1]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[2]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[3]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[4]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[5]                                                                      ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                 ;
+-----------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; Slack     ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                         ;
+-----------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; 31249.752 ; 31249.968    ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; debounce[0]                                                                    ;
; 31249.752 ; 31249.968    ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; debounce[1]                                                                    ;
; 31249.752 ; 31249.968    ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; debounce[2]                                                                    ;
; 31249.752 ; 31249.968    ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; debounce[3]                                                                    ;
; 31249.752 ; 31249.968    ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hold                                                                           ;
; 31249.752 ; 31249.968    ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[0]                                                                    ;
; 31249.752 ; 31249.968    ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[1]                                                                    ;
; 31249.752 ; 31249.968    ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[2]                                                                    ;
; 31249.752 ; 31249.968    ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[3]                                                                    ;
; 31249.752 ; 31249.968    ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[4]                                                                    ;
; 31249.752 ; 31249.968    ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[5]                                                                    ;
; 31249.846 ; 31250.030    ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; debounce[1]                                                                    ;
; 31249.846 ; 31250.030    ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[0]                                                                    ;
; 31249.846 ; 31250.030    ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[3]                                                                    ;
; 31249.847 ; 31250.031    ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; debounce[0]                                                                    ;
; 31249.847 ; 31250.031    ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; debounce[2]                                                                    ;
; 31249.847 ; 31250.031    ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; debounce[3]                                                                    ;
; 31249.847 ; 31250.031    ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hold                                                                           ;
; 31249.847 ; 31250.031    ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[1]                                                                    ;
; 31249.847 ; 31250.031    ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[2]                                                                    ;
; 31249.847 ; 31250.031    ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[4]                                                                    ;
; 31249.847 ; 31250.031    ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[5]                                                                    ;
; 31249.984 ; 31249.984    ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 31249.984 ; 31249.984    ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 31249.991 ; 31249.991    ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; debounce[0]|clk                                                                ;
; 31249.991 ; 31249.991    ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; debounce[2]|clk                                                                ;
; 31249.991 ; 31249.991    ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; debounce[3]|clk                                                                ;
; 31249.991 ; 31249.991    ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hold|clk                                                                       ;
; 31249.991 ; 31249.991    ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[1]|clk                                                                ;
; 31249.991 ; 31249.991    ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[2]|clk                                                                ;
; 31249.991 ; 31249.991    ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[4]|clk                                                                ;
; 31249.991 ; 31249.991    ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[5]|clk                                                                ;
; 31249.992 ; 31249.992    ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; debounce[1]|clk                                                                ;
; 31249.992 ; 31249.992    ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[0]|clk                                                                ;
; 31249.992 ; 31249.992    ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[3]|clk                                                                ;
; 31250.008 ; 31250.008    ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; debounce[0]|clk                                                                ;
; 31250.008 ; 31250.008    ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; debounce[1]|clk                                                                ;
; 31250.008 ; 31250.008    ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; debounce[2]|clk                                                                ;
; 31250.008 ; 31250.008    ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; debounce[3]|clk                                                                ;
; 31250.008 ; 31250.008    ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hold|clk                                                                       ;
; 31250.008 ; 31250.008    ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[0]|clk                                                                ;
; 31250.008 ; 31250.008    ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[1]|clk                                                                ;
; 31250.008 ; 31250.008    ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[2]|clk                                                                ;
; 31250.008 ; 31250.008    ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[3]|clk                                                                ;
; 31250.008 ; 31250.008    ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[4]|clk                                                                ;
; 31250.008 ; 31250.008    ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[5]|clk                                                                ;
; 31250.015 ; 31250.015    ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 31250.015 ; 31250.015    ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 62498.000 ; 62500.000    ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; debounce[0]                                                                    ;
; 62498.000 ; 62500.000    ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; debounce[1]                                                                    ;
; 62498.000 ; 62500.000    ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; debounce[2]                                                                    ;
; 62498.000 ; 62500.000    ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; debounce[3]                                                                    ;
; 62498.000 ; 62500.000    ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hold                                                                           ;
; 62498.000 ; 62500.000    ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[0]                                                                    ;
; 62498.000 ; 62500.000    ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[1]                                                                    ;
; 62498.000 ; 62500.000    ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[2]                                                                    ;
; 62498.000 ; 62500.000    ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[3]                                                                    ;
; 62498.000 ; 62500.000    ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[4]                                                                    ;
; 62498.000 ; 62500.000    ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[5]                                                                    ;
+-----------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                    ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; enc_a     ; clk        ; 4.738 ; 4.805 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
; enc_b     ; clk        ; 5.083 ; 5.130 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                       ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; enc_a     ; clk        ; -1.932 ; -2.018 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
; enc_b     ; clk        ; -2.286 ; -2.362 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                            ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; hsync     ; clk        ; 6.431  ; 6.457  ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; clk        ; 10.728 ; 11.144 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[0]   ; clk        ; 10.728 ; 11.144 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[1]   ; clk        ; 9.355  ; 9.649  ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[2]   ; clk        ; 9.468  ; 9.713  ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; clk        ; 6.973  ; 6.987  ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; clk        ; 10.849 ; 11.205 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  rgb[0]   ; clk        ; 10.849 ; 11.205 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  rgb[1]   ; clk        ; 9.476  ; 9.710  ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  rgb[2]   ; clk        ; 9.589  ; 9.774  ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; hsync     ; clk        ; 4.334 ; 4.317 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; clk        ; 4.947 ; 4.884 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[0]   ; clk        ; 6.260 ; 6.500 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[1]   ; clk        ; 4.947 ; 4.884 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[2]   ; clk        ; 5.278 ; 5.236 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; clk        ; 4.350 ; 4.295 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; clk        ; 5.863 ; 5.935 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  rgb[0]   ; clk        ; 7.231 ; 7.423 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  rgb[1]   ; clk        ; 5.863 ; 5.935 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  rgb[2]   ; clk        ; 5.971 ; 5.995 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                              ;
+------------+-----------------+----------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                               ; Note ;
+------------+-----------------+----------------------------------------------------------+------+
; 254.65 MHz ; 254.65 MHz      ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 281.21 MHz ; 281.21 MHz      ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                   ;
+----------------------------------------------------------+-----------+---------------+
; Clock                                                    ; Slack     ; End Point TNS ;
+----------------------------------------------------------+-----------+---------------+
; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 36.444    ; 0.000         ;
; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62496.073 ; 0.000         ;
+----------------------------------------------------------+-----------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.312 ; 0.000         ;
; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.312 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                     ;
+----------------------------------------------------------+-----------+---------------+
; Clock                                                    ; Slack     ; End Point TNS ;
+----------------------------------------------------------+-----------+---------------+
; clk                                                      ; 9.817     ; 0.000         ;
; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.747    ; 0.000         ;
; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 31249.747 ; 0.000         ;
+----------------------------------------------------------+-----------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                        ;
+--------+-----------+-----------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 36.444 ; hcount[9] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 3.493      ;
; 36.444 ; hcount[9] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 3.493      ;
; 36.444 ; hcount[9] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 3.493      ;
; 36.486 ; hcount[5] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 3.451      ;
; 36.486 ; hcount[5] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 3.451      ;
; 36.486 ; hcount[5] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 3.451      ;
; 36.513 ; hcount[4] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 3.424      ;
; 36.513 ; hcount[4] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 3.424      ;
; 36.513 ; hcount[4] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 3.424      ;
; 36.533 ; hcount[1] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 3.404      ;
; 36.533 ; hcount[1] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 3.404      ;
; 36.533 ; hcount[1] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 3.404      ;
; 36.620 ; hcount[9] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 3.317      ;
; 36.645 ; hcount[2] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 3.292      ;
; 36.645 ; hcount[2] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 3.292      ;
; 36.645 ; hcount[2] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 3.292      ;
; 36.662 ; hcount[5] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 3.275      ;
; 36.683 ; hcount[0] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 3.254      ;
; 36.683 ; hcount[0] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 3.254      ;
; 36.683 ; hcount[0] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 3.254      ;
; 36.689 ; hcount[4] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 3.248      ;
; 36.709 ; hcount[1] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 3.228      ;
; 36.821 ; hcount[2] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 3.116      ;
; 36.859 ; hcount[0] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 3.078      ;
; 36.896 ; hcount[7] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 3.041      ;
; 36.896 ; hcount[7] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 3.041      ;
; 36.896 ; hcount[7] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 3.041      ;
; 36.984 ; hcount[6] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 2.953      ;
; 36.984 ; hcount[6] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 2.953      ;
; 36.984 ; hcount[6] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 2.953      ;
; 37.028 ; hcount[9] ; vcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 2.909      ;
; 37.041 ; vcount[3] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.899      ;
; 37.041 ; vcount[3] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.899      ;
; 37.041 ; vcount[3] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.899      ;
; 37.056 ; hcount[3] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 2.881      ;
; 37.056 ; hcount[3] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 2.881      ;
; 37.056 ; hcount[3] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 2.881      ;
; 37.070 ; hcount[5] ; vcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 2.867      ;
; 37.072 ; hcount[7] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 2.865      ;
; 37.088 ; hcount[9] ; vcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 2.849      ;
; 37.091 ; hcount[9] ; vcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 2.846      ;
; 37.096 ; hcount[9] ; vcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 2.841      ;
; 37.097 ; hcount[9] ; vcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 2.840      ;
; 37.097 ; hcount[4] ; vcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 2.840      ;
; 37.102 ; hcount[9] ; vcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 2.835      ;
; 37.117 ; hcount[1] ; vcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 2.820      ;
; 37.130 ; hcount[5] ; vcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 2.807      ;
; 37.133 ; hcount[5] ; vcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 2.804      ;
; 37.138 ; hcount[5] ; vcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 2.799      ;
; 37.139 ; hcount[5] ; vcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 2.798      ;
; 37.144 ; hcount[5] ; vcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 2.793      ;
; 37.157 ; hcount[4] ; vcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 2.780      ;
; 37.160 ; hcount[6] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 2.777      ;
; 37.160 ; hcount[4] ; vcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 2.777      ;
; 37.165 ; hcount[4] ; vcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 2.772      ;
; 37.166 ; hcount[4] ; vcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 2.771      ;
; 37.171 ; hcount[4] ; vcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 2.766      ;
; 37.177 ; hcount[1] ; vcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 2.760      ;
; 37.180 ; vcount[1] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.760      ;
; 37.180 ; vcount[1] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.760      ;
; 37.180 ; vcount[1] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.760      ;
; 37.180 ; hcount[1] ; vcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 2.757      ;
; 37.185 ; hcount[1] ; vcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 2.752      ;
; 37.186 ; hcount[1] ; vcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 2.751      ;
; 37.191 ; hcount[1] ; vcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 2.746      ;
; 37.208 ; vcount[2] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.732      ;
; 37.208 ; vcount[2] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.732      ;
; 37.208 ; vcount[2] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.732      ;
; 37.217 ; vcount[3] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.723      ;
; 37.229 ; hcount[2] ; vcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 2.708      ;
; 37.231 ; vcount[7] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.709      ;
; 37.231 ; vcount[7] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.709      ;
; 37.231 ; vcount[7] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.709      ;
; 37.232 ; hcount[3] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 2.705      ;
; 37.252 ; hcount[8] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 2.685      ;
; 37.252 ; hcount[8] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 2.685      ;
; 37.252 ; hcount[8] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 2.685      ;
; 37.267 ; hcount[0] ; vcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 2.670      ;
; 37.289 ; hcount[2] ; vcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 2.648      ;
; 37.292 ; hcount[2] ; vcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 2.645      ;
; 37.297 ; hcount[2] ; vcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 2.640      ;
; 37.298 ; hcount[2] ; vcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 2.639      ;
; 37.303 ; hcount[2] ; vcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 2.634      ;
; 37.327 ; hcount[0] ; vcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 2.610      ;
; 37.330 ; hcount[0] ; vcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 2.607      ;
; 37.335 ; hcount[0] ; vcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 2.602      ;
; 37.336 ; hcount[0] ; vcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 2.601      ;
; 37.339 ; vcount[4] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.601      ;
; 37.339 ; vcount[4] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.601      ;
; 37.339 ; vcount[4] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.601      ;
; 37.341 ; hcount[0] ; vcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 2.596      ;
; 37.356 ; vcount[1] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.584      ;
; 37.359 ; vcount[5] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.581      ;
; 37.359 ; vcount[5] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.581      ;
; 37.359 ; vcount[5] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.581      ;
; 37.384 ; vcount[2] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.556      ;
; 37.407 ; vcount[7] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.533      ;
; 37.422 ; vcount[1] ; vcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.518      ;
; 37.428 ; hcount[8] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 2.509      ;
; 37.459 ; hcount[7] ; vcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 2.478      ;
+--------+-----------+-----------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                               ;
+-----------+-------------+-------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node   ; To Node     ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-----------+-------------+-------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 62496.073 ; position[3] ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.049     ; 3.873      ;
; 62496.355 ; position[0] ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.049     ; 3.591      ;
; 62496.359 ; position[3] ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.049     ; 3.587      ;
; 62496.374 ; position[3] ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.054     ; 3.567      ;
; 62496.374 ; position[3] ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.054     ; 3.567      ;
; 62496.379 ; debounce[1] ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.049     ; 3.567      ;
; 62496.583 ; position[1] ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.055     ; 3.357      ;
; 62496.641 ; position[0] ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.049     ; 3.305      ;
; 62496.656 ; position[0] ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.054     ; 3.285      ;
; 62496.656 ; position[0] ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.054     ; 3.285      ;
; 62496.665 ; debounce[1] ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.049     ; 3.281      ;
; 62496.680 ; debounce[1] ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.054     ; 3.261      ;
; 62496.680 ; debounce[1] ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.054     ; 3.261      ;
; 62496.737 ; position[2] ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.055     ; 3.203      ;
; 62496.811 ; debounce[1] ; debounce[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.054     ; 3.130      ;
; 62496.869 ; position[1] ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.055     ; 3.071      ;
; 62496.873 ; position[3] ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.057     ; 3.065      ;
; 62496.873 ; position[3] ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.057     ; 3.065      ;
; 62496.884 ; position[1] ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.060     ; 3.051      ;
; 62496.884 ; position[1] ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.060     ; 3.051      ;
; 62496.976 ; position[0] ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.057     ; 2.962      ;
; 62496.987 ; position[0] ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.057     ; 2.951      ;
; 62497.023 ; position[2] ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.055     ; 2.917      ;
; 62497.038 ; position[2] ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.060     ; 2.897      ;
; 62497.038 ; position[2] ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.060     ; 2.897      ;
; 62497.056 ; debounce[0] ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.047     ; 2.892      ;
; 62497.179 ; debounce[1] ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.057     ; 2.759      ;
; 62497.179 ; debounce[1] ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.057     ; 2.759      ;
; 62497.240 ; hold        ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.052     ; 2.703      ;
; 62497.298 ; debounce[2] ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.047     ; 2.650      ;
; 62497.342 ; debounce[0] ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.047     ; 2.606      ;
; 62497.343 ; hold        ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.047     ; 2.605      ;
; 62497.357 ; debounce[0] ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.052     ; 2.586      ;
; 62497.357 ; debounce[0] ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.052     ; 2.586      ;
; 62497.383 ; position[1] ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.063     ; 2.549      ;
; 62497.383 ; position[1] ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.063     ; 2.549      ;
; 62497.386 ; debounce[3] ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.047     ; 2.562      ;
; 62497.412 ; position[2] ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.063     ; 2.520      ;
; 62497.433 ; position[2] ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.063     ; 2.499      ;
; 62497.460 ; debounce[0] ; debounce[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.080     ; 2.455      ;
; 62497.584 ; debounce[2] ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.047     ; 2.364      ;
; 62497.593 ; debounce[1] ; debounce[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.057     ; 2.345      ;
; 62497.599 ; debounce[2] ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.052     ; 2.344      ;
; 62497.599 ; debounce[2] ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.052     ; 2.344      ;
; 62497.621 ; hold        ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.047     ; 2.327      ;
; 62497.640 ; hold        ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.052     ; 2.303      ;
; 62497.655 ; position[4] ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.047     ; 2.293      ;
; 62497.672 ; debounce[3] ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.047     ; 2.276      ;
; 62497.687 ; debounce[3] ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.052     ; 2.256      ;
; 62497.687 ; debounce[3] ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.052     ; 2.256      ;
; 62497.702 ; debounce[2] ; debounce[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.080     ; 2.213      ;
; 62497.703 ; hold        ; debounce[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.080     ; 2.212      ;
; 62497.768 ; debounce[3] ; debounce[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.080     ; 2.147      ;
; 62497.832 ; position[5] ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.047     ; 2.116      ;
; 62497.856 ; debounce[0] ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.055     ; 2.084      ;
; 62497.856 ; debounce[0] ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.055     ; 2.084      ;
; 62497.941 ; position[4] ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.047     ; 2.007      ;
; 62497.956 ; position[4] ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.052     ; 1.987      ;
; 62497.956 ; position[4] ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.052     ; 1.987      ;
; 62498.098 ; debounce[2] ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.055     ; 1.842      ;
; 62498.098 ; debounce[2] ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.055     ; 1.842      ;
; 62498.099 ; debounce[1] ; debounce[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.057     ; 1.839      ;
; 62498.102 ; debounce[1] ; hold        ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.057     ; 1.836      ;
; 62498.117 ; hold        ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.055     ; 1.823      ;
; 62498.118 ; position[5] ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.047     ; 1.830      ;
; 62498.118 ; hold        ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.055     ; 1.822      ;
; 62498.133 ; position[5] ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.052     ; 1.810      ;
; 62498.133 ; position[5] ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.052     ; 1.810      ;
; 62498.186 ; debounce[3] ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.055     ; 1.754      ;
; 62498.186 ; debounce[3] ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.055     ; 1.754      ;
; 62498.270 ; debounce[0] ; debounce[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.055     ; 1.670      ;
; 62498.408 ; position[4] ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.055     ; 1.532      ;
; 62498.455 ; position[4] ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.055     ; 1.485      ;
; 62498.501 ; hold        ; debounce[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.055     ; 1.439      ;
; 62498.512 ; debounce[2] ; debounce[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.055     ; 1.428      ;
; 62498.578 ; debounce[3] ; debounce[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.055     ; 1.362      ;
; 62498.632 ; position[5] ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.055     ; 1.308      ;
; 62498.632 ; position[5] ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.055     ; 1.308      ;
; 62498.776 ; debounce[0] ; debounce[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.055     ; 1.164      ;
; 62498.779 ; debounce[0] ; hold        ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.055     ; 1.161      ;
; 62498.948 ; hold        ; debounce[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.055     ; 0.992      ;
; 62499.018 ; debounce[2] ; debounce[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.055     ; 0.922      ;
; 62499.021 ; debounce[2] ; hold        ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.055     ; 0.919      ;
; 62499.085 ; debounce[3] ; hold        ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.055     ; 0.855      ;
; 62499.273 ; hold        ; debounce[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.055     ; 0.667      ;
; 62499.357 ; debounce[3] ; debounce[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.055     ; 0.583      ;
; 62499.357 ; debounce[0] ; debounce[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.055     ; 0.583      ;
; 62499.378 ; hold        ; hold        ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.055     ; 0.562      ;
+-----------+-------------+-------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                        ;
+-------+-----------+-----------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.312 ; vcount[4] ; vcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vcount[5] ; vcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vcount[6] ; vcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vcount[7] ; vcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.518 ; hcount[7] ; hcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.717      ;
; 0.518 ; hcount[9] ; hcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.717      ;
; 0.522 ; hcount[8] ; hcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.721      ;
; 0.523 ; hcount[5] ; hcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.722      ;
; 0.527 ; hcount[1] ; hcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.726      ;
; 0.527 ; hcount[6] ; hcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.726      ;
; 0.529 ; hcount[4] ; hcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.728      ;
; 0.530 ; hcount[2] ; hcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.729      ;
; 0.653 ; hcount[3] ; hcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.852      ;
; 0.679 ; hcount[0] ; hcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.878      ;
; 0.731 ; vcount[8] ; vcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.930      ;
; 0.762 ; hcount[7] ; hcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.961      ;
; 0.767 ; hcount[5] ; hcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.966      ;
; 0.771 ; hcount[8] ; hcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.970      ;
; 0.772 ; hcount[1] ; hcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.971      ;
; 0.776 ; hcount[6] ; hcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.975      ;
; 0.778 ; hcount[4] ; hcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.977      ;
; 0.779 ; hcount[2] ; hcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.978      ;
; 0.783 ; hcount[6] ; hcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.982      ;
; 0.785 ; hcount[4] ; hcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.984      ;
; 0.786 ; hcount[2] ; hcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.985      ;
; 0.793 ; vcount[9] ; vcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.992      ;
; 0.851 ; hcount[7] ; hcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.050      ;
; 0.856 ; hcount[5] ; hcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.055      ;
; 0.861 ; hcount[1] ; hcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.060      ;
; 0.863 ; hcount[5] ; hcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.062      ;
; 0.868 ; hcount[1] ; hcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.067      ;
; 0.872 ; hcount[6] ; hcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.071      ;
; 0.874 ; hcount[4] ; hcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.073      ;
; 0.875 ; hcount[2] ; hcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.074      ;
; 0.881 ; hcount[4] ; hcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.080      ;
; 0.882 ; hcount[2] ; hcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.081      ;
; 0.897 ; hcount[3] ; hcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.096      ;
; 0.907 ; vcount[0] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.106      ;
; 0.912 ; hcount[6] ; hcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.111      ;
; 0.912 ; hcount[6] ; hcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.111      ;
; 0.912 ; hcount[6] ; hcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.111      ;
; 0.912 ; hcount[6] ; hcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.111      ;
; 0.912 ; hcount[6] ; hcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.111      ;
; 0.912 ; hcount[6] ; hcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.111      ;
; 0.912 ; hcount[0] ; hcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.111      ;
; 0.919 ; hcount[0] ; hcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.118      ;
; 0.932 ; vcount[9] ; vcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.131      ;
; 0.952 ; hcount[5] ; hcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.151      ;
; 0.957 ; hcount[1] ; hcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.156      ;
; 0.964 ; hcount[1] ; hcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.163      ;
; 0.970 ; hcount[4] ; hcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.169      ;
; 0.971 ; hcount[2] ; hcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.170      ;
; 0.978 ; hcount[2] ; hcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.177      ;
; 0.986 ; hcount[3] ; hcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.185      ;
; 0.993 ; hcount[3] ; hcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.192      ;
; 1.008 ; hcount[0] ; hcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.207      ;
; 1.008 ; hcount[5] ; hcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.207      ;
; 1.008 ; hcount[5] ; hcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.207      ;
; 1.008 ; hcount[5] ; hcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.207      ;
; 1.008 ; hcount[5] ; hcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.207      ;
; 1.008 ; hcount[5] ; hcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.207      ;
; 1.015 ; hcount[0] ; hcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.214      ;
; 1.053 ; hcount[1] ; hcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.252      ;
; 1.060 ; hcount[1] ; hcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.259      ;
; 1.067 ; hcount[2] ; hcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.266      ;
; 1.082 ; hcount[3] ; hcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.281      ;
; 1.089 ; hcount[3] ; hcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.288      ;
; 1.104 ; hcount[0] ; hcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.303      ;
; 1.107 ; hcount[7] ; hcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.306      ;
; 1.107 ; hcount[7] ; hcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.306      ;
; 1.107 ; hcount[7] ; hcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.306      ;
; 1.107 ; hcount[7] ; hcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.306      ;
; 1.107 ; hcount[7] ; hcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.306      ;
; 1.107 ; hcount[7] ; hcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.306      ;
; 1.107 ; hcount[7] ; hcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.306      ;
; 1.111 ; hcount[0] ; hcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.310      ;
; 1.149 ; hcount[1] ; hcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.348      ;
; 1.158 ; vcount[6] ; vcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.357      ;
; 1.165 ; vcount[9] ; vcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.364      ;
; 1.166 ; vcount[9] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.365      ;
; 1.166 ; vcount[9] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.365      ;
; 1.166 ; vcount[9] ; vcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.365      ;
; 1.168 ; vcount[9] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.367      ;
; 1.169 ; vcount[9] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.368      ;
; 1.169 ; vcount[9] ; vcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.368      ;
; 1.175 ; vcount[1] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.374      ;
; 1.178 ; vcount[3] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.377      ;
; 1.178 ; hcount[3] ; hcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.377      ;
; 1.200 ; hcount[0] ; hcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.399      ;
; 1.207 ; hcount[0] ; hcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.406      ;
; 1.211 ; vcount[2] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.410      ;
; 1.261 ; vcount[8] ; vcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.460      ;
; 1.261 ; vcount[8] ; vcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.460      ;
; 1.262 ; vcount[8] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.461      ;
; 1.262 ; vcount[8] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.461      ;
; 1.262 ; vcount[8] ; vcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.461      ;
; 1.264 ; vcount[8] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.463      ;
; 1.265 ; vcount[8] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.464      ;
; 1.265 ; vcount[8] ; vcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.464      ;
; 1.266 ; vcount[0] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.465      ;
+-------+-----------+-----------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                            ;
+-------+-------------+-------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node   ; To Node     ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------+-------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.312 ; debounce[3] ; debounce[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; debounce[2] ; debounce[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; hold        ; hold        ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; position[1] ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; position[2] ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; position[5] ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; position[4] ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; debounce[1] ; debounce[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; position[0] ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; position[3] ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.320 ; debounce[0] ; debounce[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.519      ;
; 0.356 ; debounce[0] ; debounce[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.555      ;
; 0.365 ; hold        ; debounce[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.564      ;
; 0.525 ; debounce[3] ; hold        ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.724      ;
; 0.615 ; debounce[2] ; hold        ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.814      ;
; 0.616 ; debounce[2] ; debounce[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.815      ;
; 0.648 ; hold        ; debounce[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.847      ;
; 0.795 ; debounce[0] ; hold        ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.994      ;
; 0.796 ; debounce[0] ; debounce[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.995      ;
; 0.864 ; position[1] ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.063      ;
; 0.962 ; position[0] ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 1.166      ;
; 0.969 ; position[5] ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.168      ;
; 0.986 ; hold        ; debounce[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.185      ;
; 0.994 ; debounce[3] ; debounce[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.193      ;
; 1.128 ; debounce[0] ; debounce[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 1.329      ;
; 1.129 ; position[4] ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.328      ;
; 1.141 ; hold        ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.340      ;
; 1.144 ; hold        ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.343      ;
; 1.205 ; debounce[1] ; debounce[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.429      ;
; 1.210 ; hold        ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 1.417      ;
; 1.231 ; position[0] ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 1.435      ;
; 1.366 ; debounce[3] ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.565      ;
; 1.368 ; debounce[3] ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.567      ;
; 1.397 ; position[5] ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 1.604      ;
; 1.439 ; position[5] ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 1.640      ;
; 1.441 ; position[5] ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 1.642      ;
; 1.453 ; debounce[2] ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.652      ;
; 1.455 ; debounce[2] ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.654      ;
; 1.472 ; hold        ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 1.679      ;
; 1.479 ; position[2] ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 1.672      ;
; 1.480 ; debounce[1] ; hold        ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.704      ;
; 1.481 ; debounce[1] ; debounce[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.705      ;
; 1.598 ; position[1] ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 1.791      ;
; 1.601 ; position[4] ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 1.808      ;
; 1.611 ; position[4] ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 1.812      ;
; 1.613 ; position[4] ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 1.814      ;
; 1.633 ; debounce[0] ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.832      ;
; 1.635 ; debounce[0] ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.834      ;
; 1.687 ; debounce[3] ; debounce[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 1.888      ;
; 1.699 ; position[5] ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 1.906      ;
; 1.708 ; hold        ; debounce[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 1.909      ;
; 1.773 ; debounce[2] ; debounce[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 1.974      ;
; 1.823 ; debounce[3] ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 2.030      ;
; 1.826 ; debounce[3] ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 2.027      ;
; 1.828 ; debounce[3] ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 2.029      ;
; 1.841 ; hold        ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 2.042      ;
; 1.841 ; hold        ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 2.042      ;
; 1.848 ; position[1] ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 2.039      ;
; 1.851 ; position[1] ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 2.042      ;
; 1.889 ; position[4] ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 2.096      ;
; 1.910 ; debounce[2] ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 2.117      ;
; 1.913 ; debounce[2] ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 2.114      ;
; 1.915 ; debounce[2] ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 2.116      ;
; 1.919 ; position[2] ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 2.110      ;
; 1.922 ; position[2] ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 2.113      ;
; 1.997 ; position[0] ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 2.195      ;
; 2.090 ; debounce[0] ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 2.297      ;
; 2.093 ; debounce[0] ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 2.294      ;
; 2.095 ; debounce[0] ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 2.296      ;
; 2.104 ; debounce[3] ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 2.311      ;
; 2.173 ; position[3] ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.052      ; 2.369      ;
; 2.176 ; position[3] ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.052      ; 2.372      ;
; 2.191 ; debounce[2] ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 2.398      ;
; 2.318 ; debounce[1] ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.542      ;
; 2.320 ; debounce[1] ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.544      ;
; 2.371 ; debounce[0] ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 2.578      ;
; 2.382 ; position[2] ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 2.581      ;
; 2.392 ; position[2] ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 2.585      ;
; 2.393 ; position[0] ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.052      ; 2.589      ;
; 2.396 ; position[0] ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.052      ; 2.592      ;
; 2.438 ; position[1] ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 2.631      ;
; 2.775 ; debounce[1] ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 3.007      ;
; 2.778 ; debounce[1] ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 3.004      ;
; 2.780 ; debounce[1] ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 3.006      ;
; 3.037 ; position[3] ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 3.241      ;
; 3.047 ; position[3] ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 3.245      ;
; 3.056 ; debounce[1] ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 3.288      ;
; 3.325 ; position[3] ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 3.529      ;
+-------+-------------+-------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                             ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------+
; 9.817  ; 9.817        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.817  ; 9.817        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.817  ; 9.817        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                        ;
; 9.878  ; 9.878        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                        ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                        ;
; 10.121 ; 10.121       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.142 ; 10.142       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                        ;
; 10.180 ; 10.180       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.180 ; 10.180       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.180 ; 10.180       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                                ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                               ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                         ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[0]                                                                      ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[1]                                                                      ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[2]                                                                      ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[3]                                                                      ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[4]                                                                      ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[5]                                                                      ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[6]                                                                      ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[7]                                                                      ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[8]                                                                      ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[9]                                                                      ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[0]                                                                      ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[1]                                                                      ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[2]                                                                      ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[3]                                                                      ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[4]                                                                      ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[5]                                                                      ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[7]                                                                      ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[8]                                                                      ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[9]                                                                      ;
; 19.748 ; 19.964       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[6]                                                                      ;
; 19.852 ; 20.036       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[6]                                                                      ;
; 19.853 ; 20.037       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[0]                                                                      ;
; 19.853 ; 20.037       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[1]                                                                      ;
; 19.853 ; 20.037       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[2]                                                                      ;
; 19.853 ; 20.037       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[3]                                                                      ;
; 19.853 ; 20.037       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[4]                                                                      ;
; 19.853 ; 20.037       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[5]                                                                      ;
; 19.853 ; 20.037       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[6]                                                                      ;
; 19.853 ; 20.037       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[7]                                                                      ;
; 19.853 ; 20.037       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[8]                                                                      ;
; 19.853 ; 20.037       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[9]                                                                      ;
; 19.853 ; 20.037       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[0]                                                                      ;
; 19.853 ; 20.037       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[1]                                                                      ;
; 19.853 ; 20.037       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[2]                                                                      ;
; 19.853 ; 20.037       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[3]                                                                      ;
; 19.853 ; 20.037       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[4]                                                                      ;
; 19.853 ; 20.037       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[5]                                                                      ;
; 19.853 ; 20.037       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[7]                                                                      ;
; 19.853 ; 20.037       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[8]                                                                      ;
; 19.853 ; 20.037       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[9]                                                                      ;
; 19.983 ; 19.983       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 19.983 ; 19.983       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 19.987 ; 19.987       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[0]|clk                                                                  ;
; 19.987 ; 19.987       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[1]|clk                                                                  ;
; 19.987 ; 19.987       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[2]|clk                                                                  ;
; 19.987 ; 19.987       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[3]|clk                                                                  ;
; 19.987 ; 19.987       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[4]|clk                                                                  ;
; 19.987 ; 19.987       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[5]|clk                                                                  ;
; 19.987 ; 19.987       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[6]|clk                                                                  ;
; 19.987 ; 19.987       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[7]|clk                                                                  ;
; 19.987 ; 19.987       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[8]|clk                                                                  ;
; 19.987 ; 19.987       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[9]|clk                                                                  ;
; 19.987 ; 19.987       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[0]|clk                                                                  ;
; 19.987 ; 19.987       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[1]|clk                                                                  ;
; 19.987 ; 19.987       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[2]|clk                                                                  ;
; 19.987 ; 19.987       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[3]|clk                                                                  ;
; 19.987 ; 19.987       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[4]|clk                                                                  ;
; 19.987 ; 19.987       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[5]|clk                                                                  ;
; 19.987 ; 19.987       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[7]|clk                                                                  ;
; 19.987 ; 19.987       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[8]|clk                                                                  ;
; 19.987 ; 19.987       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[9]|clk                                                                  ;
; 19.988 ; 19.988       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[6]|clk                                                                  ;
; 20.012 ; 20.012       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[6]|clk                                                                  ;
; 20.013 ; 20.013       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[0]|clk                                                                  ;
; 20.013 ; 20.013       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[1]|clk                                                                  ;
; 20.013 ; 20.013       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[2]|clk                                                                  ;
; 20.013 ; 20.013       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[3]|clk                                                                  ;
; 20.013 ; 20.013       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[4]|clk                                                                  ;
; 20.013 ; 20.013       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[5]|clk                                                                  ;
; 20.013 ; 20.013       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[6]|clk                                                                  ;
; 20.013 ; 20.013       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[7]|clk                                                                  ;
; 20.013 ; 20.013       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[8]|clk                                                                  ;
; 20.013 ; 20.013       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[9]|clk                                                                  ;
; 20.013 ; 20.013       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[0]|clk                                                                  ;
; 20.013 ; 20.013       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[1]|clk                                                                  ;
; 20.013 ; 20.013       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[2]|clk                                                                  ;
; 20.013 ; 20.013       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[3]|clk                                                                  ;
; 20.013 ; 20.013       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[4]|clk                                                                  ;
; 20.013 ; 20.013       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[5]|clk                                                                  ;
; 20.013 ; 20.013       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[7]|clk                                                                  ;
; 20.013 ; 20.013       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[8]|clk                                                                  ;
; 20.013 ; 20.013       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[9]|clk                                                                  ;
; 20.017 ; 20.017       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 20.017 ; 20.017       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[0]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[1]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[2]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[3]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[4]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[5]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[6]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[7]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[8]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[9]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[0]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[1]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[2]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[3]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[4]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[5]                                                                      ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                  ;
+-----------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; Slack     ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                         ;
+-----------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; 31249.747 ; 31249.963    ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[0]                                                                    ;
; 31249.747 ; 31249.963    ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[1]                                                                    ;
; 31249.747 ; 31249.963    ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[2]                                                                    ;
; 31249.747 ; 31249.963    ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[3]                                                                    ;
; 31249.748 ; 31249.964    ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; debounce[0]                                                                    ;
; 31249.748 ; 31249.964    ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; debounce[1]                                                                    ;
; 31249.748 ; 31249.964    ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; debounce[2]                                                                    ;
; 31249.748 ; 31249.964    ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; debounce[3]                                                                    ;
; 31249.748 ; 31249.964    ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hold                                                                           ;
; 31249.748 ; 31249.964    ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[4]                                                                    ;
; 31249.748 ; 31249.964    ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[5]                                                                    ;
; 31249.852 ; 31250.036    ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; debounce[0]                                                                    ;
; 31249.852 ; 31250.036    ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; debounce[1]                                                                    ;
; 31249.852 ; 31250.036    ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; debounce[2]                                                                    ;
; 31249.852 ; 31250.036    ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; debounce[3]                                                                    ;
; 31249.852 ; 31250.036    ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hold                                                                           ;
; 31249.852 ; 31250.036    ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[0]                                                                    ;
; 31249.852 ; 31250.036    ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[3]                                                                    ;
; 31249.852 ; 31250.036    ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[4]                                                                    ;
; 31249.852 ; 31250.036    ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[5]                                                                    ;
; 31249.853 ; 31250.037    ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[1]                                                                    ;
; 31249.853 ; 31250.037    ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[2]                                                                    ;
; 31249.983 ; 31249.983    ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 31249.983 ; 31249.983    ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 31249.987 ; 31249.987    ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[0]|clk                                                                ;
; 31249.987 ; 31249.987    ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[1]|clk                                                                ;
; 31249.987 ; 31249.987    ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[2]|clk                                                                ;
; 31249.987 ; 31249.987    ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[3]|clk                                                                ;
; 31249.988 ; 31249.988    ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; debounce[0]|clk                                                                ;
; 31249.988 ; 31249.988    ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; debounce[1]|clk                                                                ;
; 31249.988 ; 31249.988    ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; debounce[2]|clk                                                                ;
; 31249.988 ; 31249.988    ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; debounce[3]|clk                                                                ;
; 31249.988 ; 31249.988    ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hold|clk                                                                       ;
; 31249.988 ; 31249.988    ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[4]|clk                                                                ;
; 31249.988 ; 31249.988    ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[5]|clk                                                                ;
; 31250.012 ; 31250.012    ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; debounce[0]|clk                                                                ;
; 31250.012 ; 31250.012    ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; debounce[1]|clk                                                                ;
; 31250.012 ; 31250.012    ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; debounce[2]|clk                                                                ;
; 31250.012 ; 31250.012    ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; debounce[3]|clk                                                                ;
; 31250.012 ; 31250.012    ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hold|clk                                                                       ;
; 31250.012 ; 31250.012    ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[0]|clk                                                                ;
; 31250.012 ; 31250.012    ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[3]|clk                                                                ;
; 31250.012 ; 31250.012    ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[4]|clk                                                                ;
; 31250.012 ; 31250.012    ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[5]|clk                                                                ;
; 31250.013 ; 31250.013    ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[1]|clk                                                                ;
; 31250.013 ; 31250.013    ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[2]|clk                                                                ;
; 31250.017 ; 31250.017    ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 31250.017 ; 31250.017    ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 62498.000 ; 62500.000    ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; debounce[0]                                                                    ;
; 62498.000 ; 62500.000    ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; debounce[1]                                                                    ;
; 62498.000 ; 62500.000    ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; debounce[2]                                                                    ;
; 62498.000 ; 62500.000    ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; debounce[3]                                                                    ;
; 62498.000 ; 62500.000    ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hold                                                                           ;
; 62498.000 ; 62500.000    ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[0]                                                                    ;
; 62498.000 ; 62500.000    ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[1]                                                                    ;
; 62498.000 ; 62500.000    ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[2]                                                                    ;
; 62498.000 ; 62500.000    ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[3]                                                                    ;
; 62498.000 ; 62500.000    ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[4]                                                                    ;
; 62498.000 ; 62500.000    ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[5]                                                                    ;
+-----------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                    ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; enc_a     ; clk        ; 4.227 ; 4.325 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
; enc_b     ; clk        ; 4.523 ; 4.646 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                       ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; enc_a     ; clk        ; -1.685 ; -1.809 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
; enc_b     ; clk        ; -2.014 ; -2.129 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; hsync     ; clk        ; 5.834 ; 5.852 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; clk        ; 9.766 ; 9.917 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[0]   ; clk        ; 9.766 ; 9.917 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[1]   ; clk        ; 8.534 ; 8.635 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[2]   ; clk        ; 8.639 ; 8.708 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; clk        ; 6.349 ; 6.295 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; clk        ; 9.827 ; 9.962 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  rgb[0]   ; clk        ; 9.827 ; 9.962 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  rgb[1]   ; clk        ; 8.595 ; 8.680 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  rgb[2]   ; clk        ; 8.700 ; 8.753 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; hsync     ; clk        ; 3.948 ; 3.921 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; clk        ; 4.482 ; 4.407 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[0]   ; clk        ; 5.669 ; 5.777 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[1]   ; clk        ; 4.482 ; 4.407 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[2]   ; clk        ; 4.810 ; 4.736 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; clk        ; 3.967 ; 3.895 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; clk        ; 5.340 ; 5.351 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  rgb[0]   ; clk        ; 6.568 ; 6.626 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  rgb[1]   ; clk        ; 5.340 ; 5.351 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  rgb[2]   ; clk        ; 5.442 ; 5.419 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                   ;
+----------------------------------------------------------+-----------+---------------+
; Clock                                                    ; Slack     ; End Point TNS ;
+----------------------------------------------------------+-----------+---------------+
; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 37.650    ; 0.000         ;
; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62497.457 ; 0.000         ;
+----------------------------------------------------------+-----------+---------------+


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.185 ; 0.000         ;
; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.186 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                     ;
+----------------------------------------------------------+-----------+---------------+
; Clock                                                    ; Slack     ; End Point TNS ;
+----------------------------------------------------------+-----------+---------------+
; clk                                                      ; 9.584     ; 0.000         ;
; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.783    ; 0.000         ;
; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 31249.784 ; 0.000         ;
+----------------------------------------------------------+-----------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                        ;
+--------+-----------+-----------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 37.650 ; hcount[9] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 2.298      ;
; 37.650 ; hcount[9] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 2.298      ;
; 37.650 ; hcount[9] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 2.298      ;
; 37.772 ; hcount[9] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 2.176      ;
; 37.772 ; hcount[4] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 2.176      ;
; 37.772 ; hcount[4] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 2.176      ;
; 37.772 ; hcount[4] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 2.176      ;
; 37.780 ; hcount[1] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 2.168      ;
; 37.780 ; hcount[1] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 2.168      ;
; 37.780 ; hcount[1] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 2.168      ;
; 37.848 ; hcount[5] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 2.100      ;
; 37.848 ; hcount[5] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 2.100      ;
; 37.848 ; hcount[5] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 2.100      ;
; 37.849 ; hcount[2] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 2.099      ;
; 37.849 ; hcount[2] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 2.099      ;
; 37.849 ; hcount[2] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 2.099      ;
; 37.875 ; hcount[0] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 2.073      ;
; 37.875 ; hcount[0] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 2.073      ;
; 37.875 ; hcount[0] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 2.073      ;
; 37.894 ; hcount[4] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 2.054      ;
; 37.902 ; hcount[1] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 2.046      ;
; 37.946 ; hcount[5] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 2.002      ;
; 37.971 ; hcount[2] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 1.977      ;
; 37.993 ; hcount[9] ; vcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.956      ;
; 37.997 ; hcount[0] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 1.951      ;
; 38.036 ; hcount[9] ; vcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 1.912      ;
; 38.037 ; hcount[9] ; vcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 1.911      ;
; 38.039 ; hcount[9] ; vcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 1.909      ;
; 38.040 ; hcount[9] ; vcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 1.908      ;
; 38.044 ; hcount[9] ; vcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 1.904      ;
; 38.089 ; hcount[7] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 1.859      ;
; 38.089 ; hcount[7] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 1.859      ;
; 38.089 ; hcount[7] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 1.859      ;
; 38.113 ; hcount[3] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 1.835      ;
; 38.113 ; hcount[3] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 1.835      ;
; 38.113 ; hcount[3] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 1.835      ;
; 38.115 ; hcount[4] ; vcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.834      ;
; 38.123 ; hcount[1] ; vcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.826      ;
; 38.147 ; vcount[3] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.803      ;
; 38.147 ; vcount[3] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.803      ;
; 38.147 ; vcount[3] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.803      ;
; 38.148 ; hcount[6] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 1.800      ;
; 38.148 ; hcount[6] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 1.800      ;
; 38.148 ; hcount[6] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 1.800      ;
; 38.158 ; hcount[4] ; vcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 1.790      ;
; 38.159 ; hcount[4] ; vcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 1.789      ;
; 38.161 ; hcount[4] ; vcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 1.787      ;
; 38.162 ; hcount[4] ; vcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 1.786      ;
; 38.166 ; hcount[4] ; vcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 1.782      ;
; 38.166 ; hcount[1] ; vcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 1.782      ;
; 38.167 ; hcount[1] ; vcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 1.781      ;
; 38.169 ; hcount[1] ; vcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 1.779      ;
; 38.170 ; hcount[1] ; vcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 1.778      ;
; 38.174 ; hcount[1] ; vcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 1.774      ;
; 38.183 ; hcount[5] ; vcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.766      ;
; 38.187 ; hcount[7] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 1.761      ;
; 38.192 ; hcount[2] ; vcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.757      ;
; 38.218 ; hcount[0] ; vcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.731      ;
; 38.219 ; hcount[5] ; vcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 1.729      ;
; 38.226 ; vcount[1] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.724      ;
; 38.226 ; vcount[1] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.724      ;
; 38.226 ; vcount[1] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.724      ;
; 38.235 ; hcount[3] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 1.713      ;
; 38.235 ; hcount[2] ; vcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 1.713      ;
; 38.236 ; hcount[2] ; vcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 1.712      ;
; 38.238 ; hcount[5] ; vcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 1.710      ;
; 38.238 ; hcount[5] ; vcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 1.710      ;
; 38.238 ; hcount[2] ; vcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 1.710      ;
; 38.239 ; hcount[2] ; vcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 1.709      ;
; 38.241 ; hcount[5] ; vcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 1.707      ;
; 38.241 ; hcount[5] ; vcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 1.707      ;
; 38.243 ; hcount[2] ; vcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 1.705      ;
; 38.247 ; hcount[8] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 1.701      ;
; 38.247 ; hcount[8] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 1.701      ;
; 38.247 ; hcount[8] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 1.701      ;
; 38.258 ; vcount[2] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.692      ;
; 38.258 ; vcount[2] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.692      ;
; 38.258 ; vcount[2] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.692      ;
; 38.261 ; hcount[6] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 1.687      ;
; 38.261 ; hcount[0] ; vcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 1.687      ;
; 38.262 ; hcount[0] ; vcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 1.686      ;
; 38.264 ; hcount[0] ; vcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 1.684      ;
; 38.265 ; hcount[0] ; vcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 1.683      ;
; 38.269 ; vcount[3] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.681      ;
; 38.269 ; hcount[0] ; vcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 1.679      ;
; 38.288 ; vcount[7] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.662      ;
; 38.288 ; vcount[7] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.662      ;
; 38.288 ; vcount[7] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.662      ;
; 38.339 ; vcount[1] ; vcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.612      ;
; 38.348 ; vcount[1] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.602      ;
; 38.366 ; vcount[4] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.584      ;
; 38.366 ; vcount[4] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.584      ;
; 38.366 ; vcount[4] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.584      ;
; 38.369 ; hcount[8] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 1.579      ;
; 38.376 ; vcount[1] ; vcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.574      ;
; 38.376 ; vcount[1] ; vcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.574      ;
; 38.380 ; vcount[2] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.570      ;
; 38.383 ; vcount[5] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.567      ;
; 38.383 ; vcount[5] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.567      ;
; 38.383 ; vcount[5] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.567      ;
+--------+-----------+-----------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                               ;
+-----------+-------------+-------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node   ; To Node     ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-----------+-------------+-------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 62497.457 ; position[3] ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.033     ; 2.497      ;
; 62497.629 ; position[3] ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.033     ; 2.325      ;
; 62497.629 ; position[3] ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.037     ; 2.321      ;
; 62497.630 ; position[3] ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.037     ; 2.320      ;
; 62497.644 ; position[0] ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.033     ; 2.310      ;
; 62497.735 ; debounce[1] ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.031     ; 2.221      ;
; 62497.816 ; position[0] ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.033     ; 2.138      ;
; 62497.816 ; position[0] ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.037     ; 2.134      ;
; 62497.817 ; position[0] ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.037     ; 2.133      ;
; 62497.829 ; position[1] ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.038     ; 2.120      ;
; 62497.909 ; debounce[1] ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.031     ; 2.047      ;
; 62497.928 ; debounce[1] ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.035     ; 2.024      ;
; 62497.929 ; debounce[1] ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.035     ; 2.023      ;
; 62497.932 ; position[2] ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.038     ; 2.017      ;
; 62497.968 ; position[3] ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.039     ; 1.980      ;
; 62497.968 ; position[3] ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.039     ; 1.980      ;
; 62498.001 ; position[1] ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.038     ; 1.948      ;
; 62498.001 ; position[1] ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.042     ; 1.944      ;
; 62498.002 ; position[1] ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.042     ; 1.943      ;
; 62498.008 ; debounce[1] ; debounce[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.036     ; 1.943      ;
; 62498.022 ; position[0] ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.039     ; 1.926      ;
; 62498.040 ; position[0] ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.039     ; 1.908      ;
; 62498.104 ; position[2] ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.038     ; 1.845      ;
; 62498.104 ; position[2] ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.042     ; 1.841      ;
; 62498.105 ; position[2] ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.042     ; 1.840      ;
; 62498.208 ; debounce[0] ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.031     ; 1.748      ;
; 62498.223 ; debounce[1] ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.037     ; 1.727      ;
; 62498.223 ; debounce[1] ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.037     ; 1.727      ;
; 62498.253 ; hold        ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.035     ; 1.699      ;
; 62498.300 ; hold        ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.031     ; 1.656      ;
; 62498.330 ; debounce[2] ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.031     ; 1.626      ;
; 62498.339 ; position[2] ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.044     ; 1.604      ;
; 62498.340 ; position[1] ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.044     ; 1.603      ;
; 62498.340 ; position[1] ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.044     ; 1.603      ;
; 62498.357 ; position[2] ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.044     ; 1.586      ;
; 62498.377 ; debounce[3] ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.031     ; 1.579      ;
; 62498.381 ; debounce[0] ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.031     ; 1.575      ;
; 62498.381 ; debounce[0] ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.035     ; 1.571      ;
; 62498.382 ; debounce[0] ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.035     ; 1.570      ;
; 62498.459 ; debounce[0] ; debounce[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.056     ; 1.472      ;
; 62498.461 ; debounce[1] ; debounce[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.037     ; 1.489      ;
; 62498.472 ; hold        ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.031     ; 1.484      ;
; 62498.473 ; hold        ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.035     ; 1.479      ;
; 62498.502 ; debounce[2] ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.031     ; 1.454      ;
; 62498.502 ; debounce[2] ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.035     ; 1.450      ;
; 62498.503 ; debounce[2] ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.035     ; 1.449      ;
; 62498.525 ; position[4] ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.031     ; 1.431      ;
; 62498.534 ; hold        ; debounce[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.056     ; 1.397      ;
; 62498.549 ; debounce[3] ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.031     ; 1.407      ;
; 62498.549 ; debounce[3] ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.035     ; 1.403      ;
; 62498.550 ; debounce[3] ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.035     ; 1.402      ;
; 62498.580 ; debounce[2] ; debounce[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.056     ; 1.351      ;
; 62498.611 ; debounce[3] ; debounce[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.056     ; 1.320      ;
; 62498.645 ; position[5] ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.031     ; 1.311      ;
; 62498.696 ; debounce[0] ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.037     ; 1.254      ;
; 62498.696 ; debounce[0] ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.037     ; 1.254      ;
; 62498.697 ; position[4] ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.031     ; 1.259      ;
; 62498.697 ; position[4] ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.035     ; 1.255      ;
; 62498.698 ; position[4] ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.035     ; 1.254      ;
; 62498.760 ; debounce[1] ; debounce[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.037     ; 1.190      ;
; 62498.760 ; debounce[1] ; hold        ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.037     ; 1.190      ;
; 62498.811 ; hold        ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.037     ; 1.139      ;
; 62498.811 ; hold        ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.037     ; 1.139      ;
; 62498.817 ; position[5] ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.031     ; 1.139      ;
; 62498.817 ; position[5] ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.035     ; 1.135      ;
; 62498.818 ; position[5] ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.035     ; 1.134      ;
; 62498.841 ; debounce[2] ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.037     ; 1.109      ;
; 62498.841 ; debounce[2] ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.037     ; 1.109      ;
; 62498.888 ; debounce[3] ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.037     ; 1.062      ;
; 62498.888 ; debounce[3] ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.037     ; 1.062      ;
; 62498.934 ; debounce[0] ; debounce[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.037     ; 1.016      ;
; 62498.994 ; position[4] ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.037     ; 0.956      ;
; 62499.036 ; position[4] ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.037     ; 0.914      ;
; 62499.055 ; hold        ; debounce[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.037     ; 0.895      ;
; 62499.090 ; debounce[2] ; debounce[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.037     ; 0.860      ;
; 62499.119 ; debounce[3] ; debounce[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.037     ; 0.831      ;
; 62499.156 ; position[5] ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.037     ; 0.794      ;
; 62499.156 ; position[5] ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.037     ; 0.794      ;
; 62499.233 ; debounce[0] ; debounce[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.037     ; 0.717      ;
; 62499.233 ; debounce[0] ; hold        ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.037     ; 0.717      ;
; 62499.331 ; hold        ; debounce[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.037     ; 0.619      ;
; 62499.389 ; debounce[2] ; debounce[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.037     ; 0.561      ;
; 62499.389 ; debounce[2] ; hold        ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.037     ; 0.561      ;
; 62499.422 ; debounce[3] ; hold        ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.037     ; 0.528      ;
; 62499.543 ; hold        ; debounce[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.037     ; 0.407      ;
; 62499.591 ; debounce[3] ; debounce[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.037     ; 0.359      ;
; 62499.591 ; debounce[0] ; debounce[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.037     ; 0.359      ;
; 62499.600 ; hold        ; hold        ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62500.000    ; -0.037     ; 0.350      ;
+-----------+-------------+-------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                            ;
+-------+-------------+-------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node   ; To Node     ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------+-------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.185 ; position[1] ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; position[2] ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; position[0] ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; debounce[3] ; debounce[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; debounce[2] ; debounce[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hold        ; hold        ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; position[3] ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; position[5] ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; position[4] ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; debounce[1] ; debounce[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; debounce[0] ; debounce[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.211 ; debounce[0] ; debounce[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.332      ;
; 0.219 ; hold        ; debounce[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.340      ;
; 0.312 ; debounce[3] ; hold        ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.433      ;
; 0.356 ; debounce[2] ; debounce[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.477      ;
; 0.357 ; debounce[2] ; hold        ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.478      ;
; 0.374 ; hold        ; debounce[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.495      ;
; 0.472 ; debounce[0] ; debounce[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.593      ;
; 0.473 ; debounce[0] ; hold        ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.594      ;
; 0.502 ; position[1] ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.624      ;
; 0.564 ; position[0] ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.690      ;
; 0.565 ; position[5] ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.686      ;
; 0.589 ; hold        ; debounce[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.710      ;
; 0.609 ; debounce[3] ; debounce[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.730      ;
; 0.664 ; debounce[0] ; debounce[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.785      ;
; 0.667 ; position[4] ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.788      ;
; 0.690 ; hold        ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.811      ;
; 0.695 ; hold        ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.816      ;
; 0.707 ; debounce[1] ; debounce[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.847      ;
; 0.716 ; position[0] ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.842      ;
; 0.763 ; hold        ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.891      ;
; 0.828 ; position[5] ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.956      ;
; 0.845 ; debounce[3] ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.966      ;
; 0.845 ; debounce[3] ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.966      ;
; 0.847 ; position[5] ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.970      ;
; 0.848 ; position[5] ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.971      ;
; 0.869 ; debounce[1] ; debounce[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.009      ;
; 0.870 ; debounce[1] ; hold        ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.010      ;
; 0.889 ; debounce[2] ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.010      ;
; 0.889 ; debounce[2] ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.010      ;
; 0.893 ; position[2] ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 1.010      ;
; 0.920 ; hold        ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 1.048      ;
; 0.930 ; position[4] ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 1.058      ;
; 0.949 ; position[4] ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.072      ;
; 0.950 ; position[4] ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.073      ;
; 0.956 ; position[1] ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 1.073      ;
; 1.005 ; debounce[0] ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.126      ;
; 1.005 ; debounce[0] ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.126      ;
; 1.020 ; position[5] ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 1.148      ;
; 1.024 ; hold        ; debounce[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.145      ;
; 1.068 ; debounce[3] ; debounce[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.189      ;
; 1.082 ; hold        ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.205      ;
; 1.083 ; hold        ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.206      ;
; 1.090 ; position[1] ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.031      ; 1.205      ;
; 1.096 ; position[1] ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.031      ; 1.211      ;
; 1.112 ; debounce[2] ; debounce[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.233      ;
; 1.113 ; debounce[3] ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 1.241      ;
; 1.122 ; position[4] ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 1.250      ;
; 1.132 ; debounce[3] ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.255      ;
; 1.133 ; debounce[3] ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.256      ;
; 1.138 ; position[2] ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.031      ; 1.253      ;
; 1.144 ; position[2] ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.031      ; 1.259      ;
; 1.158 ; debounce[2] ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 1.286      ;
; 1.177 ; debounce[2] ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.300      ;
; 1.178 ; debounce[2] ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.301      ;
; 1.186 ; position[0] ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.307      ;
; 1.279 ; position[3] ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 1.398      ;
; 1.285 ; position[3] ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 1.404      ;
; 1.305 ; debounce[3] ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 1.433      ;
; 1.307 ; debounce[0] ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 1.435      ;
; 1.326 ; debounce[0] ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.449      ;
; 1.327 ; debounce[0] ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.450      ;
; 1.350 ; debounce[2] ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 1.478      ;
; 1.402 ; debounce[1] ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.542      ;
; 1.402 ; debounce[1] ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.542      ;
; 1.408 ; position[2] ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 1.530      ;
; 1.412 ; position[0] ; position[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 1.531      ;
; 1.412 ; position[0] ; position[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 1.531      ;
; 1.427 ; position[2] ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 1.544      ;
; 1.463 ; position[1] ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 1.580      ;
; 1.487 ; debounce[0] ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 1.615      ;
; 1.717 ; debounce[1] ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 1.864      ;
; 1.727 ; debounce[1] ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 1.869      ;
; 1.728 ; debounce[1] ; position[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 1.870      ;
; 1.785 ; position[3] ; position[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 1.911      ;
; 1.804 ; position[3] ; position[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.925      ;
; 1.884 ; debounce[1] ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 2.031      ;
; 1.977 ; position[3] ; position[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 2.103      ;
+-------+-------------+-------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                        ;
+-------+-----------+-----------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.186 ; vcount[4] ; vcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vcount[5] ; vcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vcount[7] ; vcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; vcount[6] ; vcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.308 ; hcount[9] ; hcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.309 ; hcount[7] ; hcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.429      ;
; 0.310 ; hcount[8] ; hcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.314 ; hcount[5] ; hcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.434      ;
; 0.315 ; hcount[1] ; hcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.435      ;
; 0.315 ; hcount[2] ; hcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.435      ;
; 0.315 ; hcount[6] ; hcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.435      ;
; 0.316 ; hcount[4] ; hcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.436      ;
; 0.378 ; hcount[3] ; hcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.498      ;
; 0.396 ; hcount[0] ; hcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.516      ;
; 0.427 ; vcount[8] ; vcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.548      ;
; 0.458 ; hcount[7] ; hcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.578      ;
; 0.463 ; hcount[5] ; hcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.583      ;
; 0.464 ; hcount[1] ; hcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.584      ;
; 0.468 ; hcount[8] ; hcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.588      ;
; 0.469 ; vcount[9] ; vcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.590      ;
; 0.473 ; hcount[6] ; hcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.593      ;
; 0.473 ; hcount[2] ; hcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.593      ;
; 0.474 ; hcount[4] ; hcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.594      ;
; 0.476 ; hcount[2] ; hcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.596      ;
; 0.476 ; hcount[6] ; hcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.596      ;
; 0.477 ; hcount[4] ; hcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.597      ;
; 0.521 ; hcount[7] ; hcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.641      ;
; 0.526 ; hcount[5] ; hcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.646      ;
; 0.527 ; hcount[1] ; hcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.647      ;
; 0.527 ; hcount[3] ; hcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.647      ;
; 0.528 ; hcount[6] ; hcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.648      ;
; 0.528 ; hcount[6] ; hcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.648      ;
; 0.528 ; hcount[6] ; hcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.648      ;
; 0.528 ; hcount[6] ; hcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.648      ;
; 0.528 ; hcount[6] ; hcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.648      ;
; 0.528 ; hcount[6] ; hcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.648      ;
; 0.528 ; hcount[6] ; hcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.648      ;
; 0.529 ; hcount[5] ; hcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.649      ;
; 0.530 ; hcount[1] ; hcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.650      ;
; 0.538 ; vcount[0] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.658      ;
; 0.539 ; hcount[2] ; hcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.659      ;
; 0.540 ; hcount[4] ; hcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.660      ;
; 0.542 ; hcount[2] ; hcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.662      ;
; 0.543 ; hcount[0] ; hcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.663      ;
; 0.543 ; hcount[4] ; hcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.663      ;
; 0.546 ; hcount[0] ; hcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.666      ;
; 0.563 ; vcount[9] ; vcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.684      ;
; 0.588 ; hcount[5] ; hcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.708      ;
; 0.588 ; hcount[5] ; hcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.708      ;
; 0.588 ; hcount[5] ; hcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.708      ;
; 0.588 ; hcount[5] ; hcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.708      ;
; 0.588 ; hcount[5] ; hcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.708      ;
; 0.588 ; hcount[5] ; hcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.708      ;
; 0.590 ; hcount[3] ; hcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.710      ;
; 0.593 ; hcount[1] ; hcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.713      ;
; 0.593 ; hcount[3] ; hcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.713      ;
; 0.596 ; hcount[1] ; hcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.716      ;
; 0.605 ; hcount[2] ; hcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.725      ;
; 0.606 ; hcount[4] ; hcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.726      ;
; 0.608 ; hcount[2] ; hcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.728      ;
; 0.609 ; hcount[0] ; hcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.729      ;
; 0.612 ; hcount[0] ; hcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.732      ;
; 0.654 ; hcount[7] ; hcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.774      ;
; 0.654 ; hcount[7] ; hcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.774      ;
; 0.654 ; hcount[7] ; hcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.774      ;
; 0.654 ; hcount[7] ; hcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.774      ;
; 0.654 ; hcount[7] ; hcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.774      ;
; 0.654 ; hcount[7] ; hcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.774      ;
; 0.654 ; hcount[7] ; hcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.774      ;
; 0.656 ; hcount[3] ; hcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.776      ;
; 0.659 ; hcount[1] ; hcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.779      ;
; 0.659 ; hcount[3] ; hcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.779      ;
; 0.662 ; hcount[1] ; hcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.782      ;
; 0.671 ; hcount[2] ; hcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.791      ;
; 0.672 ; vcount[1] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.793      ;
; 0.672 ; vcount[9] ; vcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.793      ;
; 0.673 ; vcount[9] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.794      ;
; 0.673 ; vcount[9] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.794      ;
; 0.675 ; vcount[9] ; vcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.796      ;
; 0.675 ; vcount[9] ; vcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.796      ;
; 0.675 ; hcount[0] ; hcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.795      ;
; 0.676 ; vcount[9] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.797      ;
; 0.676 ; vcount[3] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.797      ;
; 0.678 ; hcount[0] ; hcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.798      ;
; 0.686 ; vcount[9] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.806      ;
; 0.692 ; vcount[2] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.813      ;
; 0.698 ; vcount[6] ; vcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.818      ;
; 0.722 ; hcount[3] ; hcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.842      ;
; 0.725 ; hcount[1] ; hcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.845      ;
; 0.737 ; vcount[9] ; vcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.858      ;
; 0.741 ; hcount[0] ; hcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.861      ;
; 0.744 ; hcount[0] ; hcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.864      ;
; 0.745 ; vcount[0] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.866      ;
; 0.754 ; vcount[8] ; vcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.875      ;
; 0.759 ; vcount[8] ; vcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.880      ;
; 0.760 ; vcount[8] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.881      ;
; 0.760 ; vcount[8] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.881      ;
; 0.760 ; vcount[0] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.881      ;
; 0.762 ; vcount[8] ; vcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.883      ;
; 0.762 ; vcount[8] ; vcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.883      ;
+-------+-----------+-----------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                             ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------+
; 9.584  ; 9.584        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.584  ; 9.584        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.584  ; 9.584        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.620  ; 9.620        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                        ;
; 9.628  ; 9.628        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                        ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                        ;
; 10.372 ; 10.372       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.380 ; 10.380       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                        ;
; 10.415 ; 10.415       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.415 ; 10.415       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.415 ; 10.415       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                                ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                               ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                         ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; 19.783 ; 19.999       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[0]                                                                      ;
; 19.783 ; 19.999       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[1]                                                                      ;
; 19.783 ; 19.999       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[2]                                                                      ;
; 19.783 ; 19.999       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[3]                                                                      ;
; 19.783 ; 19.999       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[4]                                                                      ;
; 19.783 ; 19.999       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[5]                                                                      ;
; 19.783 ; 19.999       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[6]                                                                      ;
; 19.783 ; 19.999       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[7]                                                                      ;
; 19.783 ; 19.999       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[8]                                                                      ;
; 19.783 ; 19.999       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[9]                                                                      ;
; 19.783 ; 19.999       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[0]                                                                      ;
; 19.783 ; 19.999       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[6]                                                                      ;
; 19.784 ; 20.000       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[1]                                                                      ;
; 19.784 ; 20.000       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[2]                                                                      ;
; 19.784 ; 20.000       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[3]                                                                      ;
; 19.784 ; 20.000       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[4]                                                                      ;
; 19.784 ; 20.000       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[5]                                                                      ;
; 19.784 ; 20.000       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[7]                                                                      ;
; 19.784 ; 20.000       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[8]                                                                      ;
; 19.784 ; 20.000       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[9]                                                                      ;
; 19.814 ; 19.998       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[0]                                                                      ;
; 19.814 ; 19.998       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[6]                                                                      ;
; 19.815 ; 19.999       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[0]                                                                      ;
; 19.815 ; 19.999       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[1]                                                                      ;
; 19.815 ; 19.999       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[2]                                                                      ;
; 19.815 ; 19.999       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[3]                                                                      ;
; 19.815 ; 19.999       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[4]                                                                      ;
; 19.815 ; 19.999       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[5]                                                                      ;
; 19.815 ; 19.999       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[6]                                                                      ;
; 19.815 ; 19.999       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[7]                                                                      ;
; 19.815 ; 19.999       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[8]                                                                      ;
; 19.815 ; 19.999       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[9]                                                                      ;
; 19.815 ; 19.999       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[1]                                                                      ;
; 19.815 ; 19.999       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[2]                                                                      ;
; 19.815 ; 19.999       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[3]                                                                      ;
; 19.815 ; 19.999       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[4]                                                                      ;
; 19.815 ; 19.999       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[5]                                                                      ;
; 19.815 ; 19.999       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[7]                                                                      ;
; 19.815 ; 19.999       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[8]                                                                      ;
; 19.815 ; 19.999       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[9]                                                                      ;
; 19.994 ; 19.994       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[0]|clk                                                                  ;
; 19.994 ; 19.994       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[1]|clk                                                                  ;
; 19.994 ; 19.994       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[2]|clk                                                                  ;
; 19.994 ; 19.994       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[3]|clk                                                                  ;
; 19.994 ; 19.994       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[4]|clk                                                                  ;
; 19.994 ; 19.994       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[5]|clk                                                                  ;
; 19.994 ; 19.994       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[6]|clk                                                                  ;
; 19.994 ; 19.994       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[7]|clk                                                                  ;
; 19.994 ; 19.994       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[8]|clk                                                                  ;
; 19.994 ; 19.994       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[9]|clk                                                                  ;
; 19.995 ; 19.995       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[0]|clk                                                                  ;
; 19.995 ; 19.995       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[1]|clk                                                                  ;
; 19.995 ; 19.995       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[2]|clk                                                                  ;
; 19.995 ; 19.995       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[3]|clk                                                                  ;
; 19.995 ; 19.995       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[4]|clk                                                                  ;
; 19.995 ; 19.995       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[5]|clk                                                                  ;
; 19.995 ; 19.995       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[6]|clk                                                                  ;
; 19.995 ; 19.995       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[7]|clk                                                                  ;
; 19.995 ; 19.995       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[8]|clk                                                                  ;
; 19.995 ; 19.995       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[9]|clk                                                                  ;
; 19.996 ; 19.996       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 19.996 ; 19.996       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 20.004 ; 20.004       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 20.004 ; 20.004       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 20.005 ; 20.005       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[0]|clk                                                                  ;
; 20.005 ; 20.005       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[1]|clk                                                                  ;
; 20.005 ; 20.005       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[2]|clk                                                                  ;
; 20.005 ; 20.005       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[3]|clk                                                                  ;
; 20.005 ; 20.005       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[4]|clk                                                                  ;
; 20.005 ; 20.005       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[5]|clk                                                                  ;
; 20.005 ; 20.005       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[6]|clk                                                                  ;
; 20.005 ; 20.005       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[7]|clk                                                                  ;
; 20.005 ; 20.005       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[8]|clk                                                                  ;
; 20.005 ; 20.005       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[9]|clk                                                                  ;
; 20.005 ; 20.005       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[0]|clk                                                                  ;
; 20.005 ; 20.005       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[1]|clk                                                                  ;
; 20.005 ; 20.005       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[2]|clk                                                                  ;
; 20.005 ; 20.005       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[3]|clk                                                                  ;
; 20.005 ; 20.005       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[4]|clk                                                                  ;
; 20.005 ; 20.005       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[5]|clk                                                                  ;
; 20.005 ; 20.005       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[6]|clk                                                                  ;
; 20.005 ; 20.005       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[7]|clk                                                                  ;
; 20.005 ; 20.005       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[8]|clk                                                                  ;
; 20.005 ; 20.005       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[9]|clk                                                                  ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[0]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[1]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[2]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[3]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[4]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[5]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[6]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[7]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[8]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[9]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[0]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[1]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[2]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[3]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[4]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[5]                                                                      ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                  ;
+-----------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; Slack     ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                         ;
+-----------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; 31249.784 ; 31250.000    ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; debounce[0]                                                                    ;
; 31249.784 ; 31250.000    ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; debounce[1]                                                                    ;
; 31249.784 ; 31250.000    ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; debounce[2]                                                                    ;
; 31249.784 ; 31250.000    ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; debounce[3]                                                                    ;
; 31249.784 ; 31250.000    ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hold                                                                           ;
; 31249.784 ; 31250.000    ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[0]                                                                    ;
; 31249.784 ; 31250.000    ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[3]                                                                    ;
; 31249.784 ; 31250.000    ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[4]                                                                    ;
; 31249.784 ; 31250.000    ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[5]                                                                    ;
; 31249.785 ; 31250.001    ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[1]                                                                    ;
; 31249.785 ; 31250.001    ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[2]                                                                    ;
; 31249.812 ; 31249.996    ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; debounce[1]                                                                    ;
; 31249.813 ; 31249.997    ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; debounce[0]                                                                    ;
; 31249.813 ; 31249.997    ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; debounce[2]                                                                    ;
; 31249.813 ; 31249.997    ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; debounce[3]                                                                    ;
; 31249.813 ; 31249.997    ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hold                                                                           ;
; 31249.813 ; 31249.997    ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[0]                                                                    ;
; 31249.813 ; 31249.997    ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[3]                                                                    ;
; 31249.813 ; 31249.997    ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[4]                                                                    ;
; 31249.813 ; 31249.997    ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[5]                                                                    ;
; 31249.814 ; 31249.998    ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[1]                                                                    ;
; 31249.814 ; 31249.998    ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[2]                                                                    ;
; 31249.992 ; 31249.992    ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; debounce[1]|clk                                                                ;
; 31249.993 ; 31249.993    ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; debounce[0]|clk                                                                ;
; 31249.993 ; 31249.993    ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; debounce[2]|clk                                                                ;
; 31249.993 ; 31249.993    ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; debounce[3]|clk                                                                ;
; 31249.993 ; 31249.993    ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hold|clk                                                                       ;
; 31249.993 ; 31249.993    ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[0]|clk                                                                ;
; 31249.993 ; 31249.993    ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[1]|clk                                                                ;
; 31249.993 ; 31249.993    ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[2]|clk                                                                ;
; 31249.993 ; 31249.993    ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[3]|clk                                                                ;
; 31249.993 ; 31249.993    ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[4]|clk                                                                ;
; 31249.993 ; 31249.993    ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[5]|clk                                                                ;
; 31249.996 ; 31249.996    ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 31249.996 ; 31249.996    ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 31250.004 ; 31250.004    ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 31250.004 ; 31250.004    ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 31250.006 ; 31250.006    ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; debounce[0]|clk                                                                ;
; 31250.006 ; 31250.006    ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; debounce[1]|clk                                                                ;
; 31250.006 ; 31250.006    ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; debounce[2]|clk                                                                ;
; 31250.006 ; 31250.006    ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; debounce[3]|clk                                                                ;
; 31250.006 ; 31250.006    ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hold|clk                                                                       ;
; 31250.006 ; 31250.006    ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[0]|clk                                                                ;
; 31250.006 ; 31250.006    ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[1]|clk                                                                ;
; 31250.006 ; 31250.006    ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[2]|clk                                                                ;
; 31250.006 ; 31250.006    ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[3]|clk                                                                ;
; 31250.006 ; 31250.006    ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[4]|clk                                                                ;
; 31250.006 ; 31250.006    ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[5]|clk                                                                ;
; 62498.000 ; 62500.000    ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; debounce[0]                                                                    ;
; 62498.000 ; 62500.000    ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; debounce[1]                                                                    ;
; 62498.000 ; 62500.000    ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; debounce[2]                                                                    ;
; 62498.000 ; 62500.000    ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; debounce[3]                                                                    ;
; 62498.000 ; 62500.000    ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hold                                                                           ;
; 62498.000 ; 62500.000    ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[0]                                                                    ;
; 62498.000 ; 62500.000    ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[1]                                                                    ;
; 62498.000 ; 62500.000    ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[2]                                                                    ;
; 62498.000 ; 62500.000    ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[3]                                                                    ;
; 62498.000 ; 62500.000    ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[4]                                                                    ;
; 62498.000 ; 62500.000    ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; position[5]                                                                    ;
+-----------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                    ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; enc_a     ; clk        ; 2.827 ; 3.029 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
; enc_b     ; clk        ; 3.000 ; 3.185 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                       ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; enc_a     ; clk        ; -1.176 ; -1.430 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
; enc_b     ; clk        ; -1.357 ; -1.598 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; hsync     ; clk        ; 3.654 ; 3.772 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; clk        ; 6.162 ; 6.666 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[0]   ; clk        ; 6.162 ; 6.666 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[1]   ; clk        ; 5.176 ; 5.590 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[2]   ; clk        ; 5.244 ; 5.669 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; clk        ; 3.958 ; 4.087 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; clk        ; 6.313 ; 6.737 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  rgb[0]   ; clk        ; 6.313 ; 6.737 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  rgb[1]   ; clk        ; 5.327 ; 5.661 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  rgb[2]   ; clk        ; 5.395 ; 5.740 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; hsync     ; clk        ; 2.457 ; 2.570 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; clk        ; 2.814 ; 2.863 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[0]   ; clk        ; 3.755 ; 4.013 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[1]   ; clk        ; 2.814 ; 2.863 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[2]   ; clk        ; 2.973 ; 3.100 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; clk        ; 2.496 ; 2.561 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; clk        ; 3.288 ; 3.445 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  rgb[0]   ; clk        ; 4.271 ; 4.519 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  rgb[1]   ; clk        ; 3.288 ; 3.445 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  rgb[2]   ; clk        ; 3.354 ; 3.521 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                      ;
+-----------------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Clock                                                     ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack                                          ; 36.032    ; 0.185 ; N/A      ; N/A     ; 9.584               ;
;  clk                                                      ; N/A       ; N/A   ; N/A      ; N/A     ; 9.584               ;
;  pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 36.032    ; 0.186 ; N/A      ; N/A     ; 19.747              ;
;  pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 62495.614 ; 0.185 ; N/A      ; N/A     ; 31249.747           ;
; Design-wide TNS                                           ; 0.0       ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk                                                      ; N/A       ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-----------------------------------------------------------+-----------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                    ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; enc_a     ; clk        ; 4.738 ; 4.805 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
; enc_b     ; clk        ; 5.083 ; 5.130 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                       ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; enc_a     ; clk        ; -1.176 ; -1.430 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
; enc_b     ; clk        ; -1.357 ; -1.598 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                            ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; hsync     ; clk        ; 6.431  ; 6.457  ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; clk        ; 10.728 ; 11.144 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[0]   ; clk        ; 10.728 ; 11.144 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[1]   ; clk        ; 9.355  ; 9.649  ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[2]   ; clk        ; 9.468  ; 9.713  ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; clk        ; 6.973  ; 6.987  ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; clk        ; 10.849 ; 11.205 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  rgb[0]   ; clk        ; 10.849 ; 11.205 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  rgb[1]   ; clk        ; 9.476  ; 9.710  ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  rgb[2]   ; clk        ; 9.589  ; 9.774  ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; hsync     ; clk        ; 2.457 ; 2.570 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; clk        ; 2.814 ; 2.863 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[0]   ; clk        ; 3.755 ; 4.013 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[1]   ; clk        ; 2.814 ; 2.863 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[2]   ; clk        ; 2.973 ; 3.100 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; clk        ; 2.496 ; 2.561 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; clk        ; 3.288 ; 3.445 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  rgb[0]   ; clk        ; 4.271 ; 4.519 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  rgb[1]   ; clk        ; 3.288 ; 3.445 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  rgb[2]   ; clk        ; 3.354 ; 3.521 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; enc_c         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hsync         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vsync         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; enc_a                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; enc_b                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; reset_n                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; enc_c         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; rgb[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; rgb[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; rgb[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; hsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; vsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; enc_c         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; rgb[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; rgb[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; rgb[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; hsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; vsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; enc_c         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; rgb[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; rgb[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; hsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                 ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 441      ; 0        ; 0        ; 0        ;
; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 133      ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                  ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 441      ; 0        ; 0        ; 0        ;
; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 133      ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 37    ; 37   ;
; Unconstrained Output Ports      ; 5     ; 5    ;
; Unconstrained Output Port Paths ; 98    ; 98   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Jul 16 22:44:49 2013
Info: Command: quartus_sta qdpong -c qdpong
Info: qsta_default_script.tcl version: #2
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'qdpong.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk clk
    Info (332110): create_generated_clock -source {pxl_clk_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0]} {pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {pxl_clk_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 3125 -duty_cycle 50.00 -name {pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1]} {pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 36.032
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    36.032         0.000 pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119): 62495.614         0.000 pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.358
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.358         0.000 pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.358         0.000 pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.834
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.834         0.000 clk 
    Info (332119):    19.753         0.000 pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119): 31249.752         0.000 pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 36.444
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    36.444         0.000 pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119): 62496.073         0.000 pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.312
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.312         0.000 pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.312         0.000 pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.817
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.817         0.000 clk 
    Info (332119):    19.747         0.000 pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119): 31249.747         0.000 pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 37.650
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    37.650         0.000 pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119): 62497.457         0.000 pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.185
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.185         0.000 pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.186         0.000 pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.584
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.584         0.000 clk 
    Info (332119):    19.783         0.000 pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119): 31249.784         0.000 pxl_clk_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 336 megabytes
    Info: Processing ended: Tue Jul 16 22:45:02 2013
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:02


