---
layout: default
title: 3.5 SoCçµ±åˆã¨ãƒã‚¹æ§‹é€ ãƒ»é€šä¿¡è¨­è¨ˆ
---

---

# 3.5 SoCçµ±åˆã¨ãƒã‚¹æ§‹é€ ãƒ»é€šä¿¡è¨­è¨ˆ  
**SoC Integration and Bus-Based Communication Design**

---

## ğŸ§© çµ±åˆè¨­è¨ˆã®ç›®çš„ï½œPurpose of Integration

FSMãƒ»PIDãƒ»LLMã®ä¸‰å±¤åˆ¶å¾¡ãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«ã‚’ã€1ã¤ã®SoCã¨ã—ã¦çµ±åˆã™ã‚‹éš›ã«å¿…è¦ãªè¨­è¨ˆã¯ä»¥ä¸‹ã®é€šã‚Šã§ã™ï¼š

ğŸ“ **æ—¥æœ¬èªï½œJapanese**
- å„ãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«ã®**æ˜ç¢ºãªå½¹å‰²åˆ†é›¢ã¨ã‚¤ãƒ³ã‚¿ãƒ¼ãƒ•ã‚§ãƒ¼ã‚¹å®šç¾©**
- **é€šä¿¡ãƒã‚¹**ã‚’ç”¨ã„ãŸãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«é–“æ¥ç¶šï¼ˆAXI, APBç­‰ï¼‰
- ãƒˆãƒƒãƒ—ãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«ã§ã®**ã‚¹ã‚±ãƒ¼ãƒ©ãƒ“ãƒªãƒ†ã‚£ã®ç¢ºä¿**

ğŸ“ **English**
- Clear separation of responsibilities and interface definitions
- Interconnection via **communication bus** (e.g., AXI, APB)
- Scalability management in the top-level module

---

## ğŸ— SoCå…¨ä½“æ§‹æˆãƒ–ãƒ­ãƒƒã‚¯å›³ï½œSoC Block Diagram

> âš ï¸ ã“ã®ãƒšãƒ¼ã‚¸ã§ã¯Mermaidãƒ•ãƒ­ãƒ¼ãƒãƒ£ãƒ¼ãƒˆã¯è¡¨ç¤ºã•ã‚Œã¾ã›ã‚“  
> ğŸ‘‰ **ä»¥ä¸‹ã®ãƒªãƒ³ã‚¯ã‹ã‚‰GitHubã§è¦–è¦šåŒ–è¡¨ç¤ºã‚’ã”ç¢ºèªãã ã•ã„ï¼š**  
> [ğŸ“ GitHubã§Mermaidãƒ•ãƒ­ãƒ¼ãƒãƒ£ãƒ¼ãƒˆã‚’è¦‹ã‚‹](https://github.com/Samizo-AITL/Edusemi-v4x/blob/main/f_chapter3_socsystem/docs/3_5_soc_integration.md)
> 
```mermaid
flowchart TB
  subgraph SoC_Top_Module [SoC Top Module]
    direction TB
    FSM[ğŸ§  FSM] <--> PID[âš™ï¸ PID]
    FSM -->|action_out| LLM
    PID -->|u_out| LLM
    LLM[ğŸ”Œ LLM Interface] <--> CPU[RISC-V CPU]
    CPU -->|MMIO| LLM
    CPU -->|IRQ| LLM
  end
```

```text
    +-----------------------------+
    |           SoC Top          |
    |                             |
    |   +---------+   +--------+  |
    |   |   FSM   |â†â†’|   PID   |  |
    |   +----+----+   +--------+  |
    |        â†‘                â†‘   |
    |        | action_out     | u_out
    |        â†“                â†“
    |     +-----------------------+
    |     |      LLM Interface    | â†â†’ RISC-V CPU
    |     +-----------------------+
    |            â†‘   â†‘
    |         MMIO  IRQ
    +-----------------------------+
```

---

## ğŸ“¡ ãƒã‚¹æ¥ç¶šæ–¹å¼ã®é¸æŠè‚¢ï½œBus Architecture Options

| ğŸ§© ãƒã‚¹ç¨®åˆ¥<br>Bus Type | ğŸ”§ ç”¨é€”<br>Usage | âœ… ãƒ¡ãƒªãƒƒãƒˆ<br>Merits | ğŸ“ å‚™è€ƒ<br>Remarks |
|------------------|----------------|------------------|----------------|
| AXI4 | é«˜é€Ÿåˆ¶å¾¡ãƒ»LLMé€šä¿¡ | é«˜å¸¯åŸŸãƒ»è¤‡æ•°ãƒã‚¹ã‚¿ãƒ¼å¯¾å¿œ | RISC-V â†” LLM I/F |
| APB | å‘¨è¾ºåˆ¶å¾¡ãƒ»FSM/PIDé€£æº | ä½é›»åŠ›ãƒ»å®Ÿè£…å®¹æ˜“ | FSM/PIDã«é© |

ğŸ’¡ æ•™æè¨­è¨ˆã§ã¯ã€ã€Œ**RISC-Vãƒã‚¹ã‚¿ãƒ¼ + AXI + APBãƒ–ãƒªãƒƒã‚¸ + FSM/PIDã‚¹ãƒ¬ãƒ¼ãƒ–**ã€æ§‹æˆã‚’æ¨å¥¨ã€‚

---

## ğŸ”„ å„ãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«æ¥ç¶šã¨ä¿¡å·ä¸€è¦§ï½œModule Connections and Signal Summary

| ğŸ”§ ãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«<br>Module | ğŸ“¶ ãƒãƒ¼ãƒˆä¾‹<br>Main Ports | ğŸ”— æ¥ç¶šå…ˆ<br>Connected To |
|------------------|------------------------|------------------|
| FSM | `clk`, `rst`, `sensor_in`, `action_out` | Top, Sensor, PID |
| PID | `clk`, `rst`, `ref`, `y`, `u_out` | FSM, Actuator |
| LLM I/F | `llm_action`, `llm_ref`, `mode` | RISC-V â†” FSM/PID |
| RISC-V SoC | AXI Master | LLM I/FçµŒç”±ã§åˆ¶å¾¡ |

---

## âš™ï¸ ãƒˆãƒƒãƒ—ãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«ã®è¨­è¨ˆä¾‹ï¼ˆæŠœç²‹ï¼‰  
**Top-Level RTL Example**

```verilog
module soc_top (
    input wire clk,
    input wire rst,
    input wire [3:0] sensor_data,
    input wire [15:0] y_feedback,
    output wire [15:0] actuator_out
);

    // FSM Instance
    wire [2:0] action_out;
    fsm_engine fsm_inst (
        .clk(clk),
        .rst(rst),
        .sensor_in(sensor_data),
        .action_out(action_out)
    );

    // PID Instance
    wire [15:0] ref;
    pid_controller pid_inst (
        .clk(clk),
        .rst(rst),
        .ref(ref),
        .y(y_feedback),
        .u_out(actuator_out)
    );

    // LLM Interface (MMIO Controlled)
    llm_interface llm_if (
        .llm_action_in(mmio_action),
        .llm_ref_in(mmio_ref),
        .fsm_action_out(action_out),
        .pid_ref_out(ref)
    );

endmodule
```

---

## ğŸ“ çµ±åˆè¨­è¨ˆã®æ³¨æ„ç‚¹ï½œDesign Considerations

- â± **ãƒã‚¹ã‚¯ãƒ­ãƒƒã‚¯ã¨åˆ¶å¾¡ã‚¯ãƒ­ãƒƒã‚¯ã®æ•´åˆæ€§**
- ğŸ“‰ **MMIOé€šä¿¡ãƒ¬ã‚¤ãƒ†ãƒ³ã‚·ã‚’è¨±å®¹ã™ã‚‹è¨­è¨ˆ**
- ğŸ§º **ãƒãƒƒãƒ•ã‚¡ãƒªãƒ³ã‚°ã‚„FIFOã®æŒ¿å…¥æ¤œè¨**

---

## ğŸ“ æ¬¡ç¯€ã¸ã®æ¥ç¶šï½œNext Section

æ¬¡ã¯ã€Œ**3.6 ã‚±ãƒ¼ã‚¹ã‚¹ã‚¿ãƒ‡ã‚£ï¼šä¸‰å±¤åˆ¶å¾¡ã«ã‚ˆã‚‹PoCå®Ÿè£…ä¾‹**ã€ã§ã™ã€‚  
æœ¬ç« ã§ç¤ºã—ãŸSoCæ§‹æˆã‚’åŸºã«ã€FSMÃ—PIDÃ—LLMã«ã‚ˆã‚‹å€’ç«‹æŒ¯å­åˆ¶å¾¡ãªã©ã®**PoCäº‹ä¾‹**ã‚’å–ã‚Šä¸Šã’ã¾ã™ã€‚

---

ğŸ“š [ğŸ”™ ç‰¹åˆ¥ç·¨ ç¬¬3ç«  README ã«æˆ»ã‚‹](../README.md)
