{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651774236127 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651774236127 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 05 23:40:36 2022 " "Processing started: Thu May 05 23:40:36 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651774236127 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651774236127 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TopLevel -c Top_entity " "Command: quartus_map --read_settings_files=on --write_settings_files=off TopLevel -c Top_entity" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651774236127 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651774236531 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651774236531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "write_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file write_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 write_control-Behave " "Found design unit 1: write_control-Behave" {  } { { "write_control.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/write_control.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651774244673 ""} { "Info" "ISGN_ENTITY_NAME" "1 write_control " "Found entity 1: write_control" {  } { { "write_control.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/write_control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651774244673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651774244673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_stage.vhd 6 3 " "Found 6 design units, including 3 entities, in source file wb_stage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 user_flagz-reg_arch " "Found design unit 1: user_flagz-reg_arch" {  } { { "WB_stage.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/WB_stage.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651774244673 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 user_flagc-reg_arch " "Found design unit 2: user_flagc-reg_arch" {  } { { "WB_stage.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/WB_stage.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651774244673 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 WB_stage-Behave " "Found design unit 3: WB_stage-Behave" {  } { { "WB_stage.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/WB_stage.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651774244673 ""} { "Info" "ISGN_ENTITY_NAME" "1 user_flagz " "Found entity 1: user_flagz" {  } { { "WB_stage.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/WB_stage.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651774244673 ""} { "Info" "ISGN_ENTITY_NAME" "2 user_flagc " "Found entity 2: user_flagc" {  } { { "WB_stage.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/WB_stage.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651774244673 ""} { "Info" "ISGN_ENTITY_NAME" "3 WB_stage " "Found entity 3: WB_stage" {  } { { "WB_stage.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/WB_stage.vhd" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651774244673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651774244673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_entity.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_entity.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Top_entity-Behave " "Found design unit 1: Top_entity-Behave" {  } { { "Top_entity.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/Top_entity.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651774244681 ""} { "Info" "ISGN_ENTITY_NAME" "1 Top_entity " "Found entity 1: Top_entity" {  } { { "Top_entity.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/Top_entity.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651774244681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651774244681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf_d2_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rf_d2_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RF_d2_control-Behave " "Found design unit 1: RF_d2_control-Behave" {  } { { "RF_d2_control.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/RF_d2_control.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651774244681 ""} { "Info" "ISGN_ENTITY_NAME" "1 RF_d2_control " "Found entity 1: RF_d2_control" {  } { { "RF_d2_control.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/RF_d2_control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651774244681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651774244681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf_d1_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rf_d1_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RF_d1_control-Behave " "Found design unit 1: RF_d1_control-Behave" {  } { { "RF_d1_control.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/RF_d1_control.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651774244681 ""} { "Info" "ISGN_ENTITY_NAME" "1 RF_d1_control " "Found entity 1: RF_d1_control" {  } { { "RF_d1_control.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/RF_d1_control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651774244681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651774244681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rem_controls.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rem_controls.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rem_controls-Behave " "Found design unit 1: rem_controls-Behave" {  } { { "rem_controls.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/rem_controls.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651774244681 ""} { "Info" "ISGN_ENTITY_NAME" "1 rem_controls " "Found entity 1: rem_controls" {  } { { "rem_controls.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/rem_controls.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651774244681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651774244681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pe2_mux_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pe2_mux_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PE2_mux_control-Behave " "Found design unit 1: PE2_mux_control-Behave" {  } { { "PE2_mux_control.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/PE2_mux_control.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651774244689 ""} { "Info" "ISGN_ENTITY_NAME" "1 PE2_mux_control " "Found entity 1: PE2_mux_control" {  } { { "PE2_mux_control.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/PE2_mux_control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651774244689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651774244689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pe1_mux_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pe1_mux_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PE1_mux_control-Behave " "Found design unit 1: PE1_mux_control-Behave" {  } { { "PE1_mux_control.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/PE1_mux_control.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651774244689 ""} { "Info" "ISGN_ENTITY_NAME" "1 PE1_mux_control " "Found entity 1: PE1_mux_control" {  } { { "PE1_mux_control.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/PE1_mux_control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651774244689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651774244689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_stage.vhd 18 9 " "Found 18 design units, including 9 entities, in source file or_stage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 R7-reg_arch " "Found design unit 1: R7-reg_arch" {  } { { "OR_stage.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/OR_stage.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651774244689 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 OR_interface_reg-reg_arch " "Found design unit 2: OR_interface_reg-reg_arch" {  } { { "OR_stage.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/OR_stage.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651774244689 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 SE9-SignedExtender " "Found design unit 3: SE9-SignedExtender" {  } { { "OR_stage.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/OR_stage.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651774244689 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 SE6-SignedExtender " "Found design unit 4: SE6-SignedExtender" {  } { { "OR_stage.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/OR_stage.vhd" 94 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651774244689 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 priority_encoder2-PriorityEncoder " "Found design unit 5: priority_encoder2-PriorityEncoder" {  } { { "OR_stage.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/OR_stage.vhd" 123 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651774244689 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 reg-reg_arch " "Found design unit 6: reg-reg_arch" {  } { { "OR_stage.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/OR_stage.vhd" 176 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651774244689 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 RegFile-Register_file " "Found design unit 7: RegFile-Register_file" {  } { { "OR_stage.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/OR_stage.vhd" 209 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651774244689 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 ALU_3-al " "Found design unit 8: ALU_3-al" {  } { { "OR_stage.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/OR_stage.vhd" 281 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651774244689 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 OR_stage-ors " "Found design unit 9: OR_stage-ors" {  } { { "OR_stage.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/OR_stage.vhd" 321 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651774244689 ""} { "Info" "ISGN_ENTITY_NAME" "1 R7 " "Found entity 1: R7" {  } { { "OR_stage.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/OR_stage.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651774244689 ""} { "Info" "ISGN_ENTITY_NAME" "2 OR_interface_reg " "Found entity 2: OR_interface_reg" {  } { { "OR_stage.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/OR_stage.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651774244689 ""} { "Info" "ISGN_ENTITY_NAME" "3 SE9 " "Found entity 3: SE9" {  } { { "OR_stage.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/OR_stage.vhd" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651774244689 ""} { "Info" "ISGN_ENTITY_NAME" "4 SE6 " "Found entity 4: SE6" {  } { { "OR_stage.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/OR_stage.vhd" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651774244689 ""} { "Info" "ISGN_ENTITY_NAME" "5 priority_encoder2 " "Found entity 5: priority_encoder2" {  } { { "OR_stage.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/OR_stage.vhd" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651774244689 ""} { "Info" "ISGN_ENTITY_NAME" "6 reg " "Found entity 6: reg" {  } { { "OR_stage.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/OR_stage.vhd" 168 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651774244689 ""} { "Info" "ISGN_ENTITY_NAME" "7 RegFile " "Found entity 7: RegFile" {  } { { "OR_stage.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/OR_stage.vhd" 198 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651774244689 ""} { "Info" "ISGN_ENTITY_NAME" "8 ALU_3 " "Found entity 8: ALU_3" {  } { { "OR_stage.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/OR_stage.vhd" 274 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651774244689 ""} { "Info" "ISGN_ENTITY_NAME" "9 OR_stage " "Found entity 9: OR_stage" {  } { { "OR_stage.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/OR_stage.vhd" 304 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651774244689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651774244689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_stage.vhd 6 3 " "Found 6 design units, including 3 entities, in source file mem_stage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_data-mem " "Found design unit 1: memory_data-mem" {  } { { "Mem_stage.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/Mem_stage.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651774244689 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mem_interface_reg-reg_arch " "Found design unit 2: mem_interface_reg-reg_arch" {  } { { "Mem_stage.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/Mem_stage.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651774244689 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 Mem_stage-Behave " "Found design unit 3: Mem_stage-Behave" {  } { { "Mem_stage.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/Mem_stage.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651774244689 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_data " "Found entity 1: memory_data" {  } { { "Mem_stage.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/Mem_stage.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651774244689 ""} { "Info" "ISGN_ENTITY_NAME" "2 mem_interface_reg " "Found entity 2: mem_interface_reg" {  } { { "Mem_stage.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/Mem_stage.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651774244689 ""} { "Info" "ISGN_ENTITY_NAME" "3 Mem_stage " "Found entity 3: Mem_stage" {  } { { "Mem_stage.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/Mem_stage.vhd" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651774244689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651774244689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_stage.vhd 10 5 " "Found 10 design units, including 5 entities, in source file if_stage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_instruction-mem " "Found design unit 1: memory_instruction-mem" {  } { { "IF_stage.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/IF_stage.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651774244697 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 PC-reg_arch " "Found design unit 2: PC-reg_arch" {  } { { "IF_stage.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/IF_stage.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651774244697 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 ALU_1-al " "Found design unit 3: ALU_1-al" {  } { { "IF_stage.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/IF_stage.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651774244697 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 IF_interface_reg-reg_arch " "Found design unit 4: IF_interface_reg-reg_arch" {  } { { "IF_stage.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/IF_stage.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651774244697 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 IF_stage-arc " "Found design unit 5: IF_stage-arc" {  } { { "IF_stage.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/IF_stage.vhd" 98 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651774244697 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_instruction " "Found entity 1: memory_instruction" {  } { { "IF_stage.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/IF_stage.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651774244697 ""} { "Info" "ISGN_ENTITY_NAME" "2 PC " "Found entity 2: PC" {  } { { "IF_stage.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/IF_stage.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651774244697 ""} { "Info" "ISGN_ENTITY_NAME" "3 ALU_1 " "Found entity 3: ALU_1" {  } { { "IF_stage.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/IF_stage.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651774244697 ""} { "Info" "ISGN_ENTITY_NAME" "4 IF_interface_reg " "Found entity 4: IF_interface_reg" {  } { { "IF_stage.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/IF_stage.vhd" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651774244697 ""} { "Info" "ISGN_ENTITY_NAME" "5 IF_stage " "Found entity 5: IF_stage" {  } { { "IF_stage.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/IF_stage.vhd" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651774244697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651774244697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_stage.vhd 4 2 " "Found 4 design units, including 2 entities, in source file id_stage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ID_interface_reg-reg_arch " "Found design unit 1: ID_interface_reg-reg_arch" {  } { { "ID_stage.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/ID_stage.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651774244697 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ID_stage-Behave " "Found design unit 2: ID_stage-Behave" {  } { { "ID_stage.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/ID_stage.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651774244697 ""} { "Info" "ISGN_ENTITY_NAME" "1 ID_interface_reg " "Found entity 1: ID_interface_reg" {  } { { "ID_stage.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/ID_stage.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651774244697 ""} { "Info" "ISGN_ENTITY_NAME" "2 ID_stage " "Found entity 2: ID_stage" {  } { { "ID_stage.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/ID_stage.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651774244697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651774244697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_stage.vhd 10 5 " "Found 10 design units, including 5 entities, in source file ex_stage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_2-al " "Found design unit 1: ALU_2-al" {  } { { "EX_stage.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/EX_stage.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651774244697 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 priority_encoder1-PriorityEncoder " "Found design unit 2: priority_encoder1-PriorityEncoder" {  } { { "EX_stage.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/EX_stage.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651774244697 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 EX_interface_reg-reg_arch " "Found design unit 3: EX_interface_reg-reg_arch" {  } { { "EX_stage.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/EX_stage.vhd" 118 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651774244697 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 SE6_ex-SignedExtender " "Found design unit 4: SE6_ex-SignedExtender" {  } { { "EX_stage.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/EX_stage.vhd" 145 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651774244697 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 EX_stage-Behave " "Found design unit 5: EX_stage-Behave" {  } { { "EX_stage.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/EX_stage.vhd" 175 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651774244697 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_2 " "Found entity 1: ALU_2" {  } { { "EX_stage.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/EX_stage.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651774244697 ""} { "Info" "ISGN_ENTITY_NAME" "2 priority_encoder1 " "Found entity 2: priority_encoder1" {  } { { "EX_stage.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/EX_stage.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651774244697 ""} { "Info" "ISGN_ENTITY_NAME" "3 EX_interface_reg " "Found entity 3: EX_interface_reg" {  } { { "EX_stage.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/EX_stage.vhd" 110 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651774244697 ""} { "Info" "ISGN_ENTITY_NAME" "4 SE6_ex " "Found entity 4: SE6_ex" {  } { { "EX_stage.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/EX_stage.vhd" 138 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651774244697 ""} { "Info" "ISGN_ENTITY_NAME" "5 EX_stage " "Found entity 5: EX_stage" {  } { { "EX_stage.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/EX_stage.vhd" 163 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651774244697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651774244697 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top_entity " "Elaborating entity \"Top_entity\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651774244761 ""}
{ "Error" "EVRFX_VHDL_CHOICE_ALREADY_COVERED" "\"0001\" Top_entity.vhd(446) " "VHDL error at Top_entity.vhd(446): choice \"\"0001\"\" overlaps with a previous choice" {  } { { "Top_entity.vhd" "" { Text "C:/Users/drsak/Downloads/RISC-Microprocessor-Design-master - 1/RISC-Microprocessor-Design-master/Project_2_RISC_Pipelined/Top_entity.vhd" 446 0 0 } }  } 0 10321 "VHDL error at %2!s!: choice \"%1!s!\" overlaps with a previous choice" 0 0 "Analysis & Synthesis" 0 -1 1651774244778 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651774244778 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4769 " "Peak virtual memory: 4769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651774244868 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu May 05 23:40:44 2022 " "Processing ended: Thu May 05 23:40:44 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651774244868 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651774244868 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651774244868 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651774244868 ""}
