// Seed: 2152500194
module module_0 (
    output tri0 id_0,
    input wor id_1,
    input supply0 id_2,
    output tri0 id_3,
    input uwire id_4,
    output supply1 id_5,
    input tri id_6,
    input wand id_7,
    output tri1 id_8,
    input supply0 id_9,
    input uwire id_10,
    input supply0 id_11,
    output tri1 id_12,
    output supply0 id_13
    , id_15
);
  assign id_13 = -1 == -1'b0 % id_4;
  assign module_1.id_7 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd69
) (
    input  tri0  _id_0,
    input  tri   id_1,
    input  tri0  id_2,
    output tri0  id_3,
    input  tri   id_4,
    input  tri0  id_5,
    input  tri   id_6,
    output uwire id_7
    , id_9
);
  logic [id_0 : 1] id_10;
  ;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_4,
      id_3,
      id_5,
      id_3,
      id_6,
      id_6,
      id_3,
      id_2,
      id_4,
      id_1,
      id_7,
      id_7
  );
  assign id_10 = 1'h0;
  nor primCall (id_7, id_5, id_2, id_9);
endmodule
