sch2hdl,-intstyle,ise,-family,spartan3e,-verilog,D:/Github/4.SemesterProject/Code/FPGA/Solution/Design.vf,-w,D:/Github/4.SemesterProject/Code/FPGA/Solution/Design.sch
