# 
# Steps log generated by v++
# This log file contains a collection of steps that describe the kernel compilation flow
# Note: Some steps are tagged as internal, these steps are for debugging purposes and 
#       are not expected to be able to run independently.
# 

# The following environment variables are set when running v++
Environment variables :
------------------------------------------
MANPATH=/opt/rh/devtoolset-9/root/usr/share/man:
_RDI_DONT_SET_XILINX_AS_PATH=True
XDG_SESSION_ID=439
HOSTNAME=hal-fpga-x86.ncsa.illinois.edu
TERM_PROGRAM=vscode
SSL_CERT_FILE=/etc/pki/ca-trust/extracted/pem/tls-ca-bundle.pem
XILINX_DSP=
HARDWARE_PLATFORM=x86_64
SHELL=/bin/bash
TERM=xterm-256color
MAKEFLAGS=
HISTSIZE=1000
SSH_CLIENT=68.234.221.174 24264 22
MYVIVADO=
TERM_PROGRAM_VERSION=1.98.2
RDI_TPS_ROOT=/opt/xilinx/Vivado/2022.1/tps/lnx64
QTDIR=/usr/lib64/qt-3.3
HDI_PROCESSOR=x86_64
QTINC=/usr/lib64/qt-3.3/include
SYNTH_COMMON=/opt/xilinx/Vitis/2022.1/scripts/rt/data
X_SCLS=devtoolset-9 
RDI_JAVA_VERSION=11.0.11_9
LC_ALL=en_US.UTF-8
RT_TCL_PATH=/opt/xilinx/Vitis/2022.1/scripts/rt/base_tcl/tcl
RDI_PREPEND_PATH=/opt/xilinx/Vitis/2022.1/bin
QT_GRAPHICSSYSTEM_CHECKED=1
RDI_OPT_EXT=.o
PCP_DIR=/opt/rh/devtoolset-9/root
USER=diqingz2
LS_COLORS=rs=0:di=38;5;27:ln=38;5;51:mh=44;38;5;15:pi=40;38;5;11:so=38;5;13:do=38;5;5:bd=48;5;232;38;5;11:cd=48;5;232;38;5;3:or=48;5;232;38;5;9:mi=05;48;5;232;38;5;15:su=48;5;196;38;5;15:sg=48;5;11;38;5;16:ca=48;5;196;38;5;226:tw=48;5;10;38;5;16:ow=48;5;10;38;5;21:st=48;5;21;38;5;15:ex=38;5;34:*.tar=38;5;9:*.tgz=38;5;9:*.arc=38;5;9:*.arj=38;5;9:*.taz=38;5;9:*.lha=38;5;9:*.lz4=38;5;9:*.lzh=38;5;9:*.lzma=38;5;9:*.tlz=38;5;9:*.txz=38;5;9:*.tzo=38;5;9:*.t7z=38;5;9:*.zip=38;5;9:*.z=38;5;9:*.Z=38;5;9:*.dz=38;5;9:*.gz=38;5;9:*.lrz=38;5;9:*.lz=38;5;9:*.lzo=38;5;9:*.xz=38;5;9:*.bz2=38;5;9:*.bz=38;5;9:*.tbz=38;5;9:*.tbz2=38;5;9:*.tz=38;5;9:*.deb=38;5;9:*.rpm=38;5;9:*.jar=38;5;9:*.war=38;5;9:*.ear=38;5;9:*.sar=38;5;9:*.rar=38;5;9:*.alz=38;5;9:*.ace=38;5;9:*.zoo=38;5;9:*.cpio=38;5;9:*.7z=38;5;9:*.rz=38;5;9:*.cab=38;5;9:*.jpg=38;5;13:*.jpeg=38;5;13:*.gif=38;5;13:*.bmp=38;5;13:*.pbm=38;5;13:*.pgm=38;5;13:*.ppm=38;5;13:*.tga=38;5;13:*.xbm=38;5;13:*.xpm=38;5;13:*.tif=38;5;13:*.tiff=38;5;13:*.png=38;5;13:*.svg=38;5;13:*.svgz=38;5;13:*.mng=38;5;13:*.pcx=38;5;13:*.mov=38;5;13:*.mpg=38;5;13:*.mpeg=38;5;13:*.m2v=38;5;13:*.mkv=38;5;13:*.webm=38;5;13:*.ogm=38;5;13:*.mp4=38;5;13:*.m4v=38;5;13:*.mp4v=38;5;13:*.vob=38;5;13:*.qt=38;5;13:*.nuv=38;5;13:*.wmv=38;5;13:*.asf=38;5;13:*.rm=38;5;13:*.rmvb=38;5;13:*.flc=38;5;13:*.avi=38;5;13:*.fli=38;5;13:*.flv=38;5;13:*.gl=38;5;13:*.dl=38;5;13:*.xcf=38;5;13:*.xwd=38;5;13:*.yuv=38;5;13:*.cgm=38;5;13:*.emf=38;5;13:*.axv=38;5;13:*.anx=38;5;13:*.ogv=38;5;13:*.ogx=38;5;13:*.aac=38;5;45:*.au=38;5;45:*.flac=38;5;45:*.mid=38;5;45:*.midi=38;5;45:*.mka=38;5;45:*.mp3=38;5;45:*.mpc=38;5;45:*.ogg=38;5;45:*.ra=38;5;45:*.wav=38;5;45:*.axa=38;5;45:*.oga=38;5;45:*.spx=38;5;45:*.xspf=38;5;45:
LD_LIBRARY_PATH=/opt/xilinx/Vitis/2022.1/lib/lnx64.o/Default:/opt/xilinx/Vitis/2022.1/lib/lnx64.o:/opt/xilinx/Vitis/2022.1/tps/lnx64/jre11.0.11_9/lib/:/opt/xilinx/Vitis/2022.1/tps/lnx64/jre11.0.11_9/lib//server:/opt/xilinx/Vitis/2022.1/lib/lnx64.o/Default:/opt/xilinx/Vitis/2022.1/lib/lnx64.o:/opt/xilinx/xrt/lib:/opt/xilinx/xrt/lib:/usr/local/cuda/lib64:/opt/rh/devtoolset-9/root/usr/lib64:/opt/rh/devtoolset-9/root/usr/lib:/opt/rh/devtoolset-9/root/usr/lib64/dyninst:/opt/rh/devtoolset-9/root/usr/lib/dyninst:/opt/rh/devtoolset-9/root/usr/lib64:/opt/rh/devtoolset-9/root/usr/lib:/opt/xilinx/xrt/lib:/usr/local/cuda/lib64:/opt/xilinx/xrt/lib:/usr/local/cuda/lib64::/opt/xilinx/Vitis/2022.1/bin/../lnx64/tools/dot/lib
RDI_PATCHROOT=
TCL_LIBRARY=/opt/xilinx/Vitis/2022.1/tps/tcl/tcl8.5
MAKE_TERMOUT=/dev/pts/0
RDI_PLATFORM=lnx64
XILINXD_LICENSE_FILE=2100@hal-fpga-x86.ncsa.illinois.edu:/opt/xilinx/license
MAKELEVEL=1
RDI_BUILD=yes
MFLAGS=
RT_LIBPATH=/opt/xilinx/Vitis/2022.1/scripts/rt/data
RDI_LIBDIR=/opt/xilinx/Vitis/2022.1/lib/lnx64.o/Default:/opt/xilinx/Vitis/2022.1/lib/lnx64.o
PATH=/opt/xilinx/Vivado/2022.1/tps/lnx64/binutils-2.26/bin:/opt/xilinx/Vitis/2022.1/bin/../gnu/aarch64/lin/aarch64-linux/bin:/opt/xilinx/Vitis/2022.1/bin/../gnu/ppc64le/4.9.3/lnx64/bin:/opt/xilinx/Vitis/2022.1/bin/../gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/opt/xilinx/Vivado/2022.1/tps/lnx64/gcc-8.3.0/bin:/opt/xilinx/Vivado/2022.1/gnu/microblaze/lin/bin:/opt/xilinx/Vitis/2022.1/bin:/opt/xilinx/Vitis/2022.1/tps/lnx64/jre11.0.11_9/bin:/opt/xilinx/Vivado/2022.1/bin:/opt/xilinx/xrt/bin:/opt/xilinx/Vitis_HLS/2022.1/bin:/opt/xilinx/Model_Composer/2022.1/bin:/opt/xilinx/Vitis/2022.1/gnu/microblaze/lin/bin:/opt/xilinx/Vitis/2022.1/gnu/arm/lin/bin:/opt/xilinx/Vitis/2022.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/opt/xilinx/Vitis/2022.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/opt/xilinx/Vitis/2022.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/opt/xilinx/Vitis/2022.1/gnu/aarch64/lin/aarch64-linux/bin:/opt/xilinx/Vitis/2022.1/gnu/aarch64/lin/aarch64-none/bin:/opt/xilinx/Vitis/2022.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/opt/xilinx/Vitis/2022.1/tps/lnx64/cmake-3.3.2/bin:/opt/xilinx/Vitis/2022.1/aietools/bin:/opt/xilinx/DocNav:/usr/local/cuda/bin:/opt/rh/devtoolset-9/root/usr/bin:/home/diqingz2/.vscode-server/cli/servers/Stable-ddc367ed5c8936efe395cffeec279b04ffd7db78/server/bin/remote-cli:/usr/lib64/qt-3.3/bin:/usr/local/bin:/usr/bin:/usr/local/sbin:/usr/sbin:/home/diqingz2/.local/bin:/home/diqingz2/bin
MAIL=/var/spool/mail/diqingz2
XILINX_VITIS=/opt/xilinx/Vitis/2022.1
PWD=/home/diqingz2/llm_hls/fpga
XILINX_XRT=/opt/xilinx/xrt
XIL_CHECK_TCL_DEBUG=False
XILINX_VIVADO_HLS=/opt/xilinx/Vivado/2022.1
LANG=en_US.UTF-8
HDI_APPROOT=/opt/xilinx/Vitis/2022.1
VSCODE_GIT_ASKPASS_EXTRA_ARGS=
XILINX_HLS=/opt/xilinx/Vitis_HLS/2022.1
XILINX_VIVADO=/opt/xilinx/Vivado/2022.1
XILINX_SDK=/opt/xilinx/Vitis/2022.1
HISTCONTROL=ignoredups
SSL_CERT_DIR=/etc/pki/tls/certs
ISL_IOSTREAMS_RSA=/opt/xilinx/Vitis/2022.1/tps/isl
HOME=/home/diqingz2
SHLVL=10
RDI_BASEROOT=/opt/xilinx/Vitis
LANGUAGE=en_US:en
VSCODE_GIT_ASKPASS_MAIN=/home/diqingz2/.vscode-server/cli/servers/Stable-ddc367ed5c8936efe395cffeec279b04ffd7db78/server/extensions/git/dist/askpass-main.js
RDI_APPROOT=/opt/xilinx/Vitis/2022.1
LOGNAME=diqingz2
PYTHONPATH=/opt/xilinx/xrt/python:/opt/xilinx/xrt/python:/opt/xilinx/xrt/python:/opt/xilinx/xrt/python:
RDI_JAVA_PLATFORM=
QTLIB=/usr/lib64/qt-3.3/lib
MAKE_TERMERR=/dev/pts/0
SSH_CONNECTION=68.234.221.174 24264 141.142.153.72 22
VSCODE_GIT_IPC_HANDLE=/run/user/73238/vscode-git-e700f1dbd0.sock
RDI_BINROOT=/opt/xilinx/Vitis/2022.1/bin
VSCODE_IPC_HOOK_CLI=/run/user/73238/vscode-ipc-d351ed3c-b698-4c4b-a9a6-5ef5dc88f5bb.sock
LESSOPEN=||/usr/bin/lesspipe.sh %s
PKG_CONFIG_PATH=/opt/rh/devtoolset-9/root/usr/lib64/pkgconfig
BROWSER=/home/diqingz2/.vscode-server/cli/servers/Stable-ddc367ed5c8936efe395cffeec279b04ffd7db78/server/bin/helpers/browser.sh
INFOPATH=/opt/rh/devtoolset-9/root/usr/share/info
VSCODE_GIT_ASKPASS_NODE=/home/diqingz2/.vscode-server/cli/servers/Stable-ddc367ed5c8936efe395cffeec279b04ffd7db78/server/node
GIT_ASKPASS=/home/diqingz2/.vscode-server/cli/servers/Stable-ddc367ed5c8936efe395cffeec279b04ffd7db78/server/extensions/git/dist/askpass.sh
RDI_PROG=/opt/xilinx/Vitis/2022.1/bin/unwrapped/lnx64.o/v++
XDG_RUNTIME_DIR=/run/user/73238
XIL_NO_OVERRIDE=0
XIL_SUPPRESS_OVERRIDE_WARNINGS=1
XILINX_PLANAHEAD=/opt/xilinx/Vitis/2022.1
HDIPRELDPATH=/opt/xilinx/Vitis/2022.1/lib/lnx64.o/Default:/opt/xilinx/Vitis/2022.1/lib/lnx64.o:/opt/xilinx/xrt/lib:/opt/xilinx/xrt/lib:/usr/local/cuda/lib64:/opt/rh/devtoolset-9/root/usr/lib64:/opt/rh/devtoolset-9/root/usr/lib:/opt/rh/devtoolset-9/root/usr/lib64/dyninst:/opt/rh/devtoolset-9/root/usr/lib/dyninst:/opt/rh/devtoolset-9/root/usr/lib64:/opt/rh/devtoolset-9/root/usr/lib:/opt/xilinx/xrt/lib:/usr/local/cuda/lib64:/opt/xilinx/xrt/lib:/usr/local/cuda/lib64::/opt/xilinx/Vitis/2022.1/bin/../lnx64/tools/dot/lib
RDI_INSTALLVER=2022.1
RDI_DATADIR=/opt/xilinx/Vitis/2022.1/data
COLORTERM=truecolor
RDI_INSTALLROOT=/opt/xilinx
_=/opt/xilinx/Vitis/2022.1/bin/unwrapped/lnx64.o/v++
XILINX_CD_CONNECT_ID=35228
XILINX_CD_SESSION=e38dd97f-a13c-4ab5-b53a-05d1633ca65c
XILINX_RS_PORT=33248
XILINX_RS_SESSION=87ee7eeb-69cd-43b5-992c-db642719d509


V++ command line:
------------------------------------------
/opt/xilinx/Vitis/2022.1/bin/unwrapped/lnx64.o/v++ -c -t hw --platform /opt/xilinx/platforms/xilinx_u250_gen3x16_xdma_4_1_202210_1/xilinx_u250_gen3x16_xdma_4_1_202210_1.xpfm -k attention_kernel --config attention_kernel.cfg -o attention_kernel.hw.xo attention_hls.cpp 

FINAL PROGRAM OPTIONS
--compile
--config attention_kernel.cfg
--connectivity.nk attention_kernel:1:attention_kernel_1
--hls.pre_tcl hls_config.tcl
--input_files attention_hls.cpp
--kernel attention_kernel
--optimize 0
--output attention_kernel.hw.xo
--platform /opt/xilinx/platforms/xilinx_u250_gen3x16_xdma_4_1_202210_1/xilinx_u250_gen3x16_xdma_4_1_202210_1.xpfm
--profile.data all:all:all
--report_level 0
--target hw

PARSED COMMAND LINE OPTIONS
-c 
-t hw 
--platform /opt/xilinx/platforms/xilinx_u250_gen3x16_xdma_4_1_202210_1/xilinx_u250_gen3x16_xdma_4_1_202210_1.xpfm 
-k attention_kernel 
--config attention_kernel.cfg 
-o attention_kernel.hw.xo 
attention_hls.cpp 

PARSED CONFIG FILE (1) OPTIONS
file: attention_kernel.cfg
connectivity.nk attention_kernel:1:attention_kernel_1 
profile.data all:all:all 
hls.pre_tcl hls_config.tcl 

EXPANDED PARAMETERS
From application of optMap.xml: 
 --vivado.prop "run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}" --advanced.misc "report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}" --advanced.misc "report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}"


FINAL PLATFORM PATH
/opt/xilinx/platforms/xilinx_u250_gen3x16_xdma_4_1_202210_1/xilinx_u250_gen3x16_xdma_4_1_202210_1.xpfm

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 03 Apr 2025 13:59:09
------------------------------------------
step: performing high-level synthesis for kernel:attention_kernel
timestamp: 03 Apr 2025 14:00:49
launch dir: /home/diqingz2/llm_hls/fpga/_x/attention_kernel.hw/attention_kernel
cmd: vitis_hls -f /home/diqingz2/llm_hls/fpga/_x/attention_kernel.hw/attention_kernel/attention_kernel.tcl -messageDb vitis_hls.pb
V++ internal step status: success
------------------------------------------
V++ internal step: generating system estimate report file
timestamp: 03 Apr 2025 14:00:49
output: /home/diqingz2/llm_hls/fpga/_x/reports/attention_kernel.hw/system_estimate_attention_kernel.hw.xtxt
V++ internal step status: success
------------------------------------------
system estimate report task completed
timestamp: 03 Apr 2025 14:00:49
