QuestaSim vlog 10.6c Compiler 2017.07 Jul 25 2017
<<<<<<< HEAD
Start time: 12:49:07 on Feb 06,2025
vlog -sv "+acc" "+cover" "+fcover" -l AhbMasterAssertionsCompile.log -f ./ahbAssertion.f 
-- Compiling package AhbGlobalPackage
** Note: (vlog-2286) /fetools/work_area/frontend/nishashetty/ahb_avip_loc/src//hdlTop/masterAgentBFM/AhbMasterAssertion.sv(35): Using implicit +incdir+/tools/mentor/questasim_10.6c/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
-- Compiling package AhbMasterAssertion_sv_unit
-- Importing package AhbGlobalPackage
-- Compiling interface AhbMasterAssertion
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Compiling package AhbSlaveAssertion_sv_unit
-- Importing package AhbGlobalPackage
-- Compiling interface AhbSlaveAssertion
** Warning: /fetools/work_area/frontend/nishashetty/ahb_avip_loc/src//hvlTop/tb/AhbMasterAssertionTb.sv(216): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
-- Compiling package AhbMasterAssertionTb_sv_unit
-- Importing package AhbGlobalPackage
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Compiling module AhbMasterAssertionTb
** Warning: /fetools/work_area/frontend/nishashetty/ahb_avip_loc/src//hvlTop/tb/AhbMasterAssertionTb.sv(216): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
-- Compiling package AhbSlaveAssertionTb_sv_unit
-- Importing package AhbGlobalPackage
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Compiling module AhbSlaveAssertionTb

Top level modules:
	AhbMasterAssertionTb
	AhbSlaveAssertionTb
End time: 12:49:09 on Feb 06,2025, Elapsed time: 0:00:02
Errors: 0, Warnings: 2
=======
Start time: 20:46:14 on Feb 06,2025
vlog -sv "+acc" "+cover" "+fcover" -l AhbMasterAssertionsCompile.log -f ./ahbAssertion.f 
-- Compiling package AhbGlobalPackage
** Note: (vlog-2286) /fetools/work_area/frontend/prakhyath/ahb_avip_loc/src//hdlTop/masterAgentBFM/AhbMasterAssertion.sv(35): Using implicit +incdir+/tools/mentor/questasim_10.6c/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
** Error: (vlog-13069) /fetools/work_area/frontend/prakhyath/ahb_avip_loc/src//hdlTop/masterAgentBFM/AhbMasterAssertion.sv(159): near "(": syntax error, unexpected '(', expecting "SystemVerilog keyword 'endproperty'".
** Error: (vlog-13069) /fetools/work_area/frontend/prakhyath/ahb_avip_loc/src//hdlTop/masterAgentBFM/AhbMasterAssertion.sv(159): near "(": syntax error, unexpected '(', expecting class.
** Warning: /fetools/work_area/frontend/prakhyath/ahb_avip_loc/src//hvlTop/tb/AhbMasterAssertionTb.sv(206): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Error: End of source encountered before `endif directive closing region starting at file '/fetools/work_area/frontend/prakhyath/ahb_avip_loc/src//hdlTop/masterAgentBFM/AhbMasterAssertion.sv' line 1.
End time: 20:46:15 on Feb 06,2025, Elapsed time: 0:00:01
Errors: 3, Warnings: 1
>>>>>>> d80011da72669844f6a0021b989c552a7d299afa
