{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1729964173021 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729964173022 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 26 13:36:12 2024 " "Processing started: Sat Oct 26 13:36:12 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1729964173022 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729964173022 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_EcoLogic -c DE10_EcoLogic " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_EcoLogic -c DE10_EcoLogic" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729964173022 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1729964173242 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1729964173242 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"'\";  expecting \";\" model_001_logic_network.vhdl(1067) " "VHDL syntax error at model_001_logic_network.vhdl(1067) near text \"'\";  expecting \";\"" {  } { { "../vhdl/model_001_logic_network.vhdl" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/vhdl/model_001_logic_network.vhdl" 1067 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729964179124 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"'\";  expecting \";\" model_001_logic_network.vhdl(1082) " "VHDL syntax error at model_001_logic_network.vhdl(1082) near text \"'\";  expecting \";\"" {  } { { "../vhdl/model_001_logic_network.vhdl" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/vhdl/model_001_logic_network.vhdl" 1082 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729964179124 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"'\";  expecting \";\" model_001_logic_network.vhdl(1097) " "VHDL syntax error at model_001_logic_network.vhdl(1097) near text \"'\";  expecting \";\"" {  } { { "../vhdl/model_001_logic_network.vhdl" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/vhdl/model_001_logic_network.vhdl" 1097 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729964179124 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"'\";  expecting \";\" model_001_logic_network.vhdl(1106) " "VHDL syntax error at model_001_logic_network.vhdl(1106) near text \"'\";  expecting \";\"" {  } { { "../vhdl/model_001_logic_network.vhdl" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/vhdl/model_001_logic_network.vhdl" 1106 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729964179124 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"'\";  expecting \";\" model_001_logic_network.vhdl(1131) " "VHDL syntax error at model_001_logic_network.vhdl(1131) near text \"'\";  expecting \";\"" {  } { { "../vhdl/model_001_logic_network.vhdl" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/vhdl/model_001_logic_network.vhdl" 1131 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729964179124 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"'\";  expecting \";\" model_001_logic_network.vhdl(1144) " "VHDL syntax error at model_001_logic_network.vhdl(1144) near text \"'\";  expecting \";\"" {  } { { "../vhdl/model_001_logic_network.vhdl" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/vhdl/model_001_logic_network.vhdl" 1144 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729964179124 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"'\";  expecting \";\" model_001_logic_network.vhdl(1149) " "VHDL syntax error at model_001_logic_network.vhdl(1149) near text \"'\";  expecting \";\"" {  } { { "../vhdl/model_001_logic_network.vhdl" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/vhdl/model_001_logic_network.vhdl" 1149 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729964179124 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"'\";  expecting \";\" model_001_logic_network.vhdl(1152) " "VHDL syntax error at model_001_logic_network.vhdl(1152) near text \"'\";  expecting \";\"" {  } { { "../vhdl/model_001_logic_network.vhdl" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/vhdl/model_001_logic_network.vhdl" 1152 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729964179125 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"'\";  expecting \";\" model_001_logic_network.vhdl(1172) " "VHDL syntax error at model_001_logic_network.vhdl(1172) near text \"'\";  expecting \";\"" {  } { { "../vhdl/model_001_logic_network.vhdl" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/vhdl/model_001_logic_network.vhdl" 1172 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729964179125 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"'\";  expecting \";\" model_001_logic_network.vhdl(1184) " "VHDL syntax error at model_001_logic_network.vhdl(1184) near text \"'\";  expecting \";\"" {  } { { "../vhdl/model_001_logic_network.vhdl" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/vhdl/model_001_logic_network.vhdl" 1184 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729964179125 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"'\";  expecting \";\" model_001_logic_network.vhdl(1226) " "VHDL syntax error at model_001_logic_network.vhdl(1226) near text \"'\";  expecting \";\"" {  } { { "../vhdl/model_001_logic_network.vhdl" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/vhdl/model_001_logic_network.vhdl" 1226 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729964179125 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"'\";  expecting \";\" model_001_logic_network.vhdl(1258) " "VHDL syntax error at model_001_logic_network.vhdl(1258) near text \"'\";  expecting \";\"" {  } { { "../vhdl/model_001_logic_network.vhdl" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/vhdl/model_001_logic_network.vhdl" 1258 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729964179125 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"'\";  expecting \";\" model_001_logic_network.vhdl(1294) " "VHDL syntax error at model_001_logic_network.vhdl(1294) near text \"'\";  expecting \";\"" {  } { { "../vhdl/model_001_logic_network.vhdl" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/vhdl/model_001_logic_network.vhdl" 1294 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729964179125 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"'\";  expecting \";\" model_001_logic_network.vhdl(1300) " "VHDL syntax error at model_001_logic_network.vhdl(1300) near text \"'\";  expecting \";\"" {  } { { "../vhdl/model_001_logic_network.vhdl" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/vhdl/model_001_logic_network.vhdl" 1300 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729964179125 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"'\";  expecting \";\" model_001_logic_network.vhdl(1377) " "VHDL syntax error at model_001_logic_network.vhdl(1377) near text \"'\";  expecting \";\"" {  } { { "../vhdl/model_001_logic_network.vhdl" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/vhdl/model_001_logic_network.vhdl" 1377 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729964179125 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"'\";  expecting \";\" model_001_logic_network.vhdl(1388) " "VHDL syntax error at model_001_logic_network.vhdl(1388) near text \"'\";  expecting \";\"" {  } { { "../vhdl/model_001_logic_network.vhdl" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/vhdl/model_001_logic_network.vhdl" 1388 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729964179125 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"'\";  expecting \";\" model_001_logic_network.vhdl(1395) " "VHDL syntax error at model_001_logic_network.vhdl(1395) near text \"'\";  expecting \";\"" {  } { { "../vhdl/model_001_logic_network.vhdl" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/vhdl/model_001_logic_network.vhdl" 1395 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729964179125 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"'\";  expecting \";\" model_001_logic_network.vhdl(1406) " "VHDL syntax error at model_001_logic_network.vhdl(1406) near text \"'\";  expecting \";\"" {  } { { "../vhdl/model_001_logic_network.vhdl" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/vhdl/model_001_logic_network.vhdl" 1406 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729964179125 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"'\";  expecting \";\" model_001_logic_network.vhdl(1461) " "VHDL syntax error at model_001_logic_network.vhdl(1461) near text \"'\";  expecting \";\"" {  } { { "../vhdl/model_001_logic_network.vhdl" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/vhdl/model_001_logic_network.vhdl" 1461 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729964179125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lando/documents/github/ecologic/vhdl/model_001_logic_network.vhdl 0 0 " "Found 0 design units, including 0 entities, in source file /users/lando/documents/github/ecologic/vhdl/model_001_logic_network.vhdl" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729964179130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level-bhv " "Found design unit 1: top_level-bhv" {  } { { "top_level.vhd" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/top_level.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729964179131 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.vhd" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/top_level.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729964179131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729964179131 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 19 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4786 " "Peak virtual memory: 4786 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729964179196 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Oct 26 13:36:19 2024 " "Processing ended: Sat Oct 26 13:36:19 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729964179196 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729964179196 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729964179196 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1729964179196 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 21 s 1  " "Quartus Prime Full Compilation was unsuccessful. 21 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1729964179767 ""}
