Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version              : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date                      : Mon Jun  3 11:36:50 2019
| Host                      : rugged running 64-bit Debian GNU/Linux unstable (sid)
| Command                   : report_io -file system_top_io_placed.rpt
| Design                    : system_top
| Device                    : xc7z010
| Speed File                : -1
| Package                   : clg225
| Package Version           : FINAL 2012-11-02
| Package Pin Delay Version : VERS. 2.0 2012-11-02
-------------------------------------------------------------------------------------------------

IO Information

Table of Contents
-----------------
1. Summary
2. IO Assignments by Package Pin

1. Summary
----------

+---------------+
| Total User IO |
+---------------+
|           139 |
+---------------+


2. IO Assignments by Package Pin
--------------------------------

+------------+-------------------+------------+-------------------------+-------------+-------------------+---------+------------+------+---------------------+----------------------+---------+------------+-----------+----------+------+------------------+--------------+-------------------+--------------+
| Pin Number | Signal Name       | Bank Type  | Pin Name                | Use         | IO Standard       | IO Bank | Drive (mA) | Slew | On-Chip Termination | Off-Chip Termination | Voltage | Constraint | Pull Type | DQS Bias | Vref | Signal Integrity | Pre Emphasis | Lvds Pre Emphasis | Equalization |
+------------+-------------------+------------+-------------------------+-------------+-------------------+---------+------------+------+---------------------+----------------------+---------+------------+-----------+----------+------+------------------+--------------+-------------------+--------------+
| A1         |                   |            | GND                     | GND         |                   |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |              |                   |              |
| A2         | ddr_dq[1]         |            | PS_DDR_DQ1_502          | BIDIR       | SSTL15_T_DCI      |         |            | FAST |           DCI SPLIT |            FP_VTT_50 |         | FIXED      |           |          |      | SPLIT            |              |                   |              |
| A3         | ddr_dq[7]         |            | PS_DDR_DQ7_502          | BIDIR       | SSTL15_T_DCI      |         |            | FAST |           DCI SPLIT |            FP_VTT_50 |         | FIXED      |           |          |      | SPLIT            |              |                   |              |
| A4         | ddr_dq[5]         |            | PS_DDR_DQ5_502          | BIDIR       | SSTL15_T_DCI      |         |            | FAST |           DCI SPLIT |            FP_VTT_50 |         | FIXED      |           |          |      | SPLIT            |              |                   |              |
| A5         | fixed_io_mio[1]   |            | PS_MIO1_500             | BIDIR       | LVCMOS18          |         |          8 | SLOW |                     |                 NONE |         | FIXED      | PULLUP    |          |      | NONE             |              |                   |              |
| A6         |                   |            | VCCO_MIO0_500           | VCCO        |                   |         |            |      |                     |                      |   any** |            |           |          |      |                  |              |                   |              |
| A7         | fixed_io_mio[3]   |            | PS_MIO3_500             | BIDIR       | LVCMOS18          |         |          8 | SLOW |                     |                 NONE |         | FIXED      |           |          |      | NONE             |              |                   |              |
| A8         | fixed_io_mio[2]   |            | PS_MIO2_500             | BIDIR       | LVCMOS18          |         |          8 | SLOW |                     |                 NONE |         | FIXED      |           |          |      | NONE             |              |                   |              |
| A9         | fixed_io_mio[5]   |            | PS_MIO5_500             | BIDIR       | LVCMOS18          |         |          8 | SLOW |                     |                 NONE |         | FIXED      |           |          |      | NONE             |              |                   |              |
| A10        | fixed_io_mio[6]   |            | PS_MIO6_500             | BIDIR       | LVCMOS18          |         |          8 | SLOW |                     |                 NONE |         | FIXED      |           |          |      | NONE             |              |                   |              |
| A11        |                   |            | GND                     | GND         |                   |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |              |                   |              |
| A12        | fixed_io_mio[30]  |            | PS_MIO52_501            | BIDIR       | LVCMOS18          |         |          8 | SLOW |                     |                 NONE |         | FIXED      | PULLUP    |          |      | NONE             |              |                   |              |
| A13        | fixed_io_mio[26]  |            | PS_MIO38_501            | BIDIR       | LVCMOS18          |         |          8 | SLOW |                     |                 NONE |         | FIXED      | PULLUP    |          |      | NONE             |              |                   |              |
| A14        | fixed_io_mio[23]  |            | PS_MIO35_501            | BIDIR       | LVCMOS18          |         |          8 | SLOW |                     |                 NONE |         | FIXED      | PULLUP    |          |      | NONE             |              |                   |              |
| A15        | fixed_io_mio[16]  |            | PS_MIO28_501            | BIDIR       | LVCMOS18          |         |          8 | SLOW |                     |                 NONE |         | FIXED      | PULLUP    |          |      | NONE             |              |                   |              |
| B1         | ddr_dm[0]         |            | PS_DDR_DM0_502          | BIDIR       | SSTL15_T_DCI      |         |            | FAST |           DCI SPLIT |            FP_VTT_50 |         | FIXED      |           |          |      | SPLIT            |              |                   |              |
| B2         | ddr_dqs_n[0]      |            | PS_DDR_DQS_N0_502       | BIDIR       | DIFF_SSTL15_T_DCI |         |            | FAST |                     |            FP_VTT_50 |         | FIXED      |           |          |      | SPLIT            |              |                   |              |
| B3         |                   |            | VCCO_DDR_502            | VCCO        |                   |         |            |      |                     |                      |   any** |            |           |          |      |                  |              |                   |              |
| B4         | ddr_dq[4]         |            | PS_DDR_DQ4_502          | BIDIR       | SSTL15_T_DCI      |         |            | FAST |           DCI SPLIT |            FP_VTT_50 |         | FIXED      |           |          |      | SPLIT            |              |                   |              |
| B5         | fixed_io_mio[9]   |            | PS_MIO9_500             | BIDIR       | LVCMOS18          |         |          8 | SLOW |                     |                 NONE |         | FIXED      | PULLUP    |          |      | NONE             |              |                   |              |
| B6         | fixed_io_mio[8]   |            | PS_MIO8_500             | BIDIR       | LVCMOS18          |         |          8 | SLOW |                     |                 NONE |         | FIXED      |           |          |      | NONE             |              |                   |              |
| B7         | fixed_io_mio[12]  |            | PS_MIO12_500            | BIDIR       | LVCMOS18          |         |          8 | SLOW |                     |                 NONE |         | FIXED      | PULLUP    |          |      | NONE             |              |                   |              |
| B8         |                   |            | GND                     | GND         |                   |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |              |                   |              |
| B9         | fixed_io_mio[14]  |            | PS_MIO14_500            | BIDIR       | LVCMOS18          |         |          8 | SLOW |                     |                 NONE |         | FIXED      | PULLUP    |          |      | NONE             |              |                   |              |
| B10        | fixed_io_mio[11]  |            | PS_MIO11_500            | BIDIR       | LVCMOS18          |         |          8 | SLOW |                     |                 NONE |         | FIXED      | PULLUP    |          |      | NONE             |              |                   |              |
| B11        | fixed_io_ps_srstb |            | PS_SRST_B_501           | BIDIR       | LVCMOS18          |         |          8 | SLOW |                     |                 NONE |         | FIXED      |           |          |      | NONE             |              |                   |              |
| B12        | fixed_io_mio[28]  |            | PS_MIO48_501            | BIDIR       | LVCMOS18          |         |          8 | SLOW |                     |                 NONE |         | FIXED      | PULLUP    |          |      | NONE             |              |                   |              |
| B13        |                   |            | VCCO_MIO1_501           | VCCO        |                   |         |            |      |                     |                      |   any** |            |           |          |      |                  |              |                   |              |
| B14        | fixed_io_mio[24]  |            | PS_MIO36_501            | BIDIR       | LVCMOS18          |         |          8 | SLOW |                     |                 NONE |         | FIXED      | PULLUP    |          |      | NONE             |              |                   |              |
| B15        | fixed_io_mio[18]  |            | PS_MIO30_501            | BIDIR       | LVCMOS18          |         |          8 | SLOW |                     |                 NONE |         | FIXED      | PULLUP    |          |      | NONE             |              |                   |              |
| C1         | ddr_dq[3]         |            | PS_DDR_DQ3_502          | BIDIR       | SSTL15_T_DCI      |         |            | FAST |           DCI SPLIT |            FP_VTT_50 |         | FIXED      |           |          |      | SPLIT            |              |                   |              |
| C2         | ddr_dqs_p[0]      |            | PS_DDR_DQS_P0_502       | BIDIR       | DIFF_SSTL15_T_DCI |         |            | FAST |                     |            FP_VTT_50 |         | FIXED      |           |          |      | SPLIT            |              |                   |              |
| C3         | ddr_dq[6]         |            | PS_DDR_DQ6_502          | BIDIR       | SSTL15_T_DCI      |         |            | FAST |           DCI SPLIT |            FP_VTT_50 |         | FIXED      |           |          |      | SPLIT            |              |                   |              |
| C4         | ddr_dq[2]         |            | PS_DDR_DQ2_502          | BIDIR       | SSTL15_T_DCI      |         |            | FAST |           DCI SPLIT |            FP_VTT_50 |         | FIXED      |           |          |      | SPLIT            |              |                   |              |
| C5         |                   |            | GND                     | GND         |                   |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |              |                   |              |
| C6         | fixed_io_mio[13]  |            | PS_MIO13_500            | BIDIR       | LVCMOS18          |         |          8 | SLOW |                     |                 NONE |         | FIXED      | PULLUP    |          |      | NONE             |              |                   |              |
| C7         | fixed_io_ps_clk   |            | PS_CLK_500              | BIDIR       | LVCMOS18          |         |          8 | SLOW |                     |                 NONE |         | FIXED      |           |          |      | NONE             |              |                   |              |
| C8         | fixed_io_mio[4]   |            | PS_MIO4_500             | BIDIR       | LVCMOS18          |         |          8 | SLOW |                     |                 NONE |         | FIXED      |           |          |      | NONE             |              |                   |              |
| C9         | fixed_io_ps_porb  |            | PS_POR_B_500            | BIDIR       | LVCMOS18          |         |          8 | SLOW |                     |                 NONE |         | FIXED      |           |          |      | NONE             |              |                   |              |
| C10        |                   |            | VCCO_MIO1_501           | VCCO        |                   |         |            |      |                     |                      |   any** |            |           |          |      |                  |              |                   |              |
| C11        | fixed_io_mio[21]  |            | PS_MIO33_501            | BIDIR       | LVCMOS18          |         |          8 | SLOW |                     |                 NONE |         | FIXED      | PULLUP    |          |      | NONE             |              |                   |              |
| C12        | fixed_io_mio[19]  |            | PS_MIO31_501            | BIDIR       | LVCMOS18          |         |          8 | SLOW |                     |                 NONE |         | FIXED      | PULLUP    |          |      | NONE             |              |                   |              |
| C13        | fixed_io_mio[31]  |            | PS_MIO53_501            | BIDIR       | LVCMOS18          |         |          8 | SLOW |                     |                 NONE |         | FIXED      | PULLUP    |          |      | NONE             |              |                   |              |
| C14        | fixed_io_mio[25]  |            | PS_MIO37_501            | BIDIR       | LVCMOS18          |         |          8 | SLOW |                     |                 NONE |         | FIXED      | PULLUP    |          |      | NONE             |              |                   |              |
| C15        |                   |            | GND                     | GND         |                   |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |              |                   |              |
| D1         | ddr_dq[9]         |            | PS_DDR_DQ9_502          | BIDIR       | SSTL15_T_DCI      |         |            | FAST |           DCI SPLIT |            FP_VTT_50 |         | FIXED      |           |          |      | SPLIT            |              |                   |              |
| D2         |                   |            | GND                     | GND         |                   |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |              |                   |              |
| D3         | ddr_dm[1]         |            | PS_DDR_DM1_502          | BIDIR       | SSTL15_T_DCI      |         |            | FAST |           DCI SPLIT |            FP_VTT_50 |         | FIXED      |           |          |      | SPLIT            |              |                   |              |
| D4         | ddr_dq[0]         |            | PS_DDR_DQ0_502          | BIDIR       | SSTL15_T_DCI      |         |            | FAST |           DCI SPLIT |            FP_VTT_50 |         | FIXED      |           |          |      | SPLIT            |              |                   |              |
| D5         |                   | Dedicated  | INIT_B_0                | Config      |                   |       0 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
| D6         | fixed_io_mio[10]  |            | PS_MIO10_500            | BIDIR       | LVCMOS18          |         |          8 | SLOW |                     |                 NONE |         | FIXED      | PULLUP    |          |      | NONE             |              |                   |              |
| D7         |                   |            | VCCO_MIO0_500           | VCCO        |                   |         |            |      |                     |                      |   any** |            |           |          |      |                  |              |                   |              |
| D8         | fixed_io_mio[0]   |            | PS_MIO0_500             | BIDIR       | LVCMOS18          |         |          8 | SLOW |                     |                 NONE |         | FIXED      | PULLUP    |          |      | NONE             |              |                   |              |
| D9         | fixed_io_mio[7]   |            | PS_MIO7_500             | BIDIR       | LVCMOS18          |         |          8 | SLOW |                     |                 NONE |         | FIXED      |           |          |      | NONE             |              |                   |              |
| D10        | fixed_io_mio[15]  |            | PS_MIO15_500            | BIDIR       | LVCMOS18          |         |          8 | SLOW |                     |                 NONE |         | FIXED      | PULLUP    |          |      | NONE             |              |                   |              |
| D11        | fixed_io_mio[17]  |            | PS_MIO29_501            | BIDIR       | LVCMOS18          |         |          8 | SLOW |                     |                 NONE |         | FIXED      | PULLUP    |          |      | NONE             |              |                   |              |
| D12        |                   |            | GND                     | GND         |                   |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |              |                   |              |
| D13        | fixed_io_mio[29]  |            | PS_MIO49_501            | BIDIR       | LVCMOS18          |         |          8 | SLOW |                     |                 NONE |         | FIXED      | PULLUP    |          |      | NONE             |              |                   |              |
| D14        | fixed_io_mio[27]  |            | PS_MIO39_501            | BIDIR       | LVCMOS18          |         |          8 | SLOW |                     |                 NONE |         | FIXED      | PULLUP    |          |      | NONE             |              |                   |              |
| D15        | fixed_io_mio[22]  |            | PS_MIO34_501            | BIDIR       | LVCMOS18          |         |          8 | SLOW |                     |                 NONE |         | FIXED      | PULLUP    |          |      | NONE             |              |                   |              |
| E1         | ddr_dq[8]         |            | PS_DDR_DQ8_502          | BIDIR       | SSTL15_T_DCI      |         |            | FAST |           DCI SPLIT |            FP_VTT_50 |         | FIXED      |           |          |      | SPLIT            |              |                   |              |
| E2         | ddr_dq[10]        |            | PS_DDR_DQ10_502         | BIDIR       | SSTL15_T_DCI      |         |            | FAST |           DCI SPLIT |            FP_VTT_50 |         | FIXED      |           |          |      | SPLIT            |              |                   |              |
| E3         | ddr_dq[11]        |            | PS_DDR_DQ11_502         | BIDIR       | SSTL15_T_DCI      |         |            | FAST |           DCI SPLIT |            FP_VTT_50 |         | FIXED      |           |          |      | SPLIT            |              |                   |              |
| E4         |                   |            | VCCO_DDR_502            | VCCO        |                   |         |            |      |                     |                      |   any** |            |           |          |      |                  |              |                   |              |
| E5         |                   |            | GND                     | GND         |                   |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |              |                   |              |
| E6         |                   | Dedicated  | VCCBATT_0               | Config      |                   |       0 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
| E7         |                   |            | GND                     | GND         |                   |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |              |                   |              |
| E8         |                   |            | RSVDGND                 | GND         |                   |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
| E9         |                   |            | GND                     | GND         |                   |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |              |                   |              |
| E10        |                   |            | VCCINT                  | VCCINT      |                   |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
| E11        | spi_clk           | High Range | IO_L2P_T0_AD8P_35       | OUTPUT      | LVCMOS18          |      35 |         12 | SLOW |                     |            FP_VTT_50 |         | FIXED      |           |          |      | NONE             |              |                   |              |
| E12        | spi_csn           | High Range | IO_L2N_T0_AD8N_35       | OUTPUT      | LVCMOS18          |      35 |         12 | SLOW |                     |            FP_VTT_50 |         | FIXED      | PULLUP    |          |      | NONE             |              |                   |              |
| E13        | spi_mosi          | High Range | IO_L1N_T0_AD0N_35       | OUTPUT      | LVCMOS18          |      35 |         12 | SLOW |                     |            FP_VTT_50 |         | FIXED      |           |          |      | NONE             |              |                   |              |
| E14        |                   |            | VCCO_MIO1_501           | VCCO        |                   |         |            |      |                     |                      |   any** |            |           |          |      |                  |              |                   |              |
| E15        | fixed_io_mio[20]  |            | PS_MIO32_501            | BIDIR       | LVCMOS18          |         |          8 | SLOW |                     |                 NONE |         | FIXED      | PULLUP    |          |      | NONE             |              |                   |              |
| F1         |                   |            | VCCO_DDR_502            | VCCO        |                   |         |            |      |                     |                      |   any** |            |           |          |      |                  |              |                   |              |
| F2         | ddr_dqs_n[1]      |            | PS_DDR_DQS_N1_502       | BIDIR       | DIFF_SSTL15_T_DCI |         |            | FAST |                     |            FP_VTT_50 |         | FIXED      |           |          |      | SPLIT            |              |                   |              |
| F3         | ddr_dq[12]        |            | PS_DDR_DQ12_502         | BIDIR       | SSTL15_T_DCI      |         |            | FAST |           DCI SPLIT |            FP_VTT_50 |         | FIXED      |           |          |      | SPLIT            |              |                   |              |
| F4         |                   |            | PS_DDR_VREF0_502        | PSS IO      |                   |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
| F5         |                   |            | VCCPLL                  | PSS VCCPLL  |                   |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
| F6         |                   | Dedicated  | CFGBVS_0                | Config      |                   |       0 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
| F7         |                   | Dedicated  | VCCADC_0                | XADC        |                   |       0 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
| F8         |                   | Dedicated  | GNDADC_0                | XADC        |                   |       0 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
| F9         |                   |            | VCCINT                  | VCCINT      |                   |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
| F10        |                   |            | GND                     | GND         |                   |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |              |                   |              |
| F11        |                   | High Range | VCCO_35                 | VCCO        |                   |      35 |            |      |                     |                      |    1.80 |            |           |          |      |                  |              |                   |              |
| F12        | spi_miso          | High Range | IO_L1P_T0_AD0P_35       | INPUT       | LVCMOS18          |      35 |            |      |                     |                 NONE |         | FIXED      |           |          |      | NONE             |              |                   |              |
| F13        | gpio_ctl[0]       | High Range | IO_L3P_T0_DQS_AD1P_35   | BIDIR       | LVCMOS18          |      35 |         12 | SLOW |                     |            FP_VTT_50 |         | FIXED      |           |          |      | NONE             |              |                   |              |
| F14        | gpio_ctl[1]       | High Range | IO_L3N_T0_DQS_AD1N_35   | BIDIR       | LVCMOS18          |      35 |         12 | SLOW |                     |            FP_VTT_50 |         | FIXED      |           |          |      | NONE             |              |                   |              |
| F15        | gpio_ctl[3]       | High Range | IO_L5N_T0_AD9N_35       | BIDIR       | LVCMOS18          |      35 |         12 | SLOW |                     |            FP_VTT_50 |         | FIXED      |           |          |      | NONE             |              |                   |              |
| G1         | ddr_dq[13]        |            | PS_DDR_DQ13_502         | BIDIR       | SSTL15_T_DCI      |         |            | FAST |           DCI SPLIT |            FP_VTT_50 |         | FIXED      |           |          |      | SPLIT            |              |                   |              |
| G2         | ddr_dqs_p[1]      |            | PS_DDR_DQS_P1_502       | BIDIR       | DIFF_SSTL15_T_DCI |         |            | FAST |                     |            FP_VTT_50 |         | FIXED      |           |          |      | SPLIT            |              |                   |              |
| G3         |                   |            | GND                     | GND         |                   |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |              |                   |              |
| G4         |                   |            | RSVDVCC1                | Reserved    |                   |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
| G5         |                   |            | GND                     | GND         |                   |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |              |                   |              |
| G6         |                   |            | VCCPINT                 | PSS VCCINT  |                   |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
| G7         |                   | Dedicated  | VP_0                    | XADC        |                   |       0 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
| G8         |                   | Dedicated  | VREFN_0                 | XADC        |                   |       0 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
| G9         |                   | Dedicated  | TCK_0                   | Config      |                   |       0 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
| G10        |                   |            | VCCINT                  | VCCINT      |                   |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
| G11        | rx_data_in[6]     | High Range | IO_L1P_T0_34            | INPUT       | LVCMOS18          |      34 |            |      |                     |                 NONE |         | FIXED      |           |          |      | NONE             |              |                   |              |
| G12        | rx_data_in[4]     | High Range | IO_L2P_T0_34            | INPUT       | LVCMOS18          |      34 |            |      |                     |                 NONE |         | FIXED      |           |          |      | NONE             |              |                   |              |
| G13        |                   |            | GND                     | GND         |                   |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |              |                   |              |
| G14        | rx_data_in[2]     | High Range | IO_L3P_T0_DQS_PUDC_B_34 | INPUT       | LVCMOS18          |      34 |            |      |                     |                 NONE |         | FIXED      |           |          |      | NONE             |              |                   |              |
| G15        | gpio_ctl[2]       | High Range | IO_L5P_T0_AD9P_35       | BIDIR       | LVCMOS18          |      35 |         12 | SLOW |                     |            FP_VTT_50 |         | FIXED      |           |          |      | NONE             |              |                   |              |
| H1         | ddr_dq[14]        |            | PS_DDR_DQ14_502         | BIDIR       | SSTL15_T_DCI      |         |            | FAST |           DCI SPLIT |            FP_VTT_50 |         | FIXED      |           |          |      | SPLIT            |              |                   |              |
| H2         | ddr_dq[15]        |            | PS_DDR_DQ15_502         | BIDIR       | SSTL15_T_DCI      |         |            | FAST |           DCI SPLIT |            FP_VTT_50 |         | FIXED      |           |          |      | SPLIT            |              |                   |              |
| H3         | fixed_io_ddr_vrp  |            | PS_DDR_VRP_502          | BIDIR       | SSTL15_T_DCI      |         |            | FAST |           DCI SPLIT |            FP_VTT_50 |         | FIXED      |           |          |      | SPLIT            |              |                   |              |
| H4         |                   |            | RSVDVCC3                | Reserved    |                   |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
| H5         |                   |            | VCCPINT                 | PSS VCCINT  |                   |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
| H6         |                   |            | GND                     | GND         |                   |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |              |                   |              |
| H7         |                   | Dedicated  | VREFP_0                 | XADC        |                   |       0 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
| H8         |                   | Dedicated  | VN_0                    | XADC        |                   |       0 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
| H9         |                   |            | VCCAUX                  | VCCAUX      |                   |         |            |      |                     |                      |    1.80 |            |           |          |      |                  |              |                   |              |
| H10        |                   |            | GND                     | GND         |                   |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |              |                   |              |
| H11        | rx_data_in[10]    | High Range | IO_L6P_T0_34            | INPUT       | LVCMOS18          |      34 |            |      |                     |                 NONE |         | FIXED      |           |          |      | NONE             |              |                   |              |
| H12        | rx_data_in[5]     | High Range | IO_L1N_T0_34            | INPUT       | LVCMOS18          |      34 |            |      |                     |                 NONE |         | FIXED      |           |          |      | NONE             |              |                   |              |
| H13        | rx_data_in[3]     | High Range | IO_L2N_T0_34            | INPUT       | LVCMOS18          |      34 |            |      |                     |                 NONE |         | FIXED      |           |          |      | NONE             |              |                   |              |
| H14        | rx_data_in[0]     | High Range | IO_L3N_T0_DQS_34        | INPUT       | LVCMOS18          |      34 |            |      |                     |                 NONE |         | FIXED      |           |          |      | NONE             |              |                   |              |
| H15        |                   | High Range | VCCO_35                 | VCCO        |                   |      35 |            |      |                     |                      |    1.80 |            |           |          |      |                  |              |                   |              |
| J1         | ddr_addr[10]      |            | PS_DDR_A10_502          | BIDIR       | SSTL15            |         |            | SLOW |                     |            FP_VTT_50 |         | FIXED      |           |          |      | NONE             |              |                   |              |
| J2         |                   |            | VCCO_DDR_502            | VCCO        |                   |         |            |      |                     |                      |   any** |            |           |          |      |                  |              |                   |              |
| J3         | fixed_io_ddr_vrn  |            | PS_DDR_VRN_502          | BIDIR       | SSTL15_T_DCI      |         |            | FAST |           DCI SPLIT |            FP_VTT_50 |         | FIXED      |           |          |      | SPLIT            |              |                   |              |
| J4         |                   |            | RSVDVCC2                | Reserved    |                   |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
| J5         |                   |            | GND                     | GND         |                   |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |              |                   |              |
| J6         |                   |            | VCCPAUX                 | PSS VCCAUX  |                   |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
| J7         |                   | Dedicated  | DXP_0                   | Temp Sensor |                   |       0 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
| J8         |                   |            | VCCAUX                  | VCCAUX      |                   |         |            |      |                     |                      |    1.80 |            |           |          |      |                  |              |                   |              |
| J9         |                   |            | GND                     | GND         |                   |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |              |                   |              |
| J10        |                   |            | VCCINT                  | VCCINT      |                   |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
| J11        | rx_data_in[11]    | High Range | IO_L6N_T0_VREF_34       | INPUT       | LVCMOS18          |      34 |            |      |                     |                 NONE |         | FIXED      |           |          |      | NONE             |              |                   |              |
| J12        |                   | High Range | VCCO_34                 | VCCO        |                   |      34 |            |      |                     |                      |    1.80 |            |           |          |      |                  |              |                   |              |
| J13        | rx_data_in[1]     | High Range | IO_L5P_T0_34            | INPUT       | LVCMOS18          |      34 |            |      |                     |                 NONE |         | FIXED      |           |          |      | NONE             |              |                   |              |
| J14        | rx_data_in[7]     | High Range | IO_L5N_T0_34            | INPUT       | LVCMOS18          |      34 |            |      |                     |                 NONE |         | FIXED      |           |          |      | NONE             |              |                   |              |
| J15        | rx_data_in[8]     | High Range | IO_L4P_T0_34            | INPUT       | LVCMOS18          |      34 |            |      |                     |                 NONE |         | FIXED      |           |          |      | NONE             |              |                   |              |
| K1         | ddr_addr[14]      |            | PS_DDR_A14_502          | BIDIR       | SSTL15            |         |            | SLOW |                     |            FP_VTT_50 |         | FIXED      |           |          |      | NONE             |              |                   |              |
| K2         | ddr_addr[13]      |            | PS_DDR_A13_502          | BIDIR       | SSTL15            |         |            | SLOW |                     |            FP_VTT_50 |         | FIXED      |           |          |      | NONE             |              |                   |              |
| K3         | ddr_odt           |            | PS_DDR_ODT_502          | BIDIR       | SSTL15            |         |            | SLOW |                     |            FP_VTT_50 |         | FIXED      |           |          |      | NONE             |              |                   |              |
| K4         |                   |            | GND                     | GND         |                   |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |              |                   |              |
| K5         |                   |            | VCCPINT                 | PSS VCCINT  |                   |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
| K6         |                   | Dedicated  | PROGRAM_B_0             | Config      |                   |       0 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
| K7         |                   |            | GND                     | GND         |                   |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |              |                   |              |
| K8         |                   | Dedicated  | VCCO_0                  | VCCO        |                   |       0 |            |      |                     |                      |   any** |            |           |          |      |                  |              |                   |              |
| K9         |                   |            | VCCAUX                  | VCCAUX      |                   |         |            |      |                     |                      |    1.80 |            |           |          |      |                  |              |                   |              |
| K10        |                   |            | GND                     | GND         |                   |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |              |                   |              |
| K11        | txnrx             | High Range | IO_L11P_T1_SRCC_34      | OUTPUT      | LVCMOS18          |      34 |         12 | SLOW |                     |            FP_VTT_50 |         | FIXED      |           |          |      | NONE             |              |                   |              |
| K12        | enable            | High Range | IO_L11N_T1_SRCC_34      | OUTPUT      | LVCMOS18          |      34 |         12 | SLOW |                     |            FP_VTT_50 |         | FIXED      |           |          |      | NONE             |              |                   |              |
| K13        | gpio_bd           | High Range | IO_L10P_T1_34           | BIDIR       | LVCMOS18          |      34 |         12 | SLOW |                     |            FP_VTT_50 |         | FIXED      |           |          |      | NONE             |              |                   |              |
| K14        |                   |            | GND                     | GND         |                   |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |              |                   |              |
| K15        | rx_data_in[9]     | High Range | IO_L4N_T0_34            | INPUT       | LVCMOS18          |      34 |            |      |                     |                 NONE |         | FIXED      |           |          |      | NONE             |              |                   |              |
| L1         |                   |            | GND                     | GND         |                   |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |              |                   |              |
| L2         | ddr_addr[11]      |            | PS_DDR_A11_502          | BIDIR       | SSTL15            |         |            | SLOW |                     |            FP_VTT_50 |         | FIXED      |           |          |      | NONE             |              |                   |              |
| L3         | ddr_cke           |            | PS_DDR_CKE_502          | BIDIR       | SSTL15            |         |            | SLOW |                     |            FP_VTT_50 |         | FIXED      |           |          |      | NONE             |              |                   |              |
| L4         | ddr_reset_n       |            | PS_DDR_DRST_B_502       | BIDIR       | SSTL15            |         |            | FAST |                     |            FP_VTT_50 |         | FIXED      |           |          |      | NONE             |              |                   |              |
| L5         |                   |            | GND                     | GND         |                   |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |              |                   |              |
| L6         |                   |            | VCCPAUX                 | PSS VCCAUX  |                   |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
| L7         |                   | Dedicated  | TDI_0                   | Config      |                   |       0 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
| L8         |                   | Dedicated  | TDO_0                   | Config      |                   |       0 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
| L9         |                   | Dedicated  | TMS_0                   | Config      |                   |       0 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
| L10        |                   |            | VCCINT                  | VCCINT      |                   |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
| L11        |                   |            | GND                     | GND         |                   |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |              |                   |              |
| L12        | rx_clk_in         | High Range | IO_L12P_T1_MRCC_34      | INPUT       | LVCMOS18          |      34 |            |      |                     |                 NONE |         | FIXED      |           |          |      | NONE             |              |                   |              |
| L13        | gpio_en_agc       | High Range | IO_L10N_T1_34           | BIDIR       | LVCMOS18          |      34 |         12 | SLOW |                     |            FP_VTT_50 |         | FIXED      |           |          |      | NONE             |              |                   |              |
| L14        | tx_frame_out      | High Range | IO_L9P_T1_DQS_34        | OUTPUT      | LVCMOS18          |      34 |         12 | SLOW |                     |            FP_VTT_50 |         | FIXED      |           |          |      | NONE             |              |                   |              |
| L15        | gpio_status[0]    | High Range | IO_L8P_T1_34            | BIDIR       | LVCMOS18          |      34 |         12 | SLOW |                     |            FP_VTT_50 |         | FIXED      |           |          |      | NONE             |              |                   |              |
| M1         | ddr_addr[2]       |            | PS_DDR_A2_502           | BIDIR       | SSTL15            |         |            | SLOW |                     |            FP_VTT_50 |         | FIXED      |           |          |      | NONE             |              |                   |              |
| M2         | ddr_addr[12]      |            | PS_DDR_A12_502          | BIDIR       | SSTL15            |         |            | SLOW |                     |            FP_VTT_50 |         | FIXED      |           |          |      | NONE             |              |                   |              |
| M3         |                   |            | VCCO_DDR_502            | VCCO        |                   |         |            |      |                     |                      |   any** |            |           |          |      |                  |              |                   |              |
| M4         | ddr_addr[3]       |            | PS_DDR_A3_502           | BIDIR       | SSTL15            |         |            | SLOW |                     |            FP_VTT_50 |         | FIXED      |           |          |      | NONE             |              |                   |              |
| M5         | ddr_addr[7]       |            | PS_DDR_A7_502           | BIDIR       | SSTL15            |         |            | SLOW |                     |            FP_VTT_50 |         | FIXED      |           |          |      | NONE             |              |                   |              |
| M6         | ddr_ba[0]         |            | PS_DDR_BA0_502          | BIDIR       | SSTL15            |         |            | SLOW |                     |            FP_VTT_50 |         | FIXED      |           |          |      | NONE             |              |                   |              |
| M7         |                   | Dedicated  | DONE_0                  | Config      |                   |       0 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
| M8         |                   |            | GND                     | GND         |                   |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |              |                   |              |
| M9         | tx_data_out[9]    | High Range | IO_L19P_T3_34           | OUTPUT      | LVCMOS18          |      34 |         12 | SLOW |                     |            FP_VTT_50 |         | FIXED      |           |          |      | NONE             |              |                   |              |
| M10        | gpio_status[4]    | High Range | IO_L21P_T3_DQS_34       | BIDIR       | LVCMOS18          |      34 |         12 | SLOW |                     |            FP_VTT_50 |         | FIXED      |           |          |      | NONE             |              |                   |              |
| M11        | gpio_status[5]    | High Range | IO_L21N_T3_DQS_34       | BIDIR       | LVCMOS18          |      34 |         12 | SLOW |                     |            FP_VTT_50 |         | FIXED      |           |          |      | NONE             |              |                   |              |
| M12        | cos_fake_o        | High Range | IO_L12N_T1_MRCC_34      | OUTPUT      | LVCMOS18          |      34 |         12 | SLOW |                     |            FP_VTT_50 |         | FIXED      |           |          |      | NONE             |              |                   |              |
| M13        |                   | High Range | VCCO_34                 | VCCO        |                   |      34 |            |      |                     |                      |    1.80 |            |           |          |      |                  |              |                   |              |
| M14        | iic_scl           | High Range | IO_L9N_T1_DQS_34        | BIDIR       | LVCMOS18          |      34 |         12 | SLOW |                     |            FP_VTT_50 |         | FIXED      | PULLUP    |          |      | NONE             |              |                   |              |
| M15        | gpio_status[1]    | High Range | IO_L8N_T1_34            | BIDIR       | LVCMOS18          |      34 |         12 | SLOW |                     |            FP_VTT_50 |         | FIXED      |           |          |      | NONE             |              |                   |              |
| N1         | ddr_addr[1]       |            | PS_DDR_A1_502           | BIDIR       | SSTL15            |         |            | SLOW |                     |            FP_VTT_50 |         | FIXED      |           |          |      | NONE             |              |                   |              |
| N2         | ddr_ck_n          |            | PS_DDR_CKN_502          | BIDIR       | DIFF_SSTL15       |         |            | FAST |                     |            FP_VTT_50 |         | FIXED      |           |          |      | NONE             |              |                   |              |
| N3         | ddr_ck_p          |            | PS_DDR_CKP_502          | BIDIR       | DIFF_SSTL15       |         |            | FAST |                     |            FP_VTT_50 |         | FIXED      |           |          |      | NONE             |              |                   |              |
| N4         | ddr_addr[9]       |            | PS_DDR_A9_502           | BIDIR       | SSTL15            |         |            | SLOW |                     |            FP_VTT_50 |         | FIXED      |           |          |      | NONE             |              |                   |              |
| N5         |                   |            | GND                     | GND         |                   |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |              |                   |              |
| N6         | ddr_ba[2]         |            | PS_DDR_BA2_502          | BIDIR       | SSTL15            |         |            | SLOW |                     |            FP_VTT_50 |         | FIXED      |           |          |      | NONE             |              |                   |              |
| N7         | gpio_status[6]    | High Range | IO_L22P_T3_34           | BIDIR       | LVCMOS18          |      34 |         12 | SLOW |                     |            FP_VTT_50 |         | FIXED      |           |          |      | NONE             |              |                   |              |
| N8         | gpio_status[7]    | High Range | IO_L22N_T3_34           | BIDIR       | LVCMOS18          |      34 |         12 | SLOW |                     |            FP_VTT_50 |         | FIXED      |           |          |      | NONE             |              |                   |              |
| N9         | tx_data_out[8]    | High Range | IO_L19N_T3_VREF_34      | OUTPUT      | LVCMOS18          |      34 |         12 | SLOW |                     |            FP_VTT_50 |         | FIXED      |           |          |      | NONE             |              |                   |              |
| N10        |                   | High Range | VCCO_34                 | VCCO        |                   |      34 |            |      |                     |                      |    1.80 |            |           |          |      |                  |              |                   |              |
| N11        | gpio_status[2]    | High Range | IO_L13P_T2_MRCC_34      | BIDIR       | LVCMOS18          |      34 |         12 | SLOW |                     |            FP_VTT_50 |         | FIXED      |           |          |      | NONE             |              |                   |              |
| N12        | gpio_status[3]    | High Range | IO_L13N_T2_MRCC_34      | BIDIR       | LVCMOS18          |      34 |         12 | SLOW |                     |            FP_VTT_50 |         | FIXED      |           |          |      | NONE             |              |                   |              |
| N13        | rx_frame_in       | High Range | IO_L7P_T1_34            | INPUT       | LVCMOS18          |      34 |            |      |                     |                 NONE |         | FIXED      |           |          |      | NONE             |              |                   |              |
| N14        | iic_sda           | High Range | IO_L7N_T1_34            | BIDIR       | LVCMOS18          |      34 |         12 | SLOW |                     |            FP_VTT_50 |         | FIXED      | PULLUP    |          |      | NONE             |              |                   |              |
| N15        |                   |            | GND                     | GND         |                   |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |              |                   |              |
| P1         | ddr_addr[0]       |            | PS_DDR_A0_502           | BIDIR       | SSTL15            |         |            | SLOW |                     |            FP_VTT_50 |         | FIXED      |           |          |      | NONE             |              |                   |              |
| P2         |                   |            | GND                     | GND         |                   |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |              |                   |              |
| P3         | ddr_addr[4]       |            | PS_DDR_A4_502           | BIDIR       | SSTL15            |         |            | SLOW |                     |            FP_VTT_50 |         | FIXED      |           |          |      | NONE             |              |                   |              |
| P4         | ddr_addr[5]       |            | PS_DDR_A5_502           | BIDIR       | SSTL15            |         |            | SLOW |                     |            FP_VTT_50 |         | FIXED      |           |          |      | NONE             |              |                   |              |
| P5         | ddr_addr[6]       |            | PS_DDR_A6_502           | BIDIR       | SSTL15            |         |            | SLOW |                     |            FP_VTT_50 |         | FIXED      |           |          |      | NONE             |              |                   |              |
| P6         | ddr_addr[8]       |            | PS_DDR_A8_502           | BIDIR       | SSTL15            |         |            | SLOW |                     |            FP_VTT_50 |         | FIXED      |           |          |      | NONE             |              |                   |              |
| P7         |                   | High Range | VCCO_34                 | VCCO        |                   |      34 |            |      |                     |                      |    1.80 |            |           |          |      |                  |              |                   |              |
| P8         | clk_out           | High Range | IO_L23P_T3_34           | INPUT       | LVCMOS18          |      34 |            |      |                     |                 NONE |         | FIXED      |           |          |      | NONE             |              |                   |              |
| P9         | gpio_resetb       | High Range | IO_L23N_T3_34           | BIDIR       | LVCMOS18          |      34 |         12 | SLOW |                     |            FP_VTT_50 |         | FIXED      |           |          |      | NONE             |              |                   |              |
| P10        | tx_clk_out        | High Range | IO_L24P_T3_34           | OUTPUT      | LVCMOS18          |      34 |         12 | SLOW |                     |            FP_VTT_50 |         | FIXED      |           |          |      | NONE             |              |                   |              |
| P11        | tx_data_out[3]    | High Range | IO_L16P_T2_34           | OUTPUT      | LVCMOS18          |      34 |         12 | SLOW |                     |            FP_VTT_50 |         | FIXED      |           |          |      | NONE             |              |                   |              |
| P12        |                   |            | GND                     | GND         |                   |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |              |                   |              |
| P13        | tx_data_out[7]    | High Range | IO_L18P_T2_34           | OUTPUT      | LVCMOS18          |      34 |         12 | SLOW |                     |            FP_VTT_50 |         | FIXED      |           |          |      | NONE             |              |                   |              |
| P14        | tx_data_out[6]    | High Range | IO_L18N_T2_34           | OUTPUT      | LVCMOS18          |      34 |         12 | SLOW |                     |            FP_VTT_50 |         | FIXED      |           |          |      | NONE             |              |                   |              |
| P15        | tx_data_out[0]    | High Range | IO_L15P_T2_DQS_34       | OUTPUT      | LVCMOS18          |      34 |         12 | SLOW |                     |            FP_VTT_50 |         | FIXED      |           |          |      | NONE             |              |                   |              |
| R1         | ddr_ba[1]         |            | PS_DDR_BA1_502          | BIDIR       | SSTL15            |         |            | SLOW |                     |            FP_VTT_50 |         | FIXED      |           |          |      | NONE             |              |                   |              |
| R2         | ddr_cs_n          |            | PS_DDR_CS_B_502         | BIDIR       | SSTL15            |         |            | SLOW |                     |            FP_VTT_50 |         | FIXED      |           |          |      | NONE             |              |                   |              |
| R3         | ddr_we_n          |            | PS_DDR_WE_B_502         | BIDIR       | SSTL15            |         |            | SLOW |                     |            FP_VTT_50 |         | FIXED      |           |          |      | NONE             |              |                   |              |
| R4         |                   |            | VCCO_DDR_502            | VCCO        |                   |         |            |      |                     |                      |   any** |            |           |          |      |                  |              |                   |              |
| R5         | ddr_cas_n         |            | PS_DDR_CAS_B_502        | BIDIR       | SSTL15            |         |            | SLOW |                     |            FP_VTT_50 |         | FIXED      |           |          |      | NONE             |              |                   |              |
| R6         | ddr_ras_n         |            | PS_DDR_RAS_B_502        | BIDIR       | SSTL15            |         |            | SLOW |                     |            FP_VTT_50 |         | FIXED      |           |          |      | NONE             |              |                   |              |
| R7         | tx_data_out[11]   | High Range | IO_L20P_T3_34           | OUTPUT      | LVCMOS18          |      34 |         12 | SLOW |                     |            FP_VTT_50 |         | FIXED      |           |          |      | NONE             |              |                   |              |
| R8         | tx_data_out[10]   | High Range | IO_L20N_T3_34           | OUTPUT      | LVCMOS18          |      34 |         12 | SLOW |                     |            FP_VTT_50 |         | FIXED      |           |          |      | NONE             |              |                   |              |
| R9         |                   |            | GND                     | GND         |                   |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |              |                   |              |
| R10        |                   | High Range | IO_L24N_T3_34           | User IO     |                   |      34 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
| R11        | tx_data_out[4]    | High Range | IO_L16N_T2_34           | OUTPUT      | LVCMOS18          |      34 |         12 | SLOW |                     |            FP_VTT_50 |         | FIXED      |           |          |      | NONE             |              |                   |              |
| R12        | tx_data_out[5]    | High Range | IO_L17P_T2_34           | OUTPUT      | LVCMOS18          |      34 |         12 | SLOW |                     |            FP_VTT_50 |         | FIXED      |           |          |      | NONE             |              |                   |              |
| R13        | tx_data_out[1]    | High Range | IO_L17N_T2_34           | OUTPUT      | LVCMOS18          |      34 |         12 | SLOW |                     |            FP_VTT_50 |         | FIXED      |           |          |      | NONE             |              |                   |              |
| R14        |                   | High Range | VCCO_34                 | VCCO        |                   |      34 |            |      |                     |                      |    1.80 |            |           |          |      |                  |              |                   |              |
| R15        | tx_data_out[2]    | High Range | IO_L15N_T2_DQS_34       | OUTPUT      | LVCMOS18          |      34 |         12 | SLOW |                     |            FP_VTT_50 |         | FIXED      |           |          |      | NONE             |              |                   |              |
+------------+-------------------+------------+-------------------------+-------------+-------------------+---------+------------+------+---------------------+----------------------+---------+------------+-----------+----------+------+------------------+--------------+-------------------+--------------+
* Default value
** Special VCCO requirements may apply. Please consult the device family datasheet for specific guideline on VCCO requirements.


