Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/ise/VLSI_DESIGN/four_bit_alu/four_bit_alu_tb_isim_beh.exe -prj /home/ise/VLSI_DESIGN/four_bit_alu/four_bit_alu_tb_beh.prj work.four_bit_alu_tb 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "/home/ise/VLSI_DESIGN/four_bit_alu/four_bit_alu_arch.vhd" into library work
Parsing VHDL file "/home/ise/VLSI_DESIGN/four_bit_alu/four_bit_alu_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 98388 KB
Fuse CPU Usage: 1120 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package numeric_std
Compiling architecture behavioral of entity four_bit_alu_arch [four_bit_alu_arch_default]
Compiling architecture behavior of entity four_bit_alu_tb
Time Resolution for simulation is 1ps.
Compiled 8 VHDL Units
Built simulation executable /home/ise/VLSI_DESIGN/four_bit_alu/four_bit_alu_tb_isim_beh.exe
Fuse Memory Usage: 117056 KB
Fuse CPU Usage: 1560 ms
GCC CPU Usage: 5280 ms
