INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab17/lab17.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab17/lab17.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab17/lab17.srcs/sim_1/new/BH_FIFO_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BH_FIFO_TB'
