
*** Running vivado
    with args -log microSense_top_level_vga_module_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source microSense_top_level_vga_module_0_0.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source microSense_top_level_vga_module_0_0.tcl -notrace
Command: synth_design -top microSense_top_level_vga_module_0_0 -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6884 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 349.957 ; gain = 94.512
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'microSense_top_level_vga_module_0_0' [c:/Users/Aklas/Desktop/microSense_topLevel/microSense/microSense.srcs/sources_1/bd/microSense_top_level/ip/microSense_top_level_vga_module_0_0/synth/microSense_top_level_vga_module_0_0.vhd:70]
	Parameter pseudo_width bound to: 80 - type: integer 
	Parameter pseudo_height bound to: 60 - type: integer 
	Parameter pow_two_Pixel_size bound to: 3 - type: integer 
	Parameter addr_size bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'vga_module' declared at 'c:/Users/Aklas/Desktop/microSense_topLevel/microSense/microSense.srcs/sources_1/bd/microSense_top_level/ipshared/f114/vga_module.vhd:5' bound to instance 'U0' of component 'vga_module' [c:/Users/Aklas/Desktop/microSense_topLevel/microSense/microSense.srcs/sources_1/bd/microSense_top_level/ip/microSense_top_level_vga_module_0_0/synth/microSense_top_level_vga_module_0_0.vhd:103]
INFO: [Synth 8-638] synthesizing module 'vga_module' [c:/Users/Aklas/Desktop/microSense_topLevel/microSense/microSense.srcs/sources_1/bd/microSense_top_level/ipshared/f114/vga_module.vhd:26]
	Parameter pseudo_width bound to: 80 - type: integer 
	Parameter pseudo_height bound to: 60 - type: integer 
	Parameter pow_two_Pixel_size bound to: 3 - type: integer 
	Parameter addr_size bound to: 20 - type: integer 
	Parameter word_num bound to: 4799 - type: integer 
	Parameter word_size bound to: 12 - type: integer 
	Parameter addr_size bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'ram' declared at 'c:/Users/Aklas/Desktop/microSense_topLevel/microSense/microSense.srcs/sources_1/bd/microSense_top_level/ipshared/f114/ram.vhd:9' bound to instance 'FRAMEBUFFER' of component 'ram' [c:/Users/Aklas/Desktop/microSense_topLevel/microSense/microSense.srcs/sources_1/bd/microSense_top_level/ipshared/f114/vga_module.vhd:89]
INFO: [Synth 8-638] synthesizing module 'ram' [c:/Users/Aklas/Desktop/microSense_topLevel/microSense/microSense.srcs/sources_1/bd/microSense_top_level/ipshared/f114/ram.vhd:25]
	Parameter word_num bound to: 4799 - type: integer 
	Parameter word_size bound to: 12 - type: integer 
	Parameter addr_size bound to: 20 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ram' (1#1) [c:/Users/Aklas/Desktop/microSense_topLevel/microSense/microSense.srcs/sources_1/bd/microSense_top_level/ipshared/f114/ram.vhd:25]
INFO: [Synth 8-3491] module 'sync_signals_generator' declared at 'c:/Users/Aklas/Desktop/microSense_topLevel/microSense/microSense.srcs/sources_1/bd/microSense_top_level/ipshared/f114/sync_signals_generator.vhd:7' bound to instance 'VGA_SYNC' of component 'sync_signals_generator' [c:/Users/Aklas/Desktop/microSense_topLevel/microSense/microSense.srcs/sources_1/bd/microSense_top_level/ipshared/f114/vga_module.vhd:104]
INFO: [Synth 8-638] synthesizing module 'sync_signals_generator' [c:/Users/Aklas/Desktop/microSense_topLevel/microSense/microSense.srcs/sources_1/bd/microSense_top_level/ipshared/f114/sync_signals_generator.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'sync_signals_generator' (2#1) [c:/Users/Aklas/Desktop/microSense_topLevel/microSense/microSense.srcs/sources_1/bd/microSense_top_level/ipshared/f114/sync_signals_generator.vhd:18]
INFO: [Synth 8-3491] module 'clock_divider' declared at 'c:/Users/Aklas/Desktop/microSense_topLevel/microSense/microSense.srcs/sources_1/bd/microSense_top_level/ipshared/f114/clock_divider.vhd:4' bound to instance 'DIVIDER' of component 'clock_divider' [c:/Users/Aklas/Desktop/microSense_topLevel/microSense/microSense.srcs/sources_1/bd/microSense_top_level/ipshared/f114/vga_module.vhd:115]
INFO: [Synth 8-638] synthesizing module 'clock_divider' [c:/Users/Aklas/Desktop/microSense_topLevel/microSense/microSense.srcs/sources_1/bd/microSense_top_level/ipshared/f114/clock_divider.vhd:20]
	Parameter period bound to: 3 - type: integer 
	Parameter WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'downcounter' declared at 'c:/Users/Aklas/Desktop/microSense_topLevel/microSense/microSense.srcs/sources_1/bd/microSense_top_level/ipshared/f114/downcounter.vhd:6' bound to instance 'megaHzClock_25MHz' of component 'downcounter' [c:/Users/Aklas/Desktop/microSense_topLevel/microSense/microSense.srcs/sources_1/bd/microSense_top_level/ipshared/f114/clock_divider.vhd:50]
INFO: [Synth 8-638] synthesizing module 'downcounter' [c:/Users/Aklas/Desktop/microSense_topLevel/microSense/microSense.srcs/sources_1/bd/microSense_top_level/ipshared/f114/downcounter.vhd:16]
	Parameter period bound to: 3 - type: integer 
	Parameter WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'downcounter' (3#1) [c:/Users/Aklas/Desktop/microSense_topLevel/microSense/microSense.srcs/sources_1/bd/microSense_top_level/ipshared/f114/downcounter.vhd:16]
	Parameter period bound to: 99999 - type: integer 
	Parameter WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'downcounter' declared at 'c:/Users/Aklas/Desktop/microSense_topLevel/microSense/microSense.srcs/sources_1/bd/microSense_top_level/ipshared/f114/downcounter.vhd:6' bound to instance 'kiloHzClock' of component 'downcounter' [c:/Users/Aklas/Desktop/microSense_topLevel/microSense/microSense.srcs/sources_1/bd/microSense_top_level/ipshared/f114/clock_divider.vhd:63]
INFO: [Synth 8-638] synthesizing module 'downcounter__parameterized1' [c:/Users/Aklas/Desktop/microSense_topLevel/microSense/microSense.srcs/sources_1/bd/microSense_top_level/ipshared/f114/downcounter.vhd:16]
	Parameter period bound to: 99999 - type: integer 
	Parameter WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'downcounter__parameterized1' (3#1) [c:/Users/Aklas/Desktop/microSense_topLevel/microSense/microSense.srcs/sources_1/bd/microSense_top_level/ipshared/f114/downcounter.vhd:16]
	Parameter period bound to: 9 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'downcounter' declared at 'c:/Users/Aklas/Desktop/microSense_topLevel/microSense/microSense.srcs/sources_1/bd/microSense_top_level/ipshared/f114/downcounter.vhd:6' bound to instance 'hundredHzClock' of component 'downcounter' [c:/Users/Aklas/Desktop/microSense_topLevel/microSense/microSense.srcs/sources_1/bd/microSense_top_level/ipshared/f114/clock_divider.vhd:76]
INFO: [Synth 8-638] synthesizing module 'downcounter__parameterized3' [c:/Users/Aklas/Desktop/microSense_topLevel/microSense/microSense.srcs/sources_1/bd/microSense_top_level/ipshared/f114/downcounter.vhd:16]
	Parameter period bound to: 9 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'downcounter__parameterized3' (3#1) [c:/Users/Aklas/Desktop/microSense_topLevel/microSense/microSense.srcs/sources_1/bd/microSense_top_level/ipshared/f114/downcounter.vhd:16]
	Parameter period bound to: 9 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'downcounter' declared at 'c:/Users/Aklas/Desktop/microSense_topLevel/microSense/microSense.srcs/sources_1/bd/microSense_top_level/ipshared/f114/downcounter.vhd:6' bound to instance 'tenHzClock' of component 'downcounter' [c:/Users/Aklas/Desktop/microSense_topLevel/microSense/microSense.srcs/sources_1/bd/microSense_top_level/ipshared/f114/clock_divider.vhd:89]
	Parameter period bound to: 9 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'downcounter' declared at 'c:/Users/Aklas/Desktop/microSense_topLevel/microSense/microSense.srcs/sources_1/bd/microSense_top_level/ipshared/f114/downcounter.vhd:6' bound to instance 'oneHzClock' of component 'downcounter' [c:/Users/Aklas/Desktop/microSense_topLevel/microSense/microSense.srcs/sources_1/bd/microSense_top_level/ipshared/f114/clock_divider.vhd:102]
	Parameter period bound to: 9 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'downcounter' declared at 'c:/Users/Aklas/Desktop/microSense_topLevel/microSense/microSense.srcs/sources_1/bd/microSense_top_level/ipshared/f114/downcounter.vhd:6' bound to instance 'singleSecondsClock' of component 'downcounter' [c:/Users/Aklas/Desktop/microSense_topLevel/microSense/microSense.srcs/sources_1/bd/microSense_top_level/ipshared/f114/clock_divider.vhd:115]
	Parameter period bound to: 5 - type: integer 
	Parameter WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'downcounter' declared at 'c:/Users/Aklas/Desktop/microSense_topLevel/microSense/microSense.srcs/sources_1/bd/microSense_top_level/ipshared/f114/downcounter.vhd:6' bound to instance 'tensSecondsClock' of component 'downcounter' [c:/Users/Aklas/Desktop/microSense_topLevel/microSense/microSense.srcs/sources_1/bd/microSense_top_level/ipshared/f114/clock_divider.vhd:128]
INFO: [Synth 8-638] synthesizing module 'downcounter__parameterized5' [c:/Users/Aklas/Desktop/microSense_topLevel/microSense/microSense.srcs/sources_1/bd/microSense_top_level/ipshared/f114/downcounter.vhd:16]
	Parameter period bound to: 5 - type: integer 
	Parameter WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'downcounter__parameterized5' (3#1) [c:/Users/Aklas/Desktop/microSense_topLevel/microSense/microSense.srcs/sources_1/bd/microSense_top_level/ipshared/f114/downcounter.vhd:16]
	Parameter period bound to: 9 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'downcounter' declared at 'c:/Users/Aklas/Desktop/microSense_topLevel/microSense/microSense.srcs/sources_1/bd/microSense_top_level/ipshared/f114/downcounter.vhd:6' bound to instance 'singleMinutesClock' of component 'downcounter' [c:/Users/Aklas/Desktop/microSense_topLevel/microSense/microSense.srcs/sources_1/bd/microSense_top_level/ipshared/f114/clock_divider.vhd:141]
	Parameter period bound to: 5 - type: integer 
	Parameter WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'downcounter' declared at 'c:/Users/Aklas/Desktop/microSense_topLevel/microSense/microSense.srcs/sources_1/bd/microSense_top_level/ipshared/f114/downcounter.vhd:6' bound to instance 'tensMinutesClock' of component 'downcounter' [c:/Users/Aklas/Desktop/microSense_topLevel/microSense/microSense.srcs/sources_1/bd/microSense_top_level/ipshared/f114/clock_divider.vhd:154]
INFO: [Synth 8-256] done synthesizing module 'clock_divider' (4#1) [c:/Users/Aklas/Desktop/microSense_topLevel/microSense/microSense.srcs/sources_1/bd/microSense_top_level/ipshared/f114/clock_divider.vhd:20]
WARNING: [Synth 8-3848] Net reset in module/entity vga_module does not have driver. [c:/Users/Aklas/Desktop/microSense_topLevel/microSense/microSense.srcs/sources_1/bd/microSense_top_level/ipshared/f114/vga_module.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'vga_module' (5#1) [c:/Users/Aklas/Desktop/microSense_topLevel/microSense/microSense.srcs/sources_1/bd/microSense_top_level/ipshared/f114/vga_module.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'microSense_top_level_vga_module_0_0' (6#1) [c:/Users/Aklas/Desktop/microSense_topLevel/microSense/microSense.srcs/sources_1/bd/microSense_top_level/ip/microSense_top_level_vga_module_0_0/synth/microSense_top_level_vga_module_0_0.vhd:70]
WARNING: [Synth 8-3331] design ram has unconnected port a_w[19]
WARNING: [Synth 8-3331] design ram has unconnected port a_w[18]
WARNING: [Synth 8-3331] design ram has unconnected port a_w[17]
WARNING: [Synth 8-3331] design ram has unconnected port a_w[16]
WARNING: [Synth 8-3331] design ram has unconnected port a_w[15]
WARNING: [Synth 8-3331] design ram has unconnected port a_w[14]
WARNING: [Synth 8-3331] design ram has unconnected port a_w[13]
WARNING: [Synth 8-3331] design ram has unconnected port a_r[19]
WARNING: [Synth 8-3331] design ram has unconnected port a_r[18]
WARNING: [Synth 8-3331] design ram has unconnected port a_r[17]
WARNING: [Synth 8-3331] design ram has unconnected port a_r[16]
WARNING: [Synth 8-3331] design ram has unconnected port a_r[15]
WARNING: [Synth 8-3331] design ram has unconnected port a_r[14]
WARNING: [Synth 8-3331] design ram has unconnected port a_r[13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 392.039 ; gain = 136.594
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin VGA_SYNC:reset to constant 0 [c:/Users/Aklas/Desktop/microSense_topLevel/microSense/microSense.srcs/sources_1/bd/microSense_top_level/ipshared/f114/vga_module.vhd:104]
WARNING: [Synth 8-3295] tying undriven pin DIVIDER:reset to constant 0 [c:/Users/Aklas/Desktop/microSense_topLevel/microSense/microSense.srcs/sources_1/bd/microSense_top_level/ipshared/f114/vga_module.vhd:115]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 392.039 ; gain = 136.594
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 688.156 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 688.156 ; gain = 432.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 688.156 ; gain = 432.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 688.156 ; gain = 432.711
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element current_hor_pos_reg was removed.  [c:/Users/Aklas/Desktop/microSense_topLevel/microSense/microSense.srcs/sources_1/bd/microSense_top_level/ipshared/f114/sync_signals_generator.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element current_ver_pos_reg was removed.  [c:/Users/Aklas/Desktop/microSense_topLevel/microSense/microSense.srcs/sources_1/bd/microSense_top_level/ipshared/f114/sync_signals_generator.vhd:44]
WARNING: [Synth 8-6014] Unused sequential element current_count_reg was removed.  [c:/Users/Aklas/Desktop/microSense_topLevel/microSense/microSense.srcs/sources_1/bd/microSense_top_level/ipshared/f114/downcounter.vhd:30]
WARNING: [Synth 8-6014] Unused sequential element current_count_reg was removed.  [c:/Users/Aklas/Desktop/microSense_topLevel/microSense/microSense.srcs/sources_1/bd/microSense_top_level/ipshared/f114/downcounter.vhd:30]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 688.156 ; gain = 432.711
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 2     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sync_signals_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 4     
+---Registers : 
	               11 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 4     
Module downcounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module downcounter__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module downcounter__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module downcounter__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module vga_module 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element kiloHzClock/current_count_reg was removed.  [c:/Users/Aklas/Desktop/microSense_topLevel/microSense/microSense.srcs/sources_1/bd/microSense_top_level/ipshared/f114/downcounter.vhd:30]
WARNING: [Synth 8-6014] Unused sequential element U0/DIVIDER/tensMinutesClock/i_zero_reg was removed.  [c:/Users/Aklas/Desktop/microSense_topLevel/microSense/microSense.srcs/sources_1/bd/microSense_top_level/ipshared/f114/downcounter.vhd:31]
WARNING: [Synth 8-6014] Unused sequential element U0/VGA_SYNC/current_hor_pos_reg was removed.  [c:/Users/Aklas/Desktop/microSense_topLevel/microSense/microSense.srcs/sources_1/bd/microSense_top_level/ipshared/f114/sync_signals_generator.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element U0/VGA_SYNC/current_ver_pos_reg was removed.  [c:/Users/Aklas/Desktop/microSense_topLevel/microSense/microSense.srcs/sources_1/bd/microSense_top_level/ipshared/f114/sync_signals_generator.vhd:44]
WARNING: [Synth 8-6014] Unused sequential element U0/DIVIDER/hundredHzClock/current_count_reg was removed.  [c:/Users/Aklas/Desktop/microSense_topLevel/microSense/microSense.srcs/sources_1/bd/microSense_top_level/ipshared/f114/downcounter.vhd:30]
WARNING: [Synth 8-6014] Unused sequential element U0/DIVIDER/tenHzClock/current_count_reg was removed.  [c:/Users/Aklas/Desktop/microSense_topLevel/microSense/microSense.srcs/sources_1/bd/microSense_top_level/ipshared/f114/downcounter.vhd:30]
WARNING: [Synth 8-6014] Unused sequential element U0/DIVIDER/oneHzClock/current_count_reg was removed.  [c:/Users/Aklas/Desktop/microSense_topLevel/microSense/microSense.srcs/sources_1/bd/microSense_top_level/ipshared/f114/downcounter.vhd:30]
WARNING: [Synth 8-6014] Unused sequential element U0/DIVIDER/singleSecondsClock/current_count_reg was removed.  [c:/Users/Aklas/Desktop/microSense_topLevel/microSense/microSense.srcs/sources_1/bd/microSense_top_level/ipshared/f114/downcounter.vhd:30]
WARNING: [Synth 8-6014] Unused sequential element U0/DIVIDER/singleMinutesClock/current_count_reg was removed.  [c:/Users/Aklas/Desktop/microSense_topLevel/microSense/microSense.srcs/sources_1/bd/microSense_top_level/ipshared/f114/downcounter.vhd:30]
WARNING: [Synth 8-6014] Unused sequential element U0/DIVIDER/kiloHzClock/current_count_reg was removed.  [c:/Users/Aklas/Desktop/microSense_topLevel/microSense/microSense.srcs/sources_1/bd/microSense_top_level/ipshared/f114/downcounter.vhd:30]
DSP Report: Generating DSP U0/readIndex, operation Mode is: C+A*(B:0x50).
DSP Report: operator U0/readIndex is absorbed into DSP U0/readIndex.
DSP Report: operator U0/readIndex0 is absorbed into DSP U0/readIndex.
WARNING: [Synth 8-3331] design microSense_top_level_vga_module_0_0 has unconnected port addr[19]
WARNING: [Synth 8-3331] design microSense_top_level_vga_module_0_0 has unconnected port addr[18]
WARNING: [Synth 8-3331] design microSense_top_level_vga_module_0_0 has unconnected port addr[17]
WARNING: [Synth 8-3331] design microSense_top_level_vga_module_0_0 has unconnected port addr[16]
WARNING: [Synth 8-3331] design microSense_top_level_vga_module_0_0 has unconnected port addr[15]
WARNING: [Synth 8-3331] design microSense_top_level_vga_module_0_0 has unconnected port addr[14]
WARNING: [Synth 8-3331] design microSense_top_level_vga_module_0_0 has unconnected port addr[13]
INFO: [Synth 8-3332] Sequential element (U0/DIVIDER/hundredHzClock/current_count_reg[3]) is unused and will be removed from module microSense_top_level_vga_module_0_0.
INFO: [Synth 8-3332] Sequential element (U0/DIVIDER/hundredHzClock/current_count_reg[2]) is unused and will be removed from module microSense_top_level_vga_module_0_0.
INFO: [Synth 8-3332] Sequential element (U0/DIVIDER/hundredHzClock/current_count_reg[1]) is unused and will be removed from module microSense_top_level_vga_module_0_0.
INFO: [Synth 8-3332] Sequential element (U0/DIVIDER/hundredHzClock/current_count_reg[0]) is unused and will be removed from module microSense_top_level_vga_module_0_0.
INFO: [Synth 8-3332] Sequential element (U0/DIVIDER/hundredHzClock/i_zero_reg) is unused and will be removed from module microSense_top_level_vga_module_0_0.
INFO: [Synth 8-3332] Sequential element (U0/DIVIDER/tenHzClock/current_count_reg[3]) is unused and will be removed from module microSense_top_level_vga_module_0_0.
INFO: [Synth 8-3332] Sequential element (U0/DIVIDER/tenHzClock/current_count_reg[2]) is unused and will be removed from module microSense_top_level_vga_module_0_0.
INFO: [Synth 8-3332] Sequential element (U0/DIVIDER/tenHzClock/current_count_reg[1]) is unused and will be removed from module microSense_top_level_vga_module_0_0.
INFO: [Synth 8-3332] Sequential element (U0/DIVIDER/tenHzClock/current_count_reg[0]) is unused and will be removed from module microSense_top_level_vga_module_0_0.
INFO: [Synth 8-3332] Sequential element (U0/DIVIDER/tenHzClock/i_zero_reg) is unused and will be removed from module microSense_top_level_vga_module_0_0.
INFO: [Synth 8-3332] Sequential element (U0/DIVIDER/oneHzClock/current_count_reg[3]) is unused and will be removed from module microSense_top_level_vga_module_0_0.
INFO: [Synth 8-3332] Sequential element (U0/DIVIDER/oneHzClock/current_count_reg[2]) is unused and will be removed from module microSense_top_level_vga_module_0_0.
INFO: [Synth 8-3332] Sequential element (U0/DIVIDER/oneHzClock/current_count_reg[1]) is unused and will be removed from module microSense_top_level_vga_module_0_0.
INFO: [Synth 8-3332] Sequential element (U0/DIVIDER/oneHzClock/current_count_reg[0]) is unused and will be removed from module microSense_top_level_vga_module_0_0.
INFO: [Synth 8-3332] Sequential element (U0/DIVIDER/oneHzClock/i_zero_reg) is unused and will be removed from module microSense_top_level_vga_module_0_0.
INFO: [Synth 8-3332] Sequential element (U0/DIVIDER/singleSecondsClock/current_count_reg[3]) is unused and will be removed from module microSense_top_level_vga_module_0_0.
INFO: [Synth 8-3332] Sequential element (U0/DIVIDER/singleSecondsClock/current_count_reg[2]) is unused and will be removed from module microSense_top_level_vga_module_0_0.
INFO: [Synth 8-3332] Sequential element (U0/DIVIDER/singleSecondsClock/current_count_reg[1]) is unused and will be removed from module microSense_top_level_vga_module_0_0.
INFO: [Synth 8-3332] Sequential element (U0/DIVIDER/singleSecondsClock/current_count_reg[0]) is unused and will be removed from module microSense_top_level_vga_module_0_0.
INFO: [Synth 8-3332] Sequential element (U0/DIVIDER/singleSecondsClock/i_zero_reg) is unused and will be removed from module microSense_top_level_vga_module_0_0.
INFO: [Synth 8-3332] Sequential element (U0/DIVIDER/tensSecondsClock/current_count_reg[2]) is unused and will be removed from module microSense_top_level_vga_module_0_0.
INFO: [Synth 8-3332] Sequential element (U0/DIVIDER/tensSecondsClock/current_count_reg[1]) is unused and will be removed from module microSense_top_level_vga_module_0_0.
INFO: [Synth 8-3332] Sequential element (U0/DIVIDER/tensSecondsClock/current_count_reg[0]) is unused and will be removed from module microSense_top_level_vga_module_0_0.
INFO: [Synth 8-3332] Sequential element (U0/DIVIDER/tensSecondsClock/i_zero_reg) is unused and will be removed from module microSense_top_level_vga_module_0_0.
INFO: [Synth 8-3332] Sequential element (U0/DIVIDER/singleMinutesClock/current_count_reg[3]) is unused and will be removed from module microSense_top_level_vga_module_0_0.
INFO: [Synth 8-3332] Sequential element (U0/DIVIDER/singleMinutesClock/current_count_reg[2]) is unused and will be removed from module microSense_top_level_vga_module_0_0.
INFO: [Synth 8-3332] Sequential element (U0/DIVIDER/singleMinutesClock/current_count_reg[1]) is unused and will be removed from module microSense_top_level_vga_module_0_0.
INFO: [Synth 8-3332] Sequential element (U0/DIVIDER/singleMinutesClock/current_count_reg[0]) is unused and will be removed from module microSense_top_level_vga_module_0_0.
INFO: [Synth 8-3332] Sequential element (U0/DIVIDER/singleMinutesClock/i_zero_reg) is unused and will be removed from module microSense_top_level_vga_module_0_0.
INFO: [Synth 8-3332] Sequential element (U0/DIVIDER/tensMinutesClock/current_count_reg[2]) is unused and will be removed from module microSense_top_level_vga_module_0_0.
INFO: [Synth 8-3332] Sequential element (U0/DIVIDER/tensMinutesClock/current_count_reg[1]) is unused and will be removed from module microSense_top_level_vga_module_0_0.
INFO: [Synth 8-3332] Sequential element (U0/DIVIDER/tensMinutesClock/current_count_reg[0]) is unused and will be removed from module microSense_top_level_vga_module_0_0.
INFO: [Synth 8-3332] Sequential element (U0/DIVIDER/kiloHzClock/current_count_reg[0]) is unused and will be removed from module microSense_top_level_vga_module_0_0.
INFO: [Synth 8-3332] Sequential element (U0/DIVIDER/kiloHzClock/current_count_reg[1]) is unused and will be removed from module microSense_top_level_vga_module_0_0.
INFO: [Synth 8-3332] Sequential element (U0/DIVIDER/kiloHzClock/current_count_reg[2]) is unused and will be removed from module microSense_top_level_vga_module_0_0.
INFO: [Synth 8-3332] Sequential element (U0/DIVIDER/kiloHzClock/current_count_reg[3]) is unused and will be removed from module microSense_top_level_vga_module_0_0.
INFO: [Synth 8-3332] Sequential element (U0/DIVIDER/kiloHzClock/current_count_reg[4]) is unused and will be removed from module microSense_top_level_vga_module_0_0.
INFO: [Synth 8-3332] Sequential element (U0/DIVIDER/kiloHzClock/current_count_reg[5]) is unused and will be removed from module microSense_top_level_vga_module_0_0.
INFO: [Synth 8-3332] Sequential element (U0/DIVIDER/kiloHzClock/current_count_reg[6]) is unused and will be removed from module microSense_top_level_vga_module_0_0.
INFO: [Synth 8-3332] Sequential element (U0/DIVIDER/kiloHzClock/current_count_reg[7]) is unused and will be removed from module microSense_top_level_vga_module_0_0.
INFO: [Synth 8-3332] Sequential element (U0/DIVIDER/kiloHzClock/current_count_reg[8]) is unused and will be removed from module microSense_top_level_vga_module_0_0.
INFO: [Synth 8-3332] Sequential element (U0/DIVIDER/kiloHzClock/current_count_reg[9]) is unused and will be removed from module microSense_top_level_vga_module_0_0.
INFO: [Synth 8-3332] Sequential element (U0/DIVIDER/kiloHzClock/current_count_reg[10]) is unused and will be removed from module microSense_top_level_vga_module_0_0.
INFO: [Synth 8-3332] Sequential element (U0/DIVIDER/kiloHzClock/current_count_reg[11]) is unused and will be removed from module microSense_top_level_vga_module_0_0.
INFO: [Synth 8-3332] Sequential element (U0/DIVIDER/kiloHzClock/current_count_reg[12]) is unused and will be removed from module microSense_top_level_vga_module_0_0.
INFO: [Synth 8-3332] Sequential element (U0/DIVIDER/kiloHzClock/current_count_reg[13]) is unused and will be removed from module microSense_top_level_vga_module_0_0.
INFO: [Synth 8-3332] Sequential element (U0/DIVIDER/kiloHzClock/current_count_reg[14]) is unused and will be removed from module microSense_top_level_vga_module_0_0.
INFO: [Synth 8-3332] Sequential element (U0/DIVIDER/kiloHzClock/current_count_reg[15]) is unused and will be removed from module microSense_top_level_vga_module_0_0.
INFO: [Synth 8-3332] Sequential element (U0/DIVIDER/kiloHzClock/current_count_reg[16]) is unused and will be removed from module microSense_top_level_vga_module_0_0.
INFO: [Synth 8-3332] Sequential element (U0/DIVIDER/kiloHzClock/i_zero_reg) is unused and will be removed from module microSense_top_level_vga_module_0_0.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0i_0/\U0/VGA_SYNC/current_hor_pos_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0i_0/\U0/VGA_SYNC/current_ver_pos_reg[10] )
INFO: [Synth 8-3332] Sequential element (U0/VGA_SYNC/current_hor_pos_reg[10]) is unused and will be removed from module microSense_top_level_vga_module_0_0.
INFO: [Synth 8-3332] Sequential element (U0/VGA_SYNC/current_ver_pos_reg[10]) is unused and will be removed from module microSense_top_level_vga_module_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 688.156 ; gain = 432.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------------------------------+------------------------+-----------+----------------------+----------------+
|Module Name                         | RTL Object             | Inference | Size (Depth x Width) | Primitives     | 
+------------------------------------+------------------------+-----------+----------------------+----------------+
|microSense_top_level_vga_module_0_0 | U0/FRAMEBUFFER/RAM_reg | Implied   | 8 K x 12             | RAM64M x 300   | 
+------------------------------------+------------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|vga_module  | C+A*(B:0x50) | 12     | 8      | 11     | -      | 13     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:23 ; elapsed = 00:01:27 . Memory (MB): peak = 705.516 ; gain = 450.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:23 ; elapsed = 00:01:27 . Memory (MB): peak = 707.520 ; gain = 452.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------------------------------+------------------------+-----------+----------------------+----------------+
|Module Name                         | RTL Object             | Inference | Size (Depth x Width) | Primitives     | 
+------------------------------------+------------------------+-----------+----------------------+----------------+
|microSense_top_level_vga_module_0_0 | U0/FRAMEBUFFER/RAM_reg | Implied   | 8 K x 12             | RAM64M x 300   | 
+------------------------------------+------------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:24 ; elapsed = 00:01:28 . Memory (MB): peak = 732.941 ; gain = 477.496
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:25 ; elapsed = 00:01:29 . Memory (MB): peak = 732.941 ; gain = 477.496
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:25 ; elapsed = 00:01:29 . Memory (MB): peak = 732.941 ; gain = 477.496
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:25 ; elapsed = 00:01:29 . Memory (MB): peak = 732.941 ; gain = 477.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:25 ; elapsed = 00:01:29 . Memory (MB): peak = 732.941 ; gain = 477.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:25 ; elapsed = 00:01:29 . Memory (MB): peak = 732.941 ; gain = 477.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:25 ; elapsed = 00:01:29 . Memory (MB): peak = 732.941 ; gain = 477.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |DSP48E1 |     1|
|2     |LUT1    |     1|
|3     |LUT2    |     8|
|4     |LUT3    |    80|
|5     |LUT4    |     7|
|6     |LUT5    |    10|
|7     |LUT6    |   311|
|8     |MUXF7   |    96|
|9     |RAM64M  |   300|
|10    |FDRE    |    23|
+------+--------+------+

Report Instance Areas: 
+------+------------------------+-----------------------+------+
|      |Instance                |Module                 |Cells |
+------+------------------------+-----------------------+------+
|1     |top                     |                       |   837|
|2     |  U0                    |vga_module             |   837|
|3     |    DIVIDER             |clock_divider          |     6|
|4     |      megaHzClock_25MHz |downcounter            |     6|
|5     |    FRAMEBUFFER         |ram__4                 |   766|
|6     |    VGA_SYNC            |sync_signals_generator |    64|
+------+------------------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:26 ; elapsed = 00:01:29 . Memory (MB): peak = 732.941 ; gain = 477.496
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 21 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:57 ; elapsed = 00:01:17 . Memory (MB): peak = 732.941 ; gain = 181.379
Synthesis Optimization Complete : Time (s): cpu = 00:01:26 ; elapsed = 00:01:30 . Memory (MB): peak = 732.941 ; gain = 477.496
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 397 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 300 instances were transformed.
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 300 instances

INFO: [Common 17-83] Releasing license: Synthesis
96 Infos, 38 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:29 ; elapsed = 00:01:34 . Memory (MB): peak = 732.941 ; gain = 485.141
INFO: [Common 17-1381] The checkpoint 'C:/Users/Aklas/Desktop/microSense_topLevel/microSense/microSense.runs/microSense_top_level_vga_module_0_0_synth_1/microSense_top_level_vga_module_0_0.dcp' has been generated.
