

================================================================
== Vivado HLS Report for 'rcReceiver'
================================================================
* Date:           Sun May 26 23:00:52 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        RC_Receiver
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   36|   36|   25|   25| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 1
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 25, depth = 37


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 37
* Pipeline : 1
  Pipeline-0 : II = 25, D = 37, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%SBUS_data_addr = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 0" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 38 'getelementptr' 'SBUS_data_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [2/2] (2.32ns)   --->   "%SBUS_data_load = load i8* %SBUS_data_addr, align 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 39 'load' 'SBUS_data_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>

State 2 <SV = 1> <Delay = 3.87>
ST_2 : Operation 40 [1/2] (2.32ns)   --->   "%SBUS_data_load = load i8* %SBUS_data_addr, align 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 40 'load' 'SBUS_data_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%SBUS_data_addr_1 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 41 'getelementptr' 'SBUS_data_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [2/2] (2.32ns)   --->   "%SBUS_data_load_1 = load i8* %SBUS_data_addr_1, align 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 42 'load' 'SBUS_data_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_2 : Operation 43 [1/1] (1.55ns)   --->   "%tmp = icmp eq i8 %SBUS_data_load, 15" [RC_Receiver/RC_Receiver.cpp:28]   --->   Operation 43 'icmp' 'tmp' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 44 [1/2] (2.32ns)   --->   "%SBUS_data_load_1 = load i8* %SBUS_data_addr_1, align 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 44 'load' 'SBUS_data_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%SBUS_data_addr_2 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 2" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 45 'getelementptr' 'SBUS_data_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [2/2] (2.32ns)   --->   "%SBUS_data_load_2 = load i8* %SBUS_data_addr_2, align 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 46 'load' 'SBUS_data_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 47 [1/2] (2.32ns)   --->   "%SBUS_data_load_2 = load i8* %SBUS_data_addr_2, align 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 47 'load' 'SBUS_data_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%SBUS_data_addr_24 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 24" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 48 'getelementptr' 'SBUS_data_addr_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [2/2] (2.32ns)   --->   "%SBUS_data_load_24 = load i8* %SBUS_data_addr_24, align 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 49 'load' 'SBUS_data_load_24' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>

State 5 <SV = 4> <Delay = 5.82>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%SBUS_data_addr_3 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 3" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 50 'getelementptr' 'SBUS_data_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [2/2] (2.32ns)   --->   "%SBUS_data_load_3 = load i8* %SBUS_data_addr_3, align 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 51 'load' 'SBUS_data_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_5 : Operation 52 [1/2] (2.32ns)   --->   "%SBUS_data_load_24 = load i8* %SBUS_data_addr_24, align 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 52 'load' 'SBUS_data_load_24' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_5 : Operation 53 [1/1] (1.55ns)   --->   "%tmp_9 = icmp eq i8 %SBUS_data_load_24, 0" [RC_Receiver/RC_Receiver.cpp:28]   --->   Operation 53 'icmp' 'tmp_9' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.97ns)   --->   "%or_cond = and i1 %tmp, %tmp_9" [RC_Receiver/RC_Receiver.cpp:28]   --->   Operation 54 'and' 'or_cond' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "br i1 %or_cond, label %1, label %._crit_edge" [RC_Receiver/RC_Receiver.cpp:28]   --->   Operation 55 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_2 = trunc i8 %SBUS_data_load_2 to i3" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 56 'trunc' 'tmp_2' <Predicate = (or_cond)> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_3 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %tmp_2, i8 %SBUS_data_load_1)" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 57 'bitconcatenate' 'tmp_3' <Predicate = (or_cond)> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "store i11 %tmp_3, i11* @channels_0, align 2" [RC_Receiver/RC_Receiver.cpp:32]   --->   Operation 58 'store' <Predicate = (or_cond)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_6 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %SBUS_data_load_2, i32 3, i32 7)" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 59 'partselect' 'tmp_6' <Predicate = (or_cond)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.32>
ST_6 : Operation 60 [1/2] (2.32ns)   --->   "%SBUS_data_load_3 = load i8* %SBUS_data_addr_3, align 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 60 'load' 'SBUS_data_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%SBUS_data_addr_4 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 4" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 61 'getelementptr' 'SBUS_data_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [2/2] (2.32ns)   --->   "%SBUS_data_load_4 = load i8* %SBUS_data_addr_4, align 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 62 'load' 'SBUS_data_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_10 = trunc i8 %SBUS_data_load_3 to i6" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 63 'trunc' 'tmp_10' <Predicate = (or_cond)> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_7 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %tmp_10, i5 %tmp_6)" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 64 'bitconcatenate' 'tmp_7' <Predicate = (or_cond)> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "store i11 %tmp_7, i11* @channels_1, align 2" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 65 'store' <Predicate = (or_cond)> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_8 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %SBUS_data_load_3, i32 6, i32 7)" [RC_Receiver/RC_Receiver.cpp:34]   --->   Operation 66 'partselect' 'tmp_8' <Predicate = (or_cond)> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%channels_0_load = load i11* @channels_0, align 2"   --->   Operation 67 'load' 'channels_0_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (1.88ns)   --->   "%tmp_65 = icmp ult i11 %channels_0_load, 200" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 68 'icmp' 'tmp_65' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [1/1] (1.88ns)   --->   "%tmp_66 = icmp ugt i11 %channels_0_load, -248" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 69 'icmp' 'tmp_66' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.35>
ST_7 : Operation 70 [1/2] (2.32ns)   --->   "%SBUS_data_load_4 = load i8* %SBUS_data_addr_4, align 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 70 'load' 'SBUS_data_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%SBUS_data_addr_5 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 5" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 71 'getelementptr' 'SBUS_data_addr_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [2/2] (2.32ns)   --->   "%SBUS_data_load_5 = load i8* %SBUS_data_addr_5, align 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 72 'load' 'SBUS_data_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_7 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node tmp_89)   --->   "%tmp_67 = or i1 %tmp_65, %tmp_66" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 73 'or' 'tmp_67' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node tmp_89)   --->   "%tmp_88 = select i1 %tmp_65, i11 200, i11 -248" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 74 'select' 'tmp_88' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 75 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_89 = select i1 %tmp_67, i11 %tmp_88, i11 %channels_0_load" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 75 'select' 'tmp_89' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_i_cast_cast = zext i11 %tmp_89 to i22" [RC_Receiver/RC_Receiver.cpp:79->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 76 'zext' 'tmp_i_cast_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (3.36ns)   --->   "%tmp_4_i = mul i22 %tmp_i_cast_cast, 999" [RC_Receiver/RC_Receiver.cpp:79->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 77 'mul' 'tmp_4_i' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 78 [1/1] (3.02ns)   --->   "%tmp_5_i = add i22 %tmp_4_i, -199800" [RC_Receiver/RC_Receiver.cpp:79->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 78 'add' 'tmp_5_i' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%channels_1_load = load i11* @channels_1, align 2"   --->   Operation 79 'load' 'channels_1_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (1.88ns)   --->   "%tmp_107_1 = icmp ult i11 %channels_1_load, 200" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 80 'icmp' 'tmp_107_1' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 81 [1/1] (1.88ns)   --->   "%tmp_108_1 = icmp ugt i11 %channels_1_load, -248" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 81 'icmp' 'tmp_108_1' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.97>
ST_8 : Operation 82 [1/2] (2.32ns)   --->   "%SBUS_data_load_5 = load i8* %SBUS_data_addr_5, align 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 82 'load' 'SBUS_data_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%SBUS_data_addr_6 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 6" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 83 'getelementptr' 'SBUS_data_addr_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [2/2] (2.32ns)   --->   "%SBUS_data_load_6 = load i8* %SBUS_data_addr_6, align 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 84 'load' 'SBUS_data_load_6' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_4 = zext i2 %tmp_8 to i8" [RC_Receiver/RC_Receiver.cpp:34]   --->   Operation 85 'zext' 'tmp_4' <Predicate = (or_cond)> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_5 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %SBUS_data_load_4, i2 0)" [RC_Receiver/RC_Receiver.cpp:34]   --->   Operation 86 'bitconcatenate' 'tmp_5' <Predicate = (or_cond)> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_15 = trunc i8 %SBUS_data_load_5 to i1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 87 'trunc' 'tmp_15' <Predicate = (or_cond)> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_11 = call i10 @_ssdm_op_BitConcatenate.i10.i2.i8(i2 0, i8 %tmp_4)" [RC_Receiver/RC_Receiver.cpp:34]   --->   Operation 88 'bitconcatenate' 'tmp_11' <Predicate = (or_cond)> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.99ns)   --->   "%tmp_12 = or i10 %tmp_11, %tmp_5" [RC_Receiver/RC_Receiver.cpp:34]   --->   Operation 89 'or' 'tmp_12' <Predicate = (or_cond)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_13 = call i11 @_ssdm_op_BitConcatenate.i11.i1.i10(i1 %tmp_15, i10 %tmp_12)" [RC_Receiver/RC_Receiver.cpp:34]   --->   Operation 90 'bitconcatenate' 'tmp_13' <Predicate = (or_cond)> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "store i11 %tmp_13, i11* @channels_2, align 2" [RC_Receiver/RC_Receiver.cpp:34]   --->   Operation 91 'store' <Predicate = (or_cond)> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_14 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %SBUS_data_load_5, i32 1, i32 7)" [RC_Receiver/RC_Receiver.cpp:35]   --->   Operation 92 'partselect' 'tmp_14' <Predicate = (or_cond)> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_5_i_cast = sext i22 %tmp_5_i to i28" [RC_Receiver/RC_Receiver.cpp:79->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 93 'sext' 'tmp_5_i_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%zext1_cast = zext i28 %tmp_5_i_cast to i57" [RC_Receiver/RC_Receiver.cpp:81->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 94 'zext' 'zext1_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (7.97ns)   --->   "%mul1 = mul i57 %zext1_cast, 343597384" [RC_Receiver/RC_Receiver.cpp:81->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 95 'mul' 'mul1' <Predicate = true> <Delay = 7.97> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_6_i = call i16 @_ssdm_op_PartSelect.i16.i57.i32.i32(i57 %mul1, i32 39, i32 54)" [RC_Receiver/RC_Receiver.cpp:81->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 96 'partselect' 'tmp_6_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node tmp_91)   --->   "%tmp_68 = or i1 %tmp_107_1, %tmp_108_1" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 97 'or' 'tmp_68' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node tmp_91)   --->   "%tmp_90 = select i1 %tmp_107_1, i11 200, i11 -248" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 98 'select' 'tmp_90' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 99 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_91 = select i1 %tmp_68, i11 %tmp_90, i11 %channels_1_load" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 99 'select' 'tmp_91' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_i1_cast_cast = zext i11 %tmp_91 to i22" [RC_Receiver/RC_Receiver.cpp:79->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 100 'zext' 'tmp_i1_cast_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (3.36ns)   --->   "%tmp_4_i1 = mul i22 %tmp_i1_cast_cast, 999" [RC_Receiver/RC_Receiver.cpp:79->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 101 'mul' 'tmp_4_i1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 102 [1/1] (3.02ns)   --->   "%tmp_5_i1 = add i22 %tmp_4_i1, -199800" [RC_Receiver/RC_Receiver.cpp:79->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 102 'add' 'tmp_5_i1' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 7.97>
ST_9 : Operation 103 [1/2] (2.32ns)   --->   "%SBUS_data_load_6 = load i8* %SBUS_data_addr_6, align 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 103 'load' 'SBUS_data_load_6' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "%SBUS_data_addr_9 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 9" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 104 'getelementptr' 'SBUS_data_addr_9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 105 [2/2] (2.32ns)   --->   "%SBUS_data_load_9 = load i8* %SBUS_data_addr_9, align 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 105 'load' 'SBUS_data_load_9' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_18 = trunc i8 %SBUS_data_load_6 to i4" [RC_Receiver/RC_Receiver.cpp:35]   --->   Operation 106 'trunc' 'tmp_18' <Predicate = (or_cond)> <Delay = 0.00>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_16 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 %tmp_18, i7 %tmp_14)" [RC_Receiver/RC_Receiver.cpp:35]   --->   Operation 107 'bitconcatenate' 'tmp_16' <Predicate = (or_cond)> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "store i11 %tmp_16, i11* @channels_3, align 2" [RC_Receiver/RC_Receiver.cpp:35]   --->   Operation 108 'store' <Predicate = (or_cond)> <Delay = 0.00>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_17 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %SBUS_data_load_6, i32 4, i32 7)" [RC_Receiver/RC_Receiver.cpp:36]   --->   Operation 109 'partselect' 'tmp_17' <Predicate = (or_cond)> <Delay = 0.00>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_5_i1_cast = sext i22 %tmp_5_i1 to i28" [RC_Receiver/RC_Receiver.cpp:79->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 110 'sext' 'tmp_5_i1_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 111 [1/1] (0.00ns)   --->   "%zext3_cast = zext i28 %tmp_5_i1_cast to i57" [RC_Receiver/RC_Receiver.cpp:81->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 111 'zext' 'zext3_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 112 [1/1] (7.97ns)   --->   "%mul2 = mul i57 %zext3_cast, 343597384" [RC_Receiver/RC_Receiver.cpp:81->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 112 'mul' 'mul2' <Predicate = true> <Delay = 7.97> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_6_i1 = call i16 @_ssdm_op_PartSelect.i16.i57.i32.i32(i57 %mul2, i32 39, i32 54)" [RC_Receiver/RC_Receiver.cpp:81->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 113 'partselect' 'tmp_6_i1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 114 [1/1] (0.00ns)   --->   "%channels_2_load = load i11* @channels_2, align 2"   --->   Operation 114 'load' 'channels_2_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 115 [1/1] (1.88ns)   --->   "%tmp_107_2 = icmp ult i11 %channels_2_load, 200" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 115 'icmp' 'tmp_107_2' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 116 [1/1] (1.88ns)   --->   "%tmp_108_2 = icmp ugt i11 %channels_2_load, -248" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 116 'icmp' 'tmp_108_2' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.35>
ST_10 : Operation 117 [1/2] (2.32ns)   --->   "%SBUS_data_load_9 = load i8* %SBUS_data_addr_9, align 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 117 'load' 'SBUS_data_load_9' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%SBUS_data_addr_10 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 10" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 118 'getelementptr' 'SBUS_data_addr_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 119 [2/2] (2.32ns)   --->   "%SBUS_data_load_10 = load i8* %SBUS_data_addr_10, align 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 119 'load' 'SBUS_data_load_10' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_10 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node tmp_93)   --->   "%tmp_69 = or i1 %tmp_107_2, %tmp_108_2" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 120 'or' 'tmp_69' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node tmp_93)   --->   "%tmp_92 = select i1 %tmp_107_2, i11 200, i11 -248" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 121 'select' 'tmp_92' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 122 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_93 = select i1 %tmp_69, i11 %tmp_92, i11 %channels_2_load" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 122 'select' 'tmp_93' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_i2_cast_cast = zext i11 %tmp_93 to i22" [RC_Receiver/RC_Receiver.cpp:79->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 123 'zext' 'tmp_i2_cast_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 124 [1/1] (3.36ns)   --->   "%tmp_4_i2 = mul i22 %tmp_i2_cast_cast, 999" [RC_Receiver/RC_Receiver.cpp:79->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 124 'mul' 'tmp_4_i2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 125 [1/1] (3.02ns)   --->   "%tmp_5_i2 = add i22 %tmp_4_i2, -199800" [RC_Receiver/RC_Receiver.cpp:79->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 125 'add' 'tmp_5_i2' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 126 [1/1] (0.00ns)   --->   "%channels_3_load = load i11* @channels_3, align 2"   --->   Operation 126 'load' 'channels_3_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 127 [1/1] (1.88ns)   --->   "%tmp_107_3 = icmp ult i11 %channels_3_load, 200" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 127 'icmp' 'tmp_107_3' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 128 [1/1] (1.88ns)   --->   "%tmp_108_3 = icmp ugt i11 %channels_3_load, -248" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 128 'icmp' 'tmp_108_3' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.97>
ST_11 : Operation 129 [1/2] (2.32ns)   --->   "%SBUS_data_load_10 = load i8* %SBUS_data_addr_10, align 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 129 'load' 'SBUS_data_load_10' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_11 : Operation 130 [1/1] (0.00ns)   --->   "%SBUS_data_addr_11 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 11" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 130 'getelementptr' 'SBUS_data_addr_11' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 131 [2/2] (2.32ns)   --->   "%SBUS_data_load_11 = load i8* %SBUS_data_addr_11, align 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 131 'load' 'SBUS_data_load_11' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_11 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_28 = trunc i8 %SBUS_data_load_9 to i2" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 132 'trunc' 'tmp_28' <Predicate = (or_cond)> <Delay = 0.00>
ST_11 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_27 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %SBUS_data_load_9, i32 2, i32 7)" [RC_Receiver/RC_Receiver.cpp:38]   --->   Operation 133 'partselect' 'tmp_27' <Predicate = (or_cond)> <Delay = 0.00>
ST_11 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_32 = trunc i8 %SBUS_data_load_10 to i5" [RC_Receiver/RC_Receiver.cpp:38]   --->   Operation 134 'trunc' 'tmp_32' <Predicate = (or_cond)> <Delay = 0.00>
ST_11 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_29 = call i11 @_ssdm_op_BitConcatenate.i11.i5.i6(i5 %tmp_32, i6 %tmp_27)" [RC_Receiver/RC_Receiver.cpp:38]   --->   Operation 135 'bitconcatenate' 'tmp_29' <Predicate = (or_cond)> <Delay = 0.00>
ST_11 : Operation 136 [1/1] (0.00ns)   --->   "store i11 %tmp_29, i11* @channels_6, align 2" [RC_Receiver/RC_Receiver.cpp:38]   --->   Operation 136 'store' <Predicate = (or_cond)> <Delay = 0.00>
ST_11 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_30 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %SBUS_data_load_10, i32 5, i32 7)" [RC_Receiver/RC_Receiver.cpp:39]   --->   Operation 137 'partselect' 'tmp_30' <Predicate = (or_cond)> <Delay = 0.00>
ST_11 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_5_i2_cast = sext i22 %tmp_5_i2 to i28" [RC_Receiver/RC_Receiver.cpp:79->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 138 'sext' 'tmp_5_i2_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 139 [1/1] (0.00ns)   --->   "%zext4_cast = zext i28 %tmp_5_i2_cast to i57" [RC_Receiver/RC_Receiver.cpp:81->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 139 'zext' 'zext4_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 140 [1/1] (7.97ns)   --->   "%mul4 = mul i57 %zext4_cast, 343597384" [RC_Receiver/RC_Receiver.cpp:81->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 140 'mul' 'mul4' <Predicate = true> <Delay = 7.97> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_6_i2 = call i16 @_ssdm_op_PartSelect.i16.i57.i32.i32(i57 %mul4, i32 39, i32 54)" [RC_Receiver/RC_Receiver.cpp:81->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 141 'partselect' 'tmp_6_i2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node tmp_95)   --->   "%tmp_70 = or i1 %tmp_107_3, %tmp_108_3" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 142 'or' 'tmp_70' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node tmp_95)   --->   "%tmp_94 = select i1 %tmp_107_3, i11 200, i11 -248" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 143 'select' 'tmp_94' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 144 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_95 = select i1 %tmp_70, i11 %tmp_94, i11 %channels_3_load" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 144 'select' 'tmp_95' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_i3_cast_cast = zext i11 %tmp_95 to i22" [RC_Receiver/RC_Receiver.cpp:79->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 145 'zext' 'tmp_i3_cast_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 146 [1/1] (3.36ns)   --->   "%tmp_4_i3 = mul i22 %tmp_i3_cast_cast, 999" [RC_Receiver/RC_Receiver.cpp:79->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 146 'mul' 'tmp_4_i3' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 147 [1/1] (3.02ns)   --->   "%tmp_5_i3 = add i22 %tmp_4_i3, -199800" [RC_Receiver/RC_Receiver.cpp:79->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 147 'add' 'tmp_5_i3' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 8.75>
ST_12 : Operation 148 [1/2] (2.32ns)   --->   "%SBUS_data_load_11 = load i8* %SBUS_data_addr_11, align 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 148 'load' 'SBUS_data_load_11' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_12 : Operation 149 [1/1] (0.00ns)   --->   "%SBUS_data_addr_12 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 12" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 149 'getelementptr' 'SBUS_data_addr_12' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 150 [2/2] (2.32ns)   --->   "%SBUS_data_load_12 = load i8* %SBUS_data_addr_12, align 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 150 'load' 'SBUS_data_load_12' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_12 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_31 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %SBUS_data_load_11, i3 %tmp_30)" [RC_Receiver/RC_Receiver.cpp:39]   --->   Operation 151 'bitconcatenate' 'tmp_31' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 152 [1/1] (0.00ns)   --->   "store i11 %tmp_31, i11* @channels_7, align 2" [RC_Receiver/RC_Receiver.cpp:39]   --->   Operation 152 'store' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 153 [1/1] (8.75ns)   --->   "%OUT_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_r, i32 1)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 153 'writereq' 'OUT_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_5_i3_cast = sext i22 %tmp_5_i3 to i28" [RC_Receiver/RC_Receiver.cpp:79->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 154 'sext' 'tmp_5_i3_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 155 [1/1] (0.00ns)   --->   "%zext6_cast = zext i28 %tmp_5_i3_cast to i57" [RC_Receiver/RC_Receiver.cpp:81->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 155 'zext' 'zext6_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 156 [1/1] (7.97ns)   --->   "%mul5 = mul i57 %zext6_cast, 343597384" [RC_Receiver/RC_Receiver.cpp:81->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 156 'mul' 'mul5' <Predicate = true> <Delay = 7.97> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_6_i3 = call i16 @_ssdm_op_PartSelect.i16.i57.i32.i32(i57 %mul5, i32 39, i32 54)" [RC_Receiver/RC_Receiver.cpp:81->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 157 'partselect' 'tmp_6_i3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 158 [1/1] (0.00ns)   --->   "%channels_6_load = load i11* @channels_6, align 2"   --->   Operation 158 'load' 'channels_6_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 159 [1/1] (1.88ns)   --->   "%tmp_107_6 = icmp ult i11 %channels_6_load, 200" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 159 'icmp' 'tmp_107_6' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 160 [1/1] (1.88ns)   --->   "%tmp_108_6 = icmp ugt i11 %channels_6_load, -248" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 160 'icmp' 'tmp_108_6' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 8.75>
ST_13 : Operation 161 [1/2] (2.32ns)   --->   "%SBUS_data_load_12 = load i8* %SBUS_data_addr_12, align 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 161 'load' 'SBUS_data_load_12' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_13 : Operation 162 [1/1] (0.00ns)   --->   "%SBUS_data_addr_13 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 13" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 162 'getelementptr' 'SBUS_data_addr_13' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 163 [2/2] (2.32ns)   --->   "%SBUS_data_load_13 = load i8* %SBUS_data_addr_13, align 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 163 'load' 'SBUS_data_load_13' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_13 : Operation 164 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_r, i16 %tmp_6_i, i2 -1)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 164 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 165 [1/1] (0.00ns)   --->   "%OUT_addr = getelementptr i16* %OUT_r, i64 1"   --->   Operation 165 'getelementptr' 'OUT_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 166 [1/1] (8.75ns)   --->   "%OUT_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_addr, i32 1)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 166 'writereq' 'OUT_addr_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node tmp_101)   --->   "%tmp_73 = or i1 %tmp_107_6, %tmp_108_6" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 167 'or' 'tmp_73' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node tmp_101)   --->   "%tmp_100 = select i1 %tmp_107_6, i11 200, i11 -248" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 168 'select' 'tmp_100' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 169 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_101 = select i1 %tmp_73, i11 %tmp_100, i11 %channels_6_load" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 169 'select' 'tmp_101' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_i6_cast_cast = zext i11 %tmp_101 to i22" [RC_Receiver/RC_Receiver.cpp:79->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 170 'zext' 'tmp_i6_cast_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 171 [1/1] (3.36ns)   --->   "%tmp_4_i6 = mul i22 %tmp_i6_cast_cast, 999" [RC_Receiver/RC_Receiver.cpp:79->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 171 'mul' 'tmp_4_i6' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 172 [1/1] (3.02ns)   --->   "%tmp_5_i6 = add i22 %tmp_4_i6, -199800" [RC_Receiver/RC_Receiver.cpp:79->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 172 'add' 'tmp_5_i6' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 173 [1/1] (0.00ns)   --->   "%channels_7_load = load i11* @channels_7, align 2"   --->   Operation 173 'load' 'channels_7_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 174 [1/1] (1.88ns)   --->   "%tmp_107_7 = icmp ult i11 %channels_7_load, 200" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 174 'icmp' 'tmp_107_7' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 175 [1/1] (1.88ns)   --->   "%tmp_108_7 = icmp ugt i11 %channels_7_load, -248" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 175 'icmp' 'tmp_108_7' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 8.75>
ST_14 : Operation 176 [1/2] (2.32ns)   --->   "%SBUS_data_load_13 = load i8* %SBUS_data_addr_13, align 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 176 'load' 'SBUS_data_load_13' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_14 : Operation 177 [1/1] (0.00ns)   --->   "%SBUS_data_addr_14 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 14" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 177 'getelementptr' 'SBUS_data_addr_14' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 178 [2/2] (2.32ns)   --->   "%SBUS_data_load_14 = load i8* %SBUS_data_addr_14, align 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 178 'load' 'SBUS_data_load_14' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_14 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_35 = trunc i8 %SBUS_data_load_13 to i3" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 179 'trunc' 'tmp_35' <Predicate = (or_cond)> <Delay = 0.00>
ST_14 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_33 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %tmp_35, i8 %SBUS_data_load_12)" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 180 'bitconcatenate' 'tmp_33' <Predicate = (or_cond)> <Delay = 0.00>
ST_14 : Operation 181 [1/1] (0.00ns)   --->   "store i11 %tmp_33, i11* @channels_8, align 2" [RC_Receiver/RC_Receiver.cpp:40]   --->   Operation 181 'store' <Predicate = (or_cond)> <Delay = 0.00>
ST_14 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_34 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %SBUS_data_load_13, i32 3, i32 7)" [RC_Receiver/RC_Receiver.cpp:41]   --->   Operation 182 'partselect' 'tmp_34' <Predicate = (or_cond)> <Delay = 0.00>
ST_14 : Operation 183 [5/5] (8.75ns)   --->   "%OUT_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 183 'writeresp' 'OUT_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 184 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr, i16 %tmp_6_i1, i2 -1)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 184 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 185 [1/1] (0.00ns)   --->   "%OUT_addr_1 = getelementptr i16* %OUT_r, i64 2"   --->   Operation 185 'getelementptr' 'OUT_addr_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 186 [1/1] (8.75ns)   --->   "%OUT_addr_1_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_addr_1, i32 1)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 186 'writereq' 'OUT_addr_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_5_i6_cast = sext i22 %tmp_5_i6 to i28" [RC_Receiver/RC_Receiver.cpp:79->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 187 'sext' 'tmp_5_i6_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 188 [1/1] (0.00ns)   --->   "%zext10_cast = zext i28 %tmp_5_i6_cast to i57" [RC_Receiver/RC_Receiver.cpp:81->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 188 'zext' 'zext10_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 189 [1/1] (7.97ns)   --->   "%mul10 = mul i57 %zext10_cast, 343597384" [RC_Receiver/RC_Receiver.cpp:81->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 189 'mul' 'mul10' <Predicate = true> <Delay = 7.97> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_6_i6 = call i16 @_ssdm_op_PartSelect.i16.i57.i32.i32(i57 %mul10, i32 39, i32 54)" [RC_Receiver/RC_Receiver.cpp:81->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 190 'partselect' 'tmp_6_i6' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node tmp_103)   --->   "%tmp_74 = or i1 %tmp_107_7, %tmp_108_7" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 191 'or' 'tmp_74' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node tmp_103)   --->   "%tmp_102 = select i1 %tmp_107_7, i11 200, i11 -248" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 192 'select' 'tmp_102' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 193 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_103 = select i1 %tmp_74, i11 %tmp_102, i11 %channels_7_load" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 193 'select' 'tmp_103' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_i7_cast_cast = zext i11 %tmp_103 to i22" [RC_Receiver/RC_Receiver.cpp:79->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 194 'zext' 'tmp_i7_cast_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 195 [1/1] (3.36ns)   --->   "%tmp_4_i7 = mul i22 %tmp_i7_cast_cast, 999" [RC_Receiver/RC_Receiver.cpp:79->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 195 'mul' 'tmp_4_i7' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 196 [1/1] (3.02ns)   --->   "%tmp_5_i7 = add i22 %tmp_4_i7, -199800" [RC_Receiver/RC_Receiver.cpp:79->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 196 'add' 'tmp_5_i7' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 14> <Delay = 8.75>
ST_15 : Operation 197 [1/2] (2.32ns)   --->   "%SBUS_data_load_14 = load i8* %SBUS_data_addr_14, align 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 197 'load' 'SBUS_data_load_14' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_15 : Operation 198 [1/1] (0.00ns)   --->   "%SBUS_data_addr_15 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 15" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 198 'getelementptr' 'SBUS_data_addr_15' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 199 [2/2] (2.32ns)   --->   "%SBUS_data_load_15 = load i8* %SBUS_data_addr_15, align 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 199 'load' 'SBUS_data_load_15' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_15 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_40 = trunc i8 %SBUS_data_load_14 to i6" [RC_Receiver/RC_Receiver.cpp:41]   --->   Operation 200 'trunc' 'tmp_40' <Predicate = (or_cond)> <Delay = 0.00>
ST_15 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_36 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %tmp_40, i5 %tmp_34)" [RC_Receiver/RC_Receiver.cpp:41]   --->   Operation 201 'bitconcatenate' 'tmp_36' <Predicate = (or_cond)> <Delay = 0.00>
ST_15 : Operation 202 [1/1] (0.00ns)   --->   "store i11 %tmp_36, i11* @channels_9, align 2" [RC_Receiver/RC_Receiver.cpp:41]   --->   Operation 202 'store' <Predicate = (or_cond)> <Delay = 0.00>
ST_15 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_37 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %SBUS_data_load_14, i32 6, i32 7)" [RC_Receiver/RC_Receiver.cpp:42]   --->   Operation 203 'partselect' 'tmp_37' <Predicate = (or_cond)> <Delay = 0.00>
ST_15 : Operation 204 [4/5] (8.75ns)   --->   "%OUT_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 204 'writeresp' 'OUT_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 205 [5/5] (8.75ns)   --->   "%OUT_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 205 'writeresp' 'OUT_addr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 206 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr_1, i16 %tmp_6_i2, i2 -1)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 206 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 207 [1/1] (0.00ns)   --->   "%OUT_addr_2 = getelementptr i16* %OUT_r, i64 3"   --->   Operation 207 'getelementptr' 'OUT_addr_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 208 [1/1] (8.75ns)   --->   "%OUT_addr_2_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_addr_2, i32 1)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 208 'writereq' 'OUT_addr_2_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_5_i7_cast = sext i22 %tmp_5_i7 to i28" [RC_Receiver/RC_Receiver.cpp:79->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 209 'sext' 'tmp_5_i7_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 210 [1/1] (0.00ns)   --->   "%zext12_cast = zext i28 %tmp_5_i7_cast to i57" [RC_Receiver/RC_Receiver.cpp:81->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 210 'zext' 'zext12_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 211 [1/1] (7.97ns)   --->   "%mul11 = mul i57 %zext12_cast, 343597384" [RC_Receiver/RC_Receiver.cpp:81->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 211 'mul' 'mul11' <Predicate = true> <Delay = 7.97> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_6_i7 = call i16 @_ssdm_op_PartSelect.i16.i57.i32.i32(i57 %mul11, i32 39, i32 54)" [RC_Receiver/RC_Receiver.cpp:81->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 212 'partselect' 'tmp_6_i7' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 213 [1/1] (0.00ns)   --->   "%channels_8_load = load i11* @channels_8, align 2"   --->   Operation 213 'load' 'channels_8_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 214 [1/1] (1.88ns)   --->   "%tmp_107_8 = icmp ult i11 %channels_8_load, 200" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 214 'icmp' 'tmp_107_8' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 215 [1/1] (1.88ns)   --->   "%tmp_108_8 = icmp ugt i11 %channels_8_load, -248" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 215 'icmp' 'tmp_108_8' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 8.75>
ST_16 : Operation 216 [1/2] (2.32ns)   --->   "%SBUS_data_load_15 = load i8* %SBUS_data_addr_15, align 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 216 'load' 'SBUS_data_load_15' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_16 : Operation 217 [1/1] (0.00ns)   --->   "%SBUS_data_addr_16 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 16" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 217 'getelementptr' 'SBUS_data_addr_16' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 218 [2/2] (2.32ns)   --->   "%SBUS_data_load_16 = load i8* %SBUS_data_addr_16, align 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 218 'load' 'SBUS_data_load_16' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_16 : Operation 219 [3/5] (8.75ns)   --->   "%OUT_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 219 'writeresp' 'OUT_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 220 [4/5] (8.75ns)   --->   "%OUT_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 220 'writeresp' 'OUT_addr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 221 [5/5] (8.75ns)   --->   "%OUT_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_1)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 221 'writeresp' 'OUT_addr_1_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 222 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr_2, i16 %tmp_6_i3, i2 -1)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 222 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 223 [1/1] (0.00ns)   --->   "%OUT_addr_5 = getelementptr i16* %OUT_r, i64 6"   --->   Operation 223 'getelementptr' 'OUT_addr_5' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 224 [1/1] (8.75ns)   --->   "%OUT_addr_5_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_addr_5, i32 1)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 224 'writereq' 'OUT_addr_5_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node tmp_105)   --->   "%tmp_75 = or i1 %tmp_107_8, %tmp_108_8" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 225 'or' 'tmp_75' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node tmp_105)   --->   "%tmp_104 = select i1 %tmp_107_8, i11 200, i11 -248" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 226 'select' 'tmp_104' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 227 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_105 = select i1 %tmp_75, i11 %tmp_104, i11 %channels_8_load" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 227 'select' 'tmp_105' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_i8_cast_cast = zext i11 %tmp_105 to i22" [RC_Receiver/RC_Receiver.cpp:79->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 228 'zext' 'tmp_i8_cast_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 229 [1/1] (3.36ns)   --->   "%tmp_4_i8 = mul i22 %tmp_i8_cast_cast, 999" [RC_Receiver/RC_Receiver.cpp:79->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 229 'mul' 'tmp_4_i8' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 230 [1/1] (3.02ns)   --->   "%tmp_5_i8 = add i22 %tmp_4_i8, -199800" [RC_Receiver/RC_Receiver.cpp:79->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 230 'add' 'tmp_5_i8' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 231 [1/1] (0.00ns)   --->   "%channels_9_load = load i11* @channels_9, align 2"   --->   Operation 231 'load' 'channels_9_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 232 [1/1] (1.88ns)   --->   "%tmp_107_9 = icmp ult i11 %channels_9_load, 200" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 232 'icmp' 'tmp_107_9' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 233 [1/1] (1.88ns)   --->   "%tmp_108_9 = icmp ugt i11 %channels_9_load, -248" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 233 'icmp' 'tmp_108_9' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 8.75>
ST_17 : Operation 234 [1/2] (2.32ns)   --->   "%SBUS_data_load_16 = load i8* %SBUS_data_addr_16, align 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 234 'load' 'SBUS_data_load_16' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_17 : Operation 235 [1/1] (0.00ns)   --->   "%SBUS_data_addr_17 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 17" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 235 'getelementptr' 'SBUS_data_addr_17' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 236 [2/2] (2.32ns)   --->   "%SBUS_data_load_17 = load i8* %SBUS_data_addr_17, align 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 236 'load' 'SBUS_data_load_17' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_17 : Operation 237 [1/1] (0.00ns)   --->   "%tmp_38 = zext i2 %tmp_37 to i8" [RC_Receiver/RC_Receiver.cpp:42]   --->   Operation 237 'zext' 'tmp_38' <Predicate = (or_cond)> <Delay = 0.00>
ST_17 : Operation 238 [1/1] (0.00ns)   --->   "%tmp_39 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %SBUS_data_load_15, i2 0)" [RC_Receiver/RC_Receiver.cpp:42]   --->   Operation 238 'bitconcatenate' 'tmp_39' <Predicate = (or_cond)> <Delay = 0.00>
ST_17 : Operation 239 [1/1] (0.00ns)   --->   "%tmp_45 = trunc i8 %SBUS_data_load_16 to i1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 239 'trunc' 'tmp_45' <Predicate = (or_cond)> <Delay = 0.00>
ST_17 : Operation 240 [1/1] (0.00ns)   --->   "%tmp_41 = call i10 @_ssdm_op_BitConcatenate.i10.i2.i8(i2 0, i8 %tmp_38)" [RC_Receiver/RC_Receiver.cpp:42]   --->   Operation 240 'bitconcatenate' 'tmp_41' <Predicate = (or_cond)> <Delay = 0.00>
ST_17 : Operation 241 [1/1] (0.99ns)   --->   "%tmp_42 = or i10 %tmp_41, %tmp_39" [RC_Receiver/RC_Receiver.cpp:42]   --->   Operation 241 'or' 'tmp_42' <Predicate = (or_cond)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 242 [1/1] (0.00ns)   --->   "%tmp_43 = call i11 @_ssdm_op_BitConcatenate.i11.i1.i10(i1 %tmp_45, i10 %tmp_42)" [RC_Receiver/RC_Receiver.cpp:42]   --->   Operation 242 'bitconcatenate' 'tmp_43' <Predicate = (or_cond)> <Delay = 0.00>
ST_17 : Operation 243 [1/1] (0.00ns)   --->   "store i11 %tmp_43, i11* @channels_10, align 2" [RC_Receiver/RC_Receiver.cpp:42]   --->   Operation 243 'store' <Predicate = (or_cond)> <Delay = 0.00>
ST_17 : Operation 244 [1/1] (0.00ns)   --->   "%tmp_44 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %SBUS_data_load_16, i32 1, i32 7)" [RC_Receiver/RC_Receiver.cpp:43]   --->   Operation 244 'partselect' 'tmp_44' <Predicate = (or_cond)> <Delay = 0.00>
ST_17 : Operation 245 [2/5] (8.75ns)   --->   "%OUT_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 245 'writeresp' 'OUT_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 246 [3/5] (8.75ns)   --->   "%OUT_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 246 'writeresp' 'OUT_addr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 247 [4/5] (8.75ns)   --->   "%OUT_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_1)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 247 'writeresp' 'OUT_addr_1_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 248 [5/5] (8.75ns)   --->   "%OUT_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_2)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 248 'writeresp' 'OUT_addr_2_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 249 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr_5, i16 %tmp_6_i6, i2 -1)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 249 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 250 [1/1] (0.00ns)   --->   "%OUT_addr_6 = getelementptr i16* %OUT_r, i64 7"   --->   Operation 250 'getelementptr' 'OUT_addr_6' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 251 [1/1] (8.75ns)   --->   "%OUT_addr_6_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_addr_6, i32 1)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 251 'writereq' 'OUT_addr_6_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 252 [1/1] (0.00ns)   --->   "%tmp_5_i8_cast = sext i22 %tmp_5_i8 to i28" [RC_Receiver/RC_Receiver.cpp:79->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 252 'sext' 'tmp_5_i8_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 253 [1/1] (0.00ns)   --->   "%zext13_cast = zext i28 %tmp_5_i8_cast to i57" [RC_Receiver/RC_Receiver.cpp:81->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 253 'zext' 'zext13_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 254 [1/1] (7.97ns)   --->   "%mul13 = mul i57 %zext13_cast, 343597384" [RC_Receiver/RC_Receiver.cpp:81->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 254 'mul' 'mul13' <Predicate = true> <Delay = 7.97> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_6_i8 = call i16 @_ssdm_op_PartSelect.i16.i57.i32.i32(i57 %mul13, i32 39, i32 54)" [RC_Receiver/RC_Receiver.cpp:81->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 255 'partselect' 'tmp_6_i8' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node tmp_107)   --->   "%tmp_76 = or i1 %tmp_107_9, %tmp_108_9" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 256 'or' 'tmp_76' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node tmp_107)   --->   "%tmp_106 = select i1 %tmp_107_9, i11 200, i11 -248" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 257 'select' 'tmp_106' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 258 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_107 = select i1 %tmp_76, i11 %tmp_106, i11 %channels_9_load" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 258 'select' 'tmp_107' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 259 [1/1] (0.00ns)   --->   "%tmp_i9_cast_cast = zext i11 %tmp_107 to i22" [RC_Receiver/RC_Receiver.cpp:79->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 259 'zext' 'tmp_i9_cast_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 260 [1/1] (3.36ns)   --->   "%tmp_4_i9 = mul i22 %tmp_i9_cast_cast, 999" [RC_Receiver/RC_Receiver.cpp:79->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 260 'mul' 'tmp_4_i9' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 261 [1/1] (3.02ns)   --->   "%tmp_5_i9 = add i22 %tmp_4_i9, -199800" [RC_Receiver/RC_Receiver.cpp:79->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 261 'add' 'tmp_5_i9' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 18 <SV = 17> <Delay = 8.75>
ST_18 : Operation 262 [1/2] (2.32ns)   --->   "%SBUS_data_load_17 = load i8* %SBUS_data_addr_17, align 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 262 'load' 'SBUS_data_load_17' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_18 : Operation 263 [1/1] (0.00ns)   --->   "%SBUS_data_addr_18 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 18" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 263 'getelementptr' 'SBUS_data_addr_18' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 264 [2/2] (2.32ns)   --->   "%SBUS_data_load_18 = load i8* %SBUS_data_addr_18, align 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 264 'load' 'SBUS_data_load_18' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_18 : Operation 265 [1/1] (0.00ns)   --->   "%tmp_48 = trunc i8 %SBUS_data_load_17 to i4" [RC_Receiver/RC_Receiver.cpp:43]   --->   Operation 265 'trunc' 'tmp_48' <Predicate = (or_cond)> <Delay = 0.00>
ST_18 : Operation 266 [1/1] (0.00ns)   --->   "%tmp_46 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 %tmp_48, i7 %tmp_44)" [RC_Receiver/RC_Receiver.cpp:43]   --->   Operation 266 'bitconcatenate' 'tmp_46' <Predicate = (or_cond)> <Delay = 0.00>
ST_18 : Operation 267 [1/1] (0.00ns)   --->   "store i11 %tmp_46, i11* @channels_11, align 2" [RC_Receiver/RC_Receiver.cpp:43]   --->   Operation 267 'store' <Predicate = (or_cond)> <Delay = 0.00>
ST_18 : Operation 268 [1/1] (0.00ns)   --->   "%tmp_47 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %SBUS_data_load_17, i32 4, i32 7)" [RC_Receiver/RC_Receiver.cpp:44]   --->   Operation 268 'partselect' 'tmp_47' <Predicate = (or_cond)> <Delay = 0.00>
ST_18 : Operation 269 [1/5] (8.75ns)   --->   "%OUT_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 269 'writeresp' 'OUT_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 270 [2/5] (8.75ns)   --->   "%OUT_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 270 'writeresp' 'OUT_addr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 271 [3/5] (8.75ns)   --->   "%OUT_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_1)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 271 'writeresp' 'OUT_addr_1_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 272 [4/5] (8.75ns)   --->   "%OUT_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_2)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 272 'writeresp' 'OUT_addr_2_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 273 [5/5] (8.75ns)   --->   "%OUT_addr_5_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_5)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 273 'writeresp' 'OUT_addr_5_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 274 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr_6, i16 %tmp_6_i7, i2 -1)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 274 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 275 [1/1] (0.00ns)   --->   "%OUT_addr_7 = getelementptr i16* %OUT_r, i64 8"   --->   Operation 275 'getelementptr' 'OUT_addr_7' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 276 [1/1] (8.75ns)   --->   "%OUT_addr_7_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_addr_7, i32 1)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 276 'writereq' 'OUT_addr_7_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 277 [1/1] (0.00ns)   --->   "%tmp_5_i9_cast = sext i22 %tmp_5_i9 to i28" [RC_Receiver/RC_Receiver.cpp:79->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 277 'sext' 'tmp_5_i9_cast' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 278 [1/1] (0.00ns)   --->   "%zext15_cast = zext i28 %tmp_5_i9_cast to i57" [RC_Receiver/RC_Receiver.cpp:81->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 278 'zext' 'zext15_cast' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 279 [1/1] (7.97ns)   --->   "%mul14 = mul i57 %zext15_cast, 343597384" [RC_Receiver/RC_Receiver.cpp:81->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 279 'mul' 'mul14' <Predicate = true> <Delay = 7.97> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 280 [1/1] (0.00ns)   --->   "%tmp_6_i9 = call i16 @_ssdm_op_PartSelect.i16.i57.i32.i32(i57 %mul14, i32 39, i32 54)" [RC_Receiver/RC_Receiver.cpp:81->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 280 'partselect' 'tmp_6_i9' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 281 [1/1] (0.00ns)   --->   "%channels_10_load = load i11* @channels_10, align 2"   --->   Operation 281 'load' 'channels_10_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 282 [1/1] (1.88ns)   --->   "%tmp_107_s = icmp ult i11 %channels_10_load, 200" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 282 'icmp' 'tmp_107_s' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 283 [1/1] (1.88ns)   --->   "%tmp_108_s = icmp ugt i11 %channels_10_load, -248" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 283 'icmp' 'tmp_108_s' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 8.75>
ST_19 : Operation 284 [1/2] (2.32ns)   --->   "%SBUS_data_load_18 = load i8* %SBUS_data_addr_18, align 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 284 'load' 'SBUS_data_load_18' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_19 : Operation 285 [1/1] (0.00ns)   --->   "%SBUS_data_addr_19 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 19" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 285 'getelementptr' 'SBUS_data_addr_19' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 286 [2/2] (2.32ns)   --->   "%SBUS_data_load_19 = load i8* %SBUS_data_addr_19, align 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 286 'load' 'SBUS_data_load_19' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_19 : Operation 287 [1/1] (0.00ns)   --->   "%tmp_50 = trunc i8 %SBUS_data_load_18 to i7" [RC_Receiver/RC_Receiver.cpp:44]   --->   Operation 287 'trunc' 'tmp_50' <Predicate = (or_cond)> <Delay = 0.00>
ST_19 : Operation 288 [1/1] (0.00ns)   --->   "%tmp_49 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %tmp_50, i4 %tmp_47)" [RC_Receiver/RC_Receiver.cpp:44]   --->   Operation 288 'bitconcatenate' 'tmp_49' <Predicate = (or_cond)> <Delay = 0.00>
ST_19 : Operation 289 [1/1] (0.00ns)   --->   "store i11 %tmp_49, i11* @channels_12, align 2" [RC_Receiver/RC_Receiver.cpp:44]   --->   Operation 289 'store' <Predicate = (or_cond)> <Delay = 0.00>
ST_19 : Operation 290 [1/1] (0.00ns)   --->   "%tmp_53 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %SBUS_data_load_18, i32 7)" [RC_Receiver/RC_Receiver.cpp:45]   --->   Operation 290 'bitselect' 'tmp_53' <Predicate = (or_cond)> <Delay = 0.00>
ST_19 : Operation 291 [1/5] (8.75ns)   --->   "%OUT_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 291 'writeresp' 'OUT_addr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 292 [2/5] (8.75ns)   --->   "%OUT_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_1)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 292 'writeresp' 'OUT_addr_1_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 293 [3/5] (8.75ns)   --->   "%OUT_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_2)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 293 'writeresp' 'OUT_addr_2_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 294 [4/5] (8.75ns)   --->   "%OUT_addr_5_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_5)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 294 'writeresp' 'OUT_addr_5_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 295 [5/5] (8.75ns)   --->   "%OUT_addr_6_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_6)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 295 'writeresp' 'OUT_addr_6_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 296 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr_7, i16 %tmp_6_i8, i2 -1)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 296 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 297 [1/1] (0.00ns)   --->   "%OUT_addr_8 = getelementptr i16* %OUT_r, i64 9"   --->   Operation 297 'getelementptr' 'OUT_addr_8' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 298 [1/1] (8.75ns)   --->   "%OUT_addr_8_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_addr_8, i32 1)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 298 'writereq' 'OUT_addr_8_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node tmp_109)   --->   "%tmp_77 = or i1 %tmp_107_s, %tmp_108_s" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 299 'or' 'tmp_77' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node tmp_109)   --->   "%tmp_108 = select i1 %tmp_107_s, i11 200, i11 -248" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 300 'select' 'tmp_108' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 301 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_109 = select i1 %tmp_77, i11 %tmp_108, i11 %channels_10_load" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 301 'select' 'tmp_109' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 302 [1/1] (0.00ns)   --->   "%tmp_i10_cast_cast = zext i11 %tmp_109 to i22" [RC_Receiver/RC_Receiver.cpp:79->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 302 'zext' 'tmp_i10_cast_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 303 [1/1] (3.36ns)   --->   "%tmp_4_i10 = mul i22 %tmp_i10_cast_cast, 999" [RC_Receiver/RC_Receiver.cpp:79->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 303 'mul' 'tmp_4_i10' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 304 [1/1] (3.02ns)   --->   "%tmp_5_i10 = add i22 %tmp_4_i10, -199800" [RC_Receiver/RC_Receiver.cpp:79->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 304 'add' 'tmp_5_i10' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 305 [1/1] (0.00ns)   --->   "%channels_11_load = load i11* @channels_11, align 2"   --->   Operation 305 'load' 'channels_11_load' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 306 [1/1] (1.88ns)   --->   "%tmp_107_10 = icmp ult i11 %channels_11_load, 200" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 306 'icmp' 'tmp_107_10' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 307 [1/1] (1.88ns)   --->   "%tmp_108_10 = icmp ugt i11 %channels_11_load, -248" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 307 'icmp' 'tmp_108_10' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 8.75>
ST_20 : Operation 308 [1/2] (2.32ns)   --->   "%SBUS_data_load_19 = load i8* %SBUS_data_addr_19, align 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 308 'load' 'SBUS_data_load_19' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_20 : Operation 309 [1/1] (0.00ns)   --->   "%SBUS_data_addr_20 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 20" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 309 'getelementptr' 'SBUS_data_addr_20' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 310 [2/2] (2.32ns)   --->   "%SBUS_data_load_20 = load i8* %SBUS_data_addr_20, align 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 310 'load' 'SBUS_data_load_20' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_20 : Operation 311 [1/5] (8.75ns)   --->   "%OUT_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_1)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 311 'writeresp' 'OUT_addr_1_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 312 [2/5] (8.75ns)   --->   "%OUT_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_2)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 312 'writeresp' 'OUT_addr_2_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 313 [3/5] (8.75ns)   --->   "%OUT_addr_5_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_5)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 313 'writeresp' 'OUT_addr_5_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 314 [4/5] (8.75ns)   --->   "%OUT_addr_6_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_6)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 314 'writeresp' 'OUT_addr_6_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 315 [5/5] (8.75ns)   --->   "%OUT_addr_7_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_7)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 315 'writeresp' 'OUT_addr_7_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 316 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr_8, i16 %tmp_6_i9, i2 -1)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 316 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 317 [1/1] (0.00ns)   --->   "%tmp_5_i10_cast = sext i22 %tmp_5_i10 to i28" [RC_Receiver/RC_Receiver.cpp:79->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 317 'sext' 'tmp_5_i10_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 318 [1/1] (0.00ns)   --->   "%zext16_cast = zext i28 %tmp_5_i10_cast to i57" [RC_Receiver/RC_Receiver.cpp:81->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 318 'zext' 'zext16_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 319 [1/1] (7.97ns)   --->   "%mul16 = mul i57 %zext16_cast, 343597384" [RC_Receiver/RC_Receiver.cpp:81->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 319 'mul' 'mul16' <Predicate = true> <Delay = 7.97> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 320 [1/1] (0.00ns)   --->   "%tmp_6_i4 = call i16 @_ssdm_op_PartSelect.i16.i57.i32.i32(i57 %mul16, i32 39, i32 54)" [RC_Receiver/RC_Receiver.cpp:81->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 320 'partselect' 'tmp_6_i4' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 321 [1/1] (0.00ns)   --->   "%OUT_addr_9 = getelementptr i16* %OUT_r, i64 10"   --->   Operation 321 'getelementptr' 'OUT_addr_9' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 322 [1/1] (8.75ns)   --->   "%OUT_addr_9_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_addr_9, i32 1)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 322 'writereq' 'OUT_addr_9_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node tmp_111)   --->   "%tmp_78 = or i1 %tmp_107_10, %tmp_108_10" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 323 'or' 'tmp_78' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node tmp_111)   --->   "%tmp_110 = select i1 %tmp_107_10, i11 200, i11 -248" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 324 'select' 'tmp_110' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 325 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_111 = select i1 %tmp_78, i11 %tmp_110, i11 %channels_11_load" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 325 'select' 'tmp_111' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 326 [1/1] (0.00ns)   --->   "%tmp_i11_cast_cast = zext i11 %tmp_111 to i22" [RC_Receiver/RC_Receiver.cpp:79->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 326 'zext' 'tmp_i11_cast_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 327 [1/1] (3.36ns)   --->   "%tmp_4_i11 = mul i22 %tmp_i11_cast_cast, 999" [RC_Receiver/RC_Receiver.cpp:79->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 327 'mul' 'tmp_4_i11' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 328 [1/1] (3.02ns)   --->   "%tmp_5_i11 = add i22 %tmp_4_i11, -199800" [RC_Receiver/RC_Receiver.cpp:79->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 328 'add' 'tmp_5_i11' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 329 [1/1] (0.00ns)   --->   "%channels_12_load = load i11* @channels_12, align 2"   --->   Operation 329 'load' 'channels_12_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 330 [1/1] (1.88ns)   --->   "%tmp_107_11 = icmp ult i11 %channels_12_load, 200" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 330 'icmp' 'tmp_107_11' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 331 [1/1] (1.88ns)   --->   "%tmp_108_11 = icmp ugt i11 %channels_12_load, -248" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 331 'icmp' 'tmp_108_11' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 8.75>
ST_21 : Operation 332 [1/2] (2.32ns)   --->   "%SBUS_data_load_20 = load i8* %SBUS_data_addr_20, align 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 332 'load' 'SBUS_data_load_20' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_21 : Operation 333 [1/1] (0.00ns)   --->   "%SBUS_data_addr_21 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 21" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 333 'getelementptr' 'SBUS_data_addr_21' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 334 [2/2] (2.32ns)   --->   "%SBUS_data_load_21 = load i8* %SBUS_data_addr_21, align 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 334 'load' 'SBUS_data_load_21' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_21 : Operation 335 [1/1] (0.00ns)   --->   "%tmp_51 = zext i1 %tmp_53 to i8" [RC_Receiver/RC_Receiver.cpp:45]   --->   Operation 335 'zext' 'tmp_51' <Predicate = (or_cond)> <Delay = 0.00>
ST_21 : Operation 336 [1/1] (0.00ns)   --->   "%tmp_52 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %SBUS_data_load_19, i1 false)" [RC_Receiver/RC_Receiver.cpp:45]   --->   Operation 336 'bitconcatenate' 'tmp_52' <Predicate = (or_cond)> <Delay = 0.00>
ST_21 : Operation 337 [1/1] (0.00ns)   --->   "%tmp_58 = trunc i8 %SBUS_data_load_20 to i2" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 337 'trunc' 'tmp_58' <Predicate = (or_cond)> <Delay = 0.00>
ST_21 : Operation 338 [1/1] (0.00ns)   --->   "%tmp_54 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 false, i8 %tmp_51)" [RC_Receiver/RC_Receiver.cpp:45]   --->   Operation 338 'bitconcatenate' 'tmp_54' <Predicate = (or_cond)> <Delay = 0.00>
ST_21 : Operation 339 [1/1] (0.99ns)   --->   "%tmp_55 = or i9 %tmp_54, %tmp_52" [RC_Receiver/RC_Receiver.cpp:45]   --->   Operation 339 'or' 'tmp_55' <Predicate = (or_cond)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 340 [1/1] (0.00ns)   --->   "%tmp_56 = call i11 @_ssdm_op_BitConcatenate.i11.i2.i9(i2 %tmp_58, i9 %tmp_55)" [RC_Receiver/RC_Receiver.cpp:45]   --->   Operation 340 'bitconcatenate' 'tmp_56' <Predicate = (or_cond)> <Delay = 0.00>
ST_21 : Operation 341 [1/1] (0.00ns)   --->   "store i11 %tmp_56, i11* @channels_13, align 2" [RC_Receiver/RC_Receiver.cpp:45]   --->   Operation 341 'store' <Predicate = (or_cond)> <Delay = 0.00>
ST_21 : Operation 342 [1/1] (0.00ns)   --->   "%tmp_57 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %SBUS_data_load_20, i32 2, i32 7)" [RC_Receiver/RC_Receiver.cpp:46]   --->   Operation 342 'partselect' 'tmp_57' <Predicate = (or_cond)> <Delay = 0.00>
ST_21 : Operation 343 [1/5] (8.75ns)   --->   "%OUT_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_2)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 343 'writeresp' 'OUT_addr_2_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 344 [2/5] (8.75ns)   --->   "%OUT_addr_5_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_5)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 344 'writeresp' 'OUT_addr_5_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 345 [3/5] (8.75ns)   --->   "%OUT_addr_6_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_6)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 345 'writeresp' 'OUT_addr_6_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 346 [4/5] (8.75ns)   --->   "%OUT_addr_7_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_7)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 346 'writeresp' 'OUT_addr_7_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 347 [5/5] (8.75ns)   --->   "%OUT_addr_8_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_8)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 347 'writeresp' 'OUT_addr_8_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 348 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr_9, i16 %tmp_6_i4, i2 -1)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 348 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 349 [1/1] (0.00ns)   --->   "%tmp_5_i11_cast = sext i22 %tmp_5_i11 to i28" [RC_Receiver/RC_Receiver.cpp:79->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 349 'sext' 'tmp_5_i11_cast' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 350 [1/1] (0.00ns)   --->   "%zext17_cast = zext i28 %tmp_5_i11_cast to i57" [RC_Receiver/RC_Receiver.cpp:81->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 350 'zext' 'zext17_cast' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 351 [1/1] (7.97ns)   --->   "%mul17 = mul i57 %zext17_cast, 343597384" [RC_Receiver/RC_Receiver.cpp:81->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 351 'mul' 'mul17' <Predicate = true> <Delay = 7.97> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 352 [1/1] (0.00ns)   --->   "%tmp_6_i5 = call i16 @_ssdm_op_PartSelect.i16.i57.i32.i32(i57 %mul17, i32 39, i32 54)" [RC_Receiver/RC_Receiver.cpp:81->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 352 'partselect' 'tmp_6_i5' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 353 [1/1] (0.00ns)   --->   "%OUT_addr_10 = getelementptr i16* %OUT_r, i64 11"   --->   Operation 353 'getelementptr' 'OUT_addr_10' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 354 [1/1] (8.75ns)   --->   "%OUT_addr_10_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_addr_10, i32 1)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 354 'writereq' 'OUT_addr_10_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node tmp_113)   --->   "%tmp_79 = or i1 %tmp_107_11, %tmp_108_11" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 355 'or' 'tmp_79' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node tmp_113)   --->   "%tmp_112 = select i1 %tmp_107_11, i11 200, i11 -248" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 356 'select' 'tmp_112' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 357 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_113 = select i1 %tmp_79, i11 %tmp_112, i11 %channels_12_load" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 357 'select' 'tmp_113' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 358 [1/1] (0.00ns)   --->   "%tmp_i12_cast_cast = zext i11 %tmp_113 to i22" [RC_Receiver/RC_Receiver.cpp:79->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 358 'zext' 'tmp_i12_cast_cast' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 359 [1/1] (3.36ns)   --->   "%tmp_4_i12 = mul i22 %tmp_i12_cast_cast, 999" [RC_Receiver/RC_Receiver.cpp:79->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 359 'mul' 'tmp_4_i12' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 360 [1/1] (3.02ns)   --->   "%tmp_5_i12 = add i22 %tmp_4_i12, -199800" [RC_Receiver/RC_Receiver.cpp:79->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 360 'add' 'tmp_5_i12' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 22 <SV = 21> <Delay = 8.75>
ST_22 : Operation 361 [1/2] (2.32ns)   --->   "%SBUS_data_load_21 = load i8* %SBUS_data_addr_21, align 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 361 'load' 'SBUS_data_load_21' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_22 : Operation 362 [1/1] (0.00ns)   --->   "%SBUS_data_addr_22 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 22" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 362 'getelementptr' 'SBUS_data_addr_22' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 363 [2/2] (2.32ns)   --->   "%SBUS_data_load_22 = load i8* %SBUS_data_addr_22, align 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 363 'load' 'SBUS_data_load_22' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_22 : Operation 364 [1/1] (0.00ns)   --->   "%tmp_62 = trunc i8 %SBUS_data_load_21 to i5" [RC_Receiver/RC_Receiver.cpp:46]   --->   Operation 364 'trunc' 'tmp_62' <Predicate = (or_cond)> <Delay = 0.00>
ST_22 : Operation 365 [1/1] (0.00ns)   --->   "%tmp_59 = call i11 @_ssdm_op_BitConcatenate.i11.i5.i6(i5 %tmp_62, i6 %tmp_57)" [RC_Receiver/RC_Receiver.cpp:46]   --->   Operation 365 'bitconcatenate' 'tmp_59' <Predicate = (or_cond)> <Delay = 0.00>
ST_22 : Operation 366 [1/1] (0.00ns)   --->   "store i11 %tmp_59, i11* @channels_14, align 2" [RC_Receiver/RC_Receiver.cpp:46]   --->   Operation 366 'store' <Predicate = (or_cond)> <Delay = 0.00>
ST_22 : Operation 367 [1/1] (0.00ns)   --->   "%tmp_60 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %SBUS_data_load_21, i32 5, i32 7)" [RC_Receiver/RC_Receiver.cpp:47]   --->   Operation 367 'partselect' 'tmp_60' <Predicate = (or_cond)> <Delay = 0.00>
ST_22 : Operation 368 [1/5] (8.75ns)   --->   "%OUT_addr_5_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_5)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 368 'writeresp' 'OUT_addr_5_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 369 [2/5] (8.75ns)   --->   "%OUT_addr_6_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_6)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 369 'writeresp' 'OUT_addr_6_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 370 [3/5] (8.75ns)   --->   "%OUT_addr_7_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_7)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 370 'writeresp' 'OUT_addr_7_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 371 [4/5] (8.75ns)   --->   "%OUT_addr_8_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_8)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 371 'writeresp' 'OUT_addr_8_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 372 [5/5] (8.75ns)   --->   "%OUT_addr_9_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_9)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 372 'writeresp' 'OUT_addr_9_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 373 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr_10, i16 %tmp_6_i5, i2 -1)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 373 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 374 [1/1] (0.00ns)   --->   "%tmp_5_i12_cast = sext i22 %tmp_5_i12 to i28" [RC_Receiver/RC_Receiver.cpp:79->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 374 'sext' 'tmp_5_i12_cast' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 375 [1/1] (0.00ns)   --->   "%zext14_cast = zext i28 %tmp_5_i12_cast to i57" [RC_Receiver/RC_Receiver.cpp:81->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 375 'zext' 'zext14_cast' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 376 [1/1] (7.97ns)   --->   "%mul15 = mul i57 %zext14_cast, 343597384" [RC_Receiver/RC_Receiver.cpp:81->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 376 'mul' 'mul15' <Predicate = true> <Delay = 7.97> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 377 [1/1] (0.00ns)   --->   "%tmp_6_i10 = call i16 @_ssdm_op_PartSelect.i16.i57.i32.i32(i57 %mul15, i32 39, i32 54)" [RC_Receiver/RC_Receiver.cpp:81->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 377 'partselect' 'tmp_6_i10' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 378 [1/1] (0.00ns)   --->   "%OUT_addr_11 = getelementptr i16* %OUT_r, i64 12"   --->   Operation 378 'getelementptr' 'OUT_addr_11' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 379 [1/1] (8.75ns)   --->   "%OUT_addr_11_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_addr_11, i32 1)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 379 'writereq' 'OUT_addr_11_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 380 [1/1] (0.00ns)   --->   "%channels_13_load = load i11* @channels_13, align 2"   --->   Operation 380 'load' 'channels_13_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 381 [1/1] (1.88ns)   --->   "%tmp_107_12 = icmp ult i11 %channels_13_load, 200" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 381 'icmp' 'tmp_107_12' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 382 [1/1] (1.88ns)   --->   "%tmp_108_12 = icmp ugt i11 %channels_13_load, -248" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 382 'icmp' 'tmp_108_12' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 8.75>
ST_23 : Operation 383 [1/2] (2.32ns)   --->   "%SBUS_data_load_22 = load i8* %SBUS_data_addr_22, align 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 383 'load' 'SBUS_data_load_22' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_23 : Operation 384 [1/1] (0.00ns)   --->   "%SBUS_data_addr_23 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 23" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 384 'getelementptr' 'SBUS_data_addr_23' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 385 [2/2] (2.32ns)   --->   "%SBUS_data_load_23 = load i8* %SBUS_data_addr_23, align 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 385 'load' 'SBUS_data_load_23' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_23 : Operation 386 [1/1] (0.00ns)   --->   "%tmp_61 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %SBUS_data_load_22, i3 %tmp_60)" [RC_Receiver/RC_Receiver.cpp:47]   --->   Operation 386 'bitconcatenate' 'tmp_61' <Predicate = (or_cond)> <Delay = 0.00>
ST_23 : Operation 387 [1/1] (0.00ns)   --->   "store i11 %tmp_61, i11* @channels_15, align 2" [RC_Receiver/RC_Receiver.cpp:47]   --->   Operation 387 'store' <Predicate = (or_cond)> <Delay = 0.00>
ST_23 : Operation 388 [1/5] (8.75ns)   --->   "%OUT_addr_6_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_6)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 388 'writeresp' 'OUT_addr_6_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 389 [2/5] (8.75ns)   --->   "%OUT_addr_7_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_7)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 389 'writeresp' 'OUT_addr_7_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 390 [3/5] (8.75ns)   --->   "%OUT_addr_8_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_8)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 390 'writeresp' 'OUT_addr_8_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 391 [4/5] (8.75ns)   --->   "%OUT_addr_9_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_9)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 391 'writeresp' 'OUT_addr_9_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 392 [5/5] (8.75ns)   --->   "%OUT_addr_10_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_10)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 392 'writeresp' 'OUT_addr_10_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 393 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr_11, i16 %tmp_6_i10, i2 -1)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 393 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 394 [1/1] (0.00ns) (grouped into LUT with out node tmp_115)   --->   "%tmp_80 = or i1 %tmp_107_12, %tmp_108_12" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 394 'or' 'tmp_80' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node tmp_115)   --->   "%tmp_114 = select i1 %tmp_107_12, i11 200, i11 -248" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 395 'select' 'tmp_114' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 396 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_115 = select i1 %tmp_80, i11 %tmp_114, i11 %channels_13_load" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 396 'select' 'tmp_115' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 397 [1/1] (0.00ns)   --->   "%tmp_i13_cast_cast = zext i11 %tmp_115 to i22" [RC_Receiver/RC_Receiver.cpp:79->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 397 'zext' 'tmp_i13_cast_cast' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 398 [1/1] (3.36ns)   --->   "%tmp_4_i13 = mul i22 %tmp_i13_cast_cast, 999" [RC_Receiver/RC_Receiver.cpp:79->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 398 'mul' 'tmp_4_i13' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 399 [1/1] (3.02ns)   --->   "%tmp_5_i13 = add i22 %tmp_4_i13, -199800" [RC_Receiver/RC_Receiver.cpp:79->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 399 'add' 'tmp_5_i13' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 400 [1/1] (0.00ns)   --->   "%channels_14_load = load i11* @channels_14, align 2"   --->   Operation 400 'load' 'channels_14_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 401 [1/1] (1.88ns)   --->   "%tmp_107_13 = icmp ult i11 %channels_14_load, 200" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 401 'icmp' 'tmp_107_13' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 402 [1/1] (1.88ns)   --->   "%tmp_108_13 = icmp ugt i11 %channels_14_load, -248" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 402 'icmp' 'tmp_108_13' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 8.75>
ST_24 : Operation 403 [1/1] (0.00ns)   --->   "%SBUS_data_addr_7 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 7" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 403 'getelementptr' 'SBUS_data_addr_7' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 404 [2/2] (2.32ns)   --->   "%SBUS_data_load_7 = load i8* %SBUS_data_addr_7, align 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 404 'load' 'SBUS_data_load_7' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_24 : Operation 405 [1/2] (2.32ns)   --->   "%SBUS_data_load_23 = load i8* %SBUS_data_addr_23, align 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 405 'load' 'SBUS_data_load_23' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_24 : Operation 406 [1/1] (0.00ns)   --->   "%tmp_1 = trunc i8 %SBUS_data_load_23 to i1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 406 'trunc' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 407 [1/1] (0.99ns)   --->   "%tmp_92_cast_cast_cas = select i1 %tmp_1, i11 -1, i11 0" [RC_Receiver/RC_Receiver.cpp:49]   --->   Operation 407 'select' 'tmp_92_cast_cast_cas' <Predicate = (or_cond)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 408 [1/1] (0.00ns)   --->   "store i11 %tmp_92_cast_cast_cas, i11* @channels_16, align 2" [RC_Receiver/RC_Receiver.cpp:49]   --->   Operation 408 'store' <Predicate = (or_cond)> <Delay = 0.00>
ST_24 : Operation 409 [1/1] (0.00ns)   --->   "%tmp_63 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %SBUS_data_load_23, i32 1)" [RC_Receiver/RC_Receiver.cpp:50]   --->   Operation 409 'bitselect' 'tmp_63' <Predicate = (or_cond)> <Delay = 0.00>
ST_24 : Operation 410 [1/1] (0.99ns)   --->   "%tmp_95_cast_cast_cas = select i1 %tmp_63, i11 -1, i11 0" [RC_Receiver/RC_Receiver.cpp:50]   --->   Operation 410 'select' 'tmp_95_cast_cast_cas' <Predicate = (or_cond)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 411 [1/1] (0.00ns)   --->   "store i11 %tmp_95_cast_cast_cas, i11* @channels_17, align 2" [RC_Receiver/RC_Receiver.cpp:50]   --->   Operation 411 'store' <Predicate = (or_cond)> <Delay = 0.00>
ST_24 : Operation 412 [1/1] (0.00ns)   --->   "%tmp_87 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %SBUS_data_load_23, i32 2)" [RC_Receiver/RC_Receiver.cpp:53]   --->   Operation 412 'bitselect' 'tmp_87' <Predicate = (or_cond)> <Delay = 0.00>
ST_24 : Operation 413 [1/1] (0.00ns)   --->   "br i1 %tmp_87, label %2, label %._crit_edge3" [RC_Receiver/RC_Receiver.cpp:53]   --->   Operation 413 'br' <Predicate = (or_cond)> <Delay = 0.00>
ST_24 : Operation 414 [1/5] (8.75ns)   --->   "%OUT_addr_7_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_7)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 414 'writeresp' 'OUT_addr_7_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 415 [2/5] (8.75ns)   --->   "%OUT_addr_8_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_8)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 415 'writeresp' 'OUT_addr_8_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 416 [3/5] (8.75ns)   --->   "%OUT_addr_9_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_9)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 416 'writeresp' 'OUT_addr_9_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 417 [4/5] (8.75ns)   --->   "%OUT_addr_10_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_10)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 417 'writeresp' 'OUT_addr_10_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 418 [5/5] (8.75ns)   --->   "%OUT_addr_11_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_11)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 418 'writeresp' 'OUT_addr_11_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 419 [1/1] (0.00ns)   --->   "%tmp_5_i13_cast = sext i22 %tmp_5_i13 to i28" [RC_Receiver/RC_Receiver.cpp:79->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 419 'sext' 'tmp_5_i13_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 420 [1/1] (0.00ns)   --->   "%zext11_cast = zext i28 %tmp_5_i13_cast to i57" [RC_Receiver/RC_Receiver.cpp:81->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 420 'zext' 'zext11_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 421 [1/1] (7.97ns)   --->   "%mul12 = mul i57 %zext11_cast, 343597384" [RC_Receiver/RC_Receiver.cpp:81->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 421 'mul' 'mul12' <Predicate = true> <Delay = 7.97> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 422 [1/1] (0.00ns)   --->   "%tmp_6_i11 = call i16 @_ssdm_op_PartSelect.i16.i57.i32.i32(i57 %mul12, i32 39, i32 54)" [RC_Receiver/RC_Receiver.cpp:81->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 422 'partselect' 'tmp_6_i11' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 423 [1/1] (0.00ns)   --->   "%OUT_addr_12 = getelementptr i16* %OUT_r, i64 13"   --->   Operation 423 'getelementptr' 'OUT_addr_12' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 424 [1/1] (8.75ns)   --->   "%OUT_addr_12_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_addr_12, i32 1)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 424 'writereq' 'OUT_addr_12_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 425 [1/1] (0.00ns) (grouped into LUT with out node tmp_117)   --->   "%tmp_81 = or i1 %tmp_107_13, %tmp_108_13" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 425 'or' 'tmp_81' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 426 [1/1] (0.00ns) (grouped into LUT with out node tmp_117)   --->   "%tmp_116 = select i1 %tmp_107_13, i11 200, i11 -248" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 426 'select' 'tmp_116' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 427 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_117 = select i1 %tmp_81, i11 %tmp_116, i11 %channels_14_load" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 427 'select' 'tmp_117' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 428 [1/1] (0.00ns)   --->   "%tmp_i14_cast_cast = zext i11 %tmp_117 to i22" [RC_Receiver/RC_Receiver.cpp:79->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 428 'zext' 'tmp_i14_cast_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 429 [1/1] (3.36ns)   --->   "%tmp_4_i14 = mul i22 %tmp_i14_cast_cast, 999" [RC_Receiver/RC_Receiver.cpp:79->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 429 'mul' 'tmp_4_i14' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 430 [1/1] (3.02ns)   --->   "%tmp_5_i14 = add i22 %tmp_4_i14, -199800" [RC_Receiver/RC_Receiver.cpp:79->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 430 'add' 'tmp_5_i14' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 431 [1/1] (0.00ns)   --->   "%channels_15_load = load i11* @channels_15, align 2"   --->   Operation 431 'load' 'channels_15_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 432 [1/1] (1.88ns)   --->   "%tmp_107_14 = icmp ult i11 %channels_15_load, 200" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 432 'icmp' 'tmp_107_14' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 433 [1/1] (1.88ns)   --->   "%tmp_108_14 = icmp ugt i11 %channels_15_load, -248" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 433 'icmp' 'tmp_108_14' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 8.75>
ST_25 : Operation 434 [1/2] (2.32ns)   --->   "%SBUS_data_load_7 = load i8* %SBUS_data_addr_7, align 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 434 'load' 'SBUS_data_load_7' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_25 : Operation 435 [1/1] (0.00ns)   --->   "%SBUS_data_addr_8 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 8" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 435 'getelementptr' 'SBUS_data_addr_8' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 436 [2/2] (2.32ns)   --->   "%SBUS_data_load_8 = load i8* %SBUS_data_addr_8, align 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 436 'load' 'SBUS_data_load_8' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_25 : Operation 437 [1/1] (0.00ns)   --->   "%tmp_20 = trunc i8 %SBUS_data_load_7 to i7" [RC_Receiver/RC_Receiver.cpp:36]   --->   Operation 437 'trunc' 'tmp_20' <Predicate = (or_cond)> <Delay = 0.00>
ST_25 : Operation 438 [1/1] (0.00ns)   --->   "%tmp_19 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %tmp_20, i4 %tmp_17)" [RC_Receiver/RC_Receiver.cpp:36]   --->   Operation 438 'bitconcatenate' 'tmp_19' <Predicate = (or_cond)> <Delay = 0.00>
ST_25 : Operation 439 [1/1] (0.00ns)   --->   "store i11 %tmp_19, i11* @channels_4, align 2" [RC_Receiver/RC_Receiver.cpp:36]   --->   Operation 439 'store' <Predicate = (or_cond)> <Delay = 0.00>
ST_25 : Operation 440 [1/1] (0.00ns)   --->   "%tmp_23 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %SBUS_data_load_7, i32 7)" [RC_Receiver/RC_Receiver.cpp:37]   --->   Operation 440 'bitselect' 'tmp_23' <Predicate = (or_cond)> <Delay = 0.00>
ST_25 : Operation 441 [1/5] (8.75ns)   --->   "%OUT_addr_8_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_8)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 441 'writeresp' 'OUT_addr_8_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 442 [2/5] (8.75ns)   --->   "%OUT_addr_9_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_9)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 442 'writeresp' 'OUT_addr_9_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 443 [3/5] (8.75ns)   --->   "%OUT_addr_10_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_10)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 443 'writeresp' 'OUT_addr_10_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 444 [4/5] (8.75ns)   --->   "%OUT_addr_11_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_11)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 444 'writeresp' 'OUT_addr_11_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 445 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr_12, i16 %tmp_6_i11, i2 -1)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 445 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 446 [1/1] (0.00ns)   --->   "%tmp_5_i14_cast = sext i22 %tmp_5_i14 to i28" [RC_Receiver/RC_Receiver.cpp:79->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 446 'sext' 'tmp_5_i14_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 447 [1/1] (0.00ns)   --->   "%zext8_cast = zext i28 %tmp_5_i14_cast to i57" [RC_Receiver/RC_Receiver.cpp:81->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 447 'zext' 'zext8_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 448 [1/1] (7.97ns)   --->   "%mul9 = mul i57 %zext8_cast, 343597384" [RC_Receiver/RC_Receiver.cpp:81->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 448 'mul' 'mul9' <Predicate = true> <Delay = 7.97> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 449 [1/1] (0.00ns)   --->   "%tmp_6_i12 = call i16 @_ssdm_op_PartSelect.i16.i57.i32.i32(i57 %mul9, i32 39, i32 54)" [RC_Receiver/RC_Receiver.cpp:81->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 449 'partselect' 'tmp_6_i12' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 450 [1/1] (0.00ns)   --->   "%OUT_addr_13 = getelementptr i16* %OUT_r, i64 14"   --->   Operation 450 'getelementptr' 'OUT_addr_13' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 451 [1/1] (8.75ns)   --->   "%OUT_addr_13_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_addr_13, i32 1)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 451 'writereq' 'OUT_addr_13_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 452 [1/1] (0.00ns) (grouped into LUT with out node tmp_119)   --->   "%tmp_82 = or i1 %tmp_107_14, %tmp_108_14" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 452 'or' 'tmp_82' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 453 [1/1] (0.00ns) (grouped into LUT with out node tmp_119)   --->   "%tmp_118 = select i1 %tmp_107_14, i11 200, i11 -248" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 453 'select' 'tmp_118' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 454 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_119 = select i1 %tmp_82, i11 %tmp_118, i11 %channels_15_load" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 454 'select' 'tmp_119' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 455 [1/1] (0.00ns)   --->   "%tmp_i15_cast_cast = zext i11 %tmp_119 to i22" [RC_Receiver/RC_Receiver.cpp:79->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 455 'zext' 'tmp_i15_cast_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 456 [1/1] (3.36ns)   --->   "%tmp_4_i15 = mul i22 %tmp_i15_cast_cast, 999" [RC_Receiver/RC_Receiver.cpp:79->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 456 'mul' 'tmp_4_i15' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 457 [1/1] (3.02ns)   --->   "%tmp_5_i15 = add i22 %tmp_4_i15, -199800" [RC_Receiver/RC_Receiver.cpp:79->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 457 'add' 'tmp_5_i15' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 458 [1/1] (0.00ns)   --->   "%channels_16_load = load i11* @channels_16, align 2"   --->   Operation 458 'load' 'channels_16_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 459 [1/1] (1.88ns)   --->   "%tmp_107_15 = icmp ult i11 %channels_16_load, 200" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 459 'icmp' 'tmp_107_15' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 460 [1/1] (1.88ns)   --->   "%tmp_108_15 = icmp ugt i11 %channels_16_load, -248" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 460 'icmp' 'tmp_108_15' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 8.75>
ST_26 : Operation 461 [1/2] (2.32ns)   --->   "%SBUS_data_load_8 = load i8* %SBUS_data_addr_8, align 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 461 'load' 'SBUS_data_load_8' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_26 : Operation 462 [1/1] (0.00ns)   --->   "%tmp_21 = zext i1 %tmp_23 to i8" [RC_Receiver/RC_Receiver.cpp:37]   --->   Operation 462 'zext' 'tmp_21' <Predicate = (or_cond)> <Delay = 0.00>
ST_26 : Operation 463 [1/1] (0.00ns)   --->   "%tmp_22 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %SBUS_data_load_8, i1 false)" [RC_Receiver/RC_Receiver.cpp:37]   --->   Operation 463 'bitconcatenate' 'tmp_22' <Predicate = (or_cond)> <Delay = 0.00>
ST_26 : Operation 464 [1/1] (0.00ns)   --->   "%tmp_24 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 false, i8 %tmp_21)" [RC_Receiver/RC_Receiver.cpp:37]   --->   Operation 464 'bitconcatenate' 'tmp_24' <Predicate = (or_cond)> <Delay = 0.00>
ST_26 : Operation 465 [1/1] (0.99ns)   --->   "%tmp_25 = or i9 %tmp_24, %tmp_22" [RC_Receiver/RC_Receiver.cpp:37]   --->   Operation 465 'or' 'tmp_25' <Predicate = (or_cond)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 466 [1/1] (0.00ns)   --->   "%tmp_26 = call i11 @_ssdm_op_BitConcatenate.i11.i2.i9(i2 %tmp_28, i9 %tmp_25)" [RC_Receiver/RC_Receiver.cpp:37]   --->   Operation 466 'bitconcatenate' 'tmp_26' <Predicate = (or_cond)> <Delay = 0.00>
ST_26 : Operation 467 [1/1] (0.00ns)   --->   "store i11 %tmp_26, i11* @channels_5, align 2" [RC_Receiver/RC_Receiver.cpp:37]   --->   Operation 467 'store' <Predicate = (or_cond)> <Delay = 0.00>
ST_26 : Operation 468 [1/1] (0.00ns)   --->   "%channels_4_load = load i11* @channels_4, align 2"   --->   Operation 468 'load' 'channels_4_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 469 [1/1] (1.88ns)   --->   "%tmp_107_4 = icmp ult i11 %channels_4_load, 200" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 469 'icmp' 'tmp_107_4' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 470 [1/1] (1.88ns)   --->   "%tmp_108_4 = icmp ugt i11 %channels_4_load, -248" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 470 'icmp' 'tmp_108_4' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 471 [1/5] (8.75ns)   --->   "%OUT_addr_9_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_9)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 471 'writeresp' 'OUT_addr_9_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 472 [2/5] (8.75ns)   --->   "%OUT_addr_10_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_10)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 472 'writeresp' 'OUT_addr_10_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 473 [3/5] (8.75ns)   --->   "%OUT_addr_11_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_11)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 473 'writeresp' 'OUT_addr_11_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 474 [5/5] (8.75ns)   --->   "%OUT_addr_12_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_12)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 474 'writeresp' 'OUT_addr_12_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 475 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr_13, i16 %tmp_6_i12, i2 -1)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 475 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 476 [1/1] (0.00ns)   --->   "%tmp_5_i15_cast = sext i22 %tmp_5_i15 to i28" [RC_Receiver/RC_Receiver.cpp:79->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 476 'sext' 'tmp_5_i15_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 477 [1/1] (0.00ns)   --->   "%zext5_cast = zext i28 %tmp_5_i15_cast to i57" [RC_Receiver/RC_Receiver.cpp:81->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 477 'zext' 'zext5_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 478 [1/1] (7.97ns)   --->   "%mul6 = mul i57 %zext5_cast, 343597384" [RC_Receiver/RC_Receiver.cpp:81->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 478 'mul' 'mul6' <Predicate = true> <Delay = 7.97> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 479 [1/1] (0.00ns)   --->   "%tmp_6_i13 = call i16 @_ssdm_op_PartSelect.i16.i57.i32.i32(i57 %mul6, i32 39, i32 54)" [RC_Receiver/RC_Receiver.cpp:81->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 479 'partselect' 'tmp_6_i13' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 480 [1/1] (0.00ns)   --->   "%OUT_addr_14 = getelementptr i16* %OUT_r, i64 15"   --->   Operation 480 'getelementptr' 'OUT_addr_14' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 481 [1/1] (8.75ns)   --->   "%OUT_addr_14_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_addr_14, i32 1)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 481 'writereq' 'OUT_addr_14_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 482 [1/1] (0.00ns) (grouped into LUT with out node tmp_121)   --->   "%tmp_83 = or i1 %tmp_107_15, %tmp_108_15" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 482 'or' 'tmp_83' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 483 [1/1] (0.00ns) (grouped into LUT with out node tmp_121)   --->   "%tmp_120 = select i1 %tmp_107_15, i11 200, i11 -248" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 483 'select' 'tmp_120' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 484 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_121 = select i1 %tmp_83, i11 %tmp_120, i11 %channels_16_load" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 484 'select' 'tmp_121' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 485 [1/1] (0.00ns)   --->   "%tmp_i16_cast_cast = zext i11 %tmp_121 to i22" [RC_Receiver/RC_Receiver.cpp:79->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 485 'zext' 'tmp_i16_cast_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 486 [1/1] (3.36ns)   --->   "%tmp_4_i16 = mul i22 %tmp_i16_cast_cast, 999" [RC_Receiver/RC_Receiver.cpp:79->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 486 'mul' 'tmp_4_i16' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 487 [1/1] (3.02ns)   --->   "%tmp_5_i16 = add i22 %tmp_4_i16, -199800" [RC_Receiver/RC_Receiver.cpp:79->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 487 'add' 'tmp_5_i16' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 27 <SV = 26> <Delay = 8.75>
ST_27 : Operation 488 [1/1] (0.00ns) (grouped into LUT with out node tmp_97)   --->   "%tmp_71 = or i1 %tmp_107_4, %tmp_108_4" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 488 'or' 'tmp_71' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 489 [1/1] (0.00ns) (grouped into LUT with out node tmp_97)   --->   "%tmp_96 = select i1 %tmp_107_4, i11 200, i11 -248" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 489 'select' 'tmp_96' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 490 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_97 = select i1 %tmp_71, i11 %tmp_96, i11 %channels_4_load" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 490 'select' 'tmp_97' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 491 [1/1] (0.00ns)   --->   "%tmp_i4_cast_cast = zext i11 %tmp_97 to i22" [RC_Receiver/RC_Receiver.cpp:79->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 491 'zext' 'tmp_i4_cast_cast' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 492 [1/1] (3.36ns)   --->   "%tmp_4_i4 = mul i22 %tmp_i4_cast_cast, 999" [RC_Receiver/RC_Receiver.cpp:79->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 492 'mul' 'tmp_4_i4' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 493 [1/1] (3.02ns)   --->   "%tmp_5_i4 = add i22 %tmp_4_i4, -199800" [RC_Receiver/RC_Receiver.cpp:79->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 493 'add' 'tmp_5_i4' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 494 [1/5] (8.75ns)   --->   "%OUT_addr_10_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_10)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 494 'writeresp' 'OUT_addr_10_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 495 [2/5] (8.75ns)   --->   "%OUT_addr_11_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_11)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 495 'writeresp' 'OUT_addr_11_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 496 [4/5] (8.75ns)   --->   "%OUT_addr_12_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_12)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 496 'writeresp' 'OUT_addr_12_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 497 [5/5] (8.75ns)   --->   "%OUT_addr_13_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_13)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 497 'writeresp' 'OUT_addr_13_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 498 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr_14, i16 %tmp_6_i13, i2 -1)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 498 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 499 [1/1] (0.00ns)   --->   "%tmp_5_i16_cast = sext i22 %tmp_5_i16 to i28" [RC_Receiver/RC_Receiver.cpp:79->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 499 'sext' 'tmp_5_i16_cast' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 500 [1/1] (0.00ns)   --->   "%zext2_cast = zext i28 %tmp_5_i16_cast to i57" [RC_Receiver/RC_Receiver.cpp:81->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 500 'zext' 'zext2_cast' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 501 [1/1] (7.97ns)   --->   "%mul3 = mul i57 %zext2_cast, 343597384" [RC_Receiver/RC_Receiver.cpp:81->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 501 'mul' 'mul3' <Predicate = true> <Delay = 7.97> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 502 [1/1] (0.00ns)   --->   "%tmp_6_i14 = call i16 @_ssdm_op_PartSelect.i16.i57.i32.i32(i57 %mul3, i32 39, i32 54)" [RC_Receiver/RC_Receiver.cpp:81->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 502 'partselect' 'tmp_6_i14' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 503 [1/1] (0.00ns)   --->   "%OUT_addr_15 = getelementptr i16* %OUT_r, i64 16"   --->   Operation 503 'getelementptr' 'OUT_addr_15' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 504 [1/1] (8.75ns)   --->   "%OUT_addr_15_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_addr_15, i32 1)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 504 'writereq' 'OUT_addr_15_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 505 [1/1] (0.00ns)   --->   "%channels_17_load = load i11* @channels_17, align 2"   --->   Operation 505 'load' 'channels_17_load' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 506 [1/1] (1.88ns)   --->   "%tmp_107_16 = icmp ult i11 %channels_17_load, 200" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 506 'icmp' 'tmp_107_16' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 507 [1/1] (1.88ns)   --->   "%tmp_108_16 = icmp ugt i11 %channels_17_load, -248" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 507 'icmp' 'tmp_108_16' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 8.75>
ST_28 : Operation 508 [1/1] (0.00ns)   --->   "%tmp_5_i4_cast = sext i22 %tmp_5_i4 to i28" [RC_Receiver/RC_Receiver.cpp:79->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 508 'sext' 'tmp_5_i4_cast' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 509 [1/1] (0.00ns)   --->   "%zext7_cast = zext i28 %tmp_5_i4_cast to i57" [RC_Receiver/RC_Receiver.cpp:81->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 509 'zext' 'zext7_cast' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 510 [1/1] (7.97ns)   --->   "%mul7 = mul i57 %zext7_cast, 343597384" [RC_Receiver/RC_Receiver.cpp:81->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 510 'mul' 'mul7' <Predicate = true> <Delay = 7.97> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 511 [1/1] (0.00ns)   --->   "%value_assign = call i16 @_ssdm_op_PartSelect.i16.i57.i32.i32(i57 %mul7, i32 39, i32 54)" [RC_Receiver/RC_Receiver.cpp:81->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 511 'partselect' 'value_assign' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 512 [1/1] (0.00ns)   --->   "%channels_5_load = load i11* @channels_5, align 2"   --->   Operation 512 'load' 'channels_5_load' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 513 [1/1] (1.88ns)   --->   "%tmp_107_5 = icmp ult i11 %channels_5_load, 200" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 513 'icmp' 'tmp_107_5' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 514 [1/1] (1.88ns)   --->   "%tmp_108_5 = icmp ugt i11 %channels_5_load, -248" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 514 'icmp' 'tmp_108_5' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 515 [1/5] (8.75ns)   --->   "%OUT_addr_11_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_11)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 515 'writeresp' 'OUT_addr_11_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 516 [3/5] (8.75ns)   --->   "%OUT_addr_12_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_12)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 516 'writeresp' 'OUT_addr_12_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 517 [4/5] (8.75ns)   --->   "%OUT_addr_13_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_13)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 517 'writeresp' 'OUT_addr_13_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 518 [5/5] (8.75ns)   --->   "%OUT_addr_14_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_14)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 518 'writeresp' 'OUT_addr_14_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 519 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr_15, i16 %tmp_6_i14, i2 -1)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 519 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 520 [1/1] (0.00ns) (grouped into LUT with out node tmp_123)   --->   "%tmp_84 = or i1 %tmp_107_16, %tmp_108_16" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 520 'or' 'tmp_84' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 521 [1/1] (0.00ns) (grouped into LUT with out node tmp_123)   --->   "%tmp_122 = select i1 %tmp_107_16, i11 200, i11 -248" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 521 'select' 'tmp_122' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 522 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_123 = select i1 %tmp_84, i11 %tmp_122, i11 %channels_17_load" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 522 'select' 'tmp_123' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 523 [1/1] (0.00ns)   --->   "%tmp_i17_cast_cast = zext i11 %tmp_123 to i22" [RC_Receiver/RC_Receiver.cpp:79->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 523 'zext' 'tmp_i17_cast_cast' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 524 [1/1] (3.36ns)   --->   "%tmp_4_i17 = mul i22 %tmp_i17_cast_cast, 999" [RC_Receiver/RC_Receiver.cpp:79->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 524 'mul' 'tmp_4_i17' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 525 [1/1] (3.02ns)   --->   "%tmp_5_i17 = add i22 %tmp_4_i17, -199800" [RC_Receiver/RC_Receiver.cpp:79->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 525 'add' 'tmp_5_i17' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 29 <SV = 28> <Delay = 8.75>
ST_29 : Operation 526 [1/1] (0.00ns) (grouped into LUT with out node tmp_99)   --->   "%tmp_72 = or i1 %tmp_107_5, %tmp_108_5" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 526 'or' 'tmp_72' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 527 [1/1] (0.00ns) (grouped into LUT with out node tmp_99)   --->   "%tmp_98 = select i1 %tmp_107_5, i11 200, i11 -248" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 527 'select' 'tmp_98' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 528 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_99 = select i1 %tmp_72, i11 %tmp_98, i11 %channels_5_load" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 528 'select' 'tmp_99' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 529 [1/1] (0.00ns)   --->   "%tmp_i5_cast_cast = zext i11 %tmp_99 to i22" [RC_Receiver/RC_Receiver.cpp:79->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 529 'zext' 'tmp_i5_cast_cast' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 530 [1/1] (3.36ns)   --->   "%tmp_4_i5 = mul i22 %tmp_i5_cast_cast, 999" [RC_Receiver/RC_Receiver.cpp:79->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 530 'mul' 'tmp_4_i5' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 531 [1/1] (3.02ns)   --->   "%tmp_5_i5 = add i22 %tmp_4_i5, -199800" [RC_Receiver/RC_Receiver.cpp:79->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 531 'add' 'tmp_5_i5' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 532 [2/5] (8.75ns)   --->   "%OUT_addr_12_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_12)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 532 'writeresp' 'OUT_addr_12_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 533 [3/5] (8.75ns)   --->   "%OUT_addr_13_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_13)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 533 'writeresp' 'OUT_addr_13_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 534 [4/5] (8.75ns)   --->   "%OUT_addr_14_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_14)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 534 'writeresp' 'OUT_addr_14_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 535 [5/5] (8.75ns)   --->   "%OUT_addr_15_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_15)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 535 'writeresp' 'OUT_addr_15_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 536 [1/1] (0.00ns)   --->   "%tmp_5_i17_cast = sext i22 %tmp_5_i17 to i28" [RC_Receiver/RC_Receiver.cpp:79->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 536 'sext' 'tmp_5_i17_cast' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 537 [1/1] (0.00ns)   --->   "%zext_cast = zext i28 %tmp_5_i17_cast to i57" [RC_Receiver/RC_Receiver.cpp:81->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 537 'zext' 'zext_cast' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 538 [1/1] (7.97ns)   --->   "%mul = mul i57 %zext_cast, 343597384" [RC_Receiver/RC_Receiver.cpp:81->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 538 'mul' 'mul' <Predicate = true> <Delay = 7.97> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 539 [1/1] (0.00ns)   --->   "%tmp_6_i15 = call i16 @_ssdm_op_PartSelect.i16.i57.i32.i32(i57 %mul, i32 39, i32 54)" [RC_Receiver/RC_Receiver.cpp:81->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 539 'partselect' 'tmp_6_i15' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 540 [1/1] (0.00ns)   --->   "%OUT_addr_16 = getelementptr i16* %OUT_r, i64 17"   --->   Operation 540 'getelementptr' 'OUT_addr_16' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 541 [1/1] (8.75ns)   --->   "%OUT_addr_16_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_addr_16, i32 1)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 541 'writereq' 'OUT_addr_16_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 542 [1/1] (2.42ns)   --->   "%not_i = icmp ugt i16 %value_assign, 499" [RC_Receiver/RC_Receiver.cpp:88->RC_Receiver/RC_Receiver.cpp:68]   --->   Operation 542 'icmp' 'not_i' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 8.75>
ST_30 : Operation 543 [1/1] (0.00ns)   --->   "%OUT_addr_3 = getelementptr i16* %OUT_r, i64 4"   --->   Operation 543 'getelementptr' 'OUT_addr_3' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 544 [1/1] (0.00ns)   --->   "%tmp_5_i5_cast = sext i22 %tmp_5_i5 to i28" [RC_Receiver/RC_Receiver.cpp:79->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 544 'sext' 'tmp_5_i5_cast' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 545 [1/1] (0.00ns)   --->   "%zext9_cast = zext i28 %tmp_5_i5_cast to i57" [RC_Receiver/RC_Receiver.cpp:81->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 545 'zext' 'zext9_cast' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 546 [1/1] (7.97ns)   --->   "%mul8 = mul i57 %zext9_cast, 343597384" [RC_Receiver/RC_Receiver.cpp:81->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 546 'mul' 'mul8' <Predicate = true> <Delay = 7.97> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 547 [1/1] (0.00ns)   --->   "%value_assign_1 = call i16 @_ssdm_op_PartSelect.i16.i57.i32.i32(i57 %mul8, i32 39, i32 54)" [RC_Receiver/RC_Receiver.cpp:81->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 547 'partselect' 'value_assign_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 548 [1/5] (8.75ns)   --->   "%OUT_addr_12_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_12)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 548 'writeresp' 'OUT_addr_12_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 549 [2/5] (8.75ns)   --->   "%OUT_addr_13_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_13)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 549 'writeresp' 'OUT_addr_13_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 550 [3/5] (8.75ns)   --->   "%OUT_addr_14_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_14)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 550 'writeresp' 'OUT_addr_14_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 551 [4/5] (8.75ns)   --->   "%OUT_addr_15_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_15)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 551 'writeresp' 'OUT_addr_15_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 552 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr_16, i16 %tmp_6_i15, i2 -1)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 552 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 553 [1/1] (8.75ns)   --->   "%OUT_addr_3_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_addr_3, i32 1)" [RC_Receiver/RC_Receiver.cpp:68]   --->   Operation 553 'writereq' 'OUT_addr_3_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 8.75>
ST_31 : Operation 554 [1/1] (0.00ns)   --->   "%OUT_addr_4 = getelementptr i16* %OUT_r, i64 5"   --->   Operation 554 'getelementptr' 'OUT_addr_4' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 555 [1/5] (8.75ns)   --->   "%OUT_addr_13_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_13)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 555 'writeresp' 'OUT_addr_13_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 556 [2/5] (8.75ns)   --->   "%OUT_addr_14_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_14)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 556 'writeresp' 'OUT_addr_14_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 557 [3/5] (8.75ns)   --->   "%OUT_addr_15_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_15)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 557 'writeresp' 'OUT_addr_15_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 558 [5/5] (8.75ns)   --->   "%OUT_addr_16_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_16)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 558 'writeresp' 'OUT_addr_16_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 559 [1/1] (0.00ns)   --->   "%tmp_85 = zext i1 %not_i to i16" [RC_Receiver/RC_Receiver.cpp:68]   --->   Operation 559 'zext' 'tmp_85' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 560 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr_3, i16 %tmp_85, i2 -1)" [RC_Receiver/RC_Receiver.cpp:68]   --->   Operation 560 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 561 [1/1] (2.42ns)   --->   "%tmp_i = icmp ult i16 %value_assign_1, 250" [RC_Receiver/RC_Receiver.cpp:96->RC_Receiver/RC_Receiver.cpp:71]   --->   Operation 561 'icmp' 'tmp_i' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 562 [1/1] (2.42ns)   --->   "%tmp_1_i = icmp ult i16 %value_assign_1, 750" [RC_Receiver/RC_Receiver.cpp:96->RC_Receiver/RC_Receiver.cpp:71]   --->   Operation 562 'icmp' 'tmp_1_i' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 563 [1/1] (0.00ns) (grouped into LUT with out node tmp_3_i)   --->   "%tmp_2_i_cast = select i1 %tmp_i, i2 0, i2 1" [RC_Receiver/RC_Receiver.cpp:96->RC_Receiver/RC_Receiver.cpp:71]   --->   Operation 563 'select' 'tmp_2_i_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 564 [1/1] (0.99ns) (out node of the LUT)   --->   "%tmp_3_i = select i1 %tmp_1_i, i2 %tmp_2_i_cast, i2 -2" [RC_Receiver/RC_Receiver.cpp:96->RC_Receiver/RC_Receiver.cpp:71]   --->   Operation 564 'select' 'tmp_3_i' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 565 [1/1] (8.75ns)   --->   "%OUT_addr_4_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_addr_4, i32 1)" [RC_Receiver/RC_Receiver.cpp:71]   --->   Operation 565 'writereq' 'OUT_addr_4_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 8.75>
ST_32 : Operation 566 [1/5] (8.75ns)   --->   "%OUT_addr_14_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_14)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 566 'writeresp' 'OUT_addr_14_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 567 [2/5] (8.75ns)   --->   "%OUT_addr_15_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_15)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 567 'writeresp' 'OUT_addr_15_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 568 [4/5] (8.75ns)   --->   "%OUT_addr_16_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_16)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 568 'writeresp' 'OUT_addr_16_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 569 [5/5] (8.75ns)   --->   "%OUT_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_3)" [RC_Receiver/RC_Receiver.cpp:68]   --->   Operation 569 'writeresp' 'OUT_addr_3_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 570 [1/1] (0.00ns)   --->   "%tmp_86 = zext i2 %tmp_3_i to i16" [RC_Receiver/RC_Receiver.cpp:71]   --->   Operation 570 'zext' 'tmp_86' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 571 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr_4, i16 %tmp_86, i2 -1)" [RC_Receiver/RC_Receiver.cpp:71]   --->   Operation 571 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 8.75>
ST_33 : Operation 572 [1/5] (8.75ns)   --->   "%OUT_addr_15_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_15)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 572 'writeresp' 'OUT_addr_15_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 573 [3/5] (8.75ns)   --->   "%OUT_addr_16_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_16)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 573 'writeresp' 'OUT_addr_16_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 574 [4/5] (8.75ns)   --->   "%OUT_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_3)" [RC_Receiver/RC_Receiver.cpp:68]   --->   Operation 574 'writeresp' 'OUT_addr_3_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 575 [5/5] (8.75ns)   --->   "%OUT_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_4)" [RC_Receiver/RC_Receiver.cpp:71]   --->   Operation 575 'writeresp' 'OUT_addr_4_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 8.75>
ST_34 : Operation 576 [2/5] (8.75ns)   --->   "%OUT_addr_16_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_16)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 576 'writeresp' 'OUT_addr_16_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 577 [3/5] (8.75ns)   --->   "%OUT_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_3)" [RC_Receiver/RC_Receiver.cpp:68]   --->   Operation 577 'writeresp' 'OUT_addr_3_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 578 [4/5] (8.75ns)   --->   "%OUT_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_4)" [RC_Receiver/RC_Receiver.cpp:71]   --->   Operation 578 'writeresp' 'OUT_addr_4_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 8.75>
ST_35 : Operation 579 [1/5] (8.75ns)   --->   "%OUT_addr_16_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_16)" [RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 579 'writeresp' 'OUT_addr_16_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 580 [2/5] (8.75ns)   --->   "%OUT_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_3)" [RC_Receiver/RC_Receiver.cpp:68]   --->   Operation 580 'writeresp' 'OUT_addr_3_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 581 [3/5] (8.75ns)   --->   "%OUT_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_4)" [RC_Receiver/RC_Receiver.cpp:71]   --->   Operation 581 'writeresp' 'OUT_addr_4_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 8.75>
ST_36 : Operation 582 [1/5] (8.75ns)   --->   "%OUT_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_3)" [RC_Receiver/RC_Receiver.cpp:68]   --->   Operation 582 'writeresp' 'OUT_addr_3_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 583 [2/5] (8.75ns)   --->   "%OUT_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_4)" [RC_Receiver/RC_Receiver.cpp:71]   --->   Operation 583 'writeresp' 'OUT_addr_4_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 8.75>
ST_37 : Operation 584 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([25 x i8]* %SBUS_data) nounwind, !map !26"   --->   Operation 584 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 585 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %OUT_r), !map !32"   --->   Operation 585 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 586 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @rcReceiver_str) nounwind"   --->   Operation 586 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 587 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 2, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [RC_Receiver/RC_Receiver.cpp:8]   --->   Operation 587 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 588 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [RC_Receiver/RC_Receiver.cpp:10]   --->   Operation 588 'specinterface' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 589 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecMemCore([25 x i8]* %SBUS_data, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 589 'specmemcore' 'empty' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 590 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([25 x i8]* %SBUS_data, [10 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 590 'specinterface' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 591 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %OUT_r, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 4096, [4 x i8]* @p_str4, [4 x i8]* @p_str5, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 591 'specinterface' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 592 [1/1] (0.00ns)   --->   "%errors_load = load i32* @errors, align 4" [RC_Receiver/RC_Receiver.cpp:58]   --->   Operation 592 'load' 'errors_load' <Predicate = (!or_cond)> <Delay = 0.00>
ST_37 : Operation 593 [1/1] (2.55ns)   --->   "%tmp_s = add i32 %errors_load, 1" [RC_Receiver/RC_Receiver.cpp:58]   --->   Operation 593 'add' 'tmp_s' <Predicate = (!or_cond)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 594 [1/1] (0.00ns)   --->   "store i32 %tmp_s, i32* @errors, align 4" [RC_Receiver/RC_Receiver.cpp:58]   --->   Operation 594 'store' <Predicate = (!or_cond)> <Delay = 0.00>
ST_37 : Operation 595 [1/1] (0.00ns)   --->   "br label %_ifconv"   --->   Operation 595 'br' <Predicate = (!or_cond)> <Delay = 0.00>
ST_37 : Operation 596 [1/1] (0.00ns)   --->   "%lost_load = load i32* @lost, align 4" [RC_Receiver/RC_Receiver.cpp:53]   --->   Operation 596 'load' 'lost_load' <Predicate = (or_cond & tmp_87)> <Delay = 0.00>
ST_37 : Operation 597 [1/1] (2.55ns)   --->   "%tmp_64 = add nsw i32 %lost_load, 1" [RC_Receiver/RC_Receiver.cpp:53]   --->   Operation 597 'add' 'tmp_64' <Predicate = (or_cond & tmp_87)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 598 [1/1] (0.00ns)   --->   "store i32 %tmp_64, i32* @lost, align 4" [RC_Receiver/RC_Receiver.cpp:53]   --->   Operation 598 'store' <Predicate = (or_cond & tmp_87)> <Delay = 0.00>
ST_37 : Operation 599 [1/1] (0.00ns)   --->   "br label %._crit_edge3" [RC_Receiver/RC_Receiver.cpp:53]   --->   Operation 599 'br' <Predicate = (or_cond & tmp_87)> <Delay = 0.00>
ST_37 : Operation 600 [1/1] (0.00ns)   --->   "br label %_ifconv" [RC_Receiver/RC_Receiver.cpp:55]   --->   Operation 600 'br' <Predicate = (or_cond)> <Delay = 0.00>
ST_37 : Operation 601 [1/5] (8.75ns)   --->   "%OUT_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_4)" [RC_Receiver/RC_Receiver.cpp:71]   --->   Operation 601 'writeresp' 'OUT_addr_4_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 602 [1/1] (0.00ns)   --->   "ret void" [RC_Receiver/RC_Receiver.cpp:73]   --->   Operation 602 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('SBUS_data_addr', RC_Receiver/RC_Receiver.cpp:25) [31]  (0 ns)
	'load' operation ('SBUS_data_load', RC_Receiver/RC_Receiver.cpp:25) on array 'SBUS_data' [32]  (2.32 ns)

 <State 2>: 3.87ns
The critical path consists of the following:
	'load' operation ('SBUS_data_load', RC_Receiver/RC_Receiver.cpp:25) on array 'SBUS_data' [32]  (2.32 ns)
	'icmp' operation ('tmp', RC_Receiver/RC_Receiver.cpp:28) [82]  (1.55 ns)

 <State 3>: 2.32ns
The critical path consists of the following:
	'load' operation ('SBUS_data_load_1', RC_Receiver/RC_Receiver.cpp:25) on array 'SBUS_data' [34]  (2.32 ns)

 <State 4>: 2.32ns
The critical path consists of the following:
	'load' operation ('SBUS_data_load_2', RC_Receiver/RC_Receiver.cpp:25) on array 'SBUS_data' [36]  (2.32 ns)

 <State 5>: 5.83ns
The critical path consists of the following:
	'load' operation ('SBUS_data_load_24', RC_Receiver/RC_Receiver.cpp:25) on array 'SBUS_data' [81]  (2.32 ns)
	'icmp' operation ('tmp_9', RC_Receiver/RC_Receiver.cpp:28) [83]  (1.55 ns)
	'and' operation ('or_cond', RC_Receiver/RC_Receiver.cpp:28) [84]  (0.978 ns)
	blocking operation 0.978 ns on control path)

 <State 6>: 2.32ns
The critical path consists of the following:
	'load' operation ('SBUS_data_load_3', RC_Receiver/RC_Receiver.cpp:25) on array 'SBUS_data' [38]  (2.32 ns)

 <State 7>: 7.36ns
The critical path consists of the following:
	'or' operation ('tmp_67', RC_Receiver/RC_Receiver.cpp:64) [186]  (0 ns)
	'select' operation ('tmp_89', RC_Receiver/RC_Receiver.cpp:64) [188]  (0.978 ns)
	'mul' operation ('tmp_4_i', RC_Receiver/RC_Receiver.cpp:79->RC_Receiver/RC_Receiver.cpp:64) [190]  (3.36 ns)
	'add' operation ('tmp_5_i', RC_Receiver/RC_Receiver.cpp:79->RC_Receiver/RC_Receiver.cpp:64) [191]  (3.02 ns)

 <State 8>: 7.98ns
The critical path consists of the following:
	'mul' operation ('mul1', RC_Receiver/RC_Receiver.cpp:81->RC_Receiver/RC_Receiver.cpp:64) [194]  (7.98 ns)

 <State 9>: 7.98ns
The critical path consists of the following:
	'mul' operation ('mul2', RC_Receiver/RC_Receiver.cpp:81->RC_Receiver/RC_Receiver.cpp:64) [210]  (7.98 ns)

 <State 10>: 7.36ns
The critical path consists of the following:
	'or' operation ('tmp_69', RC_Receiver/RC_Receiver.cpp:64) [219]  (0 ns)
	'select' operation ('tmp_93', RC_Receiver/RC_Receiver.cpp:64) [221]  (0.978 ns)
	'mul' operation ('tmp_4_i2', RC_Receiver/RC_Receiver.cpp:79->RC_Receiver/RC_Receiver.cpp:64) [223]  (3.36 ns)
	'add' operation ('tmp_5_i2', RC_Receiver/RC_Receiver.cpp:79->RC_Receiver/RC_Receiver.cpp:64) [224]  (3.02 ns)

 <State 11>: 7.98ns
The critical path consists of the following:
	'mul' operation ('mul4', RC_Receiver/RC_Receiver.cpp:81->RC_Receiver/RC_Receiver.cpp:64) [227]  (7.98 ns)

 <State 12>: 8.75ns
The critical path consists of the following:
	bus request on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:64) [196]  (8.75 ns)

 <State 13>: 8.75ns
The critical path consists of the following:
	bus write on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:64) [197]  (8.75 ns)

 <State 14>: 8.75ns
The critical path consists of the following:
	bus access on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:64) [198]  (8.75 ns)

 <State 15>: 8.75ns
The critical path consists of the following:
	bus access on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:64) [198]  (8.75 ns)

 <State 16>: 8.75ns
The critical path consists of the following:
	bus access on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:64) [198]  (8.75 ns)

 <State 17>: 8.75ns
The critical path consists of the following:
	bus access on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:64) [198]  (8.75 ns)

 <State 18>: 8.75ns
The critical path consists of the following:
	bus access on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:64) [198]  (8.75 ns)

 <State 19>: 8.75ns
The critical path consists of the following:
	bus access on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:64) [215]  (8.75 ns)

 <State 20>: 8.75ns
The critical path consists of the following:
	bus access on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:64) [232]  (8.75 ns)

 <State 21>: 8.75ns
The critical path consists of the following:
	bus access on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:64) [249]  (8.75 ns)

 <State 22>: 8.75ns
The critical path consists of the following:
	bus access on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:64) [294]  (8.75 ns)

 <State 23>: 8.75ns
The critical path consists of the following:
	bus access on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:64) [311]  (8.75 ns)

 <State 24>: 8.75ns
The critical path consists of the following:
	bus access on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:64) [328]  (8.75 ns)

 <State 25>: 8.75ns
The critical path consists of the following:
	bus access on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:64) [345]  (8.75 ns)

 <State 26>: 8.75ns
The critical path consists of the following:
	bus access on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:64) [362]  (8.75 ns)

 <State 27>: 8.75ns
The critical path consists of the following:
	bus access on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:64) [379]  (8.75 ns)

 <State 28>: 8.75ns
The critical path consists of the following:
	bus access on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:64) [396]  (8.75 ns)

 <State 29>: 8.75ns
The critical path consists of the following:
	bus access on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:64) [413]  (8.75 ns)

 <State 30>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('OUT_addr_3') [263]  (0 ns)
	bus request on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:68) [484]  (8.75 ns)

 <State 31>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('OUT_addr_4') [277]  (0 ns)
	bus request on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:71) [492]  (8.75 ns)

 <State 32>: 8.75ns
The critical path consists of the following:
	bus access on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:64) [447]  (8.75 ns)

 <State 33>: 8.75ns
The critical path consists of the following:
	bus access on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:64) [464]  (8.75 ns)

 <State 34>: 8.75ns
The critical path consists of the following:
	bus access on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:64) [481]  (8.75 ns)

 <State 35>: 8.75ns
The critical path consists of the following:
	bus access on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:64) [481]  (8.75 ns)

 <State 36>: 8.75ns
The critical path consists of the following:
	bus access on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:68) [486]  (8.75 ns)

 <State 37>: 8.75ns
The critical path consists of the following:
	bus access on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:71) [494]  (8.75 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
