//
// All the memory mappings of the H3 registers
// 4.1 in docs
//

#pragma once

#define SRAM_A1 0x00000000
#define SRAM_A1_END 0x000FFFF
#define SRAM_A1_SIZE (SRAM_A1_END - SRAM_A1 + 1)
#define SRAM_A2 0x00044000
#define SRAM_A2_END 0x004BFFF
#define SRAM_A2_SIZE (SRAM_A2_END - SRAM_A2 + 1)
#define SRAM_C 0x00010000
#define SRAM_C_END 0x001AFFF4
#define SRAM_C_SIZE (SRAM_C_END - SRAM_C + 1)
#define DE 0x01000000
#define DE_END 0x13FFFFF
#define DE_SIZE (DE_END - DE + 1)
#define DE_INTERLACED 0x01400000
#define DE_INTERLACED_END 0x141FFFF
#define DE_INTERLACED_SIZE (DE_INTERLACED_END - DE_INTERLACED + 1)
#define SYSTEM_CONTROL 0x01C00000
#define SYSTEM_CONTROL_END 0x1C00FFF
#define SYSTEM_CONTROL_SIZE (SYSTEM_CONTROL_END - SYSTEM_CONTROL + 1)
#define DMA 0x01C02000
#define DMA_END 0x1C02FFF
#define DMA_SIZE (DMA_END_END - DMA + 1)
#define NFDC 0x01C03000
#define NFDC_END 0x1C03FFF
#define NFDC_SIZE (NFDC_END - NFDC + 1)
#define TS 0x01C06000
#define TS_END 0x1C06FFF
#define TS_SIZE (TS_END - TS + 1)
#define KEY_MEMORY_SPACE 0x01C0B000
#define KEY_MEMORY_SPACE_END 0x1C0BFFF
#define KEY_MEMORY_SPACE_SIZE (KEY_MEMORY_SPACE_END - KEY_MEMORY_SPACE + 1)
#define LCD0 0x01C0C000
#define LCD0_END 0x1C0CFFF
#define LCD0_SIZE (LCD0_END - LCD0 + 1)
#define LCD1 0x01C0D000
#define LCD1_END 0x1C0DFFF
#define LCD1_SIZE (LCD1_END - LCD1 + 1)
#define VE 0x01C0E000
#define VE_END 0x1C0EFFF
#define VE_SIZE (VE_END - VE + 1)
#define SD_MMC0 0x01C0F000
#define SD_MMC0_END 0x1C0FFFF
#define SD_MMC0_SIZE (SD_MMC0_END - SD_MMC0 + 1)
#define SD_MMC1 0x01C10000
#define SD_MMC1_END 0x1C10FFF
#define SD_MMC1_SIZE (SD_MMC1_END - SD_MMC1 + 1)
#define SD_MMC2 0x01C11000
#define SD_MMC2_END 0x1C11FFF
#define SD_MMC2_SIZE (SD_MMC2_END - SD_MMC2 + 1)
#define SID 0x01C14000
#define SID_END 0x1C143FF
#define SID_SIZE (SID_END - SID + 1)
#define CRYPTO_ENGINE 0x01C15000
#define CRYPTO_ENGINE_END 0x1C15FFF
#define CRYPTO_ENGINE_SIZE (CRYPTO_ENGINE_END - CRYPTO_ENGINE + 1)
#define MSG_BOX 0x01C17000
#define MSG_BOX_END 0x1C17FFF
#define MSG_BOX_SIZE (MSG_BOX_END - MSG_BOX + 1)
#define SPINLOCK 0x01C18000
#define SPINLOCK_END 0x1C18FFF
#define SPINLOCK_SIZE (SPINLOCK_END - SPINLOCK + 1)
#define USB_OTG_DEVICE 0x01C19000
#define USB_OTG_DEVICE_END 0x1C19FFF
#define USB_OTG_DEVICE_SIZE (USB_OTG_DEVICE_END - USB_OTG_DEVICE + 1)
#define USB_OTG_EHCI0 0x01C1A000
#define USB_OTG_EHCI0_END 0x01C1AFFF
#define USB_OTG_EHCI0_SIZE (USB_OTG_EHCI0_END - USB_OTG_EHCI0 + 1)
#define USB_HCI1 0x01C1B000
#define USB_HCI1_END 0x1C1BFFF
#define USB_HCI1_SIZE (USB_HCI1_END - USB_HCI1 + 1)
#define USB_HCI2 0x01C1C000
#define USB_HCI2_END 0x1C1CFFF
#define USB_HCI2_SIZE (USB_HCI2_END - USB_HCI2 + 1)
#define USB_HCI3 0x01C1D000
#define USB_HCI3_END 0x1C1DFFF
#define USB_HCI3_SIZE (USB_HCI3_END - USB_HCI3 + 1)
#define SMC 0x01C1E000
#define SMC_END 0x1C1EFFF
#define SMC_SIZE (SMC_END - SMC + 1)
#define CCU 0x01C20000
#define CCU_END 0x1C203FF
#define CCU_SIZE (CCU_END - CCU + 1)
#define PIO 0x01C20800
#define PIO_END 0x1C20BFF
#define PIO_SIZE (PIO_END - PIO + 1)
#define TIMER 0x01C20C00
#define TIMER_END 0x1C20FFF
#define TIMER_SIZE (TIMER_END - TIMER + 1)
#define OWA 0x01C21000
#define OWA_END 0x1C213FF
#define OWA_SIZE (OWA_END - OWA + 1)
#define PWM 0x01C21400
#define PWM_END 0x1C217FF
#define PWM_SIZE (PWM_END - PWM + 1)
#define KEYADC 0x01C21800
#define KEYADC_END 0x1C21BFF
#define KEYADC_SIZE (KEYADC_END - KEYADC + 1)
#define I2S_PCM0 0x01C22000
#define I2S_PCM0_END 0x1C223FF
#define I2S_PCM0_SIZE (I2S_PCM0_END - I2S_PCM0 + 1)
#define I2S_PCM1 0x01C22400
#define I2S_PCM1_END 0x1C227FF
#define I2S_PCM1_SIZE (I2S_PCM1_END - I2S_PCM1 + 1)
#define I2S_PCM2 0x01C22800
#define I2S_PCM2_END 0x1C22BFF
#define I2S_PCM2_SIZE (I2S_PCM2_END - I2S_PCM2 + 1)
#define AC 0x01C22C00
#define AC_END 0x1C233FF
#define AC_SIZE (AC_END - AC + 1)
#define SMTA 0x01C23400
#define SMTA_END 0x1C237FF
#define SMTA_SIZE (SMTA_END - SMTA + 1)
#define THS 0x01C25000
#define THS_END 0x1C253FF
#define THS_SIZE (THS_END - THS + 1)
#define UART0 0x01C28000
#define UART0_END 0x1C283FF
#define UART0_SIZE (UART0_END - UART0 + 1)
#define UART1 0x01C28400
#define UART1_END 0x1C287FF
#define UART1_SIZE (UART1_END - UART1 + 1)
#define UART2 0x01C28800
#define UART2_END 0x1C28BFF
#define UART2_SIZE (UART2_END - UART2 + 1)
#define UART3 0x01C28C00
#define UART3_END 0x1C28FFF
#define UART3_SIZE (UART3_END - UART3 + 1)
#define TWI0 0x01C2AC00
#define TWI0_END 0x1C2AFFF
#define TWI0_SIZE (TWI0_END - TWI0 + 1)
#define TWI1 0x01C2B000
#define TWI1_END 0x1C2B3FF
#define TWI1_SIZE (TWI1_END - TWI1 + 1)
#define TWI2 0x01C2B400
#define TWI2_END 0x1C2B7FF
#define TWI2_SIZE (TWI2_END - TWI2 + 1)
#define SCR 0x01C2C400
#define SCR_END 0x1C2C7FF
#define SCR_SIZE (SCR_END - SCR + 1)
#define EMAC 0x01C30000
#define EMAC_END 0x1C3FFFF
#define EMAC_SIZE (EMAC_END - EMAC + 1)
#define GPU 0x01C40000
#define GPU_END 0x1C4FFFF
#define GPU_SIZE (GPU_END - GPU + 1)
#define HSTMR 0x01C60000
#define HSTMR_END 0x1C60FFF
#define HSTMR_SIZE (HSTMR_END - HSTMR + 1)
#define DRAMCOM 0x01C62000
#define DRAMCOM_END 0x1C62FFF
#define DRAMCOM_SIZE (DRAMCOM_END - DRAMCOM + 1)
#define DRAMCTL0 0x01C63000
#define DRAMCTL0_END 0x1C63FFF
#define DRAMCTL0_SIZE (DRAMCTL0_END - DRAMCTL0 + 1)
#define DRAMPHY0 0x01C65000
#define DRAMPHY0_END 0x1C65FFF
#define DRAMPHY0_SIZE (DRAMPHY0_END - DRAMPHY0 + 1)
#define SPI0 0x01C68000
#define SPI0_END 0x1C68FFF
#define SPI0_SIZE (SPI0_END - SPI0 + 1)
#define SPI1 0x01C69000
#define SPI1_END 0x1C69FFF
#define SPI1_SIZE (SPI1_END - SPI1 + 1)
#define SCU 0x01C80000
#define SCU_GIC_CPUIF (SCU + 0x1000)
#define SCU_GIC_CPUIF_END (SCU + 0x2000)
#define CSI 0x01CB0000
#define CSI_END 0x1CFFFFF
#define CSI_SIZE (CSI_END - CSI + 1)
#define TVE 0x01E00000
#define TVE_END 0x1E0FFFF
#define TVE_SIZE (TVE_END - TVE + 1)
#define HDMI 0x01EE0000
#define HDMI_END 0x1EFFFFF
#define HDMI_SIZE (HDMI_END - HDMI + 1)
#define RTC 0x01F00000
#define RTC_END 0x1F003FF
#define RTC_SIZE (RTC_END - RTC + 1)
#define R_TIMER 0x01F00800
#define R_TIMER_END 0x1F00BFF
#define R_TIMER_SIZE (R_TIMER_END - R_TIMER + 1)
#define R_INTC 0x01F00C00
#define R_INTC_END 0x1F00FFF
#define R_INTC_SIZE (R_INTC_END - R_INTC + 1)
#define R_WDOG 0x01F01000
#define R_WDOG_END 0x1F013FF
#define R_WDOG_SIZE (R_WDOG_END - R_WDOG + 1)
#define R_PRCM 0x01F01400
#define R_PRCM_END 0x1F017FF
#define R_PRCM_SIZE (R_PRCM_END - R_PRCM + 1)
#define R_TWD 0x01F01800
#define R_TWD_END 0x1F01BFF
#define R_TWD_SIZE (R_TWD_END - R_TWD + 1)
#define R_CPUCFG 0x01F01C00
#define R_CPUCFG_END 0x1F01FFF
#define R_CPUCFG_SIZE (R_CPUCFG_END - R_CPUCFG + 1)
#define R_CIR_RX 0x01F02000
#define R_CIR_RX_END 0x01F023FF
#define R_CIR_RX_SIZE (R_CIR_RX_END - R_CIR_RX + 1)
#define R_TWI 0x01F02400
#define R_TWI_END 0x1F027FF
#define R_TWI_SIZE (R_TWI_END - R_TWI + 1)
#define R_UART 0x01F02800
#define R_UART_END 0x1F02BFF
#define R_UART_SIZE (R_UART_END - R_UART + 1)
#define R_PIO 0x01F02C00
#define R_PIO_END 0x1F02FFF
#define R_PIO_SIZE (R_PIO_END - R_PIO + 1)
#define R_PWM 0x01F03800
#define R_PWM_END 0x1F03BFF
#define R_PWM_SIZE (R_PWM_END - R_PWM + 1)
#define CORESIGHT_DEBUG 0x3F500000
#define CORESIGHT_DEBUG_END 0x3F51FFFF
#define CORESIGHT_DEBUG_SIZE (CORESIGHT_DEBUG_END - CORESIGHT_DEBUG + 1)
#define TSGENRO 0x3F506000
#define TSGENRO_END 0x3F506FFF
#define TSGENRO_SIZE (TSGENRO_END - TSGENRO + 1)
#define TSGENCTRL 0x3F507000
#define TSGENCTRL_END 0x3F507FFF
#define TSGENCTRL_SIZE (TSGENCTRL_END - TSGENCTRL + 1)
#define DDR 0x40000000
#define DDR_END 0xBFFFFFFF
#define DDR_SIZE (DDR_END - DDR + 1)
#define N_BROM 0xFFFF0000
#define N_BROM_END 0xFFFF7FFF
#define N_BROM_SIZE (N_BROM_END - N_BROM + 1)
#define S_BROM 0xFFFF0000
#define S_BROM_END 0xFFFFFFFF
#define S_BROM_SIZE (S_BROM_END - S_BROM + 1)
