Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Sep 25 12:41:29 2020
| Host         : Ion-Notebook running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7z007s-clg225
| Speed File   : -1  PRODUCTION 1.11 2016-07-27
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.664        0.000                      0                 8490        0.019        0.000                      0                 8490        4.020        0.000                       0                  3042  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_1          1.664        0.000                      0                 6392        0.019        0.000                      0                 6392        4.020        0.000                       0                  3042  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_1         clk_fpga_1               3.539        0.000                      0                 2098        0.728        0.000                      0                 2098  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        1.664ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.664ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.633ns  (logic 2.581ns (33.813%)  route 5.052ns (66.187%))
  Logic Levels:           6  (LUT2=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.249ns = ( 13.249 - 10.000 ) 
    Source Clock Delay      (SCD):    3.774ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.905     1.905    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.006 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3042, routed)        1.768     3.774    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARSIZE[0])
                                                      1.411     5.185 f  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ARSIZE[0]
                         net (fo=3, routed)           0.847     6.031    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1136]_0[0]
    SLICE_X1Y40          LUT2 (Prop_lut2_I0_O)        0.150     6.181 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_7/O
                         net (fo=1, routed)           1.001     7.182    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_7_n_0
    SLICE_X0Y44          LUT6 (Prop_lut6_I5_O)        0.326     7.508 f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_3/O
                         net (fo=8, routed)           0.723     8.231    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X1Y38          LUT5 (Prop_lut5_I1_O)        0.124     8.355 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_1/O
                         net (fo=5, routed)           0.459     8.814    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/mr_axi_arvalid
    SLICE_X2Y38          LUT2 (Prop_lut2_I0_O)        0.119     8.933 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=3, routed)           0.649     9.582    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/s_axi_arvalid
    SLICE_X4Y39          LUT2 (Prop_lut2_I0_O)        0.332     9.914 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/m_axi_arvalid_INST_0/O
                         net (fo=11, routed)          0.788    10.702    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_arvalid
    SLICE_X6Y36          LUT4 (Prop_lut4_I1_O)        0.119    10.821 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[8]_i_1/O
                         net (fo=7, routed)           0.586    11.407    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[8]_i_1_n_0
    SLICE_X6Y36          FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.654    11.654    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.745 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3042, routed)        1.504    13.249    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X6Y36          FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[2]/C
                         clock pessimism              0.376    13.625    
                         clock uncertainty           -0.154    13.471    
    SLICE_X6Y36          FDRE (Setup_fdre_C_CE)      -0.400    13.071    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[2]
  -------------------------------------------------------------------
                         required time                         13.071    
                         arrival time                         -11.407    
  -------------------------------------------------------------------
                         slack                                  1.664    

Slack (MET) :             1.664ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.633ns  (logic 2.581ns (33.813%)  route 5.052ns (66.187%))
  Logic Levels:           6  (LUT2=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.249ns = ( 13.249 - 10.000 ) 
    Source Clock Delay      (SCD):    3.774ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.905     1.905    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.006 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3042, routed)        1.768     3.774    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARSIZE[0])
                                                      1.411     5.185 f  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ARSIZE[0]
                         net (fo=3, routed)           0.847     6.031    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1136]_0[0]
    SLICE_X1Y40          LUT2 (Prop_lut2_I0_O)        0.150     6.181 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_7/O
                         net (fo=1, routed)           1.001     7.182    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_7_n_0
    SLICE_X0Y44          LUT6 (Prop_lut6_I5_O)        0.326     7.508 f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_3/O
                         net (fo=8, routed)           0.723     8.231    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X1Y38          LUT5 (Prop_lut5_I1_O)        0.124     8.355 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_1/O
                         net (fo=5, routed)           0.459     8.814    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/mr_axi_arvalid
    SLICE_X2Y38          LUT2 (Prop_lut2_I0_O)        0.119     8.933 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=3, routed)           0.649     9.582    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/s_axi_arvalid
    SLICE_X4Y39          LUT2 (Prop_lut2_I0_O)        0.332     9.914 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/m_axi_arvalid_INST_0/O
                         net (fo=11, routed)          0.788    10.702    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_arvalid
    SLICE_X6Y36          LUT4 (Prop_lut4_I1_O)        0.119    10.821 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[8]_i_1/O
                         net (fo=7, routed)           0.586    11.407    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[8]_i_1_n_0
    SLICE_X6Y36          FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.654    11.654    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.745 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3042, routed)        1.504    13.249    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X6Y36          FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[3]/C
                         clock pessimism              0.376    13.625    
                         clock uncertainty           -0.154    13.471    
    SLICE_X6Y36          FDRE (Setup_fdre_C_CE)      -0.400    13.071    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[3]
  -------------------------------------------------------------------
                         required time                         13.071    
                         arrival time                         -11.407    
  -------------------------------------------------------------------
                         slack                                  1.664    

Slack (MET) :             1.664ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.633ns  (logic 2.581ns (33.813%)  route 5.052ns (66.187%))
  Logic Levels:           6  (LUT2=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.249ns = ( 13.249 - 10.000 ) 
    Source Clock Delay      (SCD):    3.774ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.905     1.905    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.006 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3042, routed)        1.768     3.774    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARSIZE[0])
                                                      1.411     5.185 f  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ARSIZE[0]
                         net (fo=3, routed)           0.847     6.031    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1136]_0[0]
    SLICE_X1Y40          LUT2 (Prop_lut2_I0_O)        0.150     6.181 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_7/O
                         net (fo=1, routed)           1.001     7.182    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_7_n_0
    SLICE_X0Y44          LUT6 (Prop_lut6_I5_O)        0.326     7.508 f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_3/O
                         net (fo=8, routed)           0.723     8.231    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X1Y38          LUT5 (Prop_lut5_I1_O)        0.124     8.355 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_1/O
                         net (fo=5, routed)           0.459     8.814    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/mr_axi_arvalid
    SLICE_X2Y38          LUT2 (Prop_lut2_I0_O)        0.119     8.933 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=3, routed)           0.649     9.582    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/s_axi_arvalid
    SLICE_X4Y39          LUT2 (Prop_lut2_I0_O)        0.332     9.914 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/m_axi_arvalid_INST_0/O
                         net (fo=11, routed)          0.788    10.702    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_arvalid
    SLICE_X6Y36          LUT4 (Prop_lut4_I1_O)        0.119    10.821 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[8]_i_1/O
                         net (fo=7, routed)           0.586    11.407    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[8]_i_1_n_0
    SLICE_X6Y36          FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.654    11.654    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.745 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3042, routed)        1.504    13.249    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X6Y36          FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[4]/C
                         clock pessimism              0.376    13.625    
                         clock uncertainty           -0.154    13.471    
    SLICE_X6Y36          FDRE (Setup_fdre_C_CE)      -0.400    13.071    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[4]
  -------------------------------------------------------------------
                         required time                         13.071    
                         arrival time                         -11.407    
  -------------------------------------------------------------------
                         slack                                  1.664    

Slack (MET) :             1.664ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.633ns  (logic 2.581ns (33.813%)  route 5.052ns (66.187%))
  Logic Levels:           6  (LUT2=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.249ns = ( 13.249 - 10.000 ) 
    Source Clock Delay      (SCD):    3.774ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.905     1.905    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.006 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3042, routed)        1.768     3.774    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARSIZE[0])
                                                      1.411     5.185 f  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ARSIZE[0]
                         net (fo=3, routed)           0.847     6.031    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1136]_0[0]
    SLICE_X1Y40          LUT2 (Prop_lut2_I0_O)        0.150     6.181 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_7/O
                         net (fo=1, routed)           1.001     7.182    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_7_n_0
    SLICE_X0Y44          LUT6 (Prop_lut6_I5_O)        0.326     7.508 f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_3/O
                         net (fo=8, routed)           0.723     8.231    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X1Y38          LUT5 (Prop_lut5_I1_O)        0.124     8.355 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_1/O
                         net (fo=5, routed)           0.459     8.814    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/mr_axi_arvalid
    SLICE_X2Y38          LUT2 (Prop_lut2_I0_O)        0.119     8.933 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=3, routed)           0.649     9.582    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/s_axi_arvalid
    SLICE_X4Y39          LUT2 (Prop_lut2_I0_O)        0.332     9.914 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/m_axi_arvalid_INST_0/O
                         net (fo=11, routed)          0.788    10.702    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_arvalid
    SLICE_X6Y36          LUT4 (Prop_lut4_I1_O)        0.119    10.821 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[8]_i_1/O
                         net (fo=7, routed)           0.586    11.407    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[8]_i_1_n_0
    SLICE_X6Y36          FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.654    11.654    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.745 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3042, routed)        1.504    13.249    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X6Y36          FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[6]/C
                         clock pessimism              0.376    13.625    
                         clock uncertainty           -0.154    13.471    
    SLICE_X6Y36          FDRE (Setup_fdre_C_CE)      -0.400    13.071    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[6]
  -------------------------------------------------------------------
                         required time                         13.071    
                         arrival time                         -11.407    
  -------------------------------------------------------------------
                         slack                                  1.664    

Slack (MET) :             1.741ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.580ns  (logic 2.614ns (34.485%)  route 4.966ns (65.515%))
  Logic Levels:           6  (LUT2=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.250ns = ( 13.250 - 10.000 ) 
    Source Clock Delay      (SCD):    3.774ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.905     1.905    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.006 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3042, routed)        1.768     3.774    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARSIZE[0])
                                                      1.411     5.185 f  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ARSIZE[0]
                         net (fo=3, routed)           0.847     6.031    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1136]_0[0]
    SLICE_X1Y40          LUT2 (Prop_lut2_I0_O)        0.150     6.181 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_7/O
                         net (fo=1, routed)           1.001     7.182    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_7_n_0
    SLICE_X0Y44          LUT6 (Prop_lut6_I5_O)        0.326     7.508 f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_3/O
                         net (fo=8, routed)           0.723     8.231    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X1Y38          LUT5 (Prop_lut5_I1_O)        0.124     8.355 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_1/O
                         net (fo=5, routed)           0.459     8.814    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/mr_axi_arvalid
    SLICE_X2Y38          LUT2 (Prop_lut2_I0_O)        0.119     8.933 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=3, routed)           0.649     9.582    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/s_axi_arvalid
    SLICE_X4Y39          LUT2 (Prop_lut2_I0_O)        0.332     9.914 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/m_axi_arvalid_INST_0/O
                         net (fo=11, routed)          0.688    10.602    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_arvalid
    SLICE_X5Y38          LUT5 (Prop_lut5_I1_O)        0.152    10.754 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[7]_i_1/O
                         net (fo=8, routed)           0.600    11.354    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[7]_i_1_n_0
    SLICE_X6Y37          FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.654    11.654    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.745 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3042, routed)        1.505    13.250    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X6Y37          FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[4]/C
                         clock pessimism              0.376    13.626    
                         clock uncertainty           -0.154    13.472    
    SLICE_X6Y37          FDRE (Setup_fdre_C_CE)      -0.377    13.095    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[4]
  -------------------------------------------------------------------
                         required time                         13.095    
                         arrival time                         -11.354    
  -------------------------------------------------------------------
                         slack                                  1.741    

Slack (MET) :             1.741ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.580ns  (logic 2.614ns (34.485%)  route 4.966ns (65.515%))
  Logic Levels:           6  (LUT2=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.250ns = ( 13.250 - 10.000 ) 
    Source Clock Delay      (SCD):    3.774ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.905     1.905    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.006 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3042, routed)        1.768     3.774    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARSIZE[0])
                                                      1.411     5.185 f  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ARSIZE[0]
                         net (fo=3, routed)           0.847     6.031    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1136]_0[0]
    SLICE_X1Y40          LUT2 (Prop_lut2_I0_O)        0.150     6.181 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_7/O
                         net (fo=1, routed)           1.001     7.182    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_7_n_0
    SLICE_X0Y44          LUT6 (Prop_lut6_I5_O)        0.326     7.508 f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_3/O
                         net (fo=8, routed)           0.723     8.231    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X1Y38          LUT5 (Prop_lut5_I1_O)        0.124     8.355 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_1/O
                         net (fo=5, routed)           0.459     8.814    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/mr_axi_arvalid
    SLICE_X2Y38          LUT2 (Prop_lut2_I0_O)        0.119     8.933 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=3, routed)           0.649     9.582    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/s_axi_arvalid
    SLICE_X4Y39          LUT2 (Prop_lut2_I0_O)        0.332     9.914 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/m_axi_arvalid_INST_0/O
                         net (fo=11, routed)          0.688    10.602    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_arvalid
    SLICE_X5Y38          LUT5 (Prop_lut5_I1_O)        0.152    10.754 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[7]_i_1/O
                         net (fo=8, routed)           0.600    11.354    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[7]_i_1_n_0
    SLICE_X6Y37          FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.654    11.654    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.745 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3042, routed)        1.505    13.250    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X6Y37          FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[6]/C
                         clock pessimism              0.376    13.626    
                         clock uncertainty           -0.154    13.472    
    SLICE_X6Y37          FDRE (Setup_fdre_C_CE)      -0.377    13.095    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[6]
  -------------------------------------------------------------------
                         required time                         13.095    
                         arrival time                         -11.354    
  -------------------------------------------------------------------
                         slack                                  1.741    

Slack (MET) :             1.741ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.580ns  (logic 2.614ns (34.485%)  route 4.966ns (65.515%))
  Logic Levels:           6  (LUT2=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.250ns = ( 13.250 - 10.000 ) 
    Source Clock Delay      (SCD):    3.774ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.905     1.905    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.006 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3042, routed)        1.768     3.774    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARSIZE[0])
                                                      1.411     5.185 f  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ARSIZE[0]
                         net (fo=3, routed)           0.847     6.031    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1136]_0[0]
    SLICE_X1Y40          LUT2 (Prop_lut2_I0_O)        0.150     6.181 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_7/O
                         net (fo=1, routed)           1.001     7.182    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_7_n_0
    SLICE_X0Y44          LUT6 (Prop_lut6_I5_O)        0.326     7.508 f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_3/O
                         net (fo=8, routed)           0.723     8.231    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X1Y38          LUT5 (Prop_lut5_I1_O)        0.124     8.355 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_1/O
                         net (fo=5, routed)           0.459     8.814    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/mr_axi_arvalid
    SLICE_X2Y38          LUT2 (Prop_lut2_I0_O)        0.119     8.933 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=3, routed)           0.649     9.582    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/s_axi_arvalid
    SLICE_X4Y39          LUT2 (Prop_lut2_I0_O)        0.332     9.914 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/m_axi_arvalid_INST_0/O
                         net (fo=11, routed)          0.688    10.602    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_arvalid
    SLICE_X5Y38          LUT5 (Prop_lut5_I1_O)        0.152    10.754 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[7]_i_1/O
                         net (fo=8, routed)           0.600    11.354    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[7]_i_1_n_0
    SLICE_X6Y37          FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.654    11.654    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.745 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3042, routed)        1.505    13.250    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X6Y37          FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[7]/C
                         clock pessimism              0.376    13.626    
                         clock uncertainty           -0.154    13.472    
    SLICE_X6Y37          FDRE (Setup_fdre_C_CE)      -0.377    13.095    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[7]
  -------------------------------------------------------------------
                         required time                         13.095    
                         arrival time                         -11.354    
  -------------------------------------------------------------------
                         slack                                  1.741    

Slack (MET) :             1.776ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.764ns  (logic 2.710ns (34.906%)  route 5.054ns (65.094%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.297ns = ( 13.297 - 10.000 ) 
    Source Clock Delay      (SCD):    3.774ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.905     1.905    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.006 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3042, routed)        1.768     3.774    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWADDR[24])
                                                      1.447     5.221 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0AWADDR[24]
                         net (fo=1, routed)           0.958     6.179    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/s_axi_awaddr[3]
    SLICE_X1Y48          LUT4 (Prop_lut4_I0_O)        0.124     6.303 f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awuser[2]_INST_0_i_4/O
                         net (fo=2, routed)           0.422     6.724    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/S00_AXI_awaddr[24]
    SLICE_X2Y48          LUT4 (Prop_lut4_I3_O)        0.124     6.848 f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awuser[2]_INST_0_i_3/O
                         net (fo=8, routed)           0.762     7.610    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall_n_2
    SLICE_X3Y46          LUT3 (Prop_lut3_I1_O)        0.124     7.734 f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/m_axi_awvalid_INST_0_i_1/O
                         net (fo=1, routed)           0.439     8.173    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/gen_endpoint.w_trigger_decerr
    SLICE_X5Y46          LUT6 (Prop_lut6_I3_O)        0.124     8.297 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0/O
                         net (fo=3, routed)           0.552     8.849    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/s_axi_awvalid
    SLICE_X5Y45          LUT2 (Prop_lut2_I0_O)        0.120     8.969 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/m_axi_awvalid_INST_0/O
                         net (fo=3, routed)           0.730     9.698    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_awvalid
    SLICE_X7Y42          LUT4 (Prop_lut4_I0_O)        0.321    10.019 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[8]_i_4/O
                         net (fo=5, routed)           0.460    10.480    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_incr_1
    SLICE_X6Y42          LUT6 (Prop_lut6_I1_O)        0.326    10.806 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[8]_i_1/O
                         net (fo=9, routed)           0.732    11.537    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[8]_i_1_n_0
    SLICE_X3Y40          FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.654    11.654    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.745 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3042, routed)        1.552    13.297    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X3Y40          FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[1]/C
                         clock pessimism              0.376    13.673    
                         clock uncertainty           -0.154    13.519    
    SLICE_X3Y40          FDRE (Setup_fdre_C_CE)      -0.205    13.314    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         13.314    
                         arrival time                         -11.537    
  -------------------------------------------------------------------
                         slack                                  1.776    

Slack (MET) :             1.776ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.764ns  (logic 2.710ns (34.906%)  route 5.054ns (65.094%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.297ns = ( 13.297 - 10.000 ) 
    Source Clock Delay      (SCD):    3.774ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.905     1.905    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.006 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3042, routed)        1.768     3.774    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWADDR[24])
                                                      1.447     5.221 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0AWADDR[24]
                         net (fo=1, routed)           0.958     6.179    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/s_axi_awaddr[3]
    SLICE_X1Y48          LUT4 (Prop_lut4_I0_O)        0.124     6.303 f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awuser[2]_INST_0_i_4/O
                         net (fo=2, routed)           0.422     6.724    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/S00_AXI_awaddr[24]
    SLICE_X2Y48          LUT4 (Prop_lut4_I3_O)        0.124     6.848 f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awuser[2]_INST_0_i_3/O
                         net (fo=8, routed)           0.762     7.610    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall_n_2
    SLICE_X3Y46          LUT3 (Prop_lut3_I1_O)        0.124     7.734 f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/m_axi_awvalid_INST_0_i_1/O
                         net (fo=1, routed)           0.439     8.173    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/gen_endpoint.w_trigger_decerr
    SLICE_X5Y46          LUT6 (Prop_lut6_I3_O)        0.124     8.297 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0/O
                         net (fo=3, routed)           0.552     8.849    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/s_axi_awvalid
    SLICE_X5Y45          LUT2 (Prop_lut2_I0_O)        0.120     8.969 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/m_axi_awvalid_INST_0/O
                         net (fo=3, routed)           0.730     9.698    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_awvalid
    SLICE_X7Y42          LUT4 (Prop_lut4_I0_O)        0.321    10.019 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[8]_i_4/O
                         net (fo=5, routed)           0.460    10.480    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_incr_1
    SLICE_X6Y42          LUT6 (Prop_lut6_I1_O)        0.326    10.806 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[8]_i_1/O
                         net (fo=9, routed)           0.732    11.537    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[8]_i_1_n_0
    SLICE_X3Y40          FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.654    11.654    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.745 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3042, routed)        1.552    13.297    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X3Y40          FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[2]/C
                         clock pessimism              0.376    13.673    
                         clock uncertainty           -0.154    13.519    
    SLICE_X3Y40          FDRE (Setup_fdre_C_CE)      -0.205    13.314    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         13.314    
                         arrival time                         -11.537    
  -------------------------------------------------------------------
                         slack                                  1.776    

Slack (MET) :             1.799ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.742ns  (logic 2.710ns (35.003%)  route 5.032ns (64.997%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.298ns = ( 13.298 - 10.000 ) 
    Source Clock Delay      (SCD):    3.774ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.905     1.905    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.006 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3042, routed)        1.768     3.774    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWADDR[24])
                                                      1.447     5.221 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0AWADDR[24]
                         net (fo=1, routed)           0.958     6.179    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/s_axi_awaddr[3]
    SLICE_X1Y48          LUT4 (Prop_lut4_I0_O)        0.124     6.303 f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awuser[2]_INST_0_i_4/O
                         net (fo=2, routed)           0.422     6.724    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/S00_AXI_awaddr[24]
    SLICE_X2Y48          LUT4 (Prop_lut4_I3_O)        0.124     6.848 f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awuser[2]_INST_0_i_3/O
                         net (fo=8, routed)           0.762     7.610    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall_n_2
    SLICE_X3Y46          LUT3 (Prop_lut3_I1_O)        0.124     7.734 f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/m_axi_awvalid_INST_0_i_1/O
                         net (fo=1, routed)           0.439     8.173    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/gen_endpoint.w_trigger_decerr
    SLICE_X5Y46          LUT6 (Prop_lut6_I3_O)        0.124     8.297 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0/O
                         net (fo=3, routed)           0.552     8.849    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/s_axi_awvalid
    SLICE_X5Y45          LUT2 (Prop_lut2_I0_O)        0.120     8.969 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/m_axi_awvalid_INST_0/O
                         net (fo=3, routed)           0.730     9.698    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_awvalid
    SLICE_X7Y42          LUT4 (Prop_lut4_I0_O)        0.321    10.019 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[8]_i_4/O
                         net (fo=5, routed)           0.460    10.480    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_incr_1
    SLICE_X6Y42          LUT6 (Prop_lut6_I1_O)        0.326    10.806 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[8]_i_1/O
                         net (fo=9, routed)           0.710    11.516    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[8]_i_1_n_0
    SLICE_X3Y42          FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.654    11.654    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.745 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3042, routed)        1.553    13.298    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X3Y42          FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[0]/C
                         clock pessimism              0.376    13.674    
                         clock uncertainty           -0.154    13.520    
    SLICE_X3Y42          FDRE (Setup_fdre_C_CE)      -0.205    13.315    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         13.315    
                         arrival time                         -11.516    
  -------------------------------------------------------------------
                         slack                                  1.799    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/send_data_buffer[0].send_reg/tmp_sig_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/send_data_buffer[0].send_reg/tmp_sig_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.793%)  route 0.188ns (50.207%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.797ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.844     0.844    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.870 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3042, routed)        0.551     1.421    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/send_data_buffer[0].send_reg/s00_axi_aclk
    SLICE_X21Y66         FDCE                                         r  design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/send_data_buffer[0].send_reg/tmp_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y66         FDCE (Prop_fdce_C_Q)         0.141     1.562 r  design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/send_data_buffer[0].send_reg/tmp_sig_reg[0]/Q
                         net (fo=1, routed)           0.188     1.749    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/send_data_buffer[1].send_reg/tmp_sig_reg[31]_0[0]
    SLICE_X25Y65         LUT3 (Prop_lut3_I2_O)        0.045     1.794 r  design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/send_data_buffer[1].send_reg/tmp_sig[1]_i_1/O
                         net (fo=1, routed)           0.000     1.794    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/send_data_buffer[0].send_reg/D[1]
    SLICE_X25Y65         FDCE                                         r  design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/send_data_buffer[0].send_reg/tmp_sig_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.949     0.949    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.978 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3042, routed)        0.819     1.797    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/send_data_buffer[0].send_reg/s00_axi_aclk
    SLICE_X25Y65         FDCE                                         r  design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/send_data_buffer[0].send_reg/tmp_sig_reg[1]/C
                         clock pessimism             -0.113     1.684    
    SLICE_X25Y65         FDCE (Hold_fdce_C_D)         0.091     1.775    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/send_data_buffer[0].send_reg/tmp_sig_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[10].diag_reg/tmp_sig_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[10].diag_reg/tmp_sig_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.977%)  route 0.195ns (58.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.807ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.844     0.844    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.870 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3042, routed)        0.566     1.435    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[10].diag_reg/s00_axi_aclk
    SLICE_X18Y49         FDCE                                         r  design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[10].diag_reg/tmp_sig_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDCE (Prop_fdce_C_Q)         0.141     1.576 r  design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[10].diag_reg/tmp_sig_reg[9]/Q
                         net (fo=2, routed)           0.195     1.771    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[10].diag_reg/Q[9]
    SLICE_X18Y50         FDCE                                         r  design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[10].diag_reg/tmp_sig_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.949     0.949    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.978 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3042, routed)        0.829     1.807    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[10].diag_reg/s00_axi_aclk
    SLICE_X18Y50         FDCE                                         r  design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[10].diag_reg/tmp_sig_reg[10]/C
                         clock pessimism             -0.108     1.699    
    SLICE_X18Y50         FDCE (Hold_fdce_C_D)         0.046     1.745    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[10].diag_reg/tmp_sig_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.745    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/send_data_buffer[16].send_reg/tmp_sig_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/send_data_buffer[15].send_reg/tmp_sig_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.186ns (46.164%)  route 0.217ns (53.836%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.801ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.844     0.844    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.870 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3042, routed)        0.554     1.424    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/send_data_buffer[16].send_reg/s00_axi_aclk
    SLICE_X21Y60         FDCE                                         r  design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/send_data_buffer[16].send_reg/tmp_sig_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y60         FDCE (Prop_fdce_C_Q)         0.141     1.565 r  design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/send_data_buffer[16].send_reg/tmp_sig_reg[17]/Q
                         net (fo=2, routed)           0.217     1.781    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/send_data_buffer[16].send_reg/Q[17]
    SLICE_X22Y60         LUT3 (Prop_lut3_I0_O)        0.045     1.826 r  design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/send_data_buffer[16].send_reg/tmp_sig[17]_i_1__14/O
                         net (fo=1, routed)           0.000     1.826    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/send_data_buffer[15].send_reg/D[17]
    SLICE_X22Y60         FDCE                                         r  design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/send_data_buffer[15].send_reg/tmp_sig_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.949     0.949    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.978 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3042, routed)        0.823     1.801    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/send_data_buffer[15].send_reg/s00_axi_aclk
    SLICE_X22Y60         FDCE                                         r  design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/send_data_buffer[15].send_reg/tmp_sig_reg[17]/C
                         clock pessimism             -0.113     1.688    
    SLICE_X22Y60         FDCE (Hold_fdce_C_D)         0.107     1.795    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/send_data_buffer[15].send_reg/tmp_sig_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[30].diag_reg/tmp_sig_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[30].diag_reg/tmp_sig_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.128ns (42.233%)  route 0.175ns (57.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.811ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.844     0.844    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.870 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3042, routed)        0.563     1.432    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[30].diag_reg/s00_axi_aclk
    SLICE_X23Y47         FDCE                                         r  design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[30].diag_reg/tmp_sig_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y47         FDCE (Prop_fdce_C_Q)         0.128     1.560 r  design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[30].diag_reg/tmp_sig_reg[5]/Q
                         net (fo=2, routed)           0.175     1.736    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[30].diag_reg/Q[5]
    SLICE_X20Y48         FDCE                                         r  design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[30].diag_reg/tmp_sig_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.949     0.949    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.978 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3042, routed)        0.833     1.811    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[30].diag_reg/s00_axi_aclk
    SLICE_X20Y48         FDCE                                         r  design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[30].diag_reg/tmp_sig_reg[6]/C
                         clock pessimism             -0.113     1.698    
    SLICE_X20Y48         FDCE (Hold_fdce_C_D)         0.006     1.704    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[30].diag_reg/tmp_sig_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[5].diag_reg/tmp_sig_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[5].diag_reg/tmp_sig_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.148ns (46.106%)  route 0.173ns (53.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.803ns
    Source Clock Delay      (SCD):    1.426ns
    Clock Pessimism Removal (CPR):    0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.844     0.844    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.870 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3042, routed)        0.556     1.426    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[5].diag_reg/s00_axi_aclk
    SLICE_X20Y55         FDCE                                         r  design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[5].diag_reg/tmp_sig_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y55         FDCE (Prop_fdce_C_Q)         0.148     1.574 r  design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[5].diag_reg/tmp_sig_reg[20]/Q
                         net (fo=2, routed)           0.173     1.747    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[5].diag_reg/Q[20]
    SLICE_X22Y54         FDCE                                         r  design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[5].diag_reg/tmp_sig_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.949     0.949    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.978 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3042, routed)        0.825     1.803    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[5].diag_reg/s00_axi_aclk
    SLICE_X22Y54         FDCE                                         r  design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[5].diag_reg/tmp_sig_reg[21]/C
                         clock pessimism             -0.113     1.690    
    SLICE_X22Y54         FDCE (Hold_fdce_C_D)         0.022     1.712    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[5].diag_reg/tmp_sig_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[6].diag_reg/tmp_sig_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[6].diag_reg/tmp_sig_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.576%)  route 0.245ns (63.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.812ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.844     0.844    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.870 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3042, routed)        0.560     1.430    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[6].diag_reg/s00_axi_aclk
    SLICE_X26Y50         FDCE                                         r  design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[6].diag_reg/tmp_sig_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y50         FDCE (Prop_fdce_C_Q)         0.141     1.571 r  design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[6].diag_reg/tmp_sig_reg[26]/Q
                         net (fo=2, routed)           0.245     1.815    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[6].diag_reg/Q[26]
    SLICE_X26Y49         FDCE                                         r  design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[6].diag_reg/tmp_sig_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.949     0.949    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.978 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3042, routed)        0.834     1.812    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[6].diag_reg/s00_axi_aclk
    SLICE_X26Y49         FDCE                                         r  design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[6].diag_reg/tmp_sig_reg[27]/C
                         clock pessimism             -0.108     1.704    
    SLICE_X26Y49         FDCE (Hold_fdce_C_D)         0.076     1.780    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[6].diag_reg/tmp_sig_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[23].diag_reg/tmp_sig_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[23].diag_reg/tmp_sig_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.128ns (39.660%)  route 0.195ns (60.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.810ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.844     0.844    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.870 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3042, routed)        0.566     1.435    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[23].diag_reg/s00_axi_aclk
    SLICE_X17Y49         FDCE                                         r  design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[23].diag_reg/tmp_sig_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y49         FDCE (Prop_fdce_C_Q)         0.128     1.563 r  design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[23].diag_reg/tmp_sig_reg[7]/Q
                         net (fo=2, routed)           0.195     1.758    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[23].diag_reg/diag_reg[23]_54[7]
    SLICE_X13Y50         FDCE                                         r  design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[23].diag_reg/tmp_sig_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.949     0.949    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.978 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3042, routed)        0.832     1.810    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[23].diag_reg/s00_axi_aclk
    SLICE_X13Y50         FDCE                                         r  design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[23].diag_reg/tmp_sig_reg[8]/C
                         clock pessimism             -0.108     1.702    
    SLICE_X13Y50         FDCE (Hold_fdce_C_D)         0.019     1.721    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[23].diag_reg/tmp_sig_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_wdata_i_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.953%)  route 0.231ns (62.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.829ns
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.844     0.844    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.870 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3042, routed)        0.585     1.454    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X1Y46          FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_wdata_i_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDRE (Prop_fdre_C_Q)         0.141     1.595 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_wdata_i_reg[19]/Q
                         net (fo=1, routed)           0.231     1.826    design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_payld[24]
    SLICE_X3Y50          FDRE                                         r  design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.949     0.949    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.978 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3042, routed)        0.851     1.829    design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X3Y50          FDRE                                         r  design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[41]/C
                         clock pessimism             -0.108     1.721    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.066     1.787    design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[41]
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[9].diag_reg/tmp_sig_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[9].diag_reg/tmp_sig_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.401%)  route 0.178ns (54.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.809ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.844     0.844    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.870 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3042, routed)        0.561     1.430    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[9].diag_reg/s00_axi_aclk
    SLICE_X24Y42         FDCE                                         r  design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[9].diag_reg/tmp_sig_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y42         FDCE (Prop_fdce_C_Q)         0.148     1.578 r  design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[9].diag_reg/tmp_sig_reg[2]/Q
                         net (fo=2, routed)           0.178     1.756    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[9].diag_reg/Q[2]
    SLICE_X21Y42         FDCE                                         r  design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[9].diag_reg/tmp_sig_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.949     0.949    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.978 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3042, routed)        0.831     1.809    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[9].diag_reg/s00_axi_aclk
    SLICE_X21Y42         FDCE                                         r  design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[9].diag_reg/tmp_sig_reg[3]/C
                         clock pessimism             -0.113     1.696    
    SLICE_X21Y42         FDCE (Hold_fdce_C_D)         0.017     1.713    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[9].diag_reg/tmp_sig_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/slv_reg34_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.876%)  route 0.241ns (63.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.829ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.844     0.844    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.870 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3042, routed)        0.588     1.457    design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X5Y47          FDRE                                         r  design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y47          FDRE (Prop_fdre_C_Q)         0.141     1.598 r  design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[42]/Q
                         net (fo=8, routed)           0.241     1.840    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/s00_axi_wdata[20]
    SLICE_X5Y52          FDRE                                         r  design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/slv_reg34_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.949     0.949    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.978 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3042, routed)        0.851     1.829    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X5Y52          FDRE                                         r  design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/slv_reg34_reg[20]/C
                         clock pessimism             -0.108     1.721    
    SLICE_X5Y52          FDRE (Hold_fdre_C_D)         0.075     1.796    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/slv_reg34_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.044    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X14Y42    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/aw_en_reg/C
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X10Y41    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X10Y41    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/axi_araddr_reg[2]_rep/C
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X14Y40    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/axi_araddr_reg[2]_rep__0/C
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X10Y41    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X10Y41    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/axi_araddr_reg[3]_rep/C
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X14Y40    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/axi_araddr_reg[3]_rep__0/C
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X10Y38    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/axi_araddr_reg[4]/C
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X10Y38    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/axi_araddr_reg[5]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y45    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X16Y36    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y41     design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_srls[1].srl_nx1/shift_reg_reg[0]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y41     design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_srls[2].srl_nx1/shift_reg_reg[0]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X16Y36    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y45    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y41     design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_srls[1].srl_nx1/shift_reg_reg[0]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y41     design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_srls[2].srl_nx1/shift_reg_reg[0]_srl16/CLK
Low Pulse Width   Slow    FDSE/C      n/a            0.500         5.000       4.500      SLICE_X10Y41    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Low Pulse Width   Slow    FDSE/C      n/a            0.500         5.000       4.500      SLICE_X10Y41    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/axi_araddr_reg[2]_rep/C
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X16Y36    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y45    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y41     design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_srls[1].srl_nx1/shift_reg_reg[0]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y41     design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_srls[1].srl_nx1/shift_reg_reg[0]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y41     design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_srls[2].srl_nx1/shift_reg_reg[0]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y41     design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_srls[2].srl_nx1/shift_reg_reg[0]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X16Y36    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y45    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    FDSE/C      n/a            0.500         5.000       4.500      SLICE_X14Y42    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/aw_en_reg/C
High Pulse Width  Slow    FDSE/C      n/a            0.500         5.000       4.500      SLICE_X14Y40    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/axi_araddr_reg[2]_rep__0/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        3.539ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.728ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.539ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[18].diag_reg/tmp_sig_reg[15]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.563ns  (logic 0.606ns (10.893%)  route 4.957ns (89.107%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.282ns = ( 13.282 - 10.000 ) 
    Source Clock Delay      (SCD):    3.680ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.905     1.905    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.006 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3042, routed)        1.674     3.680    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X15Y36         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDRE (Prop_fdre_C_Q)         0.456     4.136 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.858     4.994    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[31].diag_reg/s00_axi_aresetn
    SLICE_X17Y41         LUT1 (Prop_lut1_I0_O)        0.150     5.144 f  design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[31].diag_reg/tmp_enable1_duty50_i_2/O
                         net (fo=2424, routed)        4.099     9.243    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[18].diag_reg/AR[0]
    SLICE_X3Y58          FDCE                                         f  design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[18].diag_reg/tmp_sig_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.654    11.654    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.745 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3042, routed)        1.537    13.282    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[18].diag_reg/s00_axi_aclk
    SLICE_X3Y58          FDCE                                         r  design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[18].diag_reg/tmp_sig_reg[15]/C
                         clock pessimism              0.261    13.543    
                         clock uncertainty           -0.154    13.388    
    SLICE_X3Y58          FDCE (Recov_fdce_C_CLR)     -0.607    12.781    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[18].diag_reg/tmp_sig_reg[15]
  -------------------------------------------------------------------
                         required time                         12.781    
                         arrival time                          -9.243    
  -------------------------------------------------------------------
                         slack                                  3.539    

Slack (MET) :             3.682ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[17].diag_reg/tmp_sig_reg[14]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.507ns  (logic 0.606ns (11.004%)  route 4.901ns (88.996%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.283ns = ( 13.283 - 10.000 ) 
    Source Clock Delay      (SCD):    3.680ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.905     1.905    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.006 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3042, routed)        1.674     3.680    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X15Y36         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDRE (Prop_fdre_C_Q)         0.456     4.136 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.858     4.994    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[31].diag_reg/s00_axi_aresetn
    SLICE_X17Y41         LUT1 (Prop_lut1_I0_O)        0.150     5.144 f  design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[31].diag_reg/tmp_enable1_duty50_i_2/O
                         net (fo=2424, routed)        4.043     9.187    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[17].diag_reg/AR[0]
    SLICE_X4Y56          FDCE                                         f  design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[17].diag_reg/tmp_sig_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.654    11.654    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.745 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3042, routed)        1.538    13.283    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[17].diag_reg/s00_axi_aclk
    SLICE_X4Y56          FDCE                                         r  design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[17].diag_reg/tmp_sig_reg[14]/C
                         clock pessimism              0.261    13.544    
                         clock uncertainty           -0.154    13.389    
    SLICE_X4Y56          FDCE (Recov_fdce_C_CLR)     -0.521    12.868    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[17].diag_reg/tmp_sig_reg[14]
  -------------------------------------------------------------------
                         required time                         12.868    
                         arrival time                          -9.187    
  -------------------------------------------------------------------
                         slack                                  3.682    

Slack (MET) :             3.682ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[28].diag_reg/tmp_sig_reg[15]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.507ns  (logic 0.606ns (11.004%)  route 4.901ns (88.996%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.283ns = ( 13.283 - 10.000 ) 
    Source Clock Delay      (SCD):    3.680ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.905     1.905    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.006 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3042, routed)        1.674     3.680    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X15Y36         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDRE (Prop_fdre_C_Q)         0.456     4.136 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.858     4.994    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[31].diag_reg/s00_axi_aresetn
    SLICE_X17Y41         LUT1 (Prop_lut1_I0_O)        0.150     5.144 f  design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[31].diag_reg/tmp_enable1_duty50_i_2/O
                         net (fo=2424, routed)        4.043     9.187    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[28].diag_reg/AR[0]
    SLICE_X4Y56          FDCE                                         f  design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[28].diag_reg/tmp_sig_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.654    11.654    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.745 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3042, routed)        1.538    13.283    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[28].diag_reg/s00_axi_aclk
    SLICE_X4Y56          FDCE                                         r  design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[28].diag_reg/tmp_sig_reg[15]/C
                         clock pessimism              0.261    13.544    
                         clock uncertainty           -0.154    13.389    
    SLICE_X4Y56          FDCE (Recov_fdce_C_CLR)     -0.521    12.868    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[28].diag_reg/tmp_sig_reg[15]
  -------------------------------------------------------------------
                         required time                         12.868    
                         arrival time                          -9.187    
  -------------------------------------------------------------------
                         slack                                  3.682    

Slack (MET) :             3.682ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[29].diag_reg/tmp_sig_reg[14]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.507ns  (logic 0.606ns (11.004%)  route 4.901ns (88.996%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.283ns = ( 13.283 - 10.000 ) 
    Source Clock Delay      (SCD):    3.680ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.905     1.905    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.006 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3042, routed)        1.674     3.680    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X15Y36         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDRE (Prop_fdre_C_Q)         0.456     4.136 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.858     4.994    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[31].diag_reg/s00_axi_aresetn
    SLICE_X17Y41         LUT1 (Prop_lut1_I0_O)        0.150     5.144 f  design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[31].diag_reg/tmp_enable1_duty50_i_2/O
                         net (fo=2424, routed)        4.043     9.187    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[29].diag_reg/AR[0]
    SLICE_X4Y56          FDCE                                         f  design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[29].diag_reg/tmp_sig_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.654    11.654    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.745 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3042, routed)        1.538    13.283    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[29].diag_reg/s00_axi_aclk
    SLICE_X4Y56          FDCE                                         r  design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[29].diag_reg/tmp_sig_reg[14]/C
                         clock pessimism              0.261    13.544    
                         clock uncertainty           -0.154    13.389    
    SLICE_X4Y56          FDCE (Recov_fdce_C_CLR)     -0.521    12.868    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[29].diag_reg/tmp_sig_reg[14]
  -------------------------------------------------------------------
                         required time                         12.868    
                         arrival time                          -9.187    
  -------------------------------------------------------------------
                         slack                                  3.682    

Slack (MET) :             3.682ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[31].diag_reg/tmp_sig_reg[14]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.507ns  (logic 0.606ns (11.004%)  route 4.901ns (88.996%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.283ns = ( 13.283 - 10.000 ) 
    Source Clock Delay      (SCD):    3.680ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.905     1.905    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.006 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3042, routed)        1.674     3.680    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X15Y36         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDRE (Prop_fdre_C_Q)         0.456     4.136 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.858     4.994    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[31].diag_reg/s00_axi_aresetn
    SLICE_X17Y41         LUT1 (Prop_lut1_I0_O)        0.150     5.144 f  design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[31].diag_reg/tmp_enable1_duty50_i_2/O
                         net (fo=2424, routed)        4.043     9.187    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[31].diag_reg/AR[0]
    SLICE_X4Y56          FDCE                                         f  design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[31].diag_reg/tmp_sig_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.654    11.654    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.745 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3042, routed)        1.538    13.283    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[31].diag_reg/s00_axi_aclk
    SLICE_X4Y56          FDCE                                         r  design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[31].diag_reg/tmp_sig_reg[14]/C
                         clock pessimism              0.261    13.544    
                         clock uncertainty           -0.154    13.389    
    SLICE_X4Y56          FDCE (Recov_fdce_C_CLR)     -0.521    12.868    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[31].diag_reg/tmp_sig_reg[14]
  -------------------------------------------------------------------
                         required time                         12.868    
                         arrival time                          -9.187    
  -------------------------------------------------------------------
                         slack                                  3.682    

Slack (MET) :             3.728ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[16].diag_reg/tmp_sig_reg[16]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.374ns  (logic 0.606ns (11.278%)  route 4.768ns (88.722%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.282ns = ( 13.282 - 10.000 ) 
    Source Clock Delay      (SCD):    3.680ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.905     1.905    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.006 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3042, routed)        1.674     3.680    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X15Y36         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDRE (Prop_fdre_C_Q)         0.456     4.136 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.858     4.994    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[31].diag_reg/s00_axi_aresetn
    SLICE_X17Y41         LUT1 (Prop_lut1_I0_O)        0.150     5.144 f  design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[31].diag_reg/tmp_enable1_duty50_i_2/O
                         net (fo=2424, routed)        3.910     9.053    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[16].diag_reg/AR[0]
    SLICE_X5Y57          FDCE                                         f  design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[16].diag_reg/tmp_sig_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.654    11.654    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.745 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3042, routed)        1.537    13.282    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[16].diag_reg/s00_axi_aclk
    SLICE_X5Y57          FDCE                                         r  design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[16].diag_reg/tmp_sig_reg[16]/C
                         clock pessimism              0.261    13.543    
                         clock uncertainty           -0.154    13.388    
    SLICE_X5Y57          FDCE (Recov_fdce_C_CLR)     -0.607    12.781    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[16].diag_reg/tmp_sig_reg[16]
  -------------------------------------------------------------------
                         required time                         12.781    
                         arrival time                          -9.053    
  -------------------------------------------------------------------
                         slack                                  3.728    

Slack (MET) :             3.728ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[17].diag_reg/tmp_sig_reg[16]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.374ns  (logic 0.606ns (11.278%)  route 4.768ns (88.722%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.282ns = ( 13.282 - 10.000 ) 
    Source Clock Delay      (SCD):    3.680ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.905     1.905    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.006 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3042, routed)        1.674     3.680    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X15Y36         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDRE (Prop_fdre_C_Q)         0.456     4.136 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.858     4.994    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[31].diag_reg/s00_axi_aresetn
    SLICE_X17Y41         LUT1 (Prop_lut1_I0_O)        0.150     5.144 f  design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[31].diag_reg/tmp_enable1_duty50_i_2/O
                         net (fo=2424, routed)        3.910     9.053    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[17].diag_reg/AR[0]
    SLICE_X5Y57          FDCE                                         f  design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[17].diag_reg/tmp_sig_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.654    11.654    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.745 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3042, routed)        1.537    13.282    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[17].diag_reg/s00_axi_aclk
    SLICE_X5Y57          FDCE                                         r  design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[17].diag_reg/tmp_sig_reg[16]/C
                         clock pessimism              0.261    13.543    
                         clock uncertainty           -0.154    13.388    
    SLICE_X5Y57          FDCE (Recov_fdce_C_CLR)     -0.607    12.781    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[17].diag_reg/tmp_sig_reg[16]
  -------------------------------------------------------------------
                         required time                         12.781    
                         arrival time                          -9.053    
  -------------------------------------------------------------------
                         slack                                  3.728    

Slack (MET) :             3.728ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[20].diag_reg/tmp_sig_reg[16]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.374ns  (logic 0.606ns (11.278%)  route 4.768ns (88.722%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.282ns = ( 13.282 - 10.000 ) 
    Source Clock Delay      (SCD):    3.680ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.905     1.905    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.006 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3042, routed)        1.674     3.680    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X15Y36         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDRE (Prop_fdre_C_Q)         0.456     4.136 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.858     4.994    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[31].diag_reg/s00_axi_aresetn
    SLICE_X17Y41         LUT1 (Prop_lut1_I0_O)        0.150     5.144 f  design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[31].diag_reg/tmp_enable1_duty50_i_2/O
                         net (fo=2424, routed)        3.910     9.053    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[20].diag_reg/AR[0]
    SLICE_X5Y57          FDCE                                         f  design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[20].diag_reg/tmp_sig_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.654    11.654    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.745 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3042, routed)        1.537    13.282    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[20].diag_reg/s00_axi_aclk
    SLICE_X5Y57          FDCE                                         r  design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[20].diag_reg/tmp_sig_reg[16]/C
                         clock pessimism              0.261    13.543    
                         clock uncertainty           -0.154    13.388    
    SLICE_X5Y57          FDCE (Recov_fdce_C_CLR)     -0.607    12.781    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[20].diag_reg/tmp_sig_reg[16]
  -------------------------------------------------------------------
                         required time                         12.781    
                         arrival time                          -9.053    
  -------------------------------------------------------------------
                         slack                                  3.728    

Slack (MET) :             3.728ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[22].diag_reg/tmp_sig_reg[16]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.374ns  (logic 0.606ns (11.278%)  route 4.768ns (88.722%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.282ns = ( 13.282 - 10.000 ) 
    Source Clock Delay      (SCD):    3.680ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.905     1.905    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.006 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3042, routed)        1.674     3.680    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X15Y36         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDRE (Prop_fdre_C_Q)         0.456     4.136 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.858     4.994    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[31].diag_reg/s00_axi_aresetn
    SLICE_X17Y41         LUT1 (Prop_lut1_I0_O)        0.150     5.144 f  design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[31].diag_reg/tmp_enable1_duty50_i_2/O
                         net (fo=2424, routed)        3.910     9.053    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[22].diag_reg/AR[0]
    SLICE_X5Y57          FDCE                                         f  design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[22].diag_reg/tmp_sig_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.654    11.654    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.745 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3042, routed)        1.537    13.282    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[22].diag_reg/s00_axi_aclk
    SLICE_X5Y57          FDCE                                         r  design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[22].diag_reg/tmp_sig_reg[16]/C
                         clock pessimism              0.261    13.543    
                         clock uncertainty           -0.154    13.388    
    SLICE_X5Y57          FDCE (Recov_fdce_C_CLR)     -0.607    12.781    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[22].diag_reg/tmp_sig_reg[16]
  -------------------------------------------------------------------
                         required time                         12.781    
                         arrival time                          -9.053    
  -------------------------------------------------------------------
                         slack                                  3.728    

Slack (MET) :             3.728ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[23].diag_reg/tmp_sig_reg[16]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.374ns  (logic 0.606ns (11.278%)  route 4.768ns (88.722%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.282ns = ( 13.282 - 10.000 ) 
    Source Clock Delay      (SCD):    3.680ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.905     1.905    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.006 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3042, routed)        1.674     3.680    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X15Y36         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDRE (Prop_fdre_C_Q)         0.456     4.136 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.858     4.994    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[31].diag_reg/s00_axi_aresetn
    SLICE_X17Y41         LUT1 (Prop_lut1_I0_O)        0.150     5.144 f  design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[31].diag_reg/tmp_enable1_duty50_i_2/O
                         net (fo=2424, routed)        3.910     9.053    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[23].diag_reg/AR[0]
    SLICE_X5Y57          FDCE                                         f  design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[23].diag_reg/tmp_sig_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.654    11.654    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.745 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3042, routed)        1.537    13.282    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[23].diag_reg/s00_axi_aclk
    SLICE_X5Y57          FDCE                                         r  design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[23].diag_reg/tmp_sig_reg[16]/C
                         clock pessimism              0.261    13.543    
                         clock uncertainty           -0.154    13.388    
    SLICE_X5Y57          FDCE (Recov_fdce_C_CLR)     -0.607    12.781    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[23].diag_reg/tmp_sig_reg[16]
  -------------------------------------------------------------------
                         required time                         12.781    
                         arrival time                          -9.053    
  -------------------------------------------------------------------
                         slack                                  3.728    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.728ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/en10mhz_gen/tmp_mux_sel_reg/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.183ns (21.924%)  route 0.652ns (78.076%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.804ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.844     0.844    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.870 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3042, routed)        0.561     1.430    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X15Y36         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDRE (Prop_fdre_C_Q)         0.141     1.571 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.303     1.874    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[31].diag_reg/s00_axi_aresetn
    SLICE_X17Y41         LUT1 (Prop_lut1_I0_O)        0.042     1.916 f  design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[31].diag_reg/tmp_enable1_duty50_i_2/O
                         net (fo=2424, routed)        0.349     2.265    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/en10mhz_gen/AR[0]
    SLICE_X23Y37         FDCE                                         f  design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/en10mhz_gen/tmp_mux_sel_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.949     0.949    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.978 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3042, routed)        0.826     1.804    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/en10mhz_gen/s00_axi_aclk
    SLICE_X23Y37         FDCE                                         r  design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/en10mhz_gen/tmp_mux_sel_reg/C
                         clock pessimism             -0.113     1.691    
    SLICE_X23Y37         FDCE (Remov_fdce_C_CLR)     -0.154     1.537    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/en10mhz_gen/tmp_mux_sel_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           2.265    
  -------------------------------------------------------------------
                         slack                                  0.728    

Slack (MET) :             0.733ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/en10mhz_gen/enable_counts_reg[10]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.183ns (21.810%)  route 0.656ns (78.190%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.804ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.844     0.844    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.870 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3042, routed)        0.561     1.430    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X15Y36         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDRE (Prop_fdre_C_Q)         0.141     1.571 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.303     1.874    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[31].diag_reg/s00_axi_aresetn
    SLICE_X17Y41         LUT1 (Prop_lut1_I0_O)        0.042     1.916 f  design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[31].diag_reg/tmp_enable1_duty50_i_2/O
                         net (fo=2424, routed)        0.353     2.269    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/en10mhz_gen/AR[0]
    SLICE_X22Y37         FDCE                                         f  design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/en10mhz_gen/enable_counts_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.949     0.949    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.978 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3042, routed)        0.826     1.804    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/en10mhz_gen/s00_axi_aclk
    SLICE_X22Y37         FDCE                                         r  design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/en10mhz_gen/enable_counts_reg[10]/C
                         clock pessimism             -0.113     1.691    
    SLICE_X22Y37         FDCE (Remov_fdce_C_CLR)     -0.154     1.537    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/en10mhz_gen/enable_counts_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           2.269    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.733ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/en10mhz_gen/enable_counts_reg[11]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.183ns (21.810%)  route 0.656ns (78.190%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.804ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.844     0.844    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.870 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3042, routed)        0.561     1.430    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X15Y36         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDRE (Prop_fdre_C_Q)         0.141     1.571 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.303     1.874    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[31].diag_reg/s00_axi_aresetn
    SLICE_X17Y41         LUT1 (Prop_lut1_I0_O)        0.042     1.916 f  design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[31].diag_reg/tmp_enable1_duty50_i_2/O
                         net (fo=2424, routed)        0.353     2.269    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/en10mhz_gen/AR[0]
    SLICE_X22Y37         FDCE                                         f  design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/en10mhz_gen/enable_counts_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.949     0.949    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.978 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3042, routed)        0.826     1.804    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/en10mhz_gen/s00_axi_aclk
    SLICE_X22Y37         FDCE                                         r  design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/en10mhz_gen/enable_counts_reg[11]/C
                         clock pessimism             -0.113     1.691    
    SLICE_X22Y37         FDCE (Remov_fdce_C_CLR)     -0.154     1.537    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/en10mhz_gen/enable_counts_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           2.269    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.733ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/en10mhz_gen/enable_counts_reg[8]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.183ns (21.810%)  route 0.656ns (78.190%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.804ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.844     0.844    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.870 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3042, routed)        0.561     1.430    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X15Y36         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDRE (Prop_fdre_C_Q)         0.141     1.571 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.303     1.874    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[31].diag_reg/s00_axi_aresetn
    SLICE_X17Y41         LUT1 (Prop_lut1_I0_O)        0.042     1.916 f  design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[31].diag_reg/tmp_enable1_duty50_i_2/O
                         net (fo=2424, routed)        0.353     2.269    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/en10mhz_gen/AR[0]
    SLICE_X22Y37         FDCE                                         f  design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/en10mhz_gen/enable_counts_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.949     0.949    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.978 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3042, routed)        0.826     1.804    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/en10mhz_gen/s00_axi_aclk
    SLICE_X22Y37         FDCE                                         r  design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/en10mhz_gen/enable_counts_reg[8]/C
                         clock pessimism             -0.113     1.691    
    SLICE_X22Y37         FDCE (Remov_fdce_C_CLR)     -0.154     1.537    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/en10mhz_gen/enable_counts_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           2.269    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.733ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/en10mhz_gen/enable_counts_reg[9]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.183ns (21.810%)  route 0.656ns (78.190%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.804ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.844     0.844    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.870 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3042, routed)        0.561     1.430    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X15Y36         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDRE (Prop_fdre_C_Q)         0.141     1.571 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.303     1.874    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[31].diag_reg/s00_axi_aresetn
    SLICE_X17Y41         LUT1 (Prop_lut1_I0_O)        0.042     1.916 f  design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[31].diag_reg/tmp_enable1_duty50_i_2/O
                         net (fo=2424, routed)        0.353     2.269    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/en10mhz_gen/AR[0]
    SLICE_X22Y37         FDCE                                         f  design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/en10mhz_gen/enable_counts_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.949     0.949    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.978 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3042, routed)        0.826     1.804    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/en10mhz_gen/s00_axi_aclk
    SLICE_X22Y37         FDCE                                         r  design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/en10mhz_gen/enable_counts_reg[9]/C
                         clock pessimism             -0.113     1.691    
    SLICE_X22Y37         FDCE (Remov_fdce_C_CLR)     -0.154     1.537    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/en10mhz_gen/enable_counts_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           2.269    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.746ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[10].diag_reg/tmp_sig_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.183ns (21.358%)  route 0.674ns (78.642%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.808ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.844     0.844    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.870 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3042, routed)        0.561     1.430    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X15Y36         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDRE (Prop_fdre_C_Q)         0.141     1.571 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.303     1.874    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[31].diag_reg/s00_axi_aresetn
    SLICE_X17Y41         LUT1 (Prop_lut1_I0_O)        0.042     1.916 f  design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[31].diag_reg/tmp_enable1_duty50_i_2/O
                         net (fo=2424, routed)        0.371     2.287    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[10].diag_reg/AR[0]
    SLICE_X23Y45         FDCE                                         f  design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[10].diag_reg/tmp_sig_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.949     0.949    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.978 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3042, routed)        0.830     1.808    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[10].diag_reg/s00_axi_aclk
    SLICE_X23Y45         FDCE                                         r  design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[10].diag_reg/tmp_sig_reg[6]/C
                         clock pessimism             -0.113     1.695    
    SLICE_X23Y45         FDCE (Remov_fdce_C_CLR)     -0.154     1.541    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[10].diag_reg/tmp_sig_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           2.287    
  -------------------------------------------------------------------
                         slack                                  0.746    

Slack (MET) :             0.746ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[17].diag_reg/tmp_sig_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.183ns (21.358%)  route 0.674ns (78.642%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.808ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.844     0.844    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.870 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3042, routed)        0.561     1.430    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X15Y36         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDRE (Prop_fdre_C_Q)         0.141     1.571 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.303     1.874    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[31].diag_reg/s00_axi_aresetn
    SLICE_X17Y41         LUT1 (Prop_lut1_I0_O)        0.042     1.916 f  design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[31].diag_reg/tmp_enable1_duty50_i_2/O
                         net (fo=2424, routed)        0.371     2.287    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[17].diag_reg/AR[0]
    SLICE_X23Y45         FDCE                                         f  design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[17].diag_reg/tmp_sig_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.949     0.949    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.978 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3042, routed)        0.830     1.808    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[17].diag_reg/s00_axi_aclk
    SLICE_X23Y45         FDCE                                         r  design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[17].diag_reg/tmp_sig_reg[4]/C
                         clock pessimism             -0.113     1.695    
    SLICE_X23Y45         FDCE (Remov_fdce_C_CLR)     -0.154     1.541    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[17].diag_reg/tmp_sig_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           2.287    
  -------------------------------------------------------------------
                         slack                                  0.746    

Slack (MET) :             0.746ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[18].diag_reg/tmp_sig_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.183ns (21.358%)  route 0.674ns (78.642%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.808ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.844     0.844    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.870 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3042, routed)        0.561     1.430    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X15Y36         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDRE (Prop_fdre_C_Q)         0.141     1.571 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.303     1.874    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[31].diag_reg/s00_axi_aresetn
    SLICE_X17Y41         LUT1 (Prop_lut1_I0_O)        0.042     1.916 f  design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[31].diag_reg/tmp_enable1_duty50_i_2/O
                         net (fo=2424, routed)        0.371     2.287    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[18].diag_reg/AR[0]
    SLICE_X23Y45         FDCE                                         f  design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[18].diag_reg/tmp_sig_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.949     0.949    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.978 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3042, routed)        0.830     1.808    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[18].diag_reg/s00_axi_aclk
    SLICE_X23Y45         FDCE                                         r  design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[18].diag_reg/tmp_sig_reg[4]/C
                         clock pessimism             -0.113     1.695    
    SLICE_X23Y45         FDCE (Remov_fdce_C_CLR)     -0.154     1.541    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[18].diag_reg/tmp_sig_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           2.287    
  -------------------------------------------------------------------
                         slack                                  0.746    

Slack (MET) :             0.746ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[21].diag_reg/tmp_sig_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.183ns (21.358%)  route 0.674ns (78.642%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.808ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.844     0.844    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.870 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3042, routed)        0.561     1.430    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X15Y36         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDRE (Prop_fdre_C_Q)         0.141     1.571 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.303     1.874    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[31].diag_reg/s00_axi_aresetn
    SLICE_X17Y41         LUT1 (Prop_lut1_I0_O)        0.042     1.916 f  design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[31].diag_reg/tmp_enable1_duty50_i_2/O
                         net (fo=2424, routed)        0.371     2.287    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[21].diag_reg/AR[0]
    SLICE_X23Y45         FDCE                                         f  design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[21].diag_reg/tmp_sig_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.949     0.949    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.978 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3042, routed)        0.830     1.808    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[21].diag_reg/s00_axi_aclk
    SLICE_X23Y45         FDCE                                         r  design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[21].diag_reg/tmp_sig_reg[4]/C
                         clock pessimism             -0.113     1.695    
    SLICE_X23Y45         FDCE (Remov_fdce_C_CLR)     -0.154     1.541    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[21].diag_reg/tmp_sig_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           2.287    
  -------------------------------------------------------------------
                         slack                                  0.746    

Slack (MET) :             0.746ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[24].diag_reg/tmp_sig_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.183ns (21.358%)  route 0.674ns (78.642%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.808ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.844     0.844    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.870 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3042, routed)        0.561     1.430    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X15Y36         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDRE (Prop_fdre_C_Q)         0.141     1.571 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.303     1.874    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[31].diag_reg/s00_axi_aresetn
    SLICE_X17Y41         LUT1 (Prop_lut1_I0_O)        0.042     1.916 f  design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[31].diag_reg/tmp_enable1_duty50_i_2/O
                         net (fo=2424, routed)        0.371     2.287    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[24].diag_reg/AR[0]
    SLICE_X23Y45         FDCE                                         f  design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[24].diag_reg/tmp_sig_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.949     0.949    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.978 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3042, routed)        0.830     1.808    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[24].diag_reg/s00_axi_aclk
    SLICE_X23Y45         FDCE                                         r  design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[24].diag_reg/tmp_sig_reg[4]/C
                         clock pessimism             -0.113     1.695    
    SLICE_X23Y45         FDCE (Remov_fdce_C_CLR)     -0.154     1.541    design_1_i/axi_espulsore_0/U0/axi_espulsore_v1_0_S00_AXI_inst/espulsore1/diag_data_buffer[24].diag_reg/tmp_sig_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           2.287    
  -------------------------------------------------------------------
                         slack                                  0.746    





