{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 03 15:37:57 2010 " "Info: Processing started: Sun Oct 03 15:37:57 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ship_proto -c ship_proto --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ship_proto -c ship_proto --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "ethernet_clk:e25\|altpll:altpll_component\|_clk0 memory data_tx_rx:packet_mover\|dm9000a_controller:ethernet\|rx_data_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_ueo1:auto_generated\|altsyncram_1g01:fifo_ram\|ram_block14a0~portb_address_reg5 register data_tx_rx:packet_mover\|dm9000a_controller:ethernet\|data_out\[4\] 33.053 ns " "Info: Slack time is 33.053 ns for clock \"ethernet_clk:e25\|altpll:altpll_component\|_clk0\" between source memory \"data_tx_rx:packet_mover\|dm9000a_controller:ethernet\|rx_data_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_ueo1:auto_generated\|altsyncram_1g01:fifo_ram\|ram_block14a0~portb_address_reg5\" and destination register \"data_tx_rx:packet_mover\|dm9000a_controller:ethernet\|data_out\[4\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "143.97 MHz 6.946 ns " "Info: Fmax is 143.97 MHz (period= 6.946 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "39.763 ns + Largest memory register " "Info: + Largest memory to register requirement is 39.763 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "39.999 ns + " "Info: + Setup relationship between source and destination is 39.999 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 37.615 ns " "Info: + Latch edge is 37.615 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination ethernet_clk:e25\|altpll:altpll_component\|_clk0 39.999 ns -2.384 ns  50 " "Info: Clock period of Destination clock \"ethernet_clk:e25\|altpll:altpll_component\|_clk0\" is 39.999 ns with  offset of -2.384 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.384 ns " "Info: - Launch edge is -2.384 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source ethernet_clk:e25\|altpll:altpll_component\|_clk0 39.999 ns -2.384 ns  50 " "Info: Clock period of Source clock \"ethernet_clk:e25\|altpll:altpll_component\|_clk0\" is 39.999 ns with  offset of -2.384 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.063 ns + Largest " "Info: + Largest clock skew is -0.063 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ethernet_clk:e25\|altpll:altpll_component\|_clk0 destination 2.612 ns + Shortest register " "Info: + Shortest clock path from clock \"ethernet_clk:e25\|altpll:altpll_component\|_clk0\" to destination register is 2.612 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ethernet_clk:e25\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ethernet_clk:e25\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ethernet_clk:e25|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns ethernet_clk:e25\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 330 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 330; COMB Node = 'ethernet_clk:e25\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { ethernet_clk:e25|altpll:altpll_component|_clk0 ethernet_clk:e25|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(0.537 ns) 2.612 ns data_tx_rx:packet_mover\|dm9000a_controller:ethernet\|data_out\[4\] 3 REG LCFF_X47_Y29_N9 3 " "Info: 3: + IC(1.000 ns) + CELL(0.537 ns) = 2.612 ns; Loc. = LCFF_X47_Y29_N9; Fanout = 3; REG Node = 'data_tx_rx:packet_mover\|dm9000a_controller:ethernet\|data_out\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.537 ns" { ethernet_clk:e25|altpll:altpll_component|_clk0~clkctrl data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[4] } "NODE_NAME" } } { "ethernet/dm9000a_controller.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ethernet/dm9000a_controller.v" 178 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.56 % ) " "Info: Total cell delay = 0.537 ns ( 20.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.075 ns ( 79.44 % ) " "Info: Total interconnect delay = 2.075 ns ( 79.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.612 ns" { ethernet_clk:e25|altpll:altpll_component|_clk0 ethernet_clk:e25|altpll:altpll_component|_clk0~clkctrl data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.612 ns" { ethernet_clk:e25|altpll:altpll_component|_clk0 {} ethernet_clk:e25|altpll:altpll_component|_clk0~clkctrl {} data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[4] {} } { 0.000ns 1.075ns 1.000ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ethernet_clk:e25\|altpll:altpll_component\|_clk0 source 2.675 ns - Longest memory " "Info: - Longest clock path from clock \"ethernet_clk:e25\|altpll:altpll_component\|_clk0\" to source memory is 2.675 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ethernet_clk:e25\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ethernet_clk:e25\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ethernet_clk:e25|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns ethernet_clk:e25\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 330 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 330; COMB Node = 'ethernet_clk:e25\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { ethernet_clk:e25|altpll:altpll_component|_clk0 ethernet_clk:e25|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.911 ns) + CELL(0.689 ns) 2.675 ns data_tx_rx:packet_mover\|dm9000a_controller:ethernet\|rx_data_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_ueo1:auto_generated\|altsyncram_1g01:fifo_ram\|ram_block14a0~portb_address_reg5 3 MEM M4K_X52_Y27 16 " "Info: 3: + IC(0.911 ns) + CELL(0.689 ns) = 2.675 ns; Loc. = M4K_X52_Y27; Fanout = 16; MEM Node = 'data_tx_rx:packet_mover\|dm9000a_controller:ethernet\|rx_data_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_ueo1:auto_generated\|altsyncram_1g01:fifo_ram\|ram_block14a0~portb_address_reg5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { ethernet_clk:e25|altpll:altpll_component|_clk0~clkctrl data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg5 } "NODE_NAME" } } { "db/altsyncram_1g01.tdf" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/db/altsyncram_1g01.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.689 ns ( 25.76 % ) " "Info: Total cell delay = 0.689 ns ( 25.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.986 ns ( 74.24 % ) " "Info: Total interconnect delay = 1.986 ns ( 74.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.675 ns" { ethernet_clk:e25|altpll:altpll_component|_clk0 ethernet_clk:e25|altpll:altpll_component|_clk0~clkctrl data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg5 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.675 ns" { ethernet_clk:e25|altpll:altpll_component|_clk0 {} ethernet_clk:e25|altpll:altpll_component|_clk0~clkctrl {} data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg5 {} } { 0.000ns 1.075ns 0.911ns } { 0.000ns 0.000ns 0.689ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.612 ns" { ethernet_clk:e25|altpll:altpll_component|_clk0 ethernet_clk:e25|altpll:altpll_component|_clk0~clkctrl data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.612 ns" { ethernet_clk:e25|altpll:altpll_component|_clk0 {} ethernet_clk:e25|altpll:altpll_component|_clk0~clkctrl {} data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[4] {} } { 0.000ns 1.075ns 1.000ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.675 ns" { ethernet_clk:e25|altpll:altpll_component|_clk0 ethernet_clk:e25|altpll:altpll_component|_clk0~clkctrl data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg5 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.675 ns" { ethernet_clk:e25|altpll:altpll_component|_clk0 {} ethernet_clk:e25|altpll:altpll_component|_clk0~clkctrl {} data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg5 {} } { 0.000ns 1.075ns 0.911ns } { 0.000ns 0.000ns 0.689ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns - " "Info: - Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_1g01.tdf" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/db/altsyncram_1g01.tdf" 39 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "ethernet/dm9000a_controller.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ethernet/dm9000a_controller.v" 178 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.612 ns" { ethernet_clk:e25|altpll:altpll_component|_clk0 ethernet_clk:e25|altpll:altpll_component|_clk0~clkctrl data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.612 ns" { ethernet_clk:e25|altpll:altpll_component|_clk0 {} ethernet_clk:e25|altpll:altpll_component|_clk0~clkctrl {} data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[4] {} } { 0.000ns 1.075ns 1.000ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.675 ns" { ethernet_clk:e25|altpll:altpll_component|_clk0 ethernet_clk:e25|altpll:altpll_component|_clk0~clkctrl data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg5 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.675 ns" { ethernet_clk:e25|altpll:altpll_component|_clk0 {} ethernet_clk:e25|altpll:altpll_component|_clk0~clkctrl {} data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg5 {} } { 0.000ns 1.075ns 0.911ns } { 0.000ns 0.000ns 0.689ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.710 ns - Longest memory register " "Info: - Longest memory to register delay is 6.710 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns data_tx_rx:packet_mover\|dm9000a_controller:ethernet\|rx_data_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_ueo1:auto_generated\|altsyncram_1g01:fifo_ram\|ram_block14a0~portb_address_reg5 1 MEM M4K_X52_Y27 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X52_Y27; Fanout = 16; MEM Node = 'data_tx_rx:packet_mover\|dm9000a_controller:ethernet\|rx_data_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_ueo1:auto_generated\|altsyncram_1g01:fifo_ram\|ram_block14a0~portb_address_reg5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg5 } "NODE_NAME" } } { "db/altsyncram_1g01.tdf" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/db/altsyncram_1g01.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.991 ns) 2.991 ns data_tx_rx:packet_mover\|dm9000a_controller:ethernet\|rx_data_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_ueo1:auto_generated\|altsyncram_1g01:fifo_ram\|q_b\[4\] 2 MEM M4K_X52_Y27 3 " "Info: 2: + IC(0.000 ns) + CELL(2.991 ns) = 2.991 ns; Loc. = M4K_X52_Y27; Fanout = 3; MEM Node = 'data_tx_rx:packet_mover\|dm9000a_controller:ethernet\|rx_data_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_ueo1:auto_generated\|altsyncram_1g01:fifo_ram\|q_b\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.991 ns" { data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg5 data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|q_b[4] } "NODE_NAME" } } { "db/altsyncram_1g01.tdf" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/db/altsyncram_1g01.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.107 ns) + CELL(0.419 ns) 4.517 ns data_tx_rx:packet_mover\|dm9000a_controller:ethernet\|Selector20~1 3 COMB LCCOMB_X43_Y27_N2 1 " "Info: 3: + IC(1.107 ns) + CELL(0.419 ns) = 4.517 ns; Loc. = LCCOMB_X43_Y27_N2; Fanout = 1; COMB Node = 'data_tx_rx:packet_mover\|dm9000a_controller:ethernet\|Selector20~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.526 ns" { data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|q_b[4] data_tx_rx:packet_mover|dm9000a_controller:ethernet|Selector20~1 } "NODE_NAME" } } { "ethernet/dm9000a_controller.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ethernet/dm9000a_controller.v" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.982 ns) + CELL(0.420 ns) 5.919 ns data_tx_rx:packet_mover\|dm9000a_controller:ethernet\|Selector20~2 4 COMB LCCOMB_X47_Y29_N20 1 " "Info: 4: + IC(0.982 ns) + CELL(0.420 ns) = 5.919 ns; Loc. = LCCOMB_X47_Y29_N20; Fanout = 1; COMB Node = 'data_tx_rx:packet_mover\|dm9000a_controller:ethernet\|Selector20~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.402 ns" { data_tx_rx:packet_mover|dm9000a_controller:ethernet|Selector20~1 data_tx_rx:packet_mover|dm9000a_controller:ethernet|Selector20~2 } "NODE_NAME" } } { "ethernet/dm9000a_controller.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ethernet/dm9000a_controller.v" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.438 ns) 6.626 ns data_tx_rx:packet_mover\|dm9000a_controller:ethernet\|Selector20~5 5 COMB LCCOMB_X47_Y29_N8 1 " "Info: 5: + IC(0.269 ns) + CELL(0.438 ns) = 6.626 ns; Loc. = LCCOMB_X47_Y29_N8; Fanout = 1; COMB Node = 'data_tx_rx:packet_mover\|dm9000a_controller:ethernet\|Selector20~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.707 ns" { data_tx_rx:packet_mover|dm9000a_controller:ethernet|Selector20~2 data_tx_rx:packet_mover|dm9000a_controller:ethernet|Selector20~5 } "NODE_NAME" } } { "ethernet/dm9000a_controller.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ethernet/dm9000a_controller.v" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.710 ns data_tx_rx:packet_mover\|dm9000a_controller:ethernet\|data_out\[4\] 6 REG LCFF_X47_Y29_N9 3 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 6.710 ns; Loc. = LCFF_X47_Y29_N9; Fanout = 3; REG Node = 'data_tx_rx:packet_mover\|dm9000a_controller:ethernet\|data_out\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { data_tx_rx:packet_mover|dm9000a_controller:ethernet|Selector20~5 data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[4] } "NODE_NAME" } } { "ethernet/dm9000a_controller.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ethernet/dm9000a_controller.v" 178 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.352 ns ( 64.86 % ) " "Info: Total cell delay = 4.352 ns ( 64.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.358 ns ( 35.14 % ) " "Info: Total interconnect delay = 2.358 ns ( 35.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.710 ns" { data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg5 data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|q_b[4] data_tx_rx:packet_mover|dm9000a_controller:ethernet|Selector20~1 data_tx_rx:packet_mover|dm9000a_controller:ethernet|Selector20~2 data_tx_rx:packet_mover|dm9000a_controller:ethernet|Selector20~5 data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.710 ns" { data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg5 {} data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|q_b[4] {} data_tx_rx:packet_mover|dm9000a_controller:ethernet|Selector20~1 {} data_tx_rx:packet_mover|dm9000a_controller:ethernet|Selector20~2 {} data_tx_rx:packet_mover|dm9000a_controller:ethernet|Selector20~5 {} data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[4] {} } { 0.000ns 0.000ns 1.107ns 0.982ns 0.269ns 0.000ns } { 0.000ns 2.991ns 0.419ns 0.420ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.612 ns" { ethernet_clk:e25|altpll:altpll_component|_clk0 ethernet_clk:e25|altpll:altpll_component|_clk0~clkctrl data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.612 ns" { ethernet_clk:e25|altpll:altpll_component|_clk0 {} ethernet_clk:e25|altpll:altpll_component|_clk0~clkctrl {} data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[4] {} } { 0.000ns 1.075ns 1.000ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.675 ns" { ethernet_clk:e25|altpll:altpll_component|_clk0 ethernet_clk:e25|altpll:altpll_component|_clk0~clkctrl data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg5 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.675 ns" { ethernet_clk:e25|altpll:altpll_component|_clk0 {} ethernet_clk:e25|altpll:altpll_component|_clk0~clkctrl {} data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg5 {} } { 0.000ns 1.075ns 0.911ns } { 0.000ns 0.000ns 0.689ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.710 ns" { data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg5 data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|q_b[4] data_tx_rx:packet_mover|dm9000a_controller:ethernet|Selector20~1 data_tx_rx:packet_mover|dm9000a_controller:ethernet|Selector20~2 data_tx_rx:packet_mover|dm9000a_controller:ethernet|Selector20~5 data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.710 ns" { data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg5 {} data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|q_b[4] {} data_tx_rx:packet_mover|dm9000a_controller:ethernet|Selector20~1 {} data_tx_rx:packet_mover|dm9000a_controller:ethernet|Selector20~2 {} data_tx_rx:packet_mover|dm9000a_controller:ethernet|Selector20~5 {} data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[4] {} } { 0.000ns 0.000ns 1.107ns 0.982ns 0.269ns 0.000ns } { 0.000ns 2.991ns 0.419ns 0.420ns 0.438ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLOCK_50 register count\[0\] register to_see2\[8\] 12.383 ns " "Info: Slack time is 12.383 ns for clock \"CLOCK_50\" between source register \"count\[0\]\" and destination register \"to_see2\[8\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "131.29 MHz 7.617 ns " "Info: Fmax is 131.29 MHz (period= 7.617 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "19.794 ns + Largest register register " "Info: + Largest register to register requirement is 19.794 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.000 ns + " "Info: + Setup relationship between source and destination is 20.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 20.000 ns " "Info: + Latch edge is 20.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.008 ns + Largest " "Info: + Largest clock skew is 0.008 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.669 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 2.669 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "ship_proto.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ship_proto.v" 160 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 1094 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 1094; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "ship_proto.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ship_proto.v" 160 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.015 ns) + CELL(0.537 ns) 2.669 ns to_see2\[8\] 3 REG LCFF_X37_Y22_N23 7 " "Info: 3: + IC(1.015 ns) + CELL(0.537 ns) = 2.669 ns; Loc. = LCFF_X37_Y22_N23; Fanout = 7; REG Node = 'to_see2\[8\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.552 ns" { CLOCK_50~clkctrl to_see2[8] } "NODE_NAME" } } { "ship_proto.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ship_proto.v" 412 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.55 % ) " "Info: Total cell delay = 1.536 ns ( 57.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.133 ns ( 42.45 % ) " "Info: Total interconnect delay = 1.133 ns ( 42.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { CLOCK_50 CLOCK_50~clkctrl to_see2[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.669 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} to_see2[8] {} } { 0.000ns 0.000ns 0.118ns 1.015ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.661 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 2.661 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "ship_proto.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ship_proto.v" 160 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 1094 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 1094; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "ship_proto.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ship_proto.v" 160 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.007 ns) + CELL(0.537 ns) 2.661 ns count\[0\] 3 REG LCFF_X38_Y24_N15 34 " "Info: 3: + IC(1.007 ns) + CELL(0.537 ns) = 2.661 ns; Loc. = LCFF_X38_Y24_N15; Fanout = 34; REG Node = 'count\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.544 ns" { CLOCK_50~clkctrl count[0] } "NODE_NAME" } } { "ship_proto.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ship_proto.v" 412 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.72 % ) " "Info: Total cell delay = 1.536 ns ( 57.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.125 ns ( 42.28 % ) " "Info: Total interconnect delay = 1.125 ns ( 42.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.661 ns" { CLOCK_50 CLOCK_50~clkctrl count[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.661 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} count[0] {} } { 0.000ns 0.000ns 0.118ns 1.007ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { CLOCK_50 CLOCK_50~clkctrl to_see2[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.669 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} to_see2[8] {} } { 0.000ns 0.000ns 0.118ns 1.015ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.661 ns" { CLOCK_50 CLOCK_50~clkctrl count[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.661 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} count[0] {} } { 0.000ns 0.000ns 0.118ns 1.007ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "ship_proto.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ship_proto.v" 412 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "ship_proto.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ship_proto.v" 412 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { CLOCK_50 CLOCK_50~clkctrl to_see2[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.669 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} to_see2[8] {} } { 0.000ns 0.000ns 0.118ns 1.015ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.661 ns" { CLOCK_50 CLOCK_50~clkctrl count[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.661 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} count[0] {} } { 0.000ns 0.000ns 0.118ns 1.007ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.411 ns - Longest register register " "Info: - Longest register to register delay is 7.411 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count\[0\] 1 REG LCFF_X38_Y24_N15 34 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y24_N15; Fanout = 34; REG Node = 'count\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[0] } "NODE_NAME" } } { "ship_proto.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ship_proto.v" 412 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.776 ns) + CELL(0.437 ns) 1.213 ns to_see2~58 2 COMB LCCOMB_X34_Y24_N10 1 " "Info: 2: + IC(0.776 ns) + CELL(0.437 ns) = 1.213 ns; Loc. = LCCOMB_X34_Y24_N10; Fanout = 1; COMB Node = 'to_see2~58'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.213 ns" { count[0] to_see2~58 } "NODE_NAME" } } { "ship_proto.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ship_proto.v" 388 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.739 ns) + CELL(0.438 ns) 2.390 ns to_see2~59 3 COMB LCCOMB_X33_Y23_N20 1 " "Info: 3: + IC(0.739 ns) + CELL(0.438 ns) = 2.390 ns; Loc. = LCCOMB_X33_Y23_N20; Fanout = 1; COMB Node = 'to_see2~59'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.177 ns" { to_see2~58 to_see2~59 } "NODE_NAME" } } { "ship_proto.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ship_proto.v" 388 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.706 ns) + CELL(0.437 ns) 3.533 ns to_see2~60 4 COMB LCCOMB_X37_Y23_N6 1 " "Info: 4: + IC(0.706 ns) + CELL(0.437 ns) = 3.533 ns; Loc. = LCCOMB_X37_Y23_N6; Fanout = 1; COMB Node = 'to_see2~60'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.143 ns" { to_see2~59 to_see2~60 } "NODE_NAME" } } { "ship_proto.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ship_proto.v" 388 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.684 ns) + CELL(0.416 ns) 4.633 ns to_see2~61 5 COMB LCCOMB_X40_Y23_N10 1 " "Info: 5: + IC(0.684 ns) + CELL(0.416 ns) = 4.633 ns; Loc. = LCCOMB_X40_Y23_N10; Fanout = 1; COMB Node = 'to_see2~61'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { to_see2~60 to_see2~61 } "NODE_NAME" } } { "ship_proto.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ship_proto.v" 388 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.150 ns) 5.025 ns to_see2~62 6 COMB LCCOMB_X40_Y23_N12 1 " "Info: 6: + IC(0.242 ns) + CELL(0.150 ns) = 5.025 ns; Loc. = LCCOMB_X40_Y23_N12; Fanout = 1; COMB Node = 'to_see2~62'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.392 ns" { to_see2~61 to_see2~62 } "NODE_NAME" } } { "ship_proto.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ship_proto.v" 388 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.741 ns) + CELL(0.438 ns) 6.204 ns to_see2~63 7 COMB LCCOMB_X41_Y24_N22 1 " "Info: 7: + IC(0.741 ns) + CELL(0.438 ns) = 6.204 ns; Loc. = LCCOMB_X41_Y24_N22; Fanout = 1; COMB Node = 'to_see2~63'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.179 ns" { to_see2~62 to_see2~63 } "NODE_NAME" } } { "ship_proto.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ship_proto.v" 388 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.974 ns) + CELL(0.149 ns) 7.327 ns to_see2~92 8 COMB LCCOMB_X37_Y22_N22 1 " "Info: 8: + IC(0.974 ns) + CELL(0.149 ns) = 7.327 ns; Loc. = LCCOMB_X37_Y22_N22; Fanout = 1; COMB Node = 'to_see2~92'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.123 ns" { to_see2~63 to_see2~92 } "NODE_NAME" } } { "ship_proto.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ship_proto.v" 388 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.411 ns to_see2\[8\] 9 REG LCFF_X37_Y22_N23 7 " "Info: 9: + IC(0.000 ns) + CELL(0.084 ns) = 7.411 ns; Loc. = LCFF_X37_Y22_N23; Fanout = 7; REG Node = 'to_see2\[8\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { to_see2~92 to_see2[8] } "NODE_NAME" } } { "ship_proto.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ship_proto.v" 412 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.549 ns ( 34.39 % ) " "Info: Total cell delay = 2.549 ns ( 34.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.862 ns ( 65.61 % ) " "Info: Total interconnect delay = 4.862 ns ( 65.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.411 ns" { count[0] to_see2~58 to_see2~59 to_see2~60 to_see2~61 to_see2~62 to_see2~63 to_see2~92 to_see2[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.411 ns" { count[0] {} to_see2~58 {} to_see2~59 {} to_see2~60 {} to_see2~61 {} to_see2~62 {} to_see2~63 {} to_see2~92 {} to_see2[8] {} } { 0.000ns 0.776ns 0.739ns 0.706ns 0.684ns 0.242ns 0.741ns 0.974ns 0.000ns } { 0.000ns 0.437ns 0.438ns 0.437ns 0.416ns 0.150ns 0.438ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { CLOCK_50 CLOCK_50~clkctrl to_see2[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.669 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} to_see2[8] {} } { 0.000ns 0.000ns 0.118ns 1.015ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.661 ns" { CLOCK_50 CLOCK_50~clkctrl count[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.661 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} count[0] {} } { 0.000ns 0.000ns 0.118ns 1.007ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.411 ns" { count[0] to_see2~58 to_see2~59 to_see2~60 to_see2~61 to_see2~62 to_see2~63 to_see2~92 to_see2[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.411 ns" { count[0] {} to_see2~58 {} to_see2~59 {} to_see2~60 {} to_see2~61 {} to_see2~62 {} to_see2~63 {} to_see2~92 {} to_see2[8] {} } { 0.000ns 0.776ns 0.739ns 0.706ns 0.684ns 0.242ns 0.741ns 0.974ns 0.000ns } { 0.000ns 0.437ns 0.438ns 0.437ns 0.416ns 0.150ns 0.438ns 0.149ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLOCK_27 " "Info: No valid register-to-register data paths exist for clock \"CLOCK_27\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "ethernet_clk:e25\|altpll:altpll_component\|_clk0 register data_tx_rx:packet_mover\|dm9000a_controller:ethernet\|link_status register data_tx_rx:packet_mover\|dm9000a_controller:ethernet\|link_status 391 ps " "Info: Minimum slack time is 391 ps for clock \"ethernet_clk:e25\|altpll:altpll_component\|_clk0\" between source register \"data_tx_rx:packet_mover\|dm9000a_controller:ethernet\|link_status\" and destination register \"data_tx_rx:packet_mover\|dm9000a_controller:ethernet\|link_status\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns data_tx_rx:packet_mover\|dm9000a_controller:ethernet\|link_status 1 REG LCFF_X44_Y29_N9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X44_Y29_N9; Fanout = 2; REG Node = 'data_tx_rx:packet_mover\|dm9000a_controller:ethernet\|link_status'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_tx_rx:packet_mover|dm9000a_controller:ethernet|link_status } "NODE_NAME" } } { "ethernet/dm9000a_controller.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ethernet/dm9000a_controller.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns data_tx_rx:packet_mover\|dm9000a_controller:ethernet\|link_status~0 2 COMB LCCOMB_X44_Y29_N8 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X44_Y29_N8; Fanout = 1; COMB Node = 'data_tx_rx:packet_mover\|dm9000a_controller:ethernet\|link_status~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { data_tx_rx:packet_mover|dm9000a_controller:ethernet|link_status data_tx_rx:packet_mover|dm9000a_controller:ethernet|link_status~0 } "NODE_NAME" } } { "ethernet/dm9000a_controller.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ethernet/dm9000a_controller.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns data_tx_rx:packet_mover\|dm9000a_controller:ethernet\|link_status 3 REG LCFF_X44_Y29_N9 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X44_Y29_N9; Fanout = 2; REG Node = 'data_tx_rx:packet_mover\|dm9000a_controller:ethernet\|link_status'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { data_tx_rx:packet_mover|dm9000a_controller:ethernet|link_status~0 data_tx_rx:packet_mover|dm9000a_controller:ethernet|link_status } "NODE_NAME" } } { "ethernet/dm9000a_controller.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ethernet/dm9000a_controller.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { data_tx_rx:packet_mover|dm9000a_controller:ethernet|link_status data_tx_rx:packet_mover|dm9000a_controller:ethernet|link_status~0 data_tx_rx:packet_mover|dm9000a_controller:ethernet|link_status } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { data_tx_rx:packet_mover|dm9000a_controller:ethernet|link_status {} data_tx_rx:packet_mover|dm9000a_controller:ethernet|link_status~0 {} data_tx_rx:packet_mover|dm9000a_controller:ethernet|link_status {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.384 ns " "Info: + Latch edge is -2.384 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination ethernet_clk:e25\|altpll:altpll_component\|_clk0 39.999 ns -2.384 ns  50 " "Info: Clock period of Destination clock \"ethernet_clk:e25\|altpll:altpll_component\|_clk0\" is 39.999 ns with  offset of -2.384 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.384 ns " "Info: - Launch edge is -2.384 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source ethernet_clk:e25\|altpll:altpll_component\|_clk0 39.999 ns -2.384 ns  50 " "Info: Clock period of Source clock \"ethernet_clk:e25\|altpll:altpll_component\|_clk0\" is 39.999 ns with  offset of -2.384 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ethernet_clk:e25\|altpll:altpll_component\|_clk0 destination 2.610 ns + Longest register " "Info: + Longest clock path from clock \"ethernet_clk:e25\|altpll:altpll_component\|_clk0\" to destination register is 2.610 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ethernet_clk:e25\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ethernet_clk:e25\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ethernet_clk:e25|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns ethernet_clk:e25\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 330 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 330; COMB Node = 'ethernet_clk:e25\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { ethernet_clk:e25|altpll:altpll_component|_clk0 ethernet_clk:e25|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.537 ns) 2.610 ns data_tx_rx:packet_mover\|dm9000a_controller:ethernet\|link_status 3 REG LCFF_X44_Y29_N9 2 " "Info: 3: + IC(0.998 ns) + CELL(0.537 ns) = 2.610 ns; Loc. = LCFF_X44_Y29_N9; Fanout = 2; REG Node = 'data_tx_rx:packet_mover\|dm9000a_controller:ethernet\|link_status'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { ethernet_clk:e25|altpll:altpll_component|_clk0~clkctrl data_tx_rx:packet_mover|dm9000a_controller:ethernet|link_status } "NODE_NAME" } } { "ethernet/dm9000a_controller.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ethernet/dm9000a_controller.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.57 % ) " "Info: Total cell delay = 0.537 ns ( 20.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.073 ns ( 79.43 % ) " "Info: Total interconnect delay = 2.073 ns ( 79.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.610 ns" { ethernet_clk:e25|altpll:altpll_component|_clk0 ethernet_clk:e25|altpll:altpll_component|_clk0~clkctrl data_tx_rx:packet_mover|dm9000a_controller:ethernet|link_status } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.610 ns" { ethernet_clk:e25|altpll:altpll_component|_clk0 {} ethernet_clk:e25|altpll:altpll_component|_clk0~clkctrl {} data_tx_rx:packet_mover|dm9000a_controller:ethernet|link_status {} } { 0.000ns 1.075ns 0.998ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ethernet_clk:e25\|altpll:altpll_component\|_clk0 source 2.610 ns - Shortest register " "Info: - Shortest clock path from clock \"ethernet_clk:e25\|altpll:altpll_component\|_clk0\" to source register is 2.610 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ethernet_clk:e25\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ethernet_clk:e25\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ethernet_clk:e25|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns ethernet_clk:e25\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 330 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 330; COMB Node = 'ethernet_clk:e25\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { ethernet_clk:e25|altpll:altpll_component|_clk0 ethernet_clk:e25|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.537 ns) 2.610 ns data_tx_rx:packet_mover\|dm9000a_controller:ethernet\|link_status 3 REG LCFF_X44_Y29_N9 2 " "Info: 3: + IC(0.998 ns) + CELL(0.537 ns) = 2.610 ns; Loc. = LCFF_X44_Y29_N9; Fanout = 2; REG Node = 'data_tx_rx:packet_mover\|dm9000a_controller:ethernet\|link_status'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { ethernet_clk:e25|altpll:altpll_component|_clk0~clkctrl data_tx_rx:packet_mover|dm9000a_controller:ethernet|link_status } "NODE_NAME" } } { "ethernet/dm9000a_controller.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ethernet/dm9000a_controller.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.57 % ) " "Info: Total cell delay = 0.537 ns ( 20.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.073 ns ( 79.43 % ) " "Info: Total interconnect delay = 2.073 ns ( 79.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.610 ns" { ethernet_clk:e25|altpll:altpll_component|_clk0 ethernet_clk:e25|altpll:altpll_component|_clk0~clkctrl data_tx_rx:packet_mover|dm9000a_controller:ethernet|link_status } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.610 ns" { ethernet_clk:e25|altpll:altpll_component|_clk0 {} ethernet_clk:e25|altpll:altpll_component|_clk0~clkctrl {} data_tx_rx:packet_mover|dm9000a_controller:ethernet|link_status {} } { 0.000ns 1.075ns 0.998ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.610 ns" { ethernet_clk:e25|altpll:altpll_component|_clk0 ethernet_clk:e25|altpll:altpll_component|_clk0~clkctrl data_tx_rx:packet_mover|dm9000a_controller:ethernet|link_status } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.610 ns" { ethernet_clk:e25|altpll:altpll_component|_clk0 {} ethernet_clk:e25|altpll:altpll_component|_clk0~clkctrl {} data_tx_rx:packet_mover|dm9000a_controller:ethernet|link_status {} } { 0.000ns 1.075ns 0.998ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.610 ns" { ethernet_clk:e25|altpll:altpll_component|_clk0 {} ethernet_clk:e25|altpll:altpll_component|_clk0~clkctrl {} data_tx_rx:packet_mover|dm9000a_controller:ethernet|link_status {} } { 0.000ns 1.075ns 0.998ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "ethernet/dm9000a_controller.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ethernet/dm9000a_controller.v" 52 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "ethernet/dm9000a_controller.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ethernet/dm9000a_controller.v" 52 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.610 ns" { ethernet_clk:e25|altpll:altpll_component|_clk0 ethernet_clk:e25|altpll:altpll_component|_clk0~clkctrl data_tx_rx:packet_mover|dm9000a_controller:ethernet|link_status } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.610 ns" { ethernet_clk:e25|altpll:altpll_component|_clk0 {} ethernet_clk:e25|altpll:altpll_component|_clk0~clkctrl {} data_tx_rx:packet_mover|dm9000a_controller:ethernet|link_status {} } { 0.000ns 1.075ns 0.998ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.610 ns" { ethernet_clk:e25|altpll:altpll_component|_clk0 {} ethernet_clk:e25|altpll:altpll_component|_clk0~clkctrl {} data_tx_rx:packet_mover|dm9000a_controller:ethernet|link_status {} } { 0.000ns 1.075ns 0.998ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { data_tx_rx:packet_mover|dm9000a_controller:ethernet|link_status data_tx_rx:packet_mover|dm9000a_controller:ethernet|link_status~0 data_tx_rx:packet_mover|dm9000a_controller:ethernet|link_status } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { data_tx_rx:packet_mover|dm9000a_controller:ethernet|link_status {} data_tx_rx:packet_mover|dm9000a_controller:ethernet|link_status~0 {} data_tx_rx:packet_mover|dm9000a_controller:ethernet|link_status {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.610 ns" { ethernet_clk:e25|altpll:altpll_component|_clk0 ethernet_clk:e25|altpll:altpll_component|_clk0~clkctrl data_tx_rx:packet_mover|dm9000a_controller:ethernet|link_status } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.610 ns" { ethernet_clk:e25|altpll:altpll_component|_clk0 {} ethernet_clk:e25|altpll:altpll_component|_clk0~clkctrl {} data_tx_rx:packet_mover|dm9000a_controller:ethernet|link_status {} } { 0.000ns 1.075ns 0.998ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.610 ns" { ethernet_clk:e25|altpll:altpll_component|_clk0 {} ethernet_clk:e25|altpll:altpll_component|_clk0~clkctrl {} data_tx_rx:packet_mover|dm9000a_controller:ethernet|link_status {} } { 0.000ns 1.075ns 0.998ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "CLOCK_50 register crystal_read:read_crystals\|GPIO_0o\[7\] register crystal_read:read_crystals\|GPIO_0o\[7\] 391 ps " "Info: Minimum slack time is 391 ps for clock \"CLOCK_50\" between source register \"crystal_read:read_crystals\|GPIO_0o\[7\]\" and destination register \"crystal_read:read_crystals\|GPIO_0o\[7\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns crystal_read:read_crystals\|GPIO_0o\[7\] 1 REG LCFF_X50_Y24_N29 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X50_Y24_N29; Fanout = 2; REG Node = 'crystal_read:read_crystals\|GPIO_0o\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { crystal_read:read_crystals|GPIO_0o[7] } "NODE_NAME" } } { "crystal_read.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/crystal_read.v" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns crystal_read:read_crystals\|Selector51~0 2 COMB LCCOMB_X50_Y24_N28 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X50_Y24_N28; Fanout = 1; COMB Node = 'crystal_read:read_crystals\|Selector51~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { crystal_read:read_crystals|GPIO_0o[7] crystal_read:read_crystals|Selector51~0 } "NODE_NAME" } } { "crystal_read.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/crystal_read.v" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns crystal_read:read_crystals\|GPIO_0o\[7\] 3 REG LCFF_X50_Y24_N29 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X50_Y24_N29; Fanout = 2; REG Node = 'crystal_read:read_crystals\|GPIO_0o\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { crystal_read:read_crystals|Selector51~0 crystal_read:read_crystals|GPIO_0o[7] } "NODE_NAME" } } { "crystal_read.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/crystal_read.v" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { crystal_read:read_crystals|GPIO_0o[7] crystal_read:read_crystals|Selector51~0 crystal_read:read_crystals|GPIO_0o[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { crystal_read:read_crystals|GPIO_0o[7] {} crystal_read:read_crystals|Selector51~0 {} crystal_read:read_crystals|GPIO_0o[7] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.658 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 2.658 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "ship_proto.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ship_proto.v" 160 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 1094 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 1094; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "ship_proto.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ship_proto.v" 160 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.537 ns) 2.658 ns crystal_read:read_crystals\|GPIO_0o\[7\] 3 REG LCFF_X50_Y24_N29 2 " "Info: 3: + IC(1.004 ns) + CELL(0.537 ns) = 2.658 ns; Loc. = LCFF_X50_Y24_N29; Fanout = 2; REG Node = 'crystal_read:read_crystals\|GPIO_0o\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { CLOCK_50~clkctrl crystal_read:read_crystals|GPIO_0o[7] } "NODE_NAME" } } { "crystal_read.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/crystal_read.v" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.79 % ) " "Info: Total cell delay = 1.536 ns ( 57.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.122 ns ( 42.21 % ) " "Info: Total interconnect delay = 1.122 ns ( 42.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.658 ns" { CLOCK_50 CLOCK_50~clkctrl crystal_read:read_crystals|GPIO_0o[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.658 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} crystal_read:read_crystals|GPIO_0o[7] {} } { 0.000ns 0.000ns 0.118ns 1.004ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.658 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to source register is 2.658 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "ship_proto.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ship_proto.v" 160 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 1094 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 1094; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "ship_proto.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ship_proto.v" 160 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.537 ns) 2.658 ns crystal_read:read_crystals\|GPIO_0o\[7\] 3 REG LCFF_X50_Y24_N29 2 " "Info: 3: + IC(1.004 ns) + CELL(0.537 ns) = 2.658 ns; Loc. = LCFF_X50_Y24_N29; Fanout = 2; REG Node = 'crystal_read:read_crystals\|GPIO_0o\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { CLOCK_50~clkctrl crystal_read:read_crystals|GPIO_0o[7] } "NODE_NAME" } } { "crystal_read.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/crystal_read.v" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.79 % ) " "Info: Total cell delay = 1.536 ns ( 57.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.122 ns ( 42.21 % ) " "Info: Total interconnect delay = 1.122 ns ( 42.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.658 ns" { CLOCK_50 CLOCK_50~clkctrl crystal_read:read_crystals|GPIO_0o[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.658 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} crystal_read:read_crystals|GPIO_0o[7] {} } { 0.000ns 0.000ns 0.118ns 1.004ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.658 ns" { CLOCK_50 CLOCK_50~clkctrl crystal_read:read_crystals|GPIO_0o[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.658 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} crystal_read:read_crystals|GPIO_0o[7] {} } { 0.000ns 0.000ns 0.118ns 1.004ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.658 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} crystal_read:read_crystals|GPIO_0o[7] {} } { 0.000ns 0.000ns 0.118ns 1.004ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "crystal_read.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/crystal_read.v" 95 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "crystal_read.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/crystal_read.v" 95 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.658 ns" { CLOCK_50 CLOCK_50~clkctrl crystal_read:read_crystals|GPIO_0o[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.658 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} crystal_read:read_crystals|GPIO_0o[7] {} } { 0.000ns 0.000ns 0.118ns 1.004ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.658 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} crystal_read:read_crystals|GPIO_0o[7] {} } { 0.000ns 0.000ns 0.118ns 1.004ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { crystal_read:read_crystals|GPIO_0o[7] crystal_read:read_crystals|Selector51~0 crystal_read:read_crystals|GPIO_0o[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { crystal_read:read_crystals|GPIO_0o[7] {} crystal_read:read_crystals|Selector51~0 {} crystal_read:read_crystals|GPIO_0o[7] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.658 ns" { CLOCK_50 CLOCK_50~clkctrl crystal_read:read_crystals|GPIO_0o[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.658 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} crystal_read:read_crystals|GPIO_0o[7] {} } { 0.000ns 0.000ns 0.118ns 1.004ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.658 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} crystal_read:read_crystals|GPIO_0o[7] {} } { 0.000ns 0.000ns 0.118ns 1.004ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "data_tx_rx:packet_mover\|dm9000a_controller:ethernet\|rx_length\[10\] ENET_DATA\[2\] CLOCK_27 9.973 ns register " "Info: tsu for register \"data_tx_rx:packet_mover\|dm9000a_controller:ethernet\|rx_length\[10\]\" (data pin = \"ENET_DATA\[2\]\", clock pin = \"CLOCK_27\") is 9.973 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.241 ns + Longest pin register " "Info: + Longest pin to register delay is 10.241 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ENET_DATA\[2\] 1 PIN PIN_B18 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_B18; Fanout = 1; PIN Node = 'ENET_DATA\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[2] } "NODE_NAME" } } { "ship_proto.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ship_proto.v" 260 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns ENET_DATA\[2\]~2 2 COMB IOC_X46_Y36_N2 4 " "Info: 2: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = IOC_X46_Y36_N2; Fanout = 4; COMB Node = 'ENET_DATA\[2\]~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.850 ns" { ENET_DATA[2] ENET_DATA[2]~2 } "NODE_NAME" } } { "ship_proto.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ship_proto.v" 260 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.719 ns) + CELL(0.393 ns) 6.962 ns data_tx_rx:packet_mover\|dm9000a_controller:ethernet\|Add2~1 3 COMB LCCOMB_X42_Y30_N4 2 " "Info: 3: + IC(5.719 ns) + CELL(0.393 ns) = 6.962 ns; Loc. = LCCOMB_X42_Y30_N4; Fanout = 2; COMB Node = 'data_tx_rx:packet_mover\|dm9000a_controller:ethernet\|Add2~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.112 ns" { ENET_DATA[2]~2 data_tx_rx:packet_mover|dm9000a_controller:ethernet|Add2~1 } "NODE_NAME" } } { "ethernet/dm9000a_controller.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ethernet/dm9000a_controller.v" 650 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.033 ns data_tx_rx:packet_mover\|dm9000a_controller:ethernet\|Add2~3 4 COMB LCCOMB_X42_Y30_N6 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 7.033 ns; Loc. = LCCOMB_X42_Y30_N6; Fanout = 2; COMB Node = 'data_tx_rx:packet_mover\|dm9000a_controller:ethernet\|Add2~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { data_tx_rx:packet_mover|dm9000a_controller:ethernet|Add2~1 data_tx_rx:packet_mover|dm9000a_controller:ethernet|Add2~3 } "NODE_NAME" } } { "ethernet/dm9000a_controller.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ethernet/dm9000a_controller.v" 650 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.104 ns data_tx_rx:packet_mover\|dm9000a_controller:ethernet\|Add2~5 5 COMB LCCOMB_X42_Y30_N8 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 7.104 ns; Loc. = LCCOMB_X42_Y30_N8; Fanout = 2; COMB Node = 'data_tx_rx:packet_mover\|dm9000a_controller:ethernet\|Add2~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { data_tx_rx:packet_mover|dm9000a_controller:ethernet|Add2~3 data_tx_rx:packet_mover|dm9000a_controller:ethernet|Add2~5 } "NODE_NAME" } } { "ethernet/dm9000a_controller.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ethernet/dm9000a_controller.v" 650 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.175 ns data_tx_rx:packet_mover\|dm9000a_controller:ethernet\|Add2~7 6 COMB LCCOMB_X42_Y30_N10 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 7.175 ns; Loc. = LCCOMB_X42_Y30_N10; Fanout = 2; COMB Node = 'data_tx_rx:packet_mover\|dm9000a_controller:ethernet\|Add2~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { data_tx_rx:packet_mover|dm9000a_controller:ethernet|Add2~5 data_tx_rx:packet_mover|dm9000a_controller:ethernet|Add2~7 } "NODE_NAME" } } { "ethernet/dm9000a_controller.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ethernet/dm9000a_controller.v" 650 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.246 ns data_tx_rx:packet_mover\|dm9000a_controller:ethernet\|Add2~9 7 COMB LCCOMB_X42_Y30_N12 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 7.246 ns; Loc. = LCCOMB_X42_Y30_N12; Fanout = 2; COMB Node = 'data_tx_rx:packet_mover\|dm9000a_controller:ethernet\|Add2~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { data_tx_rx:packet_mover|dm9000a_controller:ethernet|Add2~7 data_tx_rx:packet_mover|dm9000a_controller:ethernet|Add2~9 } "NODE_NAME" } } { "ethernet/dm9000a_controller.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ethernet/dm9000a_controller.v" 650 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 7.405 ns data_tx_rx:packet_mover\|dm9000a_controller:ethernet\|Add2~11 8 COMB LCCOMB_X42_Y30_N14 2 " "Info: 8: + IC(0.000 ns) + CELL(0.159 ns) = 7.405 ns; Loc. = LCCOMB_X42_Y30_N14; Fanout = 2; COMB Node = 'data_tx_rx:packet_mover\|dm9000a_controller:ethernet\|Add2~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { data_tx_rx:packet_mover|dm9000a_controller:ethernet|Add2~9 data_tx_rx:packet_mover|dm9000a_controller:ethernet|Add2~11 } "NODE_NAME" } } { "ethernet/dm9000a_controller.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ethernet/dm9000a_controller.v" 650 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.476 ns data_tx_rx:packet_mover\|dm9000a_controller:ethernet\|Add2~13 9 COMB LCCOMB_X42_Y30_N16 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 7.476 ns; Loc. = LCCOMB_X42_Y30_N16; Fanout = 2; COMB Node = 'data_tx_rx:packet_mover\|dm9000a_controller:ethernet\|Add2~13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { data_tx_rx:packet_mover|dm9000a_controller:ethernet|Add2~11 data_tx_rx:packet_mover|dm9000a_controller:ethernet|Add2~13 } "NODE_NAME" } } { "ethernet/dm9000a_controller.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ethernet/dm9000a_controller.v" 650 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.547 ns data_tx_rx:packet_mover\|dm9000a_controller:ethernet\|Add2~15 10 COMB LCCOMB_X42_Y30_N18 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 7.547 ns; Loc. = LCCOMB_X42_Y30_N18; Fanout = 2; COMB Node = 'data_tx_rx:packet_mover\|dm9000a_controller:ethernet\|Add2~15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { data_tx_rx:packet_mover|dm9000a_controller:ethernet|Add2~13 data_tx_rx:packet_mover|dm9000a_controller:ethernet|Add2~15 } "NODE_NAME" } } { "ethernet/dm9000a_controller.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ethernet/dm9000a_controller.v" 650 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 7.957 ns data_tx_rx:packet_mover\|dm9000a_controller:ethernet\|Add2~16 11 COMB LCCOMB_X42_Y30_N20 2 " "Info: 11: + IC(0.000 ns) + CELL(0.410 ns) = 7.957 ns; Loc. = LCCOMB_X42_Y30_N20; Fanout = 2; COMB Node = 'data_tx_rx:packet_mover\|dm9000a_controller:ethernet\|Add2~16'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { data_tx_rx:packet_mover|dm9000a_controller:ethernet|Add2~15 data_tx_rx:packet_mover|dm9000a_controller:ethernet|Add2~16 } "NODE_NAME" } } { "ethernet/dm9000a_controller.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ethernet/dm9000a_controller.v" 650 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.918 ns) + CELL(0.366 ns) 10.241 ns data_tx_rx:packet_mover\|dm9000a_controller:ethernet\|rx_length\[10\] 12 REG LCFF_X41_Y30_N19 3 " "Info: 12: + IC(1.918 ns) + CELL(0.366 ns) = 10.241 ns; Loc. = LCFF_X41_Y30_N19; Fanout = 3; REG Node = 'data_tx_rx:packet_mover\|dm9000a_controller:ethernet\|rx_length\[10\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.284 ns" { data_tx_rx:packet_mover|dm9000a_controller:ethernet|Add2~16 data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_length[10] } "NODE_NAME" } } { "ethernet/dm9000a_controller.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ethernet/dm9000a_controller.v" 178 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.604 ns ( 25.43 % ) " "Info: Total cell delay = 2.604 ns ( 25.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.637 ns ( 74.57 % ) " "Info: Total interconnect delay = 7.637 ns ( 74.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.241 ns" { ENET_DATA[2] ENET_DATA[2]~2 data_tx_rx:packet_mover|dm9000a_controller:ethernet|Add2~1 data_tx_rx:packet_mover|dm9000a_controller:ethernet|Add2~3 data_tx_rx:packet_mover|dm9000a_controller:ethernet|Add2~5 data_tx_rx:packet_mover|dm9000a_controller:ethernet|Add2~7 data_tx_rx:packet_mover|dm9000a_controller:ethernet|Add2~9 data_tx_rx:packet_mover|dm9000a_controller:ethernet|Add2~11 data_tx_rx:packet_mover|dm9000a_controller:ethernet|Add2~13 data_tx_rx:packet_mover|dm9000a_controller:ethernet|Add2~15 data_tx_rx:packet_mover|dm9000a_controller:ethernet|Add2~16 data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_length[10] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.241 ns" { ENET_DATA[2] {} ENET_DATA[2]~2 {} data_tx_rx:packet_mover|dm9000a_controller:ethernet|Add2~1 {} data_tx_rx:packet_mover|dm9000a_controller:ethernet|Add2~3 {} data_tx_rx:packet_mover|dm9000a_controller:ethernet|Add2~5 {} data_tx_rx:packet_mover|dm9000a_controller:ethernet|Add2~7 {} data_tx_rx:packet_mover|dm9000a_controller:ethernet|Add2~9 {} data_tx_rx:packet_mover|dm9000a_controller:ethernet|Add2~11 {} data_tx_rx:packet_mover|dm9000a_controller:ethernet|Add2~13 {} data_tx_rx:packet_mover|dm9000a_controller:ethernet|Add2~15 {} data_tx_rx:packet_mover|dm9000a_controller:ethernet|Add2~16 {} data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_length[10] {} } { 0.000ns 0.000ns 5.719ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.918ns } { 0.000ns 0.850ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.410ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "ethernet/dm9000a_controller.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ethernet/dm9000a_controller.v" 178 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_27 ethernet_clk:e25\|altpll:altpll_component\|_clk0 -2.384 ns - " "Info: - Offset between input clock \"CLOCK_27\" and output clock \"ethernet_clk:e25\|altpll:altpll_component\|_clk0\" is -2.384 ns" {  } { { "ship_proto.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ship_proto.v" 159 0 0 } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ethernet_clk:e25\|altpll:altpll_component\|_clk0 destination 2.616 ns - Shortest register " "Info: - Shortest clock path from clock \"ethernet_clk:e25\|altpll:altpll_component\|_clk0\" to destination register is 2.616 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ethernet_clk:e25\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ethernet_clk:e25\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ethernet_clk:e25|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns ethernet_clk:e25\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 330 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 330; COMB Node = 'ethernet_clk:e25\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { ethernet_clk:e25|altpll:altpll_component|_clk0 ethernet_clk:e25|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.537 ns) 2.616 ns data_tx_rx:packet_mover\|dm9000a_controller:ethernet\|rx_length\[10\] 3 REG LCFF_X41_Y30_N19 3 " "Info: 3: + IC(1.004 ns) + CELL(0.537 ns) = 2.616 ns; Loc. = LCFF_X41_Y30_N19; Fanout = 3; REG Node = 'data_tx_rx:packet_mover\|dm9000a_controller:ethernet\|rx_length\[10\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { ethernet_clk:e25|altpll:altpll_component|_clk0~clkctrl data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_length[10] } "NODE_NAME" } } { "ethernet/dm9000a_controller.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ethernet/dm9000a_controller.v" 178 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.53 % ) " "Info: Total cell delay = 0.537 ns ( 20.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.079 ns ( 79.47 % ) " "Info: Total interconnect delay = 2.079 ns ( 79.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.616 ns" { ethernet_clk:e25|altpll:altpll_component|_clk0 ethernet_clk:e25|altpll:altpll_component|_clk0~clkctrl data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_length[10] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.616 ns" { ethernet_clk:e25|altpll:altpll_component|_clk0 {} ethernet_clk:e25|altpll:altpll_component|_clk0~clkctrl {} data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_length[10] {} } { 0.000ns 1.075ns 1.004ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.241 ns" { ENET_DATA[2] ENET_DATA[2]~2 data_tx_rx:packet_mover|dm9000a_controller:ethernet|Add2~1 data_tx_rx:packet_mover|dm9000a_controller:ethernet|Add2~3 data_tx_rx:packet_mover|dm9000a_controller:ethernet|Add2~5 data_tx_rx:packet_mover|dm9000a_controller:ethernet|Add2~7 data_tx_rx:packet_mover|dm9000a_controller:ethernet|Add2~9 data_tx_rx:packet_mover|dm9000a_controller:ethernet|Add2~11 data_tx_rx:packet_mover|dm9000a_controller:ethernet|Add2~13 data_tx_rx:packet_mover|dm9000a_controller:ethernet|Add2~15 data_tx_rx:packet_mover|dm9000a_controller:ethernet|Add2~16 data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_length[10] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.241 ns" { ENET_DATA[2] {} ENET_DATA[2]~2 {} data_tx_rx:packet_mover|dm9000a_controller:ethernet|Add2~1 {} data_tx_rx:packet_mover|dm9000a_controller:ethernet|Add2~3 {} data_tx_rx:packet_mover|dm9000a_controller:ethernet|Add2~5 {} data_tx_rx:packet_mover|dm9000a_controller:ethernet|Add2~7 {} data_tx_rx:packet_mover|dm9000a_controller:ethernet|Add2~9 {} data_tx_rx:packet_mover|dm9000a_controller:ethernet|Add2~11 {} data_tx_rx:packet_mover|dm9000a_controller:ethernet|Add2~13 {} data_tx_rx:packet_mover|dm9000a_controller:ethernet|Add2~15 {} data_tx_rx:packet_mover|dm9000a_controller:ethernet|Add2~16 {} data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_length[10] {} } { 0.000ns 0.000ns 5.719ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.918ns } { 0.000ns 0.850ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.410ns 0.366ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.616 ns" { ethernet_clk:e25|altpll:altpll_component|_clk0 ethernet_clk:e25|altpll:altpll_component|_clk0~clkctrl data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_length[10] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.616 ns" { ethernet_clk:e25|altpll:altpll_component|_clk0 {} ethernet_clk:e25|altpll:altpll_component|_clk0~clkctrl {} data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_length[10] {} } { 0.000ns 1.075ns 1.004ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 LEDG\[4\] data_tx_rx:packet_mover\|dm9000a_controller:ethernet\|rx_data_fifo:rx_fifo\|dcfifo:dcfifo_component\|dcfifo_0jo1:auto_generated\|rdptr_g\[7\] 12.717 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"LEDG\[4\]\" through register \"data_tx_rx:packet_mover\|dm9000a_controller:ethernet\|rx_data_fifo:rx_fifo\|dcfifo:dcfifo_component\|dcfifo_0jo1:auto_generated\|rdptr_g\[7\]\" is 12.717 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.667 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to source register is 2.667 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "ship_proto.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ship_proto.v" 160 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 1094 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 1094; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "ship_proto.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ship_proto.v" 160 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.537 ns) 2.667 ns data_tx_rx:packet_mover\|dm9000a_controller:ethernet\|rx_data_fifo:rx_fifo\|dcfifo:dcfifo_component\|dcfifo_0jo1:auto_generated\|rdptr_g\[7\] 3 REG LCFF_X30_Y26_N1 2 " "Info: 3: + IC(1.013 ns) + CELL(0.537 ns) = 2.667 ns; Loc. = LCFF_X30_Y26_N1; Fanout = 2; REG Node = 'data_tx_rx:packet_mover\|dm9000a_controller:ethernet\|rx_data_fifo:rx_fifo\|dcfifo:dcfifo_component\|dcfifo_0jo1:auto_generated\|rdptr_g\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.550 ns" { CLOCK_50~clkctrl data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|rdptr_g[7] } "NODE_NAME" } } { "db/dcfifo_0jo1.tdf" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/db/dcfifo_0jo1.tdf" 64 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.59 % ) " "Info: Total cell delay = 1.536 ns ( 57.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.131 ns ( 42.41 % ) " "Info: Total interconnect delay = 1.131 ns ( 42.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.667 ns" { CLOCK_50 CLOCK_50~clkctrl data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|rdptr_g[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.667 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|rdptr_g[7] {} } { 0.000ns 0.000ns 0.118ns 1.013ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "db/dcfifo_0jo1.tdf" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/db/dcfifo_0jo1.tdf" 64 9 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.800 ns + Longest register pin " "Info: + Longest register to pin delay is 9.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns data_tx_rx:packet_mover\|dm9000a_controller:ethernet\|rx_data_fifo:rx_fifo\|dcfifo:dcfifo_component\|dcfifo_0jo1:auto_generated\|rdptr_g\[7\] 1 REG LCFF_X30_Y26_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y26_N1; Fanout = 2; REG Node = 'data_tx_rx:packet_mover\|dm9000a_controller:ethernet\|rx_data_fifo:rx_fifo\|dcfifo:dcfifo_component\|dcfifo_0jo1:auto_generated\|rdptr_g\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|rdptr_g[7] } "NODE_NAME" } } { "db/dcfifo_0jo1.tdf" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/db/dcfifo_0jo1.tdf" 64 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.759 ns) + CELL(0.438 ns) 1.197 ns data_tx_rx:packet_mover\|dm9000a_controller:ethernet\|rx_data_fifo:rx_fifo\|dcfifo:dcfifo_component\|dcfifo_0jo1:auto_generated\|cmpr_536:rdempty_eq_comp\|aneb_result_wire\[0\]~2 2 COMB LCCOMB_X31_Y26_N20 1 " "Info: 2: + IC(0.759 ns) + CELL(0.438 ns) = 1.197 ns; Loc. = LCCOMB_X31_Y26_N20; Fanout = 1; COMB Node = 'data_tx_rx:packet_mover\|dm9000a_controller:ethernet\|rx_data_fifo:rx_fifo\|dcfifo:dcfifo_component\|dcfifo_0jo1:auto_generated\|cmpr_536:rdempty_eq_comp\|aneb_result_wire\[0\]~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.197 ns" { data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|rdptr_g[7] data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|cmpr_536:rdempty_eq_comp|aneb_result_wire[0]~2 } "NODE_NAME" } } { "db/cmpr_536.tdf" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/db/cmpr_536.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.242 ns) 1.697 ns data_tx_rx:packet_mover\|dm9000a_controller:ethernet\|rx_data_fifo:rx_fifo\|dcfifo:dcfifo_component\|dcfifo_0jo1:auto_generated\|cmpr_536:rdempty_eq_comp\|aneb_result_wire\[0\]~5 3 COMB LCCOMB_X31_Y26_N4 4 " "Info: 3: + IC(0.258 ns) + CELL(0.242 ns) = 1.697 ns; Loc. = LCCOMB_X31_Y26_N4; Fanout = 4; COMB Node = 'data_tx_rx:packet_mover\|dm9000a_controller:ethernet\|rx_data_fifo:rx_fifo\|dcfifo:dcfifo_component\|dcfifo_0jo1:auto_generated\|cmpr_536:rdempty_eq_comp\|aneb_result_wire\[0\]~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.500 ns" { data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|cmpr_536:rdempty_eq_comp|aneb_result_wire[0]~2 data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|cmpr_536:rdempty_eq_comp|aneb_result_wire[0]~5 } "NODE_NAME" } } { "db/cmpr_536.tdf" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/db/cmpr_536.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.474 ns) + CELL(0.438 ns) 2.609 ns data_tx_rx:packet_mover\|dm9000a_controller:ethernet\|rx_data_fifo:rx_fifo\|dcfifo:dcfifo_component\|dcfifo_0jo1:auto_generated\|cmpr_536:rdempty_eq_comp\|aneb_result_wire\[0\] 4 COMB LCCOMB_X30_Y26_N2 3 " "Info: 4: + IC(0.474 ns) + CELL(0.438 ns) = 2.609 ns; Loc. = LCCOMB_X30_Y26_N2; Fanout = 3; COMB Node = 'data_tx_rx:packet_mover\|dm9000a_controller:ethernet\|rx_data_fifo:rx_fifo\|dcfifo:dcfifo_component\|dcfifo_0jo1:auto_generated\|cmpr_536:rdempty_eq_comp\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.912 ns" { data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|cmpr_536:rdempty_eq_comp|aneb_result_wire[0]~5 data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|cmpr_536:rdempty_eq_comp|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_536.tdf" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/db/cmpr_536.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.363 ns) + CELL(2.828 ns) 9.800 ns LEDG\[4\] 5 PIN PIN_U18 0 " "Info: 5: + IC(4.363 ns) + CELL(2.828 ns) = 9.800 ns; Loc. = PIN_U18; Fanout = 0; PIN Node = 'LEDG\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.191 ns" { data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|cmpr_536:rdempty_eq_comp|aneb_result_wire[0] LEDG[4] } "NODE_NAME" } } { "ship_proto.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ship_proto.v" 176 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.946 ns ( 40.27 % ) " "Info: Total cell delay = 3.946 ns ( 40.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.854 ns ( 59.73 % ) " "Info: Total interconnect delay = 5.854 ns ( 59.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.800 ns" { data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|rdptr_g[7] data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|cmpr_536:rdempty_eq_comp|aneb_result_wire[0]~2 data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|cmpr_536:rdempty_eq_comp|aneb_result_wire[0]~5 data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|cmpr_536:rdempty_eq_comp|aneb_result_wire[0] LEDG[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.800 ns" { data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|rdptr_g[7] {} data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|cmpr_536:rdempty_eq_comp|aneb_result_wire[0]~2 {} data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|cmpr_536:rdempty_eq_comp|aneb_result_wire[0]~5 {} data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|cmpr_536:rdempty_eq_comp|aneb_result_wire[0] {} LEDG[4] {} } { 0.000ns 0.759ns 0.258ns 0.474ns 4.363ns } { 0.000ns 0.438ns 0.242ns 0.438ns 2.828ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.667 ns" { CLOCK_50 CLOCK_50~clkctrl data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|rdptr_g[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.667 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|rdptr_g[7] {} } { 0.000ns 0.000ns 0.118ns 1.013ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.800 ns" { data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|rdptr_g[7] data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|cmpr_536:rdempty_eq_comp|aneb_result_wire[0]~2 data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|cmpr_536:rdempty_eq_comp|aneb_result_wire[0]~5 data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|cmpr_536:rdempty_eq_comp|aneb_result_wire[0] LEDG[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.800 ns" { data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|rdptr_g[7] {} data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|cmpr_536:rdempty_eq_comp|aneb_result_wire[0]~2 {} data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|cmpr_536:rdempty_eq_comp|aneb_result_wire[0]~5 {} data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|cmpr_536:rdempty_eq_comp|aneb_result_wire[0] {} LEDG[4] {} } { 0.000ns 0.759ns 0.258ns 0.474ns 4.363ns } { 0.000ns 0.438ns 0.242ns 0.438ns 2.828ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "KEY\[0\] ENET_RST_N 5.599 ns Longest " "Info: Longest tpd from source pin \"KEY\[0\]\" to destination pin \"ENET_RST_N\" is 5.599 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 PIN PIN_G26 1009 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 1009; PIN Node = 'KEY\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "ship_proto.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ship_proto.v" 163 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.919 ns) + CELL(2.818 ns) 5.599 ns ENET_RST_N 2 PIN PIN_B23 0 " "Info: 2: + IC(1.919 ns) + CELL(2.818 ns) = 5.599 ns; Loc. = PIN_B23; Fanout = 0; PIN Node = 'ENET_RST_N'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.737 ns" { KEY[0] ENET_RST_N } "NODE_NAME" } } { "ship_proto.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ship_proto.v" 265 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.680 ns ( 65.73 % ) " "Info: Total cell delay = 3.680 ns ( 65.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.919 ns ( 34.27 % ) " "Info: Total interconnect delay = 1.919 ns ( 34.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.599 ns" { KEY[0] ENET_RST_N } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.599 ns" { KEY[0] {} KEY[0]~combout {} ENET_RST_N {} } { 0.000ns 0.000ns 1.919ns } { 0.000ns 0.862ns 2.818ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "debounce_DE2_SW:debSW\|debouncer:sw0\|b_state.ON_2_OFF SW\[0\] CLOCK_50 0.458 ns register " "Info: th for register \"debounce_DE2_SW:debSW\|debouncer:sw0\|b_state.ON_2_OFF\" (data pin = \"SW\[0\]\", clock pin = \"CLOCK_50\") is 0.458 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.683 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 2.683 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "ship_proto.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ship_proto.v" 160 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 1094 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 1094; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "ship_proto.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ship_proto.v" 160 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.537 ns) 2.683 ns debounce_DE2_SW:debSW\|debouncer:sw0\|b_state.ON_2_OFF 3 REG LCFF_X54_Y20_N11 3 " "Info: 3: + IC(1.029 ns) + CELL(0.537 ns) = 2.683 ns; Loc. = LCFF_X54_Y20_N11; Fanout = 3; REG Node = 'debounce_DE2_SW:debSW\|debouncer:sw0\|b_state.ON_2_OFF'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { CLOCK_50~clkctrl debounce_DE2_SW:debSW|debouncer:sw0|b_state.ON_2_OFF } "NODE_NAME" } } { "debounce.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/debounce.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.25 % ) " "Info: Total cell delay = 1.536 ns ( 57.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.147 ns ( 42.75 % ) " "Info: Total interconnect delay = 1.147 ns ( 42.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { CLOCK_50 CLOCK_50~clkctrl debounce_DE2_SW:debSW|debouncer:sw0|b_state.ON_2_OFF } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.683 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} debounce_DE2_SW:debSW|debouncer:sw0|b_state.ON_2_OFF {} } { 0.000ns 0.000ns 0.118ns 1.029ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "debounce.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/debounce.v" 62 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.491 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.491 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[0\] 1 PIN PIN_N25 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 4; PIN Node = 'SW\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "ship_proto.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/ship_proto.v" 165 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.419 ns) 2.407 ns debounce_DE2_SW:debSW\|debouncer:sw0\|Selector1~0 2 COMB LCCOMB_X54_Y20_N10 1 " "Info: 2: + IC(0.989 ns) + CELL(0.419 ns) = 2.407 ns; Loc. = LCCOMB_X54_Y20_N10; Fanout = 1; COMB Node = 'debounce_DE2_SW:debSW\|debouncer:sw0\|Selector1~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.408 ns" { SW[0] debounce_DE2_SW:debSW|debouncer:sw0|Selector1~0 } "NODE_NAME" } } { "debounce.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/debounce.v" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.491 ns debounce_DE2_SW:debSW\|debouncer:sw0\|b_state.ON_2_OFF 3 REG LCFF_X54_Y20_N11 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.491 ns; Loc. = LCFF_X54_Y20_N11; Fanout = 3; REG Node = 'debounce_DE2_SW:debSW\|debouncer:sw0\|b_state.ON_2_OFF'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { debounce_DE2_SW:debSW|debouncer:sw0|Selector1~0 debounce_DE2_SW:debSW|debouncer:sw0|b_state.ON_2_OFF } "NODE_NAME" } } { "debounce.v" "" { Text "H:/TEACHING/REDHAWK_DUALS/redhawkduals/BASIC_SHIP/debounce.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.502 ns ( 60.30 % ) " "Info: Total cell delay = 1.502 ns ( 60.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.989 ns ( 39.70 % ) " "Info: Total interconnect delay = 0.989 ns ( 39.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.491 ns" { SW[0] debounce_DE2_SW:debSW|debouncer:sw0|Selector1~0 debounce_DE2_SW:debSW|debouncer:sw0|b_state.ON_2_OFF } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.491 ns" { SW[0] {} SW[0]~combout {} debounce_DE2_SW:debSW|debouncer:sw0|Selector1~0 {} debounce_DE2_SW:debSW|debouncer:sw0|b_state.ON_2_OFF {} } { 0.000ns 0.000ns 0.989ns 0.000ns } { 0.000ns 0.999ns 0.419ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { CLOCK_50 CLOCK_50~clkctrl debounce_DE2_SW:debSW|debouncer:sw0|b_state.ON_2_OFF } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.683 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} debounce_DE2_SW:debSW|debouncer:sw0|b_state.ON_2_OFF {} } { 0.000ns 0.000ns 0.118ns 1.029ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.491 ns" { SW[0] debounce_DE2_SW:debSW|debouncer:sw0|Selector1~0 debounce_DE2_SW:debSW|debouncer:sw0|b_state.ON_2_OFF } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.491 ns" { SW[0] {} SW[0]~combout {} debounce_DE2_SW:debSW|debouncer:sw0|Selector1~0 {} debounce_DE2_SW:debSW|debouncer:sw0|b_state.ON_2_OFF {} } { 0.000ns 0.000ns 0.989ns 0.000ns } { 0.000ns 0.999ns 0.419ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "146 " "Info: Peak virtual memory: 146 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 03 15:38:02 2010 " "Info: Processing ended: Sun Oct 03 15:38:02 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
