--Top Level Unit for all Entities
library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.STD_LOGIC_unsigned.all;

entity toplevel is
	port(begin1, dash, dot, end1, clk: in std_logic;
		  display7_out: out std_logic_vector(6 downto 0));
end entity;

architecture morse of toplevel is
  component display7 is 
	   port (clk: in std_logic;
	         count: in std_logic_vector (2 downto 0);
			   internalet: in std_logic_vector (4 downto 0);
			   segControl: out std_logic_vector(6 downto 0));
  end component;
  
  component sequencing is
	port ( clk : in std_logic;
	       origInputs : in std_logic_vector(3 downto 0);
		    numbits: out std_logic_vector(2 downto 0);
	       internalet: out std_logic_vector(4 downto 0));
	end component;
	
  component initialize is
	port(clk, begin1, dash, dot, end1 : in std_logic;
		  intial_inputs : out std_logic_vector(3 downto 0));
  end component;
	
	signal counter : std_logic_vector(2 downto 0);
	signal internalet : std_logic_vector(4 downto 0);
	signal holdbegin1, holddash, holddot, holdend1: std_logic;
	signal origInputs : std_logic_vector(3 downto 0);
begin
	holdbegin1 <= begin1;
	holddash <= dash;
	holddot <= dot;
	holdend1 <= end1;

	SEQUENCE: initialize
		port map(clk, holdbegin1, holddash, holddot, holdend1, origInputs);
INPUT: sequencing
		port map(clk, origInputs, counter, internalet);
	DISPLAY: display7
	   port map(clk, counter, internalet , display7_out);   			    
end architecture;
