#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Dec  7 13:22:33 2022
# Process ID: 3503
# Current directory: /afs/ee.cooper.edu/user/a/ahmad.malik/Lab4/3bitMultiplier/3bitMultiplier.runs/synth_1
# Command line: vivado -log multiplier_3bit.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source multiplier_3bit.tcl
# Log file: /afs/ee.cooper.edu/user/a/ahmad.malik/Lab4/3bitMultiplier/3bitMultiplier.runs/synth_1/multiplier_3bit.vds
# Journal file: /afs/ee.cooper.edu/user/a/ahmad.malik/Lab4/3bitMultiplier/3bitMultiplier.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source multiplier_3bit.tcl -notrace
Command: synth_design -top multiplier_3bit -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3581 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1656.945 ; gain = 153.688 ; free physical = 5619 ; free virtual = 23855
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'multiplier_3bit' [/afs/ee.cooper.edu/user/a/ahmad.malik/Lab4/3bitMultiplier/3bitMultiplier.srcs/sources_1/new/multiplier_3bit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'multiplier_3bit' (1#1) [/afs/ee.cooper.edu/user/a/ahmad.malik/Lab4/3bitMultiplier/3bitMultiplier.srcs/sources_1/new/multiplier_3bit.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1709.695 ; gain = 206.438 ; free physical = 5638 ; free virtual = 23875
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1715.633 ; gain = 212.375 ; free physical = 5633 ; free virtual = 23869
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1715.633 ; gain = 212.375 ; free physical = 5632 ; free virtual = 23869
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/afs/ee.cooper.edu/user/a/ahmad.malik/Lab4/3bitMultiplier/3bitMultiplier.srcs/constrs_1/new/multiplier_3bit_constraints.xdc]
Finished Parsing XDC File [/afs/ee.cooper.edu/user/a/ahmad.malik/Lab4/3bitMultiplier/3bitMultiplier.srcs/constrs_1/new/multiplier_3bit_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/afs/ee.cooper.edu/user/a/ahmad.malik/Lab4/3bitMultiplier/3bitMultiplier.srcs/constrs_1/new/multiplier_3bit_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/multiplier_3bit_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/multiplier_3bit_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1881.352 ; gain = 0.000 ; free physical = 5500 ; free virtual = 23737
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1881.352 ; gain = 0.000 ; free physical = 5500 ; free virtual = 23737
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1881.352 ; gain = 378.094 ; free physical = 5617 ; free virtual = 23854
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1881.352 ; gain = 378.094 ; free physical = 5617 ; free virtual = 23854
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1881.352 ; gain = 378.094 ; free physical = 5612 ; free virtual = 23849
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/afs/ee.cooper.edu/user/a/ahmad.malik/Lab4/3bitMultiplier/3bitMultiplier.srcs/sources_1/new/multiplier_3bit.v:15]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1881.352 ; gain = 378.094 ; free physical = 5609 ; free virtual = 23846
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module multiplier_3bit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'state_reg[31]' (FDCE) to 'state_reg[30]'
INFO: [Synth 8-3886] merging instance 'state_reg[30]' (FDCE) to 'state_reg[29]'
INFO: [Synth 8-3886] merging instance 'state_reg[29]' (FDCE) to 'state_reg[28]'
INFO: [Synth 8-3886] merging instance 'state_reg[28]' (FDCE) to 'state_reg[27]'
INFO: [Synth 8-3886] merging instance 'state_reg[27]' (FDCE) to 'state_reg[26]'
INFO: [Synth 8-3886] merging instance 'state_reg[26]' (FDCE) to 'state_reg[25]'
INFO: [Synth 8-3886] merging instance 'state_reg[25]' (FDCE) to 'state_reg[24]'
INFO: [Synth 8-3886] merging instance 'state_reg[24]' (FDCE) to 'state_reg[23]'
INFO: [Synth 8-3886] merging instance 'state_reg[23]' (FDCE) to 'state_reg[22]'
INFO: [Synth 8-3886] merging instance 'state_reg[22]' (FDCE) to 'state_reg[21]'
INFO: [Synth 8-3886] merging instance 'state_reg[21]' (FDCE) to 'state_reg[20]'
INFO: [Synth 8-3886] merging instance 'state_reg[20]' (FDCE) to 'state_reg[19]'
INFO: [Synth 8-3886] merging instance 'state_reg[19]' (FDCE) to 'state_reg[18]'
INFO: [Synth 8-3886] merging instance 'state_reg[18]' (FDCE) to 'state_reg[17]'
INFO: [Synth 8-3886] merging instance 'state_reg[17]' (FDCE) to 'state_reg[16]'
INFO: [Synth 8-3886] merging instance 'state_reg[16]' (FDCE) to 'state_reg[15]'
INFO: [Synth 8-3886] merging instance 'state_reg[15]' (FDCE) to 'state_reg[14]'
INFO: [Synth 8-3886] merging instance 'state_reg[14]' (FDCE) to 'state_reg[13]'
INFO: [Synth 8-3886] merging instance 'state_reg[13]' (FDCE) to 'state_reg[12]'
INFO: [Synth 8-3886] merging instance 'state_reg[12]' (FDCE) to 'state_reg[11]'
INFO: [Synth 8-3886] merging instance 'state_reg[11]' (FDCE) to 'state_reg[10]'
INFO: [Synth 8-3886] merging instance 'state_reg[10]' (FDCE) to 'state_reg[9]'
INFO: [Synth 8-3886] merging instance 'state_reg[9]' (FDCE) to 'state_reg[8]'
INFO: [Synth 8-3886] merging instance 'state_reg[8]' (FDCE) to 'state_reg[7]'
INFO: [Synth 8-3886] merging instance 'state_reg[7]' (FDCE) to 'state_reg[6]'
INFO: [Synth 8-3886] merging instance 'state_reg[6]' (FDCE) to 'state_reg[5]'
INFO: [Synth 8-3886] merging instance 'state_reg[5]' (FDCE) to 'state_reg[4]'
INFO: [Synth 8-3886] merging instance 'state_reg[4]' (FDCE) to 'state_reg[3]'
INFO: [Synth 8-3886] merging instance 'state_reg[3]' (FDCE) to 'state_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\state_reg[2] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 1881.352 ; gain = 378.094 ; free physical = 5591 ; free virtual = 23833
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 1881.352 ; gain = 378.094 ; free physical = 5468 ; free virtual = 23710
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 1881.352 ; gain = 378.094 ; free physical = 5468 ; free virtual = 23710
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 1881.352 ; gain = 378.094 ; free physical = 5467 ; free virtual = 23709
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1881.352 ; gain = 378.094 ; free physical = 5467 ; free virtual = 23709
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1881.352 ; gain = 378.094 ; free physical = 5467 ; free virtual = 23709
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1881.352 ; gain = 378.094 ; free physical = 5467 ; free virtual = 23709
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1881.352 ; gain = 378.094 ; free physical = 5467 ; free virtual = 23709
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1881.352 ; gain = 378.094 ; free physical = 5467 ; free virtual = 23709
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1881.352 ; gain = 378.094 ; free physical = 5467 ; free virtual = 23709
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     2|
|3     |LUT1   |     1|
|4     |LUT2   |     4|
|5     |LUT4   |     1|
|6     |LUT5   |     3|
|7     |LUT6   |     2|
|8     |FDCE   |     8|
|9     |IBUF   |     8|
|10    |OBUF   |     6|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    36|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1881.352 ; gain = 378.094 ; free physical = 5467 ; free virtual = 23709
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 1881.352 ; gain = 212.375 ; free physical = 5524 ; free virtual = 23766
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 1881.352 ; gain = 378.094 ; free physical = 5537 ; free virtual = 23779
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1881.352 ; gain = 0.000 ; free physical = 5461 ; free virtual = 23709
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 1881.352 ; gain = 516.789 ; free physical = 5565 ; free virtual = 23807
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1881.352 ; gain = 0.000 ; free physical = 5565 ; free virtual = 23807
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/afs/ee.cooper.edu/user/a/ahmad.malik/Lab4/3bitMultiplier/3bitMultiplier.runs/synth_1/multiplier_3bit.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file multiplier_3bit_utilization_synth.rpt -pb multiplier_3bit_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec  7 13:23:00 2022...
