Simulator report for arinc_825
Mon Jan 27 16:40:09 2014
Quartus II Version 7.1 Build 156 04/30/2007 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|altsyncram_5731:fifo_ram|ALTSYNCRAM
  6. Coverage Summary
  7. Complete 1/0-Value Coverage
  8. Missing 1-Value Coverage
  9. Missing 0-Value Coverage
 10. Simulator INI Usage
 11. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 100.0 us     ;
; Simulation Netlist Size     ; 771 nodes    ;
; Simulation Coverage         ;      69.93 % ;
; Total Number of Transitions ; 14680        ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone III  ;
; Device                      ; EP3C25F324C7 ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Timing     ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Add pins automatically to simulation output waveforms                                      ; Off        ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; On         ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
; Interconnect Delay Model Type                                                              ; Transport  ; Transport     ;
; Cell Delay Model Type                                                                      ; Transport  ; Transport     ;
; Simulator PVT Timing Model Type                                                            ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|altsyncram_5731:fifo_ram|ALTSYNCRAM ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+
Memory report data cannot be output to ASCII.
Please use Quartus II to view the memory report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      69.93 % ;
; Total nodes checked                                 ; 771          ;
; Total output ports checked                          ; 808          ;
; Total output ports with complete 1/0-value coverage ; 565          ;
; Total output ports with no 1/0-value coverage       ; 213          ;
; Total output ports with no 1-value coverage         ; 213          ;
; Total output ports with no 0-value coverage         ; 243          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                                                     ; Output Port Name                                                                                                                                              ; Output Port Type ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |arinc_825|indata_changer:indata_changer_inst|parity_trg                                                                                                      ; |arinc_825|indata_changer:indata_changer_inst|parity_trg                                                                                                      ; q                ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|altsyncram_5731:fifo_ram|ram_block3a0            ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|altsyncram_5731:fifo_ram|q_b[0]                  ; portbdataout0    ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|altsyncram_5731:fifo_ram|ram_block3a0            ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|altsyncram_5731:fifo_ram|q_b[1]                  ; portbdataout1    ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|altsyncram_5731:fifo_ram|ram_block3a0            ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|altsyncram_5731:fifo_ram|q_b[2]                  ; portbdataout2    ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|altsyncram_5731:fifo_ram|ram_block3a0            ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|altsyncram_5731:fifo_ram|q_b[3]                  ; portbdataout3    ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|altsyncram_5731:fifo_ram|ram_block3a4            ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|altsyncram_5731:fifo_ram|q_b[4]                  ; portbdataout0    ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|altsyncram_5731:fifo_ram|ram_block3a4            ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|altsyncram_5731:fifo_ram|q_b[5]                  ; portbdataout1    ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|altsyncram_5731:fifo_ram|ram_block3a4            ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|altsyncram_5731:fifo_ram|q_b[6]                  ; portbdataout2    ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|altsyncram_5731:fifo_ram|ram_block3a4            ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|altsyncram_5731:fifo_ram|q_b[7]                  ; portbdataout3    ;
; |arinc_825|transmit_count_reg[0]                                                                                                                              ; |arinc_825|transmit_count_reg[0]                                                                                                                              ; q                ;
; |arinc_825|transmit_count_reg[1]                                                                                                                              ; |arinc_825|transmit_count_reg[1]                                                                                                                              ; q                ;
; |arinc_825|transmit_count_reg[2]                                                                                                                              ; |arinc_825|transmit_count_reg[2]                                                                                                                              ; q                ;
; |arinc_825|transmit_count_reg[0]~683                                                                                                                          ; |arinc_825|transmit_count_reg[0]~683                                                                                                                          ; combout          ;
; |arinc_825|transmit_count_reg[0]~683                                                                                                                          ; |arinc_825|transmit_count_reg[0]~816                                                                                                                          ; cout             ;
; |arinc_825|transmit_count_reg[1]~684                                                                                                                          ; |arinc_825|transmit_count_reg[1]~684                                                                                                                          ; combout          ;
; |arinc_825|transmit_count_reg[1]~684                                                                                                                          ; |arinc_825|transmit_count_reg[1]~818                                                                                                                          ; cout             ;
; |arinc_825|transmit_count_reg[2]~685                                                                                                                          ; |arinc_825|transmit_count_reg[2]~685                                                                                                                          ; combout          ;
; |arinc_825|transmit_count_reg[2]~685                                                                                                                          ; |arinc_825|transmit_count_reg[2]~819                                                                                                                          ; cout             ;
; |arinc_825|transmit_count_reg[3]~686                                                                                                                          ; |arinc_825|transmit_count_reg[3]~686                                                                                                                          ; combout          ;
; |arinc_825|transmit_count_reg[3]~686                                                                                                                          ; |arinc_825|transmit_count_reg[3]~820                                                                                                                          ; cout             ;
; |arinc_825|transmit_count_reg[4]~687                                                                                                                          ; |arinc_825|transmit_count_reg[4]~687                                                                                                                          ; combout          ;
; |arinc_825|transmit_count_reg[4]~687                                                                                                                          ; |arinc_825|transmit_count_reg[4]~821                                                                                                                          ; cout             ;
; |arinc_825|transmit_count_reg[5]~688                                                                                                                          ; |arinc_825|transmit_count_reg[5]~688                                                                                                                          ; combout          ;
; |arinc_825|transmit_count_reg[5]~688                                                                                                                          ; |arinc_825|transmit_count_reg[5]~822                                                                                                                          ; cout             ;
; |arinc_825|transmit_count_reg[6]~689                                                                                                                          ; |arinc_825|transmit_count_reg[6]~689                                                                                                                          ; combout          ;
; |arinc_825|transmit_count_reg[6]~689                                                                                                                          ; |arinc_825|transmit_count_reg[6]~823                                                                                                                          ; cout             ;
; |arinc_825|transmit_count_reg[7]~690                                                                                                                          ; |arinc_825|transmit_count_reg[7]~690                                                                                                                          ; combout          ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|cntr_u2e:cntr_b|counter_comb_bita0               ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|cntr_u2e:cntr_b|counter_comb_bita0               ; combout          ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|cntr_u2e:cntr_b|counter_comb_bita0               ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|cntr_u2e:cntr_b|counter_comb_bita0~COUT          ; cout             ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|cntr_u2e:cntr_b|counter_comb_bita1               ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|cntr_u2e:cntr_b|counter_comb_bita1               ; combout          ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|cntr_u2e:cntr_b|counter_comb_bita1               ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|cntr_u2e:cntr_b|counter_comb_bita1~COUT          ; cout             ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|cntr_u2e:cntr_b|counter_comb_bita2               ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|cntr_u2e:cntr_b|counter_comb_bita2               ; combout          ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|cntr_u2e:cntr_b|counter_comb_bita2               ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|cntr_u2e:cntr_b|counter_comb_bita2~COUT          ; cout             ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|cntr_u2e:cntr_b|counter_comb_bita2~2             ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|cntr_u2e:cntr_b|counter_comb_bita2~2             ; combout          ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_j47:rdptr_g1p|parity               ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_j47:rdptr_g1p|parity               ; combout          ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_j47:rdptr_g1p|parity               ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_j47:rdptr_g1p|parity~COUT          ; cout             ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_j47:rdptr_g1p|countera0            ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_j47:rdptr_g1p|countera0            ; combout          ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_j47:rdptr_g1p|countera0            ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_j47:rdptr_g1p|countera0~COUT       ; cout             ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_j47:rdptr_g1p|countera1            ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_j47:rdptr_g1p|countera1            ; combout          ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_j47:rdptr_g1p|countera1            ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_j47:rdptr_g1p|countera1~COUT       ; cout             ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_j47:rdptr_g1p|countera2            ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_j47:rdptr_g1p|countera2            ; combout          ;
; |arinc_825|qword_to_byte_count_reg[0]                                                                                                                         ; |arinc_825|qword_to_byte_count_reg[0]                                                                                                                         ; q                ;
; |arinc_825|qword_to_byte_count_reg[1]                                                                                                                         ; |arinc_825|qword_to_byte_count_reg[1]                                                                                                                         ; q                ;
; |arinc_825|qword_to_byte_count_reg[2]                                                                                                                         ; |arinc_825|qword_to_byte_count_reg[2]                                                                                                                         ; q                ;
; |arinc_825|qword_to_byte_count_reg[3]                                                                                                                         ; |arinc_825|qword_to_byte_count_reg[3]                                                                                                                         ; q                ;
; |arinc_825|qword_to_byte_count_reg[0]~1238                                                                                                                    ; |arinc_825|qword_to_byte_count_reg[0]~1238                                                                                                                    ; combout          ;
; |arinc_825|qword_to_byte_count_reg[0]~1238                                                                                                                    ; |arinc_825|qword_to_byte_count_reg[0]~1429                                                                                                                    ; cout             ;
; |arinc_825|qword_to_byte_count_reg[1]~1239                                                                                                                    ; |arinc_825|qword_to_byte_count_reg[1]~1239                                                                                                                    ; combout          ;
; |arinc_825|qword_to_byte_count_reg[1]~1239                                                                                                                    ; |arinc_825|qword_to_byte_count_reg[1]~1431                                                                                                                    ; cout             ;
; |arinc_825|qword_to_byte_count_reg[2]~1240                                                                                                                    ; |arinc_825|qword_to_byte_count_reg[2]~1240                                                                                                                    ; combout          ;
; |arinc_825|qword_to_byte_count_reg[2]~1240                                                                                                                    ; |arinc_825|qword_to_byte_count_reg[2]~1432                                                                                                                    ; cout             ;
; |arinc_825|qword_to_byte_count_reg[3]~1241                                                                                                                    ; |arinc_825|qword_to_byte_count_reg[3]~1241                                                                                                                    ; combout          ;
; |arinc_825|qword_to_byte_count_reg[3]~1241                                                                                                                    ; |arinc_825|qword_to_byte_count_reg[3]~1433                                                                                                                    ; cout             ;
; |arinc_825|qword_to_byte_count_reg[4]~1242                                                                                                                    ; |arinc_825|qword_to_byte_count_reg[4]~1242                                                                                                                    ; combout          ;
; |arinc_825|qword_to_byte_count_reg[4]~1242                                                                                                                    ; |arinc_825|qword_to_byte_count_reg[4]~1434                                                                                                                    ; cout             ;
; |arinc_825|Add1~182                                                                                                                                           ; |arinc_825|Add1~182                                                                                                                                           ; cout             ;
; |arinc_825|Add1~184                                                                                                                                           ; |arinc_825|Add1~184                                                                                                                                           ; cout             ;
; |arinc_825|Add1~185                                                                                                                                           ; |arinc_825|Add1~185                                                                                                                                           ; combout          ;
; |arinc_825|Add1~185                                                                                                                                           ; |arinc_825|Add1~186                                                                                                                                           ; cout             ;
; |arinc_825|Add1~187                                                                                                                                           ; |arinc_825|Add1~187                                                                                                                                           ; combout          ;
; |arinc_825|Add1~187                                                                                                                                           ; |arinc_825|Add1~188                                                                                                                                           ; cout             ;
; |arinc_825|qword_to_byte_count_reg[5]~1243                                                                                                                    ; |arinc_825|qword_to_byte_count_reg[5]~1243                                                                                                                    ; combout          ;
; |arinc_825|qword_to_byte_count_reg[5]~1243                                                                                                                    ; |arinc_825|qword_to_byte_count_reg[5]~1435                                                                                                                    ; cout             ;
; |arinc_825|Add1~190                                                                                                                                           ; |arinc_825|Add1~190                                                                                                                                           ; combout          ;
; |arinc_825|Add1~190                                                                                                                                           ; |arinc_825|Add1~191                                                                                                                                           ; cout             ;
; |arinc_825|qword_to_byte_count_reg[6]~1244                                                                                                                    ; |arinc_825|qword_to_byte_count_reg[6]~1244                                                                                                                    ; combout          ;
; |arinc_825|qword_to_byte_count_reg[6]~1244                                                                                                                    ; |arinc_825|qword_to_byte_count_reg[6]~1436                                                                                                                    ; cout             ;
; |arinc_825|Add1~193                                                                                                                                           ; |arinc_825|Add1~193                                                                                                                                           ; combout          ;
; |arinc_825|Add1~193                                                                                                                                           ; |arinc_825|Add1~194                                                                                                                                           ; cout             ;
; |arinc_825|qword_to_byte_count_reg[7]~1245                                                                                                                    ; |arinc_825|qword_to_byte_count_reg[7]~1245                                                                                                                    ; combout          ;
; |arinc_825|Add1~196                                                                                                                                           ; |arinc_825|Add1~196                                                                                                                                           ; combout          ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_gic:wrptr_g1p|parity               ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_gic:wrptr_g1p|parity               ; combout          ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_gic:wrptr_g1p|parity               ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_gic:wrptr_g1p|parity~COUT          ; cout             ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_gic:wrptr_g1p|countera0            ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_gic:wrptr_g1p|countera0            ; combout          ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_gic:wrptr_g1p|countera0            ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_gic:wrptr_g1p|countera0~COUT       ; cout             ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_gic:wrptr_g1p|countera1            ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_gic:wrptr_g1p|countera1            ; combout          ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_gic:wrptr_g1p|countera1            ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_gic:wrptr_g1p|countera1~COUT       ; cout             ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_gic:wrptr_g1p|countera2            ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_gic:wrptr_g1p|countera2            ; combout          ;
; |arinc_825|tx_byte_reg[0]                                                                                                                                     ; |arinc_825|tx_byte_reg[0]                                                                                                                                     ; q                ;
; |arinc_825|tx_byte_reg[0]~584                                                                                                                                 ; |arinc_825|tx_byte_reg[0]~584                                                                                                                                 ; combout          ;
; |arinc_825|trans_active_reg                                                                                                                                   ; |arinc_825|trans_active_reg                                                                                                                                   ; q                ;
; |arinc_825|clk_spi                                                                                                                                            ; |arinc_825|clk_spi                                                                                                                                            ; q                ;
; |arinc_825|mosi_reg                                                                                                                                           ; |arinc_825|mosi_reg                                                                                                                                           ; q                ;
; |arinc_825|Equal3~354                                                                                                                                         ; |arinc_825|Equal3~354                                                                                                                                         ; combout          ;
; |arinc_825|Equal3~355                                                                                                                                         ; |arinc_825|Equal3~355                                                                                                                                         ; combout          ;
; |arinc_825|fifo_indata_ena~35                                                                                                                                 ; |arinc_825|fifo_indata_ena~35                                                                                                                                 ; combout          ;
; |arinc_825|indata_changer:indata_changer_inst|data_high_fifo~37                                                                                               ; |arinc_825|indata_changer:indata_changer_inst|data_high_fifo~37                                                                                               ; combout          ;
; |arinc_825|indata_changer:indata_changer_inst|data_high_fifo[31]~1537                                                                                         ; |arinc_825|indata_changer:indata_changer_inst|data_high_fifo[31]~1537                                                                                         ; combout          ;
; |arinc_825|indata_changer:indata_changer_inst|data_high_fifo[0]~1538                                                                                          ; |arinc_825|indata_changer:indata_changer_inst|data_high_fifo[0]~1538                                                                                          ; combout          ;
; |arinc_825|indata_changer:indata_changer_inst|data_high_fifo[2]~1540                                                                                          ; |arinc_825|indata_changer:indata_changer_inst|data_high_fifo[2]~1540                                                                                          ; combout          ;
; |arinc_825|indata_changer:indata_changer_inst|data_high_fifo[3]~1541                                                                                          ; |arinc_825|indata_changer:indata_changer_inst|data_high_fifo[3]~1541                                                                                          ; combout          ;
; |arinc_825|indata_changer:indata_changer_inst|data_high_fifo[4]~1542                                                                                          ; |arinc_825|indata_changer:indata_changer_inst|data_high_fifo[4]~1542                                                                                          ; combout          ;
; |arinc_825|indata_changer:indata_changer_inst|data_high_fifo[6]~1544                                                                                          ; |arinc_825|indata_changer:indata_changer_inst|data_high_fifo[6]~1544                                                                                          ; combout          ;
; |arinc_825|indata_changer:indata_changer_inst|data_high_fifo[7]~1545                                                                                          ; |arinc_825|indata_changer:indata_changer_inst|data_high_fifo[7]~1545                                                                                          ; combout          ;
; |arinc_825|indata_changer:indata_changer_inst|data_high_fifo[8]~1546                                                                                          ; |arinc_825|indata_changer:indata_changer_inst|data_high_fifo[8]~1546                                                                                          ; combout          ;
; |arinc_825|indata_changer:indata_changer_inst|data_high_fifo[9]~1547                                                                                          ; |arinc_825|indata_changer:indata_changer_inst|data_high_fifo[9]~1547                                                                                          ; combout          ;
; |arinc_825|indata_changer:indata_changer_inst|data_high_fifo[10]~1548                                                                                         ; |arinc_825|indata_changer:indata_changer_inst|data_high_fifo[10]~1548                                                                                         ; combout          ;
; |arinc_825|indata_changer:indata_changer_inst|data_high_fifo[11]~1549                                                                                         ; |arinc_825|indata_changer:indata_changer_inst|data_high_fifo[11]~1549                                                                                         ; combout          ;
; |arinc_825|indata_changer:indata_changer_inst|data_high_fifo[12]~1550                                                                                         ; |arinc_825|indata_changer:indata_changer_inst|data_high_fifo[12]~1550                                                                                         ; combout          ;
; |arinc_825|indata_changer:indata_changer_inst|data_high_fifo[13]~1551                                                                                         ; |arinc_825|indata_changer:indata_changer_inst|data_high_fifo[13]~1551                                                                                         ; combout          ;
; |arinc_825|indata_changer:indata_changer_inst|data_high_fifo[14]~1552                                                                                         ; |arinc_825|indata_changer:indata_changer_inst|data_high_fifo[14]~1552                                                                                         ; combout          ;
; |arinc_825|indata_changer:indata_changer_inst|data_high_fifo[15]~1553                                                                                         ; |arinc_825|indata_changer:indata_changer_inst|data_high_fifo[15]~1553                                                                                         ; combout          ;
; |arinc_825|indata_changer:indata_changer_inst|data_high_fifo[16]~1554                                                                                         ; |arinc_825|indata_changer:indata_changer_inst|data_high_fifo[16]~1554                                                                                         ; combout          ;
; |arinc_825|indata_changer:indata_changer_inst|data_high_fifo[17]~1555                                                                                         ; |arinc_825|indata_changer:indata_changer_inst|data_high_fifo[17]~1555                                                                                         ; combout          ;
; |arinc_825|indata_changer:indata_changer_inst|data_high_fifo[18]~1556                                                                                         ; |arinc_825|indata_changer:indata_changer_inst|data_high_fifo[18]~1556                                                                                         ; combout          ;
; |arinc_825|indata_changer:indata_changer_inst|data_high_fifo[19]~1557                                                                                         ; |arinc_825|indata_changer:indata_changer_inst|data_high_fifo[19]~1557                                                                                         ; combout          ;
; |arinc_825|indata_changer:indata_changer_inst|data_high_fifo[20]~1558                                                                                         ; |arinc_825|indata_changer:indata_changer_inst|data_high_fifo[20]~1558                                                                                         ; combout          ;
; |arinc_825|indata_changer:indata_changer_inst|data_high_fifo[21]~1559                                                                                         ; |arinc_825|indata_changer:indata_changer_inst|data_high_fifo[21]~1559                                                                                         ; combout          ;
; |arinc_825|indata_changer:indata_changer_inst|data_high_fifo[22]~1560                                                                                         ; |arinc_825|indata_changer:indata_changer_inst|data_high_fifo[22]~1560                                                                                         ; combout          ;
; |arinc_825|indata_changer:indata_changer_inst|data_high_fifo[23]~1561                                                                                         ; |arinc_825|indata_changer:indata_changer_inst|data_high_fifo[23]~1561                                                                                         ; combout          ;
; |arinc_825|indata_changer:indata_changer_inst|data_high_fifo[24]~1562                                                                                         ; |arinc_825|indata_changer:indata_changer_inst|data_high_fifo[24]~1562                                                                                         ; combout          ;
; |arinc_825|indata_changer:indata_changer_inst|data_high_fifo[25]~1563                                                                                         ; |arinc_825|indata_changer:indata_changer_inst|data_high_fifo[25]~1563                                                                                         ; combout          ;
; |arinc_825|indata_changer:indata_changer_inst|data_high_fifo[26]~1564                                                                                         ; |arinc_825|indata_changer:indata_changer_inst|data_high_fifo[26]~1564                                                                                         ; combout          ;
; |arinc_825|indata_changer:indata_changer_inst|data_high_fifo[27]~1565                                                                                         ; |arinc_825|indata_changer:indata_changer_inst|data_high_fifo[27]~1565                                                                                         ; combout          ;
; |arinc_825|indata_changer:indata_changer_inst|data_high_fifo[28]~1566                                                                                         ; |arinc_825|indata_changer:indata_changer_inst|data_high_fifo[28]~1566                                                                                         ; combout          ;
; |arinc_825|indata_changer:indata_changer_inst|data_high_fifo[29]~1567                                                                                         ; |arinc_825|indata_changer:indata_changer_inst|data_high_fifo[29]~1567                                                                                         ; combout          ;
; |arinc_825|indata_changer:indata_changer_inst|data_high_fifo[30]~1568                                                                                         ; |arinc_825|indata_changer:indata_changer_inst|data_high_fifo[30]~1568                                                                                         ; combout          ;
; |arinc_825|indata_changer:indata_changer_inst|data_high_fifo[31]~1569                                                                                         ; |arinc_825|indata_changer:indata_changer_inst|data_high_fifo[31]~1569                                                                                         ; combout          ;
; |arinc_825|indata_changer:indata_changer_inst|data_low_fifo~1495                                                                                              ; |arinc_825|indata_changer:indata_changer_inst|data_low_fifo~1495                                                                                              ; combout          ;
; |arinc_825|indata_changer:indata_changer_inst|data_high_fifo~1                                                                                                ; |arinc_825|indata_changer:indata_changer_inst|data_high_fifo~1                                                                                                ; combout          ;
; |arinc_825|indata_changer:indata_changer_inst|data_low_fifo[0]~1496                                                                                           ; |arinc_825|indata_changer:indata_changer_inst|data_low_fifo[0]~1496                                                                                           ; combout          ;
; |arinc_825|indata_changer:indata_changer_inst|data_low_fifo[1]~1497                                                                                           ; |arinc_825|indata_changer:indata_changer_inst|data_low_fifo[1]~1497                                                                                           ; combout          ;
; |arinc_825|indata_changer:indata_changer_inst|data_low_fifo[2]~1498                                                                                           ; |arinc_825|indata_changer:indata_changer_inst|data_low_fifo[2]~1498                                                                                           ; combout          ;
; |arinc_825|indata_changer:indata_changer_inst|data_low_fifo[3]~1499                                                                                           ; |arinc_825|indata_changer:indata_changer_inst|data_low_fifo[3]~1499                                                                                           ; combout          ;
; |arinc_825|indata_changer:indata_changer_inst|data_low_fifo[4]~1500                                                                                           ; |arinc_825|indata_changer:indata_changer_inst|data_low_fifo[4]~1500                                                                                           ; combout          ;
; |arinc_825|indata_changer:indata_changer_inst|data_low_fifo[7]~1503                                                                                           ; |arinc_825|indata_changer:indata_changer_inst|data_low_fifo[7]~1503                                                                                           ; combout          ;
; |arinc_825|indata_changer:indata_changer_inst|data_low_fifo[8]~1504                                                                                           ; |arinc_825|indata_changer:indata_changer_inst|data_low_fifo[8]~1504                                                                                           ; combout          ;
; |arinc_825|indata_changer:indata_changer_inst|data_low_fifo[9]~1505                                                                                           ; |arinc_825|indata_changer:indata_changer_inst|data_low_fifo[9]~1505                                                                                           ; combout          ;
; |arinc_825|indata_changer:indata_changer_inst|data_low_fifo[10]~1506                                                                                          ; |arinc_825|indata_changer:indata_changer_inst|data_low_fifo[10]~1506                                                                                          ; combout          ;
; |arinc_825|indata_changer:indata_changer_inst|data_low_fifo[11]~1507                                                                                          ; |arinc_825|indata_changer:indata_changer_inst|data_low_fifo[11]~1507                                                                                          ; combout          ;
; |arinc_825|indata_changer:indata_changer_inst|data_low_fifo[12]~1508                                                                                          ; |arinc_825|indata_changer:indata_changer_inst|data_low_fifo[12]~1508                                                                                          ; combout          ;
; |arinc_825|indata_changer:indata_changer_inst|data_low_fifo[13]~1509                                                                                          ; |arinc_825|indata_changer:indata_changer_inst|data_low_fifo[13]~1509                                                                                          ; combout          ;
; |arinc_825|indata_changer:indata_changer_inst|data_low_fifo[15]~1511                                                                                          ; |arinc_825|indata_changer:indata_changer_inst|data_low_fifo[15]~1511                                                                                          ; combout          ;
; |arinc_825|indata_changer:indata_changer_inst|data_low_fifo[16]~1512                                                                                          ; |arinc_825|indata_changer:indata_changer_inst|data_low_fifo[16]~1512                                                                                          ; combout          ;
; |arinc_825|indata_changer:indata_changer_inst|data_low_fifo[17]~1513                                                                                          ; |arinc_825|indata_changer:indata_changer_inst|data_low_fifo[17]~1513                                                                                          ; combout          ;
; |arinc_825|indata_changer:indata_changer_inst|data_low_fifo[18]~1514                                                                                          ; |arinc_825|indata_changer:indata_changer_inst|data_low_fifo[18]~1514                                                                                          ; combout          ;
; |arinc_825|indata_changer:indata_changer_inst|data_low_fifo[19]~1515                                                                                          ; |arinc_825|indata_changer:indata_changer_inst|data_low_fifo[19]~1515                                                                                          ; combout          ;
; |arinc_825|indata_changer:indata_changer_inst|data_low_fifo[20]~1516                                                                                          ; |arinc_825|indata_changer:indata_changer_inst|data_low_fifo[20]~1516                                                                                          ; combout          ;
; |arinc_825|indata_changer:indata_changer_inst|data_low_fifo[21]~1517                                                                                          ; |arinc_825|indata_changer:indata_changer_inst|data_low_fifo[21]~1517                                                                                          ; combout          ;
; |arinc_825|indata_changer:indata_changer_inst|data_low_fifo[23]~1519                                                                                          ; |arinc_825|indata_changer:indata_changer_inst|data_low_fifo[23]~1519                                                                                          ; combout          ;
; |arinc_825|indata_changer:indata_changer_inst|data_low_fifo[24]~1520                                                                                          ; |arinc_825|indata_changer:indata_changer_inst|data_low_fifo[24]~1520                                                                                          ; combout          ;
; |arinc_825|indata_changer:indata_changer_inst|data_low_fifo[25]~1521                                                                                          ; |arinc_825|indata_changer:indata_changer_inst|data_low_fifo[25]~1521                                                                                          ; combout          ;
; |arinc_825|indata_changer:indata_changer_inst|data_low_fifo[26]~1522                                                                                          ; |arinc_825|indata_changer:indata_changer_inst|data_low_fifo[26]~1522                                                                                          ; combout          ;
; |arinc_825|indata_changer:indata_changer_inst|data_low_fifo[27]~1523                                                                                          ; |arinc_825|indata_changer:indata_changer_inst|data_low_fifo[27]~1523                                                                                          ; combout          ;
; |arinc_825|indata_changer:indata_changer_inst|data_low_fifo[28]~1524                                                                                          ; |arinc_825|indata_changer:indata_changer_inst|data_low_fifo[28]~1524                                                                                          ; combout          ;
; |arinc_825|indata_changer:indata_changer_inst|data_low_fifo[29]~1525                                                                                          ; |arinc_825|indata_changer:indata_changer_inst|data_low_fifo[29]~1525                                                                                          ; combout          ;
; |arinc_825|indata_changer:indata_changer_inst|data_low_fifo[30]~1526                                                                                          ; |arinc_825|indata_changer:indata_changer_inst|data_low_fifo[30]~1526                                                                                          ; combout          ;
; |arinc_825|indata_changer:indata_changer_inst|data_low_fifo[31]~1527                                                                                          ; |arinc_825|indata_changer:indata_changer_inst|data_low_fifo[31]~1527                                                                                          ; combout          ;
; |arinc_825|fifo_indata_ena~36                                                                                                                                 ; |arinc_825|fifo_indata_ena~36                                                                                                                                 ; combout          ;
; |arinc_825|indata_changer:indata_changer_inst|wr_req_fifo~71                                                                                                  ; |arinc_825|indata_changer:indata_changer_inst|wr_req_fifo~71                                                                                                  ; combout          ;
; |arinc_825|indata_changer:indata_changer_inst|wr_req_fifo~72                                                                                                  ; |arinc_825|indata_changer:indata_changer_inst|wr_req_fifo~72                                                                                                  ; combout          ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|rdemp_eq_comp_lsb_aeb                            ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|rdemp_eq_comp_lsb_aeb                            ; q                ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|int_rdempty                                      ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|int_rdempty                                      ; combout          ;
; |arinc_825|st_tx_reg.st_check_trans                                                                                                                           ; |arinc_825|st_tx_reg.st_check_trans                                                                                                                           ; q                ;
; |arinc_825|process4~138                                                                                                                                       ; |arinc_825|process4~138                                                                                                                                       ; combout          ;
; |arinc_825|bit_count_reg[2]                                                                                                                                   ; |arinc_825|bit_count_reg[2]                                                                                                                                   ; q                ;
; |arinc_825|bit_count_reg[1]                                                                                                                                   ; |arinc_825|bit_count_reg[1]                                                                                                                                   ; q                ;
; |arinc_825|bit_count_reg[0]                                                                                                                                   ; |arinc_825|bit_count_reg[0]                                                                                                                                   ; q                ;
; |arinc_825|process4~140                                                                                                                                       ; |arinc_825|process4~140                                                                                                                                       ; combout          ;
; |arinc_825|clk_div_count[2]                                                                                                                                   ; |arinc_825|clk_div_count[2]                                                                                                                                   ; q                ;
; |arinc_825|clk_div_count[0]                                                                                                                                   ; |arinc_825|clk_div_count[0]                                                                                                                                   ; q                ;
; |arinc_825|clk_div_count[1]                                                                                                                                   ; |arinc_825|clk_div_count[1]                                                                                                                                   ; q                ;
; |arinc_825|Equal2~49                                                                                                                                          ; |arinc_825|Equal2~49                                                                                                                                          ; combout          ;
; |arinc_825|process4~141                                                                                                                                       ; |arinc_825|process4~141                                                                                                                                       ; combout          ;
; |arinc_825|st_tx_reg.st_byte_trans                                                                                                                            ; |arinc_825|st_tx_reg.st_byte_trans                                                                                                                            ; q                ;
; |arinc_825|Selector22~130                                                                                                                                     ; |arinc_825|Selector22~130                                                                                                                                     ; combout          ;
; |arinc_825|clk_spi~44                                                                                                                                         ; |arinc_825|clk_spi~44                                                                                                                                         ; combout          ;
; |arinc_825|tx_byte_reg[6]                                                                                                                                     ; |arinc_825|tx_byte_reg[6]                                                                                                                                     ; q                ;
; |arinc_825|mosi_reg~187                                                                                                                                       ; |arinc_825|mosi_reg~187                                                                                                                                       ; combout          ;
; |arinc_825|Selector30~130                                                                                                                                     ; |arinc_825|Selector30~130                                                                                                                                     ; combout          ;
; |arinc_825|mosi_reg~188                                                                                                                                       ; |arinc_825|mosi_reg~188                                                                                                                                       ; combout          ;
; |arinc_825|indata_changer:indata_changer_inst|parity_trg~100                                                                                                  ; |arinc_825|indata_changer:indata_changer_inst|parity_trg~100                                                                                                  ; combout          ;
; |arinc_825|indata_changer:indata_changer_inst|actual_data_register~2                                                                                          ; |arinc_825|indata_changer:indata_changer_inst|actual_data_register~2                                                                                          ; combout          ;
; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff~1669                                                                                             ; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff~1669                                                                                             ; combout          ;
; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff[21]~1670                                                                                         ; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff[21]~1670                                                                                         ; combout          ;
; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff[21]~1671                                                                                         ; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff[21]~1671                                                                                         ; combout          ;
; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff~1673                                                                                             ; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff~1673                                                                                             ; combout          ;
; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff~1674                                                                                             ; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff~1674                                                                                             ; combout          ;
; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff~1675                                                                                             ; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff~1675                                                                                             ; combout          ;
; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff~1677                                                                                             ; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff~1677                                                                                             ; combout          ;
; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff~1678                                                                                             ; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff~1678                                                                                             ; combout          ;
; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff~1679                                                                                             ; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff~1679                                                                                             ; combout          ;
; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff~1680                                                                                             ; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff~1680                                                                                             ; combout          ;
; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff~1681                                                                                             ; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff~1681                                                                                             ; combout          ;
; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff~1682                                                                                             ; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff~1682                                                                                             ; combout          ;
; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff~1683                                                                                             ; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff~1683                                                                                             ; combout          ;
; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff~1684                                                                                             ; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff~1684                                                                                             ; combout          ;
; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff~1685                                                                                             ; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff~1685                                                                                             ; combout          ;
; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff~1686                                                                                             ; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff~1686                                                                                             ; combout          ;
; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff~1687                                                                                             ; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff~1687                                                                                             ; combout          ;
; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff~1688                                                                                             ; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff~1688                                                                                             ; combout          ;
; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff~1689                                                                                             ; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff~1689                                                                                             ; combout          ;
; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff~1690                                                                                             ; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff~1690                                                                                             ; combout          ;
; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff~1691                                                                                             ; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff~1691                                                                                             ; combout          ;
; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff~1692                                                                                             ; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff~1692                                                                                             ; combout          ;
; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff~1693                                                                                             ; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff~1693                                                                                             ; combout          ;
; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff~1694                                                                                             ; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff~1694                                                                                             ; combout          ;
; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff~1695                                                                                             ; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff~1695                                                                                             ; combout          ;
; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff~1696                                                                                             ; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff~1696                                                                                             ; combout          ;
; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff~1697                                                                                             ; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff~1697                                                                                             ; combout          ;
; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff~1698                                                                                             ; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff~1698                                                                                             ; combout          ;
; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff~1699                                                                                             ; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff~1699                                                                                             ; combout          ;
; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff~1700                                                                                             ; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff~1700                                                                                             ; combout          ;
; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff~1701                                                                                             ; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff~1701                                                                                             ; combout          ;
; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff~1702                                                                                             ; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff~1702                                                                                             ; combout          ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|delayed_wrptr_g[0]                               ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|delayed_wrptr_g[0]                               ; q                ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_j47:rdptr_g1p|counter_ffa[0]       ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_j47:rdptr_g1p|counter_ffa[0]       ; q                ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|mux_a18:rdemp_eq_comp_lsb_mux|result_node[0]~92  ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|mux_a18:rdemp_eq_comp_lsb_mux|result_node[0]~92  ; combout          ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|mux_a18:rdemp_eq_comp_lsb_mux|result_node[0]~93  ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|mux_a18:rdemp_eq_comp_lsb_mux|result_node[0]~93  ; combout          ;
; |arinc_825|wr_fifo_rdreq_reg                                                                                                                                  ; |arinc_825|wr_fifo_rdreq_reg                                                                                                                                  ; q                ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|valid_rdreq                                      ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|valid_rdreq                                      ; combout          ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|mux_a18:rdemp_eq_comp_lsb_mux|result_node[0]~94  ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|mux_a18:rdemp_eq_comp_lsb_mux|result_node[0]~94  ; combout          ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|rdptr_g[0]                                       ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|rdptr_g[0]                                       ; q                ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|mux_a18:rdemp_eq_comp_lsb_mux|result_node[0]~95  ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|mux_a18:rdemp_eq_comp_lsb_mux|result_node[0]~95  ; combout          ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|mux_a18:rdemp_eq_comp_lsb_mux|result_node[0]~96  ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|mux_a18:rdemp_eq_comp_lsb_mux|result_node[0]~96  ; combout          ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|mux_a18:rdemp_eq_comp_lsb_mux|result_node[0]~98  ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|mux_a18:rdemp_eq_comp_lsb_mux|result_node[0]~98  ; combout          ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|mux_a18:rdemp_eq_comp_msb_mux|result_node[0]~60  ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|mux_a18:rdemp_eq_comp_msb_mux|result_node[0]~60  ; combout          ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|mux_a18:rdemp_eq_comp_msb_mux|result_node[0]~63  ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|mux_a18:rdemp_eq_comp_msb_mux|result_node[0]~63  ; combout          ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|wrfull_eq_comp_lsb_mux_reg                       ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|wrfull_eq_comp_lsb_mux_reg                       ; q                ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|valid_wrreq~51                                   ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|valid_wrreq~51                                   ; combout          ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|wrptr_g[0]                                       ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|wrptr_g[0]                                       ; q                ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|cntr_u2e:cntr_b|counter_reg_bit[0]               ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|cntr_u2e:cntr_b|counter_reg_bit[0]               ; q                ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|cntr_u2e:cntr_b|counter_reg_bit[1]               ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|cntr_u2e:cntr_b|counter_reg_bit[1]               ; q                ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|cntr_u2e:cntr_b|counter_reg_bit[2]               ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|cntr_u2e:cntr_b|counter_reg_bit[2]               ; q                ;
; |arinc_825|st_tx_reg.st_count_read                                                                                                                            ; |arinc_825|st_tx_reg.st_count_read                                                                                                                            ; q                ;
; |arinc_825|st_tx_reg.st_unused_fetch                                                                                                                          ; |arinc_825|st_tx_reg.st_unused_fetch                                                                                                                          ; q                ;
; |arinc_825|st_tx_reg.idle                                                                                                                                     ; |arinc_825|st_tx_reg.idle                                                                                                                                     ; q                ;
; |arinc_825|transmit_count_reg[0]~817                                                                                                                          ; |arinc_825|transmit_count_reg[0]~817                                                                                                                          ; combout          ;
; |arinc_825|Equal4~150                                                                                                                                         ; |arinc_825|Equal4~150                                                                                                                                         ; combout          ;
; |arinc_825|Equal4~151                                                                                                                                         ; |arinc_825|Equal4~151                                                                                                                                         ; combout          ;
; |arinc_825|Selector12~17                                                                                                                                      ; |arinc_825|Selector12~17                                                                                                                                      ; combout          ;
; |arinc_825|Selector11~17                                                                                                                                      ; |arinc_825|Selector11~17                                                                                                                                      ; combout          ;
; |arinc_825|Selector10~17                                                                                                                                      ; |arinc_825|Selector10~17                                                                                                                                      ; combout          ;
; |arinc_825|Selector9~17                                                                                                                                       ; |arinc_825|Selector9~17                                                                                                                                       ; combout          ;
; |arinc_825|Selector8~17                                                                                                                                       ; |arinc_825|Selector8~17                                                                                                                                       ; combout          ;
; |arinc_825|Selector7~17                                                                                                                                       ; |arinc_825|Selector7~17                                                                                                                                       ; combout          ;
; |arinc_825|Selector6~17                                                                                                                                       ; |arinc_825|Selector6~17                                                                                                                                       ; combout          ;
; |arinc_825|Add4~123                                                                                                                                           ; |arinc_825|Add4~123                                                                                                                                           ; combout          ;
; |arinc_825|Selector31~115                                                                                                                                     ; |arinc_825|Selector31~115                                                                                                                                     ; combout          ;
; |arinc_825|Add4~124                                                                                                                                           ; |arinc_825|Add4~124                                                                                                                                           ; combout          ;
; |arinc_825|Selector32~99                                                                                                                                      ; |arinc_825|Selector32~99                                                                                                                                      ; combout          ;
; |arinc_825|Selector33~95                                                                                                                                      ; |arinc_825|Selector33~95                                                                                                                                      ; combout          ;
; |arinc_825|clk_div_count~127                                                                                                                                  ; |arinc_825|clk_div_count~127                                                                                                                                  ; combout          ;
; |arinc_825|clk_div_count~128                                                                                                                                  ; |arinc_825|clk_div_count~128                                                                                                                                  ; combout          ;
; |arinc_825|clk_div_count~129                                                                                                                                  ; |arinc_825|clk_div_count~129                                                                                                                                  ; combout          ;
; |arinc_825|Selector3~97                                                                                                                                       ; |arinc_825|Selector3~97                                                                                                                                       ; combout          ;
; |arinc_825|tx_byte_reg[5]                                                                                                                                     ; |arinc_825|tx_byte_reg[5]                                                                                                                                     ; q                ;
; |arinc_825|Selector23~130                                                                                                                                     ; |arinc_825|Selector23~130                                                                                                                                     ; combout          ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|_~0                                              ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|_~0                                              ; combout          ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_j47:rdptr_g1p|parity_ff            ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_j47:rdptr_g1p|parity_ff            ; q                ;
; |arinc_825|Selector5~323                                                                                                                                      ; |arinc_825|Selector5~323                                                                                                                                      ; combout          ;
; |arinc_825|Equal6~67                                                                                                                                          ; |arinc_825|Equal6~67                                                                                                                                          ; combout          ;
; |arinc_825|Equal6~69                                                                                                                                          ; |arinc_825|Equal6~69                                                                                                                                          ; combout          ;
; |arinc_825|Selector5~324                                                                                                                                      ; |arinc_825|Selector5~324                                                                                                                                      ; combout          ;
; |arinc_825|Selector5~325                                                                                                                                      ; |arinc_825|Selector5~325                                                                                                                                      ; combout          ;
; |arinc_825|Selector5~326                                                                                                                                      ; |arinc_825|Selector5~326                                                                                                                                      ; combout          ;
; |arinc_825|Selector5~327                                                                                                                                      ; |arinc_825|Selector5~327                                                                                                                                      ; combout          ;
; |arinc_825|Selector5~328                                                                                                                                      ; |arinc_825|Selector5~328                                                                                                                                      ; combout          ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_gic:wrptr_g1p|counter_ffa[0]       ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_gic:wrptr_g1p|counter_ffa[0]       ; q                ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|mux_a18:wrfull_eq_comp_lsb_mux|result_node[0]~56 ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|mux_a18:wrfull_eq_comp_lsb_mux|result_node[0]~56 ; combout          ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|mux_a18:wrfull_eq_comp_lsb_mux|result_node[0]~57 ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|mux_a18:wrfull_eq_comp_lsb_mux|result_node[0]~57 ; combout          ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|mux_a18:wrfull_eq_comp_lsb_mux|result_node[0]~58 ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|mux_a18:wrfull_eq_comp_lsb_mux|result_node[0]~58 ; combout          ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|mux_a18:wrfull_eq_comp_lsb_mux|result_node[0]~59 ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|mux_a18:wrfull_eq_comp_lsb_mux|result_node[0]~59 ; combout          ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|mux_a18:wrfull_eq_comp_lsb_mux|result_node[0]~60 ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|mux_a18:wrfull_eq_comp_lsb_mux|result_node[0]~60 ; combout          ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|mux_a18:wrfull_eq_comp_lsb_mux|result_node[0]~61 ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|mux_a18:wrfull_eq_comp_lsb_mux|result_node[0]~61 ; combout          ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|mux_a18:wrfull_eq_comp_lsb_mux|result_node[0]~62 ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|mux_a18:wrfull_eq_comp_lsb_mux|result_node[0]~62 ; combout          ;
; |arinc_825|Selector1~11                                                                                                                                       ; |arinc_825|Selector1~11                                                                                                                                       ; combout          ;
; |arinc_825|Selector4~102                                                                                                                                      ; |arinc_825|Selector4~102                                                                                                                                      ; combout          ;
; |arinc_825|qword_to_byte_count_reg[3]~1428                                                                                                                    ; |arinc_825|qword_to_byte_count_reg[3]~1428                                                                                                                    ; combout          ;
; |arinc_825|Selector0~75                                                                                                                                       ; |arinc_825|Selector0~75                                                                                                                                       ; combout          ;
; |arinc_825|tx_byte_reg[4]                                                                                                                                     ; |arinc_825|tx_byte_reg[4]                                                                                                                                     ; q                ;
; |arinc_825|Selector24~130                                                                                                                                     ; |arinc_825|Selector24~130                                                                                                                                     ; combout          ;
; |arinc_825|Selector3~98                                                                                                                                       ; |arinc_825|Selector3~98                                                                                                                                       ; combout          ;
; |arinc_825|qword_to_byte_count_reg[3]~1430                                                                                                                    ; |arinc_825|qword_to_byte_count_reg[3]~1430                                                                                                                    ; combout          ;
; |arinc_825|Add1~189                                                                                                                                           ; |arinc_825|Add1~189                                                                                                                                           ; combout          ;
; |arinc_825|Add1~192                                                                                                                                           ; |arinc_825|Add1~192                                                                                                                                           ; combout          ;
; |arinc_825|Add1~195                                                                                                                                           ; |arinc_825|Add1~195                                                                                                                                           ; combout          ;
; |arinc_825|Add1~198                                                                                                                                           ; |arinc_825|Add1~198                                                                                                                                           ; combout          ;
; |arinc_825|Add1~199                                                                                                                                           ; |arinc_825|Add1~199                                                                                                                                           ; combout          ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_gic:wrptr_g1p|parity_ff            ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_gic:wrptr_g1p|parity_ff            ; q                ;
; |arinc_825|tx_byte_reg[3]                                                                                                                                     ; |arinc_825|tx_byte_reg[3]                                                                                                                                     ; q                ;
; |arinc_825|Selector25~130                                                                                                                                     ; |arinc_825|Selector25~130                                                                                                                                     ; combout          ;
; |arinc_825|tx_byte_reg[2]                                                                                                                                     ; |arinc_825|tx_byte_reg[2]                                                                                                                                     ; q                ;
; |arinc_825|Selector26~130                                                                                                                                     ; |arinc_825|Selector26~130                                                                                                                                     ; combout          ;
; |arinc_825|tx_byte_reg[1]                                                                                                                                     ; |arinc_825|tx_byte_reg[1]                                                                                                                                     ; q                ;
; |arinc_825|Selector27~130                                                                                                                                     ; |arinc_825|Selector27~130                                                                                                                                     ; combout          ;
; |arinc_825|Selector28~130                                                                                                                                     ; |arinc_825|Selector28~130                                                                                                                                     ; combout          ;
; |arinc_825|tx_byte_next~180                                                                                                                                   ; |arinc_825|tx_byte_next~180                                                                                                                                   ; combout          ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|wrptr_g[0]~19                                    ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|wrptr_g[0]~19                                    ; combout          ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|cntr_u2e:cntr_b|counter_reg_bit[0]~_wirecell     ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|cntr_u2e:cntr_b|counter_reg_bit[0]~_wirecell     ; combout          ;
; |arinc_825|nCS~output                                                                                                                                         ; |arinc_825|nCS~output                                                                                                                                         ; o                ;
; |arinc_825|nCS                                                                                                                                                ; |arinc_825|nCS                                                                                                                                                ; padout           ;
; |arinc_825|SCK~output                                                                                                                                         ; |arinc_825|SCK~output                                                                                                                                         ; o                ;
; |arinc_825|SCK                                                                                                                                                ; |arinc_825|SCK                                                                                                                                                ; padout           ;
; |arinc_825|MOSI~output                                                                                                                                        ; |arinc_825|MOSI~output                                                                                                                                        ; o                ;
; |arinc_825|MOSI                                                                                                                                               ; |arinc_825|MOSI                                                                                                                                               ; padout           ;
; |arinc_825|fifo_indata_ena~output                                                                                                                             ; |arinc_825|fifo_indata_ena~output                                                                                                                             ; o                ;
; |arinc_825|fifo_indata_ena                                                                                                                                    ; |arinc_825|fifo_indata_ena                                                                                                                                    ; padout           ;
; |arinc_825|fifo_data_high_fifo[0]~output                                                                                                                      ; |arinc_825|fifo_data_high_fifo[0]~output                                                                                                                      ; o                ;
; |arinc_825|fifo_data_high_fifo[0]                                                                                                                             ; |arinc_825|fifo_data_high_fifo[0]                                                                                                                             ; padout           ;
; |arinc_825|fifo_data_high_fifo[2]~output                                                                                                                      ; |arinc_825|fifo_data_high_fifo[2]~output                                                                                                                      ; o                ;
; |arinc_825|fifo_data_high_fifo[2]                                                                                                                             ; |arinc_825|fifo_data_high_fifo[2]                                                                                                                             ; padout           ;
; |arinc_825|fifo_data_high_fifo[3]~output                                                                                                                      ; |arinc_825|fifo_data_high_fifo[3]~output                                                                                                                      ; o                ;
; |arinc_825|fifo_data_high_fifo[3]                                                                                                                             ; |arinc_825|fifo_data_high_fifo[3]                                                                                                                             ; padout           ;
; |arinc_825|fifo_data_high_fifo[4]~output                                                                                                                      ; |arinc_825|fifo_data_high_fifo[4]~output                                                                                                                      ; o                ;
; |arinc_825|fifo_data_high_fifo[4]                                                                                                                             ; |arinc_825|fifo_data_high_fifo[4]                                                                                                                             ; padout           ;
; |arinc_825|fifo_data_high_fifo[6]~output                                                                                                                      ; |arinc_825|fifo_data_high_fifo[6]~output                                                                                                                      ; o                ;
; |arinc_825|fifo_data_high_fifo[6]                                                                                                                             ; |arinc_825|fifo_data_high_fifo[6]                                                                                                                             ; padout           ;
; |arinc_825|fifo_data_high_fifo[7]~output                                                                                                                      ; |arinc_825|fifo_data_high_fifo[7]~output                                                                                                                      ; o                ;
; |arinc_825|fifo_data_high_fifo[7]                                                                                                                             ; |arinc_825|fifo_data_high_fifo[7]                                                                                                                             ; padout           ;
; |arinc_825|fifo_data_high_fifo[8]~output                                                                                                                      ; |arinc_825|fifo_data_high_fifo[8]~output                                                                                                                      ; o                ;
; |arinc_825|fifo_data_high_fifo[8]                                                                                                                             ; |arinc_825|fifo_data_high_fifo[8]                                                                                                                             ; padout           ;
; |arinc_825|fifo_data_high_fifo[9]~output                                                                                                                      ; |arinc_825|fifo_data_high_fifo[9]~output                                                                                                                      ; o                ;
; |arinc_825|fifo_data_high_fifo[9]                                                                                                                             ; |arinc_825|fifo_data_high_fifo[9]                                                                                                                             ; padout           ;
; |arinc_825|fifo_data_high_fifo[10]~output                                                                                                                     ; |arinc_825|fifo_data_high_fifo[10]~output                                                                                                                     ; o                ;
; |arinc_825|fifo_data_high_fifo[10]                                                                                                                            ; |arinc_825|fifo_data_high_fifo[10]                                                                                                                            ; padout           ;
; |arinc_825|fifo_data_high_fifo[11]~output                                                                                                                     ; |arinc_825|fifo_data_high_fifo[11]~output                                                                                                                     ; o                ;
; |arinc_825|fifo_data_high_fifo[11]                                                                                                                            ; |arinc_825|fifo_data_high_fifo[11]                                                                                                                            ; padout           ;
; |arinc_825|fifo_data_high_fifo[12]~output                                                                                                                     ; |arinc_825|fifo_data_high_fifo[12]~output                                                                                                                     ; o                ;
; |arinc_825|fifo_data_high_fifo[12]                                                                                                                            ; |arinc_825|fifo_data_high_fifo[12]                                                                                                                            ; padout           ;
; |arinc_825|fifo_data_high_fifo[13]~output                                                                                                                     ; |arinc_825|fifo_data_high_fifo[13]~output                                                                                                                     ; o                ;
; |arinc_825|fifo_data_high_fifo[13]                                                                                                                            ; |arinc_825|fifo_data_high_fifo[13]                                                                                                                            ; padout           ;
; |arinc_825|fifo_data_high_fifo[14]~output                                                                                                                     ; |arinc_825|fifo_data_high_fifo[14]~output                                                                                                                     ; o                ;
; |arinc_825|fifo_data_high_fifo[14]                                                                                                                            ; |arinc_825|fifo_data_high_fifo[14]                                                                                                                            ; padout           ;
; |arinc_825|fifo_data_high_fifo[15]~output                                                                                                                     ; |arinc_825|fifo_data_high_fifo[15]~output                                                                                                                     ; o                ;
; |arinc_825|fifo_data_high_fifo[15]                                                                                                                            ; |arinc_825|fifo_data_high_fifo[15]                                                                                                                            ; padout           ;
; |arinc_825|fifo_data_high_fifo[16]~output                                                                                                                     ; |arinc_825|fifo_data_high_fifo[16]~output                                                                                                                     ; o                ;
; |arinc_825|fifo_data_high_fifo[16]                                                                                                                            ; |arinc_825|fifo_data_high_fifo[16]                                                                                                                            ; padout           ;
; |arinc_825|fifo_data_high_fifo[17]~output                                                                                                                     ; |arinc_825|fifo_data_high_fifo[17]~output                                                                                                                     ; o                ;
; |arinc_825|fifo_data_high_fifo[17]                                                                                                                            ; |arinc_825|fifo_data_high_fifo[17]                                                                                                                            ; padout           ;
; |arinc_825|fifo_data_high_fifo[18]~output                                                                                                                     ; |arinc_825|fifo_data_high_fifo[18]~output                                                                                                                     ; o                ;
; |arinc_825|fifo_data_high_fifo[18]                                                                                                                            ; |arinc_825|fifo_data_high_fifo[18]                                                                                                                            ; padout           ;
; |arinc_825|fifo_data_high_fifo[19]~output                                                                                                                     ; |arinc_825|fifo_data_high_fifo[19]~output                                                                                                                     ; o                ;
; |arinc_825|fifo_data_high_fifo[19]                                                                                                                            ; |arinc_825|fifo_data_high_fifo[19]                                                                                                                            ; padout           ;
; |arinc_825|fifo_data_high_fifo[20]~output                                                                                                                     ; |arinc_825|fifo_data_high_fifo[20]~output                                                                                                                     ; o                ;
; |arinc_825|fifo_data_high_fifo[20]                                                                                                                            ; |arinc_825|fifo_data_high_fifo[20]                                                                                                                            ; padout           ;
; |arinc_825|fifo_data_high_fifo[21]~output                                                                                                                     ; |arinc_825|fifo_data_high_fifo[21]~output                                                                                                                     ; o                ;
; |arinc_825|fifo_data_high_fifo[21]                                                                                                                            ; |arinc_825|fifo_data_high_fifo[21]                                                                                                                            ; padout           ;
; |arinc_825|fifo_data_high_fifo[22]~output                                                                                                                     ; |arinc_825|fifo_data_high_fifo[22]~output                                                                                                                     ; o                ;
; |arinc_825|fifo_data_high_fifo[22]                                                                                                                            ; |arinc_825|fifo_data_high_fifo[22]                                                                                                                            ; padout           ;
; |arinc_825|fifo_data_high_fifo[23]~output                                                                                                                     ; |arinc_825|fifo_data_high_fifo[23]~output                                                                                                                     ; o                ;
; |arinc_825|fifo_data_high_fifo[23]                                                                                                                            ; |arinc_825|fifo_data_high_fifo[23]                                                                                                                            ; padout           ;
; |arinc_825|fifo_data_high_fifo[24]~output                                                                                                                     ; |arinc_825|fifo_data_high_fifo[24]~output                                                                                                                     ; o                ;
; |arinc_825|fifo_data_high_fifo[24]                                                                                                                            ; |arinc_825|fifo_data_high_fifo[24]                                                                                                                            ; padout           ;
; |arinc_825|fifo_data_high_fifo[25]~output                                                                                                                     ; |arinc_825|fifo_data_high_fifo[25]~output                                                                                                                     ; o                ;
; |arinc_825|fifo_data_high_fifo[25]                                                                                                                            ; |arinc_825|fifo_data_high_fifo[25]                                                                                                                            ; padout           ;
; |arinc_825|fifo_data_high_fifo[26]~output                                                                                                                     ; |arinc_825|fifo_data_high_fifo[26]~output                                                                                                                     ; o                ;
; |arinc_825|fifo_data_high_fifo[26]                                                                                                                            ; |arinc_825|fifo_data_high_fifo[26]                                                                                                                            ; padout           ;
; |arinc_825|fifo_data_high_fifo[27]~output                                                                                                                     ; |arinc_825|fifo_data_high_fifo[27]~output                                                                                                                     ; o                ;
; |arinc_825|fifo_data_high_fifo[27]                                                                                                                            ; |arinc_825|fifo_data_high_fifo[27]                                                                                                                            ; padout           ;
; |arinc_825|fifo_data_high_fifo[28]~output                                                                                                                     ; |arinc_825|fifo_data_high_fifo[28]~output                                                                                                                     ; o                ;
; |arinc_825|fifo_data_high_fifo[28]                                                                                                                            ; |arinc_825|fifo_data_high_fifo[28]                                                                                                                            ; padout           ;
; |arinc_825|fifo_data_high_fifo[29]~output                                                                                                                     ; |arinc_825|fifo_data_high_fifo[29]~output                                                                                                                     ; o                ;
; |arinc_825|fifo_data_high_fifo[29]                                                                                                                            ; |arinc_825|fifo_data_high_fifo[29]                                                                                                                            ; padout           ;
; |arinc_825|fifo_data_high_fifo[30]~output                                                                                                                     ; |arinc_825|fifo_data_high_fifo[30]~output                                                                                                                     ; o                ;
; |arinc_825|fifo_data_high_fifo[30]                                                                                                                            ; |arinc_825|fifo_data_high_fifo[30]                                                                                                                            ; padout           ;
; |arinc_825|fifo_data_high_fifo[31]~output                                                                                                                     ; |arinc_825|fifo_data_high_fifo[31]~output                                                                                                                     ; o                ;
; |arinc_825|fifo_data_high_fifo[31]                                                                                                                            ; |arinc_825|fifo_data_high_fifo[31]                                                                                                                            ; padout           ;
; |arinc_825|fifo_data_low_fifo[0]~output                                                                                                                       ; |arinc_825|fifo_data_low_fifo[0]~output                                                                                                                       ; o                ;
; |arinc_825|fifo_data_low_fifo[0]                                                                                                                              ; |arinc_825|fifo_data_low_fifo[0]                                                                                                                              ; padout           ;
; |arinc_825|fifo_data_low_fifo[1]~output                                                                                                                       ; |arinc_825|fifo_data_low_fifo[1]~output                                                                                                                       ; o                ;
; |arinc_825|fifo_data_low_fifo[1]                                                                                                                              ; |arinc_825|fifo_data_low_fifo[1]                                                                                                                              ; padout           ;
; |arinc_825|fifo_data_low_fifo[2]~output                                                                                                                       ; |arinc_825|fifo_data_low_fifo[2]~output                                                                                                                       ; o                ;
; |arinc_825|fifo_data_low_fifo[2]                                                                                                                              ; |arinc_825|fifo_data_low_fifo[2]                                                                                                                              ; padout           ;
; |arinc_825|fifo_data_low_fifo[3]~output                                                                                                                       ; |arinc_825|fifo_data_low_fifo[3]~output                                                                                                                       ; o                ;
; |arinc_825|fifo_data_low_fifo[3]                                                                                                                              ; |arinc_825|fifo_data_low_fifo[3]                                                                                                                              ; padout           ;
; |arinc_825|fifo_data_low_fifo[4]~output                                                                                                                       ; |arinc_825|fifo_data_low_fifo[4]~output                                                                                                                       ; o                ;
; |arinc_825|fifo_data_low_fifo[4]                                                                                                                              ; |arinc_825|fifo_data_low_fifo[4]                                                                                                                              ; padout           ;
; |arinc_825|fifo_data_low_fifo[7]~output                                                                                                                       ; |arinc_825|fifo_data_low_fifo[7]~output                                                                                                                       ; o                ;
; |arinc_825|fifo_data_low_fifo[7]                                                                                                                              ; |arinc_825|fifo_data_low_fifo[7]                                                                                                                              ; padout           ;
; |arinc_825|fifo_data_low_fifo[8]~output                                                                                                                       ; |arinc_825|fifo_data_low_fifo[8]~output                                                                                                                       ; o                ;
; |arinc_825|fifo_data_low_fifo[8]                                                                                                                              ; |arinc_825|fifo_data_low_fifo[8]                                                                                                                              ; padout           ;
; |arinc_825|fifo_data_low_fifo[9]~output                                                                                                                       ; |arinc_825|fifo_data_low_fifo[9]~output                                                                                                                       ; o                ;
; |arinc_825|fifo_data_low_fifo[9]                                                                                                                              ; |arinc_825|fifo_data_low_fifo[9]                                                                                                                              ; padout           ;
; |arinc_825|fifo_data_low_fifo[10]~output                                                                                                                      ; |arinc_825|fifo_data_low_fifo[10]~output                                                                                                                      ; o                ;
; |arinc_825|fifo_data_low_fifo[10]                                                                                                                             ; |arinc_825|fifo_data_low_fifo[10]                                                                                                                             ; padout           ;
; |arinc_825|fifo_data_low_fifo[11]~output                                                                                                                      ; |arinc_825|fifo_data_low_fifo[11]~output                                                                                                                      ; o                ;
; |arinc_825|fifo_data_low_fifo[11]                                                                                                                             ; |arinc_825|fifo_data_low_fifo[11]                                                                                                                             ; padout           ;
; |arinc_825|fifo_data_low_fifo[12]~output                                                                                                                      ; |arinc_825|fifo_data_low_fifo[12]~output                                                                                                                      ; o                ;
; |arinc_825|fifo_data_low_fifo[12]                                                                                                                             ; |arinc_825|fifo_data_low_fifo[12]                                                                                                                             ; padout           ;
; |arinc_825|fifo_data_low_fifo[13]~output                                                                                                                      ; |arinc_825|fifo_data_low_fifo[13]~output                                                                                                                      ; o                ;
; |arinc_825|fifo_data_low_fifo[13]                                                                                                                             ; |arinc_825|fifo_data_low_fifo[13]                                                                                                                             ; padout           ;
; |arinc_825|fifo_data_low_fifo[15]~output                                                                                                                      ; |arinc_825|fifo_data_low_fifo[15]~output                                                                                                                      ; o                ;
; |arinc_825|fifo_data_low_fifo[15]                                                                                                                             ; |arinc_825|fifo_data_low_fifo[15]                                                                                                                             ; padout           ;
; |arinc_825|fifo_data_low_fifo[16]~output                                                                                                                      ; |arinc_825|fifo_data_low_fifo[16]~output                                                                                                                      ; o                ;
; |arinc_825|fifo_data_low_fifo[16]                                                                                                                             ; |arinc_825|fifo_data_low_fifo[16]                                                                                                                             ; padout           ;
; |arinc_825|fifo_data_low_fifo[17]~output                                                                                                                      ; |arinc_825|fifo_data_low_fifo[17]~output                                                                                                                      ; o                ;
; |arinc_825|fifo_data_low_fifo[17]                                                                                                                             ; |arinc_825|fifo_data_low_fifo[17]                                                                                                                             ; padout           ;
; |arinc_825|fifo_data_low_fifo[18]~output                                                                                                                      ; |arinc_825|fifo_data_low_fifo[18]~output                                                                                                                      ; o                ;
; |arinc_825|fifo_data_low_fifo[18]                                                                                                                             ; |arinc_825|fifo_data_low_fifo[18]                                                                                                                             ; padout           ;
; |arinc_825|fifo_data_low_fifo[19]~output                                                                                                                      ; |arinc_825|fifo_data_low_fifo[19]~output                                                                                                                      ; o                ;
; |arinc_825|fifo_data_low_fifo[19]                                                                                                                             ; |arinc_825|fifo_data_low_fifo[19]                                                                                                                             ; padout           ;
; |arinc_825|fifo_data_low_fifo[20]~output                                                                                                                      ; |arinc_825|fifo_data_low_fifo[20]~output                                                                                                                      ; o                ;
; |arinc_825|fifo_data_low_fifo[20]                                                                                                                             ; |arinc_825|fifo_data_low_fifo[20]                                                                                                                             ; padout           ;
; |arinc_825|fifo_data_low_fifo[21]~output                                                                                                                      ; |arinc_825|fifo_data_low_fifo[21]~output                                                                                                                      ; o                ;
; |arinc_825|fifo_data_low_fifo[21]                                                                                                                             ; |arinc_825|fifo_data_low_fifo[21]                                                                                                                             ; padout           ;
; |arinc_825|fifo_data_low_fifo[23]~output                                                                                                                      ; |arinc_825|fifo_data_low_fifo[23]~output                                                                                                                      ; o                ;
; |arinc_825|fifo_data_low_fifo[23]                                                                                                                             ; |arinc_825|fifo_data_low_fifo[23]                                                                                                                             ; padout           ;
; |arinc_825|fifo_data_low_fifo[24]~output                                                                                                                      ; |arinc_825|fifo_data_low_fifo[24]~output                                                                                                                      ; o                ;
; |arinc_825|fifo_data_low_fifo[24]                                                                                                                             ; |arinc_825|fifo_data_low_fifo[24]                                                                                                                             ; padout           ;
; |arinc_825|fifo_data_low_fifo[25]~output                                                                                                                      ; |arinc_825|fifo_data_low_fifo[25]~output                                                                                                                      ; o                ;
; |arinc_825|fifo_data_low_fifo[25]                                                                                                                             ; |arinc_825|fifo_data_low_fifo[25]                                                                                                                             ; padout           ;
; |arinc_825|fifo_data_low_fifo[26]~output                                                                                                                      ; |arinc_825|fifo_data_low_fifo[26]~output                                                                                                                      ; o                ;
; |arinc_825|fifo_data_low_fifo[26]                                                                                                                             ; |arinc_825|fifo_data_low_fifo[26]                                                                                                                             ; padout           ;
; |arinc_825|fifo_data_low_fifo[27]~output                                                                                                                      ; |arinc_825|fifo_data_low_fifo[27]~output                                                                                                                      ; o                ;
; |arinc_825|fifo_data_low_fifo[27]                                                                                                                             ; |arinc_825|fifo_data_low_fifo[27]                                                                                                                             ; padout           ;
; |arinc_825|fifo_data_low_fifo[28]~output                                                                                                                      ; |arinc_825|fifo_data_low_fifo[28]~output                                                                                                                      ; o                ;
; |arinc_825|fifo_data_low_fifo[28]                                                                                                                             ; |arinc_825|fifo_data_low_fifo[28]                                                                                                                             ; padout           ;
; |arinc_825|fifo_data_low_fifo[29]~output                                                                                                                      ; |arinc_825|fifo_data_low_fifo[29]~output                                                                                                                      ; o                ;
; |arinc_825|fifo_data_low_fifo[29]                                                                                                                             ; |arinc_825|fifo_data_low_fifo[29]                                                                                                                             ; padout           ;
; |arinc_825|fifo_data_low_fifo[30]~output                                                                                                                      ; |arinc_825|fifo_data_low_fifo[30]~output                                                                                                                      ; o                ;
; |arinc_825|fifo_data_low_fifo[30]                                                                                                                             ; |arinc_825|fifo_data_low_fifo[30]                                                                                                                             ; padout           ;
; |arinc_825|fifo_data_low_fifo[31]~output                                                                                                                      ; |arinc_825|fifo_data_low_fifo[31]~output                                                                                                                      ; o                ;
; |arinc_825|fifo_data_low_fifo[31]                                                                                                                             ; |arinc_825|fifo_data_low_fifo[31]                                                                                                                             ; padout           ;
; |arinc_825|fifo_wr_req_fifo~output                                                                                                                            ; |arinc_825|fifo_wr_req_fifo~output                                                                                                                            ; o                ;
; |arinc_825|fifo_wr_req_fifo                                                                                                                                   ; |arinc_825|fifo_wr_req_fifo                                                                                                                                   ; padout           ;
; |arinc_825|fifo_wr_fifo_rdempty~output                                                                                                                        ; |arinc_825|fifo_wr_fifo_rdempty~output                                                                                                                        ; o                ;
; |arinc_825|fifo_wr_fifo_rdempty                                                                                                                               ; |arinc_825|fifo_wr_fifo_rdempty                                                                                                                               ; padout           ;
; |arinc_825|fifo_wr_fifo_q[0]~output                                                                                                                           ; |arinc_825|fifo_wr_fifo_q[0]~output                                                                                                                           ; o                ;
; |arinc_825|fifo_wr_fifo_q[0]                                                                                                                                  ; |arinc_825|fifo_wr_fifo_q[0]                                                                                                                                  ; padout           ;
; |arinc_825|fifo_wr_fifo_q[1]~output                                                                                                                           ; |arinc_825|fifo_wr_fifo_q[1]~output                                                                                                                           ; o                ;
; |arinc_825|fifo_wr_fifo_q[1]                                                                                                                                  ; |arinc_825|fifo_wr_fifo_q[1]                                                                                                                                  ; padout           ;
; |arinc_825|fifo_wr_fifo_q[2]~output                                                                                                                           ; |arinc_825|fifo_wr_fifo_q[2]~output                                                                                                                           ; o                ;
; |arinc_825|fifo_wr_fifo_q[2]                                                                                                                                  ; |arinc_825|fifo_wr_fifo_q[2]                                                                                                                                  ; padout           ;
; |arinc_825|fifo_wr_fifo_q[3]~output                                                                                                                           ; |arinc_825|fifo_wr_fifo_q[3]~output                                                                                                                           ; o                ;
; |arinc_825|fifo_wr_fifo_q[3]                                                                                                                                  ; |arinc_825|fifo_wr_fifo_q[3]                                                                                                                                  ; padout           ;
; |arinc_825|fifo_wr_fifo_q[4]~output                                                                                                                           ; |arinc_825|fifo_wr_fifo_q[4]~output                                                                                                                           ; o                ;
; |arinc_825|fifo_wr_fifo_q[4]                                                                                                                                  ; |arinc_825|fifo_wr_fifo_q[4]                                                                                                                                  ; padout           ;
; |arinc_825|fifo_wr_fifo_q[5]~output                                                                                                                           ; |arinc_825|fifo_wr_fifo_q[5]~output                                                                                                                           ; o                ;
; |arinc_825|fifo_wr_fifo_q[5]                                                                                                                                  ; |arinc_825|fifo_wr_fifo_q[5]                                                                                                                                  ; padout           ;
; |arinc_825|fifo_wr_fifo_q[6]~output                                                                                                                           ; |arinc_825|fifo_wr_fifo_q[6]~output                                                                                                                           ; o                ;
; |arinc_825|fifo_wr_fifo_q[6]                                                                                                                                  ; |arinc_825|fifo_wr_fifo_q[6]                                                                                                                                  ; padout           ;
; |arinc_825|fifo_wr_fifo_q[7]~output                                                                                                                           ; |arinc_825|fifo_wr_fifo_q[7]~output                                                                                                                           ; o                ;
; |arinc_825|fifo_wr_fifo_q[7]                                                                                                                                  ; |arinc_825|fifo_wr_fifo_q[7]                                                                                                                                  ; padout           ;
; |arinc_825|wr_adr[12]~input                                                                                                                                   ; |arinc_825|wr_adr[12]~input                                                                                                                                   ; o                ;
; |arinc_825|wr_adr[12]                                                                                                                                         ; |arinc_825|wr_adr[12]                                                                                                                                         ; padout           ;
; |arinc_825|wren_1~input                                                                                                                                       ; |arinc_825|wren_1~input                                                                                                                                       ; o                ;
; |arinc_825|wren_1                                                                                                                                             ; |arinc_825|wren_1                                                                                                                                             ; padout           ;
; |arinc_825|wren_0~input                                                                                                                                       ; |arinc_825|wren_0~input                                                                                                                                       ; o                ;
; |arinc_825|wren_0                                                                                                                                             ; |arinc_825|wren_0                                                                                                                                             ; padout           ;
; |arinc_825|wr_data_1[0]~input                                                                                                                                 ; |arinc_825|wr_data_1[0]~input                                                                                                                                 ; o                ;
; |arinc_825|wr_data_1[0]                                                                                                                                       ; |arinc_825|wr_data_1[0]                                                                                                                                       ; padout           ;
; |arinc_825|wr_data_0[0]~input                                                                                                                                 ; |arinc_825|wr_data_0[0]~input                                                                                                                                 ; o                ;
; |arinc_825|wr_data_0[0]                                                                                                                                       ; |arinc_825|wr_data_0[0]                                                                                                                                       ; padout           ;
; |arinc_825|wr_data_0[1]~input                                                                                                                                 ; |arinc_825|wr_data_0[1]~input                                                                                                                                 ; o                ;
; |arinc_825|wr_data_0[1]                                                                                                                                       ; |arinc_825|wr_data_0[1]                                                                                                                                       ; padout           ;
; |arinc_825|wr_data_1[2]~input                                                                                                                                 ; |arinc_825|wr_data_1[2]~input                                                                                                                                 ; o                ;
; |arinc_825|wr_data_1[2]                                                                                                                                       ; |arinc_825|wr_data_1[2]                                                                                                                                       ; padout           ;
; |arinc_825|wr_data_0[2]~input                                                                                                                                 ; |arinc_825|wr_data_0[2]~input                                                                                                                                 ; o                ;
; |arinc_825|wr_data_0[2]                                                                                                                                       ; |arinc_825|wr_data_0[2]                                                                                                                                       ; padout           ;
; |arinc_825|wr_data_1[3]~input                                                                                                                                 ; |arinc_825|wr_data_1[3]~input                                                                                                                                 ; o                ;
; |arinc_825|wr_data_1[3]                                                                                                                                       ; |arinc_825|wr_data_1[3]                                                                                                                                       ; padout           ;
; |arinc_825|wr_data_0[3]~input                                                                                                                                 ; |arinc_825|wr_data_0[3]~input                                                                                                                                 ; o                ;
; |arinc_825|wr_data_0[3]                                                                                                                                       ; |arinc_825|wr_data_0[3]                                                                                                                                       ; padout           ;
; |arinc_825|wr_data_1[4]~input                                                                                                                                 ; |arinc_825|wr_data_1[4]~input                                                                                                                                 ; o                ;
; |arinc_825|wr_data_1[4]                                                                                                                                       ; |arinc_825|wr_data_1[4]                                                                                                                                       ; padout           ;
; |arinc_825|wr_data_0[4]~input                                                                                                                                 ; |arinc_825|wr_data_0[4]~input                                                                                                                                 ; o                ;
; |arinc_825|wr_data_0[4]                                                                                                                                       ; |arinc_825|wr_data_0[4]                                                                                                                                       ; padout           ;
; |arinc_825|wr_data_1[6]~input                                                                                                                                 ; |arinc_825|wr_data_1[6]~input                                                                                                                                 ; o                ;
; |arinc_825|wr_data_1[6]                                                                                                                                       ; |arinc_825|wr_data_1[6]                                                                                                                                       ; padout           ;
; |arinc_825|wr_data_0[6]~input                                                                                                                                 ; |arinc_825|wr_data_0[6]~input                                                                                                                                 ; o                ;
; |arinc_825|wr_data_0[6]                                                                                                                                       ; |arinc_825|wr_data_0[6]                                                                                                                                       ; padout           ;
; |arinc_825|wr_data_1[7]~input                                                                                                                                 ; |arinc_825|wr_data_1[7]~input                                                                                                                                 ; o                ;
; |arinc_825|wr_data_1[7]                                                                                                                                       ; |arinc_825|wr_data_1[7]                                                                                                                                       ; padout           ;
; |arinc_825|wr_data_0[7]~input                                                                                                                                 ; |arinc_825|wr_data_0[7]~input                                                                                                                                 ; o                ;
; |arinc_825|wr_data_0[7]                                                                                                                                       ; |arinc_825|wr_data_0[7]                                                                                                                                       ; padout           ;
; |arinc_825|wr_data_1[8]~input                                                                                                                                 ; |arinc_825|wr_data_1[8]~input                                                                                                                                 ; o                ;
; |arinc_825|wr_data_1[8]                                                                                                                                       ; |arinc_825|wr_data_1[8]                                                                                                                                       ; padout           ;
; |arinc_825|wr_data_0[8]~input                                                                                                                                 ; |arinc_825|wr_data_0[8]~input                                                                                                                                 ; o                ;
; |arinc_825|wr_data_0[8]                                                                                                                                       ; |arinc_825|wr_data_0[8]                                                                                                                                       ; padout           ;
; |arinc_825|wr_data_1[9]~input                                                                                                                                 ; |arinc_825|wr_data_1[9]~input                                                                                                                                 ; o                ;
; |arinc_825|wr_data_1[9]                                                                                                                                       ; |arinc_825|wr_data_1[9]                                                                                                                                       ; padout           ;
; |arinc_825|wr_data_0[9]~input                                                                                                                                 ; |arinc_825|wr_data_0[9]~input                                                                                                                                 ; o                ;
; |arinc_825|wr_data_0[9]                                                                                                                                       ; |arinc_825|wr_data_0[9]                                                                                                                                       ; padout           ;
; |arinc_825|wr_data_1[10]~input                                                                                                                                ; |arinc_825|wr_data_1[10]~input                                                                                                                                ; o                ;
; |arinc_825|wr_data_1[10]                                                                                                                                      ; |arinc_825|wr_data_1[10]                                                                                                                                      ; padout           ;
; |arinc_825|wr_data_0[10]~input                                                                                                                                ; |arinc_825|wr_data_0[10]~input                                                                                                                                ; o                ;
; |arinc_825|wr_data_0[10]                                                                                                                                      ; |arinc_825|wr_data_0[10]                                                                                                                                      ; padout           ;
; |arinc_825|wr_data_1[11]~input                                                                                                                                ; |arinc_825|wr_data_1[11]~input                                                                                                                                ; o                ;
; |arinc_825|wr_data_1[11]                                                                                                                                      ; |arinc_825|wr_data_1[11]                                                                                                                                      ; padout           ;
; |arinc_825|wr_data_0[11]~input                                                                                                                                ; |arinc_825|wr_data_0[11]~input                                                                                                                                ; o                ;
; |arinc_825|wr_data_0[11]                                                                                                                                      ; |arinc_825|wr_data_0[11]                                                                                                                                      ; padout           ;
; |arinc_825|wr_data_1[12]~input                                                                                                                                ; |arinc_825|wr_data_1[12]~input                                                                                                                                ; o                ;
; |arinc_825|wr_data_1[12]                                                                                                                                      ; |arinc_825|wr_data_1[12]                                                                                                                                      ; padout           ;
; |arinc_825|wr_data_0[12]~input                                                                                                                                ; |arinc_825|wr_data_0[12]~input                                                                                                                                ; o                ;
; |arinc_825|wr_data_0[12]                                                                                                                                      ; |arinc_825|wr_data_0[12]                                                                                                                                      ; padout           ;
; |arinc_825|wr_data_1[13]~input                                                                                                                                ; |arinc_825|wr_data_1[13]~input                                                                                                                                ; o                ;
; |arinc_825|wr_data_1[13]                                                                                                                                      ; |arinc_825|wr_data_1[13]                                                                                                                                      ; padout           ;
; |arinc_825|wr_data_0[13]~input                                                                                                                                ; |arinc_825|wr_data_0[13]~input                                                                                                                                ; o                ;
; |arinc_825|wr_data_0[13]                                                                                                                                      ; |arinc_825|wr_data_0[13]                                                                                                                                      ; padout           ;
; |arinc_825|wr_data_1[14]~input                                                                                                                                ; |arinc_825|wr_data_1[14]~input                                                                                                                                ; o                ;
; |arinc_825|wr_data_1[14]                                                                                                                                      ; |arinc_825|wr_data_1[14]                                                                                                                                      ; padout           ;
; |arinc_825|wr_data_0[14]~input                                                                                                                                ; |arinc_825|wr_data_0[14]~input                                                                                                                                ; o                ;
; |arinc_825|wr_data_0[14]                                                                                                                                      ; |arinc_825|wr_data_0[14]                                                                                                                                      ; padout           ;
; |arinc_825|wr_data_1[15]~input                                                                                                                                ; |arinc_825|wr_data_1[15]~input                                                                                                                                ; o                ;
; |arinc_825|wr_data_1[15]                                                                                                                                      ; |arinc_825|wr_data_1[15]                                                                                                                                      ; padout           ;
; |arinc_825|wr_data_0[15]~input                                                                                                                                ; |arinc_825|wr_data_0[15]~input                                                                                                                                ; o                ;
; |arinc_825|wr_data_0[15]                                                                                                                                      ; |arinc_825|wr_data_0[15]                                                                                                                                      ; padout           ;
; |arinc_825|wr_data_1[16]~input                                                                                                                                ; |arinc_825|wr_data_1[16]~input                                                                                                                                ; o                ;
; |arinc_825|wr_data_1[16]                                                                                                                                      ; |arinc_825|wr_data_1[16]                                                                                                                                      ; padout           ;
; |arinc_825|wr_data_0[16]~input                                                                                                                                ; |arinc_825|wr_data_0[16]~input                                                                                                                                ; o                ;
; |arinc_825|wr_data_0[16]                                                                                                                                      ; |arinc_825|wr_data_0[16]                                                                                                                                      ; padout           ;
; |arinc_825|wr_data_1[17]~input                                                                                                                                ; |arinc_825|wr_data_1[17]~input                                                                                                                                ; o                ;
; |arinc_825|wr_data_1[17]                                                                                                                                      ; |arinc_825|wr_data_1[17]                                                                                                                                      ; padout           ;
; |arinc_825|wr_data_0[17]~input                                                                                                                                ; |arinc_825|wr_data_0[17]~input                                                                                                                                ; o                ;
; |arinc_825|wr_data_0[17]                                                                                                                                      ; |arinc_825|wr_data_0[17]                                                                                                                                      ; padout           ;
; |arinc_825|wr_data_1[18]~input                                                                                                                                ; |arinc_825|wr_data_1[18]~input                                                                                                                                ; o                ;
; |arinc_825|wr_data_1[18]                                                                                                                                      ; |arinc_825|wr_data_1[18]                                                                                                                                      ; padout           ;
; |arinc_825|wr_data_0[18]~input                                                                                                                                ; |arinc_825|wr_data_0[18]~input                                                                                                                                ; o                ;
; |arinc_825|wr_data_0[18]                                                                                                                                      ; |arinc_825|wr_data_0[18]                                                                                                                                      ; padout           ;
; |arinc_825|wr_data_1[19]~input                                                                                                                                ; |arinc_825|wr_data_1[19]~input                                                                                                                                ; o                ;
; |arinc_825|wr_data_1[19]                                                                                                                                      ; |arinc_825|wr_data_1[19]                                                                                                                                      ; padout           ;
; |arinc_825|wr_data_0[19]~input                                                                                                                                ; |arinc_825|wr_data_0[19]~input                                                                                                                                ; o                ;
; |arinc_825|wr_data_0[19]                                                                                                                                      ; |arinc_825|wr_data_0[19]                                                                                                                                      ; padout           ;
; |arinc_825|wr_data_1[20]~input                                                                                                                                ; |arinc_825|wr_data_1[20]~input                                                                                                                                ; o                ;
; |arinc_825|wr_data_1[20]                                                                                                                                      ; |arinc_825|wr_data_1[20]                                                                                                                                      ; padout           ;
; |arinc_825|wr_data_0[20]~input                                                                                                                                ; |arinc_825|wr_data_0[20]~input                                                                                                                                ; o                ;
; |arinc_825|wr_data_0[20]                                                                                                                                      ; |arinc_825|wr_data_0[20]                                                                                                                                      ; padout           ;
; |arinc_825|wr_data_1[21]~input                                                                                                                                ; |arinc_825|wr_data_1[21]~input                                                                                                                                ; o                ;
; |arinc_825|wr_data_1[21]                                                                                                                                      ; |arinc_825|wr_data_1[21]                                                                                                                                      ; padout           ;
; |arinc_825|wr_data_0[21]~input                                                                                                                                ; |arinc_825|wr_data_0[21]~input                                                                                                                                ; o                ;
; |arinc_825|wr_data_0[21]                                                                                                                                      ; |arinc_825|wr_data_0[21]                                                                                                                                      ; padout           ;
; |arinc_825|wr_data_1[22]~input                                                                                                                                ; |arinc_825|wr_data_1[22]~input                                                                                                                                ; o                ;
; |arinc_825|wr_data_1[22]                                                                                                                                      ; |arinc_825|wr_data_1[22]                                                                                                                                      ; padout           ;
; |arinc_825|wr_data_0[22]~input                                                                                                                                ; |arinc_825|wr_data_0[22]~input                                                                                                                                ; o                ;
; |arinc_825|wr_data_0[22]                                                                                                                                      ; |arinc_825|wr_data_0[22]                                                                                                                                      ; padout           ;
; |arinc_825|wr_data_1[23]~input                                                                                                                                ; |arinc_825|wr_data_1[23]~input                                                                                                                                ; o                ;
; |arinc_825|wr_data_1[23]                                                                                                                                      ; |arinc_825|wr_data_1[23]                                                                                                                                      ; padout           ;
; |arinc_825|wr_data_0[23]~input                                                                                                                                ; |arinc_825|wr_data_0[23]~input                                                                                                                                ; o                ;
; |arinc_825|wr_data_0[23]                                                                                                                                      ; |arinc_825|wr_data_0[23]                                                                                                                                      ; padout           ;
; |arinc_825|wr_data_1[24]~input                                                                                                                                ; |arinc_825|wr_data_1[24]~input                                                                                                                                ; o                ;
; |arinc_825|wr_data_1[24]                                                                                                                                      ; |arinc_825|wr_data_1[24]                                                                                                                                      ; padout           ;
; |arinc_825|wr_data_0[24]~input                                                                                                                                ; |arinc_825|wr_data_0[24]~input                                                                                                                                ; o                ;
; |arinc_825|wr_data_0[24]                                                                                                                                      ; |arinc_825|wr_data_0[24]                                                                                                                                      ; padout           ;
; |arinc_825|wr_data_1[25]~input                                                                                                                                ; |arinc_825|wr_data_1[25]~input                                                                                                                                ; o                ;
; |arinc_825|wr_data_1[25]                                                                                                                                      ; |arinc_825|wr_data_1[25]                                                                                                                                      ; padout           ;
; |arinc_825|wr_data_0[25]~input                                                                                                                                ; |arinc_825|wr_data_0[25]~input                                                                                                                                ; o                ;
; |arinc_825|wr_data_0[25]                                                                                                                                      ; |arinc_825|wr_data_0[25]                                                                                                                                      ; padout           ;
; |arinc_825|wr_data_1[26]~input                                                                                                                                ; |arinc_825|wr_data_1[26]~input                                                                                                                                ; o                ;
; |arinc_825|wr_data_1[26]                                                                                                                                      ; |arinc_825|wr_data_1[26]                                                                                                                                      ; padout           ;
; |arinc_825|wr_data_0[26]~input                                                                                                                                ; |arinc_825|wr_data_0[26]~input                                                                                                                                ; o                ;
; |arinc_825|wr_data_0[26]                                                                                                                                      ; |arinc_825|wr_data_0[26]                                                                                                                                      ; padout           ;
; |arinc_825|wr_data_1[27]~input                                                                                                                                ; |arinc_825|wr_data_1[27]~input                                                                                                                                ; o                ;
; |arinc_825|wr_data_1[27]                                                                                                                                      ; |arinc_825|wr_data_1[27]                                                                                                                                      ; padout           ;
; |arinc_825|wr_data_0[27]~input                                                                                                                                ; |arinc_825|wr_data_0[27]~input                                                                                                                                ; o                ;
; |arinc_825|wr_data_0[27]                                                                                                                                      ; |arinc_825|wr_data_0[27]                                                                                                                                      ; padout           ;
; |arinc_825|wr_data_1[28]~input                                                                                                                                ; |arinc_825|wr_data_1[28]~input                                                                                                                                ; o                ;
; |arinc_825|wr_data_1[28]                                                                                                                                      ; |arinc_825|wr_data_1[28]                                                                                                                                      ; padout           ;
; |arinc_825|wr_data_0[28]~input                                                                                                                                ; |arinc_825|wr_data_0[28]~input                                                                                                                                ; o                ;
; |arinc_825|wr_data_0[28]                                                                                                                                      ; |arinc_825|wr_data_0[28]                                                                                                                                      ; padout           ;
; |arinc_825|wr_data_1[29]~input                                                                                                                                ; |arinc_825|wr_data_1[29]~input                                                                                                                                ; o                ;
; |arinc_825|wr_data_1[29]                                                                                                                                      ; |arinc_825|wr_data_1[29]                                                                                                                                      ; padout           ;
; |arinc_825|wr_data_0[29]~input                                                                                                                                ; |arinc_825|wr_data_0[29]~input                                                                                                                                ; o                ;
; |arinc_825|wr_data_0[29]                                                                                                                                      ; |arinc_825|wr_data_0[29]                                                                                                                                      ; padout           ;
; |arinc_825|wr_data_1[30]~input                                                                                                                                ; |arinc_825|wr_data_1[30]~input                                                                                                                                ; o                ;
; |arinc_825|wr_data_1[30]                                                                                                                                      ; |arinc_825|wr_data_1[30]                                                                                                                                      ; padout           ;
; |arinc_825|wr_data_0[30]~input                                                                                                                                ; |arinc_825|wr_data_0[30]~input                                                                                                                                ; o                ;
; |arinc_825|wr_data_0[30]                                                                                                                                      ; |arinc_825|wr_data_0[30]                                                                                                                                      ; padout           ;
; |arinc_825|wr_data_1[31]~input                                                                                                                                ; |arinc_825|wr_data_1[31]~input                                                                                                                                ; o                ;
; |arinc_825|wr_data_1[31]                                                                                                                                      ; |arinc_825|wr_data_1[31]                                                                                                                                      ; padout           ;
; |arinc_825|wr_data_0[31]~input                                                                                                                                ; |arinc_825|wr_data_0[31]~input                                                                                                                                ; o                ;
; |arinc_825|wr_data_0[31]                                                                                                                                      ; |arinc_825|wr_data_0[31]                                                                                                                                      ; padout           ;
; |arinc_825|clk~input                                                                                                                                          ; |arinc_825|clk~input                                                                                                                                          ; o                ;
; |arinc_825|clk                                                                                                                                                ; |arinc_825|clk                                                                                                                                                ; padout           ;
; |arinc_825|clk~inputclkctrl                                                                                                                                   ; |arinc_825|clk~inputclkctrl                                                                                                                                   ; outclk           ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                                                     ; Output Port Name                                                                                                                                              ; Output Port Type ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff[0]                                                                                               ; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff[0]                                                                                               ; q                ;
; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff[1]                                                                                               ; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff[1]                                                                                               ; q                ;
; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff[2]                                                                                               ; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff[2]                                                                                               ; q                ;
; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff[4]                                                                                               ; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff[4]                                                                                               ; q                ;
; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff[5]                                                                                               ; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff[5]                                                                                               ; q                ;
; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff[6]                                                                                               ; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff[6]                                                                                               ; q                ;
; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff[9]                                                                                               ; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff[9]                                                                                               ; q                ;
; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff[10]                                                                                              ; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff[10]                                                                                              ; q                ;
; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff[13]                                                                                              ; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff[13]                                                                                              ; q                ;
; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff[14]                                                                                              ; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff[14]                                                                                              ; q                ;
; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff[16]                                                                                              ; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff[16]                                                                                              ; q                ;
; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff[18]                                                                                              ; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff[18]                                                                                              ; q                ;
; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff[20]                                                                                              ; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff[20]                                                                                              ; q                ;
; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff[22]                                                                                              ; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff[22]                                                                                              ; q                ;
; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff[26]                                                                                              ; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff[26]                                                                                              ; q                ;
; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff[30]                                                                                              ; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff[30]                                                                                              ; q                ;
; |arinc_825|transmit_count_reg[3]                                                                                                                              ; |arinc_825|transmit_count_reg[3]                                                                                                                              ; q                ;
; |arinc_825|transmit_count_reg[4]                                                                                                                              ; |arinc_825|transmit_count_reg[4]                                                                                                                              ; q                ;
; |arinc_825|transmit_count_reg[5]                                                                                                                              ; |arinc_825|transmit_count_reg[5]                                                                                                                              ; q                ;
; |arinc_825|transmit_count_reg[6]                                                                                                                              ; |arinc_825|transmit_count_reg[6]                                                                                                                              ; q                ;
; |arinc_825|transmit_count_reg[7]                                                                                                                              ; |arinc_825|transmit_count_reg[7]                                                                                                                              ; q                ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_j47:rdptr_g1p|countera2            ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_j47:rdptr_g1p|countera2~COUT       ; cout             ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_j47:rdptr_g1p|countera3            ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_j47:rdptr_g1p|countera3            ; combout          ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_j47:rdptr_g1p|countera3            ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_j47:rdptr_g1p|countera3~COUT       ; cout             ;
; |arinc_825|qword_to_byte_count_reg[4]                                                                                                                         ; |arinc_825|qword_to_byte_count_reg[4]                                                                                                                         ; q                ;
; |arinc_825|qword_to_byte_count_reg[5]                                                                                                                         ; |arinc_825|qword_to_byte_count_reg[5]                                                                                                                         ; q                ;
; |arinc_825|qword_to_byte_count_reg[6]                                                                                                                         ; |arinc_825|qword_to_byte_count_reg[6]                                                                                                                         ; q                ;
; |arinc_825|qword_to_byte_count_reg[7]                                                                                                                         ; |arinc_825|qword_to_byte_count_reg[7]                                                                                                                         ; q                ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_j47:rdptr_g1p|countera4            ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_j47:rdptr_g1p|countera4            ; combout          ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_j47:rdptr_g1p|countera4            ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_j47:rdptr_g1p|countera4~COUT       ; cout             ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_j47:rdptr_g1p|countera5            ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_j47:rdptr_g1p|countera5            ; combout          ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_j47:rdptr_g1p|countera5            ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_j47:rdptr_g1p|countera5~COUT       ; cout             ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_j47:rdptr_g1p|countera6            ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_j47:rdptr_g1p|countera6            ; combout          ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_j47:rdptr_g1p|countera6            ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_j47:rdptr_g1p|countera6~COUT       ; cout             ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_j47:rdptr_g1p|countera7            ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_j47:rdptr_g1p|countera7            ; combout          ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_j47:rdptr_g1p|countera7            ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_j47:rdptr_g1p|countera7~COUT       ; cout             ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_j47:rdptr_g1p|countera8            ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_j47:rdptr_g1p|countera8            ; combout          ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_gic:wrptr_g1p|countera2            ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_gic:wrptr_g1p|countera2~COUT       ; cout             ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_gic:wrptr_g1p|countera3            ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_gic:wrptr_g1p|countera3            ; combout          ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_gic:wrptr_g1p|countera3            ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_gic:wrptr_g1p|countera3~COUT       ; cout             ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_gic:wrptr_g1p|countera4            ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_gic:wrptr_g1p|countera4            ; combout          ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_gic:wrptr_g1p|countera4            ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_gic:wrptr_g1p|countera4~COUT       ; cout             ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_gic:wrptr_g1p|countera5            ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_gic:wrptr_g1p|countera5            ; combout          ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_gic:wrptr_g1p|countera5            ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_gic:wrptr_g1p|countera5~COUT       ; cout             ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_gic:wrptr_g1p|countera6            ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_gic:wrptr_g1p|countera6            ; combout          ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_gic:wrptr_g1p|countera6            ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_gic:wrptr_g1p|countera6~COUT       ; cout             ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_gic:wrptr_g1p|countera7            ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_gic:wrptr_g1p|countera7            ; combout          ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_gic:wrptr_g1p|countera7            ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_gic:wrptr_g1p|countera7~COUT       ; cout             ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_gic:wrptr_g1p|countera8            ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_gic:wrptr_g1p|countera8            ; combout          ;
; |arinc_825|Equal3~344                                                                                                                                         ; |arinc_825|Equal3~344                                                                                                                                         ; combout          ;
; |arinc_825|Equal3~345                                                                                                                                         ; |arinc_825|Equal3~345                                                                                                                                         ; combout          ;
; |arinc_825|Equal3~346                                                                                                                                         ; |arinc_825|Equal3~346                                                                                                                                         ; combout          ;
; |arinc_825|Equal3~347                                                                                                                                         ; |arinc_825|Equal3~347                                                                                                                                         ; combout          ;
; |arinc_825|Equal3~348                                                                                                                                         ; |arinc_825|Equal3~348                                                                                                                                         ; combout          ;
; |arinc_825|Equal3~349                                                                                                                                         ; |arinc_825|Equal3~349                                                                                                                                         ; combout          ;
; |arinc_825|Equal3~350                                                                                                                                         ; |arinc_825|Equal3~350                                                                                                                                         ; combout          ;
; |arinc_825|Equal3~351                                                                                                                                         ; |arinc_825|Equal3~351                                                                                                                                         ; combout          ;
; |arinc_825|Equal3~352                                                                                                                                         ; |arinc_825|Equal3~352                                                                                                                                         ; combout          ;
; |arinc_825|Equal3~353                                                                                                                                         ; |arinc_825|Equal3~353                                                                                                                                         ; combout          ;
; |arinc_825|indata_changer:indata_changer_inst|data_high_fifo[1]~1539                                                                                          ; |arinc_825|indata_changer:indata_changer_inst|data_high_fifo[1]~1539                                                                                          ; combout          ;
; |arinc_825|indata_changer:indata_changer_inst|data_high_fifo[5]~1543                                                                                          ; |arinc_825|indata_changer:indata_changer_inst|data_high_fifo[5]~1543                                                                                          ; combout          ;
; |arinc_825|indata_changer:indata_changer_inst|data_low_fifo[5]~1501                                                                                           ; |arinc_825|indata_changer:indata_changer_inst|data_low_fifo[5]~1501                                                                                           ; combout          ;
; |arinc_825|indata_changer:indata_changer_inst|data_low_fifo[6]~1502                                                                                           ; |arinc_825|indata_changer:indata_changer_inst|data_low_fifo[6]~1502                                                                                           ; combout          ;
; |arinc_825|indata_changer:indata_changer_inst|data_low_fifo[14]~1510                                                                                          ; |arinc_825|indata_changer:indata_changer_inst|data_low_fifo[14]~1510                                                                                          ; combout          ;
; |arinc_825|indata_changer:indata_changer_inst|data_low_fifo[22]~1518                                                                                          ; |arinc_825|indata_changer:indata_changer_inst|data_low_fifo[22]~1518                                                                                          ; combout          ;
; |arinc_825|Equal3~356                                                                                                                                         ; |arinc_825|Equal3~356                                                                                                                                         ; combout          ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|rdemp_eq_comp_msb_aeb                            ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|rdemp_eq_comp_msb_aeb                            ; q                ;
; |arinc_825|process4~139                                                                                                                                       ; |arinc_825|process4~139                                                                                                                                       ; combout          ;
; |arinc_825|spi_ctrl_ff[0]                                                                                                                                     ; |arinc_825|spi_ctrl_ff[0]                                                                                                                                     ; q                ;
; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff~1672                                                                                             ; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff~1672                                                                                             ; combout          ;
; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff~1676                                                                                             ; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff~1676                                                                                             ; combout          ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|delayed_wrptr_g[3]                               ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|delayed_wrptr_g[3]                               ; q                ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_j47:rdptr_g1p|counter_ffa[3]       ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_j47:rdptr_g1p|counter_ffa[3]       ; q                ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|rdptr_g[3]                                       ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|rdptr_g[3]                                       ; q                ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|delayed_wrptr_g[4]                               ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|delayed_wrptr_g[4]                               ; q                ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_j47:rdptr_g1p|counter_ffa[4]       ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_j47:rdptr_g1p|counter_ffa[4]       ; q                ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|rdptr_g[4]                                       ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|rdptr_g[4]                                       ; q                ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|mux_a18:rdemp_eq_comp_lsb_mux|result_node[0]~97  ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|mux_a18:rdemp_eq_comp_lsb_mux|result_node[0]~97  ; combout          ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|delayed_wrptr_g[7]                               ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|delayed_wrptr_g[7]                               ; q                ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|delayed_wrptr_g[5]                               ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|delayed_wrptr_g[5]                               ; q                ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_j47:rdptr_g1p|counter_ffa[5]       ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_j47:rdptr_g1p|counter_ffa[5]       ; q                ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_j47:rdptr_g1p|counter_ffa[7]       ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_j47:rdptr_g1p|counter_ffa[7]       ; q                ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|mux_a18:rdemp_eq_comp_msb_mux|result_node[0]~58  ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|mux_a18:rdemp_eq_comp_msb_mux|result_node[0]~58  ; combout          ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|delayed_wrptr_g[6]                               ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|delayed_wrptr_g[6]                               ; q                ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|delayed_wrptr_g[8]                               ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|delayed_wrptr_g[8]                               ; q                ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_j47:rdptr_g1p|counter_ffa[8]       ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_j47:rdptr_g1p|counter_ffa[8]       ; q                ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_j47:rdptr_g1p|counter_ffa[6]       ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_j47:rdptr_g1p|counter_ffa[6]       ; q                ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|mux_a18:rdemp_eq_comp_msb_mux|result_node[0]~59  ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|mux_a18:rdemp_eq_comp_msb_mux|result_node[0]~59  ; combout          ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|rdptr_g[5]                                       ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|rdptr_g[5]                                       ; q                ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|rdptr_g[7]                                       ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|rdptr_g[7]                                       ; q                ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|mux_a18:rdemp_eq_comp_msb_mux|result_node[0]~61  ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|mux_a18:rdemp_eq_comp_msb_mux|result_node[0]~61  ; combout          ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|rdptr_g[8]                                       ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|rdptr_g[8]                                       ; q                ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|rdptr_g[6]                                       ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|rdptr_g[6]                                       ; q                ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|mux_a18:rdemp_eq_comp_msb_mux|result_node[0]~62  ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|mux_a18:rdemp_eq_comp_msb_mux|result_node[0]~62  ; combout          ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|wrfull_eq_comp_msb_mux_reg                       ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|wrfull_eq_comp_msb_mux_reg                       ; q                ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|valid_wrreq~50                                   ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|valid_wrreq~50                                   ; combout          ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|wrptr_g[3]                                       ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|wrptr_g[3]                                       ; q                ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|wrptr_g[4]                                       ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|wrptr_g[4]                                       ; q                ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|wrptr_g[5]                                       ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|wrptr_g[5]                                       ; q                ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|wrptr_g[6]                                       ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|wrptr_g[6]                                       ; q                ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|wrptr_g[8]                                       ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|wrptr_g[8]                                       ; q                ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|wrptr_g[7]                                       ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|wrptr_g[7]                                       ; q                ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|ram_address_a[7]                                 ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|ram_address_a[7]                                 ; combout          ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|ram_address_b[10]                                ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|ram_address_b[10]                                ; combout          ;
; |arinc_825|spi_ctrl_ff[0]~32                                                                                                                                  ; |arinc_825|spi_ctrl_ff[0]~32                                                                                                                                  ; combout          ;
; |arinc_825|spi_ctrl_ff[0]~33                                                                                                                                  ; |arinc_825|spi_ctrl_ff[0]~33                                                                                                                                  ; combout          ;
; |arinc_825|Equal6~68                                                                                                                                          ; |arinc_825|Equal6~68                                                                                                                                          ; combout          ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_gic:wrptr_g1p|counter_ffa[4]       ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_gic:wrptr_g1p|counter_ffa[4]       ; q                ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_gic:wrptr_g1p|counter_ffa[3]       ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_gic:wrptr_g1p|counter_ffa[3]       ; q                ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_gic:wrptr_g1p|counter_ffa[6]       ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_gic:wrptr_g1p|counter_ffa[6]       ; q                ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_gic:wrptr_g1p|counter_ffa[8]       ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_gic:wrptr_g1p|counter_ffa[8]       ; q                ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|mux_a18:wrfull_eq_comp_msb_mux|result_node[0]~40 ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|mux_a18:wrfull_eq_comp_msb_mux|result_node[0]~40 ; combout          ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_gic:wrptr_g1p|counter_ffa[5]       ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_gic:wrptr_g1p|counter_ffa[5]       ; q                ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_gic:wrptr_g1p|counter_ffa[7]       ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_gic:wrptr_g1p|counter_ffa[7]       ; q                ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|mux_a18:wrfull_eq_comp_msb_mux|result_node[0]~41 ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|mux_a18:wrfull_eq_comp_msb_mux|result_node[0]~41 ; combout          ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|mux_a18:wrfull_eq_comp_msb_mux|result_node[0]~42 ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|mux_a18:wrfull_eq_comp_msb_mux|result_node[0]~42 ; combout          ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|_~36                                             ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|_~36                                             ; combout          ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|mux_a18:wrfull_eq_comp_msb_mux|result_node[0]~43 ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|mux_a18:wrfull_eq_comp_msb_mux|result_node[0]~43 ; combout          ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|mux_a18:wrfull_eq_comp_msb_mux|result_node[0]~44 ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|mux_a18:wrfull_eq_comp_msb_mux|result_node[0]~44 ; combout          ;
; |arinc_825|wr_be_1[0]                                                                                                                                         ; |arinc_825|wr_be_1[0]                                                                                                                                         ; padout           ;
; |arinc_825|wr_be_1[1]                                                                                                                                         ; |arinc_825|wr_be_1[1]                                                                                                                                         ; padout           ;
; |arinc_825|wr_be_1[2]                                                                                                                                         ; |arinc_825|wr_be_1[2]                                                                                                                                         ; padout           ;
; |arinc_825|wr_be_1[3]                                                                                                                                         ; |arinc_825|wr_be_1[3]                                                                                                                                         ; padout           ;
; |arinc_825|wr_be_0[1]                                                                                                                                         ; |arinc_825|wr_be_0[1]                                                                                                                                         ; padout           ;
; |arinc_825|wr_be_0[2]                                                                                                                                         ; |arinc_825|wr_be_0[2]                                                                                                                                         ; padout           ;
; |arinc_825|wr_be_0[3]                                                                                                                                         ; |arinc_825|wr_be_0[3]                                                                                                                                         ; padout           ;
; |arinc_825|MISO                                                                                                                                               ; |arinc_825|MISO                                                                                                                                               ; padout           ;
; |arinc_825|fifo_data_high_fifo[1]~output                                                                                                                      ; |arinc_825|fifo_data_high_fifo[1]~output                                                                                                                      ; o                ;
; |arinc_825|fifo_data_high_fifo[1]                                                                                                                             ; |arinc_825|fifo_data_high_fifo[1]                                                                                                                             ; padout           ;
; |arinc_825|fifo_data_high_fifo[5]~output                                                                                                                      ; |arinc_825|fifo_data_high_fifo[5]~output                                                                                                                      ; o                ;
; |arinc_825|fifo_data_high_fifo[5]                                                                                                                             ; |arinc_825|fifo_data_high_fifo[5]                                                                                                                             ; padout           ;
; |arinc_825|fifo_data_low_fifo[5]~output                                                                                                                       ; |arinc_825|fifo_data_low_fifo[5]~output                                                                                                                       ; o                ;
; |arinc_825|fifo_data_low_fifo[5]                                                                                                                              ; |arinc_825|fifo_data_low_fifo[5]                                                                                                                              ; padout           ;
; |arinc_825|fifo_data_low_fifo[6]~output                                                                                                                       ; |arinc_825|fifo_data_low_fifo[6]~output                                                                                                                       ; o                ;
; |arinc_825|fifo_data_low_fifo[6]                                                                                                                              ; |arinc_825|fifo_data_low_fifo[6]                                                                                                                              ; padout           ;
; |arinc_825|fifo_data_low_fifo[14]~output                                                                                                                      ; |arinc_825|fifo_data_low_fifo[14]~output                                                                                                                      ; o                ;
; |arinc_825|fifo_data_low_fifo[14]                                                                                                                             ; |arinc_825|fifo_data_low_fifo[14]                                                                                                                             ; padout           ;
; |arinc_825|fifo_data_low_fifo[22]~output                                                                                                                      ; |arinc_825|fifo_data_low_fifo[22]~output                                                                                                                      ; o                ;
; |arinc_825|fifo_data_low_fifo[22]                                                                                                                             ; |arinc_825|fifo_data_low_fifo[22]                                                                                                                             ; padout           ;
; |arinc_825|wr_adr[4]~input                                                                                                                                    ; |arinc_825|wr_adr[4]~input                                                                                                                                    ; o                ;
; |arinc_825|wr_adr[4]                                                                                                                                          ; |arinc_825|wr_adr[4]                                                                                                                                          ; padout           ;
; |arinc_825|wr_adr[23]~input                                                                                                                                   ; |arinc_825|wr_adr[23]~input                                                                                                                                   ; o                ;
; |arinc_825|wr_adr[23]                                                                                                                                         ; |arinc_825|wr_adr[23]                                                                                                                                         ; padout           ;
; |arinc_825|wr_adr[11]~input                                                                                                                                   ; |arinc_825|wr_adr[11]~input                                                                                                                                   ; o                ;
; |arinc_825|wr_adr[11]                                                                                                                                         ; |arinc_825|wr_adr[11]                                                                                                                                         ; padout           ;
; |arinc_825|wr_adr[1]~input                                                                                                                                    ; |arinc_825|wr_adr[1]~input                                                                                                                                    ; o                ;
; |arinc_825|wr_adr[1]                                                                                                                                          ; |arinc_825|wr_adr[1]                                                                                                                                          ; padout           ;
; |arinc_825|wr_adr[3]~input                                                                                                                                    ; |arinc_825|wr_adr[3]~input                                                                                                                                    ; o                ;
; |arinc_825|wr_adr[3]                                                                                                                                          ; |arinc_825|wr_adr[3]                                                                                                                                          ; padout           ;
; |arinc_825|wr_adr[18]~input                                                                                                                                   ; |arinc_825|wr_adr[18]~input                                                                                                                                   ; o                ;
; |arinc_825|wr_adr[18]                                                                                                                                         ; |arinc_825|wr_adr[18]                                                                                                                                         ; padout           ;
; |arinc_825|wr_adr[24]~input                                                                                                                                   ; |arinc_825|wr_adr[24]~input                                                                                                                                   ; o                ;
; |arinc_825|wr_adr[24]                                                                                                                                         ; |arinc_825|wr_adr[24]                                                                                                                                         ; padout           ;
; |arinc_825|wr_adr[10]~input                                                                                                                                   ; |arinc_825|wr_adr[10]~input                                                                                                                                   ; o                ;
; |arinc_825|wr_adr[10]                                                                                                                                         ; |arinc_825|wr_adr[10]                                                                                                                                         ; padout           ;
; |arinc_825|wr_adr[26]~input                                                                                                                                   ; |arinc_825|wr_adr[26]~input                                                                                                                                   ; o                ;
; |arinc_825|wr_adr[26]                                                                                                                                         ; |arinc_825|wr_adr[26]                                                                                                                                         ; padout           ;
; |arinc_825|wr_adr[25]~input                                                                                                                                   ; |arinc_825|wr_adr[25]~input                                                                                                                                   ; o                ;
; |arinc_825|wr_adr[25]                                                                                                                                         ; |arinc_825|wr_adr[25]                                                                                                                                         ; padout           ;
; |arinc_825|wr_adr[6]~input                                                                                                                                    ; |arinc_825|wr_adr[6]~input                                                                                                                                    ; o                ;
; |arinc_825|wr_adr[6]                                                                                                                                          ; |arinc_825|wr_adr[6]                                                                                                                                          ; padout           ;
; |arinc_825|wr_adr[2]~input                                                                                                                                    ; |arinc_825|wr_adr[2]~input                                                                                                                                    ; o                ;
; |arinc_825|wr_adr[2]                                                                                                                                          ; |arinc_825|wr_adr[2]                                                                                                                                          ; padout           ;
; |arinc_825|wr_adr[30]~input                                                                                                                                   ; |arinc_825|wr_adr[30]~input                                                                                                                                   ; o                ;
; |arinc_825|wr_adr[30]                                                                                                                                         ; |arinc_825|wr_adr[30]                                                                                                                                         ; padout           ;
; |arinc_825|wr_adr[29]~input                                                                                                                                   ; |arinc_825|wr_adr[29]~input                                                                                                                                   ; o                ;
; |arinc_825|wr_adr[29]                                                                                                                                         ; |arinc_825|wr_adr[29]                                                                                                                                         ; padout           ;
; |arinc_825|wr_adr[7]~input                                                                                                                                    ; |arinc_825|wr_adr[7]~input                                                                                                                                    ; o                ;
; |arinc_825|wr_adr[7]                                                                                                                                          ; |arinc_825|wr_adr[7]                                                                                                                                          ; padout           ;
; |arinc_825|wr_adr[17]~input                                                                                                                                   ; |arinc_825|wr_adr[17]~input                                                                                                                                   ; o                ;
; |arinc_825|wr_adr[17]                                                                                                                                         ; |arinc_825|wr_adr[17]                                                                                                                                         ; padout           ;
; |arinc_825|wr_adr[14]~input                                                                                                                                   ; |arinc_825|wr_adr[14]~input                                                                                                                                   ; o                ;
; |arinc_825|wr_adr[14]                                                                                                                                         ; |arinc_825|wr_adr[14]                                                                                                                                         ; padout           ;
; |arinc_825|wr_adr[27]~input                                                                                                                                   ; |arinc_825|wr_adr[27]~input                                                                                                                                   ; o                ;
; |arinc_825|wr_adr[27]                                                                                                                                         ; |arinc_825|wr_adr[27]                                                                                                                                         ; padout           ;
; |arinc_825|wr_adr[5]~input                                                                                                                                    ; |arinc_825|wr_adr[5]~input                                                                                                                                    ; o                ;
; |arinc_825|wr_adr[5]                                                                                                                                          ; |arinc_825|wr_adr[5]                                                                                                                                          ; padout           ;
; |arinc_825|wr_adr[28]~input                                                                                                                                   ; |arinc_825|wr_adr[28]~input                                                                                                                                   ; o                ;
; |arinc_825|wr_adr[28]                                                                                                                                         ; |arinc_825|wr_adr[28]                                                                                                                                         ; padout           ;
; |arinc_825|wr_adr[8]~input                                                                                                                                    ; |arinc_825|wr_adr[8]~input                                                                                                                                    ; o                ;
; |arinc_825|wr_adr[8]                                                                                                                                          ; |arinc_825|wr_adr[8]                                                                                                                                          ; padout           ;
; |arinc_825|wr_adr[19]~input                                                                                                                                   ; |arinc_825|wr_adr[19]~input                                                                                                                                   ; o                ;
; |arinc_825|wr_adr[19]                                                                                                                                         ; |arinc_825|wr_adr[19]                                                                                                                                         ; padout           ;
; |arinc_825|wr_adr[22]~input                                                                                                                                   ; |arinc_825|wr_adr[22]~input                                                                                                                                   ; o                ;
; |arinc_825|wr_adr[22]                                                                                                                                         ; |arinc_825|wr_adr[22]                                                                                                                                         ; padout           ;
; |arinc_825|wr_adr[21]~input                                                                                                                                   ; |arinc_825|wr_adr[21]~input                                                                                                                                   ; o                ;
; |arinc_825|wr_adr[21]                                                                                                                                         ; |arinc_825|wr_adr[21]                                                                                                                                         ; padout           ;
; |arinc_825|wr_adr[0]~input                                                                                                                                    ; |arinc_825|wr_adr[0]~input                                                                                                                                    ; o                ;
; |arinc_825|wr_adr[0]                                                                                                                                          ; |arinc_825|wr_adr[0]                                                                                                                                          ; padout           ;
; |arinc_825|wr_adr[15]~input                                                                                                                                   ; |arinc_825|wr_adr[15]~input                                                                                                                                   ; o                ;
; |arinc_825|wr_adr[15]                                                                                                                                         ; |arinc_825|wr_adr[15]                                                                                                                                         ; padout           ;
; |arinc_825|wr_adr[31]~input                                                                                                                                   ; |arinc_825|wr_adr[31]~input                                                                                                                                   ; o                ;
; |arinc_825|wr_adr[31]                                                                                                                                         ; |arinc_825|wr_adr[31]                                                                                                                                         ; padout           ;
; |arinc_825|wr_adr[16]~input                                                                                                                                   ; |arinc_825|wr_adr[16]~input                                                                                                                                   ; o                ;
; |arinc_825|wr_adr[16]                                                                                                                                         ; |arinc_825|wr_adr[16]                                                                                                                                         ; padout           ;
; |arinc_825|wr_adr[9]~input                                                                                                                                    ; |arinc_825|wr_adr[9]~input                                                                                                                                    ; o                ;
; |arinc_825|wr_adr[9]                                                                                                                                          ; |arinc_825|wr_adr[9]                                                                                                                                          ; padout           ;
; |arinc_825|wr_adr[20]~input                                                                                                                                   ; |arinc_825|wr_adr[20]~input                                                                                                                                   ; o                ;
; |arinc_825|wr_adr[20]                                                                                                                                         ; |arinc_825|wr_adr[20]                                                                                                                                         ; padout           ;
; |arinc_825|wr_adr[13]~input                                                                                                                                   ; |arinc_825|wr_adr[13]~input                                                                                                                                   ; o                ;
; |arinc_825|wr_adr[13]                                                                                                                                         ; |arinc_825|wr_adr[13]                                                                                                                                         ; padout           ;
; |arinc_825|wr_data_1[1]~input                                                                                                                                 ; |arinc_825|wr_data_1[1]~input                                                                                                                                 ; o                ;
; |arinc_825|wr_data_1[1]                                                                                                                                       ; |arinc_825|wr_data_1[1]                                                                                                                                       ; padout           ;
; |arinc_825|wr_data_1[5]~input                                                                                                                                 ; |arinc_825|wr_data_1[5]~input                                                                                                                                 ; o                ;
; |arinc_825|wr_data_1[5]                                                                                                                                       ; |arinc_825|wr_data_1[5]                                                                                                                                       ; padout           ;
; |arinc_825|wr_data_0[5]~input                                                                                                                                 ; |arinc_825|wr_data_0[5]~input                                                                                                                                 ; o                ;
; |arinc_825|wr_data_0[5]                                                                                                                                       ; |arinc_825|wr_data_0[5]                                                                                                                                       ; padout           ;
; |arinc_825|wr_be_0[0]~input                                                                                                                                   ; |arinc_825|wr_be_0[0]~input                                                                                                                                   ; o                ;
; |arinc_825|wr_be_0[0]                                                                                                                                         ; |arinc_825|wr_be_0[0]                                                                                                                                         ; padout           ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|rdptr_g[6]~feeder                                ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|rdptr_g[6]~feeder                                ; combout          ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|delayed_wrptr_g[5]~feeder                        ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|delayed_wrptr_g[5]~feeder                        ; combout          ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|wrptr_g[4]~feeder                                ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|wrptr_g[4]~feeder                                ; combout          ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|wrptr_g[3]~feeder                                ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|wrptr_g[3]~feeder                                ; combout          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                                                     ; Output Port Name                                                                                                                                              ; Output Port Type ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff[0]                                                                                               ; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff[0]                                                                                               ; q                ;
; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff[1]                                                                                               ; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff[1]                                                                                               ; q                ;
; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff[2]                                                                                               ; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff[2]                                                                                               ; q                ;
; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff[3]                                                                                               ; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff[3]                                                                                               ; q                ;
; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff[4]                                                                                               ; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff[4]                                                                                               ; q                ;
; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff[5]                                                                                               ; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff[5]                                                                                               ; q                ;
; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff[6]                                                                                               ; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff[6]                                                                                               ; q                ;
; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff[7]                                                                                               ; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff[7]                                                                                               ; q                ;
; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff[8]                                                                                               ; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff[8]                                                                                               ; q                ;
; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff[9]                                                                                               ; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff[9]                                                                                               ; q                ;
; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff[10]                                                                                              ; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff[10]                                                                                              ; q                ;
; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff[11]                                                                                              ; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff[11]                                                                                              ; q                ;
; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff[12]                                                                                              ; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff[12]                                                                                              ; q                ;
; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff[13]                                                                                              ; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff[13]                                                                                              ; q                ;
; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff[14]                                                                                              ; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff[14]                                                                                              ; q                ;
; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff[15]                                                                                              ; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff[15]                                                                                              ; q                ;
; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff[16]                                                                                              ; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff[16]                                                                                              ; q                ;
; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff[17]                                                                                              ; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff[17]                                                                                              ; q                ;
; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff[18]                                                                                              ; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff[18]                                                                                              ; q                ;
; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff[19]                                                                                              ; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff[19]                                                                                              ; q                ;
; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff[20]                                                                                              ; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff[20]                                                                                              ; q                ;
; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff[21]                                                                                              ; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff[21]                                                                                              ; q                ;
; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff[22]                                                                                              ; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff[22]                                                                                              ; q                ;
; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff[23]                                                                                              ; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff[23]                                                                                              ; q                ;
; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff[24]                                                                                              ; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff[24]                                                                                              ; q                ;
; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff[25]                                                                                              ; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff[25]                                                                                              ; q                ;
; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff[26]                                                                                              ; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff[26]                                                                                              ; q                ;
; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff[27]                                                                                              ; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff[27]                                                                                              ; q                ;
; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff[28]                                                                                              ; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff[28]                                                                                              ; q                ;
; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff[29]                                                                                              ; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff[29]                                                                                              ; q                ;
; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff[30]                                                                                              ; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff[30]                                                                                              ; q                ;
; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff[31]                                                                                              ; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff[31]                                                                                              ; q                ;
; |arinc_825|transmit_count_reg[3]                                                                                                                              ; |arinc_825|transmit_count_reg[3]                                                                                                                              ; q                ;
; |arinc_825|transmit_count_reg[4]                                                                                                                              ; |arinc_825|transmit_count_reg[4]                                                                                                                              ; q                ;
; |arinc_825|transmit_count_reg[5]                                                                                                                              ; |arinc_825|transmit_count_reg[5]                                                                                                                              ; q                ;
; |arinc_825|transmit_count_reg[6]                                                                                                                              ; |arinc_825|transmit_count_reg[6]                                                                                                                              ; q                ;
; |arinc_825|transmit_count_reg[7]                                                                                                                              ; |arinc_825|transmit_count_reg[7]                                                                                                                              ; q                ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_j47:rdptr_g1p|countera2            ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_j47:rdptr_g1p|countera2~COUT       ; cout             ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_j47:rdptr_g1p|countera3            ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_j47:rdptr_g1p|countera3            ; combout          ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_j47:rdptr_g1p|countera3            ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_j47:rdptr_g1p|countera3~COUT       ; cout             ;
; |arinc_825|qword_to_byte_count_reg[4]                                                                                                                         ; |arinc_825|qword_to_byte_count_reg[4]                                                                                                                         ; q                ;
; |arinc_825|qword_to_byte_count_reg[5]                                                                                                                         ; |arinc_825|qword_to_byte_count_reg[5]                                                                                                                         ; q                ;
; |arinc_825|qword_to_byte_count_reg[6]                                                                                                                         ; |arinc_825|qword_to_byte_count_reg[6]                                                                                                                         ; q                ;
; |arinc_825|qword_to_byte_count_reg[7]                                                                                                                         ; |arinc_825|qword_to_byte_count_reg[7]                                                                                                                         ; q                ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_j47:rdptr_g1p|countera4            ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_j47:rdptr_g1p|countera4            ; combout          ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_j47:rdptr_g1p|countera4            ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_j47:rdptr_g1p|countera4~COUT       ; cout             ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_j47:rdptr_g1p|countera5            ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_j47:rdptr_g1p|countera5            ; combout          ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_j47:rdptr_g1p|countera5            ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_j47:rdptr_g1p|countera5~COUT       ; cout             ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_j47:rdptr_g1p|countera6            ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_j47:rdptr_g1p|countera6            ; combout          ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_j47:rdptr_g1p|countera6            ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_j47:rdptr_g1p|countera6~COUT       ; cout             ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_j47:rdptr_g1p|countera7            ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_j47:rdptr_g1p|countera7            ; combout          ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_j47:rdptr_g1p|countera7            ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_j47:rdptr_g1p|countera7~COUT       ; cout             ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_j47:rdptr_g1p|countera8            ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_j47:rdptr_g1p|countera8            ; combout          ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_gic:wrptr_g1p|countera2            ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_gic:wrptr_g1p|countera2~COUT       ; cout             ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_gic:wrptr_g1p|countera3            ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_gic:wrptr_g1p|countera3            ; combout          ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_gic:wrptr_g1p|countera3            ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_gic:wrptr_g1p|countera3~COUT       ; cout             ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_gic:wrptr_g1p|countera4            ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_gic:wrptr_g1p|countera4            ; combout          ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_gic:wrptr_g1p|countera4            ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_gic:wrptr_g1p|countera4~COUT       ; cout             ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_gic:wrptr_g1p|countera5            ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_gic:wrptr_g1p|countera5            ; combout          ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_gic:wrptr_g1p|countera5            ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_gic:wrptr_g1p|countera5~COUT       ; cout             ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_gic:wrptr_g1p|countera6            ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_gic:wrptr_g1p|countera6            ; combout          ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_gic:wrptr_g1p|countera6            ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_gic:wrptr_g1p|countera6~COUT       ; cout             ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_gic:wrptr_g1p|countera7            ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_gic:wrptr_g1p|countera7            ; combout          ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_gic:wrptr_g1p|countera7            ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_gic:wrptr_g1p|countera7~COUT       ; cout             ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_gic:wrptr_g1p|countera8            ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_gic:wrptr_g1p|countera8            ; combout          ;
; |arinc_825|Equal3~344                                                                                                                                         ; |arinc_825|Equal3~344                                                                                                                                         ; combout          ;
; |arinc_825|Equal3~345                                                                                                                                         ; |arinc_825|Equal3~345                                                                                                                                         ; combout          ;
; |arinc_825|Equal3~346                                                                                                                                         ; |arinc_825|Equal3~346                                                                                                                                         ; combout          ;
; |arinc_825|Equal3~347                                                                                                                                         ; |arinc_825|Equal3~347                                                                                                                                         ; combout          ;
; |arinc_825|Equal3~348                                                                                                                                         ; |arinc_825|Equal3~348                                                                                                                                         ; combout          ;
; |arinc_825|Equal3~349                                                                                                                                         ; |arinc_825|Equal3~349                                                                                                                                         ; combout          ;
; |arinc_825|Equal3~350                                                                                                                                         ; |arinc_825|Equal3~350                                                                                                                                         ; combout          ;
; |arinc_825|Equal3~351                                                                                                                                         ; |arinc_825|Equal3~351                                                                                                                                         ; combout          ;
; |arinc_825|Equal3~352                                                                                                                                         ; |arinc_825|Equal3~352                                                                                                                                         ; combout          ;
; |arinc_825|Equal3~353                                                                                                                                         ; |arinc_825|Equal3~353                                                                                                                                         ; combout          ;
; |arinc_825|indata_changer:indata_changer_inst|data_high_fifo[1]~1539                                                                                          ; |arinc_825|indata_changer:indata_changer_inst|data_high_fifo[1]~1539                                                                                          ; combout          ;
; |arinc_825|indata_changer:indata_changer_inst|data_high_fifo[5]~1543                                                                                          ; |arinc_825|indata_changer:indata_changer_inst|data_high_fifo[5]~1543                                                                                          ; combout          ;
; |arinc_825|indata_changer:indata_changer_inst|data_low_fifo[5]~1501                                                                                           ; |arinc_825|indata_changer:indata_changer_inst|data_low_fifo[5]~1501                                                                                           ; combout          ;
; |arinc_825|indata_changer:indata_changer_inst|data_low_fifo[6]~1502                                                                                           ; |arinc_825|indata_changer:indata_changer_inst|data_low_fifo[6]~1502                                                                                           ; combout          ;
; |arinc_825|indata_changer:indata_changer_inst|data_low_fifo[14]~1510                                                                                          ; |arinc_825|indata_changer:indata_changer_inst|data_low_fifo[14]~1510                                                                                          ; combout          ;
; |arinc_825|indata_changer:indata_changer_inst|data_low_fifo[22]~1518                                                                                          ; |arinc_825|indata_changer:indata_changer_inst|data_low_fifo[22]~1518                                                                                          ; combout          ;
; |arinc_825|Equal3~356                                                                                                                                         ; |arinc_825|Equal3~356                                                                                                                                         ; combout          ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|rdemp_eq_comp_msb_aeb                            ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|rdemp_eq_comp_msb_aeb                            ; q                ;
; |arinc_825|process4~139                                                                                                                                       ; |arinc_825|process4~139                                                                                                                                       ; combout          ;
; |arinc_825|spi_ctrl_ff[0]                                                                                                                                     ; |arinc_825|spi_ctrl_ff[0]                                                                                                                                     ; q                ;
; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff~1672                                                                                             ; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff~1672                                                                                             ; combout          ;
; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff~1676                                                                                             ; |arinc_825|indata_changer:indata_changer_inst|actual_data_ff~1676                                                                                             ; combout          ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|delayed_wrptr_g[3]                               ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|delayed_wrptr_g[3]                               ; q                ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_j47:rdptr_g1p|counter_ffa[3]       ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_j47:rdptr_g1p|counter_ffa[3]       ; q                ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|delayed_wrptr_g[1]                               ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|delayed_wrptr_g[1]                               ; q                ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|delayed_wrptr_g[2]                               ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|delayed_wrptr_g[2]                               ; q                ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_j47:rdptr_g1p|counter_ffa[2]       ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_j47:rdptr_g1p|counter_ffa[2]       ; q                ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_j47:rdptr_g1p|counter_ffa[1]       ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_j47:rdptr_g1p|counter_ffa[1]       ; q                ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|rdptr_g[2]                                       ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|rdptr_g[2]                                       ; q                ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|rdptr_g[1]                                       ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|rdptr_g[1]                                       ; q                ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|rdptr_g[3]                                       ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|rdptr_g[3]                                       ; q                ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|delayed_wrptr_g[4]                               ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|delayed_wrptr_g[4]                               ; q                ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_j47:rdptr_g1p|counter_ffa[4]       ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_j47:rdptr_g1p|counter_ffa[4]       ; q                ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|rdptr_g[4]                                       ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|rdptr_g[4]                                       ; q                ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|mux_a18:rdemp_eq_comp_lsb_mux|result_node[0]~97  ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|mux_a18:rdemp_eq_comp_lsb_mux|result_node[0]~97  ; combout          ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|delayed_wrptr_g[7]                               ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|delayed_wrptr_g[7]                               ; q                ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|delayed_wrptr_g[5]                               ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|delayed_wrptr_g[5]                               ; q                ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_j47:rdptr_g1p|counter_ffa[5]       ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_j47:rdptr_g1p|counter_ffa[5]       ; q                ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_j47:rdptr_g1p|counter_ffa[7]       ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_j47:rdptr_g1p|counter_ffa[7]       ; q                ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|mux_a18:rdemp_eq_comp_msb_mux|result_node[0]~58  ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|mux_a18:rdemp_eq_comp_msb_mux|result_node[0]~58  ; combout          ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|delayed_wrptr_g[6]                               ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|delayed_wrptr_g[6]                               ; q                ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|delayed_wrptr_g[8]                               ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|delayed_wrptr_g[8]                               ; q                ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_j47:rdptr_g1p|counter_ffa[8]       ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_j47:rdptr_g1p|counter_ffa[8]       ; q                ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_j47:rdptr_g1p|counter_ffa[6]       ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_j47:rdptr_g1p|counter_ffa[6]       ; q                ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|mux_a18:rdemp_eq_comp_msb_mux|result_node[0]~59  ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|mux_a18:rdemp_eq_comp_msb_mux|result_node[0]~59  ; combout          ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|rdptr_g[5]                                       ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|rdptr_g[5]                                       ; q                ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|rdptr_g[7]                                       ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|rdptr_g[7]                                       ; q                ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|mux_a18:rdemp_eq_comp_msb_mux|result_node[0]~61  ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|mux_a18:rdemp_eq_comp_msb_mux|result_node[0]~61  ; combout          ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|rdptr_g[8]                                       ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|rdptr_g[8]                                       ; q                ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|rdptr_g[6]                                       ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|rdptr_g[6]                                       ; q                ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|mux_a18:rdemp_eq_comp_msb_mux|result_node[0]~62  ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|mux_a18:rdemp_eq_comp_msb_mux|result_node[0]~62  ; combout          ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|wrfull_eq_comp_msb_mux_reg                       ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|wrfull_eq_comp_msb_mux_reg                       ; q                ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|valid_wrreq~50                                   ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|valid_wrreq~50                                   ; combout          ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|wrptr_g[1]                                       ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|wrptr_g[1]                                       ; q                ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|wrptr_g[2]                                       ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|wrptr_g[2]                                       ; q                ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|wrptr_g[3]                                       ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|wrptr_g[3]                                       ; q                ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|wrptr_g[4]                                       ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|wrptr_g[4]                                       ; q                ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|wrptr_g[5]                                       ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|wrptr_g[5]                                       ; q                ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|wrptr_g[6]                                       ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|wrptr_g[6]                                       ; q                ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|wrptr_g[8]                                       ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|wrptr_g[8]                                       ; q                ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|wrptr_g[7]                                       ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|wrptr_g[7]                                       ; q                ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|ram_address_a[7]                                 ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|ram_address_a[7]                                 ; combout          ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|ram_address_b[10]                                ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|ram_address_b[10]                                ; combout          ;
; |arinc_825|spi_ctrl_ff[0]~32                                                                                                                                  ; |arinc_825|spi_ctrl_ff[0]~32                                                                                                                                  ; combout          ;
; |arinc_825|spi_ctrl_ff[0]~33                                                                                                                                  ; |arinc_825|spi_ctrl_ff[0]~33                                                                                                                                  ; combout          ;
; |arinc_825|Equal6~68                                                                                                                                          ; |arinc_825|Equal6~68                                                                                                                                          ; combout          ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_gic:wrptr_g1p|counter_ffa[4]       ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_gic:wrptr_g1p|counter_ffa[4]       ; q                ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_gic:wrptr_g1p|counter_ffa[3]       ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_gic:wrptr_g1p|counter_ffa[3]       ; q                ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_gic:wrptr_g1p|counter_ffa[1]       ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_gic:wrptr_g1p|counter_ffa[1]       ; q                ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_gic:wrptr_g1p|counter_ffa[2]       ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_gic:wrptr_g1p|counter_ffa[2]       ; q                ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_gic:wrptr_g1p|counter_ffa[6]       ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_gic:wrptr_g1p|counter_ffa[6]       ; q                ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_gic:wrptr_g1p|counter_ffa[8]       ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_gic:wrptr_g1p|counter_ffa[8]       ; q                ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|mux_a18:wrfull_eq_comp_msb_mux|result_node[0]~40 ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|mux_a18:wrfull_eq_comp_msb_mux|result_node[0]~40 ; combout          ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_gic:wrptr_g1p|counter_ffa[5]       ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_gic:wrptr_g1p|counter_ffa[5]       ; q                ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_gic:wrptr_g1p|counter_ffa[7]       ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_gic:wrptr_g1p|counter_ffa[7]       ; q                ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|mux_a18:wrfull_eq_comp_msb_mux|result_node[0]~41 ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|mux_a18:wrfull_eq_comp_msb_mux|result_node[0]~41 ; combout          ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|mux_a18:wrfull_eq_comp_msb_mux|result_node[0]~42 ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|mux_a18:wrfull_eq_comp_msb_mux|result_node[0]~42 ; combout          ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|_~36                                             ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|_~36                                             ; combout          ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|mux_a18:wrfull_eq_comp_msb_mux|result_node[0]~43 ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|mux_a18:wrfull_eq_comp_msb_mux|result_node[0]~43 ; combout          ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|mux_a18:wrfull_eq_comp_msb_mux|result_node[0]~44 ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|mux_a18:wrfull_eq_comp_msb_mux|result_node[0]~44 ; combout          ;
; |arinc_825|wr_be_1[0]                                                                                                                                         ; |arinc_825|wr_be_1[0]                                                                                                                                         ; padout           ;
; |arinc_825|wr_be_1[1]                                                                                                                                         ; |arinc_825|wr_be_1[1]                                                                                                                                         ; padout           ;
; |arinc_825|wr_be_1[2]                                                                                                                                         ; |arinc_825|wr_be_1[2]                                                                                                                                         ; padout           ;
; |arinc_825|wr_be_1[3]                                                                                                                                         ; |arinc_825|wr_be_1[3]                                                                                                                                         ; padout           ;
; |arinc_825|wr_be_0[1]                                                                                                                                         ; |arinc_825|wr_be_0[1]                                                                                                                                         ; padout           ;
; |arinc_825|wr_be_0[2]                                                                                                                                         ; |arinc_825|wr_be_0[2]                                                                                                                                         ; padout           ;
; |arinc_825|wr_be_0[3]                                                                                                                                         ; |arinc_825|wr_be_0[3]                                                                                                                                         ; padout           ;
; |arinc_825|MISO                                                                                                                                               ; |arinc_825|MISO                                                                                                                                               ; padout           ;
; |arinc_825|fifo_data_high_fifo[1]~output                                                                                                                      ; |arinc_825|fifo_data_high_fifo[1]~output                                                                                                                      ; o                ;
; |arinc_825|fifo_data_high_fifo[1]                                                                                                                             ; |arinc_825|fifo_data_high_fifo[1]                                                                                                                             ; padout           ;
; |arinc_825|fifo_data_high_fifo[5]~output                                                                                                                      ; |arinc_825|fifo_data_high_fifo[5]~output                                                                                                                      ; o                ;
; |arinc_825|fifo_data_high_fifo[5]                                                                                                                             ; |arinc_825|fifo_data_high_fifo[5]                                                                                                                             ; padout           ;
; |arinc_825|fifo_data_low_fifo[5]~output                                                                                                                       ; |arinc_825|fifo_data_low_fifo[5]~output                                                                                                                       ; o                ;
; |arinc_825|fifo_data_low_fifo[5]                                                                                                                              ; |arinc_825|fifo_data_low_fifo[5]                                                                                                                              ; padout           ;
; |arinc_825|fifo_data_low_fifo[6]~output                                                                                                                       ; |arinc_825|fifo_data_low_fifo[6]~output                                                                                                                       ; o                ;
; |arinc_825|fifo_data_low_fifo[6]                                                                                                                              ; |arinc_825|fifo_data_low_fifo[6]                                                                                                                              ; padout           ;
; |arinc_825|fifo_data_low_fifo[14]~output                                                                                                                      ; |arinc_825|fifo_data_low_fifo[14]~output                                                                                                                      ; o                ;
; |arinc_825|fifo_data_low_fifo[14]                                                                                                                             ; |arinc_825|fifo_data_low_fifo[14]                                                                                                                             ; padout           ;
; |arinc_825|fifo_data_low_fifo[22]~output                                                                                                                      ; |arinc_825|fifo_data_low_fifo[22]~output                                                                                                                      ; o                ;
; |arinc_825|fifo_data_low_fifo[22]                                                                                                                             ; |arinc_825|fifo_data_low_fifo[22]                                                                                                                             ; padout           ;
; |arinc_825|wr_adr[4]~input                                                                                                                                    ; |arinc_825|wr_adr[4]~input                                                                                                                                    ; o                ;
; |arinc_825|wr_adr[4]                                                                                                                                          ; |arinc_825|wr_adr[4]                                                                                                                                          ; padout           ;
; |arinc_825|wr_adr[23]~input                                                                                                                                   ; |arinc_825|wr_adr[23]~input                                                                                                                                   ; o                ;
; |arinc_825|wr_adr[23]                                                                                                                                         ; |arinc_825|wr_adr[23]                                                                                                                                         ; padout           ;
; |arinc_825|wr_adr[11]~input                                                                                                                                   ; |arinc_825|wr_adr[11]~input                                                                                                                                   ; o                ;
; |arinc_825|wr_adr[11]                                                                                                                                         ; |arinc_825|wr_adr[11]                                                                                                                                         ; padout           ;
; |arinc_825|wr_adr[1]~input                                                                                                                                    ; |arinc_825|wr_adr[1]~input                                                                                                                                    ; o                ;
; |arinc_825|wr_adr[1]                                                                                                                                          ; |arinc_825|wr_adr[1]                                                                                                                                          ; padout           ;
; |arinc_825|wr_adr[3]~input                                                                                                                                    ; |arinc_825|wr_adr[3]~input                                                                                                                                    ; o                ;
; |arinc_825|wr_adr[3]                                                                                                                                          ; |arinc_825|wr_adr[3]                                                                                                                                          ; padout           ;
; |arinc_825|wr_adr[18]~input                                                                                                                                   ; |arinc_825|wr_adr[18]~input                                                                                                                                   ; o                ;
; |arinc_825|wr_adr[18]                                                                                                                                         ; |arinc_825|wr_adr[18]                                                                                                                                         ; padout           ;
; |arinc_825|wr_adr[24]~input                                                                                                                                   ; |arinc_825|wr_adr[24]~input                                                                                                                                   ; o                ;
; |arinc_825|wr_adr[24]                                                                                                                                         ; |arinc_825|wr_adr[24]                                                                                                                                         ; padout           ;
; |arinc_825|wr_adr[10]~input                                                                                                                                   ; |arinc_825|wr_adr[10]~input                                                                                                                                   ; o                ;
; |arinc_825|wr_adr[10]                                                                                                                                         ; |arinc_825|wr_adr[10]                                                                                                                                         ; padout           ;
; |arinc_825|wr_adr[26]~input                                                                                                                                   ; |arinc_825|wr_adr[26]~input                                                                                                                                   ; o                ;
; |arinc_825|wr_adr[26]                                                                                                                                         ; |arinc_825|wr_adr[26]                                                                                                                                         ; padout           ;
; |arinc_825|wr_adr[25]~input                                                                                                                                   ; |arinc_825|wr_adr[25]~input                                                                                                                                   ; o                ;
; |arinc_825|wr_adr[25]                                                                                                                                         ; |arinc_825|wr_adr[25]                                                                                                                                         ; padout           ;
; |arinc_825|wr_adr[6]~input                                                                                                                                    ; |arinc_825|wr_adr[6]~input                                                                                                                                    ; o                ;
; |arinc_825|wr_adr[6]                                                                                                                                          ; |arinc_825|wr_adr[6]                                                                                                                                          ; padout           ;
; |arinc_825|wr_adr[2]~input                                                                                                                                    ; |arinc_825|wr_adr[2]~input                                                                                                                                    ; o                ;
; |arinc_825|wr_adr[2]                                                                                                                                          ; |arinc_825|wr_adr[2]                                                                                                                                          ; padout           ;
; |arinc_825|wr_adr[30]~input                                                                                                                                   ; |arinc_825|wr_adr[30]~input                                                                                                                                   ; o                ;
; |arinc_825|wr_adr[30]                                                                                                                                         ; |arinc_825|wr_adr[30]                                                                                                                                         ; padout           ;
; |arinc_825|wr_adr[29]~input                                                                                                                                   ; |arinc_825|wr_adr[29]~input                                                                                                                                   ; o                ;
; |arinc_825|wr_adr[29]                                                                                                                                         ; |arinc_825|wr_adr[29]                                                                                                                                         ; padout           ;
; |arinc_825|wr_adr[7]~input                                                                                                                                    ; |arinc_825|wr_adr[7]~input                                                                                                                                    ; o                ;
; |arinc_825|wr_adr[7]                                                                                                                                          ; |arinc_825|wr_adr[7]                                                                                                                                          ; padout           ;
; |arinc_825|wr_adr[17]~input                                                                                                                                   ; |arinc_825|wr_adr[17]~input                                                                                                                                   ; o                ;
; |arinc_825|wr_adr[17]                                                                                                                                         ; |arinc_825|wr_adr[17]                                                                                                                                         ; padout           ;
; |arinc_825|wr_adr[14]~input                                                                                                                                   ; |arinc_825|wr_adr[14]~input                                                                                                                                   ; o                ;
; |arinc_825|wr_adr[14]                                                                                                                                         ; |arinc_825|wr_adr[14]                                                                                                                                         ; padout           ;
; |arinc_825|wr_adr[27]~input                                                                                                                                   ; |arinc_825|wr_adr[27]~input                                                                                                                                   ; o                ;
; |arinc_825|wr_adr[27]                                                                                                                                         ; |arinc_825|wr_adr[27]                                                                                                                                         ; padout           ;
; |arinc_825|wr_adr[5]~input                                                                                                                                    ; |arinc_825|wr_adr[5]~input                                                                                                                                    ; o                ;
; |arinc_825|wr_adr[5]                                                                                                                                          ; |arinc_825|wr_adr[5]                                                                                                                                          ; padout           ;
; |arinc_825|wr_adr[28]~input                                                                                                                                   ; |arinc_825|wr_adr[28]~input                                                                                                                                   ; o                ;
; |arinc_825|wr_adr[28]                                                                                                                                         ; |arinc_825|wr_adr[28]                                                                                                                                         ; padout           ;
; |arinc_825|wr_adr[8]~input                                                                                                                                    ; |arinc_825|wr_adr[8]~input                                                                                                                                    ; o                ;
; |arinc_825|wr_adr[8]                                                                                                                                          ; |arinc_825|wr_adr[8]                                                                                                                                          ; padout           ;
; |arinc_825|wr_adr[19]~input                                                                                                                                   ; |arinc_825|wr_adr[19]~input                                                                                                                                   ; o                ;
; |arinc_825|wr_adr[19]                                                                                                                                         ; |arinc_825|wr_adr[19]                                                                                                                                         ; padout           ;
; |arinc_825|wr_adr[22]~input                                                                                                                                   ; |arinc_825|wr_adr[22]~input                                                                                                                                   ; o                ;
; |arinc_825|wr_adr[22]                                                                                                                                         ; |arinc_825|wr_adr[22]                                                                                                                                         ; padout           ;
; |arinc_825|wr_adr[21]~input                                                                                                                                   ; |arinc_825|wr_adr[21]~input                                                                                                                                   ; o                ;
; |arinc_825|wr_adr[21]                                                                                                                                         ; |arinc_825|wr_adr[21]                                                                                                                                         ; padout           ;
; |arinc_825|wr_adr[0]~input                                                                                                                                    ; |arinc_825|wr_adr[0]~input                                                                                                                                    ; o                ;
; |arinc_825|wr_adr[0]                                                                                                                                          ; |arinc_825|wr_adr[0]                                                                                                                                          ; padout           ;
; |arinc_825|wr_adr[15]~input                                                                                                                                   ; |arinc_825|wr_adr[15]~input                                                                                                                                   ; o                ;
; |arinc_825|wr_adr[15]                                                                                                                                         ; |arinc_825|wr_adr[15]                                                                                                                                         ; padout           ;
; |arinc_825|wr_adr[31]~input                                                                                                                                   ; |arinc_825|wr_adr[31]~input                                                                                                                                   ; o                ;
; |arinc_825|wr_adr[31]                                                                                                                                         ; |arinc_825|wr_adr[31]                                                                                                                                         ; padout           ;
; |arinc_825|wr_adr[16]~input                                                                                                                                   ; |arinc_825|wr_adr[16]~input                                                                                                                                   ; o                ;
; |arinc_825|wr_adr[16]                                                                                                                                         ; |arinc_825|wr_adr[16]                                                                                                                                         ; padout           ;
; |arinc_825|wr_adr[9]~input                                                                                                                                    ; |arinc_825|wr_adr[9]~input                                                                                                                                    ; o                ;
; |arinc_825|wr_adr[9]                                                                                                                                          ; |arinc_825|wr_adr[9]                                                                                                                                          ; padout           ;
; |arinc_825|wr_adr[20]~input                                                                                                                                   ; |arinc_825|wr_adr[20]~input                                                                                                                                   ; o                ;
; |arinc_825|wr_adr[20]                                                                                                                                         ; |arinc_825|wr_adr[20]                                                                                                                                         ; padout           ;
; |arinc_825|wr_adr[13]~input                                                                                                                                   ; |arinc_825|wr_adr[13]~input                                                                                                                                   ; o                ;
; |arinc_825|wr_adr[13]                                                                                                                                         ; |arinc_825|wr_adr[13]                                                                                                                                         ; padout           ;
; |arinc_825|wr_data_1[1]~input                                                                                                                                 ; |arinc_825|wr_data_1[1]~input                                                                                                                                 ; o                ;
; |arinc_825|wr_data_1[1]                                                                                                                                       ; |arinc_825|wr_data_1[1]                                                                                                                                       ; padout           ;
; |arinc_825|wr_data_1[5]~input                                                                                                                                 ; |arinc_825|wr_data_1[5]~input                                                                                                                                 ; o                ;
; |arinc_825|wr_data_1[5]                                                                                                                                       ; |arinc_825|wr_data_1[5]                                                                                                                                       ; padout           ;
; |arinc_825|wr_data_0[5]~input                                                                                                                                 ; |arinc_825|wr_data_0[5]~input                                                                                                                                 ; o                ;
; |arinc_825|wr_data_0[5]                                                                                                                                       ; |arinc_825|wr_data_0[5]                                                                                                                                       ; padout           ;
; |arinc_825|nReset~input                                                                                                                                       ; |arinc_825|nReset~input                                                                                                                                       ; o                ;
; |arinc_825|nReset                                                                                                                                             ; |arinc_825|nReset                                                                                                                                             ; padout           ;
; |arinc_825|wr_be_0[0]~input                                                                                                                                   ; |arinc_825|wr_be_0[0]~input                                                                                                                                   ; o                ;
; |arinc_825|wr_be_0[0]                                                                                                                                         ; |arinc_825|wr_be_0[0]                                                                                                                                         ; padout           ;
; |arinc_825|nReset~inputclkctrl                                                                                                                                ; |arinc_825|nReset~inputclkctrl                                                                                                                                ; outclk           ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|rdptr_g[6]~feeder                                ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|rdptr_g[6]~feeder                                ; combout          ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|delayed_wrptr_g[5]~feeder                        ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|delayed_wrptr_g[5]~feeder                        ; combout          ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|wrptr_g[4]~feeder                                ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|wrptr_g[4]~feeder                                ; combout          ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|wrptr_g[3]~feeder                                ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|wrptr_g[3]~feeder                                ; combout          ;
; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|wrptr_g[1]~feeder                                ; |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|wrptr_g[1]~feeder                                ; combout          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 7.1 Build 156 04/30/2007 SJ Full Version
    Info: Processing started: Mon Jan 27 16:40:07 2014
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off arinc_825 -c arinc_825
Info: Using vector source file "E:/temp/PCIE/ARINC_825/arinc_825.vwf"
Info: Overwriting simulation input file with simulation results
    Info: A backup of arinc_825.vwf called arinc_825.sim_ori.vwf has been created in the db folder
Warning: Can't find signal in vector source file for input pin "|arinc_825|wr_be_1[0]"
Warning: Can't find signal in vector source file for input pin "|arinc_825|wr_be_1[1]"
Warning: Can't find signal in vector source file for input pin "|arinc_825|wr_be_1[2]"
Warning: Can't find signal in vector source file for input pin "|arinc_825|wr_be_1[3]"
Warning: Can't find signal in vector source file for input pin "|arinc_825|wr_be_0[1]"
Warning: Can't find signal in vector source file for input pin "|arinc_825|wr_be_0[2]"
Warning: Can't find signal in vector source file for input pin "|arinc_825|wr_be_0[3]"
Warning: Can't find signal in vector source file for input pin "|arinc_825|MISO"
Warning: Can't find signal in vector source file for input pin "|arinc_825|wr_be_0[0]"
Info: Inverted registers were found during simulation
    Info: Register: |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|rdemp_eq_comp_lsb_aeb
    Info: Register: |arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|rdemp_eq_comp_msb_aeb
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      69.93 %
Info: Number of transitions in simulation is 14680
Info: Vector file arinc_825.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II Simulator was successful. 0 errors, 9 warnings
    Info: Allocated 150 megabytes of memory during processing
    Info: Processing ended: Mon Jan 27 16:40:09 2014
    Info: Elapsed time: 00:00:02


