<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Sdiff modules/javafx.web/src/main/native/Source/JavaScriptCore/assembler/MIPSAssembler.h</title>
    <link rel="stylesheet" href="../../../../../../../../style.css" />
  </head>
<body>
<center><a href="LinkBuffer.h.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../../../../../index.html" target="_top">index</a> <a href="MacroAssembler.cpp.sdiff.html" target="_top">next &gt;</a></center>    <h2>modules/javafx.web/src/main/native/Source/JavaScriptCore/assembler/MIPSAssembler.h</h2>
     <a class="print" href="javascript:print()">Print this page</a>
<table>
<tr valign="top">
<td>
<hr />
<pre>
  15  *
  16  * THIS SOFTWARE IS PROVIDED BY MIPS TECHNOLOGIES, INC. ``AS IS&#39;&#39; AND ANY
  17  * EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  18  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
  19  * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MIPS TECHNOLOGIES, INC. OR
  20  * CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
  21  * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
  22  * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
  23  * PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
  24  * OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
  25  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  26  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  27  */
  28 
  29 #pragma once
  30 
  31 #if ENABLE(ASSEMBLER) &amp;&amp; CPU(MIPS)
  32 
  33 #include &quot;AssemblerBuffer.h&quot;
  34 #include &quot;JITCompilationEffort.h&quot;

  35 #include &lt;limits.h&gt;
  36 #include &lt;wtf/Assertions.h&gt;
  37 #include &lt;wtf/SegmentedVector.h&gt;
  38 
  39 namespace JSC {
  40 
  41 typedef uint32_t MIPSWord;
  42 
<span class="line-modified">  43 namespace MIPSRegisters {</span>
  44 typedef enum : int8_t {
<span class="line-modified">  45     r0 = 0,</span>
<span class="line-modified">  46     r1,</span>
<span class="line-modified">  47     r2,</span>
<span class="line-modified">  48     r3,</span>
<span class="line-modified">  49     r4,</span>
<span class="line-modified">  50     r5,</span>
<span class="line-removed">  51     r6,</span>
<span class="line-removed">  52     r7,</span>
<span class="line-removed">  53     r8,</span>
<span class="line-removed">  54     r9,</span>
<span class="line-removed">  55     r10,</span>
<span class="line-removed">  56     r11,</span>
<span class="line-removed">  57     r12,</span>
<span class="line-removed">  58     r13,</span>
<span class="line-removed">  59     r14,</span>
<span class="line-removed">  60     r15,</span>
<span class="line-removed">  61     r16,</span>
<span class="line-removed">  62     r17,</span>
<span class="line-removed">  63     r18,</span>
<span class="line-removed">  64     r19,</span>
<span class="line-removed">  65     r20,</span>
<span class="line-removed">  66     r21,</span>
<span class="line-removed">  67     r22,</span>
<span class="line-removed">  68     r23,</span>
<span class="line-removed">  69     r24,</span>
<span class="line-removed">  70     r25,</span>
<span class="line-removed">  71     r26,</span>
<span class="line-removed">  72     r27,</span>
<span class="line-removed">  73     r28,</span>
<span class="line-removed">  74     r29,</span>
<span class="line-removed">  75     r30,</span>
<span class="line-removed">  76     r31,</span>
<span class="line-removed">  77     zero = r0,</span>
<span class="line-removed">  78     at = r1,</span>
<span class="line-removed">  79     v0 = r2,</span>
<span class="line-removed">  80     v1 = r3,</span>
<span class="line-removed">  81     a0 = r4,</span>
<span class="line-removed">  82     a1 = r5,</span>
<span class="line-removed">  83     a2 = r6,</span>
<span class="line-removed">  84     a3 = r7,</span>
<span class="line-removed">  85     t0 = r8,</span>
<span class="line-removed">  86     t1 = r9,</span>
<span class="line-removed">  87     t2 = r10,</span>
<span class="line-removed">  88     t3 = r11,</span>
<span class="line-removed">  89     t4 = r12,</span>
<span class="line-removed">  90     t5 = r13,</span>
<span class="line-removed">  91     t6 = r14,</span>
<span class="line-removed">  92     t7 = r15,</span>
<span class="line-removed">  93     s0 = r16,</span>
<span class="line-removed">  94     s1 = r17,</span>
<span class="line-removed">  95     s2 = r18,</span>
<span class="line-removed">  96     s3 = r19,</span>
<span class="line-removed">  97     s4 = r20,</span>
<span class="line-removed">  98     s5 = r21,</span>
<span class="line-removed">  99     s6 = r22,</span>
<span class="line-removed"> 100     s7 = r23,</span>
<span class="line-removed"> 101     t8 = r24,</span>
<span class="line-removed"> 102     t9 = r25,</span>
<span class="line-removed"> 103     k0 = r26,</span>
<span class="line-removed"> 104     k1 = r27,</span>
<span class="line-removed"> 105     gp = r28,</span>
<span class="line-removed"> 106     sp = r29,</span>
<span class="line-removed"> 107     fp = r30,</span>
<span class="line-removed"> 108     ra = r31,</span>
 109     InvalidGPRReg = -1,
 110 } RegisterID;
 111 
 112 typedef enum : int8_t {
<span class="line-modified"> 113     fir = 0,</span>
<span class="line-modified"> 114     fccr = 25,</span>
<span class="line-modified"> 115     fexr = 26,</span>
<span class="line-removed"> 116     fenr = 28,</span>
<span class="line-removed"> 117     fcsr = 31,</span>
<span class="line-removed"> 118     pc</span>
 119 } SPRegisterID;
 120 
 121 typedef enum : int8_t {
<span class="line-modified"> 122     f0,</span>
<span class="line-modified"> 123     f1,</span>
<span class="line-modified"> 124     f2,</span>
<span class="line-removed"> 125     f3,</span>
<span class="line-removed"> 126     f4,</span>
<span class="line-removed"> 127     f5,</span>
<span class="line-removed"> 128     f6,</span>
<span class="line-removed"> 129     f7,</span>
<span class="line-removed"> 130     f8,</span>
<span class="line-removed"> 131     f9,</span>
<span class="line-removed"> 132     f10,</span>
<span class="line-removed"> 133     f11,</span>
<span class="line-removed"> 134     f12,</span>
<span class="line-removed"> 135     f13,</span>
<span class="line-removed"> 136     f14,</span>
<span class="line-removed"> 137     f15,</span>
<span class="line-removed"> 138     f16,</span>
<span class="line-removed"> 139     f17,</span>
<span class="line-removed"> 140     f18,</span>
<span class="line-removed"> 141     f19,</span>
<span class="line-removed"> 142     f20,</span>
<span class="line-removed"> 143     f21,</span>
<span class="line-removed"> 144     f22,</span>
<span class="line-removed"> 145     f23,</span>
<span class="line-removed"> 146     f24,</span>
<span class="line-removed"> 147     f25,</span>
<span class="line-removed"> 148     f26,</span>
<span class="line-removed"> 149     f27,</span>
<span class="line-removed"> 150     f28,</span>
<span class="line-removed"> 151     f29,</span>
<span class="line-removed"> 152     f30,</span>
<span class="line-removed"> 153     f31,</span>
 154     InvalidFPRReg = -1,
 155 } FPRegisterID;
 156 
 157 } // namespace MIPSRegisters
 158 
 159 class MIPSAssembler {
 160 public:
 161     typedef MIPSRegisters::RegisterID RegisterID;
 162     typedef MIPSRegisters::SPRegisterID SPRegisterID;
 163     typedef MIPSRegisters::FPRegisterID FPRegisterID;
 164     typedef SegmentedVector&lt;AssemblerLabel, 64&gt; Jumps;
 165 
 166     static constexpr RegisterID firstRegister() { return MIPSRegisters::r0; }
 167     static constexpr RegisterID lastRegister() { return MIPSRegisters::r31; }
 168     static constexpr unsigned numberOfRegisters() { return lastRegister() - firstRegister() + 1; }
 169 
 170     static constexpr SPRegisterID firstSPRegister() { return MIPSRegisters::fir; }
 171     static constexpr SPRegisterID lastSPRegister() { return MIPSRegisters::pc; }
 172     static constexpr unsigned numberOfSPRegisters() { return lastSPRegister() - firstSPRegister() + 1; }
 173 
 174     static constexpr FPRegisterID firstFPRegister() { return MIPSRegisters::f0; }
 175     static constexpr FPRegisterID lastFPRegister() { return MIPSRegisters::f31; }
 176     static constexpr unsigned numberOfFPRegisters() { return lastFPRegister() - firstFPRegister() + 1; }
 177 
 178     static const char* gprName(RegisterID id)
 179     {
 180         ASSERT(id &gt;= firstRegister() &amp;&amp; id &lt;= lastRegister());
 181         static const char* const nameForRegister[numberOfRegisters()] = {
<span class="line-modified"> 182             &quot;zero&quot;, &quot;at&quot;, &quot;v0&quot;, &quot;v1&quot;,</span>
<span class="line-modified"> 183             &quot;a0&quot;, &quot;a1&quot;, &quot;a2&quot;, &quot;a3&quot;,</span>
<span class="line-modified"> 184             &quot;t0&quot;, &quot;t1&quot;, &quot;t2&quot;, &quot;t3&quot;,</span>
<span class="line-removed"> 185             &quot;t4&quot;, &quot;t5&quot;, &quot;t6&quot;, &quot;t7&quot;</span>
 186         };
 187         return nameForRegister[id];
 188     }
 189 
 190     static const char* sprName(SPRegisterID id)
 191     {
<span class="line-modified"> 192         switch (id) {</span>
<span class="line-modified"> 193         case MIPSRegisters::fir:</span>
<span class="line-modified"> 194             return &quot;fir&quot;;</span>
<span class="line-modified"> 195         case MIPSRegisters::fccr:</span>
<span class="line-modified"> 196             return &quot;fccr&quot;;</span>
<span class="line-modified"> 197         case MIPSRegisters::fexr:</span>
<span class="line-modified"> 198             return &quot;fexr&quot;;</span>
<span class="line-removed"> 199         case MIPSRegisters::fenr:</span>
<span class="line-removed"> 200             return &quot;fenr&quot;;</span>
<span class="line-removed"> 201         case MIPSRegisters::fcsr:</span>
<span class="line-removed"> 202             return &quot;fcsr&quot;;</span>
<span class="line-removed"> 203         case MIPSRegisters::pc:</span>
<span class="line-removed"> 204             return &quot;pc&quot;;</span>
<span class="line-removed"> 205         default:</span>
<span class="line-removed"> 206             RELEASE_ASSERT_NOT_REACHED();</span>
<span class="line-removed"> 207         }</span>
 208     }
 209 
 210     static const char* fprName(FPRegisterID id)
 211     {
 212         ASSERT(id &gt;= firstFPRegister() &amp;&amp; id &lt;= lastFPRegister());
 213         static const char* const nameForRegister[numberOfFPRegisters()] = {
<span class="line-modified"> 214             &quot;f0&quot;, &quot;f1&quot;, &quot;f2&quot;, &quot;f3&quot;,</span>
<span class="line-modified"> 215             &quot;f4&quot;, &quot;f5&quot;, &quot;f6&quot;, &quot;f7&quot;,</span>
<span class="line-modified"> 216             &quot;f8&quot;, &quot;f9&quot;, &quot;f10&quot;, &quot;f11&quot;,</span>
<span class="line-removed"> 217             &quot;f12&quot;, &quot;f13&quot;, &quot;f14&quot;, &quot;f15&quot;</span>
<span class="line-removed"> 218             &quot;f16&quot;, &quot;f17&quot;, &quot;f18&quot;, &quot;f19&quot;</span>
<span class="line-removed"> 219             &quot;f20&quot;, &quot;f21&quot;, &quot;f22&quot;, &quot;f23&quot;</span>
<span class="line-removed"> 220             &quot;f24&quot;, &quot;f25&quot;, &quot;f26&quot;, &quot;f27&quot;</span>
<span class="line-removed"> 221             &quot;f28&quot;, &quot;f29&quot;, &quot;f30&quot;, &quot;f31&quot;</span>
 222         };
 223         return nameForRegister[id];
 224     }
 225 
 226     MIPSAssembler()
 227         : m_indexOfLastWatchpoint(INT_MIN)
 228         , m_indexOfTailOfLastWatchpoint(INT_MIN)
 229     {
 230     }
 231 
 232     AssemblerBuffer&amp; buffer() { return m_buffer; }
 233 
 234     // MIPS instruction opcode field position
 235     enum {
 236         OP_SH_RD = 11,
 237         OP_SH_RT = 16,
 238         OP_SH_RS = 21,
 239         OP_SH_SHAMT = 6,
 240         OP_SH_CODE = 16,
 241         OP_SH_FD = 6,
</pre>
</td>
<td>
<hr />
<pre>
  15  *
  16  * THIS SOFTWARE IS PROVIDED BY MIPS TECHNOLOGIES, INC. ``AS IS&#39;&#39; AND ANY
  17  * EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  18  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
  19  * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MIPS TECHNOLOGIES, INC. OR
  20  * CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
  21  * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
  22  * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
  23  * PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
  24  * OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
  25  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  26  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  27  */
  28 
  29 #pragma once
  30 
  31 #if ENABLE(ASSEMBLER) &amp;&amp; CPU(MIPS)
  32 
  33 #include &quot;AssemblerBuffer.h&quot;
  34 #include &quot;JITCompilationEffort.h&quot;
<span class="line-added">  35 #include &quot;MIPSRegisters.h&quot;</span>
  36 #include &lt;limits.h&gt;
  37 #include &lt;wtf/Assertions.h&gt;
  38 #include &lt;wtf/SegmentedVector.h&gt;
  39 
  40 namespace JSC {
  41 
  42 typedef uint32_t MIPSWord;
  43 
<span class="line-modified">  44 namespace RegisterNames {</span>
  45 typedef enum : int8_t {
<span class="line-modified">  46 #define REGISTER_ID(id, name, r, cs) id,</span>
<span class="line-modified">  47     FOR_EACH_GP_REGISTER(REGISTER_ID)</span>
<span class="line-modified">  48 #undef REGISTER_ID</span>
<span class="line-modified">  49 #define REGISTER_ALIAS(id, alias) id = alias,</span>
<span class="line-modified">  50     FOR_EACH_REGISTER_ALIAS(REGISTER_ALIAS)</span>
<span class="line-modified">  51 #undef REGISTER_ALIAS</span>


























































  52     InvalidGPRReg = -1,
  53 } RegisterID;
  54 
  55 typedef enum : int8_t {
<span class="line-modified">  56 #define REGISTER_ID(id, name, idx) id = idx,</span>
<span class="line-modified">  57     FOR_EACH_SP_REGISTER(REGISTER_ID)</span>
<span class="line-modified">  58 #undef REGISTER_ID</span>



  59 } SPRegisterID;
  60 
  61 typedef enum : int8_t {
<span class="line-modified">  62 #define REGISTER_ID(id, name, r, cs) id,</span>
<span class="line-modified">  63     FOR_EACH_FP_REGISTER(REGISTER_ID)</span>
<span class="line-modified">  64 #undef REGISTER_ID</span>





























  65     InvalidFPRReg = -1,
  66 } FPRegisterID;
  67 
  68 } // namespace MIPSRegisters
  69 
  70 class MIPSAssembler {
  71 public:
  72     typedef MIPSRegisters::RegisterID RegisterID;
  73     typedef MIPSRegisters::SPRegisterID SPRegisterID;
  74     typedef MIPSRegisters::FPRegisterID FPRegisterID;
  75     typedef SegmentedVector&lt;AssemblerLabel, 64&gt; Jumps;
  76 
  77     static constexpr RegisterID firstRegister() { return MIPSRegisters::r0; }
  78     static constexpr RegisterID lastRegister() { return MIPSRegisters::r31; }
  79     static constexpr unsigned numberOfRegisters() { return lastRegister() - firstRegister() + 1; }
  80 
  81     static constexpr SPRegisterID firstSPRegister() { return MIPSRegisters::fir; }
  82     static constexpr SPRegisterID lastSPRegister() { return MIPSRegisters::pc; }
  83     static constexpr unsigned numberOfSPRegisters() { return lastSPRegister() - firstSPRegister() + 1; }
  84 
  85     static constexpr FPRegisterID firstFPRegister() { return MIPSRegisters::f0; }
  86     static constexpr FPRegisterID lastFPRegister() { return MIPSRegisters::f31; }
  87     static constexpr unsigned numberOfFPRegisters() { return lastFPRegister() - firstFPRegister() + 1; }
  88 
  89     static const char* gprName(RegisterID id)
  90     {
  91         ASSERT(id &gt;= firstRegister() &amp;&amp; id &lt;= lastRegister());
  92         static const char* const nameForRegister[numberOfRegisters()] = {
<span class="line-modified">  93 #define REGISTER_NAME(id, name, r, c) name,</span>
<span class="line-modified">  94         FOR_EACH_GP_REGISTER(REGISTER_NAME)</span>
<span class="line-modified">  95 #undef REGISTER_NAME</span>

  96         };
  97         return nameForRegister[id];
  98     }
  99 
 100     static const char* sprName(SPRegisterID id)
 101     {
<span class="line-modified"> 102         ASSERT(id &gt;= firstSPRegister() &amp;&amp; id &lt;= lastSPRegister());</span>
<span class="line-modified"> 103         static const char* const nameForRegister[numberOfSPRegisters()] = {</span>
<span class="line-modified"> 104 #define REGISTER_NAME(id, name, idx) name,</span>
<span class="line-modified"> 105         FOR_EACH_SP_REGISTER(REGISTER_NAME)</span>
<span class="line-modified"> 106 #undef REGISTER_NAME</span>
<span class="line-modified"> 107         };</span>
<span class="line-modified"> 108         return nameForRegister[id];</span>









 109     }
 110 
 111     static const char* fprName(FPRegisterID id)
 112     {
 113         ASSERT(id &gt;= firstFPRegister() &amp;&amp; id &lt;= lastFPRegister());
 114         static const char* const nameForRegister[numberOfFPRegisters()] = {
<span class="line-modified"> 115 #define REGISTER_NAME(id, name, r, cs) name,</span>
<span class="line-modified"> 116         FOR_EACH_FP_REGISTER(REGISTER_NAME)</span>
<span class="line-modified"> 117 #undef REGISTER_NAME</span>





 118         };
 119         return nameForRegister[id];
 120     }
 121 
 122     MIPSAssembler()
 123         : m_indexOfLastWatchpoint(INT_MIN)
 124         , m_indexOfTailOfLastWatchpoint(INT_MIN)
 125     {
 126     }
 127 
 128     AssemblerBuffer&amp; buffer() { return m_buffer; }
 129 
 130     // MIPS instruction opcode field position
 131     enum {
 132         OP_SH_RD = 11,
 133         OP_SH_RT = 16,
 134         OP_SH_RS = 21,
 135         OP_SH_SHAMT = 6,
 136         OP_SH_CODE = 16,
 137         OP_SH_FD = 6,
</pre>
</td>
</tr>
</table>
<center><a href="LinkBuffer.h.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../../../../../index.html" target="_top">index</a> <a href="MacroAssembler.cpp.sdiff.html" target="_top">next &gt;</a></center>  </body>
</html>