

================================================================
== Vivado HLS Report for 'init_invert_table_ap_fixed_sa_softmax_config0_s'
================================================================
* Date:           Wed Apr 20 21:30:49 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.157 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   458753|   458753| 2.294 ms | 2.294 ms |  458753|  458753|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |   458752|   458752|        14|          -|          -|  32768|    no    |
        +----------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|       40|     1377|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      0|      514|      790|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       74|     -|
|Register             |        -|      -|      236|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      790|     2241|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +-------------------------------------+---------------------------------+---------+-------+-----+-----+-----+
    |               Instance              |              Module             | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------------------+---------------------------------+---------+-------+-----+-----+-----+
    |myproject_fdiv_32ns_32ns_32_9_1_U66  |myproject_fdiv_32ns_32ns_32_9_1  |        0|      0|  414|  772|    0|
    |myproject_fpext_32ns_64_2_1_U67      |myproject_fpext_32ns_64_2_1      |        0|      0|  100|   18|    0|
    +-------------------------------------+---------------------------------+---------+-------+-----+-----+-----+
    |Total                                |                                 |        0|      0|  514|  790|    0|
    +-------------------------------------+---------------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+----+-----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF | LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+----+-----+------------+------------+
    |add_ln581_fu_543_p2       |     +    |      0|   0|   12|           5|          12|
    |add_ln949_fu_297_p2       |     +    |      0|   0|   16|           6|          16|
    |add_ln958_fu_347_p2       |     +    |      0|   0|   32|           6|          32|
    |add_ln964_fu_428_p2       |     +    |      0|   0|   16|           8|           8|
    |i_fu_147_p2               |     +    |      0|   0|   16|          16|           1|
    |lsb_index_fu_223_p2       |     +    |      0|   0|   32|           6|          32|
    |m_13_fu_387_p2            |     +    |      0|   0|   64|          64|          64|
    |F2_fu_508_p2              |     -    |      0|   0|   12|          11|          12|
    |man_V_5_fu_525_p2         |     -    |      0|   0|   54|           1|          54|
    |sub_ln581_fu_548_p2       |     -    |      0|   0|   12|           4|          12|
    |sub_ln944_fu_213_p2       |     -    |      0|   0|   32|           5|          32|
    |sub_ln947_fu_249_p2       |     -    |      0|   0|    6|           4|           5|
    |sub_ln958_fu_362_p2       |     -    |      0|   0|   32|           5|          32|
    |sub_ln964_fu_423_p2       |     -    |      0|   0|   16|           3|           8|
    |tmp_V_fu_173_p2           |     -    |      0|   0|   16|           1|          16|
    |a_fu_277_p2               |    and   |      0|   0|    2|           1|           1|
    |and_ln581_fu_661_p2       |    and   |      0|   0|    2|           1|           1|
    |and_ln582_fu_644_p2       |    and   |      0|   0|    2|           1|           1|
    |and_ln585_3_fu_679_p2     |    and   |      0|   0|    2|           1|           1|
    |and_ln585_fu_673_p2       |    and   |      0|   0|    2|           1|           1|
    |and_ln603_fu_697_p2       |    and   |      0|   0|    2|           1|           1|
    |and_ln949_fu_311_p2       |    and   |      0|   0|    2|           1|           1|
    |p_Result_s_fu_265_p2      |    and   |      0|   0|   16|          16|          16|
    |ashr_ln586_fu_600_p2      |   ashr   |      0|   0|  162|          54|          54|
    |l_fu_205_p3               |   cttz   |      0|  40|   36|          32|           0|
    |icmp_ln263_fu_141_p2      |   icmp   |      0|   0|   20|          16|          17|
    |icmp_ln571_fu_502_p2      |   icmp   |      0|   0|   29|          63|           1|
    |icmp_ln581_fu_538_p2      |   icmp   |      0|   0|   13|          12|           4|
    |icmp_ln582_fu_565_p2      |   icmp   |      0|   0|   13|          12|           4|
    |icmp_ln585_fu_574_p2      |   icmp   |      0|   0|   13|          12|           6|
    |icmp_ln603_fu_590_p2      |   icmp   |      0|   0|   11|           8|           1|
    |icmp_ln935_fu_159_p2      |   icmp   |      0|   0|   13|          16|           1|
    |icmp_ln947_3_fu_271_p2    |   icmp   |      0|   0|   13|          16|           1|
    |icmp_ln947_fu_239_p2      |   icmp   |      0|   0|   20|          31|           1|
    |icmp_ln958_fu_331_p2      |   icmp   |      0|   0|   20|          32|           1|
    |lshr_ln947_fu_259_p2      |   lshr   |      0|   0|   35|           2|          16|
    |lshr_ln958_fu_352_p2      |   lshr   |      0|   0|   92|          32|          32|
    |or_ln581_fu_685_p2        |    or    |      0|   0|    2|           1|           1|
    |or_ln582_fu_650_p2        |    or    |      0|   0|    2|           1|           1|
    |or_ln603_5_fu_725_p2      |    or    |      0|   0|    2|           1|           1|
    |or_ln603_6_fu_739_p2      |    or    |      0|   0|    2|           1|           1|
    |or_ln603_fu_711_p2        |    or    |      0|   0|    2|           1|           1|
    |or_ln949_fu_317_p2        |    or    |      0|   0|    2|           1|           1|
    |m_12_fu_377_p3            |  select  |      0|   0|   63|           1|          64|
    |man_V_6_fu_531_p3         |  select  |      0|   0|   54|           1|          54|
    |select_ln588_fu_621_p3    |  select  |      0|   0|    2|           1|           2|
    |select_ln603_7_fu_717_p3  |  select  |      0|   0|   16|           1|          16|
    |select_ln603_8_fu_731_p3  |  select  |      0|   0|   16|           1|          16|
    |select_ln603_fu_703_p3    |  select  |      0|   0|   16|           1|          16|
    |select_ln964_fu_415_p3    |  select  |      0|   0|    7|           1|           7|
    |sh_amt_fu_553_p3          |  select  |      0|   0|   12|           1|          12|
    |table_out_V_d0            |  select  |      0|   0|   16|           1|          16|
    |tmp_V_12_fu_179_p3        |  select  |      0|   0|   16|           1|          16|
    |x_fu_461_p3               |  select  |      0|   0|   32|           1|           1|
    |shl_ln604_fu_633_p2       |    shl   |      0|   0|   35|          16|          16|
    |shl_ln958_fu_371_p2       |    shl   |      0|   0|  182|          64|          64|
    |xor_ln571_fu_639_p2       |    xor   |      0|   0|    2|           1|           2|
    |xor_ln581_fu_691_p2       |    xor   |      0|   0|    2|           1|           2|
    |xor_ln582_fu_655_p2       |    xor   |      0|   0|    2|           1|           2|
    |xor_ln585_fu_667_p2       |    xor   |      0|   0|    2|           1|           2|
    |xor_ln949_fu_291_p2       |    xor   |      0|   0|    2|           1|           2|
    +--------------------------+----------+-------+----+-----+------------+------------+
    |Total                     |          |      0|  40| 1377|         608|         814|
    +--------------------------+----------+-------+----+-----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  65|         16|    1|         16|
    |i_assign_reg_121  |   9|          2|   16|         32|
    +------------------+----+-----------+-----+-----------+
    |Total             |  74|         18|   17|         48|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |F2_reg_831           |  12|   0|   12|          0|
    |ap_CS_fsm            |  15|   0|   15|          0|
    |i_assign_reg_121     |  16|   0|   16|          0|
    |i_reg_762            |  16|   0|   16|          0|
    |icmp_ln571_reg_825   |   1|   0|    1|          0|
    |icmp_ln935_reg_767   |   1|   0|    1|          0|
    |icmp_ln958_reg_794   |   1|   0|    1|          0|
    |or_ln_i_reg_789      |   1|   0|   32|         31|
    |p_Result_33_reg_772  |   1|   0|    1|          0|
    |p_Result_36_reg_815  |   1|   0|    1|          0|
    |sub_ln944_reg_783    |  32|   0|   32|          0|
    |tmp_V_12_reg_777     |  15|   0|   16|          1|
    |trunc_ln565_reg_820  |  52|   0|   52|          0|
    |trunc_ln943_reg_799  |   8|   0|    8|          0|
    |v_assign_reg_809     |  32|   0|   32|          0|
    |x_reg_804            |  32|   0|   32|          0|
    +---------------------+----+----+-----+-----------+
    |Total                | 236|   0|  268|         32|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+------------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                  Source Object                 |    C Type    |
+----------------------+-----+-----+------------+------------------------------------------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs | init_invert_table<ap_fixed,sa_softmax_config0> | return value |
|ap_rst                |  in |    1| ap_ctrl_hs | init_invert_table<ap_fixed,sa_softmax_config0> | return value |
|ap_start              |  in |    1| ap_ctrl_hs | init_invert_table<ap_fixed,sa_softmax_config0> | return value |
|ap_done               | out |    1| ap_ctrl_hs | init_invert_table<ap_fixed,sa_softmax_config0> | return value |
|ap_idle               | out |    1| ap_ctrl_hs | init_invert_table<ap_fixed,sa_softmax_config0> | return value |
|ap_ready              | out |    1| ap_ctrl_hs | init_invert_table<ap_fixed,sa_softmax_config0> | return value |
|table_out_V_address0  | out |   15|  ap_memory |                   table_out_V                  |     array    |
|table_out_V_ce0       | out |    1|  ap_memory |                   table_out_V                  |     array    |
|table_out_V_we0       | out |    1|  ap_memory |                   table_out_V                  |     array    |
|table_out_V_d0        | out |   16|  ap_memory |                   table_out_V                  |     array    |
+----------------------+-----+-----+------------+------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 16 [1/1] (0.60ns)   --->   "br label %1" [firmware/nnet_utils/nnet_activation.h:263]   --->   Operation 16 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 3.99>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%i_assign = phi i16 [ 0, %0 ], [ %i, %_ifconv ]"   --->   Operation 17 'phi' 'i_assign' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.67ns)   --->   "%icmp_ln263 = icmp eq i16 %i_assign, -32768" [firmware/nnet_utils/nnet_activation.h:263]   --->   Operation 18 'icmp' 'icmp_ln263' <Predicate = true> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32768, i64 32768, i64 32768)"   --->   Operation 19 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.60ns)   --->   "%i = add i16 %i_assign, 1" [firmware/nnet_utils/nnet_activation.h:263]   --->   Operation 20 'add' 'i' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %icmp_ln263, label %2, label %_ifconv" [firmware/nnet_utils/nnet_activation.h:263]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_V_11 = shl i16 %i_assign, 1" [firmware/nnet_utils/nnet_activation.h:216->firmware/nnet_utils/nnet_activation.h:264]   --->   Operation 22 'shl' 'tmp_V_11' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.67ns)   --->   "%icmp_ln935 = icmp eq i16 %tmp_V_11, 0" [firmware/nnet_utils/nnet_activation.h:219->firmware/nnet_utils/nnet_activation.h:264]   --->   Operation 23 'icmp' 'icmp_ln935' <Predicate = (!icmp_ln263)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%p_Result_33 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %i_assign, i32 14)" [firmware/nnet_utils/nnet_activation.h:219->firmware/nnet_utils/nnet_activation.h:264]   --->   Operation 24 'bitselect' 'p_Result_33' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.60ns)   --->   "%tmp_V = sub i16 0, %tmp_V_11" [firmware/nnet_utils/nnet_activation.h:219->firmware/nnet_utils/nnet_activation.h:264]   --->   Operation 25 'sub' 'tmp_V' <Predicate = (!icmp_ln263)> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.24ns)   --->   "%tmp_V_12 = select i1 %p_Result_33, i16 %tmp_V, i16 %tmp_V_11" [firmware/nnet_utils/nnet_activation.h:219->firmware/nnet_utils/nnet_activation.h:264]   --->   Operation 26 'select' 'tmp_V_12' <Predicate = (!icmp_ln263)> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%p_Result_8 = call i16 @llvm.part.select.i16(i16 %tmp_V_12, i32 15, i32 0) nounwind" [firmware/nnet_utils/nnet_activation.h:219->firmware/nnet_utils/nnet_activation.h:264]   --->   Operation 27 'partselect' 'p_Result_8' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%p_Result_34 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 -1, i16 %p_Result_8) nounwind" [firmware/nnet_utils/nnet_activation.h:219->firmware/nnet_utils/nnet_activation.h:264]   --->   Operation 28 'bitconcatenate' 'p_Result_34' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.84ns)   --->   "%l = call i32 @llvm.cttz.i32(i32 %p_Result_34, i1 true) nounwind" [firmware/nnet_utils/nnet_activation.h:219->firmware/nnet_utils/nnet_activation.h:264]   --->   Operation 29 'cttz' 'l' <Predicate = (!icmp_ln263)> <Delay = 0.84> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.66ns)   --->   "%sub_ln944 = sub nsw i32 16, %l" [firmware/nnet_utils/nnet_activation.h:219->firmware/nnet_utils/nnet_activation.h:264]   --->   Operation 30 'sub' 'sub_ln944' <Predicate = (!icmp_ln263)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln944 = trunc i32 %sub_ln944 to i16" [firmware/nnet_utils/nnet_activation.h:219->firmware/nnet_utils/nnet_activation.h:264]   --->   Operation 31 'trunc' 'trunc_ln944' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.66ns)   --->   "%lsb_index = add nsw i32 -24, %sub_ln944" [firmware/nnet_utils/nnet_activation.h:219->firmware/nnet_utils/nnet_activation.h:264]   --->   Operation 32 'add' 'lsb_index' <Predicate = (!icmp_ln263)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_17 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index, i32 1, i32 31)" [firmware/nnet_utils/nnet_activation.h:219->firmware/nnet_utils/nnet_activation.h:264]   --->   Operation 33 'partselect' 'tmp_17' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.84ns)   --->   "%icmp_ln947 = icmp sgt i31 %tmp_17, 0" [firmware/nnet_utils/nnet_activation.h:219->firmware/nnet_utils/nnet_activation.h:264]   --->   Operation 34 'icmp' 'icmp_ln947' <Predicate = (!icmp_ln263)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln947 = trunc i32 %sub_ln944 to i5" [firmware/nnet_utils/nnet_activation.h:219->firmware/nnet_utils/nnet_activation.h:264]   --->   Operation 35 'trunc' 'trunc_ln947' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.34ns)   --->   "%sub_ln947 = sub i5 9, %trunc_ln947" [firmware/nnet_utils/nnet_activation.h:219->firmware/nnet_utils/nnet_activation.h:264]   --->   Operation 36 'sub' 'sub_ln947' <Predicate = (!icmp_ln263)> <Delay = 0.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_3)   --->   "%zext_ln947 = zext i5 %sub_ln947 to i16" [firmware/nnet_utils/nnet_activation.h:219->firmware/nnet_utils/nnet_activation.h:264]   --->   Operation 37 'zext' 'zext_ln947' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_3)   --->   "%lshr_ln947 = lshr i16 -1, %zext_ln947" [firmware/nnet_utils/nnet_activation.h:219->firmware/nnet_utils/nnet_activation.h:264]   --->   Operation 38 'lshr' 'lshr_ln947' <Predicate = (!icmp_ln263)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_3)   --->   "%p_Result_s = and i16 %tmp_V_12, %lshr_ln947" [firmware/nnet_utils/nnet_activation.h:219->firmware/nnet_utils/nnet_activation.h:264]   --->   Operation 39 'and' 'p_Result_s' <Predicate = (!icmp_ln263)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.67ns) (out node of the LUT)   --->   "%icmp_ln947_3 = icmp ne i16 %p_Result_s, 0" [firmware/nnet_utils/nnet_activation.h:219->firmware/nnet_utils/nnet_activation.h:264]   --->   Operation 40 'icmp' 'icmp_ln947_3' <Predicate = (!icmp_ln263)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node or_ln_i)   --->   "%a = and i1 %icmp_ln947, %icmp_ln947_3" [firmware/nnet_utils/nnet_activation.h:219->firmware/nnet_utils/nnet_activation.h:264]   --->   Operation 41 'and' 'a' <Predicate = (!icmp_ln263)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node or_ln_i)   --->   "%tmp_18 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index, i32 31)" [firmware/nnet_utils/nnet_activation.h:219->firmware/nnet_utils/nnet_activation.h:264]   --->   Operation 42 'bitselect' 'tmp_18' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node or_ln_i)   --->   "%xor_ln949 = xor i1 %tmp_18, true" [firmware/nnet_utils/nnet_activation.h:219->firmware/nnet_utils/nnet_activation.h:264]   --->   Operation 43 'xor' 'xor_ln949' <Predicate = (!icmp_ln263)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.60ns)   --->   "%add_ln949 = add i16 -24, %trunc_ln944" [firmware/nnet_utils/nnet_activation.h:219->firmware/nnet_utils/nnet_activation.h:264]   --->   Operation 44 'add' 'add_ln949' <Predicate = (!icmp_ln263)> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node or_ln_i)   --->   "%p_Result_29 = call i1 @_ssdm_op_BitSelect.i1.i16.i16(i16 %tmp_V_12, i16 %add_ln949) nounwind" [firmware/nnet_utils/nnet_activation.h:219->firmware/nnet_utils/nnet_activation.h:264]   --->   Operation 45 'bitselect' 'p_Result_29' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node or_ln_i)   --->   "%and_ln949 = and i1 %p_Result_29, %xor_ln949" [firmware/nnet_utils/nnet_activation.h:219->firmware/nnet_utils/nnet_activation.h:264]   --->   Operation 46 'and' 'and_ln949' <Predicate = (!icmp_ln263)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node or_ln_i)   --->   "%or_ln949 = or i1 %and_ln949, %a" [firmware/nnet_utils/nnet_activation.h:219->firmware/nnet_utils/nnet_activation.h:264]   --->   Operation 47 'or' 'or_ln949' <Predicate = (!icmp_ln263)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln_i = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949) nounwind" [firmware/nnet_utils/nnet_activation.h:219->firmware/nnet_utils/nnet_activation.h:264]   --->   Operation 48 'bitconcatenate' 'or_ln_i' <Predicate = (!icmp_ln263)> <Delay = 0.12>
ST_2 : Operation 49 [1/1] (0.85ns)   --->   "%icmp_ln958 = icmp sgt i32 %lsb_index, 0" [firmware/nnet_utils/nnet_activation.h:219->firmware/nnet_utils/nnet_activation.h:264]   --->   Operation 49 'icmp' 'icmp_ln958' <Predicate = (!icmp_ln263)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln943 = trunc i32 %l to i8" [firmware/nnet_utils/nnet_activation.h:219->firmware/nnet_utils/nnet_activation.h:264]   --->   Operation 50 'trunc' 'trunc_ln943' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_activation.h:270]   --->   Operation 51 'ret' <Predicate = (icmp_ln263)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.09>
ST_3 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node m_13)   --->   "%m = zext i16 %tmp_V_12 to i64" [firmware/nnet_utils/nnet_activation.h:219->firmware/nnet_utils/nnet_activation.h:264]   --->   Operation 52 'zext' 'm' <Predicate = (!icmp_ln958 & !icmp_ln935)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node m_13)   --->   "%zext_ln957_3 = zext i16 %tmp_V_12 to i32" [firmware/nnet_utils/nnet_activation.h:219->firmware/nnet_utils/nnet_activation.h:264]   --->   Operation 53 'zext' 'zext_ln957_3' <Predicate = (icmp_ln958 & !icmp_ln935)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.66ns)   --->   "%add_ln958 = add nsw i32 -25, %sub_ln944" [firmware/nnet_utils/nnet_activation.h:219->firmware/nnet_utils/nnet_activation.h:264]   --->   Operation 54 'add' 'add_ln958' <Predicate = (icmp_ln958 & !icmp_ln935)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node m_13)   --->   "%lshr_ln958 = lshr i32 %zext_ln957_3, %add_ln958" [firmware/nnet_utils/nnet_activation.h:219->firmware/nnet_utils/nnet_activation.h:264]   --->   Operation 55 'lshr' 'lshr_ln958' <Predicate = (icmp_ln958 & !icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node m_13)   --->   "%zext_ln958 = zext i32 %lshr_ln958 to i64" [firmware/nnet_utils/nnet_activation.h:219->firmware/nnet_utils/nnet_activation.h:264]   --->   Operation 56 'zext' 'zext_ln958' <Predicate = (icmp_ln958 & !icmp_ln935)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.66ns)   --->   "%sub_ln958 = sub i32 25, %sub_ln944" [firmware/nnet_utils/nnet_activation.h:219->firmware/nnet_utils/nnet_activation.h:264]   --->   Operation 57 'sub' 'sub_ln958' <Predicate = (!icmp_ln958 & !icmp_ln935)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node m_13)   --->   "%zext_ln958_3 = zext i32 %sub_ln958 to i64" [firmware/nnet_utils/nnet_activation.h:219->firmware/nnet_utils/nnet_activation.h:264]   --->   Operation 58 'zext' 'zext_ln958_3' <Predicate = (!icmp_ln958 & !icmp_ln935)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node m_13)   --->   "%shl_ln958 = shl i64 %m, %zext_ln958_3" [firmware/nnet_utils/nnet_activation.h:219->firmware/nnet_utils/nnet_activation.h:264]   --->   Operation 59 'shl' 'shl_ln958' <Predicate = (!icmp_ln958 & !icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node m_13)   --->   "%m_12 = select i1 %icmp_ln958, i64 %zext_ln958, i64 %shl_ln958" [firmware/nnet_utils/nnet_activation.h:219->firmware/nnet_utils/nnet_activation.h:264]   --->   Operation 60 'select' 'm_12' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node m_13)   --->   "%zext_ln961 = zext i32 %or_ln_i to i64" [firmware/nnet_utils/nnet_activation.h:219->firmware/nnet_utils/nnet_activation.h:264]   --->   Operation 61 'zext' 'zext_ln961' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (1.05ns) (out node of the LUT)   --->   "%m_13 = add i64 %zext_ln961, %m_12" [firmware/nnet_utils/nnet_activation.h:219->firmware/nnet_utils/nnet_activation.h:264]   --->   Operation 62 'add' 'm_13' <Predicate = (!icmp_ln935)> <Delay = 1.05> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%m_s = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %m_13, i32 1, i32 63)" [firmware/nnet_utils/nnet_activation.h:219->firmware/nnet_utils/nnet_activation.h:264]   --->   Operation 63 'partselect' 'm_s' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%m_16 = zext i63 %m_s to i64" [firmware/nnet_utils/nnet_activation.h:219->firmware/nnet_utils/nnet_activation.h:264]   --->   Operation 64 'zext' 'm_16' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_19 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %m_13, i32 25)" [firmware/nnet_utils/nnet_activation.h:219->firmware/nnet_utils/nnet_activation.h:264]   --->   Operation 65 'bitselect' 'tmp_19' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.30ns)   --->   "%select_ln964 = select i1 %tmp_19, i8 127, i8 126" [firmware/nnet_utils/nnet_activation.h:219->firmware/nnet_utils/nnet_activation.h:264]   --->   Operation 66 'select' 'select_ln964' <Predicate = (!icmp_ln935)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964 = sub i8 6, %trunc_ln943" [firmware/nnet_utils/nnet_activation.h:219->firmware/nnet_utils/nnet_activation.h:264]   --->   Operation 67 'sub' 'sub_ln964' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 68 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln964 = add i8 %sub_ln964, %select_ln964" [firmware/nnet_utils/nnet_activation.h:219->firmware/nnet_utils/nnet_activation.h:264]   --->   Operation 68 'add' 'add_ln964' <Predicate = (!icmp_ln935)> <Delay = 0.83> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_2_i = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %p_Result_33, i8 %add_ln964) nounwind" [firmware/nnet_utils/nnet_activation.h:219->firmware/nnet_utils/nnet_activation.h:264]   --->   Operation 69 'bitconcatenate' 'tmp_2_i' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%p_Result_35 = call i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32(i64 %m_16, i9 %tmp_2_i, i32 23, i32 31) nounwind" [firmware/nnet_utils/nnet_activation.h:219->firmware/nnet_utils/nnet_activation.h:264]   --->   Operation 70 'partset' 'p_Result_35' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln738 = trunc i64 %p_Result_35 to i32" [firmware/nnet_utils/nnet_activation.h:219->firmware/nnet_utils/nnet_activation.h:264]   --->   Operation 71 'trunc' 'trunc_ln738' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%bitcast_ln739 = bitcast i32 %trunc_ln738 to float" [firmware/nnet_utils/nnet_activation.h:219->firmware/nnet_utils/nnet_activation.h:264]   --->   Operation 72 'bitcast' 'bitcast_ln739' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.22ns)   --->   "%x = select i1 %icmp_ln935, float 0.000000e+00, float %bitcast_ln739" [firmware/nnet_utils/nnet_activation.h:219->firmware/nnet_utils/nnet_activation.h:264]   --->   Operation 73 'select' 'x' <Predicate = true> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.74>
ST_4 : Operation 74 [9/9] (3.74ns)   --->   "%v_assign = fdiv float 1.000000e+00, %x" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 74 'fdiv' 'v_assign' <Predicate = true> <Delay = 3.74> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 8> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.74>
ST_5 : Operation 75 [8/9] (3.74ns)   --->   "%v_assign = fdiv float 1.000000e+00, %x" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 75 'fdiv' 'v_assign' <Predicate = true> <Delay = 3.74> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 8> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.74>
ST_6 : Operation 76 [7/9] (3.74ns)   --->   "%v_assign = fdiv float 1.000000e+00, %x" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 76 'fdiv' 'v_assign' <Predicate = true> <Delay = 3.74> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 8> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.74>
ST_7 : Operation 77 [6/9] (3.74ns)   --->   "%v_assign = fdiv float 1.000000e+00, %x" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 77 'fdiv' 'v_assign' <Predicate = true> <Delay = 3.74> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 8> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.74>
ST_8 : Operation 78 [5/9] (3.74ns)   --->   "%v_assign = fdiv float 1.000000e+00, %x" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 78 'fdiv' 'v_assign' <Predicate = true> <Delay = 3.74> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 8> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.74>
ST_9 : Operation 79 [4/9] (3.74ns)   --->   "%v_assign = fdiv float 1.000000e+00, %x" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 79 'fdiv' 'v_assign' <Predicate = true> <Delay = 3.74> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 8> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.74>
ST_10 : Operation 80 [3/9] (3.74ns)   --->   "%v_assign = fdiv float 1.000000e+00, %x" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 80 'fdiv' 'v_assign' <Predicate = true> <Delay = 3.74> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 8> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.74>
ST_11 : Operation 81 [2/9] (3.74ns)   --->   "%v_assign = fdiv float 1.000000e+00, %x" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 81 'fdiv' 'v_assign' <Predicate = true> <Delay = 3.74> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 8> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.74>
ST_12 : Operation 82 [1/9] (3.74ns)   --->   "%v_assign = fdiv float 1.000000e+00, %x" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 82 'fdiv' 'v_assign' <Predicate = true> <Delay = 3.74> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 8> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.54>
ST_13 : Operation 83 [2/2] (1.54ns)   --->   "%d_assign = fpext float %v_assign to double" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 83 'fpext' 'd_assign' <Predicate = true> <Delay = 1.54> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.59>
ST_14 : Operation 84 [1/2] (1.54ns)   --->   "%d_assign = fpext float %v_assign to double" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 84 'fpext' 'd_assign' <Predicate = true> <Delay = 1.54> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 85 [1/1] (0.00ns)   --->   "%ireg_V = bitcast double %d_assign to i64" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 85 'bitcast' 'ireg_V' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln556 = trunc i64 %ireg_V to i63" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 86 'trunc' 'trunc_ln556' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 87 [1/1] (0.00ns)   --->   "%p_Result_36 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 87 'bitselect' 'p_Result_36' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 88 [1/1] (0.00ns)   --->   "%exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 88 'partselect' 'exp_tmp_V' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln461 = zext i11 %exp_tmp_V to i12" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 89 'zext' 'zext_ln461' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln565 = trunc i64 %ireg_V to i52" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 90 'trunc' 'trunc_ln565' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 91 [1/1] (1.05ns)   --->   "%icmp_ln571 = icmp eq i63 %trunc_ln556, 0" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 91 'icmp' 'icmp_ln571' <Predicate = true> <Delay = 1.05> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 92 [1/1] (0.52ns)   --->   "%F2 = sub i12 1075, %zext_ln461" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 92 'sub' 'F2' <Predicate = true> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.15>
ST_15 : Operation 93 [1/1] (0.00ns)   --->   "%tmp = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565)" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 93 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 94 [1/1] (0.00ns)   --->   "%p_Result_37 = zext i53 %tmp to i54" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 94 'zext' 'p_Result_37' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 95 [1/1] (0.74ns)   --->   "%man_V_5 = sub i54 0, %p_Result_37" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 95 'sub' 'man_V_5' <Predicate = (p_Result_36)> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 96 [1/1] (0.26ns)   --->   "%man_V_6 = select i1 %p_Result_36, i54 %man_V_5, i54 %p_Result_37" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 96 'select' 'man_V_6' <Predicate = true> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 97 [1/1] (0.62ns)   --->   "%icmp_ln581 = icmp sgt i12 %F2, 10" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 97 'icmp' 'icmp_ln581' <Predicate = true> <Delay = 0.62> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 98 [1/1] (0.52ns)   --->   "%add_ln581 = add i12 -10, %F2" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 98 'add' 'add_ln581' <Predicate = true> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 99 [1/1] (0.52ns)   --->   "%sub_ln581 = sub i12 10, %F2" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 99 'sub' 'sub_ln581' <Predicate = true> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 100 [1/1] (0.29ns)   --->   "%sh_amt = select i1 %icmp_ln581, i12 %add_ln581, i12 %sub_ln581" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 100 'select' 'sh_amt' <Predicate = true> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln581 = sext i12 %sh_amt to i32" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 101 'sext' 'sext_ln581' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 102 [1/1] (0.62ns)   --->   "%icmp_ln582 = icmp eq i12 %F2, 10" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 102 'icmp' 'icmp_ln582' <Predicate = true> <Delay = 0.62> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln583 = trunc i54 %man_V_6 to i16" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 103 'trunc' 'trunc_ln583' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 104 [1/1] (0.62ns)   --->   "%icmp_ln585 = icmp ult i12 %sh_amt, 54" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 104 'icmp' 'icmp_ln585' <Predicate = true> <Delay = 0.62> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_21 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %sh_amt, i32 4, i32 11)" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 105 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 106 [1/1] (0.58ns)   --->   "%icmp_ln603 = icmp eq i8 %tmp_21, 0" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 106 'icmp' 'icmp_ln603' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%zext_ln586 = zext i32 %sext_ln581 to i54" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 107 'zext' 'zext_ln586' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%ashr_ln586 = ashr i54 %man_V_6, %zext_ln586" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 108 'ashr' 'ashr_ln586' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%trunc_ln586 = trunc i54 %ashr_ln586 to i16" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 109 'trunc' 'trunc_ln586' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_7)   --->   "%bitcast_ln696 = bitcast float %v_assign to i32" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 110 'bitcast' 'bitcast_ln696' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_7)   --->   "%tmp_22 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696, i32 31)" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 111 'bitselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_7)   --->   "%select_ln588 = select i1 %tmp_22, i16 -1, i16 0" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 112 'select' 'select_ln588' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%sext_ln581cast = trunc i32 %sext_ln581 to i16" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 113 'trunc' 'sext_ln581cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%shl_ln604 = shl i16 %trunc_ln583, %sext_ln581cast" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 114 'shl' 'shl_ln604' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_6)   --->   "%xor_ln571 = xor i1 %icmp_ln571, true" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 115 'xor' 'xor_ln571' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_6)   --->   "%and_ln582 = and i1 %icmp_ln582, %xor_ln571" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 116 'and' 'and_ln582' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 117 [1/1] (0.12ns)   --->   "%or_ln582 = or i1 %icmp_ln571, %icmp_ln582" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 117 'or' 'or_ln582' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node and_ln581)   --->   "%xor_ln582 = xor i1 %or_ln582, true" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 118 'xor' 'xor_ln582' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 119 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln581 = and i1 %icmp_ln581, %xor_ln582" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 119 'and' 'and_ln581' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node and_ln585)   --->   "%xor_ln585 = xor i1 %icmp_ln585, true" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 120 'xor' 'xor_ln585' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 121 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln585 = and i1 %and_ln581, %xor_ln585" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 121 'and' 'and_ln585' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node or_ln603)   --->   "%and_ln585_3 = and i1 %and_ln581, %icmp_ln585" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 122 'and' 'and_ln585_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node and_ln603)   --->   "%or_ln581 = or i1 %or_ln582, %icmp_ln581" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 123 'or' 'or_ln581' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node and_ln603)   --->   "%xor_ln581 = xor i1 %or_ln581, true" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 124 'xor' 'xor_ln581' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 125 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln603 = and i1 %icmp_ln603, %xor_ln581" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 125 'and' 'and_ln603' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 126 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln603 = select i1 %and_ln603, i16 %shl_ln604, i16 %trunc_ln586" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 126 'select' 'select_ln603' <Predicate = true> <Delay = 1.12> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 127 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln603 = or i1 %and_ln603, %and_ln585_3" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 127 'or' 'or_ln603' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 128 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln603_7 = select i1 %and_ln585, i16 %select_ln588, i16 %trunc_ln583" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 128 'select' 'select_ln603_7' <Predicate = true> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_6)   --->   "%or_ln603_5 = or i1 %and_ln585, %and_ln582" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 129 'or' 'or_ln603_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node inv_x_V)   --->   "%select_ln603_8 = select i1 %or_ln603, i16 %select_ln603, i16 %select_ln603_7" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 130 'select' 'select_ln603_8' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 131 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln603_6 = or i1 %or_ln603, %or_ln603_5" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 131 'or' 'or_ln603_6' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 132 [1/1] (0.24ns) (out node of the LUT)   --->   "%inv_x_V = select i1 %or_ln603_6, i16 %select_ln603_8, i16 0" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 132 'select' 'inv_x_V' <Predicate = true> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln266 = zext i16 %i_assign to i64" [firmware/nnet_utils/nnet_activation.h:266]   --->   Operation 133 'zext' 'zext_ln266' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 134 [1/1] (0.00ns)   --->   "%table_out_V_addr = getelementptr [32768 x i16]* %table_out_V, i64 0, i64 %zext_ln266" [firmware/nnet_utils/nnet_activation.h:266]   --->   Operation 134 'getelementptr' 'table_out_V_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 135 [1/1] (1.15ns)   --->   "store i16 %inv_x_V, i16* %table_out_V_addr, align 2" [firmware/nnet_utils/nnet_activation.h:266]   --->   Operation 135 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>
ST_15 : Operation 136 [1/1] (0.00ns)   --->   "br label %1" [firmware/nnet_utils/nnet_activation.h:263]   --->   Operation 136 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ table_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln263         (br               ) [ 0111111111111111]
i_assign         (phi              ) [ 0011111111111111]
icmp_ln263       (icmp             ) [ 0011111111111111]
empty            (speclooptripcount) [ 0000000000000000]
i                (add              ) [ 0111111111111111]
br_ln263         (br               ) [ 0000000000000000]
tmp_V_11         (shl              ) [ 0000000000000000]
icmp_ln935       (icmp             ) [ 0001000000000000]
p_Result_33      (bitselect        ) [ 0001000000000000]
tmp_V            (sub              ) [ 0000000000000000]
tmp_V_12         (select           ) [ 0001000000000000]
p_Result_8       (partselect       ) [ 0000000000000000]
p_Result_34      (bitconcatenate   ) [ 0000000000000000]
l                (cttz             ) [ 0000000000000000]
sub_ln944        (sub              ) [ 0001000000000000]
trunc_ln944      (trunc            ) [ 0000000000000000]
lsb_index        (add              ) [ 0000000000000000]
tmp_17           (partselect       ) [ 0000000000000000]
icmp_ln947       (icmp             ) [ 0000000000000000]
trunc_ln947      (trunc            ) [ 0000000000000000]
sub_ln947        (sub              ) [ 0000000000000000]
zext_ln947       (zext             ) [ 0000000000000000]
lshr_ln947       (lshr             ) [ 0000000000000000]
p_Result_s       (and              ) [ 0000000000000000]
icmp_ln947_3     (icmp             ) [ 0000000000000000]
a                (and              ) [ 0000000000000000]
tmp_18           (bitselect        ) [ 0000000000000000]
xor_ln949        (xor              ) [ 0000000000000000]
add_ln949        (add              ) [ 0000000000000000]
p_Result_29      (bitselect        ) [ 0000000000000000]
and_ln949        (and              ) [ 0000000000000000]
or_ln949         (or               ) [ 0000000000000000]
or_ln_i          (bitconcatenate   ) [ 0001000000000000]
icmp_ln958       (icmp             ) [ 0001000000000000]
trunc_ln943      (trunc            ) [ 0001000000000000]
ret_ln270        (ret              ) [ 0000000000000000]
m                (zext             ) [ 0000000000000000]
zext_ln957_3     (zext             ) [ 0000000000000000]
add_ln958        (add              ) [ 0000000000000000]
lshr_ln958       (lshr             ) [ 0000000000000000]
zext_ln958       (zext             ) [ 0000000000000000]
sub_ln958        (sub              ) [ 0000000000000000]
zext_ln958_3     (zext             ) [ 0000000000000000]
shl_ln958        (shl              ) [ 0000000000000000]
m_12             (select           ) [ 0000000000000000]
zext_ln961       (zext             ) [ 0000000000000000]
m_13             (add              ) [ 0000000000000000]
m_s              (partselect       ) [ 0000000000000000]
m_16             (zext             ) [ 0000000000000000]
tmp_19           (bitselect        ) [ 0000000000000000]
select_ln964     (select           ) [ 0000000000000000]
sub_ln964        (sub              ) [ 0000000000000000]
add_ln964        (add              ) [ 0000000000000000]
tmp_2_i          (bitconcatenate   ) [ 0000000000000000]
p_Result_35      (partset          ) [ 0000000000000000]
trunc_ln738      (trunc            ) [ 0000000000000000]
bitcast_ln739    (bitcast          ) [ 0000000000000000]
x                (select           ) [ 0000111111111000]
v_assign         (fdiv             ) [ 0000000000000111]
d_assign         (fpext            ) [ 0000000000000000]
ireg_V           (bitcast          ) [ 0000000000000000]
trunc_ln556      (trunc            ) [ 0000000000000000]
p_Result_36      (bitselect        ) [ 0000000000000001]
exp_tmp_V        (partselect       ) [ 0000000000000000]
zext_ln461       (zext             ) [ 0000000000000000]
trunc_ln565      (trunc            ) [ 0000000000000001]
icmp_ln571       (icmp             ) [ 0000000000000001]
F2               (sub              ) [ 0000000000000001]
tmp              (bitconcatenate   ) [ 0000000000000000]
p_Result_37      (zext             ) [ 0000000000000000]
man_V_5          (sub              ) [ 0000000000000000]
man_V_6          (select           ) [ 0000000000000000]
icmp_ln581       (icmp             ) [ 0000000000000000]
add_ln581        (add              ) [ 0000000000000000]
sub_ln581        (sub              ) [ 0000000000000000]
sh_amt           (select           ) [ 0000000000000000]
sext_ln581       (sext             ) [ 0000000000000000]
icmp_ln582       (icmp             ) [ 0000000000000000]
trunc_ln583      (trunc            ) [ 0000000000000000]
icmp_ln585       (icmp             ) [ 0000000000000000]
tmp_21           (partselect       ) [ 0000000000000000]
icmp_ln603       (icmp             ) [ 0000000000000000]
zext_ln586       (zext             ) [ 0000000000000000]
ashr_ln586       (ashr             ) [ 0000000000000000]
trunc_ln586      (trunc            ) [ 0000000000000000]
bitcast_ln696    (bitcast          ) [ 0000000000000000]
tmp_22           (bitselect        ) [ 0000000000000000]
select_ln588     (select           ) [ 0000000000000000]
sext_ln581cast   (trunc            ) [ 0000000000000000]
shl_ln604        (shl              ) [ 0000000000000000]
xor_ln571        (xor              ) [ 0000000000000000]
and_ln582        (and              ) [ 0000000000000000]
or_ln582         (or               ) [ 0000000000000000]
xor_ln582        (xor              ) [ 0000000000000000]
and_ln581        (and              ) [ 0000000000000000]
xor_ln585        (xor              ) [ 0000000000000000]
and_ln585        (and              ) [ 0000000000000000]
and_ln585_3      (and              ) [ 0000000000000000]
or_ln581         (or               ) [ 0000000000000000]
xor_ln581        (xor              ) [ 0000000000000000]
and_ln603        (and              ) [ 0000000000000000]
select_ln603     (select           ) [ 0000000000000000]
or_ln603         (or               ) [ 0000000000000000]
select_ln603_7   (select           ) [ 0000000000000000]
or_ln603_5       (or               ) [ 0000000000000000]
select_ln603_8   (select           ) [ 0000000000000000]
or_ln603_6       (or               ) [ 0000000000000000]
inv_x_V          (select           ) [ 0000000000000000]
zext_ln266       (zext             ) [ 0000000000000000]
table_out_V_addr (getelementptr    ) [ 0000000000000000]
store_ln266      (store            ) [ 0000000000000000]
br_ln263         (br               ) [ 0111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="table_out_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_out_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i16"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i1.i8"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i64.i64.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i1.i52"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1004" name="table_out_V_addr_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="16" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="16" slack="0"/>
<pin id="112" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="table_out_V_addr/15 "/>
</bind>
</comp>

<comp id="115" class="1004" name="store_ln266_access_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="15" slack="0"/>
<pin id="117" dir="0" index="1" bw="16" slack="0"/>
<pin id="118" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln266/15 "/>
</bind>
</comp>

<comp id="121" class="1005" name="i_assign_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="16" slack="1"/>
<pin id="123" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="i_assign (phireg) "/>
</bind>
</comp>

<comp id="125" class="1004" name="i_assign_phi_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="1"/>
<pin id="127" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="128" dir="0" index="2" bw="16" slack="0"/>
<pin id="129" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_assign/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="grp_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="0"/>
<pin id="135" dir="0" index="1" bw="32" slack="1"/>
<pin id="136" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="v_assign/4 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="1"/>
<pin id="140" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="d_assign/13 "/>
</bind>
</comp>

<comp id="141" class="1004" name="icmp_ln263_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="16" slack="0"/>
<pin id="143" dir="0" index="1" bw="16" slack="0"/>
<pin id="144" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln263/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="i_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="16" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="tmp_V_11_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="16" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_V_11/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="icmp_ln935_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="16" slack="0"/>
<pin id="161" dir="0" index="1" bw="16" slack="0"/>
<pin id="162" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln935/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="p_Result_33_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="0"/>
<pin id="167" dir="0" index="1" bw="16" slack="0"/>
<pin id="168" dir="0" index="2" bw="5" slack="0"/>
<pin id="169" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_33/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="tmp_V_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="0"/>
<pin id="175" dir="0" index="1" bw="16" slack="0"/>
<pin id="176" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_V/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="tmp_V_12_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="0"/>
<pin id="181" dir="0" index="1" bw="16" slack="0"/>
<pin id="182" dir="0" index="2" bw="16" slack="0"/>
<pin id="183" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V_12/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="p_Result_8_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="16" slack="0"/>
<pin id="189" dir="0" index="1" bw="16" slack="0"/>
<pin id="190" dir="0" index="2" bw="5" slack="0"/>
<pin id="191" dir="0" index="3" bw="1" slack="0"/>
<pin id="192" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_8/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="p_Result_34_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="0" index="2" bw="16" slack="0"/>
<pin id="201" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_34/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="l_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="0"/>
<pin id="207" dir="0" index="1" bw="32" slack="0"/>
<pin id="208" dir="0" index="2" bw="1" slack="0"/>
<pin id="209" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="l/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="sub_ln944_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="6" slack="0"/>
<pin id="215" dir="0" index="1" bw="32" slack="0"/>
<pin id="216" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln944/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="trunc_ln944_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="0"/>
<pin id="221" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln944/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="lsb_index_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="6" slack="0"/>
<pin id="225" dir="0" index="1" bw="32" slack="0"/>
<pin id="226" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lsb_index/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="tmp_17_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="31" slack="0"/>
<pin id="231" dir="0" index="1" bw="32" slack="0"/>
<pin id="232" dir="0" index="2" bw="1" slack="0"/>
<pin id="233" dir="0" index="3" bw="6" slack="0"/>
<pin id="234" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_17/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="icmp_ln947_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="31" slack="0"/>
<pin id="241" dir="0" index="1" bw="31" slack="0"/>
<pin id="242" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln947/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="trunc_ln947_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="0"/>
<pin id="247" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln947/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="sub_ln947_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="5" slack="0"/>
<pin id="251" dir="0" index="1" bw="5" slack="0"/>
<pin id="252" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln947/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="zext_ln947_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="5" slack="0"/>
<pin id="257" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln947/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="lshr_ln947_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="0"/>
<pin id="261" dir="0" index="1" bw="5" slack="0"/>
<pin id="262" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln947/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="p_Result_s_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="16" slack="0"/>
<pin id="267" dir="0" index="1" bw="16" slack="0"/>
<pin id="268" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="icmp_ln947_3_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="16" slack="0"/>
<pin id="273" dir="0" index="1" bw="16" slack="0"/>
<pin id="274" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln947_3/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="a_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="a/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="tmp_18_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="0"/>
<pin id="285" dir="0" index="1" bw="32" slack="0"/>
<pin id="286" dir="0" index="2" bw="6" slack="0"/>
<pin id="287" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_18/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="xor_ln949_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="0"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln949/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="add_ln949_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="6" slack="0"/>
<pin id="299" dir="0" index="1" bw="16" slack="0"/>
<pin id="300" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln949/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="p_Result_29_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="0"/>
<pin id="305" dir="0" index="1" bw="16" slack="0"/>
<pin id="306" dir="0" index="2" bw="16" slack="0"/>
<pin id="307" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_29/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="and_ln949_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln949/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="or_ln949_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="0"/>
<pin id="319" dir="0" index="1" bw="1" slack="0"/>
<pin id="320" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln949/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="or_ln_i_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="0"/>
<pin id="325" dir="0" index="1" bw="1" slack="0"/>
<pin id="326" dir="0" index="2" bw="1" slack="0"/>
<pin id="327" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln_i/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="icmp_ln958_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="0"/>
<pin id="333" dir="0" index="1" bw="32" slack="0"/>
<pin id="334" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln958/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="trunc_ln943_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="0"/>
<pin id="339" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln943/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="m_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="16" slack="1"/>
<pin id="343" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m/3 "/>
</bind>
</comp>

<comp id="344" class="1004" name="zext_ln957_3_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="16" slack="1"/>
<pin id="346" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln957_3/3 "/>
</bind>
</comp>

<comp id="347" class="1004" name="add_ln958_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="6" slack="0"/>
<pin id="349" dir="0" index="1" bw="32" slack="1"/>
<pin id="350" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln958/3 "/>
</bind>
</comp>

<comp id="352" class="1004" name="lshr_ln958_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="16" slack="0"/>
<pin id="354" dir="0" index="1" bw="32" slack="0"/>
<pin id="355" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln958/3 "/>
</bind>
</comp>

<comp id="358" class="1004" name="zext_ln958_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="0"/>
<pin id="360" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln958/3 "/>
</bind>
</comp>

<comp id="362" class="1004" name="sub_ln958_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="6" slack="0"/>
<pin id="364" dir="0" index="1" bw="32" slack="1"/>
<pin id="365" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln958/3 "/>
</bind>
</comp>

<comp id="367" class="1004" name="zext_ln958_3_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="0"/>
<pin id="369" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln958_3/3 "/>
</bind>
</comp>

<comp id="371" class="1004" name="shl_ln958_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="16" slack="0"/>
<pin id="373" dir="0" index="1" bw="32" slack="0"/>
<pin id="374" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln958/3 "/>
</bind>
</comp>

<comp id="377" class="1004" name="m_12_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="1"/>
<pin id="379" dir="0" index="1" bw="64" slack="0"/>
<pin id="380" dir="0" index="2" bw="64" slack="0"/>
<pin id="381" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_12/3 "/>
</bind>
</comp>

<comp id="384" class="1004" name="zext_ln961_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="1"/>
<pin id="386" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln961/3 "/>
</bind>
</comp>

<comp id="387" class="1004" name="m_13_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="0"/>
<pin id="389" dir="0" index="1" bw="64" slack="0"/>
<pin id="390" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_13/3 "/>
</bind>
</comp>

<comp id="393" class="1004" name="m_s_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="63" slack="0"/>
<pin id="395" dir="0" index="1" bw="64" slack="0"/>
<pin id="396" dir="0" index="2" bw="1" slack="0"/>
<pin id="397" dir="0" index="3" bw="7" slack="0"/>
<pin id="398" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_s/3 "/>
</bind>
</comp>

<comp id="403" class="1004" name="m_16_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="63" slack="0"/>
<pin id="405" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_16/3 "/>
</bind>
</comp>

<comp id="407" class="1004" name="tmp_19_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="0"/>
<pin id="409" dir="0" index="1" bw="64" slack="0"/>
<pin id="410" dir="0" index="2" bw="6" slack="0"/>
<pin id="411" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_19/3 "/>
</bind>
</comp>

<comp id="415" class="1004" name="select_ln964_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="1" slack="0"/>
<pin id="417" dir="0" index="1" bw="8" slack="0"/>
<pin id="418" dir="0" index="2" bw="8" slack="0"/>
<pin id="419" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln964/3 "/>
</bind>
</comp>

<comp id="423" class="1004" name="sub_ln964_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="4" slack="0"/>
<pin id="425" dir="0" index="1" bw="8" slack="1"/>
<pin id="426" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln964/3 "/>
</bind>
</comp>

<comp id="428" class="1004" name="add_ln964_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="8" slack="0"/>
<pin id="430" dir="0" index="1" bw="8" slack="0"/>
<pin id="431" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln964/3 "/>
</bind>
</comp>

<comp id="434" class="1004" name="tmp_2_i_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="9" slack="0"/>
<pin id="436" dir="0" index="1" bw="1" slack="1"/>
<pin id="437" dir="0" index="2" bw="8" slack="0"/>
<pin id="438" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2_i/3 "/>
</bind>
</comp>

<comp id="441" class="1004" name="p_Result_35_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="64" slack="0"/>
<pin id="443" dir="0" index="1" bw="63" slack="0"/>
<pin id="444" dir="0" index="2" bw="9" slack="0"/>
<pin id="445" dir="0" index="3" bw="6" slack="0"/>
<pin id="446" dir="0" index="4" bw="6" slack="0"/>
<pin id="447" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_35/3 "/>
</bind>
</comp>

<comp id="453" class="1004" name="trunc_ln738_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="64" slack="0"/>
<pin id="455" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln738/3 "/>
</bind>
</comp>

<comp id="457" class="1004" name="bitcast_ln739_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="32" slack="0"/>
<pin id="459" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln739/3 "/>
</bind>
</comp>

<comp id="461" class="1004" name="x_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="1" slack="1"/>
<pin id="463" dir="0" index="1" bw="32" slack="0"/>
<pin id="464" dir="0" index="2" bw="32" slack="0"/>
<pin id="465" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x/3 "/>
</bind>
</comp>

<comp id="468" class="1004" name="ireg_V_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="64" slack="0"/>
<pin id="470" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ireg_V/14 "/>
</bind>
</comp>

<comp id="472" class="1004" name="trunc_ln556_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="64" slack="0"/>
<pin id="474" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln556/14 "/>
</bind>
</comp>

<comp id="476" class="1004" name="p_Result_36_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="0"/>
<pin id="478" dir="0" index="1" bw="64" slack="0"/>
<pin id="479" dir="0" index="2" bw="7" slack="0"/>
<pin id="480" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_36/14 "/>
</bind>
</comp>

<comp id="484" class="1004" name="exp_tmp_V_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="11" slack="0"/>
<pin id="486" dir="0" index="1" bw="64" slack="0"/>
<pin id="487" dir="0" index="2" bw="7" slack="0"/>
<pin id="488" dir="0" index="3" bw="7" slack="0"/>
<pin id="489" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_tmp_V/14 "/>
</bind>
</comp>

<comp id="494" class="1004" name="zext_ln461_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="11" slack="0"/>
<pin id="496" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln461/14 "/>
</bind>
</comp>

<comp id="498" class="1004" name="trunc_ln565_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="64" slack="0"/>
<pin id="500" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln565/14 "/>
</bind>
</comp>

<comp id="502" class="1004" name="icmp_ln571_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="63" slack="0"/>
<pin id="504" dir="0" index="1" bw="63" slack="0"/>
<pin id="505" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln571/14 "/>
</bind>
</comp>

<comp id="508" class="1004" name="F2_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="12" slack="0"/>
<pin id="510" dir="0" index="1" bw="11" slack="0"/>
<pin id="511" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="F2/14 "/>
</bind>
</comp>

<comp id="514" class="1004" name="tmp_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="53" slack="0"/>
<pin id="516" dir="0" index="1" bw="1" slack="0"/>
<pin id="517" dir="0" index="2" bw="52" slack="1"/>
<pin id="518" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/15 "/>
</bind>
</comp>

<comp id="521" class="1004" name="p_Result_37_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="53" slack="0"/>
<pin id="523" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Result_37/15 "/>
</bind>
</comp>

<comp id="525" class="1004" name="man_V_5_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="1" slack="0"/>
<pin id="527" dir="0" index="1" bw="53" slack="0"/>
<pin id="528" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="man_V_5/15 "/>
</bind>
</comp>

<comp id="531" class="1004" name="man_V_6_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="1" slack="1"/>
<pin id="533" dir="0" index="1" bw="54" slack="0"/>
<pin id="534" dir="0" index="2" bw="54" slack="0"/>
<pin id="535" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="man_V_6/15 "/>
</bind>
</comp>

<comp id="538" class="1004" name="icmp_ln581_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="12" slack="1"/>
<pin id="540" dir="0" index="1" bw="12" slack="0"/>
<pin id="541" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln581/15 "/>
</bind>
</comp>

<comp id="543" class="1004" name="add_ln581_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="5" slack="0"/>
<pin id="545" dir="0" index="1" bw="12" slack="1"/>
<pin id="546" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln581/15 "/>
</bind>
</comp>

<comp id="548" class="1004" name="sub_ln581_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="5" slack="0"/>
<pin id="550" dir="0" index="1" bw="12" slack="1"/>
<pin id="551" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln581/15 "/>
</bind>
</comp>

<comp id="553" class="1004" name="sh_amt_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1" slack="0"/>
<pin id="555" dir="0" index="1" bw="12" slack="0"/>
<pin id="556" dir="0" index="2" bw="12" slack="0"/>
<pin id="557" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_amt/15 "/>
</bind>
</comp>

<comp id="561" class="1004" name="sext_ln581_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="12" slack="0"/>
<pin id="563" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln581/15 "/>
</bind>
</comp>

<comp id="565" class="1004" name="icmp_ln582_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="12" slack="1"/>
<pin id="567" dir="0" index="1" bw="12" slack="0"/>
<pin id="568" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln582/15 "/>
</bind>
</comp>

<comp id="570" class="1004" name="trunc_ln583_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="54" slack="0"/>
<pin id="572" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln583/15 "/>
</bind>
</comp>

<comp id="574" class="1004" name="icmp_ln585_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="12" slack="0"/>
<pin id="576" dir="0" index="1" bw="12" slack="0"/>
<pin id="577" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln585/15 "/>
</bind>
</comp>

<comp id="580" class="1004" name="tmp_21_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="8" slack="0"/>
<pin id="582" dir="0" index="1" bw="12" slack="0"/>
<pin id="583" dir="0" index="2" bw="4" slack="0"/>
<pin id="584" dir="0" index="3" bw="5" slack="0"/>
<pin id="585" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_21/15 "/>
</bind>
</comp>

<comp id="590" class="1004" name="icmp_ln603_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="8" slack="0"/>
<pin id="592" dir="0" index="1" bw="8" slack="0"/>
<pin id="593" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln603/15 "/>
</bind>
</comp>

<comp id="596" class="1004" name="zext_ln586_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="12" slack="0"/>
<pin id="598" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln586/15 "/>
</bind>
</comp>

<comp id="600" class="1004" name="ashr_ln586_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="54" slack="0"/>
<pin id="602" dir="0" index="1" bw="32" slack="0"/>
<pin id="603" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln586/15 "/>
</bind>
</comp>

<comp id="606" class="1004" name="trunc_ln586_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="54" slack="0"/>
<pin id="608" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln586/15 "/>
</bind>
</comp>

<comp id="610" class="1004" name="bitcast_ln696_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="32" slack="3"/>
<pin id="612" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln696/15 "/>
</bind>
</comp>

<comp id="613" class="1004" name="tmp_22_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="1" slack="0"/>
<pin id="615" dir="0" index="1" bw="32" slack="0"/>
<pin id="616" dir="0" index="2" bw="6" slack="0"/>
<pin id="617" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_22/15 "/>
</bind>
</comp>

<comp id="621" class="1004" name="select_ln588_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="1" slack="0"/>
<pin id="623" dir="0" index="1" bw="16" slack="0"/>
<pin id="624" dir="0" index="2" bw="16" slack="0"/>
<pin id="625" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln588/15 "/>
</bind>
</comp>

<comp id="629" class="1004" name="sext_ln581cast_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="12" slack="0"/>
<pin id="631" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="sext_ln581cast/15 "/>
</bind>
</comp>

<comp id="633" class="1004" name="shl_ln604_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="16" slack="0"/>
<pin id="635" dir="0" index="1" bw="16" slack="0"/>
<pin id="636" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln604/15 "/>
</bind>
</comp>

<comp id="639" class="1004" name="xor_ln571_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="1" slack="1"/>
<pin id="641" dir="0" index="1" bw="1" slack="0"/>
<pin id="642" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln571/15 "/>
</bind>
</comp>

<comp id="644" class="1004" name="and_ln582_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="1" slack="0"/>
<pin id="646" dir="0" index="1" bw="1" slack="0"/>
<pin id="647" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln582/15 "/>
</bind>
</comp>

<comp id="650" class="1004" name="or_ln582_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="1" slack="1"/>
<pin id="652" dir="0" index="1" bw="1" slack="0"/>
<pin id="653" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln582/15 "/>
</bind>
</comp>

<comp id="655" class="1004" name="xor_ln582_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="1" slack="0"/>
<pin id="657" dir="0" index="1" bw="1" slack="0"/>
<pin id="658" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln582/15 "/>
</bind>
</comp>

<comp id="661" class="1004" name="and_ln581_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="1" slack="0"/>
<pin id="663" dir="0" index="1" bw="1" slack="0"/>
<pin id="664" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln581/15 "/>
</bind>
</comp>

<comp id="667" class="1004" name="xor_ln585_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="1" slack="0"/>
<pin id="669" dir="0" index="1" bw="1" slack="0"/>
<pin id="670" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln585/15 "/>
</bind>
</comp>

<comp id="673" class="1004" name="and_ln585_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="1" slack="0"/>
<pin id="675" dir="0" index="1" bw="1" slack="0"/>
<pin id="676" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln585/15 "/>
</bind>
</comp>

<comp id="679" class="1004" name="and_ln585_3_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="1" slack="0"/>
<pin id="681" dir="0" index="1" bw="1" slack="0"/>
<pin id="682" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln585_3/15 "/>
</bind>
</comp>

<comp id="685" class="1004" name="or_ln581_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="1" slack="0"/>
<pin id="687" dir="0" index="1" bw="1" slack="0"/>
<pin id="688" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln581/15 "/>
</bind>
</comp>

<comp id="691" class="1004" name="xor_ln581_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="1" slack="0"/>
<pin id="693" dir="0" index="1" bw="1" slack="0"/>
<pin id="694" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln581/15 "/>
</bind>
</comp>

<comp id="697" class="1004" name="and_ln603_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="1" slack="0"/>
<pin id="699" dir="0" index="1" bw="1" slack="0"/>
<pin id="700" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln603/15 "/>
</bind>
</comp>

<comp id="703" class="1004" name="select_ln603_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="1" slack="0"/>
<pin id="705" dir="0" index="1" bw="16" slack="0"/>
<pin id="706" dir="0" index="2" bw="16" slack="0"/>
<pin id="707" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603/15 "/>
</bind>
</comp>

<comp id="711" class="1004" name="or_ln603_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="1" slack="0"/>
<pin id="713" dir="0" index="1" bw="1" slack="0"/>
<pin id="714" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln603/15 "/>
</bind>
</comp>

<comp id="717" class="1004" name="select_ln603_7_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="1" slack="0"/>
<pin id="719" dir="0" index="1" bw="16" slack="0"/>
<pin id="720" dir="0" index="2" bw="16" slack="0"/>
<pin id="721" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603_7/15 "/>
</bind>
</comp>

<comp id="725" class="1004" name="or_ln603_5_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="1" slack="0"/>
<pin id="727" dir="0" index="1" bw="1" slack="0"/>
<pin id="728" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln603_5/15 "/>
</bind>
</comp>

<comp id="731" class="1004" name="select_ln603_8_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="1" slack="0"/>
<pin id="733" dir="0" index="1" bw="16" slack="0"/>
<pin id="734" dir="0" index="2" bw="16" slack="0"/>
<pin id="735" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603_8/15 "/>
</bind>
</comp>

<comp id="739" class="1004" name="or_ln603_6_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="1" slack="0"/>
<pin id="741" dir="0" index="1" bw="1" slack="0"/>
<pin id="742" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln603_6/15 "/>
</bind>
</comp>

<comp id="745" class="1004" name="inv_x_V_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="1" slack="0"/>
<pin id="747" dir="0" index="1" bw="16" slack="0"/>
<pin id="748" dir="0" index="2" bw="16" slack="0"/>
<pin id="749" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="inv_x_V/15 "/>
</bind>
</comp>

<comp id="754" class="1004" name="zext_ln266_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="16" slack="13"/>
<pin id="756" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln266/15 "/>
</bind>
</comp>

<comp id="762" class="1005" name="i_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="16" slack="0"/>
<pin id="764" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="767" class="1005" name="icmp_ln935_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="1" slack="1"/>
<pin id="769" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln935 "/>
</bind>
</comp>

<comp id="772" class="1005" name="p_Result_33_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="1" slack="1"/>
<pin id="774" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_33 "/>
</bind>
</comp>

<comp id="777" class="1005" name="tmp_V_12_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="16" slack="1"/>
<pin id="779" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_12 "/>
</bind>
</comp>

<comp id="783" class="1005" name="sub_ln944_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="32" slack="1"/>
<pin id="785" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln944 "/>
</bind>
</comp>

<comp id="789" class="1005" name="or_ln_i_reg_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="32" slack="1"/>
<pin id="791" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="or_ln_i "/>
</bind>
</comp>

<comp id="794" class="1005" name="icmp_ln958_reg_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="1" slack="1"/>
<pin id="796" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln958 "/>
</bind>
</comp>

<comp id="799" class="1005" name="trunc_ln943_reg_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="8" slack="1"/>
<pin id="801" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln943 "/>
</bind>
</comp>

<comp id="804" class="1005" name="x_reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="32" slack="1"/>
<pin id="806" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="809" class="1005" name="v_assign_reg_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="32" slack="1"/>
<pin id="811" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v_assign "/>
</bind>
</comp>

<comp id="815" class="1005" name="p_Result_36_reg_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="1" slack="1"/>
<pin id="817" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_36 "/>
</bind>
</comp>

<comp id="820" class="1005" name="trunc_ln565_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="52" slack="1"/>
<pin id="822" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln565 "/>
</bind>
</comp>

<comp id="825" class="1005" name="icmp_ln571_reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="1" slack="1"/>
<pin id="827" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln571 "/>
</bind>
</comp>

<comp id="831" class="1005" name="F2_reg_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="12" slack="1"/>
<pin id="833" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="F2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="113"><net_src comp="0" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="106" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="108" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="124"><net_src comp="2" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="131"><net_src comp="121" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="132"><net_src comp="125" pin="4"/><net_sink comp="121" pin=0"/></net>

<net id="137"><net_src comp="76" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="145"><net_src comp="125" pin="4"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="4" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="151"><net_src comp="125" pin="4"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="10" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="157"><net_src comp="125" pin="4"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="10" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="163"><net_src comp="153" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="2" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="170"><net_src comp="12" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="125" pin="4"/><net_sink comp="165" pin=1"/></net>

<net id="172"><net_src comp="14" pin="0"/><net_sink comp="165" pin=2"/></net>

<net id="177"><net_src comp="2" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="153" pin="2"/><net_sink comp="173" pin=1"/></net>

<net id="184"><net_src comp="165" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="173" pin="2"/><net_sink comp="179" pin=1"/></net>

<net id="186"><net_src comp="153" pin="2"/><net_sink comp="179" pin=2"/></net>

<net id="193"><net_src comp="16" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="194"><net_src comp="179" pin="3"/><net_sink comp="187" pin=1"/></net>

<net id="195"><net_src comp="18" pin="0"/><net_sink comp="187" pin=2"/></net>

<net id="196"><net_src comp="20" pin="0"/><net_sink comp="187" pin=3"/></net>

<net id="202"><net_src comp="22" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="24" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="204"><net_src comp="187" pin="4"/><net_sink comp="197" pin=2"/></net>

<net id="210"><net_src comp="26" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="197" pin="3"/><net_sink comp="205" pin=1"/></net>

<net id="212"><net_src comp="28" pin="0"/><net_sink comp="205" pin=2"/></net>

<net id="217"><net_src comp="30" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="205" pin="3"/><net_sink comp="213" pin=1"/></net>

<net id="222"><net_src comp="213" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="227"><net_src comp="32" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="213" pin="2"/><net_sink comp="223" pin=1"/></net>

<net id="235"><net_src comp="34" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="236"><net_src comp="223" pin="2"/><net_sink comp="229" pin=1"/></net>

<net id="237"><net_src comp="36" pin="0"/><net_sink comp="229" pin=2"/></net>

<net id="238"><net_src comp="38" pin="0"/><net_sink comp="229" pin=3"/></net>

<net id="243"><net_src comp="229" pin="4"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="40" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="248"><net_src comp="213" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="253"><net_src comp="42" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="245" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="258"><net_src comp="249" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="263"><net_src comp="24" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="255" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="269"><net_src comp="179" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="259" pin="2"/><net_sink comp="265" pin=1"/></net>

<net id="275"><net_src comp="265" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="2" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="281"><net_src comp="239" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="271" pin="2"/><net_sink comp="277" pin=1"/></net>

<net id="288"><net_src comp="44" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="289"><net_src comp="223" pin="2"/><net_sink comp="283" pin=1"/></net>

<net id="290"><net_src comp="38" pin="0"/><net_sink comp="283" pin=2"/></net>

<net id="295"><net_src comp="283" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="28" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="301"><net_src comp="46" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="219" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="308"><net_src comp="48" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="309"><net_src comp="179" pin="3"/><net_sink comp="303" pin=1"/></net>

<net id="310"><net_src comp="297" pin="2"/><net_sink comp="303" pin=2"/></net>

<net id="315"><net_src comp="303" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="291" pin="2"/><net_sink comp="311" pin=1"/></net>

<net id="321"><net_src comp="311" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="277" pin="2"/><net_sink comp="317" pin=1"/></net>

<net id="328"><net_src comp="50" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="329"><net_src comp="40" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="330"><net_src comp="317" pin="2"/><net_sink comp="323" pin=2"/></net>

<net id="335"><net_src comp="223" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="20" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="340"><net_src comp="205" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="351"><net_src comp="52" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="356"><net_src comp="344" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="347" pin="2"/><net_sink comp="352" pin=1"/></net>

<net id="361"><net_src comp="352" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="366"><net_src comp="54" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="370"><net_src comp="362" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="375"><net_src comp="341" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="367" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="382"><net_src comp="358" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="383"><net_src comp="371" pin="2"/><net_sink comp="377" pin=2"/></net>

<net id="391"><net_src comp="384" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="377" pin="3"/><net_sink comp="387" pin=1"/></net>

<net id="399"><net_src comp="56" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="400"><net_src comp="387" pin="2"/><net_sink comp="393" pin=1"/></net>

<net id="401"><net_src comp="36" pin="0"/><net_sink comp="393" pin=2"/></net>

<net id="402"><net_src comp="58" pin="0"/><net_sink comp="393" pin=3"/></net>

<net id="406"><net_src comp="393" pin="4"/><net_sink comp="403" pin=0"/></net>

<net id="412"><net_src comp="60" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="413"><net_src comp="387" pin="2"/><net_sink comp="407" pin=1"/></net>

<net id="414"><net_src comp="54" pin="0"/><net_sink comp="407" pin=2"/></net>

<net id="420"><net_src comp="407" pin="3"/><net_sink comp="415" pin=0"/></net>

<net id="421"><net_src comp="62" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="422"><net_src comp="64" pin="0"/><net_sink comp="415" pin=2"/></net>

<net id="427"><net_src comp="66" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="432"><net_src comp="423" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="415" pin="3"/><net_sink comp="428" pin=1"/></net>

<net id="439"><net_src comp="68" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="440"><net_src comp="428" pin="2"/><net_sink comp="434" pin=2"/></net>

<net id="448"><net_src comp="70" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="449"><net_src comp="403" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="450"><net_src comp="434" pin="3"/><net_sink comp="441" pin=2"/></net>

<net id="451"><net_src comp="72" pin="0"/><net_sink comp="441" pin=3"/></net>

<net id="452"><net_src comp="38" pin="0"/><net_sink comp="441" pin=4"/></net>

<net id="456"><net_src comp="441" pin="5"/><net_sink comp="453" pin=0"/></net>

<net id="460"><net_src comp="453" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="466"><net_src comp="74" pin="0"/><net_sink comp="461" pin=1"/></net>

<net id="467"><net_src comp="457" pin="1"/><net_sink comp="461" pin=2"/></net>

<net id="471"><net_src comp="138" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="475"><net_src comp="468" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="481"><net_src comp="60" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="482"><net_src comp="468" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="483"><net_src comp="58" pin="0"/><net_sink comp="476" pin=2"/></net>

<net id="490"><net_src comp="78" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="491"><net_src comp="468" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="492"><net_src comp="80" pin="0"/><net_sink comp="484" pin=2"/></net>

<net id="493"><net_src comp="82" pin="0"/><net_sink comp="484" pin=3"/></net>

<net id="497"><net_src comp="484" pin="4"/><net_sink comp="494" pin=0"/></net>

<net id="501"><net_src comp="468" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="506"><net_src comp="472" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="84" pin="0"/><net_sink comp="502" pin=1"/></net>

<net id="512"><net_src comp="86" pin="0"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="494" pin="1"/><net_sink comp="508" pin=1"/></net>

<net id="519"><net_src comp="88" pin="0"/><net_sink comp="514" pin=0"/></net>

<net id="520"><net_src comp="28" pin="0"/><net_sink comp="514" pin=1"/></net>

<net id="524"><net_src comp="514" pin="3"/><net_sink comp="521" pin=0"/></net>

<net id="529"><net_src comp="90" pin="0"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="521" pin="1"/><net_sink comp="525" pin=1"/></net>

<net id="536"><net_src comp="525" pin="2"/><net_sink comp="531" pin=1"/></net>

<net id="537"><net_src comp="521" pin="1"/><net_sink comp="531" pin=2"/></net>

<net id="542"><net_src comp="92" pin="0"/><net_sink comp="538" pin=1"/></net>

<net id="547"><net_src comp="94" pin="0"/><net_sink comp="543" pin=0"/></net>

<net id="552"><net_src comp="92" pin="0"/><net_sink comp="548" pin=0"/></net>

<net id="558"><net_src comp="538" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="559"><net_src comp="543" pin="2"/><net_sink comp="553" pin=1"/></net>

<net id="560"><net_src comp="548" pin="2"/><net_sink comp="553" pin=2"/></net>

<net id="564"><net_src comp="553" pin="3"/><net_sink comp="561" pin=0"/></net>

<net id="569"><net_src comp="92" pin="0"/><net_sink comp="565" pin=1"/></net>

<net id="573"><net_src comp="531" pin="3"/><net_sink comp="570" pin=0"/></net>

<net id="578"><net_src comp="553" pin="3"/><net_sink comp="574" pin=0"/></net>

<net id="579"><net_src comp="96" pin="0"/><net_sink comp="574" pin=1"/></net>

<net id="586"><net_src comp="98" pin="0"/><net_sink comp="580" pin=0"/></net>

<net id="587"><net_src comp="553" pin="3"/><net_sink comp="580" pin=1"/></net>

<net id="588"><net_src comp="100" pin="0"/><net_sink comp="580" pin=2"/></net>

<net id="589"><net_src comp="102" pin="0"/><net_sink comp="580" pin=3"/></net>

<net id="594"><net_src comp="580" pin="4"/><net_sink comp="590" pin=0"/></net>

<net id="595"><net_src comp="104" pin="0"/><net_sink comp="590" pin=1"/></net>

<net id="599"><net_src comp="561" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="604"><net_src comp="531" pin="3"/><net_sink comp="600" pin=0"/></net>

<net id="605"><net_src comp="596" pin="1"/><net_sink comp="600" pin=1"/></net>

<net id="609"><net_src comp="600" pin="2"/><net_sink comp="606" pin=0"/></net>

<net id="618"><net_src comp="44" pin="0"/><net_sink comp="613" pin=0"/></net>

<net id="619"><net_src comp="610" pin="1"/><net_sink comp="613" pin=1"/></net>

<net id="620"><net_src comp="38" pin="0"/><net_sink comp="613" pin=2"/></net>

<net id="626"><net_src comp="613" pin="3"/><net_sink comp="621" pin=0"/></net>

<net id="627"><net_src comp="24" pin="0"/><net_sink comp="621" pin=1"/></net>

<net id="628"><net_src comp="2" pin="0"/><net_sink comp="621" pin=2"/></net>

<net id="632"><net_src comp="561" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="637"><net_src comp="570" pin="1"/><net_sink comp="633" pin=0"/></net>

<net id="638"><net_src comp="629" pin="1"/><net_sink comp="633" pin=1"/></net>

<net id="643"><net_src comp="28" pin="0"/><net_sink comp="639" pin=1"/></net>

<net id="648"><net_src comp="565" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="649"><net_src comp="639" pin="2"/><net_sink comp="644" pin=1"/></net>

<net id="654"><net_src comp="565" pin="2"/><net_sink comp="650" pin=1"/></net>

<net id="659"><net_src comp="650" pin="2"/><net_sink comp="655" pin=0"/></net>

<net id="660"><net_src comp="28" pin="0"/><net_sink comp="655" pin=1"/></net>

<net id="665"><net_src comp="538" pin="2"/><net_sink comp="661" pin=0"/></net>

<net id="666"><net_src comp="655" pin="2"/><net_sink comp="661" pin=1"/></net>

<net id="671"><net_src comp="574" pin="2"/><net_sink comp="667" pin=0"/></net>

<net id="672"><net_src comp="28" pin="0"/><net_sink comp="667" pin=1"/></net>

<net id="677"><net_src comp="661" pin="2"/><net_sink comp="673" pin=0"/></net>

<net id="678"><net_src comp="667" pin="2"/><net_sink comp="673" pin=1"/></net>

<net id="683"><net_src comp="661" pin="2"/><net_sink comp="679" pin=0"/></net>

<net id="684"><net_src comp="574" pin="2"/><net_sink comp="679" pin=1"/></net>

<net id="689"><net_src comp="650" pin="2"/><net_sink comp="685" pin=0"/></net>

<net id="690"><net_src comp="538" pin="2"/><net_sink comp="685" pin=1"/></net>

<net id="695"><net_src comp="685" pin="2"/><net_sink comp="691" pin=0"/></net>

<net id="696"><net_src comp="28" pin="0"/><net_sink comp="691" pin=1"/></net>

<net id="701"><net_src comp="590" pin="2"/><net_sink comp="697" pin=0"/></net>

<net id="702"><net_src comp="691" pin="2"/><net_sink comp="697" pin=1"/></net>

<net id="708"><net_src comp="697" pin="2"/><net_sink comp="703" pin=0"/></net>

<net id="709"><net_src comp="633" pin="2"/><net_sink comp="703" pin=1"/></net>

<net id="710"><net_src comp="606" pin="1"/><net_sink comp="703" pin=2"/></net>

<net id="715"><net_src comp="697" pin="2"/><net_sink comp="711" pin=0"/></net>

<net id="716"><net_src comp="679" pin="2"/><net_sink comp="711" pin=1"/></net>

<net id="722"><net_src comp="673" pin="2"/><net_sink comp="717" pin=0"/></net>

<net id="723"><net_src comp="621" pin="3"/><net_sink comp="717" pin=1"/></net>

<net id="724"><net_src comp="570" pin="1"/><net_sink comp="717" pin=2"/></net>

<net id="729"><net_src comp="673" pin="2"/><net_sink comp="725" pin=0"/></net>

<net id="730"><net_src comp="644" pin="2"/><net_sink comp="725" pin=1"/></net>

<net id="736"><net_src comp="711" pin="2"/><net_sink comp="731" pin=0"/></net>

<net id="737"><net_src comp="703" pin="3"/><net_sink comp="731" pin=1"/></net>

<net id="738"><net_src comp="717" pin="3"/><net_sink comp="731" pin=2"/></net>

<net id="743"><net_src comp="711" pin="2"/><net_sink comp="739" pin=0"/></net>

<net id="744"><net_src comp="725" pin="2"/><net_sink comp="739" pin=1"/></net>

<net id="750"><net_src comp="739" pin="2"/><net_sink comp="745" pin=0"/></net>

<net id="751"><net_src comp="731" pin="3"/><net_sink comp="745" pin=1"/></net>

<net id="752"><net_src comp="2" pin="0"/><net_sink comp="745" pin=2"/></net>

<net id="753"><net_src comp="745" pin="3"/><net_sink comp="115" pin=1"/></net>

<net id="757"><net_src comp="121" pin="1"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="765"><net_src comp="147" pin="2"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="770"><net_src comp="159" pin="2"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="775"><net_src comp="165" pin="3"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="780"><net_src comp="179" pin="3"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="782"><net_src comp="777" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="786"><net_src comp="213" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="788"><net_src comp="783" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="792"><net_src comp="323" pin="3"/><net_sink comp="789" pin=0"/></net>

<net id="793"><net_src comp="789" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="797"><net_src comp="331" pin="2"/><net_sink comp="794" pin=0"/></net>

<net id="798"><net_src comp="794" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="802"><net_src comp="337" pin="1"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="807"><net_src comp="461" pin="3"/><net_sink comp="804" pin=0"/></net>

<net id="808"><net_src comp="804" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="812"><net_src comp="133" pin="2"/><net_sink comp="809" pin=0"/></net>

<net id="813"><net_src comp="809" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="814"><net_src comp="809" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="818"><net_src comp="476" pin="3"/><net_sink comp="815" pin=0"/></net>

<net id="819"><net_src comp="815" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="823"><net_src comp="498" pin="1"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="514" pin=2"/></net>

<net id="828"><net_src comp="502" pin="2"/><net_sink comp="825" pin=0"/></net>

<net id="829"><net_src comp="825" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="830"><net_src comp="825" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="834"><net_src comp="508" pin="2"/><net_sink comp="831" pin=0"/></net>

<net id="835"><net_src comp="831" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="836"><net_src comp="831" pin="1"/><net_sink comp="543" pin=1"/></net>

<net id="837"><net_src comp="831" pin="1"/><net_sink comp="548" pin=1"/></net>

<net id="838"><net_src comp="831" pin="1"/><net_sink comp="565" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: table_out_V | {15 }
 - Input state : 
  - Chain level:
	State 1
	State 2
		icmp_ln263 : 1
		i : 1
		br_ln263 : 2
		tmp_V_11 : 1
		icmp_ln935 : 1
		p_Result_33 : 1
		tmp_V : 1
		tmp_V_12 : 2
		p_Result_8 : 3
		p_Result_34 : 4
		l : 5
		sub_ln944 : 6
		trunc_ln944 : 7
		lsb_index : 7
		tmp_17 : 8
		icmp_ln947 : 9
		trunc_ln947 : 7
		sub_ln947 : 8
		zext_ln947 : 9
		lshr_ln947 : 10
		p_Result_s : 11
		icmp_ln947_3 : 11
		a : 12
		tmp_18 : 8
		xor_ln949 : 9
		add_ln949 : 8
		p_Result_29 : 9
		and_ln949 : 9
		or_ln949 : 12
		or_ln_i : 12
		icmp_ln958 : 8
		trunc_ln943 : 6
	State 3
		lshr_ln958 : 1
		zext_ln958 : 2
		zext_ln958_3 : 1
		shl_ln958 : 2
		m_12 : 3
		m_13 : 4
		m_s : 5
		m_16 : 6
		tmp_19 : 5
		select_ln964 : 6
		add_ln964 : 7
		tmp_2_i : 8
		p_Result_35 : 9
		trunc_ln738 : 10
		bitcast_ln739 : 11
		x : 12
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
		ireg_V : 1
		trunc_ln556 : 2
		p_Result_36 : 2
		exp_tmp_V : 2
		zext_ln461 : 3
		trunc_ln565 : 2
		icmp_ln571 : 3
		F2 : 4
	State 15
		p_Result_37 : 1
		man_V_5 : 2
		man_V_6 : 3
		sh_amt : 1
		sext_ln581 : 2
		trunc_ln583 : 4
		icmp_ln585 : 2
		tmp_21 : 2
		icmp_ln603 : 3
		zext_ln586 : 3
		ashr_ln586 : 4
		trunc_ln586 : 5
		tmp_22 : 1
		select_ln588 : 2
		sext_ln581cast : 3
		shl_ln604 : 5
		or_ln582 : 1
		xor_ln582 : 1
		and_ln581 : 1
		xor_ln585 : 3
		and_ln585 : 1
		and_ln585_3 : 1
		or_ln581 : 1
		xor_ln581 : 1
		and_ln603 : 1
		select_ln603 : 6
		or_ln603 : 1
		select_ln603_7 : 1
		or_ln603_5 : 1
		select_ln603_8 : 7
		or_ln603_6 : 1
		inv_x_V : 8
		table_out_V_addr : 1
		store_ln266 : 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|   fdiv   |       grp_fu_133      |    0    |   414   |   772   |
|----------|-----------------------|---------|---------|---------|
|          |    tmp_V_12_fu_179    |    0    |    0    |    16   |
|          |      m_12_fu_377      |    0    |    0    |    63   |
|          |  select_ln964_fu_415  |    0    |    0    |    8    |
|          |        x_fu_461       |    0    |    0    |    32   |
|          |     man_V_6_fu_531    |    0    |    0    |    54   |
|  select  |     sh_amt_fu_553     |    0    |    0    |    12   |
|          |  select_ln588_fu_621  |    0    |    0    |    16   |
|          |  select_ln603_fu_703  |    0    |    0    |    16   |
|          | select_ln603_7_fu_717 |    0    |    0    |    16   |
|          | select_ln603_8_fu_731 |    0    |    0    |    16   |
|          |     inv_x_V_fu_745    |    0    |    0    |    16   |
|----------|-----------------------|---------|---------|---------|
|          |        i_fu_147       |    0    |    0    |    16   |
|          |    lsb_index_fu_223   |    0    |    0    |    32   |
|          |    add_ln949_fu_297   |    0    |    0    |    16   |
|    add   |    add_ln958_fu_347   |    0    |    0    |    32   |
|          |      m_13_fu_387      |    0    |    0    |    64   |
|          |    add_ln964_fu_428   |    0    |    0    |    16   |
|          |    add_ln581_fu_543   |    0    |    0    |    12   |
|----------|-----------------------|---------|---------|---------|
|          |      tmp_V_fu_173     |    0    |    0    |    16   |
|          |    sub_ln944_fu_213   |    0    |    0    |    32   |
|          |    sub_ln947_fu_249   |    0    |    0    |    6    |
|    sub   |    sub_ln958_fu_362   |    0    |    0    |    32   |
|          |    sub_ln964_fu_423   |    0    |    0    |    16   |
|          |       F2_fu_508       |    0    |    0    |    12   |
|          |     man_V_5_fu_525    |    0    |    0    |    53   |
|          |    sub_ln581_fu_548   |    0    |    0    |    12   |
|----------|-----------------------|---------|---------|---------|
|   ashr   |   ashr_ln586_fu_600   |    0    |    0    |   162   |
|----------|-----------------------|---------|---------|---------|
|          |   icmp_ln263_fu_141   |    0    |    0    |    13   |
|          |   icmp_ln935_fu_159   |    0    |    0    |    13   |
|          |   icmp_ln947_fu_239   |    0    |    0    |    20   |
|          |  icmp_ln947_3_fu_271  |    0    |    0    |    13   |
|   icmp   |   icmp_ln958_fu_331   |    0    |    0    |    20   |
|          |   icmp_ln571_fu_502   |    0    |    0    |    29   |
|          |   icmp_ln581_fu_538   |    0    |    0    |    13   |
|          |   icmp_ln582_fu_565   |    0    |    0    |    13   |
|          |   icmp_ln585_fu_574   |    0    |    0    |    13   |
|          |   icmp_ln603_fu_590   |    0    |    0    |    11   |
|----------|-----------------------|---------|---------|---------|
|          |    tmp_V_11_fu_153    |    0    |    0    |    0    |
|    shl   |    shl_ln958_fu_371   |    0    |    0    |    92   |
|          |    shl_ln604_fu_633   |    0    |    0    |    35   |
|----------|-----------------------|---------|---------|---------|
|   fpext  |       grp_fu_138      |    0    |   100   |    18   |
|----------|-----------------------|---------|---------|---------|
|   lshr   |   lshr_ln947_fu_259   |    0    |    0    |    11   |
|          |   lshr_ln958_fu_352   |    0    |    0    |    92   |
|----------|-----------------------|---------|---------|---------|
|   cttz   |        l_fu_205       |    0    |    40   |    36   |
|----------|-----------------------|---------|---------|---------|
|          |   p_Result_s_fu_265   |    0    |    0    |    16   |
|          |        a_fu_277       |    0    |    0    |    2    |
|          |    and_ln949_fu_311   |    0    |    0    |    2    |
|    and   |    and_ln582_fu_644   |    0    |    0    |    2    |
|          |    and_ln581_fu_661   |    0    |    0    |    2    |
|          |    and_ln585_fu_673   |    0    |    0    |    2    |
|          |   and_ln585_3_fu_679  |    0    |    0    |    2    |
|          |    and_ln603_fu_697   |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|          |    or_ln949_fu_317    |    0    |    0    |    2    |
|          |    or_ln582_fu_650    |    0    |    0    |    2    |
|    or    |    or_ln581_fu_685    |    0    |    0    |    2    |
|          |    or_ln603_fu_711    |    0    |    0    |    2    |
|          |   or_ln603_5_fu_725   |    0    |    0    |    2    |
|          |   or_ln603_6_fu_739   |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|          |    xor_ln949_fu_291   |    0    |    0    |    2    |
|          |    xor_ln571_fu_639   |    0    |    0    |    2    |
|    xor   |    xor_ln582_fu_655   |    0    |    0    |    2    |
|          |    xor_ln585_fu_667   |    0    |    0    |    2    |
|          |    xor_ln581_fu_691   |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|          |   p_Result_33_fu_165  |    0    |    0    |    0    |
|          |     tmp_18_fu_283     |    0    |    0    |    0    |
| bitselect|   p_Result_29_fu_303  |    0    |    0    |    0    |
|          |     tmp_19_fu_407     |    0    |    0    |    0    |
|          |   p_Result_36_fu_476  |    0    |    0    |    0    |
|          |     tmp_22_fu_613     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   p_Result_8_fu_187   |    0    |    0    |    0    |
|          |     tmp_17_fu_229     |    0    |    0    |    0    |
|partselect|       m_s_fu_393      |    0    |    0    |    0    |
|          |    exp_tmp_V_fu_484   |    0    |    0    |    0    |
|          |     tmp_21_fu_580     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   p_Result_34_fu_197  |    0    |    0    |    0    |
|bitconcatenate|     or_ln_i_fu_323    |    0    |    0    |    0    |
|          |     tmp_2_i_fu_434    |    0    |    0    |    0    |
|          |       tmp_fu_514      |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   trunc_ln944_fu_219  |    0    |    0    |    0    |
|          |   trunc_ln947_fu_245  |    0    |    0    |    0    |
|          |   trunc_ln943_fu_337  |    0    |    0    |    0    |
|          |   trunc_ln738_fu_453  |    0    |    0    |    0    |
|   trunc  |   trunc_ln556_fu_472  |    0    |    0    |    0    |
|          |   trunc_ln565_fu_498  |    0    |    0    |    0    |
|          |   trunc_ln583_fu_570  |    0    |    0    |    0    |
|          |   trunc_ln586_fu_606  |    0    |    0    |    0    |
|          | sext_ln581cast_fu_629 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   zext_ln947_fu_255   |    0    |    0    |    0    |
|          |        m_fu_341       |    0    |    0    |    0    |
|          |  zext_ln957_3_fu_344  |    0    |    0    |    0    |
|          |   zext_ln958_fu_358   |    0    |    0    |    0    |
|          |  zext_ln958_3_fu_367  |    0    |    0    |    0    |
|   zext   |   zext_ln961_fu_384   |    0    |    0    |    0    |
|          |      m_16_fu_403      |    0    |    0    |    0    |
|          |   zext_ln461_fu_494   |    0    |    0    |    0    |
|          |   p_Result_37_fu_521  |    0    |    0    |    0    |
|          |   zext_ln586_fu_596   |    0    |    0    |    0    |
|          |   zext_ln266_fu_754   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|  partset |   p_Result_35_fu_441  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   sext   |   sext_ln581_fu_561   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    0    |   554   |   2060  |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|     F2_reg_831    |   12   |
|  i_assign_reg_121 |   16   |
|     i_reg_762     |   16   |
| icmp_ln571_reg_825|    1   |
| icmp_ln935_reg_767|    1   |
| icmp_ln958_reg_794|    1   |
|  or_ln_i_reg_789  |   32   |
|p_Result_33_reg_772|    1   |
|p_Result_36_reg_815|    1   |
| sub_ln944_reg_783 |   32   |
|  tmp_V_12_reg_777 |   16   |
|trunc_ln565_reg_820|   52   |
|trunc_ln943_reg_799|    8   |
|  v_assign_reg_809 |   32   |
|     x_reg_804     |   32   |
+-------------------+--------+
|       Total       |   253  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| i_assign_reg_121 |  p0  |   2  |  16  |   32   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   32   ||  0.603  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   554  |  2060  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |   253  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    0   |   807  |  2069  |
+-----------+--------+--------+--------+--------+
