// WARNING: Do NOT edit the input and output ports in this file in a text
// editor if you plan to continue editing the block that represents it in
// the Block Editor! File corruption is VERY likely to occur.

// Copyright (C) 2022  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions
// and other software and tools, and any partner logic
// functions, and any output files from any of the foregoing
// (including device programming or simulation files), and any
// associated documentation or information are expressly subject
// to the terms and conditions of the Intel Program License
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.


// Generated by Quartus Prime Version 21.1 (Build Build 850 06/23/2022)
// Created on Wed Feb 22 15:17:06 2023

//  Module Declaration
module seven_seg_decoder
(
	// {{ALTERA_ARGS_BEGIN}} DO NOT REMOVE THIS LINE!
	X, Y, Z, W, A, B, C, D, E, F, G
	// {{ALTERA_ARGS_END}} DO NOT REMOVE THIS LINE!
);
// Port Declaration

	// {{ALTERA_IO_BEGIN}} DO NOT REMOVE THIS LINE!
	input X;
	input Y;
	input Z;
	input W;
	output A;
	output B;
	output C;
	output D;
	output E;
	output F;
	output G;
	// {{ALTERA_IO_END}} DO NOT REMOVE THIS LINE!
	reg A,B,C,D,E,F,G;
	
	always@(W or X or Y or Z)
		begin
			case({W,X,Y,Z})
				4'b0000: {A,B,C,D,E,F,G} = 7'b0000001;
				4'b0001: {A,B,C,D,E,F,G} = 7'b1001111;
				4'b0010: {A,B,C,D,E,F,G} = 7'b0010010;
				4'b0011: {A,B,C,D,E,F,G} = 7'b0000110;
				4'b0100: {A,B,C,D,E,F,G} = 7'b1001100;
				4'b0101: {A,B,C,D,E,F,G} = 7'b0100100;
				4'b0110: {A,B,C,D,E,F,G} = 7'b0100000;
				4'b0111: {A,B,C,D,E,F,G} = 7'b0001111;
				4'b1000: {A,B,C,D,E,F,G} = 7'b0000000;
				4'b1001: {A,B,C,D,E,F,G} = 7'b0000100;
				4'b1010: {A,B,C,D,E,F,G} = 7'b0001000;
				4'b1011: {A,B,C,D,E,F,G} = 7'b1100000;
				4'b1100: {A,B,C,D,E,F,G} = 7'b0110001;
				4'b1101: {A,B,C,D,E,F,G} = 7'b1000010;
				4'b1110: {A,B,C,D,E,F,G} = 7'b0110000;
				4'b1111: {A,B,C,D,E,F,G} = 7'b0111000;
				
			endcase
		end



endmodule