<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>pciide_i31244_reg.h source code [netbsd/sys/dev/pci/pciide_i31244_reg.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/pci/pciide_i31244_reg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>pci</a>/<a href='pciide_i31244_reg.h.html'>pciide_i31244_reg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: pciide_i31244_reg.h,v 1.3 2005/12/11 12:22:50 christos Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright (c) 2002 Wasabi Systems, Inc.</i></td></tr>
<tr><th id="5">5</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> * Written by Jason R. Thorpe for Wasabi Systems, Inc.</i></td></tr>
<tr><th id="8">8</th><td><i> *</i></td></tr>
<tr><th id="9">9</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="10">10</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="11">11</th><td><i> * are met:</i></td></tr>
<tr><th id="12">12</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="13">13</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="14">14</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="15">15</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="16">16</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="17">17</th><td><i> * 3. All advertising materials mentioning features or use of this software</i></td></tr>
<tr><th id="18">18</th><td><i> *    must display the following acknowledgement:</i></td></tr>
<tr><th id="19">19</th><td><i> *	This product includes software developed for the NetBSD Project by</i></td></tr>
<tr><th id="20">20</th><td><i> *	Wasabi Systems, Inc.</i></td></tr>
<tr><th id="21">21</th><td><i> * 4. The name of Wasabi Systems, Inc. may not be used to endorse</i></td></tr>
<tr><th id="22">22</th><td><i> *    or promote products derived from this software without specific prior</i></td></tr>
<tr><th id="23">23</th><td><i> *    written permission.</i></td></tr>
<tr><th id="24">24</th><td><i> *</i></td></tr>
<tr><th id="25">25</th><td><i> * THIS SOFTWARE IS PROVIDED BY WASABI SYSTEMS, INC. ``AS IS'' AND</i></td></tr>
<tr><th id="26">26</th><td><i> * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED</i></td></tr>
<tr><th id="27">27</th><td><i> * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR</i></td></tr>
<tr><th id="28">28</th><td><i> * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL WASABI SYSTEMS, INC</i></td></tr>
<tr><th id="29">29</th><td><i> * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</i></td></tr>
<tr><th id="30">30</th><td><i> * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</i></td></tr>
<tr><th id="31">31</th><td><i> * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</i></td></tr>
<tr><th id="32">32</th><td><i> * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</i></td></tr>
<tr><th id="33">33</th><td><i> * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</i></td></tr>
<tr><th id="34">34</th><td><i> * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</i></td></tr>
<tr><th id="35">35</th><td><i> * POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="36">36</th><td><i> */</i></td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td><u>#<span data-ppcond="38">ifndef</span> <span class="macro" data-ref="_M/_DEV_PCI_PCIIDE_I31244_REG_H_">_DEV_PCI_PCIIDE_I31244_REG_H_</span></u></td></tr>
<tr><th id="39">39</th><td><u>#define	<dfn class="macro" id="_M/_DEV_PCI_PCIIDE_I31244_REG_H_" data-ref="_M/_DEV_PCI_PCIIDE_I31244_REG_H_">_DEV_PCI_PCIIDE_I31244_REG_H_</dfn></u></td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td><i>/*</i></td></tr>
<tr><th id="42">42</th><td><i> * Register definitions for the Intel i31244 Serial ATA Controller.</i></td></tr>
<tr><th id="43">43</th><td><i> */</i></td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td><i>/*</i></td></tr>
<tr><th id="46">46</th><td><i> * In DPA mode, the i31244 has a single 64-bit BAR.</i></td></tr>
<tr><th id="47">47</th><td><i> */</i></td></tr>
<tr><th id="48">48</th><td><u>#define	<dfn class="macro" id="_M/ARTISEA_PCI_DPA_BASE" data-ref="_M/ARTISEA_PCI_DPA_BASE">ARTISEA_PCI_DPA_BASE</dfn>	PCI_MAPREG_START</u></td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td><i>/*</i></td></tr>
<tr><th id="51">51</th><td><i> * Extended Control and Status Register 0</i></td></tr>
<tr><th id="52">52</th><td><i> */</i></td></tr>
<tr><th id="53">53</th><td><u>#define	<dfn class="macro" id="_M/ARTISEA_PCI_SUECSR0" data-ref="_M/ARTISEA_PCI_SUECSR0">ARTISEA_PCI_SUECSR0</dfn>	0x98</u></td></tr>
<tr><th id="54">54</th><td><u>#define	<dfn class="macro" id="_M/SUECSR0_LED0_ONLY" data-ref="_M/SUECSR0_LED0_ONLY">SUECSR0_LED0_ONLY</dfn>	(1U &lt;&lt; 28)	/* activity on LED0 only */</u></td></tr>
<tr><th id="55">55</th><td><u>#define	<dfn class="macro" id="_M/SUECSR0_SFSS" data-ref="_M/SUECSR0_SFSS">SUECSR0_SFSS</dfn>		(1U &lt;&lt; 16)	/* Superset Features</u></td></tr>
<tr><th id="56">56</th><td><u>						   Secondary Select */</u></td></tr>
<tr><th id="57">57</th><td></td></tr>
<tr><th id="58">58</th><td><u>#define <dfn class="macro" id="_M/ARTISEA_PCI_SUDCSCR" data-ref="_M/ARTISEA_PCI_SUDCSCR">ARTISEA_PCI_SUDCSCR</dfn>	0xa0</u></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/SUDCSCR_DMA_WCAE" data-ref="_M/SUDCSCR_DMA_WCAE">SUDCSCR_DMA_WCAE</dfn>	0x02		/* Write cache align enable */</u></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/SUDCSCR_DMA_RCAE" data-ref="_M/SUDCSCR_DMA_RCAE">SUDCSCR_DMA_RCAE</dfn>	0x01		/* Read cache align enable */</u></td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td><i>/*</i></td></tr>
<tr><th id="63">63</th><td><i> * DPA mode shared registers.</i></td></tr>
<tr><th id="64">64</th><td><i> */</i></td></tr>
<tr><th id="65">65</th><td><u>#define	<dfn class="macro" id="_M/ARTISEA_SUPDIPR" data-ref="_M/ARTISEA_SUPDIPR">ARTISEA_SUPDIPR</dfn>		0x00	/* DPA interrupt pending register */</u></td></tr>
<tr><th id="66">66</th><td><u>#define	<dfn class="macro" id="_M/SUPDIPR_PORTSHIFT" data-ref="_M/SUPDIPR_PORTSHIFT">SUPDIPR_PORTSHIFT</dfn>(x)	((x) * 8)</u></td></tr>
<tr><th id="67">67</th><td><u>#define	<dfn class="macro" id="_M/SUPDIPR_PHY_CS" data-ref="_M/SUPDIPR_PHY_CS">SUPDIPR_PHY_CS</dfn>		(1U &lt;&lt; 0)	/* PHY change state */</u></td></tr>
<tr><th id="68">68</th><td><u>#define	<dfn class="macro" id="_M/SUPDIPR_PHY_RDY" data-ref="_M/SUPDIPR_PHY_RDY">SUPDIPR_PHY_RDY</dfn>		(1U &lt;&lt; 1)	/* PHY ready */</u></td></tr>
<tr><th id="69">69</th><td><u>#define	<dfn class="macro" id="_M/SUPDIPR_FIFO_ERR" data-ref="_M/SUPDIPR_FIFO_ERR">SUPDIPR_FIFO_ERR</dfn>	(1U &lt;&lt; 2)	/* FIFO error */</u></td></tr>
<tr><th id="70">70</th><td><u>#define	<dfn class="macro" id="_M/SUPDIPR_ERR_RCVD" data-ref="_M/SUPDIPR_ERR_RCVD">SUPDIPR_ERR_RCVD</dfn>	(1U &lt;&lt; 3)	/* ERR received */</u></td></tr>
<tr><th id="71">71</th><td><u>#define	<dfn class="macro" id="_M/SUPDIPR_U_FIS_R" data-ref="_M/SUPDIPR_U_FIS_R">SUPDIPR_U_FIS_R</dfn>		(1U &lt;&lt; 4)	/* unrecog. FIS reception */</u></td></tr>
<tr><th id="72">72</th><td><u>#define	<dfn class="macro" id="_M/SUPDIPR_DATA_I" data-ref="_M/SUPDIPR_DATA_I">SUPDIPR_DATA_I</dfn>		(1U &lt;&lt; 5)	/* data integrity */</u></td></tr>
<tr><th id="73">73</th><td><u>#define	<dfn class="macro" id="_M/SUPDIPR_CRC_ED" data-ref="_M/SUPDIPR_CRC_ED">SUPDIPR_CRC_ED</dfn>		(1U &lt;&lt; 6)	/* CRC error detected */</u></td></tr>
<tr><th id="74">74</th><td><u>#define	<dfn class="macro" id="_M/SUPDIPR_IDE" data-ref="_M/SUPDIPR_IDE">SUPDIPR_IDE</dfn>		(1U &lt;&lt; 7)	/* IDE interrupt */</u></td></tr>
<tr><th id="75">75</th><td></td></tr>
<tr><th id="76">76</th><td><u>#define	<dfn class="macro" id="_M/ARTISEA_SUPDIMR" data-ref="_M/ARTISEA_SUPDIMR">ARTISEA_SUPDIMR</dfn>		0x04	/* DPA interrupt mask register */</u></td></tr>
<tr><th id="77">77</th><td>	<i>/* See SUPDIPR bits. */</i></td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td><i>/*</i></td></tr>
<tr><th id="80">80</th><td><i> * DPA mode offset to per-port registers.</i></td></tr>
<tr><th id="81">81</th><td><i> */</i></td></tr>
<tr><th id="82">82</th><td><u>#define	<dfn class="macro" id="_M/ARTISEA_DPA_PORT_BASE" data-ref="_M/ARTISEA_DPA_PORT_BASE">ARTISEA_DPA_PORT_BASE</dfn>(x) (((x) + 1) * 0x200)</u></td></tr>
<tr><th id="83">83</th><td></td></tr>
<tr><th id="84">84</th><td><i>/*</i></td></tr>
<tr><th id="85">85</th><td><i> * DPA mode per-port registers.</i></td></tr>
<tr><th id="86">86</th><td><i> */</i></td></tr>
<tr><th id="87">87</th><td><u>#define	<dfn class="macro" id="_M/ARTISEA_SUPDDR" data-ref="_M/ARTISEA_SUPDDR">ARTISEA_SUPDDR</dfn>		0x00	/* DPA data port register */</u></td></tr>
<tr><th id="88">88</th><td>	<i>/* ATA/ATAPI compatible */</i></td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td><u>#define	<dfn class="macro" id="_M/ARTISEA_SUPDER" data-ref="_M/ARTISEA_SUPDER">ARTISEA_SUPDER</dfn>		0x04	/* DPA error register */</u></td></tr>
<tr><th id="91">91</th><td>	<i>/* ATA/ATAPI compatible */</i></td></tr>
<tr><th id="92">92</th><td></td></tr>
<tr><th id="93">93</th><td><u>#define	<dfn class="macro" id="_M/ARTISEA_SUPDFR" data-ref="_M/ARTISEA_SUPDFR">ARTISEA_SUPDFR</dfn>		0x06	/* DPA features register */</u></td></tr>
<tr><th id="94">94</th><td>	<i>/* ATA/ATAPI compatible */</i></td></tr>
<tr><th id="95">95</th><td></td></tr>
<tr><th id="96">96</th><td><u>#define	<dfn class="macro" id="_M/ARTISEA_SUPDCSR" data-ref="_M/ARTISEA_SUPDCSR">ARTISEA_SUPDCSR</dfn>		0x08	/* DPA sector count register */</u></td></tr>
<tr><th id="97">97</th><td>	<i>/* ATA/ATAPI compatible */</i></td></tr>
<tr><th id="98">98</th><td></td></tr>
<tr><th id="99">99</th><td><u>#define	<dfn class="macro" id="_M/ARTISEA_SUPDSNR" data-ref="_M/ARTISEA_SUPDSNR">ARTISEA_SUPDSNR</dfn>		0x0c	/* DPA sector number register */</u></td></tr>
<tr><th id="100">100</th><td>	<i>/* ATA/ATAPI compatible */</i></td></tr>
<tr><th id="101">101</th><td></td></tr>
<tr><th id="102">102</th><td><u>#define	<dfn class="macro" id="_M/ARTISEA_SUPDCLR" data-ref="_M/ARTISEA_SUPDCLR">ARTISEA_SUPDCLR</dfn>		0x10	/* DPA cylinder low register */</u></td></tr>
<tr><th id="103">103</th><td>	<i>/* ATA/ATAPI compatible */</i></td></tr>
<tr><th id="104">104</th><td></td></tr>
<tr><th id="105">105</th><td><u>#define	<dfn class="macro" id="_M/ARTISEA_SUPDCHR" data-ref="_M/ARTISEA_SUPDCHR">ARTISEA_SUPDCHR</dfn>		0x14	/* DPA cylinder high register */</u></td></tr>
<tr><th id="106">106</th><td>	<i>/* ATA/ATAPI compatible */</i></td></tr>
<tr><th id="107">107</th><td></td></tr>
<tr><th id="108">108</th><td><u>#define	<dfn class="macro" id="_M/ARTISEA_SUPDDHR" data-ref="_M/ARTISEA_SUPDDHR">ARTISEA_SUPDDHR</dfn>		0x18	/* DPA device/head register */</u></td></tr>
<tr><th id="109">109</th><td>	<i>/* ATA/ATAPI compatible */</i></td></tr>
<tr><th id="110">110</th><td></td></tr>
<tr><th id="111">111</th><td><u>#define	<dfn class="macro" id="_M/ARTISEA_SUPDSR" data-ref="_M/ARTISEA_SUPDSR">ARTISEA_SUPDSR</dfn>		0x1c	/* DPA status register */</u></td></tr>
<tr><th id="112">112</th><td>	<i>/* ATA/ATAPI compatible */</i></td></tr>
<tr><th id="113">113</th><td></td></tr>
<tr><th id="114">114</th><td><u>#define	<dfn class="macro" id="_M/ARTISEA_SUPDCR" data-ref="_M/ARTISEA_SUPDCR">ARTISEA_SUPDCR</dfn>		0x1d	/* DPA command register */</u></td></tr>
<tr><th id="115">115</th><td>	<i>/* ATA/ATAPI compatible */</i></td></tr>
<tr><th id="116">116</th><td></td></tr>
<tr><th id="117">117</th><td><u>#define	<dfn class="macro" id="_M/ARTISEA_SUPDASR" data-ref="_M/ARTISEA_SUPDASR">ARTISEA_SUPDASR</dfn>		0x28	/* DPA alt. status register */</u></td></tr>
<tr><th id="118">118</th><td>	<i>/* ATA/ATAPI compatible */</i></td></tr>
<tr><th id="119">119</th><td></td></tr>
<tr><th id="120">120</th><td><u>#define	<dfn class="macro" id="_M/ARTISEA_SUPDDCTLR" data-ref="_M/ARTISEA_SUPDDCTLR">ARTISEA_SUPDDCTLR</dfn>	0x29	/* DPA device control register */</u></td></tr>
<tr><th id="121">121</th><td>	<i>/* ATA/ATAPI compatible */</i></td></tr>
<tr><th id="122">122</th><td></td></tr>
<tr><th id="123">123</th><td><u>#define	<dfn class="macro" id="_M/ARTISEA_SUPDUDDTPR" data-ref="_M/ARTISEA_SUPDUDDTPR">ARTISEA_SUPDUDDTPR</dfn>	0x64	/* DPA upper DMA desc. table pointer */</u></td></tr>
<tr><th id="124">124</th><td></td></tr>
<tr><th id="125">125</th><td><u>#define	<dfn class="macro" id="_M/ARTISEA_SUPDUDDPR" data-ref="_M/ARTISEA_SUPDUDDPR">ARTISEA_SUPDUDDPR</dfn>	0x6c	/* DPA upper DMA data buffer pointer */</u></td></tr>
<tr><th id="126">126</th><td></td></tr>
<tr><th id="127">127</th><td><u>#define	<dfn class="macro" id="_M/ARTISEA_SUPDDCMDR" data-ref="_M/ARTISEA_SUPDDCMDR">ARTISEA_SUPDDCMDR</dfn>	0x70	/* DPA DMA command register */</u></td></tr>
<tr><th id="128">128</th><td>	<i>/* Almost compatible with PCI IDE, but not quite. */</i></td></tr>
<tr><th id="129">129</th><td><u>#define	<dfn class="macro" id="_M/SUPDDCMDR_START" data-ref="_M/SUPDDCMDR_START">SUPDDCMDR_START</dfn>		(1U &lt;&lt; 0)	/* start DMA transfer (c) */</u></td></tr>
<tr><th id="130">130</th><td><u>#define	<dfn class="macro" id="_M/SUPDDCMDR_WRITE" data-ref="_M/SUPDDCMDR_WRITE">SUPDDCMDR_WRITE</dfn>		(1U &lt;&lt; 3)	/* write *to memory* (c) */</u></td></tr>
<tr><th id="131">131</th><td><u>#define	<dfn class="macro" id="_M/SUPDDCMDR_DP_DMA_ACT" data-ref="_M/SUPDDCMDR_DP_DMA_ACT">SUPDDCMDR_DP_DMA_ACT</dfn>	(1U &lt;&lt; 8)	/* first party DMA active */</u></td></tr>
<tr><th id="132">132</th><td><u>#define	<dfn class="macro" id="_M/SUPDDCMDR_FP_DMA_DIR" data-ref="_M/SUPDDCMDR_FP_DMA_DIR">SUPDDCMDR_FP_DMA_DIR</dfn>	(1U &lt;&lt; 9)	/* 1 = host-&gt;device */</u></td></tr>
<tr><th id="133">133</th><td></td></tr>
<tr><th id="134">134</th><td><u>#define	<dfn class="macro" id="_M/ARTISEA_SUPDDSR" data-ref="_M/ARTISEA_SUPDDSR">ARTISEA_SUPDDSR</dfn>		0x72	/* DPA DMA status register */</u></td></tr>
<tr><th id="135">135</th><td>	<i>/* PCI IDE compatible */</i></td></tr>
<tr><th id="136">136</th><td></td></tr>
<tr><th id="137">137</th><td><u>#define	<dfn class="macro" id="_M/ARTISEA_SUPDDDTPR" data-ref="_M/ARTISEA_SUPDDDTPR">ARTISEA_SUPDDDTPR</dfn>	0x74	/* DPA DMA desc. table pointer */</u></td></tr>
<tr><th id="138">138</th><td></td></tr>
<tr><th id="139">139</th><td><u>#define	<dfn class="macro" id="_M/ARTISEA_SUPERSET_DPA_OFF" data-ref="_M/ARTISEA_SUPERSET_DPA_OFF">ARTISEA_SUPERSET_DPA_OFF</dfn> 0x100	/* offset to Superset regs: DPA mode */</u></td></tr>
<tr><th id="140">140</th><td></td></tr>
<tr><th id="141">141</th><td><u>#define	<dfn class="macro" id="_M/ARTISEA_SUPDSSSR" data-ref="_M/ARTISEA_SUPDSSSR">ARTISEA_SUPDSSSR</dfn>	0x000	/* DPA SATA SStatus register */</u></td></tr>
<tr><th id="142">142</th><td><u>#define	<dfn class="macro" id="_M/SUPDSSSR_IPM_NP" data-ref="_M/SUPDSSSR_IPM_NP">SUPDSSSR_IPM_NP</dfn>		(0 &lt;&lt; 8)	/* device not present */</u></td></tr>
<tr><th id="143">143</th><td><u>#define	<dfn class="macro" id="_M/SUPDSSSR_IPM_ACT" data-ref="_M/SUPDSSSR_IPM_ACT">SUPDSSSR_IPM_ACT</dfn>	(1U &lt;&lt; 8)	/* active state */</u></td></tr>
<tr><th id="144">144</th><td><u>#define	<dfn class="macro" id="_M/SUPDSSSR_IPM_PARTIAL" data-ref="_M/SUPDSSSR_IPM_PARTIAL">SUPDSSSR_IPM_PARTIAL</dfn>	(2U &lt;&lt; 8)	/* partial power mgmt */</u></td></tr>
<tr><th id="145">145</th><td><u>#define	<dfn class="macro" id="_M/SUPDSSSR_IPM_SLUMBER" data-ref="_M/SUPDSSSR_IPM_SLUMBER">SUPDSSSR_IPM_SLUMBER</dfn>	(6U &lt;&lt; 8)	/* slumber power mgmt */</u></td></tr>
<tr><th id="146">146</th><td><u>#define	<dfn class="macro" id="_M/SUPDSSSR_SPD_NP" data-ref="_M/SUPDSSSR_SPD_NP">SUPDSSSR_SPD_NP</dfn>		(0 &lt;&lt; 4)	/* device not present */</u></td></tr>
<tr><th id="147">147</th><td><u>#define	<dfn class="macro" id="_M/SUPDSSSR_SPD_G1" data-ref="_M/SUPDSSSR_SPD_G1">SUPDSSSR_SPD_G1</dfn>		(1U &lt;&lt; 4)	/* Generation 1 speed */</u></td></tr>
<tr><th id="148">148</th><td><u>#define	<dfn class="macro" id="_M/SUPDSSSR_DET_NP" data-ref="_M/SUPDSSSR_DET_NP">SUPDSSSR_DET_NP</dfn>		(0 &lt;&lt; 0)	/* device not present */</u></td></tr>
<tr><th id="149">149</th><td><u>#define	<dfn class="macro" id="_M/SUPDSSSR_DET_PHY_CNE" data-ref="_M/SUPDSSSR_DET_PHY_CNE">SUPDSSSR_DET_PHY_CNE</dfn>	(1U &lt;&lt; 0)	/* PHY comm. not established */</u></td></tr>
<tr><th id="150">150</th><td><u>#define	<dfn class="macro" id="_M/SUPDSSSR_DET_PHY_CE" data-ref="_M/SUPDSSSR_DET_PHY_CE">SUPDSSSR_DET_PHY_CE</dfn>	(3U &lt;&lt; 0)	/* PHY comm. established */</u></td></tr>
<tr><th id="151">151</th><td><u>#define	<dfn class="macro" id="_M/SUPDSSSR_DET_PHY_LOOP" data-ref="_M/SUPDSSSR_DET_PHY_LOOP">SUPDSSSR_DET_PHY_LOOP</dfn>	(4U &lt;&lt; 0)	/* loopback mode */</u></td></tr>
<tr><th id="152">152</th><td></td></tr>
<tr><th id="153">153</th><td><u>#define	<dfn class="macro" id="_M/ARTISEA_SUPDSSER" data-ref="_M/ARTISEA_SUPDSSER">ARTISEA_SUPDSSER</dfn>	0x004	/* DPA SATA SError register */</u></td></tr>
<tr><th id="154">154</th><td><u>#define	<dfn class="macro" id="_M/SUPDSSER_DIAG_F" data-ref="_M/SUPDSSER_DIAG_F">SUPDSSER_DIAG_F</dfn>		(1U &lt;&lt; 25)	/* invalid FIS type */</u></td></tr>
<tr><th id="155">155</th><td><u>#define	<dfn class="macro" id="_M/SUPDSSER_DIAG_T" data-ref="_M/SUPDSSER_DIAG_T">SUPDSSER_DIAG_T</dfn>		(1U &lt;&lt; 24)	/* not implemented */</u></td></tr>
<tr><th id="156">156</th><td><u>#define	<dfn class="macro" id="_M/SUPDSSER_DIAG_S" data-ref="_M/SUPDSSER_DIAG_S">SUPDSSER_DIAG_S</dfn>		(1U &lt;&lt; 23)	/* not implemented */</u></td></tr>
<tr><th id="157">157</th><td><u>#define	<dfn class="macro" id="_M/SUPDSSER_DIAG_H" data-ref="_M/SUPDSSER_DIAG_H">SUPDSSER_DIAG_H</dfn>		(1U &lt;&lt; 22)	/* handshake error */</u></td></tr>
<tr><th id="158">158</th><td><u>#define	<dfn class="macro" id="_M/SUPDSSER_DIAG_C" data-ref="_M/SUPDSSER_DIAG_C">SUPDSSER_DIAG_C</dfn>		(1U &lt;&lt; 21)	/* CRC error */</u></td></tr>
<tr><th id="159">159</th><td><u>#define	<dfn class="macro" id="_M/SUPDSSER_DIAG_D" data-ref="_M/SUPDSSER_DIAG_D">SUPDSSER_DIAG_D</dfn>		(1U &lt;&lt; 20)	/* disparity error */</u></td></tr>
<tr><th id="160">160</th><td><u>#define	<dfn class="macro" id="_M/SUPDSSER_DIAG_B" data-ref="_M/SUPDSSER_DIAG_B">SUPDSSER_DIAG_B</dfn>		(1U &lt;&lt; 19)	/* not implemented */</u></td></tr>
<tr><th id="161">161</th><td><u>#define	<dfn class="macro" id="_M/SUPDSSER_DIAG_W" data-ref="_M/SUPDSSER_DIAG_W">SUPDSSER_DIAG_W</dfn>		(1U &lt;&lt; 18)	/* comm wake */</u></td></tr>
<tr><th id="162">162</th><td><u>#define	<dfn class="macro" id="_M/SUPDSSER_DIAG_I" data-ref="_M/SUPDSSER_DIAG_I">SUPDSSER_DIAG_I</dfn>		(1U &lt;&lt; 17)	/* not implemented */</u></td></tr>
<tr><th id="163">163</th><td><u>#define	<dfn class="macro" id="_M/SUPDSSER_DIAG_N" data-ref="_M/SUPDSSER_DIAG_N">SUPDSSER_DIAG_N</dfn>		(1U &lt;&lt; 16)	/* PHY RDY state change */</u></td></tr>
<tr><th id="164">164</th><td><u>#define	<dfn class="macro" id="_M/SUPDSSER_ERR_E" data-ref="_M/SUPDSSER_ERR_E">SUPDSSER_ERR_E</dfn>		(1U &lt;&lt; 11)	/* internal error */</u></td></tr>
<tr><th id="165">165</th><td><u>#define	<dfn class="macro" id="_M/SUPDSSER_ERR_P" data-ref="_M/SUPDSSER_ERR_P">SUPDSSER_ERR_P</dfn>		(1U &lt;&lt; 10)	/* protocol error */</u></td></tr>
<tr><th id="166">166</th><td><u>#define	<dfn class="macro" id="_M/SUPDSSER_ERR_C" data-ref="_M/SUPDSSER_ERR_C">SUPDSSER_ERR_C</dfn>		(1U &lt;&lt; 9)	/* non-recovered comm. */</u></td></tr>
<tr><th id="167">167</th><td><u>#define	<dfn class="macro" id="_M/SUPDSSER_ERR_T" data-ref="_M/SUPDSSER_ERR_T">SUPDSSER_ERR_T</dfn>		(1U &lt;&lt; 8)	/* non-recovered TDIE */</u></td></tr>
<tr><th id="168">168</th><td><u>#define	<dfn class="macro" id="_M/SUPDSSER_ERR_M" data-ref="_M/SUPDSSER_ERR_M">SUPDSSER_ERR_M</dfn>		(1U &lt;&lt; 1)	/* recovered comm. */</u></td></tr>
<tr><th id="169">169</th><td><u>#define	<dfn class="macro" id="_M/SUPDSSER_ERR_I" data-ref="_M/SUPDSSER_ERR_I">SUPDSSER_ERR_I</dfn>		(1U &lt;&lt; 0)	/* not implemented */</u></td></tr>
<tr><th id="170">170</th><td></td></tr>
<tr><th id="171">171</th><td><u>#define	<dfn class="macro" id="_M/ARTISEA_SUPDSSCR" data-ref="_M/ARTISEA_SUPDSSCR">ARTISEA_SUPDSSCR</dfn>	0x008	/* DPA SATA SControl register */</u></td></tr>
<tr><th id="172">172</th><td><u>#define	<dfn class="macro" id="_M/SUPDSSCR_IPM_ANY" data-ref="_M/SUPDSSCR_IPM_ANY">SUPDSSCR_IPM_ANY</dfn>	(0 &lt;&lt; 8)	/* no IPM mode restrictions */</u></td></tr>
<tr><th id="173">173</th><td><u>#define	<dfn class="macro" id="_M/SUPDSSCR_IPM_NO_PARTIAL" data-ref="_M/SUPDSSCR_IPM_NO_PARTIAL">SUPDSSCR_IPM_NO_PARTIAL</dfn>	(1U &lt;&lt; 8)	/* no PARTIAL mode */</u></td></tr>
<tr><th id="174">174</th><td><u>#define	<dfn class="macro" id="_M/SUPDSSCR_IPM_NO_SLUMBER" data-ref="_M/SUPDSSCR_IPM_NO_SLUMBER">SUPDSSCR_IPM_NO_SLUMBER</dfn>	(2U &lt;&lt; 8)	/* no SLUMBER mode */</u></td></tr>
<tr><th id="175">175</th><td><u>#define	<dfn class="macro" id="_M/SUPDSSCR_IPM_NONE" data-ref="_M/SUPDSSCR_IPM_NONE">SUPDSSCR_IPM_NONE</dfn>	(3U &lt;&lt; 8)	/* no PM allowed */</u></td></tr>
<tr><th id="176">176</th><td><u>#define	<dfn class="macro" id="_M/SUPDSSCR_SPD_ANY" data-ref="_M/SUPDSSCR_SPD_ANY">SUPDSSCR_SPD_ANY</dfn>	(0 &lt;&lt; 4)	/* no speed restrictions */</u></td></tr>
<tr><th id="177">177</th><td><u>#define	<dfn class="macro" id="_M/SUPDSSCR_SPD_G1" data-ref="_M/SUPDSSCR_SPD_G1">SUPDSSCR_SPD_G1</dfn>		(1U &lt;&lt; 4)	/* &lt;= Generation 1 */</u></td></tr>
<tr><th id="178">178</th><td><u>#define	<dfn class="macro" id="_M/SUPDSSCR_DET_NORM" data-ref="_M/SUPDSSCR_DET_NORM">SUPDSSCR_DET_NORM</dfn>	(0 &lt;&lt; 0)	/* normal operation */</u></td></tr>
<tr><th id="179">179</th><td><u>#define	<dfn class="macro" id="_M/SUPDSSCR_DET_INIT" data-ref="_M/SUPDSSCR_DET_INIT">SUPDSSCR_DET_INIT</dfn>	(1U &lt;&lt; 0)	/* comm. init */</u></td></tr>
<tr><th id="180">180</th><td><u>#define	<dfn class="macro" id="_M/SUPDSSCR_DET_DISABLE" data-ref="_M/SUPDSSCR_DET_DISABLE">SUPDSSCR_DET_DISABLE</dfn>	(4U &lt;&lt; 0)	/* disable interface */</u></td></tr>
<tr><th id="181">181</th><td></td></tr>
<tr><th id="182">182</th><td><u>#define	<dfn class="macro" id="_M/ARTISEA_SUPDSDBR" data-ref="_M/ARTISEA_SUPDSDBR">ARTISEA_SUPDSDBR</dfn>	0x00c	/* DPA Set Device Bits register */</u></td></tr>
<tr><th id="183">183</th><td></td></tr>
<tr><th id="184">184</th><td><u>#define	<dfn class="macro" id="_M/ARTISEA_SUPDPFR" data-ref="_M/ARTISEA_SUPDPFR">ARTISEA_SUPDPFR</dfn>		0x040	/* DPA PHY feature register */</u></td></tr>
<tr><th id="185">185</th><td><u>#define	<dfn class="macro" id="_M/SUPDPFR_SSCEN" data-ref="_M/SUPDPFR_SSCEN">SUPDPFR_SSCEN</dfn>		(1U &lt;&lt; 16)	/* SSC enable */</u></td></tr>
<tr><th id="186">186</th><td><u>#define	<dfn class="macro" id="_M/SUPDPFR_FVS" data-ref="_M/SUPDPFR_FVS">SUPDPFR_FVS</dfn>		(1U &lt;&lt; 14)	/* full voltage swing */</u></td></tr>
<tr><th id="187">187</th><td></td></tr>
<tr><th id="188">188</th><td><u>#define	<dfn class="macro" id="_M/ARTISEA_SUPDBFCSR" data-ref="_M/ARTISEA_SUPDBFCSR">ARTISEA_SUPDBFCSR</dfn>	0x044	/* DPA BIST FIS ctrl/stat register */</u></td></tr>
<tr><th id="189">189</th><td><u>#define	<dfn class="macro" id="_M/SUPDBFCSR_PAT_D21_5" data-ref="_M/SUPDBFCSR_PAT_D21_5">SUPDBFCSR_PAT_D21_5</dfn>	(0 &lt;&lt; 30)	/* D21.5s */</u></td></tr>
<tr><th id="190">190</th><td><u>#define	<dfn class="macro" id="_M/SUPDBFCSR_PAT_D24_3" data-ref="_M/SUPDBFCSR_PAT_D24_3">SUPDBFCSR_PAT_D24_3</dfn>	(1U &lt;&lt; 30)	/* D24.3s */</u></td></tr>
<tr><th id="191">191</th><td><u>#define	<dfn class="macro" id="_M/SUPDBFCSR_PAT_D10_2" data-ref="_M/SUPDBFCSR_PAT_D10_2">SUPDBFCSR_PAT_D10_2</dfn>	(2U &lt;&lt; 30)	/* D10.2 / K28.5 */</u></td></tr>
<tr><th id="192">192</th><td><u>#define	<dfn class="macro" id="_M/SUPDBFCSR_PAT_COUNT" data-ref="_M/SUPDBFCSR_PAT_COUNT">SUPDBFCSR_PAT_COUNT</dfn>	(3U &lt;&lt; 30)	/* counting */</u></td></tr>
<tr><th id="193">193</th><td><u>#define	<dfn class="macro" id="_M/SUPDBFCSR_CS_D21_5" data-ref="_M/SUPDBFCSR_CS_D21_5">SUPDBFCSR_CS_D21_5</dfn>	(0 &lt;&lt; 28)</u></td></tr>
<tr><th id="194">194</th><td><u>#define	<dfn class="macro" id="_M/SUPDBFCSR_CS_D24_3" data-ref="_M/SUPDBFCSR_CS_D24_3">SUPDBFCSR_CS_D24_3</dfn>	(1U &lt;&lt; 28)</u></td></tr>
<tr><th id="195">195</th><td><u>#define	<dfn class="macro" id="_M/SUPDBFCSR_CS_D10_2" data-ref="_M/SUPDBFCSR_CS_D10_2">SUPDBFCSR_CS_D10_2</dfn>	(2U &lt;&lt; 28)</u></td></tr>
<tr><th id="196">196</th><td><u>#define	<dfn class="macro" id="_M/SUPDBFCSR_CS_COUNT" data-ref="_M/SUPDBFCSR_CS_COUNT">SUPDBFCSR_CS_COUNT</dfn>	(3U &lt;&lt; 30)</u></td></tr>
<tr><th id="197">197</th><td><u>#define	<dfn class="macro" id="_M/SUPDBFCSR_CLEAR_ERRS" data-ref="_M/SUPDBFCSR_CLEAR_ERRS">SUPDBFCSR_CLEAR_ERRS</dfn>	(1U &lt;&lt; 25)	/* clear errors/frames */</u></td></tr>
<tr><th id="198">198</th><td><u>#define	<dfn class="macro" id="_M/SUPDBFCSR_CE" data-ref="_M/SUPDBFCSR_CE">SUPDBFCSR_CE</dfn>		(1U &lt;&lt; 24)	/* BIST check enable */</u></td></tr>
<tr><th id="199">199</th><td><u>#define	<dfn class="macro" id="_M/SUPDBFCSR_PE" data-ref="_M/SUPDBFCSR_PE">SUPDBFCSR_PE</dfn>		(1U &lt;&lt; 23)	/* BIST pattern enable */</u></td></tr>
<tr><th id="200">200</th><td><u>#define	<dfn class="macro" id="_M/SUPDBFCSR_K28_5" data-ref="_M/SUPDBFCSR_K28_5">SUPDBFCSR_K28_5</dfn>		((1U &lt;&lt; 16) |				\</u></td></tr>
<tr><th id="201">201</th><td><u>				 (1U &lt;&lt; 8)	/* send K28.5s */</u></td></tr>
<tr><th id="202">202</th><td><u>#define	<dfn class="macro" id="_M/SUPDBFCSR_BIST_ACT_RX" data-ref="_M/SUPDBFCSR_BIST_ACT_RX">SUPDBFCSR_BIST_ACT_RX</dfn>	(1U &lt;&lt; 15)	/* BIST Act. FIS was rx'd */</u></td></tr>
<tr><th id="203">203</th><td><u>#define	<dfn class="macro" id="_M/SUPDBFCSR_BIST_ACT_RX_TO" data-ref="_M/SUPDBFCSR_BIST_ACT_RX_TO">SUPDBFCSR_BIST_ACT_RX_TO</dfn> (1U &lt;&lt; 14)	/* ...with transmit-only */</u></td></tr>
<tr><th id="204">204</th><td><u>#define	<dfn class="macro" id="_M/SUPDBFCSR_BIST_ACT_RX_AB" data-ref="_M/SUPDBFCSR_BIST_ACT_RX_AB">SUPDBFCSR_BIST_ACT_RX_AB</dfn> (1U &lt;&lt; 13)	/* ...with align-bypass */</u></td></tr>
<tr><th id="205">205</th><td><u>#define	<dfn class="macro" id="_M/SUPDBFCSR_BIST_ACT_RX_SB" data-ref="_M/SUPDBFCSR_BIST_ACT_RX_SB">SUPDBFCSR_BIST_ACT_RX_SB</dfn> (1U &lt;&lt; 12)	/* ...with scrambling-bypass */</u></td></tr>
<tr><th id="206">206</th><td><u>#define	<dfn class="macro" id="_M/SUPDBFCSR_BIST_ACT_RX_RT" data-ref="_M/SUPDBFCSR_BIST_ACT_RX_RT">SUPDBFCSR_BIST_ACT_RX_RT</dfn> (1U &lt;&lt; 11)	/* ...with retimed */</u></td></tr>
<tr><th id="207">207</th><td><u>#define	<dfn class="macro" id="_M/SUPDBFCSR_BIST_ACT_RX_P" data-ref="_M/SUPDBFCSR_BIST_ACT_RX_P">SUPDBFCSR_BIST_ACT_RX_P</dfn>  (1U &lt;&lt; 10)	/* ...with primitive */</u></td></tr>
<tr><th id="208">208</th><td><u>#define	<dfn class="macro" id="_M/SUPDBFCSR_BIST_ACT_RX_AFEL" data-ref="_M/SUPDBFCSR_BIST_ACT_RX_AFEL">SUPDBFCSR_BIST_ACT_RX_AFEL</dfn> (1U &lt;&lt; 9)	/* ...with AFE loopback */</u></td></tr>
<tr><th id="209">209</th><td><u>#define	<dfn class="macro" id="_M/SUPDBFCSR_BIST_ACT_TX" data-ref="_M/SUPDBFCSR_BIST_ACT_TX">SUPDBFCSR_BIST_ACT_TX</dfn>	(1U &lt;&lt; 7)	/* send BIST Act. FIS */</u></td></tr>
<tr><th id="210">210</th><td><u>#define	<dfn class="macro" id="_M/SUPDBFCSR_BIST_ACT_TX_TO" data-ref="_M/SUPDBFCSR_BIST_ACT_TX_TO">SUPDBFCSR_BIST_ACT_TX_TO</dfn> (1U &lt;&lt; 6)	/* ...with transmit-only */</u></td></tr>
<tr><th id="211">211</th><td><u>#define	<dfn class="macro" id="_M/SUPDBFCSR_BIST_ACT_TX_AB" data-ref="_M/SUPDBFCSR_BIST_ACT_TX_AB">SUPDBFCSR_BIST_ACT_TX_AB</dfn> (1U &lt;&lt; 5)	/* ...with align-bypass */</u></td></tr>
<tr><th id="212">212</th><td><u>#define	<dfn class="macro" id="_M/SUPDBFCSR_BIST_ACT_TX_SB" data-ref="_M/SUPDBFCSR_BIST_ACT_TX_SB">SUPDBFCSR_BIST_ACT_TX_SB</dfn> (1U &lt;&lt; 4)	/* ...with scrambling-bypass */</u></td></tr>
<tr><th id="213">213</th><td><u>#define	<dfn class="macro" id="_M/SUPDBFCSR_BIST_ACT_TX_RT" data-ref="_M/SUPDBFCSR_BIST_ACT_TX_RT">SUPDBFCSR_BIST_ACT_TX_RT</dfn> (1U &lt;&lt; 3)	/* ...with retimed */</u></td></tr>
<tr><th id="214">214</th><td><u>#define	<dfn class="macro" id="_M/SUPDBFCSR_BIST_ACT_TX_P" data-ref="_M/SUPDBFCSR_BIST_ACT_TX_P">SUPDBFCSR_BIST_ACT_TX_P</dfn>  (1U &lt;&lt; 2)	/* ...with primitive */</u></td></tr>
<tr><th id="215">215</th><td><u>#define	<dfn class="macro" id="_M/SUPDBFCSR_BIST_ACT_TX_AFEL" data-ref="_M/SUPDBFCSR_BIST_ACT_TX_AFEL">SUPDBFCSR_BIST_ACT_TX_AFEL</dfn> (1U &lt;&lt; 1)	/* ...with AFE loopback */</u></td></tr>
<tr><th id="216">216</th><td><u>#define	<dfn class="macro" id="_M/SUPDBFCSR_INIT_NE_TO" data-ref="_M/SUPDBFCSR_INIT_NE_TO">SUPDBFCSR_INIT_NE_TO</dfn>	(1U &lt;&lt; 0)	/* init. near-end tx-only */</u></td></tr>
<tr><th id="217">217</th><td></td></tr>
<tr><th id="218">218</th><td><u>#define	<dfn class="macro" id="_M/ARTISEA_SUPDBER" data-ref="_M/ARTISEA_SUPDBER">ARTISEA_SUPDBER</dfn>		0x048	/* DPA BIST errors register */</u></td></tr>
<tr><th id="219">219</th><td></td></tr>
<tr><th id="220">220</th><td><u>#define	<dfn class="macro" id="_M/ARTISEA_SUPDBFR" data-ref="_M/ARTISEA_SUPDBFR">ARTISEA_SUPDBFR</dfn>		0x04c	/* DPA BIST frames register */</u></td></tr>
<tr><th id="221">221</th><td></td></tr>
<tr><th id="222">222</th><td><u>#define	<dfn class="macro" id="_M/ARTISEA_SUPDHBDLR" data-ref="_M/ARTISEA_SUPDHBDLR">ARTISEA_SUPDHBDLR</dfn>	0x050	/* DPA Host BIST data low register */</u></td></tr>
<tr><th id="223">223</th><td></td></tr>
<tr><th id="224">224</th><td><u>#define	<dfn class="macro" id="_M/ARTISEA_SUPDHBDHR" data-ref="_M/ARTISEA_SUPDHBDHR">ARTISEA_SUPDHBDHR</dfn>	0x054	/* DPA Host BIST data high register */</u></td></tr>
<tr><th id="225">225</th><td></td></tr>
<tr><th id="226">226</th><td><u>#define	<dfn class="macro" id="_M/ARTISEA_SUPDDBDLR" data-ref="_M/ARTISEA_SUPDDBDLR">ARTISEA_SUPDDBDLR</dfn>	0x058	/* DPA Device BIST data low */</u></td></tr>
<tr><th id="227">227</th><td></td></tr>
<tr><th id="228">228</th><td><u>#define	<dfn class="macro" id="_M/ARTISEA_SUPDDBDHR" data-ref="_M/ARTISEA_SUPDDBDHR">ARTISEA_SUPDDBDHR</dfn>	0x05c	/* DPA Device BIST data high */</u></td></tr>
<tr><th id="229">229</th><td></td></tr>
<tr><th id="230">230</th><td><u>#define	<dfn class="macro" id="_M/ARTISEA_SUPDDSFCSR" data-ref="_M/ARTISEA_SUPDDSFCSR">ARTISEA_SUPDDSFCSR</dfn>	0x068	/* DPA DMA setup FIS ctrl/stat */</u></td></tr>
<tr><th id="231">231</th><td><u>#define	<dfn class="macro" id="_M/SUPDDSFCSR_DIR" data-ref="_M/SUPDDSFCSR_DIR">SUPDDSFCSR_DIR</dfn>		(1U &lt;&lt; 31)	/* First Party setup FIS</u></td></tr>
<tr><th id="232">232</th><td><u>						   word 0 direction bit</u></td></tr>
<tr><th id="233">233</th><td><u>						   (1 == tx -&gt; rx) */</u></td></tr>
<tr><th id="234">234</th><td><u>#define	<dfn class="macro" id="_M/SUPDDSFCSR_INTR" data-ref="_M/SUPDDSFCSR_INTR">SUPDDSFCSR_INTR</dfn>		(1U &lt;&lt; 30)	/* rcvd's First Party setup</u></td></tr>
<tr><th id="235">235</th><td><u>						   FIS with I bit set */</u></td></tr>
<tr><th id="236">236</th><td><u>#define	<dfn class="macro" id="_M/SUPDDSFCSR_START_SETUP" data-ref="_M/SUPDDSFCSR_START_SETUP">SUPDDSFCSR_START_SETUP</dfn>	(1U &lt;&lt; 28)	/* send DMA setup FIS */</u></td></tr>
<tr><th id="237">237</th><td><u>#define	<dfn class="macro" id="_M/SUPDDSFCSR_EN_FP_AP" data-ref="_M/SUPDDSFCSR_EN_FP_AP">SUPDDSFCSR_EN_FP_AP</dfn>	(1U &lt;&lt; 27)	/* enab. FP DMA auto-process */</u></td></tr>
<tr><th id="238">238</th><td><u>#define	<dfn class="macro" id="_M/SUPDDSFCSR_ABORT_TSM" data-ref="_M/SUPDDSFCSR_ABORT_TSM">SUPDDSFCSR_ABORT_TSM</dfn>	(1U &lt;&lt; 24)	/* abort xport/link SMs */</u></td></tr>
<tr><th id="239">239</th><td></td></tr>
<tr><th id="240">240</th><td><u>#define	<dfn class="macro" id="_M/ARTISEA_SUPDHDBILR" data-ref="_M/ARTISEA_SUPDHDBILR">ARTISEA_SUPDHDBILR</dfn>	0x06c	/* DPA Host DMA Buff. Id low */</u></td></tr>
<tr><th id="241">241</th><td></td></tr>
<tr><th id="242">242</th><td><u>#define	<dfn class="macro" id="_M/ARTISEA_SUPDHDBIHR" data-ref="_M/ARTISEA_SUPDHDBIHR">ARTISEA_SUPDHDBIHR</dfn>	0x070	/* DPA Host DMA Buff. Id high */</u></td></tr>
<tr><th id="243">243</th><td></td></tr>
<tr><th id="244">244</th><td><u>#define	<dfn class="macro" id="_M/ARTISEA_SUPDHRDR0" data-ref="_M/ARTISEA_SUPDHRDR0">ARTISEA_SUPDHRDR0</dfn>	0x074	/* DPA Host Resvd. DWORD 0 */</u></td></tr>
<tr><th id="245">245</th><td></td></tr>
<tr><th id="246">246</th><td><u>#define	<dfn class="macro" id="_M/ARTISEA_SUPDHDBOR" data-ref="_M/ARTISEA_SUPDHDBOR">ARTISEA_SUPDHDBOR</dfn>	0x078	/* DPA Host DMA Buff. offset */</u></td></tr>
<tr><th id="247">247</th><td></td></tr>
<tr><th id="248">248</th><td><u>#define	<dfn class="macro" id="_M/ARTISEA_SUPDHDTCR" data-ref="_M/ARTISEA_SUPDHDTCR">ARTISEA_SUPDHDTCR</dfn>	0x07c	/* DPA Host DMA xfer count */</u></td></tr>
<tr><th id="249">249</th><td></td></tr>
<tr><th id="250">250</th><td><u>#define	<dfn class="macro" id="_M/ARTISEA_SUPDHRDR1" data-ref="_M/ARTISEA_SUPDHRDR1">ARTISEA_SUPDHRDR1</dfn>	0x080	/* DPA Host Resvd. DWORD 1 */</u></td></tr>
<tr><th id="251">251</th><td></td></tr>
<tr><th id="252">252</th><td><u>#define	<dfn class="macro" id="_M/ARTISEA_SUPDDDBILR" data-ref="_M/ARTISEA_SUPDDDBILR">ARTISEA_SUPDDDBILR</dfn>	0x084	/* DPA Device DMA Buff. Id low */</u></td></tr>
<tr><th id="253">253</th><td></td></tr>
<tr><th id="254">254</th><td><u>#define	<dfn class="macro" id="_M/ARTISEA_SUPDDDBIHR" data-ref="_M/ARTISEA_SUPDDDBIHR">ARTISEA_SUPDDDBIHR</dfn>	0x088	/* DPA Device DMA Buff. Id high */</u></td></tr>
<tr><th id="255">255</th><td></td></tr>
<tr><th id="256">256</th><td><u>#define	<dfn class="macro" id="_M/ARTISEA_SUPDDRDR0" data-ref="_M/ARTISEA_SUPDDRDR0">ARTISEA_SUPDDRDR0</dfn>	0x08c	/* DPA Device Resvd. DWORD 0 */</u></td></tr>
<tr><th id="257">257</th><td></td></tr>
<tr><th id="258">258</th><td><u>#define	<dfn class="macro" id="_M/ARTISEA_SUPDDDBOR" data-ref="_M/ARTISEA_SUPDDDBOR">ARTISEA_SUPDDDBOR</dfn>	0x090	/* DPA Device DMA Buff. offset */</u></td></tr>
<tr><th id="259">259</th><td></td></tr>
<tr><th id="260">260</th><td><u>#define	<dfn class="macro" id="_M/ARTISEA_SUPDDTCR" data-ref="_M/ARTISEA_SUPDDTCR">ARTISEA_SUPDDTCR</dfn>	0x094	/* DPA Device DMA xfer count */</u></td></tr>
<tr><th id="261">261</th><td></td></tr>
<tr><th id="262">262</th><td><u>#define	<dfn class="macro" id="_M/ARTISEA_SUPDDRDR1" data-ref="_M/ARTISEA_SUPDDRDR1">ARTISEA_SUPDDRDR1</dfn>	0x09c	/* DPA Device Resvd. DWORD 1 */</u></td></tr>
<tr><th id="263">263</th><td></td></tr>
<tr><th id="264">264</th><td><u>#<span data-ppcond="38">endif</span> /* _DEV_PCI_PCIIDE_I31244_REG_H_ */</u></td></tr>
<tr><th id="265">265</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='artsata.c.html'>netbsd/sys/dev/pci/artsata.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
