begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/*  * Copyright (c) 1996, by Steve Passe  * All rights reserved.  *  * Redistribution and use in source and binary forms, with or without  * modification, are permitted provided that the following conditions  * are met:  * 1. Redistributions of source code must retain the above copyright  *    notice, this list of conditions and the following disclaimer.  * 2. The name of the developer may NOT be used to endorse or promote products  *    derived from this software without specific prior written permission.  *  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND  * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE  * ARE DISCLAIMED.  IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT  * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY  * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF  * SUCH DAMAGE.  *  * $FreeBSD$  */
end_comment

begin_include
include|#
directive|include
file|<sys/param.h>
end_include

begin_include
include|#
directive|include
file|<sys/systm.h>
end_include

begin_include
include|#
directive|include
file|<sys/bus.h>
end_include

begin_include
include|#
directive|include
file|<sys/lock.h>
end_include

begin_include
include|#
directive|include
file|<sys/mutex.h>
end_include

begin_include
include|#
directive|include
file|<sys/proc.h>
end_include

begin_include
include|#
directive|include
file|<machine/smptests.h>
end_include

begin_comment
comment|/** TEST_TEST1 */
end_comment

begin_include
include|#
directive|include
file|<machine/smp.h>
end_include

begin_include
include|#
directive|include
file|<machine/mpapic.h>
end_include

begin_include
include|#
directive|include
file|<machine/segments.h>
end_include

begin_include
include|#
directive|include
file|<i386/isa/intr_machdep.h>
end_include

begin_comment
comment|/* Xspuriousint() */
end_comment

begin_include
include|#
directive|include
file|<i386/isa/icu.h>
end_include

begin_comment
comment|/* apic_imen */
end_comment

begin_comment
comment|/* EISA Edge/Level trigger control registers */
end_comment

begin_define
define|#
directive|define
name|ELCR0
value|0x4d0
end_define

begin_comment
comment|/* eisa irq 0-7 */
end_comment

begin_define
define|#
directive|define
name|ELCR1
value|0x4d1
end_define

begin_comment
comment|/* eisa irq 8-15 */
end_comment

begin_comment
comment|/*  * pointers to pmapped apic hardware.  */
end_comment

begin_if
if|#
directive|if
name|defined
argument_list|(
name|APIC_IO
argument_list|)
end_if

begin_decl_stmt
specifier|volatile
name|ioapic_t
modifier|*
modifier|*
name|ioapic
decl_stmt|;
end_decl_stmt

begin_endif
endif|#
directive|endif
end_endif

begin_comment
comment|/* APIC_IO */
end_comment

begin_comment
comment|/*  * Enable APIC, configure interrupts.  */
end_comment

begin_function
name|void
name|apic_initialize
parameter_list|(
name|void
parameter_list|)
block|{
name|u_int
name|temp
decl_stmt|;
comment|/* setup LVT1 as ExtINT */
name|temp
operator|=
name|lapic
operator|.
name|lvt_lint0
expr_stmt|;
name|temp
operator|&=
operator|~
operator|(
name|APIC_LVT_M
operator||
name|APIC_LVT_TM
operator||
name|APIC_LVT_IIPP
operator||
name|APIC_LVT_DM
operator|)
expr_stmt|;
if|if
condition|(
name|PCPU_GET
argument_list|(
name|cpuid
argument_list|)
operator|==
literal|0
condition|)
name|temp
operator||=
literal|0x00000700
expr_stmt|;
comment|/* process ExtInts */
else|else
name|temp
operator||=
literal|0x00010700
expr_stmt|;
comment|/* mask ExtInts */
name|lapic
operator|.
name|lvt_lint0
operator|=
name|temp
expr_stmt|;
comment|/* setup LVT2 as NMI, masked till later... */
name|temp
operator|=
name|lapic
operator|.
name|lvt_lint1
expr_stmt|;
name|temp
operator|&=
operator|~
operator|(
name|APIC_LVT_M
operator||
name|APIC_LVT_TM
operator||
name|APIC_LVT_IIPP
operator||
name|APIC_LVT_DM
operator|)
expr_stmt|;
name|temp
operator||=
literal|0x00010400
expr_stmt|;
comment|/* masked, edge trigger, active hi */
name|lapic
operator|.
name|lvt_lint1
operator|=
name|temp
expr_stmt|;
comment|/* set the Task Priority Register as needed */
name|temp
operator|=
name|lapic
operator|.
name|tpr
expr_stmt|;
name|temp
operator|&=
operator|~
name|APIC_TPR_PRIO
expr_stmt|;
comment|/* clear priority field */
name|temp
operator||=
name|LOPRIO_LEVEL
expr_stmt|;
comment|/* allow INT arbitration */
name|lapic
operator|.
name|tpr
operator|=
name|temp
expr_stmt|;
comment|/* enable the local APIC */
name|temp
operator|=
name|lapic
operator|.
name|svr
expr_stmt|;
name|temp
operator||=
name|APIC_SVR_SWEN
expr_stmt|;
comment|/* software enable APIC */
name|temp
operator|&=
operator|~
name|APIC_SVR_FOCUS
expr_stmt|;
comment|/* enable 'focus processor' */
comment|/* set the 'spurious INT' vector */
if|if
condition|(
operator|(
name|XSPURIOUSINT_OFFSET
operator|&
name|APIC_SVR_VEC_FIX
operator|)
operator|!=
name|APIC_SVR_VEC_FIX
condition|)
name|panic
argument_list|(
literal|"bad XSPURIOUSINT_OFFSET: 0x%08x"
argument_list|,
name|XSPURIOUSINT_OFFSET
argument_list|)
expr_stmt|;
name|temp
operator|&=
operator|~
name|APIC_SVR_VEC_PROG
expr_stmt|;
comment|/* clear (programmable) vector field */
name|temp
operator||=
operator|(
name|XSPURIOUSINT_OFFSET
operator|&
name|APIC_SVR_VEC_PROG
operator|)
expr_stmt|;
if|#
directive|if
name|defined
argument_list|(
name|TEST_TEST1
argument_list|)
if|if
condition|(
name|PCPU_GET
argument_list|(
name|cpuid
argument_list|)
operator|==
name|GUARD_CPU
condition|)
block|{
name|temp
operator|&=
operator|~
name|APIC_SVR_SWEN
expr_stmt|;
comment|/* software DISABLE APIC */
block|}
endif|#
directive|endif
comment|/** TEST_TEST1 */
name|lapic
operator|.
name|svr
operator|=
name|temp
expr_stmt|;
block|}
end_function

begin_comment
comment|/*  * dump contents of local APIC registers  */
end_comment

begin_function
name|void
name|apic_dump
parameter_list|(
name|char
modifier|*
name|str
parameter_list|)
block|{
name|printf
argument_list|(
literal|"SMP: CPU%d %s:\n"
argument_list|,
name|PCPU_GET
argument_list|(
name|cpuid
argument_list|)
argument_list|,
name|str
argument_list|)
expr_stmt|;
name|printf
argument_list|(
literal|"     lint0: 0x%08x lint1: 0x%08x TPR: 0x%08x SVR: 0x%08x\n"
argument_list|,
name|lapic
operator|.
name|lvt_lint0
argument_list|,
name|lapic
operator|.
name|lvt_lint1
argument_list|,
name|lapic
operator|.
name|tpr
argument_list|,
name|lapic
operator|.
name|svr
argument_list|)
expr_stmt|;
block|}
end_function

begin_if
if|#
directive|if
name|defined
argument_list|(
name|APIC_IO
argument_list|)
end_if

begin_comment
comment|/*  * IO APIC code,  */
end_comment

begin_define
define|#
directive|define
name|IOAPIC_ISA_INTS
value|16
end_define

begin_define
define|#
directive|define
name|REDIRCNT_IOAPIC
parameter_list|(
name|A
parameter_list|)
define|\
value|((int)((io_apic_versions[(A)]& IOART_VER_MAXREDIR)>> MAXREDIRSHIFT) + 1)
end_define

begin_decl_stmt
specifier|static
name|int
name|trigger
name|__P
argument_list|(
operator|(
name|int
name|apic
operator|,
name|int
name|pin
operator|,
name|u_int32_t
operator|*
name|flags
operator|)
argument_list|)
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|void
name|polarity
name|__P
argument_list|(
operator|(
name|int
name|apic
operator|,
name|int
name|pin
operator|,
name|u_int32_t
operator|*
name|flags
operator|,
name|int
name|level
operator|)
argument_list|)
decl_stmt|;
end_decl_stmt

begin_define
define|#
directive|define
name|DEFAULT_FLAGS
define|\
value|((u_int32_t)		\ 	 (IOART_INTMSET |	\ 	  IOART_DESTPHY |	\ 	  IOART_DELLOPRI))
end_define

begin_define
define|#
directive|define
name|DEFAULT_ISA_FLAGS
define|\
value|((u_int32_t)		\ 	 (IOART_INTMSET |	\ 	  IOART_TRGREDG |	\ 	  IOART_INTAHI |	\ 	  IOART_DESTPHY |	\ 	  IOART_DELLOPRI))
end_define

begin_function
name|void
name|io_apic_set_id
parameter_list|(
name|int
name|apic
parameter_list|,
name|int
name|id
parameter_list|)
block|{
name|u_int32_t
name|ux
decl_stmt|;
name|ux
operator|=
name|io_apic_read
argument_list|(
name|apic
argument_list|,
name|IOAPIC_ID
argument_list|)
expr_stmt|;
comment|/* get current contents */
if|if
condition|(
operator|(
operator|(
name|ux
operator|&
name|APIC_ID_MASK
operator|)
operator|>>
literal|24
operator|)
operator|!=
name|id
condition|)
block|{
name|printf
argument_list|(
literal|"Changing APIC ID for IO APIC #%d"
literal|" from %d to %d on chip\n"
argument_list|,
name|apic
argument_list|,
operator|(
operator|(
name|ux
operator|&
name|APIC_ID_MASK
operator|)
operator|>>
literal|24
operator|)
argument_list|,
name|id
argument_list|)
expr_stmt|;
name|ux
operator|&=
operator|~
name|APIC_ID_MASK
expr_stmt|;
comment|/* clear the ID field */
name|ux
operator||=
operator|(
name|id
operator|<<
literal|24
operator|)
expr_stmt|;
name|io_apic_write
argument_list|(
name|apic
argument_list|,
name|IOAPIC_ID
argument_list|,
name|ux
argument_list|)
expr_stmt|;
comment|/* write new value */
name|ux
operator|=
name|io_apic_read
argument_list|(
name|apic
argument_list|,
name|IOAPIC_ID
argument_list|)
expr_stmt|;
comment|/* re-read&& test */
if|if
condition|(
operator|(
operator|(
name|ux
operator|&
name|APIC_ID_MASK
operator|)
operator|>>
literal|24
operator|)
operator|!=
name|id
condition|)
name|panic
argument_list|(
literal|"can't control IO APIC #%d ID, reg: 0x%08x"
argument_list|,
name|apic
argument_list|,
name|ux
argument_list|)
expr_stmt|;
block|}
block|}
end_function

begin_function
name|int
name|io_apic_get_id
parameter_list|(
name|int
name|apic
parameter_list|)
block|{
return|return
operator|(
name|io_apic_read
argument_list|(
name|apic
argument_list|,
name|IOAPIC_ID
argument_list|)
operator|&
name|APIC_ID_MASK
operator|)
operator|>>
literal|24
return|;
block|}
end_function

begin_comment
comment|/*  * Setup the IO APIC.  */
end_comment

begin_decl_stmt
specifier|extern
name|int
name|apic_pin_trigger
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* 'opaque' */
end_comment

begin_function
name|void
name|io_apic_setup_intpin
parameter_list|(
name|int
name|apic
parameter_list|,
name|int
name|pin
parameter_list|)
block|{
name|int
name|bus
decl_stmt|,
name|bustype
decl_stmt|,
name|irq
decl_stmt|;
name|u_char
name|select
decl_stmt|;
comment|/* the select register is 8 bits */
name|u_int32_t
name|flags
decl_stmt|;
comment|/* the window register is 32 bits */
name|u_int32_t
name|target
decl_stmt|;
comment|/* the window register is 32 bits */
name|u_int32_t
name|vector
decl_stmt|;
comment|/* the window register is 32 bits */
name|int
name|level
decl_stmt|;
name|critical_t
name|crit
decl_stmt|;
name|target
operator|=
name|IOART_DEST
expr_stmt|;
name|select
operator|=
name|pin
operator|*
literal|2
operator|+
name|IOAPIC_REDTBL0
expr_stmt|;
comment|/* register */
comment|/*  	 * Always disable interrupts, and by default map 	 * pin X to IRQX because the disable doesn't stick 	 * and the uninitialize vector will get translated  	 * into a panic. 	 * 	 * This is correct for IRQs 1 and 3-15.  In the other cases,  	 * any robust driver will handle the spurious interrupt, and  	 * the effective NOP beats a panic. 	 * 	 * A dedicated "bogus interrupt" entry in the IDT would 	 * be a nicer hack, although some one should find out  	 * why some systems are generating interrupts when they 	 * shouldn't and stop the carnage. 	 */
name|vector
operator|=
name|NRSVIDT
operator|+
name|pin
expr_stmt|;
comment|/* IDT vec */
name|crit
operator|=
name|cpu_critical_enter
argument_list|()
expr_stmt|;
name|mtx_lock_spin
argument_list|(
operator|&
name|icu_lock
argument_list|)
expr_stmt|;
name|io_apic_write
argument_list|(
name|apic
argument_list|,
name|select
argument_list|,
operator|(
name|io_apic_read
argument_list|(
name|apic
argument_list|,
name|select
argument_list|)
operator|&
operator|~
name|IOART_INTMASK
operator|&
operator|~
literal|0xff
operator|)
operator||
name|IOART_INTMSET
operator||
name|vector
argument_list|)
expr_stmt|;
name|mtx_unlock_spin
argument_list|(
operator|&
name|icu_lock
argument_list|)
expr_stmt|;
name|cpu_critical_exit
argument_list|(
name|crit
argument_list|)
expr_stmt|;
comment|/* we only deal with vectored INTs here */
if|if
condition|(
name|apic_int_type
argument_list|(
name|apic
argument_list|,
name|pin
argument_list|)
operator|!=
literal|0
condition|)
return|return;
name|irq
operator|=
name|apic_irq
argument_list|(
name|apic
argument_list|,
name|pin
argument_list|)
expr_stmt|;
if|if
condition|(
name|irq
operator|<
literal|0
condition|)
return|return;
comment|/* determine the bus type for this pin */
name|bus
operator|=
name|apic_src_bus_id
argument_list|(
name|apic
argument_list|,
name|pin
argument_list|)
expr_stmt|;
if|if
condition|(
name|bus
operator|==
operator|-
literal|1
condition|)
return|return;
name|bustype
operator|=
name|apic_bus_type
argument_list|(
name|bus
argument_list|)
expr_stmt|;
if|if
condition|(
operator|(
name|bustype
operator|==
name|ISA
operator|)
operator|&&
operator|(
name|pin
operator|<
name|IOAPIC_ISA_INTS
operator|)
operator|&&
operator|(
name|irq
operator|==
name|pin
operator|)
operator|&&
operator|(
name|apic_polarity
argument_list|(
name|apic
argument_list|,
name|pin
argument_list|)
operator|==
literal|0x1
operator|)
operator|&&
operator|(
name|apic_trigger
argument_list|(
name|apic
argument_list|,
name|pin
argument_list|)
operator|==
literal|0x3
operator|)
condition|)
block|{
comment|/*  		 * A broken BIOS might describe some ISA  		 * interrupts as active-high level-triggered. 		 * Use default ISA flags for those interrupts. 		 */
name|flags
operator|=
name|DEFAULT_ISA_FLAGS
expr_stmt|;
block|}
else|else
block|{
comment|/*  		 * Program polarity and trigger mode according to  		 * interrupt entry. 		 */
name|flags
operator|=
name|DEFAULT_FLAGS
expr_stmt|;
name|level
operator|=
name|trigger
argument_list|(
name|apic
argument_list|,
name|pin
argument_list|,
operator|&
name|flags
argument_list|)
expr_stmt|;
if|if
condition|(
name|level
operator|==
literal|1
condition|)
name|apic_pin_trigger
operator||=
operator|(
literal|1
operator|<<
name|irq
operator|)
expr_stmt|;
name|polarity
argument_list|(
name|apic
argument_list|,
name|pin
argument_list|,
operator|&
name|flags
argument_list|,
name|level
argument_list|)
expr_stmt|;
block|}
comment|/* program the appropriate registers */
if|if
condition|(
name|apic
operator|!=
literal|0
operator|||
name|pin
operator|!=
name|irq
condition|)
name|printf
argument_list|(
literal|"IOAPIC #%d intpin %d -> irq %d\n"
argument_list|,
name|apic
argument_list|,
name|pin
argument_list|,
name|irq
argument_list|)
expr_stmt|;
name|vector
operator|=
name|NRSVIDT
operator|+
name|irq
expr_stmt|;
comment|/* IDT vec */
name|crit
operator|=
name|cpu_critical_enter
argument_list|()
expr_stmt|;
name|mtx_lock_spin
argument_list|(
operator|&
name|icu_lock
argument_list|)
expr_stmt|;
name|io_apic_write
argument_list|(
name|apic
argument_list|,
name|select
argument_list|,
name|flags
operator||
name|vector
argument_list|)
expr_stmt|;
name|io_apic_write
argument_list|(
name|apic
argument_list|,
name|select
operator|+
literal|1
argument_list|,
name|target
argument_list|)
expr_stmt|;
name|mtx_unlock_spin
argument_list|(
operator|&
name|icu_lock
argument_list|)
expr_stmt|;
name|cpu_critical_exit
argument_list|(
name|crit
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
name|int
name|io_apic_setup
parameter_list|(
name|int
name|apic
parameter_list|)
block|{
name|int
name|maxpin
decl_stmt|;
name|int
name|pin
decl_stmt|;
if|if
condition|(
name|apic
operator|==
literal|0
condition|)
name|apic_pin_trigger
operator|=
literal|0
expr_stmt|;
comment|/* default to edge-triggered */
name|maxpin
operator|=
name|REDIRCNT_IOAPIC
argument_list|(
name|apic
argument_list|)
expr_stmt|;
comment|/* pins in APIC */
name|printf
argument_list|(
literal|"Programming %d pins in IOAPIC #%d\n"
argument_list|,
name|maxpin
argument_list|,
name|apic
argument_list|)
expr_stmt|;
for|for
control|(
name|pin
operator|=
literal|0
init|;
name|pin
operator|<
name|maxpin
condition|;
operator|++
name|pin
control|)
block|{
name|io_apic_setup_intpin
argument_list|(
name|apic
argument_list|,
name|pin
argument_list|)
expr_stmt|;
block|}
comment|/* return GOOD status */
return|return
literal|0
return|;
block|}
end_function

begin_undef
undef|#
directive|undef
name|DEFAULT_ISA_FLAGS
end_undef

begin_undef
undef|#
directive|undef
name|DEFAULT_FLAGS
end_undef

begin_define
define|#
directive|define
name|DEFAULT_EXTINT_FLAGS
define|\
value|((u_int32_t)		\ 	 (IOART_INTMSET |	\ 	  IOART_TRGREDG |	\ 	  IOART_INTAHI |	\ 	  IOART_DESTPHY |	\ 	  IOART_DELLOPRI))
end_define

begin_comment
comment|/*  * Setup the source of External INTerrupts.  */
end_comment

begin_function
name|int
name|ext_int_setup
parameter_list|(
name|int
name|apic
parameter_list|,
name|int
name|intr
parameter_list|)
block|{
name|u_char
name|select
decl_stmt|;
comment|/* the select register is 8 bits */
name|u_int32_t
name|flags
decl_stmt|;
comment|/* the window register is 32 bits */
name|u_int32_t
name|target
decl_stmt|;
comment|/* the window register is 32 bits */
name|u_int32_t
name|vector
decl_stmt|;
comment|/* the window register is 32 bits */
if|if
condition|(
name|apic_int_type
argument_list|(
name|apic
argument_list|,
name|intr
argument_list|)
operator|!=
literal|3
condition|)
return|return
operator|-
literal|1
return|;
name|target
operator|=
name|IOART_DEST
expr_stmt|;
name|select
operator|=
name|IOAPIC_REDTBL0
operator|+
operator|(
literal|2
operator|*
name|intr
operator|)
expr_stmt|;
name|vector
operator|=
name|NRSVIDT
operator|+
name|intr
expr_stmt|;
name|flags
operator|=
name|DEFAULT_EXTINT_FLAGS
expr_stmt|;
name|io_apic_write
argument_list|(
name|apic
argument_list|,
name|select
argument_list|,
name|flags
operator||
name|vector
argument_list|)
expr_stmt|;
name|io_apic_write
argument_list|(
name|apic
argument_list|,
name|select
operator|+
literal|1
argument_list|,
name|target
argument_list|)
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_undef
undef|#
directive|undef
name|DEFAULT_EXTINT_FLAGS
end_undef

begin_comment
comment|/*  * Set the trigger level for an IO APIC pin.  */
end_comment

begin_function
specifier|static
name|int
name|trigger
parameter_list|(
name|int
name|apic
parameter_list|,
name|int
name|pin
parameter_list|,
name|u_int32_t
modifier|*
name|flags
parameter_list|)
block|{
name|int
name|id
decl_stmt|;
name|int
name|eirq
decl_stmt|;
name|int
name|level
decl_stmt|;
specifier|static
name|int
name|intcontrol
init|=
operator|-
literal|1
decl_stmt|;
switch|switch
condition|(
name|apic_trigger
argument_list|(
name|apic
argument_list|,
name|pin
argument_list|)
condition|)
block|{
case|case
literal|0x00
case|:
break|break;
case|case
literal|0x01
case|:
operator|*
name|flags
operator|&=
operator|~
name|IOART_TRGRLVL
expr_stmt|;
comment|/* *flags |= IOART_TRGREDG */
return|return
literal|0
return|;
case|case
literal|0x03
case|:
operator|*
name|flags
operator||=
name|IOART_TRGRLVL
expr_stmt|;
return|return
literal|1
return|;
case|case
operator|-
literal|1
case|:
default|default:
goto|goto
name|bad
goto|;
block|}
if|if
condition|(
operator|(
name|id
operator|=
name|apic_src_bus_id
argument_list|(
name|apic
argument_list|,
name|pin
argument_list|)
operator|)
operator|==
operator|-
literal|1
condition|)
goto|goto
name|bad
goto|;
switch|switch
condition|(
name|apic_bus_type
argument_list|(
name|id
argument_list|)
condition|)
block|{
case|case
name|ISA
case|:
operator|*
name|flags
operator|&=
operator|~
name|IOART_TRGRLVL
expr_stmt|;
comment|/* *flags |= IOART_TRGREDG; */
return|return
literal|0
return|;
case|case
name|EISA
case|:
name|eirq
operator|=
name|apic_src_bus_irq
argument_list|(
name|apic
argument_list|,
name|pin
argument_list|)
expr_stmt|;
if|if
condition|(
name|eirq
operator|<
literal|0
operator|||
name|eirq
operator|>
literal|15
condition|)
block|{
name|printf
argument_list|(
literal|"EISA IRQ %d?!?!\n"
argument_list|,
name|eirq
argument_list|)
expr_stmt|;
goto|goto
name|bad
goto|;
block|}
if|if
condition|(
name|intcontrol
operator|==
operator|-
literal|1
condition|)
block|{
name|intcontrol
operator|=
name|inb
argument_list|(
name|ELCR1
argument_list|)
operator|<<
literal|8
expr_stmt|;
name|intcontrol
operator||=
name|inb
argument_list|(
name|ELCR0
argument_list|)
expr_stmt|;
name|printf
argument_list|(
literal|"EISA INTCONTROL = %08x\n"
argument_list|,
name|intcontrol
argument_list|)
expr_stmt|;
block|}
comment|/* Use ELCR settings to determine level or edge mode */
name|level
operator|=
operator|(
name|intcontrol
operator|>>
name|eirq
operator|)
operator|&
literal|1
expr_stmt|;
comment|/* 		 * Note that on older Neptune chipset based systems, any 		 * pci interrupts often show up here and in the ELCR as well 		 * as level sensitive interrupts attributed to the EISA bus. 		 */
if|if
condition|(
name|level
condition|)
operator|*
name|flags
operator||=
name|IOART_TRGRLVL
expr_stmt|;
else|else
operator|*
name|flags
operator|&=
operator|~
name|IOART_TRGRLVL
expr_stmt|;
return|return
name|level
return|;
case|case
name|PCI
case|:
operator|*
name|flags
operator||=
name|IOART_TRGRLVL
expr_stmt|;
return|return
literal|1
return|;
case|case
operator|-
literal|1
case|:
default|default:
goto|goto
name|bad
goto|;
block|}
name|bad
label|:
name|panic
argument_list|(
literal|"bad APIC IO INT flags"
argument_list|)
expr_stmt|;
block|}
end_function

begin_comment
comment|/*  * Set the polarity value for an IO APIC pin.  */
end_comment

begin_function
specifier|static
name|void
name|polarity
parameter_list|(
name|int
name|apic
parameter_list|,
name|int
name|pin
parameter_list|,
name|u_int32_t
modifier|*
name|flags
parameter_list|,
name|int
name|level
parameter_list|)
block|{
name|int
name|id
decl_stmt|;
switch|switch
condition|(
name|apic_polarity
argument_list|(
name|apic
argument_list|,
name|pin
argument_list|)
condition|)
block|{
case|case
literal|0x00
case|:
break|break;
case|case
literal|0x01
case|:
operator|*
name|flags
operator|&=
operator|~
name|IOART_INTALO
expr_stmt|;
comment|/* *flags |= IOART_INTAHI */
return|return;
case|case
literal|0x03
case|:
operator|*
name|flags
operator||=
name|IOART_INTALO
expr_stmt|;
return|return;
case|case
operator|-
literal|1
case|:
default|default:
goto|goto
name|bad
goto|;
block|}
if|if
condition|(
operator|(
name|id
operator|=
name|apic_src_bus_id
argument_list|(
name|apic
argument_list|,
name|pin
argument_list|)
operator|)
operator|==
operator|-
literal|1
condition|)
goto|goto
name|bad
goto|;
switch|switch
condition|(
name|apic_bus_type
argument_list|(
name|id
argument_list|)
condition|)
block|{
case|case
name|ISA
case|:
operator|*
name|flags
operator|&=
operator|~
name|IOART_INTALO
expr_stmt|;
comment|/* *flags |= IOART_INTAHI */
return|return;
case|case
name|EISA
case|:
comment|/* polarity converter always gives active high */
operator|*
name|flags
operator|&=
operator|~
name|IOART_INTALO
expr_stmt|;
return|return;
case|case
name|PCI
case|:
operator|*
name|flags
operator||=
name|IOART_INTALO
expr_stmt|;
return|return;
case|case
operator|-
literal|1
case|:
default|default:
goto|goto
name|bad
goto|;
block|}
name|bad
label|:
name|panic
argument_list|(
literal|"bad APIC IO INT flags"
argument_list|)
expr_stmt|;
block|}
end_function

begin_comment
comment|/*  * Print contents of apic_imen.  */
end_comment

begin_function
name|void
name|imen_dump
parameter_list|(
name|void
parameter_list|)
block|{
name|int
name|x
decl_stmt|;
name|printf
argument_list|(
literal|"SMP: enabled INTs: "
argument_list|)
expr_stmt|;
for|for
control|(
name|x
operator|=
literal|0
init|;
name|x
operator|<
name|NHWI
condition|;
operator|++
name|x
control|)
if|if
condition|(
operator|(
name|apic_imen
operator|&
operator|(
literal|1
operator|<<
name|x
operator|)
operator|)
operator|==
literal|0
condition|)
name|printf
argument_list|(
literal|"%d, "
argument_list|,
name|x
argument_list|)
expr_stmt|;
name|printf
argument_list|(
literal|"apic_imen: 0x%08x\n"
argument_list|,
name|apic_imen
argument_list|)
expr_stmt|;
block|}
end_function

begin_comment
comment|/*  * Inter Processor Interrupt functions.  */
end_comment

begin_comment
comment|/*  * Send APIC IPI 'vector' to 'destType' via 'deliveryMode'.  *  *  destType is 1 of: APIC_DEST_SELF, APIC_DEST_ALLISELF, APIC_DEST_ALLESELF  *  vector is any valid SYSTEM INT vector  *  delivery_mode is 1 of: APIC_DELMODE_FIXED, APIC_DELMODE_LOWPRIO  */
end_comment

begin_define
define|#
directive|define
name|DETECT_DEADLOCK
end_define

begin_function
name|int
name|apic_ipi
parameter_list|(
name|int
name|dest_type
parameter_list|,
name|int
name|vector
parameter_list|,
name|int
name|delivery_mode
parameter_list|)
block|{
name|u_long
name|icr_lo
decl_stmt|;
if|#
directive|if
name|defined
argument_list|(
name|DETECT_DEADLOCK
argument_list|)
define|#
directive|define
name|MAX_SPIN1
value|10000000
define|#
directive|define
name|MAX_SPIN2
value|1000
name|int
name|x
decl_stmt|;
comment|/* "lazy delivery", ie we only barf if they stack up on us... */
for|for
control|(
name|x
operator|=
name|MAX_SPIN1
init|;
name|x
condition|;
operator|--
name|x
control|)
block|{
if|if
condition|(
operator|(
name|lapic
operator|.
name|icr_lo
operator|&
name|APIC_DELSTAT_MASK
operator|)
operator|==
literal|0
condition|)
break|break;
block|}
if|if
condition|(
name|x
operator|==
literal|0
condition|)
name|panic
argument_list|(
literal|"apic_ipi was stuck"
argument_list|)
expr_stmt|;
endif|#
directive|endif
comment|/* DETECT_DEADLOCK */
comment|/* build IRC_LOW */
name|icr_lo
operator|=
operator|(
name|lapic
operator|.
name|icr_lo
operator|&
name|APIC_RESV2_MASK
operator|)
operator||
name|dest_type
operator||
name|delivery_mode
operator||
name|vector
expr_stmt|;
comment|/* write APIC ICR */
name|lapic
operator|.
name|icr_lo
operator|=
name|icr_lo
expr_stmt|;
comment|/* wait for pending status end */
if|#
directive|if
name|defined
argument_list|(
name|DETECT_DEADLOCK
argument_list|)
for|for
control|(
name|x
operator|=
name|MAX_SPIN2
init|;
name|x
condition|;
operator|--
name|x
control|)
block|{
if|if
condition|(
operator|(
name|lapic
operator|.
name|icr_lo
operator|&
name|APIC_DELSTAT_MASK
operator|)
operator|==
literal|0
condition|)
break|break;
block|}
ifdef|#
directive|ifdef
name|needsattention
comment|/*  * XXX FIXME:  *      The above loop waits for the message to actually be delivered.  *      It breaks out after an arbitrary timout on the theory that it eventually  *      will be delivered and we will catch a real failure on the next entry to  *      this function, which would panic().  *      We could skip this wait entirely, EXCEPT it probably protects us from  *      other "less robust" routines that assume the message was delivered and  *      acted upon when this function returns.  TLB shootdowns are one such  *      "less robust" function.  */
if|if
condition|(
name|x
operator|==
literal|0
condition|)
name|printf
argument_list|(
literal|"apic_ipi might be stuck\n"
argument_list|)
expr_stmt|;
endif|#
directive|endif
undef|#
directive|undef
name|MAX_SPIN2
undef|#
directive|undef
name|MAX_SPIN1
else|#
directive|else
while|while
condition|(
name|lapic
operator|.
name|icr_lo
operator|&
name|APIC_DELSTAT_MASK
condition|)
comment|/* spin */
empty_stmt|;
endif|#
directive|endif
comment|/* DETECT_DEADLOCK */
comment|/** XXX FIXME: return result */
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|apic_ipi_singledest
parameter_list|(
name|int
name|cpu
parameter_list|,
name|int
name|vector
parameter_list|,
name|int
name|delivery_mode
parameter_list|)
block|{
name|u_long
name|icr_lo
decl_stmt|;
name|u_long
name|icr_hi
decl_stmt|;
name|u_long
name|eflags
decl_stmt|;
if|#
directive|if
name|defined
argument_list|(
name|DETECT_DEADLOCK
argument_list|)
define|#
directive|define
name|MAX_SPIN1
value|10000000
define|#
directive|define
name|MAX_SPIN2
value|1000
name|int
name|x
decl_stmt|;
comment|/* "lazy delivery", ie we only barf if they stack up on us... */
for|for
control|(
name|x
operator|=
name|MAX_SPIN1
init|;
name|x
condition|;
operator|--
name|x
control|)
block|{
if|if
condition|(
operator|(
name|lapic
operator|.
name|icr_lo
operator|&
name|APIC_DELSTAT_MASK
operator|)
operator|==
literal|0
condition|)
break|break;
block|}
if|if
condition|(
name|x
operator|==
literal|0
condition|)
name|panic
argument_list|(
literal|"apic_ipi was stuck"
argument_list|)
expr_stmt|;
endif|#
directive|endif
comment|/* DETECT_DEADLOCK */
name|eflags
operator|=
name|read_eflags
argument_list|()
expr_stmt|;
asm|__asm __volatile("cli" : : : "memory");
name|icr_hi
operator|=
name|lapic
operator|.
name|icr_hi
operator|&
operator|~
name|APIC_ID_MASK
expr_stmt|;
name|icr_hi
operator||=
operator|(
name|CPU_TO_ID
argument_list|(
name|cpu
argument_list|)
operator|<<
literal|24
operator|)
expr_stmt|;
name|lapic
operator|.
name|icr_hi
operator|=
name|icr_hi
expr_stmt|;
comment|/* build IRC_LOW */
name|icr_lo
operator|=
operator|(
name|lapic
operator|.
name|icr_lo
operator|&
name|APIC_RESV2_MASK
operator|)
operator||
name|APIC_DEST_DESTFLD
operator||
name|delivery_mode
operator||
name|vector
expr_stmt|;
comment|/* write APIC ICR */
name|lapic
operator|.
name|icr_lo
operator|=
name|icr_lo
expr_stmt|;
name|write_eflags
argument_list|(
name|eflags
argument_list|)
expr_stmt|;
comment|/* wait for pending status end */
if|#
directive|if
name|defined
argument_list|(
name|DETECT_DEADLOCK
argument_list|)
for|for
control|(
name|x
operator|=
name|MAX_SPIN2
init|;
name|x
condition|;
operator|--
name|x
control|)
block|{
if|if
condition|(
operator|(
name|lapic
operator|.
name|icr_lo
operator|&
name|APIC_DELSTAT_MASK
operator|)
operator|==
literal|0
condition|)
break|break;
block|}
ifdef|#
directive|ifdef
name|needsattention
comment|/*  * XXX FIXME:  *      The above loop waits for the message to actually be delivered.  *      It breaks out after an arbitrary timout on the theory that it eventually  *      will be delivered and we will catch a real failure on the next entry to  *      this function, which would panic().  *      We could skip this wait entirely, EXCEPT it probably protects us from  *      other "less robust" routines that assume the message was delivered and  *      acted upon when this function returns.  TLB shootdowns are one such  *      "less robust" function.  */
if|if
condition|(
name|x
operator|==
literal|0
condition|)
name|printf
argument_list|(
literal|"apic_ipi might be stuck\n"
argument_list|)
expr_stmt|;
endif|#
directive|endif
undef|#
directive|undef
name|MAX_SPIN2
undef|#
directive|undef
name|MAX_SPIN1
else|#
directive|else
while|while
condition|(
name|lapic
operator|.
name|icr_lo
operator|&
name|APIC_DELSTAT_MASK
condition|)
comment|/* spin */
empty_stmt|;
endif|#
directive|endif
comment|/* DETECT_DEADLOCK */
comment|/** XXX FIXME: return result */
return|return
literal|0
return|;
block|}
end_function

begin_comment
comment|/*  * Send APIC IPI 'vector' to 'target's via 'delivery_mode'.  *  *  target contains a bitfield with a bit set for selected APICs.  *  vector is any valid SYSTEM INT vector  *  delivery_mode is 1 of: APIC_DELMODE_FIXED, APIC_DELMODE_LOWPRIO  */
end_comment

begin_function
name|int
name|selected_apic_ipi
parameter_list|(
name|u_int
name|target
parameter_list|,
name|int
name|vector
parameter_list|,
name|int
name|delivery_mode
parameter_list|)
block|{
name|int
name|x
decl_stmt|;
name|int
name|status
decl_stmt|;
if|if
condition|(
name|target
operator|&
operator|~
literal|0x7fff
condition|)
return|return
operator|-
literal|1
return|;
comment|/* only 15 targets allowed */
for|for
control|(
name|status
operator|=
literal|0
operator|,
name|x
operator|=
literal|0
init|;
name|x
operator|<=
literal|14
condition|;
operator|++
name|x
control|)
if|if
condition|(
name|target
operator|&
operator|(
literal|1
operator|<<
name|x
operator|)
condition|)
block|{
comment|/* send the IPI */
if|if
condition|(
name|apic_ipi_singledest
argument_list|(
name|x
argument_list|,
name|vector
argument_list|,
name|delivery_mode
argument_list|)
operator|==
operator|-
literal|1
condition|)
name|status
operator||=
operator|(
literal|1
operator|<<
name|x
operator|)
expr_stmt|;
block|}
return|return
name|status
return|;
block|}
end_function

begin_endif
endif|#
directive|endif
end_endif

begin_comment
comment|/* APIC_IO */
end_comment

begin_comment
comment|/*  * Timer code, in development...  *  - suggested by rgrimes@gndrsh.aac.dev.com  */
end_comment

begin_comment
comment|/** XXX FIXME: temp hack till we can determin bus clock */
end_comment

begin_ifndef
ifndef|#
directive|ifndef
name|BUS_CLOCK
end_ifndef

begin_define
define|#
directive|define
name|BUS_CLOCK
value|66000000
end_define

begin_define
define|#
directive|define
name|bus_clock
parameter_list|()
value|66000000
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_if
if|#
directive|if
name|defined
argument_list|(
name|READY
argument_list|)
end_if

begin_decl_stmt
name|int
name|acquire_apic_timer
name|__P
argument_list|(
operator|(
name|void
operator|)
argument_list|)
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|int
name|release_apic_timer
name|__P
argument_list|(
operator|(
name|void
operator|)
argument_list|)
decl_stmt|;
end_decl_stmt

begin_comment
comment|/*  * Acquire the APIC timer for exclusive use.  */
end_comment

begin_function
name|int
name|acquire_apic_timer
parameter_list|(
name|void
parameter_list|)
block|{
if|#
directive|if
literal|1
return|return
literal|0
return|;
else|#
directive|else
comment|/** XXX FIXME: make this really do something */
name|panic
argument_list|(
literal|"APIC timer in use when attempting to aquire"
argument_list|)
expr_stmt|;
endif|#
directive|endif
block|}
end_function

begin_comment
comment|/*  * Return the APIC timer.  */
end_comment

begin_function
name|int
name|release_apic_timer
parameter_list|(
name|void
parameter_list|)
block|{
if|#
directive|if
literal|1
return|return
literal|0
return|;
else|#
directive|else
comment|/** XXX FIXME: make this really do something */
name|panic
argument_list|(
literal|"APIC timer was already released"
argument_list|)
expr_stmt|;
endif|#
directive|endif
block|}
end_function

begin_endif
endif|#
directive|endif
end_endif

begin_comment
comment|/* READY */
end_comment

begin_comment
comment|/*  * Load a 'downcount time' in uSeconds.  */
end_comment

begin_function
name|void
name|set_apic_timer
parameter_list|(
name|int
name|value
parameter_list|)
block|{
name|u_long
name|lvtt
decl_stmt|;
name|long
name|ticks_per_microsec
decl_stmt|;
comment|/* 	 * Calculate divisor and count from value: 	 *  	 *  timeBase == CPU bus clock divisor == [1,2,4,8,16,32,64,128] 	 *  value == time in uS 	 */
name|lapic
operator|.
name|dcr_timer
operator|=
name|APIC_TDCR_1
expr_stmt|;
name|ticks_per_microsec
operator|=
name|bus_clock
argument_list|()
operator|/
literal|1000000
expr_stmt|;
comment|/* configure timer as one-shot */
name|lvtt
operator|=
name|lapic
operator|.
name|lvt_timer
expr_stmt|;
name|lvtt
operator|&=
operator|~
operator|(
name|APIC_LVTT_VECTOR
operator||
name|APIC_LVTT_DS
operator||
name|APIC_LVTT_M
operator||
name|APIC_LVTT_TM
operator|)
expr_stmt|;
name|lvtt
operator||=
name|APIC_LVTT_M
expr_stmt|;
comment|/* no INT, one-shot */
name|lapic
operator|.
name|lvt_timer
operator|=
name|lvtt
expr_stmt|;
comment|/* */
name|lapic
operator|.
name|icr_timer
operator|=
name|value
operator|*
name|ticks_per_microsec
expr_stmt|;
block|}
end_function

begin_comment
comment|/*  * Read remaining time in timer.  */
end_comment

begin_function
name|int
name|read_apic_timer
parameter_list|(
name|void
parameter_list|)
block|{
if|#
directive|if
literal|0
comment|/** XXX FIXME: we need to return the actual remaining time,          *         for now we just return the remaining count.          */
else|#
directive|else
return|return
name|lapic
operator|.
name|ccr_timer
return|;
endif|#
directive|endif
block|}
end_function

begin_comment
comment|/*  * Spin-style delay, set delay time in uS, spin till it drains.  */
end_comment

begin_function
name|void
name|u_sleep
parameter_list|(
name|int
name|count
parameter_list|)
block|{
name|set_apic_timer
argument_list|(
name|count
argument_list|)
expr_stmt|;
while|while
condition|(
name|read_apic_timer
argument_list|()
condition|)
comment|/* spin */
empty_stmt|;
block|}
end_function

begin_comment
comment|/*  * IOAPIC access helper functions.  */
end_comment

begin_function
name|u_int
name|io_apic_read
parameter_list|(
name|int
name|idx
parameter_list|,
name|int
name|reg
parameter_list|)
block|{
specifier|volatile
name|ioapic_t
modifier|*
name|apic
decl_stmt|;
name|apic
operator|=
name|ioapic
index|[
name|idx
index|]
expr_stmt|;
name|apic
operator|->
name|ioregsel
operator|=
name|reg
expr_stmt|;
return|return
name|apic
operator|->
name|iowin
return|;
block|}
end_function

begin_function
name|void
name|io_apic_write
parameter_list|(
name|int
name|idx
parameter_list|,
name|int
name|reg
parameter_list|,
name|u_int
name|value
parameter_list|)
block|{
specifier|volatile
name|ioapic_t
modifier|*
name|apic
decl_stmt|;
name|apic
operator|=
name|ioapic
index|[
name|idx
index|]
expr_stmt|;
name|apic
operator|->
name|ioregsel
operator|=
name|reg
expr_stmt|;
name|apic
operator|->
name|iowin
operator|=
name|value
expr_stmt|;
block|}
end_function

end_unit

