{
  "module_name": "vpu_imx8q.h",
  "hash_id": "d7ffd3e67d8ab68a3de73a35ceea794321b8268807bfcaee7f1499343b38668f",
  "original_prompt": "Ingested from linux-6.6.14/drivers/media/platform/amphion/vpu_imx8q.h",
  "human_readable_source": " \n \n\n#ifndef _AMPHION_VPU_IMX8Q_H\n#define _AMPHION_VPU_IMX8Q_H\n\n#define SCB_XREG_SLV_BASE                               0x00000000\n#define SCB_SCB_BLK_CTRL                                0x00070000\n#define SCB_BLK_CTRL_XMEM_RESET_SET                     0x00000090\n#define SCB_BLK_CTRL_CACHE_RESET_SET                    0x000000A0\n#define SCB_BLK_CTRL_CACHE_RESET_CLR                    0x000000A4\n#define SCB_BLK_CTRL_SCB_CLK_ENABLE_SET                 0x00000100\n\n#define XMEM_CONTROL                                    0x00041000\n\n#define\tMC_CACHE_0_BASE\t\t\t\t\t0x00060000\n#define\tMC_CACHE_1_BASE\t\t\t\t\t0x00068000\n\n#define DEC_MFD_XREG_SLV_BASE                           0x00180000\n#define ENC_MFD_XREG_SLV_0_BASE\t\t\t\t0x00800000\n#define ENC_MFD_XREG_SLV_1_BASE\t\t\t\t0x00A00000\n\n#define MFD_HIF                                         0x0001C000\n#define MFD_HIF_MSD_REG_INTERRUPT_STATUS                0x00000018\n#define MFD_SIF                                         0x0001D000\n#define MFD_SIF_CTRL_STATUS                             0x000000F0\n#define MFD_SIF_INTR_STATUS                             0x000000F4\n#define MFD_MCX                                         0x00020800\n#define MFD_MCX_OFF                                     0x00000020\n#define MFD_PIX_IF\t\t\t\t\t0x00020000\n\n#define MFD_BLK_CTRL                                    0x00030000\n#define MFD_BLK_CTRL_MFD_SYS_RESET_SET                  0x00000000\n#define MFD_BLK_CTRL_MFD_SYS_RESET_CLR                  0x00000004\n#define MFD_BLK_CTRL_MFD_SYS_CLOCK_ENABLE_SET           0x00000100\n#define MFD_BLK_CTRL_MFD_SYS_CLOCK_ENABLE_CLR           0x00000104\n\n#define VID_API_NUM_STREAMS\t\t\t\t8\n#define VID_API_MAX_BUF_PER_STR\t\t\t\t3\n#define VID_API_MAX_NUM_MVC_VIEWS\t\t\t4\n#define MEDIAIP_MAX_NUM_MALONES\t\t\t\t2\n#define MEDIAIP_MAX_NUM_MALONE_IRQ_PINS\t\t\t2\n#define MEDIAIP_MAX_NUM_WINDSORS\t\t\t1\n#define MEDIAIP_MAX_NUM_WINDSOR_IRQ_PINS\t\t2\n#define MEDIAIP_MAX_NUM_CMD_IRQ_PINS\t\t\t2\n#define MEDIAIP_MAX_NUM_MSG_IRQ_PINS\t\t\t1\n#define MEDIAIP_MAX_NUM_TIMER_IRQ_PINS\t\t\t4\n#define MEDIAIP_MAX_NUM_TIMER_IRQ_SLOTS\t\t\t4\n\n#define WINDSOR_PAL_IRQ_PIN_L\t\t\t\t0x4\n#define WINDSOR_PAL_IRQ_PIN_H\t\t\t\t0x5\n\nstruct vpu_rpc_system_config {\n\tu32 cfg_cookie;\n\n\tu32 num_malones;\n\tu32 malone_base_addr[MEDIAIP_MAX_NUM_MALONES];\n\tu32 hif_offset[MEDIAIP_MAX_NUM_MALONES];\n\tu32 malone_irq_pin[MEDIAIP_MAX_NUM_MALONES][MEDIAIP_MAX_NUM_MALONE_IRQ_PINS];\n\tu32 malone_irq_target[MEDIAIP_MAX_NUM_MALONES][MEDIAIP_MAX_NUM_MALONE_IRQ_PINS];\n\n\tu32 num_windsors;\n\tu32 windsor_base_addr[MEDIAIP_MAX_NUM_WINDSORS];\n\tu32 windsor_irq_pin[MEDIAIP_MAX_NUM_WINDSORS][MEDIAIP_MAX_NUM_WINDSOR_IRQ_PINS];\n\tu32 windsor_irq_target[MEDIAIP_MAX_NUM_WINDSORS][MEDIAIP_MAX_NUM_WINDSOR_IRQ_PINS];\n\n\tu32 cmd_irq_pin[MEDIAIP_MAX_NUM_CMD_IRQ_PINS];\n\tu32 cmd_irq_target[MEDIAIP_MAX_NUM_CMD_IRQ_PINS];\n\n\tu32 msg_irq_pin[MEDIAIP_MAX_NUM_MSG_IRQ_PINS];\n\tu32 msg_irq_target[MEDIAIP_MAX_NUM_MSG_IRQ_PINS];\n\n\tu32 sys_clk_freq;\n\tu32 num_timers;\n\tu32 timer_base_addr;\n\tu32 timer_irq_pin[MEDIAIP_MAX_NUM_TIMER_IRQ_PINS];\n\tu32 timer_irq_target[MEDIAIP_MAX_NUM_TIMER_IRQ_PINS];\n\tu32 timer_slots[MEDIAIP_MAX_NUM_TIMER_IRQ_SLOTS];\n\n\tu32 gic_base_addr;\n\tu32 uart_base_addr;\n\n\tu32 dpv_base_addr;\n\tu32 dpv_irq_pin;\n\tu32 dpv_irq_target;\n\n\tu32 pixif_base_addr;\n\n\tu32 pal_trace_level;\n\tu32 pal_trace_destination;\n\n\tu32 pal_trace_level1;\n\tu32 pal_trace_destination1;\n\n\tu32 heap_base;\n\tu32 heap_size;\n\n\tu32 cache_base_addr[2];\n};\n\nint vpu_imx8q_setup_dec(struct vpu_dev *vpu);\nint vpu_imx8q_setup_enc(struct vpu_dev *vpu);\nint vpu_imx8q_setup(struct vpu_dev *vpu);\nint vpu_imx8q_reset(struct vpu_dev *vpu);\nint vpu_imx8q_set_system_cfg_common(struct vpu_rpc_system_config *config, u32 regs, u32 core_id);\nint vpu_imx8q_boot_core(struct vpu_core *core);\nint vpu_imx8q_get_power_state(struct vpu_core *core);\nint vpu_imx8q_on_firmware_loaded(struct vpu_core *core);\nint vpu_imx8q_check_memory_region(dma_addr_t base, dma_addr_t addr, u32 size);\nbool vpu_imx8q_check_codec(enum vpu_core_type type);\nbool vpu_imx8q_check_fmt(enum vpu_core_type type, u32 pixelfmt);\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}