module flowing_light(

    input clock_p,
    input clock_n,
    input reset,
    output [7:0] led
    );
   reg[23:0] cnt_reg;
   reg[7:0] light_reg;
   
   
   IBUFGDS IBUFGDS_inst (
    .O(CLK_i),
    .I(clock_p),
    .IB(clock_n)
    );
    
   always @ (posedge CLK_i)
        begin
            if (!reset)
                cnt_reg <= 0;
            else
                cnt_reg <= cnt_reg + 1;
        end
   always @ (posedge CLK_i)
        begin
            if(!reset)
                light_reg <= 8'h01;
            else if(cnt_reg == 24'hffffff)
                begin
                    if(light_reg == 8'h80)
                        light_reg <= 8'h01;
                    else
                        light_reg <= light_reg << 1;
                end
        end
   assign led = light_reg;
   
   endmodule