{
   ExpandedHierarchyInLayout: "",
   guistr: "# # String gsaved with Nlview 6.6.11  2017-06-12 bk=1.3860 VDI=40 GEI=35 GUI=JA:1.6
#  -string -flagsOSRD
preplace port DDR -pg 1 -y 380 -defaultsOSRD
preplace port clk_in_n -pg 1 -y 150 -defaultsOSRD
preplace port spi_data -pg 1 -y 690 -defaultsOSRD
preplace port fpga_en -pg 1 -y 810 -defaultsOSRD
preplace port clk_in_p -pg 1 -y 130 -defaultsOSRD
preplace port clk_out -pg 1 -y 20 -defaultsOSRD
preplace port spi_read -pg 1 -y 730 -defaultsOSRD
preplace port spi_clk -pg 1 -y 670 -defaultsOSRD
preplace port spi_out -pg 1 -y 760 -defaultsOSRD
preplace port temp_sck -pg 1 -y 420 -defaultsOSRD
preplace port FIXED_IO -pg 1 -y 400 -defaultsOSRD
preplace port sys_rst_n -pg 1 -y 790 -defaultsOSRD
preplace port temp_ss -pg 1 -y 440 -defaultsOSRD
preplace port temp_sdi -pg 1 -y 970 -defaultsOSRD
preplace port spi_write -pg 1 -y 710 -defaultsOSRD
preplace portBus cmos_dop -pg 1 -y 170 -defaultsOSRD
preplace portBus ctr_sig_w -pg 1 -y 870 -defaultsOSRD
preplace portBus decoder -pg 1 -y 850 -defaultsOSRD
preplace portBus cmos_don -pg 1 -y 190 -defaultsOSRD
preplace inst BRAM_CTL1 -pg 1 -lvl 4 -y 500 -defaultsOSRD
preplace inst StoreImg_0 -pg 1 -lvl 3 -y 120 -defaultsOSRD
preplace inst proc_sys_reset_recv -pg 1 -lvl 2 -y 670 -defaultsOSRD
preplace inst proc_sys_reset_m -pg 1 -lvl 2 -y 850 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 2 -y 460 -defaultsOSRD
preplace inst axi_interconnect_1 -pg 1 -lvl 4 -y 180 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 1 -y 620 -defaultsOSRD
preplace inst Control_0 -pg 1 -lvl 3 -y 770 -defaultsOSRD
preplace inst receiver_hw_0 -pg 1 -lvl 2 -y 170 -defaultsOSRD
preplace inst Block_RAM -pg 1 -lvl 4 -y 620 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 3 -y 460 -defaultsOSRD
preplace netloc processing_system7_0_DDR 1 3 2 1350J 370 1670J
preplace netloc clk_in_p_1 1 0 2 NJ 130 220J
preplace netloc proc_sys_reset_recv_peripheral_aresetn 1 1 2 240 970 740
preplace netloc proc_sys_reset_m_peripheral_aresetn 1 1 3 250 980 780 970 1370J
preplace netloc receiver_hw_0_data_valid 1 2 1 680
preplace netloc Control_0_xhs_out 1 1 3 260 1020 NJ 1020 1260
preplace netloc clk_in_n_1 1 0 2 NJ 150 200J
preplace netloc Control_0_fpga_en 1 3 2 NJ 810 NJ
preplace netloc clk_wiz_0_clk_recv 1 1 3 180 950 710 220 1360
preplace netloc clk_wiz_0_locked 1 1 1 190
preplace netloc Control_0_in_delay_tap_in 1 1 3 230 1000 NJ 1000 1240
preplace netloc Control_0_sys_rst_n 1 3 2 NJ 790 NJ
preplace netloc Control_0_spi_read 1 3 2 1330J 720 1670J
preplace netloc processing_system7_0_M_AXI_GP0 1 1 3 270 1080 NJ 1080 1320
preplace netloc ARESETN_1 1 2 2 720 240 1370
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 4 -30 1070 NJ 1070 NJ 1070 1290
preplace netloc cmos_don_1 1 0 2 NJ 190 170J
preplace netloc SPI0_MISO_I_0_1 1 0 4 NJ 970 170J 1050 NJ 1050 1310
preplace netloc spi_out_1 1 0 3 -40J 1040 NJ 1040 770J
preplace netloc Control_0_ctr_sig_w 1 3 2 NJ 870 NJ
preplace netloc Control_0_spi_write 1 3 2 1340J 710 NJ
preplace netloc rst_ps7_0_50M_interconnect_aresetn 1 1 2 300 990 660
preplace netloc Control_0_trainning_word 1 1 3 280 1010 NJ 1010 1270
preplace netloc Control_0_decoder 1 3 2 NJ 850 NJ
preplace netloc processing_system7_0_FIXED_IO 1 3 2 1350J 390 1670J
preplace netloc Control_0_BRAM_IF 1 3 1 N
preplace netloc Control_0_frame_num 1 1 3 290 960 750 960 1250
preplace netloc Control_0_frame_req 1 1 3 220 1030 NJ 1030 1280
preplace netloc receiver_hw_0_img 1 2 1 660
preplace netloc Control_0_spi_clk_out 1 3 2 1360J 680 1660J
preplace netloc clk_wiz_0_clk_out1 1 1 3 210 760 760 320 1370
preplace netloc axi_interconnect_0_M00_AXI 1 2 2 730J 330 1360
preplace netloc clk_wiz_0_clk_out2 1 1 4 170J 940 690J 10 1370J 20 NJ
preplace netloc axi_interconnect_0_M01_AXI 1 2 1 700
preplace netloc BRAM_CTL1_BRAM_PORTA 1 3 2 1380 430 1660
preplace netloc receiver_hw_0_frame_valid 1 2 1 670
preplace netloc Control_0_spi_data 1 3 2 1350J 690 NJ
preplace netloc processing_system7_0_SPI0_SCLK_O 1 3 2 1350J 420 NJ
preplace netloc processing_system7_0_SPI0_SS_O 1 3 2 1320J 410 1670J
preplace netloc processing_system7_0_FCLK_CLK0 1 0 4 -20 1060 NJ 1060 NJ 1060 1300
preplace netloc StoreImg_0_M00_AXI 1 3 1 N
preplace netloc axi_interconnect_1_M00_AXI 1 2 3 770 20 1360J 30 1670
preplace netloc cmos_dop_1 1 0 2 NJ 170 190J
levelinfo -pg 1 -60 80 490 1010 1520 1690 -top 0 -bot 1090
",
}
{
   da_axi4_cnt: "5",
   da_board_cnt: "4",
   da_bram_cntlr_cnt: "2",
   da_clkrst_cnt: "4",
   da_ps7_cnt: "1",
}
