{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 31 10:26:46 2019 " "Info: Processing started: Thu Oct 31 10:26:46 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off regfile32x32 -c regfile32x32 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off regfile32x32 -c regfile32x32 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "regfile32x32.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/regfile/regfile32x32.v" 5 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clk " "Info: No valid register-to-register data paths exist for clock \"clk\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "regfile\[22\]\[0\] instr\[9\] clk 7.844 ns register " "Info: tsu for register \"regfile\[22\]\[0\]\" (data pin = \"instr\[9\]\", clock pin = \"clk\") is 7.844 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.221 ns + Longest pin register " "Info: + Longest pin to register delay is 10.221 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns instr\[9\] 1 PIN PIN_M16 16 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_M16; Fanout = 16; PIN Node = 'instr\[9\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr[9] } "NODE_NAME" } } { "regfile32x32.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/regfile/regfile32x32.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.318 ns) + CELL(0.438 ns) 6.588 ns Decoder0~15 2 COMB LCCOMB_X14_Y4_N6 2 " "Info: 2: + IC(5.318 ns) + CELL(0.438 ns) = 6.588 ns; Loc. = LCCOMB_X14_Y4_N6; Fanout = 2; COMB Node = 'Decoder0~15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.756 ns" { instr[9] Decoder0~15 } "NODE_NAME" } } { "regfile32x32.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/regfile/regfile32x32.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.419 ns) 8.031 ns regfile\[22\]\[0\]~29 3 COMB LCCOMB_X14_Y8_N18 16 " "Info: 3: + IC(1.024 ns) + CELL(0.419 ns) = 8.031 ns; Loc. = LCCOMB_X14_Y8_N18; Fanout = 16; COMB Node = 'regfile\[22\]\[0\]~29'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.443 ns" { Decoder0~15 regfile[22][0]~29 } "NODE_NAME" } } { "regfile32x32.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/regfile/regfile32x32.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.530 ns) + CELL(0.660 ns) 10.221 ns regfile\[22\]\[0\] 4 REG LCFF_X9_Y5_N1 1 " "Info: 4: + IC(1.530 ns) + CELL(0.660 ns) = 10.221 ns; Loc. = LCFF_X9_Y5_N1; Fanout = 1; REG Node = 'regfile\[22\]\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.190 ns" { regfile[22][0]~29 regfile[22][0] } "NODE_NAME" } } { "regfile32x32.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/regfile/regfile32x32.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.349 ns ( 22.98 % ) " "Info: Total cell delay = 2.349 ns ( 22.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.872 ns ( 77.02 % ) " "Info: Total interconnect delay = 7.872 ns ( 77.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.221 ns" { instr[9] Decoder0~15 regfile[22][0]~29 regfile[22][0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.221 ns" { instr[9] {} instr[9]~combout {} Decoder0~15 {} regfile[22][0]~29 {} regfile[22][0] {} } { 0.000ns 0.000ns 5.318ns 1.024ns 1.530ns } { 0.000ns 0.832ns 0.438ns 0.419ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "regfile32x32.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/regfile/regfile32x32.v" 25 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.341 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.341 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns clk 1 CLK PIN_H2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_H2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "regfile32x32.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/regfile/regfile32x32.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.101 ns clk~clkctrl 2 COMB CLKCTRL_G2 496 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.101 ns; Loc. = CLKCTRL_G2; Fanout = 496; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { clk clk~clkctrl } "NODE_NAME" } } { "regfile32x32.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/regfile/regfile32x32.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.703 ns) + CELL(0.537 ns) 2.341 ns regfile\[22\]\[0\] 3 REG LCFF_X9_Y5_N1 1 " "Info: 3: + IC(0.703 ns) + CELL(0.537 ns) = 2.341 ns; Loc. = LCFF_X9_Y5_N1; Fanout = 1; REG Node = 'regfile\[22\]\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.240 ns" { clk~clkctrl regfile[22][0] } "NODE_NAME" } } { "regfile32x32.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/regfile/regfile32x32.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 64.76 % ) " "Info: Total cell delay = 1.516 ns ( 64.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.825 ns ( 35.24 % ) " "Info: Total interconnect delay = 0.825 ns ( 35.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.341 ns" { clk clk~clkctrl regfile[22][0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.341 ns" { clk {} clk~combout {} clk~clkctrl {} regfile[22][0] {} } { 0.000ns 0.000ns 0.122ns 0.703ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.221 ns" { instr[9] Decoder0~15 regfile[22][0]~29 regfile[22][0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.221 ns" { instr[9] {} instr[9]~combout {} Decoder0~15 {} regfile[22][0]~29 {} regfile[22][0] {} } { 0.000ns 0.000ns 5.318ns 1.024ns 1.530ns } { 0.000ns 0.832ns 0.438ns 0.419ns 0.660ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.341 ns" { clk clk~clkctrl regfile[22][0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.341 ns" { clk {} clk~combout {} clk~clkctrl {} regfile[22][0] {} } { 0.000ns 0.000ns 0.122ns 0.703ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk rdDataA\[7\] regfile\[4\]\[7\] 13.708 ns register " "Info: tco from clock \"clk\" to destination pin \"rdDataA\[7\]\" through register \"regfile\[4\]\[7\]\" is 13.708 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.342 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.342 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns clk 1 CLK PIN_H2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_H2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "regfile32x32.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/regfile/regfile32x32.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.101 ns clk~clkctrl 2 COMB CLKCTRL_G2 496 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.101 ns; Loc. = CLKCTRL_G2; Fanout = 496; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { clk clk~clkctrl } "NODE_NAME" } } { "regfile32x32.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/regfile/regfile32x32.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.704 ns) + CELL(0.537 ns) 2.342 ns regfile\[4\]\[7\] 3 REG LCFF_X19_Y5_N31 1 " "Info: 3: + IC(0.704 ns) + CELL(0.537 ns) = 2.342 ns; Loc. = LCFF_X19_Y5_N31; Fanout = 1; REG Node = 'regfile\[4\]\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.241 ns" { clk~clkctrl regfile[4][7] } "NODE_NAME" } } { "regfile32x32.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/regfile/regfile32x32.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 64.73 % ) " "Info: Total cell delay = 1.516 ns ( 64.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.826 ns ( 35.27 % ) " "Info: Total interconnect delay = 0.826 ns ( 35.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.342 ns" { clk clk~clkctrl regfile[4][7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.342 ns" { clk {} clk~combout {} clk~clkctrl {} regfile[4][7] {} } { 0.000ns 0.000ns 0.122ns 0.704ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "regfile32x32.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/regfile/regfile32x32.v" 25 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.116 ns + Longest register pin " "Info: + Longest register to pin delay is 11.116 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns regfile\[4\]\[7\] 1 REG LCFF_X19_Y5_N31 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y5_N31; Fanout = 1; REG Node = 'regfile\[4\]\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { regfile[4][7] } "NODE_NAME" } } { "regfile32x32.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/regfile/regfile32x32.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.446 ns) + CELL(0.150 ns) 0.596 ns Mux8~12 2 COMB LCCOMB_X18_Y5_N6 1 " "Info: 2: + IC(0.446 ns) + CELL(0.150 ns) = 0.596 ns; Loc. = LCCOMB_X18_Y5_N6; Fanout = 1; COMB Node = 'Mux8~12'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.596 ns" { regfile[4][7] Mux8~12 } "NODE_NAME" } } { "regfile32x32.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/regfile/regfile32x32.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.691 ns) + CELL(0.438 ns) 1.725 ns Mux8~13 3 COMB LCCOMB_X14_Y5_N0 1 " "Info: 3: + IC(0.691 ns) + CELL(0.438 ns) = 1.725 ns; Loc. = LCCOMB_X14_Y5_N0; Fanout = 1; COMB Node = 'Mux8~13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.129 ns" { Mux8~12 Mux8~13 } "NODE_NAME" } } { "regfile32x32.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/regfile/regfile32x32.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.570 ns) + CELL(0.437 ns) 3.732 ns Mux8~14 4 COMB LCCOMB_X14_Y6_N4 1 " "Info: 4: + IC(1.570 ns) + CELL(0.437 ns) = 3.732 ns; Loc. = LCCOMB_X14_Y6_N4; Fanout = 1; COMB Node = 'Mux8~14'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.007 ns" { Mux8~13 Mux8~14 } "NODE_NAME" } } { "regfile32x32.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/regfile/regfile32x32.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.480 ns) + CELL(0.416 ns) 4.628 ns Mux8~15 5 COMB LCCOMB_X15_Y6_N22 1 " "Info: 5: + IC(0.480 ns) + CELL(0.416 ns) = 4.628 ns; Loc. = LCCOMB_X15_Y6_N22; Fanout = 1; COMB Node = 'Mux8~15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.896 ns" { Mux8~14 Mux8~15 } "NODE_NAME" } } { "regfile32x32.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/regfile/regfile32x32.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.935 ns) + CELL(0.438 ns) 6.001 ns Mux8~16 6 COMB LCCOMB_X12_Y6_N20 1 " "Info: 6: + IC(0.935 ns) + CELL(0.438 ns) = 6.001 ns; Loc. = LCCOMB_X12_Y6_N20; Fanout = 1; COMB Node = 'Mux8~16'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.373 ns" { Mux8~15 Mux8~16 } "NODE_NAME" } } { "regfile32x32.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/regfile/regfile32x32.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.416 ns) 7.162 ns Mux8~19 7 COMB LCCOMB_X12_Y8_N10 1 " "Info: 7: + IC(0.745 ns) + CELL(0.416 ns) = 7.162 ns; Loc. = LCCOMB_X12_Y8_N10; Fanout = 1; COMB Node = 'Mux8~19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.161 ns" { Mux8~16 Mux8~19 } "NODE_NAME" } } { "regfile32x32.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/regfile/regfile32x32.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.196 ns) + CELL(2.758 ns) 11.116 ns rdDataA\[7\] 8 PIN PIN_D8 0 " "Info: 8: + IC(1.196 ns) + CELL(2.758 ns) = 11.116 ns; Loc. = PIN_D8; Fanout = 0; PIN Node = 'rdDataA\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.954 ns" { Mux8~19 rdDataA[7] } "NODE_NAME" } } { "regfile32x32.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/regfile/regfile32x32.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.053 ns ( 45.46 % ) " "Info: Total cell delay = 5.053 ns ( 45.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.063 ns ( 54.54 % ) " "Info: Total interconnect delay = 6.063 ns ( 54.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.116 ns" { regfile[4][7] Mux8~12 Mux8~13 Mux8~14 Mux8~15 Mux8~16 Mux8~19 rdDataA[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.116 ns" { regfile[4][7] {} Mux8~12 {} Mux8~13 {} Mux8~14 {} Mux8~15 {} Mux8~16 {} Mux8~19 {} rdDataA[7] {} } { 0.000ns 0.446ns 0.691ns 1.570ns 0.480ns 0.935ns 0.745ns 1.196ns } { 0.000ns 0.150ns 0.438ns 0.437ns 0.416ns 0.438ns 0.416ns 2.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.342 ns" { clk clk~clkctrl regfile[4][7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.342 ns" { clk {} clk~combout {} clk~clkctrl {} regfile[4][7] {} } { 0.000ns 0.000ns 0.122ns 0.704ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.116 ns" { regfile[4][7] Mux8~12 Mux8~13 Mux8~14 Mux8~15 Mux8~16 Mux8~19 rdDataA[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.116 ns" { regfile[4][7] {} Mux8~12 {} Mux8~13 {} Mux8~14 {} Mux8~15 {} Mux8~16 {} Mux8~19 {} rdDataA[7] {} } { 0.000ns 0.446ns 0.691ns 1.570ns 0.480ns 0.935ns 0.745ns 1.196ns } { 0.000ns 0.150ns 0.438ns 0.437ns 0.416ns 0.438ns 0.416ns 2.758ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "instr\[19\] rdDataA\[7\] 17.670 ns Longest " "Info: Longest tpd from source pin \"instr\[19\]\" to destination pin \"rdDataA\[7\]\" is 17.670 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns instr\[19\] 1 PIN PIN_N11 98 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_N11; Fanout = 98; PIN Node = 'instr\[19\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr[19] } "NODE_NAME" } } { "regfile32x32.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/regfile/regfile32x32.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.903 ns) + CELL(0.437 ns) 7.150 ns Mux8~12 2 COMB LCCOMB_X18_Y5_N6 1 " "Info: 2: + IC(5.903 ns) + CELL(0.437 ns) = 7.150 ns; Loc. = LCCOMB_X18_Y5_N6; Fanout = 1; COMB Node = 'Mux8~12'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.340 ns" { instr[19] Mux8~12 } "NODE_NAME" } } { "regfile32x32.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/regfile/regfile32x32.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.691 ns) + CELL(0.438 ns) 8.279 ns Mux8~13 3 COMB LCCOMB_X14_Y5_N0 1 " "Info: 3: + IC(0.691 ns) + CELL(0.438 ns) = 8.279 ns; Loc. = LCCOMB_X14_Y5_N0; Fanout = 1; COMB Node = 'Mux8~13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.129 ns" { Mux8~12 Mux8~13 } "NODE_NAME" } } { "regfile32x32.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/regfile/regfile32x32.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.570 ns) + CELL(0.437 ns) 10.286 ns Mux8~14 4 COMB LCCOMB_X14_Y6_N4 1 " "Info: 4: + IC(1.570 ns) + CELL(0.437 ns) = 10.286 ns; Loc. = LCCOMB_X14_Y6_N4; Fanout = 1; COMB Node = 'Mux8~14'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.007 ns" { Mux8~13 Mux8~14 } "NODE_NAME" } } { "regfile32x32.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/regfile/regfile32x32.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.480 ns) + CELL(0.416 ns) 11.182 ns Mux8~15 5 COMB LCCOMB_X15_Y6_N22 1 " "Info: 5: + IC(0.480 ns) + CELL(0.416 ns) = 11.182 ns; Loc. = LCCOMB_X15_Y6_N22; Fanout = 1; COMB Node = 'Mux8~15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.896 ns" { Mux8~14 Mux8~15 } "NODE_NAME" } } { "regfile32x32.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/regfile/regfile32x32.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.935 ns) + CELL(0.438 ns) 12.555 ns Mux8~16 6 COMB LCCOMB_X12_Y6_N20 1 " "Info: 6: + IC(0.935 ns) + CELL(0.438 ns) = 12.555 ns; Loc. = LCCOMB_X12_Y6_N20; Fanout = 1; COMB Node = 'Mux8~16'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.373 ns" { Mux8~15 Mux8~16 } "NODE_NAME" } } { "regfile32x32.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/regfile/regfile32x32.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.416 ns) 13.716 ns Mux8~19 7 COMB LCCOMB_X12_Y8_N10 1 " "Info: 7: + IC(0.745 ns) + CELL(0.416 ns) = 13.716 ns; Loc. = LCCOMB_X12_Y8_N10; Fanout = 1; COMB Node = 'Mux8~19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.161 ns" { Mux8~16 Mux8~19 } "NODE_NAME" } } { "regfile32x32.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/regfile/regfile32x32.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.196 ns) + CELL(2.758 ns) 17.670 ns rdDataA\[7\] 8 PIN PIN_D8 0 " "Info: 8: + IC(1.196 ns) + CELL(2.758 ns) = 17.670 ns; Loc. = PIN_D8; Fanout = 0; PIN Node = 'rdDataA\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.954 ns" { Mux8~19 rdDataA[7] } "NODE_NAME" } } { "regfile32x32.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/regfile/regfile32x32.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.150 ns ( 34.80 % ) " "Info: Total cell delay = 6.150 ns ( 34.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.520 ns ( 65.20 % ) " "Info: Total interconnect delay = 11.520 ns ( 65.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "17.670 ns" { instr[19] Mux8~12 Mux8~13 Mux8~14 Mux8~15 Mux8~16 Mux8~19 rdDataA[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "17.670 ns" { instr[19] {} instr[19]~combout {} Mux8~12 {} Mux8~13 {} Mux8~14 {} Mux8~15 {} Mux8~16 {} Mux8~19 {} rdDataA[7] {} } { 0.000ns 0.000ns 5.903ns 0.691ns 1.570ns 0.480ns 0.935ns 0.745ns 1.196ns } { 0.000ns 0.810ns 0.437ns 0.438ns 0.437ns 0.416ns 0.438ns 0.416ns 2.758ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "regfile\[11\]\[8\] wrDataD\[8\] clk 0.482 ns register " "Info: th for register \"regfile\[11\]\[8\]\" (data pin = \"wrDataD\[8\]\", clock pin = \"clk\") is 0.482 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.329 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.329 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns clk 1 CLK PIN_H2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_H2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "regfile32x32.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/regfile/regfile32x32.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.101 ns clk~clkctrl 2 COMB CLKCTRL_G2 496 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.101 ns; Loc. = CLKCTRL_G2; Fanout = 496; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { clk clk~clkctrl } "NODE_NAME" } } { "regfile32x32.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/regfile/regfile32x32.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.691 ns) + CELL(0.537 ns) 2.329 ns regfile\[11\]\[8\] 3 REG LCFF_X17_Y7_N25 1 " "Info: 3: + IC(0.691 ns) + CELL(0.537 ns) = 2.329 ns; Loc. = LCFF_X17_Y7_N25; Fanout = 1; REG Node = 'regfile\[11\]\[8\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.228 ns" { clk~clkctrl regfile[11][8] } "NODE_NAME" } } { "regfile32x32.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/regfile/regfile32x32.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 65.09 % ) " "Info: Total cell delay = 1.516 ns ( 65.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.813 ns ( 34.91 % ) " "Info: Total interconnect delay = 0.813 ns ( 34.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.329 ns" { clk clk~clkctrl regfile[11][8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.329 ns" { clk {} clk~combout {} clk~clkctrl {} regfile[11][8] {} } { 0.000ns 0.000ns 0.122ns 0.691ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "regfile32x32.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/regfile/regfile32x32.v" 25 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.113 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.113 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns wrDataD\[8\] 1 PIN PIN_H15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_H15; Fanout = 1; PIN Node = 'wrDataD\[8\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { wrDataD[8] } "NODE_NAME" } } { "regfile32x32.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/regfile/regfile32x32.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(0.150 ns) 2.029 ns regfile~39 2 COMB LCCOMB_X17_Y7_N24 31 " "Info: 2: + IC(0.900 ns) + CELL(0.150 ns) = 2.029 ns; Loc. = LCCOMB_X17_Y7_N24; Fanout = 31; COMB Node = 'regfile~39'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.050 ns" { wrDataD[8] regfile~39 } "NODE_NAME" } } { "regfile32x32.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/regfile/regfile32x32.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.113 ns regfile\[11\]\[8\] 3 REG LCFF_X17_Y7_N25 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.113 ns; Loc. = LCFF_X17_Y7_N25; Fanout = 1; REG Node = 'regfile\[11\]\[8\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { regfile~39 regfile[11][8] } "NODE_NAME" } } { "regfile32x32.v" "" { Text "C:/Users/NGUYEN DUY LINH/Desktop/CS_Projects/RISC-V/regfile/regfile32x32.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.213 ns ( 57.41 % ) " "Info: Total cell delay = 1.213 ns ( 57.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.900 ns ( 42.59 % ) " "Info: Total interconnect delay = 0.900 ns ( 42.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.113 ns" { wrDataD[8] regfile~39 regfile[11][8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.113 ns" { wrDataD[8] {} wrDataD[8]~combout {} regfile~39 {} regfile[11][8] {} } { 0.000ns 0.000ns 0.900ns 0.000ns } { 0.000ns 0.979ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.329 ns" { clk clk~clkctrl regfile[11][8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.329 ns" { clk {} clk~combout {} clk~clkctrl {} regfile[11][8] {} } { 0.000ns 0.000ns 0.122ns 0.691ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.113 ns" { wrDataD[8] regfile~39 regfile[11][8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.113 ns" { wrDataD[8] {} wrDataD[8]~combout {} regfile~39 {} regfile[11][8] {} } { 0.000ns 0.000ns 0.900ns 0.000ns } { 0.000ns 0.979ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "193 " "Info: Peak virtual memory: 193 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 31 10:26:46 2019 " "Info: Processing ended: Thu Oct 31 10:26:46 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
