	fpga_temp u0 (
		.clk        (<connected-to-clk>),        //        clk.clk
		.clr        (<connected-to-clr>),        //        clr.reset
		.tsdcaldone (<connected-to-tsdcaldone>), // tsdcaldone.tsdcaldone
		.tsdcalo    (<connected-to-tsdcalo>),    //    tsdcalo.tsdcalo
		.ce         (<connected-to-ce>)          //         ce.ce
	);

