# do fsm_practice_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying /home/bhavesh/Quartus/Quartus_prime/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/bhavesh/Quartus/eyantra/practice {/home/bhavesh/Quartus/eyantra/practice/fsm_practice.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:53:34 on Sep 04,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/bhavesh/Quartus/eyantra/practice" /home/bhavesh/Quartus/eyantra/practice/fsm_practice.v 
# -- Compiling module traffic
# 
# Top level modules:
# 	traffic
# End time: 01:53:34 on Sep 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+/home/bhavesh/Quartus/eyantra/practice {/home/bhavesh/Quartus/eyantra/practice/fsm_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:53:34 on Sep 04,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/bhavesh/Quartus/eyantra/practice" /home/bhavesh/Quartus/eyantra/practice/fsm_tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 01:53:34 on Sep 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 01:53:34 on Sep 04,2024
# Loading work.tb
# ** Error: (vsim-3033) Instantiation of 'traffic_light_controller' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /tb File: /home/bhavesh/Quartus/eyantra/practice/fsm_tb.v Line: 8
#         Searched libraries:
#             /home/bhavesh/Quartus/Quartus_prime/modelsim_ase/altera/verilog/altera
#             /home/bhavesh/Quartus/Quartus_prime/modelsim_ase/altera/verilog/220model
#             /home/bhavesh/Quartus/Quartus_prime/modelsim_ase/altera/verilog/sgate
#             /home/bhavesh/Quartus/Quartus_prime/modelsim_ase/altera/verilog/altera_mf
#             /home/bhavesh/Quartus/Quartus_prime/modelsim_ase/altera/verilog/altera_lnsim
#             /home/bhavesh/Quartus/Quartus_prime/modelsim_ase/altera/verilog/cycloneive
#             /home/bhavesh/Quartus/eyantra/practice/simulation/modelsim/rtl_work
#             /home/bhavesh/Quartus/eyantra/practice/simulation/modelsim/rtl_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./fsm_practice_run_msim_rtl_verilog.do PAUSED at line 12
# End time: 01:53:43 on Sep 04,2024, Elapsed time: 0:00:09
# Errors: 1, Warnings: 0
