{"vcs1":{"timestamp_begin":1680777346.602118360, "rt":0.75, "ut":0.24, "st":0.13}}
{"vcselab":{"timestamp_begin":1680777347.378473318, "rt":1.25, "ut":0.19, "st":0.09}}
{"link":{"timestamp_begin":1680777348.645569046, "rt":0.63, "ut":0.06, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680777346.332486585}
{"VCS_COMP_START_TIME": 1680777346.332486585}
{"VCS_COMP_END_TIME": 1680777349.891871636}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 339300}}
{"stitch_vcselab": {"peak_mem": 222624}}
