#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Tue Dec 10 16:39:48 2024
# Process ID         : 40556
# Current directory  : C:/project_4
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent25688 C:\project_4\project_4.xpr
# Log file           : C:/project_4/vivado.log
# Journal file       : C:/project_4\vivado.jou
# Running On         : MSI
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 22631
# Processor Detail   : 12th Gen Intel(R) Core(TM) i7-12700H
# CPU Frequency      : 2688 MHz
# CPU Physical cores : 14
# CPU Logical cores  : 20
# Host memory        : 16870 MB
# Swap memory        : 17199 MB
# Total Virtual      : 34070 MB
# Available Virtual  : 9235 MB
#-----------------------------------------------------------
start_gui
open_project C:/project_4/project_4.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/mayad/project_4' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
INFO: [Project 1-5579] Found utility IPs instantiated in one or more block designs which have equivalent inline hdl with improved performance and reduced diskspace. It is recommended to migrate these utility IPs to inline hdl using the command upgrade_project -migrate_to_inline_hdl. The utility IPs may be deprecated in future releases. More information on inline hdl is available in UG994.
open_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1272.672 ; gain = 189.457
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/project_4/project_4.srcs/utils_1/imports/synth_1/verilog_block.dcp with file C:/project_4/project_4.runs/synth_1/Top_Level.dcp
launch_runs synth_1 -jobs 10
[Tue Dec 10 16:40:47 2024] Launched synth_1...
Run output will be captured here: C:/project_4/project_4.runs/synth_1/runme.log
open_bd_design {C:/project_4/project_4.srcs/sources_1/bd/arm_processor/arm_processor.bd}
Reading block design file <C:/project_4/project_4.srcs/sources_1/bd/arm_processor/arm_processor.bd>...
Adding component instance block -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding component instance block -- xilinx.com:ip:axi_uart16550:2.0 - axi_uart16550_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding component instance block -- xilinx.com:ip:mdm:3.2 - mdm_0
Successfully read diagram <arm_processor> from block design file <C:/project_4/project_4.srcs/sources_1/bd/arm_processor/arm_processor.bd>
open_bd_design: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1413.469 ; gain = 127.262
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
launch_runs impl_1 -jobs 10
[Tue Dec 10 16:45:37 2024] Launched impl_1...
Run output will be captured here: C:/project_4/project_4.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Tue Dec 10 16:49:04 2024] Launched impl_1...
Run output will be captured here: C:/project_4/project_4.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xcku5p-ffvb676-2-e
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.215 . Memory (MB): peak = 2556.781 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 228 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2556.781 ; gain = 0.000
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2810.391 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 2810.391 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 2810.391 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2810.391 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3210.816 ; gain = 400.426
Read Physdb Files: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3210.816 ; gain = 400.426
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3210.816 ; gain = 400.426
Generating merged BMM file for the design top 'Top_Level'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/project_4/project_4.gen/sources_1/bd/arm_processor/ip/arm_processor_microblaze_0_0_1/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3210.816 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 99 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 2 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  LUT6_2 => LUT6_2 (LUT5, LUT6): 79 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 16 instances
  SRLC16E => SRL16E: 1 instance 

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:23 . Memory (MB): peak = 3713.137 ; gain = 2215.219
ERROR: [Vivado 12-106] *** Exception: com.google.protobuf.InvalidProtocolBufferException: Protocol message contained an invalid tag (zero). (See C:/project_4/vivado_pid40556.debug)
write_hw_platform -fixed -include_bit -force -file C:/project_4/Top_Level.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/project_4/Top_Level.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/project_4/Top_Level.xsa
INFO: [Hsi 55-2053] elapsed time for repository (C:/Xilinx/Vivado/2024.2/data/embeddedsw) loading 2 seconds
exit
INFO: [Common 17-206] Exiting Vivado at Tue Dec 10 16:55:06 2024...
