{"vcs1":{"timestamp_begin":1712712900.674644457, "rt":0.76, "ut":0.37, "st":0.28}}
{"vcselab":{"timestamp_begin":1712712901.612555871, "rt":0.88, "ut":0.56, "st":0.28}}
{"link":{"timestamp_begin":1712712902.670299776, "rt":0.40, "ut":0.16, "st":0.24}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1712712899.982082282}
{"VCS_COMP_START_TIME": 1712712899.982082282}
{"VCS_COMP_END_TIME": 1712712903.242808213}
{"VCS_USER_OPTIONS": "-sverilog library.sv task2.sv"}
{"vcs1": {"peak_mem": 336884}}
{"stitch_vcselab": {"peak_mem": 222608}}
