Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Dec 17 04:59:41 2020
| Host         : DESKTOP-VQACS7U running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_design_control_sets_placed.rpt
| Design       : top_design
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    47 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     9 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              49 |           17 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             148 |           42 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               4 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+---------------+------------------+------------------+----------------+--------------+
|         Clock Signal        | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------+---------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG              | de4/E[0]      | de4/SS[0]        |                2 |              4 |         2.00 |
|  rs/nextCnt_reg[4]_i_2_n_0  |               |                  |                2 |              5 |         2.50 |
|  rs/nextSum_reg[15]_i_2_n_0 |               |                  |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG              |               | de5/SR[0]        |                7 |             23 |         3.29 |
|  clk_IBUF_BUFG              |               | de1/gotInput     |                7 |             25 |         3.57 |
|  clk_IBUF_BUFG              |               | de2/gotInput     |                7 |             25 |         3.57 |
|  clk_IBUF_BUFG              |               | de3/gotInput     |                7 |             25 |         3.57 |
|  clk_IBUF_BUFG              |               | de4/gotInput     |                7 |             25 |         3.57 |
|  clk_IBUF_BUFG              |               | de5/gotInput     |                7 |             25 |         3.57 |
|  clk_IBUF_BUFG              |               |                  |               10 |             28 |         2.80 |
|  clk_IBUF_BUFG              | de1/pulse1    |                  |                4 |             32 |         8.00 |
+-----------------------------+---------------+------------------+------------------+----------------+--------------+


