-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity design_1_v_frmbuf_rd_0_0_Bytes2MultiPixStream is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    bytePlanes1_dout : IN STD_LOGIC_VECTOR (63 downto 0);
    bytePlanes1_num_data_valid : IN STD_LOGIC_VECTOR (10 downto 0);
    bytePlanes1_fifo_cap : IN STD_LOGIC_VECTOR (10 downto 0);
    bytePlanes1_empty_n : IN STD_LOGIC;
    bytePlanes1_read : OUT STD_LOGIC;
    img_din : OUT STD_LOGIC_VECTOR (29 downto 0);
    img_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    img_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    img_full_n : IN STD_LOGIC;
    img_write : OUT STD_LOGIC;
    Height_dout : IN STD_LOGIC_VECTOR (11 downto 0);
    Height_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    Height_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    Height_empty_n : IN STD_LOGIC;
    Height_read : OUT STD_LOGIC;
    Width_dout : IN STD_LOGIC_VECTOR (11 downto 0);
    Width_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    Width_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    Width_empty_n : IN STD_LOGIC;
    Width_read : OUT STD_LOGIC;
    WidthInBytes_dout : IN STD_LOGIC_VECTOR (14 downto 0);
    WidthInBytes_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    WidthInBytes_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    WidthInBytes_empty_n : IN STD_LOGIC;
    WidthInBytes_read : OUT STD_LOGIC;
    VideoFormat_dout : IN STD_LOGIC_VECTOR (5 downto 0);
    VideoFormat_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    VideoFormat_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    VideoFormat_empty_n : IN STD_LOGIC;
    VideoFormat_read : OUT STD_LOGIC;
    width_c_din : OUT STD_LOGIC_VECTOR (11 downto 0);
    width_c_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    width_c_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    width_c_full_n : IN STD_LOGIC;
    width_c_write : OUT STD_LOGIC;
    height_c_din : OUT STD_LOGIC_VECTOR (11 downto 0);
    height_c_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    height_c_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    height_c_full_n : IN STD_LOGIC;
    height_c_write : OUT STD_LOGIC );
end;


architecture behav of design_1_v_frmbuf_rd_0_0_Bytes2MultiPixStream is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (22 downto 0) := "00000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (22 downto 0) := "00000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (22 downto 0) := "00000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (22 downto 0) := "00000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (22 downto 0) := "00000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (22 downto 0) := "00000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (22 downto 0) := "00001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (22 downto 0) := "00010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (22 downto 0) := "00100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (22 downto 0) := "01000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (22 downto 0) := "10000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv6_19 : STD_LOGIC_VECTOR (5 downto 0) := "011001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv16_7 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000111";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv12_6 : STD_LOGIC_VECTOR (11 downto 0) := "000000000110";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv13_1FFF : STD_LOGIC_VECTOR (12 downto 0) := "1111111111111";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv6_18 : STD_LOGIC_VECTOR (5 downto 0) := "011000";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";

attribute shreg_extract : string;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal Height_blk_n : STD_LOGIC;
    signal Width_blk_n : STD_LOGIC;
    signal WidthInBytes_blk_n : STD_LOGIC;
    signal VideoFormat_blk_n : STD_LOGIC;
    signal width_c_blk_n : STD_LOGIC;
    signal height_c_blk_n : STD_LOGIC;
    signal widthInPix_reg_496 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    signal VideoFormat_read_read_fu_184_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal VideoFormat_read_reg_503 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal Height_read_reg_507 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    signal Width_read_reg_513 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    signal trunc_ln_reg_525 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_fu_271_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal remainPix_2_reg_531 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal icmp_ln1292_fu_284_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1292_reg_536 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal sub222_fu_298_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub222_reg_541 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    signal cmp226_fu_303_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp226_reg_546 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal icmp16_fu_319_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp16_reg_551 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal cmp226_2_fu_325_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp226_2_reg_556 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal tmp_3_reg_561 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal cmp226_4_fu_339_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp226_4_reg_566 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal trunc_ln1249_1_fu_376_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln1249_1_reg_581 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal icmp_ln1252_fu_390_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1252_reg_586 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal sub121_fu_404_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub121_reg_591 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    signal cmp125_fu_410_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp125_reg_596 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal icmp_fu_426_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_reg_601 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal cmp125_2_fu_432_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp125_2_reg_606 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal icmp13_fu_448_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp13_reg_611 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal cmp125_4_fu_454_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp125_4_reg_616 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal cmp125_5_fu_460_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp125_5_reg_621 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal cmp125_6_fu_466_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp125_6_reg_626 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1302_4_fu_218_ap_start : STD_LOGIC;
    signal grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1302_4_fu_218_ap_done : STD_LOGIC;
    signal grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1302_4_fu_218_ap_idle : STD_LOGIC;
    signal grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1302_4_fu_218_ap_ready : STD_LOGIC;
    signal grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1302_4_fu_218_img_din : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1302_4_fu_218_img_write : STD_LOGIC;
    signal grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1302_4_fu_218_bytePlanes1_read : STD_LOGIC;
    signal grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1262_1_fu_234_ap_start : STD_LOGIC;
    signal grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1262_1_fu_234_ap_done : STD_LOGIC;
    signal grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1262_1_fu_234_ap_idle : STD_LOGIC;
    signal grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1262_1_fu_234_ap_ready : STD_LOGIC;
    signal grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1262_1_fu_234_img_din : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1262_1_fu_234_img_write : STD_LOGIC;
    signal grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1262_1_fu_234_bytePlanes1_read : STD_LOGIC;
    signal grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1302_4_fu_218_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal icmp_ln1295_fu_348_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1262_1_fu_234_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal icmp_ln1255_fu_480_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal y_1_fu_170 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    signal y_5_fu_353_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal y_fu_174 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    signal y_3_fu_485_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal zext_ln1289_fu_252_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln1289_fu_255_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_271_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln1291_fu_281_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal remainPix_3_fu_290_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_2_fu_309_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln1249_fu_367_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln1249_fu_370_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal remainPix_fu_364_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln1251_fu_386_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal remainPix_1_fu_396_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_fu_416_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_1_fu_438_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_271_ap_start : STD_LOGIC;
    signal grp_fu_271_ap_done : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (22 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component design_1_v_frmbuf_rd_0_0_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1302_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        img_din : OUT STD_LOGIC_VECTOR (29 downto 0);
        img_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        img_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        img_full_n : IN STD_LOGIC;
        img_write : OUT STD_LOGIC;
        trunc_ln : IN STD_LOGIC_VECTOR (12 downto 0);
        icmp_ln1292 : IN STD_LOGIC_VECTOR (0 downto 0);
        cmp226_4 : IN STD_LOGIC_VECTOR (0 downto 0);
        cmp226_3 : IN STD_LOGIC_VECTOR (0 downto 0);
        cmp226_2 : IN STD_LOGIC_VECTOR (0 downto 0);
        cmp226_1 : IN STD_LOGIC_VECTOR (0 downto 0);
        bytePlanes1_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        bytePlanes1_num_data_valid : IN STD_LOGIC_VECTOR (10 downto 0);
        bytePlanes1_fifo_cap : IN STD_LOGIC_VECTOR (10 downto 0);
        bytePlanes1_empty_n : IN STD_LOGIC;
        bytePlanes1_read : OUT STD_LOGIC;
        sub222_cast17 : IN STD_LOGIC_VECTOR (12 downto 0);
        cmp226 : IN STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component design_1_v_frmbuf_rd_0_0_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1262_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        img_din : OUT STD_LOGIC_VECTOR (29 downto 0);
        img_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        img_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        img_full_n : IN STD_LOGIC;
        img_write : OUT STD_LOGIC;
        trunc_ln1249_1 : IN STD_LOGIC_VECTOR (12 downto 0);
        icmp_ln1252 : IN STD_LOGIC_VECTOR (0 downto 0);
        cmp125_6 : IN STD_LOGIC_VECTOR (0 downto 0);
        cmp125_5 : IN STD_LOGIC_VECTOR (0 downto 0);
        cmp125_4 : IN STD_LOGIC_VECTOR (0 downto 0);
        cmp125_3 : IN STD_LOGIC_VECTOR (0 downto 0);
        cmp125_2 : IN STD_LOGIC_VECTOR (0 downto 0);
        cmp125_1 : IN STD_LOGIC_VECTOR (0 downto 0);
        bytePlanes1_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        bytePlanes1_num_data_valid : IN STD_LOGIC_VECTOR (10 downto 0);
        bytePlanes1_fifo_cap : IN STD_LOGIC_VECTOR (10 downto 0);
        bytePlanes1_empty_n : IN STD_LOGIC;
        bytePlanes1_read : OUT STD_LOGIC;
        sub121_cast16 : IN STD_LOGIC_VECTOR (12 downto 0);
        cmp125 : IN STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component design_1_v_frmbuf_rd_0_0_urem_12ns_4ns_3_16_seq_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        start : IN STD_LOGIC;
        done : OUT STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (11 downto 0);
        din1 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (2 downto 0) );
    end component;



begin
    grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1302_4_fu_218 : component design_1_v_frmbuf_rd_0_0_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1302_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1302_4_fu_218_ap_start,
        ap_done => grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1302_4_fu_218_ap_done,
        ap_idle => grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1302_4_fu_218_ap_idle,
        ap_ready => grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1302_4_fu_218_ap_ready,
        img_din => grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1302_4_fu_218_img_din,
        img_num_data_valid => ap_const_lv2_0,
        img_fifo_cap => ap_const_lv2_0,
        img_full_n => img_full_n,
        img_write => grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1302_4_fu_218_img_write,
        trunc_ln => trunc_ln_reg_525,
        icmp_ln1292 => icmp_ln1292_reg_536,
        cmp226_4 => cmp226_4_reg_566,
        cmp226_3 => tmp_3_reg_561,
        cmp226_2 => cmp226_2_reg_556,
        cmp226_1 => icmp16_reg_551,
        bytePlanes1_dout => bytePlanes1_dout,
        bytePlanes1_num_data_valid => ap_const_lv11_0,
        bytePlanes1_fifo_cap => ap_const_lv11_0,
        bytePlanes1_empty_n => bytePlanes1_empty_n,
        bytePlanes1_read => grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1302_4_fu_218_bytePlanes1_read,
        sub222_cast17 => sub222_reg_541,
        cmp226 => cmp226_reg_546);

    grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1262_1_fu_234 : component design_1_v_frmbuf_rd_0_0_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1262_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1262_1_fu_234_ap_start,
        ap_done => grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1262_1_fu_234_ap_done,
        ap_idle => grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1262_1_fu_234_ap_idle,
        ap_ready => grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1262_1_fu_234_ap_ready,
        img_din => grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1262_1_fu_234_img_din,
        img_num_data_valid => ap_const_lv2_0,
        img_fifo_cap => ap_const_lv2_0,
        img_full_n => img_full_n,
        img_write => grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1262_1_fu_234_img_write,
        trunc_ln1249_1 => trunc_ln1249_1_reg_581,
        icmp_ln1252 => icmp_ln1252_reg_586,
        cmp125_6 => cmp125_6_reg_626,
        cmp125_5 => cmp125_5_reg_621,
        cmp125_4 => cmp125_4_reg_616,
        cmp125_3 => icmp13_reg_611,
        cmp125_2 => cmp125_2_reg_606,
        cmp125_1 => icmp_reg_601,
        bytePlanes1_dout => bytePlanes1_dout,
        bytePlanes1_num_data_valid => ap_const_lv11_0,
        bytePlanes1_fifo_cap => ap_const_lv11_0,
        bytePlanes1_empty_n => bytePlanes1_empty_n,
        bytePlanes1_read => grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1262_1_fu_234_bytePlanes1_read,
        sub121_cast16 => sub121_reg_591,
        cmp125 => cmp125_reg_596);

    urem_12ns_4ns_3_16_seq_1_U41 : component design_1_v_frmbuf_rd_0_0_urem_12ns_4ns_3_16_seq_1
    generic map (
        ID => 1,
        NUM_STAGE => 16,
        din0_WIDTH => 12,
        din1_WIDTH => 4,
        dout_WIDTH => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        start => grp_fu_271_ap_start,
        done => grp_fu_271_ap_done,
        din0 => Width_read_reg_513,
        din1 => grp_fu_271_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_271_p2);





    Height_read_reg_507_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                Height_read_reg_507 <= ap_const_lv12_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
                    Height_read_reg_507 <= Height_dout;
                end if; 
            end if;
        end if;
    end process;


    VideoFormat_read_reg_503_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                VideoFormat_read_reg_503 <= ap_const_lv6_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
                    VideoFormat_read_reg_503 <= VideoFormat_dout;
                end if; 
            end if;
        end if;
    end process;


    Width_read_reg_513_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                Width_read_reg_513 <= ap_const_lv12_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
                    Width_read_reg_513 <= Width_dout;
                end if; 
            end if;
        end if;
    end process;


    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state19) and (not((ap_const_lv6_19 = VideoFormat_read_reg_503)) or (icmp_ln1295_fu_348_p2 = ap_const_lv1_1)))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    cmp125_2_reg_606_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                cmp125_2_reg_606 <= ap_const_lv1_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                    cmp125_2_reg_606 <= cmp125_2_fu_432_p2;
                end if; 
            end if;
        end if;
    end process;


    cmp125_4_reg_616_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                cmp125_4_reg_616 <= ap_const_lv1_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                    cmp125_4_reg_616 <= cmp125_4_fu_454_p2;
                end if; 
            end if;
        end if;
    end process;


    cmp125_5_reg_621_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                cmp125_5_reg_621 <= ap_const_lv1_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                    cmp125_5_reg_621 <= cmp125_5_fu_460_p2;
                end if; 
            end if;
        end if;
    end process;


    cmp125_6_reg_626_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                cmp125_6_reg_626 <= ap_const_lv1_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                    cmp125_6_reg_626 <= cmp125_6_fu_466_p2;
                end if; 
            end if;
        end if;
    end process;


    cmp125_reg_596_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                cmp125_reg_596 <= ap_const_lv1_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                    cmp125_reg_596 <= cmp125_fu_410_p2;
                end if; 
            end if;
        end if;
    end process;


    cmp226_2_reg_556_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                cmp226_2_reg_556 <= ap_const_lv1_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
                    cmp226_2_reg_556 <= cmp226_2_fu_325_p2;
                end if; 
            end if;
        end if;
    end process;


    cmp226_4_reg_566_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                cmp226_4_reg_566 <= ap_const_lv1_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
                    cmp226_4_reg_566 <= cmp226_4_fu_339_p2;
                end if; 
            end if;
        end if;
    end process;


    cmp226_reg_546_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                cmp226_reg_546 <= ap_const_lv1_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
                    cmp226_reg_546 <= cmp226_fu_303_p2;
                end if; 
            end if;
        end if;
    end process;


    grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1262_1_fu_234_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1262_1_fu_234_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln1255_fu_480_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state22))) then 
                    grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1262_1_fu_234_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1262_1_fu_234_ap_ready = ap_const_logic_1)) then 
                    grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1262_1_fu_234_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1302_4_fu_218_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1302_4_fu_218_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln1295_fu_348_p2 = ap_const_lv1_0) and (ap_const_lv6_19 = VideoFormat_read_reg_503) and (ap_const_logic_1 = ap_CS_fsm_state19))) then 
                    grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1302_4_fu_218_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1302_4_fu_218_ap_ready = ap_const_logic_1)) then 
                    grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1302_4_fu_218_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    icmp13_reg_611_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                icmp13_reg_611 <= ap_const_lv1_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                    icmp13_reg_611 <= icmp13_fu_448_p2;
                end if; 
            end if;
        end if;
    end process;


    icmp16_reg_551_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                icmp16_reg_551 <= ap_const_lv1_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
                    icmp16_reg_551 <= icmp16_fu_319_p2;
                end if; 
            end if;
        end if;
    end process;


    icmp_ln1252_reg_586_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                icmp_ln1252_reg_586 <= ap_const_lv1_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                    icmp_ln1252_reg_586 <= icmp_ln1252_fu_390_p2;
                end if; 
            end if;
        end if;
    end process;


    icmp_ln1292_reg_536_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                icmp_ln1292_reg_536 <= ap_const_lv1_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
                    icmp_ln1292_reg_536 <= icmp_ln1292_fu_284_p2;
                end if; 
            end if;
        end if;
    end process;


    icmp_reg_601_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                icmp_reg_601 <= ap_const_lv1_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                    icmp_reg_601 <= icmp_fu_426_p2;
                end if; 
            end if;
        end if;
    end process;


    remainPix_2_reg_531_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                remainPix_2_reg_531 <= ap_const_lv3_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                    remainPix_2_reg_531 <= grp_fu_271_p2;
                end if; 
            end if;
        end if;
    end process;


    sub121_reg_591_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                sub121_reg_591 <= ap_const_lv13_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                    sub121_reg_591 <= sub121_fu_404_p2;
                end if; 
            end if;
        end if;
    end process;


    sub222_reg_541_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                sub222_reg_541 <= ap_const_lv13_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
                    sub222_reg_541 <= sub222_fu_298_p2;
                end if; 
            end if;
        end if;
    end process;


    tmp_3_reg_561_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                tmp_3_reg_561 <= ap_const_lv1_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
                    tmp_3_reg_561 <= remainPix_3_fu_290_p3(2 downto 2);
                end if; 
            end if;
        end if;
    end process;


    trunc_ln1249_1_reg_581_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                trunc_ln1249_1_reg_581 <= ap_const_lv13_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                    trunc_ln1249_1_reg_581 <= add_ln1249_fu_370_p2(15 downto 3);
                end if; 
            end if;
        end if;
    end process;


    trunc_ln_reg_525_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                trunc_ln_reg_525 <= ap_const_lv13_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    trunc_ln_reg_525 <= add_ln1289_fu_255_p2(15 downto 3);
                end if; 
            end if;
        end if;
    end process;


    widthInPix_reg_496_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                widthInPix_reg_496 <= ap_const_lv15_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
                    widthInPix_reg_496 <= WidthInBytes_dout;
                end if; 
            end if;
        end if;
    end process;


    y_1_fu_170_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                y_1_fu_170 <= ap_const_lv12_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    y_1_fu_170 <= ap_const_lv12_0;
                elsif (((icmp_ln1295_fu_348_p2 = ap_const_lv1_0) and (ap_const_lv6_19 = VideoFormat_read_reg_503) and (ap_const_logic_1 = ap_CS_fsm_state19))) then 
                    y_1_fu_170 <= y_5_fu_353_p2;
                end if; 
            end if;
        end if;
    end process;


    y_fu_174_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                y_fu_174 <= ap_const_lv12_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                    y_fu_174 <= ap_const_lv12_0;
                elsif (((icmp_ln1255_fu_480_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state22))) then 
                    y_fu_174 <= y_3_fu_485_p2;
                end if; 
            end if;
        end if;
    end process;


    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, Height_empty_n, Width_empty_n, WidthInBytes_empty_n, VideoFormat_empty_n, width_c_full_n, height_c_full_n, VideoFormat_read_read_fu_184_p2, VideoFormat_read_reg_503, grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1302_4_fu_218_ap_done, grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1262_1_fu_234_ap_done, ap_CS_fsm_state19, icmp_ln1295_fu_348_p2, ap_CS_fsm_state20, ap_CS_fsm_state22, icmp_ln1255_fu_480_p2, ap_CS_fsm_state23)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((height_c_full_n = ap_const_logic_0) or (width_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_const_logic_0 = VideoFormat_empty_n) or (ap_const_logic_0 = WidthInBytes_empty_n) or (ap_const_logic_0 = Width_empty_n) or (ap_const_logic_0 = Height_empty_n) or (ap_start = ap_const_logic_0))) and (ap_const_lv6_18 = VideoFormat_read_read_fu_184_p2) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state21;
                elsif ((not((ap_const_lv6_18 = VideoFormat_read_read_fu_184_p2)) and not((ap_const_lv6_19 = VideoFormat_read_read_fu_184_p2)) and not(((height_c_full_n = ap_const_logic_0) or (width_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_const_logic_0 = VideoFormat_empty_n) or (ap_const_logic_0 = WidthInBytes_empty_n) or (ap_const_logic_0 = Width_empty_n) or (ap_const_logic_0 = Height_empty_n) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state19;
                elsif ((not(((height_c_full_n = ap_const_logic_0) or (width_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_const_logic_0 = VideoFormat_empty_n) or (ap_const_logic_0 = WidthInBytes_empty_n) or (ap_const_logic_0 = Width_empty_n) or (ap_const_logic_0 = Height_empty_n) or (ap_start = ap_const_logic_0))) and (ap_const_lv6_19 = VideoFormat_read_read_fu_184_p2) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state19) and (not((ap_const_lv6_19 = VideoFormat_read_reg_503)) or (icmp_ln1295_fu_348_p2 = ap_const_lv1_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state20;
                end if;
            when ap_ST_fsm_state20 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state20) and (grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1302_4_fu_218_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state19;
                else
                    ap_NS_fsm <= ap_ST_fsm_state20;
                end if;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                if (((icmp_ln1255_fu_480_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state22))) then
                    ap_NS_fsm <= ap_ST_fsm_state19;
                else
                    ap_NS_fsm <= ap_ST_fsm_state23;
                end if;
            when ap_ST_fsm_state23 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state23) and (grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1262_1_fu_234_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state22;
                else
                    ap_NS_fsm <= ap_ST_fsm_state23;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;

    Height_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, Height_empty_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            Height_blk_n <= Height_empty_n;
        else 
            Height_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    Height_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, Height_empty_n, Width_empty_n, WidthInBytes_empty_n, VideoFormat_empty_n, width_c_full_n, height_c_full_n)
    begin
        if ((not(((height_c_full_n = ap_const_logic_0) or (width_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_const_logic_0 = VideoFormat_empty_n) or (ap_const_logic_0 = WidthInBytes_empty_n) or (ap_const_logic_0 = Width_empty_n) or (ap_const_logic_0 = Height_empty_n) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            Height_read <= ap_const_logic_1;
        else 
            Height_read <= ap_const_logic_0;
        end if; 
    end process;


    VideoFormat_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, VideoFormat_empty_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            VideoFormat_blk_n <= VideoFormat_empty_n;
        else 
            VideoFormat_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    VideoFormat_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, Height_empty_n, Width_empty_n, WidthInBytes_empty_n, VideoFormat_empty_n, width_c_full_n, height_c_full_n)
    begin
        if ((not(((height_c_full_n = ap_const_logic_0) or (width_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_const_logic_0 = VideoFormat_empty_n) or (ap_const_logic_0 = WidthInBytes_empty_n) or (ap_const_logic_0 = Width_empty_n) or (ap_const_logic_0 = Height_empty_n) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            VideoFormat_read <= ap_const_logic_1;
        else 
            VideoFormat_read <= ap_const_logic_0;
        end if; 
    end process;

    VideoFormat_read_read_fu_184_p2 <= VideoFormat_dout;

    WidthInBytes_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, WidthInBytes_empty_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            WidthInBytes_blk_n <= WidthInBytes_empty_n;
        else 
            WidthInBytes_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    WidthInBytes_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, Height_empty_n, Width_empty_n, WidthInBytes_empty_n, VideoFormat_empty_n, width_c_full_n, height_c_full_n)
    begin
        if ((not(((height_c_full_n = ap_const_logic_0) or (width_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_const_logic_0 = VideoFormat_empty_n) or (ap_const_logic_0 = WidthInBytes_empty_n) or (ap_const_logic_0 = Width_empty_n) or (ap_const_logic_0 = Height_empty_n) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            WidthInBytes_read <= ap_const_logic_1;
        else 
            WidthInBytes_read <= ap_const_logic_0;
        end if; 
    end process;


    Width_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, Width_empty_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            Width_blk_n <= Width_empty_n;
        else 
            Width_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    Width_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, Height_empty_n, Width_empty_n, WidthInBytes_empty_n, VideoFormat_empty_n, width_c_full_n, height_c_full_n)
    begin
        if ((not(((height_c_full_n = ap_const_logic_0) or (width_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_const_logic_0 = VideoFormat_empty_n) or (ap_const_logic_0 = WidthInBytes_empty_n) or (ap_const_logic_0 = Width_empty_n) or (ap_const_logic_0 = Height_empty_n) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            Width_read <= ap_const_logic_1;
        else 
            Width_read <= ap_const_logic_0;
        end if; 
    end process;

    add_ln1249_fu_370_p2 <= std_logic_vector(unsigned(zext_ln1249_fu_367_p1) + unsigned(ap_const_lv16_7));
    add_ln1289_fu_255_p2 <= std_logic_vector(unsigned(zext_ln1289_fu_252_p1) + unsigned(ap_const_lv16_7));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state22 <= ap_CS_fsm(21);
    ap_CS_fsm_state23 <= ap_CS_fsm(22);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state12_blk <= ap_const_logic_0;
    ap_ST_fsm_state13_blk <= ap_const_logic_0;
    ap_ST_fsm_state14_blk <= ap_const_logic_0;
    ap_ST_fsm_state15_blk <= ap_const_logic_0;
    ap_ST_fsm_state16_blk <= ap_const_logic_0;
    ap_ST_fsm_state17_blk <= ap_const_logic_0;
    ap_ST_fsm_state18_blk <= ap_const_logic_0;
    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start, ap_done_reg, Height_empty_n, Width_empty_n, WidthInBytes_empty_n, VideoFormat_empty_n, width_c_full_n, height_c_full_n)
    begin
        if (((height_c_full_n = ap_const_logic_0) or (width_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_const_logic_0 = VideoFormat_empty_n) or (ap_const_logic_0 = WidthInBytes_empty_n) or (ap_const_logic_0 = Width_empty_n) or (ap_const_logic_0 = Height_empty_n) or (ap_start = ap_const_logic_0))) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state20_blk_assign_proc : process(grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1302_4_fu_218_ap_done)
    begin
        if ((grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1302_4_fu_218_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state20_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state20_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state21_blk <= ap_const_logic_0;
    ap_ST_fsm_state22_blk <= ap_const_logic_0;

    ap_ST_fsm_state23_blk_assign_proc : process(grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1262_1_fu_234_ap_done)
    begin
        if ((grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1262_1_fu_234_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state23_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state23_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state1_assign_proc : process(ap_start, ap_done_reg, Height_empty_n, Width_empty_n, WidthInBytes_empty_n, VideoFormat_empty_n, width_c_full_n, height_c_full_n)
    begin
                ap_block_state1 <= ((height_c_full_n = ap_const_logic_0) or (width_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_const_logic_0 = VideoFormat_empty_n) or (ap_const_logic_0 = WidthInBytes_empty_n) or (ap_const_logic_0 = Width_empty_n) or (ap_const_logic_0 = Height_empty_n) or (ap_start = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, VideoFormat_read_reg_503, ap_CS_fsm_state19, icmp_ln1295_fu_348_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state19) and (not((ap_const_lv6_19 = VideoFormat_read_reg_503)) or (icmp_ln1295_fu_348_p2 = ap_const_lv1_1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(VideoFormat_read_reg_503, ap_CS_fsm_state19, icmp_ln1295_fu_348_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state19) and (not((ap_const_lv6_19 = VideoFormat_read_reg_503)) or (icmp_ln1295_fu_348_p2 = ap_const_lv1_1)))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    bytePlanes1_read_assign_proc : process(grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1302_4_fu_218_bytePlanes1_read, grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1262_1_fu_234_bytePlanes1_read, ap_CS_fsm_state20, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            bytePlanes1_read <= grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1262_1_fu_234_bytePlanes1_read;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            bytePlanes1_read <= grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1302_4_fu_218_bytePlanes1_read;
        else 
            bytePlanes1_read <= ap_const_logic_0;
        end if; 
    end process;

    cmp125_2_fu_432_p2 <= "1" when (unsigned(remainPix_1_fu_396_p3) > unsigned(ap_const_lv4_2)) else "0";
    cmp125_4_fu_454_p2 <= "1" when (unsigned(remainPix_1_fu_396_p3) > unsigned(ap_const_lv4_4)) else "0";
    cmp125_5_fu_460_p2 <= "1" when (unsigned(remainPix_1_fu_396_p3) > unsigned(ap_const_lv4_5)) else "0";
    cmp125_6_fu_466_p2 <= "1" when (unsigned(remainPix_1_fu_396_p3) > unsigned(ap_const_lv4_6)) else "0";
    cmp125_fu_410_p2 <= "0" when (remainPix_1_fu_396_p3 = ap_const_lv4_0) else "1";
    cmp226_2_fu_325_p2 <= "1" when (unsigned(remainPix_3_fu_290_p3) > unsigned(ap_const_lv3_2)) else "0";
    cmp226_4_fu_339_p2 <= "1" when (unsigned(remainPix_3_fu_290_p3) > unsigned(ap_const_lv3_4)) else "0";
    cmp226_fu_303_p2 <= "0" when (remainPix_3_fu_290_p3 = ap_const_lv3_0) else "1";
    grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1262_1_fu_234_ap_start <= grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1262_1_fu_234_ap_start_reg;
    grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1302_4_fu_218_ap_start <= grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1302_4_fu_218_ap_start_reg;

    grp_fu_271_ap_start_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_271_ap_start <= ap_const_logic_1;
        else 
            grp_fu_271_ap_start <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_271_p1 <= ap_const_lv12_6(4 - 1 downto 0);

    height_c_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, height_c_full_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            height_c_blk_n <= height_c_full_n;
        else 
            height_c_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    height_c_din <= Height_dout;

    height_c_write_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, Height_empty_n, Width_empty_n, WidthInBytes_empty_n, VideoFormat_empty_n, width_c_full_n, height_c_full_n)
    begin
        if ((not(((height_c_full_n = ap_const_logic_0) or (width_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_const_logic_0 = VideoFormat_empty_n) or (ap_const_logic_0 = WidthInBytes_empty_n) or (ap_const_logic_0 = Width_empty_n) or (ap_const_logic_0 = Height_empty_n) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            height_c_write <= ap_const_logic_1;
        else 
            height_c_write <= ap_const_logic_0;
        end if; 
    end process;

    icmp13_fu_448_p2 <= "0" when (tmp_1_fu_438_p4 = ap_const_lv2_0) else "1";
    icmp16_fu_319_p2 <= "0" when (tmp_2_fu_309_p4 = ap_const_lv2_0) else "1";
    icmp_fu_426_p2 <= "0" when (tmp_fu_416_p4 = ap_const_lv3_0) else "1";
    icmp_ln1252_fu_390_p2 <= "1" when (remainPix_fu_364_p1 = ap_const_lv3_0) else "0";
    icmp_ln1255_fu_480_p2 <= "1" when (y_fu_174 = Height_read_reg_507) else "0";
    icmp_ln1292_fu_284_p2 <= "1" when (trunc_ln1291_fu_281_p1 = ap_const_lv3_0) else "0";
    icmp_ln1295_fu_348_p2 <= "1" when (y_1_fu_170 = Height_read_reg_507) else "0";

    img_din_assign_proc : process(grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1302_4_fu_218_img_din, grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1262_1_fu_234_img_din, ap_CS_fsm_state20, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            img_din <= grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1262_1_fu_234_img_din;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            img_din <= grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1302_4_fu_218_img_din;
        else 
            img_din <= grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1262_1_fu_234_img_din;
        end if; 
    end process;


    img_write_assign_proc : process(grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1302_4_fu_218_img_write, grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1262_1_fu_234_img_write, ap_CS_fsm_state20, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            img_write <= grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1262_1_fu_234_img_write;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            img_write <= grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1302_4_fu_218_img_write;
        else 
            img_write <= ap_const_logic_0;
        end if; 
    end process;

    remainPix_1_fu_396_p3 <= 
        ap_const_lv4_8 when (icmp_ln1252_fu_390_p2(0) = '1') else 
        zext_ln1251_fu_386_p1;
    remainPix_3_fu_290_p3 <= 
        ap_const_lv3_6 when (icmp_ln1292_fu_284_p2(0) = '1') else 
        trunc_ln1291_fu_281_p1;
    remainPix_fu_364_p1 <= widthInPix_reg_496(3 - 1 downto 0);
    sub121_fu_404_p2 <= std_logic_vector(unsigned(trunc_ln1249_1_fu_376_p4) + unsigned(ap_const_lv13_1FFF));
    sub222_fu_298_p2 <= std_logic_vector(unsigned(trunc_ln_reg_525) + unsigned(ap_const_lv13_1FFF));
    tmp_1_fu_438_p4 <= remainPix_1_fu_396_p3(3 downto 2);
    tmp_2_fu_309_p4 <= remainPix_3_fu_290_p3(2 downto 1);
    tmp_fu_416_p4 <= remainPix_1_fu_396_p3(3 downto 1);
    trunc_ln1249_1_fu_376_p4 <= add_ln1249_fu_370_p2(15 downto 3);
    trunc_ln1291_fu_281_p1 <= remainPix_2_reg_531(3 - 1 downto 0);

    width_c_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, width_c_full_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            width_c_blk_n <= width_c_full_n;
        else 
            width_c_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    width_c_din <= Width_dout;

    width_c_write_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, Height_empty_n, Width_empty_n, WidthInBytes_empty_n, VideoFormat_empty_n, width_c_full_n, height_c_full_n)
    begin
        if ((not(((height_c_full_n = ap_const_logic_0) or (width_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_const_logic_0 = VideoFormat_empty_n) or (ap_const_logic_0 = WidthInBytes_empty_n) or (ap_const_logic_0 = Width_empty_n) or (ap_const_logic_0 = Height_empty_n) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            width_c_write <= ap_const_logic_1;
        else 
            width_c_write <= ap_const_logic_0;
        end if; 
    end process;

    y_3_fu_485_p2 <= std_logic_vector(unsigned(y_fu_174) + unsigned(ap_const_lv12_1));
    y_5_fu_353_p2 <= std_logic_vector(unsigned(y_1_fu_170) + unsigned(ap_const_lv12_1));
    zext_ln1249_fu_367_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(widthInPix_reg_496),16));
    zext_ln1251_fu_386_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(remainPix_fu_364_p1),4));
    zext_ln1289_fu_252_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(widthInPix_reg_496),16));
end behav;
