Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Jul 30 14:30:55 2025
| Host         : LAPTOP-UKM8GMC3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                                       Violations  
---------  --------  ----------------------------------------------------------------  ----------  
CKLD-2     Warning   Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           
TIMING-18  Warning   Missing input or output delay                                     1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.964        0.000                      0                   12        0.254        0.000                      0                   12        4.500        0.000                       0                    12  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
CLK_IN  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_IN              7.964        0.000                      0                   12        0.254        0.000                      0                   12        4.500        0.000                       0                    12  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        CLK_IN                      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_IN
  To Clock:  CLK_IN

Setup :            0  Failing Endpoints,  Worst Slack        7.964ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.964ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by CLK_IN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by CLK_IN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_IN rise@10.000ns - CLK_IN rise@0.000ns)
  Data Path Delay:        2.156ns  (logic 1.615ns (74.919%)  route 0.541ns (25.081%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.360ns = ( 12.360 - 10.000 ) 
    Source Clock Delay      (SCD):    2.437ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_IN rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IN_IBUF_inst/O
                         net (fo=12, routed)          0.946     2.437    <hidden>
    SLICE_X0Y26          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.518     2.955 r  <hidden>
                         net (fo=1, routed)           0.541     3.495    <hidden>
    SLICE_X0Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     4.152 r  <hidden>
                         net (fo=1, routed)           0.000     4.152    <hidden>
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.269 r  <hidden>
                         net (fo=1, routed)           0.000     4.269    <hidden>
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.592 r  <hidden>
                         net (fo=1, routed)           0.000     4.592    <hidden>
    SLICE_X0Y28          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    10.000    CLK_IN
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IN_IBUF_inst/O
                         net (fo=12, routed)          0.940    12.360    <hidden>
    SLICE_X0Y28          FDRE                                         r  <hidden>
                         clock pessimism              0.123    12.482    
                         clock uncertainty           -0.035    12.447    
    SLICE_X0Y28          FDRE (Setup_fdre_C_D)        0.109    12.556    <hidden>
  -------------------------------------------------------------------
                         required time                         12.556    
                         arrival time                          -4.592    
  -------------------------------------------------------------------
                         slack                                  7.964    

Slack (MET) :             7.972ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by CLK_IN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by CLK_IN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_IN rise@10.000ns - CLK_IN rise@0.000ns)
  Data Path Delay:        2.148ns  (logic 1.607ns (74.826%)  route 0.541ns (25.174%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.360ns = ( 12.360 - 10.000 ) 
    Source Clock Delay      (SCD):    2.437ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_IN rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IN_IBUF_inst/O
                         net (fo=12, routed)          0.946     2.437    <hidden>
    SLICE_X0Y26          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.518     2.955 r  <hidden>
                         net (fo=1, routed)           0.541     3.495    <hidden>
    SLICE_X0Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     4.152 r  <hidden>
                         net (fo=1, routed)           0.000     4.152    <hidden>
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.269 r  <hidden>
                         net (fo=1, routed)           0.000     4.269    <hidden>
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.584 r  <hidden>
                         net (fo=1, routed)           0.000     4.584    <hidden>
    SLICE_X0Y28          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    10.000    CLK_IN
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IN_IBUF_inst/O
                         net (fo=12, routed)          0.940    12.360    <hidden>
    SLICE_X0Y28          FDRE                                         r  <hidden>
                         clock pessimism              0.123    12.482    
                         clock uncertainty           -0.035    12.447    
    SLICE_X0Y28          FDRE (Setup_fdre_C_D)        0.109    12.556    <hidden>
  -------------------------------------------------------------------
                         required time                         12.556    
                         arrival time                          -4.584    
  -------------------------------------------------------------------
                         slack                                  7.972    

Slack (MET) :             8.048ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by CLK_IN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by CLK_IN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_IN rise@10.000ns - CLK_IN rise@0.000ns)
  Data Path Delay:        2.072ns  (logic 1.531ns (73.903%)  route 0.541ns (26.097%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.360ns = ( 12.360 - 10.000 ) 
    Source Clock Delay      (SCD):    2.437ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_IN rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IN_IBUF_inst/O
                         net (fo=12, routed)          0.946     2.437    <hidden>
    SLICE_X0Y26          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.518     2.955 r  <hidden>
                         net (fo=1, routed)           0.541     3.495    <hidden>
    SLICE_X0Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     4.152 r  <hidden>
                         net (fo=1, routed)           0.000     4.152    <hidden>
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.269 r  <hidden>
                         net (fo=1, routed)           0.000     4.269    <hidden>
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.508 r  <hidden>
                         net (fo=1, routed)           0.000     4.508    <hidden>
    SLICE_X0Y28          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    10.000    CLK_IN
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IN_IBUF_inst/O
                         net (fo=12, routed)          0.940    12.360    <hidden>
    SLICE_X0Y28          FDRE                                         r  <hidden>
                         clock pessimism              0.123    12.482    
                         clock uncertainty           -0.035    12.447    
    SLICE_X0Y28          FDRE (Setup_fdre_C_D)        0.109    12.556    <hidden>
  -------------------------------------------------------------------
                         required time                         12.556    
                         arrival time                          -4.508    
  -------------------------------------------------------------------
                         slack                                  8.048    

Slack (MET) :             8.058ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by CLK_IN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by CLK_IN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_IN rise@10.000ns - CLK_IN rise@0.000ns)
  Data Path Delay:        2.039ns  (logic 1.498ns (73.480%)  route 0.541ns (26.520%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.337ns = ( 12.337 - 10.000 ) 
    Source Clock Delay      (SCD):    2.437ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_IN rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IN_IBUF_inst/O
                         net (fo=12, routed)          0.946     2.437    <hidden>
    SLICE_X0Y26          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.518     2.955 r  <hidden>
                         net (fo=1, routed)           0.541     3.495    <hidden>
    SLICE_X0Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     4.152 r  <hidden>
                         net (fo=1, routed)           0.000     4.152    <hidden>
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.475 r  <hidden>
                         net (fo=1, routed)           0.000     4.475    <hidden>
    SLICE_X0Y27          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    10.000    CLK_IN
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IN_IBUF_inst/O
                         net (fo=12, routed)          0.918    12.337    <hidden>
    SLICE_X0Y27          FDRE                                         r  <hidden>
                         clock pessimism              0.123    12.460    
                         clock uncertainty           -0.035    12.425    
    SLICE_X0Y27          FDRE (Setup_fdre_C_D)        0.109    12.534    <hidden>
  -------------------------------------------------------------------
                         required time                         12.534    
                         arrival time                          -4.475    
  -------------------------------------------------------------------
                         slack                                  8.058    

Slack (MET) :             8.066ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by CLK_IN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by CLK_IN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_IN rise@10.000ns - CLK_IN rise@0.000ns)
  Data Path Delay:        2.031ns  (logic 1.490ns (73.376%)  route 0.541ns (26.624%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.337ns = ( 12.337 - 10.000 ) 
    Source Clock Delay      (SCD):    2.437ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_IN rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IN_IBUF_inst/O
                         net (fo=12, routed)          0.946     2.437    <hidden>
    SLICE_X0Y26          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.518     2.955 r  <hidden>
                         net (fo=1, routed)           0.541     3.495    <hidden>
    SLICE_X0Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     4.152 r  <hidden>
                         net (fo=1, routed)           0.000     4.152    <hidden>
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.467 r  <hidden>
                         net (fo=1, routed)           0.000     4.467    <hidden>
    SLICE_X0Y27          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    10.000    CLK_IN
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IN_IBUF_inst/O
                         net (fo=12, routed)          0.918    12.337    <hidden>
    SLICE_X0Y27          FDRE                                         r  <hidden>
                         clock pessimism              0.123    12.460    
                         clock uncertainty           -0.035    12.425    
    SLICE_X0Y27          FDRE (Setup_fdre_C_D)        0.109    12.534    <hidden>
  -------------------------------------------------------------------
                         required time                         12.534    
                         arrival time                          -4.467    
  -------------------------------------------------------------------
                         slack                                  8.066    

Slack (MET) :             8.068ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by CLK_IN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by CLK_IN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_IN rise@10.000ns - CLK_IN rise@0.000ns)
  Data Path Delay:        2.052ns  (logic 1.511ns (73.648%)  route 0.541ns (26.352%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.360ns = ( 12.360 - 10.000 ) 
    Source Clock Delay      (SCD):    2.437ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_IN rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IN_IBUF_inst/O
                         net (fo=12, routed)          0.946     2.437    <hidden>
    SLICE_X0Y26          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.518     2.955 r  <hidden>
                         net (fo=1, routed)           0.541     3.495    <hidden>
    SLICE_X0Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     4.152 r  <hidden>
                         net (fo=1, routed)           0.000     4.152    <hidden>
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.269 r  <hidden>
                         net (fo=1, routed)           0.000     4.269    <hidden>
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.488 r  <hidden>
                         net (fo=1, routed)           0.000     4.488    <hidden>
    SLICE_X0Y28          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    10.000    CLK_IN
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IN_IBUF_inst/O
                         net (fo=12, routed)          0.940    12.360    <hidden>
    SLICE_X0Y28          FDRE                                         r  <hidden>
                         clock pessimism              0.123    12.482    
                         clock uncertainty           -0.035    12.447    
    SLICE_X0Y28          FDRE (Setup_fdre_C_D)        0.109    12.556    <hidden>
  -------------------------------------------------------------------
                         required time                         12.556    
                         arrival time                          -4.488    
  -------------------------------------------------------------------
                         slack                                  8.068    

Slack (MET) :             8.142ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by CLK_IN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by CLK_IN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_IN rise@10.000ns - CLK_IN rise@0.000ns)
  Data Path Delay:        1.955ns  (logic 1.414ns (72.340%)  route 0.541ns (27.660%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.337ns = ( 12.337 - 10.000 ) 
    Source Clock Delay      (SCD):    2.437ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_IN rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IN_IBUF_inst/O
                         net (fo=12, routed)          0.946     2.437    <hidden>
    SLICE_X0Y26          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.518     2.955 r  <hidden>
                         net (fo=1, routed)           0.541     3.495    <hidden>
    SLICE_X0Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     4.152 r  <hidden>
                         net (fo=1, routed)           0.000     4.152    <hidden>
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.391 r  <hidden>
                         net (fo=1, routed)           0.000     4.391    <hidden>
    SLICE_X0Y27          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    10.000    CLK_IN
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IN_IBUF_inst/O
                         net (fo=12, routed)          0.918    12.337    <hidden>
    SLICE_X0Y27          FDRE                                         r  <hidden>
                         clock pessimism              0.123    12.460    
                         clock uncertainty           -0.035    12.425    
    SLICE_X0Y27          FDRE (Setup_fdre_C_D)        0.109    12.534    <hidden>
  -------------------------------------------------------------------
                         required time                         12.534    
                         arrival time                          -4.391    
  -------------------------------------------------------------------
                         slack                                  8.142    

Slack (MET) :             8.162ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by CLK_IN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by CLK_IN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_IN rise@10.000ns - CLK_IN rise@0.000ns)
  Data Path Delay:        1.935ns  (logic 1.394ns (72.054%)  route 0.541ns (27.946%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.337ns = ( 12.337 - 10.000 ) 
    Source Clock Delay      (SCD):    2.437ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_IN rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IN_IBUF_inst/O
                         net (fo=12, routed)          0.946     2.437    <hidden>
    SLICE_X0Y26          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.518     2.955 r  <hidden>
                         net (fo=1, routed)           0.541     3.495    <hidden>
    SLICE_X0Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     4.152 r  <hidden>
                         net (fo=1, routed)           0.000     4.152    <hidden>
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.371 r  <hidden>
                         net (fo=1, routed)           0.000     4.371    <hidden>
    SLICE_X0Y27          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    10.000    CLK_IN
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IN_IBUF_inst/O
                         net (fo=12, routed)          0.918    12.337    <hidden>
    SLICE_X0Y27          FDRE                                         r  <hidden>
                         clock pessimism              0.123    12.460    
                         clock uncertainty           -0.035    12.425    
    SLICE_X0Y27          FDRE (Setup_fdre_C_D)        0.109    12.534    <hidden>
  -------------------------------------------------------------------
                         required time                         12.534    
                         arrival time                          -4.371    
  -------------------------------------------------------------------
                         slack                                  8.162    

Slack (MET) :             8.248ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by CLK_IN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by CLK_IN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_IN rise@10.000ns - CLK_IN rise@0.000ns)
  Data Path Delay:        1.826ns  (logic 1.285ns (70.386%)  route 0.541ns (29.614%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.246ns = ( 12.246 - 10.000 ) 
    Source Clock Delay      (SCD):    2.437ns
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_IN rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IN_IBUF_inst/O
                         net (fo=12, routed)          0.946     2.437    <hidden>
    SLICE_X0Y26          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.518     2.955 r  <hidden>
                         net (fo=1, routed)           0.541     3.495    <hidden>
    SLICE_X0Y26          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.767     4.262 r  <hidden>
                         net (fo=1, routed)           0.000     4.262    <hidden>
    SLICE_X0Y26          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    10.000    CLK_IN
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IN_IBUF_inst/O
                         net (fo=12, routed)          0.826    12.246    <hidden>
    SLICE_X0Y26          FDRE                                         r  <hidden>
                         clock pessimism              0.191    12.437    
                         clock uncertainty           -0.035    12.401    
    SLICE_X0Y26          FDRE (Setup_fdre_C_D)        0.109    12.510    <hidden>
  -------------------------------------------------------------------
                         required time                         12.510    
                         arrival time                          -4.262    
  -------------------------------------------------------------------
                         slack                                  8.248    

Slack (MET) :             8.313ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by CLK_IN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by CLK_IN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_IN rise@10.000ns - CLK_IN rise@0.000ns)
  Data Path Delay:        1.761ns  (logic 1.220ns (69.293%)  route 0.541ns (30.707%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.246ns = ( 12.246 - 10.000 ) 
    Source Clock Delay      (SCD):    2.437ns
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_IN rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IN_IBUF_inst/O
                         net (fo=12, routed)          0.946     2.437    <hidden>
    SLICE_X0Y26          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.518     2.955 r  <hidden>
                         net (fo=1, routed)           0.541     3.495    <hidden>
    SLICE_X0Y26          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.702     4.197 r  <hidden>
                         net (fo=1, routed)           0.000     4.197    <hidden>
    SLICE_X0Y26          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    10.000    CLK_IN
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IN_IBUF_inst/O
                         net (fo=12, routed)          0.826    12.246    <hidden>
    SLICE_X0Y26          FDRE                                         r  <hidden>
                         clock pessimism              0.191    12.437    
                         clock uncertainty           -0.035    12.401    
    SLICE_X0Y26          FDRE (Setup_fdre_C_D)        0.109    12.510    <hidden>
  -------------------------------------------------------------------
                         required time                         12.510    
                         arrival time                          -4.197    
  -------------------------------------------------------------------
                         slack                                  8.313    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by CLK_IN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by CLK_IN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_IN rise@0.000ns - CLK_IN rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.944ns
    Source Clock Delay      (SCD):    0.685ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_IN rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IN_IBUF_inst/O
                         net (fo=12, routed)          0.427     0.685    <hidden>
    SLICE_X0Y27          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.164     0.849 r  <hidden>
                         net (fo=1, routed)           0.114     0.963    <hidden>
    SLICE_X0Y27          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.073 r  <hidden>
                         net (fo=1, routed)           0.000     1.073    <hidden>
    SLICE_X0Y27          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IN_IBUF_inst/O
                         net (fo=12, routed)          0.498     0.944    <hidden>
    SLICE_X0Y27          FDRE                                         r  <hidden>
                         clock pessimism             -0.259     0.685    
    SLICE_X0Y27          FDRE (Hold_fdre_C_D)         0.134     0.819    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.819    
                         arrival time                           1.073    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by CLK_IN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by CLK_IN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_IN rise@0.000ns - CLK_IN rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.671ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_IN rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IN_IBUF_inst/O
                         net (fo=12, routed)          0.413     0.671    <hidden>
    SLICE_X0Y26          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.164     0.835 r  <hidden>
                         net (fo=1, routed)           0.114     0.950    <hidden>
    SLICE_X0Y26          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.060 r  <hidden>
                         net (fo=1, routed)           0.000     1.060    <hidden>
    SLICE_X0Y26          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IN_IBUF_inst/O
                         net (fo=12, routed)          0.476     0.922    <hidden>
    SLICE_X0Y26          FDRE                                         r  <hidden>
                         clock pessimism             -0.251     0.671    
    SLICE_X0Y26          FDRE (Hold_fdre_C_D)         0.134     0.805    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.805    
                         arrival time                           1.060    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by CLK_IN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by CLK_IN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_IN rise@0.000ns - CLK_IN rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.274ns (68.033%)  route 0.129ns (31.967%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.974ns
    Source Clock Delay      (SCD):    0.711ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_IN rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IN_IBUF_inst/O
                         net (fo=12, routed)          0.453     0.711    <hidden>
    SLICE_X0Y28          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.164     0.875 r  <hidden>
                         net (fo=2, routed)           0.129     1.004    <hidden>
    SLICE_X0Y28          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.114 r  <hidden>
                         net (fo=1, routed)           0.000     1.114    <hidden>
    SLICE_X0Y28          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IN_IBUF_inst/O
                         net (fo=12, routed)          0.528     0.974    <hidden>
    SLICE_X0Y28          FDRE                                         r  <hidden>
                         clock pessimism             -0.263     0.711    
    SLICE_X0Y28          FDRE (Hold_fdre_C_D)         0.134     0.845    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.845    
                         arrival time                           1.114    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by CLK_IN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by CLK_IN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_IN rise@0.000ns - CLK_IN rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.373ns (76.532%)  route 0.114ns (23.468%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.974ns
    Source Clock Delay      (SCD):    0.685ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_IN rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IN_IBUF_inst/O
                         net (fo=12, routed)          0.427     0.685    <hidden>
    SLICE_X0Y27          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.164     0.849 r  <hidden>
                         net (fo=1, routed)           0.114     0.963    <hidden>
    SLICE_X0Y27          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.119 r  <hidden>
                         net (fo=1, routed)           0.000     1.119    <hidden>
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.172 r  <hidden>
                         net (fo=1, routed)           0.000     1.172    <hidden>
    SLICE_X0Y28          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IN_IBUF_inst/O
                         net (fo=12, routed)          0.528     0.974    <hidden>
    SLICE_X0Y28          FDRE                                         r  <hidden>
                         clock pessimism             -0.219     0.755    
    SLICE_X0Y28          FDRE (Hold_fdre_C_D)         0.134     0.889    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           1.172    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by CLK_IN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by CLK_IN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_IN rise@0.000ns - CLK_IN rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.944ns
    Source Clock Delay      (SCD):    0.685ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_IN rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IN_IBUF_inst/O
                         net (fo=12, routed)          0.427     0.685    <hidden>
    SLICE_X0Y27          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.164     0.849 r  <hidden>
                         net (fo=1, routed)           0.114     0.963    <hidden>
    SLICE_X0Y27          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.109 r  <hidden>
                         net (fo=1, routed)           0.000     1.109    <hidden>
    SLICE_X0Y27          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IN_IBUF_inst/O
                         net (fo=12, routed)          0.498     0.944    <hidden>
    SLICE_X0Y27          FDRE                                         r  <hidden>
                         clock pessimism             -0.259     0.685    
    SLICE_X0Y27          FDRE (Hold_fdre_C_D)         0.134     0.819    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.819    
                         arrival time                           1.109    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by CLK_IN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by CLK_IN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_IN rise@0.000ns - CLK_IN rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.671ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_IN rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IN_IBUF_inst/O
                         net (fo=12, routed)          0.413     0.671    <hidden>
    SLICE_X0Y26          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.164     0.835 r  <hidden>
                         net (fo=1, routed)           0.114     0.950    <hidden>
    SLICE_X0Y26          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.096 r  <hidden>
                         net (fo=1, routed)           0.000     1.096    <hidden>
    SLICE_X0Y26          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IN_IBUF_inst/O
                         net (fo=12, routed)          0.476     0.922    <hidden>
    SLICE_X0Y26          FDRE                                         r  <hidden>
                         clock pessimism             -0.251     0.671    
    SLICE_X0Y26          FDRE (Hold_fdre_C_D)         0.134     0.805    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.805    
                         arrival time                           1.096    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by CLK_IN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by CLK_IN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_IN rise@0.000ns - CLK_IN rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.373ns (76.532%)  route 0.114ns (23.468%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.944ns
    Source Clock Delay      (SCD):    0.671ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_IN rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IN_IBUF_inst/O
                         net (fo=12, routed)          0.413     0.671    <hidden>
    SLICE_X0Y26          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.164     0.835 r  <hidden>
                         net (fo=1, routed)           0.114     0.950    <hidden>
    SLICE_X0Y26          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.106 r  <hidden>
                         net (fo=1, routed)           0.000     1.106    <hidden>
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.159 r  <hidden>
                         net (fo=1, routed)           0.000     1.159    <hidden>
    SLICE_X0Y27          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IN_IBUF_inst/O
                         net (fo=12, routed)          0.498     0.944    <hidden>
    SLICE_X0Y27          FDRE                                         r  <hidden>
                         clock pessimism             -0.219     0.725    
    SLICE_X0Y27          FDRE (Hold_fdre_C_D)         0.134     0.859    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.859    
                         arrival time                           1.159    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by CLK_IN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by CLK_IN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_IN rise@0.000ns - CLK_IN rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.310ns (70.656%)  route 0.129ns (29.344%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.974ns
    Source Clock Delay      (SCD):    0.711ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_IN rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IN_IBUF_inst/O
                         net (fo=12, routed)          0.453     0.711    <hidden>
    SLICE_X0Y28          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.164     0.875 r  <hidden>
                         net (fo=2, routed)           0.129     1.004    <hidden>
    SLICE_X0Y28          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.150 r  <hidden>
                         net (fo=1, routed)           0.000     1.150    <hidden>
    SLICE_X0Y28          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IN_IBUF_inst/O
                         net (fo=12, routed)          0.528     0.974    <hidden>
    SLICE_X0Y28          FDRE                                         r  <hidden>
                         clock pessimism             -0.263     0.711    
    SLICE_X0Y28          FDRE (Hold_fdre_C_D)         0.134     0.845    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.845    
                         arrival time                           1.150    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by CLK_IN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by CLK_IN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_IN rise@0.000ns - CLK_IN rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.671ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_IN rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IN_IBUF_inst/O
                         net (fo=12, routed)          0.413     0.671    <hidden>
    SLICE_X0Y26          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.164     0.835 f  <hidden>
                         net (fo=1, routed)           0.163     0.998    <hidden>
    SLICE_X0Y26          LUT1 (Prop_lut1_I0_O)        0.045     1.043 r  <hidden>
                         net (fo=1, routed)           0.000     1.043    <hidden>
    SLICE_X0Y26          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.113 r  <hidden>
                         net (fo=1, routed)           0.000     1.113    <hidden>
    SLICE_X0Y26          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IN_IBUF_inst/O
                         net (fo=12, routed)          0.476     0.922    <hidden>
    SLICE_X0Y26          FDRE                                         r  <hidden>
                         clock pessimism             -0.251     0.671    
    SLICE_X0Y26          FDRE (Hold_fdre_C_D)         0.134     0.805    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.805    
                         arrival time                           1.113    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by CLK_IN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by CLK_IN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_IN rise@0.000ns - CLK_IN rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.275ns (61.159%)  route 0.175ns (38.841%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.944ns
    Source Clock Delay      (SCD):    0.685ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_IN rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IN_IBUF_inst/O
                         net (fo=12, routed)          0.427     0.685    <hidden>
    SLICE_X0Y27          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.164     0.849 r  <hidden>
                         net (fo=1, routed)           0.175     1.023    <hidden>
    SLICE_X0Y27          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.134 r  <hidden>
                         net (fo=1, routed)           0.000     1.134    <hidden>
    SLICE_X0Y27          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IN_IBUF_inst/O
                         net (fo=12, routed)          0.498     0.944    <hidden>
    SLICE_X0Y27          FDRE                                         r  <hidden>
                         clock pessimism             -0.259     0.685    
    SLICE_X0Y27          FDRE (Hold_fdre_C_D)         0.134     0.819    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.819    
                         arrival time                           1.134    
  -------------------------------------------------------------------
                         slack                                  0.316    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_IN
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_IN }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y28  <hidden>
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y28  <hidden>
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y28  <hidden>
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y26  <hidden>
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y26  <hidden>
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y26  <hidden>
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y26  <hidden>
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y27  <hidden>
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y27  <hidden>
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y27  <hidden>
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y28  <hidden>
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y28  <hidden>
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y28  <hidden>
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y28  <hidden>
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y28  <hidden>
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y28  <hidden>
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y26  <hidden>
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y26  <hidden>
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y26  <hidden>
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y26  <hidden>
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y28  <hidden>
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y28  <hidden>
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y28  <hidden>
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y28  <hidden>
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y28  <hidden>
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y28  <hidden>
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y26  <hidden>
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y26  <hidden>
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y26  <hidden>
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y26  <hidden>



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK_IN
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by CLK_IN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_OUT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.439ns  (logic 3.457ns (33.114%)  route 6.982ns (66.886%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_IN rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IN_IBUF_inst/O
                         net (fo=12, routed)          1.087     2.577    <hidden>
    SLICE_X0Y28          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.518     3.095 r  <hidden>
                         net (fo=2, routed)           6.982    10.077    TEST_OUT_OBUF[0]
    J16                  OBUF (Prop_obuf_I_O)         2.939    13.016 r  TEST_OUT_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.016    TEST_OUT[0]
    J16                                                               r  TEST_OUT[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by CLK_IN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEST_OUT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.343ns  (logic 1.366ns (31.466%)  route 2.976ns (68.534%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_IN rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IN_IBUF_inst/O
                         net (fo=12, routed)          0.453     0.711    <hidden>
    SLICE_X0Y28          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.164     0.875 r  <hidden>
                         net (fo=2, routed)           2.976     3.851    TEST_OUT_OBUF[0]
    J16                  OBUF (Prop_obuf_I_O)         1.202     5.053 r  TEST_OUT_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.053    TEST_OUT[0]
    J16                                                               r  TEST_OUT[0] (OUT)
  -------------------------------------------------------------------    -------------------





