Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date              : Thu May 07 14:05:50 2015
| Host              : KASPER-PC running 64-bit major release  (build 9200)
| Command           : report_timing -file ./report/matrixmul_timing_synth.rpt
| Design            : matrixmul
| Device            : 7z010-clg400
| Speed File        : -1  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
-----------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.567ns  (required time - arrival time)
  Source:                 b_load_reg_333_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            res_load_reg_97_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.319ns  (logic 3.849ns (52.589%)  route 3.470ns (47.411%))
  Logic Levels:           9  (CARRY4=4 LUT2=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 9.503 - 8.000 ) 
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=59, unset)           1.677     1.677    ap_clk
                                                                      r  b_load_reg_333_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.496     2.173 f  b_load_reg_333_reg[3]/Q
                         net (fo=25, unplaced)        0.806     2.979    b_load_reg_333[3]
                         LUT2 (Prop_lut2_I0_O)        0.321     3.300 r  res_load_reg_97[11]_i_47/O
                         net (fo=1, unplaced)         0.505     3.805    n_2_res_load_reg_97[11]_i_47
                         LUT6 (Prop_lut6_I1_O)        0.328     4.133 r  res_load_reg_97[11]_i_36/O
                         net (fo=1, unplaced)         0.000     4.133    n_2_res_load_reg_97[11]_i_36
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     4.381 r  res_load_reg_97_reg[11]_i_17/O[3]
                         net (fo=2, unplaced)         0.930     5.311    n_6_res_load_reg_97_reg[11]_i_17
                         LUT3 (Prop_lut3_I1_O)        0.332     5.643 r  res_load_reg_97[11]_i_10/O
                         net (fo=2, unplaced)         0.607     6.250    n_2_res_load_reg_97[11]_i_10
                         LUT4 (Prop_lut4_I3_O)        0.332     6.582 r  res_load_reg_97[11]_i_14/O
                         net (fo=1, unplaced)         0.000     6.582    n_2_res_load_reg_97[11]_i_14
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.114 r  res_load_reg_97_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     7.114    n_2_res_load_reg_97_reg[11]_i_2
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     7.462 r  res_load_reg_97_reg[15]_i_3/O[1]
                         net (fo=2, unplaced)         0.622     8.084    tmp_7_fu_266_p2[12]
                         LUT2 (Prop_lut2_I0_O)        0.306     8.390 r  res_load_reg_97[15]_i_7/O
                         net (fo=1, unplaced)         0.000     8.390    n_2_res_load_reg_97[15]_i_7
                         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     8.996 r  res_load_reg_97_reg[15]_i_2/O[3]
                         net (fo=1, unplaced)         0.000     8.996    n_6_res_load_reg_97_reg[15]_i_2
                         FDRE                                         r  res_load_reg_97_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk
                         net (fo=59, unset)           1.503     9.503    ap_clk
                                                                      r  res_load_reg_97_reg[15]/C
                         clock pessimism              0.000     9.503    
                         clock uncertainty           -0.035     9.468    
                         FDRE (Setup_fdre_C_D)        0.095     9.563    res_load_reg_97_reg[15]
  -------------------------------------------------------------------
                         required time                          9.563    
                         arrival time                          -8.996    
  -------------------------------------------------------------------
                         slack                                  0.567    




