#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Mon Jun 19 19:14:03 2017
# Process ID: 5800
# Current directory: C:/GitHub/LabDigitales2017/Lab6_Prev_Preg4/Lab6_Prev_Preg4.runs/synth_1
# Command line: vivado.exe -log KB_to_display.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source KB_to_display.tcl
# Log file: C:/GitHub/LabDigitales2017/Lab6_Prev_Preg4/Lab6_Prev_Preg4.runs/synth_1/KB_to_display.vds
# Journal file: C:/GitHub/LabDigitales2017/Lab6_Prev_Preg4/Lab6_Prev_Preg4.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source KB_to_display.tcl -notrace
Command: synth_design -top KB_to_display -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6024 
WARNING: [Synth 8-2292] literal value truncated to fit in 4 bits [C:/GitHub/LabDigitales2017/Lab6_Prev_Preg4/Lab6_Prev_Preg4.srcs/sources_1/imports/Downloads/hex_to_ss.v:38]
WARNING: [Synth 8-2292] literal value truncated to fit in 4 bits [C:/GitHub/LabDigitales2017/Lab6_Prev_Preg4/Lab6_Prev_Preg4.srcs/sources_1/imports/Downloads/hex_to_ss.v:39]
WARNING: [Synth 8-2292] literal value truncated to fit in 4 bits [C:/GitHub/LabDigitales2017/Lab6_Prev_Preg4/Lab6_Prev_Preg4.srcs/sources_1/imports/Downloads/hex_to_ss.v:40]
WARNING: [Synth 8-2292] literal value truncated to fit in 4 bits [C:/GitHub/LabDigitales2017/Lab6_Prev_Preg4/Lab6_Prev_Preg4.srcs/sources_1/imports/Downloads/hex_to_ss.v:41]
WARNING: [Synth 8-2292] literal value truncated to fit in 4 bits [C:/GitHub/LabDigitales2017/Lab6_Prev_Preg4/Lab6_Prev_Preg4.srcs/sources_1/imports/Downloads/hex_to_ss.v:42]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 314.660 ; gain = 88.117
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'KB_to_display' [C:/GitHub/LabDigitales2017/Lab6_Prev_Preg4/Lab6_Prev_Preg4.srcs/sources_1/imports/Users/Sebastián Quiroz/Downloads/KB_to_display.v:2]
INFO: [Synth 8-638] synthesizing module 'clk_divider' [C:/GitHub/LabDigitales2017/Lab6_Prev_Preg4/Lab6_Prev_Preg4.srcs/sources_1/imports/Downloads/clk_divider.v:19]
	Parameter O_CLK_FREQ bound to: 480 - type: integer 
	Parameter COUNTER_MAX bound to: 104165 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_divider' (1#1) [C:/GitHub/LabDigitales2017/Lab6_Prev_Preg4/Lab6_Prev_Preg4.srcs/sources_1/imports/Downloads/clk_divider.v:19]
INFO: [Synth 8-638] synthesizing module 'clk_divider__parameterized0' [C:/GitHub/LabDigitales2017/Lab6_Prev_Preg4/Lab6_Prev_Preg4.srcs/sources_1/imports/Downloads/clk_divider.v:19]
	Parameter O_CLK_FREQ bound to: 1000000 - type: integer 
	Parameter COUNTER_MAX bound to: 49 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_divider__parameterized0' (1#1) [C:/GitHub/LabDigitales2017/Lab6_Prev_Preg4/Lab6_Prev_Preg4.srcs/sources_1/imports/Downloads/clk_divider.v:19]
INFO: [Synth 8-638] synthesizing module 'kbd_ms' [C:/GitHub/LabDigitales2017/Lab6_Prev_Preg4/Lab6_Prev_Preg4.srcs/sources_1/imports/GitHub/LabDigitales2017/Lab6_PartePrevia/Lab6_PartePrevia.srcs/sources_1/imports/Lab6_PS2_VGA_reference/kbd_ms.v:38]
INFO: [Synth 8-638] synthesizing module 'ps2_read_ms' [C:/GitHub/LabDigitales2017/Lab6_Prev_Preg4/Lab6_Prev_Preg4.srcs/sources_1/imports/GitHub/LabDigitales2017/Lab6_PartePrevia/Lab6_PartePrevia.srcs/sources_1/imports/Lab6_PS2_VGA_reference/kbd_ms.v:174]
INFO: [Synth 8-256] done synthesizing module 'ps2_read_ms' (2#1) [C:/GitHub/LabDigitales2017/Lab6_Prev_Preg4/Lab6_Prev_Preg4.srcs/sources_1/imports/GitHub/LabDigitales2017/Lab6_PartePrevia/Lab6_PartePrevia.srcs/sources_1/imports/Lab6_PS2_VGA_reference/kbd_ms.v:174]
INFO: [Synth 8-256] done synthesizing module 'kbd_ms' (3#1) [C:/GitHub/LabDigitales2017/Lab6_Prev_Preg4/Lab6_Prev_Preg4.srcs/sources_1/imports/GitHub/LabDigitales2017/Lab6_PartePrevia/Lab6_PartePrevia.srcs/sources_1/imports/Lab6_PS2_VGA_reference/kbd_ms.v:38]
INFO: [Synth 8-638] synthesizing module 'display_mux' [C:/GitHub/LabDigitales2017/Lab6_Prev_Preg4/Lab6_Prev_Preg4.srcs/sources_1/imports/Downloads/display_mux.v:10]
	Parameter DIG_0 bound to: 8'b00000001 
	Parameter DIG_1 bound to: 8'b00000010 
	Parameter DIG_2 bound to: 8'b00000100 
	Parameter DIG_3 bound to: 8'b00001000 
	Parameter DIG_4 bound to: 8'b00010000 
	Parameter DIG_5 bound to: 8'b00100000 
	Parameter DIG_6 bound to: 8'b01000000 
	Parameter DIG_7 bound to: 8'b10000000 
INFO: [Synth 8-638] synthesizing module 'hex_to_ss' [C:/GitHub/LabDigitales2017/Lab6_Prev_Preg4/Lab6_Prev_Preg4.srcs/sources_1/imports/Downloads/hex_to_ss.v:23]
WARNING: [Synth 8-151] case item 6'b010101 is unreachable [C:/GitHub/LabDigitales2017/Lab6_Prev_Preg4/Lab6_Prev_Preg4.srcs/sources_1/imports/Downloads/hex_to_ss.v:43]
WARNING: [Synth 8-151] case item 6'b000000 is unreachable [C:/GitHub/LabDigitales2017/Lab6_Prev_Preg4/Lab6_Prev_Preg4.srcs/sources_1/imports/Downloads/hex_to_ss.v:27]
WARNING: [Synth 8-151] case item 6'b000001 is unreachable [C:/GitHub/LabDigitales2017/Lab6_Prev_Preg4/Lab6_Prev_Preg4.srcs/sources_1/imports/Downloads/hex_to_ss.v:27]
WARNING: [Synth 8-151] case item 6'b000010 is unreachable [C:/GitHub/LabDigitales2017/Lab6_Prev_Preg4/Lab6_Prev_Preg4.srcs/sources_1/imports/Downloads/hex_to_ss.v:27]
WARNING: [Synth 8-151] case item 6'b000011 is unreachable [C:/GitHub/LabDigitales2017/Lab6_Prev_Preg4/Lab6_Prev_Preg4.srcs/sources_1/imports/Downloads/hex_to_ss.v:27]
WARNING: [Synth 8-151] case item 6'b000100 is unreachable [C:/GitHub/LabDigitales2017/Lab6_Prev_Preg4/Lab6_Prev_Preg4.srcs/sources_1/imports/Downloads/hex_to_ss.v:27]
INFO: [Synth 8-256] done synthesizing module 'hex_to_ss' (4#1) [C:/GitHub/LabDigitales2017/Lab6_Prev_Preg4/Lab6_Prev_Preg4.srcs/sources_1/imports/Downloads/hex_to_ss.v:23]
INFO: [Synth 8-256] done synthesizing module 'display_mux' (5#1) [C:/GitHub/LabDigitales2017/Lab6_Prev_Preg4/Lab6_Prev_Preg4.srcs/sources_1/imports/Downloads/display_mux.v:10]
INFO: [Synth 8-155] case statement is not full and has no default [C:/GitHub/LabDigitales2017/Lab6_Prev_Preg4/Lab6_Prev_Preg4.srcs/sources_1/imports/Users/Sebastián Quiroz/Downloads/KB_to_display.v:37]
WARNING: [Synth 8-3848] Net clk_100M in module/entity KB_to_display does not have driver. [C:/GitHub/LabDigitales2017/Lab6_Prev_Preg4/Lab6_Prev_Preg4.srcs/sources_1/imports/Users/Sebastián Quiroz/Downloads/KB_to_display.v:17]
INFO: [Synth 8-256] done synthesizing module 'KB_to_display' (6#1) [C:/GitHub/LabDigitales2017/Lab6_Prev_Preg4/Lab6_Prev_Preg4.srcs/sources_1/imports/Users/Sebastián Quiroz/Downloads/KB_to_display.v:2]
WARNING: [Synth 8-3331] design KB_to_display has unconnected port clk_100MHZ
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 341.461 ; gain = 114.918
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin clk_div_ss_display_480:clk_in to constant 0 [C:/GitHub/LabDigitales2017/Lab6_Prev_Preg4/Lab6_Prev_Preg4.srcs/sources_1/imports/Users/Sebastián Quiroz/Downloads/KB_to_display.v:16]
WARNING: [Synth 8-3295] tying undriven pin clk_div_ss_display_1k:clk_in to constant 0 [C:/GitHub/LabDigitales2017/Lab6_Prev_Preg4/Lab6_Prev_Preg4.srcs/sources_1/imports/Users/Sebastián Quiroz/Downloads/KB_to_display.v:22]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 341.461 ; gain = 114.918
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/GitHub/LabDigitales2017/Lab6_Prev_Preg4/Lab6_Prev_Preg4.srcs/constrs_1/new/cualquier nombre da lo mismo.xdc]
WARNING: [Vivado 12-584] No ports matched 'CLK100MHZ'. [C:/GitHub/LabDigitales2017/Lab6_Prev_Preg4/Lab6_Prev_Preg4.srcs/constrs_1/new/cualquier nombre da lo mismo.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/GitHub/LabDigitales2017/Lab6_Prev_Preg4/Lab6_Prev_Preg4.srcs/constrs_1/new/cualquier nombre da lo mismo.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'make_code'. [C:/GitHub/LabDigitales2017/Lab6_Prev_Preg4/Lab6_Prev_Preg4.srcs/constrs_1/new/cualquier nombre da lo mismo.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/GitHub/LabDigitales2017/Lab6_Prev_Preg4/Lab6_Prev_Preg4.srcs/constrs_1/new/cualquier nombre da lo mismo.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PS2_CLK'. [C:/GitHub/LabDigitales2017/Lab6_Prev_Preg4/Lab6_Prev_Preg4.srcs/constrs_1/new/cualquier nombre da lo mismo.xdc:226]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/GitHub/LabDigitales2017/Lab6_Prev_Preg4/Lab6_Prev_Preg4.srcs/constrs_1/new/cualquier nombre da lo mismo.xdc:226]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PS2_DATA'. [C:/GitHub/LabDigitales2017/Lab6_Prev_Preg4/Lab6_Prev_Preg4.srcs/constrs_1/new/cualquier nombre da lo mismo.xdc:227]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/GitHub/LabDigitales2017/Lab6_Prev_Preg4/Lab6_Prev_Preg4.srcs/constrs_1/new/cualquier nombre da lo mismo.xdc:227]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/GitHub/LabDigitales2017/Lab6_Prev_Preg4/Lab6_Prev_Preg4.srcs/constrs_1/new/cualquier nombre da lo mismo.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/GitHub/LabDigitales2017/Lab6_Prev_Preg4/Lab6_Prev_Preg4.srcs/constrs_1/new/cualquier nombre da lo mismo.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/KB_to_display_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/KB_to_display_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 653.383 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 653.383 ; gain = 426.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 653.383 ; gain = 426.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 653.383 ; gain = 426.840
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "clk_out" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_out" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "data_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "kds_state_machine_next0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "kds_state_machine_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "kds_state_machine_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "new_data_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_type_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "kbs_tot_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'ss_select_q_reg' in module 'display_mux'
WARNING: [Synth 8-6014] Unused sequential element ss_select_q_reg was removed.  [C:/GitHub/LabDigitales2017/Lab6_Prev_Preg4/Lab6_Prev_Preg4.srcs/sources_1/imports/Downloads/display_mux.v:49]
WARNING: [Synth 8-6014] Unused sequential element ss_select_q_reg was removed.  [C:/GitHub/LabDigitales2017/Lab6_Prev_Preg4/Lab6_Prev_Preg4.srcs/sources_1/imports/Downloads/display_mux.v:49]
WARNING: [Synth 8-6014] Unused sequential element ss_select_q_reg was removed.  [C:/GitHub/LabDigitales2017/Lab6_Prev_Preg4/Lab6_Prev_Preg4.srcs/sources_1/imports/Downloads/display_mux.v:49]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE6 |                             0000 |                         00000000
*
                  iSTATE |                             0001 |                         00000001
                 iSTATE0 |                             0010 |                         00000010
                 iSTATE1 |                             0011 |                         00000100
                 iSTATE2 |                             0100 |                         00001000
                 iSTATE3 |                             0101 |                         00010000
                 iSTATE4 |                             0110 |                         00100000
                 iSTATE5 |                             0111 |                         01000000
                 iSTATE7 |                             1000 |                         10000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ss_select_q_reg' using encoding 'sequential' in module 'display_mux'
WARNING: [Synth 8-6014] Unused sequential element ss_select_q_reg was removed.  [C:/GitHub/LabDigitales2017/Lab6_Prev_Preg4/Lab6_Prev_Preg4.srcs/sources_1/imports/Downloads/display_mux.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg' [C:/GitHub/LabDigitales2017/Lab6_Prev_Preg4/Lab6_Prev_Preg4.srcs/sources_1/imports/Users/Sebastián Quiroz/Downloads/KB_to_display.v:33]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 653.383 ; gain = 426.840
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	                9 Bit    Wide XORs := 1     
+---Registers : 
	               27 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   9 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module KB_to_display 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module clk_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clk_divider__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ps2_read_ms 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	                9 Bit    Wide XORs := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module kbd_ms 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   7 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
Module display_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   8 Input      4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "clk_div_ss_display_480/clk_out" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_div_ss_display_1k/clk_out" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element kbd_ms_inst/kbs_tot_reg was removed.  [C:/GitHub/LabDigitales2017/Lab6_Prev_Preg4/Lab6_Prev_Preg4.srcs/sources_1/imports/GitHub/LabDigitales2017/Lab6_PartePrevia/Lab6_PartePrevia.srcs/sources_1/imports/Lab6_PS2_VGA_reference/kbd_ms.v:150]
INFO: [Synth 8-5546] ROM "kbd_ms_inst/kds_state_machine_next0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "clk_div_ss_display_480/clk_out" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_div_ss_display_1k/clk_out" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design KB_to_display has unconnected port clk_100MHZ
INFO: [Synth 8-3886] merging instance 'data_reg[8]' (LD) to 'data_reg[9]'
INFO: [Synth 8-3886] merging instance 'data_reg[16]' (LD) to 'data_reg[9]'
INFO: [Synth 8-3886] merging instance 'data_reg[20]' (LD) to 'data_reg[9]'
INFO: [Synth 8-3886] merging instance 'data_reg[24]' (LD) to 'data_reg[9]'
INFO: [Synth 8-3886] merging instance 'data_reg[28]' (LD) to 'data_reg[9]'
INFO: [Synth 8-3886] merging instance 'data_reg[9]' (LD) to 'data_reg[10]'
INFO: [Synth 8-3886] merging instance 'data_reg[13]' (LD) to 'data_reg[14]'
INFO: [Synth 8-3886] merging instance 'data_reg[17]' (LD) to 'data_reg[10]'
INFO: [Synth 8-3886] merging instance 'data_reg[21]' (LD) to 'data_reg[22]'
INFO: [Synth 8-3886] merging instance 'data_reg[25]' (LD) to 'data_reg[10]'
INFO: [Synth 8-3886] merging instance 'data_reg[29]' (LD) to 'data_reg[10]'
INFO: [Synth 8-3886] merging instance 'data_reg[10]' (LD) to 'data_reg[11]'
INFO: [Synth 8-3886] merging instance 'data_reg[14]' (LD) to 'data_reg[15]'
INFO: [Synth 8-3886] merging instance 'data_reg[18]' (LD) to 'data_reg[11]'
INFO: [Synth 8-3886] merging instance 'data_reg[22]' (LD) to 'data_reg[23]'
INFO: [Synth 8-3886] merging instance 'data_reg[26]' (LD) to 'data_reg[11]'
INFO: [Synth 8-3886] merging instance 'data_reg[30]' (LD) to 'data_reg[11]'
INFO: [Synth 8-3886] merging instance 'data_reg[11]' (LD) to 'data_reg[19]'
INFO: [Synth 8-3886] merging instance 'data_reg[19]' (LD) to 'data_reg[27]'
INFO: [Synth 8-3886] merging instance 'data_reg[27]' (LD) to 'data_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_reg[31] )
WARNING: [Synth 8-3332] Sequential element (data_reg[31]) is unused and will be removed from module KB_to_display.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 653.383 ; gain = 426.840
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 653.383 ; gain = 426.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 653.383 ; gain = 426.840
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (clk_div_ss_display_1k/counter_reg[0]) is unused and will be removed from module KB_to_display.
WARNING: [Synth 8-3332] Sequential element (clk_div_ss_display_1k/counter_reg[26]) is unused and will be removed from module KB_to_display.
WARNING: [Synth 8-3332] Sequential element (clk_div_ss_display_1k/counter_reg[25]) is unused and will be removed from module KB_to_display.
WARNING: [Synth 8-3332] Sequential element (clk_div_ss_display_1k/counter_reg[24]) is unused and will be removed from module KB_to_display.
WARNING: [Synth 8-3332] Sequential element (clk_div_ss_display_1k/counter_reg[23]) is unused and will be removed from module KB_to_display.
WARNING: [Synth 8-3332] Sequential element (clk_div_ss_display_1k/counter_reg[22]) is unused and will be removed from module KB_to_display.
WARNING: [Synth 8-3332] Sequential element (clk_div_ss_display_1k/counter_reg[21]) is unused and will be removed from module KB_to_display.
WARNING: [Synth 8-3332] Sequential element (clk_div_ss_display_1k/counter_reg[20]) is unused and will be removed from module KB_to_display.
WARNING: [Synth 8-3332] Sequential element (clk_div_ss_display_1k/counter_reg[19]) is unused and will be removed from module KB_to_display.
WARNING: [Synth 8-3332] Sequential element (clk_div_ss_display_1k/counter_reg[18]) is unused and will be removed from module KB_to_display.
WARNING: [Synth 8-3332] Sequential element (clk_div_ss_display_1k/counter_reg[17]) is unused and will be removed from module KB_to_display.
WARNING: [Synth 8-3332] Sequential element (clk_div_ss_display_1k/counter_reg[16]) is unused and will be removed from module KB_to_display.
WARNING: [Synth 8-3332] Sequential element (clk_div_ss_display_1k/counter_reg[15]) is unused and will be removed from module KB_to_display.
WARNING: [Synth 8-3332] Sequential element (clk_div_ss_display_1k/counter_reg[14]) is unused and will be removed from module KB_to_display.
WARNING: [Synth 8-3332] Sequential element (clk_div_ss_display_1k/counter_reg[13]) is unused and will be removed from module KB_to_display.
WARNING: [Synth 8-3332] Sequential element (clk_div_ss_display_1k/counter_reg[12]) is unused and will be removed from module KB_to_display.
WARNING: [Synth 8-3332] Sequential element (clk_div_ss_display_1k/counter_reg[11]) is unused and will be removed from module KB_to_display.
WARNING: [Synth 8-3332] Sequential element (clk_div_ss_display_1k/counter_reg[10]) is unused and will be removed from module KB_to_display.
WARNING: [Synth 8-3332] Sequential element (clk_div_ss_display_1k/counter_reg[9]) is unused and will be removed from module KB_to_display.
WARNING: [Synth 8-3332] Sequential element (clk_div_ss_display_1k/counter_reg[8]) is unused and will be removed from module KB_to_display.
WARNING: [Synth 8-3332] Sequential element (clk_div_ss_display_1k/counter_reg[7]) is unused and will be removed from module KB_to_display.
WARNING: [Synth 8-3332] Sequential element (clk_div_ss_display_1k/counter_reg[6]) is unused and will be removed from module KB_to_display.
WARNING: [Synth 8-3332] Sequential element (clk_div_ss_display_1k/counter_reg[5]) is unused and will be removed from module KB_to_display.
WARNING: [Synth 8-3332] Sequential element (clk_div_ss_display_1k/counter_reg[4]) is unused and will be removed from module KB_to_display.
WARNING: [Synth 8-3332] Sequential element (clk_div_ss_display_1k/counter_reg[3]) is unused and will be removed from module KB_to_display.
WARNING: [Synth 8-3332] Sequential element (clk_div_ss_display_1k/counter_reg[2]) is unused and will be removed from module KB_to_display.
WARNING: [Synth 8-3332] Sequential element (clk_div_ss_display_1k/counter_reg[1]) is unused and will be removed from module KB_to_display.
WARNING: [Synth 8-3332] Sequential element (clk_div_ss_display_1k/clk_out_reg) is unused and will be removed from module KB_to_display.
WARNING: [Synth 8-3332] Sequential element (clk_div_ss_display_480/counter_reg[0]) is unused and will be removed from module KB_to_display.
WARNING: [Synth 8-3332] Sequential element (clk_div_ss_display_480/counter_reg[26]) is unused and will be removed from module KB_to_display.
WARNING: [Synth 8-3332] Sequential element (clk_div_ss_display_480/counter_reg[25]) is unused and will be removed from module KB_to_display.
WARNING: [Synth 8-3332] Sequential element (clk_div_ss_display_480/counter_reg[24]) is unused and will be removed from module KB_to_display.
WARNING: [Synth 8-3332] Sequential element (clk_div_ss_display_480/counter_reg[23]) is unused and will be removed from module KB_to_display.
WARNING: [Synth 8-3332] Sequential element (clk_div_ss_display_480/counter_reg[22]) is unused and will be removed from module KB_to_display.
WARNING: [Synth 8-3332] Sequential element (clk_div_ss_display_480/counter_reg[21]) is unused and will be removed from module KB_to_display.
WARNING: [Synth 8-3332] Sequential element (clk_div_ss_display_480/counter_reg[20]) is unused and will be removed from module KB_to_display.
WARNING: [Synth 8-3332] Sequential element (clk_div_ss_display_480/counter_reg[19]) is unused and will be removed from module KB_to_display.
WARNING: [Synth 8-3332] Sequential element (clk_div_ss_display_480/counter_reg[18]) is unused and will be removed from module KB_to_display.
WARNING: [Synth 8-3332] Sequential element (clk_div_ss_display_480/counter_reg[17]) is unused and will be removed from module KB_to_display.
WARNING: [Synth 8-3332] Sequential element (clk_div_ss_display_480/counter_reg[16]) is unused and will be removed from module KB_to_display.
WARNING: [Synth 8-3332] Sequential element (clk_div_ss_display_480/counter_reg[15]) is unused and will be removed from module KB_to_display.
WARNING: [Synth 8-3332] Sequential element (clk_div_ss_display_480/counter_reg[14]) is unused and will be removed from module KB_to_display.
WARNING: [Synth 8-3332] Sequential element (clk_div_ss_display_480/counter_reg[13]) is unused and will be removed from module KB_to_display.
WARNING: [Synth 8-3332] Sequential element (clk_div_ss_display_480/counter_reg[12]) is unused and will be removed from module KB_to_display.
WARNING: [Synth 8-3332] Sequential element (clk_div_ss_display_480/counter_reg[11]) is unused and will be removed from module KB_to_display.
WARNING: [Synth 8-3332] Sequential element (clk_div_ss_display_480/counter_reg[10]) is unused and will be removed from module KB_to_display.
WARNING: [Synth 8-3332] Sequential element (clk_div_ss_display_480/counter_reg[9]) is unused and will be removed from module KB_to_display.
WARNING: [Synth 8-3332] Sequential element (clk_div_ss_display_480/counter_reg[8]) is unused and will be removed from module KB_to_display.
WARNING: [Synth 8-3332] Sequential element (clk_div_ss_display_480/counter_reg[7]) is unused and will be removed from module KB_to_display.
WARNING: [Synth 8-3332] Sequential element (clk_div_ss_display_480/counter_reg[6]) is unused and will be removed from module KB_to_display.
WARNING: [Synth 8-3332] Sequential element (clk_div_ss_display_480/counter_reg[5]) is unused and will be removed from module KB_to_display.
WARNING: [Synth 8-3332] Sequential element (clk_div_ss_display_480/counter_reg[4]) is unused and will be removed from module KB_to_display.
WARNING: [Synth 8-3332] Sequential element (clk_div_ss_display_480/counter_reg[3]) is unused and will be removed from module KB_to_display.
WARNING: [Synth 8-3332] Sequential element (clk_div_ss_display_480/counter_reg[2]) is unused and will be removed from module KB_to_display.
WARNING: [Synth 8-3332] Sequential element (clk_div_ss_display_480/counter_reg[1]) is unused and will be removed from module KB_to_display.
WARNING: [Synth 8-3332] Sequential element (clk_div_ss_display_480/clk_out_reg) is unused and will be removed from module KB_to_display.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_reg[3] )
WARNING: [Synth 8-3332] Sequential element (data_reg[23]) is unused and will be removed from module KB_to_display.
WARNING: [Synth 8-3332] Sequential element (data_reg[15]) is unused and will be removed from module KB_to_display.
WARNING: [Synth 8-3332] Sequential element (data_reg[12]) is unused and will be removed from module KB_to_display.
WARNING: [Synth 8-3332] Sequential element (data_reg[7]) is unused and will be removed from module KB_to_display.
WARNING: [Synth 8-3332] Sequential element (data_reg[6]) is unused and will be removed from module KB_to_display.
WARNING: [Synth 8-3332] Sequential element (data_reg[5]) is unused and will be removed from module KB_to_display.
WARNING: [Synth 8-3332] Sequential element (data_reg[4]) is unused and will be removed from module KB_to_display.
WARNING: [Synth 8-3332] Sequential element (data_reg[3]) is unused and will be removed from module KB_to_display.
WARNING: [Synth 8-3332] Sequential element (data_reg[2]) is unused and will be removed from module KB_to_display.
WARNING: [Synth 8-3332] Sequential element (data_reg[1]) is unused and will be removed from module KB_to_display.
WARNING: [Synth 8-3332] Sequential element (data_reg[0]) is unused and will be removed from module KB_to_display.
WARNING: [Synth 8-3332] Sequential element (kbd_ms_inst/m_ps2read/kc_s_reg[1]) is unused and will be removed from module KB_to_display.
WARNING: [Synth 8-3332] Sequential element (kbd_ms_inst/m_ps2read/kc_s_reg[0]) is unused and will be removed from module KB_to_display.
WARNING: [Synth 8-3332] Sequential element (kbd_ms_inst/m_ps2read/data_in_counter_reg[3]) is unused and will be removed from module KB_to_display.
WARNING: [Synth 8-3332] Sequential element (kbd_ms_inst/m_ps2read/data_in_counter_reg[2]) is unused and will be removed from module KB_to_display.
WARNING: [Synth 8-3332] Sequential element (kbd_ms_inst/m_ps2read/data_in_counter_reg[1]) is unused and will be removed from module KB_to_display.
WARNING: [Synth 8-3332] Sequential element (kbd_ms_inst/m_ps2read/data_in_counter_reg[0]) is unused and will be removed from module KB_to_display.
WARNING: [Synth 8-3332] Sequential element (kbd_ms_inst/m_ps2read/parity_error_reg) is unused and will be removed from module KB_to_display.
WARNING: [Synth 8-3332] Sequential element (kbd_ms_inst/m_ps2read/kd_s_reg[1]) is unused and will be removed from module KB_to_display.
WARNING: [Synth 8-3332] Sequential element (kbd_ms_inst/m_ps2read/kd_s_reg[0]) is unused and will be removed from module KB_to_display.
WARNING: [Synth 8-3332] Sequential element (kbd_ms_inst/m_ps2read/shift_reg[10]) is unused and will be removed from module KB_to_display.
WARNING: [Synth 8-3332] Sequential element (kbd_ms_inst/m_ps2read/shift_reg[9]) is unused and will be removed from module KB_to_display.
WARNING: [Synth 8-3332] Sequential element (kbd_ms_inst/m_ps2read/shift_reg[8]) is unused and will be removed from module KB_to_display.
WARNING: [Synth 8-3332] Sequential element (kbd_ms_inst/m_ps2read/shift_reg[7]) is unused and will be removed from module KB_to_display.
WARNING: [Synth 8-3332] Sequential element (kbd_ms_inst/m_ps2read/shift_reg[6]) is unused and will be removed from module KB_to_display.
WARNING: [Synth 8-3332] Sequential element (kbd_ms_inst/m_ps2read/shift_reg[5]) is unused and will be removed from module KB_to_display.
WARNING: [Synth 8-3332] Sequential element (kbd_ms_inst/m_ps2read/shift_reg[4]) is unused and will be removed from module KB_to_display.
WARNING: [Synth 8-3332] Sequential element (kbd_ms_inst/m_ps2read/shift_reg[3]) is unused and will be removed from module KB_to_display.
WARNING: [Synth 8-3332] Sequential element (kbd_ms_inst/m_ps2read/shift_reg[2]) is unused and will be removed from module KB_to_display.
WARNING: [Synth 8-3332] Sequential element (kbd_ms_inst/m_ps2read/new_data_available_reg) is unused and will be removed from module KB_to_display.
WARNING: [Synth 8-3332] Sequential element (kbd_ms_inst/kbs_0_reg) is unused and will be removed from module KB_to_display.
WARNING: [Synth 8-3332] Sequential element (kbd_ms_inst/m_ps2read/data_reg[7]) is unused and will be removed from module KB_to_display.
WARNING: [Synth 8-3332] Sequential element (kbd_ms_inst/m_ps2read/data_reg[6]) is unused and will be removed from module KB_to_display.
WARNING: [Synth 8-3332] Sequential element (kbd_ms_inst/m_ps2read/data_reg[5]) is unused and will be removed from module KB_to_display.
WARNING: [Synth 8-3332] Sequential element (kbd_ms_inst/m_ps2read/data_reg[4]) is unused and will be removed from module KB_to_display.
WARNING: [Synth 8-3332] Sequential element (kbd_ms_inst/m_ps2read/data_reg[3]) is unused and will be removed from module KB_to_display.
WARNING: [Synth 8-3332] Sequential element (kbd_ms_inst/m_ps2read/data_reg[2]) is unused and will be removed from module KB_to_display.
WARNING: [Synth 8-3332] Sequential element (kbd_ms_inst/m_ps2read/data_reg[1]) is unused and will be removed from module KB_to_display.
WARNING: [Synth 8-3332] Sequential element (kbd_ms_inst/m_ps2read/data_reg[0]) is unused and will be removed from module KB_to_display.
WARNING: [Synth 8-3332] Sequential element (kbd_ms_inst/kds_state_machine_reg[3]) is unused and will be removed from module KB_to_display.
WARNING: [Synth 8-3332] Sequential element (kbd_ms_inst/kds_state_machine_reg[2]) is unused and will be removed from module KB_to_display.
WARNING: [Synth 8-3332] Sequential element (kbd_ms_inst/kds_state_machine_reg[1]) is unused and will be removed from module KB_to_display.
WARNING: [Synth 8-3332] Sequential element (kbd_ms_inst/kds_state_machine_reg[0]) is unused and will be removed from module KB_to_display.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 653.383 ; gain = 426.840
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 653.383 ; gain = 426.840
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 653.383 ; gain = 426.840
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 653.383 ; gain = 426.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 653.383 ; gain = 426.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 653.383 ; gain = 426.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 653.383 ; gain = 426.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT4 |     8|
|3     |FDRE |     4|
|4     |OBUF |    16|
+------+-----+------+

Report Instance Areas: 
+------+-------------------+------------+------+
|      |Instance           |Module      |Cells |
+------+-------------------+------------+------+
|1     |top                |            |    29|
|2     |  display_mux_inst |display_mux |    13|
+------+-------------------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 653.383 ; gain = 426.840
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 118 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 653.383 ; gain = 114.918
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 653.383 ; gain = 426.840
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

73 Infos, 126 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 653.383 ; gain = 430.809
INFO: [Common 17-1381] The checkpoint 'C:/GitHub/LabDigitales2017/Lab6_Prev_Preg4/Lab6_Prev_Preg4.runs/synth_1/KB_to_display.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 653.383 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Jun 19 19:14:41 2017...
