Running: xsim.dir/tb_half_adder_gate_behav/xsimk -simmode gui -wdb tb_half_adder_gate_behav.wdb -simrunnum 0 -socket 48061
Design successfully loaded
Design Loading Memory Usage: 23548 KB (Peak: 24124 KB)
Design Loading CPU Usage: 20 ms
Simulation completed
Simulation Memory Usage: 105544 KB (Peak: 162816 KB)
Simulation CPU Usage: 20 ms
