#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Jul 12 20:22:21 2023
# Process ID: 15332
# Current directory: /home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.runs/cmac_gty_full_synth_1
# Command line: vivado -log cmac_gty_full.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source cmac_gty_full.tcl
# Log file: /home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.runs/cmac_gty_full_synth_1/cmac_gty_full.vds
# Journal file: /home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.runs/cmac_gty_full_synth_1/vivado.jou
# Running On: desktop02, OS: Linux, CPU Frequency: 800.230 MHz, CPU Physical cores: 16, Host memory: 540764 MB
#-----------------------------------------------------------
source cmac_gty_full.tcl -notrace
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: cmac_gty_full
Command: synth_design -top cmac_gty_full -part xcu250-figd2104-2-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Device 21-403] Loading part xcu250-figd2104-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15506
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/ubuntu/XilinxTools/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2925.477 ; gain = 370.766 ; free physical = 420195 ; free virtual = 461035
Synthesis current peak Physical Memory [PSS] (MB): peak = 2149.331; parent = 2003.953; children = 145.378
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3956.098; parent = 2938.355; children = 1017.742
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cmac_gty_full' [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_gty_full/synth/cmac_gty_full.v:53]
INFO: [Synth 8-6157] synthesizing module 'cmac_gty_full_gtwizard_top' [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_gty_full/synth/cmac_gty_full_gtwizard_top.v:175]
INFO: [Synth 8-6157] synthesizing module 'cmac_gty_full_gtwizard_gtye4' [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_gty_full/synth/cmac_gty_full_gtwizard_gtye4.v:143]
INFO: [Synth 8-6157] synthesizing module 'cmac_gty_full_gtye4_common_wrapper' [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_gty_full/synth/cmac_gty_full_gtye4_common_wrapper.v:56]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_14_gtye4_common' [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_gty_full/synth/gtwizard_ultrascale_v1_7_gtye4_common.v:55]
INFO: [Synth 8-6157] synthesizing module 'GTYE4_COMMON' [/home/ubuntu/XilinxTools/Vivado/2022.2/scripts/rt/data/unisim_comp.v:52535]
INFO: [Synth 8-6155] done synthesizing module 'GTYE4_COMMON' (0#1) [/home/ubuntu/XilinxTools/Vivado/2022.2/scripts/rt/data/unisim_comp.v:52535]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_14_gtye4_common' (0#1) [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_gty_full/synth/gtwizard_ultrascale_v1_7_gtye4_common.v:55]
INFO: [Synth 8-6155] done synthesizing module 'cmac_gty_full_gtye4_common_wrapper' (0#1) [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_gty_full/synth/cmac_gty_full_gtye4_common_wrapper.v:56]
INFO: [Synth 8-6157] synthesizing module 'cmac_gty_full_gtye4_channel_wrapper' [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_gty_full/synth/cmac_gty_full_gtye4_channel_wrapper.v:56]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_14_gtye4_channel' [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_gty_full/synth/gtwizard_ultrascale_v1_7_gtye4_channel.v:55]
INFO: [Synth 8-6157] synthesizing module 'GTYE4_CHANNEL' [/home/ubuntu/XilinxTools/Vivado/2022.2/scripts/rt/data/unisim_comp.v:51374]
INFO: [Synth 8-6155] done synthesizing module 'GTYE4_CHANNEL' (0#1) [/home/ubuntu/XilinxTools/Vivado/2022.2/scripts/rt/data/unisim_comp.v:51374]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_14_gtye4_channel' (0#1) [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_gty_full/synth/gtwizard_ultrascale_v1_7_gtye4_channel.v:55]
INFO: [Synth 8-6155] done synthesizing module 'cmac_gty_full_gtye4_channel_wrapper' (0#1) [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_gty_full/synth/cmac_gty_full_gtye4_channel_wrapper.v:56]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_14_gtye4_delay_powergood' [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_gty_full/hdl/gtwizard_ultrascale_v1_7_gtye4_delay_powergood.v:55]
INFO: [Synth 8-226] default block is never used [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_gty_full/hdl/gtwizard_ultrascale_v1_7_gtye4_delay_powergood.v:138]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_14_gtye4_delay_powergood' (0#1) [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_gty_full/hdl/gtwizard_ultrascale_v1_7_gtye4_delay_powergood.v:55]
INFO: [Synth 8-6155] done synthesizing module 'cmac_gty_full_gtwizard_gtye4' (0#1) [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_gty_full/synth/cmac_gty_full_gtwizard_gtye4.v:143]
INFO: [Synth 8-6155] done synthesizing module 'cmac_gty_full_gtwizard_top' (0#1) [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_gty_full/synth/cmac_gty_full_gtwizard_top.v:175]
INFO: [Synth 8-6155] done synthesizing module 'cmac_gty_full' (0#1) [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_gty_full/synth/cmac_gty_full.v:53]
WARNING: [Synth 8-3301] Unused top level parameter/generic FPGA_ID
WARNING: [Synth 8-3301] Unused top level parameter/generic FW_ID
WARNING: [Synth 8-3301] Unused top level parameter/generic FW_VER
WARNING: [Synth 8-3301] Unused top level parameter/generic BOARD_ID
WARNING: [Synth 8-3301] Unused top level parameter/generic BOARD_VER
WARNING: [Synth 8-3301] Unused top level parameter/generic BUILD_DATE
WARNING: [Synth 8-3301] Unused top level parameter/generic GIT_HASH
WARNING: [Synth 8-3301] Unused top level parameter/generic RELEASE_INFO
WARNING: [Synth 8-3301] Unused top level parameter/generic IF_COUNT
WARNING: [Synth 8-3301] Unused top level parameter/generic PORTS_PER_IF
WARNING: [Synth 8-3301] Unused top level parameter/generic SCHED_PER_IF
WARNING: [Synth 8-3301] Unused top level parameter/generic PORT_MASK
WARNING: [Synth 8-3301] Unused top level parameter/generic CLK_PERIOD_NS_NUM
WARNING: [Synth 8-3301] Unused top level parameter/generic CLK_PERIOD_NS_DENOM
WARNING: [Synth 8-3301] Unused top level parameter/generic PTP_CLOCK_PIPELINE
WARNING: [Synth 8-3301] Unused top level parameter/generic PTP_CLOCK_CDC_PIPELINE
WARNING: [Synth 8-3301] Unused top level parameter/generic PTP_PORT_CDC_PIPELINE
WARNING: [Synth 8-3301] Unused top level parameter/generic PTP_PEROUT_ENABLE
WARNING: [Synth 8-3301] Unused top level parameter/generic PTP_PEROUT_COUNT
WARNING: [Synth 8-3301] Unused top level parameter/generic EVENT_QUEUE_OP_TABLE_SIZE
WARNING: [Synth 8-3301] Unused top level parameter/generic TX_QUEUE_OP_TABLE_SIZE
WARNING: [Synth 8-3301] Unused top level parameter/generic RX_QUEUE_OP_TABLE_SIZE
WARNING: [Synth 8-3301] Unused top level parameter/generic TX_CPL_QUEUE_OP_TABLE_SIZE
WARNING: [Synth 8-3301] Unused top level parameter/generic RX_CPL_QUEUE_OP_TABLE_SIZE
WARNING: [Synth 8-3301] Unused top level parameter/generic EVENT_QUEUE_INDEX_WIDTH
WARNING: [Synth 8-3301] Unused top level parameter/generic TX_QUEUE_INDEX_WIDTH
WARNING: [Synth 8-3301] Unused top level parameter/generic RX_QUEUE_INDEX_WIDTH
WARNING: [Synth 8-3301] Unused top level parameter/generic TX_CPL_QUEUE_INDEX_WIDTH
WARNING: [Synth 8-3301] Unused top level parameter/generic RX_CPL_QUEUE_INDEX_WIDTH
WARNING: [Synth 8-3301] Unused top level parameter/generic EVENT_QUEUE_PIPELINE
WARNING: [Synth 8-3301] Unused top level parameter/generic TX_QUEUE_PIPELINE
WARNING: [Synth 8-3301] Unused top level parameter/generic RX_QUEUE_PIPELINE
WARNING: [Synth 8-3301] Unused top level parameter/generic TX_CPL_QUEUE_PIPELINE
WARNING: [Synth 8-3301] Unused top level parameter/generic RX_CPL_QUEUE_PIPELINE
WARNING: [Synth 8-3301] Unused top level parameter/generic TX_DESC_TABLE_SIZE
WARNING: [Synth 8-3301] Unused top level parameter/generic RX_DESC_TABLE_SIZE
WARNING: [Synth 8-3301] Unused top level parameter/generic RX_INDIR_TBL_ADDR_WIDTH
WARNING: [Synth 8-3301] Unused top level parameter/generic TX_SCHEDULER_OP_TABLE_SIZE
WARNING: [Synth 8-3301] Unused top level parameter/generic TX_SCHEDULER_PIPELINE
WARNING: [Synth 8-3301] Unused top level parameter/generic TDMA_INDEX_WIDTH
WARNING: [Synth 8-3301] Unused top level parameter/generic PTP_TS_ENABLE
WARNING: [Synth 8-3301] Unused top level parameter/generic TX_CPL_FIFO_DEPTH
WARNING: [Synth 8-3301] Unused top level parameter/generic TX_CHECKSUM_ENABLE
WARNING: [Synth 8-3301] Unused top level parameter/generic RX_HASH_ENABLE
WARNING: [Synth 8-3301] Unused top level parameter/generic RX_CHECKSUM_ENABLE
WARNING: [Synth 8-3301] Unused top level parameter/generic TX_FIFO_DEPTH
WARNING: [Synth 8-3301] Unused top level parameter/generic RX_FIFO_DEPTH
WARNING: [Synth 8-3301] Unused top level parameter/generic MAX_TX_SIZE
WARNING: [Synth 8-3301] Unused top level parameter/generic MAX_RX_SIZE
WARNING: [Synth 8-3301] Unused top level parameter/generic TX_RAM_SIZE
WARNING: [Synth 8-3301] Unused top level parameter/generic RX_RAM_SIZE
WARNING: [Synth 8-3301] Unused top level parameter/generic DDR_CH
WARNING: [Synth 8-3301] Unused top level parameter/generic DDR_ENABLE
WARNING: [Synth 8-3301] Unused top level parameter/generic AXI_DDR_ID_WIDTH
WARNING: [Synth 8-3301] Unused top level parameter/generic AXI_DDR_MAX_BURST_LEN
WARNING: [Synth 8-3301] Unused top level parameter/generic APP_ID
WARNING: [Synth 8-3301] Unused top level parameter/generic APP_ENABLE
WARNING: [Synth 8-3301] Unused top level parameter/generic APP_CTRL_ENABLE
WARNING: [Synth 8-3301] Unused top level parameter/generic APP_DMA_ENABLE
WARNING: [Synth 8-3301] Unused top level parameter/generic APP_AXIS_DIRECT_ENABLE
WARNING: [Synth 8-3301] Unused top level parameter/generic APP_AXIS_SYNC_ENABLE
WARNING: [Synth 8-3301] Unused top level parameter/generic APP_AXIS_IF_ENABLE
WARNING: [Synth 8-3301] Unused top level parameter/generic APP_STAT_ENABLE
WARNING: [Synth 8-3301] Unused top level parameter/generic DMA_IMM_ENABLE
WARNING: [Synth 8-3301] Unused top level parameter/generic DMA_IMM_WIDTH
WARNING: [Synth 8-3301] Unused top level parameter/generic DMA_LEN_WIDTH
WARNING: [Synth 8-3301] Unused top level parameter/generic DMA_TAG_WIDTH
WARNING: [Synth 8-3301] Unused top level parameter/generic RAM_ADDR_WIDTH
WARNING: [Synth 8-3301] Unused top level parameter/generic RAM_PIPELINE
WARNING: [Synth 8-3301] Unused top level parameter/generic IRQ_INDEX_WIDTH
WARNING: [Synth 8-3301] Unused top level parameter/generic AXIL_CTRL_DATA_WIDTH
WARNING: [Synth 8-3301] Unused top level parameter/generic AXIL_CTRL_ADDR_WIDTH
WARNING: [Synth 8-3301] Unused top level parameter/generic AXIL_APP_CTRL_DATA_WIDTH
WARNING: [Synth 8-3301] Unused top level parameter/generic AXIL_APP_CTRL_ADDR_WIDTH
WARNING: [Synth 8-3301] Unused top level parameter/generic AXIS_ETH_TX_PIPELINE
WARNING: [Synth 8-3301] Unused top level parameter/generic AXIS_ETH_TX_FIFO_PIPELINE
WARNING: [Synth 8-3301] Unused top level parameter/generic AXIS_ETH_TX_TS_PIPELINE
WARNING: [Synth 8-3301] Unused top level parameter/generic AXIS_ETH_RX_PIPELINE
WARNING: [Synth 8-3301] Unused top level parameter/generic AXIS_ETH_RX_FIFO_PIPELINE
WARNING: [Synth 8-3301] Unused top level parameter/generic STAT_ENABLE
WARNING: [Synth 8-3301] Unused top level parameter/generic STAT_DMA_ENABLE
WARNING: [Synth 8-3301] Unused top level parameter/generic STAT_PCIE_ENABLE
WARNING: [Synth 8-3301] Unused top level parameter/generic STAT_INC_WIDTH
WARNING: [Synth 8-3301] Unused top level parameter/generic STAT_ID_WIDTH
WARNING: [Synth 8-3301] Unused top level parameter/generic AXIS_PCIE_DATA_WIDTH
WARNING: [Synth 8-7129] Port gtwiz_userclk_tx_reset_in[0] in module cmac_gty_full_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_userclk_rx_reset_in[0] in module cmac_gty_full_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_buffbypass_tx_reset_in[0] in module cmac_gty_full_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_buffbypass_tx_start_user_in[0] in module cmac_gty_full_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_buffbypass_rx_reset_in[0] in module cmac_gty_full_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_buffbypass_rx_start_user_in[0] in module cmac_gty_full_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_reset_clk_freerun_in[0] in module cmac_gty_full_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_reset_all_in[0] in module cmac_gty_full_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_reset_tx_pll_and_datapath_in[0] in module cmac_gty_full_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_reset_tx_datapath_in[0] in module cmac_gty_full_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_reset_rx_pll_and_datapath_in[0] in module cmac_gty_full_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_reset_rx_datapath_in[0] in module cmac_gty_full_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_reset_qpll0lock_in[0] in module cmac_gty_full_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_reset_qpll1lock_in[0] in module cmac_gty_full_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[17] in module cmac_gty_full_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[16] in module cmac_gty_full_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[15] in module cmac_gty_full_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[14] in module cmac_gty_full_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[13] in module cmac_gty_full_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[12] in module cmac_gty_full_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[11] in module cmac_gty_full_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[10] in module cmac_gty_full_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[9] in module cmac_gty_full_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[8] in module cmac_gty_full_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[7] in module cmac_gty_full_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[6] in module cmac_gty_full_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[5] in module cmac_gty_full_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[4] in module cmac_gty_full_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[3] in module cmac_gty_full_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[2] in module cmac_gty_full_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[1] in module cmac_gty_full_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[0] in module cmac_gty_full_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_cnt_tol_in[17] in module cmac_gty_full_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_cnt_tol_in[16] in module cmac_gty_full_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_cnt_tol_in[15] in module cmac_gty_full_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_cnt_tol_in[14] in module cmac_gty_full_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_cnt_tol_in[13] in module cmac_gty_full_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_cnt_tol_in[12] in module cmac_gty_full_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_cnt_tol_in[11] in module cmac_gty_full_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_cnt_tol_in[10] in module cmac_gty_full_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_cnt_tol_in[9] in module cmac_gty_full_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_cnt_tol_in[8] in module cmac_gty_full_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_cnt_tol_in[7] in module cmac_gty_full_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_cnt_tol_in[6] in module cmac_gty_full_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_cnt_tol_in[5] in module cmac_gty_full_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_cnt_tol_in[4] in module cmac_gty_full_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_cnt_tol_in[3] in module cmac_gty_full_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_cnt_tol_in[2] in module cmac_gty_full_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_cnt_tol_in[1] in module cmac_gty_full_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_cnt_tol_in[0] in module cmac_gty_full_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_bufg_ce_in[0] in module cmac_gty_full_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_userdata_tx_in[79] in module cmac_gty_full_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_userdata_tx_in[78] in module cmac_gty_full_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_userdata_tx_in[77] in module cmac_gty_full_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_userdata_tx_in[76] in module cmac_gty_full_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_userdata_tx_in[75] in module cmac_gty_full_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_userdata_tx_in[74] in module cmac_gty_full_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_userdata_tx_in[73] in module cmac_gty_full_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_userdata_tx_in[72] in module cmac_gty_full_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_userdata_tx_in[71] in module cmac_gty_full_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_userdata_tx_in[70] in module cmac_gty_full_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_userdata_tx_in[69] in module cmac_gty_full_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_userdata_tx_in[68] in module cmac_gty_full_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_userdata_tx_in[67] in module cmac_gty_full_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_userdata_tx_in[66] in module cmac_gty_full_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_userdata_tx_in[65] in module cmac_gty_full_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_userdata_tx_in[64] in module cmac_gty_full_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_userdata_tx_in[63] in module cmac_gty_full_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_userdata_tx_in[62] in module cmac_gty_full_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_userdata_tx_in[61] in module cmac_gty_full_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_userdata_tx_in[60] in module cmac_gty_full_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_userdata_tx_in[59] in module cmac_gty_full_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_userdata_tx_in[58] in module cmac_gty_full_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_userdata_tx_in[57] in module cmac_gty_full_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_userdata_tx_in[56] in module cmac_gty_full_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_userdata_tx_in[55] in module cmac_gty_full_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_userdata_tx_in[54] in module cmac_gty_full_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_userdata_tx_in[53] in module cmac_gty_full_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_userdata_tx_in[52] in module cmac_gty_full_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_userdata_tx_in[51] in module cmac_gty_full_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_userdata_tx_in[50] in module cmac_gty_full_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_userdata_tx_in[49] in module cmac_gty_full_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_userdata_tx_in[48] in module cmac_gty_full_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_userdata_tx_in[47] in module cmac_gty_full_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_userdata_tx_in[46] in module cmac_gty_full_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_userdata_tx_in[45] in module cmac_gty_full_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_userdata_tx_in[44] in module cmac_gty_full_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_userdata_tx_in[43] in module cmac_gty_full_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_userdata_tx_in[42] in module cmac_gty_full_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_userdata_tx_in[41] in module cmac_gty_full_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_userdata_tx_in[40] in module cmac_gty_full_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_userdata_tx_in[39] in module cmac_gty_full_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_userdata_tx_in[38] in module cmac_gty_full_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_userdata_tx_in[37] in module cmac_gty_full_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_userdata_tx_in[36] in module cmac_gty_full_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_userdata_tx_in[35] in module cmac_gty_full_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_userdata_tx_in[34] in module cmac_gty_full_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_userdata_tx_in[33] in module cmac_gty_full_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_userdata_tx_in[32] in module cmac_gty_full_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_userdata_tx_in[31] in module cmac_gty_full_gtwizard_gtye4 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3017.289 ; gain = 462.578 ; free physical = 420058 ; free virtual = 460900
Synthesis current peak Physical Memory [PSS] (MB): peak = 2149.331; parent = 2003.953; children = 145.378
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4035.035; parent = 3017.293; children = 1017.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3035.102 ; gain = 480.391 ; free physical = 419906 ; free virtual = 460748
Synthesis current peak Physical Memory [PSS] (MB): peak = 2149.331; parent = 2003.953; children = 145.378
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4052.848; parent = 3035.105; children = 1017.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3035.102 ; gain = 480.391 ; free physical = 419894 ; free virtual = 460736
Synthesis current peak Physical Memory [PSS] (MB): peak = 2149.331; parent = 2003.953; children = 145.378
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4052.848; parent = 3035.105; children = 1017.742
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3041.039 ; gain = 0.000 ; free physical = 419934 ; free virtual = 460788
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_gty_full/synth/cmac_gty_full_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_gty_full/synth/cmac_gty_full_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_gty_full/synth/cmac_gty_full.xdc] for cell 'inst'
Finished Parsing XDC File [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_gty_full/synth/cmac_gty_full.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_gty_full/synth/cmac_gty_full.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cmac_gty_full_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cmac_gty_full_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
WARNING: [Timing 38-277] The instance 'inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has RXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.runs/cmac_gty_full_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.runs/cmac_gty_full_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3162.633 ; gain = 0.000 ; free physical = 419630 ; free virtual = 460548
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3162.633 ; gain = 0.000 ; free physical = 419606 ; free virtual = 460524
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/ubuntu/XilinxTools/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3162.633 ; gain = 607.922 ; free physical = 418369 ; free virtual = 459289
Synthesis current peak Physical Memory [PSS] (MB): peak = 2149.331; parent = 2003.953; children = 145.378
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4148.363; parent = 3130.621; children = 1017.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3162.633 ; gain = 607.922 ; free physical = 418356 ; free virtual = 459276
Synthesis current peak Physical Memory [PSS] (MB): peak = 2149.331; parent = 2003.953; children = 145.378
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4148.363; parent = 3130.621; children = 1017.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.runs/cmac_gty_full_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3162.633 ; gain = 607.922 ; free physical = 418461 ; free virtual = 459382
Synthesis current peak Physical Memory [PSS] (MB): peak = 2149.331; parent = 2003.953; children = 145.378
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4148.363; parent = 3130.621; children = 1017.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3162.633 ; gain = 607.922 ; free physical = 418309 ; free virtual = 459234
Synthesis current peak Physical Memory [PSS] (MB): peak = 2149.331; parent = 2003.953; children = 145.378
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4148.363; parent = 3130.621; children = 1017.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    9 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 3162.633 ; gain = 607.922 ; free physical = 417842 ; free virtual = 458771
Synthesis current peak Physical Memory [PSS] (MB): peak = 2149.331; parent = 2003.953; children = 145.378
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4148.363; parent = 3130.621; children = 1017.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 3429.852 ; gain = 875.141 ; free physical = 411995 ; free virtual = 452930
Synthesis current peak Physical Memory [PSS] (MB): peak = 2567.607; parent = 2432.701; children = 145.378
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4447.598; parent = 3429.855; children = 1017.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 3454.867 ; gain = 900.156 ; free physical = 411878 ; free virtual = 452812
Synthesis current peak Physical Memory [PSS] (MB): peak = 2577.576; parent = 2442.670; children = 145.378
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4472.613; parent = 3454.871; children = 1017.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 3462.875 ; gain = 908.164 ; free physical = 412012 ; free virtual = 452947
Synthesis current peak Physical Memory [PSS] (MB): peak = 2578.217; parent = 2443.313; children = 145.378
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4480.621; parent = 3462.879; children = 1017.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 3465.844 ; gain = 911.133 ; free physical = 410748 ; free virtual = 451683
Synthesis current peak Physical Memory [PSS] (MB): peak = 2578.217; parent = 2443.313; children = 145.378
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4483.590; parent = 3465.848; children = 1017.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 3465.844 ; gain = 911.133 ; free physical = 410744 ; free virtual = 451678
Synthesis current peak Physical Memory [PSS] (MB): peak = 2578.217; parent = 2443.313; children = 145.378
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4483.590; parent = 3465.848; children = 1017.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 3465.844 ; gain = 911.133 ; free physical = 410769 ; free virtual = 451704
Synthesis current peak Physical Memory [PSS] (MB): peak = 2578.217; parent = 2443.313; children = 145.378
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4483.590; parent = 3465.848; children = 1017.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 3465.844 ; gain = 911.133 ; free physical = 410755 ; free virtual = 451690
Synthesis current peak Physical Memory [PSS] (MB): peak = 2578.217; parent = 2443.313; children = 145.378
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4483.590; parent = 3465.848; children = 1017.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 3465.844 ; gain = 911.133 ; free physical = 410788 ; free virtual = 451722
Synthesis current peak Physical Memory [PSS] (MB): peak = 2579.578; parent = 2443.313; children = 145.378
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4483.590; parent = 3465.848; children = 1017.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 3465.844 ; gain = 911.133 ; free physical = 410824 ; free virtual = 451758
Synthesis current peak Physical Memory [PSS] (MB): peak = 2579.578; parent = 2443.313; children = 145.378
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4483.590; parent = 3465.848; children = 1017.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |GTYE4_CHANNEL |     1|
|2     |GTYE4_COMMON  |     1|
|3     |LUT1          |     4|
|4     |LUT2          |     3|
|5     |LUT3          |     1|
|6     |FDCE          |     6|
|7     |FDRE          |    10|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 3465.844 ; gain = 911.133 ; free physical = 410808 ; free virtual = 451743
Synthesis current peak Physical Memory [PSS] (MB): peak = 2579.609; parent = 2443.313; children = 145.378
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4483.590; parent = 3465.848; children = 1017.742
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 252 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 3465.844 ; gain = 783.602 ; free physical = 410841 ; free virtual = 451775
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 3465.852 ; gain = 911.133 ; free physical = 410850 ; free virtual = 451784
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3465.852 ; gain = 0.000 ; free physical = 410838 ; free virtual = 451773
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3554.430 ; gain = 0.000 ; free physical = 410936 ; free virtual = 451872
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 8bdd7462
INFO: [Common 17-83] Releasing license: Synthesis
41 Infos, 188 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 3554.430 ; gain = 2115.184 ; free physical = 411164 ; free virtual = 452100
INFO: [Common 17-1381] The checkpoint '/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.runs/cmac_gty_full_synth_1/cmac_gty_full.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP cmac_gty_full, cache-ID = da7550c5801b97dd
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.runs/cmac_gty_full_synth_1/cmac_gty_full.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file cmac_gty_full_utilization_synth.rpt -pb cmac_gty_full_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jul 12 20:23:27 2023...
