verilog work "C:/Users/User/Desktop/Structures/MHP/TestCircuit/TestCircuit/work/planAhead/TestCircuit/TestCircuit.srcs/sources_1/imports/verilog/seven_seg_5.v"
verilog work "C:/Users/User/Desktop/Structures/MHP/TestCircuit/TestCircuit/work/planAhead/TestCircuit/TestCircuit.srcs/sources_1/imports/verilog/decoder_6.v"
verilog work "C:/Users/User/Desktop/Structures/MHP/TestCircuit/TestCircuit/work/planAhead/TestCircuit/TestCircuit.srcs/sources_1/imports/verilog/counter_4.v"
verilog work "C:/Users/User/Desktop/Structures/MHP/TestCircuit/TestCircuit/work/planAhead/TestCircuit/TestCircuit.srcs/sources_1/imports/verilog/testcase_3.v"
verilog work "C:/Users/User/Desktop/Structures/MHP/TestCircuit/TestCircuit/work/planAhead/TestCircuit/TestCircuit.srcs/sources_1/imports/verilog/reset_conditioner_1.v"
verilog work "C:/Users/User/Desktop/Structures/MHP/TestCircuit/TestCircuit/work/planAhead/TestCircuit/TestCircuit.srcs/sources_1/imports/verilog/multi_seven_seg_2.v"
verilog work "C:/Users/User/Desktop/Structures/MHP/TestCircuit/TestCircuit/work/planAhead/TestCircuit/TestCircuit.srcs/sources_1/imports/verilog/mojo_top_0.v"
