#-----------------------------------------------------------
# Vivado v2016.3_sdx (64-bit)
# SW Build 1721784 on Tue Nov 29 22:12:24 MST 2016
# IP Build 1720686 on Mon Nov 28 12:39:17 MST 2016
# Start of session at: Fri Dec 30 08:33:21 2016
# Process ID: 12029
# Current directory: /home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.runs/xcl_design_clkwiz_kernel_0_synth_1
# Command line: vivado -log xcl_design_clkwiz_kernel_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source xcl_design_clkwiz_kernel_0.tcl
# Log file: /home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.runs/xcl_design_clkwiz_kernel_0_synth_1/xcl_design_clkwiz_kernel_0.vds
# Journal file: /home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.runs/xcl_design_clkwiz_kernel_0_synth_1/vivado.jou
#-----------------------------------------------------------
Sourcing tcl script '/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/init.tcl'
16 Beta devices matching pattern found, 0 enabled.
Loaded SDSoC Platform Tcl Library
source xcl_design_clkwiz_kernel_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 1396.078 ; gain = 485.141 ; free physical = 5072 ; free virtual = 7856
INFO: [Synth 8-638] synthesizing module 'xcl_design_clkwiz_kernel_0' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_clkwiz_kernel_0/xcl_design_clkwiz_kernel_0.v:70]
INFO: [Synth 8-638] synthesizing module 'xcl_design_clkwiz_kernel_0_axi_clk_config' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_clkwiz_kernel_0/xcl_design_clkwiz_kernel_0_axi_clk_config.vhd:177]
INFO: [Synth 8-638] synthesizing module 'xcl_design_clkwiz_kernel_0_axi_lite_ipif' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_clkwiz_kernel_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/xcl_design_clkwiz_kernel_0_axi_lite_ipif.vhd:245]
INFO: [Synth 8-638] synthesizing module 'xcl_design_clkwiz_kernel_0_slave_attachment' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_clkwiz_kernel_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/xcl_design_clkwiz_kernel_0_slave_attachment.vhd:236]
INFO: [Synth 8-638] synthesizing module 'xcl_design_clkwiz_kernel_0_address_decoder' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_clkwiz_kernel_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/xcl_design_clkwiz_kernel_0_address_decoder.vhd:186]
INFO: [Synth 8-638] synthesizing module 'xcl_design_clkwiz_kernel_0_pselect_f' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_clkwiz_kernel_0/proc_common_v3_00_a/hdl/src/vhdl/xcl_design_clkwiz_kernel_0_pselect_f.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_clkwiz_kernel_0_pselect_f' (1#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_clkwiz_kernel_0/proc_common_v3_00_a/hdl/src/vhdl/xcl_design_clkwiz_kernel_0_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'xcl_design_clkwiz_kernel_0_pselect_f__parameterized0' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_clkwiz_kernel_0/proc_common_v3_00_a/hdl/src/vhdl/xcl_design_clkwiz_kernel_0_pselect_f.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_clkwiz_kernel_0_pselect_f__parameterized0' (1#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_clkwiz_kernel_0/proc_common_v3_00_a/hdl/src/vhdl/xcl_design_clkwiz_kernel_0_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'xcl_design_clkwiz_kernel_0_pselect_f__parameterized1' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_clkwiz_kernel_0/proc_common_v3_00_a/hdl/src/vhdl/xcl_design_clkwiz_kernel_0_pselect_f.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_clkwiz_kernel_0_pselect_f__parameterized1' (1#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_clkwiz_kernel_0/proc_common_v3_00_a/hdl/src/vhdl/xcl_design_clkwiz_kernel_0_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'xcl_design_clkwiz_kernel_0_pselect_f__parameterized2' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_clkwiz_kernel_0/proc_common_v3_00_a/hdl/src/vhdl/xcl_design_clkwiz_kernel_0_pselect_f.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_clkwiz_kernel_0_pselect_f__parameterized2' (1#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_clkwiz_kernel_0/proc_common_v3_00_a/hdl/src/vhdl/xcl_design_clkwiz_kernel_0_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'xcl_design_clkwiz_kernel_0_pselect_f__parameterized3' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_clkwiz_kernel_0/proc_common_v3_00_a/hdl/src/vhdl/xcl_design_clkwiz_kernel_0_pselect_f.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_clkwiz_kernel_0_pselect_f__parameterized3' (1#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_clkwiz_kernel_0/proc_common_v3_00_a/hdl/src/vhdl/xcl_design_clkwiz_kernel_0_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'xcl_design_clkwiz_kernel_0_pselect_f__parameterized4' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_clkwiz_kernel_0/proc_common_v3_00_a/hdl/src/vhdl/xcl_design_clkwiz_kernel_0_pselect_f.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_clkwiz_kernel_0_pselect_f__parameterized4' (1#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_clkwiz_kernel_0/proc_common_v3_00_a/hdl/src/vhdl/xcl_design_clkwiz_kernel_0_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'xcl_design_clkwiz_kernel_0_pselect_f__parameterized5' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_clkwiz_kernel_0/proc_common_v3_00_a/hdl/src/vhdl/xcl_design_clkwiz_kernel_0_pselect_f.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_clkwiz_kernel_0_pselect_f__parameterized5' (1#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_clkwiz_kernel_0/proc_common_v3_00_a/hdl/src/vhdl/xcl_design_clkwiz_kernel_0_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'xcl_design_clkwiz_kernel_0_pselect_f__parameterized6' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_clkwiz_kernel_0/proc_common_v3_00_a/hdl/src/vhdl/xcl_design_clkwiz_kernel_0_pselect_f.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_clkwiz_kernel_0_pselect_f__parameterized6' (1#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_clkwiz_kernel_0/proc_common_v3_00_a/hdl/src/vhdl/xcl_design_clkwiz_kernel_0_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'xcl_design_clkwiz_kernel_0_pselect_f__parameterized7' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_clkwiz_kernel_0/proc_common_v3_00_a/hdl/src/vhdl/xcl_design_clkwiz_kernel_0_pselect_f.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_clkwiz_kernel_0_pselect_f__parameterized7' (1#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_clkwiz_kernel_0/proc_common_v3_00_a/hdl/src/vhdl/xcl_design_clkwiz_kernel_0_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'xcl_design_clkwiz_kernel_0_pselect_f__parameterized8' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_clkwiz_kernel_0/proc_common_v3_00_a/hdl/src/vhdl/xcl_design_clkwiz_kernel_0_pselect_f.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_clkwiz_kernel_0_pselect_f__parameterized8' (1#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_clkwiz_kernel_0/proc_common_v3_00_a/hdl/src/vhdl/xcl_design_clkwiz_kernel_0_pselect_f.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_clkwiz_kernel_0_address_decoder' (2#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_clkwiz_kernel_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/xcl_design_clkwiz_kernel_0_address_decoder.vhd:186]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_clkwiz_kernel_0_slave_attachment' (3#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_clkwiz_kernel_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/xcl_design_clkwiz_kernel_0_slave_attachment.vhd:236]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_clkwiz_kernel_0_axi_lite_ipif' (4#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_clkwiz_kernel_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/xcl_design_clkwiz_kernel_0_axi_lite_ipif.vhd:245]
INFO: [Synth 8-638] synthesizing module 'xcl_design_clkwiz_kernel_0_clk_wiz_drp' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_clkwiz_kernel_0/xcl_design_clkwiz_kernel_0_clk_wiz_drp.vhd:153]
INFO: [Synth 8-638] synthesizing module 'xcl_design_clkwiz_kernel_0_clk_wiz' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_clkwiz_kernel_0/xcl_design_clkwiz_kernel_0_clk_wiz.v:68]
INFO: [Synth 8-638] synthesizing module 'IBUF' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:14146]
INFO: [Synth 8-256] done synthesizing module 'IBUF' (5#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:14146]
INFO: [Synth 8-638] synthesizing module 'MMCME3_ADV' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:20605]
INFO: [Synth 8-256] done synthesizing module 'MMCME3_ADV' (6#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:20605]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (7#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_clkwiz_kernel_0_clk_wiz' (8#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_clkwiz_kernel_0/xcl_design_clkwiz_kernel_0_clk_wiz.v:68]
INFO: [Synth 8-638] synthesizing module 'xcl_design_clkwiz_kernel_0_mmcm_drp' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_clkwiz_kernel_0/xcl_design_clkwiz_kernel_0_mmcm_pll_drp.v:47]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_clkwiz_kernel_0_mmcm_drp' (9#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_clkwiz_kernel_0/xcl_design_clkwiz_kernel_0_mmcm_pll_drp.v:47]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_clkwiz_kernel_0_clk_wiz_drp' (10#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_clkwiz_kernel_0/xcl_design_clkwiz_kernel_0_clk_wiz_drp.vhd:153]
INFO: [Synth 8-638] synthesizing module 'xcl_design_clkwiz_kernel_0_soft_reset' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_clkwiz_kernel_0/proc_common_v3_00_a/hdl/src/vhdl/xcl_design_clkwiz_kernel_0_soft_reset.vhd:142]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_clkwiz_kernel_0_soft_reset' (11#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_clkwiz_kernel_0/proc_common_v3_00_a/hdl/src/vhdl/xcl_design_clkwiz_kernel_0_soft_reset.vhd:142]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_clkwiz_kernel_0_axi_clk_config' (12#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_clkwiz_kernel_0/xcl_design_clkwiz_kernel_0_axi_clk_config.vhd:177]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_clkwiz_kernel_0' (13#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_clkwiz_kernel_0/xcl_design_clkwiz_kernel_0.v:70]
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 1449.555 ; gain = 538.617 ; free physical = 5009 ; free virtual = 7798
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 1449.555 ; gain = 538.617 ; free physical = 5008 ; free virtual = 7799
INFO: [Device 21-403] Loading part xcku060-ffva1156-2-e
Constraint Validation Runtime : Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1999.004 ; gain = 0.000 ; free physical = 4526 ; free virtual = 7355
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 1999.004 ; gain = 1088.066 ; free physical = 4502 ; free virtual = 7343
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 1999.004 ; gain = 1088.066 ; free physical = 4502 ; free virtual = 7343
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 1999.004 ; gain = 1088.066 ; free physical = 4500 ; free virtual = 7342
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 1999.004 ; gain = 1088.066 ; free physical = 4469 ; free virtual = 7326
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:53 ; elapsed = 00:01:02 . Memory (MB): peak = 1999.004 ; gain = 1088.066 ; free physical = 4383 ; free virtual = 7286
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------------------------------------+------------+---------------+----------------+
|Module Name                               | RTL Object | Depth x Width | Implemented As | 
+------------------------------------------+------------+---------------+----------------+
|xcl_design_clkwiz_kernel_0_mmcm_drp       | ram        | 2x39          | LUT            | 
|xcl_design_clkwiz_kernel_0_mmcm_drp       | ram        | 2x39          | LUT            | 
|xcl_design_clkwiz_kernel_0_mmcm_drp       | ram        | 2x39          | LUT            | 
|xcl_design_clkwiz_kernel_0_mmcm_drp       | ram        | 2x39          | LUT            | 
|xcl_design_clkwiz_kernel_0_axi_clk_config | ram        | 2x39          | LUT            | 
|xcl_design_clkwiz_kernel_0_axi_clk_config | ram        | 2x39          | LUT            | 
|xcl_design_clkwiz_kernel_0_axi_clk_config | ram        | 2x39          | LUT            | 
|xcl_design_clkwiz_kernel_0_axi_clk_config | ram        | 2x39          | LUT            | 
+------------------------------------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:02 ; elapsed = 00:01:11 . Memory (MB): peak = 2183.102 ; gain = 1272.164 ; free physical = 4162 ; free virtual = 7066
Finished Timing Optimization : Time (s): cpu = 00:01:04 ; elapsed = 00:01:13 . Memory (MB): peak = 2201.121 ; gain = 1290.184 ; free physical = 4140 ; free virtual = 7045
Finished Technology Mapping : Time (s): cpu = 00:01:06 ; elapsed = 00:01:15 . Memory (MB): peak = 2213.898 ; gain = 1302.961 ; free physical = 4129 ; free virtual = 7033
Finished IO Insertion : Time (s): cpu = 00:01:06 ; elapsed = 00:01:16 . Memory (MB): peak = 2213.902 ; gain = 1302.965 ; free physical = 4129 ; free virtual = 7033
Finished Renaming Generated Instances : Time (s): cpu = 00:01:06 ; elapsed = 00:01:16 . Memory (MB): peak = 2213.902 ; gain = 1302.965 ; free physical = 4129 ; free virtual = 7033
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:06 ; elapsed = 00:01:16 . Memory (MB): peak = 2213.902 ; gain = 1302.965 ; free physical = 4129 ; free virtual = 7033
Finished Renaming Generated Ports : Time (s): cpu = 00:01:06 ; elapsed = 00:01:16 . Memory (MB): peak = 2213.902 ; gain = 1302.965 ; free physical = 4129 ; free virtual = 7033
Finished Handling Custom Attributes : Time (s): cpu = 00:01:06 ; elapsed = 00:01:16 . Memory (MB): peak = 2213.902 ; gain = 1302.965 ; free physical = 4129 ; free virtual = 7033
Finished Renaming Generated Nets : Time (s): cpu = 00:01:06 ; elapsed = 00:01:16 . Memory (MB): peak = 2213.902 ; gain = 1302.965 ; free physical = 4129 ; free virtual = 7033

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     2|
|2     |CARRY8     |    10|
|3     |LUT1       |     5|
|4     |LUT2       |   120|
|5     |LUT3       |   126|
|6     |LUT4       |   166|
|7     |LUT5       |   181|
|8     |LUT6       |   727|
|9     |MMCME3_ADV |     1|
|10    |MUXF7      |   135|
|11    |FDRE       |  1425|
|12    |FDSE       |    57|
|13    |IBUF       |     1|
+------+-----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:06 ; elapsed = 00:01:16 . Memory (MB): peak = 2213.902 ; gain = 1302.965 ; free physical = 4129 ; free virtual = 7033
synth_design: Time (s): cpu = 00:01:05 ; elapsed = 00:01:11 . Memory (MB): peak = 2432.988 ; gain = 1114.910 ; free physical = 4014 ; free virtual = 6918
