INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/sources_1/new/MAC_array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module MAC_unit
INFO: [VRFC 10-311] analyzing module MAC_array
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/sources_1/new/MAC_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
WARNING: [VRFC 10-3609] overwriting previous definition of module 'register' [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/sources_1/new/MAC_unit.v:22]
INFO: [VRFC 10-311] analyzing module MAC_unit
WARNING: [VRFC 10-3609] overwriting previous definition of module 'MAC_unit' [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/sources_1/new/MAC_unit.v:47]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/sim_1/new/MAC_array_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC_array_tb
