# Control Implementation 

![image-20220828155334221](lecture13.assets/image-20220828155334221.png)



# Performance Analysis

![image-20220828172654243](lecture13.assets/image-20220828172654243.png)

![image-20220828194913697](lecture13.assets/image-20220828194913697.png)

**Instructions per Program**

Determined by Task, Algorithm, Programming language, Compiler, Instruction Set Architecture (ISA)

**(Average) Clock cycles per Instruction**

Determined by ISA, Processor implementation, Superscalar

**Time per Cycle**

Determined by Processor microarchitecture, Technology, Power budget

![image-20220828195446599](lecture13.assets/image-20220828195446599.png)

![image-20220828195615580](lecture13.assets/image-20220828195615580.png)

![image-20220828195637378](lecture13.assets/image-20220828195637378.png)



# Pipelined Execution

![image-20220828195856421](lecture13.assets/image-20220828195856421.png)



# Pipelined Datapath

![image-20220828200010246](lecture13.assets/image-20220828200010246.png)

![image-20220828200826393](lecture13.assets/image-20220828200826393.png)

![image-20220828200844153](lecture13.assets/image-20220828200844153.png)

 