TimeQuest Timing Analyzer report for S4PU-16
Tue Nov 20 15:23:04 2018
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'CLOCK_50'
 13. Slow Model Hold: 'CLOCK_50'
 14. Slow Model Recovery: 'CLOCK_50'
 15. Slow Model Removal: 'CLOCK_50'
 16. Slow Model Minimum Pulse Width: 'CLOCK_50'
 17. Slow Model Minimum Pulse Width: 'altera_reserved_tck'
 18. Setup Times
 19. Hold Times
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Fast Model Setup Summary
 23. Fast Model Hold Summary
 24. Fast Model Recovery Summary
 25. Fast Model Removal Summary
 26. Fast Model Minimum Pulse Width Summary
 27. Fast Model Setup: 'CLOCK_50'
 28. Fast Model Hold: 'CLOCK_50'
 29. Fast Model Recovery: 'CLOCK_50'
 30. Fast Model Removal: 'CLOCK_50'
 31. Fast Model Minimum Pulse Width: 'CLOCK_50'
 32. Fast Model Minimum Pulse Width: 'altera_reserved_tck'
 33. Setup Times
 34. Hold Times
 35. Clock to Output Times
 36. Minimum Clock to Output Times
 37. Multicorner Timing Analysis Summary
 38. Setup Times
 39. Hold Times
 40. Clock to Output Times
 41. Minimum Clock to Output Times
 42. Setup Transfers
 43. Hold Transfers
 44. Recovery Transfers
 45. Removal Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths
 49. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; S4PU-16                                                           ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------+
; SDC File List                                                                             ;
+-------------------------------------------------------+--------+--------------------------+
; SDC File Path                                         ; Status ; Read at                  ;
+-------------------------------------------------------+--------+--------------------------+
; S4PU-16.out.sdc                                       ; OK     ; Tue Nov 20 15:23:02 2018 ;
; qsys/synthesis/submodules/altera_reset_controller.sdc ; OK     ; Tue Nov 20 15:23:02 2018 ;
; qsys/synthesis/submodules/integration_nios2_cpu.sdc   ; OK     ; Tue Nov 20 15:23:02 2018 ;
+-------------------------------------------------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                   ;
+---------------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
; CLOCK_50            ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }            ;
+---------------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+-------------------------------------------------+
; Slow Model Fmax Summary                         ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 52.41 MHz ; 52.41 MHz       ; CLOCK_50   ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------+
; Slow Model Setup Summary         ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; CLOCK_50 ; 0.918 ; 0.000         ;
+----------+-------+---------------+


+----------------------------------+
; Slow Model Hold Summary          ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; CLOCK_50 ; 0.391 ; 0.000         ;
+----------+-------+---------------+


+-----------------------------------+
; Slow Model Recovery Summary       ;
+----------+--------+---------------+
; Clock    ; Slack  ; End Point TNS ;
+----------+--------+---------------+
; CLOCK_50 ; 14.592 ; 0.000         ;
+----------+--------+---------------+


+----------------------------------+
; Slow Model Removal Summary       ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; CLOCK_50 ; 2.009 ; 0.000         ;
+----------+-------+---------------+


+----------------------------------------------+
; Slow Model Minimum Pulse Width Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK_50            ; 6.933  ; 0.000         ;
; altera_reserved_tck ; 17.778 ; 0.000         ;
+---------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                      ; To Node                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.918 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a46~porta_we_reg                                      ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 19.060     ;
; 0.918 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a46~porta_we_reg                                      ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 19.060     ;
; 0.918 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a46~porta_address_reg0                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 19.060     ;
; 0.918 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a46~porta_address_reg1                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 19.060     ;
; 0.918 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a46~porta_address_reg2                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 19.060     ;
; 0.918 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a46~porta_address_reg3                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 19.060     ;
; 0.918 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a46~porta_address_reg4                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 19.060     ;
; 0.918 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a46~porta_address_reg5                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 19.060     ;
; 0.918 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a46~porta_address_reg6                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 19.060     ;
; 0.918 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a46~porta_address_reg7                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 19.060     ;
; 0.918 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a46~porta_address_reg8                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 19.060     ;
; 0.918 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a46~porta_address_reg9                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 19.060     ;
; 0.918 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a46~porta_address_reg10                               ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 19.060     ;
; 0.918 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a46~porta_address_reg11                               ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 19.060     ;
; 0.918 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a46~porta_address_reg0                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 19.060     ;
; 0.918 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a46~porta_address_reg1                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 19.060     ;
; 0.918 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a46~porta_address_reg2                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 19.060     ;
; 0.918 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a46~porta_address_reg3                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 19.060     ;
; 0.918 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a46~porta_address_reg4                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 19.060     ;
; 0.918 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a46~porta_address_reg5                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 19.060     ;
; 0.918 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a46~porta_address_reg6                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 19.060     ;
; 0.918 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a46~porta_address_reg7                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 19.060     ;
; 0.918 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a46~porta_address_reg8                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 19.060     ;
; 0.918 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a46~porta_address_reg9                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 19.060     ;
; 0.918 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a46~porta_address_reg10                               ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 19.060     ;
; 0.918 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a46~porta_address_reg11                               ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 19.060     ;
; 0.989 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a32~porta_we_reg                                      ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 18.985     ;
; 0.989 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a32~porta_we_reg                                      ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 18.985     ;
; 0.989 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a32~porta_address_reg0                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 18.985     ;
; 0.989 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a32~porta_address_reg1                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 18.985     ;
; 0.989 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a32~porta_address_reg2                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 18.985     ;
; 0.989 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a32~porta_address_reg3                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 18.985     ;
; 0.989 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a32~porta_address_reg4                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 18.985     ;
; 0.989 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a32~porta_address_reg5                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 18.985     ;
; 0.989 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a32~porta_address_reg6                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 18.985     ;
; 0.989 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a32~porta_address_reg7                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 18.985     ;
; 0.989 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a32~porta_address_reg8                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 18.985     ;
; 0.989 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a32~porta_address_reg9                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 18.985     ;
; 0.989 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a32~porta_address_reg10                               ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 18.985     ;
; 0.989 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a32~porta_address_reg11                               ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 18.985     ;
; 0.989 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a32~porta_address_reg0                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 18.985     ;
; 0.989 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a32~porta_address_reg1                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 18.985     ;
; 0.989 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a32~porta_address_reg2                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 18.985     ;
; 0.989 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a32~porta_address_reg3                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 18.985     ;
; 0.989 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a32~porta_address_reg4                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 18.985     ;
; 0.989 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a32~porta_address_reg5                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 18.985     ;
; 0.989 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a32~porta_address_reg6                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 18.985     ;
; 0.989 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a32~porta_address_reg7                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 18.985     ;
; 0.989 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a32~porta_address_reg8                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 18.985     ;
; 0.989 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a32~porta_address_reg9                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 18.985     ;
; 0.989 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a32~porta_address_reg10                               ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 18.985     ;
; 0.989 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a32~porta_address_reg11                               ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 18.985     ;
; 1.038 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated|altsyncram_2s92:altsyncram1|ram_block3a5~porta_address_reg0  ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 18.919     ;
; 1.038 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated|altsyncram_2s92:altsyncram1|ram_block3a5~porta_address_reg0  ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 18.919     ;
; 1.038 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated|altsyncram_2s92:altsyncram1|ram_block3a5~porta_address_reg1  ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 18.919     ;
; 1.038 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated|altsyncram_2s92:altsyncram1|ram_block3a5~porta_address_reg2  ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 18.919     ;
; 1.038 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated|altsyncram_2s92:altsyncram1|ram_block3a5~porta_address_reg3  ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 18.919     ;
; 1.038 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated|altsyncram_2s92:altsyncram1|ram_block3a5~porta_address_reg4  ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 18.919     ;
; 1.038 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated|altsyncram_2s92:altsyncram1|ram_block3a5~porta_address_reg5  ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 18.919     ;
; 1.038 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated|altsyncram_2s92:altsyncram1|ram_block3a5~porta_address_reg6  ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 18.919     ;
; 1.038 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated|altsyncram_2s92:altsyncram1|ram_block3a5~porta_address_reg7  ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 18.919     ;
; 1.038 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated|altsyncram_2s92:altsyncram1|ram_block3a5~porta_address_reg8  ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 18.919     ;
; 1.038 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated|altsyncram_2s92:altsyncram1|ram_block3a5~porta_address_reg9  ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 18.919     ;
; 1.038 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated|altsyncram_2s92:altsyncram1|ram_block3a5~porta_address_reg10 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 18.919     ;
; 1.038 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated|altsyncram_2s92:altsyncram1|ram_block3a5~porta_address_reg11 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 18.919     ;
; 1.038 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated|altsyncram_2s92:altsyncram1|ram_block3a5~porta_address_reg1  ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 18.919     ;
; 1.038 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated|altsyncram_2s92:altsyncram1|ram_block3a5~porta_address_reg2  ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 18.919     ;
; 1.038 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated|altsyncram_2s92:altsyncram1|ram_block3a5~porta_address_reg3  ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 18.919     ;
; 1.038 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated|altsyncram_2s92:altsyncram1|ram_block3a5~porta_address_reg4  ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 18.919     ;
; 1.038 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated|altsyncram_2s92:altsyncram1|ram_block3a5~porta_address_reg5  ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 18.919     ;
; 1.038 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated|altsyncram_2s92:altsyncram1|ram_block3a5~porta_address_reg6  ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 18.919     ;
; 1.038 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated|altsyncram_2s92:altsyncram1|ram_block3a5~porta_address_reg7  ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 18.919     ;
; 1.038 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated|altsyncram_2s92:altsyncram1|ram_block3a5~porta_address_reg8  ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 18.919     ;
; 1.038 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated|altsyncram_2s92:altsyncram1|ram_block3a5~porta_address_reg9  ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 18.919     ;
; 1.038 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated|altsyncram_2s92:altsyncram1|ram_block3a5~porta_address_reg10 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 18.919     ;
; 1.038 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated|altsyncram_2s92:altsyncram1|ram_block3a5~porta_address_reg11 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 18.919     ;
; 1.161 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a19~porta_we_reg                                      ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 18.795     ;
; 1.161 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a19~porta_we_reg                                      ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 18.795     ;
; 1.161 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a19~porta_address_reg0                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 18.795     ;
; 1.161 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a19~porta_address_reg1                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 18.795     ;
; 1.161 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a19~porta_address_reg2                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 18.795     ;
; 1.161 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a19~porta_address_reg3                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 18.795     ;
; 1.161 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a19~porta_address_reg4                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 18.795     ;
; 1.161 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a19~porta_address_reg5                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 18.795     ;
; 1.161 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a19~porta_address_reg6                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 18.795     ;
; 1.161 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a19~porta_address_reg7                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 18.795     ;
; 1.161 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a19~porta_address_reg8                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 18.795     ;
; 1.161 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a19~porta_address_reg9                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 18.795     ;
; 1.161 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a19~porta_address_reg10                               ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 18.795     ;
; 1.161 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a19~porta_address_reg11                               ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 18.795     ;
; 1.161 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a19~porta_address_reg0                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 18.795     ;
; 1.161 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a19~porta_address_reg1                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 18.795     ;
; 1.161 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a19~porta_address_reg2                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 18.795     ;
; 1.161 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a19~porta_address_reg3                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 18.795     ;
; 1.161 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a19~porta_address_reg4                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 18.795     ;
; 1.161 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a19~porta_address_reg5                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 18.795     ;
; 1.161 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a19~porta_address_reg6                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 18.795     ;
; 1.161 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a19~porta_address_reg7                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 18.795     ;
; 1.161 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a19~porta_address_reg8                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 18.795     ;
; 1.161 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a19~porta_address_reg9                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 18.795     ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                            ; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_ocimem:the_integration_nios2_cpu_nios2_ocimem|jtag_rd                                                                                                                                ; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_ocimem:the_integration_nios2_cpu_nios2_ocimem|jtag_rd                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_mem_nios2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                   ; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_mem_nios2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_mem_nios2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                    ; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_mem_nios2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                             ; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                              ; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|address_reg[1]                                                                                                                                                                                                                     ; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|address_reg[1]                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:PC_REG|curr_state[0]                                                                                                                                                                                                                          ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:PC_REG|curr_state[0]                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; integration:u0|integration_s4pu_cpu_avalon_slave_translator:s4pu_cpu_avalon_slave_translator|altera_merlin_slave_translator:s4pu_cpu_avalon_slave_translator|wait_latency_counter[1]                                                                                                                                                ; integration:u0|integration_s4pu_cpu_avalon_slave_translator:s4pu_cpu_avalon_slave_translator|altera_merlin_slave_translator:s4pu_cpu_avalon_slave_translator|wait_latency_counter[1]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; integration:u0|integration_s4pu_cpu_avalon_slave_translator:s4pu_cpu_avalon_slave_translator|altera_merlin_slave_translator:s4pu_cpu_avalon_slave_translator|wait_latency_counter[0]                                                                                                                                                ; integration:u0|integration_s4pu_cpu_avalon_slave_translator:s4pu_cpu_avalon_slave_translator|altera_merlin_slave_translator:s4pu_cpu_avalon_slave_translator|wait_latency_counter[0]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_r:the_integration_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                   ; integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_r:the_integration_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_r:the_integration_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                        ; integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_r:the_integration_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_w:the_integration_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                        ; integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_w:the_integration_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_w:the_integration_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                   ; integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_w:the_integration_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; integration:u0|integration_jtag_uart:jtag_uart|r_val                                                                                                                                                                                                                                                                                ; integration:u0|integration_jtag_uart:jtag_uart|r_val                                                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; integration:u0|integration_jtag_uart:jtag_uart|alt_jtag_atlantic:integration_jtag_uart_alt_jtag_atlantic|r_ena1                                                                                                                                                                                                                     ; integration:u0|integration_jtag_uart:jtag_uart|alt_jtag_atlantic:integration_jtag_uart_alt_jtag_atlantic|r_ena1                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; integration:u0|integration_nios2_cpu:nios2_cpu|ic_fill_line[0]                                                                                                                                                                                                                                                                      ; integration:u0|integration_nios2_cpu:nios2_cpu|ic_fill_line[0]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][92]                            ; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][92]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_mem_nios2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][92]                                    ; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_mem_nios2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][92]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; integration:u0|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                                                                                                                                                                                                      ; integration:u0|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; integration:u0|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                                                                                                                                                                                          ; integration:u0|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; integration:u0|integration_nios2_cpu:nios2_cpu|ic_fill_ap_offset[0]                                                                                                                                                                                                                                                                 ; integration:u0|integration_nios2_cpu:nios2_cpu|ic_fill_ap_offset[0]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; integration:u0|integration_nios2_cpu:nios2_cpu|ic_fill_ap_offset[1]                                                                                                                                                                                                                                                                 ; integration:u0|integration_nios2_cpu:nios2_cpu|ic_fill_ap_offset[1]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; integration:u0|integration_pio_led_s1_translator:pio_led_s1_translator|altera_merlin_slave_translator:pio_led_s1_translator|wait_latency_counter[0]                                                                                                                                                                                 ; integration:u0|integration_pio_led_s1_translator:pio_led_s1_translator|altera_merlin_slave_translator:pio_led_s1_translator|wait_latency_counter[0]                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; integration:u0|integration_pio_led_s1_translator:pio_led_s1_translator|altera_merlin_slave_translator:pio_led_s1_translator|wait_latency_counter[1]                                                                                                                                                                                 ; integration:u0|integration_pio_led_s1_translator:pio_led_s1_translator|altera_merlin_slave_translator:pio_led_s1_translator|wait_latency_counter[1]                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                            ; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                            ; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                              ; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|endofpacket_reg                                                                                                                                                                                                                    ; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|endofpacket_reg                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; integration:u0|integration_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[9]                                                                                                                                                                                                            ; integration:u0|integration_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[9]                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; integration:u0|integration_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[1]                                                                                                                                                                                                            ; integration:u0|integration_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[1]                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_oci_debug:the_integration_nios2_cpu_nios2_oci_debug|monitor_ready                                                                                                                    ; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_oci_debug:the_integration_nios2_cpu_nios2_oci_debug|monitor_ready                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; integration:u0|integration_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[0]                                                                                                                                                                                                            ; integration:u0|integration_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[0]                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; integration:u0|integration_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                                                                                                                                                                                            ; integration:u0|integration_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; integration:u0|integration_jtag_uart:jtag_uart|pause_irq                                                                                                                                                                                                                                                                            ; integration:u0|integration_jtag_uart:jtag_uart|pause_irq                                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][48]                                              ; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][48]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]                                              ; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1] ; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; integration:u0|integration_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[14]                                                                                                                                                                                                           ; integration:u0|integration_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[14]                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; integration:u0|integration_jtag_uart:jtag_uart|woverflow                                                                                                                                                                                                                                                                            ; integration:u0|integration_jtag_uart:jtag_uart|woverflow                                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; integration:u0|integration_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[6]                                                                                                                                                                                                            ; integration:u0|integration_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[6]                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; integration:u0|integration_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[13]                                                                                                                                                                                                           ; integration:u0|integration_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[13]                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; integration:u0|integration_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[5]                                                                                                                                                                                                            ; integration:u0|integration_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[5]                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                                                                                                           ; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                                                                                                            ; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; integration:u0|integration_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[7]                                                                                                                                                                                                            ; integration:u0|integration_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[7]                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; integration:u0|integration_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                                                                                                                                                                                           ; integration:u0|integration_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; integration:u0|integration_jtag_uart:jtag_uart|rvalid                                                                                                                                                                                                                                                                               ; integration:u0|integration_jtag_uart:jtag_uart|rvalid                                                                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; integration:u0|integration_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[12]                                                                                                                                                                                                           ; integration:u0|integration_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[12]                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; integration:u0|integration_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[4]                                                                                                                                                                                                            ; integration:u0|integration_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[4]                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                   ; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; integration:u0|integration_sysid_control_slave_translator:sysid_control_slave_translator|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                                                                                                                                                      ; integration:u0|integration_sysid_control_slave_translator:sysid_control_slave_translator|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; integration:u0|integration_sysid_control_slave_translator:sysid_control_slave_translator|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                                                                                                                      ; integration:u0|integration_sysid_control_slave_translator:sysid_control_slave_translator|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                   ; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; integration:u0|integration_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[10]                                                                                                                                                                                                           ; integration:u0|integration_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[10]                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; integration:u0|integration_jtag_uart:jtag_uart|ac                                                                                                                                                                                                                                                                                   ; integration:u0|integration_jtag_uart:jtag_uart|ac                                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; integration:u0|integration_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[2]                                                                                                                                                                                                            ; integration:u0|integration_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[2]                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; integration:u0|integration_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[11]                                                                                                                                                                                                           ; integration:u0|integration_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[11]                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_avalon_reg:the_integration_nios2_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                           ; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_avalon_reg:the_integration_nios2_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; integration:u0|integration_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[3]                                                                                                                                                                                                            ; integration:u0|integration_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[3]                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                           ; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; integration:u0|integration_nios2_cpu_data_master_translator:nios2_cpu_data_master_translator|altera_merlin_master_translator:nios2_cpu_data_master_translator|read_accepted                                                                                                                                                         ; integration:u0|integration_nios2_cpu_data_master_translator:nios2_cpu_data_master_translator|altera_merlin_master_translator:nios2_cpu_data_master_translator|read_accepted                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; integration:u0|integration_nios2_cpu:nios2_cpu|M_ienable_reg_irq0                                                                                                                                                                                                                                                                   ; integration:u0|integration_nios2_cpu:nios2_cpu|M_ienable_reg_irq0                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; integration:u0|integration_nios2_cpu:nios2_cpu|ic_fill_line[6]                                                                                                                                                                                                                                                                      ; integration:u0|integration_nios2_cpu:nios2_cpu|ic_fill_line[6]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]                            ; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_mem_nios2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]                                    ; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_mem_nios2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; integration:u0|integration_nios2_cpu:nios2_cpu|ic_fill_dp_offset[0]                                                                                                                                                                                                                                                                 ; integration:u0|integration_nios2_cpu:nios2_cpu|ic_fill_dp_offset[0]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; integration:u0|integration_nios2_cpu:nios2_cpu|ic_fill_dp_offset[1]                                                                                                                                                                                                                                                                 ; integration:u0|integration_nios2_cpu:nios2_cpu|ic_fill_dp_offset[1]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_oci_debug:the_integration_nios2_cpu_nios2_oci_debug|resetlatch                                                                                                                       ; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_oci_debug:the_integration_nios2_cpu_nios2_oci_debug|resetlatch                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_ocimem:the_integration_nios2_cpu_nios2_ocimem|jtag_ram_wr                                                                                                                            ; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_ocimem:the_integration_nios2_cpu_nios2_ocimem|jtag_ram_wr                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_oci_debug:the_integration_nios2_cpu_nios2_oci_debug|break_on_reset                                                                                                                   ; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_oci_debug:the_integration_nios2_cpu_nios2_oci_debug|break_on_reset                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_oci_debug:the_integration_nios2_cpu_nios2_oci_debug|jtag_break                                                                                                                       ; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_oci_debug:the_integration_nios2_cpu_nios2_oci_debug|jtag_break                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; integration:u0|integration_nios2_cpu:nios2_cpu|latched_oci_tb_hbreak_req                                                                                                                                                                                                                                                            ; integration:u0|integration_nios2_cpu:nios2_cpu|latched_oci_tb_hbreak_req                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; integration:u0|integration_nios2_cpu:nios2_cpu|M_shift_rot_stall                                                                                                                                                                                                                                                                    ; integration:u0|integration_nios2_cpu:nios2_cpu|M_shift_rot_stall                                                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; integration:u0|integration_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                           ; integration:u0|integration_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; integration:u0|integration_nios2_cpu:nios2_cpu|ic_fill_ap_cnt[0]                                                                                                                                                                                                                                                                    ; integration:u0|integration_nios2_cpu:nios2_cpu|ic_fill_ap_cnt[0]                                                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; integration:u0|integration_nios2_cpu:nios2_cpu|ic_fill_ap_cnt[1]                                                                                                                                                                                                                                                                    ; integration:u0|integration_nios2_cpu:nios2_cpu|ic_fill_ap_cnt[1]                                                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; integration:u0|integration_nios2_cpu:nios2_cpu|ic_fill_ap_cnt[2]                                                                                                                                                                                                                                                                    ; integration:u0|integration_nios2_cpu:nios2_cpu|ic_fill_ap_cnt[2]                                                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; integration:u0|integration_nios2_cpu:nios2_cpu|ic_fill_active                                                                                                                                                                                                                                                                       ; integration:u0|integration_nios2_cpu:nios2_cpu|ic_fill_active                                                                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; integration:u0|integration_nios2_cpu:nios2_cpu|i_read~reg0                                                                                                                                                                                                                                                                          ; integration:u0|integration_nios2_cpu:nios2_cpu|i_read~reg0                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|read                                                                                                                                                                                                             ; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|read                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_ocimem:the_integration_nios2_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                                                           ; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_ocimem:the_integration_nios2_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|write                                                                                                                                                                                                            ; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|write                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_oci_debug:the_integration_nios2_cpu_nios2_oci_debug|monitor_error                                                                                                                    ; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_oci_debug:the_integration_nios2_cpu_nios2_oci_debug|monitor_error                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                          ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; integration:u0|integration_nios2_cpu:nios2_cpu|M_pipe_flush                                                                                                                                                                                                                                                                         ; integration:u0|integration_nios2_cpu:nios2_cpu|M_pipe_flush                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; integration:u0|integration_nios2_cpu:nios2_cpu|ic_fill_valid_bits[7]                                                                                                                                                                                                                                                                ; integration:u0|integration_nios2_cpu:nios2_cpu|ic_fill_valid_bits[7]                                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; integration:u0|integration_nios2_cpu:nios2_cpu|ic_fill_valid_bits[6]                                                                                                                                                                                                                                                                ; integration:u0|integration_nios2_cpu:nios2_cpu|ic_fill_valid_bits[6]                                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; integration:u0|integration_nios2_cpu:nios2_cpu|ic_fill_valid_bits[5]                                                                                                                                                                                                                                                                ; integration:u0|integration_nios2_cpu:nios2_cpu|ic_fill_valid_bits[5]                                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; integration:u0|integration_nios2_cpu:nios2_cpu|ic_fill_valid_bits[4]                                                                                                                                                                                                                                                                ; integration:u0|integration_nios2_cpu:nios2_cpu|ic_fill_valid_bits[4]                                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; integration:u0|integration_nios2_cpu:nios2_cpu|ic_fill_valid_bits[3]                                                                                                                                                                                                                                                                ; integration:u0|integration_nios2_cpu:nios2_cpu|ic_fill_valid_bits[3]                                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; integration:u0|integration_nios2_cpu:nios2_cpu|ic_fill_valid_bits[2]                                                                                                                                                                                                                                                                ; integration:u0|integration_nios2_cpu:nios2_cpu|ic_fill_valid_bits[2]                                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; integration:u0|integration_nios2_cpu:nios2_cpu|ic_fill_valid_bits[1]                                                                                                                                                                                                                                                                ; integration:u0|integration_nios2_cpu:nios2_cpu|ic_fill_valid_bits[1]                                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; integration:u0|integration_nios2_cpu:nios2_cpu|ic_fill_valid_bits[0]                                                                                                                                                                                                                                                                ; integration:u0|integration_nios2_cpu:nios2_cpu|ic_fill_valid_bits[0]                                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; integration:u0|integration_nios2_cpu:nios2_cpu|ic_fill_prevent_refill                                                                                                                                                                                                                                                               ; integration:u0|integration_nios2_cpu:nios2_cpu|ic_fill_prevent_refill                                                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]                                             ; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                             ; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]                            ; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                            ; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]                                    ; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                       ;
+--------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.592 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE          ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 5.448      ;
; 14.592 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE          ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 5.448      ;
; 14.592 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE          ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 5.448      ;
; 14.592 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE          ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 5.448      ;
; 14.592 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE          ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 5.448      ;
; 14.592 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE          ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 5.448      ;
; 14.592 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE          ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 5.448      ;
; 14.592 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE          ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 5.448      ;
; 14.595 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_XOR          ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 5.433      ;
; 14.595 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_XOR          ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 5.433      ;
; 14.595 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_XOR          ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 5.433      ;
; 14.595 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_XOR          ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 5.433      ;
; 14.595 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_XOR          ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 5.433      ;
; 14.595 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_XOR          ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 5.433      ;
; 14.595 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_XOR          ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 5.433      ;
; 14.595 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_XOR          ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 5.433      ;
; 14.763 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE         ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 5.277      ;
; 14.763 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE         ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 5.277      ;
; 14.763 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE         ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 5.277      ;
; 14.763 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE         ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 5.277      ;
; 14.763 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE         ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 5.277      ;
; 14.763 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE         ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 5.277      ;
; 14.763 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE         ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 5.277      ;
; 14.763 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE         ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 5.277      ;
; 14.856 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_AND          ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 5.172      ;
; 14.856 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_AND          ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 5.172      ;
; 14.856 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_AND          ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 5.172      ;
; 14.856 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_AND          ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 5.172      ;
; 14.856 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_AND          ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 5.172      ;
; 14.856 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_AND          ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 5.172      ;
; 14.856 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_AND          ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 5.172      ;
; 14.856 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_AND          ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 5.172      ;
; 14.934 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_SUB          ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 5.099      ;
; 14.934 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_SUB          ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 5.099      ;
; 14.934 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_SUB          ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 5.099      ;
; 14.934 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_SUB          ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 5.099      ;
; 14.934 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_SUB          ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 5.099      ;
; 14.934 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_SUB          ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 5.099      ;
; 14.934 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_SUB          ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 5.099      ;
; 14.934 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_SUB          ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 5.099      ;
; 15.005 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|E_ctrl_exception                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 5.034      ;
; 15.005 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|M_alu_result[0]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 5.034      ;
; 15.005 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|E_ctrl_cmp                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 5.034      ;
; 15.005 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|E_ctrl_br_cond                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 5.034      ;
; 15.005 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|E_ctrl_flush_pipe_always                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 5.034      ;
; 15.022 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|M_alu_result[8]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.011      ; 5.025      ;
; 15.022 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|M_alu_result[7]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.011      ; 5.025      ;
; 15.022 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|M_alu_result[6]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.011      ; 5.025      ;
; 15.022 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|M_alu_result[4]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.011      ; 5.025      ;
; 15.022 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|M_alu_result[3]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.011      ; 5.025      ;
; 15.027 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|M_alu_result[12]                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 5.022      ;
; 15.027 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|M_alu_result[9]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 5.022      ;
; 15.027 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|M_alu_result[11]                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 5.022      ;
; 15.027 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|M_alu_result[10]                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 5.022      ;
; 15.028 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|d_readdata_d1[15]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 5.015      ;
; 15.028 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|d_readdata_d1[4]                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 5.015      ;
; 15.028 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|i_readdata_d1[4]                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 5.015      ;
; 15.028 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|i_readdata_d1[2]                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 5.015      ;
; 15.028 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|i_readdata_d1[15]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 5.015      ;
; 15.028 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|i_readdata_d1[11]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 5.015      ;
; 15.031 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|d_readdata_d1[17]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 5.015      ;
; 15.031 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|d_readdata_d1[1]                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 5.015      ;
; 15.031 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|i_readdata_d1[17]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 5.015      ;
; 15.031 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|i_readdata_d1[1]                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 5.015      ;
; 15.032 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|d_readdata_d1[9]                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 5.014      ;
; 15.032 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|d_readdata_d1[7]                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 5.014      ;
; 15.032 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|i_readdata_d1[7]                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 5.014      ;
; 15.032 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|i_readdata_d1[9]                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 5.014      ;
; 15.033 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|D_ic_fill_starting_d1                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.016      ; 5.019      ;
; 15.033 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|ic_fill_dp_offset[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.016      ; 5.019      ;
; 15.033 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|ic_fill_dp_offset[1]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.016      ; 5.019      ;
; 15.033 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|ic_fill_dp_offset[2]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.016      ; 5.019      ;
; 15.035 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|D_iw[3]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 5.014      ;
; 15.035 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|D_iw[4]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 5.014      ;
; 15.035 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|E_iw[4]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 5.014      ;
; 15.035 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|E_iw[3]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 5.014      ;
; 15.035 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|M_alu_result[5]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 5.014      ;
; 15.035 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|M_alu_result[2]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 5.014      ;
; 15.035 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|M_alu_result[13]                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 5.014      ;
; 15.035 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|E_iw[5]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 5.014      ;
; 15.037 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|d_readdata_d1[19]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 5.005      ;
; 15.037 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|d_readdata_d1[22]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 5.005      ;
; 15.037 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|d_readdata_d1[21]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 5.004      ;
; 15.037 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|d_readdata_d1[18]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 5.004      ;
; 15.037 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|i_readdata_d1[18]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 5.004      ;
; 15.037 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|i_readdata_d1[21]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 5.004      ;
; 15.037 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|i_readdata_d1[19]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 5.005      ;
; 15.037 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|i_readdata_d1[22]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 5.005      ;
; 15.039 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|M_st_data[5]                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 5.010      ;
; 15.039 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|M_st_data[6]                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 5.010      ;
; 15.040 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|d_readdata_d1[26]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.011      ; 5.007      ;
; 15.040 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|d_readdata_d1[29]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.011      ; 5.007      ;
; 15.040 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|d_readdata_d1[31]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.011      ; 5.007      ;
; 15.040 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|i_readdata_d1[31]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.011      ; 5.007      ;
; 15.040 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|i_readdata_d1[29]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.011      ; 5.007      ;
; 15.040 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|i_readdata_d1[26]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.011      ; 5.007      ;
; 15.043 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_ADD          ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 4.994      ;
; 15.043 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_ADD          ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 4.994      ;
; 15.043 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_ADD          ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 4.994      ;
; 15.043 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_ADD          ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 4.994      ;
+--------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.009 ; integration:u0|integration_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_sysid_control_slave_translator:sysid_control_slave_translator|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[27]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.019      ; 2.294      ;
; 2.009 ; integration:u0|integration_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_sysid_control_slave_translator:sysid_control_slave_translator|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[20]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.019      ; 2.294      ;
; 2.252 ; integration:u0|integration_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_sysid_control_slave_translator:sysid_control_slave_translator|altera_merlin_slave_translator:sysid_control_slave_translator|waitrequest_reset_override                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.014      ; 2.532      ;
; 2.252 ; integration:u0|integration_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.014      ; 2.532      ;
; 2.252 ; integration:u0|integration_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_sysid_control_slave_translator:sysid_control_slave_translator|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.014      ; 2.532      ;
; 2.252 ; integration:u0|integration_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_sysid_control_slave_translator:sysid_control_slave_translator|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.014      ; 2.532      ;
; 2.252 ; integration:u0|integration_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.014      ; 2.532      ;
; 2.252 ; integration:u0|integration_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_sysid_control_slave_translator:sysid_control_slave_translator|altera_merlin_slave_translator:sysid_control_slave_translator|read_latency_shift_reg[0]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.014      ; 2.532      ;
; 2.252 ; integration:u0|integration_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.014      ; 2.532      ;
; 2.252 ; integration:u0|integration_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.014      ; 2.532      ;
; 2.785 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0                                                                                               ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[0]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 3.040      ;
; 2.785 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0                                                                                               ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[1]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 3.040      ;
; 2.785 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0                                                                                               ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[2]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 3.040      ;
; 2.785 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0                                                                                               ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[3]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 3.040      ;
; 2.785 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0                                                                                               ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[4]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 3.040      ;
; 2.785 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0                                                                                               ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[5]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 3.040      ;
; 2.785 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0                                                                                               ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[6]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 3.040      ;
; 2.785 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0                                                                                               ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[7]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 3.040      ;
; 2.833 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DUP                                                                                                  ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 3.091      ;
; 2.833 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DUP                                                                                                  ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 3.091      ;
; 2.833 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DUP                                                                                                  ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 3.091      ;
; 2.833 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DUP                                                                                                  ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 3.091      ;
; 2.833 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DUP                                                                                                  ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 3.091      ;
; 2.833 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DUP                                                                                                  ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 3.091      ;
; 2.833 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DUP                                                                                                  ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 3.091      ;
; 2.833 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DUP                                                                                                  ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 3.091      ;
; 3.082 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R                                                                                                 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[0]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 3.337      ;
; 3.082 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R                                                                                                 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[1]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 3.337      ;
; 3.082 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R                                                                                                 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[2]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 3.337      ;
; 3.082 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R                                                                                                 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[3]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 3.337      ;
; 3.082 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R                                                                                                 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[4]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 3.337      ;
; 3.082 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R                                                                                                 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[5]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 3.337      ;
; 3.082 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R                                                                                                 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[6]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 3.337      ;
; 3.082 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R                                                                                                 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[7]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 3.337      ;
; 3.557 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; integration:u0|integration_cmd_xbar_mux:cmd_xbar_mux|packet_in_progress                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.004      ; 3.827      ;
; 3.557 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; integration:u0|integration_cmd_xbar_mux:cmd_xbar_mux_001|packet_in_progress                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 3.825      ;
; 3.557 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.014      ; 3.837      ;
; 3.557 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.014      ; 3.837      ;
; 3.557 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.014      ; 3.837      ;
; 3.557 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; integration:u0|integration_nios2_cpu_jtag_debug_module_translator:nios2_cpu_jtag_debug_module_translator|altera_merlin_slave_translator:nios2_cpu_jtag_debug_module_translator|av_readdata_pre[24]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 3.822      ;
; 3.557 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; integration:u0|integration_s4pu_cpu_avalon_slave_translator:s4pu_cpu_avalon_slave_translator|altera_merlin_slave_translator:s4pu_cpu_avalon_slave_translator|read_latency_shift_reg[0]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 3.826      ;
; 3.557 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 3.826      ;
; 3.557 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 3.826      ;
; 3.557 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; integration:u0|integration_nios2_cpu_jtag_debug_module_translator:nios2_cpu_jtag_debug_module_translator|altera_merlin_slave_translator:nios2_cpu_jtag_debug_module_translator|av_readdata_pre[25]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 3.822      ;
; 3.557 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[2]                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 3.822      ;
; 3.557 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[7]                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 3.822      ;
; 3.557 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[11]                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 3.821      ;
; 3.557 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[1]                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 3.821      ;
; 3.557 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[13]                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 3.822      ;
; 3.557 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; integration:u0|integration_s4pu_cpu_avalon_slave_translator:s4pu_cpu_avalon_slave_translator|altera_merlin_slave_translator:s4pu_cpu_avalon_slave_translator|wait_latency_counter[1]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 3.826      ;
; 3.557 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; integration:u0|integration_s4pu_cpu_avalon_slave_translator:s4pu_cpu_avalon_slave_translator|altera_merlin_slave_translator:s4pu_cpu_avalon_slave_translator|wait_latency_counter[0]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 3.826      ;
; 3.557 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[14]                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 3.822      ;
; 3.557 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; integration:u0|integration_nios2_cpu_jtag_debug_module_translator:nios2_cpu_jtag_debug_module_translator|altera_merlin_slave_translator:nios2_cpu_jtag_debug_module_translator|av_readdata_pre[27]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 3.821      ;
; 3.557 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[10]                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 3.821      ;
; 3.557 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; integration:u0|integration_jtag_uart:jtag_uart|read_0                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.007      ; 3.830      ;
; 3.557 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_r:the_integration_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 3.828      ;
; 3.557 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_r:the_integration_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[1]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 3.828      ;
; 3.557 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_r:the_integration_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[2]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 3.828      ;
; 3.557 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_r:the_integration_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[4]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 3.828      ;
; 3.557 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_r:the_integration_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[5]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 3.828      ;
; 3.557 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_r:the_integration_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 3.828      ;
; 3.557 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_r:the_integration_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 3.828      ;
; 3.557 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; integration:u0|integration_jtag_uart:jtag_uart|t_dav                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 3.826      ;
; 3.557 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_r:the_integration_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[3]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 3.828      ;
; 3.557 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; integration:u0|integration_jtag_uart:jtag_uart|fifo_wr                                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.007      ; 3.830      ;
; 3.557 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_w:the_integration_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[1]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.007      ; 3.830      ;
; 3.557 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_w:the_integration_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[2]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.007      ; 3.830      ;
; 3.557 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_w:the_integration_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[3]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.007      ; 3.830      ;
; 3.557 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_w:the_integration_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[4]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.007      ; 3.830      ;
; 3.557 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_w:the_integration_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[5]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.007      ; 3.830      ;
; 3.557 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; integration:u0|integration_jtag_uart:jtag_uart|alt_jtag_atlantic:integration_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.016      ; 3.839      ;
; 3.557 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; integration:u0|integration_jtag_uart:jtag_uart|alt_jtag_atlantic:integration_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.016      ; 3.839      ;
; 3.557 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; integration:u0|integration_jtag_uart:jtag_uart|alt_jtag_atlantic:integration_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.016      ; 3.839      ;
; 3.557 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_w:the_integration_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.007      ; 3.830      ;
; 3.557 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; integration:u0|integration_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.007      ; 3.830      ;
; 3.557 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; integration:u0|altera_merlin_traffic_limiter:limiter|last_dest_id[0]                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.004      ; 3.827      ;
; 3.557 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][92]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.014      ; 3.837      ;
; 3.557 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.014      ; 3.837      ;
; 3.557 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; integration:u0|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.004      ; 3.827      ;
; 3.557 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; integration:u0|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.004      ; 3.827      ;
; 3.557 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; integration:u0|altera_merlin_traffic_limiter:limiter|last_dest_id[1]                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.004      ; 3.827      ;
; 3.557 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[3]                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 3.821      ;
; 3.557 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; integration:u0|integration_s4pu_cpu_avalon_slave_translator:s4pu_cpu_avalon_slave_translator|altera_merlin_slave_translator:s4pu_cpu_avalon_slave_translator|av_readdata_pre[3]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 3.822      ;
; 3.557 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; integration:u0|integration_nios2_cpu_jtag_debug_module_translator:nios2_cpu_jtag_debug_module_translator|altera_merlin_slave_translator:nios2_cpu_jtag_debug_module_translator|av_readdata_pre[23]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 3.821      ;
; 3.557 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; integration:u0|integration_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.007      ; 3.830      ;
; 3.557 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; integration:u0|integration_s4pu_cpu_avalon_slave_translator:s4pu_cpu_avalon_slave_translator|altera_merlin_slave_translator:s4pu_cpu_avalon_slave_translator|av_readdata_pre[4]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 3.822      ;
; 3.557 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; integration:u0|integration_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.007      ; 3.830      ;
; 3.557 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; integration:u0|integration_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.007      ; 3.830      ;
; 3.557 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; integration:u0|integration_s4pu_cpu_avalon_slave_translator:s4pu_cpu_avalon_slave_translator|altera_merlin_slave_translator:s4pu_cpu_avalon_slave_translator|av_readdata_pre[2]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 3.822      ;
; 3.557 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; integration:u0|integration_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.007      ; 3.830      ;
; 3.557 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; integration:u0|integration_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.007      ; 3.830      ;
; 3.557 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; integration:u0|integration_pio_led:pio_led|data_out[9]                                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.015      ; 3.838      ;
; 3.557 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; integration:u0|integration_pio_led:pio_led|data_out[1]                                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.015      ; 3.838      ;
; 3.557 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_r:the_integration_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[0]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.015      ; 3.838      ;
; 3.557 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_r:the_integration_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[1]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.015      ; 3.838      ;
; 3.557 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_r:the_integration_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[2]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.015      ; 3.838      ;
; 3.557 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_r:the_integration_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[3]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.015      ; 3.838      ;
; 3.557 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_r:the_integration_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[4]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.015      ; 3.838      ;
; 3.557 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_r:the_integration_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[5]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.015      ; 3.838      ;
; 3.557 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_r:the_integration_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr|safe_q[0]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.006      ; 3.829      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                          ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                           ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a0~porta_address_reg0   ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a0~porta_address_reg0   ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a0~porta_address_reg1   ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a0~porta_address_reg1   ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a0~porta_address_reg10  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a0~porta_address_reg10  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a0~porta_address_reg11  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a0~porta_address_reg11  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a0~porta_address_reg2   ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a0~porta_address_reg2   ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a0~porta_address_reg3   ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a0~porta_address_reg3   ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a0~porta_address_reg4   ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a0~porta_address_reg4   ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a0~porta_address_reg5   ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a0~porta_address_reg5   ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a0~porta_address_reg6   ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a0~porta_address_reg6   ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a0~porta_address_reg7   ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a0~porta_address_reg7   ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a0~porta_address_reg8   ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a0~porta_address_reg8   ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a0~porta_address_reg9   ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a0~porta_address_reg9   ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a0~porta_datain_reg0    ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a0~porta_datain_reg0    ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a0~porta_memory_reg0    ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a0~porta_memory_reg0    ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a0~porta_we_reg         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a0~porta_we_reg         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a0~portb_address_reg0   ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a0~portb_address_reg0   ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a0~portb_address_reg1   ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a0~portb_address_reg1   ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a0~portb_address_reg10  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a0~portb_address_reg10  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a0~portb_address_reg11  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a0~portb_address_reg11  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a0~portb_address_reg2   ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a0~portb_address_reg2   ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a0~portb_address_reg3   ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a0~portb_address_reg3   ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a0~portb_address_reg4   ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a0~portb_address_reg4   ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a0~portb_address_reg5   ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a0~portb_address_reg5   ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a0~portb_address_reg6   ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a0~portb_address_reg6   ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a0~portb_address_reg7   ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a0~portb_address_reg7   ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a0~portb_address_reg8   ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a0~portb_address_reg8   ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a0~portb_address_reg9   ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a0~portb_address_reg9   ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a0~portb_datain_reg0    ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a0~portb_datain_reg0    ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a0~portb_memory_reg0    ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a0~portb_memory_reg0    ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a0~portb_we_reg         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a0~portb_we_reg         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a10~porta_address_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a10~porta_address_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a10~porta_address_reg1  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a10~porta_address_reg1  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a10~porta_address_reg10 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a10~porta_address_reg10 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a10~porta_address_reg11 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a10~porta_address_reg11 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a10~porta_address_reg2  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a10~porta_address_reg2  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a10~porta_address_reg3  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a10~porta_address_reg3  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a10~porta_address_reg4  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a10~porta_address_reg4  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a10~porta_address_reg5  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a10~porta_address_reg5  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a10~porta_address_reg6  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a10~porta_address_reg6  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a10~porta_address_reg7  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a10~porta_address_reg7  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a10~porta_address_reg8  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a10~porta_address_reg8  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a10~porta_address_reg9  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a10~porta_address_reg9  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a10~porta_datain_reg0   ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a10~porta_datain_reg0   ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a10~porta_memory_reg0   ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a10~porta_memory_reg0   ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a10~porta_we_reg        ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a10~porta_we_reg        ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a10~portb_address_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a10~portb_address_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a10~portb_address_reg1  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a10~portb_address_reg1  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a10~portb_address_reg10 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a10~portb_address_reg10 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a10~portb_address_reg11 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a10~portb_address_reg11 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a10~portb_address_reg2  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a10~portb_address_reg2  ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 17.778 ; 20.000       ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SW[*]     ; CLOCK_50   ; 9.708 ; 9.708 ; Rise       ; CLOCK_50        ;
;  SW[17]   ; CLOCK_50   ; 9.708 ; 9.708 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; SW[*]     ; CLOCK_50   ; -5.532 ; -5.532 ; Rise       ; CLOCK_50        ;
;  SW[17]   ; CLOCK_50   ; -5.532 ; -5.532 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; LEDR[*]   ; CLOCK_50   ; 9.192 ; 9.192 ; Rise       ; CLOCK_50        ;
;  LEDR[0]  ; CLOCK_50   ; 7.823 ; 7.823 ; Rise       ; CLOCK_50        ;
;  LEDR[1]  ; CLOCK_50   ; 8.803 ; 8.803 ; Rise       ; CLOCK_50        ;
;  LEDR[2]  ; CLOCK_50   ; 8.548 ; 8.548 ; Rise       ; CLOCK_50        ;
;  LEDR[3]  ; CLOCK_50   ; 8.576 ; 8.576 ; Rise       ; CLOCK_50        ;
;  LEDR[4]  ; CLOCK_50   ; 8.822 ; 8.822 ; Rise       ; CLOCK_50        ;
;  LEDR[5]  ; CLOCK_50   ; 8.800 ; 8.800 ; Rise       ; CLOCK_50        ;
;  LEDR[6]  ; CLOCK_50   ; 8.618 ; 8.618 ; Rise       ; CLOCK_50        ;
;  LEDR[7]  ; CLOCK_50   ; 8.593 ; 8.593 ; Rise       ; CLOCK_50        ;
;  LEDR[8]  ; CLOCK_50   ; 8.157 ; 8.157 ; Rise       ; CLOCK_50        ;
;  LEDR[9]  ; CLOCK_50   ; 8.405 ; 8.405 ; Rise       ; CLOCK_50        ;
;  LEDR[10] ; CLOCK_50   ; 8.200 ; 8.200 ; Rise       ; CLOCK_50        ;
;  LEDR[11] ; CLOCK_50   ; 8.134 ; 8.134 ; Rise       ; CLOCK_50        ;
;  LEDR[12] ; CLOCK_50   ; 8.356 ; 8.356 ; Rise       ; CLOCK_50        ;
;  LEDR[13] ; CLOCK_50   ; 8.310 ; 8.310 ; Rise       ; CLOCK_50        ;
;  LEDR[14] ; CLOCK_50   ; 9.192 ; 9.192 ; Rise       ; CLOCK_50        ;
;  LEDR[15] ; CLOCK_50   ; 8.010 ; 8.010 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; LEDR[*]   ; CLOCK_50   ; 7.823 ; 7.823 ; Rise       ; CLOCK_50        ;
;  LEDR[0]  ; CLOCK_50   ; 7.823 ; 7.823 ; Rise       ; CLOCK_50        ;
;  LEDR[1]  ; CLOCK_50   ; 8.803 ; 8.803 ; Rise       ; CLOCK_50        ;
;  LEDR[2]  ; CLOCK_50   ; 8.548 ; 8.548 ; Rise       ; CLOCK_50        ;
;  LEDR[3]  ; CLOCK_50   ; 8.576 ; 8.576 ; Rise       ; CLOCK_50        ;
;  LEDR[4]  ; CLOCK_50   ; 8.822 ; 8.822 ; Rise       ; CLOCK_50        ;
;  LEDR[5]  ; CLOCK_50   ; 8.800 ; 8.800 ; Rise       ; CLOCK_50        ;
;  LEDR[6]  ; CLOCK_50   ; 8.618 ; 8.618 ; Rise       ; CLOCK_50        ;
;  LEDR[7]  ; CLOCK_50   ; 8.593 ; 8.593 ; Rise       ; CLOCK_50        ;
;  LEDR[8]  ; CLOCK_50   ; 8.157 ; 8.157 ; Rise       ; CLOCK_50        ;
;  LEDR[9]  ; CLOCK_50   ; 8.405 ; 8.405 ; Rise       ; CLOCK_50        ;
;  LEDR[10] ; CLOCK_50   ; 8.200 ; 8.200 ; Rise       ; CLOCK_50        ;
;  LEDR[11] ; CLOCK_50   ; 8.134 ; 8.134 ; Rise       ; CLOCK_50        ;
;  LEDR[12] ; CLOCK_50   ; 8.356 ; 8.356 ; Rise       ; CLOCK_50        ;
;  LEDR[13] ; CLOCK_50   ; 8.310 ; 8.310 ; Rise       ; CLOCK_50        ;
;  LEDR[14] ; CLOCK_50   ; 9.192 ; 9.192 ; Rise       ; CLOCK_50        ;
;  LEDR[15] ; CLOCK_50   ; 8.010 ; 8.010 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------+
; Fast Model Setup Summary          ;
+----------+--------+---------------+
; Clock    ; Slack  ; End Point TNS ;
+----------+--------+---------------+
; CLOCK_50 ; 10.886 ; 0.000         ;
+----------+--------+---------------+


+----------------------------------+
; Fast Model Hold Summary          ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; CLOCK_50 ; 0.215 ; 0.000         ;
+----------+-------+---------------+


+-----------------------------------+
; Fast Model Recovery Summary       ;
+----------+--------+---------------+
; Clock    ; Slack  ; End Point TNS ;
+----------+--------+---------------+
; CLOCK_50 ; 17.290 ; 0.000         ;
+----------+--------+---------------+


+----------------------------------+
; Fast Model Removal Summary       ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; CLOCK_50 ; 1.023 ; 0.000         ;
+----------+-------+---------------+


+----------------------------------------------+
; Fast Model Minimum Pulse Width Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK_50            ; 6.933  ; 0.000         ;
; altera_reserved_tck ; 17.778 ; 0.000         ;
+---------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                       ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                      ; To Node                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 10.886 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a46~porta_we_reg                                      ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 9.082      ;
; 10.886 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a46~porta_address_reg0                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 9.082      ;
; 10.886 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a46~porta_address_reg1                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 9.082      ;
; 10.886 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a46~porta_address_reg2                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 9.082      ;
; 10.886 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a46~porta_address_reg3                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 9.082      ;
; 10.886 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a46~porta_address_reg4                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 9.082      ;
; 10.886 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a46~porta_address_reg5                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 9.082      ;
; 10.886 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a46~porta_address_reg6                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 9.082      ;
; 10.886 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a46~porta_address_reg7                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 9.082      ;
; 10.886 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a46~porta_address_reg8                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 9.082      ;
; 10.886 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a46~porta_address_reg9                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 9.082      ;
; 10.886 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a46~porta_address_reg10                               ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 9.082      ;
; 10.886 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a46~porta_address_reg11                               ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 9.082      ;
; 10.887 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a46~porta_we_reg                                      ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 9.081      ;
; 10.887 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a46~porta_address_reg0                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 9.081      ;
; 10.887 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a46~porta_address_reg1                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 9.081      ;
; 10.887 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a46~porta_address_reg2                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 9.081      ;
; 10.887 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a46~porta_address_reg3                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 9.081      ;
; 10.887 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a46~porta_address_reg4                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 9.081      ;
; 10.887 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a46~porta_address_reg5                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 9.081      ;
; 10.887 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a46~porta_address_reg6                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 9.081      ;
; 10.887 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a46~porta_address_reg7                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 9.081      ;
; 10.887 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a46~porta_address_reg8                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 9.081      ;
; 10.887 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a46~porta_address_reg9                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 9.081      ;
; 10.887 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a46~porta_address_reg10                               ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 9.081      ;
; 10.887 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a46~porta_address_reg11                               ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 9.081      ;
; 10.903 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a32~porta_we_reg                                      ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 9.061      ;
; 10.903 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a32~porta_address_reg0                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 9.061      ;
; 10.903 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a32~porta_address_reg1                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 9.061      ;
; 10.903 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a32~porta_address_reg2                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 9.061      ;
; 10.903 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a32~porta_address_reg3                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 9.061      ;
; 10.903 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a32~porta_address_reg4                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 9.061      ;
; 10.903 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a32~porta_address_reg5                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 9.061      ;
; 10.903 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a32~porta_address_reg6                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 9.061      ;
; 10.903 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a32~porta_address_reg7                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 9.061      ;
; 10.903 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a32~porta_address_reg8                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 9.061      ;
; 10.903 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a32~porta_address_reg9                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 9.061      ;
; 10.903 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a32~porta_address_reg10                               ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 9.061      ;
; 10.903 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a32~porta_address_reg11                               ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 9.061      ;
; 10.904 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a32~porta_we_reg                                      ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 9.060      ;
; 10.904 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a32~porta_address_reg0                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 9.060      ;
; 10.904 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a32~porta_address_reg1                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 9.060      ;
; 10.904 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a32~porta_address_reg2                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 9.060      ;
; 10.904 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a32~porta_address_reg3                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 9.060      ;
; 10.904 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a32~porta_address_reg4                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 9.060      ;
; 10.904 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a32~porta_address_reg5                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 9.060      ;
; 10.904 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a32~porta_address_reg6                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 9.060      ;
; 10.904 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a32~porta_address_reg7                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 9.060      ;
; 10.904 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a32~porta_address_reg8                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 9.060      ;
; 10.904 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a32~porta_address_reg9                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 9.060      ;
; 10.904 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a32~porta_address_reg10                               ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 9.060      ;
; 10.904 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a32~porta_address_reg11                               ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 9.060      ;
; 10.978 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated|altsyncram_2s92:altsyncram1|ram_block3a5~porta_address_reg0  ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 8.971      ;
; 10.978 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated|altsyncram_2s92:altsyncram1|ram_block3a5~porta_address_reg1  ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 8.971      ;
; 10.978 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated|altsyncram_2s92:altsyncram1|ram_block3a5~porta_address_reg2  ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 8.971      ;
; 10.978 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated|altsyncram_2s92:altsyncram1|ram_block3a5~porta_address_reg3  ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 8.971      ;
; 10.978 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated|altsyncram_2s92:altsyncram1|ram_block3a5~porta_address_reg4  ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 8.971      ;
; 10.978 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated|altsyncram_2s92:altsyncram1|ram_block3a5~porta_address_reg5  ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 8.971      ;
; 10.978 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated|altsyncram_2s92:altsyncram1|ram_block3a5~porta_address_reg6  ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 8.971      ;
; 10.978 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated|altsyncram_2s92:altsyncram1|ram_block3a5~porta_address_reg7  ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 8.971      ;
; 10.978 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated|altsyncram_2s92:altsyncram1|ram_block3a5~porta_address_reg8  ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 8.971      ;
; 10.978 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated|altsyncram_2s92:altsyncram1|ram_block3a5~porta_address_reg9  ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 8.971      ;
; 10.978 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated|altsyncram_2s92:altsyncram1|ram_block3a5~porta_address_reg10 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 8.971      ;
; 10.978 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated|altsyncram_2s92:altsyncram1|ram_block3a5~porta_address_reg11 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 8.971      ;
; 10.979 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated|altsyncram_2s92:altsyncram1|ram_block3a5~porta_address_reg0  ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 8.970      ;
; 10.979 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated|altsyncram_2s92:altsyncram1|ram_block3a5~porta_address_reg1  ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 8.970      ;
; 10.979 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated|altsyncram_2s92:altsyncram1|ram_block3a5~porta_address_reg2  ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 8.970      ;
; 10.979 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated|altsyncram_2s92:altsyncram1|ram_block3a5~porta_address_reg3  ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 8.970      ;
; 10.979 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated|altsyncram_2s92:altsyncram1|ram_block3a5~porta_address_reg4  ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 8.970      ;
; 10.979 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated|altsyncram_2s92:altsyncram1|ram_block3a5~porta_address_reg5  ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 8.970      ;
; 10.979 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated|altsyncram_2s92:altsyncram1|ram_block3a5~porta_address_reg6  ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 8.970      ;
; 10.979 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated|altsyncram_2s92:altsyncram1|ram_block3a5~porta_address_reg7  ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 8.970      ;
; 10.979 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated|altsyncram_2s92:altsyncram1|ram_block3a5~porta_address_reg8  ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 8.970      ;
; 10.979 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated|altsyncram_2s92:altsyncram1|ram_block3a5~porta_address_reg9  ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 8.970      ;
; 10.979 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated|altsyncram_2s92:altsyncram1|ram_block3a5~porta_address_reg10 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 8.970      ;
; 10.979 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated|altsyncram_2s92:altsyncram1|ram_block3a5~porta_address_reg11 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 8.970      ;
; 10.988 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a19~porta_we_reg                                      ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 8.959      ;
; 10.988 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a19~porta_address_reg0                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 8.959      ;
; 10.988 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a19~porta_address_reg1                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 8.959      ;
; 10.988 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a19~porta_address_reg2                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 8.959      ;
; 10.988 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a19~porta_address_reg3                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 8.959      ;
; 10.988 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a19~porta_address_reg4                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 8.959      ;
; 10.988 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a19~porta_address_reg5                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 8.959      ;
; 10.988 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a19~porta_address_reg6                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 8.959      ;
; 10.988 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a19~porta_address_reg7                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 8.959      ;
; 10.988 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a19~porta_address_reg8                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 8.959      ;
; 10.988 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a19~porta_address_reg9                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 8.959      ;
; 10.988 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a19~porta_address_reg10                               ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 8.959      ;
; 10.988 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a19~porta_address_reg11                               ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 8.959      ;
; 10.989 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a19~porta_we_reg                                      ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 8.958      ;
; 10.989 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a19~porta_address_reg0                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 8.958      ;
; 10.989 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a19~porta_address_reg1                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 8.958      ;
; 10.989 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a19~porta_address_reg2                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 8.958      ;
; 10.989 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a19~porta_address_reg3                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 8.958      ;
; 10.989 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a19~porta_address_reg4                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 8.958      ;
; 10.989 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a19~porta_address_reg5                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 8.958      ;
; 10.989 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a19~porta_address_reg6                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 8.958      ;
; 10.989 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a19~porta_address_reg7                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 8.958      ;
; 10.989 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a19~porta_address_reg8                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 8.958      ;
; 10.989 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a19~porta_address_reg9                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 8.958      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                            ; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_ocimem:the_integration_nios2_cpu_nios2_ocimem|jtag_rd                                                                                                                                ; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_ocimem:the_integration_nios2_cpu_nios2_ocimem|jtag_rd                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_mem_nios2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                   ; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_mem_nios2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_mem_nios2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                    ; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_mem_nios2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                             ; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                              ; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|address_reg[1]                                                                                                                                                                                                                     ; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|address_reg[1]                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:PC_REG|curr_state[0]                                                                                                                                                                                                                          ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:PC_REG|curr_state[0]                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; integration:u0|integration_s4pu_cpu_avalon_slave_translator:s4pu_cpu_avalon_slave_translator|altera_merlin_slave_translator:s4pu_cpu_avalon_slave_translator|wait_latency_counter[1]                                                                                                                                                ; integration:u0|integration_s4pu_cpu_avalon_slave_translator:s4pu_cpu_avalon_slave_translator|altera_merlin_slave_translator:s4pu_cpu_avalon_slave_translator|wait_latency_counter[1]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; integration:u0|integration_s4pu_cpu_avalon_slave_translator:s4pu_cpu_avalon_slave_translator|altera_merlin_slave_translator:s4pu_cpu_avalon_slave_translator|wait_latency_counter[0]                                                                                                                                                ; integration:u0|integration_s4pu_cpu_avalon_slave_translator:s4pu_cpu_avalon_slave_translator|altera_merlin_slave_translator:s4pu_cpu_avalon_slave_translator|wait_latency_counter[0]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_r:the_integration_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                   ; integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_r:the_integration_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_r:the_integration_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                        ; integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_r:the_integration_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_w:the_integration_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                        ; integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_w:the_integration_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_w:the_integration_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                   ; integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_w:the_integration_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; integration:u0|integration_jtag_uart:jtag_uart|r_val                                                                                                                                                                                                                                                                                ; integration:u0|integration_jtag_uart:jtag_uart|r_val                                                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; integration:u0|integration_jtag_uart:jtag_uart|alt_jtag_atlantic:integration_jtag_uart_alt_jtag_atlantic|r_ena1                                                                                                                                                                                                                     ; integration:u0|integration_jtag_uart:jtag_uart|alt_jtag_atlantic:integration_jtag_uart_alt_jtag_atlantic|r_ena1                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; integration:u0|integration_nios2_cpu:nios2_cpu|ic_fill_line[0]                                                                                                                                                                                                                                                                      ; integration:u0|integration_nios2_cpu:nios2_cpu|ic_fill_line[0]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][92]                            ; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][92]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_mem_nios2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][92]                                    ; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_mem_nios2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][92]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; integration:u0|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                                                                                                                                                                                                      ; integration:u0|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; integration:u0|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                                                                                                                                                                                          ; integration:u0|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; integration:u0|integration_nios2_cpu:nios2_cpu|ic_fill_ap_offset[0]                                                                                                                                                                                                                                                                 ; integration:u0|integration_nios2_cpu:nios2_cpu|ic_fill_ap_offset[0]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; integration:u0|integration_nios2_cpu:nios2_cpu|ic_fill_ap_offset[1]                                                                                                                                                                                                                                                                 ; integration:u0|integration_nios2_cpu:nios2_cpu|ic_fill_ap_offset[1]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; integration:u0|integration_pio_led_s1_translator:pio_led_s1_translator|altera_merlin_slave_translator:pio_led_s1_translator|wait_latency_counter[0]                                                                                                                                                                                 ; integration:u0|integration_pio_led_s1_translator:pio_led_s1_translator|altera_merlin_slave_translator:pio_led_s1_translator|wait_latency_counter[0]                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; integration:u0|integration_pio_led_s1_translator:pio_led_s1_translator|altera_merlin_slave_translator:pio_led_s1_translator|wait_latency_counter[1]                                                                                                                                                                                 ; integration:u0|integration_pio_led_s1_translator:pio_led_s1_translator|altera_merlin_slave_translator:pio_led_s1_translator|wait_latency_counter[1]                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                            ; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                            ; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                              ; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|endofpacket_reg                                                                                                                                                                                                                    ; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|endofpacket_reg                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; integration:u0|integration_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[9]                                                                                                                                                                                                            ; integration:u0|integration_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[9]                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; integration:u0|integration_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[1]                                                                                                                                                                                                            ; integration:u0|integration_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[1]                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_oci_debug:the_integration_nios2_cpu_nios2_oci_debug|monitor_ready                                                                                                                    ; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_oci_debug:the_integration_nios2_cpu_nios2_oci_debug|monitor_ready                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; integration:u0|integration_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[0]                                                                                                                                                                                                            ; integration:u0|integration_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[0]                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; integration:u0|integration_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                                                                                                                                                                                            ; integration:u0|integration_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; integration:u0|integration_jtag_uart:jtag_uart|pause_irq                                                                                                                                                                                                                                                                            ; integration:u0|integration_jtag_uart:jtag_uart|pause_irq                                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][48]                                              ; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][48]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]                                              ; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1] ; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; integration:u0|integration_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[14]                                                                                                                                                                                                           ; integration:u0|integration_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[14]                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; integration:u0|integration_jtag_uart:jtag_uart|woverflow                                                                                                                                                                                                                                                                            ; integration:u0|integration_jtag_uart:jtag_uart|woverflow                                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; integration:u0|integration_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[6]                                                                                                                                                                                                            ; integration:u0|integration_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[6]                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; integration:u0|integration_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[13]                                                                                                                                                                                                           ; integration:u0|integration_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[13]                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; integration:u0|integration_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[5]                                                                                                                                                                                                            ; integration:u0|integration_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[5]                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                                                                                                           ; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                                                                                                            ; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; integration:u0|integration_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[7]                                                                                                                                                                                                            ; integration:u0|integration_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[7]                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; integration:u0|integration_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                                                                                                                                                                                           ; integration:u0|integration_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; integration:u0|integration_jtag_uart:jtag_uart|rvalid                                                                                                                                                                                                                                                                               ; integration:u0|integration_jtag_uart:jtag_uart|rvalid                                                                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; integration:u0|integration_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[12]                                                                                                                                                                                                           ; integration:u0|integration_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[12]                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; integration:u0|integration_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[4]                                                                                                                                                                                                            ; integration:u0|integration_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[4]                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                   ; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; integration:u0|integration_sysid_control_slave_translator:sysid_control_slave_translator|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                                                                                                                                                      ; integration:u0|integration_sysid_control_slave_translator:sysid_control_slave_translator|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; integration:u0|integration_sysid_control_slave_translator:sysid_control_slave_translator|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                                                                                                                      ; integration:u0|integration_sysid_control_slave_translator:sysid_control_slave_translator|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                   ; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; integration:u0|integration_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[10]                                                                                                                                                                                                           ; integration:u0|integration_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[10]                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; integration:u0|integration_jtag_uart:jtag_uart|ac                                                                                                                                                                                                                                                                                   ; integration:u0|integration_jtag_uart:jtag_uart|ac                                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; integration:u0|integration_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[2]                                                                                                                                                                                                            ; integration:u0|integration_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[2]                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; integration:u0|integration_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[11]                                                                                                                                                                                                           ; integration:u0|integration_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[11]                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_avalon_reg:the_integration_nios2_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                           ; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_avalon_reg:the_integration_nios2_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; integration:u0|integration_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[3]                                                                                                                                                                                                            ; integration:u0|integration_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[3]                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                           ; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; integration:u0|integration_nios2_cpu_data_master_translator:nios2_cpu_data_master_translator|altera_merlin_master_translator:nios2_cpu_data_master_translator|read_accepted                                                                                                                                                         ; integration:u0|integration_nios2_cpu_data_master_translator:nios2_cpu_data_master_translator|altera_merlin_master_translator:nios2_cpu_data_master_translator|read_accepted                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; integration:u0|integration_nios2_cpu:nios2_cpu|M_ienable_reg_irq0                                                                                                                                                                                                                                                                   ; integration:u0|integration_nios2_cpu:nios2_cpu|M_ienable_reg_irq0                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; integration:u0|integration_nios2_cpu:nios2_cpu|ic_fill_line[6]                                                                                                                                                                                                                                                                      ; integration:u0|integration_nios2_cpu:nios2_cpu|ic_fill_line[6]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]                            ; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_mem_nios2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]                                    ; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_mem_nios2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; integration:u0|integration_nios2_cpu:nios2_cpu|ic_fill_dp_offset[0]                                                                                                                                                                                                                                                                 ; integration:u0|integration_nios2_cpu:nios2_cpu|ic_fill_dp_offset[0]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; integration:u0|integration_nios2_cpu:nios2_cpu|ic_fill_dp_offset[1]                                                                                                                                                                                                                                                                 ; integration:u0|integration_nios2_cpu:nios2_cpu|ic_fill_dp_offset[1]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_oci_debug:the_integration_nios2_cpu_nios2_oci_debug|resetlatch                                                                                                                       ; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_oci_debug:the_integration_nios2_cpu_nios2_oci_debug|resetlatch                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_ocimem:the_integration_nios2_cpu_nios2_ocimem|jtag_ram_wr                                                                                                                            ; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_ocimem:the_integration_nios2_cpu_nios2_ocimem|jtag_ram_wr                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_oci_debug:the_integration_nios2_cpu_nios2_oci_debug|break_on_reset                                                                                                                   ; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_oci_debug:the_integration_nios2_cpu_nios2_oci_debug|break_on_reset                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_oci_debug:the_integration_nios2_cpu_nios2_oci_debug|jtag_break                                                                                                                       ; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_oci_debug:the_integration_nios2_cpu_nios2_oci_debug|jtag_break                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; integration:u0|integration_nios2_cpu:nios2_cpu|latched_oci_tb_hbreak_req                                                                                                                                                                                                                                                            ; integration:u0|integration_nios2_cpu:nios2_cpu|latched_oci_tb_hbreak_req                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; integration:u0|integration_nios2_cpu:nios2_cpu|M_shift_rot_stall                                                                                                                                                                                                                                                                    ; integration:u0|integration_nios2_cpu:nios2_cpu|M_shift_rot_stall                                                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; integration:u0|integration_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                           ; integration:u0|integration_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; integration:u0|integration_nios2_cpu:nios2_cpu|ic_fill_ap_cnt[0]                                                                                                                                                                                                                                                                    ; integration:u0|integration_nios2_cpu:nios2_cpu|ic_fill_ap_cnt[0]                                                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; integration:u0|integration_nios2_cpu:nios2_cpu|ic_fill_ap_cnt[1]                                                                                                                                                                                                                                                                    ; integration:u0|integration_nios2_cpu:nios2_cpu|ic_fill_ap_cnt[1]                                                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; integration:u0|integration_nios2_cpu:nios2_cpu|ic_fill_ap_cnt[2]                                                                                                                                                                                                                                                                    ; integration:u0|integration_nios2_cpu:nios2_cpu|ic_fill_ap_cnt[2]                                                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; integration:u0|integration_nios2_cpu:nios2_cpu|ic_fill_active                                                                                                                                                                                                                                                                       ; integration:u0|integration_nios2_cpu:nios2_cpu|ic_fill_active                                                                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; integration:u0|integration_nios2_cpu:nios2_cpu|i_read~reg0                                                                                                                                                                                                                                                                          ; integration:u0|integration_nios2_cpu:nios2_cpu|i_read~reg0                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|read                                                                                                                                                                                                             ; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|read                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_ocimem:the_integration_nios2_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                                                           ; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_ocimem:the_integration_nios2_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|write                                                                                                                                                                                                            ; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|write                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_oci_debug:the_integration_nios2_cpu_nios2_oci_debug|monitor_error                                                                                                                    ; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_oci_debug:the_integration_nios2_cpu_nios2_oci_debug|monitor_error                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                          ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; integration:u0|integration_nios2_cpu:nios2_cpu|M_pipe_flush                                                                                                                                                                                                                                                                         ; integration:u0|integration_nios2_cpu:nios2_cpu|M_pipe_flush                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; integration:u0|integration_nios2_cpu:nios2_cpu|ic_fill_valid_bits[7]                                                                                                                                                                                                                                                                ; integration:u0|integration_nios2_cpu:nios2_cpu|ic_fill_valid_bits[7]                                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; integration:u0|integration_nios2_cpu:nios2_cpu|ic_fill_valid_bits[6]                                                                                                                                                                                                                                                                ; integration:u0|integration_nios2_cpu:nios2_cpu|ic_fill_valid_bits[6]                                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; integration:u0|integration_nios2_cpu:nios2_cpu|ic_fill_valid_bits[5]                                                                                                                                                                                                                                                                ; integration:u0|integration_nios2_cpu:nios2_cpu|ic_fill_valid_bits[5]                                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; integration:u0|integration_nios2_cpu:nios2_cpu|ic_fill_valid_bits[4]                                                                                                                                                                                                                                                                ; integration:u0|integration_nios2_cpu:nios2_cpu|ic_fill_valid_bits[4]                                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; integration:u0|integration_nios2_cpu:nios2_cpu|ic_fill_valid_bits[3]                                                                                                                                                                                                                                                                ; integration:u0|integration_nios2_cpu:nios2_cpu|ic_fill_valid_bits[3]                                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; integration:u0|integration_nios2_cpu:nios2_cpu|ic_fill_valid_bits[2]                                                                                                                                                                                                                                                                ; integration:u0|integration_nios2_cpu:nios2_cpu|ic_fill_valid_bits[2]                                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; integration:u0|integration_nios2_cpu:nios2_cpu|ic_fill_valid_bits[1]                                                                                                                                                                                                                                                                ; integration:u0|integration_nios2_cpu:nios2_cpu|ic_fill_valid_bits[1]                                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; integration:u0|integration_nios2_cpu:nios2_cpu|ic_fill_valid_bits[0]                                                                                                                                                                                                                                                                ; integration:u0|integration_nios2_cpu:nios2_cpu|ic_fill_valid_bits[0]                                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; integration:u0|integration_nios2_cpu:nios2_cpu|ic_fill_prevent_refill                                                                                                                                                                                                                                                               ; integration:u0|integration_nios2_cpu:nios2_cpu|ic_fill_prevent_refill                                                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]                                             ; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                             ; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]                            ; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                            ; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]                                    ; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                       ;
+--------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.290 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|E_ctrl_exception                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 2.743      ;
; 17.290 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|M_alu_result[0]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 2.743      ;
; 17.290 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|E_ctrl_cmp                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 2.743      ;
; 17.290 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|E_ctrl_br_cond                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 2.743      ;
; 17.290 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|E_ctrl_flush_pipe_always                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 2.743      ;
; 17.298 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|M_alu_result[8]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.743      ;
; 17.298 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|M_alu_result[7]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.743      ;
; 17.298 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|M_alu_result[6]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.743      ;
; 17.298 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|M_alu_result[4]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.743      ;
; 17.298 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|M_alu_result[3]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.743      ;
; 17.301 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|M_alu_result[12]                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.011      ; 2.742      ;
; 17.301 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|M_alu_result[9]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.011      ; 2.742      ;
; 17.301 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|M_alu_result[11]                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.011      ; 2.742      ;
; 17.301 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|M_alu_result[10]                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.011      ; 2.742      ;
; 17.303 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|D_iw[3]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.011      ; 2.740      ;
; 17.303 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|D_iw[4]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.011      ; 2.740      ;
; 17.303 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|E_iw[4]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.011      ; 2.740      ;
; 17.303 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|E_iw[3]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.011      ; 2.740      ;
; 17.303 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|M_alu_result[5]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.011      ; 2.740      ;
; 17.303 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|M_alu_result[2]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.011      ; 2.740      ;
; 17.303 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|M_alu_result[13]                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.011      ; 2.740      ;
; 17.303 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|E_iw[5]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.011      ; 2.740      ;
; 17.304 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|D_ic_fill_starting_d1                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.016      ; 2.744      ;
; 17.304 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|ic_fill_dp_offset[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.016      ; 2.744      ;
; 17.304 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|ic_fill_dp_offset[1]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.016      ; 2.744      ;
; 17.304 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|ic_fill_dp_offset[2]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.016      ; 2.744      ;
; 17.311 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|d_readdata_d1[9]                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 2.729      ;
; 17.311 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|d_readdata_d1[7]                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 2.729      ;
; 17.311 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|i_readdata_d1[7]                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 2.729      ;
; 17.311 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|i_readdata_d1[9]                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 2.729      ;
; 17.312 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|d_readdata_d1[17]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 2.730      ;
; 17.312 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|d_readdata_d1[1]                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 2.730      ;
; 17.312 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|d_readdata_d1[15]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 2.727      ;
; 17.312 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|d_readdata_d1[4]                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 2.727      ;
; 17.312 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|i_readdata_d1[17]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 2.730      ;
; 17.312 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|i_readdata_d1[4]                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 2.727      ;
; 17.312 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|i_readdata_d1[2]                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 2.727      ;
; 17.312 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|i_readdata_d1[1]                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 2.730      ;
; 17.312 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|i_readdata_d1[15]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 2.727      ;
; 17.312 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|i_readdata_d1[11]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 2.727      ;
; 17.314 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|d_readdata_d1[19]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 2.722      ;
; 17.314 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|d_readdata_d1[22]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 2.722      ;
; 17.314 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|i_readdata_d1[19]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 2.722      ;
; 17.314 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|i_readdata_d1[22]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 2.722      ;
; 17.315 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|M_st_data[5]                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.012      ; 2.729      ;
; 17.315 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|d_readdata_d1[26]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.011      ; 2.728      ;
; 17.315 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|M_st_data[6]                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.012      ; 2.729      ;
; 17.315 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|d_readdata_d1[21]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.720      ;
; 17.315 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|d_readdata_d1[18]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.720      ;
; 17.315 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|d_readdata_d1[29]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.011      ; 2.728      ;
; 17.315 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|d_readdata_d1[31]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.011      ; 2.728      ;
; 17.315 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|i_readdata_d1[18]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.720      ;
; 17.315 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|i_readdata_d1[31]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.011      ; 2.728      ;
; 17.315 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|i_readdata_d1[29]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.011      ; 2.728      ;
; 17.315 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|i_readdata_d1[21]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.720      ;
; 17.315 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|i_readdata_d1[26]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.011      ; 2.728      ;
; 17.318 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|d_readdata_d1[6]                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.723      ;
; 17.318 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|d_readdata_d1[13]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.723      ;
; 17.318 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|d_readdata_d1[3]                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.723      ;
; 17.318 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|i_readdata_d1[6]                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.723      ;
; 17.318 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|i_readdata_d1[13]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.723      ;
; 17.318 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|i_readdata_d1[3]                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.723      ;
; 17.318 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|i_readdata_d1[0]                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.723      ;
; 17.320 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|d_readdata_d1[27]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 2.710      ;
; 17.320 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|d_readdata_d1[23]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 2.710      ;
; 17.320 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|i_readdata_d1[27]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 2.710      ;
; 17.320 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|i_readdata_d1[23]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 2.710      ;
; 17.322 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|d_readdata_d1[25]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 2.709      ;
; 17.322 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|d_readdata_d1[24]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 2.709      ;
; 17.322 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|d_readdata_d1[30]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 2.709      ;
; 17.322 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|d_readdata_d1[28]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 2.709      ;
; 17.322 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|i_readdata_d1[28]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 2.709      ;
; 17.322 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|i_readdata_d1[30]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 2.709      ;
; 17.322 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|i_readdata_d1[25]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 2.709      ;
; 17.322 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|i_readdata_d1[24]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 2.709      ;
; 17.326 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|M_st_data[4]                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.014      ; 2.720      ;
; 17.326 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|M_st_data[3]                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.014      ; 2.720      ;
; 17.441 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE          ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 2.595      ;
; 17.441 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE          ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 2.595      ;
; 17.441 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE          ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 2.595      ;
; 17.441 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE          ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 2.595      ;
; 17.441 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE          ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 2.595      ;
; 17.441 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE          ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 2.595      ;
; 17.441 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE          ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 2.595      ;
; 17.441 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE          ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 2.595      ;
; 17.442 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_XOR          ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 2.581      ;
; 17.442 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_XOR          ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 2.581      ;
; 17.442 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_XOR          ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 2.581      ;
; 17.442 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_XOR          ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 2.581      ;
; 17.442 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_XOR          ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 2.581      ;
; 17.442 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_XOR          ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 2.581      ;
; 17.442 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_XOR          ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 2.581      ;
; 17.442 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_XOR          ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 2.581      ;
; 17.454 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|D_iw[30]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 2.571      ;
; 17.454 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|D_iw[20]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 2.571      ;
; 17.454 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|D_iw[25]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 2.571      ;
; 17.454 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|E_dst_regnum[3]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 2.571      ;
; 17.454 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|M_dst_regnum[3]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 2.571      ;
; 17.454 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|W_dst_regnum[3]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 2.571      ;
; 17.454 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; integration:u0|integration_nios2_cpu:nios2_cpu|W_dst_regnum[2]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 2.571      ;
+--------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.023 ; integration:u0|integration_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_sysid_control_slave_translator:sysid_control_slave_translator|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[27]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.020      ; 1.195      ;
; 1.023 ; integration:u0|integration_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_sysid_control_slave_translator:sysid_control_slave_translator|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[20]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.020      ; 1.195      ;
; 1.139 ; integration:u0|integration_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_sysid_control_slave_translator:sysid_control_slave_translator|altera_merlin_slave_translator:sysid_control_slave_translator|waitrequest_reset_override                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.014      ; 1.305      ;
; 1.139 ; integration:u0|integration_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.014      ; 1.305      ;
; 1.139 ; integration:u0|integration_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_sysid_control_slave_translator:sysid_control_slave_translator|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.014      ; 1.305      ;
; 1.139 ; integration:u0|integration_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_sysid_control_slave_translator:sysid_control_slave_translator|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.014      ; 1.305      ;
; 1.139 ; integration:u0|integration_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.014      ; 1.305      ;
; 1.139 ; integration:u0|integration_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_sysid_control_slave_translator:sysid_control_slave_translator|altera_merlin_slave_translator:sysid_control_slave_translator|read_latency_shift_reg[0]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.014      ; 1.305      ;
; 1.139 ; integration:u0|integration_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.014      ; 1.305      ;
; 1.139 ; integration:u0|integration_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.014      ; 1.305      ;
; 1.360 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0                                                                                               ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[0]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.012     ; 1.500      ;
; 1.360 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0                                                                                               ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[1]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.012     ; 1.500      ;
; 1.360 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0                                                                                               ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[2]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.012     ; 1.500      ;
; 1.360 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0                                                                                               ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[3]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.012     ; 1.500      ;
; 1.360 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0                                                                                               ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[4]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.012     ; 1.500      ;
; 1.360 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0                                                                                               ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[5]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.012     ; 1.500      ;
; 1.360 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0                                                                                               ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[6]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.012     ; 1.500      ;
; 1.360 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0                                                                                               ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[7]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.012     ; 1.500      ;
; 1.402 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DUP                                                                                                  ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 1.545      ;
; 1.402 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DUP                                                                                                  ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 1.545      ;
; 1.402 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DUP                                                                                                  ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 1.545      ;
; 1.402 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DUP                                                                                                  ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 1.545      ;
; 1.402 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DUP                                                                                                  ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 1.545      ;
; 1.402 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DUP                                                                                                  ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 1.545      ;
; 1.402 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DUP                                                                                                  ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 1.545      ;
; 1.402 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DUP                                                                                                  ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 1.545      ;
; 1.484 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R                                                                                                 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[0]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.012     ; 1.624      ;
; 1.484 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R                                                                                                 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[1]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.012     ; 1.624      ;
; 1.484 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R                                                                                                 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[2]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.012     ; 1.624      ;
; 1.484 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R                                                                                                 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[3]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.012     ; 1.624      ;
; 1.484 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R                                                                                                 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[4]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.012     ; 1.624      ;
; 1.484 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R                                                                                                 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[5]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.012     ; 1.624      ;
; 1.484 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R                                                                                                 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[6]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.012     ; 1.624      ;
; 1.484 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R                                                                                                 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[7]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.012     ; 1.624      ;
; 1.735 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.CALL                                                                                                 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[0]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 1.882      ;
; 1.735 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.CALL                                                                                                 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[1]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 1.882      ;
; 1.735 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.CALL                                                                                                 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[2]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 1.882      ;
; 1.735 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.CALL                                                                                                 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[3]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 1.882      ;
; 1.735 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.CALL                                                                                                 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[4]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 1.882      ;
; 1.735 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.CALL                                                                                                 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[5]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 1.882      ;
; 1.735 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.CALL                                                                                                 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[6]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 1.882      ;
; 1.735 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.CALL                                                                                                 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[7]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 1.882      ;
; 1.797 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R                                                                                                 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 1.940      ;
; 1.797 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R                                                                                                 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 1.940      ;
; 1.797 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R                                                                                                 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 1.940      ;
; 1.797 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R                                                                                                 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 1.940      ;
; 1.797 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R                                                                                                 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 1.940      ;
; 1.797 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R                                                                                                 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 1.940      ;
; 1.797 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R                                                                                                 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 1.940      ;
; 1.797 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R                                                                                                 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 1.940      ;
; 1.803 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET                                                                                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[0]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.957      ;
; 1.803 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET                                                                                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[1]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.957      ;
; 1.803 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET                                                                                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[2]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.957      ;
; 1.803 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET                                                                                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[3]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.957      ;
; 1.803 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET                                                                                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[4]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.957      ;
; 1.803 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET                                                                                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[5]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.957      ;
; 1.803 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET                                                                                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[6]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.957      ;
; 1.803 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET                                                                                                ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[7]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.957      ;
; 1.824 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM                                                                                               ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[0]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.012     ; 1.964      ;
; 1.824 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM                                                                                               ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[1]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.012     ; 1.964      ;
; 1.824 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM                                                                                               ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[2]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.012     ; 1.964      ;
; 1.824 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM                                                                                               ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[3]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.012     ; 1.964      ;
; 1.824 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM                                                                                               ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[4]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.012     ; 1.964      ;
; 1.824 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM                                                                                               ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[5]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.012     ; 1.964      ;
; 1.824 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM                                                                                               ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[6]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.012     ; 1.964      ;
; 1.824 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM                                                                                               ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[7]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.012     ; 1.964      ;
; 1.896 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM                                                                                               ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 2.039      ;
; 1.896 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM                                                                                               ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 2.039      ;
; 1.896 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM                                                                                               ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 2.039      ;
; 1.896 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM                                                                                               ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 2.039      ;
; 1.896 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM                                                                                               ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 2.039      ;
; 1.896 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM                                                                                               ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 2.039      ;
; 1.896 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM                                                                                               ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 2.039      ;
; 1.896 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM                                                                                               ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 2.039      ;
; 1.964 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0                                                                                               ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 2.107      ;
; 1.964 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0                                                                                               ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 2.107      ;
; 1.964 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0                                                                                               ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 2.107      ;
; 1.964 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0                                                                                               ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 2.107      ;
; 1.964 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0                                                                                               ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 2.107      ;
; 1.964 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0                                                                                               ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 2.107      ;
; 1.964 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0                                                                                               ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 2.107      ;
; 1.964 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0                                                                                               ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 2.107      ;
; 1.994 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DROP                                                                                                 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 2.143      ;
; 1.994 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DROP                                                                                                 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 2.143      ;
; 1.994 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DROP                                                                                                 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 2.143      ;
; 1.994 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DROP                                                                                                 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 2.143      ;
; 1.994 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DROP                                                                                                 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 2.143      ;
; 1.994 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DROP                                                                                                 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 2.143      ;
; 1.994 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DROP                                                                                                 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 2.143      ;
; 1.994 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DROP                                                                                                 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 2.143      ;
; 2.008 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET                                                                                                  ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[0]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 2.155      ;
; 2.008 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET                                                                                                  ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[1]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 2.155      ;
; 2.008 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET                                                                                                  ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[2]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 2.155      ;
; 2.008 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET                                                                                                  ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[3]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 2.155      ;
; 2.008 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET                                                                                                  ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[4]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 2.155      ;
; 2.008 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET                                                                                                  ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[5]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 2.155      ;
; 2.008 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET                                                                                                  ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[6]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 2.155      ;
; 2.008 ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET                                                                                                  ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[7]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 2.155      ;
; 2.019 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; integration:u0|integration_cmd_xbar_mux:cmd_xbar_mux_001|packet_in_progress                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.171      ;
; 2.019 ; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.013      ; 2.184      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                          ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                           ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a0~porta_address_reg0   ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a0~porta_address_reg0   ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a0~porta_address_reg1   ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a0~porta_address_reg1   ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a0~porta_address_reg10  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a0~porta_address_reg10  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a0~porta_address_reg11  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a0~porta_address_reg11  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a0~porta_address_reg2   ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a0~porta_address_reg2   ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a0~porta_address_reg3   ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a0~porta_address_reg3   ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a0~porta_address_reg4   ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a0~porta_address_reg4   ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a0~porta_address_reg5   ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a0~porta_address_reg5   ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a0~porta_address_reg6   ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a0~porta_address_reg6   ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a0~porta_address_reg7   ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a0~porta_address_reg7   ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a0~porta_address_reg8   ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a0~porta_address_reg8   ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a0~porta_address_reg9   ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a0~porta_address_reg9   ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a0~porta_datain_reg0    ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a0~porta_datain_reg0    ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a0~porta_memory_reg0    ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a0~porta_memory_reg0    ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a0~porta_we_reg         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a0~porta_we_reg         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a0~portb_address_reg0   ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a0~portb_address_reg0   ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a0~portb_address_reg1   ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a0~portb_address_reg1   ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a0~portb_address_reg10  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a0~portb_address_reg10  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a0~portb_address_reg11  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a0~portb_address_reg11  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a0~portb_address_reg2   ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a0~portb_address_reg2   ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a0~portb_address_reg3   ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a0~portb_address_reg3   ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a0~portb_address_reg4   ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a0~portb_address_reg4   ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a0~portb_address_reg5   ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a0~portb_address_reg5   ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a0~portb_address_reg6   ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a0~portb_address_reg6   ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a0~portb_address_reg7   ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a0~portb_address_reg7   ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a0~portb_address_reg8   ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a0~portb_address_reg8   ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a0~portb_address_reg9   ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a0~portb_address_reg9   ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a0~portb_datain_reg0    ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a0~portb_datain_reg0    ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a0~portb_memory_reg0    ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a0~portb_memory_reg0    ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a0~portb_we_reg         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a0~portb_we_reg         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a10~porta_address_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a10~porta_address_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a10~porta_address_reg1  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a10~porta_address_reg1  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a10~porta_address_reg10 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a10~porta_address_reg10 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a10~porta_address_reg11 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a10~porta_address_reg11 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a10~porta_address_reg2  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a10~porta_address_reg2  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a10~porta_address_reg3  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a10~porta_address_reg3  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a10~porta_address_reg4  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a10~porta_address_reg4  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a10~porta_address_reg5  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a10~porta_address_reg5  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a10~porta_address_reg6  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a10~porta_address_reg6  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a10~porta_address_reg7  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a10~porta_address_reg7  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a10~porta_address_reg8  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a10~porta_address_reg8  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a10~porta_address_reg9  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a10~porta_address_reg9  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a10~porta_datain_reg0   ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a10~porta_datain_reg0   ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a10~porta_memory_reg0   ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a10~porta_memory_reg0   ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a10~porta_we_reg        ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a10~porta_we_reg        ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a10~portb_address_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a10~portb_address_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a10~portb_address_reg1  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a10~portb_address_reg1  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a10~portb_address_reg10 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a10~portb_address_reg10 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a10~portb_address_reg11 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a10~portb_address_reg11 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a10~portb_address_reg2  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ram_block1a10~portb_address_reg2  ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 17.778 ; 20.000       ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SW[*]     ; CLOCK_50   ; 4.707 ; 4.707 ; Rise       ; CLOCK_50        ;
;  SW[17]   ; CLOCK_50   ; 4.707 ; 4.707 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; SW[*]     ; CLOCK_50   ; -2.781 ; -2.781 ; Rise       ; CLOCK_50        ;
;  SW[17]   ; CLOCK_50   ; -2.781 ; -2.781 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; LEDR[*]   ; CLOCK_50   ; 5.038 ; 5.038 ; Rise       ; CLOCK_50        ;
;  LEDR[0]  ; CLOCK_50   ; 4.408 ; 4.408 ; Rise       ; CLOCK_50        ;
;  LEDR[1]  ; CLOCK_50   ; 4.813 ; 4.813 ; Rise       ; CLOCK_50        ;
;  LEDR[2]  ; CLOCK_50   ; 4.711 ; 4.711 ; Rise       ; CLOCK_50        ;
;  LEDR[3]  ; CLOCK_50   ; 4.718 ; 4.718 ; Rise       ; CLOCK_50        ;
;  LEDR[4]  ; CLOCK_50   ; 4.813 ; 4.813 ; Rise       ; CLOCK_50        ;
;  LEDR[5]  ; CLOCK_50   ; 4.826 ; 4.826 ; Rise       ; CLOCK_50        ;
;  LEDR[6]  ; CLOCK_50   ; 4.726 ; 4.726 ; Rise       ; CLOCK_50        ;
;  LEDR[7]  ; CLOCK_50   ; 4.710 ; 4.710 ; Rise       ; CLOCK_50        ;
;  LEDR[8]  ; CLOCK_50   ; 4.491 ; 4.491 ; Rise       ; CLOCK_50        ;
;  LEDR[9]  ; CLOCK_50   ; 4.621 ; 4.621 ; Rise       ; CLOCK_50        ;
;  LEDR[10] ; CLOCK_50   ; 4.525 ; 4.525 ; Rise       ; CLOCK_50        ;
;  LEDR[11] ; CLOCK_50   ; 4.498 ; 4.498 ; Rise       ; CLOCK_50        ;
;  LEDR[12] ; CLOCK_50   ; 4.594 ; 4.594 ; Rise       ; CLOCK_50        ;
;  LEDR[13] ; CLOCK_50   ; 4.570 ; 4.570 ; Rise       ; CLOCK_50        ;
;  LEDR[14] ; CLOCK_50   ; 5.038 ; 5.038 ; Rise       ; CLOCK_50        ;
;  LEDR[15] ; CLOCK_50   ; 4.481 ; 4.481 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; LEDR[*]   ; CLOCK_50   ; 4.408 ; 4.408 ; Rise       ; CLOCK_50        ;
;  LEDR[0]  ; CLOCK_50   ; 4.408 ; 4.408 ; Rise       ; CLOCK_50        ;
;  LEDR[1]  ; CLOCK_50   ; 4.813 ; 4.813 ; Rise       ; CLOCK_50        ;
;  LEDR[2]  ; CLOCK_50   ; 4.711 ; 4.711 ; Rise       ; CLOCK_50        ;
;  LEDR[3]  ; CLOCK_50   ; 4.718 ; 4.718 ; Rise       ; CLOCK_50        ;
;  LEDR[4]  ; CLOCK_50   ; 4.813 ; 4.813 ; Rise       ; CLOCK_50        ;
;  LEDR[5]  ; CLOCK_50   ; 4.826 ; 4.826 ; Rise       ; CLOCK_50        ;
;  LEDR[6]  ; CLOCK_50   ; 4.726 ; 4.726 ; Rise       ; CLOCK_50        ;
;  LEDR[7]  ; CLOCK_50   ; 4.710 ; 4.710 ; Rise       ; CLOCK_50        ;
;  LEDR[8]  ; CLOCK_50   ; 4.491 ; 4.491 ; Rise       ; CLOCK_50        ;
;  LEDR[9]  ; CLOCK_50   ; 4.621 ; 4.621 ; Rise       ; CLOCK_50        ;
;  LEDR[10] ; CLOCK_50   ; 4.525 ; 4.525 ; Rise       ; CLOCK_50        ;
;  LEDR[11] ; CLOCK_50   ; 4.498 ; 4.498 ; Rise       ; CLOCK_50        ;
;  LEDR[12] ; CLOCK_50   ; 4.594 ; 4.594 ; Rise       ; CLOCK_50        ;
;  LEDR[13] ; CLOCK_50   ; 4.570 ; 4.570 ; Rise       ; CLOCK_50        ;
;  LEDR[14] ; CLOCK_50   ; 5.038 ; 5.038 ; Rise       ; CLOCK_50        ;
;  LEDR[15] ; CLOCK_50   ; 4.481 ; 4.481 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+----------------------+-------+-------+----------+---------+---------------------+
; Clock                ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack     ; 0.918 ; 0.215 ; 14.592   ; 1.023   ; 6.933               ;
;  CLOCK_50            ; 0.918 ; 0.215 ; 14.592   ; 1.023   ; 6.933               ;
;  altera_reserved_tck ; N/A   ; N/A   ; N/A      ; N/A     ; 17.778              ;
; Design-wide TNS      ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50            ; 0.000 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  altera_reserved_tck ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
+----------------------+-------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SW[*]     ; CLOCK_50   ; 9.708 ; 9.708 ; Rise       ; CLOCK_50        ;
;  SW[17]   ; CLOCK_50   ; 9.708 ; 9.708 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; SW[*]     ; CLOCK_50   ; -2.781 ; -2.781 ; Rise       ; CLOCK_50        ;
;  SW[17]   ; CLOCK_50   ; -2.781 ; -2.781 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; LEDR[*]   ; CLOCK_50   ; 9.192 ; 9.192 ; Rise       ; CLOCK_50        ;
;  LEDR[0]  ; CLOCK_50   ; 7.823 ; 7.823 ; Rise       ; CLOCK_50        ;
;  LEDR[1]  ; CLOCK_50   ; 8.803 ; 8.803 ; Rise       ; CLOCK_50        ;
;  LEDR[2]  ; CLOCK_50   ; 8.548 ; 8.548 ; Rise       ; CLOCK_50        ;
;  LEDR[3]  ; CLOCK_50   ; 8.576 ; 8.576 ; Rise       ; CLOCK_50        ;
;  LEDR[4]  ; CLOCK_50   ; 8.822 ; 8.822 ; Rise       ; CLOCK_50        ;
;  LEDR[5]  ; CLOCK_50   ; 8.800 ; 8.800 ; Rise       ; CLOCK_50        ;
;  LEDR[6]  ; CLOCK_50   ; 8.618 ; 8.618 ; Rise       ; CLOCK_50        ;
;  LEDR[7]  ; CLOCK_50   ; 8.593 ; 8.593 ; Rise       ; CLOCK_50        ;
;  LEDR[8]  ; CLOCK_50   ; 8.157 ; 8.157 ; Rise       ; CLOCK_50        ;
;  LEDR[9]  ; CLOCK_50   ; 8.405 ; 8.405 ; Rise       ; CLOCK_50        ;
;  LEDR[10] ; CLOCK_50   ; 8.200 ; 8.200 ; Rise       ; CLOCK_50        ;
;  LEDR[11] ; CLOCK_50   ; 8.134 ; 8.134 ; Rise       ; CLOCK_50        ;
;  LEDR[12] ; CLOCK_50   ; 8.356 ; 8.356 ; Rise       ; CLOCK_50        ;
;  LEDR[13] ; CLOCK_50   ; 8.310 ; 8.310 ; Rise       ; CLOCK_50        ;
;  LEDR[14] ; CLOCK_50   ; 9.192 ; 9.192 ; Rise       ; CLOCK_50        ;
;  LEDR[15] ; CLOCK_50   ; 8.010 ; 8.010 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; LEDR[*]   ; CLOCK_50   ; 4.408 ; 4.408 ; Rise       ; CLOCK_50        ;
;  LEDR[0]  ; CLOCK_50   ; 4.408 ; 4.408 ; Rise       ; CLOCK_50        ;
;  LEDR[1]  ; CLOCK_50   ; 4.813 ; 4.813 ; Rise       ; CLOCK_50        ;
;  LEDR[2]  ; CLOCK_50   ; 4.711 ; 4.711 ; Rise       ; CLOCK_50        ;
;  LEDR[3]  ; CLOCK_50   ; 4.718 ; 4.718 ; Rise       ; CLOCK_50        ;
;  LEDR[4]  ; CLOCK_50   ; 4.813 ; 4.813 ; Rise       ; CLOCK_50        ;
;  LEDR[5]  ; CLOCK_50   ; 4.826 ; 4.826 ; Rise       ; CLOCK_50        ;
;  LEDR[6]  ; CLOCK_50   ; 4.726 ; 4.726 ; Rise       ; CLOCK_50        ;
;  LEDR[7]  ; CLOCK_50   ; 4.710 ; 4.710 ; Rise       ; CLOCK_50        ;
;  LEDR[8]  ; CLOCK_50   ; 4.491 ; 4.491 ; Rise       ; CLOCK_50        ;
;  LEDR[9]  ; CLOCK_50   ; 4.621 ; 4.621 ; Rise       ; CLOCK_50        ;
;  LEDR[10] ; CLOCK_50   ; 4.525 ; 4.525 ; Rise       ; CLOCK_50        ;
;  LEDR[11] ; CLOCK_50   ; 4.498 ; 4.498 ; Rise       ; CLOCK_50        ;
;  LEDR[12] ; CLOCK_50   ; 4.594 ; 4.594 ; Rise       ; CLOCK_50        ;
;  LEDR[13] ; CLOCK_50   ; 4.570 ; 4.570 ; Rise       ; CLOCK_50        ;
;  LEDR[14] ; CLOCK_50   ; 5.038 ; 5.038 ; Rise       ; CLOCK_50        ;
;  LEDR[15] ; CLOCK_50   ; 4.481 ; 4.481 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 26095886 ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 26095886 ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 1180     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 1180     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 16    ; 16   ;
; Unconstrained Output Ports      ; 16    ; 16   ;
; Unconstrained Output Port Paths ; 16    ; 16   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Nov 20 15:23:00 2018
Info: Command: quartus_sta S4PU-16 -c S4PU-16
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity GHVD5181
        Info (332166): set_disable_timing [get_cells -hierarchical AMGP4450_0]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_0]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_1]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_2]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_3]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_4]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_5]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_6]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_7]
        Info (332166): set_disable_timing [get_cells -hierarchical ZNXJ5711_0]
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity pzdyqx_impl
        Info (332166): set_false_path -from [get_keepers {altera_reserved_tdi}] -to [get_keepers {pzdyqx*}]
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'S4PU-16.out.sdc'
Warning (332174): Ignored filter at S4PU-16.out.sdc(41): clock could not be matched with a port
Warning (332049): Ignored create_clock at S4PU-16.out.sdc(41): Argument <targets> is an empty collection
    Info (332050): create_clock -name {clock} -period 20.000 [get_ports { clock }]
Warning (332043): Overwriting existing clock: altera_reserved_tck
Info (332104): Reading SDC File: 'qsys/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'qsys/synthesis/submodules/integration_nios2_cpu.sdc'
Warning (332125): Found combinational loop of 277 nodes
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux2~2|combout"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata~36|dataa"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata~36|combout"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata~37|datac"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata~37|combout"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[8]~3|datad"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[8]~3|combout"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[2]~8|dataa"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[2]~8|combout"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[2]~9|datab"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[2]~9|combout"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~1|datab"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~1|combout"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2|datad"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2|combout"
    Warning (332126): Node "u0|s4pu_cpu|Add0~4|dataa"
    Warning (332126): Node "u0|s4pu_cpu|Add0~4|combout"
    Warning (332126): Node "u0|s4pu_cpu|Equal0~0|datad"
    Warning (332126): Node "u0|s4pu_cpu|Equal0~0|combout"
    Warning (332126): Node "u0|s4pu_cpu|Equal0~4|datac"
    Warning (332126): Node "u0|s4pu_cpu|Equal0~4|combout"
    Warning (332126): Node "u0|s4pu_cpu|LessThan3~0|dataa"
    Warning (332126): Node "u0|s4pu_cpu|LessThan3~0|combout"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata~36|datad"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata~37|datad"
    Warning (332126): Node "u0|s4pu_cpu|Add0~4|cout"
    Warning (332126): Node "u0|s4pu_cpu|Add0~6|cin"
    Warning (332126): Node "u0|s4pu_cpu|Add0~6|combout"
    Warning (332126): Node "u0|s4pu_cpu|Equal0~0|dataa"
    Warning (332126): Node "u0|s4pu_cpu|Add0~6|cout"
    Warning (332126): Node "u0|s4pu_cpu|Add0~8|cin"
    Warning (332126): Node "u0|s4pu_cpu|Add0~8|combout"
    Warning (332126): Node "u0|s4pu_cpu|Equal0~1|datad"
    Warning (332126): Node "u0|s4pu_cpu|Equal0~1|combout"
    Warning (332126): Node "u0|s4pu_cpu|Equal0~4|datab"
    Warning (332126): Node "u0|s4pu_cpu|Add0~8|cout"
    Warning (332126): Node "u0|s4pu_cpu|Add0~10|cin"
    Warning (332126): Node "u0|s4pu_cpu|Add0~10|combout"
    Warning (332126): Node "u0|s4pu_cpu|Equal0~1|dataa"
    Warning (332126): Node "u0|s4pu_cpu|Add0~10|cout"
    Warning (332126): Node "u0|s4pu_cpu|Add0~12|cin"
    Warning (332126): Node "u0|s4pu_cpu|Add0~12|combout"
    Warning (332126): Node "u0|s4pu_cpu|Equal0~1|datac"
    Warning (332126): Node "u0|s4pu_cpu|Add0~12|cout"
    Warning (332126): Node "u0|s4pu_cpu|Add0~14|cin"
    Warning (332126): Node "u0|s4pu_cpu|Add0~14|combout"
    Warning (332126): Node "u0|s4pu_cpu|Equal0~1|datab"
    Warning (332126): Node "u0|s4pu_cpu|Add0~14|cout"
    Warning (332126): Node "u0|s4pu_cpu|Add0~16|cin"
    Warning (332126): Node "u0|s4pu_cpu|Add0~16|combout"
    Warning (332126): Node "u0|s4pu_cpu|Equal0~2|datac"
    Warning (332126): Node "u0|s4pu_cpu|Equal0~2|combout"
    Warning (332126): Node "u0|s4pu_cpu|Equal0~4|datad"
    Warning (332126): Node "u0|s4pu_cpu|Add0~16|cout"
    Warning (332126): Node "u0|s4pu_cpu|Add0~18|cin"
    Warning (332126): Node "u0|s4pu_cpu|Add0~18|combout"
    Warning (332126): Node "u0|s4pu_cpu|Equal0~2|datab"
    Warning (332126): Node "u0|s4pu_cpu|Add0~18|cout"
    Warning (332126): Node "u0|s4pu_cpu|Add0~20|cin"
    Warning (332126): Node "u0|s4pu_cpu|Add0~20|cout"
    Warning (332126): Node "u0|s4pu_cpu|Add0~22|cin"
    Warning (332126): Node "u0|s4pu_cpu|Add0~22|cout"
    Warning (332126): Node "u0|s4pu_cpu|Add0~24|cin"
    Warning (332126): Node "u0|s4pu_cpu|Add0~24|cout"
    Warning (332126): Node "u0|s4pu_cpu|Add0~26|cin"
    Warning (332126): Node "u0|s4pu_cpu|Add0~26|cout"
    Warning (332126): Node "u0|s4pu_cpu|Add0~28|cin"
    Warning (332126): Node "u0|s4pu_cpu|Add0~28|combout"
    Warning (332126): Node "u0|s4pu_cpu|Equal0~3|dataa"
    Warning (332126): Node "u0|s4pu_cpu|Equal0~3|combout"
    Warning (332126): Node "u0|s4pu_cpu|Equal0~4|dataa"
    Warning (332126): Node "u0|s4pu_cpu|Add0~28|cout"
    Warning (332126): Node "u0|s4pu_cpu|Add0~30|cin"
    Warning (332126): Node "u0|s4pu_cpu|Add0~30|combout"
    Warning (332126): Node "u0|s4pu_cpu|Equal0~3|datab"
    Warning (332126): Node "u0|s4pu_cpu|Add0~26|combout"
    Warning (332126): Node "u0|s4pu_cpu|Equal0~3|datac"
    Warning (332126): Node "u0|s4pu_cpu|Add0~24|combout"
    Warning (332126): Node "u0|s4pu_cpu|Equal0~3|datad"
    Warning (332126): Node "u0|s4pu_cpu|Add0~22|combout"
    Warning (332126): Node "u0|s4pu_cpu|Equal0~2|dataa"
    Warning (332126): Node "u0|s4pu_cpu|Add0~20|combout"
    Warning (332126): Node "u0|s4pu_cpu|Equal0~2|datad"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[6]~16|dataa"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[6]~16|combout"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[6]~17|dataa"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[6]~17|combout"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~1|datab"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~1|combout"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2|datab"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2|combout"
    Warning (332126): Node "u0|s4pu_cpu|Add0~12|datab"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[3]~10|datab"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[3]~10|combout"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[3]~11|dataa"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[3]~11|combout"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~0|datab"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~0|combout"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~1|dataa"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~1|combout"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2|datad"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2|combout"
    Warning (332126): Node "u0|s4pu_cpu|Add0~6|dataa"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[5]~14|datab"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[5]~14|combout"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[5]~15|dataa"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[5]~15|combout"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~0|datac"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~0|combout"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~1|datac"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~1|combout"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2|datac"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2|combout"
    Warning (332126): Node "u0|s4pu_cpu|Add0~10|datab"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[5]~15|datab"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[4]~12|dataa"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[4]~12|combout"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[4]~13|dataa"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[4]~13|combout"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~1|datab"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~1|combout"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2|dataa"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2|combout"
    Warning (332126): Node "u0|s4pu_cpu|Add0~8|dataa"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[0]~4|dataa"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[0]~4|combout"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[0]~5|dataa"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[0]~5|combout"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~1|dataa"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~1|combout"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2|dataa"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2|combout"
    Warning (332126): Node "u0|s4pu_cpu|Add0~0|dataa"
    Warning (332126): Node "u0|s4pu_cpu|Add0~0|combout"
    Warning (332126): Node "u0|s4pu_cpu|Equal0~0|datac"
    Warning (332126): Node "u0|s4pu_cpu|Add0~0|cout"
    Warning (332126): Node "u0|s4pu_cpu|Add0~2|cin"
    Warning (332126): Node "u0|s4pu_cpu|Add0~2|combout"
    Warning (332126): Node "u0|s4pu_cpu|Equal0~0|datab"
    Warning (332126): Node "u0|s4pu_cpu|Add0~2|cout"
    Warning (332126): Node "u0|s4pu_cpu|Add0~4|cin"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[7]~18|dataa"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[7]~18|combout"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[7]~19|dataa"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[7]~19|combout"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~0|datac"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~0|combout"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~1|datab"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~1|combout"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2|datac"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2|combout"
    Warning (332126): Node "u0|s4pu_cpu|Add0~14|datab"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[8]~20|dataa"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[8]~20|combout"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[8]~21|dataa"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[8]~21|combout"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~1|dataa"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~1|combout"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2|datab"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2|combout"
    Warning (332126): Node "u0|s4pu_cpu|Add0~16|dataa"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[15]~34|dataa"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[15]~34|combout"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[15]~35|dataa"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[15]~35|combout"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux0~2|dataa"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux0~2|combout"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux0~3|dataa"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux0~3|combout"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata~37|dataa"
    Warning (332126): Node "u0|s4pu_cpu|Add0~30|datad"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[12]~30|datac"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[12]~30|combout"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[12]~31|datad"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[12]~31|combout"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux3~0|dataa"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux3~0|combout"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux3~1|datad"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux3~1|combout"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux3~2|datab"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux3~2|combout"
    Warning (332126): Node "u0|s4pu_cpu|Add0~24|datab"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[1]~7|dataa"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[1]~7|combout"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~0|dataa"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~0|combout"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~1|datad"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~1|combout"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2|dataa"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2|combout"
    Warning (332126): Node "u0|s4pu_cpu|Add0~2|dataa"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[1]~6|dataa"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[1]~6|combout"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[1]~7|datac"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[11]~27|dataa"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[11]~27|combout"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~0|datab"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~0|combout"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~1|dataa"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~1|combout"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2|datac"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2|combout"
    Warning (332126): Node "u0|s4pu_cpu|Add0~22|dataa"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[11]~26|dataa"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[11]~26|combout"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[11]~27|datab"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[13]~28|datab"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[13]~28|combout"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[13]~29|datab"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[13]~29|combout"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux2~1|datab"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux2~1|combout"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux2~2|datac"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[13]~29|datac"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[9]~23|dataa"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[9]~23|combout"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~0|datab"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~0|combout"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~1|datad"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~1|combout"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2|datad"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2|combout"
    Warning (332126): Node "u0|s4pu_cpu|Add0~18|dataa"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[9]~22|datac"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[9]~22|combout"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[9]~23|datac"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[14]~32|dataa"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[14]~32|combout"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[14]~33|dataa"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[14]~33|combout"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux1~0|dataa"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux1~0|combout"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux1~1|datac"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux1~1|combout"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux1~2|datab"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux1~2|combout"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata~36|datab"
    Warning (332126): Node "u0|s4pu_cpu|Add0~28|dataa"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[14]~33|datab"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[10]~24|datab"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[10]~24|combout"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[10]~25|datab"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[10]~25|combout"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~1|datac"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~1|combout"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2|datad"
    Warning (332126): Node "u0|s4pu_cpu|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2|combout"
    Warning (332126): Node "u0|s4pu_cpu|Add0~20|dataa"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[7]~19|datac"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[3]~11|datad"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[8]~2|datad"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[8]~2|combout"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[2]~8|datad"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[6]~16|datad"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[6]~17|datab"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[3]~10|dataa"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[5]~14|dataa"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[4]~12|datad"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[4]~13|datab"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[0]~4|datad"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[0]~5|datab"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[7]~18|datac"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[8]~20|datad"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[8]~21|datab"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[15]~34|datac"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[15]~35|datac"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[12]~31|datac"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[12]~30|datab"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[1]~6|datab"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[11]~26|datad"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[13]~28|dataa"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[9]~22|datab"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[14]~32|datac"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[10]~25|dataa"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[10]~24|dataa"
    Warning (332126): Node "u0|s4pu_cpu|cpu_readdata[2]~9|datac"
    Warning (332126): Node "u0|s4pu_cpu|Add0~26|dataa"
Critical Warning (332081): Design contains combinational loop of 277 nodes. Estimating the delays through the loop.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Info (332146): Worst-case setup slack is 0.918
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.918         0.000 CLOCK_50 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.391         0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is 14.592
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    14.592         0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 2.009
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.009         0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 6.933
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     6.933         0.000 CLOCK_50 
    Info (332119):    17.778         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332146): Worst-case setup slack is 10.886
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    10.886         0.000 CLOCK_50 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is 17.290
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    17.290         0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 1.023
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.023         0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 6.933
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     6.933         0.000 CLOCK_50 
    Info (332119):    17.778         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 283 warnings
    Info: Peak virtual memory: 549 megabytes
    Info: Processing ended: Tue Nov 20 15:23:04 2018
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


