// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="main_main,hls_ip_2023_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=6.312000,HLS_SYN_LAT=17448081,HLS_SYN_TPT=none,HLS_SYN_MEM=38,HLS_SYN_DSP=0,HLS_SYN_FF=3351,HLS_SYN_LUT=4508,HLS_VERSION=2023_2}" *)

module main (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        ap_return
);

parameter    ap_ST_fsm_state1 = 6'd1;
parameter    ap_ST_fsm_state2 = 6'd2;
parameter    ap_ST_fsm_state3 = 6'd4;
parameter    ap_ST_fsm_state4 = 6'd8;
parameter    ap_ST_fsm_state5 = 6'd16;
parameter    ap_ST_fsm_state6 = 6'd32;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [31:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [5:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [9:0] dysq_address0;
reg    dysq_ce0;
reg    dysq_we0;
wire   [31:0] dysq_q0;
reg   [6:0] g_address0;
reg    g_ce0;
reg    g_we0;
reg   [31:0] g_d0;
wire   [31:0] g_q0;
reg   [6:0] d_address0;
reg    d_ce0;
reg    d_we0;
reg   [31:0] d_d0;
wire   [31:0] d_q0;
reg   [9:0] y_address0;
reg    y_ce0;
reg    y_we0;
wire   [31:0] y_q0;
reg   [13:0] h_address0;
reg    h_ce0;
reg    h_we0;
reg   [31:0] h_d0;
reg    h_ce1;
wire   [31:0] h_q1;
wire    grp_main_Pipeline_VITIS_LOOP_26_1_fu_42_ap_start;
wire    grp_main_Pipeline_VITIS_LOOP_26_1_fu_42_ap_done;
wire    grp_main_Pipeline_VITIS_LOOP_26_1_fu_42_ap_idle;
wire    grp_main_Pipeline_VITIS_LOOP_26_1_fu_42_ap_ready;
wire   [9:0] grp_main_Pipeline_VITIS_LOOP_26_1_fu_42_dysq_address0;
wire    grp_main_Pipeline_VITIS_LOOP_26_1_fu_42_dysq_ce0;
wire    grp_main_Pipeline_VITIS_LOOP_26_1_fu_42_dysq_we0;
wire   [31:0] grp_main_Pipeline_VITIS_LOOP_26_1_fu_42_dysq_d0;
wire   [9:0] grp_main_Pipeline_VITIS_LOOP_26_1_fu_42_y_address0;
wire    grp_main_Pipeline_VITIS_LOOP_26_1_fu_42_y_ce0;
wire    grp_main_Pipeline_VITIS_LOOP_26_1_fu_42_y_we0;
wire   [31:0] grp_main_Pipeline_VITIS_LOOP_26_1_fu_42_y_d0;
wire   [15:0] grp_main_Pipeline_VITIS_LOOP_26_1_fu_42_conv11_i1730_out;
wire    grp_main_Pipeline_VITIS_LOOP_26_1_fu_42_conv11_i1730_out_ap_vld;
wire   [31:0] grp_main_Pipeline_VITIS_LOOP_26_1_fu_42_grp_fu_86_p_din0;
wire    grp_main_Pipeline_VITIS_LOOP_26_1_fu_42_grp_fu_86_p_ce;
wire    grp_main_Pipeline_VITIS_LOOP_36_3_fu_51_ap_start;
wire    grp_main_Pipeline_VITIS_LOOP_36_3_fu_51_ap_done;
wire    grp_main_Pipeline_VITIS_LOOP_36_3_fu_51_ap_idle;
wire    grp_main_Pipeline_VITIS_LOOP_36_3_fu_51_ap_ready;
wire   [13:0] grp_main_Pipeline_VITIS_LOOP_36_3_fu_51_h_address0;
wire    grp_main_Pipeline_VITIS_LOOP_36_3_fu_51_h_ce0;
wire    grp_main_Pipeline_VITIS_LOOP_36_3_fu_51_h_we0;
wire   [31:0] grp_main_Pipeline_VITIS_LOOP_36_3_fu_51_h_d0;
wire    grp_main_Pipeline_VITIS_LOOP_31_2_fu_57_ap_start;
wire    grp_main_Pipeline_VITIS_LOOP_31_2_fu_57_ap_done;
wire    grp_main_Pipeline_VITIS_LOOP_31_2_fu_57_ap_idle;
wire    grp_main_Pipeline_VITIS_LOOP_31_2_fu_57_ap_ready;
wire   [6:0] grp_main_Pipeline_VITIS_LOOP_31_2_fu_57_g_address0;
wire    grp_main_Pipeline_VITIS_LOOP_31_2_fu_57_g_ce0;
wire    grp_main_Pipeline_VITIS_LOOP_31_2_fu_57_g_we0;
wire   [31:0] grp_main_Pipeline_VITIS_LOOP_31_2_fu_57_g_d0;
wire   [6:0] grp_main_Pipeline_VITIS_LOOP_31_2_fu_57_d_address0;
wire    grp_main_Pipeline_VITIS_LOOP_31_2_fu_57_d_ce0;
wire    grp_main_Pipeline_VITIS_LOOP_31_2_fu_57_d_we0;
wire   [31:0] grp_main_Pipeline_VITIS_LOOP_31_2_fu_57_d_d0;
wire   [31:0] grp_main_Pipeline_VITIS_LOOP_31_2_fu_57_grp_fu_86_p_din0;
wire    grp_main_Pipeline_VITIS_LOOP_31_2_fu_57_grp_fu_86_p_ce;
wire    grp_levmarq_fu_64_ap_start;
wire    grp_levmarq_fu_64_ap_done;
wire    grp_levmarq_fu_64_ap_idle;
wire    grp_levmarq_fu_64_ap_ready;
wire   [9:0] grp_levmarq_fu_64_dysq_address0;
wire    grp_levmarq_fu_64_dysq_ce0;
wire   [6:0] grp_levmarq_fu_64_g_address0;
wire    grp_levmarq_fu_64_g_ce0;
wire    grp_levmarq_fu_64_g_we0;
wire   [31:0] grp_levmarq_fu_64_g_d0;
wire   [6:0] grp_levmarq_fu_64_d_address0;
wire    grp_levmarq_fu_64_d_ce0;
wire    grp_levmarq_fu_64_d_we0;
wire   [31:0] grp_levmarq_fu_64_d_d0;
wire   [9:0] grp_levmarq_fu_64_y_address0;
wire    grp_levmarq_fu_64_y_ce0;
wire   [13:0] grp_levmarq_fu_64_h_address0;
wire    grp_levmarq_fu_64_h_ce0;
wire    grp_levmarq_fu_64_h_we0;
wire   [31:0] grp_levmarq_fu_64_h_d0;
wire   [13:0] grp_levmarq_fu_64_h_address1;
wire    grp_levmarq_fu_64_h_ce1;
reg    grp_main_Pipeline_VITIS_LOOP_26_1_fu_42_ap_start_reg;
wire    ap_CS_fsm_state2;
reg    grp_main_Pipeline_VITIS_LOOP_36_3_fu_51_ap_start_reg;
reg    grp_main_Pipeline_VITIS_LOOP_31_2_fu_57_ap_start_reg;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
reg    grp_levmarq_fu_64_ap_start_reg;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
wire   [31:0] grp_fu_86_p1;
reg   [31:0] grp_fu_86_p0;
reg    grp_fu_86_ce;
reg   [5:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_block_state2_on_subcall_done;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 6'd1;
#0 grp_main_Pipeline_VITIS_LOOP_26_1_fu_42_ap_start_reg = 1'b0;
#0 grp_main_Pipeline_VITIS_LOOP_36_3_fu_51_ap_start_reg = 1'b0;
#0 grp_main_Pipeline_VITIS_LOOP_31_2_fu_57_ap_start_reg = 1'b0;
#0 grp_levmarq_fu_64_ap_start_reg = 1'b0;
end

main_dysq_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
dysq_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dysq_address0),
    .ce0(dysq_ce0),
    .we0(dysq_we0),
    .d0(grp_main_Pipeline_VITIS_LOOP_26_1_fu_42_dysq_d0),
    .q0(dysq_q0)
);

main_g_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
g_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(g_address0),
    .ce0(g_ce0),
    .we0(g_we0),
    .d0(g_d0),
    .q0(g_q0)
);

main_g_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
d_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(d_address0),
    .ce0(d_ce0),
    .we0(d_we0),
    .d0(d_d0),
    .q0(d_q0)
);

main_dysq_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
y_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(y_address0),
    .ce0(y_ce0),
    .we0(y_we0),
    .d0(grp_main_Pipeline_VITIS_LOOP_26_1_fu_42_y_d0),
    .q0(y_q0)
);

main_h_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16384 ),
    .AddressWidth( 14 ))
h_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(h_address0),
    .ce0(h_ce0),
    .we0(h_we0),
    .d0(h_d0),
    .address1(grp_levmarq_fu_64_h_address1),
    .ce1(h_ce1),
    .q1(h_q1)
);

main_main_Pipeline_VITIS_LOOP_26_1 grp_main_Pipeline_VITIS_LOOP_26_1_fu_42(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_main_Pipeline_VITIS_LOOP_26_1_fu_42_ap_start),
    .ap_done(grp_main_Pipeline_VITIS_LOOP_26_1_fu_42_ap_done),
    .ap_idle(grp_main_Pipeline_VITIS_LOOP_26_1_fu_42_ap_idle),
    .ap_ready(grp_main_Pipeline_VITIS_LOOP_26_1_fu_42_ap_ready),
    .dysq_address0(grp_main_Pipeline_VITIS_LOOP_26_1_fu_42_dysq_address0),
    .dysq_ce0(grp_main_Pipeline_VITIS_LOOP_26_1_fu_42_dysq_ce0),
    .dysq_we0(grp_main_Pipeline_VITIS_LOOP_26_1_fu_42_dysq_we0),
    .dysq_d0(grp_main_Pipeline_VITIS_LOOP_26_1_fu_42_dysq_d0),
    .y_address0(grp_main_Pipeline_VITIS_LOOP_26_1_fu_42_y_address0),
    .y_ce0(grp_main_Pipeline_VITIS_LOOP_26_1_fu_42_y_ce0),
    .y_we0(grp_main_Pipeline_VITIS_LOOP_26_1_fu_42_y_we0),
    .y_d0(grp_main_Pipeline_VITIS_LOOP_26_1_fu_42_y_d0),
    .conv11_i1730_out(grp_main_Pipeline_VITIS_LOOP_26_1_fu_42_conv11_i1730_out),
    .conv11_i1730_out_ap_vld(grp_main_Pipeline_VITIS_LOOP_26_1_fu_42_conv11_i1730_out_ap_vld),
    .grp_fu_86_p_din0(grp_main_Pipeline_VITIS_LOOP_26_1_fu_42_grp_fu_86_p_din0),
    .grp_fu_86_p_dout0(grp_fu_86_p1),
    .grp_fu_86_p_ce(grp_main_Pipeline_VITIS_LOOP_26_1_fu_42_grp_fu_86_p_ce)
);

main_main_Pipeline_VITIS_LOOP_36_3 grp_main_Pipeline_VITIS_LOOP_36_3_fu_51(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_main_Pipeline_VITIS_LOOP_36_3_fu_51_ap_start),
    .ap_done(grp_main_Pipeline_VITIS_LOOP_36_3_fu_51_ap_done),
    .ap_idle(grp_main_Pipeline_VITIS_LOOP_36_3_fu_51_ap_idle),
    .ap_ready(grp_main_Pipeline_VITIS_LOOP_36_3_fu_51_ap_ready),
    .h_address0(grp_main_Pipeline_VITIS_LOOP_36_3_fu_51_h_address0),
    .h_ce0(grp_main_Pipeline_VITIS_LOOP_36_3_fu_51_h_ce0),
    .h_we0(grp_main_Pipeline_VITIS_LOOP_36_3_fu_51_h_we0),
    .h_d0(grp_main_Pipeline_VITIS_LOOP_36_3_fu_51_h_d0)
);

main_main_Pipeline_VITIS_LOOP_31_2 grp_main_Pipeline_VITIS_LOOP_31_2_fu_57(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_main_Pipeline_VITIS_LOOP_31_2_fu_57_ap_start),
    .ap_done(grp_main_Pipeline_VITIS_LOOP_31_2_fu_57_ap_done),
    .ap_idle(grp_main_Pipeline_VITIS_LOOP_31_2_fu_57_ap_idle),
    .ap_ready(grp_main_Pipeline_VITIS_LOOP_31_2_fu_57_ap_ready),
    .conv11_i1730_reload(grp_main_Pipeline_VITIS_LOOP_26_1_fu_42_conv11_i1730_out),
    .g_address0(grp_main_Pipeline_VITIS_LOOP_31_2_fu_57_g_address0),
    .g_ce0(grp_main_Pipeline_VITIS_LOOP_31_2_fu_57_g_ce0),
    .g_we0(grp_main_Pipeline_VITIS_LOOP_31_2_fu_57_g_we0),
    .g_d0(grp_main_Pipeline_VITIS_LOOP_31_2_fu_57_g_d0),
    .d_address0(grp_main_Pipeline_VITIS_LOOP_31_2_fu_57_d_address0),
    .d_ce0(grp_main_Pipeline_VITIS_LOOP_31_2_fu_57_d_ce0),
    .d_we0(grp_main_Pipeline_VITIS_LOOP_31_2_fu_57_d_we0),
    .d_d0(grp_main_Pipeline_VITIS_LOOP_31_2_fu_57_d_d0),
    .grp_fu_86_p_din0(grp_main_Pipeline_VITIS_LOOP_31_2_fu_57_grp_fu_86_p_din0),
    .grp_fu_86_p_dout0(grp_fu_86_p1),
    .grp_fu_86_p_ce(grp_main_Pipeline_VITIS_LOOP_31_2_fu_57_grp_fu_86_p_ce)
);

main_levmarq grp_levmarq_fu_64(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_levmarq_fu_64_ap_start),
    .ap_done(grp_levmarq_fu_64_ap_done),
    .ap_idle(grp_levmarq_fu_64_ap_idle),
    .ap_ready(grp_levmarq_fu_64_ap_ready),
    .dysq_address0(grp_levmarq_fu_64_dysq_address0),
    .dysq_ce0(grp_levmarq_fu_64_dysq_ce0),
    .dysq_q0(dysq_q0),
    .g_address0(grp_levmarq_fu_64_g_address0),
    .g_ce0(grp_levmarq_fu_64_g_ce0),
    .g_we0(grp_levmarq_fu_64_g_we0),
    .g_d0(grp_levmarq_fu_64_g_d0),
    .g_q0(g_q0),
    .d_address0(grp_levmarq_fu_64_d_address0),
    .d_ce0(grp_levmarq_fu_64_d_ce0),
    .d_we0(grp_levmarq_fu_64_d_we0),
    .d_d0(grp_levmarq_fu_64_d_d0),
    .d_q0(d_q0),
    .y_address0(grp_levmarq_fu_64_y_address0),
    .y_ce0(grp_levmarq_fu_64_y_ce0),
    .y_q0(y_q0),
    .h_address0(grp_levmarq_fu_64_h_address0),
    .h_ce0(grp_levmarq_fu_64_h_ce0),
    .h_we0(grp_levmarq_fu_64_h_we0),
    .h_d0(grp_levmarq_fu_64_h_d0),
    .h_address1(grp_levmarq_fu_64_h_address1),
    .h_ce1(grp_levmarq_fu_64_h_ce1),
    .h_q1(h_q1)
);

main_uitofp_32ns_32_7_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
uitofp_32ns_32_7_no_dsp_1_U38(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_86_p0),
    .ce(grp_fu_86_ce),
    .dout(grp_fu_86_p1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_levmarq_fu_64_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state5)) begin
            grp_levmarq_fu_64_ap_start_reg <= 1'b1;
        end else if ((grp_levmarq_fu_64_ap_ready == 1'b1)) begin
            grp_levmarq_fu_64_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_main_Pipeline_VITIS_LOOP_26_1_fu_42_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_main_Pipeline_VITIS_LOOP_26_1_fu_42_ap_start_reg <= 1'b1;
        end else if ((grp_main_Pipeline_VITIS_LOOP_26_1_fu_42_ap_ready == 1'b1)) begin
            grp_main_Pipeline_VITIS_LOOP_26_1_fu_42_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_main_Pipeline_VITIS_LOOP_31_2_fu_57_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_main_Pipeline_VITIS_LOOP_31_2_fu_57_ap_start_reg <= 1'b1;
        end else if ((grp_main_Pipeline_VITIS_LOOP_31_2_fu_57_ap_ready == 1'b1)) begin
            grp_main_Pipeline_VITIS_LOOP_31_2_fu_57_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_main_Pipeline_VITIS_LOOP_36_3_fu_51_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_main_Pipeline_VITIS_LOOP_36_3_fu_51_ap_start_reg <= 1'b1;
        end else if ((grp_main_Pipeline_VITIS_LOOP_36_3_fu_51_ap_ready == 1'b1)) begin
            grp_main_Pipeline_VITIS_LOOP_36_3_fu_51_ap_start_reg <= 1'b0;
        end
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state2_on_subcall_done)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_main_Pipeline_VITIS_LOOP_31_2_fu_57_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((grp_levmarq_fu_64_ap_done == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) & (grp_levmarq_fu_64_ap_done == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) & (grp_levmarq_fu_64_ap_done == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        d_address0 = grp_levmarq_fu_64_d_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        d_address0 = grp_main_Pipeline_VITIS_LOOP_31_2_fu_57_d_address0;
    end else begin
        d_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        d_ce0 = grp_levmarq_fu_64_d_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        d_ce0 = grp_main_Pipeline_VITIS_LOOP_31_2_fu_57_d_ce0;
    end else begin
        d_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        d_d0 = grp_levmarq_fu_64_d_d0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        d_d0 = grp_main_Pipeline_VITIS_LOOP_31_2_fu_57_d_d0;
    end else begin
        d_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        d_we0 = grp_levmarq_fu_64_d_we0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        d_we0 = grp_main_Pipeline_VITIS_LOOP_31_2_fu_57_d_we0;
    end else begin
        d_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        dysq_address0 = grp_levmarq_fu_64_dysq_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        dysq_address0 = grp_main_Pipeline_VITIS_LOOP_26_1_fu_42_dysq_address0;
    end else begin
        dysq_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        dysq_ce0 = grp_levmarq_fu_64_dysq_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        dysq_ce0 = grp_main_Pipeline_VITIS_LOOP_26_1_fu_42_dysq_ce0;
    end else begin
        dysq_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        dysq_we0 = grp_main_Pipeline_VITIS_LOOP_26_1_fu_42_dysq_we0;
    end else begin
        dysq_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        g_address0 = grp_levmarq_fu_64_g_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        g_address0 = grp_main_Pipeline_VITIS_LOOP_31_2_fu_57_g_address0;
    end else begin
        g_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        g_ce0 = grp_levmarq_fu_64_g_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        g_ce0 = grp_main_Pipeline_VITIS_LOOP_31_2_fu_57_g_ce0;
    end else begin
        g_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        g_d0 = grp_levmarq_fu_64_g_d0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        g_d0 = grp_main_Pipeline_VITIS_LOOP_31_2_fu_57_g_d0;
    end else begin
        g_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        g_we0 = grp_levmarq_fu_64_g_we0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        g_we0 = grp_main_Pipeline_VITIS_LOOP_31_2_fu_57_g_we0;
    end else begin
        g_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_86_ce = grp_main_Pipeline_VITIS_LOOP_31_2_fu_57_grp_fu_86_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_86_ce = grp_main_Pipeline_VITIS_LOOP_26_1_fu_42_grp_fu_86_p_ce;
    end else begin
        grp_fu_86_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_86_p0 = grp_main_Pipeline_VITIS_LOOP_31_2_fu_57_grp_fu_86_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_86_p0 = grp_main_Pipeline_VITIS_LOOP_26_1_fu_42_grp_fu_86_p_din0;
    end else begin
        grp_fu_86_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        h_address0 = grp_levmarq_fu_64_h_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        h_address0 = grp_main_Pipeline_VITIS_LOOP_36_3_fu_51_h_address0;
    end else begin
        h_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        h_ce0 = grp_levmarq_fu_64_h_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        h_ce0 = grp_main_Pipeline_VITIS_LOOP_36_3_fu_51_h_ce0;
    end else begin
        h_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        h_ce1 = grp_levmarq_fu_64_h_ce1;
    end else begin
        h_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        h_d0 = grp_levmarq_fu_64_h_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        h_d0 = grp_main_Pipeline_VITIS_LOOP_36_3_fu_51_h_d0;
    end else begin
        h_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        h_we0 = grp_levmarq_fu_64_h_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        h_we0 = grp_main_Pipeline_VITIS_LOOP_36_3_fu_51_h_we0;
    end else begin
        h_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        y_address0 = grp_levmarq_fu_64_y_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        y_address0 = grp_main_Pipeline_VITIS_LOOP_26_1_fu_42_y_address0;
    end else begin
        y_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        y_ce0 = grp_levmarq_fu_64_y_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        y_ce0 = grp_main_Pipeline_VITIS_LOOP_26_1_fu_42_y_ce0;
    end else begin
        y_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        y_we0 = grp_main_Pipeline_VITIS_LOOP_26_1_fu_42_y_we0;
    end else begin
        y_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b0 == ap_block_state2_on_subcall_done) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (grp_main_Pipeline_VITIS_LOOP_31_2_fu_57_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (grp_levmarq_fu_64_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

always @ (*) begin
    ap_block_state2_on_subcall_done = ((grp_main_Pipeline_VITIS_LOOP_36_3_fu_51_ap_done == 1'b0) | (grp_main_Pipeline_VITIS_LOOP_26_1_fu_42_ap_done == 1'b0));
end

assign ap_return = 32'd0;

assign grp_levmarq_fu_64_ap_start = grp_levmarq_fu_64_ap_start_reg;

assign grp_main_Pipeline_VITIS_LOOP_26_1_fu_42_ap_start = grp_main_Pipeline_VITIS_LOOP_26_1_fu_42_ap_start_reg;

assign grp_main_Pipeline_VITIS_LOOP_31_2_fu_57_ap_start = grp_main_Pipeline_VITIS_LOOP_31_2_fu_57_ap_start_reg;

assign grp_main_Pipeline_VITIS_LOOP_36_3_fu_51_ap_start = grp_main_Pipeline_VITIS_LOOP_36_3_fu_51_ap_start_reg;

endmodule //main
