designtop="Stimulator_TestBench.TB_4CH_ST_V2:schematic"
cell="CH_SEL_MUX_V2" lib="Stimulator_Model" view="verilogams" 
cell="Current_Source" lib="Stimulator_Model" view="verilogams" 
cell="Current_Mirror" lib="Stimulator_Model" view="verilogams" 
cell="isource" view="analogtext" 
cell="Digital_Stimulus_ST_V2" lib="Stimulator_Model" view="functional" 
cell="vsource" view="analogtext" 
cell="resistor" view="analogtext" 
cell="H_Bridge" lib="Stimulator_Model" view="verilogams" 
