verilog xil_defaultlib --include "../../../../vivado_proj_v2.srcs/sources_1/bd/design_2/ipshared/ec67/hdl" --include "../../../../vivado_proj_v2.srcs/sources_1/bd/design_2/ipshared/6b56/hdl" \
"../../../bd/design_2/ip/design_2_processing_system7_0_0/sim/design_2_processing_system7_0_0.v" \
"../../../../vivado_proj_v2.srcs/sources_1/bd/design_2/ipshared/120f/hdl/verilog/conv2d_AXILiteS_s_axi.v" \
"../../../../vivado_proj_v2.srcs/sources_1/bd/design_2/ipshared/120f/hdl/verilog/conv2d_fadd_32ns_bkb.v" \
"../../../../vivado_proj_v2.srcs/sources_1/bd/design_2/ipshared/120f/hdl/verilog/conv2d_filter.v" \
"../../../../vivado_proj_v2.srcs/sources_1/bd/design_2/ipshared/120f/hdl/verilog/conv2d_fmul_32ns_cud.v" \
"../../../../vivado_proj_v2.srcs/sources_1/bd/design_2/ipshared/120f/hdl/verilog/conv2d_input_0.v" \
"../../../../vivado_proj_v2.srcs/sources_1/bd/design_2/ipshared/120f/hdl/verilog/regslice_core.v" \
"../../../../vivado_proj_v2.srcs/sources_1/bd/design_2/ipshared/120f/hdl/verilog/conv2d.v" \
"../../../bd/design_2/ip/design_2_xbar_0/sim/design_2_xbar_0.v" \
"../../../bd/design_2/ip/design_2_auto_pc_0/sim/design_2_auto_pc_0.v" \
"../../../bd/design_2/ip/design_2_xbar_1/sim/design_2_xbar_1.v" \
"../../../bd/design_2/ip/design_2_auto_us_0/sim/design_2_auto_us_0.v" \
"../../../bd/design_2/ip/design_2_auto_pc_1/sim/design_2_auto_pc_1.v" \
"../../../bd/design_2/ip/design_2_xbar_2/sim/design_2_xbar_2.v" \
"../../../bd/design_2/ip/design_2_auto_us_1/sim/design_2_auto_us_1.v" \
"../../../bd/design_2/ip/design_2_auto_us_2/sim/design_2_auto_us_2.v" \
"../../../bd/design_2/ip/design_2_auto_pc_2/sim/design_2_auto_pc_2.v" \
"../../../bd/design_2/sim/design_2.v" \

verilog xil_defaultlib "glbl.v"

nosort
