SOURCE: Hardware_Manual_guide/node02B9.html
TITLE: K / Timing / Multiple Transfer Cycle Timing

K / Timing / Multiple Transfer Cycle Timing ]" border=0> No. Name Symbol Min Max --- ---- ------ --- --- 1 Address setup to /FCS TAFS 15ns -- 2 Address hold from /FCS THAF 10ns -- 3 /FCS to /SLAVEn , /MTACK delay TSLV -- 25ns 4 /FCS to DOE delay TDOE 30ns -- 5 DOE to /DSn , /MTCR delay TDS 10ns -- 6 Data setup to /DTACK TRDS 0ns -- 7 /DTACK to /FCS , /MTCR off TOFF 10ns -- 8 Master signal hold from /FCS off THMC 0ns 5ns 9 Slave signal hold from /FCS off THSC 0ns 15ns 10 Write data setup to /DSn TWDS 5ns -- 13 Address, READ setup to /MTCR TAMS 5ns -- 14 /MTCR off to /MTCR on TREF 10ns -- 15 Address, READ hold from /MTCR THAM 0ns -- 16 /MTACK off to /MTCR TBCD 10ns -- 17 Slave signal hold from /MTCR off THSM 0ns 5ns ______ ___________ /FCS \ | | / \____________________________________________/ | | | | | | 2->| | | | | | | | | 15->| | | | | | | | | __________________________ | _______________________ READ \ | / | | \____________/ | | 3->| | | __________ | | | | __ /SLAVEn \ | / \_________________________________________________/ | | | | | | 16->| | | | | | | | | | | | | __________________ | | ___ ___ | | _________ /DTACK \ | / \ / \ | / \_______/ \_______/ \______/ | | | | | | | | | | Figure K-12: Multiple Transfer Cycle Timing [Back to Amiga Developer Docs ]
