<module name="CPDMA" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="CPDMA_TX_IDVER" acronym="CPDMA_TX_IDVER" offset="0x0" width="32" description="CPDMA_REGS TX revision register">
    <bitfield id="REVISION" width="32" begin="31" end="0" resetval="0x-" description="CPDMA TX Revision Value" range="" rwaccess="R"/>
  </register>
  <register id="CPDMA_TX_CONTROL" acronym="CPDMA_TX_CONTROL" offset="0x4" width="32" description="CPDMA_REGS TX control register">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="TX_EN" width="1" begin="0" end="0" resetval="0x0" description="TX Enable 0 - Disabled 1 - Enabled" range="" rwaccess="RW"/>
  </register>
  <register id="CPDMA_TX_TEARDOWN" acronym="CPDMA_TX_TEARDOWN" offset="0x8" width="32" description="CPDMA_REGS TX teardown register">
    <bitfield id="TX_TDN_RDY" width="1" begin="31" end="31" resetval="0x0" description="Tx Teardown Ready - read as zero, but is always assumed to be one (unused)." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="28" begin="30" end="3" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="TX_TDN_CH" width="3" begin="2" end="0" resetval="0x0" description="Tx Teardown Channel - Transmit channel teardown is commanded by writing the encoded value of the transmit channel to be torn down. The teardown register is read as zero." range="" rwaccess="RW"/>
  </register>
  <register id="CPDMA_RX_IDVER" acronym="CPDMA_RX_IDVER" offset="0x10" width="32" description="CPDMA_REGS RX revision register">
    <bitfield id="REVISION" width="32" begin="31" end="0" resetval="0x-" description="RX Revision Value" range="" rwaccess="R"/>
  </register>
  <register id="CPDMA_RX_CONTROL" acronym="CPDMA_RX_CONTROL" offset="0x14" width="32" description="CPDMA_REGS RX control register">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RX_EN" width="1" begin="0" end="0" resetval="0x0" description="RX DMA Enable 0 - Disabled 1 - Enabled" range="" rwaccess="RW"/>
  </register>
  <register id="CPDMA_RX_TEARDOWN" acronym="CPDMA_RX_TEARDOWN" offset="0x18" width="32" description="CPDMA_REGS RX teardown register">
    <bitfield id="RX_TDN_RDY" width="1" begin="31" end="31" resetval="0x0" description="Teardown Ready - read as zero, but is always assumed to be one (unused)." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="28" begin="30" end="3" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RX_TDN_CH" width="3" begin="2" end="0" resetval="0x0" description="Rx Teardown Channel -Receive channel teardown is commanded by writing the encoded value of the receive channel to be torn down. The teardown register is read as zero." range="" rwaccess="RW"/>
  </register>
  <register id="CPDMA_SOFT_RESET" acronym="CPDMA_SOFT_RESET" offset="0x1C" width="32" description="CPDMA_REGS soft reset register">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SOFT_RESET" width="1" begin="0" end="0" resetval="0x0" description="Software reset - Writing a one to this bit causes the CPDMA logic to be reset. Software reset occurs when the RX and TX DMA Controllers are in an idle state to avoid locking up the VBUSP bus. After writing a one to this bit, it may be polled to determine if the reset has occurred. If a one is read, the reset has not yet occurred. If a zero is read then reset has occurred." range="" rwaccess="RW"/>
  </register>
  <register id="CPDMA_DMACONTROL" acronym="CPDMA_DMACONTROL" offset="0x20" width="32" description="CPDMA_REGS CPDMA control register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="TX_RLIM" width="8" begin="15" end="8" resetval="0x0" description="Transmit Rate Limit Channel Bus 00000000 - no rate-limited channels 10000000 - channel 7 is rate-limited 11000000 - channels 7 downto 6 are rate-limited 11100000 - channels 7 downto 5 are rate-limited 11110000 - channels 7 downto 4 are rate-limited 11111000 - channels 7 downto 3 are rate-limited 11111100 - channels 7 downto 2 are rate-limited 11111110 - channels 7 downto 1 are rate-limited 11111111 - channels 7 downto 0 are rate-limited all others invalid - this bus must be set MSB towards LSB. TX_PTYPE must be set if any TX_RLIM bit is set for fixed priority." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RX_CEF" width="1" begin="4" end="4" resetval="0x0" description="RX Copy Error Frames Enable - Enables DMA overrun frames to be transferred to memory (up to the point of overrun). The overrun error bit will be set in the frame EOP buffer descriptor. Overrun frame data will be filtered when RX_CEF is not set. Frames coming from the receive FIFO with other error bits set are not effected by this bit. 0 - Frames containing overrun errors are filtered. 1 - Frames containing overrun errors are transferred to memory." range="" rwaccess="RW"/>
    <bitfield id="CMD_IDLE" width="1" begin="3" end="3" resetval="0x0" description="Command Idle 0 - Idle not commanded 1 - Idle Commanded (read IDLE in CPDMA_DMASTATUS)" range="" rwaccess="RW"/>
    <bitfield id="RX_OFFLEN_BLOCK" width="1" begin="2" end="2" resetval="0x0" description="Receive Offset/Length word write block. 0 - Do not block the DMA writes to the receive buffer descriptor offset/buffer length word. The offset/buffer length word is written as specified in CPPI 3.0. 1 - Block all CPDMA DMA controller writes to the receive buffer descriptor offset/buffer length words during CPPI packet processing. when this bit is set, the CPDMA will never write the third word to any receive buffer descriptor." range="" rwaccess="RW"/>
    <bitfield id="RX_OWNERSHIP" width="1" begin="1" end="1" resetval="0x0" description="Receive Ownership Write Bit Value. 0 - The CPDMA writes the receive ownership bit to zero at the end of packet processing as specified in CPPI 3.0. 1 - The CPDMA writes the receive ownership bit to one at the end of packet processing. Users who do not use the ownership mechanism can use this mode to preclude the necessity of software having to set this bit each time the buffer descriptor is used." range="" rwaccess="RW"/>
    <bitfield id="TX_PTYPE" width="1" begin="0" end="0" resetval="0x0" description="Transmit Queue Priority Type 0 - The queue uses a round robin scheme to select the next channel for transmission. 1 - The queue uses a fixed (channel 7 highest priority) priority scheme to select the next channel for transmission" range="" rwaccess="RW"/>
  </register>
  <register id="CPDMA_DMASTATUS" acronym="CPDMA_DMASTATUS" offset="0x24" width="32" description="CPDMA_REGS CPDMA status register">
    <bitfield id="IDLE" width="1" begin="31" end="31" resetval="0x0" description="Idle Status Bit - Indicates when set that the CPDMA is not transferring a packet on transmit or receive." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="30" end="24" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="TX_HOST_ERR_CODE" width="4" begin="23" end="20" resetval="0x0" description="TX Host Error Code - This field is set to indicate CPDMA detected TX DMA related host errors. The host should read this field after a HOST_ERR_INT to determine the error. Host error Interrupts require hardware reset in order to recover. A zero packet length is an error, but it is not detected. 0x0 - No error 0x1 - SOP error. 0x2 - Ownership bit not set in SOP buffer. 0x3 - Zero Next Buffer Descriptor Pointer Without EOP 0x4 - Zero Buffer Pointer. 0x5 - Zero Buffer Length 0x6 - Packet Length Error (sum of buffers is less than packet length) 0x7 - 1xF - reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="TX_ERR_CH" width="3" begin="18" end="16" resetval="0x0" description="TX Host Error Channel - This field indicates which TX channel (if applicable) the host error occurred on. This field is cleared to zero on a host read." range="" rwaccess="R"/>
    <bitfield id="RX_HOST_ERR_CODE" width="4" begin="15" end="12" resetval="0x0" description="RX Host Error Code - This field is set to indicate CPDMA detected RX DMA related host errors. The host should read this field after a HOST_ERR_INT to determine the error. Host error Interrupts require hardware reset in order to recover. 0x0 - No error 0x1 - reserved 0x2 - Ownership bit not set in input buffer. 0x3 - reserved 0x4 - Zero Buffer Pointer. 0x5 - Zero buffer length on non-SOP descriptor 0x6 - SOP buffer length not greater than offset 0x7 - 1xF - reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RX_ERR_CH" width="3" begin="10" end="8" resetval="0x0" description="RX Host Error Channel - This field indicates which RX channel the host error occurred on. This field is cleared to zero on a host read." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="8" begin="7" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CPDMA_RX_BUFFER_OFFSET" acronym="CPDMA_RX_BUFFER_OFFSET" offset="0x28" width="32" description="CPDMA_REGS receive buffer offset">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RX_BUFFER_OFFSET" width="16" begin="15" end="0" resetval="0x0" description="Receive Buffer Offset Value - The RX_BUFFER_OFFSET will be written by the port into each frame SOP buffer descriptor buffer_offset field. The frame data will begin after the rx_buffer_offset value of bytes. A value of 0x0000 indicates that there are no unused bytes at the beginning of the data and that valid data begins on the first byte of the buffer. A value of 0x000F (decimal 15) indicates that the first 15 bytes of the buffer are to be ignored by the port and that valid buffer data starts on byte 16 of the buffer. This value is used for all channels." range="" rwaccess="RW"/>
  </register>
  <register id="CPDMA_EMCONTROL" acronym="CPDMA_EMCONTROL" offset="0x2C" width="32" description="CPDMA_REGS emulation control">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SOFT" width="1" begin="1" end="1" resetval="0x0" description="Emulation Soft Bit" range="" rwaccess="RW"/>
    <bitfield id="FREE" width="1" begin="0" end="0" resetval="0x0" description="Emulation Free Bit" range="" rwaccess="RW"/>
  </register>
  <register id="CPDMA_TX_PRI0_RATE" acronym="CPDMA_TX_PRI0_RATE" offset="0x30" width="32" description="CPDMA_REGS transmit (ingress) priority 0 rate">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PRIN_IDLE_CNT" width="14" begin="29" end="16" resetval="0x0" description="Priority ( 7:0) idle count" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PRIN_SEND_CNT" width="14" begin="13" end="0" resetval="0x0" description="Priority ( 7:0) send count" range="" rwaccess="RW"/>
  </register>
  <register id="CPDMA_TX_PRI1_RATE" acronym="CPDMA_TX_PRI1_RATE" offset="0x34" width="32" description="CPDMA_REGS transmit (ingress) priority 1 rate">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PRIN_IDLE_CNT" width="14" begin="29" end="16" resetval="0x0" description="Priority ( 7:0) idle count" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PRIN_SEND_CNT" width="14" begin="13" end="0" resetval="0x0" description="Priority ( 7:0) send count" range="" rwaccess="RW"/>
  </register>
  <register id="CPDMA_TX_PRI2_RATE" acronym="CPDMA_TX_PRI2_RATE" offset="0x38" width="32" description="CPDMA_REGS transmit (ingress) priority 2 rate">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PRIN_IDLE_CNT" width="14" begin="29" end="16" resetval="0x0" description="Priority ( 7:0) idle count" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PRIN_SEND_CNT" width="14" begin="13" end="0" resetval="0x0" description="Priority ( 7:0) send count" range="" rwaccess="RW"/>
  </register>
  <register id="CPDMA_TX_PRI3_RATE" acronym="CPDMA_TX_PRI3_RATE" offset="0x3C" width="32" description="CPDMA_REGS transmit (ingress) priority 3 rate">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PRIN_IDLE_CNT" width="14" begin="29" end="16" resetval="0x0" description="Priority ( 7:0) idle count" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PRIN_SEND_CNT" width="14" begin="13" end="0" resetval="0x0" description="Priority ( 7:0) send count" range="" rwaccess="RW"/>
  </register>
  <register id="CPDMA_TX_PRI4_RATE" acronym="CPDMA_TX_PRI4_RATE" offset="0x40" width="32" description="CPDMA_REGS transmit (ingress) priority 4 rate">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PRIN_IDLE_CNT" width="14" begin="29" end="16" resetval="0x0" description="Priority ( 7:0) idle count" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PRIN_SEND_CNT" width="14" begin="13" end="0" resetval="0x0" description="Priority ( 7:0) send count" range="" rwaccess="RW"/>
  </register>
  <register id="CPDMA_TX_PRI5_RATE" acronym="CPDMA_TX_PRI5_RATE" offset="0x44" width="32" description="CPDMA_REGS transmit (ingress) priority 5 rate">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PRIN_IDLE_CNT" width="14" begin="29" end="16" resetval="0x0" description="Priority ( 7:0) idle count" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PRIN_SEND_CNT" width="14" begin="13" end="0" resetval="0x0" description="Priority ( 7:0) send count" range="" rwaccess="RW"/>
  </register>
  <register id="CPDMA_TX_PRI6_RATE" acronym="CPDMA_TX_PRI6_RATE" offset="0x48" width="32" description="CPDMA_REGS TRANSMIT (INGRESS) PRIORITY 6 RATE">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PRIN_IDLE_CNT" width="14" begin="29" end="16" resetval="0x0" description="Priority ( 7:0) idle count" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PRIN_SEND_CNT" width="14" begin="13" end="0" resetval="0x0" description="Priority ( 7:0) send count" range="" rwaccess="RW"/>
  </register>
  <register id="CPDMA_TX_PRI7_RATE" acronym="CPDMA_TX_PRI7_RATE" offset="0x4C" width="32" description="CPDMA_REGS transmit (ingress) priority 7 rate">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PRIN_IDLE_CNT" width="14" begin="29" end="16" resetval="0x0" description="Priority ( 7:0) idle count" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PRIN_SEND_CNT" width="14" begin="13" end="0" resetval="0x0" description="Priority ( 7:0) send count" range="" rwaccess="RW"/>
  </register>
  <register id="CPDMA_TX_INTSTAT_RAW" acronym="CPDMA_TX_INTSTAT_RAW" offset="0x80" width="32" description="CPDMA_INT TX interrupt status register (raw value)">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="TX7_PEND" width="1" begin="7" end="7" resetval="0x0" description="TX7_PEND raw int read (before mask)." range="" rwaccess="R"/>
    <bitfield id="TX6_PEND" width="1" begin="6" end="6" resetval="0x0" description="TX6_PEND raw int read (before mask)." range="" rwaccess="R"/>
    <bitfield id="TX5_PEND" width="1" begin="5" end="5" resetval="0x0" description="TX5_PEND raw int read (before mask)." range="" rwaccess="R"/>
    <bitfield id="TX4_PEND" width="1" begin="4" end="4" resetval="0x0" description="TX4_PEND raw int read (before mask)." range="" rwaccess="R"/>
    <bitfield id="TX3_PEND" width="1" begin="3" end="3" resetval="0x0" description="TX3_PEND raw int read (before mask)." range="" rwaccess="R"/>
    <bitfield id="TX2_PEND" width="1" begin="2" end="2" resetval="0x0" description="TX2_PEND raw int read (before mask)." range="" rwaccess="R"/>
    <bitfield id="TX1_PEND" width="1" begin="1" end="1" resetval="0x0" description="TX1_PEND raw int read (before mask)." range="" rwaccess="R"/>
    <bitfield id="TX0_PEND" width="1" begin="0" end="0" resetval="0x0" description="TX0_PEND raw int read (before mask)." range="" rwaccess="R"/>
  </register>
  <register id="CPDMA_TX_INTSTAT_MASKED" acronym="CPDMA_TX_INTSTAT_MASKED" offset="0x84" width="32" description="CPDMA_INT TX interrupt status register (masked value)">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="TX7_PEND" width="1" begin="7" end="7" resetval="0x0" description="TX7_PEND masked interrupt read." range="" rwaccess="R"/>
    <bitfield id="TX6_PEND" width="1" begin="6" end="6" resetval="0x0" description="TX6_PEND masked interrupt read." range="" rwaccess="R"/>
    <bitfield id="TX5_PEND" width="1" begin="5" end="5" resetval="0x0" description="TX5_PEND masked interrupt read." range="" rwaccess="R"/>
    <bitfield id="TX4_PEND" width="1" begin="4" end="4" resetval="0x0" description="TX4_PEND masked interrupt read." range="" rwaccess="R"/>
    <bitfield id="TX3_PEND" width="1" begin="3" end="3" resetval="0x0" description="TX3_PEND masked interrupt read." range="" rwaccess="R"/>
    <bitfield id="TX2_PEND" width="1" begin="2" end="2" resetval="0x0" description="TX2_PEND masked interrupt read." range="" rwaccess="R"/>
    <bitfield id="TX1_PEND" width="1" begin="1" end="1" resetval="0x0" description="TX1_PEND masked interrupt read." range="" rwaccess="R"/>
    <bitfield id="TX0_PEND" width="1" begin="0" end="0" resetval="0x0" description="TX0_PEND masked interrupt read." range="" rwaccess="R"/>
  </register>
  <register id="CPDMA_TX_INTMASK_SET" acronym="CPDMA_TX_INTMASK_SET" offset="0x88" width="32" description="CPDMA_INT TX interrupt mask set register">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="TX7_MASK" width="1" begin="7" end="7" resetval="0x0" description="TX Channel 7 Mask - Write one to enable interrupt." range="" rwaccess="RW"/>
    <bitfield id="TX6_MASK" width="1" begin="6" end="6" resetval="0x0" description="TX Channel 6 Mask - Write one to enable interrupt." range="" rwaccess="RW"/>
    <bitfield id="TX5_MASK" width="1" begin="5" end="5" resetval="0x0" description="TX Channel 5 Mask - Write one to enable interrupt." range="" rwaccess="RW"/>
    <bitfield id="TX4_MASK" width="1" begin="4" end="4" resetval="0x0" description="TX Channel 4 Mask - Write one to enable interrupt." range="" rwaccess="RW"/>
    <bitfield id="TX3_MASK" width="1" begin="3" end="3" resetval="0x0" description="TX Channel 3 Mask - Write one to enable interrupt." range="" rwaccess="RW"/>
    <bitfield id="TX2_MASK" width="1" begin="2" end="2" resetval="0x0" description="TX Channel 2 Mask - Write one to enable interrupt." range="" rwaccess="RW"/>
    <bitfield id="TX1_MASK" width="1" begin="1" end="1" resetval="0x0" description="TX Channel 1 Mask - Write one to enable interrupt." range="" rwaccess="RW"/>
    <bitfield id="TX0_MASK" width="1" begin="0" end="0" resetval="0x0" description="TX Channel 0 Mask - Write one to enable interrupt." range="" rwaccess="RW"/>
  </register>
  <register id="CPDMA_TX_INTMASK_CLEAR" acronym="CPDMA_TX_INTMASK_CLEAR" offset="0x8C" width="32" description="CPDMA_INT TX Interrupt mask clear register">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="TX7_MASK" width="1" begin="7" end="7" resetval="0x0" description="TX Channel 7 Mask - Write one to disable interrupt." range="" rwaccess="RW"/>
    <bitfield id="TX6_MASK" width="1" begin="6" end="6" resetval="0x0" description="TX Channel 6 Mask - Write one to disable interrupt." range="" rwaccess="RW"/>
    <bitfield id="TX5_MASK" width="1" begin="5" end="5" resetval="0x0" description="TX Channel 5 Mask - Write one to disable interrupt." range="" rwaccess="RW"/>
    <bitfield id="TX4_MASK" width="1" begin="4" end="4" resetval="0x0" description="TX Channel 4 Mask - Write one to disable interrupt." range="" rwaccess="RW"/>
    <bitfield id="TX3_MASK" width="1" begin="3" end="3" resetval="0x0" description="TX Channel 3 Mask - Write one to disable interrupt." range="" rwaccess="RW"/>
    <bitfield id="TX2_MASK" width="1" begin="2" end="2" resetval="0x0" description="TX Channel 2 Mask - Write one to disable interrupt." range="" rwaccess="RW"/>
    <bitfield id="TX1_MASK" width="1" begin="1" end="1" resetval="0x0" description="TX Channel 1 Mask - Write one to disable interrupt." range="" rwaccess="RW"/>
    <bitfield id="TX0_MASK" width="1" begin="0" end="0" resetval="0x0" description="TX Channel 0 Mask - Write one to disable interrupt." range="" rwaccess="RW"/>
  </register>
  <register id="CPDMA_IN_VECTOR" acronym="CPDMA_IN_VECTOR" offset="0x90" width="32" description="CPDMA_INT input vector (read only)">
    <bitfield id="DMA_IN_VECTOR" width="32" begin="31" end="0" resetval="0x0" description="DMA Input Vector - The value of DMA_IN_VECTOR is reset to zero, but will change to the IN_VECTOR bus value one clock after reset is deasserted. Thereafter, this value will change to a new IN_VECTOR value one clock after the IN_VECTOR value changes." range="" rwaccess="R"/>
  </register>
  <register id="CPDMA_EOI_VECTOR" acronym="CPDMA_EOI_VECTOR" offset="0x94" width="32" description="CPDMA_INT end of interrupt vector">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DMA_EOI_VECTOR" width="5" begin="4" end="0" resetval="0x0" description="DMA End of Interrupt Vector - The EOI_VECTOR( 4:0) pins reflect the value written to this location one MAIN_CLK cycle after a write to this location. The EOI_WR signal is asserted for a single clock cycle after a latency of two MAIN_CLK cycles when a write is performed to this location." range="" rwaccess="RW"/>
  </register>
  <register id="CPDMA_RX_INTSTAT_RAW" acronym="CPDMA_RX_INTSTAT_RAW" offset="0xA0" width="32" description="CPDMA_INT RX Interrupt status register (raw value)">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RX7_THRESH_PEND" width="1" begin="15" end="15" resetval="0x0" description="RX7_THRESH_PEND raw int read (before mask)." range="" rwaccess="R"/>
    <bitfield id="RX6_THRESH_PEND" width="1" begin="14" end="14" resetval="0x0" description="RX6_THRESH_PEND raw int read (before mask)." range="" rwaccess="R"/>
    <bitfield id="RX5_THRESH_PEND" width="1" begin="13" end="13" resetval="0x0" description="RX5_THRESH_PEND raw int read (before mask)." range="" rwaccess="R"/>
    <bitfield id="RX4_THRESH_PEND" width="1" begin="12" end="12" resetval="0x0" description="RX4_THRESH_PEND raw int read (before mask)." range="" rwaccess="R"/>
    <bitfield id="RX3_THRESH_PEND" width="1" begin="11" end="11" resetval="0x0" description="RX3_THRESH_PEND raw int read (before mask)." range="" rwaccess="R"/>
    <bitfield id="RX2_THRESH_PEND" width="1" begin="10" end="10" resetval="0x0" description="RX2_THRESH_PEND raw int read (before mask)." range="" rwaccess="R"/>
    <bitfield id="RX1_THRESH_PEND" width="1" begin="9" end="9" resetval="0x0" description="RX1_THRESH_PEND raw int read (before mask)." range="" rwaccess="R"/>
    <bitfield id="RX0_THRESH_PEND" width="1" begin="8" end="8" resetval="0x0" description="RX0_THRESH_PEND raw int read (before mask)." range="" rwaccess="R"/>
    <bitfield id="RX7_PEND" width="1" begin="7" end="7" resetval="0x0" description="RX7_PEND raw int read (before mask)." range="" rwaccess="R"/>
    <bitfield id="RX6_PEND" width="1" begin="6" end="6" resetval="0x0" description="RX6_PEND raw int read (before mask)." range="" rwaccess="R"/>
    <bitfield id="RX5_PEND" width="1" begin="5" end="5" resetval="0x0" description="RX5_PEND raw int read (before mask)." range="" rwaccess="R"/>
    <bitfield id="RX4_PEND" width="1" begin="4" end="4" resetval="0x0" description="RX4_PEND raw int read (before mask)." range="" rwaccess="R"/>
    <bitfield id="RX3_PEND" width="1" begin="3" end="3" resetval="0x0" description="RX3_PEND raw int read (before mask)." range="" rwaccess="R"/>
    <bitfield id="RX2_PEND" width="1" begin="2" end="2" resetval="0x0" description="RX2_PEND raw int read (before mask)." range="" rwaccess="R"/>
    <bitfield id="RX1_PEND" width="1" begin="1" end="1" resetval="0x0" description="RX1_PEND raw int read (before mask)." range="" rwaccess="R"/>
    <bitfield id="RX0_PEND" width="1" begin="0" end="0" resetval="0x0" description="RX0_PEND raw int read (before mask)." range="" rwaccess="R"/>
  </register>
  <register id="CPDMA_RX_INTSTAT_MASKED" acronym="CPDMA_RX_INTSTAT_MASKED" offset="0xA4" width="32" description="CPDMA_INT RX interrupt status register (masked value)">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RX7_THRESH_PEND" width="1" begin="15" end="15" resetval="0x0" description="RX7_THRESH_PEND masked int read." range="" rwaccess="R"/>
    <bitfield id="RX6_THRESH_PEND" width="1" begin="14" end="14" resetval="0x0" description="RX6_THRESH_PEND masked int read." range="" rwaccess="R"/>
    <bitfield id="RX5_THRESH_PEND" width="1" begin="13" end="13" resetval="0x0" description="RX5_THRESH_PEND masked int read." range="" rwaccess="R"/>
    <bitfield id="RX4_THRESH_PEND" width="1" begin="12" end="12" resetval="0x0" description="RX4_THRESH_PEND masked int read." range="" rwaccess="R"/>
    <bitfield id="RX3_THRESH_PEND" width="1" begin="11" end="11" resetval="0x0" description="RX3_THRESH_PEND masked int read." range="" rwaccess="R"/>
    <bitfield id="RX2_THRESH_PEND" width="1" begin="10" end="10" resetval="0x0" description="RX2_THRESH_PEND masked int read." range="" rwaccess="R"/>
    <bitfield id="RX1_THRESH_PEND" width="1" begin="9" end="9" resetval="0x0" description="RX1_THRESH_PEND masked int read." range="" rwaccess="R"/>
    <bitfield id="RX0_THRESH_PEND" width="1" begin="8" end="8" resetval="0x0" description="RX0_THRESH_PEND masked int read." range="" rwaccess="R"/>
    <bitfield id="RX7_PEND" width="1" begin="7" end="7" resetval="0x0" description="RX7_PEND masked int read." range="" rwaccess="R"/>
    <bitfield id="RX6_PEND" width="1" begin="6" end="6" resetval="0x0" description="RX6_PEND masked int read." range="" rwaccess="R"/>
    <bitfield id="RX5_PEND" width="1" begin="5" end="5" resetval="0x0" description="RX5_PEND masked int read." range="" rwaccess="R"/>
    <bitfield id="RX4_PEND" width="1" begin="4" end="4" resetval="0x0" description="RX4_PEND masked int read." range="" rwaccess="R"/>
    <bitfield id="RX3_PEND" width="1" begin="3" end="3" resetval="0x0" description="RX3_PEND masked int read." range="" rwaccess="R"/>
    <bitfield id="RX2_PEND" width="1" begin="2" end="2" resetval="0x0" description="RX2_PEND masked int read." range="" rwaccess="R"/>
    <bitfield id="RX1_PEND" width="1" begin="1" end="1" resetval="0x0" description="RX1_PEND masked int read." range="" rwaccess="R"/>
    <bitfield id="RX0_PEND" width="1" begin="0" end="0" resetval="0x0" description="RX0_PEND masked int read." range="" rwaccess="R"/>
  </register>
  <register id="CPDMA_RX_INTMASK_SET" acronym="CPDMA_RX_INTMASK_SET" offset="0xA8" width="32" description="CPDMA_INT RX interrupt mask set register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RX7_THRESH_PEND_MASK" width="1" begin="15" end="15" resetval="0x0" description="RX Channel 7 Threshold Pending Int. Mask - Write one to enable Int." range="" rwaccess="RW"/>
    <bitfield id="RX6_THRESH_PEND_MASK" width="1" begin="14" end="14" resetval="0x0" description="RX Channel 6 Threshold Pending Int. Mask - Write one to enable Int." range="" rwaccess="RW"/>
    <bitfield id="RX5_THRESH_PEND_MASK" width="1" begin="13" end="13" resetval="0x0" description="RX Channel 5 Threshold Pending Int. Mask - Write one to enable Int." range="" rwaccess="RW"/>
    <bitfield id="RX4_THRESH_PEND_MASK" width="1" begin="12" end="12" resetval="0x0" description="RX Channel 4 Threshold Pending Int. Mask - Write one to enable Int." range="" rwaccess="RW"/>
    <bitfield id="RX3_THRESH_PEND_MASK" width="1" begin="11" end="11" resetval="0x0" description="RX Channel 3 Threshold Pending Int. Mask - Write one to enable Int." range="" rwaccess="RW"/>
    <bitfield id="RX2_THRESH_PEND_MASK" width="1" begin="10" end="10" resetval="0x0" description="RX Channel 2 Threshold Pending Int. Mask - Write one to enable Int." range="" rwaccess="RW"/>
    <bitfield id="RX1_THRESH_PEND_MASK" width="1" begin="9" end="9" resetval="0x0" description="RX Channel 1 Threshold Pending Int. Mask - Write one to enable Int." range="" rwaccess="RW"/>
    <bitfield id="RX0_THRESH_PEND_MASK" width="1" begin="8" end="8" resetval="0x0" description="RX Channel 0 Threshold Pending Int. Mask - Write one to enable Int." range="" rwaccess="RW"/>
    <bitfield id="RX7_PEND_MASK" width="1" begin="7" end="7" resetval="0x0" description="RX Channel 7 Pending Int. Mask - Write one to enable Int." range="" rwaccess="RW"/>
    <bitfield id="RX6_PEND_MASK" width="1" begin="6" end="6" resetval="0x0" description="RX Channel 6 Pending Int. Mask - Write one to enable Int." range="" rwaccess="RW"/>
    <bitfield id="RX5_PEND_MASK" width="1" begin="5" end="5" resetval="0x0" description="RX Channel 5 Pending Int. Mask - Write one to enable Int." range="" rwaccess="RW"/>
    <bitfield id="RX4_PEND_MASK" width="1" begin="4" end="4" resetval="0x0" description="RX Channel 4 Pending Int. Mask - Write one to enable Int." range="" rwaccess="RW"/>
    <bitfield id="RX3_PEND_MASK" width="1" begin="3" end="3" resetval="0x0" description="RX Channel 3 Pending Int. Mask - Write one to enable Int." range="" rwaccess="RW"/>
    <bitfield id="RX2_PEND_MASK" width="1" begin="2" end="2" resetval="0x0" description="RX Channel 2 Pending Int. Mask - Write one to enable Int." range="" rwaccess="RW"/>
    <bitfield id="RX1_PEND_MASK" width="1" begin="1" end="1" resetval="0x0" description="RX Channel 1 Pending Int. Mask - Write one to enable Int." range="" rwaccess="RW"/>
    <bitfield id="RX0_PEND_MASK" width="1" begin="0" end="0" resetval="0x0" description="RX Channel 0 Pending Int. Mask - Write one to enable Int." range="" rwaccess="RW"/>
  </register>
  <register id="CPDMA_RX_INTMASK_CLEAR" acronym="CPDMA_RX_INTMASK_CLEAR" offset="0xAC" width="32" description="CPDMA_INT RX interrupt mask clear register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RX7_THRESH_PEND_MASK" width="1" begin="15" end="15" resetval="0x0" description="RX Channel 7 Threshold Pending Int. Mask - Write one to disable Int." range="" rwaccess="RW"/>
    <bitfield id="RX6_THRESH_PEND_MASK" width="1" begin="14" end="14" resetval="0x0" description="RX Channel 6 Threshold Pending Int. Mask - Write one to disable Int." range="" rwaccess="RW"/>
    <bitfield id="RX5_THRESH_PEND_MASK" width="1" begin="13" end="13" resetval="0x0" description="RX Channel 5 Threshold Pending Int. Mask - Write one to disable Int." range="" rwaccess="RW"/>
    <bitfield id="RX4_THRESH_PEND_MASK" width="1" begin="12" end="12" resetval="0x0" description="RX Channel 4 Threshold Pending Int. Mask - Write one to disable Int." range="" rwaccess="RW"/>
    <bitfield id="RX3_THRESH_PEND_MASK" width="1" begin="11" end="11" resetval="0x0" description="RX Channel 3 Threshold Pending Int. Mask - Write one to disable Int." range="" rwaccess="RW"/>
    <bitfield id="RX2_THRESH_PEND_MASK" width="1" begin="10" end="10" resetval="0x0" description="RX Channel 2 Threshold Pending Int. Mask - Write one to disable Int." range="" rwaccess="RW"/>
    <bitfield id="RX1_THRESH_PEND_MASK" width="1" begin="9" end="9" resetval="0x0" description="RX Channel 1 Threshold Pending Int. Mask - Write one to disable Int." range="" rwaccess="RW"/>
    <bitfield id="RX0_THRESH_PEND_MASK" width="1" begin="8" end="8" resetval="0x0" description="RX Channel 0 Threshold Pending Int. Mask - Write one to disable Int." range="" rwaccess="RW"/>
    <bitfield id="RX7_PEND_MASK" width="1" begin="7" end="7" resetval="0x0" description="RX Channel 7 Pending Int. Mask - Write one to disable Int." range="" rwaccess="RW"/>
    <bitfield id="RX6_PEND_MASK" width="1" begin="6" end="6" resetval="0x0" description="RX Channel 6 Pending Int. Mask - Write one to disable Int." range="" rwaccess="RW"/>
    <bitfield id="RX5_PEND_MASK" width="1" begin="5" end="5" resetval="0x0" description="RX Channel 5 Pending Int. Mask - Write one to disable Int." range="" rwaccess="RW"/>
    <bitfield id="RX4_PEND_MASK" width="1" begin="4" end="4" resetval="0x0" description="RX Channel 4 Pending Int. Mask - Write one to disable Int." range="" rwaccess="RW"/>
    <bitfield id="RX3_PEND_MASK" width="1" begin="3" end="3" resetval="0x0" description="RX Channel 3 Pending Int. Mask - Write one to disable Int." range="" rwaccess="RW"/>
    <bitfield id="RX2_PEND_MASK" width="1" begin="2" end="2" resetval="0x0" description="RX Channel 2 Pending Int. Mask - Write one to disable Int." range="" rwaccess="RW"/>
    <bitfield id="RX1_PEND_MASK" width="1" begin="1" end="1" resetval="0x0" description="RX Channel 1 Pending Int. Mask - Write one to disable Int." range="" rwaccess="RW"/>
    <bitfield id="RX0_PEND_MASK" width="1" begin="0" end="0" resetval="0x0" description="RX Channel 0 Pending Int. Mask - Write one to disable Int." range="" rwaccess="RW"/>
  </register>
  <register id="CPDMA_DMA_INTSTAT_RAW" acronym="CPDMA_DMA_INTSTAT_RAW" offset="0xB0" width="32" description="CPDMA_INT DMA interrupt status register (raw value)">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="HOST_PEND" width="1" begin="1" end="1" resetval="0x0" description="Host Pending Interrupt - raw int read (before mask)." range="" rwaccess="R"/>
    <bitfield id="STAT_PEND" width="1" begin="0" end="0" resetval="0x0" description="Statistics Pending Interrupt - raw int read (before mask)." range="" rwaccess="R"/>
  </register>
  <register id="CPDMA_DMA_INTSTAT_MASKED" acronym="CPDMA_DMA_INTSTAT_MASKED" offset="0xB4" width="32" description="CPDMA_INT DMA interrupt status register (masked value)">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="HOST_PEND" width="1" begin="1" end="1" resetval="0x0" description="Host Pending Interrupt - masked interrupt read." range="" rwaccess="R"/>
    <bitfield id="STAT_PEND" width="1" begin="0" end="0" resetval="0x0" description="Statistics Pending Interrupt - masked interrupt read." range="" rwaccess="R"/>
  </register>
  <register id="CPDMA_DMA_INTMASK_SET" acronym="CPDMA_DMA_INTMASK_SET" offset="0xB8" width="32" description="CPDMA_INT DMA interrupt mask set register">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="HOST_ERR_INT_MASK" width="1" begin="1" end="1" resetval="0x0" description="Host Error Interrupt Mask - Write one to enable interrupt." range="" rwaccess="W"/>
    <bitfield id="STAT_INT_MASK" width="1" begin="0" end="0" resetval="0x0" description="Statistics Interrupt Mask - Write one to enable interrupt." range="" rwaccess="R"/>
  </register>
  <register id="CPDMA_DMA_INTMASK_CLEAR" acronym="CPDMA_DMA_INTMASK_CLEAR" offset="0xBC" width="32" description="CPDMA_INT DMA interrupt mask clear register">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="HOST_ERR_INT_MASK" width="1" begin="1" end="1" resetval="0x0" description="Host Error Interrupt Mask - Write one to disable interrupt." range="" rwaccess="RW"/>
    <bitfield id="STAT_INT_MASK" width="1" begin="0" end="0" resetval="0x0" description="Statistics Interrupt Mask - Write one to disable interrupt." range="" rwaccess="RW"/>
  </register>
  <register id="CPDMA_RX0_PENDTHRESH" acronym="CPDMA_RX0_PENDTHRESH" offset="0xC0" width="32" description="CPDMA_INT receive threshold pending register channel 0">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RX_PENDTHRESH" width="8" begin="7" end="0" resetval="0x0" description="Rx Flow Threshold - This field contains the threshold value for issuing receive threshold pending interrupts (when enabled)." range="" rwaccess="RW"/>
  </register>
  <register id="CPDMA_RX1_PENDTHRESH" acronym="CPDMA_RX1_PENDTHRESH" offset="0xC4" width="32" description="CPDMA_INT receive threshold pending register channel 1">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RX_PENDTHRESH" width="8" begin="7" end="0" resetval="0x0" description="Rx Flow Threshold - This field contains the threshold value for issuing receive threshold pending interrupts (when enabled)." range="" rwaccess="RW"/>
  </register>
  <register id="CPDMA_RX2_PENDTHRESH" acronym="CPDMA_RX2_PENDTHRESH" offset="0xC8" width="32" description="CPDMA_INT receive threshold pending register channel 2">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RX_PENDTHRESH" width="8" begin="7" end="0" resetval="0x0" description="Rx Flow Threshold - This field contains the threshold value for issuing receive threshold pending interrupts (when enabled)." range="" rwaccess="RW"/>
  </register>
  <register id="CPDMA_RX3_PENDTHRESH" acronym="CPDMA_RX3_PENDTHRESH" offset="0xCC" width="32" description="CPDMA_INT receive threshold pending register channel 3">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RX_PENDTHRESH" width="8" begin="7" end="0" resetval="0x0" description="Rx Flow Threshold - This field contains the threshold value for issuing receive threshold pending interrupts (when enabled)." range="" rwaccess="RW"/>
  </register>
  <register id="CPDMA_RX4_PENDTHRESH" acronym="CPDMA_RX4_PENDTHRESH" offset="0xD0" width="32" description="CPDMA_INT receive threshold pending register channel 4">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RX_PENDTHRESH" width="8" begin="7" end="0" resetval="0x0" description="Rx Flow Threshold - This field contains the threshold value for issuing receive threshold pending interrupts (when enabled)." range="" rwaccess="RW"/>
  </register>
  <register id="CPDMA_RX5_PENDTHRESH" acronym="CPDMA_RX5_PENDTHRESH" offset="0xD4" width="32" description="CPDMA_INT receive threshold pending register channel 5">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RX_PENDTHRESH" width="8" begin="7" end="0" resetval="0x0" description="Rx Flow Threshold - This field contains the threshold value for issuing receive threshold pending interrupts (when enabled)." range="" rwaccess="RW"/>
  </register>
  <register id="CPDMA_RX6_PENDTHRESH" acronym="CPDMA_RX6_PENDTHRESH" offset="0xD8" width="32" description="CPDMA_INT receive threshold pending register channel 6">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RX_PENDTHRESH" width="8" begin="7" end="0" resetval="0x0" description="Rx Flow Threshold - This field contains the threshold value for issuing receive threshold pending interrupts (when enabled)." range="" rwaccess="RW"/>
  </register>
  <register id="CPDMA_RX7_PENDTHRESH" acronym="CPDMA_RX7_PENDTHRESH" offset="0xDC" width="32" description="CPDMA_INT receive threshold pending register channel 7">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RX_PENDTHRESH" width="8" begin="7" end="0" resetval="0x0" description="Rx Flow Threshold - This field contains the threshold value for issuing receive threshold pending interrupts (when enabled)." range="" rwaccess="RW"/>
  </register>
  <register id="CPDMA_RX0_FREEBUFFER" acronym="CPDMA_RX0_FREEBUFFER" offset="0xE0" width="32" description="CPDMA_INT receive free buffer register channel 0">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RX_FREEBUFFER" width="16" begin="15" end="0" resetval="0x0" description="Rx Free Buffer Count - This field contains the count of free buffers available. TheCPDMA_RX0_PENDTHRESH[7:0] RX_PENDTHRESH value is compared with this field to determine if the receive threshold pending interrupt should be asseted (if enabled). This is a write to increment field. This field rolls over to zero on overflow. If receive threshold pending interrupts are used, the host must initialize this field to the number of available buffers (one register per channel). The port decrements (by the number of buffers in the received frame) the associated channel register for each received frame. This is a write to increment field. The host must write this field with the number of buffers that have been freed due to host processing." range="" rwaccess="W"/>
  </register>
  <register id="CPDMA_RX1_FREEBUFFER" acronym="CPDMA_RX1_FREEBUFFER" offset="0xE4" width="32" description="CPDMA_INT receive free buffer register channel 1">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RX_FREEBUFFER" width="16" begin="15" end="0" resetval="0x0" description="Rx Free Buffer Count - This field contains the count of free buffers available. TheCPDMA_RX1_PENDTHRESH[7:0] RX_PENDTHRESH value is compared with this field to determine if the receive threshold pending interrupt should be asseted (if enabled). This is a write to increment field. This field rolls over to zero on overflow. If receive threshold pending interrupts are used, the host must initialize this field to the number of available buffers (one register per channel). The port decrements (by the number of buffers in the received frame) the associated channel register for each received frame. This is a write to increment field. The host must write this field with the number of buffers that have been freed due to host processing." range="" rwaccess="W"/>
  </register>
  <register id="CPDMA_RX2_FREEBUFFER" acronym="CPDMA_RX2_FREEBUFFER" offset="0xE8" width="32" description="CPDMA_INT receive free buffer register channel 2">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RX_FREEBUFFER" width="16" begin="15" end="0" resetval="0x0" description="Rx Free Buffer Count - This field contains the count of free buffers available. TheCPDMA_RX2_PENDTHRESH[7:0] RX_PENDTHRESH value is compared with this field to determine if the receive threshold pending interrupt should be asseted (if enabled). This is a write to increment field. This field rolls over to zero on overflow. If receive threshold pending interrupts are used, the host must initialize this field to the number of available buffers (one register per channel). The port decrements (by the number of buffers in the received frame) the associated channel register for each received frame. This is a write to increment field. The host must write this field with the number of buffers that have been freed due to host processing." range="" rwaccess="W"/>
  </register>
  <register id="CPDMA_RX3_FREEBUFFER" acronym="CPDMA_RX3_FREEBUFFER" offset="0xEC" width="32" description="CPDMA_INT receive free buffer register channel 3">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RX_FREEBUFFER" width="16" begin="15" end="0" resetval="0x0" description="Rx Free Buffer Count - This field contains the count of free buffers available. TheCPDMA_RX3_PENDTHRESH[7:0] RX_PENDTHRESH value is compared with this field to determine if the receive threshold pending interrupt should be asseted (if enabled). This is a write to increment field. This field rolls over to zero on overflow. If receive threshold pending interrupts are used, the host must initialize this field to the number of available buffers (one register per channel). The port decrements (by the number of buffers in the received frame) the associated channel register for each received frame. This is a write to increment field. The host must write this field with the number of buffers that have been freed due to host processing." range="" rwaccess="W"/>
  </register>
  <register id="CPDMA_RX4_FREEBUFFER" acronym="CPDMA_RX4_FREEBUFFER" offset="0xF0" width="32" description="CPDMA_INT receive free buffer register channel 4">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RX_FREEBUFFER" width="16" begin="15" end="0" resetval="0x0" description="Rx Free Buffer Count - This field contains the count of free buffers available. TheCPDMA_RX4_PENDTHRESH[7:0] RX_PENDTHRESH value is compared with this field to determine if the receive threshold pending interrupt should be asseted (if enabled). This is a write to increment field. This field rolls over to zero on overflow. If receive threshold pending interrupts are used, the host must initialize this field to the number of available buffers (one register per channel). The port decrements (by the number of buffers in the received frame) the associated channel register for each received frame. This is a write to increment field. The host must write this field with the number of buffers that have been freed due to host processing." range="" rwaccess="W"/>
  </register>
  <register id="CPDMA_RX5_FREEBUFFER" acronym="CPDMA_RX5_FREEBUFFER" offset="0xF4" width="32" description="CPDMA_INT receive free buffer register channel 5">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RX_FREEBUFFER" width="16" begin="15" end="0" resetval="0x0" description="Rx Free Buffer Count - This field contains the count of free buffers available. TheCPDMA_RX5_PENDTHRESH[7:0] RX_PENDTHRESH value is compared with this field to determine if the receive threshold pending interrupt should be asseted (if enabled). This is a write to increment field. This field rolls over to zero on overflow. If receive threshold pending interrupts are used, the host must initialize this field to the number of available buffers (one register per channel). The port decrements (by the number of buffers in the received frame) the associated channel register for each received frame. This is a write to increment field. The host must write this field with the number of buffers that have been freed due to host processing." range="" rwaccess="W"/>
  </register>
  <register id="CPDMA_RX6_FREEBUFFER" acronym="CPDMA_RX6_FREEBUFFER" offset="0xF8" width="32" description="CPDMA_INT receive free buffer register channel 6">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RX_FREEBUFFER" width="16" begin="15" end="0" resetval="0x0" description="Rx Free Buffer Count - This field contains the count of free buffers available. TheCPDMA_RX6_PENDTHRESH[7:0] RX_PENDTHRESH value is compared with this field to determine if the receive threshold pending interrupt should be asseted (if enabled). This is a write to increment field. This field rolls over to zero on overflow. If receive threshold pending interrupts are used, the host must initialize this field to the number of available buffers (one register per channel). The port decrements (by the number of buffers in the received frame) the associated channel register for each received frame. This is a write to increment field. The host must write this field with the number of buffers that have been freed due to host processing." range="" rwaccess="W"/>
  </register>
  <register id="CPDMA_RX7_FREEBUFFER" acronym="CPDMA_RX7_FREEBUFFER" offset="0xFC" width="32" description="CPDMA_INT receive free buffer register channel 7">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RX_FREEBUFFER" width="16" begin="15" end="0" resetval="0x0" description="Rx Free Buffer Count - This field contains the count of free buffers available. TheCPDMA_RX7_PENDTHRESH[7:0] RX_PENDTHRESH value is compared with this field to determine if the receive threshold pending interrupt should be asseted (if enabled). This is a write to increment field. This field rolls over to zero on overflow. If receive threshold pending interrupts are used, the host must initialize this field to the number of available buffers (one register per channel). The port decrements (by the number of buffers in the received frame) the associated channel register for each received frame. This is a write to increment field. The host must write this field with the number of buffers that have been freed due to host processing." range="" rwaccess="W"/>
  </register>
</module>
