feature_ram.v,verilog,xil_defaultlib,../../../../minist_cnn.srcs/sources_1/ip/feature_ram/sim/feature_ram.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
