// Seed: 594208873
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  parameter id_3 = -1;
endmodule
module module_1 (
    output logic id_0,
    input  wire  id_1
);
  for (id_3 = -1; id_1; id_0 = 1 == id_3 - -1)
  always begin : LABEL_0
    if (1) id_0 <= -1'b0;
  end
  logic id_4, id_5;
  and primCall (id_0, id_6, id_5, id_3, id_1, id_4);
  localparam id_6 = 1;
  module_0 modCall_1 (
      id_3,
      id_6
  );
endmodule
module module_2 (
    input wand id_0#(.id_8(-1)),
    output tri0 id_1,
    output supply0 id_2,
    input supply0 id_3,
    input supply1 id_4,
    input supply0 id_5,
    output logic id_6
);
  always if (1 ** 1) id_6 = 1;
  module_0 modCall_1 (
      id_8,
      id_8
  );
  assign id_6 = -1;
  wire  id_9 = id_3;
  logic id_10;
  id_11 :
  assert property (@(posedge id_8) ((1))) id_6 <= !-1;
  parameter id_12 = 1'h0;
endmodule
