
Cadence Innovus(TM) Implementation System.
Copyright 2019 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v19.16-s053_1, built Mon Aug 31 13:16:01 PDT 2020
Options:	
Date:		Tue Apr 11 20:15:17 2023
Host:		auto.ece.pdx.edu (x86_64 w/Linux 3.10.0-1160.88.1.el7.x86_64) (1core*60cpus*Intel Xeon E312xx (Sandy Bridge, IBRS update) 16384KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	19.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (170 mbytes). Set global soft_stack_size_limit to change the value.
Sourcing startup file ./enc.tcl
<CMD> alias fs set top_design fifo1_sram
<CMD> alias f set top_design fifo1
<CMD> alias o set top_design ORCA_TOP
<CMD> alias e set top_design ExampleRocketSystem
<CMD> set_table_style -name report_timing -max_widths { 8,6,23,70} -no_frame_fix_width
**WARN: (TCLCMD-1083):	'-no_frame_fix_width are global controls that affect all of the various timing reports.  The -name option is used to specify a report-specific behavior, and therefore cannot be used with these global options. You should use a separate set_table_style command to specify the desired global options. You can then use additional set_table_style commands to refine the behaviors of specific timing reports.'
<CMD> set_global report_timing_format  {delay arrival slew cell hpin}

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD> fs
### Start verbose source output (echo mode) for '../../fifo1_sram.design_config.tcl' ...
# set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK
# set add_ios 1
# set pad_design 1
# set design_size { 580 580  } 
# set design_io_border 310
# set dc_floorplanning 1
# set enable_dft 0
# set innovus_enable_manual_macro_placement 0
# set rtl_list [list ../rtl/$top_design.sv ]
# set slow_corner "ss0p75v125c ss0p95v125c_2p25v ss0p95v125c"
# set fast_corner "ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c"
# set synth_corners $slow_corner
# set synth_corners_slow $slow_corner
# set synth_corners_fast $fast_corner
# set slow_metal Cmax_125
# set fast_metal Cmax_125
# set lib_types "stdcell_hvt stdcell_rvt stdcell_lvt io_std sram pll"
# set sub_lib_type "saed32?vt_ saed32sram_ saed32io_wb_ saed32pll_"
# set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
# set FCL 0
# set split_constraints 0
### End verbose source output for '../../fifo1_sram.design_config.tcl'.
<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> set search_path {}
<CMD> set init_lef_file {../../cadence_cap_tech/tech.lef saed32sram.lef saed32nm_lvt_1p9m.lef saed32_io_wb_all.lef saed32_PLL.lef saed32nm_rvt_1p9m.lef saed32nm_hvt_1p9m.lef}
<CMD> set init_mmmc_file mmmc.tcl
<CMD> set init_design_netlisttype Verilog
<CMD> set init_verilog ../../syn/outputs/fifo1_sram.genus_phys.vg
<CMD> set init_top_cell fifo1_sram
<CMD> set init_pwr_net VDD
<CMD> set init_gnd_net VSS
<CMD> init_design
#% Begin Load MMMC data ... (date=04/11 20:16:10, mem=541.9M)
#% End Load MMMC data ... (date=04/11 20:16:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=542.1M, current mem=542.1M)
cmin cmax

Loading LEF file ../../cadence_cap_tech/tech.lef ...

Loading LEF file saed32sram.lef ...
Set DBUPerIGU to M2 pitch 152.
WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
Without BUSBITCHARS defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file saed32sram.lef at line 197399.

Loading LEF file saed32nm_lvt_1p9m.lef ...
WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
Without BUSBITCHARS defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file saed32nm_lvt_1p9m.lef at line 67466.

Loading LEF file saed32_io_wb_all.lef ...
WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
Without BUSBITCHARS defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file saed32_io_wb_all.lef at line 285838.

Loading LEF file saed32_PLL.lef ...
WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
Without BUSBITCHARS defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file saed32_PLL.lef at line 372.

Loading LEF file saed32nm_rvt_1p9m.lef ...
WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
Without BUSBITCHARS defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file saed32nm_rvt_1p9m.lef at line 148040.

Loading LEF file saed32nm_hvt_1p9m.lef ...
WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
Without BUSBITCHARS defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file saed32nm_hvt_1p9m.lef at line 191962.

viaInitial starts at Tue Apr 11 20:16:13 2023
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA12BAR_C' and 'VIA12SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA12LG_C' and 'VIA12SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA12BAR' and 'VIA12SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA12LG' and 'VIA12SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA23BAR_C' and 'VIA23SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA23LG_C' and 'VIA23SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA23BAR' and 'VIA23SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA23LG' and 'VIA23SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA34BAR_C' and 'VIA34SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA34LG_C' and 'VIA34SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA34BAR' and 'VIA34SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA34LG' and 'VIA34SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA45BAR_C' and 'VIA45SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA45LG_C' and 'VIA45SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA45BAR' and 'VIA45SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA45LG' and 'VIA45SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA56BAR_C' and 'VIA56SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA56LG_C' and 'VIA56SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA56BAR' and 'VIA56SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA56LG' and 'VIA56SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (EMS-27):	Message (IMPPP-543) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
viaInitial ends at Tue Apr 11 20:16:13 2023

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from mmmc.tcl
Reading libs_max timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75v125c.lib' ...
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75v125c.lib, Line 84713)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75v125c.lib, Line 84764)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75v125c.lib, Line 84815)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75v125c.lib, Line 120153)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75v125c.lib, Line 120204)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75v125c.lib, Line 120255)
**WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 226455 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75v125c.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 226456 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75v125c.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 226457 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75v125c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PMT3_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75v125c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PMT2_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75v125c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PMT1_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75v125c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'NMT3_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75v125c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'NMT2_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75v125c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'NMT1_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75v125c.lib)
Read 294 cells in library 'saed32hvt_ss0p75v125c' 
Reading libs_max timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib' ...
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib, Line 84611)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib, Line 84662)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib, Line 84713)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib, Line 120051)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib, Line 120102)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib, Line 120153)
**WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 226346 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 226347 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 226348 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PMT3_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PMT2_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PMT1_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'NMT3_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'NMT2_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'NMT1_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib)
Read 294 cells in library 'saed32hvt_ss0p95v125c' 
Reading libs_max timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75v125c.lib' ...
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75v125c.lib, Line 84607)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75v125c.lib, Line 84658)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75v125c.lib, Line 84709)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75v125c.lib, Line 120047)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75v125c.lib, Line 120098)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75v125c.lib, Line 120149)
**WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 226626 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75v125c.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 226627 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75v125c.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 226628 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75v125c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PMT3_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75v125c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PMT2_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75v125c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PMT1_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75v125c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'NMT3_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75v125c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'NMT2_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75v125c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'NMT1_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75v125c.lib)
Read 294 cells in library 'saed32rvt_ss0p75v125c' 
Reading libs_max timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib' ...
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib, Line 84607)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib, Line 84658)
Message <TECHLIB-1277> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
**WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 226626 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 226627 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 226628 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PMT3_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PMT2_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib)
Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
Read 294 cells in library 'saed32rvt_ss0p95v125c' 
Reading libs_max timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75v125c.lib' ...
**WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 226612 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75v125c.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 226613 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75v125c.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 226614 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75v125c.lib)
Read 294 cells in library 'saed32lvt_ss0p75v125c' 
Reading libs_max timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95v125c.lib' ...
**WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 226612 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95v125c.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 226613 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95v125c.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 226614 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95v125c.lib)
Read 294 cells in library 'saed32lvt_ss0p95v125c' 
Reading libs_max timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.lib' ...
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 15913 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 15914 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.lib)
Message <TECHLIB-1161> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
Read 62 cells in library 'saed32io_wb_ss0p95v125c_2p25v' 
Reading libs_max timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib' ...
Read 35 cells in library 'saed32sram_ss0p95v125c' 
Reading libs_max timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.lib' ...
Read 1 cells in library 'saed32pll_ss0p95v125c_2p25v' 
Reading libs_min timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ff0p95vn40c.lib' ...
Read 294 cells in library 'saed32hvt_ff0p95vn40c' 
Reading libs_min timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ff1p16vn40c.lib' ...
Read 294 cells in library 'saed32hvt_ff1p16vn40c' 
Reading libs_min timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff0p95vn40c.lib' ...
Read 294 cells in library 'saed32rvt_ff0p95vn40c' 
Reading libs_min timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16vn40c.lib' ...
Read 294 cells in library 'saed32rvt_ff1p16vn40c' 
Reading libs_min timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ff0p95vn40c.lib' ...
Read 294 cells in library 'saed32lvt_ff0p95vn40c' 
Reading libs_min timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ff1p16vn40c.lib' ...
Read 294 cells in library 'saed32lvt_ff1p16vn40c' 
Reading libs_min timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ff1p16vn40c_2p75v.lib' ...
Read 62 cells in library 'saed32io_wb_ff1p16vn40c_2p75v' 
Reading libs_min timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ff1p16vn40c.lib' ...
Read 35 cells in library 'saed32sram_ff1p16vn40c' 
Reading libs_min timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ff1p16vn40c_2p75v.lib' ...
Read 1 cells in library 'saed32pll_ff1p16vn40c_2p75v' 
*** End library_loading (cpu=0.17min, real=0.15min, mem=60.4M, fe_cpu=0.59min, fe_real=1.08min, fe_mem=864.8M) ***
#% Begin Load netlist data ... (date=04/11 20:16:22, mem=618.7M)
*** Begin netlist parsing (mem=864.8M) ***
Created 980 new cells from 18 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../../syn/outputs/fifo1_sram.genus_phys.vg'

*** Memory Usage v#1 (Current mem = 864.758M, initial mem = 289.684M) ***
*** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=864.8M) ***
#% End Load netlist data ... (date=04/11 20:16:22, total cpu=0:00:00.1, real=0:00:00.0, peak res=651.5M, current mem=651.5M)
Set top cell to fifo1_sram.
**WARN: (IMPTS-282):	Cell 'BREAKIO' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BREAKCORE' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'ISH1025_NS' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'ISH1025_EW' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'I1025_NS' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'I1025_EW' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'D8I1025_NS' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'D8I1025_EW' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'D4I1025_NS' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'D4I1025_EW' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'D16I1025_NS' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'D16I1025_EW' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'D12I1025_NS' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'D12I1025_EW' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BREAKIO' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BREAKCORE' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'ISH1025_NS' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'ISH1025_EW' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'I1025_NS' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'I1025_EW' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (EMS-27):	Message (IMPTS-282) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Hooked 3724 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell fifo1_sram ...
*** Netlist is unique.
** info: there are 3898 modules.
** info: there are 304 stdCell insts.
** info: there are 25 Pad insts.
** info: there are 8 macros.

*** Memory Usage v#1 (Current mem = 971.184M, initial mem = 289.684M) ***
Initializing I/O assignment ...
Adjusting Core to Left to: 0.0480. Core to Bottom to: 0.0480.
**WARN: (IMPFP-3961):	The techSite 'fillSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'cornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ioSiteEW' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ioSiteNS' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Horizontal Layer M1 offset = 0 (derived)
Vertical Layer M2 offset = 0 (derived)
Generated pitch 0.228 in M9 is different from 2.432 defined in technology file in preferred direction.
Generated pitch 0.152 in M8 is different from 1.216 defined in technology file in preferred direction.
Generated pitch 0.152 in M7 is different from 1.216 defined in technology file in preferred direction.
Generated pitch 0.152 in M6 is different from 0.608 defined in technology file in preferred direction.
Generated pitch 0.152 in M5 is different from 0.608 defined in technology file in preferred direction.
Generated pitch 0.152 in M4 is different from 0.304 defined in technology file in preferred direction.
Generated pitch 0.152 in M3 is different from 0.304 defined in technology file in preferred direction.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Extraction setup Started 
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File ../../cadence_cap_tech/saed32nm_1p9m_Cmax.cap ...
Process name: saed32nm_1p9m_Cmax.
Reading Capacitance Table File ../../cadence_cap_tech/saed32nm_1p9m_Cmin.cap ...
Process name: saed32nm_1p9m_Cmin.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: func_max_scenario
    RC-Corner Name        : cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '../../cadence_cap_tech/saed32nm_1p9m_Cmax.cap'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: func_min_scenario
    RC-Corner Name        : cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '../../cadence_cap_tech/saed32nm_1p9m_Cmin.cap'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file '../../constraints/fifo1_sram.sdc' ...
Current (total cpu=0:00:37.5, real=0:01:07, peak res=964.4M, current mem=937.0M)
Number of path exceptions in the constraint file = 2
Number of paths exceptions after getting compressed = 2
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=974.7M, current mem=974.7M)
Current (total cpu=0:00:37.5, real=0:01:07, peak res=974.7M, current mem=974.7M)
Reading timing constraints file '../../constraints/fifo1_sram.sdc' ...
Current (total cpu=0:00:37.6, real=0:01:07, peak res=974.7M, current mem=974.7M)
Number of path exceptions in the constraint file = 2
Number of paths exceptions after getting compressed = 2
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=975.0M, current mem=975.0M)
Current (total cpu=0:00:37.6, real=0:01:07, peak res=975.0M, current mem=975.0M)
**WARN: (TA-976):	Path groups asserted by the group_path constraint are considered by the software to be global in nature - they cannot be restricted to specific constraint modes. Due to this restriction, the group_path constraint is not supported directly in the constraint files which are configured in mode-specific commands such as create_constraint_mode. The current group_path entry will be ignored. You can enter the group_path constraint interactively or as part of a general command script -  where it will be interpreted as global and will be in effect for all modes.
Total number of combinational cells: 402
Total number of sequential cells: 396
Total number of tristate cells: 18
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 48
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: NBUFFX2_LVT NBUFFX16_LVT NBUFFX32_LVT NBUFFX4_LVT NBUFFX8_LVT NBUFFX2_RVT NBUFFX16_RVT NBUFFX4_RVT NBUFFX8_RVT
Total number of usable buffers: 9
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: IBUFFX2_LVT IBUFFX16_LVT IBUFFX32_LVT INVX0_LVT IBUFFX4_LVT IBUFFX8_LVT INVX16_LVT INVX1_LVT INVX2_LVT INVX32_LVT INVX4_LVT IBUFFX2_RVT INVX8_LVT IBUFFX16_RVT IBUFFX32_RVT INVX0_RVT IBUFFX4_RVT IBUFFX8_RVT INVX16_RVT INVX1_RVT INVX2_RVT INVX32_RVT INVX4_RVT IBUFFX2_HVT INVX8_RVT IBUFFX16_HVT IBUFFX32_HVT INVX0_HVT IBUFFX4_HVT IBUFFX8_HVT INVX16_HVT INVX1_HVT INVX2_HVT INVX32_HVT INVX4_HVT INVX8_HVT
Total number of usable inverters: 36
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DELLN1X2_LVT DELLN2X2_LVT DELLN3X2_LVT DELLN1X2_RVT DELLN2X2_RVT DELLN3X2_RVT NBUFFX32_RVT DELLN1X2_HVT DELLN2X2_HVT DELLN3X2_HVT NBUFFX2_HVT NBUFFX16_HVT NBUFFX32_HVT NBUFFX4_HVT NBUFFX8_HVT
Total number of identified usable delay cells: 15
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
#% Begin Load MMMC data post ... (date=04/11 20:16:24, mem=983.7M)
#% End Load MMMC data post ... (date=04/11 20:16:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=983.7M, current mem=983.7M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
WARNING   IMPTS-282           28  Cell '%s' is not a level shifter cell bu...
WARNING   IMPPP-543           28  Inconsistent cut size definition in VIAR...
WARNING   TA-976               1  Path groups asserted by the group_path c...
WARNING   TECHLIB-302         74  No function defined for cell '%s'. The c...
WARNING   TECHLIB-1161        54  The library level attribute %s on line %...
WARNING   TECHLIB-1277        72  The %s '%s' has been defined for %s %s '...
*** Message Summary: 261 warning(s), 0 error(s)

<CMD> defIn ../outputs/fifo1_sram.floorplan.innovus.def
Reading DEF file '../outputs/fifo1_sram.floorplan.innovus.def', current time is Tue Apr 11 20:16:25 2023 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
**WARN: (IMPFP-3961):	The techSite 'fillSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'cornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ioSiteEW' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ioSiteNS' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Horizontal Layer M1 offset = 0 (derived)
Vertical Layer M2 offset = 0 (derived)
Generated pitch 0.228 in M9 is different from 2.432 defined in technology file in preferred direction.
Generated pitch 0.152 in M8 is different from 1.216 defined in technology file in preferred direction.
Generated pitch 0.152 in M7 is different from 1.216 defined in technology file in preferred direction.
Generated pitch 0.152 in M6 is different from 0.608 defined in technology file in preferred direction.
Generated pitch 0.152 in M5 is different from 0.608 defined in technology file in preferred direction.
Generated pitch 0.152 in M4 is different from 0.304 defined in technology file in preferred direction.
Generated pitch 0.152 in M3 is different from 0.304 defined in technology file in preferred direction.
--- DIEAREA (0 0) (1200096 1200096)
defIn read 10000 lines...
defIn read 20000 lines...
defIn read 30000 lines...
defIn read 40000 lines...
defIn read 50000 lines...
DEF file '../outputs/fifo1_sram.floorplan.innovus.def' is parsed, current time is Tue Apr 11 20:16:25 2023.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Updating the floorplan ...
<CMD> add_tracks -honor_pitch
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
<CMD> setNanoRouteMode -drouteEndIteration 10
<CMD> all_constraint_modes -active
func_min_sdc func_max_sdc
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> create_clock -name "wclk" -period $wclk_period  wclk
**WARN: (TCLCMD-1598):	A clock with name wclk was already defined in the design. Previously defined clock definition of wclk will be overwritten.
**WARN: (TCLCMD-958):	Previously defined source objects for clock 'wclk' have been overwritten. To avoid overwrite, ensure that all source objects are passed to the 'create_clock' command at once.
**WARN: (TCLCMD-1598):	A clock with name wclk was already defined in the design. Previously defined clock definition of wclk will be overwritten.
**WARN: (TCLCMD-958):	Previously defined source objects for clock 'wclk' have been overwritten. To avoid overwrite, ensure that all source objects are passed to the 'create_clock' command at once.
<CMD> set_clock_uncertainty -setup 0.07 wclk
<CMD> set_clock_uncertainty -hold 0.01 wclk
<CMD> set_clock_transition 0.2 wclk
<CMD> set_clock_latency 0.1 wclk
<CMD> create_clock -name "rclk" -period $rclk_period rclk
**WARN: (TCLCMD-1598):	A clock with name rclk was already defined in the design. Previously defined clock definition of rclk will be overwritten.
**WARN: (TCLCMD-958):	Previously defined source objects for clock 'rclk' have been overwritten. To avoid overwrite, ensure that all source objects are passed to the 'create_clock' command at once.
**WARN: (TCLCMD-1598):	A clock with name rclk was already defined in the design. Previously defined clock definition of rclk will be overwritten.
**WARN: (TCLCMD-958):	Previously defined source objects for clock 'rclk' have been overwritten. To avoid overwrite, ensure that all source objects are passed to the 'create_clock' command at once.
<CMD> set_clock_uncertainty -setup 0.07 rclk
<CMD> set_clock_uncertainty -hold 0.01 rclk
<CMD> set_clock_transition 0.2 rclk
<CMD> set_clock_latency 0.1 rclk
<CMD> create_clock -name "wclk2x" -period $wclk2x_period wclk2x
**WARN: (TCLCMD-1598):	A clock with name wclk2x was already defined in the design. Previously defined clock definition of wclk2x will be overwritten.
**WARN: (TCLCMD-958):	Previously defined source objects for clock 'wclk2x' have been overwritten. To avoid overwrite, ensure that all source objects are passed to the 'create_clock' command at once.
**WARN: (TCLCMD-1598):	A clock with name wclk2x was already defined in the design. Previously defined clock definition of wclk2x will be overwritten.
**WARN: (TCLCMD-958):	Previously defined source objects for clock 'wclk2x' have been overwritten. To avoid overwrite, ensure that all source objects are passed to the 'create_clock' command at once.
<CMD> set_clock_uncertainty 0.07 -setup wclk2x
<CMD> set_clock_uncertainty 0.01 -hold wclk2x
<CMD> set_clock_transition 0.2 wclk2x
<CMD> set_clock_latency 0.1 wclk2x
<CMD> set_false_path -from [get_clocks wclk ] -to [get_clocks rclk]
<CMD> set_false_path -from [get_clocks rclk ] -to [ get_clocks wclk]
<CMD> set_input_delay 0.0 wdata_in* -clock wclk2x
<CMD> set_input_delay 0.0 winc -clock wclk
<CMD> set_input_delay 0.0 rinc -clock rclk
<CMD> set_output_delay -0.5 rdata* -clock rclk
<CMD> set_output_delay -0.5 {rempty } -clock rclk
<CMD> set_output_delay -0.5 { wfull } -clock wclk
<CMD> set_input_delay 0.0 rrst_n -clock rclk
<CMD> set_input_delay 0.0 rrst_n -clock wclk -add_delay
<CMD> set_input_delay 0.0 rrst_n -clock wclk2x -add_delay
<CMD> set_drive 0.00001 [all_inputs ]
<CMD> set_load 0.5 [all_outputs]
<CMD> group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*" ]
<CMD> group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ]
<CMD> setDontUse *DELLN* true
<CMD> createBasicPathGroups -expanded
Created reg2reg path group
Effort level <high> specified for reg2reg path_group
<CMD> saveDesign fifo1_sram_floorplan.innovus
#% Begin save design ... (date=04/11 20:16:25, mem=1031.8M)
% Begin Save ccopt configuration ... (date=04/11 20:16:25, mem=1031.9M)
% End Save ccopt configuration ... (date=04/11 20:16:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=1032.6M, current mem=1032.6M)
% Begin Save netlist data ... (date=04/11 20:16:25, mem=1032.6M)
Writing Binary DB to fifo1_sram_floorplan.innovus.dat/fifo1_sram.v.bin in single-threaded mode...
% End Save netlist data ... (date=04/11 20:16:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=1039.1M, current mem=1033.0M)
Saving congestion map file fifo1_sram_floorplan.innovus.dat/fifo1_sram.route.congmap.gz ...
% Begin Save AAE data ... (date=04/11 20:16:26, mem=1033.7M)
Saving AAE Data ...
% End Save AAE data ... (date=04/11 20:16:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=1033.7M, current mem=1033.7M)
% Begin Save clock tree data ... (date=04/11 20:16:26, mem=1056.5M)
% End Save clock tree data ... (date=04/11 20:16:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=1056.6M, current mem=1056.6M)
Saving preference file fifo1_sram_floorplan.innovus.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=04/11 20:16:26, mem=1057.1M)
Saving floorplan file ...
% End Save floorplan data ... (date=04/11 20:16:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=1061.8M, current mem=1061.8M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=04/11 20:16:27, mem=1062.3M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
% End Save placement data ... (date=04/11 20:16:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=1062.3M, current mem=1062.3M)
% Begin Save routing data ... (date=04/11 20:16:27, mem=1062.3M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1244.8M) ***
% End Save routing data ... (date=04/11 20:16:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=1063.5M, current mem=1062.5M)
Saving property file fifo1_sram_floorplan.innovus.dat/fifo1_sram.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1247.8M) ***
% Begin Save power constraints data ... (date=04/11 20:16:27, mem=1063.0M)
% End Save power constraints data ... (date=04/11 20:16:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=1063.1M, current mem=1063.1M)
cmin cmax
Generated self-contained design fifo1_sram_floorplan.innovus.dat
#% End save design ... (date=04/11 20:16:29, total cpu=0:00:02.0, real=0:00:04.0, peak res=1067.4M, current mem=1066.9M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setOptMode -usefulSkew false
<CMD> setOptMode -usefulSkewCCOpt none
<CMD> setOptMode -usefulSkewPostRoute false
<CMD> setOptMode -usefulSkewPreCTS false
<CMD> place_opt_design
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
**INFO: user set placement options
**INFO: user set opt options
setOptMode -usefulSkew false -usefulSkewCCOpt none -usefulSkewPostRoute false -usefulSkewPreCTS false
**WARN: (IMPSP-362):	Site 'unit' has one std.Cell height, so ignoring its X-symmetry.
Type 'man IMPSP-362' for more detail.
Estimated cell power/ground rail width = 0.104 um
-place_design_floorplan_mode false         # bool, default=false
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
AAE DB initialization (MEM=1443.01 CPU=0:00:00.3 REAL=0:00:00.0) 

*summary: 9 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:01.0) ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
No user-set net weight.
Net fanout histogram:
2		: 207 (60.0%) nets
3		: 62 (18.0%) nets
4     -	14	: 69 (20.0%) nets
15    -	39	: 3 (0.9%) nets
40    -	79	: 4 (1.2%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
Scan chains were not defined.
#std cell=296 (0 fixed + 296 movable) #buf cell=0 #inv cell=47 #block=8 (0 floating + 8 preplaced)
#ioInst=25 #net=345 #term=1390 #term/net=4.03, #fixedIo=25, #floatIo=0, #fixedPin=25, #floatPin=0
stdCell: 296 single + 0 double + 0 multi
Total standard cell length = 0.7266 (mm), area = 0.0012 (mm^2)
Average module density = 0.004.
Density for the design = 0.004.
       = stdcell_area 4780 sites (1215 um^2) / alloc_area 1109337 sites (281931 um^2).
Pin Density = 0.0009835.
            = total # of pins 1390 / total area 1413384.
=== lastAutoLevel = 10 
Init WL Bound For Global Placement... 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 4.475e+04 (2.56e+04 1.92e+04)
              Est.  stn bbox = 5.713e+04 (3.07e+04 2.65e+04)
              cpu = 0:00:00.5 real = 0:00:00.0 mem = 1498.8M
Iteration  2: Total net bbox = 4.475e+04 (2.56e+04 1.92e+04)
              Est.  stn bbox = 5.713e+04 (3.07e+04 2.65e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1498.8M
*** Finished SKP initialization (cpu=0:00:02.5, real=0:00:03.0)***
Iteration  3: Total net bbox = 2.708e+04 (1.08e+04 1.63e+04)
              Est.  stn bbox = 3.829e+04 (1.47e+04 2.36e+04)
              cpu = 0:00:02.8 real = 0:00:03.0 mem = 1572.3M
Iteration  4: Total net bbox = 2.662e+04 (1.05e+04 1.61e+04)
              Est.  stn bbox = 3.780e+04 (1.44e+04 2.34e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1572.3M
Iteration  5: Total net bbox = 2.662e+04 (1.05e+04 1.61e+04)
              Est.  stn bbox = 3.780e+04 (1.44e+04 2.34e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1572.3M
Iteration  6: Total net bbox = 2.613e+04 (1.02e+04 1.59e+04)
              Est.  stn bbox = 3.703e+04 (1.39e+04 2.31e+04)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 1570.3M
Iteration  7: Total net bbox = 3.548e+04 (1.31e+04 2.24e+04)
              Est.  stn bbox = 4.890e+04 (1.75e+04 3.14e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1570.3M
Iteration  8: Total net bbox = 3.548e+04 (1.31e+04 2.24e+04)
              Est.  stn bbox = 4.890e+04 (1.75e+04 3.14e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1570.3M
Iteration  9: Total net bbox = 3.585e+04 (1.34e+04 2.24e+04)
              Est.  stn bbox = 4.928e+04 (1.79e+04 3.13e+04)
              cpu = 0:00:01.4 real = 0:00:01.0 mem = 1571.7M
Iteration 10: Total net bbox = 3.585e+04 (1.34e+04 2.24e+04)
              Est.  stn bbox = 4.928e+04 (1.79e+04 3.13e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1571.7M
Iteration 11: Total net bbox = 3.612e+04 (1.33e+04 2.28e+04)
              Est.  stn bbox = 4.955e+04 (1.78e+04 3.18e+04)
              cpu = 0:00:01.3 real = 0:00:02.0 mem = 1571.7M
Iteration 12: Total net bbox = 3.612e+04 (1.33e+04 2.28e+04)
              Est.  stn bbox = 4.955e+04 (1.78e+04 3.18e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1571.7M
Iteration 13: Total net bbox = 3.639e+04 (1.35e+04 2.29e+04)
              Est.  stn bbox = 4.950e+04 (1.76e+04 3.19e+04)
              cpu = 0:00:01.5 real = 0:00:01.0 mem = 1571.7M
Iteration 14: Total net bbox = 3.639e+04 (1.35e+04 2.29e+04)
              Est.  stn bbox = 4.950e+04 (1.76e+04 3.19e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1571.7M
Iteration 15: Total net bbox = 3.676e+04 (1.37e+04 2.31e+04)
              Est.  stn bbox = 4.988e+04 (1.78e+04 3.21e+04)
              cpu = 0:00:02.1 real = 0:00:02.0 mem = 1571.7M
Iteration 16: Total net bbox = 3.676e+04 (1.37e+04 2.31e+04)
              Est.  stn bbox = 4.988e+04 (1.78e+04 3.21e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1571.7M
Finished Global Placement (cpu=0:00:10.5, real=0:00:11.0, mem=1571.7M)
0 delay mode for cte disabled.
Info: 3 clock gating cells identified, 0 (on average) moved 0/8
net ignore based on current view = 0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:01:01 mem=1571.7M) ***
Total net bbox length = 3.203e+04 (1.249e+04 1.953e+04) (ext = 7.456e+03)
Move report: Detail placement moves 296 insts, mean move: 1.28 um, max move: 10.25 um
	Max move on inst (sync_w2r/rq2_wptr_reg_6_): (420.12, 562.91) --> (424.94, 557.49)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1571.7MB
Summary Report:
Instances move: 296 (out of 296 movable)
Instances flipped: 0
Mean displacement: 1.28 um
Max displacement: 10.25 um (Instance: sync_w2r/rq2_wptr_reg_6_) (420.117, 562.909) -> (424.944, 557.488)
	Length: 28 sites, height: 1 rows, site name: unit, cell type: DFFARX1_LVT
Total net bbox length = 3.170e+04 (1.214e+04 1.956e+04) (ext = 7.424e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1571.7MB
*** Finished refinePlace (0:01:01 mem=1571.7M) ***
*** Finished Initial Placement (cpu=0:00:11.5, real=0:00:13.0, mem=1566.1M) ***

*** Start incrementalPlace ***
Init WL Bound for IncrIp in placeDesign ... 
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  func_max_scenario
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] MRDL has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1566.08 MB )
[NR-eGR] Read 78474 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1566.08 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 5871
[NR-eGR] #PG Blockages       : 78474
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=345  numIgnoredNets=0
[NR-eGR] There are 3 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 320 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 320 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.01% V. EstWL: 3.954447e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         7( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)        20( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M4  (4)        13( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)        22( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)        34( 0.01%)         1( 0.00%)   ( 0.01%) 
[NR-eGR]      M7  (7)        62( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9  (9)         4( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              162( 0.00%)         1( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.01% H + 0.00% V
Early Global Route congestion estimation runtime: 0.61 seconds, mem = 1603.6M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 1315
[NR-eGR]     M2  (2V) length: 5.793322e+03um, number of vias: 1898
[NR-eGR]     M3  (3H) length: 5.768861e+03um, number of vias: 815
[NR-eGR]     M4  (4V) length: 5.044967e+03um, number of vias: 361
[NR-eGR]     M5  (5H) length: 5.638138e+03um, number of vias: 344
[NR-eGR]     M6  (6V) length: 9.779797e+03um, number of vias: 298
[NR-eGR]     M7  (7H) length: 5.800465e+03um, number of vias: 61
[NR-eGR]     M8  (8V) length: 1.146868e+03um, number of vias: 36
[NR-eGR]     M9  (9H) length: 5.967520e+02um, number of vias: 4
[NR-eGR]   MRDL (10V) length: 4.001840e+02um, number of vias: 0
[NR-eGR] Total length: 3.996935e+04um, number of vias: 5132
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2.536224e+03um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.09 seconds, mem = 1570.6M
Tdgp not successfully inited but do clear!
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:00.7, real=0:00:01.0)***
Tdgp not successfully inited but do clear!
0 delay mode for cte disabled.
**placeDesign ... cpu = 0: 0:21, real = 0: 0:21, mem = 1570.6M **
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1323.1M, totSessionCpu=0:01:03 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1331.4M, totSessionCpu=0:01:04 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1592.62 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] MRDL has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1592.62 MB )
[NR-eGR] Read 78474 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1592.62 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 5871
[NR-eGR] #PG Blockages       : 78474
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=345  numIgnoredNets=0
[NR-eGR] There are 3 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 320 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 320 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.01% V. EstWL: 4.009456e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         7( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)        21( 0.01%)   ( 0.01%) 
[NR-eGR]      M4  (4)         8( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)        18( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)        29( 0.01%)   ( 0.01%) 
[NR-eGR]      M7  (7)        75( 0.01%)   ( 0.01%) 
[NR-eGR]      M8  (8)         9( 0.00%)   ( 0.00%) 
[NR-eGR]      M9  (9)         4( 0.00%)   ( 0.00%) 
[NR-eGR]    MRDL (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total              171( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.01% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 1315
[NR-eGR]     M2  (2V) length: 6.180190e+03um, number of vias: 1918
[NR-eGR]     M3  (3H) length: 5.325475e+03um, number of vias: 810
[NR-eGR]     M4  (4V) length: 5.104884e+03um, number of vias: 352
[NR-eGR]     M5  (5H) length: 5.350862e+03um, number of vias: 336
[NR-eGR]     M6  (6V) length: 1.090512e+04um, number of vias: 286
[NR-eGR]     M7  (7H) length: 5.355408e+03um, number of vias: 67
[NR-eGR]     M8  (8V) length: 1.462944e+03um, number of vias: 29
[NR-eGR]     M9  (9H) length: 5.301750e+02um, number of vias: 4
[NR-eGR]   MRDL (10V) length: 3.123590e+02um, number of vias: 0
[NR-eGR] Total length: 4.052742e+04um, number of vias: 5117
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2.609944e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.78 sec, Real: 0.78 sec, Curr Mem: 1606.16 MB )
Extraction called for design 'fifo1_sram' of instances=329 and nets=519 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design fifo1_sram.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1604.156M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: fifo1_sram
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1627.59)
Total number of fetched objects 516
End delay calculation. (MEM=1723.41 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1677.26 CPU=0:00:00.9 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:02.0 totSessionCpu=0:01:07 mem=1677.3M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 func_max_scenario 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.152  |
|           TNS (ns):|-118.847 |
|    Violating Paths:|   280   |
|          All Paths:|   376   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     38 (38)      |   -0.097   |     46 (102)     |
|   max_tran     |     27 (261)     |   -1.471   |     27 (261)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.420%
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 1268.2M, totSessionCpu=0:01:07 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1633.3M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1633.3M) ***
The useful skew maximum allowed delay is: 0.15
Info: 10 top-level, potential tri-state nets excluded from IPO operation.
Info: 25 io nets excluded
Info: 6 clock nets excluded from IPO operation.
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:07.2/0:01:38.1 (0.7), mem = 1633.3M

Footprint cell information for calculating maxBufDist
*info: There are 8 candidate Buffer cells
*info: There are 15 candidate Inverter cells


Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** AreaOpt [finish] : cpu/real = 0:00:01.8/0:00:01.8 (1.0), totSession cpu/real = 0:01:09.0/0:01:39.9 (0.7), mem = 1800.6M
Begin: GigaOpt high fanout net optimization
Info: 10 top-level, potential tri-state nets excluded from IPO operation.
Info: 25 io nets excluded
Info: 6 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:09.1/0:01:40.0 (0.7), mem = 1719.6M
*** DrvOpt [finish] : cpu/real = 0:00:01.9/0:00:01.9 (1.0), totSession cpu/real = 0:01:11.0/0:01:41.9 (0.7), mem = 1719.6M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Begin: Processing multi-driver nets
Info: 10 top-level, potential tri-state nets excluded from IPO operation.
Info: 25 io nets excluded
Info: 6 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:11.0/0:01:41.9 (0.7), mem = 1719.6M
*** Starting multi-driver net buffering ***
*summary: 8 non-ignored multi-driver nets.
*       : 8 unbuffered.
*       : 8 bufferable.
*       : 0 targeted for timing fix; 0 buffered.
*       : 8 targeted for DRV fix; 8 buffered.
*       : buffered 8 multi-driver nets total:
*       : used 5 buffers of type 'NBUFFX8_LVT'.
*       : used 3 buffers of type 'NBUFFX4_LVT'.
*** Finished buffering multi-driver nets (CPU=0:00:00.3, MEM=1738.7M) ***

*** Finish Multi Driver Net Fixing (cpu=0:00:00.4 real=0:00:00.0 mem=1809.7M) ***

*** DrvOpt [finish] : cpu/real = 0:00:01.7/0:00:01.7 (1.0), totSession cpu/real = 0:01:12.7/0:01:43.6 (0.7), mem = 1765.8M
End: Processing multi-driver nets
Info: 10 top-level, potential tri-state nets excluded from IPO operation.
Info: 25 io nets excluded
Info: 6 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:12.7/0:01:43.6 (0.7), mem = 1765.8M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    45|   281|    -1.68|    60|   116|    -0.10|     0|     0|     0|     0|    -1.15|  -117.51|       0|       0|       0|   0.43|          |         |
|     0|     0|     0.00|    15|    71|    -0.05|     0|     0|     0|     0|    -0.96|   -26.96|      62|      13|      26|   0.51| 0:00:00.0|  1803.9M|
|     0|     0|     0.00|     8|    64|    -0.05|     0|     0|     0|     0|    -0.96|   -27.36|       2|       0|       5|   0.51| 0:00:00.0|  1803.9M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 8 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     8 net(s): Could not be fixed because it is multi driver net.


*** Finish DRV Fixing (cpu=0:00:00.5 real=0:00:00.0 mem=1803.9M) ***

*** DrvOpt [finish] : cpu/real = 0:00:01.8/0:00:01.8 (1.0), totSession cpu/real = 0:01:14.5/0:01:45.4 (0.7), mem = 1784.9M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:12, real = 0:00:12, mem = 1408.4M, totSessionCpu=0:01:15 **

Active setup views:
 func_max_scenario
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 10 top-level, potential tri-state nets excluded from IPO operation.
Info: 25 io nets excluded
Info: 6 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:14.5/0:01:45.5 (0.7), mem = 1727.9M
*info: 25 io nets excluded
Info: 10 top-level, potential tri-state nets excluded from IPO operation.
*info: 6 clock nets excluded
*info: 2 special nets excluded.
*info: 10 external nets with a tri-state driver excluded.
*info: 8 multi-driver nets excluded.
*info: 3 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -0.963  TNS Slack -27.358 
+--------+--------+----------+------------+--------+-----------------+---------+--------------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |   Worst View    |Pathgroup|           End Point            |
+--------+--------+----------+------------+--------+-----------------+---------+--------------------------------+
|  -0.963| -27.358|     0.51%|   0:00:00.0| 1762.9M|func_max_scenario|  default| rdata[2]                       |
|  -0.899| -24.701|     0.55%|   0:00:00.0| 1808.7M|func_max_scenario|  default| rdata[2]                       |
|  -0.892| -28.067|     0.55%|   0:00:00.0| 1808.7M|func_max_scenario|  default| rdata[3]                       |
|  -0.892| -28.067|     0.55%|   0:00:00.0| 1808.7M|func_max_scenario|  default| rdata[3]                       |
|  -0.802| -25.676|     0.55%|   0:00:01.0| 1808.7M|func_max_scenario|  default| rdata[7]                       |
|  -0.802| -26.168|     0.56%|   0:00:00.0| 1808.7M|func_max_scenario|  default| rdata[7]                       |
|  -0.802| -26.833|     0.56%|   0:00:00.0| 1808.7M|func_max_scenario|  default| rdata[7]                       |
|  -0.802| -26.833|     0.56%|   0:00:00.0| 1808.7M|func_max_scenario|  default| rdata[7]                       |
|  -0.791| -25.827|     0.56%|   0:00:01.0| 1808.7M|func_max_scenario|  default| rdata[5]                       |
|  -0.791| -25.795|     0.57%|   0:00:00.0| 1808.7M|func_max_scenario|  default| rdata[5]                       |
|  -0.791| -25.795|     0.57%|   0:00:00.0| 1808.7M|func_max_scenario|  default| rdata[5]                       |
|  -0.791| -25.795|     0.57%|   0:00:00.0| 1808.7M|func_max_scenario|  default| rdata[5]                       |
|  -0.791| -25.493|     0.57%|   0:00:00.0| 1808.7M|func_max_scenario|  default| rdata[5]                       |
|  -0.791| -25.476|     0.57%|   0:00:00.0| 1808.7M|func_max_scenario|  default| rdata[5]                       |
|  -0.791| -25.476|     0.57%|   0:00:00.0| 1808.7M|func_max_scenario|  default| rdata[5]                       |
|  -0.791| -25.476|     0.57%|   0:00:00.0| 1808.7M|func_max_scenario|  default| rdata[5]                       |
|  -0.791| -25.592|     0.57%|   0:00:00.0| 1808.7M|func_max_scenario|  default| rdata[5]                       |
|  -0.791| -25.552|     0.57%|   0:00:01.0| 1808.7M|func_max_scenario|  default| rdata[5]                       |
+--------+--------+----------+------------+--------+-----------------+---------+--------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:02.9 real=0:00:03.0 mem=1808.7M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:02.9 real=0:00:03.0 mem=1808.7M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** GigaOpt Global Opt End WNS Slack -0.791  TNS Slack -25.552 
*** SetupOpt [finish] : cpu/real = 0:00:07.3/0:00:07.3 (1.0), totSession cpu/real = 0:01:21.8/0:01:52.8 (0.7), mem = 1773.6M
End: GigaOpt Global Optimization
*** Timing NOT met, worst failing slack is -0.791
*** Check timing (0:00:00.0)
Info: 10 top-level, potential tri-state nets excluded from IPO operation.
Info: 25 io nets excluded
Info: 6 clock nets excluded from IPO operation.

*** Start incrementalPlace ***
Collecting buffer chain nets ...
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  func_max_scenario
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] MRDL has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1725.63 MB )
[NR-eGR] Read 78474 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1725.63 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 5871
[NR-eGR] #PG Blockages       : 78474
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=463  numIgnoredNets=0
[NR-eGR] There are 3 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 438 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 438 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.02% V. EstWL: 4.201067e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         5( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)        39( 0.01%)         1( 0.00%)   ( 0.01%) 
[NR-eGR]      M4  (4)         9( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)        50( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M6  (6)        75( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M7  (7)        67( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M8  (8)        30( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M9  (9)        22( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              297( 0.01%)         1( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.01% V
[NR-eGR] Overflow after earlyGlobalRoute 0.01% H + 0.01% V
Early Global Route congestion estimation runtime: 0.63 seconds, mem = 1786.3M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:00.1, real=0:00:00.0)***
Iteration  8: Total net bbox = 3.736e+04 (1.50e+04 2.24e+04)
              Est.  stn bbox = 4.343e+04 (1.72e+04 2.62e+04)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 1729.8M
Iteration  9: Total net bbox = 3.736e+04 (1.49e+04 2.24e+04)
              Est.  stn bbox = 4.338e+04 (1.72e+04 2.62e+04)
              cpu = 0:00:00.4 real = 0:00:01.0 mem = 1729.8M
Iteration 10: Total net bbox = 3.743e+04 (1.50e+04 2.24e+04)
              Est.  stn bbox = 4.344e+04 (1.72e+04 2.62e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 1708.8M
Iteration 11: Total net bbox = 3.769e+04 (1.51e+04 2.26e+04)
              Est.  stn bbox = 4.371e+04 (1.73e+04 2.64e+04)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 1708.8M
Iteration 12: Total net bbox = 3.779e+04 (1.52e+04 2.26e+04)
              Est.  stn bbox = 4.382e+04 (1.74e+04 2.64e+04)
              cpu = 0:00:01.0 real = 0:00:01.0 mem = 1708.8M
Move report: Timing Driven Placement moves 414 insts, mean move: 19.36 um, max move: 221.31 um
	Max move on inst (wdata_reg_0_): (522.83, 373.57) --> (687.87, 317.30)

Finished Incremental Placement (cpu=0:00:07.7, real=0:00:07.0, mem=1703.2M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:01:31 mem=1708.8M) ***
Total net bbox length = 3.793e+04 (1.527e+04 2.266e+04) (ext = 6.461e+03)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 141 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 414 insts, mean move: 0.94 um, max move: 1.86 um
	Max move on inst (fifomem/FE_OFC31_waddr_4): (520.76, 579.17) --> (521.01, 577.55)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1708.8MB
Summary Report:
Instances move: 414 (out of 414 movable)
Instances flipped: 0
Mean displacement: 0.94 um
Max displacement: 1.86 um (Instance: fifomem/FE_OFC31_waddr_4) (520.759, 579.167) -> (521.008, 577.552)
	Length: 12 sites, height: 1 rows, site name: unit, cell type: INVX8_LVT
	Violation at original loc: Placement Blockage Violation
Total net bbox length = 3.756e+04 (1.487e+04 2.270e+04) (ext = 6.441e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1708.8MB
*** Finished refinePlace (0:01:31 mem=1708.8M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] MRDL has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1708.77 MB )
[NR-eGR] Read 78474 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1708.77 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 5871
[NR-eGR] #PG Blockages       : 78474
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=463  numIgnoredNets=0
[NR-eGR] There are 3 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 438 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 438 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.02% V. EstWL: 4.122316e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         8( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)        40( 0.01%)         3( 0.00%)   ( 0.01%) 
[NR-eGR]      M4  (4)         9( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)        20( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)        71( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M7  (7)        71( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M8  (8)        37( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M9  (9)         4( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              260( 0.01%)         3( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.01% V
[NR-eGR] Overflow after earlyGlobalRoute 0.01% H + 0.01% V
Early Global Route congestion estimation runtime: 0.61 seconds, mem = 1753.2M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 1551
[NR-eGR]     M2  (2V) length: 7.068798e+03um, number of vias: 2221
[NR-eGR]     M3  (3H) length: 7.481597e+03um, number of vias: 866
[NR-eGR]     M4  (4V) length: 4.538446e+03um, number of vias: 375
[NR-eGR]     M5  (5H) length: 4.074674e+03um, number of vias: 356
[NR-eGR]     M6  (6V) length: 1.072766e+04um, number of vias: 292
[NR-eGR]     M7  (7H) length: 5.082264e+03um, number of vias: 69
[NR-eGR]     M8  (8V) length: 1.509582e+03um, number of vias: 32
[NR-eGR]     M9  (9H) length: 8.970970e+02um, number of vias: 4
[NR-eGR]   MRDL (10V) length: 3.696640e+02um, number of vias: 0
[NR-eGR] Total length: 4.174978e+04um, number of vias: 5766
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2.417431e+03um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.09 seconds, mem = 1721.2M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:09.4, real=0:00:09.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1715.6M)
Extraction called for design 'fifo1_sram' of instances=447 and nets=642 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design fifo1_sram.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1715.641M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:00:29, real = 0:00:30, mem = 1373.9M, totSessionCpu=0:01:32 **
#################################################################################
# Design Stage: PreRoute
# Design Name: fifo1_sram
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1713.67)
Total number of fetched objects 634
End delay calculation. (MEM=1772.88 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1772.88 CPU=0:00:00.4 REAL=0:00:00.0)
Begin: GigaOpt DRV Optimization
Info: 10 top-level, potential tri-state nets excluded from IPO operation.
Info: 25 io nets excluded
Info: 6 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:32.6/0:02:03.5 (0.7), mem = 1772.9M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     3|     3|    -0.07|    30|    86|    -0.05|     0|     0|     0|     0|    -0.81|   -26.44|       0|       0|       0|   0.57|          |         |
|     0|     0|     0.00|     8|    64|    -0.05|     0|     0|     0|     0|    -0.81|   -26.26|      10|       2|      13|   0.59| 0:00:01.0|  1805.6M|
|     0|     0|     0.00|     8|    64|    -0.05|     0|     0|     0|     0|    -0.81|   -26.26|       0|       0|       0|   0.59| 0:00:00.0|  1805.6M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 8 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     8 net(s): Could not be fixed because it is multi driver net.


*** Finish DRV Fixing (cpu=0:00:00.3 real=0:00:01.0 mem=1805.6M) ***

*** Starting refinePlace (0:01:35 mem=1821.6M) ***
Total net bbox length = 3.776e+04 (1.506e+04 2.270e+04) (ext = 6.441e+03)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 153 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 4 insts, mean move: 1.44 um, max move: 1.67 um
	Max move on inst (fifomem/FE_OFC180_wdata_1): (687.90, 396.98) --> (687.90, 395.30)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1824.6MB
Summary Report:
Instances move: 4 (out of 426 movable)
Instances flipped: 0
Mean displacement: 1.44 um
Max displacement: 1.67 um (Instance: fifomem/FE_OFC180_wdata_1) (687.904, 396.976) -> (687.904, 395.304)
	Length: 12 sites, height: 1 rows, site name: unit, cell type: INVX8_LVT
Total net bbox length = 3.777e+04 (1.506e+04 2.271e+04) (ext = 6.441e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1824.6MB
*** Finished refinePlace (0:01:35 mem=1824.6M) ***
*** maximum move = 1.67 um ***
*** Finished re-routing un-routed nets (1824.6M) ***

*** Finish Physical Update (cpu=0:00:00.4 real=0:00:00.0 mem=1824.6M) ***
*** DrvOpt [finish] : cpu/real = 0:00:02.7/0:00:02.7 (1.0), totSession cpu/real = 0:01:35.3/0:02:06.3 (0.8), mem = 1789.5M
End: GigaOpt DRV Optimization

------------------------------------------------------------
     Summary (cpu=0.05min real=0.05min mem=1741.5M)                             
------------------------------------------------------------

Setup views included:
 func_max_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | INPUTS  | OUTPUTS |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.814  | -0.424  | -0.513  | -0.814  |   N/A   |  0.000  |   N/A   |   N/A   |
|           TNS (ns):| -26.257 | -1.445  | -18.609 | -6.336  |   N/A   |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|   75    |   13    |   54    |   10    |   N/A   |    0    |   N/A   |   N/A   |
|          All Paths:|   376   |   262   |   152   |   10    |   N/A   |    0    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      8 (64)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.589%
Routing Overflow: 0.01% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:33, real = 0:00:33, mem = 1488.8M, totSessionCpu=0:01:36 **
*** Timing NOT met, worst failing slack is -0.814
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 10 top-level, potential tri-state nets excluded from IPO operation.
Info: 25 io nets excluded
Info: 6 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:35.5/0:02:06.5 (0.8), mem = 1741.5M
*info: 25 io nets excluded
Info: 10 top-level, potential tri-state nets excluded from IPO operation.
*info: 6 clock nets excluded
*info: 2 special nets excluded.
*info: 10 external nets with a tri-state driver excluded.
*info: 8 multi-driver nets excluded.
*info: 8 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.814 TNS Slack -26.257 Density 0.59
OptDebug: Start of Optimizer WNS Pass 0:
+--------------------------------+------+-------+
|Path Group                      |   WNS|    TNS|
+--------------------------------+------+-------+
|INPUTS OUTPUTS ..reg2out default|-0.814|-24.945|
|reg2reg                         |-0.424| -1.445|
|HEPG                            |-0.424| -1.445|
|All Paths                       |-0.814|-26.257|
+--------------------------------+------+-------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+-----------------+---------+--------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View    |Pathgroup|           End Point            |
+--------+---------+--------+---------+----------+------------+--------+-----------------+---------+--------------------------------+
|  -0.424|   -0.814|  -1.445|  -26.257|     0.59%|   0:00:00.0| 1776.6M|func_max_scenario|  reg2reg| fifomem/genblk1_4__U/CSB2      |
|  -0.274|   -0.814|  -0.937|  -25.749|     0.59%|   0:00:00.0| 1814.8M|func_max_scenario|  reg2reg| rptr_empty/rempty_reg/D        |
|  -0.228|   -0.814|  -0.836|  -25.648|     0.59%|   0:00:00.0| 1814.8M|func_max_scenario|  reg2reg| rptr_empty/rempty_reg/D        |
|  -0.207|   -0.814|  -0.815|  -25.627|     0.59%|   0:00:00.0| 1814.8M|func_max_scenario|  reg2reg| rptr_empty/rempty_reg/D        |
|  -0.192|   -0.814|  -0.800|  -25.699|     0.59%|   0:00:00.0| 1814.8M|func_max_scenario|  reg2reg| rptr_empty/rempty_reg/D        |
|  -0.179|   -0.814|  -0.787|  -25.792|     0.59%|   0:00:00.0| 1814.8M|func_max_scenario|  reg2reg| rptr_empty/rempty_reg/D        |
|  -0.154|   -0.814|  -0.761|  -26.028|     0.59%|   0:00:00.0| 1814.8M|func_max_scenario|  reg2reg| rptr_empty/rempty_reg/D        |
|  -0.117|   -0.814|  -0.661|  -26.048|     0.59%|   0:00:00.0| 1814.8M|func_max_scenario|  reg2reg| fifomem/genblk1_2__U/I1[2]     |
|  -0.089|   -0.814|  -0.509|  -25.896|     0.59%|   0:00:00.0| 1814.8M|func_max_scenario|  reg2reg| fifomem/genblk1_2__U/I1[2]     |
|  -0.068|   -0.814|  -0.388|  -25.774|     0.59%|   0:00:00.0| 1814.8M|func_max_scenario|  reg2reg| fifomem/genblk1_2__U/I1[2]     |
|  -0.053|   -0.814|  -0.176|  -25.581|     0.59%|   0:00:00.0| 1814.8M|func_max_scenario|  reg2reg| rptr_empty/rempty_reg/D        |
|  -0.046|   -0.814|  -0.153|  -25.581|     0.59%|   0:00:00.0| 1814.8M|func_max_scenario|  reg2reg| wptr_full/wfull_reg/D          |
|  -0.039|   -0.814|  -0.146|  -25.576|     0.59%|   0:00:01.0| 1817.8M|func_max_scenario|  reg2reg| wptr_full/wfull_reg/D          |
|  -0.034|   -0.814|  -0.134|  -25.597|     0.59%|   0:00:00.0| 1817.8M|func_max_scenario|  reg2reg| rptr_empty/rempty_reg/D        |
|  -0.030|   -0.814|  -0.121|  -25.598|     0.60%|   0:00:00.0| 1817.8M|func_max_scenario|  reg2reg| wptr_full/wfull_reg/D          |
|  -0.023|   -0.814|  -0.114|  -25.598|     0.60%|   0:00:00.0| 1817.8M|func_max_scenario|  reg2reg| wptr_full/wfull_reg/D          |
|  -0.017|   -0.814|  -0.032|  -25.526|     0.60%|   0:00:01.0| 1817.8M|func_max_scenario|  reg2reg| rptr_empty/rempty_reg/D        |
|  -0.012|   -0.814|  -0.022|  -25.535|     0.60%|   0:00:00.0| 1817.8M|func_max_scenario|  reg2reg| rptr_empty/rempty_reg/D        |
|  -0.006|   -0.814|  -0.011|  -25.613|     0.60%|   0:00:01.0| 1817.8M|func_max_scenario|  reg2reg| wptr_full/wfull_reg/D          |
|   0.001|   -0.814|   0.000|  -25.757|     0.60%|   0:00:00.0| 1817.8M|func_max_scenario|  reg2reg| wptr_full/wfull_reg/D          |
|   0.008|   -0.814|   0.000|  -25.758|     0.60%|   0:00:00.0| 1817.8M|func_max_scenario|  reg2reg| rptr_empty/rempty_reg/D        |
|   0.014|   -0.814|   0.000|  -25.758|     0.60%|   0:00:00.0| 1817.8M|func_max_scenario|  reg2reg| wptr_full/wfull_reg/D          |
|   0.024|   -0.814|   0.000|  -25.802|     0.60%|   0:00:00.0| 1817.8M|func_max_scenario|  reg2reg| wptr_full/wfull_reg/D          |
|   0.024|   -0.814|   0.000|  -25.802|     0.60%|   0:00:00.0| 1817.8M|func_max_scenario|  reg2reg| wptr_full/wfull_reg/D          |
+--------+---------+--------+---------+----------+------------+--------+-----------------+---------+--------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.5 real=0:00:03.0 mem=1817.8M) ***
Active Path Group: INPUTS OUTPUTS in2out in2reg reg2out default 
+--------+---------+--------+---------+----------+------------+--------+-----------------+---------+--------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View    |Pathgroup|           End Point            |
+--------+---------+--------+---------+----------+------------+--------+-----------------+---------+--------------------------------+
|  -0.814|   -0.814| -25.802|  -25.802|     0.60%|   0:00:00.0| 1817.8M|func_max_scenario|  reg2out| rdata[3]                       |
|  -0.814|   -0.814| -25.802|  -25.802|     0.60%|   0:00:00.0| 1817.8M|func_max_scenario|  reg2out| rdata[3]                       |
+--------+---------+--------+---------+----------+------------+--------+-----------------+---------+--------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1817.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:03.6 real=0:00:03.0 mem=1817.8M) ***
OptDebug: End of Optimizer WNS Pass 0:
+--------------------------------+------+-------+
|Path Group                      |   WNS|    TNS|
+--------------------------------+------+-------+
|INPUTS OUTPUTS ..reg2out default|-0.814|-25.802|
|reg2reg                         | 0.024|  0.000|
|HEPG                            | 0.024|  0.000|
|All Paths                       |-0.814|-25.802|
+--------------------------------+------+-------+

** GigaOpt Optimizer WNS Slack -0.814 TNS Slack -25.802 Density 0.60
*** Starting refinePlace (0:01:44 mem=1817.8M) ***
Total net bbox length = 3.794e+04 (1.512e+04 2.282e+04) (ext = 6.440e+03)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 183 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1817.8MB
Summary Report:
Instances move: 0 (out of 443 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 3.794e+04 (1.512e+04 2.282e+04) (ext = 6.440e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1817.8MB
*** Finished refinePlace (0:01:44 mem=1817.8M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1817.8M) ***

*** Finish Physical Update (cpu=0:00:00.4 real=0:00:01.0 mem=1817.8M) ***
** GigaOpt Optimizer WNS Slack -0.814 TNS Slack -25.802 Density 0.60
OptDebug: Start of Optimizer WNS Pass 1:
+--------------------------------+------+-------+
|Path Group                      |   WNS|    TNS|
+--------------------------------+------+-------+
|INPUTS OUTPUTS ..reg2out default|-0.814|-25.802|
|reg2reg                         | 0.024|  0.000|
|HEPG                            | 0.024|  0.000|
|All Paths                       |-0.814|-25.802|
+--------------------------------+------+-------+

Active Path Group: INPUTS OUTPUTS in2out in2reg reg2out default 
+--------+---------+--------+---------+----------+------------+--------+-----------------+---------+--------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View    |Pathgroup|           End Point            |
+--------+---------+--------+---------+----------+------------+--------+-----------------+---------+--------------------------------+
|  -0.814|   -0.814| -25.802|  -25.802|     0.60%|   0:00:00.0| 1817.8M|func_max_scenario|  reg2out| rdata[3]                       |
|  -0.814|   -0.814| -25.802|  -25.802|     0.60%|   0:00:00.0| 1817.8M|func_max_scenario|  reg2out| rdata[3]                       |
+--------+---------+--------+---------+----------+------------+--------+-----------------+---------+--------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1817.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.1 real=0:00:00.0 mem=1817.8M) ***
OptDebug: End of Optimizer WNS Pass 1:
+--------------------------------+------+-------+
|Path Group                      |   WNS|    TNS|
+--------------------------------+------+-------+
|INPUTS OUTPUTS ..reg2out default|-0.814|-25.802|
|reg2reg                         | 0.024|  0.000|
|HEPG                            | 0.024|  0.000|
|All Paths                       |-0.814|-25.802|
+--------------------------------+------+-------+

OptDebug: End of Setup Fixing:
+--------------------------------+------+-------+
|Path Group                      |   WNS|    TNS|
+--------------------------------+------+-------+
|INPUTS OUTPUTS ..reg2out default|-0.814|-25.802|
|reg2reg                         | 0.024|  0.000|
|HEPG                            | 0.024|  0.000|
|All Paths                       |-0.814|-25.802|
+--------------------------------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:04.4 real=0:00:04.0 mem=1817.8M) ***

*** SetupOpt [finish] : cpu/real = 0:00:08.7/0:00:08.7 (1.0), totSession cpu/real = 0:01:44.3/0:02:15.2 (0.8), mem = 1782.8M
End: GigaOpt Optimization in WNS mode
*** Timing NOT met, worst failing slack is -0.814
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in TNS mode
Info: 10 top-level, potential tri-state nets excluded from IPO operation.
Info: 25 io nets excluded
Info: 6 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:44.3/0:02:15.3 (0.8), mem = 1737.8M
*info: 25 io nets excluded
Info: 10 top-level, potential tri-state nets excluded from IPO operation.
*info: 6 clock nets excluded
*info: 2 special nets excluded.
*info: 10 external nets with a tri-state driver excluded.
*info: 8 multi-driver nets excluded.
*info: 8 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.814 TNS Slack -25.802 Density 0.60
OptDebug: Start of Optimizer TNS Pass:
+--------------------------------+------+-------+
|Path Group                      |   WNS|    TNS|
+--------------------------------+------+-------+
|INPUTS OUTPUTS ..reg2out default|-0.814|-25.802|
|reg2reg                         | 0.024|  0.000|
|HEPG                            | 0.024|  0.000|
|All Paths                       |-0.814|-25.802|
+--------------------------------+------+-------+

Active Path Group: INPUTS OUTPUTS in2out in2reg reg2out default 
+--------+---------+--------+---------+----------+------------+--------+-----------------+---------+--------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View    |Pathgroup|           End Point            |
+--------+---------+--------+---------+----------+------------+--------+-----------------+---------+--------------------------------+
|  -0.814|   -0.814| -25.802|  -25.802|     0.60%|   0:00:00.0| 1776.8M|func_max_scenario|  reg2out| rdata[3]                       |
|  -0.814|   -0.814| -25.666|  -25.666|     0.59%|   0:00:01.0| 1818.1M|func_max_scenario|  reg2out| rdata[7]                       |
|  -0.814|   -0.814| -23.388|  -23.388|     0.59%|   0:00:00.0| 1818.1M|func_max_scenario|   in2reg| rptr_empty/rempty_reg/SETB     |
|  -0.814|   -0.814| -23.365|  -23.365|     0.59%|   0:00:01.0| 1818.1M|func_max_scenario|   in2reg| rptr_empty/rbin_reg_4_/RSTB    |
|  -0.814|   -0.814| -23.303|  -23.303|     0.59%|   0:00:00.0| 1818.1M|func_max_scenario|   in2reg| rptr_empty/rptr_reg_2_/RSTB    |
|  -0.814|   -0.814| -23.101|  -23.101|     0.59%|   0:00:00.0| 1818.1M|func_max_scenario|   in2reg| rptr_empty/rbin_reg_10_/RSTB   |
|  -0.814|   -0.814| -23.028|  -23.028|     0.59%|   0:00:00.0| 1818.1M|func_max_scenario|   in2reg| rptr_empty/rptr_reg_2_/RSTB    |
|  -0.814|   -0.814| -22.924|  -22.924|     0.59%|   0:00:00.0| 1818.1M|func_max_scenario|   in2reg| sync_w2r/rq2_wptr_reg_3_/RSTB  |
|  -0.814|   -0.814| -22.893|  -22.893|     0.59%|   0:00:00.0| 1818.1M|func_max_scenario|   in2reg| rptr_empty/rbin_reg_8_/RSTB    |
|  -0.814|   -0.814| -22.862|  -22.862|     0.59%|   0:00:00.0| 1818.1M|func_max_scenario|  reg2out| wfull                          |
|  -0.814|   -0.814| -22.715|  -22.715|     0.58%|   0:00:00.0| 1818.1M|func_max_scenario|   in2reg| rptr_empty/rptr_reg_8_/RSTB    |
|  -0.814|   -0.814| -22.707|  -22.707|     0.59%|   0:00:00.0| 1818.1M|func_max_scenario|   in2reg| rptr_empty/rptr_reg_8_/RSTB    |
|  -0.814|   -0.814| -22.699|  -22.699|     0.59%|   0:00:00.0| 1818.1M|func_max_scenario|   in2reg| rptr_empty/rptr_reg_8_/RSTB    |
|  -0.814|   -0.814| -22.685|  -22.685|     0.59%|   0:00:00.0| 1818.1M|func_max_scenario|  reg2out| wfull                          |
|  -0.814|   -0.814| -22.671|  -22.671|     0.59%|   0:00:01.0| 1818.1M|func_max_scenario|   in2reg| wptr_full/wfull_reg/D          |
|  -0.814|   -0.814| -22.667|  -22.667|     0.59%|   0:00:01.0| 1818.1M|func_max_scenario|   in2reg| wptr_full/wfull_reg/D          |
|  -0.814|   -0.814| -22.661|  -22.661|     0.59%|   0:00:01.0| 1818.1M|func_max_scenario|   in2reg| wptr_full/wfull_reg/D          |
|  -0.814|   -0.814| -22.660|  -22.660|     0.59%|   0:00:00.0| 1818.1M|func_max_scenario|   in2reg| wptr_full/wfull_reg/D          |
|  -0.814|   -0.814| -22.655|  -22.655|     0.59%|   0:00:01.0| 1818.1M|func_max_scenario|   in2reg| rptr_empty/rempty_reg/D        |
|  -0.814|   -0.814| -22.653|  -22.653|     0.59%|   0:00:00.0| 1818.1M|func_max_scenario|   in2reg| rptr_empty/rempty_reg/D        |
|  -0.814|   -0.814| -22.650|  -22.650|     0.59%|   0:00:00.0| 1818.1M|func_max_scenario|   in2reg| rptr_empty/rempty_reg/D        |
|  -0.814|   -0.814| -22.643|  -22.643|     0.59%|   0:00:01.0| 1818.1M|func_max_scenario|   in2reg| wdata_reg_6_/D                 |
|  -0.814|   -0.814| -22.643|  -22.643|     0.59%|   0:00:00.0| 1818.1M|func_max_scenario|  reg2out| rdata[3]                       |
+--------+---------+--------+---------+----------+------------+--------+-----------------+---------+--------------------------------+

*** Finish Core Optimize Step (cpu=0:00:06.1 real=0:00:07.0 mem=1818.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:06.1 real=0:00:07.0 mem=1818.1M) ***
OptDebug: End of Optimizer TNS Pass:
+--------------------------------+------+-------+
|Path Group                      |   WNS|    TNS|
+--------------------------------+------+-------+
|INPUTS OUTPUTS ..reg2out default|-0.814|-22.643|
|reg2reg                         | 0.024|  0.000|
|HEPG                            | 0.024|  0.000|
|All Paths                       |-0.814|-22.643|
+--------------------------------+------+-------+

** GigaOpt Optimizer WNS Slack -0.814 TNS Slack -22.643 Density 0.59
*** Starting refinePlace (0:01:55 mem=1818.1M) ***
Total net bbox length = 3.818e+04 (1.524e+04 2.294e+04) (ext = 6.809e+03)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 183 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 41 insts, mean move: 1.74 um, max move: 7.30 um
	Max move on inst (FE_MDBC2_io_l_rdata_5_): (440.45, 562.50) --> (444.40, 565.85)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1821.1MB
Summary Report:
Instances move: 41 (out of 443 movable)
Instances flipped: 0
Mean displacement: 1.74 um
Max displacement: 7.30 um (Instance: FE_MDBC2_io_l_rdata_5_) (440.448, 562.504) -> (444.4, 565.848)
	Length: 24 sites, height: 1 rows, site name: unit, cell type: NBUFFX16_LVT
Total net bbox length = 3.820e+04 (1.526e+04 2.294e+04) (ext = 6.804e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1821.1MB
*** Finished refinePlace (0:01:55 mem=1821.1M) ***
*** maximum move = 7.30 um ***
*** Finished re-routing un-routed nets (1821.1M) ***

*** Finish Physical Update (cpu=0:00:00.4 real=0:00:00.0 mem=1821.1M) ***
** GigaOpt Optimizer WNS Slack -0.814 TNS Slack -22.643 Density 0.59
OptDebug: End of Setup Fixing:
+--------------------------------+------+-------+
|Path Group                      |   WNS|    TNS|
+--------------------------------+------+-------+
|INPUTS OUTPUTS ..reg2out default|-0.814|-22.643|
|reg2reg                         | 0.024|  0.000|
|HEPG                            | 0.024|  0.000|
|All Paths                       |-0.814|-22.643|
+--------------------------------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:06.6 real=0:00:07.0 mem=1821.1M) ***

*** SetupOpt [finish] : cpu/real = 0:00:10.9/0:00:10.9 (1.0), totSession cpu/real = 0:01:55.2/0:02:26.2 (0.8), mem = 1786.0M
End: GigaOpt Optimization in TNS mode
Info: 10 top-level, potential tri-state nets excluded from IPO operation.
Info: 25 io nets excluded
Info: 6 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:55.4/0:02:26.4 (0.8), mem = 1757.1M
Reclaim Optimization WNS Slack -0.814  TNS Slack -22.643 Density 0.59
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|     0.59%|        -|  -0.814| -22.643|   0:00:00.0| 1757.1M|
|     0.59%|        0|  -0.814| -22.643|   0:00:00.0| 1757.1M|
|     0.57%|       17|  -0.814| -22.641|   0:00:00.0| 1795.3M|
|     0.57%|       32|  -0.814| -22.755|   0:00:00.0| 1795.3M|
|     0.57%|        1|  -0.814| -22.744|   0:00:00.0| 1795.3M|
|     0.57%|        0|  -0.814| -22.744|   0:00:00.0| 1795.3M|
|     0.57%|        0|  -0.814| -22.744|   0:00:00.0| 1795.3M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.814  TNS Slack -22.744 Density 0.57
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:01.1) (real = 0:00:01.0) **
*** Starting refinePlace (0:01:57 mem=1811.3M) ***
Total net bbox length = 3.785e+04 (1.506e+04 2.278e+04) (ext = 6.804e+03)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 164 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1811.3MB
Summary Report:
Instances move: 0 (out of 423 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 3.785e+04 (1.506e+04 2.278e+04) (ext = 6.804e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1811.3MB
*** Finished refinePlace (0:01:57 mem=1811.3M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1811.3M) ***

*** Finish Physical Update (cpu=0:00:00.4 real=0:00:01.0 mem=1811.3M) ***
*** AreaOpt [finish] : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 0:01:56.8/0:02:27.8 (0.8), mem = 1811.3M
End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:02, mem=1738.19M, totSessionCpu=0:01:57).
Begin: GigaOpt postEco DRV Optimization
Info: 10 top-level, potential tri-state nets excluded from IPO operation.
Info: 25 io nets excluded
Info: 6 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:56.9/0:02:27.9 (0.8), mem = 1738.2M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     8|    64|    -0.05|     0|     0|     0|     0|    -0.81|   -22.74|       0|       0|       0|   0.57|          |         |
|     0|     0|     0.00|     8|    64|    -0.05|     0|     0|     0|     0|    -0.81|   -22.74|       0|       0|       0|   0.57| 0:00:00.0|  1776.3M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 8 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     8 net(s): Could not be fixed because it is multi driver net.


*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1776.3M) ***

*** DrvOpt [finish] : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 0:01:58.3/0:02:29.3 (0.8), mem = 1738.3M
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after postEco optimization: -0.094 -> -0.094 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
Design TNS changes after trial route: -22.744 -> -22.744
Begin: GigaOpt TNS non-legal recovery
Info: 10 top-level, potential tri-state nets excluded from IPO operation.
Info: 25 io nets excluded
Info: 6 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:58.4/0:02:29.3 (0.8), mem = 1738.3M
*info: 25 io nets excluded
Info: 10 top-level, potential tri-state nets excluded from IPO operation.
*info: 6 clock nets excluded
*info: 2 special nets excluded.
*info: 10 external nets with a tri-state driver excluded.
*info: 8 multi-driver nets excluded.
*info: 10 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.814 TNS Slack -22.744 Density 0.57
OptDebug: Start of Optimizer TNS Pass:
+--------------------------------+------+-------+
|Path Group                      |   WNS|    TNS|
+--------------------------------+------+-------+
|INPUTS OUTPUTS ..reg2out default|-0.814|-22.744|
|reg2reg                         |-0.014| -0.014|
|HEPG                            |-0.014| -0.014|
|All Paths                       |-0.814|-22.744|
+--------------------------------+------+-------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+-----------------+---------+--------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View    |Pathgroup|           End Point            |
+--------+---------+--------+---------+----------+------------+--------+-----------------+---------+--------------------------------+
|  -0.014|   -0.814|  -0.014|  -22.744|     0.57%|   0:00:00.0| 1775.4M|func_max_scenario|  reg2reg| rptr_empty/rempty_reg/D        |
|   0.000|   -0.814|   0.000|  -22.760|     0.57%|   0:00:00.0| 1814.5M|func_max_scenario|       NA| NA                             |
+--------+---------+--------+---------+----------+------------+--------+-----------------+---------+--------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1814.5M) ***
Active Path Group: INPUTS OUTPUTS in2out in2reg reg2out default 
+--------+---------+--------+---------+----------+------------+--------+-----------------+---------+--------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View    |Pathgroup|           End Point            |
+--------+---------+--------+---------+----------+------------+--------+-----------------+---------+--------------------------------+
|  -0.814|   -0.814| -22.760|  -22.760|     0.57%|   0:00:00.0| 1814.5M|func_max_scenario|  reg2out| rdata[3]                       |
|  -0.814|   -0.814| -22.635|  -22.635|     0.57%|   0:00:00.0| 1819.1M|func_max_scenario|   in2reg| rptr_empty/rptr_reg_2_/RSTB    |
|  -0.814|   -0.814| -22.603|  -22.603|     0.56%|   0:00:00.0| 1819.1M|func_max_scenario|  reg2out| rempty                         |
|  -0.814|   -0.814| -22.602|  -22.602|     0.56%|   0:00:01.0| 1819.1M|func_max_scenario|  reg2out| rdata[3]                       |
+--------+---------+--------+---------+----------+------------+--------+-----------------+---------+--------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.2 real=0:00:01.0 mem=1819.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:01.3 real=0:00:01.0 mem=1819.1M) ***
OptDebug: End of Optimizer TNS Pass:
+--------------------------------+------+-------+
|Path Group                      |   WNS|    TNS|
+--------------------------------+------+-------+
|INPUTS OUTPUTS ..reg2out default|-0.814|-22.602|
|reg2reg                         |-0.001| -0.001|
|HEPG                            |-0.001| -0.001|
|All Paths                       |-0.814|-22.602|
+--------------------------------+------+-------+

** GigaOpt Optimizer WNS Slack -0.814 TNS Slack -22.602 Density 0.56
*** Starting refinePlace (0:02:03 mem=1819.1M) ***
Total net bbox length = 3.786e+04 (1.507e+04 2.279e+04) (ext = 7.111e+03)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 166 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 3 insts, mean move: 0.91 um, max move: 1.22 um
	Max move on inst (rptr_empty/FE_RC_31_0): (418.71, 560.83) --> (417.50, 560.83)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1819.1MB
Summary Report:
Instances move: 3 (out of 424 movable)
Instances flipped: 0
Mean displacement: 0.91 um
Max displacement: 1.22 um (Instance: rptr_empty/FE_RC_31_0) (418.712, 560.832) -> (417.496, 560.832)
	Length: 8 sites, height: 1 rows, site name: unit, cell type: AND2X1_LVT
Total net bbox length = 3.786e+04 (1.506e+04 2.279e+04) (ext = 7.111e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1819.1MB
*** Finished refinePlace (0:02:03 mem=1819.1M) ***
*** maximum move = 1.22 um ***
*** Finished re-routing un-routed nets (1819.1M) ***

*** Finish Physical Update (cpu=0:00:00.4 real=0:00:00.0 mem=1819.1M) ***
** GigaOpt Optimizer WNS Slack -0.814 TNS Slack -22.602 Density 0.56
OptDebug: End of Setup Fixing:
+--------------------------------+------+-------+
|Path Group                      |   WNS|    TNS|
+--------------------------------+------+-------+
|INPUTS OUTPUTS ..reg2out default|-0.814|-22.602|
|reg2reg                         |-0.001| -0.001|
|HEPG                            |-0.001| -0.001|
|All Paths                       |-0.814|-22.602|
+--------------------------------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:01.8 real=0:00:01.0 mem=1819.1M) ***

*** SetupOpt [finish] : cpu/real = 0:00:05.2/0:00:05.2 (1.0), totSession cpu/real = 0:02:03.5/0:02:34.5 (0.8), mem = 1784.0M
End: GigaOpt TNS non-legal recovery
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 10 top-level, potential tri-state nets excluded from IPO operation.
Info: 25 io nets excluded
Info: 6 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:03.7/0:02:34.6 (0.8), mem = 1784.0M
*info: 25 io nets excluded
Info: 10 top-level, potential tri-state nets excluded from IPO operation.
*info: 6 clock nets excluded
*info: 2 special nets excluded.
*info: 10 external nets with a tri-state driver excluded.
*info: 8 multi-driver nets excluded.
*info: 10 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.814 TNS Slack -22.602 Density 0.56
OptDebug: Start of Optimizer TNS Pass:
+--------------------------------+------+-------+
|Path Group                      |   WNS|    TNS|
+--------------------------------+------+-------+
|INPUTS OUTPUTS ..reg2out default|-0.814|-22.602|
|reg2reg                         |-0.001| -0.001|
|HEPG                            |-0.001| -0.001|
|All Paths                       |-0.814|-22.602|
+--------------------------------+------+-------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+-----------------+---------+--------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View    |Pathgroup|           End Point            |
+--------+---------+--------+---------+----------+------------+--------+-----------------+---------+--------------------------------+
|  -0.001|   -0.814|  -0.001|  -22.602|     0.56%|   0:00:00.0| 1819.1M|func_max_scenario|  reg2reg| wptr_full/wfull_reg/D          |
|  -0.001|   -0.814|  -0.001|  -22.602|     0.56%|   0:00:00.0| 1819.1M|func_max_scenario|  reg2reg| wptr_full/wfull_reg/D          |
+--------+---------+--------+---------+----------+------------+--------+-----------------+---------+--------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=1819.1M) ***
Active Path Group: INPUTS OUTPUTS in2out in2reg reg2out default 
+--------+---------+--------+---------+----------+------------+--------+-----------------+---------+--------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View    |Pathgroup|           End Point            |
+--------+---------+--------+---------+----------+------------+--------+-----------------+---------+--------------------------------+
|  -0.814|   -0.814| -22.602|  -22.602|     0.56%|   0:00:00.0| 1819.1M|func_max_scenario|  reg2out| rdata[3]                       |
|  -0.814|   -0.814| -22.603|  -22.603|     0.56%|   0:00:00.0| 1819.1M|func_max_scenario|   in2reg| rptr_empty/rbin_reg_7_/RSTB    |
|  -0.814|   -0.814| -22.602|  -22.602|     0.56%|   0:00:00.0| 1819.1M|func_max_scenario|  reg2out| rdata[3]                       |
+--------+---------+--------+---------+----------+------------+--------+-----------------+---------+--------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1819.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.1 real=0:00:00.0 mem=1819.1M) ***
OptDebug: End of Optimizer TNS Pass:
+--------------------------------+------+-------+
|Path Group                      |   WNS|    TNS|
+--------------------------------+------+-------+
|INPUTS OUTPUTS ..reg2out default|-0.814|-22.602|
|reg2reg                         |-0.001| -0.001|
|HEPG                            |-0.001| -0.001|
|All Paths                       |-0.814|-22.602|
+--------------------------------+------+-------+

OptDebug: End of Setup Fixing:
+--------------------------------+------+-------+
|Path Group                      |   WNS|    TNS|
+--------------------------------+------+-------+
|INPUTS OUTPUTS ..reg2out default|-0.814|-22.602|
|reg2reg                         |-0.001| -0.001|
|HEPG                            |-0.001| -0.001|
|All Paths                       |-0.814|-22.602|
+--------------------------------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=1819.1M) ***

*** SetupOpt [finish] : cpu/real = 0:00:03.9/0:00:03.9 (1.0), totSession cpu/real = 0:02:07.6/0:02:38.6 (0.8), mem = 1784.0M
End: GigaOpt Optimization in post-eco TNS mode

Active setup views:
 func_max_scenario
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'fifo1_sram' of instances=457 and nets=654 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design fifo1_sram.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 1723.469M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] MRDL has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1731.50 MB )
[NR-eGR] Read 78474 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1731.50 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 5871
[NR-eGR] #PG Blockages       : 78474
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=473  numIgnoredNets=0
[NR-eGR] There are 3 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 448 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 448 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.02% V. EstWL: 4.153248e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         9( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)        21( 0.01%)         3( 0.00%)   ( 0.01%) 
[NR-eGR]      M4  (4)         9( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)        17( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)        42( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M7  (7)        75( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M8  (8)        36( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M9  (9)         4( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              213( 0.01%)         3( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.01% V
[NR-eGR] Overflow after earlyGlobalRoute 0.01% H + 0.01% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.63 sec, Real: 0.64 sec, Curr Mem: 1794.16 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: fifo1_sram
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1784.16)
Total number of fetched objects 644
End delay calculation. (MEM=1814.75 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1814.75 CPU=0:00:00.4 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:02:09 mem=1814.8M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:07, real = 0:01:07, mem = 1506.2M, totSessionCpu=0:02:09 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 func_max_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | INPUTS  | OUTPUTS |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.814  | -0.002  | -0.531  | -0.814  |   N/A   |  0.000  |   N/A   |   N/A   |
|           TNS (ns):| -22.600 | -0.002  | -16.329 | -6.271  |   N/A   |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|   64    |    1    |   54    |   10    |   N/A   |    0    |   N/A   |   N/A   |
|          All Paths:|   376   |   262   |   152   |   10    |   N/A   |    0    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      8 (64)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.563%
Routing Overflow: 0.01% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:07, real = 0:01:09, mem = 1502.3M, totSessionCpu=0:02:09 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
**place_opt_design ... cpu = 0:01:29, real = 0:01:31, mem = 1657.2M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
WARNING   IMPSP-5140           6  Global net connect rules have not been c...
WARNING   IMPSP-315            6  Found %d instances insts with no PG Term...
WARNING   IMPSP-9025           2  No scan chain specified/traced.          
WARNING   IMPSP-362            1  Site '%s' has %s std.Cell height, so ign...
WARNING   IMPOPT-3195          2  Analysis mode has changed.               
*** Message Summary: 20 warning(s), 0 error(s)

<CMD> redirect -tee ../reports/fifo1_sram.innovus.place.congestion.2d.rpt { reportCongestion -hotSpot -overflow -includeBlockage }
<CMD> redirect -tee ../reports/fifo1_sram.innovus.place.congestion.3d.rpt { reportCongestion -hotSpot -overflow -includeBlockage -3d }
<CMD> timeDesign -preCTS -prefix place -outDir ../reports/fifo1_sram.innovus -expandedViews
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1657.2M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func_max_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | INPUTS  | OUTPUTS |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.814  | -0.002  | -0.531  | -0.814  |   N/A   |  0.000  |   N/A   |   N/A   |
|           TNS (ns):| -22.600 | -0.002  | -16.329 | -6.271  |   N/A   |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|   64    |    1    |   54    |   10    |   N/A   |    0    |   N/A   |   N/A   |
|          All Paths:|   376   |   262   |   152   |   10    |   N/A   |    0    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|func_max_scenario   | -0.814  | -0.002  | -0.531  | -0.814  |   N/A   |  0.000  |   N/A   |   N/A   |
|                    | -22.600 | -0.002  | -16.329 | -6.271  |   N/A   |  0.000  |   N/A   |   N/A   |
|                    |   64    |    1    |   54    |   10    |   N/A   |    0    |   N/A   |   N/A   |
|                    |   376   |   262   |   152   |   10    |   N/A   |    0    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      8 (64)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.563%
Routing Overflow: 0.01% H and 0.01% V
------------------------------------------------------------
Reported timing to dir ../reports/fifo1_sram.innovus
Total CPU time: 0.59 sec
Total Real time: 2.0 sec
Total Memory Usage: 1657.265625 Mbytes
<CMD> redirect -tee ../reports/fifo1_sram.innovus.place.density.rpt { reportDensityMap }
<CMD> summaryReport -noHtml -outfile ../reports/fifo1_sram.innovus.place.summary.rpt
Start to collect the design information.
Build netlist information for Cell fifo1_sram.
Finished collecting the design information.
Generating macro cells used in the design report.
Generating standard cells used in the design report.
Generating IO cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generate no-driven nets information report.
Generate multi-driven nets information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file ../reports/fifo1_sram.innovus.place.summary.rpt.
<CMD> saveDesign fifo1_sram_place.innovus
#% Begin save design ... (date=04/11 20:18:04, mem=1405.1M)
% Begin Save ccopt configuration ... (date=04/11 20:18:04, mem=1405.1M)
% End Save ccopt configuration ... (date=04/11 20:18:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=1405.3M, current mem=1405.3M)
% Begin Save netlist data ... (date=04/11 20:18:04, mem=1405.3M)
Writing Binary DB to fifo1_sram_place.innovus.dat/fifo1_sram.v.bin in single-threaded mode...
% End Save netlist data ... (date=04/11 20:18:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=1405.3M, current mem=1405.3M)
Saving congestion map file fifo1_sram_place.innovus.dat/fifo1_sram.route.congmap.gz ...
% Begin Save AAE data ... (date=04/11 20:18:05, mem=1405.4M)
Saving AAE Data ...
% End Save AAE data ... (date=04/11 20:18:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=1405.4M, current mem=1405.4M)
% Begin Save clock tree data ... (date=04/11 20:18:05, mem=1405.5M)
% End Save clock tree data ... (date=04/11 20:18:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=1405.5M, current mem=1405.5M)
Saving preference file fifo1_sram_place.innovus.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=04/11 20:18:05, mem=1405.6M)
Saving floorplan file ...
% End Save floorplan data ... (date=04/11 20:18:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=1405.6M, current mem=1405.6M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=04/11 20:18:06, mem=1405.7M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
% End Save placement data ... (date=04/11 20:18:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=1405.7M, current mem=1405.7M)
% Begin Save routing data ... (date=04/11 20:18:06, mem=1405.7M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1657.3M) ***
% End Save routing data ... (date=04/11 20:18:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=1405.7M, current mem=1405.7M)
Saving property file fifo1_sram_place.innovus.dat/fifo1_sram.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1660.3M) ***
Saving rc congestion map fifo1_sram_place.innovus.dat/fifo1_sram.congmap.gz ...
% Begin Save power constraints data ... (date=04/11 20:18:07, mem=1405.7M)
% End Save power constraints data ... (date=04/11 20:18:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=1405.7M, current mem=1405.7M)
cmin cmax
Generated self-contained design fifo1_sram_place.innovus.dat
#% End save design ... (date=04/11 20:18:09, total cpu=0:00:02.2, real=0:00:05.0, peak res=1406.5M, current mem=1406.5M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setDesignMode -process 28
##  Process: 28            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 28nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
**WARN: (IMPEXT-6191):	Using a captable file is not recommended for process nodes less than or equal to 32 nm due to parasitic accuracy concerns. The Quantus QRC technology file should be specified for all RC corners using the command create_rc_corner or update_rc_corner, which will then be used for preRoute and postRoute(effort level medium or high or signoff) extraction engines.
Type 'man IMPEXT-6191' for more detail.
<CMD> setOptMode -usefulSkew false
<CMD> setOptMode -usefulSkewCCOpt none
<CMD> setOptMode -usefulSkewPostRoute false
<CMD> setOptMode -usefulSkewPreCTS false
<CMD> set_ccopt_property update_io_latency false
<CMD> set_ccopt_property routing_top_min_fanout 10000
<CMD> add_ndr -name CTS_RULE -spacing {M1 0.1 M2:M8 0.112 } -width_multiplier {M3:M8 2 } -generate_via
Start generating vias ...
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "VIA1" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "VIA2" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "VIA3" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "VIA4" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "VIA5" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "VIA6" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "VIA7" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "VIA8" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "VIARDL" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
Generating vias for nondefault rule CTS_RULE ...
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE CTS_RULE is not defined on cut layer "VIA1" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE CTS_RULE is not defined on cut layer "VIA2" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE CTS_RULE is not defined on cut layer "VIA3" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE CTS_RULE is not defined on cut layer "VIA4" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE CTS_RULE is not defined on cut layer "VIA5" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE CTS_RULE is not defined on cut layer "VIA6" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE CTS_RULE is not defined on cut layer "VIA7" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE CTS_RULE is not defined on cut layer "VIA8" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE CTS_RULE is not defined on cut layer "VIARDL" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE CTS_RULE is not defined on cut layer "VIA1" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE CTS_RULE is not defined on cut layer "VIA2" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (EMS-27):	Message (IMPRM-143) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Total 72 vias added to nondefault rule CTS_RULE
Via generation for nondefault rule CTS_RULE completed.
Via generation completed successfully.
<CMD> create_route_type -name top_type -non_default_rule CTS_RULE -top_preferred_layer M8 -bottom_preferred_layer M7
<CMD> set_ccopt_property -net_type top route_type top_type
<CMD> create_route_type -name trunk_type -non_default_rule CTS_RULE -top_preferred_layer M6 -bottom_preferred_layer M5
<CMD> set_ccopt_property -net_type trunk route_type trunk_type
<CMD> setNanoRouteMode -droutePostRouteSpreadWire false
<CMD> ccopt_design
#% Begin ccopt_design (date=04/11 20:18:09, mem=1368.2M)
Setting ::DelayCal::PrerouteDcFastMode 0
Runtime...
(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): func_max_sdc func_min_sdc
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for wclk2x...
  clock_tree wclk2x contains 8 sinks and 0 clock gates.
  Extraction for wclk2x complete.
Extracting original clock gating for wclk2x done.
Extracting original clock gating for wclk...
  clock_tree wclk contains 52 sinks and 0 clock gates.
  Extraction for wclk complete.
Extracting original clock gating for wclk done.
Extracting original clock gating for rclk...
  clock_tree rclk contains 52 sinks and 0 clock gates.
  Extraction for rclk complete.
Extracting original clock gating for rclk done.
The skew group rclk/func_max_sdc was created. It contains 52 sinks and 1 sources.
The skew group wclk/func_max_sdc was created. It contains 52 sinks and 1 sources.
The skew group wclk2x/func_max_sdc was created. It contains 8 sinks and 1 sources.
The skew group rclk/func_min_sdc was created. It contains 52 sinks and 1 sources.
The skew group wclk/func_min_sdc was created. It contains 52 sinks and 1 sources.
The skew group wclk2x/func_min_sdc was created. It contains 8 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
Using CCOpt effort none.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=1667.0M, init mem=1672.5M)
*info: Placed = 432            (Fixed = 8)
*info: Unplaced = 0           
Placement Density:0.56%(1630/289374)
Placement Density (including fixed std cells):0.56%(1630/289374)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1667.0M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.1 real=0:00:00.1)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
route_type is set for at least one key
routing_top_min_fanout is set for at least one key
target_insertion_delay is set for at least one key
target_max_trans_sdc is set for at least one key
update_io_latency: 0 (default: true)
Using cell based legalization.
Route type trimming info:
  No route type modifications were made.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M6. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M5. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M6. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M5. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M6. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M5. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M6. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M5. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M8. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M7. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M8. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M7. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M8. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M7. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M8. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M7. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M6. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M5. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M6. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M5. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
**WARN: (EMS-27):	Message (IMPEXT-6140) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPCCOPT-4313):	Innovus cannot determine the drive strength of rclk, which drives the root of clock_tree rclk. To time this clock tree, Innovus will assume that it is driven by a driver cell with a fixed output slew of 0.000 and a maximum driven capacitance of 0.000. It is recommended that you set the source_driver property on this clock tree appropriately in order to correct this assumption.
**WARN: (IMPCCOPT-4313):	Innovus cannot determine the drive strength of wclk, which drives the root of clock_tree wclk. To time this clock tree, Innovus will assume that it is driven by a driver cell with a fixed output slew of 0.000 and a maximum driven capacitance of 0.000. It is recommended that you set the source_driver property on this clock tree appropriately in order to correct this assumption.
**WARN: (IMPCCOPT-4313):	Innovus cannot determine the drive strength of wclk2x, which drives the root of clock_tree wclk2x. To time this clock tree, Innovus will assume that it is driven by a driver cell with a fixed output slew of 0.000 and a maximum driven capacitance of 0.000. It is recommended that you set the source_driver property on this clock tree appropriately in order to correct this assumption.
Clock tree balancer configuration for clock_trees rclk wclk wclk2x:
Non-default CCOpt properties:
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): trunk_type (default: default)
  route_type (top): top_type (default: default)
  routing_top_min_fanout: 10000 (default: unset)
For power domain auto-default:
  Buffers:     {NBUFFX32_LVT NBUFFX16_LVT NBUFFX8_LVT NBUFFX4_LVT NBUFFX2_LVT NBUFFX2_RVT}
  Inverters:   {INVX32_LVT INVX16_LVT INVX8_LVT INVX4_LVT INVX2_LVT INVX1_RVT INVX0_RVT}
  Clock gates: CGLPPSX16_LVT CGLPPSX16_RVT CGLPPSX8_LVT CGLPPSX8_RVT CGLPPSX4_LVT CGLPPSX4_RVT CGLPPSX2_LVT CGLPPSX16_HVT CGLPPSX8_HVT CGLPPSX2_RVT CGLPPSX4_HVT CGLPPSX2_HVT 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 289373.950um^2
Top Routing info:
  Route-type name: top_type; Top/bottom preferred layer name: M8/M7; 
  Non-default rule name: CTS_RULE; Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: trunk_type; Top/bottom preferred layer name: M6/M5; 
  Non-default rule name: CTS_RULE; Unshielded; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner max_corner:setup, late and power domain auto-default:
  Slew time target (leaf):    0.200ns
  Slew time target (trunk):   0.200ns
  Slew time target (top):     0.200ns
  Buffer unit delay: 0.105ns
  Buffer max distance: 1320.000um
Fastest wire driving cells and distances:
  For nets routed with trunk routing rules:
    Buffer    : {lib_cell:NBUFFX32_LVT, fastest_considered_half_corner=max_corner:setup.late, optimalDrivingDistance=1320.000um, saturatedSlew=0.172ns, speed=5441.055um per ns, cellArea=8.086um^2 per 1000um}
    Inverter  : {lib_cell:INVX32_LVT, fastest_considered_half_corner=max_corner:setup.late, optimalDrivingDistance=710.077um, saturatedSlew=0.096ns, speed=8438.229um per ns, cellArea=12.885um^2 per 1000um}
    Clock gate: {lib_cell:CGLPPSX8_LVT, fastest_considered_half_corner=max_corner:setup.late, optimalDrivingDistance=480.000um, saturatedSlew=0.183ns, speed=1274.224um per ns, cellArea=17.472um^2 per 1000um}
  For nets routed with top routing rules:
    Buffer    : {lib_cell:NBUFFX32_LVT, fastest_considered_half_corner=max_corner:setup.late, optimalDrivingDistance=1399.777um, saturatedSlew=0.176ns, speed=5655.665um per ns, cellArea=7.626um^2 per 1000um}
    Inverter  : {lib_cell:INVX32_LVT, fastest_considered_half_corner=max_corner:setup.late, optimalDrivingDistance=740.382um, saturatedSlew=0.096ns, speed=8798.360um per ns, cellArea=12.357um^2 per 1000um}
    Clock gate: {lib_cell:CGLPPSX8_LVT, fastest_considered_half_corner=max_corner:setup.late, optimalDrivingDistance=520.000um, saturatedSlew=0.184ns, speed=1374.570um per ns, cellArea=16.128um^2 per 1000um}


Logic Sizing Table:

-------------------------------------------------------------------
Cell        Instance count    Source         Eligible library cells
-------------------------------------------------------------------
I1025_NS          3           library set    {I1025_NS}
-------------------------------------------------------------------


Clock tree timing engine global stage delay update for max_corner:setup.late...
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'wclk2x' in RC corner cmax.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'wclk2x'. Using estimated values, based on estimated route, as a fallback.
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'rclk' in RC corner cmax.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'rclk'. Using estimated values, based on estimated route, as a fallback.
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'wclk' in RC corner cmax.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'wclk'. Using estimated values, based on estimated route, as a fallback.
Clock tree timing engine global stage delay update for max_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree balancer configuration for skew_group rclk/func_max_sdc:
  Sources:                     pin rclk
  Total number of sinks:       52
  Delay constrained sinks:     52
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner max_corner:setup.late:
  Skew target:                 0.105ns
  Insertion delay target:      0.100ns
Clock tree balancer configuration for skew_group rclk/func_min_sdc:
  Sources:                     pin rclk
  Total number of sinks:       52
  Delay constrained sinks:     52
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner max_corner:setup.late:
  Skew target:                 0.105ns
Clock tree balancer configuration for skew_group wclk/func_max_sdc:
  Sources:                     pin wclk
  Total number of sinks:       52
  Delay constrained sinks:     52
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner max_corner:setup.late:
  Skew target:                 0.105ns
  Insertion delay target:      0.100ns
Clock tree balancer configuration for skew_group wclk/func_min_sdc:
  Sources:                     pin wclk
  Total number of sinks:       52
  Delay constrained sinks:     52
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner max_corner:setup.late:
  Skew target:                 0.105ns
Clock tree balancer configuration for skew_group wclk2x/func_max_sdc:
  Sources:                     pin wclk2x
  Total number of sinks:       8
  Delay constrained sinks:     8
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner max_corner:setup.late:
  Skew target:                 0.105ns
  Insertion delay target:      0.100ns
Clock tree balancer configuration for skew_group wclk2x/func_min_sdc:
  Sources:                     pin wclk2x
  Total number of sinks:       8
  Delay constrained sinks:     8
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner max_corner:setup.late:
  Skew target:                 0.105ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree rclk: preferred layers M7-M8 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree rclk: preferred layers M5-M6 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree rclk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree wclk: preferred layers M7-M8 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree wclk: preferred layers M5-M6 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree wclk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree wclk2x: preferred layers M7-M8 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree wclk2x: preferred layers M5-M6 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree wclk2x: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew groups are:
skew_group wclk/func_max_sdc with 52 clock sinks

Via Selection for Estimated Routes (rule default):

---------------------------------------------------------------
Layer      Via Cell     Res.     Cap.     RC       Top of Stack
Range                   (Ohm)    (fF)     (fs)     Only
---------------------------------------------------------------
M1-M2      VIA12SQ_C    0.500    0.019    0.010    false
M2-M3      VIA23SQ_C    0.500    0.015    0.008    false
M3-M4      VIA34SQ_C    0.500    0.011    0.005    false
M4-M5      VIA45SQ_C    0.500    0.015    0.008    false
M5-M6      VIA56SQ_C    0.500    0.011    0.005    false
M6-M7      VIA67SQ_C    0.500    0.015    0.008    false
M7-M8      VIA78SQ_C    0.500    0.011    0.005    false
M8-M9      VIA89_C      0.100    0.046    0.005    false
M9-MRDL    VIA9RDL      0.050    4.398    0.220    false
---------------------------------------------------------------

Via Selection for Estimated Routes (rule CTS_RULE):

-----------------------------------------------------------------------------
Layer      Via Cell                   Res.     Cap.     RC       Top of Stack
Range                                 (Ohm)    (fF)     (fs)     Only
-----------------------------------------------------------------------------
M1-M2      CTS_RULE_VIA12SQ_C_HV_S    0.500    0.019    0.010    false
M2-M3      CTS_RULE_VIA23SQ_C_VH      0.500    0.010    0.005    false
M2-M3      CTS_RULE_VIA23SQ_C_M_NH    0.500    0.019    0.009    true
M3-M4      CTS_RULE_VIA34SQ_C_HV      0.500    0.010    0.005    false
M3-M4      CTS_RULE_VIA34SQ_C_M_EV    0.500    0.011    0.006    true
M4-M5      CTS_RULE_VIA45SQ_C_VH      0.500    0.010    0.005    false
M4-M5      CTS_RULE_VIA45SQ_C_M_NH    0.500    0.011    0.006    true
M5-M6      CTS_RULE_VIA56SQ_C_HV      0.500    0.010    0.005    false
M5-M6      CTS_RULE_VIA56SQ_C_M_EV    0.500    0.011    0.006    true
M6-M7      CTS_RULE_VIA67SQ_C_VH      0.500    0.010    0.005    false
M6-M7      CTS_RULE_VIA67SQ_C_M_NH    0.500    0.011    0.006    true
M7-M8      CTS_RULE_VIA78SQ_C_HV      0.500    0.010    0.005    false
M7-M8      CTS_RULE_VIA78SQ_C_M_EV    0.500    0.011    0.006    true
M8-M9      CTS_RULE_VIA89_C_VH        0.100    0.025    0.002    false
M9-MRDL    VIA9RDL                    0.050    4.398    0.220    false
-----------------------------------------------------------------------------

No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:03.2 real=0:00:03.2)
CCOpt configuration status: all checks passed.
External - Set all clocks to propagated mode...
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

External - Set all clocks to propagated mode done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:03.3 real=0:00:03.3)
CCOpt::Phase::Initialization done. (took cpu=0:00:03.3 real=0:00:03.3)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 advancing pin insertion delay (0.000% of 112 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 112 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] MRDL has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1805.05 MB )
[NR-eGR] Read 78474 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1805.05 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 5871
[NR-eGR] #PG Blockages       : 78474
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=473  numIgnoredNets=0
[NR-eGR] There are 3 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 448 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 448 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.02% V. EstWL: 4.153248e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         9( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)        21( 0.01%)         3( 0.00%)   ( 0.01%) 
[NR-eGR]      M4  (4)         9( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)        17( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)        42( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M7  (7)        75( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M8  (8)        36( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M9  (9)         4( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              213( 0.01%)         3( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.01% V
[NR-eGR] Overflow after earlyGlobalRoute 0.01% H + 0.01% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 1583
[NR-eGR]     M2  (2V) length: 6.315178e+03um, number of vias: 2265
[NR-eGR]     M3  (3H) length: 7.335828e+03um, number of vias: 937
[NR-eGR]     M4  (4V) length: 5.380855e+03um, number of vias: 396
[NR-eGR]     M5  (5H) length: 4.299785e+03um, number of vias: 369
[NR-eGR]     M6  (6V) length: 1.072925e+04um, number of vias: 301
[NR-eGR]     M7  (7H) length: 5.327895e+03um, number of vias: 69
[NR-eGR]     M8  (8V) length: 1.613399e+03um, number of vias: 36
[NR-eGR]     M9  (9H) length: 7.201710e+02um, number of vias: 4
[NR-eGR]   MRDL (10V) length: 3.752880e+02um, number of vias: 0
[NR-eGR] Total length: 4.209765e+04um, number of vias: 5960
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2.417888e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.68 sec, Real: 0.68 sec, Curr Mem: 1682.05 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.7 real=0:00:00.7)
Rebuilding timing graph...
Rebuilding timing graph done.
Legalization setup...
Using cell based legalization.
Legalization setup done. (took cpu=0:00:00.3 real=0:00:00.3)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
cts_merge_clock_gates is set for at least one key
cts_merge_clock_logic is set for at least one key
route_type is set for at least one key
routing_top_min_fanout is set for at least one key
target_insertion_delay is set for at least one key
target_max_trans_sdc is set for at least one key
update_io_latency: 0 (default: true)
Route type trimming info:
  No route type modifications were made.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPCCOPT-4313):	Innovus cannot determine the drive strength of rclk, which drives the root of clock_tree rclk. To time this clock tree, Innovus will assume that it is driven by a driver cell with a fixed output slew of 0.000 and a maximum driven capacitance of 0.000. It is recommended that you set the source_driver property on this clock tree appropriately in order to correct this assumption.
**WARN: (IMPCCOPT-4313):	Innovus cannot determine the drive strength of wclk, which drives the root of clock_tree wclk. To time this clock tree, Innovus will assume that it is driven by a driver cell with a fixed output slew of 0.000 and a maximum driven capacitance of 0.000. It is recommended that you set the source_driver property on this clock tree appropriately in order to correct this assumption.
**WARN: (IMPCCOPT-4313):	Innovus cannot determine the drive strength of wclk2x, which drives the root of clock_tree wclk2x. To time this clock tree, Innovus will assume that it is driven by a driver cell with a fixed output slew of 0.000 and a maximum driven capacitance of 0.000. It is recommended that you set the source_driver property on this clock tree appropriately in order to correct this assumption.
Clock tree balancer configuration for clock_trees rclk wclk wclk2x:
Non-default CCOpt properties:
  cts_merge_clock_gates: true (default: false)
  cts_merge_clock_logic: true (default: false)
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): trunk_type (default: default)
  route_type (top): top_type (default: default)
  routing_top_min_fanout: 10000 (default: unset)
For power domain auto-default:
  Buffers:     {NBUFFX32_LVT NBUFFX16_LVT NBUFFX8_LVT NBUFFX4_LVT NBUFFX2_LVT NBUFFX2_RVT}
  Inverters:   {INVX32_LVT INVX16_LVT INVX8_LVT INVX4_LVT INVX2_LVT INVX1_RVT INVX0_RVT}
  Clock gates: CGLPPSX16_LVT CGLPPSX16_RVT CGLPPSX8_LVT CGLPPSX8_RVT CGLPPSX4_LVT CGLPPSX4_RVT CGLPPSX2_LVT CGLPPSX16_HVT CGLPPSX8_HVT CGLPPSX2_RVT CGLPPSX4_HVT CGLPPSX2_HVT 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 289373.950um^2
Top Routing info:
  Route-type name: top_type; Top/bottom preferred layer name: M8/M7; 
  Non-default rule name: CTS_RULE; Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: trunk_type; Top/bottom preferred layer name: M6/M5; 
  Non-default rule name: CTS_RULE; Unshielded; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner max_corner:setup, late and power domain auto-default:
  Slew time target (leaf):    0.200ns
  Slew time target (trunk):   0.200ns
  Slew time target (top):     0.200ns
  Buffer unit delay: 0.105ns
  Buffer max distance: 1320.000um
Fastest wire driving cells and distances:
  For nets routed with trunk routing rules:
    Buffer    : {lib_cell:NBUFFX32_LVT, fastest_considered_half_corner=max_corner:setup.late, optimalDrivingDistance=1320.000um, saturatedSlew=0.170ns, speed=5486.284um per ns, cellArea=8.086um^2 per 1000um}
    Inverter  : {lib_cell:INVX32_LVT, fastest_considered_half_corner=max_corner:setup.late, optimalDrivingDistance=716.347um, saturatedSlew=0.096ns, speed=8497.592um per ns, cellArea=12.772um^2 per 1000um}
    Clock gate: {lib_cell:CGLPPSX8_LVT, fastest_considered_half_corner=max_corner:setup.late, optimalDrivingDistance=480.000um, saturatedSlew=0.182ns, speed=1277.955um per ns, cellArea=17.472um^2 per 1000um}
  For nets routed with top routing rules:
    Buffer    : {lib_cell:NBUFFX32_LVT, fastest_considered_half_corner=max_corner:setup.late, optimalDrivingDistance=1408.137um, saturatedSlew=0.175ns, speed=5719.484um per ns, cellArea=7.580um^2 per 1000um}
    Inverter  : {lib_cell:INVX32_LVT, fastest_considered_half_corner=max_corner:setup.late, optimalDrivingDistance=744.562um, saturatedSlew=0.096ns, speed=8890.293um per ns, cellArea=12.288um^2 per 1000um}
    Clock gate: {lib_cell:CGLPPSX8_LVT, fastest_considered_half_corner=max_corner:setup.late, optimalDrivingDistance=560.000um, saturatedSlew=0.190ns, speed=1454.168um per ns, cellArea=14.976um^2 per 1000um}


Logic Sizing Table:

-------------------------------------------------------------------
Cell        Instance count    Source         Eligible library cells
-------------------------------------------------------------------
I1025_NS          3           library set    {I1025_NS}
-------------------------------------------------------------------


Clock tree timing engine global stage delay update for max_corner:setup.late...
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'wclk2x' in RC corner cmax.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'wclk2x'. Using estimated values, based on estimated route, as a fallback.
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'rclk' in RC corner cmax.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'rclk'. Using estimated values, based on estimated route, as a fallback.
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'wclk' in RC corner cmax.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'wclk'. Using estimated values, based on estimated route, as a fallback.
Clock tree timing engine global stage delay update for max_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree balancer configuration for skew_group rclk/func_max_sdc:
  Sources:                     pin rclk
  Total number of sinks:       52
  Delay constrained sinks:     52
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner max_corner:setup.late:
  Skew target:                 0.105ns
  Insertion delay target:      0.100ns
Clock tree balancer configuration for skew_group rclk/func_min_sdc:
  Sources:                     pin rclk
  Total number of sinks:       52
  Delay constrained sinks:     52
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner max_corner:setup.late:
  Skew target:                 0.105ns
Clock tree balancer configuration for skew_group wclk/func_max_sdc:
  Sources:                     pin wclk
  Total number of sinks:       52
  Delay constrained sinks:     52
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner max_corner:setup.late:
  Skew target:                 0.105ns
  Insertion delay target:      0.100ns
Clock tree balancer configuration for skew_group wclk/func_min_sdc:
  Sources:                     pin wclk
  Total number of sinks:       52
  Delay constrained sinks:     52
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner max_corner:setup.late:
  Skew target:                 0.105ns
Clock tree balancer configuration for skew_group wclk2x/func_max_sdc:
  Sources:                     pin wclk2x
  Total number of sinks:       8
  Delay constrained sinks:     8
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner max_corner:setup.late:
  Skew target:                 0.105ns
  Insertion delay target:      0.100ns
Clock tree balancer configuration for skew_group wclk2x/func_min_sdc:
  Sources:                     pin wclk2x
  Total number of sinks:       8
  Delay constrained sinks:     8
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner max_corner:setup.late:
  Skew target:                 0.105ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree rclk: preferred layers M7-M8 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree rclk: preferred layers M5-M6 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree rclk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree wclk: preferred layers M7-M8 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree wclk: preferred layers M5-M6 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree wclk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree wclk2x: preferred layers M7-M8 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree wclk2x: preferred layers M5-M6 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree wclk2x: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew groups are:
skew_group wclk/func_max_sdc with 52 clock sinks

Via Selection for Estimated Routes (rule default):

---------------------------------------------------------------
Layer      Via Cell     Res.     Cap.     RC       Top of Stack
Range                   (Ohm)    (fF)     (fs)     Only
---------------------------------------------------------------
M1-M2      VIA12SQ      0.500    0.021    0.011    false
M2-M3      VIA23SQ_C    0.500    0.015    0.008    false
M3-M4      VIA34SQ_C    0.500    0.011    0.005    false
M4-M5      VIA45SQ_C    0.500    0.015    0.008    false
M5-M6      VIA56SQ_C    0.500    0.011    0.005    false
M6-M7      VIA67SQ_C    0.500    0.015    0.008    false
M7-M8      VIA78SQ_C    0.500    0.011    0.005    false
M8-M9      VIA89_C      0.100    0.046    0.005    false
M9-MRDL    VIA9RDL      0.050    4.398    0.220    false
---------------------------------------------------------------

Via Selection for Estimated Routes (rule CTS_RULE):

-----------------------------------------------------------------------------
Layer      Via Cell                   Res.     Cap.     RC       Top of Stack
Range                                 (Ohm)    (fF)     (fs)     Only
-----------------------------------------------------------------------------
M1-M2      CTS_RULE_VIA12SQ_C_HV_S    0.500    0.019    0.010    false
M2-M3      CTS_RULE_VIA23SQ_C_VH      0.500    0.010    0.005    false
M2-M3      CTS_RULE_VIA23SQ_C_M_NH    0.500    0.019    0.009    true
M3-M4      CTS_RULE_VIA34SQ_C_HV      0.500    0.010    0.005    false
M3-M4      CTS_RULE_VIA34SQ_C_M_EV    0.500    0.011    0.006    true
M4-M5      CTS_RULE_VIA45SQ_C_VH      0.500    0.010    0.005    false
M4-M5      CTS_RULE_VIA45SQ_C_M_NH    0.500    0.011    0.006    true
M5-M6      CTS_RULE_VIA56SQ_C_HV      0.500    0.010    0.005    false
M5-M6      CTS_RULE_VIA56SQ_C_M_EV    0.500    0.011    0.006    true
M6-M7      CTS_RULE_VIA67SQ_C_VH      0.500    0.010    0.005    false
M6-M7      CTS_RULE_VIA67SQ_C_M_NH    0.500    0.011    0.006    true
M7-M8      CTS_RULE_VIA78SQ_C_HV      0.500    0.010    0.005    false
M7-M8      CTS_RULE_VIA78SQ_C_M_EV    0.500    0.011    0.006    true
M8-M9      CTS_RULE_VIA89_C_VH        0.100    0.025    0.002    false
M9-MRDL    VIA9RDL                    0.050    4.398    0.220    false
-----------------------------------------------------------------------------

No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:02.9 real=0:00:02.9)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:04.0 real=0:00:04.0)
Synthesizing clock trees...
  Preparing To Balance...
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=3, total=3
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=36000.000um^2, total=36000.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=2611.239um, total=2611.239um
    Clock DAG library cell distribution before merging {count}:
     Logics: I1025_NS: 3 
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    
    Clock logic merging summary:
    
    -----------------------------------------------------------
    Description                           Number of occurrences
    -----------------------------------------------------------
    Total clock logics                              3
    Globally unique logic expressions               3
    Potentially mergeable clock logics              0
    Actually merged clock logics                    0
    -----------------------------------------------------------
    
    --------------------------------------------
    Cannot merge reason    Number of occurrences
    --------------------------------------------
    GloballyUnique                   3
    --------------------------------------------
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Preparing To Balance done. (took cpu=0:00:00.2 real=0:00:00.2)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=3, total=3
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=36000.000um^2, total=36000.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=2611.239um, total=2611.239um
    Clock DAG library cell distribution before clustering {count}:
     Logics: I1025_NS: 3 
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering clock_tree wclk2x...
    Clustering clock_tree wclk2x done.
    Clustering clock_tree wclk...
    Clustering clock_tree wclk done.
    Clustering clock_tree rclk...
    Clustering clock_tree rclk done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=5, i=0, icg=0, nicg=0, l=3, total=8
      cell areas       : b=53.370um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=36000.000um^2, total=36053.370um^2
      hp wire lengths  : top=0.000um, trunk=1954.099um, leaf=1360.494um, total=3314.593um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: NBUFFX32_LVT: 5 
     Logics: I1025_NS: 3 
    Bottom-up phase done. (took cpu=0:00:00.2 real=0:00:00.2)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with FGC disabled for clock sinks and datapath.
*** Starting refinePlace (0:02:22 mem=1869.8M) ***
Total net bbox length = 3.857e+04 (1.527e+04 2.330e+04) (ext = 7.004e+03)
Move report: Detail placement moves 5 insts, mean move: 3.28 um, max move: 8.97 um
	Max move on inst (rptr_empty/rptr_reg_8_): (425.70, 574.21) --> (431.33, 570.86)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1869.8MB
Summary Report:
Instances move: 5 (out of 429 movable)
Instances flipped: 0
Mean displacement: 3.28 um
Max displacement: 8.97 um (Instance: rptr_empty/rptr_reg_8_) (425.704, 574.208) -> (431.328, 570.864)
	Length: 28 sites, height: 1 rows, site name: unit, cell type: DFFARX1_RVT
Total net bbox length = 3.858e+04 (1.528e+04 2.330e+04) (ext = 7.004e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1869.8MB
*** Finished refinePlace (0:02:22 mem=1869.8M) ***
    Moved 1, flipped 0 and cell swapped 0 of 120 clock instance(s) during refinement.
    The largest move was 8.97 microns for rptr_empty/rptr_reg_8_.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.5 real=0:00:00.4)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Clock tree timing engine global stage delay update for max_corner:setup.late...
    Clock tree timing engine global stage delay update for max_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
      (empty table)
    --------------------------------
    
    
    Clock tree legalization - There are no Movements:
    =================================================
    
    ---------------------------------------------
    Movement (um)    Desired     Achieved    Node
                     location    location    
    ---------------------------------------------
      (empty table)
    ---------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:00.7 real=0:00:00.6)
    Clock DAG stats after 'Clustering':
      cell counts      : b=5, i=0, icg=0, nicg=0, l=3, total=8
      cell areas       : b=53.370um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=36000.000um^2, total=36053.370um^2
      cell capacitance : b=16.854fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=7722.259fF, total=7739.113fF
      sink capacitance : count=112, total=67.459fF, avg=0.602fF, sd=0.238fF, min=0.021fF, max=0.704fF
      wire capacitance : top=0.000fF, trunk=128.198fF, leaf=182.214fF, total=310.412fF
      wire lengths     : top=0.000um, trunk=1051.027um, leaf=2055.913um, total=3106.940um
      hp wire lengths  : top=0.000um, trunk=1987.107um, leaf=1360.494um, total=3347.601um
    Clock DAG net violations after 'Clustering':
      Capacitance : {count=3, worst=[2582.883fF, 2582.883fF, 2582.883fF]} avg=2582.883fF sd=0.000fF sum=7748.649fF
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.200ns count=8 avg=0.085ns sd=0.088ns min=0.000ns max=0.197ns {5 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 2 <= 0.190ns, 1 <= 0.200ns}
      Leaf  : target=0.200ns count=3 avg=0.105ns sd=0.042ns min=0.057ns max=0.135ns {1 <= 0.120ns, 2 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: NBUFFX32_LVT: 5 
     Logics: I1025_NS: 3 
    Primary reporting skew groups after 'Clustering':
      skew_group wclk/func_max_sdc: insertion delay [min=0.602, max=0.627, avg=0.606, sd=0.008], skew [0.025 vs 0.105], 100% {0.602, 0.627} (wid=-0.006 ws=0.025) (gid=0.633 gs=0.000)
    Skew group summary after 'Clustering':
      skew_group rclk/func_max_sdc: insertion delay [min=0.596, max=0.619, avg=0.600, sd=0.007], skew [0.023 vs 0.105], 100% {0.596, 0.619} (wid=-0.009 ws=0.023) (gid=0.628 gs=0.000)
      skew_group rclk/func_min_sdc: insertion delay [min=0.596, max=0.619, avg=0.600, sd=0.007], skew [0.023 vs 0.105], 100% {0.596, 0.619} (wid=-0.009 ws=0.023) (gid=0.628 gs=0.000)
      skew_group wclk/func_max_sdc: insertion delay [min=0.602, max=0.627, avg=0.606, sd=0.008], skew [0.025 vs 0.105], 100% {0.602, 0.627} (wid=-0.006 ws=0.025) (gid=0.633 gs=0.000)
      skew_group wclk/func_min_sdc: insertion delay [min=0.602, max=0.627, avg=0.606, sd=0.008], skew [0.025 vs 0.105], 100% {0.602, 0.627} (wid=-0.006 ws=0.025) (gid=0.633 gs=0.000)
      skew_group wclk2x/func_max_sdc: insertion delay [min=0.497, max=0.500, avg=0.498, sd=0.001], skew [0.003 vs 0.105], 100% {0.497, 0.500} (wid=-0.036 ws=0.003) (gid=0.536 gs=0.000)
      skew_group wclk2x/func_min_sdc: insertion delay [min=0.497, max=0.500, avg=0.498, sd=0.001], skew [0.003 vs 0.105], 100% {0.497, 0.500} (wid=-0.036 ws=0.003) (gid=0.536 gs=0.000)
    Legalizer API calls during this step: 66 succeeded with high effort: 66 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:00.8 real=0:00:00.8)
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:        11 (unrouted=11, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1648 (unrouted=1203, trialRouted=445, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1181, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR->NR step...
(ccopt eGR): There are 11 nets for routing of which 8 have one or more fixed wires.
(ccopt eGR): Start to route 11 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] MRDL has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1864.18 MB )
[NR-eGR] Read 78474 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1864.18 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 5871
[NR-eGR] #PG Blockages       : 78474
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=478  numIgnoredNets=467
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 8 clock nets ( 8 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 3 
[NR-eGR] Rule id: 1  Rule name: CTS_RULE  Nets: 5 
[NR-eGR] Rule id: 2  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5 net(s) in layer range [5, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.048344e+03um
[NR-eGR] 
[NR-eGR] Layer group 2: route 3 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.220272e+03um
[NR-eGR] 
[NR-eGR] Create a new net group with 2 nets and layer range [3, 6]
[NR-eGR] Layer group 3: route 2 net(s) in layer range [3, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.935744e+03um
[NR-eGR] 
[NR-eGR] Create a new net group with 2 nets and layer range [3, 8]
[NR-eGR] Layer group 4: route 2 net(s) in layer range [3, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.02% H + 0.00% V. EstWL: 6.691344e+03um
[NR-eGR] 
[NR-eGR] Create a new net group with 1 nets and layer range [3, 10]
[NR-eGR] Layer group 5: route 1 net(s) in layer range [3, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 7.371848e+03um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         3( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         2( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         3( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)        10( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MRDL (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               18( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 1593
[NR-eGR]     M2  (2V) length: 5.761831e+03um, number of vias: 2235
[NR-eGR]     M3  (3H) length: 7.410762e+03um, number of vias: 948
[NR-eGR]     M4  (4V) length: 5.761897e+03um, number of vias: 384
[NR-eGR]     M5  (5H) length: 4.451480e+03um, number of vias: 364
[NR-eGR]     M6  (6V) length: 1.136124e+04um, number of vias: 296
[NR-eGR]     M7  (7H) length: 5.392346e+03um, number of vias: 67
[NR-eGR]     M8  (8V) length: 1.517335e+03um, number of vias: 36
[NR-eGR]     M9  (9H) length: 7.201710e+02um, number of vias: 4
[NR-eGR]   MRDL (10V) length: 3.752880e+02um, number of vias: 0
[NR-eGR] Total length: 4.275235e+04um, number of vias: 5927
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3.072588e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 122
[NR-eGR]     M2  (2V) length: 6.513900e+01um, number of vias: 142
[NR-eGR]     M3  (3H) length: 3.099280e+02um, number of vias: 101
[NR-eGR]     M4  (4V) length: 5.933860e+02um, number of vias: 40
[NR-eGR]     M5  (5H) length: 4.424720e+02um, number of vias: 29
[NR-eGR]     M6  (6V) length: 1.369215e+03um, number of vias: 10
[NR-eGR]     M7  (7H) length: 2.912320e+02um, number of vias: 2
[NR-eGR]     M8  (8V) length: 1.216000e+00um, number of vias: 0
[NR-eGR]     M9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]   MRDL (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 3.072588e+03um, number of vias: 446
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 3.072588e+03um, number of vias: 446
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.26 sec, Real: 1.27 sec, Curr Mem: 1820.77 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_55565_auto.ece.pdx.edu_vpamidi_McTu6n/.rgfmbKFo8
      Early Global Route - eGR->NR step done. (took cpu=0:00:01.3 real=0:00:01.3)
    Routing using eGR only done.
Net route status summary:
  Clock:        11 (unrouted=3, trialRouted=0, noStatus=0, routed=8, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1648 (unrouted=1203, trialRouted=445, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1181, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...

Starting congRepair ...
Collecting buffer chain nets ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] MRDL has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1820.77 MB )
[NR-eGR] Read 78474 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1820.77 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 5871
[NR-eGR] #PG Blockages       : 78474
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 8  Num Prerouted Wires = 530
[NR-eGR] Read numTotalNets=478  numIgnoredNets=8
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Rule name: CTS_RULE  Nets: 0 
[NR-eGR] Rule id: 2  Nets: 445 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 445 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.02% V. EstWL: 3.921174e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         8( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)        19( 0.00%)         3( 0.00%)   ( 0.01%) 
[NR-eGR]      M4  (4)         8( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)        19( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)        75( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M7  (7)        73( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M8  (8)        11( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9  (9)         4( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              217( 0.01%)         3( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.01% V
[NR-eGR] Overflow after earlyGlobalRoute 0.01% H + 0.01% V
Early Global Route congestion estimation runtime: 0.61 seconds, mem = 1857.2M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 1593
[NR-eGR]     M2  (2V) length: 5.786272e+03um, number of vias: 2201
[NR-eGR]     M3  (3H) length: 7.309226e+03um, number of vias: 957
[NR-eGR]     M4  (4V) length: 5.650082e+03um, number of vias: 397
[NR-eGR]     M5  (5H) length: 4.629777e+03um, number of vias: 365
[NR-eGR]     M6  (6V) length: 1.150926e+04um, number of vias: 295
[NR-eGR]     M7  (7H) length: 5.335040e+03um, number of vias: 65
[NR-eGR]     M8  (8V) length: 1.481919e+03um, number of vias: 36
[NR-eGR]     M9  (9H) length: 7.261000e+02um, number of vias: 4
[NR-eGR]   MRDL (10V) length: 3.745280e+02um, number of vias: 0
[NR-eGR] Total length: 4.280221e+04um, number of vias: 5913
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.08 seconds, mem = 1812.2M
End of congRepair (cpu=0:00:00.7, real=0:00:00.0)
    Congestion Repair done. (took cpu=0:00:00.8 real=0:00:00.8)
  CCOpt: Starting congestion repair using flow wrapper done.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:02.4 real=0:00:02.4)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
**WARN: (IMPEXT-6191):	Using a captable file is not recommended for process nodes less than or equal to 32 nm due to parasitic accuracy concerns. The Quantus QRC technology file should be specified for all RC corners using the command create_rc_corner or update_rc_corner, which will then be used for preRoute and postRoute(effort level medium or high or signoff) extraction engines.
Type 'man IMPEXT-6191' for more detail.
Extraction called for design 'fifo1_sram' of instances=462 and nets=1659 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fifo1_sram.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:00.0  MEM: 1817.832M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.5 real=0:00:00.5)
  Clock tree timing engine global stage delay update for max_corner:setup.late...
  Clock tree timing engine global stage delay update for max_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=5, i=0, icg=0, nicg=0, l=3, total=8
    cell areas       : b=53.370um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=36000.000um^2, total=36053.370um^2
    cell capacitance : b=16.854fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=7722.259fF, total=7739.113fF
    sink capacitance : count=112, total=67.459fF, avg=0.602fF, sd=0.238fF, min=0.021fF, max=0.704fF
    wire capacitance : top=0.000fF, trunk=128.407fF, leaf=182.285fF, total=310.692fF
    wire lengths     : top=0.000um, trunk=1051.027um, leaf=2055.913um, total=3106.940um
    hp wire lengths  : top=0.000um, trunk=1987.107um, leaf=1360.494um, total=3347.601um
  Clock DAG net violations after clustering cong repair call:
    Capacitance : {count=3, worst=[2582.883fF, 2582.883fF, 2582.883fF]} avg=2582.883fF sd=0.000fF sum=7748.649fF
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=0.200ns count=8 avg=0.085ns sd=0.088ns min=0.000ns max=0.197ns {5 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 2 <= 0.190ns, 1 <= 0.200ns}
    Leaf  : target=0.200ns count=3 avg=0.105ns sd=0.042ns min=0.057ns max=0.135ns {1 <= 0.120ns, 2 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Bufs: NBUFFX32_LVT: 5 
   Logics: I1025_NS: 3 
  Primary reporting skew groups after clustering cong repair call:
    skew_group wclk/func_max_sdc: insertion delay [min=0.602, max=0.626, avg=0.606, sd=0.008], skew [0.025 vs 0.105], 100% {0.602, 0.626} (wid=-0.006 ws=0.025) (gid=0.632 gs=0.000)
  Skew group summary after clustering cong repair call:
    skew_group rclk/func_max_sdc: insertion delay [min=0.596, max=0.619, avg=0.600, sd=0.007], skew [0.023 vs 0.105], 100% {0.596, 0.619} (wid=-0.009 ws=0.023) (gid=0.628 gs=0.000)
    skew_group rclk/func_min_sdc: insertion delay [min=0.596, max=0.619, avg=0.600, sd=0.007], skew [0.023 vs 0.105], 100% {0.596, 0.619} (wid=-0.009 ws=0.023) (gid=0.628 gs=0.000)
    skew_group wclk/func_max_sdc: insertion delay [min=0.602, max=0.626, avg=0.606, sd=0.008], skew [0.025 vs 0.105], 100% {0.602, 0.626} (wid=-0.006 ws=0.025) (gid=0.632 gs=0.000)
    skew_group wclk/func_min_sdc: insertion delay [min=0.602, max=0.626, avg=0.606, sd=0.008], skew [0.025 vs 0.105], 100% {0.602, 0.626} (wid=-0.006 ws=0.025) (gid=0.632 gs=0.000)
    skew_group wclk2x/func_max_sdc: insertion delay [min=0.497, max=0.500, avg=0.498, sd=0.001], skew [0.003 vs 0.105], 100% {0.497, 0.500} (wid=-0.036 ws=0.003) (gid=0.536 gs=0.000)
    skew_group wclk2x/func_min_sdc: insertion delay [min=0.497, max=0.500, avg=0.498, sd=0.001], skew [0.003 vs 0.105], 100% {0.497, 0.500} (wid=-0.036 ws=0.003) (gid=0.536 gs=0.000)
  CongRepair After Initial Clustering done. (took cpu=0:00:02.9 real=0:00:02.9)
  Stage::Clustering done. (took cpu=0:00:03.8 real=0:00:03.7)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% .    ..40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=5, i=0, icg=0, nicg=0, l=3, total=8
      cell areas       : b=53.370um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=36000.000um^2, total=36053.370um^2
      cell capacitance : b=16.854fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=7722.259fF, total=7739.113fF
      sink capacitance : count=112, total=67.459fF, avg=0.602fF, sd=0.238fF, min=0.021fF, max=0.704fF
      wire capacitance : top=0.000fF, trunk=128.407fF, leaf=182.285fF, total=310.692fF
      wire lengths     : top=0.000um, trunk=1051.027um, leaf=2055.913um, total=3106.940um
      hp wire lengths  : top=0.000um, trunk=1987.107um, leaf=1360.494um, total=3347.601um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.200ns count=8 avg=0.085ns sd=0.088ns min=0.000ns max=0.197ns {5 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 2 <= 0.190ns, 1 <= 0.200ns}
      Leaf  : target=0.200ns count=3 avg=0.105ns sd=0.042ns min=0.057ns max=0.135ns {1 <= 0.120ns, 2 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: NBUFFX32_LVT: 5 
     Logics: I1025_NS: 3 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group wclk/func_max_sdc: insertion delay [min=0.602, max=0.626], skew [0.025 vs 0.105]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group rclk/func_max_sdc: insertion delay [min=0.596, max=0.619], skew [0.023 vs 0.105]
      skew_group rclk/func_min_sdc: insertion delay [min=0.596, max=0.619], skew [0.023 vs 0.105]
      skew_group wclk/func_max_sdc: insertion delay [min=0.602, max=0.626], skew [0.025 vs 0.105]
      skew_group wclk/func_min_sdc: insertion delay [min=0.602, max=0.626], skew [0.025 vs 0.105]
      skew_group wclk2x/func_max_sdc: insertion delay [min=0.497, max=0.500], skew [0.003 vs 0.105]
      skew_group wclk2x/func_min_sdc: insertion delay [min=0.497, max=0.500], skew [0.003 vs 0.105]
    BalancingStep Fixing clock tree slew time and max cap violations has increased max latencies (wire and cell) to be greater than the max desired latencies
    {rclk/func_max_sdc,WC: 0.153 -> 0.619, wclk/func_max_sdc,WC: 0.153 -> 0.626, wclk2x/func_max_sdc,WC: 0.153 -> 0.500}Legalizer API calls during this step: 165 succeeded with high effort: 165 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.2 real=0:00:00.2)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=5, i=0, icg=0, nicg=0, l=3, total=8
      cell areas       : b=53.370um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=36000.000um^2, total=36053.370um^2
      cell capacitance : b=16.854fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=7722.259fF, total=7739.113fF
      sink capacitance : count=112, total=67.459fF, avg=0.602fF, sd=0.238fF, min=0.021fF, max=0.704fF
      wire capacitance : top=0.000fF, trunk=128.407fF, leaf=182.285fF, total=310.692fF
      wire lengths     : top=0.000um, trunk=1051.027um, leaf=2055.913um, total=3106.940um
      hp wire lengths  : top=0.000um, trunk=1987.107um, leaf=1360.494um, total=3347.601um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.200ns count=8 avg=0.085ns sd=0.088ns min=0.000ns max=0.197ns {5 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 2 <= 0.190ns, 1 <= 0.200ns}
      Leaf  : target=0.200ns count=3 avg=0.105ns sd=0.042ns min=0.057ns max=0.135ns {1 <= 0.120ns, 2 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: NBUFFX32_LVT: 5 
     Logics: I1025_NS: 3 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group wclk/func_max_sdc: insertion delay [min=0.602, max=0.626, avg=0.606, sd=0.008], skew [0.025 vs 0.105], 100% {0.602, 0.626} (wid=-0.006 ws=0.025) (gid=0.632 gs=0.000)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group rclk/func_max_sdc: insertion delay [min=0.596, max=0.619, avg=0.600, sd=0.007], skew [0.023 vs 0.105], 100% {0.596, 0.619} (wid=-0.009 ws=0.023) (gid=0.628 gs=0.000)
      skew_group rclk/func_min_sdc: insertion delay [min=0.596, max=0.619, avg=0.600, sd=0.007], skew [0.023 vs 0.105], 100% {0.596, 0.619} (wid=-0.009 ws=0.023) (gid=0.628 gs=0.000)
      skew_group wclk/func_max_sdc: insertion delay [min=0.602, max=0.626, avg=0.606, sd=0.008], skew [0.025 vs 0.105], 100% {0.602, 0.626} (wid=-0.006 ws=0.025) (gid=0.632 gs=0.000)
      skew_group wclk/func_min_sdc: insertion delay [min=0.602, max=0.626, avg=0.606, sd=0.008], skew [0.025 vs 0.105], 100% {0.602, 0.626} (wid=-0.006 ws=0.025) (gid=0.632 gs=0.000)
      skew_group wclk2x/func_max_sdc: insertion delay [min=0.497, max=0.500, avg=0.498, sd=0.001], skew [0.003 vs 0.105], 100% {0.497, 0.500} (wid=-0.036 ws=0.003) (gid=0.536 gs=0.000)
      skew_group wclk2x/func_min_sdc: insertion delay [min=0.497, max=0.500, avg=0.498, sd=0.001], skew [0.003 vs 0.105], 100% {0.497, 0.500} (wid=-0.036 ws=0.003) (gid=0.536 gs=0.000)
    BalancingStep Fixing clock tree slew time and max cap violations - detailed pass has increased max latencies (wire and cell) to be greater than the max desired latencies
    {rclk/func_max_sdc,WC: 0.153 -> 0.619, wclk/func_max_sdc,WC: 0.153 -> 0.626, wclk2x/func_max_sdc,WC: 0.153 -> 0.500}Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::DRV Fixing done. (took cpu=0:00:00.3 real=0:00:00.3)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=5, i=0, icg=0, nicg=0, l=3, total=8
      cell areas       : b=53.370um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=36000.000um^2, total=36053.370um^2
      cell capacitance : b=16.854fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=7722.259fF, total=7739.113fF
      sink capacitance : count=112, total=67.459fF, avg=0.602fF, sd=0.238fF, min=0.021fF, max=0.704fF
      wire capacitance : top=0.000fF, trunk=128.407fF, leaf=182.285fF, total=310.692fF
      wire lengths     : top=0.000um, trunk=1051.027um, leaf=2055.913um, total=3106.940um
      hp wire lengths  : top=0.000um, trunk=1987.107um, leaf=1360.494um, total=3347.601um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.200ns count=8 avg=0.085ns sd=0.088ns min=0.000ns max=0.197ns {5 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 2 <= 0.190ns, 1 <= 0.200ns}
      Leaf  : target=0.200ns count=3 avg=0.105ns sd=0.042ns min=0.057ns max=0.135ns {1 <= 0.120ns, 2 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: NBUFFX32_LVT: 5 
     Logics: I1025_NS: 3 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group wclk/func_max_sdc: insertion delay [min=0.602, max=0.626], skew [0.025 vs 0.105]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group rclk/func_max_sdc: insertion delay [min=0.596, max=0.619], skew [0.023 vs 0.105]
      skew_group rclk/func_min_sdc: insertion delay [min=0.596, max=0.619], skew [0.023 vs 0.105]
      skew_group wclk/func_max_sdc: insertion delay [min=0.602, max=0.626], skew [0.025 vs 0.105]
      skew_group wclk/func_min_sdc: insertion delay [min=0.602, max=0.626], skew [0.025 vs 0.105]
      skew_group wclk2x/func_max_sdc: insertion delay [min=0.497, max=0.500], skew [0.003 vs 0.105]
      skew_group wclk2x/func_min_sdc: insertion delay [min=0.497, max=0.500], skew [0.003 vs 0.105]
    BalancingStep Removing unnecessary root buffering has increased max latencies (wire and cell) to be greater than the max desired latencies
    {rclk/func_max_sdc,WC: 0.153 -> 0.619, wclk/func_max_sdc,WC: 0.153 -> 0.626, wclk2x/func_max_sdc,WC: 0.153 -> 0.500}Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=5, i=0, icg=0, nicg=0, l=3, total=8
      cell areas       : b=53.370um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=36000.000um^2, total=36053.370um^2
      cell capacitance : b=16.854fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=7722.259fF, total=7739.113fF
      sink capacitance : count=112, total=67.459fF, avg=0.602fF, sd=0.238fF, min=0.021fF, max=0.704fF
      wire capacitance : top=0.000fF, trunk=128.407fF, leaf=182.285fF, total=310.692fF
      wire lengths     : top=0.000um, trunk=1051.027um, leaf=2055.913um, total=3106.940um
      hp wire lengths  : top=0.000um, trunk=1987.107um, leaf=1360.494um, total=3347.601um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.200ns count=8 avg=0.085ns sd=0.088ns min=0.000ns max=0.197ns {5 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 2 <= 0.190ns, 1 <= 0.200ns}
      Leaf  : target=0.200ns count=3 avg=0.105ns sd=0.042ns min=0.057ns max=0.135ns {1 <= 0.120ns, 2 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: NBUFFX32_LVT: 5 
     Logics: I1025_NS: 3 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group wclk/func_max_sdc: insertion delay [min=0.602, max=0.626], skew [0.025 vs 0.105]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group rclk/func_max_sdc: insertion delay [min=0.596, max=0.619], skew [0.023 vs 0.105]
      skew_group rclk/func_min_sdc: insertion delay [min=0.596, max=0.619], skew [0.023 vs 0.105]
      skew_group wclk/func_max_sdc: insertion delay [min=0.602, max=0.626], skew [0.025 vs 0.105]
      skew_group wclk/func_min_sdc: insertion delay [min=0.602, max=0.626], skew [0.025 vs 0.105]
      skew_group wclk2x/func_max_sdc: insertion delay [min=0.497, max=0.500], skew [0.003 vs 0.105]
      skew_group wclk2x/func_min_sdc: insertion delay [min=0.497, max=0.500], skew [0.003 vs 0.105]
    BalancingStep Removing unconstrained drivers has increased max latencies (wire and cell) to be greater than the max desired latencies
    {rclk/func_max_sdc,WC: 0.153 -> 0.619, wclk/func_max_sdc,WC: 0.153 -> 0.626, wclk2x/func_max_sdc,WC: 0.153 -> 0.500}Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=5, i=0, icg=0, nicg=0, l=3, total=8
      cell areas       : b=53.370um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=36000.000um^2, total=36053.370um^2
      cell capacitance : b=16.854fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=7722.259fF, total=7739.113fF
      sink capacitance : count=112, total=67.459fF, avg=0.602fF, sd=0.238fF, min=0.021fF, max=0.704fF
      wire capacitance : top=0.000fF, trunk=128.407fF, leaf=182.285fF, total=310.692fF
      wire lengths     : top=0.000um, trunk=1051.027um, leaf=2055.913um, total=3106.940um
      hp wire lengths  : top=0.000um, trunk=1987.107um, leaf=1360.494um, total=3347.601um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.200ns count=8 avg=0.085ns sd=0.088ns min=0.000ns max=0.197ns {5 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 2 <= 0.190ns, 1 <= 0.200ns}
      Leaf  : target=0.200ns count=3 avg=0.105ns sd=0.042ns min=0.057ns max=0.135ns {1 <= 0.120ns, 2 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: NBUFFX32_LVT: 5 
     Logics: I1025_NS: 3 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group wclk/func_max_sdc: insertion delay [min=0.602, max=0.626], skew [0.025 vs 0.105]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group rclk/func_max_sdc: insertion delay [min=0.596, max=0.619], skew [0.023 vs 0.105]
      skew_group rclk/func_min_sdc: insertion delay [min=0.596, max=0.619], skew [0.023 vs 0.105]
      skew_group wclk/func_max_sdc: insertion delay [min=0.602, max=0.626], skew [0.025 vs 0.105]
      skew_group wclk/func_min_sdc: insertion delay [min=0.602, max=0.626], skew [0.025 vs 0.105]
      skew_group wclk2x/func_max_sdc: insertion delay [min=0.497, max=0.500], skew [0.003 vs 0.105]
      skew_group wclk2x/func_min_sdc: insertion delay [min=0.497, max=0.500], skew [0.003 vs 0.105]
    BalancingStep Reducing insertion delay 1 has increased max latencies (wire and cell) to be greater than the max desired latencies
    {rclk/func_max_sdc,WC: 0.153 -> 0.619, wclk/func_max_sdc,WC: 0.153 -> 0.626, wclk2x/func_max_sdc,WC: 0.153 -> 0.500}Legalizer API calls during this step: 18 succeeded with high effort: 18 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=3, i=0, icg=0, nicg=0, l=3, total=6
      cell areas       : b=32.022um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=36000.000um^2, total=36032.022um^2
      cell capacitance : b=10.112fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=7722.259fF, total=7732.371fF
      sink capacitance : count=112, total=67.459fF, avg=0.602fF, sd=0.238fF, min=0.021fF, max=0.704fF
      wire capacitance : top=0.000fF, trunk=97.927fF, leaf=184.537fF, total=282.464fF
      wire lengths     : top=0.000um, trunk=737.085um, leaf=2100.733um, total=2837.818um
      hp wire lengths  : top=0.000um, trunk=1657.547um, leaf=1360.820um, total=3018.367um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.200ns count=6 avg=0.099ns sd=0.109ns min=0.000ns max=0.200ns {3 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 3 <= 0.200ns}
      Leaf  : target=0.200ns count=3 avg=0.133ns sd=0.067ns min=0.057ns max=0.180ns {1 <= 0.120ns, 0 <= 0.160ns, 1 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: NBUFFX32_LVT: 3 
     Logics: I1025_NS: 3 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group wclk/func_max_sdc: insertion delay [min=0.539, max=0.564], skew [0.025 vs 0.105]
    Skew group summary after 'Removing longest path buffering':
      skew_group rclk/func_max_sdc: insertion delay [min=0.531, max=0.558], skew [0.027 vs 0.105]
      skew_group rclk/func_min_sdc: insertion delay [min=0.531, max=0.558], skew [0.027 vs 0.105]
      skew_group wclk/func_max_sdc: insertion delay [min=0.539, max=0.564], skew [0.025 vs 0.105]
      skew_group wclk/func_min_sdc: insertion delay [min=0.539, max=0.564], skew [0.025 vs 0.105]
      skew_group wclk2x/func_max_sdc: insertion delay [min=0.497, max=0.500], skew [0.003 vs 0.105]
      skew_group wclk2x/func_min_sdc: insertion delay [min=0.497, max=0.500], skew [0.003 vs 0.105]
    BalancingStep Removing longest path buffering has increased max latencies (wire and cell) to be greater than the max desired latencies
    {rclk/func_max_sdc,WC: 0.153 -> 0.558, wclk/func_max_sdc,WC: 0.153 -> 0.564, wclk2x/func_max_sdc,WC: 0.153 -> 0.500}Legalizer API calls during this step: 14 succeeded with high effort: 14 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.1 real=0:00:00.1)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=3, i=0, icg=0, nicg=0, l=3, total=6
      cell areas       : b=32.022um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=36000.000um^2, total=36032.022um^2
      cell capacitance : b=10.112fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=7722.259fF, total=7732.371fF
      sink capacitance : count=112, total=67.459fF, avg=0.602fF, sd=0.238fF, min=0.021fF, max=0.704fF
      wire capacitance : top=0.000fF, trunk=89.255fF, leaf=181.294fF, total=270.549fF
      wire lengths     : top=0.000um, trunk=646.321um, leaf=2070.536um, total=2716.857um
      hp wire lengths  : top=0.000um, trunk=1560.419um, leaf=1360.820um, total=2921.239um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.200ns count=6 avg=0.098ns sd=0.108ns min=0.000ns max=0.200ns {3 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 2 <= 0.200ns}
      Leaf  : target=0.200ns count=3 avg=0.130ns sd=0.066ns min=0.056ns max=0.180ns {1 <= 0.120ns, 1 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: NBUFFX32_LVT: 3 
     Logics: I1025_NS: 3 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group wclk/func_max_sdc: insertion delay [min=0.540, max=0.563, avg=0.543, sd=0.005], skew [0.023 vs 0.105], 100% {0.540, 0.563} (wid=0.003 ws=0.023) (gid=0.561 gs=0.000)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group rclk/func_max_sdc: insertion delay [min=0.531, max=0.557, avg=0.535, sd=0.007], skew [0.026 vs 0.105], 100% {0.531, 0.557} (wid=-0.002 ws=0.026) (gid=0.559 gs=0.000)
      skew_group rclk/func_min_sdc: insertion delay [min=0.531, max=0.557, avg=0.535, sd=0.007], skew [0.026 vs 0.105], 100% {0.531, 0.557} (wid=-0.002 ws=0.026) (gid=0.559 gs=0.000)
      skew_group wclk/func_max_sdc: insertion delay [min=0.540, max=0.563, avg=0.543, sd=0.005], skew [0.023 vs 0.105], 100% {0.540, 0.563} (wid=0.003 ws=0.023) (gid=0.561 gs=0.000)
      skew_group wclk/func_min_sdc: insertion delay [min=0.540, max=0.563, avg=0.543, sd=0.005], skew [0.023 vs 0.105], 100% {0.540, 0.563} (wid=0.003 ws=0.023) (gid=0.561 gs=0.000)
      skew_group wclk2x/func_max_sdc: insertion delay [min=0.486, max=0.491, avg=0.489, sd=0.002], skew [0.004 vs 0.105], 100% {0.486, 0.491} (wid=-0.036 ws=0.004) (gid=0.526 gs=0.000)
      skew_group wclk2x/func_min_sdc: insertion delay [min=0.486, max=0.491, avg=0.489, sd=0.002], skew [0.004 vs 0.105], 100% {0.486, 0.491} (wid=-0.036 ws=0.004) (gid=0.526 gs=0.000)
    BalancingStep Reducing insertion delay 2 has increased max latencies (wire and cell) to be greater than the max desired latencies
    {rclk/func_max_sdc,WC: 0.153 -> 0.557, wclk/func_max_sdc,WC: 0.153 -> 0.563, wclk2x/func_max_sdc,WC: 0.153 -> 0.491}Legalizer API calls during this step: 142 succeeded with high effort: 142 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:00.4 real=0:00:00.4)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:00.6 real=0:00:00.6)
  CCOpt::Phase::Construction done. (took cpu=0:00:04.7 real=0:00:04.6)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=3, i=0, icg=0, nicg=0, l=3, total=6
      cell areas       : b=32.022um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=36000.000um^2, total=36032.022um^2
      cell capacitance : b=10.112fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=7722.259fF, total=7732.371fF
      sink capacitance : count=112, total=67.459fF, avg=0.602fF, sd=0.238fF, min=0.021fF, max=0.704fF
      wire capacitance : top=0.000fF, trunk=89.255fF, leaf=181.294fF, total=270.549fF
      wire lengths     : top=0.000um, trunk=646.321um, leaf=2070.536um, total=2716.857um
      hp wire lengths  : top=0.000um, trunk=1560.419um, leaf=1360.820um, total=2921.239um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.200ns count=6 avg=0.098ns sd=0.108ns min=0.000ns max=0.200ns {3 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 2 <= 0.200ns}
      Leaf  : target=0.200ns count=3 avg=0.130ns sd=0.066ns min=0.056ns max=0.180ns {1 <= 0.120ns, 1 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: NBUFFX32_LVT: 3 
     Logics: I1025_NS: 3 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group wclk/func_max_sdc: insertion delay [min=0.540, max=0.563], skew [0.023 vs 0.105]
    Skew group summary after 'Improving clock tree routing':
      skew_group rclk/func_max_sdc: insertion delay [min=0.531, max=0.557], skew [0.026 vs 0.105]
      skew_group rclk/func_min_sdc: insertion delay [min=0.531, max=0.557], skew [0.026 vs 0.105]
      skew_group wclk/func_max_sdc: insertion delay [min=0.540, max=0.563], skew [0.023 vs 0.105]
      skew_group wclk/func_min_sdc: insertion delay [min=0.540, max=0.563], skew [0.023 vs 0.105]
      skew_group wclk2x/func_max_sdc: insertion delay [min=0.486, max=0.491], skew [0.004 vs 0.105]
      skew_group wclk2x/func_min_sdc: insertion delay [min=0.486, max=0.491], skew [0.004 vs 0.105]
    BalancingStep Improving clock tree routing has increased max latencies (wire and cell) to be greater than the max desired latencies
    {rclk/func_max_sdc,WC: 0.153 -> 0.557, wclk/func_max_sdc,WC: 0.153 -> 0.563, wclk2x/func_max_sdc,WC: 0.153 -> 0.491}Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 1...
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=3, i=0, icg=0, nicg=0, l=3, total=6
      cell areas       : b=32.022um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=36000.000um^2, total=36032.022um^2
      cell capacitance : b=10.112fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=7722.259fF, total=7732.371fF
      sink capacitance : count=112, total=67.459fF, avg=0.602fF, sd=0.238fF, min=0.021fF, max=0.704fF
      wire capacitance : top=0.000fF, trunk=89.255fF, leaf=181.294fF, total=270.549fF
      wire lengths     : top=0.000um, trunk=646.321um, leaf=2070.536um, total=2716.857um
      hp wire lengths  : top=0.000um, trunk=1560.419um, leaf=1360.820um, total=2921.239um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.200ns count=6 avg=0.098ns sd=0.108ns min=0.000ns max=0.200ns {3 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 2 <= 0.200ns}
      Leaf  : target=0.200ns count=3 avg=0.130ns sd=0.066ns min=0.056ns max=0.180ns {1 <= 0.120ns, 1 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: NBUFFX32_LVT: 3 
     Logics: I1025_NS: 3 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group wclk/func_max_sdc: insertion delay [min=0.540, max=0.563], skew [0.023 vs 0.105]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group rclk/func_max_sdc: insertion delay [min=0.531, max=0.557], skew [0.026 vs 0.105]
      skew_group rclk/func_min_sdc: insertion delay [min=0.531, max=0.557], skew [0.026 vs 0.105]
      skew_group wclk/func_max_sdc: insertion delay [min=0.540, max=0.563], skew [0.023 vs 0.105]
      skew_group wclk/func_min_sdc: insertion delay [min=0.540, max=0.563], skew [0.023 vs 0.105]
      skew_group wclk2x/func_max_sdc: insertion delay [min=0.486, max=0.491], skew [0.004 vs 0.105]
      skew_group wclk2x/func_min_sdc: insertion delay [min=0.486, max=0.491], skew [0.004 vs 0.105]
    BalancingStep Reducing clock tree power 1 has increased max latencies (wire and cell) to be greater than the max desired latencies
    {rclk/func_max_sdc,WC: 0.153 -> 0.557, wclk/func_max_sdc,WC: 0.153 -> 0.563, wclk2x/func_max_sdc,WC: 0.153 -> 0.491}Legalizer API calls during this step: 7 succeeded with high effort: 7 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=3, i=0, icg=0, nicg=0, l=3, total=6
      cell areas       : b=32.022um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=36000.000um^2, total=36032.022um^2
      cell capacitance : b=10.112fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=7722.259fF, total=7732.371fF
      sink capacitance : count=112, total=67.459fF, avg=0.602fF, sd=0.238fF, min=0.021fF, max=0.704fF
      wire capacitance : top=0.000fF, trunk=89.255fF, leaf=181.294fF, total=270.549fF
      wire lengths     : top=0.000um, trunk=646.321um, leaf=2070.536um, total=2716.857um
      hp wire lengths  : top=0.000um, trunk=1560.419um, leaf=1360.820um, total=2921.239um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.200ns count=6 avg=0.098ns sd=0.108ns min=0.000ns max=0.200ns {3 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 2 <= 0.200ns}
      Leaf  : target=0.200ns count=3 avg=0.130ns sd=0.066ns min=0.056ns max=0.180ns {1 <= 0.120ns, 1 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: NBUFFX32_LVT: 3 
     Logics: I1025_NS: 3 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group wclk/func_max_sdc: insertion delay [min=0.540, max=0.563, avg=0.543, sd=0.005], skew [0.023 vs 0.105], 100% {0.540, 0.563} (wid=0.003 ws=0.023) (gid=0.561 gs=0.000)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group rclk/func_max_sdc: insertion delay [min=0.531, max=0.557, avg=0.535, sd=0.007], skew [0.026 vs 0.105], 100% {0.531, 0.557} (wid=-0.002 ws=0.026) (gid=0.559 gs=0.000)
      skew_group rclk/func_min_sdc: insertion delay [min=0.531, max=0.557, avg=0.535, sd=0.007], skew [0.026 vs 0.105], 100% {0.531, 0.557} (wid=-0.002 ws=0.026) (gid=0.559 gs=0.000)
      skew_group wclk/func_max_sdc: insertion delay [min=0.540, max=0.563, avg=0.543, sd=0.005], skew [0.023 vs 0.105], 100% {0.540, 0.563} (wid=0.003 ws=0.023) (gid=0.561 gs=0.000)
      skew_group wclk/func_min_sdc: insertion delay [min=0.540, max=0.563, avg=0.543, sd=0.005], skew [0.023 vs 0.105], 100% {0.540, 0.563} (wid=0.003 ws=0.023) (gid=0.561 gs=0.000)
      skew_group wclk2x/func_max_sdc: insertion delay [min=0.486, max=0.491, avg=0.489, sd=0.002], skew [0.004 vs 0.105], 100% {0.486, 0.491} (wid=-0.036 ws=0.004) (gid=0.526 gs=0.000)
      skew_group wclk2x/func_min_sdc: insertion delay [min=0.486, max=0.491, avg=0.489, sd=0.002], skew [0.004 vs 0.105], 100% {0.486, 0.491} (wid=-0.036 ws=0.004) (gid=0.526 gs=0.000)
    BalancingStep Reducing clock tree power 2 has increased max latencies (wire and cell) to be greater than the max desired latencies
    {rclk/func_max_sdc,WC: 0.153 -> 0.557, wclk/func_max_sdc,WC: 0.153 -> 0.563, wclk2x/func_max_sdc,WC: 0.153 -> 0.491}Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Reducing Power done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 6 skew groups; 6 fragments, 6 fraglets and 7 vertices; 94 variables and 234 constraints; tolerance 1
**WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group rclk/func_max_sdc from 0.153ns to 0.557ns.
**WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group wclk/func_max_sdc from 0.153ns to 0.563ns.
**WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group wclk2x/func_max_sdc from 0.153ns to 0.490ns.
      
      Slackened skew group targets:
      
      -------------------------------------------------------------------
      Skew group             Desired    Slackened    Desired    Slackened
                             Target     Target       Target     Target
                             Max ID     Max ID       Skew       Skew
      -------------------------------------------------------------------
      rclk/func_max_sdc       0.153       0.557         -           -
      wclk/func_max_sdc       0.153       0.563         -           -
      wclk2x/func_max_sdc     0.153       0.490         -           -
      -------------------------------------------------------------------
      
      
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 10 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=3, i=0, icg=0, nicg=0, l=3, total=6
          cell areas       : b=32.022um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=36000.000um^2, total=36032.022um^2
          cell capacitance : b=10.112fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=7722.259fF, total=7732.371fF
          sink capacitance : count=112, total=67.459fF, avg=0.602fF, sd=0.238fF, min=0.021fF, max=0.704fF
          wire capacitance : top=0.000fF, trunk=89.255fF, leaf=181.294fF, total=270.549fF
          wire lengths     : top=0.000um, trunk=646.321um, leaf=2070.536um, total=2716.857um
          hp wire lengths  : top=0.000um, trunk=1560.419um, leaf=1360.820um, total=2921.239um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.200ns count=6 avg=0.098ns sd=0.108ns min=0.000ns max=0.200ns {3 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 2 <= 0.200ns}
          Leaf  : target=0.200ns count=3 avg=0.130ns sd=0.066ns min=0.056ns max=0.180ns {1 <= 0.120ns, 1 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: NBUFFX32_LVT: 3 
         Logics: I1025_NS: 3 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=3, i=0, icg=0, nicg=0, l=3, total=6
          cell areas       : b=32.022um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=36000.000um^2, total=36032.022um^2
          cell capacitance : b=10.112fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=7722.259fF, total=7732.371fF
          sink capacitance : count=112, total=67.459fF, avg=0.602fF, sd=0.238fF, min=0.021fF, max=0.704fF
          wire capacitance : top=0.000fF, trunk=89.255fF, leaf=181.294fF, total=270.549fF
          wire lengths     : top=0.000um, trunk=646.321um, leaf=2070.536um, total=2716.857um
          hp wire lengths  : top=0.000um, trunk=1560.419um, leaf=1360.820um, total=2921.239um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.200ns count=6 avg=0.098ns sd=0.108ns min=0.000ns max=0.200ns {3 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 2 <= 0.200ns}
          Leaf  : target=0.200ns count=3 avg=0.130ns sd=0.066ns min=0.056ns max=0.180ns {1 <= 0.120ns, 1 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: NBUFFX32_LVT: 3 
         Logics: I1025_NS: 3 
        Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=3, i=0, icg=0, nicg=0, l=3, total=6
          cell areas       : b=32.022um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=36000.000um^2, total=36032.022um^2
          cell capacitance : b=10.112fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=7722.259fF, total=7732.371fF
          sink capacitance : count=112, total=67.459fF, avg=0.602fF, sd=0.238fF, min=0.021fF, max=0.704fF
          wire capacitance : top=0.000fF, trunk=89.255fF, leaf=181.294fF, total=270.549fF
          wire lengths     : top=0.000um, trunk=646.321um, leaf=2070.536um, total=2716.857um
          hp wire lengths  : top=0.000um, trunk=1560.419um, leaf=1360.820um, total=2921.239um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.200ns count=6 avg=0.098ns sd=0.108ns min=0.000ns max=0.200ns {3 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 2 <= 0.200ns}
          Leaf  : target=0.200ns count=3 avg=0.130ns sd=0.066ns min=0.056ns max=0.180ns {1 <= 0.120ns, 1 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: NBUFFX32_LVT: 3 
         Logics: I1025_NS: 3 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=3, i=0, icg=0, nicg=0, l=3, total=6
      cell areas       : b=32.022um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=36000.000um^2, total=36032.022um^2
      cell capacitance : b=10.112fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=7722.259fF, total=7732.371fF
      sink capacitance : count=112, total=67.459fF, avg=0.602fF, sd=0.238fF, min=0.021fF, max=0.704fF
      wire capacitance : top=0.000fF, trunk=89.255fF, leaf=181.294fF, total=270.549fF
      wire lengths     : top=0.000um, trunk=646.321um, leaf=2070.536um, total=2716.857um
      hp wire lengths  : top=0.000um, trunk=1560.419um, leaf=1360.820um, total=2921.239um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.200ns count=6 avg=0.098ns sd=0.108ns min=0.000ns max=0.200ns {3 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 2 <= 0.200ns}
      Leaf  : target=0.200ns count=3 avg=0.130ns sd=0.066ns min=0.056ns max=0.180ns {1 <= 0.120ns, 1 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: NBUFFX32_LVT: 3 
     Logics: I1025_NS: 3 
    Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=3, i=0, icg=0, nicg=0, l=3, total=6
    cell areas       : b=32.022um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=36000.000um^2, total=36032.022um^2
    cell capacitance : b=10.112fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=7722.259fF, total=7732.371fF
    sink capacitance : count=112, total=67.459fF, avg=0.602fF, sd=0.238fF, min=0.021fF, max=0.704fF
    wire capacitance : top=0.000fF, trunk=89.255fF, leaf=181.294fF, total=270.549fF
    wire lengths     : top=0.000um, trunk=646.321um, leaf=2070.536um, total=2716.857um
    hp wire lengths  : top=0.000um, trunk=1560.419um, leaf=1360.820um, total=2921.239um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.200ns count=6 avg=0.098ns sd=0.108ns min=0.000ns max=0.200ns {3 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 2 <= 0.200ns}
    Leaf  : target=0.200ns count=3 avg=0.130ns sd=0.066ns min=0.056ns max=0.180ns {1 <= 0.120ns, 1 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: NBUFFX32_LVT: 3 
   Logics: I1025_NS: 3 
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group wclk/func_max_sdc: insertion delay [min=0.540, max=0.563], skew [0.023 vs 0.105]
  Skew group summary after Approximately balancing fragments:
    skew_group rclk/func_max_sdc: insertion delay [min=0.531, max=0.557], skew [0.026 vs 0.105]
    skew_group rclk/func_min_sdc: insertion delay [min=0.531, max=0.557], skew [0.026 vs 0.105]
    skew_group wclk/func_max_sdc: insertion delay [min=0.540, max=0.563], skew [0.023 vs 0.105]
    skew_group wclk/func_min_sdc: insertion delay [min=0.540, max=0.563], skew [0.023 vs 0.105]
    skew_group wclk2x/func_max_sdc: insertion delay [min=0.486, max=0.491], skew [0.004 vs 0.105]
    skew_group wclk2x/func_min_sdc: insertion delay [min=0.486, max=0.491], skew [0.004 vs 0.105]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=3, i=0, icg=0, nicg=0, l=3, total=6
      cell areas       : b=32.022um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=36000.000um^2, total=36032.022um^2
      cell capacitance : b=10.112fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=7722.259fF, total=7732.371fF
      sink capacitance : count=112, total=67.459fF, avg=0.602fF, sd=0.238fF, min=0.021fF, max=0.704fF
      wire capacitance : top=0.000fF, trunk=89.255fF, leaf=181.294fF, total=270.549fF
      wire lengths     : top=0.000um, trunk=646.321um, leaf=2070.536um, total=2716.857um
      hp wire lengths  : top=0.000um, trunk=1560.419um, leaf=1360.820um, total=2921.239um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.200ns count=6 avg=0.098ns sd=0.108ns min=0.000ns max=0.200ns {3 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 2 <= 0.200ns}
      Leaf  : target=0.200ns count=3 avg=0.130ns sd=0.066ns min=0.056ns max=0.180ns {1 <= 0.120ns, 1 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: NBUFFX32_LVT: 3 
     Logics: I1025_NS: 3 
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group wclk/func_max_sdc: insertion delay [min=0.540, max=0.563], skew [0.023 vs 0.105]
    Skew group summary after 'Improving fragments clock skew':
      skew_group rclk/func_max_sdc: insertion delay [min=0.531, max=0.557], skew [0.026 vs 0.105]
      skew_group rclk/func_min_sdc: insertion delay [min=0.531, max=0.557], skew [0.026 vs 0.105]
      skew_group wclk/func_max_sdc: insertion delay [min=0.540, max=0.563], skew [0.023 vs 0.105]
      skew_group wclk/func_min_sdc: insertion delay [min=0.540, max=0.563], skew [0.023 vs 0.105]
      skew_group wclk2x/func_max_sdc: insertion delay [min=0.486, max=0.491], skew [0.004 vs 0.105]
      skew_group wclk2x/func_min_sdc: insertion delay [min=0.486, max=0.491], skew [0.004 vs 0.105]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 6 skew groups; 6 fragments, 6 fraglets and 7 vertices; 94 variables and 234 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=3, i=0, icg=0, nicg=0, l=3, total=6
          cell areas       : b=32.022um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=36000.000um^2, total=36032.022um^2
          cell capacitance : b=10.112fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=7722.259fF, total=7732.371fF
          sink capacitance : count=112, total=67.459fF, avg=0.602fF, sd=0.238fF, min=0.021fF, max=0.704fF
          wire capacitance : top=0.000fF, trunk=89.255fF, leaf=181.294fF, total=270.549fF
          wire lengths     : top=0.000um, trunk=646.321um, leaf=2070.536um, total=2716.857um
          hp wire lengths  : top=0.000um, trunk=1560.419um, leaf=1360.820um, total=2921.239um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.200ns count=6 avg=0.098ns sd=0.108ns min=0.000ns max=0.200ns {3 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 2 <= 0.200ns}
          Leaf  : target=0.200ns count=3 avg=0.130ns sd=0.066ns min=0.056ns max=0.180ns {1 <= 0.120ns, 1 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: NBUFFX32_LVT: 3 
         Logics: I1025_NS: 3 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=3, i=0, icg=0, nicg=0, l=3, total=6
      cell areas       : b=32.022um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=36000.000um^2, total=36032.022um^2
      cell capacitance : b=10.112fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=7722.259fF, total=7732.371fF
      sink capacitance : count=112, total=67.459fF, avg=0.602fF, sd=0.238fF, min=0.021fF, max=0.704fF
      wire capacitance : top=0.000fF, trunk=89.255fF, leaf=181.294fF, total=270.549fF
      wire lengths     : top=0.000um, trunk=646.321um, leaf=2070.536um, total=2716.857um
      hp wire lengths  : top=0.000um, trunk=1560.419um, leaf=1360.820um, total=2921.239um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.200ns count=6 avg=0.098ns sd=0.108ns min=0.000ns max=0.200ns {3 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 2 <= 0.200ns}
      Leaf  : target=0.200ns count=3 avg=0.130ns sd=0.066ns min=0.056ns max=0.180ns {1 <= 0.120ns, 1 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: NBUFFX32_LVT: 3 
     Logics: I1025_NS: 3 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group wclk/func_max_sdc: insertion delay [min=0.540, max=0.563], skew [0.023 vs 0.105]
    Skew group summary after 'Approximately balancing step':
      skew_group rclk/func_max_sdc: insertion delay [min=0.531, max=0.557], skew [0.026 vs 0.105]
      skew_group rclk/func_min_sdc: insertion delay [min=0.531, max=0.557], skew [0.026 vs 0.105]
      skew_group wclk/func_max_sdc: insertion delay [min=0.540, max=0.563], skew [0.023 vs 0.105]
      skew_group wclk/func_min_sdc: insertion delay [min=0.540, max=0.563], skew [0.023 vs 0.105]
      skew_group wclk2x/func_max_sdc: insertion delay [min=0.486, max=0.491], skew [0.004 vs 0.105]
      skew_group wclk2x/func_min_sdc: insertion delay [min=0.486, max=0.491], skew [0.004 vs 0.105]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=3, i=0, icg=0, nicg=0, l=3, total=6
      cell areas       : b=32.022um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=36000.000um^2, total=36032.022um^2
      cell capacitance : b=10.112fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=7722.259fF, total=7732.371fF
      sink capacitance : count=112, total=67.459fF, avg=0.602fF, sd=0.238fF, min=0.021fF, max=0.704fF
      wire capacitance : top=0.000fF, trunk=89.255fF, leaf=181.294fF, total=270.549fF
      wire lengths     : top=0.000um, trunk=646.321um, leaf=2070.536um, total=2716.857um
      hp wire lengths  : top=0.000um, trunk=1560.419um, leaf=1360.820um, total=2921.239um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.200ns count=6 avg=0.098ns sd=0.108ns min=0.000ns max=0.200ns {3 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 2 <= 0.200ns}
      Leaf  : target=0.200ns count=3 avg=0.130ns sd=0.066ns min=0.056ns max=0.180ns {1 <= 0.120ns, 1 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: NBUFFX32_LVT: 3 
     Logics: I1025_NS: 3 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group wclk/func_max_sdc: insertion delay [min=0.540, max=0.563], skew [0.023 vs 0.105]
    Skew group summary after 'Fixing clock tree overload':
      skew_group rclk/func_max_sdc: insertion delay [min=0.531, max=0.557], skew [0.026 vs 0.105]
      skew_group rclk/func_min_sdc: insertion delay [min=0.531, max=0.557], skew [0.026 vs 0.105]
      skew_group wclk/func_max_sdc: insertion delay [min=0.540, max=0.563], skew [0.023 vs 0.105]
      skew_group wclk/func_min_sdc: insertion delay [min=0.540, max=0.563], skew [0.023 vs 0.105]
      skew_group wclk2x/func_max_sdc: insertion delay [min=0.486, max=0.491], skew [0.004 vs 0.105]
      skew_group wclk2x/func_min_sdc: insertion delay [min=0.486, max=0.491], skew [0.004 vs 0.105]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=3, i=0, icg=0, nicg=0, l=3, total=6
      cell areas       : b=32.022um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=36000.000um^2, total=36032.022um^2
      cell capacitance : b=10.112fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=7722.259fF, total=7732.371fF
      sink capacitance : count=112, total=67.459fF, avg=0.602fF, sd=0.238fF, min=0.021fF, max=0.704fF
      wire capacitance : top=0.000fF, trunk=89.255fF, leaf=181.294fF, total=270.549fF
      wire lengths     : top=0.000um, trunk=646.321um, leaf=2070.536um, total=2716.857um
      hp wire lengths  : top=0.000um, trunk=1560.419um, leaf=1360.820um, total=2921.239um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.200ns count=6 avg=0.098ns sd=0.108ns min=0.000ns max=0.200ns {3 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 2 <= 0.200ns}
      Leaf  : target=0.200ns count=3 avg=0.130ns sd=0.066ns min=0.056ns max=0.180ns {1 <= 0.120ns, 1 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: NBUFFX32_LVT: 3 
     Logics: I1025_NS: 3 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group wclk/func_max_sdc: insertion delay [min=0.540, max=0.563, avg=0.543, sd=0.005], skew [0.023 vs 0.105], 100% {0.540, 0.563} (wid=0.003 ws=0.023) (gid=0.561 gs=0.000)
    Skew group summary after 'Approximately balancing paths':
      skew_group rclk/func_max_sdc: insertion delay [min=0.531, max=0.557, avg=0.535, sd=0.007], skew [0.026 vs 0.105], 100% {0.531, 0.557} (wid=-0.002 ws=0.026) (gid=0.559 gs=0.000)
      skew_group rclk/func_min_sdc: insertion delay [min=0.531, max=0.557, avg=0.535, sd=0.007], skew [0.026 vs 0.105], 100% {0.531, 0.557} (wid=-0.002 ws=0.026) (gid=0.559 gs=0.000)
      skew_group wclk/func_max_sdc: insertion delay [min=0.540, max=0.563, avg=0.543, sd=0.005], skew [0.023 vs 0.105], 100% {0.540, 0.563} (wid=0.003 ws=0.023) (gid=0.561 gs=0.000)
      skew_group wclk/func_min_sdc: insertion delay [min=0.540, max=0.563, avg=0.543, sd=0.005], skew [0.023 vs 0.105], 100% {0.540, 0.563} (wid=0.003 ws=0.023) (gid=0.561 gs=0.000)
      skew_group wclk2x/func_max_sdc: insertion delay [min=0.486, max=0.491, avg=0.489, sd=0.002], skew [0.004 vs 0.105], 100% {0.486, 0.491} (wid=-0.036 ws=0.004) (gid=0.526 gs=0.000)
      skew_group wclk2x/func_min_sdc: insertion delay [min=0.486, max=0.491, avg=0.489, sd=0.002], skew [0.004 vs 0.105], 100% {0.486, 0.491} (wid=-0.036 ws=0.004) (gid=0.526 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Polishing...
  Merging balancing drivers for power...
    Clock tree timing engine global stage delay update for max_corner:setup.late...
    Clock tree timing engine global stage delay update for max_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
    Tried: 10 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=3, i=0, icg=0, nicg=0, l=3, total=6
      cell areas       : b=32.022um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=36000.000um^2, total=36032.022um^2
      cell capacitance : b=10.112fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=7722.259fF, total=7732.371fF
      sink capacitance : count=112, total=67.459fF, avg=0.602fF, sd=0.238fF, min=0.021fF, max=0.704fF
      wire capacitance : top=0.000fF, trunk=89.255fF, leaf=181.294fF, total=270.549fF
      wire lengths     : top=0.000um, trunk=646.321um, leaf=2070.536um, total=2716.857um
      hp wire lengths  : top=0.000um, trunk=1560.419um, leaf=1360.820um, total=2921.239um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.200ns count=6 avg=0.098ns sd=0.108ns min=0.000ns max=0.200ns {3 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 2 <= 0.200ns}
      Leaf  : target=0.200ns count=3 avg=0.130ns sd=0.066ns min=0.056ns max=0.181ns {1 <= 0.120ns, 1 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: NBUFFX32_LVT: 3 
     Logics: I1025_NS: 3 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group wclk/func_max_sdc: insertion delay [min=0.540, max=0.563], skew [0.023 vs 0.105]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group rclk/func_max_sdc: insertion delay [min=0.531, max=0.557], skew [0.026 vs 0.105]
      skew_group rclk/func_min_sdc: insertion delay [min=0.531, max=0.557], skew [0.026 vs 0.105]
      skew_group wclk/func_max_sdc: insertion delay [min=0.540, max=0.563], skew [0.023 vs 0.105]
      skew_group wclk/func_min_sdc: insertion delay [min=0.540, max=0.563], skew [0.023 vs 0.105]
      skew_group wclk2x/func_max_sdc: insertion delay [min=0.487, max=0.491], skew [0.004 vs 0.105]
      skew_group wclk2x/func_min_sdc: insertion delay [min=0.487, max=0.491], skew [0.004 vs 0.105]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=3, i=0, icg=0, nicg=0, l=3, total=6
      cell areas       : b=32.022um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=36000.000um^2, total=36032.022um^2
      cell capacitance : b=10.112fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=7722.259fF, total=7732.371fF
      sink capacitance : count=112, total=67.459fF, avg=0.602fF, sd=0.238fF, min=0.021fF, max=0.704fF
      wire capacitance : top=0.000fF, trunk=89.255fF, leaf=181.294fF, total=270.549fF
      wire lengths     : top=0.000um, trunk=646.321um, leaf=2070.536um, total=2716.857um
      hp wire lengths  : top=0.000um, trunk=1560.419um, leaf=1360.820um, total=2921.239um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.200ns count=6 avg=0.098ns sd=0.108ns min=0.000ns max=0.200ns {3 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 2 <= 0.200ns}
      Leaf  : target=0.200ns count=3 avg=0.130ns sd=0.066ns min=0.056ns max=0.181ns {1 <= 0.120ns, 1 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: NBUFFX32_LVT: 3 
     Logics: I1025_NS: 3 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group wclk/func_max_sdc: insertion delay [min=0.540, max=0.563, avg=0.543, sd=0.005], skew [0.023 vs 0.105], 100% {0.540, 0.563} (wid=0.002 ws=0.023) (gid=0.560 gs=0.000)
    Skew group summary after 'Improving clock skew':
      skew_group rclk/func_max_sdc: insertion delay [min=0.531, max=0.557, avg=0.535, sd=0.007], skew [0.026 vs 0.105], 100% {0.531, 0.557} (wid=-0.002 ws=0.026) (gid=0.559 gs=0.000)
      skew_group rclk/func_min_sdc: insertion delay [min=0.531, max=0.557, avg=0.535, sd=0.007], skew [0.026 vs 0.105], 100% {0.531, 0.557} (wid=-0.002 ws=0.026) (gid=0.559 gs=0.000)
      skew_group wclk/func_max_sdc: insertion delay [min=0.540, max=0.563, avg=0.543, sd=0.005], skew [0.023 vs 0.105], 100% {0.540, 0.563} (wid=0.002 ws=0.023) (gid=0.560 gs=0.000)
      skew_group wclk/func_min_sdc: insertion delay [min=0.540, max=0.563, avg=0.543, sd=0.005], skew [0.023 vs 0.105], 100% {0.540, 0.563} (wid=0.002 ws=0.023) (gid=0.560 gs=0.000)
      skew_group wclk2x/func_max_sdc: insertion delay [min=0.487, max=0.491, avg=0.490, sd=0.002], skew [0.004 vs 0.105], 100% {0.487, 0.491} (wid=-0.036 ws=0.004) (gid=0.527 gs=0.000)
      skew_group wclk2x/func_min_sdc: insertion delay [min=0.487, max=0.491, avg=0.490, sd=0.002], skew [0.004 vs 0.105], 100% {0.487, 0.491} (wid=-0.036 ws=0.004) (gid=0.527 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 3...
    Initial gate capacitance is (rise=7595.307fF fall=7798.120fF).
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=3, i=0, icg=0, nicg=0, l=3, total=6
      cell areas       : b=32.022um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=36000.000um^2, total=36032.022um^2
      cell capacitance : b=10.112fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=7722.259fF, total=7732.371fF
      sink capacitance : count=112, total=67.459fF, avg=0.602fF, sd=0.238fF, min=0.021fF, max=0.704fF
      wire capacitance : top=0.000fF, trunk=89.255fF, leaf=181.294fF, total=270.549fF
      wire lengths     : top=0.000um, trunk=646.321um, leaf=2070.536um, total=2716.857um
      hp wire lengths  : top=0.000um, trunk=1560.419um, leaf=1360.820um, total=2921.239um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.200ns count=6 avg=0.098ns sd=0.108ns min=0.000ns max=0.200ns {3 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 2 <= 0.200ns}
      Leaf  : target=0.200ns count=3 avg=0.130ns sd=0.066ns min=0.056ns max=0.181ns {1 <= 0.120ns, 1 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: NBUFFX32_LVT: 3 
     Logics: I1025_NS: 3 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group wclk/func_max_sdc: insertion delay [min=0.540, max=0.563, avg=0.543, sd=0.005], skew [0.023 vs 0.105], 100% {0.540, 0.563} (wid=0.002 ws=0.023) (gid=0.560 gs=0.000)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group rclk/func_max_sdc: insertion delay [min=0.531, max=0.557, avg=0.535, sd=0.007], skew [0.026 vs 0.105], 100% {0.531, 0.557} (wid=-0.002 ws=0.026) (gid=0.559 gs=0.000)
      skew_group rclk/func_min_sdc: insertion delay [min=0.531, max=0.557, avg=0.535, sd=0.007], skew [0.026 vs 0.105], 100% {0.531, 0.557} (wid=-0.002 ws=0.026) (gid=0.559 gs=0.000)
      skew_group wclk/func_max_sdc: insertion delay [min=0.540, max=0.563, avg=0.543, sd=0.005], skew [0.023 vs 0.105], 100% {0.540, 0.563} (wid=0.002 ws=0.023) (gid=0.560 gs=0.000)
      skew_group wclk/func_min_sdc: insertion delay [min=0.540, max=0.563, avg=0.543, sd=0.005], skew [0.023 vs 0.105], 100% {0.540, 0.563} (wid=0.002 ws=0.023) (gid=0.560 gs=0.000)
      skew_group wclk2x/func_max_sdc: insertion delay [min=0.487, max=0.491, avg=0.490, sd=0.002], skew [0.004 vs 0.105], 100% {0.487, 0.491} (wid=-0.036 ws=0.004) (gid=0.527 gs=0.000)
      skew_group wclk2x/func_min_sdc: insertion delay [min=0.487, max=0.491, avg=0.490, sd=0.002], skew [0.004 vs 0.105], 100% {0.487, 0.491} (wid=-0.036 ws=0.004) (gid=0.527 gs=0.000)
    Legalizer API calls during this step: 7 succeeded with high effort: 7 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=3, i=0, icg=0, nicg=0, l=3, total=6
      cell areas       : b=32.022um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=36000.000um^2, total=36032.022um^2
      cell capacitance : b=10.112fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=7722.259fF, total=7732.371fF
      sink capacitance : count=112, total=67.459fF, avg=0.602fF, sd=0.238fF, min=0.021fF, max=0.704fF
      wire capacitance : top=0.000fF, trunk=87.066fF, leaf=181.597fF, total=268.663fF
      wire lengths     : top=0.000um, trunk=623.667um, leaf=2074.183um, total=2697.850um
      hp wire lengths  : top=0.000um, trunk=1531.995um, leaf=1360.820um, total=2892.815um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.200ns count=6 avg=0.098ns sd=0.107ns min=0.000ns max=0.200ns {3 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 2 <= 0.200ns}
      Leaf  : target=0.200ns count=3 avg=0.131ns sd=0.065ns min=0.057ns max=0.181ns {1 <= 0.120ns, 1 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: NBUFFX32_LVT: 3 
     Logics: I1025_NS: 3 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group wclk/func_max_sdc: insertion delay [min=0.540, max=0.563, avg=0.543, sd=0.005], skew [0.023 vs 0.105], 100% {0.540, 0.563} (wid=0.002 ws=0.023) (gid=0.560 gs=0.000)
    Skew group summary after 'Improving insertion delay':
      skew_group rclk/func_max_sdc: insertion delay [min=0.531, max=0.557, avg=0.535, sd=0.007], skew [0.026 vs 0.105], 100% {0.531, 0.557} (wid=-0.002 ws=0.026) (gid=0.559 gs=0.000)
      skew_group rclk/func_min_sdc: insertion delay [min=0.531, max=0.557, avg=0.535, sd=0.007], skew [0.026 vs 0.105], 100% {0.531, 0.557} (wid=-0.002 ws=0.026) (gid=0.559 gs=0.000)
      skew_group wclk/func_max_sdc: insertion delay [min=0.540, max=0.563, avg=0.543, sd=0.005], skew [0.023 vs 0.105], 100% {0.540, 0.563} (wid=0.002 ws=0.023) (gid=0.560 gs=0.000)
      skew_group wclk/func_min_sdc: insertion delay [min=0.540, max=0.563, avg=0.543, sd=0.005], skew [0.023 vs 0.105], 100% {0.540, 0.563} (wid=0.002 ws=0.023) (gid=0.560 gs=0.000)
      skew_group wclk2x/func_max_sdc: insertion delay [min=0.485, max=0.491, avg=0.489, sd=0.002], skew [0.005 vs 0.105], 100% {0.485, 0.491} (wid=-0.034 ws=0.005) (gid=0.525 gs=0.000)
      skew_group wclk2x/func_min_sdc: insertion delay [min=0.485, max=0.491, avg=0.489, sd=0.002], skew [0.005 vs 0.105], 100% {0.485, 0.491} (wid=-0.034 ws=0.005) (gid=0.525 gs=0.000)
    Legalizer API calls during this step: 119 succeeded with high effort: 119 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.4 real=0:00:00.4)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A0...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=9, filtered=9, permitted=3, cannotCompute=0, computed=3, moveTooSmall=0, resolved=3, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=3, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A1...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=9, filtered=9, permitted=3, cannotCompute=0, computed=3, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires B...
        Modifying slew-target multiplier from 1 to 0.95
        Reverting slew-target multiplier from 0.95 to 1
        Legalizer API calls during this step: 11 succeeded with high effort: 11 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - branch...
        Move for wirelength. considered=9, filtered=9, permitted=3, cannotCompute=0, computed=3, moveTooSmall=0, resolved=1, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=1
        Max accepted move=0.760um, total accepted move=0.760um, average move=0.760um
        Move for wirelength. considered=9, filtered=9, permitted=3, cannotCompute=0, computed=3, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=3, i=0, icg=0, nicg=0, l=3, total=6
        cell areas       : b=32.022um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=36000.000um^2, total=36032.022um^2
        cell capacitance : b=10.112fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=7722.259fF, total=7732.371fF
        sink capacitance : count=112, total=67.459fF, avg=0.602fF, sd=0.238fF, min=0.021fF, max=0.704fF
        wire capacitance : top=0.000fF, trunk=80.566fF, leaf=181.317fF, total=261.883fF
        wire lengths     : top=0.000um, trunk=556.258um, leaf=2070.840um, total=2627.098um
        hp wire lengths  : top=0.000um, trunk=1471.043um, leaf=1360.820um, total=2831.863um
      Clock DAG net violations after 'Wire Reduction extra effort': none
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=0.200ns count=6 avg=0.097ns sd=0.107ns min=0.000ns max=0.200ns {3 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 2 <= 0.200ns}
        Leaf  : target=0.200ns count=3 avg=0.131ns sd=0.065ns min=0.057ns max=0.181ns {1 <= 0.120ns, 1 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Bufs: NBUFFX32_LVT: 3 
       Logics: I1025_NS: 3 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group wclk/func_max_sdc: insertion delay [min=0.540, max=0.563, avg=0.543, sd=0.005], skew [0.023 vs 0.105], 100% {0.540, 0.563} (wid=0.002 ws=0.023) (gid=0.560 gs=0.000)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group rclk/func_max_sdc: insertion delay [min=0.531, max=0.557, avg=0.535, sd=0.007], skew [0.026 vs 0.105], 100% {0.531, 0.557} (wid=-0.002 ws=0.026) (gid=0.559 gs=0.000)
        skew_group rclk/func_min_sdc: insertion delay [min=0.531, max=0.557, avg=0.535, sd=0.007], skew [0.026 vs 0.105], 100% {0.531, 0.557} (wid=-0.002 ws=0.026) (gid=0.559 gs=0.000)
        skew_group wclk/func_max_sdc: insertion delay [min=0.540, max=0.563, avg=0.543, sd=0.005], skew [0.023 vs 0.105], 100% {0.540, 0.563} (wid=0.002 ws=0.023) (gid=0.560 gs=0.000)
        skew_group wclk/func_min_sdc: insertion delay [min=0.540, max=0.563, avg=0.543, sd=0.005], skew [0.023 vs 0.105], 100% {0.540, 0.563} (wid=0.002 ws=0.023) (gid=0.560 gs=0.000)
        skew_group wclk2x/func_max_sdc: insertion delay [min=0.479, max=0.488, avg=0.485, sd=0.003], skew [0.009 vs 0.105], 100% {0.479, 0.488} (wid=-0.031 ws=0.009) (gid=0.519 gs=0.000)
        skew_group wclk2x/func_min_sdc: insertion delay [min=0.479, max=0.488, avg=0.485, sd=0.003], skew [0.009 vs 0.105], 100% {0.479, 0.488} (wid=-0.031 ws=0.009) (gid=0.519 gs=0.000)
      Legalizer API calls during this step: 15 succeeded with high effort: 15 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:00.1 real=0:00:00.1)
    Optimizing orientation...
    FlipOpt...
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 10 , Succeeded = 0 , Wirelength increased = 3 , CannotMove = 7 , Illegal = 0 , Other = 0
    Optimizing orientation on clock cells done.
    FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
    Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=3, i=0, icg=0, nicg=0, l=3, total=6
      cell areas       : b=32.022um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=36000.000um^2, total=36032.022um^2
      cell capacitance : b=10.112fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=7722.259fF, total=7732.371fF
      sink capacitance : count=112, total=67.459fF, avg=0.602fF, sd=0.238fF, min=0.021fF, max=0.704fF
      wire capacitance : top=0.000fF, trunk=80.566fF, leaf=181.317fF, total=261.883fF
      wire lengths     : top=0.000um, trunk=556.258um, leaf=2070.840um, total=2627.098um
      hp wire lengths  : top=0.000um, trunk=1471.043um, leaf=1360.820um, total=2831.863um
    Clock DAG net violations after 'Wire Opt OverFix': none
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.200ns count=6 avg=0.097ns sd=0.107ns min=0.000ns max=0.200ns {3 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 2 <= 0.200ns}
      Leaf  : target=0.200ns count=3 avg=0.131ns sd=0.065ns min=0.057ns max=0.181ns {1 <= 0.120ns, 1 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Bufs: NBUFFX32_LVT: 3 
     Logics: I1025_NS: 3 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group wclk/func_max_sdc: insertion delay [min=0.540, max=0.563, avg=0.543, sd=0.005], skew [0.023 vs 0.105], 100% {0.540, 0.563} (wid=0.002 ws=0.023) (gid=0.560 gs=0.000)
    Skew group summary after 'Wire Opt OverFix':
      skew_group rclk/func_max_sdc: insertion delay [min=0.531, max=0.557, avg=0.535, sd=0.007], skew [0.026 vs 0.105], 100% {0.531, 0.557} (wid=-0.002 ws=0.026) (gid=0.559 gs=0.000)
      skew_group rclk/func_min_sdc: insertion delay [min=0.531, max=0.557, avg=0.535, sd=0.007], skew [0.026 vs 0.105], 100% {0.531, 0.557} (wid=-0.002 ws=0.026) (gid=0.559 gs=0.000)
      skew_group wclk/func_max_sdc: insertion delay [min=0.540, max=0.563, avg=0.543, sd=0.005], skew [0.023 vs 0.105], 100% {0.540, 0.563} (wid=0.002 ws=0.023) (gid=0.560 gs=0.000)
      skew_group wclk/func_min_sdc: insertion delay [min=0.540, max=0.563, avg=0.543, sd=0.005], skew [0.023 vs 0.105], 100% {0.540, 0.563} (wid=0.002 ws=0.023) (gid=0.560 gs=0.000)
      skew_group wclk2x/func_max_sdc: insertion delay [min=0.479, max=0.488, avg=0.485, sd=0.003], skew [0.009 vs 0.105], 100% {0.479, 0.488} (wid=-0.031 ws=0.009) (gid=0.519 gs=0.000)
      skew_group wclk2x/func_min_sdc: insertion delay [min=0.479, max=0.488, avg=0.485, sd=0.003], skew [0.009 vs 0.105], 100% {0.479, 0.488} (wid=-0.031 ws=0.009) (gid=0.519 gs=0.000)
    Legalizer API calls during this step: 15 succeeded with high effort: 15 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:00.1 real=0:00:00.1)
  Total capacitance is (rise=7857.190fF fall=8060.003fF), of which (rise=261.883fF fall=261.883fF) is wire, and (rise=7595.307fF fall=7798.120fF) is gate.
  Stage::Polishing done. (took cpu=0:00:00.5 real=0:00:00.5)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - ClockRefiner...
  Performing Clock Only Refine Place.
*** Starting refinePlace (0:02:27 mem=1821.0M) ***
Total net bbox length = 3.809e+04 (1.516e+04 2.293e+04) (ext = 7.320e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1821.0MB
Summary Report:
Instances move: 0 (out of 427 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 3.809e+04 (1.516e+04 2.293e+04) (ext = 7.320e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1821.0MB
*** Finished refinePlace (0:02:27 mem=1821.0M) ***
  Moved 0, flipped 0 and cell swapped 0 of 118 clock instance(s) during refinement.
  The largest move was 0 microns for .
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.2)
  Stage::Updating netlist done. (took cpu=0:00:00.2 real=0:00:00.2)
  CCOpt::Phase::Implementation done. (took cpu=0:00:00.9 real=0:00:00.9)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:         9 (unrouted=9, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1648 (unrouted=1203, trialRouted=445, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1181, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR->NR step...
(ccopt eGR): There are 9 nets for routing of which 6 have one or more fixed wires.
(ccopt eGR): Start to route 9 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] MRDL has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1821.04 MB )
[NR-eGR] Read 78474 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1821.04 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 5871
[NR-eGR] #PG Blockages       : 78474
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=476  numIgnoredNets=467
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 6 clock nets ( 6 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 3 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] Rule id: 2  Rule name: CTS_RULE  Nets: 3 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 3 net(s) in layer range [5, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.534320e+02um
[NR-eGR] 
[NR-eGR] Layer group 2: route 3 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.737064e+03um
[NR-eGR] 
[NR-eGR] Create a new net group with 2 nets and layer range [3, 6]
[NR-eGR] Layer group 3: route 2 net(s) in layer range [3, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.490992e+03um
[NR-eGR] 
[NR-eGR] Create a new net group with 2 nets and layer range [3, 8]
[NR-eGR] Layer group 4: route 2 net(s) in layer range [3, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.02% H + 0.00% V. EstWL: 6.189744e+03um
[NR-eGR] 
[NR-eGR] Create a new net group with 1 nets and layer range [3, 10]
[NR-eGR] Layer group 5: route 1 net(s) in layer range [3, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 7.069216e+03um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         1( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         3( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)        45( 0.01%)   ( 0.01%) 
[NR-eGR]      M7  (7)         6( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MRDL (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               55( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 1589
[NR-eGR]     M2  (2V) length: 5.791475e+03um, number of vias: 2194
[NR-eGR]     M3  (3H) length: 7.253138e+03um, number of vias: 964
[NR-eGR]     M4  (4V) length: 5.815327e+03um, number of vias: 393
[NR-eGR]     M5  (5H) length: 4.519121e+03um, number of vias: 360
[NR-eGR]     M6  (6V) length: 1.114553e+04um, number of vias: 296
[NR-eGR]     M7  (7H) length: 5.208576e+03um, number of vias: 63
[NR-eGR]     M8  (8V) length: 1.480703e+03um, number of vias: 36
[NR-eGR]     M9  (9H) length: 7.261000e+02um, number of vias: 4
[NR-eGR]   MRDL (10V) length: 3.745280e+02um, number of vias: 0
[NR-eGR] Total length: 4.231450e+04um, number of vias: 5899
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2.584877e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 118
[NR-eGR]     M2  (2V) length: 7.034200e+01um, number of vias: 135
[NR-eGR]     M3  (3H) length: 2.538400e+02um, number of vias: 108
[NR-eGR]     M4  (4V) length: 7.586310e+02um, number of vias: 36
[NR-eGR]     M5  (5H) length: 3.318160e+02um, number of vias: 24
[NR-eGR]     M6  (6V) length: 1.005480e+03um, number of vias: 11
[NR-eGR]     M7  (7H) length: 1.647680e+02um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]   MRDL (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 2.584877e+03um, number of vias: 432
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 2.584877e+03um, number of vias: 432
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.27 sec, Real: 1.26 sec, Curr Mem: 1842.57 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_55565_auto.ece.pdx.edu_vpamidi_McTu6n/.rgfdc0V9t
        Early Global Route - eGR->NR step done. (took cpu=0:00:01.3 real=0:00:01.3)
Set FIXED routing status on 6 net(s)
      Routing using eGR only done.
Net route status summary:
  Clock:         9 (unrouted=3, trialRouted=0, noStatus=0, routed=0, fixed=6, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1648 (unrouted=1203, trialRouted=445, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1181, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:01.3 real=0:00:01.3)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
**WARN: (IMPEXT-6191):	Using a captable file is not recommended for process nodes less than or equal to 32 nm due to parasitic accuracy concerns. The Quantus QRC technology file should be specified for all RC corners using the command create_rc_corner or update_rc_corner, which will then be used for preRoute and postRoute(effort level medium or high or signoff) extraction engines.
Type 'man IMPEXT-6191' for more detail.
Extraction called for design 'fifo1_sram' of instances=460 and nets=1657 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fifo1_sram.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 1842.574M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.5 real=0:00:00.5)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with cell sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for max_corner:setup.late...
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'wclk2x' in RC corner cmax.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'wclk2x'. Using estimated values, based on estimated route, as a fallback.
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'rclk' in RC corner cmax.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'rclk'. Using estimated values, based on estimated route, as a fallback.
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'wclk' in RC corner cmax.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'wclk'. Using estimated values, based on estimated route, as a fallback.
        Clock tree timing engine global stage delay update for max_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=3, i=0, icg=0, nicg=0, l=3, total=6
          cell areas       : b=32.022um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=36000.000um^2, total=36032.022um^2
          cell capacitance : b=10.112fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=7722.259fF, total=7732.371fF
          sink capacitance : count=112, total=67.459fF, avg=0.602fF, sd=0.238fF, min=0.021fF, max=0.704fF
          wire capacitance : top=0.000fF, trunk=80.815fF, leaf=179.880fF, total=260.695fF
          wire lengths     : top=0.000um, trunk=557.527um, leaf=2027.350um, total=2584.877um
          hp wire lengths  : top=0.000um, trunk=1471.043um, leaf=1360.820um, total=2831.863um
        Clock DAG net violations eGRPC initial state:
          Remaining Transition : {count=3, worst=[0.002ns, 0.000ns, 0.000ns]} avg=0.001ns sd=0.001ns sum=0.003ns
          Capacitance          : {count=3, worst=[2582.883fF, 2582.883fF, 2582.883fF]} avg=2582.883fF sd=0.000fF sum=7748.649fF
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.200ns count=6 avg=0.097ns sd=0.107ns min=0.000ns max=0.200ns {3 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns} {2 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
          Leaf  : target=0.200ns count=3 avg=0.143ns sd=0.071ns min=0.065ns max=0.202ns {1 <= 0.120ns, 0 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns} {1 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: NBUFFX32_LVT: 3 
         Logics: I1025_NS: 3 
        Primary reporting skew groups eGRPC initial state:
          skew_group wclk/func_max_sdc: insertion delay [min=0.594, max=0.627, avg=0.602, sd=0.007], skew [0.033 vs 0.105], 100% {0.594, 0.627} (wid=0.057 ws=0.033) (gid=0.570 gs=0.000)
        Skew group summary eGRPC initial state:
          skew_group rclk/func_max_sdc: insertion delay [min=0.585, max=0.612, avg=0.589, sd=0.007], skew [0.026 vs 0.105], 100% {0.585, 0.612} (wid=0.042 ws=0.026) (gid=0.570 gs=0.000)
          skew_group rclk/func_min_sdc: insertion delay [min=0.585, max=0.612, avg=0.589, sd=0.007], skew [0.026 vs 0.105], 100% {0.585, 0.612} (wid=0.042 ws=0.026) (gid=0.570 gs=0.000)
          skew_group wclk/func_max_sdc: insertion delay [min=0.594, max=0.627, avg=0.602, sd=0.007], skew [0.033 vs 0.105], 100% {0.594, 0.627} (wid=0.057 ws=0.033) (gid=0.570 gs=0.000)
          skew_group wclk/func_min_sdc: insertion delay [min=0.594, max=0.627, avg=0.602, sd=0.007], skew [0.033 vs 0.105], 100% {0.594, 0.627} (wid=0.057 ws=0.033) (gid=0.570 gs=0.000)
          skew_group wclk2x/func_max_sdc: insertion delay [min=0.529, max=0.538, avg=0.536, sd=0.003], skew [0.009 vs 0.105], 100% {0.529, 0.538} (wid=0.009 ws=0.009) (gid=0.529 gs=0.000)
          skew_group wclk2x/func_min_sdc: insertion delay [min=0.529, max=0.538, avg=0.536, sd=0.003], skew [0.009 vs 0.105], 100% {0.529, 0.538} (wid=0.009 ws=0.009) (gid=0.529 gs=0.000)
        Moving buffers...
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC after moving buffers:
          cell counts      : b=3, i=0, icg=0, nicg=0, l=3, total=6
          cell areas       : b=32.022um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=36000.000um^2, total=36032.022um^2
          cell capacitance : b=10.112fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=7722.259fF, total=7732.371fF
          sink capacitance : count=112, total=67.459fF, avg=0.602fF, sd=0.238fF, min=0.021fF, max=0.704fF
          wire capacitance : top=0.000fF, trunk=80.815fF, leaf=179.880fF, total=260.695fF
          wire lengths     : top=0.000um, trunk=557.527um, leaf=2027.350um, total=2584.877um
          hp wire lengths  : top=0.000um, trunk=1471.043um, leaf=1360.820um, total=2831.863um
        Clock DAG net violations eGRPC after moving buffers:
          Remaining Transition : {count=3, worst=[0.002ns, 0.000ns, 0.000ns]} avg=0.001ns sd=0.001ns sum=0.003ns
          Capacitance          : {count=3, worst=[2582.883fF, 2582.883fF, 2582.883fF]} avg=2582.883fF sd=0.000fF sum=7748.649fF
        Clock DAG primary half-corner transition distribution eGRPC after moving buffers:
          Trunk : target=0.200ns count=6 avg=0.097ns sd=0.107ns min=0.000ns max=0.200ns {3 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns} {2 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
          Leaf  : target=0.200ns count=3 avg=0.143ns sd=0.071ns min=0.065ns max=0.202ns {1 <= 0.120ns, 0 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns} {1 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
        Clock DAG library cell distribution eGRPC after moving buffers {count}:
           Bufs: NBUFFX32_LVT: 3 
         Logics: I1025_NS: 3 
        Primary reporting skew groups eGRPC after moving buffers:
          skew_group wclk/func_max_sdc: insertion delay [min=0.594, max=0.627, avg=0.602, sd=0.007], skew [0.033 vs 0.105], 100% {0.594, 0.627} (wid=0.057 ws=0.033) (gid=0.570 gs=0.000)
        Skew group summary eGRPC after moving buffers:
          skew_group rclk/func_max_sdc: insertion delay [min=0.585, max=0.612, avg=0.589, sd=0.007], skew [0.026 vs 0.105], 100% {0.585, 0.612} (wid=0.042 ws=0.026) (gid=0.570 gs=0.000)
          skew_group rclk/func_min_sdc: insertion delay [min=0.585, max=0.612, avg=0.589, sd=0.007], skew [0.026 vs 0.105], 100% {0.585, 0.612} (wid=0.042 ws=0.026) (gid=0.570 gs=0.000)
          skew_group wclk/func_max_sdc: insertion delay [min=0.594, max=0.627, avg=0.602, sd=0.007], skew [0.033 vs 0.105], 100% {0.594, 0.627} (wid=0.057 ws=0.033) (gid=0.570 gs=0.000)
          skew_group wclk/func_min_sdc: insertion delay [min=0.594, max=0.627, avg=0.602, sd=0.007], skew [0.033 vs 0.105], 100% {0.594, 0.627} (wid=0.057 ws=0.033) (gid=0.570 gs=0.000)
          skew_group wclk2x/func_max_sdc: insertion delay [min=0.529, max=0.538, avg=0.536, sd=0.003], skew [0.009 vs 0.105], 100% {0.529, 0.538} (wid=0.009 ws=0.009) (gid=0.529 gs=0.000)
          skew_group wclk2x/func_min_sdc: insertion delay [min=0.529, max=0.538, avg=0.536, sd=0.003], skew [0.009 vs 0.105], 100% {0.529, 0.538} (wid=0.009 ws=0.009) (gid=0.529 gs=0.000)
        Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
        Initial Pass of Downsizing Clock Tree Cells...
        Artificially removing long paths...
          Artificially shortened 8 long paths. The largest offset applied was 0.011ns.
          
          
          Skew Group Offsets:
          
          -----------------------------------------------------------------------------------------------
          Skew Group           Num.     Num.       Offset        Max        Previous Max.    Current Max.
                               Sinks    Offsets    Percentile    Offset     Path Delay       Path Delay
          -----------------------------------------------------------------------------------------------
          rclk/func_max_sdc     52         4         7.692%      0.009ns       0.612ns         0.603ns
          rclk/func_min_sdc     52         4         7.692%      0.009ns       0.612ns         0.603ns
          wclk/func_max_sdc     52         4         7.692%      0.011ns       0.627ns         0.616ns
          wclk/func_min_sdc     52         4         7.692%      0.011ns       0.627ns         0.616ns
          -----------------------------------------------------------------------------------------------
          
          Offsets Histogram:
          
          -------------------------------
          From (ns)    To (ns)      Count
          -------------------------------
          below          0.007        1
            0.007      and above      7
          -------------------------------
          
          Mean=0.008ns Median=0.008ns Std.Dev=0.001ns
          
          
          BalancingStep Artificially removing long paths has increased max latencies (wire and cell) to be greater than the max desired latencies
          {rclk/func_max_sdc,WC: 0.557 -> 0.603, rclk/func_min_sdc,WC: 0.558 -> 0.603, wclk/func_max_sdc,WC: 0.563 -> 0.616, wclk/func_min_sdc,WC: 0.564 -> 0.616, wclk2x/func_max_sdc,WC: 0.491 -> 0.538, wclk2x/func_min_sdc,WC: 0.491 -> 0.538}Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
        Modifying slew-target multiplier from 1 to 0.9
        Downsizing prefiltering...
        Downsizing prefiltering done.
        Downsizing: ...20% ...40% ...60% ...80% ...**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'wclk2x' in RC corner cmax.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'wclk2x'. Using estimated values, based on estimated route, as a fallback.
100% 
        DoDownSizing Summary : numSized = 0, numUnchanged = 1, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 8, numSkippedDueToCloseToSkewTarget = 0
        CCOpt-eGRPC Downsizing: considered: 1, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 1, unsuccessful: 0, sized: 0
        Reverting slew-target multiplier from 0.9 to 1
        Reverting Artificially removing long paths...
          BalancingStep Reverting Artificially removing long paths has increased max latencies (wire and cell) to be greater than the max desired latencies
          {rclk/func_max_sdc,WC: 0.557 -> 0.612, rclk/func_min_sdc,WC: 0.558 -> 0.612, wclk/func_max_sdc,WC: 0.563 -> 0.627, wclk/func_min_sdc,WC: 0.564 -> 0.627, wclk2x/func_max_sdc,WC: 0.491 -> 0.538, wclk2x/func_min_sdc,WC: 0.491 -> 0.538}Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        Reverting Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC after downsizing:
          cell counts      : b=3, i=0, icg=0, nicg=0, l=3, total=6
          cell areas       : b=32.022um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=36000.000um^2, total=36032.022um^2
          cell capacitance : b=10.112fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=7722.259fF, total=7732.371fF
          sink capacitance : count=112, total=67.459fF, avg=0.602fF, sd=0.238fF, min=0.021fF, max=0.704fF
          wire capacitance : top=0.000fF, trunk=80.815fF, leaf=179.880fF, total=260.695fF
          wire lengths     : top=0.000um, trunk=557.527um, leaf=2027.350um, total=2584.877um
          hp wire lengths  : top=0.000um, trunk=1471.043um, leaf=1360.820um, total=2831.863um
        Clock DAG net violations eGRPC after downsizing:
          Remaining Transition : {count=3, worst=[0.002ns, 0.000ns, 0.000ns]} avg=0.001ns sd=0.001ns sum=0.003ns
          Capacitance          : {count=3, worst=[2582.883fF, 2582.883fF, 2582.883fF]} avg=2582.883fF sd=0.000fF sum=7748.649fF
        Clock DAG primary half-corner transition distribution eGRPC after downsizing:
          Trunk : target=0.200ns count=6 avg=0.097ns sd=0.107ns min=0.000ns max=0.200ns {3 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns} {2 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
          Leaf  : target=0.200ns count=3 avg=0.143ns sd=0.071ns min=0.065ns max=0.202ns {1 <= 0.120ns, 0 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns} {1 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
        Clock DAG library cell distribution eGRPC after downsizing {count}:
           Bufs: NBUFFX32_LVT: 3 
         Logics: I1025_NS: 3 
        Primary reporting skew groups eGRPC after downsizing:
          skew_group wclk/func_max_sdc: insertion delay [min=0.594, max=0.627, avg=0.602, sd=0.007], skew [0.033 vs 0.105], 100% {0.594, 0.627} (wid=0.057 ws=0.033) (gid=0.570 gs=0.000)
        Skew group summary eGRPC after downsizing:
          skew_group rclk/func_max_sdc: insertion delay [min=0.585, max=0.612, avg=0.589, sd=0.007], skew [0.026 vs 0.105], 100% {0.585, 0.612} (wid=0.042 ws=0.026) (gid=0.570 gs=0.000)
          skew_group rclk/func_min_sdc: insertion delay [min=0.585, max=0.612, avg=0.589, sd=0.007], skew [0.026 vs 0.105], 100% {0.585, 0.612} (wid=0.042 ws=0.026) (gid=0.570 gs=0.000)
          skew_group wclk/func_max_sdc: insertion delay [min=0.594, max=0.627, avg=0.602, sd=0.007], skew [0.033 vs 0.105], 100% {0.594, 0.627} (wid=0.057 ws=0.033) (gid=0.570 gs=0.000)
          skew_group wclk/func_min_sdc: insertion delay [min=0.594, max=0.627, avg=0.602, sd=0.007], skew [0.033 vs 0.105], 100% {0.594, 0.627} (wid=0.057 ws=0.033) (gid=0.570 gs=0.000)
          skew_group wclk2x/func_max_sdc: insertion delay [min=0.529, max=0.538, avg=0.536, sd=0.003], skew [0.009 vs 0.105], 100% {0.529, 0.538} (wid=0.009 ws=0.009) (gid=0.529 gs=0.000)
          skew_group wclk2x/func_min_sdc: insertion delay [min=0.529, max=0.538, avg=0.536, sd=0.003], skew [0.009 vs 0.105], 100% {0.529, 0.538} (wid=0.009 ws=0.009) (gid=0.529 gs=0.000)
        Initial Pass of Downsizing Clock Tree Cells done. (took cpu=0:00:00.0 real=0:00:00.0)
        Fixing DRVs...
        Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
        CCOpt-eGRPC: considered: 9, tested: 9, violation detected: 6, violation ignored (due to small violation): 2, cannot run: 3, attempted: 1, unsuccessful: 0, sized: 0
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        -------------------------------------------------------------------------------------------------------------------
        Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
        -------------------------------------------------------------------------------------------------------------------
        top                0                    0           0            0                    0                  0
        trunk              0                    0           0            0                    0                  0
        leaf               1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
        -------------------------------------------------------------------------------------------------------------------
        Total              1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
        -------------------------------------------------------------------------------------------------------------------
        
        Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 1, Area change: 0.000um^2 (0.000%)
        Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
        
        Clock DAG stats eGRPC after DRV fixing:
          cell counts      : b=3, i=0, icg=0, nicg=0, l=3, total=6
          cell areas       : b=32.022um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=36000.000um^2, total=36032.022um^2
          cell capacitance : b=10.112fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=7722.259fF, total=7732.371fF
          sink capacitance : count=112, total=67.459fF, avg=0.602fF, sd=0.238fF, min=0.021fF, max=0.704fF
          wire capacitance : top=0.000fF, trunk=80.815fF, leaf=179.880fF, total=260.695fF
          wire lengths     : top=0.000um, trunk=557.527um, leaf=2027.350um, total=2584.877um
          hp wire lengths  : top=0.000um, trunk=1471.043um, leaf=1360.820um, total=2831.863um
        Clock DAG net violations eGRPC after DRV fixing:
          Remaining Transition : {count=3, worst=[0.002ns, 0.000ns, 0.000ns]} avg=0.001ns sd=0.001ns sum=0.003ns
          Capacitance          : {count=3, worst=[2582.883fF, 2582.883fF, 2582.883fF]} avg=2582.883fF sd=0.000fF sum=7748.649fF
        Clock DAG primary half-corner transition distribution eGRPC after DRV fixing:
          Trunk : target=0.200ns count=6 avg=0.097ns sd=0.107ns min=0.000ns max=0.200ns {3 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns} {2 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
          Leaf  : target=0.200ns count=3 avg=0.143ns sd=0.071ns min=0.065ns max=0.202ns {1 <= 0.120ns, 0 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns} {1 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
        Clock DAG library cell distribution eGRPC after DRV fixing {count}:
           Bufs: NBUFFX32_LVT: 3 
         Logics: I1025_NS: 3 
        Primary reporting skew groups eGRPC after DRV fixing:
          skew_group wclk/func_max_sdc: insertion delay [min=0.594, max=0.627, avg=0.602, sd=0.007], skew [0.033 vs 0.105], 100% {0.594, 0.627} (wid=0.057 ws=0.033) (gid=0.570 gs=0.000)
        Skew group summary eGRPC after DRV fixing:
          skew_group rclk/func_max_sdc: insertion delay [min=0.585, max=0.612, avg=0.589, sd=0.007], skew [0.026 vs 0.105], 100% {0.585, 0.612} (wid=0.042 ws=0.026) (gid=0.570 gs=0.000)
          skew_group rclk/func_min_sdc: insertion delay [min=0.585, max=0.612, avg=0.589, sd=0.007], skew [0.026 vs 0.105], 100% {0.585, 0.612} (wid=0.042 ws=0.026) (gid=0.570 gs=0.000)
          skew_group wclk/func_max_sdc: insertion delay [min=0.594, max=0.627, avg=0.602, sd=0.007], skew [0.033 vs 0.105], 100% {0.594, 0.627} (wid=0.057 ws=0.033) (gid=0.570 gs=0.000)
          skew_group wclk/func_min_sdc: insertion delay [min=0.594, max=0.627, avg=0.602, sd=0.007], skew [0.033 vs 0.105], 100% {0.594, 0.627} (wid=0.057 ws=0.033) (gid=0.570 gs=0.000)
          skew_group wclk2x/func_max_sdc: insertion delay [min=0.529, max=0.538, avg=0.536, sd=0.003], skew [0.009 vs 0.105], 100% {0.529, 0.538} (wid=0.009 ws=0.009) (gid=0.529 gs=0.000)
          skew_group wclk2x/func_min_sdc: insertion delay [min=0.529, max=0.538, avg=0.536, sd=0.003], skew [0.009 vs 0.105], 100% {0.529, 0.538} (wid=0.009 ws=0.009) (gid=0.529 gs=0.000)
        Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
**WARN: (IMPCCOPT-1304):	Net wclk2x unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
**WARN: (IMPCCOPT-1304):	Net wclk unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
**WARN: (IMPCCOPT-1304):	Net rclk unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Set dirty flag on 4 insts, 6 nets
        Clock DAG stats before routing clock trees:
          cell counts      : b=3, i=0, icg=0, nicg=0, l=3, total=6
          cell areas       : b=32.022um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=36000.000um^2, total=36032.022um^2
          cell capacitance : b=10.112fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=7722.259fF, total=7732.371fF
          sink capacitance : count=112, total=67.459fF, avg=0.602fF, sd=0.238fF, min=0.021fF, max=0.704fF
          wire capacitance : top=0.000fF, trunk=54.425fF, leaf=179.880fF, total=234.305fF
          wire lengths     : top=0.000um, trunk=557.527um, leaf=2027.350um, total=2584.877um
          hp wire lengths  : top=0.000um, trunk=1471.043um, leaf=1360.820um, total=2831.863um
        Clock DAG net violations before routing clock trees:
          Remaining Transition : {count=3, worst=[0.002ns, 0.000ns, 0.000ns]} avg=0.001ns sd=0.001ns sum=0.003ns
          Capacitance          : {count=3, worst=[2574.086fF, 2574.086fF, 2574.086fF]} avg=2574.086fF sd=0.000fF sum=7722.259fF
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.200ns count=6 avg=0.097ns sd=0.107ns min=0.000ns max=0.200ns {3 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns} {2 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
          Leaf  : target=0.200ns count=3 avg=0.143ns sd=0.071ns min=0.065ns max=0.202ns {1 <= 0.120ns, 0 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns} {1 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: NBUFFX32_LVT: 3 
         Logics: I1025_NS: 3 
        Primary reporting skew groups before routing clock trees:
          skew_group wclk/func_max_sdc: insertion delay [min=0.594, max=0.627, avg=0.602, sd=0.007], skew [0.033 vs 0.105], 100% {0.594, 0.627} (wid=0.057 ws=0.033) (gid=0.570 gs=0.000)
        Skew group summary before routing clock trees:
          skew_group rclk/func_max_sdc: insertion delay [min=0.585, max=0.612, avg=0.589, sd=0.007], skew [0.026 vs 0.105], 100% {0.585, 0.612} (wid=0.042 ws=0.026) (gid=0.570 gs=0.000)
          skew_group rclk/func_min_sdc: insertion delay [min=0.585, max=0.612, avg=0.589, sd=0.007], skew [0.026 vs 0.105], 100% {0.585, 0.612} (wid=0.042 ws=0.026) (gid=0.570 gs=0.000)
          skew_group wclk/func_max_sdc: insertion delay [min=0.594, max=0.627, avg=0.602, sd=0.007], skew [0.033 vs 0.105], 100% {0.594, 0.627} (wid=0.057 ws=0.033) (gid=0.570 gs=0.000)
          skew_group wclk/func_min_sdc: insertion delay [min=0.594, max=0.627, avg=0.602, sd=0.007], skew [0.033 vs 0.105], 100% {0.594, 0.627} (wid=0.057 ws=0.033) (gid=0.570 gs=0.000)
          skew_group wclk2x/func_max_sdc: insertion delay [min=0.529, max=0.538, avg=0.536, sd=0.003], skew [0.009 vs 0.105], 100% {0.529, 0.538} (wid=0.009 ws=0.009) (gid=0.529 gs=0.000)
          skew_group wclk2x/func_min_sdc: insertion delay [min=0.529, max=0.538, avg=0.536, sd=0.003], skew [0.009 vs 0.105], 100% {0.529, 0.538} (wid=0.009 ws=0.009) (gid=0.529 gs=0.000)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - ClockRefiner...
  Performing Single Pass Refine Place.
*** Starting refinePlace (0:02:29 mem=1880.7M) ***
Total net bbox length = 3.809e+04 (1.516e+04 2.293e+04) (ext = 7.320e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1880.7MB
Summary Report:
Instances move: 0 (out of 427 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 3.809e+04 (1.516e+04 2.293e+04) (ext = 7.320e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1880.7MB
*** Finished refinePlace (0:02:29 mem=1880.7M) ***
  Moved 0, flipped 0 and cell swapped 0 of 118 clock instance(s) during refinement.
  The largest move was 0 microns for .
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.2)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:02.3 real=0:00:02.3)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:         9 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=6, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1648 (unrouted=1203, trialRouted=445, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1181, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->NR step...
(ccopt eGR): There are 9 nets for routing of which 6 have one or more fixed wires.
(ccopt eGR): Start to route 9 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] MRDL has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1880.73 MB )
[NR-eGR] Read 78474 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1880.73 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 5871
[NR-eGR] #PG Blockages       : 78474
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=476  numIgnoredNets=467
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 6 clock nets ( 6 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 3 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] Rule id: 2  Rule name: CTS_RULE  Nets: 3 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 3 net(s) in layer range [5, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.534320e+02um
[NR-eGR] 
[NR-eGR] Layer group 2: route 3 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.737064e+03um
[NR-eGR] 
[NR-eGR] Create a new net group with 2 nets and layer range [3, 6]
[NR-eGR] Layer group 3: route 2 net(s) in layer range [3, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.490992e+03um
[NR-eGR] 
[NR-eGR] Create a new net group with 2 nets and layer range [3, 8]
[NR-eGR] Layer group 4: route 2 net(s) in layer range [3, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.02% H + 0.00% V. EstWL: 6.189744e+03um
[NR-eGR] 
[NR-eGR] Create a new net group with 1 nets and layer range [3, 10]
[NR-eGR] Layer group 5: route 1 net(s) in layer range [3, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 7.069216e+03um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         1( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         3( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)        45( 0.01%)   ( 0.01%) 
[NR-eGR]      M7  (7)         6( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MRDL (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               55( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 1589
[NR-eGR]     M2  (2V) length: 5.791475e+03um, number of vias: 2194
[NR-eGR]     M3  (3H) length: 7.253138e+03um, number of vias: 964
[NR-eGR]     M4  (4V) length: 5.815327e+03um, number of vias: 393
[NR-eGR]     M5  (5H) length: 4.519121e+03um, number of vias: 360
[NR-eGR]     M6  (6V) length: 1.114553e+04um, number of vias: 296
[NR-eGR]     M7  (7H) length: 5.208576e+03um, number of vias: 63
[NR-eGR]     M8  (8V) length: 1.480703e+03um, number of vias: 36
[NR-eGR]     M9  (9H) length: 7.261000e+02um, number of vias: 4
[NR-eGR]   MRDL (10V) length: 3.745280e+02um, number of vias: 0
[NR-eGR] Total length: 4.231450e+04um, number of vias: 5899
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2.584877e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 118
[NR-eGR]     M2  (2V) length: 7.034200e+01um, number of vias: 135
[NR-eGR]     M3  (3H) length: 2.538400e+02um, number of vias: 108
[NR-eGR]     M4  (4V) length: 7.586310e+02um, number of vias: 36
[NR-eGR]     M5  (5H) length: 3.318160e+02um, number of vias: 24
[NR-eGR]     M6  (6V) length: 1.005480e+03um, number of vias: 11
[NR-eGR]     M7  (7H) length: 1.647680e+02um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]   MRDL (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 2.584877e+03um, number of vias: 432
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 2.584877e+03um, number of vias: 432
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.21 sec, Real: 1.21 sec, Curr Mem: 1848.39 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_55565_auto.ece.pdx.edu_vpamidi_McTu6n/.rgfiTxhdV
      Early Global Route - eGR->NR step done. (took cpu=0:00:01.3 real=0:00:01.3)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 9 clock nets with NanoRoute.
  3 nets are default rule and 6 are CTS_RULE.
  Removed pre-existing routes for 6 nets.
  Preferred NanoRoute mode settings: Current
-drouteEndIteration 0
-droutePostRouteSpreadWire auto
**WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=04/11 20:18:26, mem=1552.4M)

globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 10
#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeAllowPinAsFeedthrough "false"
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Tue Apr 11 20:18:26 2023
#
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_b_rclk is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_b_rclk is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_b_rinc is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_b_rinc is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_b_rrst_n is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_b_rrst_n is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_b_wclk is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_b_wclk is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_b_wclk2x is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_b_wclk2x is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_b_winc is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_b_winc is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_b_wrst_n is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_b_wrst_n is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_l_rdata_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_l_rdata_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_l_rdata_1_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_l_rdata_1_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_l_rdata_2_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_l_rdata_2_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rdata[7] of net rdata[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rdata[6] of net rdata[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rdata[5] of net rdata[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rdata[4] of net rdata[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rdata[3] of net rdata[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rdata[2] of net rdata[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rdata[1] of net rdata[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rdata[0] of net rdata[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/wfull of net wfull because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rempty of net rempty because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/wdata_in[7] of net wdata_in[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/wdata_in[6] of net wdata_in[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/wdata_in[5] of net wdata_in[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/wdata_in[4] of net wdata_in[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/wdata_in[3] of net wdata_in[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/wdata_in[2] of net wdata_in[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/wdata_in[1] of net wdata_in[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/wdata_in[0] of net wdata_in[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/winc of net winc because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/wclk of net wclk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#num needed restored net=0
#need_extraction net=0 (total=1657)
#WARNING (NRDB-733) PIN rclk in CELL_VIEW fifo1_sram does not have physical port.
#WARNING (NRDB-733) PIN rdata[0] in CELL_VIEW fifo1_sram does not have physical port.
#WARNING (NRDB-733) PIN rdata[1] in CELL_VIEW fifo1_sram does not have physical port.
#WARNING (NRDB-733) PIN rdata[2] in CELL_VIEW fifo1_sram does not have physical port.
#WARNING (NRDB-733) PIN rdata[3] in CELL_VIEW fifo1_sram does not have physical port.
#WARNING (NRDB-733) PIN rdata[4] in CELL_VIEW fifo1_sram does not have physical port.
#WARNING (NRDB-733) PIN rdata[5] in CELL_VIEW fifo1_sram does not have physical port.
#WARNING (NRDB-733) PIN rdata[6] in CELL_VIEW fifo1_sram does not have physical port.
#WARNING (NRDB-733) PIN rdata[7] in CELL_VIEW fifo1_sram does not have physical port.
#WARNING (NRDB-733) PIN rempty in CELL_VIEW fifo1_sram does not have physical port.
#WARNING (NRDB-733) PIN rinc in CELL_VIEW fifo1_sram does not have physical port.
#WARNING (NRDB-733) PIN rrst_n in CELL_VIEW fifo1_sram does not have physical port.
#WARNING (NRDB-733) PIN wclk in CELL_VIEW fifo1_sram does not have physical port.
#WARNING (NRDB-733) PIN wclk2x in CELL_VIEW fifo1_sram does not have physical port.
#WARNING (NRDB-733) PIN wdata_in[0] in CELL_VIEW fifo1_sram does not have physical port.
#WARNING (NRDB-733) PIN wdata_in[1] in CELL_VIEW fifo1_sram does not have physical port.
#WARNING (NRDB-733) PIN wdata_in[2] in CELL_VIEW fifo1_sram does not have physical port.
#WARNING (NRDB-733) PIN wdata_in[3] in CELL_VIEW fifo1_sram does not have physical port.
#WARNING (NRDB-733) PIN wdata_in[4] in CELL_VIEW fifo1_sram does not have physical port.
#WARNING (NRDB-733) PIN wdata_in[5] in CELL_VIEW fifo1_sram does not have physical port.
#WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 19.16-s053_1 NR200827-1939/19_16-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Tue Apr 11 20:18:26 2023
#
#WARNING (NRDB-2040) Rule LEF_DEFAULT doesn't specify any vias that satisfy all of the area rules for layer M2 M3 M4 M5 M6 M7 
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.950.
#Voltage range [0.000 - 0.950] has 1654 nets.
#Voltage range [0.750 - 0.950] has 1 net.
#Voltage range [0.000 - 0.000] has 2 nets.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.15200    Line-2-Via Pitch = 0.10500
# M2           V   Track-Pitch = 0.15200    Line-2-Via Pitch = 0.11400
# M3           H   Track-Pitch = 0.30400    Line-2-Via Pitch = 0.11400
# M4           V   Track-Pitch = 0.30400    Line-2-Via Pitch = 0.11400
# M5           H   Track-Pitch = 0.60800    Line-2-Via Pitch = 0.11400
# M6           V   Track-Pitch = 0.60800    Line-2-Via Pitch = 0.11400
# M7           H   Track-Pitch = 1.21600    Line-2-Via Pitch = 0.11400
# M8           V   Track-Pitch = 1.21600    Line-2-Via Pitch = 0.11400
# M9           H   Track-Pitch = 2.43200    Line-2-Via Pitch = 0.21600
# MRDL         V   Track-Pitch = 4.86400    Line-2-Via Pitch = 4.50000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.30400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1584.11 (MB), peak = 1678.04 (MB)
#Merging special wires: starts on Tue Apr 11 20:18:27 2023 with memory = 1585.50 (MB), peak = 1678.04 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
#Start instance access analysis using 1 thread...
#0 instance pins are hard to access
#Instance access analysis statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.95 (MB)
#Total memory = 1587.51 (MB)
#Peak memory = 1678.04 (MB)
#reading routing guides ......
#
#Finished routing data preparation on Tue Apr 11 20:18:27 2023
#
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 32.67 (MB)
#Total memory = 1587.54 (MB)
#Peak memory = 1678.04 (MB)
#
#
#Start global routing on Tue Apr 11 20:18:27 2023
#
#
#Start global routing initialization on Tue Apr 11 20:18:27 2023
#
#Number of eco nets is 0
#
#Start global routing data preparation on Tue Apr 11 20:18:27 2023
#
#Start routing resource analysis on Tue Apr 11 20:18:27 2023
#
#Routing resource analysis is done on Tue Apr 11 20:18:27 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        5798        2097       69169    25.02%
#  M2             V        5792        2103       69169    26.20%
#  M3             H        2907        1040       69169    24.58%
#  M4             V        3757         190       69169     5.03%
#  M5             H        1880          93       69169     4.85%
#  M6             V        1973           0       69169     0.01%
#  M7             H         960          26       69169     1.36%
#  M8             V         958          28       69169     2.20%
#  M9             H         493           0       69169     0.08%
#  MRDL           V         232          12       69169    11.57%
#  --------------------------------------------------------------
#  Total                  24753       9.91%      691690    10.09%
#
#  3 nets (0.18%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Tue Apr 11 20:18:27 2023
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1598.67 (MB), peak = 1678.04 (MB)
#
#Routing guide is on.
#
#Global routing initialization is done on Tue Apr 11 20:18:27 2023
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1599.40 (MB), peak = 1678.04 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1604.39 (MB), peak = 1678.04 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1604.48 (MB), peak = 1678.04 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 1206 (skipped).
#Total number of selected nets for routing = 6.
#Total number of unselected nets (but routable) for routing = 445 (skipped).
#Total number of nets in the design = 1657.
#
#445 skipped nets do not have any wires.
#6 routable nets have only global wires.
#6 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#----------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Avoid Detour   Unconstrained  
#----------------------------------------------------------------------------
#      Default                  3            0              0               0  
#     CTS_RULE                  0            3              3               0  
#----------------------------------------------------------------------------
#        Total                  3            3              3               0  
#----------------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#----------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Avoid Detour   Unconstrained  
#----------------------------------------------------------------------------
#      Default                  3            0              0             445  
#     CTS_RULE                  0            3              3               0  
#----------------------------------------------------------------------------
#        Total                  3            3              3             445  
#----------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  M1            0(0.00%)   (0.00%)
#  M2            9(0.02%)   (0.02%)
#  M3            2(0.00%)   (0.00%)
#  M4            2(0.00%)   (0.00%)
#  M5            1(0.00%)   (0.00%)
#  M6            0(0.00%)   (0.00%)
#  M7            0(0.00%)   (0.00%)
#  M8            0(0.00%)   (0.00%)
#  M9            0(0.00%)   (0.00%)
#  MRDL          0(0.00%)   (0.00%)
#  --------------------------------
#     Total     14(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 9
#Total wire length = 2569 um.
#Total half perimeter of net bounding box = 1933 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 60 um.
#Total wire length on LAYER M3 = 271 um.
#Total wire length on LAYER M4 = 740 um.
#Total wire length on LAYER M5 = 327 um.
#Total wire length on LAYER M6 = 1001 um.
#Total wire length on LAYER M7 = 170 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER MRDL = 0 um.
#Total number of vias = 339
#Up-Via Summary (total 339):
#           
#-----------------------
# M1                114
# M2                 84
# M3                 72
# M4                 34
# M5                 24
# M6                 11
#-----------------------
#                   339 
#
#Total number of involved priority nets 6
#Maximum src to sink distance for priority net 421.2
#Average of max src_to_sink distance for priority net 274.0
#Average of ave src_to_sink distance for priority net 182.5
#Max overcon = 1 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 17.39 (MB)
#Total memory = 1604.93 (MB)
#Peak memory = 1678.04 (MB)
#
#Finished global routing on Tue Apr 11 20:18:27 2023
#
#
#reading routing guides ......
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1579.33 (MB), peak = 1678.04 (MB)
#Start Track Assignment.
#Done with 60 horizontal wires in 3 hboxes and 80 vertical wires in 3 hboxes.
#Done with 55 horizontal wires in 3 hboxes and 79 vertical wires in 3 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 9
#Total wire length = 2673 um.
#Total half perimeter of net bounding box = 1933 um.
#Total wire length on LAYER M1 = 62 um.
#Total wire length on LAYER M2 = 67 um.
#Total wire length on LAYER M3 = 285 um.
#Total wire length on LAYER M4 = 755 um.
#Total wire length on LAYER M5 = 336 um.
#Total wire length on LAYER M6 = 1001 um.
#Total wire length on LAYER M7 = 167 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER MRDL = 0 um.
#Total number of vias = 339
#Up-Via Summary (total 339):
#           
#-----------------------
# M1                114
# M2                 84
# M3                 72
# M4                 34
# M5                 24
# M6                 11
#-----------------------
#                   339 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1586.27 (MB), peak = 1678.04 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 31.61 (MB)
#Total memory = 1586.34 (MB)
#Peak memory = 1678.04 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 3.0% of the total area was rechecked for DRC, and 1.8% required routing.
#   number of violations = 12
#
#    By Layer and Type :
#	         MetSpc   Totals
#	M1            0        0
#	M2            0        0
#	M3            0        0
#	M4           12       12
#	Totals       12       12
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1687.06 (MB), peak = 1689.81 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1689.16 (MB), peak = 1689.81 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 9
#Total wire length = 2611 um.
#Total half perimeter of net bounding box = 1933 um.
#Total wire length on LAYER M1 = 1 um.
#Total wire length on LAYER M2 = 17 um.
#Total wire length on LAYER M3 = 298 um.
#Total wire length on LAYER M4 = 788 um.
#Total wire length on LAYER M5 = 329 um.
#Total wire length on LAYER M6 = 1007 um.
#Total wire length on LAYER M7 = 171 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER MRDL = 0 um.
#Total number of vias = 364
#Up-Via Summary (total 364):
#           
#-----------------------
# M1                102
# M2                102
# M3                 93
# M4                 28
# M5                 23
# M6                 16
#-----------------------
#                   364 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = -0.96 (MB)
#Total memory = 1585.39 (MB)
#Peak memory = 1689.81 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = -0.96 (MB)
#Total memory = 1585.39 (MB)
#Peak memory = 1689.81 (MB)
#Skip updating routing design signature in db-snapshot flow
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
#
#globalDetailRoute statistics:
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 26.11 (MB)
#Total memory = 1578.51 (MB)
#Peak memory = 1689.81 (MB)
#Number of warnings = 65
#Total number of warnings = 90
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Apr 11 20:18:31 2023
#
% End globalDetailRoute (date=04/11 20:18:31, total cpu=0:00:05.0, real=0:00:05.0, peak res=1689.8M, current mem=1578.6M)
        NanoRoute done. (took cpu=0:00:05.1 real=0:00:05.1)
      Clock detailed routing done.
Checking guided vs. routed lengths for 9 nets...

      
      Guided max path lengths
      =======================
      
      ---------------------------------------
      From (um)    To (um)    Number of paths
      ---------------------------------------
      below          0.000           3
         0.000      50.000           1
        50.000     100.000           0
       100.000     150.000           0
       150.000     200.000           0
       200.000     250.000           0
       250.000     300.000           4
       300.000     350.000           1
      ---------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      -------------------------------------
      From (%)    To (%)    Number of paths
      -------------------------------------
      below        0.000           3
        0.000      5.000           4
        5.000     10.000           1
       10.000     15.000           0
       15.000     20.000           0
       20.000     25.000           0
       25.000     30.000           0
       30.000     35.000           0
       35.000     40.000           0
       40.000     45.000           0
       45.000     50.000           1
      -------------------------------------
      

    Top 5 notable deviations of routed length from guided length
    =============================================================

    Net CTS_2 (53 terminals)
    Guided length:  max path =   286.619um, total =   961.379um
    Routed length:  max path =   423.126um, total =   970.001um
    Deviation:      max path =    47.627%,  total =     0.897%

    Net CTS_3 (9 terminals)
    Guided length:  max path =   298.224um, total =   308.712um
    Routed length:  max path =   303.392um, total =   317.607um
    Deviation:      max path =     1.733%,  total =     2.881%

    Net n_2 (2 terminals)
    Guided length:  max path =   264.690um, total =   264.690um
    Routed length:  max path =   265.741um, total =   265.976um
    Deviation:      max path =     0.397%,  total =     0.486%

    Net n_4 (2 terminals)
    Guided length:  max path =   268.768um, total =   268.768um
    Routed length:  max path =   269.515um, total =   269.908um
    Deviation:      max path =     0.278%,  total =     0.424%

    Net CTS_1 (53 terminals)
    Guided length:  max path =   343.025um, total =   800.749um
    Routed length:  max path =   343.674um, total =   784.148um
    Deviation:      max path =     0.189%,  total =    -2.073%

Set FIXED routing status on 6 net(s)
Set FIXED placed status on 3 instance(s)
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1855.34 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] MRDL has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1855.34 MB )
[NR-eGR] Read 78474 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1855.34 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 5871
[NR-eGR] #PG Blockages       : 78474
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 6  Num Prerouted Wires = 481
[NR-eGR] Read numTotalNets=476  numIgnoredNets=6
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 445 
[NR-eGR] Rule id: 2  Rule name: CTS_RULE  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 445 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.02% V. EstWL: 3.917496e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         8( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)        31( 0.01%)         3( 0.00%)   ( 0.01%) 
[NR-eGR]      M4  (4)         8( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)        18( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)        94( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M7  (7)        71( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M8  (8)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9  (9)         4( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              236( 0.01%)         3( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.01% V
[NR-eGR] Overflow after earlyGlobalRoute 0.01% H + 0.01% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 2.300000e-01um, number of vias: 1573
[NR-eGR]     M2  (2V) length: 5.678927e+03um, number of vias: 2171
[NR-eGR]     M3  (3H) length: 7.261393e+03um, number of vias: 942
[NR-eGR]     M4  (4V) length: 5.823204e+03um, number of vias: 374
[NR-eGR]     M5  (5H) length: 4.404277e+03um, number of vias: 355
[NR-eGR]     M6  (6V) length: 1.115386e+04um, number of vias: 299
[NR-eGR]     M7  (7H) length: 5.361488e+03um, number of vias: 73
[NR-eGR]     M8  (8V) length: 1.474785e+03um, number of vias: 37
[NR-eGR]     M9  (9H) length: 7.449470e+02um, number of vias: 4
[NR-eGR]   MRDL (10V) length: 3.745280e+02um, number of vias: 0
[NR-eGR] Total length: 4.227764e+04um, number of vias: 5828
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.70 sec, Real: 0.71 sec, Curr Mem: 1871.74 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:01.2 real=0:00:01.2)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:         9 (unrouted=3, trialRouted=0, noStatus=0, routed=0, fixed=6, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1648 (unrouted=1203, trialRouted=445, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1181, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:07.5 real=0:00:07.6)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
**WARN: (IMPEXT-6191):	Using a captable file is not recommended for process nodes less than or equal to 32 nm due to parasitic accuracy concerns. The Quantus QRC technology file should be specified for all RC corners using the command create_rc_corner or update_rc_corner, which will then be used for preRoute and postRoute(effort level medium or high or signoff) extraction engines.
Type 'man IMPEXT-6191' for more detail.
Extraction called for design 'fifo1_sram' of instances=460 and nets=1657 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fifo1_sram.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:00.0  MEM: 1871.738M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.5 real=0:00:00.5)
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'wclk2x' in RC corner cmax.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'wclk2x'. Using estimated values, based on estimated route, as a fallback.
  Clock tree timing engine global stage delay update for max_corner:setup.late...
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'rclk' in RC corner cmax.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'rclk'. Using estimated values, based on estimated route, as a fallback.
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'wclk' in RC corner cmax.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'wclk'. Using estimated values, based on estimated route, as a fallback.
  Clock tree timing engine global stage delay update for max_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after routing clock trees:
    cell counts      : b=3, i=0, icg=0, nicg=0, l=3, total=6
    cell areas       : b=32.022um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=36000.000um^2, total=36032.022um^2
    cell capacitance : b=10.112fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=7722.259fF, total=7732.371fF
    sink capacitance : count=112, total=67.459fF, avg=0.602fF, sd=0.238fF, min=0.021fF, max=0.704fF
    wire capacitance : top=0.000fF, trunk=81.034fF, leaf=181.147fF, total=262.182fF
    wire lengths     : top=0.000um, trunk=559.424um, leaf=2051.835um, total=2611.259um
    hp wire lengths  : top=0.000um, trunk=1471.043um, leaf=1360.820um, total=2831.863um
  Clock DAG net violations after routing clock trees:
    Remaining Transition : {count=3, worst=[0.024ns, 0.000ns, 0.000ns]} avg=0.008ns sd=0.014ns sum=0.025ns
    Capacitance          : {count=3, worst=[2582.883fF, 2582.883fF, 2582.883fF]} avg=2582.883fF sd=0.000fF sum=7748.649fF
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.200ns count=6 avg=0.097ns sd=0.107ns min=0.000ns max=0.200ns {3 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns} {2 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
    Leaf  : target=0.200ns count=3 avg=0.151ns sd=0.080ns min=0.065ns max=0.224ns {1 <= 0.120ns, 0 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns} {0 <= 0.210ns, 0 <= 0.220ns, 1 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: NBUFFX32_LVT: 3 
   Logics: I1025_NS: 3 
  Primary reporting skew groups after routing clock trees:
    skew_group wclk/func_max_sdc: insertion delay [min=0.596, max=0.629, avg=0.604, sd=0.007], skew [0.033 vs 0.105], 100% {0.596, 0.629} (wid=0.060 ws=0.033) (gid=0.569 gs=0.000)
  Skew group summary after routing clock trees:
    skew_group rclk/func_max_sdc: insertion delay [min=0.585, max=0.611, avg=0.589, sd=0.007], skew [0.027 vs 0.105], 100% {0.585, 0.611} (wid=0.041 ws=0.027) (gid=0.570 gs=0.000)
    skew_group rclk/func_min_sdc: insertion delay [min=0.585, max=0.611, avg=0.589, sd=0.007], skew [0.027 vs 0.105], 100% {0.585, 0.611} (wid=0.041 ws=0.027) (gid=0.570 gs=0.000)
    skew_group wclk/func_max_sdc: insertion delay [min=0.596, max=0.629, avg=0.604, sd=0.007], skew [0.033 vs 0.105], 100% {0.596, 0.629} (wid=0.060 ws=0.033) (gid=0.569 gs=0.000)
    skew_group wclk/func_min_sdc: insertion delay [min=0.596, max=0.629, avg=0.604, sd=0.007], skew [0.033 vs 0.105], 100% {0.596, 0.629} (wid=0.060 ws=0.033) (gid=0.569 gs=0.000)
    skew_group wclk2x/func_max_sdc: insertion delay [min=0.530, max=0.539, avg=0.537, sd=0.003], skew [0.009 vs 0.105], 100% {0.530, 0.539} (wid=0.009 ws=0.009) (gid=0.530 gs=0.000)
    skew_group wclk2x/func_min_sdc: insertion delay [min=0.530, max=0.539, avg=0.537, sd=0.003], skew [0.009 vs 0.105], 100% {0.530, 0.539} (wid=0.009 ws=0.009) (gid=0.530 gs=0.000)
  CCOpt::Phase::Routing done. (took cpu=0:00:08.1 real=0:00:08.1)
  CCOpt::Phase::PostConditioning...
  Post Conditioning - Blocking space for clock sinks to ensure they remain legal.
  Removing CTS place status from clock tree and sinks.
  Switching to inst based legalization.
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with cell sizing and buffering
     - Skew fixing with cell sizing
    
**WARN: (IMPCCOPT-2276):	CCOpt/PRO found clock net 'wclk2x' is not routed.
**WARN: (IMPCCOPT-2276):	CCOpt/PRO found clock net 'wclk' is not routed.
**WARN: (IMPCCOPT-2276):	CCOpt/PRO found clock net 'rclk' is not routed.
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    Upsizing to fix DRVs...
    Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 9, tested: 9, violation detected: 6, violation ignored (due to small violation): 0, cannot run: 5, attempted: 1, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (initial upsizing):
    ============================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------------------------
    Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
    -------------------------------------------------------------------------------------------------------------------
    top                0                    0           0            0                    0                  0
    trunk              0                    0           0            0                    0                  0
    leaf               1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
    -------------------------------------------------------------------------------------------------------------------
    Total              1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
    -------------------------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 1, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
    
    Clock DAG stats PostConditioning after Upsizing to fix DRVs:
      cell counts      : b=3, i=0, icg=0, nicg=0, l=3, total=6
      cell areas       : b=32.022um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=36000.000um^2, total=36032.022um^2
      cell capacitance : b=10.112fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=7722.259fF, total=7732.371fF
      sink capacitance : count=112, total=67.459fF, avg=0.602fF, sd=0.238fF, min=0.021fF, max=0.704fF
      wire capacitance : top=0.000fF, trunk=81.034fF, leaf=181.147fF, total=262.182fF
      wire lengths     : top=0.000um, trunk=559.424um, leaf=2051.835um, total=2611.259um
      hp wire lengths  : top=0.000um, trunk=1471.043um, leaf=1360.820um, total=2831.863um
    Clock DAG net violations PostConditioning after Upsizing to fix DRVs:
      Remaining Transition : {count=3, worst=[0.024ns, 0.000ns, 0.000ns]} avg=0.008ns sd=0.014ns sum=0.025ns
      Capacitance          : {count=3, worst=[2582.883fF, 2582.883fF, 2582.883fF]} avg=2582.883fF sd=0.000fF sum=7748.649fF
    Clock DAG primary half-corner transition distribution PostConditioning after Upsizing to fix DRVs:
      Trunk : target=0.200ns count=6 avg=0.097ns sd=0.107ns min=0.000ns max=0.200ns {3 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns} {2 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
      Leaf  : target=0.200ns count=3 avg=0.151ns sd=0.080ns min=0.065ns max=0.224ns {1 <= 0.120ns, 0 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns} {0 <= 0.210ns, 0 <= 0.220ns, 1 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
    Clock DAG library cell distribution PostConditioning after Upsizing to fix DRVs {count}:
       Bufs: NBUFFX32_LVT: 3 
     Logics: I1025_NS: 3 
    Primary reporting skew groups PostConditioning after Upsizing to fix DRVs:
      skew_group wclk/func_max_sdc: insertion delay [min=0.596, max=0.629, avg=0.604, sd=0.007], skew [0.033 vs 0.105], 100% {0.596, 0.629} (wid=0.060 ws=0.033) (gid=0.569 gs=0.000)
    Skew group summary PostConditioning after Upsizing to fix DRVs:
      skew_group rclk/func_max_sdc: insertion delay [min=0.585, max=0.611, avg=0.589, sd=0.007], skew [0.027 vs 0.105], 100% {0.585, 0.611} (wid=0.041 ws=0.027) (gid=0.570 gs=0.000)
      skew_group rclk/func_min_sdc: insertion delay [min=0.585, max=0.611, avg=0.589, sd=0.007], skew [0.027 vs 0.105], 100% {0.585, 0.611} (wid=0.041 ws=0.027) (gid=0.570 gs=0.000)
      skew_group wclk/func_max_sdc: insertion delay [min=0.596, max=0.629, avg=0.604, sd=0.007], skew [0.033 vs 0.105], 100% {0.596, 0.629} (wid=0.060 ws=0.033) (gid=0.569 gs=0.000)
      skew_group wclk/func_min_sdc: insertion delay [min=0.596, max=0.629, avg=0.604, sd=0.007], skew [0.033 vs 0.105], 100% {0.596, 0.629} (wid=0.060 ws=0.033) (gid=0.569 gs=0.000)
      skew_group wclk2x/func_max_sdc: insertion delay [min=0.530, max=0.539, avg=0.537, sd=0.003], skew [0.009 vs 0.105], 100% {0.530, 0.539} (wid=0.009 ws=0.009) (gid=0.530 gs=0.000)
      skew_group wclk2x/func_min_sdc: insertion delay [min=0.530, max=0.539, avg=0.537, sd=0.003], skew [0.009 vs 0.105], 100% {0.530, 0.539} (wid=0.009 ws=0.009) (gid=0.530 gs=0.000)
    Upsizing to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 6 skew groups; 6 fragments, 6 fraglets and 7 vertices; 94 variables and 234 constraints; tolerance 1
**WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group rclk/func_max_sdc from 0.153ns to 0.611ns.
**WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group wclk/func_max_sdc from 0.153ns to 0.629ns.
**WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group wclk2x/func_max_sdc from 0.153ns to 0.539ns.
      
      Slackened skew group targets:
      
      -------------------------------------------------------------------
      Skew group             Desired    Slackened    Desired    Slackened
                             Target     Target       Target     Target
                             Max ID     Max ID       Skew       Skew
      -------------------------------------------------------------------
      rclk/func_max_sdc       0.153       0.611         -           -
      wclk/func_max_sdc       0.153       0.629         -           -
      wclk2x/func_max_sdc     0.153       0.539         -           -
      -------------------------------------------------------------------
      
      
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
    Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% .**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'wclk' in RC corner cmax.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'wclk'. Using estimated values, based on estimated route, as a fallback.
..100% 
    CCOpt-PostConditioning: considered: 9, tested: 9, violation detected: 6, violation ignored (due to small violation): 0, cannot run: 5, attempted: 1, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------------------------
    Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
    -------------------------------------------------------------------------------------------------------------------
    top                0                    0           0            0                    0                  0
    trunk              0                    0           0            0                    0                  0
    leaf               1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
    -------------------------------------------------------------------------------------------------------------------
    Total              1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
    -------------------------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 1, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
    
    Clock DAG stats PostConditioning after DRV fixing:
      cell counts      : b=3, i=0, icg=0, nicg=0, l=3, total=6
      cell areas       : b=32.022um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=36000.000um^2, total=36032.022um^2
      cell capacitance : b=10.112fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=7722.259fF, total=7732.371fF
      sink capacitance : count=112, total=67.459fF, avg=0.602fF, sd=0.238fF, min=0.021fF, max=0.704fF
      wire capacitance : top=0.000fF, trunk=81.034fF, leaf=181.147fF, total=262.182fF
      wire lengths     : top=0.000um, trunk=559.424um, leaf=2051.835um, total=2611.259um
      hp wire lengths  : top=0.000um, trunk=1471.043um, leaf=1360.820um, total=2831.863um
    Clock DAG net violations PostConditioning after DRV fixing:
      Remaining Transition : {count=3, worst=[0.024ns, 0.000ns, 0.000ns]} avg=0.008ns sd=0.014ns sum=0.025ns
      Capacitance          : {count=3, worst=[2582.883fF, 2582.883fF, 2582.883fF]} avg=2582.883fF sd=0.000fF sum=7748.649fF
    Clock DAG primary half-corner transition distribution PostConditioning after DRV fixing:
      Trunk : target=0.200ns count=6 avg=0.097ns sd=0.107ns min=0.000ns max=0.200ns {3 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns} {2 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
      Leaf  : target=0.200ns count=3 avg=0.151ns sd=0.080ns min=0.065ns max=0.224ns {1 <= 0.120ns, 0 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns} {0 <= 0.210ns, 0 <= 0.220ns, 1 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
    Clock DAG library cell distribution PostConditioning after DRV fixing {count}:
       Bufs: NBUFFX32_LVT: 3 
     Logics: I1025_NS: 3 
    Primary reporting skew groups PostConditioning after DRV fixing:
      skew_group wclk/func_max_sdc: insertion delay [min=0.596, max=0.629, avg=0.604, sd=0.007], skew [0.033 vs 0.105], 100% {0.596, 0.629} (wid=0.060 ws=0.033) (gid=0.569 gs=0.000)
    Skew group summary PostConditioning after DRV fixing:
      skew_group rclk/func_max_sdc: insertion delay [min=0.585, max=0.611, avg=0.589, sd=0.007], skew [0.027 vs 0.105], 100% {0.585, 0.611} (wid=0.041 ws=0.027) (gid=0.570 gs=0.000)
      skew_group rclk/func_min_sdc: insertion delay [min=0.585, max=0.611, avg=0.589, sd=0.007], skew [0.027 vs 0.105], 100% {0.585, 0.611} (wid=0.041 ws=0.027) (gid=0.570 gs=0.000)
      skew_group wclk/func_max_sdc: insertion delay [min=0.596, max=0.629, avg=0.604, sd=0.007], skew [0.033 vs 0.105], 100% {0.596, 0.629} (wid=0.060 ws=0.033) (gid=0.569 gs=0.000)
      skew_group wclk/func_min_sdc: insertion delay [min=0.596, max=0.629, avg=0.604, sd=0.007], skew [0.033 vs 0.105], 100% {0.596, 0.629} (wid=0.060 ws=0.033) (gid=0.569 gs=0.000)
      skew_group wclk2x/func_max_sdc: insertion delay [min=0.530, max=0.539, avg=0.537, sd=0.003], skew [0.009 vs 0.105], 100% {0.530, 0.539} (wid=0.009 ws=0.009) (gid=0.530 gs=0.000)
      skew_group wclk2x/func_min_sdc: insertion delay [min=0.530, max=0.539, avg=0.537, sd=0.003], skew [0.009 vs 0.105], 100% {0.530, 0.539} (wid=0.009 ws=0.009) (gid=0.530 gs=0.000)
    Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ..**WARN: (IMPCCOPT-2220):	CCOpt/PRO cannot construct a Route/RC graph for unrouted net 'wclk2x'.
**WARN: (IMPCCOPT-2245):	Cannot perform post-route optimization on net driven by term 'wclk2x'.
.20% **WARN: (IMPCCOPT-2220):	CCOpt/PRO cannot construct a Route/RC graph for unrouted net 'wclk'.
**WARN: (IMPCCOPT-2245):	Cannot perform post-route optimization on net driven by term 'wclk'.
..**WARN: (IMPCCOPT-2220):	CCOpt/PRO cannot construct a Route/RC graph for unrouted net 'rclk'.
**WARN: (IMPCCOPT-2245):	Cannot perform post-route optimization on net driven by term 'rclk'.
.40% ...**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'wclk' in RC corner cmax.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'wclk'. Using estimated values, based on estimated route, as a fallback.
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'wclk' in RC corner cmax.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'wclk'. Using estimated values, based on estimated route, as a fallback.
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'wclk' in RC corner cmax.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'wclk'. Using estimated values, based on estimated route, as a fallback.
60% .**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'wclk' in RC corner cmax.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'wclk'. Using estimated values, based on estimated route, as a fallback.
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'rclk' in RC corner cmax.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'rclk'. Using estimated values, based on estimated route, as a fallback.
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'rclk' in RC corner cmax.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'rclk'. Using estimated values, based on estimated route, as a fallback.
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'rclk' in RC corner cmax.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'rclk'. Using estimated values, based on estimated route, as a fallback.
..**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'rclk' in RC corner cmax.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'rclk'. Using estimated values, based on estimated route, as a fallback.
80% ...100% 
    Inserted 0 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 9, nets tested: 9, nets violation detected: 6, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 6, nets unsuccessful: 6, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=3, i=0, icg=0, nicg=0, l=3, total=6
      cell areas       : b=32.022um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=36000.000um^2, total=36032.022um^2
      cell capacitance : b=10.112fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=7722.259fF, total=7732.371fF
      sink capacitance : count=112, total=67.459fF, avg=0.602fF, sd=0.238fF, min=0.021fF, max=0.704fF
      wire capacitance : top=0.000fF, trunk=81.034fF, leaf=181.147fF, total=262.182fF
      wire lengths     : top=0.000um, trunk=559.424um, leaf=2051.835um, total=2611.259um
      hp wire lengths  : top=0.000um, trunk=1471.043um, leaf=1360.820um, total=2831.863um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing:
      Remaining Transition : {count=3, worst=[0.024ns, 0.000ns, 0.000ns]} avg=0.008ns sd=0.014ns sum=0.025ns
      Capacitance          : {count=3, worst=[2582.883fF, 2582.883fF, 2582.883fF]} avg=2582.883fF sd=0.000fF sum=7748.649fF
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.200ns count=6 avg=0.097ns sd=0.107ns min=0.000ns max=0.200ns {3 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns} {2 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
      Leaf  : target=0.200ns count=3 avg=0.151ns sd=0.080ns min=0.065ns max=0.224ns {1 <= 0.120ns, 0 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns} {0 <= 0.210ns, 0 <= 0.220ns, 1 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: NBUFFX32_LVT: 3 
     Logics: I1025_NS: 3 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group wclk/func_max_sdc: insertion delay [min=0.596, max=0.629, avg=0.604, sd=0.007], skew [0.033 vs 0.105], 100% {0.596, 0.629} (wid=0.060 ws=0.033) (gid=0.569 gs=0.000)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group rclk/func_max_sdc: insertion delay [min=0.585, max=0.611, avg=0.589, sd=0.007], skew [0.027 vs 0.105], 100% {0.585, 0.611} (wid=0.041 ws=0.027) (gid=0.570 gs=0.000)
      skew_group rclk/func_min_sdc: insertion delay [min=0.585, max=0.611, avg=0.589, sd=0.007], skew [0.027 vs 0.105], 100% {0.585, 0.611} (wid=0.041 ws=0.027) (gid=0.570 gs=0.000)
      skew_group wclk/func_max_sdc: insertion delay [min=0.596, max=0.629, avg=0.604, sd=0.007], skew [0.033 vs 0.105], 100% {0.596, 0.629} (wid=0.060 ws=0.033) (gid=0.569 gs=0.000)
      skew_group wclk/func_min_sdc: insertion delay [min=0.596, max=0.629, avg=0.604, sd=0.007], skew [0.033 vs 0.105], 100% {0.596, 0.629} (wid=0.060 ws=0.033) (gid=0.569 gs=0.000)
      skew_group wclk2x/func_max_sdc: insertion delay [min=0.530, max=0.539, avg=0.537, sd=0.003], skew [0.009 vs 0.105], 100% {0.530, 0.539} (wid=0.009 ws=0.009) (gid=0.530 gs=0.000)
      skew_group wclk2x/func_min_sdc: insertion delay [min=0.530, max=0.539, avg=0.537, sd=0.003], skew [0.009 vs 0.105], 100% {0.530, 0.539} (wid=0.009 ws=0.009) (gid=0.530 gs=0.000)
    Buffering to fix DRVs done. (took cpu=0:00:00.3 real=0:00:00.3)
    Fixing Skew by cell sizing...
    Resized 0 clock insts to decrease delay.
    Resized 0 clock insts to increase delay.
    
    PRO Statistics: Fix Skew (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats PostConditioning after skew fixing by cell sizing:
      cell counts      : b=3, i=0, icg=0, nicg=0, l=3, total=6
      cell areas       : b=32.022um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=36000.000um^2, total=36032.022um^2
      cell capacitance : b=10.112fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=7722.259fF, total=7732.371fF
      sink capacitance : count=112, total=67.459fF, avg=0.602fF, sd=0.238fF, min=0.021fF, max=0.704fF
      wire capacitance : top=0.000fF, trunk=81.034fF, leaf=181.147fF, total=262.182fF
      wire lengths     : top=0.000um, trunk=559.424um, leaf=2051.835um, total=2611.259um
      hp wire lengths  : top=0.000um, trunk=1471.043um, leaf=1360.820um, total=2831.863um
    Clock DAG net violations PostConditioning after skew fixing by cell sizing:
      Remaining Transition : {count=3, worst=[0.024ns, 0.000ns, 0.000ns]} avg=0.008ns sd=0.014ns sum=0.025ns
      Capacitance          : {count=3, worst=[2582.883fF, 2582.883fF, 2582.883fF]} avg=2582.883fF sd=0.000fF sum=7748.649fF
    Clock DAG primary half-corner transition distribution PostConditioning after skew fixing by cell sizing:
      Trunk : target=0.200ns count=6 avg=0.097ns sd=0.107ns min=0.000ns max=0.200ns {3 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns} {2 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
      Leaf  : target=0.200ns count=3 avg=0.151ns sd=0.080ns min=0.065ns max=0.224ns {1 <= 0.120ns, 0 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns} {0 <= 0.210ns, 0 <= 0.220ns, 1 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
    Clock DAG library cell distribution PostConditioning after skew fixing by cell sizing {count}:
       Bufs: NBUFFX32_LVT: 3 
     Logics: I1025_NS: 3 
    Primary reporting skew groups PostConditioning after skew fixing by cell sizing:
      skew_group wclk/func_max_sdc: insertion delay [min=0.596, max=0.629, avg=0.604, sd=0.007], skew [0.033 vs 0.105], 100% {0.596, 0.629} (wid=0.060 ws=0.033) (gid=0.569 gs=0.000)
    Skew group summary PostConditioning after skew fixing by cell sizing:
      skew_group rclk/func_max_sdc: insertion delay [min=0.585, max=0.611, avg=0.589, sd=0.007], skew [0.027 vs 0.105], 100% {0.585, 0.611} (wid=0.041 ws=0.027) (gid=0.570 gs=0.000)
      skew_group rclk/func_min_sdc: insertion delay [min=0.585, max=0.611, avg=0.589, sd=0.007], skew [0.027 vs 0.105], 100% {0.585, 0.611} (wid=0.041 ws=0.027) (gid=0.570 gs=0.000)
      skew_group wclk/func_max_sdc: insertion delay [min=0.596, max=0.629, avg=0.604, sd=0.007], skew [0.033 vs 0.105], 100% {0.596, 0.629} (wid=0.060 ws=0.033) (gid=0.569 gs=0.000)
      skew_group wclk/func_min_sdc: insertion delay [min=0.596, max=0.629, avg=0.604, sd=0.007], skew [0.033 vs 0.105], 100% {0.596, 0.629} (wid=0.060 ws=0.033) (gid=0.569 gs=0.000)
      skew_group wclk2x/func_max_sdc: insertion delay [min=0.530, max=0.539, avg=0.537, sd=0.003], skew [0.009 vs 0.105], 100% {0.530, 0.539} (wid=0.009 ws=0.009) (gid=0.530 gs=0.000)
      skew_group wclk2x/func_min_sdc: insertion delay [min=0.530, max=0.539, avg=0.537, sd=0.003], skew [0.009 vs 0.105], 100% {0.530, 0.539} (wid=0.009 ws=0.009) (gid=0.530 gs=0.000)
    Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
**WARN: (IMPCCOPT-1304):	Net wclk2x unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
**WARN: (IMPCCOPT-1304):	Net wclk unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
**WARN: (IMPCCOPT-1304):	Net rclk unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
    Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - ClockRefiner...
    Performing Single Pass Refine Place.
*** Starting refinePlace (0:02:38 mem=1880.5M) ***
Total net bbox length = 3.809e+04 (1.516e+04 2.293e+04) (ext = 7.320e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1880.5MB
Summary Report:
Instances move: 0 (out of 427 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 3.809e+04 (1.516e+04 2.293e+04) (ext = 7.320e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1880.5MB
*** Finished refinePlace (0:02:38 mem=1880.5M) ***
    Moved 0, flipped 0 and cell swapped 0 of 118 clock instance(s) during refinement.
    The largest move was 0 microns for .
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.2)
    Set dirty flag on 3 insts, 4 nets
  PostConditioning done.
Net route status summary:
  Clock:         9 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=6, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1648 (unrouted=1203, trialRouted=445, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1181, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for max_corner:setup.late...
  Clock tree timing engine global stage delay update for max_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after post-conditioning:
    cell counts      : b=3, i=0, icg=0, nicg=0, l=3, total=6
    cell areas       : b=32.022um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=36000.000um^2, total=36032.022um^2
    cell capacitance : b=10.112fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=7722.259fF, total=7732.371fF
    sink capacitance : count=112, total=67.459fF, avg=0.602fF, sd=0.238fF, min=0.021fF, max=0.704fF
    wire capacitance : top=0.000fF, trunk=54.644fF, leaf=181.147fF, total=235.792fF
    wire lengths     : top=0.000um, trunk=559.424um, leaf=2051.835um, total=2611.259um
    hp wire lengths  : top=0.000um, trunk=1471.043um, leaf=1360.820um, total=2831.863um
  Clock DAG net violations after post-conditioning:
    Remaining Transition : {count=3, worst=[0.024ns, 0.000ns, 0.000ns]} avg=0.008ns sd=0.014ns sum=0.025ns
    Capacitance          : {count=3, worst=[2574.086fF, 2574.086fF, 2574.086fF]} avg=2574.086fF sd=0.000fF sum=7722.259fF
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.200ns count=6 avg=0.097ns sd=0.107ns min=0.000ns max=0.200ns {3 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns} {2 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
    Leaf  : target=0.200ns count=3 avg=0.151ns sd=0.080ns min=0.065ns max=0.224ns {1 <= 0.120ns, 0 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns} {0 <= 0.210ns, 0 <= 0.220ns, 1 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Bufs: NBUFFX32_LVT: 3 
   Logics: I1025_NS: 3 
  Primary reporting skew groups after post-conditioning:
    skew_group wclk/func_max_sdc: insertion delay [min=0.596, max=0.629, avg=0.604, sd=0.007], skew [0.033 vs 0.105], 100% {0.596, 0.629} (wid=0.060 ws=0.033) (gid=0.569 gs=0.000)
  Skew group summary after post-conditioning:
    skew_group rclk/func_max_sdc: insertion delay [min=0.585, max=0.611, avg=0.589, sd=0.007], skew [0.027 vs 0.105], 100% {0.585, 0.611} (wid=0.041 ws=0.027) (gid=0.570 gs=0.000)
    skew_group rclk/func_min_sdc: insertion delay [min=0.585, max=0.611, avg=0.589, sd=0.007], skew [0.027 vs 0.105], 100% {0.585, 0.611} (wid=0.041 ws=0.027) (gid=0.570 gs=0.000)
    skew_group wclk/func_max_sdc: insertion delay [min=0.596, max=0.629, avg=0.604, sd=0.007], skew [0.033 vs 0.105], 100% {0.596, 0.629} (wid=0.060 ws=0.033) (gid=0.569 gs=0.000)
    skew_group wclk/func_min_sdc: insertion delay [min=0.596, max=0.629, avg=0.604, sd=0.007], skew [0.033 vs 0.105], 100% {0.596, 0.629} (wid=0.060 ws=0.033) (gid=0.569 gs=0.000)
    skew_group wclk2x/func_max_sdc: insertion delay [min=0.530, max=0.539, avg=0.537, sd=0.003], skew [0.009 vs 0.105], 100% {0.530, 0.539} (wid=0.009 ws=0.009) (gid=0.530 gs=0.000)
    skew_group wclk2x/func_min_sdc: insertion delay [min=0.530, max=0.539, avg=0.537, sd=0.003], skew [0.009 vs 0.105], 100% {0.530, 0.539} (wid=0.009 ws=0.009) (gid=0.530 gs=0.000)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.9 real=0:00:00.9)
  Setting CTS place status to fixed for clock tree and sinks.
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  ---------------------------------------------------------------
  Cell type                     Count    Area         Capacitance
  ---------------------------------------------------------------
  Buffers                         3         32.022       10.112
  Inverters                       0          0.000        0.000
  Integrated Clock Gates          0          0.000        0.000
  Non-Integrated Clock Gates      0          0.000        0.000
  Clock Logic                     3      36000.000     7722.259
  All                             6      36032.022     7732.371
  ---------------------------------------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top          0.000
  Trunk      559.424
  Leaf      2051.835
  Total     2611.259
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top            0.000
  Trunk       1471.043
  Leaf        1360.820
  Total       2831.863
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  ----------------------------------------
  Type     Gate        Wire       Total
  ----------------------------------------
  Top         0.000      0.000       0.000
  Trunk    7732.371     54.644    7787.015
  Leaf       67.459    181.147     248.606
  Total    7799.830    235.792    8035.622
  ----------------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  ---------------------------------------------------------
  Count    Total     Average    Std. Dev.    Min      Max
  ---------------------------------------------------------
   112     67.459     0.602       0.238      0.021    0.704
  ---------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  -------------------------------------------------------------------------------------------------------------
  Type                    Units    Count    Average     Std. Dev.    Sum         Top 10 violations
  -------------------------------------------------------------------------------------------------------------
  Remaining Transition    ns         3         0.008      0.014         0.025    [0.024, 0.000, 0.000]
  Capacitance             fF         3      2574.086      0.000      7722.259    [2574.086, 2574.086, 2574.086]
  -------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.200       6       0.097       0.107      0.000    0.200    {3 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}    {2 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
  Leaf        0.200       3       0.151       0.080      0.065    0.224    {1 <= 0.120ns, 0 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}    {0 <= 0.210ns, 0 <= 0.220ns, 1 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  ---------------------------------------------
  Name            Type      Inst     Inst Area 
                            Count    (um^2)
  ---------------------------------------------
  NBUFFX32_LVT    buffer      3         32.022
  I1025_NS        logic       3      36000.000
  ---------------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner              Skew Group           Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  max_corner:setup.late    wclk/func_max_sdc    0.596     0.629     0.033       0.105         0.033           0.033           0.604        0.007     100% {0.596, 0.629}
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner              Skew Group             Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  max_corner:setup.late    rclk/func_max_sdc      0.585     0.611     0.027       0.105         0.027           0.027           0.589        0.007     100% {0.585, 0.611}
  max_corner:setup.late    rclk/func_min_sdc      0.585     0.611     0.027       0.105         0.027           0.027           0.589        0.007     100% {0.585, 0.611}
  max_corner:setup.late    wclk/func_max_sdc      0.596     0.629     0.033       0.105         0.033           0.033           0.604        0.007     100% {0.596, 0.629}
  max_corner:setup.late    wclk/func_min_sdc      0.596     0.629     0.033       0.105         0.033           0.033           0.604        0.007     100% {0.596, 0.629}
  max_corner:setup.late    wclk2x/func_max_sdc    0.530     0.539     0.009       0.105         0.009           0.009           0.537        0.003     100% {0.530, 0.539}
  max_corner:setup.late    wclk2x/func_min_sdc    0.530     0.539     0.009       0.105         0.009           0.009           0.537        0.003     100% {0.530, 0.539}
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 10 clock tree pins with a slew violation.
  
  Slew violation summary across all clock trees - Top 10 violating pins:
  ======================================================================
  
  Target and measured clock slews (in ns):
  
  ----------------------------------------------------------------------------------------------------------
  Half corner            Violation  Slew    Slew      Dont   Ideal  Target          Pin
                         amount     target  achieved  touch  net?   source          
                                                      net?                          
  ----------------------------------------------------------------------------------------------------------
  max_corner:setup.late    0.024    0.200    0.224    N      N      auto extracted  fifomem/genblk1_1__U/CE1
  max_corner:setup.late    0.024    0.200    0.224    N      N      auto extracted  fifomem/genblk1_3__U/CE1
  max_corner:setup.late    0.011    0.200    0.211    N      N      auto extracted  fifomem/genblk1_0__U/CE1
  max_corner:setup.late    0.010    0.200    0.210    N      N      auto extracted  fifomem/genblk1_5__U/CE1
  max_corner:setup.late    0.001    0.200    0.201    N      N      auto extracted  fifomem/genblk1_4__U/CE1
  max_corner:setup.late    0.000    0.200    0.200    N      N      auto extracted  fifomem/genblk1_7__U/CE1
  max_corner:setup.late    0.000    0.200    0.200    N      N      auto extracted  CTS_ccl_a_buf_00012/A
  max_corner:setup.late    0.000    0.200    0.200    N      N      auto extracted  CTS_ccl_a_buf_00006/A
  max_corner:setup.late    0.000    0.200    0.200    N      N      auto extracted  io_b_wclk/DOUT
  max_corner:setup.late    0.000    0.200    0.200    N      N      auto extracted  io_b_rclk/DOUT
  ----------------------------------------------------------------------------------------------------------
  
  Target sources:
  auto extracted - target was extracted from SDC.
  auto computed - target was computed when balancing trees.
  explicit - target is explicitly set via target_max_trans property.
  pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
  liberty explicit - target is explicitly set via max_transition from liberty library.
  
  Found 0 pins on nets marked dont_touch that have slew violations.
  Found 0 pins on nets marked dont_touch that do not have slew violations.
  Found 0 pins on nets marked ideal_network that have slew violations.
  Found 0 pins on nets marked ideal_network that do not have slew violations.
  
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

Setting all clocks to propagated mode.
func_min_sdc func_max_sdc
External - Set all clocks to propagated mode done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock DAG stats after update timingGraph:
  cell counts      : b=3, i=0, icg=0, nicg=0, l=3, total=6
  cell areas       : b=32.022um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=36000.000um^2, total=36032.022um^2
  cell capacitance : b=10.112fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=7722.259fF, total=7732.371fF
  sink capacitance : count=112, total=67.459fF, avg=0.602fF, sd=0.238fF, min=0.021fF, max=0.704fF
  wire capacitance : top=0.000fF, trunk=54.644fF, leaf=181.147fF, total=235.792fF
  wire lengths     : top=0.000um, trunk=559.424um, leaf=2051.835um, total=2611.259um
  hp wire lengths  : top=0.000um, trunk=1471.043um, leaf=1360.820um, total=2831.863um
Clock DAG net violations after update timingGraph:
  Remaining Transition : {count=3, worst=[0.024ns, 0.000ns, 0.000ns]} avg=0.008ns sd=0.014ns sum=0.025ns
  Capacitance          : {count=3, worst=[2574.086fF, 2574.086fF, 2574.086fF]} avg=2574.086fF sd=0.000fF sum=7722.259fF
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.200ns count=6 avg=0.097ns sd=0.107ns min=0.000ns max=0.200ns {3 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns} {2 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
  Leaf  : target=0.200ns count=3 avg=0.151ns sd=0.080ns min=0.065ns max=0.224ns {1 <= 0.120ns, 0 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns} {0 <= 0.210ns, 0 <= 0.220ns, 1 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: NBUFFX32_LVT: 3 
 Logics: I1025_NS: 3 
Primary reporting skew groups after update timingGraph:
  skew_group wclk/func_max_sdc: insertion delay [min=0.596, max=0.629, avg=0.604, sd=0.007], skew [0.033 vs 0.105], 100% {0.596, 0.629} (wid=0.060 ws=0.033) (gid=0.569 gs=0.000)
Skew group summary after update timingGraph:
  skew_group rclk/func_max_sdc: insertion delay [min=0.585, max=0.611, avg=0.589, sd=0.007], skew [0.027 vs 0.105], 100% {0.585, 0.611} (wid=0.041 ws=0.027) (gid=0.570 gs=0.000)
  skew_group rclk/func_min_sdc: insertion delay [min=0.585, max=0.611, avg=0.589, sd=0.007], skew [0.027 vs 0.105], 100% {0.585, 0.611} (wid=0.041 ws=0.027) (gid=0.570 gs=0.000)
  skew_group wclk/func_max_sdc: insertion delay [min=0.596, max=0.629, avg=0.604, sd=0.007], skew [0.033 vs 0.105], 100% {0.596, 0.629} (wid=0.060 ws=0.033) (gid=0.569 gs=0.000)
  skew_group wclk/func_min_sdc: insertion delay [min=0.596, max=0.629, avg=0.604, sd=0.007], skew [0.033 vs 0.105], 100% {0.596, 0.629} (wid=0.060 ws=0.033) (gid=0.569 gs=0.000)
  skew_group wclk2x/func_max_sdc: insertion delay [min=0.530, max=0.539, avg=0.537, sd=0.003], skew [0.009 vs 0.105], 100% {0.530, 0.539} (wid=0.009 ws=0.009) (gid=0.530 gs=0.000)
  skew_group wclk2x/func_min_sdc: insertion delay [min=0.530, max=0.539, avg=0.537, sd=0.003], skew [0.009 vs 0.105], 100% {0.530, 0.539} (wid=0.009 ws=0.009) (gid=0.530 gs=0.000)
Logging CTS constraint violations...
  Clock tree rclk has 1 max_capacitance violation.
  Clock tree wclk has 1 max_capacitance violation and 1 slew violation.
  Clock tree wclk2x has 1 max_capacitance violation.
**WARN: (IMPCCOPT-1033):	Did not meet the max_capacitance constraint of 0.000fF below the root driver for clock_tree wclk2x at (693.397,36.000), in power domain auto-default. Achieved capacitance of 2574.086fF.
Type 'man IMPCCOPT-1033' for more detail.
**WARN: (IMPCCOPT-1033):	Did not meet the max_capacitance constraint of 0.000fF below the root driver for clock_tree wclk at (600.048,36.000), in power domain auto-default. Achieved capacitance of 2574.086fF.
Type 'man IMPCCOPT-1033' for more detail.
**WARN: (IMPCCOPT-1033):	Did not meet the max_capacitance constraint of 0.000fF below the root driver for clock_tree rclk at (320.000,36.000), in power domain auto-default. Achieved capacitance of 2574.086fF.
Type 'man IMPCCOPT-1033' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 6 slew violations below cell CTS_ccl_a_buf_00006 (a lib_cell NBUFFX32_LVT) at (521.008,488.936), in power domain auto-default with half corner max_corner:setup.late. The worst violation was at the pin fifomem/genblk1_1__U/CE1 with a slew time target of 0.200ns. Achieved a slew time of 0.224ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1026):	Did not meet the insertion delay target of 0.100ns (+/- 0.053ns) for skew group wclk/func_max_sdc. Achieved longest insertion delay of 0.629ns.
Type 'man IMPCCOPT-1026' for more detail.
**WARN: (IMPCCOPT-1026):	Did not meet the insertion delay target of 0.100ns (+/- 0.053ns) for skew group rclk/func_max_sdc. Achieved longest insertion delay of 0.611ns.
Type 'man IMPCCOPT-1026' for more detail.
**WARN: (IMPCCOPT-1026):	Did not meet the insertion delay target of 0.100ns (+/- 0.053ns) for skew group wclk2x/func_max_sdc. Achieved longest insertion delay of 0.539ns.
Type 'man IMPCCOPT-1026' for more detail.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:00.1 real=0:00:00.1)
Runtime done. (took cpu=0:00:24.7 real=0:00:24.6)
Runtime Summary
===============
Clock Runtime:  (39%) Core CTS           9.68 (Init 6.62, Construction 1.31, Implementation 0.68, eGRPC 0.29, PostConditioning 0.70, Other 0.08)
Clock Runtime:  (48%) CTS services      11.84 (RefinePlace 1.08, EarlyGlobalClock 4.17, NanoRoute 5.09, ExtractRC 1.51, TimingAnalysis 0.00)
Clock Runtime:  (11%) Other CTS          2.81 (Init 0.78, CongRepair/EGR-DP 1.99, TimingUpdate 0.04, Other 0.00)
Clock Runtime: (100%) Total             24.33

Synthesizing clock trees with CCOpt done.
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1521.7M, totSessionCpu=0:02:38 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1526.9M, totSessionCpu=0:02:39 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1858.0M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: fifo1_sram
# Design Mode: 28nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1861.55)
Total number of fetched objects 647
End delay calculation. (MEM=1920.75 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1920.75 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:02:40 mem=1920.8M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 func_max_scenario 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.294  |
|           TNS (ns):| -11.437 |
|    Violating Paths:|   11    |
|          All Paths:|   376   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      8 (64)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.574%
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1536.6M, totSessionCpu=0:02:40 **
** INFO : this run is activating low effort ccoptDesign flow
*** Starting optimizing excluded clock nets MEM= 1867.8M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1867.8M) ***
*** Starting optimizing excluded clock nets MEM= 1867.8M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1867.8M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
Info: 10 top-level, potential tri-state nets excluded from IPO operation.
Info: 25 io nets excluded
Info: 6 nets with fixed/cover wires excluded.
Info: 9 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:40.4/0:03:17.8 (0.8), mem = 1867.8M
*** DrvOpt [finish] : cpu/real = 0:00:03.0/0:00:03.0 (1.0), totSession cpu/real = 0:02:43.4/0:03:20.8 (0.8), mem = 2032.4M
End: GigaOpt high fanout net optimization
*** Timing NOT met, worst failing slack is -1.294
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in TNS mode
Info: 10 top-level, potential tri-state nets excluded from IPO operation.
Info: 25 io nets excluded
Info: 6 nets with fixed/cover wires excluded.
Info: 9 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:43.6/0:03:21.0 (0.8), mem = 2032.4M
*info: 25 io nets excluded
Info: 10 top-level, potential tri-state nets excluded from IPO operation.
*info: 9 clock nets excluded
*info: 2 special nets excluded.
*info: 10 external nets with a tri-state driver excluded.
*info: 8 multi-driver nets excluded.
*info: 10 no-driver nets excluded.
*info: 6 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -1.294 TNS Slack -11.437 Density 0.57
OptDebug: Start of Optimizer TNS Pass:
+--------------------------------+------+-------+
|Path Group                      |   WNS|    TNS|
+--------------------------------+------+-------+
|INPUTS OUTPUTS ..reg2out default|-1.294|-11.437|
|reg2reg                         | 0.007|  0.000|
|HEPG                            | 0.007|  0.000|
|All Paths                       |-1.294|-11.437|
+--------------------------------+------+-------+

CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS 0.007ns TNS 0.000ns; HEPG WNS 0.007ns TNS 0.000ns; all paths WNS -1.294ns TNS -11.437ns; Real time 0:00:34.0

*** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=2067.5M) ***
OptDebug: End of Optimizer TNS Pass:
+--------------------------------+------+-------+
|Path Group                      |   WNS|    TNS|
+--------------------------------+------+-------+
|INPUTS OUTPUTS ..reg2out default|-1.294|-11.437|
|reg2reg                         | 0.007|  0.000|
|HEPG                            | 0.007|  0.000|
|All Paths                       |-1.294|-11.437|
+--------------------------------+------+-------+

CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS 0.007ns TNS 0.000ns; HEPG WNS 0.007ns TNS 0.000ns; all paths WNS -1.294ns TNS -11.437ns; Real time 0:00:34.0
OptDebug: End of Setup Fixing:
+--------------------------------+------+-------+
|Path Group                      |   WNS|    TNS|
+--------------------------------+------+-------+
|INPUTS OUTPUTS ..reg2out default|-1.294|-11.437|
|reg2reg                         | 0.007|  0.000|
|HEPG                            | 0.007|  0.000|
|All Paths                       |-1.294|-11.437|
+--------------------------------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 3 constrained nets 
Layer 5 has 6 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=2067.5M) ***

*** SetupOpt [finish] : cpu/real = 0:00:04.5/0:00:04.5 (1.0), totSession cpu/real = 0:02:48.1/0:03:25.5 (0.8), mem = 2032.4M
End: GigaOpt Optimization in TNS mode
Begin: GigaOpt Optimization in WNS mode
Info: 10 top-level, potential tri-state nets excluded from IPO operation.
Info: 25 io nets excluded
Info: 6 nets with fixed/cover wires excluded.
Info: 9 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:48.2/0:03:25.6 (0.8), mem = 1951.4M
*info: 25 io nets excluded
Info: 10 top-level, potential tri-state nets excluded from IPO operation.
*info: 9 clock nets excluded
*info: 2 special nets excluded.
*info: 10 external nets with a tri-state driver excluded.
*info: 8 multi-driver nets excluded.
*info: 10 no-driver nets excluded.
*info: 6 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -1.294 TNS Slack -11.437 Density 0.57
OptDebug: Start of Optimizer WNS Pass 0:
+--------------------------------+------+-------+
|Path Group                      |   WNS|    TNS|
+--------------------------------+------+-------+
|INPUTS OUTPUTS ..reg2out default|-1.294|-11.437|
|reg2reg                         | 0.007|  0.000|
|HEPG                            | 0.007|  0.000|
|All Paths                       |-1.294|-11.437|
+--------------------------------+------+-------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2reg* WNS 0.007ns TNS 0.000ns; HEPG WNS 0.007ns TNS 0.000ns; all paths WNS -1.294ns TNS -11.437ns; Real time 0:00:39.0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+-----------------+---------+--------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View    |Pathgroup|           End Point            |
+--------+---------+--------+---------+----------+------------+--------+-----------------+---------+--------------------------------+
|   0.007|   -1.294|   0.000|  -11.437|     0.57%|   0:00:00.0| 1988.5M|func_max_scenario|  reg2reg| wptr_full/wfull_reg/D          |
|   0.010|   -1.294|   0.000|  -11.437|     0.58%|   0:00:00.0| 2037.7M|func_max_scenario|  reg2reg| wptr_full/wfull_reg/D          |
|   0.018|   -1.294|   0.000|  -11.527|     0.58%|   0:00:01.0| 2037.7M|func_max_scenario|  reg2reg| wptr_full/wfull_reg/D          |
|   0.018|   -1.294|   0.000|  -11.527|     0.58%|   0:00:00.0| 2037.7M|func_max_scenario|  reg2reg| wptr_full/wfull_reg/D          |
+--------+---------+--------+---------+----------+------------+--------+-----------------+---------+--------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.6 real=0:00:01.0 mem=2037.7M) ***
Active Path Group: INPUTS OUTPUTS in2out in2reg reg2out default 
+--------+---------+--------+---------+----------+------------+--------+-----------------+---------+--------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View    |Pathgroup|           End Point            |
+--------+---------+--------+---------+----------+------------+--------+-----------------+---------+--------------------------------+
|  -1.294|   -1.294| -11.527|  -11.527|     0.58%|   0:00:00.0| 2037.7M|func_max_scenario|  reg2out| rdata[3]                       |
|  -1.294|   -1.294| -11.524|  -11.524|     0.58%|   0:00:00.0| 2037.7M|func_max_scenario|  reg2out| rdata[3]                       |
+--------+---------+--------+---------+----------+------------+--------+-----------------+---------+--------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=2037.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.8 real=0:00:01.0 mem=2037.7M) ***
OptDebug: End of Optimizer WNS Pass 0:
+--------------------------------+------+-------+
|Path Group                      |   WNS|    TNS|
+--------------------------------+------+-------+
|INPUTS OUTPUTS ..reg2out default|-1.294|-11.524|
|reg2reg                         | 0.018|  0.000|
|HEPG                            | 0.018|  0.000|
|All Paths                       |-1.294|-11.524|
+--------------------------------+------+-------+

CCOptDebug: End of Optimizer WNS Pass 0: reg2reg* WNS 0.018ns TNS 0.000ns; HEPG WNS 0.018ns TNS 0.000ns; all paths WNS -1.294ns TNS -11.523ns; Real time 0:00:40.0
** GigaOpt Optimizer WNS Slack -1.294 TNS Slack -11.524 Density 0.58
*** Starting refinePlace (0:02:54 mem=2037.7M) ***
Total net bbox length = 3.812e+04 (1.518e+04 2.294e+04) (ext = 7.321e+03)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 175 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Density distribution unevenness ratio = 95.201%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2037.7MB
Summary Report:
Instances move: 0 (out of 428 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 3.812e+04 (1.518e+04 2.294e+04) (ext = 7.321e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2037.7MB
*** Finished refinePlace (0:02:54 mem=2037.7M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2037.7M) ***

*** Finish Physical Update (cpu=0:00:00.5 real=0:00:00.0 mem=2037.7M) ***
** GigaOpt Optimizer WNS Slack -1.294 TNS Slack -11.524 Density 0.58
OptDebug: Start of Optimizer WNS Pass 1:
+--------------------------------+------+-------+
|Path Group                      |   WNS|    TNS|
+--------------------------------+------+-------+
|INPUTS OUTPUTS ..reg2out default|-1.294|-11.524|
|reg2reg                         | 0.018|  0.000|
|HEPG                            | 0.018|  0.000|
|All Paths                       |-1.294|-11.524|
+--------------------------------+------+-------+

CCOptDebug: Start of Optimizer WNS Pass 1: reg2reg* WNS 0.018ns TNS 0.000ns; HEPG WNS 0.018ns TNS 0.000ns; all paths WNS -1.294ns TNS -11.523ns; Real time 0:00:40.0
Active Path Group: INPUTS OUTPUTS in2out in2reg reg2out default 
+--------+---------+--------+---------+----------+------------+--------+-----------------+---------+--------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View    |Pathgroup|           End Point            |
+--------+---------+--------+---------+----------+------------+--------+-----------------+---------+--------------------------------+
|  -1.294|   -1.294| -11.524|  -11.524|     0.58%|   0:00:00.0| 2037.7M|func_max_scenario|  reg2out| rdata[3]                       |
|  -1.294|   -1.294| -11.524|  -11.524|     0.58%|   0:00:00.0| 2037.7M|func_max_scenario|  reg2out| rdata[3]                       |
+--------+---------+--------+---------+----------+------------+--------+-----------------+---------+--------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=2037.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.2 real=0:00:00.0 mem=2037.7M) ***
OptDebug: End of Optimizer WNS Pass 1:
+--------------------------------+------+-------+
|Path Group                      |   WNS|    TNS|
+--------------------------------+------+-------+
|INPUTS OUTPUTS ..reg2out default|-1.294|-11.524|
|reg2reg                         | 0.018|  0.000|
|HEPG                            | 0.018|  0.000|
|All Paths                       |-1.294|-11.524|
+--------------------------------+------+-------+

CCOptDebug: End of Optimizer WNS Pass 1: reg2reg* WNS 0.018ns TNS 0.000ns; HEPG WNS 0.018ns TNS 0.000ns; all paths WNS -1.294ns TNS -11.523ns; Real time 0:00:40.0
OptDebug: End of Setup Fixing:
+--------------------------------+------+-------+
|Path Group                      |   WNS|    TNS|
+--------------------------------+------+-------+
|INPUTS OUTPUTS ..reg2out default|-1.294|-11.524|
|reg2reg                         | 0.018|  0.000|
|HEPG                            | 0.018|  0.000|
|All Paths                       |-1.294|-11.524|
+--------------------------------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 3 constrained nets 
Layer 5 has 6 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:01.7 real=0:00:01.0 mem=2037.7M) ***

*** SetupOpt [finish] : cpu/real = 0:00:06.1/0:00:06.1 (1.0), totSession cpu/real = 0:02:54.3/0:03:31.7 (0.8), mem = 2002.7M
End: GigaOpt Optimization in WNS mode
Begin: GigaOpt Optimization in TNS mode
Info: 10 top-level, potential tri-state nets excluded from IPO operation.
Info: 25 io nets excluded
Info: 6 nets with fixed/cover wires excluded.
Info: 9 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:54.3/0:03:31.7 (0.8), mem = 1959.7M
*info: 25 io nets excluded
Info: 10 top-level, potential tri-state nets excluded from IPO operation.
*info: 9 clock nets excluded
*info: 2 special nets excluded.
*info: 10 external nets with a tri-state driver excluded.
*info: 8 multi-driver nets excluded.
*info: 10 no-driver nets excluded.
*info: 6 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -1.294 TNS Slack -11.524 Density 0.58
OptDebug: Start of Optimizer TNS Pass:
+--------------------------------+------+-------+
|Path Group                      |   WNS|    TNS|
+--------------------------------+------+-------+
|INPUTS OUTPUTS ..reg2out default|-1.294|-11.524|
|reg2reg                         | 0.018|  0.000|
|HEPG                            | 0.018|  0.000|
|All Paths                       |-1.294|-11.524|
+--------------------------------+------+-------+

CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS 0.018ns TNS 0.000ns; HEPG WNS 0.018ns TNS 0.000ns; all paths WNS -1.294ns TNS -11.523ns; Real time 0:00:45.0

*** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=1996.8M) ***
OptDebug: End of Optimizer TNS Pass:
+--------------------------------+------+-------+
|Path Group                      |   WNS|    TNS|
+--------------------------------+------+-------+
|INPUTS OUTPUTS ..reg2out default|-1.294|-11.524|
|reg2reg                         | 0.018|  0.000|
|HEPG                            | 0.018|  0.000|
|All Paths                       |-1.294|-11.524|
+--------------------------------+------+-------+

CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS 0.018ns TNS 0.000ns; HEPG WNS 0.018ns TNS 0.000ns; all paths WNS -1.294ns TNS -11.523ns; Real time 0:00:45.0
OptDebug: End of Setup Fixing:
+--------------------------------+------+-------+
|Path Group                      |   WNS|    TNS|
+--------------------------------+------+-------+
|INPUTS OUTPUTS ..reg2out default|-1.294|-11.524|
|reg2reg                         | 0.018|  0.000|
|HEPG                            | 0.018|  0.000|
|All Paths                       |-1.294|-11.524|
+--------------------------------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 3 constrained nets 
Layer 5 has 6 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1996.8M) ***

*** SetupOpt [finish] : cpu/real = 0:00:04.3/0:00:04.3 (1.0), totSession cpu/real = 0:02:58.6/0:03:36.0 (0.8), mem = 1961.7M
End: GigaOpt Optimization in TNS mode
Info: 10 top-level, potential tri-state nets excluded from IPO operation.
Info: 25 io nets excluded
Info: 6 nets with fixed/cover wires excluded.
Info: 9 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:58.9/0:03:36.3 (0.8), mem = 1978.8M
Usable buffer cells for single buffer setup transform:
NBUFFX2_LVT NBUFFX2_RVT NBUFFX4_LVT NBUFFX4_RVT NBUFFX8_LVT NBUFFX8_RVT NBUFFX16_LVT NBUFFX32_LVT 
Number of usable buffer cells above: 8
Reclaim Optimization WNS Slack -1.294  TNS Slack -11.524 Density 0.58
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|     0.58%|        -|  -1.294| -11.524|   0:00:00.0| 1978.8M|
|     0.58%|        0|  -1.294| -11.524|   0:00:00.0| 1997.8M|
|     0.58%|        0|  -1.294| -11.524|   0:00:00.0| 1997.8M|
|     0.57%|        8|  -1.294| -11.436|   0:00:00.0| 2016.9M|
|     0.57%|       15|  -1.294| -11.491|   0:00:00.0| 2016.9M|
|     0.57%|        0|  -1.294| -11.491|   0:00:00.0| 2016.9M|
|     0.57%|        0|  -1.294| -11.491|   0:00:00.0| 2016.9M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.294  TNS Slack -11.491 Density 0.57
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 3 constrained nets 
Layer 5 has 6 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:01.0) (real = 0:00:01.0) **
*** Starting refinePlace (0:03:00 mem=2032.9M) ***
Total net bbox length = 3.803e+04 (1.505e+04 2.298e+04) (ext = 7.321e+03)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 167 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 5 insts, mean move: 1.58 um, max move: 3.34 um
	Max move on inst (wptr_full/FE_OCPC199_n_33): (439.23, 567.52) --> (439.23, 570.86)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2036.0MB
Summary Report:
Instances move: 5 (out of 420 movable)
Instances flipped: 0
Mean displacement: 1.58 um
Max displacement: 3.34 um (Instance: wptr_full/FE_OCPC199_n_33) (439.232, 567.52) -> (439.232, 570.864)
	Length: 15 sites, height: 1 rows, site name: unit, cell type: NBUFFX8_LVT
Total net bbox length = 3.802e+04 (1.505e+04 2.298e+04) (ext = 7.321e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2036.0MB
*** Finished refinePlace (0:03:00 mem=2036.0M) ***
*** maximum move = 3.34 um ***
*** Finished re-routing un-routed nets (2036.0M) ***

*** Finish Physical Update (cpu=0:00:00.4 real=0:00:00.0 mem=2036.0M) ***
*** AreaOpt [finish] : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 0:03:00.3/0:03:37.7 (0.8), mem = 2036.0M
End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:02, mem=1958.88M, totSessionCpu=0:03:00).
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] MRDL has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1953.29 MB )
[NR-eGR] Read 78474 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1953.29 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 5871
[NR-eGR] #PG Blockages       : 78474
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 6  Num Prerouted Wires = 481
[NR-eGR] Read numTotalNets=472  numIgnoredNets=6
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 441 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] Rule id: 2  Rule name: CTS_RULE  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 441 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.02% V. EstWL: 3.925856e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         8( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)        31( 0.01%)         3( 0.00%)   ( 0.01%) 
[NR-eGR]      M4  (4)         9( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)        18( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)        93( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M7  (7)        72( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M8  (8)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9  (9)         4( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              237( 0.01%)         3( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.01% V
[NR-eGR] Overflow after earlyGlobalRoute 0.01% H + 0.01% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 2.300000e-01um, number of vias: 1568
[NR-eGR]     M2  (2V) length: 5.687038e+03um, number of vias: 2165
[NR-eGR]     M3  (3H) length: 7.405186e+03um, number of vias: 949
[NR-eGR]     M4  (4V) length: 6.010469e+03um, number of vias: 373
[NR-eGR]     M5  (5H) length: 4.341196e+03um, number of vias: 350
[NR-eGR]     M6  (6V) length: 1.102324e+04um, number of vias: 302
[NR-eGR]     M7  (7H) length: 5.283057e+03um, number of vias: 70
[NR-eGR]     M8  (8V) length: 1.489378e+03um, number of vias: 39
[NR-eGR]     M9  (9H) length: 7.485950e+02um, number of vias: 4
[NR-eGR]   MRDL (10V) length: 3.745580e+02um, number of vias: 0
[NR-eGR] Total length: 4.236295e+04um, number of vias: 5820
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.74 sec, Real: 0.74 sec, Curr Mem: 1931.24 MB )
**WARN: (IMPEXT-6191):	Using a captable file is not recommended for process nodes less than or equal to 32 nm due to parasitic accuracy concerns. The Quantus QRC technology file should be specified for all RC corners using the command create_rc_corner or update_rc_corner, which will then be used for preRoute and postRoute(effort level medium or high or signoff) extraction engines.
Type 'man IMPEXT-6191' for more detail.
Extraction called for design 'fifo1_sram' of instances=456 and nets=653 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fifo1_sram.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 1931.242M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: fifo1_sram
# Design Mode: 28nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1931.24)
Total number of fetched objects 643
End delay calculation. (MEM=1990.45 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1990.45 CPU=0:00:00.5 REAL=0:00:00.0)
Begin: GigaOpt postEco DRV Optimization
Info: 10 top-level, potential tri-state nets excluded from IPO operation.
Info: 25 io nets excluded
Info: 6 nets with fixed/cover wires excluded.
Info: 9 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:02.3/0:03:39.7 (0.8), mem = 1990.5M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|    10|    66|    -0.05|     0|     0|     0|     0|    -1.30|   -11.50|       0|       0|       0|   0.57|          |         |
|     0|     0|     0.00|     8|    64|    -0.05|     0|     0|     0|     0|    -1.30|   -11.50|       2|       0|       1|   0.57| 0:00:00.0|  2015.1M|
|     0|     0|     0.00|     8|    64|    -0.05|     0|     0|     0|     0|    -1.30|   -11.50|       0|       0|       0|   0.57| 0:00:00.0|  2015.1M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 3 constrained nets 
Layer 5 has 6 constrained nets 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 8 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     8 net(s): Could not be fixed because it is multi driver net.


*** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2015.1M) ***

*** Starting refinePlace (0:03:04 mem=2031.1M) ***
Total net bbox length = 3.813e+04 (1.513e+04 2.301e+04) (ext = 7.321e+03)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 169 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 1 insts, mean move: 1.52 um, max move: 1.52 um
	Max move on inst (fifomem/FE_OFC48_wdata_2): (521.77, 475.56) --> (523.29, 475.56)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2031.1MB
Summary Report:
Instances move: 1 (out of 422 movable)
Instances flipped: 0
Mean displacement: 1.52 um
Max displacement: 1.52 um (Instance: fifomem/FE_OFC48_wdata_2) (521.768, 475.56) -> (523.288, 475.56)
	Length: 15 sites, height: 1 rows, site name: unit, cell type: NBUFFX8_LVT
Total net bbox length = 3.813e+04 (1.513e+04 2.301e+04) (ext = 7.321e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2031.1MB
*** Finished refinePlace (0:03:04 mem=2031.1M) ***
*** maximum move = 1.52 um ***
*** Finished re-routing un-routed nets (2031.1M) ***

*** Finish Physical Update (cpu=0:00:00.5 real=0:00:01.0 mem=2031.1M) ***
*** DrvOpt [finish] : cpu/real = 0:00:02.1/0:00:02.1 (1.0), totSession cpu/real = 0:03:04.4/0:03:41.8 (0.8), mem = 1996.0M
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: -0.129 -> -0.130 (bump = 0.001)
GigaOpt: WNS bump threshold: -16.1
Begin: GigaOpt postEco optimization
Info: 10 top-level, potential tri-state nets excluded from IPO operation.
Info: 25 io nets excluded
Info: 6 nets with fixed/cover wires excluded.
Info: 9 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:04.4/0:03:41.8 (0.8), mem = 1996.0M
*info: 25 io nets excluded
Info: 10 top-level, potential tri-state nets excluded from IPO operation.
*info: 9 clock nets excluded
*info: 2 special nets excluded.
*info: 10 external nets with a tri-state driver excluded.
*info: 8 multi-driver nets excluded.
*info: 10 no-driver nets excluded.
*info: 6 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -1.298 TNS Slack -11.500 Density 0.57
OptDebug: Start of Optimizer WNS Pass 0:
+--------------------------------+------+-------+
|Path Group                      |   WNS|    TNS|
+--------------------------------+------+-------+
|INPUTS OUTPUTS ..reg2out default|-1.298|-11.500|
|reg2reg                         | 0.012|  0.000|
|HEPG                            | 0.012|  0.000|
|All Paths                       |-1.298|-11.500|
+--------------------------------+------+-------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2reg* WNS 0.012ns TNS 0.000ns; HEPG WNS 0.012ns TNS 0.000ns; all paths WNS -1.298ns TNS -11.500ns; Real time 0:00:54.0
Active Path Group: INPUTS OUTPUTS in2out in2reg reg2out default 
+--------+---------+--------+---------+----------+------------+--------+-----------------+---------+--------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View    |Pathgroup|           End Point            |
+--------+---------+--------+---------+----------+------------+--------+-----------------+---------+--------------------------------+
|  -1.298|   -1.298| -11.500|  -11.500|     0.57%|   0:00:00.0| 2031.1M|func_max_scenario|  reg2out| rdata[3]                       |
|  -1.298|   -1.298| -11.500|  -11.500|     0.57%|   0:00:00.0| 2031.1M|func_max_scenario|  reg2out| rdata[3]                       |
+--------+---------+--------+---------+----------+------------+--------+-----------------+---------+--------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=2031.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=2031.1M) ***
OptDebug: End of Optimizer WNS Pass 0:
+--------------------------------+------+-------+
|Path Group                      |   WNS|    TNS|
+--------------------------------+------+-------+
|INPUTS OUTPUTS ..reg2out default|-1.298|-11.500|
|reg2reg                         | 0.012|  0.000|
|HEPG                            | 0.012|  0.000|
|All Paths                       |-1.298|-11.500|
+--------------------------------+------+-------+

CCOptDebug: End of Optimizer WNS Pass 0: reg2reg* WNS 0.012ns TNS 0.000ns; HEPG WNS 0.012ns TNS 0.000ns; all paths WNS -1.298ns TNS -11.500ns; Real time 0:00:55.0
OptDebug: End of Setup Fixing:
+--------------------------------+------+-------+
|Path Group                      |   WNS|    TNS|
+--------------------------------+------+-------+
|INPUTS OUTPUTS ..reg2out default|-1.298|-11.500|
|reg2reg                         | 0.012|  0.000|
|HEPG                            | 0.012|  0.000|
|All Paths                       |-1.298|-11.500|
+--------------------------------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 3 constrained nets 
Layer 5 has 6 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:00.2 real=0:00:01.0 mem=2031.1M) ***

*** SetupOpt [finish] : cpu/real = 0:00:03.9/0:00:03.9 (1.0), totSession cpu/real = 0:03:08.4/0:03:45.8 (0.8), mem = 1996.0M
End: GigaOpt postEco optimization
GigaOpt: WNS changes after postEco optimization: -0.129 -> -0.130 (bump = 0.001)
GigaOpt: Skipping nonLegal postEco optimization
Design TNS changes after trial route: -11.488 -> -11.500
Begin: GigaOpt TNS recovery
Info: 10 top-level, potential tri-state nets excluded from IPO operation.
Info: 25 io nets excluded
Info: 6 nets with fixed/cover wires excluded.
Info: 9 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:08.4/0:03:45.8 (0.8), mem = 1996.0M
*info: 25 io nets excluded
Info: 10 top-level, potential tri-state nets excluded from IPO operation.
*info: 9 clock nets excluded
*info: 2 special nets excluded.
*info: 10 external nets with a tri-state driver excluded.
*info: 8 multi-driver nets excluded.
*info: 10 no-driver nets excluded.
*info: 6 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -1.298 TNS Slack -11.500 Density 0.57
OptDebug: Start of Optimizer TNS Pass:
+--------------------------------+------+-------+
|Path Group                      |   WNS|    TNS|
+--------------------------------+------+-------+
|INPUTS OUTPUTS ..reg2out default|-1.298|-11.500|
|reg2reg                         | 0.012|  0.000|
|HEPG                            | 0.012|  0.000|
|All Paths                       |-1.298|-11.500|
+--------------------------------+------+-------+

CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS 0.012ns TNS 0.000ns; HEPG WNS 0.012ns TNS 0.000ns; all paths WNS -1.298ns TNS -11.500ns; Real time 0:00:58.0
Active Path Group: INPUTS OUTPUTS in2out in2reg reg2out default 
+--------+---------+--------+---------+----------+------------+--------+-----------------+---------+--------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View    |Pathgroup|           End Point            |
+--------+---------+--------+---------+----------+------------+--------+-----------------+---------+--------------------------------+
|  -1.298|   -1.298| -11.500|  -11.500|     0.57%|   0:00:00.0| 2031.1M|func_max_scenario|  reg2out| rdata[3]                       |
|  -1.298|   -1.298| -11.395|  -11.395|     0.57%|   0:00:00.0| 2069.3M|               NA|       NA| NA                             |
|  -1.298|   -1.298| -11.395|  -11.395|     0.57%|   0:00:00.0| 2069.3M|func_max_scenario|  reg2out| rdata[3]                       |
+--------+---------+--------+---------+----------+------------+--------+-----------------+---------+--------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:00.0 mem=2069.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.4 real=0:00:00.0 mem=2069.3M) ***
OptDebug: End of Optimizer TNS Pass:
+--------------------------------+------+-------+
|Path Group                      |   WNS|    TNS|
+--------------------------------+------+-------+
|INPUTS OUTPUTS ..reg2out default|-1.298|-11.395|
|reg2reg                         | 0.013|  0.000|
|HEPG                            | 0.013|  0.000|
|All Paths                       |-1.298|-11.395|
+--------------------------------+------+-------+

CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS 0.013ns TNS 0.000ns; HEPG WNS 0.013ns TNS 0.000ns; all paths WNS -1.298ns TNS -11.395ns; Real time 0:00:59.0
** GigaOpt Optimizer WNS Slack -1.298 TNS Slack -11.395 Density 0.57
*** Starting refinePlace (0:03:13 mem=2069.3M) ***
Total net bbox length = 3.814e+04 (1.513e+04 2.301e+04) (ext = 7.321e+03)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 170 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2069.3MB
Summary Report:
Instances move: 0 (out of 423 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 3.814e+04 (1.513e+04 2.301e+04) (ext = 7.321e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2069.3MB
*** Finished refinePlace (0:03:13 mem=2069.3M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2069.3M) ***

*** Finish Physical Update (cpu=0:00:00.5 real=0:00:00.0 mem=2069.3M) ***
** GigaOpt Optimizer WNS Slack -1.298 TNS Slack -11.395 Density 0.57
OptDebug: End of Setup Fixing:
+--------------------------------+------+-------+
|Path Group                      |   WNS|    TNS|
+--------------------------------+------+-------+
|INPUTS OUTPUTS ..reg2out default|-1.298|-11.395|
|reg2reg                         | 0.013|  0.000|
|HEPG                            | 0.013|  0.000|
|All Paths                       |-1.298|-11.395|
+--------------------------------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 3 constrained nets 
Layer 5 has 6 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:01.0 real=0:00:01.0 mem=2069.3M) ***

*** SetupOpt [finish] : cpu/real = 0:00:04.9/0:00:04.9 (1.0), totSession cpu/real = 0:03:13.3/0:03:50.7 (0.8), mem = 2034.2M
End: GigaOpt TNS recovery
*** Steiner Routed Nets: 6.737%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 10 top-level, potential tri-state nets excluded from IPO operation.
Info: 25 io nets excluded
Info: 6 nets with fixed/cover wires excluded.
Info: 9 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:13.3/0:03:50.7 (0.8), mem = 2034.2M
*info: 25 io nets excluded
Info: 10 top-level, potential tri-state nets excluded from IPO operation.
*info: 9 clock nets excluded
*info: 2 special nets excluded.
*info: 10 external nets with a tri-state driver excluded.
*info: 8 multi-driver nets excluded.
*info: 10 no-driver nets excluded.
*info: 6 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -1.298 TNS Slack -11.395 Density 0.57
OptDebug: Start of Optimizer TNS Pass:
+--------------------------------+------+-------+
|Path Group                      |   WNS|    TNS|
+--------------------------------+------+-------+
|INPUTS OUTPUTS ..reg2out default|-1.298|-11.395|
|reg2reg                         | 0.013|  0.000|
|HEPG                            | 0.013|  0.000|
|All Paths                       |-1.298|-11.395|
+--------------------------------+------+-------+

CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS 0.013ns TNS 0.000ns; HEPG WNS 0.013ns TNS 0.000ns; all paths WNS -1.298ns TNS -11.395ns; Real time 0:01:03
Active Path Group: INPUTS OUTPUTS in2out in2reg reg2out default 
+--------+---------+--------+---------+----------+------------+--------+-----------------+---------+--------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View    |Pathgroup|           End Point            |
+--------+---------+--------+---------+----------+------------+--------+-----------------+---------+--------------------------------+
|  -1.298|   -1.298| -11.395|  -11.395|     0.57%|   0:00:00.0| 2069.3M|func_max_scenario|  reg2out| rdata[3]                       |
|  -1.298|   -1.298| -11.395|  -11.395|     0.57%|   0:00:00.0| 2069.3M|func_max_scenario|  reg2out| rdata[3]                       |
+--------+---------+--------+---------+----------+------------+--------+-----------------+---------+--------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=2069.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=2069.3M) ***
OptDebug: End of Optimizer TNS Pass:
+--------------------------------+------+-------+
|Path Group                      |   WNS|    TNS|
+--------------------------------+------+-------+
|INPUTS OUTPUTS ..reg2out default|-1.298|-11.395|
|reg2reg                         | 0.013|  0.000|
|HEPG                            | 0.013|  0.000|
|All Paths                       |-1.298|-11.395|
+--------------------------------+------+-------+

CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS 0.013ns TNS 0.000ns; HEPG WNS 0.013ns TNS 0.000ns; all paths WNS -1.298ns TNS -11.395ns; Real time 0:01:03
OptDebug: End of Setup Fixing:
+--------------------------------+------+-------+
|Path Group                      |   WNS|    TNS|
+--------------------------------+------+-------+
|INPUTS OUTPUTS ..reg2out default|-1.298|-11.395|
|reg2reg                         | 0.013|  0.000|
|HEPG                            | 0.013|  0.000|
|All Paths                       |-1.298|-11.395|
+--------------------------------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 3 constrained nets 
Layer 5 has 6 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=2069.3M) ***

*** SetupOpt [finish] : cpu/real = 0:00:03.8/0:00:03.8 (1.0), totSession cpu/real = 0:03:17.1/0:03:54.5 (0.8), mem = 2034.2M
End: GigaOpt Optimization in post-eco TNS mode

Active setup views:
 func_max_scenario
  Dominating endpoints: 0
  Dominating TNS: -0.000

**WARN: (IMPEXT-6191):	Using a captable file is not recommended for process nodes less than or equal to 32 nm due to parasitic accuracy concerns. The Quantus QRC technology file should be specified for all RC corners using the command create_rc_corner or update_rc_corner, which will then be used for preRoute and postRoute(effort level medium or high or signoff) extraction engines.
Type 'man IMPEXT-6191' for more detail.
Extraction called for design 'fifo1_sram' of instances=459 and nets=656 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fifo1_sram.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 1929.688M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] MRDL has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1929.69 MB )
[NR-eGR] Read 78474 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1929.69 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 5871
[NR-eGR] #PG Blockages       : 78474
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 6  Num Prerouted Wires = 481
[NR-eGR] Read numTotalNets=475  numIgnoredNets=6
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 444 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] Rule id: 2  Rule name: CTS_RULE  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 444 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.02% V. EstWL: 3.927361e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         8( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)        23( 0.01%)         3( 0.00%)   ( 0.01%) 
[NR-eGR]      M4  (4)         9( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)        24( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)        97( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M7  (7)        75( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M8  (8)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9  (9)         4( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              242( 0.01%)         3( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.01% V
[NR-eGR] Overflow after earlyGlobalRoute 0.01% H + 0.01% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.65 sec, Real: 0.65 sec, Curr Mem: 1962.16 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: fifo1_sram
# Design Mode: 28nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1960.16)
Total number of fetched objects 646
End delay calculation. (MEM=2009.83 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2009.83 CPU=0:00:00.4 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:03:19 mem=2009.8M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:41, real = 0:00:41, mem = 1639.1M, totSessionCpu=0:03:19 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 func_max_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | INPUTS  | OUTPUTS |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -1.298  |  0.013  | -0.045  | -1.298  |   N/A   |  0.000  |   N/A   |   N/A   |
|           TNS (ns):| -11.395 |  0.000  | -0.045  | -11.351 |   N/A   |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|   11    |    0    |    1    |   10    |   N/A   |    0    |   N/A   |   N/A   |
|          All Paths:|   376   |   262   |   152   |   10    |   N/A   |    0    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      8 (64)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.572%
Routing Overflow: 0.01% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:41, real = 0:00:43, mem = 1639.2M, totSessionCpu=0:03:19 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6191          5  Using a captable file is not recommended...
WARNING   IMPEXT-6140      18965  The RC table is not interpolated for wir...
WARNING   IMPSP-5140           4  Global net connect rules have not been c...
WARNING   IMPSP-315            4  Found %d instances insts with no PG Term...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPCCOPT-1026        3  Did not meet the insertion delay target ...
WARNING   IMPCCOPT-1033        3  Did not meet the max_capacitance constra...
WARNING   IMPCCOPT-1304        6  Net %s unexpectedly has no routing prese...
WARNING   IMPCCOPT-1059        6  Slackened off %s from %s to %s.          
WARNING   IMPCCOPT-1361       18  Routing configuration for %s nets in clo...
WARNING   IMPCCOPT-2171       22  Unable to get/extract RC parasitics for ...
WARNING   IMPCCOPT-2169       22  Cannot extract parasitics for %s net '%s...
WARNING   IMPCCOPT-2220        3  CCOpt/PRO cannot construct a Route/RC gr...
WARNING   IMPCCOPT-2245        3  Cannot perform post-route optimization o...
WARNING   IMPCCOPT-4313        6  %s cannot determine the drive strength o...
WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
WARNING   IMPCCOPT-2276        3  CCOpt/PRO found clock net '%s' is not ro...
WARNING   IMPCCOPT-1007        1  Did not meet the max transition constrai...
WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
*** Message Summary: 19078 warning(s), 0 error(s)

#% End ccopt_design (date=04/11 20:19:16, total cpu=0:01:06, real=0:01:07, peak res=1720.2M, current mem=1536.6M)
<CMD> setAnalysisMode -analysisType onChipVariation
Deleting AAE DB due to SOCV option changes -------------------------------
<CMD> setAnalysisMode -cppr both
<CMD> optDesign -postCTS -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1479.1M, totSessionCpu=0:03:19 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
Need call spDPlaceInit before registerPrioInstLoc.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1522.5M, totSessionCpu=0:03:21 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1857.3M)
GigaOpt Hold Optimizer is used
AAE DB initialization (MEM=1881.99 CPU=0:00:00.3 REAL=0:00:01.0) 
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:03:23 mem=1920.1M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.1M
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: fifo1_sram
# Design Mode: 28nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
*** Calculating scaling factor for libs_min libraries using the default operating condition of each library.
Total number of fetched objects 646
End delay calculation. (MEM=0 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.4 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:00:00.7 mem=0.0M)

Active hold views:
 func_min_scenario
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:00:00.7 mem=0.0M ***
Done building hold timer [1291 node(s), 1727 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:00:00.8 mem=0.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:00.8/0:00:00.8 (1.0), mem = 0.0M

_______________________________________________________________________
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: fifo1_sram
# Design Mode: 28nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1918.15)
Total number of fetched objects 646
End delay calculation. (MEM=1993.57 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1947.41 CPU=0:00:00.4 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:03:23 mem=1947.4M)
Done building cte setup timing graph (fixHold) cpu=0:00:00.6 real=0:00:02.0 totSessionCpu=0:03:23 mem=1947.4M ***
Restoring Auto Hold Views:  func_min_scenario
Restoring Active Hold Views:  func_min_scenario 
Restoring Hold Target Slack: 0

*Info: minBufDelay = 48.1 ps, libStdDelay = 16.1 ps, minBufSize = 2033152 (8.0)
*Info: worst delay setup view: func_max_scenario

------------------------------------------------------------
     Hold Opt Initial Summary                             
------------------------------------------------------------

Setup views included:
 func_max_scenario
Hold  views included:
 func_min_scenario

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | INPUTS  | OUTPUTS |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -1.296  |  0.009  | -0.050  | -1.296  |   N/A   |  0.000  |   N/A   |   N/A   |
|           TNS (ns):| -11.396 |  0.000  | -0.061  | -11.335 |   N/A   |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|   15    |    0    |    5    |   10    |   N/A   |    0    |   N/A   |   N/A   |
|          All Paths:|   376   |   262   |   152   |   10    |   N/A   |    0    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | default | INPUTS  | OUTPUTS |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.080  | -0.011  | -0.080  |  0.437  |   N/A   |  0.000  |   N/A   |   N/A   |
|           TNS (ns):| -3.227  | -0.038  | -3.189  |  0.000  |   N/A   |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|   76    |    8    |   68    |    0    |   N/A   |    0    |   N/A   |   N/A   |
|          All Paths:|   360   |   246   |   152   |   10    |   N/A   |    0    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      8 (64)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.572%
Routing Overflow: 0.01% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:06, mem = 1504.1M, totSessionCpu=0:03:24 **
*** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:24.4/0:04:04.9 (0.8), mem = 1901.4M
*info: Run optDesign holdfix with 1 thread.
Info: 10 top-level, potential tri-state nets excluded from IPO operation.
Info: 25 io nets excluded
Info: 6 nets with fixed/cover wires excluded.
Info: 9 clock nets excluded from IPO operation.
Info: Done creating the CCOpt slew target map.

*** Starting Core Fixing (fixHold) cpu=0:00:02.2 real=0:00:03.0 totSessionCpu=0:03:25 mem=2075.2M density=0.572% ***

Phase I ......
Executing transform: ECO Safe Resize
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|   0|  -0.080|    -3.23|      76|          0|       0(     0)|     0.57%|   0:00:00.0|  2075.2M|
|   1|  -0.080|    -3.23|      76|          0|       0(     0)|     0.57%|   0:00:00.0|  2075.2M|
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|   0|  -0.080|    -3.23|      76|          0|       0(     0)|     0.57%|   0:00:00.0|  2075.2M|
|   1|  -0.035|    -1.04|      53|          5|       1(     0)|     0.58%|   0:00:01.0|  2083.2M|
|   2|  -0.013|    -0.17|      52|          2|       0(     0)|     0.58%|   0:00:00.0|  2083.2M|
|   3|  -0.004|    -0.01|       3|          0|       1(     0)|     0.58%|   0:00:00.0|  2083.2M|
|   4|  -0.002|    -0.00|       1|          1|       0(     0)|     0.59%|   0:00:00.0|  2083.2M|
|   5|   0.002|     0.00|       0|          1|       0(     0)|     0.59%|   0:00:00.0|  2083.2M|
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+

*info:    Total 9 cells added for Phase I
*info:    Total 2 instances resized for Phase I

*** Finished Core Fixing (fixHold) cpu=0:00:03.0 real=0:00:04.0 totSessionCpu=0:03:26 mem=2083.2M density=0.587% ***

*info:
*info: Added a total of 9 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:            3 cells of type 'NBUFFX2_LVT' used
*info:            1 cell  of type 'NBUFFX32_HVT' used
*info:            1 cell  of type 'NBUFFX32_RVT' used
*info:            4 cells of type 'NBUFFX8_LVT' used
*info:
*info: Total 2 instances resized
*info:       in which 0 FF resizing
*info:

*** Starting refinePlace (0:03:26 mem=2099.2M) ***
Total net bbox length = 3.928e+04 (1.558e+04 2.370e+04) (ext = 7.127e+03)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 179 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2099.2MB
Summary Report:
Instances move: 0 (out of 432 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 3.928e+04 (1.558e+04 2.370e+04) (ext = 7.127e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2099.2MB
*** Finished refinePlace (0:03:26 mem=2099.2M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2099.2M) ***

*** Finish Physical Update (cpu=0:00:00.5 real=0:00:00.0 mem=2099.2M) ***
*** Finish Post CTS Hold Fixing (cpu=0:00:03.5 real=0:00:04.0 totSessionCpu=0:03:26 mem=2099.2M density=0.587%) ***
*** HoldOpt [finish] : cpu/real = 0:00:01.7/0:00:01.7 (1.0), totSession cpu/real = 0:03:26.1/0:04:06.6 (0.8), mem = 2064.1M
**INFO: total 10 insts, 0 nets marked don't touch
**INFO: total 10 insts, 0 nets marked don't touch DB property
**INFO: total 10 insts, 0 nets unmarked don't touch

*** Steiner Routed Nets: 9.504%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt_HOLD: Recover setup timing after hold fixing
GigaOpt: WNS changes after routing: -0.130 -> -0.130 (bump = 0.0)
GigaOpt: WNS bump threshold: 0.00805
GigaOpt: Skipping postEco optimization
GigaOpt: WNS changes after postEco optimization: -0.130 -> -0.130 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
*** Steiner Routed Nets: 9.504%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt: WNS changes after postEco optimization: -0.130 -> -0.130 (bump = 0.0, threshold = 0.00805)
GigaOpt: Skipping post-eco TNS optimization

Active setup views:
 func_max_scenario
  Dominating endpoints: 0
  Dominating TNS: -0.000

[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] MRDL has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1979.10 MB )
[NR-eGR] Read 78474 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1979.10 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 5871
[NR-eGR] #PG Blockages       : 78474
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 6  Num Prerouted Wires = 481
[NR-eGR] Read numTotalNets=484  numIgnoredNets=6
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 453 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] Rule id: 2  Rule name: CTS_RULE  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 453 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.02% V. EstWL: 4.034536e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         8( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)        31( 0.01%)   ( 0.01%) 
[NR-eGR]      M4  (4)         9( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)        18( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)        95( 0.02%)   ( 0.02%) 
[NR-eGR]      M7  (7)        73( 0.01%)   ( 0.01%) 
[NR-eGR]      M8  (8)         1( 0.00%)   ( 0.00%) 
[NR-eGR]      M9  (9)         4( 0.00%)   ( 0.00%) 
[NR-eGR]    MRDL (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total              239( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.01% V
[NR-eGR] Overflow after earlyGlobalRoute 0.01% H + 0.01% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.62 sec, Real: 0.63 sec, Curr Mem: 2007.63 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 1529.2M, totSessionCpu=0:03:27 **
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.9M
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: fifo1_sram
# Design Mode: 28nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=4.46875)
*** Calculating scaling factor for libs_min libraries using the default operating condition of each library.
Total number of fetched objects 655
End delay calculation. (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.3 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:00:00.5 mem=0.0M)
*** QThread HoldRpt [finish] : cpu/real = 0:00:00.6/0:00:00.7 (1.0), mem = 0.0M

_______________________________________________________________________
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: fifo1_sram
# Design Mode: 28nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1943.48)
Total number of fetched objects 655
End delay calculation. (MEM=2010.9 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2010.9 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:03:28 mem=2010.9M)

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 func_max_scenario 
Hold  views included:
 func_min_scenario

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | INPUTS  | OUTPUTS |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -1.296  |  0.009  | -0.028  | -1.296  |   N/A   |  0.000  |   N/A   |   N/A   |
|           TNS (ns):| -11.363 |  0.000  | -0.028  | -11.335 |   N/A   |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|   11    |    0    |    1    |   10    |   N/A   |    0    |   N/A   |   N/A   |
|          All Paths:|   376   |   262   |   152   |   10    |   N/A   |    0    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | default | INPUTS  | OUTPUTS |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.002  |  0.002  |  0.002  |  0.437  |   N/A   |  0.000  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |   N/A   |   N/A   |
|          All Paths:|   360   |   246   |   152   |   10    |   N/A   |    0    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      8 (64)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.586%
Routing Overflow: 0.01% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:09, real = 0:00:12, mem = 1648.0M, totSessionCpu=0:03:28 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> report_ccopt_skew_groups -summary -file ../reports/fifo1_sram.innovus.postcts.ccopt_skew_groups.rpt
Clock tree timing engine global stage delay update for max_corner:setup.early...
Clock tree timing engine global stage delay update for max_corner:setup.early done. (took cpu=0:00:00.3 real=0:00:00.3)
Clock tree timing engine global stage delay update for max_corner:setup.late...
Clock tree timing engine global stage delay update for max_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for min_corner:hold.early...
Clock tree timing engine global stage delay update for min_corner:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for min_corner:hold.late...
Clock tree timing engine global stage delay update for min_corner:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)
<CMD> report_ccopt_clock_trees -summary -file ../reports/fifo1_sram.innovus.postcts.ccopt_clock_trees.rpt
Clock tree timing engine global stage delay update for max_corner:setup.early...
Clock tree timing engine global stage delay update for max_corner:setup.early done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for max_corner:setup.late...
Clock tree timing engine global stage delay update for max_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for min_corner:hold.early...
Clock tree timing engine global stage delay update for min_corner:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for min_corner:hold.late...
Clock tree timing engine global stage delay update for min_corner:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)
<CMD> timeDesign -postCTS -prefix postcts -outDir ../reports/fifo1_sram.innovus -expandedViews
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1890.5M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func_max_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | INPUTS  | OUTPUTS |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -1.296  |  0.009  | -0.028  | -1.296  |   N/A   |  0.000  |   N/A   |   N/A   |
|           TNS (ns):| -11.363 |  0.000  | -0.028  | -11.335 |   N/A   |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|   11    |    0    |    1    |   10    |   N/A   |    0    |   N/A   |   N/A   |
|          All Paths:|   376   |   262   |   152   |   10    |   N/A   |    0    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|func_max_scenario   | -1.296  |  0.009  | -0.028  | -1.296  |   N/A   |  0.000  |   N/A   |   N/A   |
|                    | -11.363 |  0.000  | -0.028  | -11.335 |   N/A   |  0.000  |   N/A   |   N/A   |
|                    |   11    |    0    |    1    |   10    |   N/A   |    0    |   N/A   |   N/A   |
|                    |   376   |   262   |   152   |   10    |   N/A   |    0    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      8 (64)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.586%
Routing Overflow: 0.01% H and 0.01% V
------------------------------------------------------------
Reported timing to dir ../reports/fifo1_sram.innovus
Total CPU time: 0.66 sec
Total Real time: 2.0 sec
Total Memory Usage: 1890.546875 Mbytes
<CMD> timeDesign -postCTS -hold -prefix postcts -outDir ../reports/fifo1_sram.innovus -expandedViews
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1853.8M)
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: fifo1_sram
# Design Mode: 28nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1865.38)
*** Calculating scaling factor for libs_min libraries using the default operating condition of each library.
Total number of fetched objects 655
End delay calculation. (MEM=1932.8 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1932.8 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:03:30 mem=1932.8M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 func_min_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | default | INPUTS  | OUTPUTS |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.002  |  0.002  |  0.002  |  0.437  |   N/A   |  0.000  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |   N/A   |   N/A   |
|          All Paths:|   360   |   246   |   152   |   10    |   N/A   |    0    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|func_min_scenario   |  0.002  |  0.002  |  0.002  |  0.437  |   N/A   |  0.000  |   N/A   |   N/A   |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |   N/A   |   N/A   |
|                    |    0    |    0    |    0    |    0    |   N/A   |    0    |   N/A   |   N/A   |
|                    |   360   |   246   |   152   |   10    |   N/A   |    0    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

Density: 0.586%
Routing Overflow: 0.01% H and 0.01% V
------------------------------------------------------------
Reported timing to dir ../reports/fifo1_sram.innovus
Total CPU time: 0.94 sec
Total Real time: 1.0 sec
Total Memory Usage: 1854.125 Mbytes
<CMD> redirect -tee ../reports/fifo1_sram.innovus.postcts.density.rpt { reportDensityMap }
<CMD> summaryReport -noHtml -outfile ../reports/fifo1_sram.innovus.postcts.summary.rpt
Start to collect the design information.
Build netlist information for Cell fifo1_sram.
Finished collecting the design information.
Generating macro cells used in the design report.
Generating standard cells used in the design report.
Generating IO cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generate no-driven nets information report.
Generate multi-driven nets information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file ../reports/fifo1_sram.innovus.postcts.summary.rpt.
<CMD> saveDesign fifo1_sram_postcts.innovus
#% Begin save design ... (date=04/11 20:19:34, mem=1501.2M)
% Begin Save ccopt configuration ... (date=04/11 20:19:34, mem=1501.2M)
% End Save ccopt configuration ... (date=04/11 20:19:34, total cpu=0:00:00.1, real=0:00:00.0, peak res=1502.3M, current mem=1502.3M)
% Begin Save netlist data ... (date=04/11 20:19:34, mem=1502.3M)
Writing Binary DB to fifo1_sram_postcts.innovus.dat/fifo1_sram.v.bin in single-threaded mode...
% End Save netlist data ... (date=04/11 20:19:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=1502.3M, current mem=1502.3M)
Saving congestion map file fifo1_sram_postcts.innovus.dat/fifo1_sram.route.congmap.gz ...
% Begin Save AAE data ... (date=04/11 20:19:35, mem=1502.5M)
Saving AAE Data ...
% End Save AAE data ... (date=04/11 20:19:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=1502.5M, current mem=1502.5M)
% Begin Save clock tree data ... (date=04/11 20:19:35, mem=1502.5M)
% End Save clock tree data ... (date=04/11 20:19:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=1502.5M, current mem=1502.5M)
Saving preference file fifo1_sram_postcts.innovus.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=04/11 20:19:35, mem=1502.6M)
Saving floorplan file ...
% End Save floorplan data ... (date=04/11 20:19:36, total cpu=0:00:00.1, real=0:00:01.0, peak res=1502.6M, current mem=1502.6M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=04/11 20:19:36, mem=1502.8M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
% End Save placement data ... (date=04/11 20:19:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=1502.8M, current mem=1502.8M)
% Begin Save routing data ... (date=04/11 20:19:36, mem=1502.8M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1854.1M) ***
% End Save routing data ... (date=04/11 20:19:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=1502.8M, current mem=1502.8M)
Saving property file fifo1_sram_postcts.innovus.dat/fifo1_sram.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1857.1M) ***
#Saving pin access data to file fifo1_sram_postcts.innovus.dat/fifo1_sram.apa ...
#
Saving rc congestion map fifo1_sram_postcts.innovus.dat/fifo1_sram.congmap.gz ...
% Begin Save power constraints data ... (date=04/11 20:19:37, mem=1502.9M)
% End Save power constraints data ... (date=04/11 20:19:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=1502.9M, current mem=1502.9M)
cmin cmax
Generated self-contained design fifo1_sram_postcts.innovus.dat
#% End save design ... (date=04/11 20:19:39, total cpu=0:00:02.3, real=0:00:05.0, peak res=1503.3M, current mem=1503.3M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setOptMode -usefulSkew false
<CMD> setOptMode -usefulSkewCCOpt none
<CMD> setOptMode -usefulSkewPostRoute false
<CMD> setOptMode -usefulSkewPreCTS false
<CMD> setNanoRouteMode -droutePostRouteSpreadWire false
<CMD> routeDesign
#% Begin routeDesign (date=04/11 20:19:39, mem=1503.3M)
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1503.33 (MB), peak = 1720.16 (MB)
#cmax has no qx tech file defined
#No active RC corner or QRC tech file is missing.
#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1849.2M, init mem=1854.8M)
*info: Placed = 443            (Fixed = 11)
*info: Unplaced = 0           
Placement Density:0.59%(1696/289374)
Placement Density (including fixed std cells):0.59%(1696/289374)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1849.2M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (6) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1849.2M) ***
#Start route 9 clock and analog nets...
% Begin globalDetailRoute (date=04/11 20:19:39, mem=1503.4M)

globalDetailRoute

#setNanoRouteMode -drouteEndIteration 5
#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Tue Apr 11 20:19:39 2023
#
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_b_rclk is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_b_rclk is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_b_rinc is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_b_rinc is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_b_rrst_n is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_b_rrst_n is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_b_wclk is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_b_wclk is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_b_wclk2x is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_b_wclk2x is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_b_winc is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_b_winc is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_b_wrst_n is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_b_wrst_n is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_l_rdata_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_l_rdata_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_l_rdata_1_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_l_rdata_1_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_l_rdata_2_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_l_rdata_2_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rdata[7] of net rdata[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rdata[6] of net rdata[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rdata[5] of net rdata[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rdata[4] of net rdata[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rdata[3] of net rdata[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rdata[2] of net rdata[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rdata[1] of net rdata[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rdata[0] of net rdata[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/wfull of net wfull because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rempty of net rempty because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/wdata_in[7] of net wdata_in[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/wdata_in[6] of net wdata_in[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/wdata_in[5] of net wdata_in[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/wdata_in[4] of net wdata_in[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/wdata_in[3] of net wdata_in[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/wdata_in[2] of net wdata_in[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/wdata_in[1] of net wdata_in[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/wdata_in[0] of net wdata_in[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/winc of net winc because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/wclk of net wclk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#num needed restored net=656
#need_extraction net=656 (total=665)
#WARNING (NRDB-733) PIN rclk in CELL_VIEW fifo1_sram does not have physical port.
#WARNING (NRDB-733) PIN rdata[0] in CELL_VIEW fifo1_sram does not have physical port.
#WARNING (NRDB-733) PIN rdata[1] in CELL_VIEW fifo1_sram does not have physical port.
#WARNING (NRDB-733) PIN rdata[2] in CELL_VIEW fifo1_sram does not have physical port.
#WARNING (NRDB-733) PIN rdata[3] in CELL_VIEW fifo1_sram does not have physical port.
#WARNING (NRDB-733) PIN rdata[4] in CELL_VIEW fifo1_sram does not have physical port.
#WARNING (NRDB-733) PIN rdata[5] in CELL_VIEW fifo1_sram does not have physical port.
#WARNING (NRDB-733) PIN rdata[6] in CELL_VIEW fifo1_sram does not have physical port.
#WARNING (NRDB-733) PIN rdata[7] in CELL_VIEW fifo1_sram does not have physical port.
#WARNING (NRDB-733) PIN rempty in CELL_VIEW fifo1_sram does not have physical port.
#WARNING (NRDB-733) PIN rinc in CELL_VIEW fifo1_sram does not have physical port.
#WARNING (NRDB-733) PIN rrst_n in CELL_VIEW fifo1_sram does not have physical port.
#WARNING (NRDB-733) PIN wclk in CELL_VIEW fifo1_sram does not have physical port.
#WARNING (NRDB-733) PIN wclk2x in CELL_VIEW fifo1_sram does not have physical port.
#WARNING (NRDB-733) PIN wdata_in[0] in CELL_VIEW fifo1_sram does not have physical port.
#WARNING (NRDB-733) PIN wdata_in[1] in CELL_VIEW fifo1_sram does not have physical port.
#WARNING (NRDB-733) PIN wdata_in[2] in CELL_VIEW fifo1_sram does not have physical port.
#WARNING (NRDB-733) PIN wdata_in[3] in CELL_VIEW fifo1_sram does not have physical port.
#WARNING (NRDB-733) PIN wdata_in[4] in CELL_VIEW fifo1_sram does not have physical port.
#WARNING (NRDB-733) PIN wdata_in[5] in CELL_VIEW fifo1_sram does not have physical port.
#WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 19.16-s053_1 NR200827-1939/19_16-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Tue Apr 11 20:19:40 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.950.
#Voltage range [0.000 - 0.950] has 662 nets.
#Voltage range [0.750 - 0.950] has 1 net.
#Voltage range [0.000 - 0.000] has 2 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.15200    Line-2-Via Pitch = 0.10500
# M2           V   Track-Pitch = 0.15200    Line-2-Via Pitch = 0.11400
# M3           H   Track-Pitch = 0.30400    Line-2-Via Pitch = 0.11400
# M4           V   Track-Pitch = 0.30400    Line-2-Via Pitch = 0.11400
# M5           H   Track-Pitch = 0.60800    Line-2-Via Pitch = 0.11400
# M6           V   Track-Pitch = 0.60800    Line-2-Via Pitch = 0.11400
# M7           H   Track-Pitch = 1.21600    Line-2-Via Pitch = 0.11400
# M8           V   Track-Pitch = 1.21600    Line-2-Via Pitch = 0.11400
# M9           H   Track-Pitch = 2.43200    Line-2-Via Pitch = 0.21600
# MRDL         V   Track-Pitch = 4.86400    Line-2-Via Pitch = 4.50000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.30400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1510.42 (MB), peak = 1720.16 (MB)
#Merging special wires: starts on Tue Apr 11 20:19:40 2023 with memory = 1511.73 (MB), peak = 1720.16 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
#Start instance access analysis using 1 thread...
#0 instance pins are hard to access
#Instance access analysis statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.76 (MB)
#Total memory = 1513.52 (MB)
#Peak memory = 1720.16 (MB)
#
#Finished routing data preparation on Tue Apr 11 20:19:40 2023
#
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 25.56 (MB)
#Total memory = 1513.52 (MB)
#Peak memory = 1720.16 (MB)
#
#
#Start global routing on Tue Apr 11 20:19:40 2023
#
#
#Start global routing initialization on Tue Apr 11 20:19:40 2023
#
#Number of eco nets is 1
#
#Start global routing data preparation on Tue Apr 11 20:19:40 2023
#
#Start routing resource analysis on Tue Apr 11 20:19:40 2023
#
#Routing resource analysis is done on Tue Apr 11 20:19:40 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        5798        2097       69169    25.03%
#  M2             V        5792        2103       69169    26.20%
#  M3             H        2907        1040       69169    24.58%
#  M4             V        3757         190       69169     5.03%
#  M5             H        1880          93       69169     4.85%
#  M6             V        1973           0       69169     0.01%
#  M7             H         960          26       69169     1.36%
#  M8             V         958          28       69169     2.20%
#  M9             H         493           0       69169     0.08%
#  MRDL           V         232          12       69169    11.57%
#  --------------------------------------------------------------
#  Total                  24753       9.91%      691690    10.09%
#
#  3 nets (0.45%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Tue Apr 11 20:19:40 2023
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1524.45 (MB), peak = 1720.16 (MB)
#
#
#Global routing initialization is done on Tue Apr 11 20:19:40 2023
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1524.45 (MB), peak = 1720.16 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1528.18 (MB), peak = 1720.16 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1528.18 (MB), peak = 1720.16 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 206 (skipped).
#Total number of nets with skipped attribute = 453 (skipped).
#Total number of routable nets = 6.
#Total number of nets in the design = 665.
#
#1 routable net has only global wires.
#5 routable nets have only detail routed wires.
#453 skipped nets have only detail routed wires.
#1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
#5 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  1               0  
#     CTS_RULE                  0               0  
#------------------------------------------------
#        Total                  1               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#----------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Avoid Detour   Unconstrained  
#----------------------------------------------------------------------------
#      Default                  3            0              0             453  
#     CTS_RULE                  0            3              3               0  
#----------------------------------------------------------------------------
#        Total                  3            3              3             453  
#----------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  M1            0(0.00%)   (0.00%)
#  M2            0(0.00%)   (0.00%)
#  M3            0(0.00%)   (0.00%)
#  M4            0(0.00%)   (0.00%)
#  M5            0(0.00%)   (0.00%)
#  M6            0(0.00%)   (0.00%)
#  M7            0(0.00%)   (0.00%)
#  M8            0(0.00%)   (0.00%)
#  M9            0(0.00%)   (0.00%)
#  MRDL          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 9
#Total wire length = 2611 um.
#Total half perimeter of net bounding box = 1933 um.
#Total wire length on LAYER M1 = 1 um.
#Total wire length on LAYER M2 = 17 um.
#Total wire length on LAYER M3 = 298 um.
#Total wire length on LAYER M4 = 788 um.
#Total wire length on LAYER M5 = 329 um.
#Total wire length on LAYER M6 = 1007 um.
#Total wire length on LAYER M7 = 171 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER MRDL = 0 um.
#Total number of vias = 364
#Up-Via Summary (total 364):
#           
#-----------------------
# M1                102
# M2                102
# M3                 93
# M4                 28
# M5                 23
# M6                 16
#-----------------------
#                   364 
#
#Total number of involved priority nets 1
#Maximum src to sink distance for priority net 346.4
#Average of max src_to_sink distance for priority net 346.4
#Average of ave src_to_sink distance for priority net 122.6
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 15.39 (MB)
#Total memory = 1528.90 (MB)
#Peak memory = 1720.16 (MB)
#
#Finished global routing on Tue Apr 11 20:19:41 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1503.84 (MB), peak = 1720.16 (MB)
#Start Track Assignment.
#Done with 0 horizontal wires in 3 hboxes and 0 vertical wires in 3 hboxes.
#Done with 0 horizontal wires in 3 hboxes and 0 vertical wires in 3 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 9
#Total wire length = 2611 um.
#Total half perimeter of net bounding box = 1933 um.
#Total wire length on LAYER M1 = 1 um.
#Total wire length on LAYER M2 = 17 um.
#Total wire length on LAYER M3 = 298 um.
#Total wire length on LAYER M4 = 788 um.
#Total wire length on LAYER M5 = 329 um.
#Total wire length on LAYER M6 = 1007 um.
#Total wire length on LAYER M7 = 171 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER MRDL = 0 um.
#Total number of vias = 364
#Up-Via Summary (total 364):
#           
#-----------------------
# M1                102
# M2                102
# M3                 93
# M4                 28
# M5                 23
# M6                 16
#-----------------------
#                   364 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1504.93 (MB), peak = 1720.16 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 17.15 (MB)
#Total memory = 1505.10 (MB)
#Peak memory = 1720.16 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 4.0% of the total area was rechecked for DRC, and 0.1% required routing.
#   number of violations = 0
#44 out of 468 instances (9.4%) need to be verified(marked ipoed), dirty area = 1.7%.
#3.3% of the total area is being checked for drcs
#3.3% of the total area was checked
#   number of violations = 0
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1683.02 (MB), peak = 1720.16 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 9
#Total wire length = 2607 um.
#Total half perimeter of net bounding box = 1933 um.
#Total wire length on LAYER M1 = 1 um.
#Total wire length on LAYER M2 = 23 um.
#Total wire length on LAYER M3 = 312 um.
#Total wire length on LAYER M4 = 776 um.
#Total wire length on LAYER M5 = 325 um.
#Total wire length on LAYER M6 = 999 um.
#Total wire length on LAYER M7 = 171 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER MRDL = 0 um.
#Total number of vias = 356
#Up-Via Summary (total 356):
#           
#-----------------------
# M1                102
# M2                100
# M3                 89
# M4                 26
# M5                 23
# M6                 16
#-----------------------
#                   356 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 11.04 (MB)
#Total memory = 1516.13 (MB)
#Peak memory = 1720.16 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 11.04 (MB)
#Total memory = 1516.13 (MB)
#Peak memory = 1720.16 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = -1.23 (MB)
#Total memory = 1502.17 (MB)
#Peak memory = 1720.16 (MB)
#Number of warnings = 64
#Total number of warnings = 156
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Apr 11 20:19:43 2023
#
% End globalDetailRoute (date=04/11 20:19:43, total cpu=0:00:03.8, real=0:00:04.0, peak res=1503.4M, current mem=1501.6M)
#**INFO: auto set of droutePostRouteSwapVia to multiCut
% Begin globalDetailRoute (date=04/11 20:19:43, mem=1501.6M)

globalDetailRoute

#setNanoRouteMode -drouteEndIteration 10
#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -droutePostRouteSwapVia "multiCut"
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Tue Apr 11 20:19:43 2023
#
#Generating timing data, please wait...
#655 total nets, 6 already routed, 6 will ignore in trialRoute
**WARN: (IMPEXT-6191):	Using a captable file is not recommended for process nodes less than or equal to 32 nm due to parasitic accuracy concerns. The Quantus QRC technology file should be specified for all RC corners using the command create_rc_corner or update_rc_corner, which will then be used for preRoute and postRoute(effort level medium or high or signoff) extraction engines.
#Dump tif for version 2.1
Total number of fetched objects 655
End delay calculation. (MEM=1936.18 CPU=0:00:00.1 REAL=0:00:01.0)
#Generating timing data took: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1553.79 (MB), peak = 1720.16 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_b_rclk is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_b_rclk is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_b_rinc is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_b_rinc is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_b_rrst_n is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_b_rrst_n is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_b_wclk is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_b_wclk is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_b_wclk2x is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_b_wclk2x is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_b_winc is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_b_winc is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_b_wrst_n is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_b_wrst_n is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_l_rdata_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_l_rdata_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_l_rdata_1_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_l_rdata_1_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_l_rdata_2_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_l_rdata_2_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rdata[7] of net rdata[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rdata[6] of net rdata[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rdata[5] of net rdata[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rdata[4] of net rdata[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rdata[3] of net rdata[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rdata[2] of net rdata[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rdata[1] of net rdata[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rdata[0] of net rdata[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/wfull of net wfull because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rempty of net rempty because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/wdata_in[7] of net wdata_in[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/wdata_in[6] of net wdata_in[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/wdata_in[5] of net wdata_in[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/wdata_in[4] of net wdata_in[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/wdata_in[3] of net wdata_in[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/wdata_in[2] of net wdata_in[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/wdata_in[1] of net wdata_in[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/wdata_in[0] of net wdata_in[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/winc of net winc because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/wclk of net wclk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#num needed restored net=0
#need_extraction net=0 (total=665)
#WARNING (NRDB-733) PIN rclk in CELL_VIEW fifo1_sram does not have physical port.
#WARNING (NRDB-733) PIN rdata[0] in CELL_VIEW fifo1_sram does not have physical port.
#WARNING (NRDB-733) PIN rdata[1] in CELL_VIEW fifo1_sram does not have physical port.
#WARNING (NRDB-733) PIN rdata[2] in CELL_VIEW fifo1_sram does not have physical port.
#WARNING (NRDB-733) PIN rdata[3] in CELL_VIEW fifo1_sram does not have physical port.
#WARNING (NRDB-733) PIN rdata[4] in CELL_VIEW fifo1_sram does not have physical port.
#WARNING (NRDB-733) PIN rdata[5] in CELL_VIEW fifo1_sram does not have physical port.
#WARNING (NRDB-733) PIN rdata[6] in CELL_VIEW fifo1_sram does not have physical port.
#WARNING (NRDB-733) PIN rdata[7] in CELL_VIEW fifo1_sram does not have physical port.
#WARNING (NRDB-733) PIN rempty in CELL_VIEW fifo1_sram does not have physical port.
#WARNING (NRDB-733) PIN rinc in CELL_VIEW fifo1_sram does not have physical port.
#WARNING (NRDB-733) PIN rrst_n in CELL_VIEW fifo1_sram does not have physical port.
#WARNING (NRDB-733) PIN wclk in CELL_VIEW fifo1_sram does not have physical port.
#WARNING (NRDB-733) PIN wclk2x in CELL_VIEW fifo1_sram does not have physical port.
#WARNING (NRDB-733) PIN wdata_in[0] in CELL_VIEW fifo1_sram does not have physical port.
#WARNING (NRDB-733) PIN wdata_in[1] in CELL_VIEW fifo1_sram does not have physical port.
#WARNING (NRDB-733) PIN wdata_in[2] in CELL_VIEW fifo1_sram does not have physical port.
#WARNING (NRDB-733) PIN wdata_in[3] in CELL_VIEW fifo1_sram does not have physical port.
#WARNING (NRDB-733) PIN wdata_in[4] in CELL_VIEW fifo1_sram does not have physical port.
#WARNING (NRDB-733) PIN wdata_in[5] in CELL_VIEW fifo1_sram does not have physical port.
#WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#Start reading timing information from file .timing_file_55565.tif.gz ...
#Read in timing information for 25 ports, 468 instances from timing file .timing_file_55565.tif.gz.
#NanoRoute Version 19.16-s053_1 NR200827-1939/19_16-UB
#Start routing data preparation on Tue Apr 11 20:19:45 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.950.
#Voltage range [0.000 - 0.950] has 662 nets.
#Voltage range [0.750 - 0.950] has 1 net.
#Voltage range [0.000 - 0.000] has 2 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.15200    Line-2-Via Pitch = 0.10500
# M2           V   Track-Pitch = 0.15200    Line-2-Via Pitch = 0.11400
# M3           H   Track-Pitch = 0.30400    Line-2-Via Pitch = 0.11400
# M4           V   Track-Pitch = 0.30400    Line-2-Via Pitch = 0.11400
# M5           H   Track-Pitch = 0.60800    Line-2-Via Pitch = 0.11400
# M6           V   Track-Pitch = 0.60800    Line-2-Via Pitch = 0.11400
# M7           H   Track-Pitch = 1.21600    Line-2-Via Pitch = 0.11400
# M8           V   Track-Pitch = 1.21600    Line-2-Via Pitch = 0.11400
# M9           H   Track-Pitch = 2.43200    Line-2-Via Pitch = 0.21600
# MRDL         V   Track-Pitch = 4.86400    Line-2-Via Pitch = 4.50000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.30400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1533.26 (MB), peak = 1720.16 (MB)
#Merging special wires: starts on Tue Apr 11 20:19:45 2023 with memory = 1534.65 (MB), peak = 1720.16 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
#Start instance access analysis using 1 thread...
#0 instance pins are hard to access
#Instance access analysis statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.87 (MB)
#Total memory = 1536.55 (MB)
#Peak memory = 1720.16 (MB)
#
#Finished routing data preparation on Tue Apr 11 20:19:45 2023
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 22.62 (MB)
#Total memory = 1536.55 (MB)
#Peak memory = 1720.16 (MB)
#
#
#Start global routing on Tue Apr 11 20:19:45 2023
#
#
#Start global routing initialization on Tue Apr 11 20:19:45 2023
#
#Number of eco nets is 0
#
#Start global routing data preparation on Tue Apr 11 20:19:45 2023
#
#Start routing resource analysis on Tue Apr 11 20:19:45 2023
#
#Routing resource analysis is done on Tue Apr 11 20:19:45 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        5798        2097       69169    25.03%
#  M2             V        5792        2103       69169    26.20%
#  M3             H        2907        1040       69169    24.58%
#  M4             V        3757         190       69169     5.03%
#  M5             H        1880          93       69169     4.85%
#  M6             V        1973           0       69169     0.01%
#  M7             H         960          26       69169     1.36%
#  M8             V         958          28       69169     2.20%
#  M9             H         493           0       69169     0.08%
#  MRDL           V         232          12       69169    11.57%
#  --------------------------------------------------------------
#  Total                  24753       9.91%      691690    10.09%
#
#  3 nets (0.45%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Tue Apr 11 20:19:45 2023
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1547.42 (MB), peak = 1720.16 (MB)
#
#
#Global routing initialization is done on Tue Apr 11 20:19:45 2023
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1547.42 (MB), peak = 1720.16 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1553.08 (MB), peak = 1720.16 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1553.08 (MB), peak = 1720.16 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 206 (skipped).
#Total number of routable nets = 459.
#Total number of nets in the design = 665.
#
#453 routable nets have only global wires.
#6 routable nets have only detail routed wires.
#6 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default             453  
#     CTS_RULE               0  
#-----------------------------
#        Total             453  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Unconstrained  
#-------------------------------------------------------------
#      Default                  3            0             453  
#     CTS_RULE                  0            3               0  
#-------------------------------------------------------------
#        Total                  3            3             453  
#-------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#  M1            0(0.00%)      0(0.00%)   (0.00%)
#  M2            1(0.00%)      1(0.00%)   (0.00%)
#  M3            0(0.00%)      0(0.00%)   (0.00%)
#  M4            0(0.00%)      0(0.00%)   (0.00%)
#  M5            0(0.00%)      0(0.00%)   (0.00%)
#  M6            0(0.00%)      0(0.00%)   (0.00%)
#  M7            0(0.00%)      0(0.00%)   (0.00%)
#  M8            0(0.00%)      0(0.00%)   (0.00%)
#  M9            0(0.00%)      0(0.00%)   (0.00%)
#  MRDL          0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total      1(0.00%)      1(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |    layer   |  max hotspot  | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] |    M1(H)   |          5.84 |          8.72 |
[hotspot] |    M2(V)   |          8.66 |         17.84 |
[hotspot] |    M3(H)   |          0.00 |          0.00 |
[hotspot] |    M4(V)   |          0.00 |          0.00 |
[hotspot] |    M5(H)   |          0.00 |          0.00 |
[hotspot] |    M6(V)   |          0.00 |          0.00 |
[hotspot] |    M7(H)   |         80.00 |        129.57 |
[hotspot] |    M8(V)   |         40.13 |        125.90 |
[hotspot] |    M9(H)   |          0.26 |          0.79 |
[hotspot] |   MRDL(V)   |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
[hotspot] |   worst    | (M7)    80.00 | (M7)   129.57 |
[hotspot] +------------+---------------+---------------+
[hotspot] | all layers |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 9
#Total wire length = 44231 um.
#Total half perimeter of net bounding box = 40155 um.
#Total wire length on LAYER M1 = 9019 um.
#Total wire length on LAYER M2 = 19769 um.
#Total wire length on LAYER M3 = 8133 um.
#Total wire length on LAYER M4 = 2191 um.
#Total wire length on LAYER M5 = 734 um.
#Total wire length on LAYER M6 = 3887 um.
#Total wire length on LAYER M7 = 499 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER MRDL = 0 um.
#Total number of vias = 2812
#Up-Via Summary (total 2812):
#           
#-----------------------
# M1               1542
# M2                794
# M3                227
# M4                115
# M5                108
# M6                 26
#-----------------------
#                  2812 
#
#Max overcon = 2 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 20.29 (MB)
#Total memory = 1556.84 (MB)
#Peak memory = 1720.16 (MB)
#
#Finished global routing on Tue Apr 11 20:19:46 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1522.38 (MB), peak = 1720.16 (MB)
#Start Track Assignment.
#Done with 678 horizontal wires in 3 hboxes and 902 vertical wires in 3 hboxes.
#Done with 73 horizontal wires in 3 hboxes and 121 vertical wires in 3 hboxes.
#Done with 3 horizontal wires in 3 hboxes and 3 vertical wires in 3 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# M1          8958.88 	  5.81%  	  0.00% 	  5.81%
# M2         19564.98 	  1.08%  	  0.00% 	  1.08%
# M3          7702.25 	  0.31%  	  0.00% 	  0.29%
# M4          1384.34 	 12.24%  	  0.00% 	 12.24%
# M5           385.20 	  0.00%  	  0.00% 	  0.00%
# M6          2882.35 	  0.00%  	  0.00% 	  0.00%
# M7           327.43 	  0.00%  	  0.00% 	  0.00%
# M8             0.00 	  0.00%  	  0.00% 	  0.00%
# M9             0.00 	  0.00%  	  0.00% 	  0.00%
# MRDL           0.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All       41205.43  	  2.25% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 9
#Total wire length = 44414 um.
#Total half perimeter of net bounding box = 40155 um.
#Total wire length on LAYER M1 = 9218 um.
#Total wire length on LAYER M2 = 19680 um.
#Total wire length on LAYER M3 = 8208 um.
#Total wire length on LAYER M4 = 2179 um.
#Total wire length on LAYER M5 = 731 um.
#Total wire length on LAYER M6 = 3892 um.
#Total wire length on LAYER M7 = 504 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER MRDL = 0 um.
#Total number of vias = 2812
#Up-Via Summary (total 2812):
#           
#-----------------------
# M1               1542
# M2                794
# M3                227
# M4                115
# M5                108
# M6                 26
#-----------------------
#                  2812 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1530.08 (MB), peak = 1720.16 (MB)
#
#number of short segments in preferred routing layers
#	
#	
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 16.33 (MB)
#Total memory = 1530.25 (MB)
#Peak memory = 1720.16 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	M1            0        0
#	M2            1        1
#	Totals        1        1
#cpu time = 00:00:12, elapsed time = 00:00:12, memory = 1714.70 (MB), peak = 1723.76 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1715.46 (MB), peak = 1723.76 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 9
#Total wire length = 43786 um.
#Total half perimeter of net bounding box = 40155 um.
#Total wire length on LAYER M1 = 9038 um.
#Total wire length on LAYER M2 = 19755 um.
#Total wire length on LAYER M3 = 7770 um.
#Total wire length on LAYER M4 = 1910 um.
#Total wire length on LAYER M5 = 868 um.
#Total wire length on LAYER M6 = 3955 um.
#Total wire length on LAYER M7 = 491 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER MRDL = 0 um.
#Total number of vias = 2899
#Up-Via Summary (total 2899):
#           
#-----------------------
# M1               1581
# M2                905
# M3                202
# M4                 93
# M5                 92
# M6                 26
#-----------------------
#                  2899 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:13
#Elapsed time = 00:00:13
#Increased memory = -2.71 (MB)
#Total memory = 1527.54 (MB)
#Peak memory = 1723.76 (MB)
#
#Start Post Route via swapping...
#9.74% of area are rerouted by ECO routing.
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1527.55 (MB), peak = 1723.76 (MB)
#CELL_VIEW fifo1_sram,init has no DRC violation.
#Total number of DRC violations = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 9
#Total wire length = 43786 um.
#Total half perimeter of net bounding box = 40155 um.
#Total wire length on LAYER M1 = 9038 um.
#Total wire length on LAYER M2 = 19755 um.
#Total wire length on LAYER M3 = 7770 um.
#Total wire length on LAYER M4 = 1910 um.
#Total wire length on LAYER M5 = 868 um.
#Total wire length on LAYER M6 = 3955 um.
#Total wire length on LAYER M7 = 491 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER MRDL = 0 um.
#Total number of vias = 2899
#Total number of multi-cut vias = 11 (  0.4%)
#Total number of single cut vias = 2888 ( 99.6%)
#Up-Via Summary (total 2899):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1580 ( 99.9%)         1 (  0.1%)       1581
# M2               903 ( 99.8%)         2 (  0.2%)        905
# M3               200 ( 99.0%)         2 (  1.0%)        202
# M4                91 ( 97.8%)         2 (  2.2%)         93
# M5                88 ( 95.7%)         4 (  4.3%)         92
# M6                26 (100.0%)         0 (  0.0%)         26
#-----------------------------------------------------------
#                 2888 ( 99.6%)        11 (  0.4%)       2899 
#
#detailRoute Statistics:
#Cpu time = 00:00:14
#Elapsed time = 00:00:14
#Increased memory = -2.67 (MB)
#Total memory = 1527.58 (MB)
#Peak memory = 1723.76 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:17
#Elapsed time = 00:00:17
#Increased memory = 2.79 (MB)
#Total memory = 1504.41 (MB)
#Peak memory = 1723.76 (MB)
#Number of warnings = 64
#Total number of warnings = 221
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Apr 11 20:20:00 2023
#
% End globalDetailRoute (date=04/11 20:20:00, total cpu=0:00:17.4, real=0:00:17.0, peak res=1723.8M, current mem=1503.9M)
#Default setup view is reset to func_max_scenario.
#Default setup view is reset to func_max_scenario.
#routeDesign: cpu time = 00:00:21, elapsed time = 00:00:22, memory = 1489.59 (MB), peak = 1723.76 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6191          1  Using a captable file is not recommended...
*** Message Summary: 1 warning(s), 0 error(s)

#% End routeDesign (date=04/11 20:20:00, total cpu=0:00:21.6, real=0:00:21.0, peak res=1723.8M, current mem=1489.6M)
<CMD> optDesign -postRoute -setup -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1489.6M, totSessionCpu=0:03:55 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
Switching SI Aware to true by default in postroute mode   
GigaOpt running with 1 threads.
**WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
Type 'man IMPOPT-7077' for more detail.
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 1533.7M, totSessionCpu=0:03:56 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=1869.1M, init mem=1869.1M)
*info: Placed = 443            (Fixed = 11)
*info: Unplaced = 0           
Placement Density:0.59%(1696/289374)
Placement Density (including fixed std cells):0.59%(1696/289374)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1863.5M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
Opt: RC extraction mode changed to 'detail'
Multi-VT timing optimization disabled based on library information.
** INFO : this run is activating 'postRoute' automaton
**WARN: (IMPEXT-6191):	Using a captable file is not recommended for process nodes less than or equal to 32 nm due to parasitic accuracy concerns. The Quantus QRC technology file should be specified for all RC corners using the command create_rc_corner or update_rc_corner, which will then be used for preRoute and postRoute(effort level medium or high or signoff) extraction engines.
Type 'man IMPEXT-6191' for more detail.
Extraction called for design 'fifo1_sram' of instances=468 and nets=665 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fifo1_sram.
RC Extraction called in multi-corner(2) mode.
Process corner(s) are loaded.
 Corner: cmax
 Corner: cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_55565_auto.ece.pdx.edu_vpamidi_McTu6n/fifo1_sram_55565_ew4Cxr.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1861.1M)
Extracted 10.0301% (CPU Time= 0:00:00.7  MEM= 2314.7M)
Extracted 20.0371% (CPU Time= 0:00:00.7  MEM= 2314.7M)
Extracted 30.044% (CPU Time= 0:00:00.8  MEM= 2314.7M)
Extracted 40.0278% (CPU Time= 0:00:00.8  MEM= 2314.7M)
Extracted 50.0347% (CPU Time= 0:00:00.8  MEM= 2314.7M)
Extracted 60.0417% (CPU Time= 0:00:00.8  MEM= 2314.7M)
Extracted 70.0255% (CPU Time= 0:00:00.8  MEM= 2314.7M)
Extracted 80.0324% (CPU Time= 0:00:00.9  MEM= 2314.7M)
Extracted 90.0394% (CPU Time= 0:00:00.9  MEM= 2314.7M)
Extracted 100% (CPU Time= 0:00:01.4  MEM= 2314.7M)
Number of Extracted Resistors     : 7450
Number of Extracted Ground Cap.   : 7714
Number of Extracted Coupling Cap. : 20770
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: cmax
 Corner: cmin
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2274.7M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.2  Real Time: 0:00:03.0  MEM: 2274.707M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting delay calculation for Setup views
AAE DB initialization (MEM=2272.71 CPU=0:00:00.2 REAL=0:00:01.0) 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fifo1_sram
# Design Mode: 28nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2272.71)
Total number of fetched objects 655
AAE_INFO-618: Total number of nets in the design is 665,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2330.46 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2284.3 CPU=0:00:01.0 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2284.3M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2284.3M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1913.42)
Glitch Analysis: View func_max_scenario -- Total Number of Nets Skipped = 12. 
Glitch Analysis: View func_max_scenario -- Total Number of Nets Analyzed = 655. 
Total number of fetched objects 655
AAE_INFO-618: Total number of nets in the design is 665,  11.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1919.57 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1919.57 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:02.1 real=0:00:03.0 totSessionCpu=0:04:02 mem=1919.6M)

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 func_max_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | INPUTS  | OUTPUTS |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -1.365  |  0.001  | -0.029  | -1.365  |   N/A   |  0.000  |   N/A   |   N/A   |
|           TNS (ns):| -11.744 |  0.000  | -0.029  | -11.715 |   N/A   |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|   11    |    0    |    1    |   10    |   N/A   |    0    |   N/A   |   N/A   |
|          All Paths:|   376   |   262   |   152   |   10    |   N/A   |    0    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      8 (64)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.586%
Total number of glitch violations: 2
------------------------------------------------------------
**optDesign ... cpu = 0:00:07, real = 0:00:08, mem = 1589.9M, totSessionCpu=0:04:02 **
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
Glitch fixing enabled
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:         9 (unrouted=3, trialRouted=0, noStatus=0, routed=6, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:   656 (unrouted=203, trialRouted=0, noStatus=0, routed=453, fixed=0, [crossesIlmBoundary=0, tooFewTerms=181, (crossesIlmBoundary AND tooFewTerms=0)])
**WARN: (IMPCCOPT-2199):	Aborting ccopt_pro: Not enough clocktree routes routed (6 routed out of 9 total).
ERROR: 'ccopt_pro failed, refer to earlier error messages.' while running ccopt_pro
**INFO: Start fixing DRV (Mem = 1906.38M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 10 top-level, potential tri-state nets excluded from IPO operation.
Info: 25 io nets excluded
Info: 9 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:04:02.2/0:04:50.4 (0.8), mem = 1906.4M
DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     9|    65|    -0.04|     0|     0|     0|     0|     2|     3|    -1.36|   -11.74|       0|       0|       0|   0.59|          |         |
|     0|     0|     0.00|     8|    64|    -0.04|     0|     0|     0|     0|     0|     0|    -1.36|   -11.74|       2|       0|       1|   0.59| 0:00:00.0|  2144.9M|
|     0|     0|     0.00|     8|    64|    -0.04|     0|     0|     0|     0|     0|     0|    -1.36|   -11.74|       0|       0|       0|   0.59| 0:00:00.0|  2144.9M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 3 constrained nets 
Layer 5 has 6 constrained nets 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 8 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     8 net(s): Could not be fixed because it is multi driver net.


*** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=2144.9M) ***

*** DrvOpt [finish] : cpu/real = 0:00:04.0/0:00:04.0 (1.0), totSession cpu/real = 0:04:06.2/0:04:54.4 (0.8), mem = 2125.8M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:04:06 mem=2125.8M) ***
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 181 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2125.8MB
Summary Report:
Instances move: 0 (out of 434 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2125.8MB
*** Finished refinePlace (0:04:06 mem=2125.8M) ***
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:11, real = 0:00:12, mem = 1696.3M, totSessionCpu=0:04:06 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:04, Mem = 2027.79M).

------------------------------------------------------------
     SI Timing Summary (cpu=0.07min real=0.07min mem=2027.8M)                             
------------------------------------------------------------

Setup views included:
 func_max_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | INPUTS  | OUTPUTS |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -1.365  |  0.001  | -0.029  | -1.365  |   N/A   |  0.000  |   N/A   |   N/A   |
|           TNS (ns):| -11.744 |  0.000  | -0.029  | -11.715 |   N/A   |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|   11    |    0    |    1    |   10    |   N/A   |    0    |   N/A   |   N/A   |
|          All Paths:|   376   |   262   |   152   |   10    |   N/A   |    0    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      8 (64)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.588%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:12, real = 0:00:13, mem = 1696.3M, totSessionCpu=0:04:07 **
*** Timing NOT met, worst failing slack is -1.365
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 10 top-level, potential tri-state nets excluded from IPO operation.
Info: 25 io nets excluded
Info: 9 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:04:06.7/0:04:54.9 (0.8), mem = 2018.3M
*info: 25 io nets excluded
Info: 10 top-level, potential tri-state nets excluded from IPO operation.
*info: 9 clock nets excluded
*info: 2 special nets excluded.
*info: 10 external nets with a tri-state driver excluded.
*info: 8 multi-driver nets excluded.
*info: 10 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.365 TNS Slack -11.744 Density 0.59
OptDebug: Start of Optimizer WNS Pass 0:
+--------------------------------+------+-------+
|Path Group                      |   WNS|    TNS|
+--------------------------------+------+-------+
|INPUTS OUTPUTS ..reg2out default|-1.365|-11.744|
|reg2reg                         | 0.001|  0.000|
|HEPG                            | 0.001|  0.000|
|All Paths                       |-1.365|-11.744|
+--------------------------------+------+-------+

Active Path Group: INPUTS OUTPUTS in2out in2reg reg2out default 
+--------+---------+--------+---------+----------+------------+--------+-----------------+---------+--------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View    |Pathgroup|           End Point            |
+--------+---------+--------+---------+----------+------------+--------+-----------------+---------+--------------------------------+
|  -1.365|   -1.365| -11.744|  -11.744|     0.59%|   0:00:00.0| 2096.4M|func_max_scenario|  reg2out| rdata[4]                       |
|  -1.365|   -1.365| -11.753|  -11.753|     0.59%|   0:00:01.0| 2147.6M|func_max_scenario|  reg2out| rdata[4]                       |
+--------+---------+--------+---------+----------+------------+--------+-----------------+---------+--------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.1 real=0:00:01.0 mem=2147.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:01.1 real=0:00:01.0 mem=2147.6M) ***
OptDebug: End of Optimizer WNS Pass 0:
+--------------------------------+------+-------+
|Path Group                      |   WNS|    TNS|
+--------------------------------+------+-------+
|INPUTS OUTPUTS ..reg2out default|-1.365|-11.753|
|reg2reg                         | 0.001|  0.000|
|HEPG                            | 0.001|  0.000|
|All Paths                       |-1.365|-11.753|
+--------------------------------+------+-------+

** GigaOpt Optimizer WNS Slack -1.365 TNS Slack -11.753 Density 0.59
Update Timing Windows (Threshold 0.016) ...
Re Calculate Delays on 2 Nets
OptDebug: End of Setup Fixing:
+--------------------------------+------+-------+
|Path Group                      |   WNS|    TNS|
+--------------------------------+------+-------+
|INPUTS OUTPUTS ..reg2out default|-1.365|-11.751|
|reg2reg                         | 0.001|  0.000|
|HEPG                            | 0.001|  0.000|
|All Paths                       |-1.365|-11.751|
+--------------------------------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 3 constrained nets 
Layer 5 has 6 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:01.2 real=0:00:01.0 mem=2147.6M) ***
*** SetupOpt [finish] : cpu/real = 0:00:06.2/0:00:06.2 (1.0), totSession cpu/real = 0:04:12.9/0:05:01.1 (0.8), mem = 2128.5M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:04:13 mem=2128.5M) ***
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 183 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2128.5MB
Summary Report:
Instances move: 0 (out of 436 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2128.5MB
*** Finished refinePlace (0:04:13 mem=2128.5M) ***
End: GigaOpt Optimization in WNS mode
Skipping post route harden opt
Begin: GigaOpt Optimization in TNS mode
Info: 10 top-level, potential tri-state nets excluded from IPO operation.
Info: 25 io nets excluded
Info: 9 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:04:13.2/0:05:01.3 (0.8), mem = 2044.5M
*info: 25 io nets excluded
Info: 10 top-level, potential tri-state nets excluded from IPO operation.
*info: 9 clock nets excluded
*info: 2 special nets excluded.
*info: 10 external nets with a tri-state driver excluded.
*info: 8 multi-driver nets excluded.
*info: 10 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.365 TNS Slack -11.751 Density 0.59
OptDebug: Start of Optimizer TNS Pass:
+--------------------------------+------+-------+
|Path Group                      |   WNS|    TNS|
+--------------------------------+------+-------+
|INPUTS OUTPUTS ..reg2out default|-1.365|-11.751|
|reg2reg                         | 0.001|  0.000|
|HEPG                            | 0.001|  0.000|
|All Paths                       |-1.365|-11.751|
+--------------------------------+------+-------+

Active Path Group: INPUTS OUTPUTS in2out in2reg reg2out default 
+--------+---------+--------+---------+----------+------------+--------+-----------------+---------+--------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View    |Pathgroup|           End Point            |
+--------+---------+--------+---------+----------+------------+--------+-----------------+---------+--------------------------------+
|  -1.365|   -1.365| -11.751|  -11.751|     0.59%|   0:00:00.0| 2095.6M|func_max_scenario|  reg2out| rdata[4]                       |
|  -1.365|   -1.365| -11.751|  -11.751|     0.59%|   0:00:01.0| 2146.3M|func_max_scenario|  reg2out| rdata[4]                       |
+--------+---------+--------+---------+----------+------------+--------+-----------------+---------+--------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:01.0 mem=2146.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.3 real=0:00:01.0 mem=2146.3M) ***
OptDebug: End of Optimizer TNS Pass:
+--------------------------------+------+-------+
|Path Group                      |   WNS|    TNS|
+--------------------------------+------+-------+
|INPUTS OUTPUTS ..reg2out default|-1.365|-11.751|
|reg2reg                         | 0.001|  0.000|
|HEPG                            | 0.001|  0.000|
|All Paths                       |-1.365|-11.751|
+--------------------------------+------+-------+

OptDebug: End of Setup Fixing:
+--------------------------------+------+-------+
|Path Group                      |   WNS|    TNS|
+--------------------------------+------+-------+
|INPUTS OUTPUTS ..reg2out default|-1.365|-11.751|
|reg2reg                         | 0.001|  0.000|
|HEPG                            | 0.001|  0.000|
|All Paths                       |-1.365|-11.751|
+--------------------------------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 3 constrained nets 
Layer 5 has 6 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:00.4 real=0:00:01.0 mem=2146.3M) ***
*** SetupOpt [finish] : cpu/real = 0:00:05.4/0:00:05.4 (1.0), totSession cpu/real = 0:04:18.6/0:05:06.7 (0.8), mem = 2127.2M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:04:19 mem=2127.2M) ***
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 183 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2127.2MB
Summary Report:
Instances move: 0 (out of 436 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2127.2MB
*** Finished refinePlace (0:04:19 mem=2127.2M) ***
End: GigaOpt Optimization in TNS mode
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:04:20 mem=2074.2M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.2M
Latch borrow mode reset to max_borrow
Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fifo1_sram
# Design Mode: 28nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
*** Calculating scaling factor for libs_min libraries using the default operating condition of each library.
Total number of fetched objects 659
AAE_INFO-618: Total number of nets in the design is 669,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.6 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)

Executing IPO callback for view pruning ..

Active hold views:
 func_min_scenario
  Dominating endpoints: 0
  Dominating TNS: -0.000

Starting SI iteration 2
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
Glitch Analysis: View func_min_scenario -- Total Number of Nets Skipped = 8. 
Glitch Analysis: View func_min_scenario -- Total Number of Nets Analyzed = 659. 
Total number of fetched objects 659
AAE_INFO-618: Total number of nets in the design is 669,  15.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:01.4 real=0:00:01.0 totSessionCpu=0:00:01.5 mem=0.0M)
Done building cte hold timing graph (fixHold) cpu=0:00:01.5 real=0:00:01.0 totSessionCpu=0:00:01.5 mem=0.0M ***
Timing Data dump into file /tmp/innovus_temp_55565_auto.ece.pdx.edu_vpamidi_McTu6n/coe_eosdata_EOu2Dd/func_min_scenario.twf, for view: func_min_scenario 
	 Dumping view 1 func_min_scenario 
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:01.6 real=0:00:01.0 totSessionCpu=0:00:01.6 mem=0.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:01.6/0:00:01.6 (1.0), mem = 0.0M

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:01.1 real=0:00:02.0 totSessionCpu=0:04:21 mem=2074.2M ***
Restoring Auto Hold Views:  func_min_scenario
Restoring Active Hold Views:  func_min_scenario 
Restoring Hold Target Slack: 0
Loading timing data from /tmp/innovus_temp_55565_auto.ece.pdx.edu_vpamidi_McTu6n/coe_eosdata_EOu2Dd/func_min_scenario.twf 
	 Loading view 1 func_min_scenario 

*Info: minBufDelay = 48.1 ps, libStdDelay = 16.1 ps, minBufSize = 2033152 (8.0)
*Info: worst delay setup view: func_max_scenario

------------------------------------------------------------
     Hold Opt Initial Summary                             
------------------------------------------------------------

Setup views included:
 func_max_scenario
Hold  views included:
 func_min_scenario

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | INPUTS  | OUTPUTS |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -1.365  |  0.001  | -0.029  | -1.365  |   N/A   |  0.000  |   N/A   |   N/A   |
|           TNS (ns):| -11.751 |  0.000  | -0.029  | -11.722 |   N/A   |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|   11    |    0    |    1    |   10    |   N/A   |    0    |   N/A   |   N/A   |
|          All Paths:|   376   |   262   |   152   |   10    |   N/A   |    0    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | default | INPUTS  | OUTPUTS |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.006  |  0.001  |  0.435  |   N/A   |  0.000  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |   N/A   |   N/A   |
|          All Paths:|   360   |   246   |   152   |   10    |   N/A   |    0    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      8 (64)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.589%
Total number of glitch violations: 1
------------------------------------------------------------
**optDesign ... cpu = 0:00:27, real = 0:00:29, mem = 1701.1M, totSessionCpu=0:04:22 **
*** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:04:22.1/0:05:11.1 (0.8), mem = 2072.2M
*info: Run optDesign holdfix with 1 thread.
Info: 10 top-level, potential tri-state nets excluded from IPO operation.
Info: 25 io nets excluded
Info: 9 clock nets excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed 
**INFO: total 0 insts, 0 nets marked don't touch
**INFO: total 0 insts, 0 nets marked don't touch DB property
**INFO: total 0 insts, 0 nets unmarked don't touch

*** HoldOpt [finish] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:04:22.1/0:05:11.1 (0.8), mem = 2072.2M
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:00:27, real = 0:00:29, mem = 1695.1M, totSessionCpu=0:04:22 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=2072.24M, totSessionCpu=0:04:23).
**optDesign ... cpu = 0:00:28, real = 0:00:30, mem = 1699.2M, totSessionCpu=0:04:23 **

Skipping post route harden opt
Default Rule : ""
Non Default Rules : "CTS_RULE"
Worst Slack : 0.001 ns

Start Layer Assignment ...
WNS(0.001ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)

Select 0 cadidates out of 669.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
GigaOpt: 10 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 19 (2.9%)
Default Rule : ""
Non Default Rules : "CTS_RULE"
Worst Slack : -1.365 ns

Start Layer Assignment ...
WNS(-1.365ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)

Select 13 cadidates out of 669.
Total Assign Layers on 10 Nets (cpu 0:00:00.9).
GigaOpt: setting up router preferences
GigaOpt: 2 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 19 (2.9%)

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 func_max_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | INPUTS  | OUTPUTS |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -1.365  |  0.001  | -0.029  | -1.365  |   N/A   |  0.000  |   N/A   |   N/A   |
|           TNS (ns):| -11.751 |  0.000  | -0.029  | -11.722 |   N/A   |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|   11    |    0    |    1    |   10    |   N/A   |    0    |   N/A   |   N/A   |
|          All Paths:|   376   |   262   |   152   |   10    |   N/A   |    0    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      8 (64)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.589%
Total number of glitch violations: 1
------------------------------------------------------------
**optDesign ... cpu = 0:00:29, real = 0:00:31, mem = 1615.5M, totSessionCpu=0:04:24 **
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven false                  # bool, default=false
Existing Dirty Nets : 16
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 16

globalDetailRoute

#setNanoRouteMode -drouteEndIteration 10
#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeWithEco true
#Start globalDetailRoute on Tue Apr 11 20:20:31 2023
#
#WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_b_rclk is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_b_rclk is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_b_rinc is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_b_rinc is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_b_rrst_n is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_b_rrst_n is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_b_wclk is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_b_wclk is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_b_wclk2x is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_b_wclk2x is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_b_winc is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_b_winc is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_b_wrst_n is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_b_wrst_n is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_l_rdata_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_l_rdata_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_l_rdata_1_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_l_rdata_1_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_l_rdata_2_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_l_rdata_2_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rdata[7] of net rdata[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rdata[6] of net rdata[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rdata[5] of net rdata[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rdata[4] of net rdata[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rdata[3] of net rdata[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rdata[2] of net rdata[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rdata[1] of net rdata[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rdata[0] of net rdata[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/wfull of net wfull because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rempty of net rempty because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/wdata_in[7] of net wdata_in[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/wdata_in[6] of net wdata_in[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/wdata_in[5] of net wdata_in[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/wdata_in[4] of net wdata_in[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/wdata_in[3] of net wdata_in[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/wdata_in[2] of net wdata_in[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/wdata_in[1] of net wdata_in[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/wdata_in[0] of net wdata_in[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/winc of net winc because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/wclk of net wclk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#num needed restored net=0
#need_extraction net=0 (total=669)
#WARNING (NRDB-733) PIN rclk in CELL_VIEW fifo1_sram does not have physical port.
#WARNING (NRDB-733) PIN rdata[0] in CELL_VIEW fifo1_sram does not have physical port.
#WARNING (NRDB-733) PIN rdata[1] in CELL_VIEW fifo1_sram does not have physical port.
#WARNING (NRDB-733) PIN rdata[2] in CELL_VIEW fifo1_sram does not have physical port.
#WARNING (NRDB-733) PIN rdata[3] in CELL_VIEW fifo1_sram does not have physical port.
#WARNING (NRDB-733) PIN rdata[4] in CELL_VIEW fifo1_sram does not have physical port.
#WARNING (NRDB-733) PIN rdata[5] in CELL_VIEW fifo1_sram does not have physical port.
#WARNING (NRDB-733) PIN rdata[6] in CELL_VIEW fifo1_sram does not have physical port.
#WARNING (NRDB-733) PIN rdata[7] in CELL_VIEW fifo1_sram does not have physical port.
#WARNING (NRDB-733) PIN rempty in CELL_VIEW fifo1_sram does not have physical port.
#WARNING (NRDB-733) PIN rinc in CELL_VIEW fifo1_sram does not have physical port.
#WARNING (NRDB-733) PIN rrst_n in CELL_VIEW fifo1_sram does not have physical port.
#WARNING (NRDB-733) PIN wclk in CELL_VIEW fifo1_sram does not have physical port.
#WARNING (NRDB-733) PIN wclk2x in CELL_VIEW fifo1_sram does not have physical port.
#WARNING (NRDB-733) PIN wdata_in[0] in CELL_VIEW fifo1_sram does not have physical port.
#WARNING (NRDB-733) PIN wdata_in[1] in CELL_VIEW fifo1_sram does not have physical port.
#WARNING (NRDB-733) PIN wdata_in[2] in CELL_VIEW fifo1_sram does not have physical port.
#WARNING (NRDB-733) PIN wdata_in[3] in CELL_VIEW fifo1_sram does not have physical port.
#WARNING (NRDB-733) PIN wdata_in[4] in CELL_VIEW fifo1_sram does not have physical port.
#WARNING (NRDB-733) PIN wdata_in[5] in CELL_VIEW fifo1_sram does not have physical port.
#WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#Processed 6 dirty instances, 24 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
#(6 insts marked dirty, reset pre-exisiting dirty flag on 6 insts, 10 nets marked need extraction)
#NanoRoute Version 19.16-s053_1 NR200827-1939/19_16-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Tue Apr 11 20:20:31 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.950.
#Voltage range [0.000 - 0.950] has 666 nets.
#Voltage range [0.750 - 0.950] has 1 net.
#Voltage range [0.000 - 0.000] has 2 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.15200    Line-2-Via Pitch = 0.10500
# M2           V   Track-Pitch = 0.15200    Line-2-Via Pitch = 0.11400
# M3           H   Track-Pitch = 0.30400    Line-2-Via Pitch = 0.11400
# M4           V   Track-Pitch = 0.30400    Line-2-Via Pitch = 0.11400
# M5           H   Track-Pitch = 0.60800    Line-2-Via Pitch = 0.11400
# M6           V   Track-Pitch = 0.60800    Line-2-Via Pitch = 0.11400
# M7           H   Track-Pitch = 1.21600    Line-2-Via Pitch = 0.11400
# M8           V   Track-Pitch = 1.21600    Line-2-Via Pitch = 0.11400
# M9           H   Track-Pitch = 2.43200    Line-2-Via Pitch = 0.21600
# MRDL         V   Track-Pitch = 4.86400    Line-2-Via Pitch = 4.50000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.30400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1594.57 (MB), peak = 1951.78 (MB)
#Merging special wires: starts on Tue Apr 11 20:20:31 2023 with memory = 1594.78 (MB), peak = 1951.78 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.9 GB
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 522.25500 757.20100 ) on M1 for NET fifomem/FE_OFN24_waddr_1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 442.66700 578.38300 ) on M1 for NET FE_PSBN151_FE_MDBN0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 522.77100 757.29600 ) on M1 for NET fifomem/FE_PDN224_FE_OFN24_waddr_1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 523.98700 651.95200 ) on M1 for NET fifomem/FE_PDN225_FE_OFN99_n_1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 451.63500 511.50400 ) on M1 for NET fifomem/FE_OFN69_n_29. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 523.47100 652.04700 ) on M1 for NET fifomem/FE_OFN99_n_1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 442.53800 578.48600 ) on M1 for NET FE_PSBN152_FE_MDBN0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 440.69100 568.35100 ) on M1 for NET FE_PSBN152_FE_MDBN0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 440.56200 568.45400 ) on M1 for NET FE_MDBN0_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 434.76300 568.35200 ) on M1 for NET FE_MDBN0_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#
#Connectivity extraction summary:
#10 routed nets are extracted.
#    8 (1.20%) extracted nets are partially routed.
#453 routed net(s) are imported.
#206 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 669.
#
#Start instance access analysis using 1 thread...
#0 instance pins are hard to access
#Instance access analysis statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.21 (MB)
#Total memory = 1595.03 (MB)
#Peak memory = 1951.78 (MB)
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Tue Apr 11 20:20:32 2023
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 8.68 (MB)
#Total memory = 1595.03 (MB)
#Peak memory = 1951.78 (MB)
#
#
#Start global routing on Tue Apr 11 20:20:32 2023
#
#
#Start global routing initialization on Tue Apr 11 20:20:32 2023
#
#Number of eco nets is 8
#
#Start global routing data preparation on Tue Apr 11 20:20:32 2023
#
#Start routing resource analysis on Tue Apr 11 20:20:32 2023
#
#Routing resource analysis is done on Tue Apr 11 20:20:32 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        5798        2097       69169    25.03%
#  M2             V        5792        2103       69169    26.20%
#  M3             H        2907        1040       69169    24.58%
#  M4             V        3757         190       69169     5.03%
#  M5             H        1880          93       69169     4.85%
#  M6             V        1973           0       69169     0.01%
#  M7             H         960          26       69169     1.36%
#  M8             V         958          28       69169     2.20%
#  M9             H         493           0       69169     0.08%
#  MRDL           V         232          12       69169    11.57%
#  --------------------------------------------------------------
#  Total                  24753       9.91%      691690    10.09%
#
#  19 nets (2.84%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Tue Apr 11 20:20:32 2023
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1606.08 (MB), peak = 1951.78 (MB)
#
#
#Global routing initialization is done on Tue Apr 11 20:20:32 2023
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1606.08 (MB), peak = 1951.78 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1607.21 (MB), peak = 1951.78 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1607.21 (MB), peak = 1951.78 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 206 (skipped).
#Total number of routable nets = 463.
#Total number of nets in the design = 669.
#
#8 routable nets have only global wires.
#455 routable nets have only detail routed wires.
#5 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#27 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                  4            1                 1               3  
#     CTS_RULE                  0            0                 0               0  
#-------------------------------------------------------------------------------
#        Total                  4            1                 1               3  
#-------------------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#----------------------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Avoid Detour   Unconstrained  
#----------------------------------------------------------------------------------------------
#      Default                 19           10                10              0             431  
#     CTS_RULE                  0            3                 0              3               0  
#----------------------------------------------------------------------------------------------
#        Total                 19           13                10              3             431  
#----------------------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  M1            0(0.00%)   (0.00%)
#  M2            0(0.00%)   (0.00%)
#  M3            0(0.00%)   (0.00%)
#  M4            0(0.00%)   (0.00%)
#  M5            0(0.00%)   (0.00%)
#  M6            0(0.00%)   (0.00%)
#  M7            0(0.00%)   (0.00%)
#  M8            0(0.00%)   (0.00%)
#  M9            0(0.00%)   (0.00%)
#  MRDL          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 25
#Total wire length = 43792 um.
#Total half perimeter of net bounding box = 40180 um.
#Total wire length on LAYER M1 = 9038 um.
#Total wire length on LAYER M2 = 19751 um.
#Total wire length on LAYER M3 = 7774 um.
#Total wire length on LAYER M4 = 1910 um.
#Total wire length on LAYER M5 = 868 um.
#Total wire length on LAYER M6 = 3955 um.
#Total wire length on LAYER M7 = 495 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER MRDL = 0 um.
#Total number of vias = 2919
#Total number of multi-cut vias = 11 (  0.4%)
#Total number of single cut vias = 2908 ( 99.6%)
#Up-Via Summary (total 2919):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1588 ( 99.9%)         1 (  0.1%)       1589
# M2               907 ( 99.8%)         2 (  0.2%)        909
# M3               202 ( 99.0%)         2 (  1.0%)        204
# M4                93 ( 97.9%)         2 (  2.1%)         95
# M5                90 ( 95.7%)         4 (  4.3%)         94
# M6                28 (100.0%)         0 (  0.0%)         28
#-----------------------------------------------------------
#                 2908 ( 99.6%)        11 (  0.4%)       2919 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 12.80 (MB)
#Total memory = 1607.83 (MB)
#Peak memory = 1951.78 (MB)
#
#Finished global routing on Tue Apr 11 20:20:32 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1596.37 (MB), peak = 1951.78 (MB)
#Start Track Assignment.
#Done with 2 horizontal wires in 3 hboxes and 0 vertical wires in 3 hboxes.
#Done with 0 horizontal wires in 3 hboxes and 0 vertical wires in 3 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 25
#Total wire length = 43814 um.
#Total half perimeter of net bounding box = 40180 um.
#Total wire length on LAYER M1 = 9038 um.
#Total wire length on LAYER M2 = 19771 um.
#Total wire length on LAYER M3 = 7775 um.
#Total wire length on LAYER M4 = 1910 um.
#Total wire length on LAYER M5 = 868 um.
#Total wire length on LAYER M6 = 3955 um.
#Total wire length on LAYER M7 = 497 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER MRDL = 0 um.
#Total number of vias = 2919
#Total number of multi-cut vias = 11 (  0.4%)
#Total number of single cut vias = 2908 ( 99.6%)
#Up-Via Summary (total 2919):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1588 ( 99.9%)         1 (  0.1%)       1589
# M2               907 ( 99.8%)         2 (  0.2%)        909
# M3               202 ( 99.0%)         2 (  1.0%)        204
# M4                93 ( 97.9%)         2 (  2.1%)         95
# M5                90 ( 95.7%)         4 (  4.3%)         94
# M6                28 (100.0%)         0 (  0.0%)         28
#-----------------------------------------------------------
#                 2908 ( 99.6%)        11 (  0.4%)       2919 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1597.04 (MB), peak = 1951.78 (MB)
#
#number of short segments in preferred routing layers
#	M7        Total 
#	1         1         
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 10.85 (MB)
#Total memory = 1597.20 (MB)
#Peak memory = 1951.78 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.2% of the total area was rechecked for DRC, and 0.3% required routing.
#   number of violations = 0
#6 out of 472 instances (1.3%) need to be verified(marked ipoed), dirty area = 0.0%.
#0.0% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1722.75 (MB), peak = 1951.78 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 25
#Total wire length = 43794 um.
#Total half perimeter of net bounding box = 40180 um.
#Total wire length on LAYER M1 = 9044 um.
#Total wire length on LAYER M2 = 19754 um.
#Total wire length on LAYER M3 = 7772 um.
#Total wire length on LAYER M4 = 1910 um.
#Total wire length on LAYER M5 = 868 um.
#Total wire length on LAYER M6 = 3955 um.
#Total wire length on LAYER M7 = 491 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER MRDL = 0 um.
#Total number of vias = 2909
#Total number of multi-cut vias = 11 (  0.4%)
#Total number of single cut vias = 2898 ( 99.6%)
#Up-Via Summary (total 2909):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1586 ( 99.9%)         1 (  0.1%)       1587
# M2               907 ( 99.8%)         2 (  0.2%)        909
# M3               200 ( 99.0%)         2 (  1.0%)        202
# M4                91 ( 97.8%)         2 (  2.2%)         93
# M5                88 ( 95.7%)         4 (  4.3%)         92
# M6                26 (100.0%)         0 (  0.0%)         26
#-----------------------------------------------------------
#                 2898 ( 99.6%)        11 (  0.4%)       2909 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 1.88 (MB)
#Total memory = 1599.09 (MB)
#Peak memory = 1951.78 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 1.88 (MB)
#Total memory = 1599.09 (MB)
#Peak memory = 1951.78 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = -45.87 (MB)
#Total memory = 1569.62 (MB)
#Peak memory = 1951.78 (MB)
#Number of warnings = 73
#Total number of warnings = 294
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Apr 11 20:20:34 2023
#
**optDesign ... cpu = 0:00:32, real = 0:00:34, mem = 1528.5M, totSessionCpu=0:04:27 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven false                  # bool, default=false
New Signature Flow (restoreNanoRouteOptions) ....
**WARN: (IMPEXT-6191):	Using a captable file is not recommended for process nodes less than or equal to 32 nm due to parasitic accuracy concerns. The Quantus QRC technology file should be specified for all RC corners using the command create_rc_corner or update_rc_corner, which will then be used for preRoute and postRoute(effort level medium or high or signoff) extraction engines.
Type 'man IMPEXT-6191' for more detail.
Extraction called for design 'fifo1_sram' of instances=472 and nets=669 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fifo1_sram.
RC Extraction called in multi-corner(2) mode.
Process corner(s) are loaded.
 Corner: cmax
 Corner: cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_55565_auto.ece.pdx.edu_vpamidi_McTu6n/fifo1_sram_55565_ew4Cxr.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1956.6M)
Extracted 10.0439% (CPU Time= 0:00:00.7  MEM= 2394.3M)
Extracted 20.0416% (CPU Time= 0:00:00.7  MEM= 2394.3M)
Extracted 30.0393% (CPU Time= 0:00:00.8  MEM= 2394.3M)
Extracted 40.0369% (CPU Time= 0:00:00.8  MEM= 2394.3M)
Extracted 50.0346% (CPU Time= 0:00:00.8  MEM= 2394.3M)
Extracted 60.0323% (CPU Time= 0:00:00.8  MEM= 2394.3M)
Extracted 70.03% (CPU Time= 0:00:00.8  MEM= 2394.3M)
Extracted 80.0277% (CPU Time= 0:00:00.9  MEM= 2394.3M)
Extracted 90.0254% (CPU Time= 0:00:00.9  MEM= 2394.3M)
Extracted 100% (CPU Time= 0:00:01.3  MEM= 2394.3M)
Number of Extracted Resistors     : 7475
Number of Extracted Ground Cap.   : 7742
Number of Extracted Coupling Cap. : 20834
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: cmax
 Corner: cmin
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2363.0M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.2  Real Time: 0:00:02.0  MEM: 2363.035M)
**optDesign ... cpu = 0:00:34, real = 0:00:36, mem = 1531.2M, totSessionCpu=0:04:29 **
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fifo1_sram
# Design Mode: 28nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1963.59)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 659
AAE_INFO-618: Total number of nets in the design is 669,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2022.88 CPU=0:00:00.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2022.88 CPU=0:00:01.0 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2022.9M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2022.9M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1987)
Glitch Analysis: View func_max_scenario -- Total Number of Nets Skipped = 14. 
Glitch Analysis: View func_max_scenario -- Total Number of Nets Analyzed = 659. 
Total number of fetched objects 659
AAE_INFO-618: Total number of nets in the design is 669,  11.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=1993.15 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1993.15 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:01.9 real=0:00:02.0 totSessionCpu=0:04:31 mem=1993.2M)

------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 func_max_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | INPUTS  | OUTPUTS |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -1.365  |  0.001  | -0.029  | -1.365  |   N/A   |  0.000  |   N/A   |   N/A   |
|           TNS (ns):| -11.749 |  0.000  | -0.029  | -11.720 |   N/A   |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|   11    |    0    |    1    |   10    |   N/A   |    0    |   N/A   |   N/A   |
|          All Paths:|   376   |   262   |   152   |   10    |   N/A   |    0    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      8 (64)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.589%
Total number of glitch violations: 1
------------------------------------------------------------
**optDesign ... cpu = 0:00:36, real = 0:00:38, mem = 1540.4M, totSessionCpu=0:04:31 **
**optDesign ... cpu = 0:00:36, real = 0:00:38, mem = 1540.4M, totSessionCpu=0:04:31 **
Executing marking Critical Nets1
*** Timing NOT met, worst failing slack is -1.365
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in post-eco TNS mode (Recovery)
Info: 10 top-level, potential tri-state nets excluded from IPO operation.
Info: 25 io nets excluded
Info: 9 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:04:31.2/0:05:20.6 (0.8), mem = 1970.4M
*info: 25 io nets excluded
Info: 10 top-level, potential tri-state nets excluded from IPO operation.
*info: 9 clock nets excluded
*info: 2 special nets excluded.
*info: 10 external nets with a tri-state driver excluded.
*info: 8 multi-driver nets excluded.
*info: 10 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.365 TNS Slack -11.749 Density 0.59
OptDebug: Start of Optimizer TNS Pass:
+--------------------------------+------+-------+
|Path Group                      |   WNS|    TNS|
+--------------------------------+------+-------+
|INPUTS OUTPUTS ..reg2out default|-1.365|-11.749|
|reg2reg                         | 0.001|  0.000|
|HEPG                            | 0.001|  0.000|
|All Paths                       |-1.365|-11.749|
+--------------------------------+------+-------+

Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=2160.2M) ***
OptDebug: End of Optimizer TNS Pass:
+--------------------------------+------+-------+
|Path Group                      |   WNS|    TNS|
+--------------------------------+------+-------+
|INPUTS OUTPUTS ..reg2out default|-1.365|-11.749|
|reg2reg                         | 0.001|  0.000|
|HEPG                            | 0.001|  0.000|
|All Paths                       |-1.365|-11.749|
+--------------------------------+------+-------+

OptDebug: End of Setup Fixing:
+--------------------------------+------+-------+
|Path Group                      |   WNS|    TNS|
+--------------------------------+------+-------+
|INPUTS OUTPUTS ..reg2out default|-1.365|-11.749|
|reg2reg                         | 0.001|  0.000|
|HEPG                            | 0.001|  0.000|
|All Paths                       |-1.365|-11.749|
+--------------------------------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 3 constrained nets 
Layer 5 has 6 constrained nets 
Layer 7 has 10 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2160.2M) ***
*** SetupOpt [finish] : cpu/real = 0:00:04.6/0:00:04.6 (1.0), totSession cpu/real = 0:04:35.8/0:05:25.2 (0.8), mem = 2141.1M
End: GigaOpt Optimization in post-eco TNS mode
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:00:41, real = 0:00:43, mem = 1647.5M, totSessionCpu=0:04:36 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=2069.11M, totSessionCpu=0:04:36).
**optDesign ... cpu = 0:00:41, real = 0:00:43, mem = 1647.5M, totSessionCpu=0:04:36 **

Latch borrow mode reset to max_borrow
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:41, real = 0:00:43, mem = 1647.6M, totSessionCpu=0:04:36 **
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.1M
Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fifo1_sram
# Design Mode: 28nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
*** Calculating scaling factor for libs_min libraries using the default operating condition of each library.
Total number of fetched objects 659
AAE_INFO-618: Total number of nets in the design is 669,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.6 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Starting SI iteration 2
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
Glitch Analysis: View func_min_scenario -- Total Number of Nets Skipped = 8. 
Glitch Analysis: View func_min_scenario -- Total Number of Nets Analyzed = 659. 
Total number of fetched objects 659
AAE_INFO-618: Total number of nets in the design is 669,  15.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:01.4 real=0:00:01.0 totSessionCpu=0:00:02.5 mem=0.0M)
*** QThread HoldRpt [finish] : cpu/real = 0:00:01.7/0:00:01.7 (1.0), mem = 0.0M

_______________________________________________________________________

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 func_max_scenario 
Hold  views included:
 func_min_scenario

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | INPUTS  | OUTPUTS |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -1.365  |  0.001  | -0.029  | -1.365  |   N/A   |  0.000  |   N/A   |   N/A   |
|           TNS (ns):| -11.749 |  0.000  | -0.029  | -11.720 |   N/A   |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|   11    |    0    |    1    |   10    |   N/A   |    0    |   N/A   |   N/A   |
|          All Paths:|   376   |   262   |   152   |   10    |   N/A   |    0    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | default | INPUTS  | OUTPUTS |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.006  |  0.001  |  0.435  |   N/A   |  0.000  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |   N/A   |   N/A   |
|          All Paths:|   360   |   246   |   152   |   10    |   N/A   |    0    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      8 (64)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.589%
Total number of glitch violations: 1
------------------------------------------------------------
**optDesign ... cpu = 0:00:42, real = 0:00:48, mem = 1647.7M, totSessionCpu=0:04:37 **
 ReSet Options after AAE Based Opt flow 
Opt: RC extraction mode changed to 'detail'
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst *
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst *
<CMD> saveDesign fifo1_sram_route.innovus
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=04/11 20:20:48, mem=1550.4M)
% Begin Save ccopt configuration ... (date=04/11 20:20:48, mem=1550.4M)
% End Save ccopt configuration ... (date=04/11 20:20:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=1550.8M, current mem=1550.8M)
% Begin Save netlist data ... (date=04/11 20:20:48, mem=1550.8M)
Writing Binary DB to fifo1_sram_route.innovus.dat/fifo1_sram.v.bin in single-threaded mode...
% End Save netlist data ... (date=04/11 20:20:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=1550.8M, current mem=1550.8M)
Saving congestion map file fifo1_sram_route.innovus.dat/fifo1_sram.route.congmap.gz ...
% Begin Save AAE data ... (date=04/11 20:20:49, mem=1551.2M)
Saving AAE Data ...
% End Save AAE data ... (date=04/11 20:20:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=1551.2M, current mem=1551.2M)
% Begin Save clock tree data ... (date=04/11 20:20:49, mem=1589.8M)
% End Save clock tree data ... (date=04/11 20:20:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=1589.8M, current mem=1589.8M)
Saving preference file fifo1_sram_route.innovus.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=04/11 20:20:49, mem=1589.9M)
Saving floorplan file ...
% End Save floorplan data ... (date=04/11 20:20:49, total cpu=0:00:00.1, real=0:00:00.0, peak res=1589.9M, current mem=1589.9M)
Saving PG file fifo1_sram_route.innovus.dat/fifo1_sram.pg.gz
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=1991.6M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=04/11 20:20:50, mem=1589.9M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
% End Save placement data ... (date=04/11 20:20:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=1589.9M, current mem=1589.9M)
% Begin Save routing data ... (date=04/11 20:20:50, mem=1589.9M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1991.6M) ***
% End Save routing data ... (date=04/11 20:20:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=1589.9M, current mem=1589.9M)
Saving property file fifo1_sram_route.innovus.dat/fifo1_sram.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1994.6M) ***
#Saving pin access data to file fifo1_sram_route.innovus.dat/fifo1_sram.apa ...
#
% Begin Save power constraints data ... (date=04/11 20:20:50, mem=1589.9M)
% End Save power constraints data ... (date=04/11 20:20:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=1589.9M, current mem=1589.9M)
cmin cmax
Generated self-contained design fifo1_sram_route.innovus.dat
#% End save design ... (date=04/11 20:20:52, total cpu=0:00:02.3, real=0:00:04.0, peak res=1590.5M, current mem=1590.5M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> report_ccopt_skew_groups -summary -file ../reports/fifo1_sram.innovus.route.ccopt_skew_groups.rpt
Clock tree timing engine global stage delay update for max_corner:setup.early...
Clock tree timing engine global stage delay update for max_corner:setup.early done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for max_corner:setup.late...
Clock tree timing engine global stage delay update for max_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for min_corner:hold.early...
Clock tree timing engine global stage delay update for min_corner:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for min_corner:hold.late...
Clock tree timing engine global stage delay update for min_corner:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)
<CMD> report_ccopt_clock_trees -summary -file ../reports/fifo1_sram.innovus.route.ccopt_clock_trees.rpt
Clock tree timing engine global stage delay update for max_corner:setup.early...
Clock tree timing engine global stage delay update for max_corner:setup.early done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for max_corner:setup.late...
Clock tree timing engine global stage delay update for max_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for min_corner:hold.early...
Clock tree timing engine global stage delay update for min_corner:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for min_corner:hold.late...
Clock tree timing engine global stage delay update for min_corner:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)
<CMD> verify_drc -limit 100000 -report ../reports/fifo1_sram.innovus.route.drc.all.rpt
#-limit 100000                           # int, default=100000, user setting
#-report ../reports/fifo1_sram.innovus.route.drc.all.rpt # string, default="", user setting
 *** Starting Verify DRC (MEM: 2093.8) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading

  Verification Complete : 1818 Viols.

 *** End Verify DRC (CPU: 0:00:12.3  ELAPSED TIME: 12.00  MEM: 0.0M) ***

<CMD> verify_drc -limit 100000 -check_only regular -report ../reports/fifo1_sram.innovus.route.drc.regular.rpt
#-check_only regular                     # enums={all regular special selected_net selected cell default}, default=regular+special, user setting
#-limit 100000                           # int, default=100000, user setting
#-report ../reports/fifo1_sram.innovus.route.drc.regular.rpt # string, default="", user setting
 *** Starting Verify DRC (MEM: 1988.8) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:01.9  ELAPSED TIME: 2.00  MEM: 0.0M) ***

<CMD> verifyConnectivity -error 100000 -noAntenna -report ../reports/fifo1_sram.innovus.route.connectivity.rpt
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Tue Apr 11 20:21:07 2023

Design Name: fifo1_sram
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (1200.0960, 1200.0960)
Error Limit = 100000; Warning Limit = 50
Check all nets
Net VDD: has an unconnected terminal, has special routes with opens, has regular routing with opens.
Net VSS: has an unconnected terminal, has special routes with opens, has regular routing with opens.

Begin Summary 
    1618 Problem(s) (IMPVFC-96): Terminal(s) are not connected.
    12 Problem(s) (IMPVFC-200): Special Wires: Pieces of the net are not connected together.
    33 Problem(s) (IMPVFC-92): Pieces of the net are not connected together.
    1663 total info(s) created.
End Summary

End Time: Tue Apr 11 20:21:08 2023
Time Elapsed: 0:00:01.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 1663 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.2  MEM: 0.000M)

<CMD> timeDesign -postRoute -prefix route -outDir ../reports/fifo1_sram.innovus -expandedViews
 Reset EOS DB
Ignoring AAE DB Resetting ...
**WARN: (IMPEXT-6191):	Using a captable file is not recommended for process nodes less than or equal to 32 nm due to parasitic accuracy concerns. The Quantus QRC technology file should be specified for all RC corners using the command create_rc_corner or update_rc_corner, which will then be used for preRoute and postRoute(effort level medium or high or signoff) extraction engines.
Type 'man IMPEXT-6191' for more detail.
Extraction called for design 'fifo1_sram' of instances=472 and nets=669 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fifo1_sram.
RC Extraction called in multi-corner(2) mode.
Process corner(s) are loaded.
 Corner: cmax
 Corner: cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_55565_auto.ece.pdx.edu_vpamidi_McTu6n/fifo1_sram_55565_ew4Cxr.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1986.8M)
Extracted 10.0439% (CPU Time= 0:00:00.8  MEM= 2424.4M)
Extracted 20.0416% (CPU Time= 0:00:00.8  MEM= 2424.4M)
Extracted 30.0393% (CPU Time= 0:00:00.8  MEM= 2424.4M)
Extracted 40.0369% (CPU Time= 0:00:00.8  MEM= 2424.4M)
Extracted 50.0346% (CPU Time= 0:00:00.9  MEM= 2424.4M)
Extracted 60.0323% (CPU Time= 0:00:00.9  MEM= 2424.4M)
Extracted 70.03% (CPU Time= 0:00:00.9  MEM= 2424.4M)
Extracted 80.0277% (CPU Time= 0:00:00.9  MEM= 2424.4M)
Extracted 90.0254% (CPU Time= 0:00:01.0  MEM= 2424.4M)
Extracted 100% (CPU Time= 0:00:01.4  MEM= 2424.4M)
Number of Extracted Resistors     : 7475
Number of Extracted Ground Cap.   : 7742
Number of Extracted Coupling Cap. : 20834
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: cmax
 Corner: cmin
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2393.1M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.3  Real Time: 0:00:02.0  MEM: 2393.145M)
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fifo1_sram
# Design Mode: 28nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2373.42)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 659
AAE_INFO-618: Total number of nets in the design is 669,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2385.02 CPU=0:00:00.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2385.02 CPU=0:00:01.0 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2385.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2385.0M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1993.13)
Glitch Analysis: View func_max_scenario -- Total Number of Nets Skipped = 14. 
Glitch Analysis: View func_max_scenario -- Total Number of Nets Analyzed = 659. 
Total number of fetched objects 659
AAE_INFO-618: Total number of nets in the design is 669,  11.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=1999.29 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1999.29 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:01.9 real=0:00:02.0 totSessionCpu=0:04:59 mem=1999.3M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func_max_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | INPUTS  | OUTPUTS |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -1.365  |  0.001  | -0.029  | -1.365  |   N/A   |  0.000  |   N/A   |   N/A   |
|           TNS (ns):| -11.749 |  0.000  | -0.029  | -11.720 |   N/A   |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|   11    |    0    |    1    |   10    |   N/A   |    0    |   N/A   |   N/A   |
|          All Paths:|   376   |   262   |   152   |   10    |   N/A   |    0    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|func_max_scenario   | -1.365  |  0.001  | -0.029  | -1.365  |   N/A   |  0.000  |   N/A   |   N/A   |
|                    | -11.749 |  0.000  | -0.029  | -11.720 |   N/A   |  0.000  |   N/A   |   N/A   |
|                    |   11    |    0    |    1    |   10    |   N/A   |    0    |   N/A   |   N/A   |
|                    |   376   |   262   |   152   |   10    |   N/A   |    0    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      8 (64)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.589%
Total number of glitch violations: 1
------------------------------------------------------------
Reported timing to dir ../reports/fifo1_sram.innovus
Total CPU time: 4.86 sec
Total Real time: 7.0 sec
Total Memory Usage: 1976.621094 Mbytes
Reset AAE Options
<CMD> timeDesign -postRoute -si -prefix route_si -outDir ../reports/fifo1_sram.innovus -expandedViews
**WARN: (IMPOPT-7017):	The command 'timeDesign -postRoute -si [-hold | -reportOnly]' is obsolete. To avoid this warning and to ensure compatibility with future releases you should use the very latest Signoff AAE SI Analysis. To do this ensure that'setDelayCalMode -engine default -siAware true' is set & use 'timeDesign -postRoute [-hold | -reportOnly]'.
<CMD> timeDesign -postRoute -hold -prefix route -outDir ../reports/fifo1_sram.innovus -expandedViews
 Reset EOS DB
Ignoring AAE DB Resetting ...
**WARN: (IMPEXT-6191):	Using a captable file is not recommended for process nodes less than or equal to 32 nm due to parasitic accuracy concerns. The Quantus QRC technology file should be specified for all RC corners using the command create_rc_corner or update_rc_corner, which will then be used for preRoute and postRoute(effort level medium or high or signoff) extraction engines.
Type 'man IMPEXT-6191' for more detail.
Extraction called for design 'fifo1_sram' of instances=472 and nets=669 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fifo1_sram.
RC Extraction called in multi-corner(2) mode.
Process corner(s) are loaded.
 Corner: cmax
 Corner: cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_55565_auto.ece.pdx.edu_vpamidi_McTu6n/fifo1_sram_55565_ew4Cxr.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1972.6M)
Extracted 10.0439% (CPU Time= 0:00:00.7  MEM= 2418.3M)
Extracted 20.0416% (CPU Time= 0:00:00.7  MEM= 2418.3M)
Extracted 30.0393% (CPU Time= 0:00:00.8  MEM= 2418.3M)
Extracted 40.0369% (CPU Time= 0:00:00.8  MEM= 2418.3M)
Extracted 50.0346% (CPU Time= 0:00:00.8  MEM= 2418.3M)
Extracted 60.0323% (CPU Time= 0:00:00.8  MEM= 2418.3M)
Extracted 70.03% (CPU Time= 0:00:00.8  MEM= 2418.3M)
Extracted 80.0277% (CPU Time= 0:00:00.9  MEM= 2418.3M)
Extracted 90.0254% (CPU Time= 0:00:00.9  MEM= 2418.3M)
Extracted 100% (CPU Time= 0:00:01.3  MEM= 2418.3M)
Number of Extracted Resistors     : 7475
Number of Extracted Ground Cap.   : 7742
Number of Extracted Coupling Cap. : 20834
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: cmax
 Corner: cmin
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2395.0M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.3  Real Time: 0:00:02.0  MEM: 2395.012M)
Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fifo1_sram
# Design Mode: 28nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1961.84)
*** Calculating scaling factor for libs_min libraries using the default operating condition of each library.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 659
AAE_INFO-618: Total number of nets in the design is 669,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2021.13 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2021.13 CPU=0:00:01.0 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2021.1M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2021.1M)
Starting SI iteration 2
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1986.25)
Glitch Analysis: View func_min_scenario -- Total Number of Nets Skipped = 8. 
Glitch Analysis: View func_min_scenario -- Total Number of Nets Analyzed = 659. 
Total number of fetched objects 659
AAE_INFO-618: Total number of nets in the design is 669,  15.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=1992.4 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1992.4 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:01.9 real=0:00:02.0 totSessionCpu=0:05:04 mem=1992.4M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 func_min_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | default | INPUTS  | OUTPUTS |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.006  |  0.001  |  0.435  |   N/A   |  0.000  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |   N/A   |   N/A   |
|          All Paths:|   360   |   246   |   152   |   10    |   N/A   |    0    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|func_min_scenario   |  0.001  |  0.006  |  0.001  |  0.435  |   N/A   |  0.000  |   N/A   |   N/A   |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |   N/A   |   N/A   |
|                    |    0    |    0    |    0    |    0    |   N/A   |    0    |   N/A   |   N/A   |
|                    |   360   |   246   |   152   |   10    |   N/A   |    0    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

Density: 0.589%
------------------------------------------------------------
Reported timing to dir ../reports/fifo1_sram.innovus
Total CPU time: 4.78 sec
Total Real time: 5.0 sec
Total Memory Usage: 1920.730469 Mbytes
Reset AAE Options
<CMD> timeDesign -postRoute -hold -si -prefix route_si -outDir ../reports/fifo1_sram.innovus -expandedViews
**WARN: (IMPOPT-7017):	The command 'timeDesign -postRoute -si [-hold | -reportOnly]' is obsolete. To avoid this warning and to ensure compatibility with future releases you should use the very latest Signoff AAE SI Analysis. To do this ensure that'setDelayCalMode -engine default -siAware true' is set & use 'timeDesign -postRoute [-hold | -reportOnly]'.
<CMD> report_power > ../reports/fifo1_sram.innovus.route.power.rpt

Power Net Detected:
        Voltage	    Name
             0V	    VSS
          0.75V	    VDD
Using Power View: func_max_scenario.
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fifo1_sram
# Design Mode: 28nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1935.29)
*** Calculating scaling factor for libs_max libraries using the default operating condition of each library.
Total number of fetched objects 659
AAE_INFO-618: Total number of nets in the design is 669,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2026.59 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2026.59 CPU=0:00:00.6 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2026.6M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2026.6M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1988.71)
Glitch Analysis: View func_max_scenario -- Total Number of Nets Skipped = 14. 
Glitch Analysis: View func_max_scenario -- Total Number of Nets Analyzed = 659. 
Total number of fetched objects 659
AAE_INFO-618: Total number of nets in the design is 669,  11.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=1994.86 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1994.86 CPU=0:00:00.2 REAL=0:00:00.0)

Begin Power Analysis

             0V	    VSS
          0.75V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1537.56MB/3221.55MB/1900.90MB)

Begin Processing Timing Window Data for Power Calculation

wclk2x(1694.92MHz) wclk(847.458MHz) rclk(819.672MHz) ** INFO:  (VOLTUS_POWR-2054): Setting default frequency to the dominant frequency 847.458MHz.

	To force set default frequency/period. Use either of the following command options:
		set_power_analysis_mode        -default_frequency <frequency value>
		set_default_switching_activity -period            <period value>.

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1537.68MB/3221.55MB/1900.90MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1537.73MB/3221.55MB/1900.90MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Apr-11 20:21:22 (2023-Apr-12 03:21:22 GMT)
2023-Apr-11 20:21:22 (2023-Apr-12 03:21:22 GMT): 10%
2023-Apr-11 20:21:22 (2023-Apr-12 03:21:22 GMT): 20%
2023-Apr-11 20:21:22 (2023-Apr-12 03:21:22 GMT): 30%
2023-Apr-11 20:21:22 (2023-Apr-12 03:21:22 GMT): 40%
2023-Apr-11 20:21:22 (2023-Apr-12 03:21:22 GMT): 50%
2023-Apr-11 20:21:22 (2023-Apr-12 03:21:22 GMT): 60%
2023-Apr-11 20:21:22 (2023-Apr-12 03:21:22 GMT): 70%
2023-Apr-11 20:21:22 (2023-Apr-12 03:21:22 GMT): 80%
2023-Apr-11 20:21:22 (2023-Apr-12 03:21:22 GMT): 90%

Finished Levelizing
2023-Apr-11 20:21:22 (2023-Apr-12 03:21:22 GMT)

Starting Activity Propagation
2023-Apr-11 20:21:22 (2023-Apr-12 03:21:22 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2023-Apr-11 20:21:22 (2023-Apr-12 03:21:22 GMT): 10%
2023-Apr-11 20:21:22 (2023-Apr-12 03:21:22 GMT): 20%

Finished Activity Propagation
2023-Apr-11 20:21:22 (2023-Apr-12 03:21:22 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1537.98MB/3221.55MB/1900.90MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 1
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
SRAM2RW128x8                              leakge power, 



Starting Calculating power
2023-Apr-11 20:21:22 (2023-Apr-12 03:21:22 GMT)
 ... Calculating switching power
2023-Apr-11 20:21:22 (2023-Apr-12 03:21:22 GMT): 10%
2023-Apr-11 20:21:22 (2023-Apr-12 03:21:22 GMT): 20%
2023-Apr-11 20:21:22 (2023-Apr-12 03:21:22 GMT): 30%
2023-Apr-11 20:21:22 (2023-Apr-12 03:21:22 GMT): 40%
2023-Apr-11 20:21:22 (2023-Apr-12 03:21:22 GMT): 50%
 ... Calculating internal and leakage power
2023-Apr-11 20:21:22 (2023-Apr-12 03:21:22 GMT): 60%
2023-Apr-11 20:21:22 (2023-Apr-12 03:21:22 GMT): 70%
2023-Apr-11 20:21:22 (2023-Apr-12 03:21:22 GMT): 80%
2023-Apr-11 20:21:22 (2023-Apr-12 03:21:22 GMT): 90%

Finished Calculating power
2023-Apr-11 20:21:22 (2023-Apr-12 03:21:22 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1538.53MB/3221.55MB/1900.90MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1538.53MB/3221.55MB/1900.90MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1538.60MB/3221.55MB/1900.90MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1538.72MB/3221.55MB/1900.90MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.16-s053_1 (64bit) 08/31/2020 13:16 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Apr-11 20:21:22 (2023-Apr-12 03:21:22 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fifo1_sram
*
*	Liberty Libraries used:
*	        func_max_scenario: /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75v125c.lib
*	        func_max_scenario: /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib
*	        func_max_scenario: /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75v125c.lib
*	        func_max_scenario: /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib
*	        func_max_scenario: /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75v125c.lib
*	        func_max_scenario: /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95v125c.lib
*	        func_max_scenario: /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.lib
*	        func_max_scenario: /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib
*	        func_max_scenario: /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.lib
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       22.07378079 	   89.3845%
Total Switching Power:       1.33018453 	    5.3864%
Total Leakage Power:         1.29133785 	    5.2291%
Total Power:                24.69530370
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.3376     0.01127     0.09089      0.4397       1.781
Macro                            0.00611     0.03079           0      0.0369      0.1494
IO                                 21.52      0.9413       1.039        23.5       95.14
Combinational                     0.1292      0.2194       0.151      0.4996       2.023
Clock (Combinational)            0.08555      0.1274     0.01025      0.2232      0.9037
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              22.07        1.33       1.291        24.7         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                      0.75      22.07        1.33       1.291        24.7         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
rclk                              0.2536     0.05622     0.04554      0.3554       1.439
wclk                              0.2617     0.06622     0.04554      0.3734       1.512
wclk2x                            0.4424     0.03605     0.04554       0.524       2.122
-----------------------------------------------------------------------------------------
Total                             0.9577      0.1585      0.1366       1.253       5.073
-----------------------------------------------------------------------------------------
Clock: rclk
Clock Period: 0.001180 usec 
Clock Toggle Rate:  1639.3443 Mhz 
Clock Static Probability:  0.5000
  
Clock: wclk
Clock Period: 0.001180 usec 
Clock Toggle Rate:  1694.9152 Mhz 
Clock Static Probability:  0.5000
  
Clock: wclk2x
Clock Period: 0.001180 usec 
Clock Toggle Rate:  3389.8304 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:             io_l_rdata_0_ (D8I1025_NS):            2.268
*              Highest Leakage Power:                 io_b_rclk (I1025_NS):          0.04213
*                Total Cap:      1.94603e-11 F
*                Total instances in design:   472
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1538.95MB/3221.55MB/1900.90MB)

<CMD> redirect -tee ../reports/fifo1_sram.innovus.route.density.rpt { reportDensityMap }
<CMD> summaryReport -noHtml -outfile ../reports/fifo1_sram.innovus.route.summary.rpt
Start to collect the design information.
Build netlist information for Cell fifo1_sram.
Finished collecting the design information.
Generating macro cells used in the design report.
Generating standard cells used in the design report.
Generating IO cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generate no-driven nets information report.
Generate multi-driven nets information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file ../reports/fifo1_sram.innovus.route.summary.rpt.
<CMD> saveNetlist ../outputs/fifo1_sram.route.innovus.vg
Writing Netlist "../outputs/fifo1_sram.route.innovus.vg" ...
<CMD> saveModel -spef -dir fifo1_sram_route_spef

(saveModel) Begin generating models for fifo1_sram (04/11/2023 20:21:23).


(saveModel) Running write_lef_abstract...


******* START VERIFY ANTENNA ********
Report File: fifo1_sram.antenna.rpt
**WARN: (IMPVPA-55):	Option -leffile for command verifyProcessAntenna is obsolete. Use 'lefOut -5.5 | -5.6 fileName' instead. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove -leffile from your script.
Type 'man IMPVPA-55' for more detail.
LEF Macro File: fifo1_sram_route_spef/library/fifo1_sram_antenna.lef
Verification Complete: 0 Violations
******* DONE VERIFY ANTENNA ********
(CPU Time: 0:00:00.1  MEM: 0.000M)

(saveModel) Running defOut...

Writing DEF file 'fifo1_sram_route_spef/fifo1_sram.def', current time is Tue Apr 11 20:21:23 2023 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file 'fifo1_sram_route_spef/fifo1_sram.def' is written, current time is Tue Apr 11 20:21:23 2023 ...
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=04/11 20:21:23, mem=1547.1M)
% Begin Save ccopt configuration ... (date=04/11 20:21:23, mem=1547.1M)
% End Save ccopt configuration ... (date=04/11 20:21:23, total cpu=0:00:00.1, real=0:00:00.0, peak res=1547.5M, current mem=1547.5M)
% Begin Save netlist data ... (date=04/11 20:21:23, mem=1547.5M)
Writing Binary DB to fifo1_sram_route_spef/fifo1_sram.enc.dat/fifo1_sram.v.bin in single-threaded mode...
% End Save netlist data ... (date=04/11 20:21:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=1547.5M, current mem=1547.5M)
Saving congestion map file fifo1_sram_route_spef/fifo1_sram.enc.dat/fifo1_sram.route.congmap.gz ...
% Begin Save AAE data ... (date=04/11 20:21:24, mem=1547.6M)
Saving AAE Data ...
% End Save AAE data ... (date=04/11 20:21:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=1547.6M, current mem=1547.6M)
% Begin Save clock tree data ... (date=04/11 20:21:24, mem=1589.5M)
% End Save clock tree data ... (date=04/11 20:21:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=1589.5M, current mem=1589.5M)
Saving preference file fifo1_sram_route_spef/fifo1_sram.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=04/11 20:21:24, mem=1589.5M)
Saving floorplan file ...
% End Save floorplan data ... (date=04/11 20:21:24, total cpu=0:00:00.1, real=0:00:00.0, peak res=1589.5M, current mem=1589.5M)
Saving PG file fifo1_sram_route_spef/fifo1_sram.enc.dat/fifo1_sram.pg.gz
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=1956.9M) ***
Saving Drc markers ...
... 1655 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
% Begin Save placement data ... (date=04/11 20:21:25, mem=1589.5M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
% End Save placement data ... (date=04/11 20:21:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=1589.5M, current mem=1589.5M)
% Begin Save routing data ... (date=04/11 20:21:25, mem=1589.5M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1956.9M) ***
% End Save routing data ... (date=04/11 20:21:25, total cpu=0:00:00.1, real=0:00:00.0, peak res=1589.5M, current mem=1589.5M)
Saving property file fifo1_sram_route_spef/fifo1_sram.enc.dat/fifo1_sram.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1959.9M) ***
#Saving pin access data to file fifo1_sram_route_spef/fifo1_sram.enc.dat/fifo1_sram.apa ...
#
% Begin Save power constraints data ... (date=04/11 20:21:26, mem=1589.5M)
% End Save power constraints data ... (date=04/11 20:21:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=1589.5M, current mem=1589.5M)
cmin cmax
Generated self-contained design fifo1_sram.enc.dat
#% End save design ... (date=04/11 20:21:28, total cpu=0:00:02.4, real=0:00:05.0, peak res=1590.3M, current mem=1590.3M)
*** Message Summary: 0 warning(s), 0 error(s)

cmin cmax
RC Out has the following PVT Info:
   RC:cmin, Operating temperature -40 C
Dumping Spef file.....
Printing D_NET...
RC Out from RCDB Completed (CPU Time= 0:00:00.1  MEM= 1992.9M)
RC Out has the following PVT Info:
   RC:cmax, Operating temperature -40 C
Dumping Spef file.....
Printing D_NET...
RC Out from RCDB Completed (CPU Time= 0:00:00.1  MEM= 1992.9M)
no files matched glob pattern "../outputs/fifo1_sram*innovus*.spef.gz"
<CMD> win on
<CMD> report_timing -machine_readable -path_group reg2reg > foo.mtarpt
<CMD> load_timing_debug_report foo.mtarpt
Parsing file foo.mtarpt...
<CMD> highlight_timing_report -file foo.mtarpt -path 1 -noarrow
<CMD> highlight_timing_report {-file foo.mtarpt -path 1 -noarrow}
<CMD> setLayerPreference MRDL -isVisible 0
<CMD> setLayerPreference VIARDL -isVisible 0
<CMD> setLayerPreference M9 -isVisible 0
<CMD> setLayerPreference VIA8 -isVisible 0
<CMD> setLayerPreference M8 -isVisible 0
<CMD> setLayerPreference VIA7 -isVisible 0
<CMD> setLayerPreference M7 -isVisible 0
<CMD> setLayerPreference VIA6 -isVisible 0
<CMD> setLayerPreference M6 -isVisible 0
<CMD> setLayerPreference VIA5 -isVisible 0
<CMD> setLayerPreference M5 -isVisible 0
<CMD> setLayerPreference VIA4 -isVisible 0
<CMD> setLayerPreference M4 -isVisible 0
<CMD> setLayerPreference VIA3 -isVisible 0
<CMD> setLayerPreference VIA2 -isVisible 0
<CMD> setLayerPreference VIA2 -isVisible 1
<CMD> setLayerPreference M3ContPin -isVisible 1
<CMD> setLayerPreference M3ContRB -isVisible 1
<CMD> setLayerPreference M3ContVio -isVisible 1
<CMD> setLayerPreference VIA2 -isVisible 0
<CMD> setLayerPreference M3 -isVisible 0
<CMD> setLayerPreference M2 -isVisible 0
<CMD> setLayerPreference VIA1 -isVisible 0
<CMD> setLayerPreference M1 -isVisible 0
<CMD> setLayerPreference CO -isVisible 0
<CMD> setLayerPreference PO -isVisible 0
<CMD> setLayerPreference violation -isVisible 0
<CMD> zoomBox -45.90200 564.75200 2426.32100 1612.49300
<CMD> zoomBox -45.90200 774.30000 2426.32100 1822.04100
<CMD> zoomIn
<CMD> zoomIn
<CMD> zoomIn
<CMD> zoomIn
<CMD> zoomBox 1174.94900 1294.29100 1205.47000 1307.22600
<CMD> zoomBox 1174.94900 1291.70300 1205.47000 1304.63800
<CMD> fit
<CMD> zoomBox -957.39600 1656.13800 2157.49200 2976.24400
<CMD> zoomBox -957.39600 2712.22600 2157.49200 4032.33200
<CMD> zoomBox -957.39600 1524.12700 2157.49200 2844.23300
<CMD> zoomBox -957.39600 468.03900 2157.49200 1788.14500
<CMD> zoomBox -957.39600 1392.11600 2157.49200 2712.22200
<CMD> zoomBox -957.39600 2184.18200 2157.49200 3504.28800
<CMD> zoomBox -957.39600 1524.12700 2157.49200 2844.23300
<CMD> zoomBox -957.39600 732.06100 2157.49200 2052.16700
<CMD> fit
<CMD> fit
<CMD> fit
<CMD> fit
<CMD> zoomBox -957.39600 864.07200 2157.49200 2184.17800
<CMD> zoomBox -957.39600 1656.13800 2157.49200 2976.24400
<CMD> zoomBox -957.39600 1788.14900 2157.49200 3108.25500
<CMD> fit
<CMD> zoomBox -957.39600 1788.14900 2157.49200 3108.25500
<CMD> zoomBox -957.39600 996.08300 2157.49200 2316.18900
<CMD> fit
<CMD> zoomBox -957.39600 72.00600 2157.49200 1392.11200
<CMD> zoomBox -1202.74800 -43.48300 2461.82700 1509.58300
<CMD> zoomBox -1202.74800 111.82400 2461.82700 1664.89000
<CMD> zoomBox -1202.74800 267.13100 2461.82700 1820.19700
<CMD> zoomBox -1202.74800 422.43800 2461.82700 1975.50400
<CMD> zoomBox -2762.02200 -59.25500 3205.12800 2469.65400
<CMD> zoomBox -3475.11700 -279.54500 3545.05900 2695.64200
<CMD> zoomBox -4314.05300 -538.71100 3944.97800 2961.51000
<CMD> zoomBox -3475.11900 -279.54600 3545.05900 2695.64200
<CMD> zoomBox -2762.02300 -59.25600 3205.12800 2469.65400
<CMD> zoomBox -2762.02300 -1829.49300 3205.12800 699.41700
<CMD> zoomBox -2762.02300 -2082.38400 3205.12800 446.52600
<CMD> zoomBox -2762.02300 -3093.94800 3205.12800 -565.03800
<CMD> zoomBox 1335.17200 -2027.27200 2717.27000 -1441.53200
<CMD> zoomBox 1520.42800 -1979.04200 2695.21100 -1481.16300
<CMD> zoomBox 1677.89600 -1938.04600 2676.46100 -1514.84900
<CMD> zoomBox 1811.74300 -1903.20000 2660.52400 -1543.48200
<CMD> zoomBox 1925.51200 -1873.58100 2646.97800 -1567.82000
<CMD> zoomBox 2394.53600 -1751.47500 2591.13300 -1668.15600
<CMD> zoomBox 1520.40500 -1979.05100 2695.21800 -1481.15900
<CMD> zoomBox 2363.53300 -1759.54900 2594.82600 -1661.52600
<CMD> zoomBox 2022.19900 -1848.41400 2635.47000 -1588.50700
<CMD> zoomBox 2513.89600 -1720.40500 2576.92500 -1693.69300
<CMD> zoomBox 2548.97500 -1711.27200 2572.74800 -1701.19700
<CMD> zoomBox 2558.27900 -1707.98800 2567.24800 -1704.18700
<CMD> zoomBox 2559.12400 -1707.69000 2566.74800 -1704.45900
<CMD> zoomBox 2551.20600 -1710.48400 2571.42800 -1701.91400
<CMD> zoomBox 2548.96300 -1711.27600 2572.75400 -1701.19300
<CMD> zoomBox 2548.96200 -1717.32400 2572.75400 -1707.24100
<CMD> zoomBox 2548.96200 -1723.37200 2572.75400 -1713.28900
<CMD> zoomBox 2548.96200 -1725.38800 2572.75400 -1715.30500
<CMD> zoomBox 2548.96200 -1730.42800 2572.75400 -1720.34500
<CMD> zoomBox 2554.87700 -1727.69100 2567.29900 -1722.42600
<CMD> zoomBox 2557.96300 -1726.26200 2564.45000 -1723.51300
<CMD> zoomBox 2557.96300 -1727.63700 2564.45000 -1724.88800
<CMD> zoomBox 2557.96300 -1728.18700 2564.45000 -1725.43800
<CMD> zoomBox 2557.96300 -1729.01200 2564.45000 -1726.26300
<CMD> zoomBox 2559.25900 -1728.41400 2563.24900 -1726.72300
<CMD> zoomBox 2559.55600 -1728.16900 2562.94800 -1726.73100
<CMD> zoomBox 2559.77500 -1728.02400 2562.65900 -1726.80200
<CMD> fit
<CMD> fit
<CMD> zoomIn
<CMD> zoomIn
<CMD> zoomSelected -margin 50
<CMD> zoomSelected -margin 50
<CMD> report_timing -machine_readable -path_group in2reg > foo.mtarpt
<CMD> load_timing_debug_report foo.mtarpt
Parsing file foo.mtarpt...
<CMD> highlight_timing_report -file foo.mtarpt -path 1 -noarrow
<CMD> highlight_timing_report {-file foo.mtarpt -path 1 -noarrow}
**WARN: (IMPSYC-123):	No wire on net rrst_n.
<CMD> fit
<CMD> zoomIn
<CMD> zoomOut
<CMD> report_timing -machine_readable -path_group reg2out > foo.mtarpt
<CMD> load_timing_debug_report foo.mtarpt
Parsing file foo.mtarpt...
<CMD> highlight_timing_report -file foo.mtarpt -path 1 -noarrow
<CMD> highlight_timing_report {-file foo.mtarpt -path 1 -noarrow}
**WARN: (IMPSYC-123):	No wire on net rdata[4].
<CMD> zoomIn
<CMD> report_timing -machine_readable > foo.mtarpt
<CMD> load_timing_debug_report foo.mtarpt
Parsing file foo.mtarpt...
<CMD> highlight_timing_report -file foo.mtarpt -path 1 -noarrow
<CMD> highlight_timing_report {-file foo.mtarpt -path 1 -noarrow}
**WARN: (IMPSYC-123):	No wire on net rdata[4].

*** Memory Usage v#1 (Current mem = 2017.605M, initial mem = 289.684M) ***
*** Message Summary: 19425 warning(s), 0 error(s)

--- Ending "Innovus" (totcpu=0:07:39, real=0:16:59, mem=2017.6M) ---
