Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Apr 15 13:48:39 2025
| Host         : zacy-2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  14          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.612        0.000                      0                  141        0.185        0.000                      0                  141        4.500        0.000                       0                    65  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               5.612        0.000                      0                  137        0.185        0.000                      0                  137        4.500        0.000                       0                    65  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                    7.596        0.000                      0                    4        0.737        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        5.612ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.612ns  (required time - arrival time)
  Source:                 seg/ctr/D_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/ctr/D_ctr_q_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.898ns  (logic 1.058ns (27.145%)  route 2.840ns (72.855%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.625     5.209    seg/ctr/CLK
    SLICE_X63Y58         FDRE                                         r  seg/ctr/D_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y58         FDRE (Prop_fdre_C_Q)         0.456     5.665 r  seg/ctr/D_ctr_q_reg[14]/Q
                         net (fo=2, routed)           0.799     6.464    seg/ctr/D_ctr_q_reg[14]
    SLICE_X64Y58         LUT4 (Prop_lut4_I0_O)        0.124     6.588 r  seg/ctr/D_ctr_q[0]_i_6/O
                         net (fo=1, routed)           0.452     7.040    seg/ctr/D_ctr_q[0]_i_6_n_0
    SLICE_X64Y58         LUT5 (Prop_lut5_I4_O)        0.150     7.190 r  seg/ctr/D_ctr_q[0]_i_3/O
                         net (fo=1, routed)           0.718     7.908    seg/ctr/D_ctr_q[0]_i_3_n_0
    SLICE_X62Y55         LUT6 (Prop_lut6_I1_O)        0.328     8.236 r  seg/ctr/D_ctr_q[0]_i_1__0/O
                         net (fo=19, routed)          0.871     9.107    seg/ctr/D_ctr_q[0]_i_1__0_n_0
    SLICE_X63Y59         FDRE                                         r  seg/ctr/D_ctr_q_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.507    14.911    seg/ctr/CLK
    SLICE_X63Y59         FDRE                                         r  seg/ctr/D_ctr_q_reg[16]/C
                         clock pessimism              0.272    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X63Y59         FDRE (Setup_fdre_C_R)       -0.429    14.719    seg/ctr/D_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         14.719    
                         arrival time                          -9.107    
  -------------------------------------------------------------------
                         slack                                  5.612    

Slack (MET) :             5.612ns  (required time - arrival time)
  Source:                 seg/ctr/D_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/ctr/D_ctr_q_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.898ns  (logic 1.058ns (27.145%)  route 2.840ns (72.855%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.625     5.209    seg/ctr/CLK
    SLICE_X63Y58         FDRE                                         r  seg/ctr/D_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y58         FDRE (Prop_fdre_C_Q)         0.456     5.665 r  seg/ctr/D_ctr_q_reg[14]/Q
                         net (fo=2, routed)           0.799     6.464    seg/ctr/D_ctr_q_reg[14]
    SLICE_X64Y58         LUT4 (Prop_lut4_I0_O)        0.124     6.588 r  seg/ctr/D_ctr_q[0]_i_6/O
                         net (fo=1, routed)           0.452     7.040    seg/ctr/D_ctr_q[0]_i_6_n_0
    SLICE_X64Y58         LUT5 (Prop_lut5_I4_O)        0.150     7.190 r  seg/ctr/D_ctr_q[0]_i_3/O
                         net (fo=1, routed)           0.718     7.908    seg/ctr/D_ctr_q[0]_i_3_n_0
    SLICE_X62Y55         LUT6 (Prop_lut6_I1_O)        0.328     8.236 r  seg/ctr/D_ctr_q[0]_i_1__0/O
                         net (fo=19, routed)          0.871     9.107    seg/ctr/D_ctr_q[0]_i_1__0_n_0
    SLICE_X63Y59         FDRE                                         r  seg/ctr/D_ctr_q_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.507    14.911    seg/ctr/CLK
    SLICE_X63Y59         FDRE                                         r  seg/ctr/D_ctr_q_reg[17]/C
                         clock pessimism              0.272    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X63Y59         FDRE (Setup_fdre_C_R)       -0.429    14.719    seg/ctr/D_ctr_q_reg[17]
  -------------------------------------------------------------------
                         required time                         14.719    
                         arrival time                          -9.107    
  -------------------------------------------------------------------
                         slack                                  5.612    

Slack (MET) :             5.612ns  (required time - arrival time)
  Source:                 seg/ctr/D_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/ctr/D_ctr_q_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.898ns  (logic 1.058ns (27.145%)  route 2.840ns (72.855%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.625     5.209    seg/ctr/CLK
    SLICE_X63Y58         FDRE                                         r  seg/ctr/D_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y58         FDRE (Prop_fdre_C_Q)         0.456     5.665 r  seg/ctr/D_ctr_q_reg[14]/Q
                         net (fo=2, routed)           0.799     6.464    seg/ctr/D_ctr_q_reg[14]
    SLICE_X64Y58         LUT4 (Prop_lut4_I0_O)        0.124     6.588 r  seg/ctr/D_ctr_q[0]_i_6/O
                         net (fo=1, routed)           0.452     7.040    seg/ctr/D_ctr_q[0]_i_6_n_0
    SLICE_X64Y58         LUT5 (Prop_lut5_I4_O)        0.150     7.190 r  seg/ctr/D_ctr_q[0]_i_3/O
                         net (fo=1, routed)           0.718     7.908    seg/ctr/D_ctr_q[0]_i_3_n_0
    SLICE_X62Y55         LUT6 (Prop_lut6_I1_O)        0.328     8.236 r  seg/ctr/D_ctr_q[0]_i_1__0/O
                         net (fo=19, routed)          0.871     9.107    seg/ctr/D_ctr_q[0]_i_1__0_n_0
    SLICE_X63Y59         FDRE                                         r  seg/ctr/D_ctr_q_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.507    14.911    seg/ctr/CLK
    SLICE_X63Y59         FDRE                                         r  seg/ctr/D_ctr_q_reg[18]/C
                         clock pessimism              0.272    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X63Y59         FDRE (Setup_fdre_C_R)       -0.429    14.719    seg/ctr/D_ctr_q_reg[18]
  -------------------------------------------------------------------
                         required time                         14.719    
                         arrival time                          -9.107    
  -------------------------------------------------------------------
                         slack                                  5.612    

Slack (MET) :             5.654ns  (required time - arrival time)
  Source:                 colourCtr/driver/D_rst_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            colourCtr/driver/D_rst_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.347ns  (logic 1.811ns (41.665%)  route 2.536ns (58.335%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.625     5.209    colourCtr/driver/CLK
    SLICE_X58Y56         FDRE                                         r  colourCtr/driver/D_rst_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y56         FDRE (Prop_fdre_C_Q)         0.456     5.665 f  colourCtr/driver/D_rst_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.813     6.478    colourCtr/driver/D_rst_ctr_q_reg[7]
    SLICE_X59Y57         LUT4 (Prop_lut4_I1_O)        0.124     6.602 r  colourCtr/driver/FSM_sequential_D_state_q[1]_i_11/O
                         net (fo=2, routed)           0.677     7.279    colourCtr/driver/FSM_sequential_D_state_q[1]_i_11_n_0
    SLICE_X59Y57         LUT6 (Prop_lut6_I0_O)        0.124     7.403 r  colourCtr/driver/D_rst_ctr_q[0]_i_3/O
                         net (fo=17, routed)          1.046     8.449    colourCtr/driver/D_rst_ctr_q[0]_i_3_n_0
    SLICE_X58Y55         LUT2 (Prop_lut2_I1_O)        0.124     8.573 r  colourCtr/driver/D_rst_ctr_q[0]_i_8/O
                         net (fo=1, routed)           0.000     8.573    colourCtr/driver/D_rst_ctr_q[0]_i_8_n_0
    SLICE_X58Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.105 r  colourCtr/driver/D_rst_ctr_q_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.105    colourCtr/driver/D_rst_ctr_q_reg[0]_i_2_n_0
    SLICE_X58Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.219 r  colourCtr/driver/D_rst_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.219    colourCtr/driver/D_rst_ctr_q_reg[4]_i_1_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.333 r  colourCtr/driver/D_rst_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.333    colourCtr/driver/D_rst_ctr_q_reg[8]_i_1_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.556 r  colourCtr/driver/D_rst_ctr_q_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.556    colourCtr/driver/D_rst_ctr_q_reg[12]_i_1_n_7
    SLICE_X58Y58         FDRE                                         r  colourCtr/driver/D_rst_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.507    14.911    colourCtr/driver/CLK
    SLICE_X58Y58         FDRE                                         r  colourCtr/driver/D_rst_ctr_q_reg[12]/C
                         clock pessimism              0.272    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X58Y58         FDRE (Setup_fdre_C_D)        0.062    15.210    colourCtr/driver/D_rst_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         15.210    
                         arrival time                          -9.556    
  -------------------------------------------------------------------
                         slack                                  5.654    

Slack (MET) :             5.657ns  (required time - arrival time)
  Source:                 colourCtr/driver/D_rst_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            colourCtr/driver/D_rst_ctr_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.344ns  (logic 1.808ns (41.625%)  route 2.536ns (58.375%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.625     5.209    colourCtr/driver/CLK
    SLICE_X58Y56         FDRE                                         r  colourCtr/driver/D_rst_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y56         FDRE (Prop_fdre_C_Q)         0.456     5.665 f  colourCtr/driver/D_rst_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.813     6.478    colourCtr/driver/D_rst_ctr_q_reg[7]
    SLICE_X59Y57         LUT4 (Prop_lut4_I1_O)        0.124     6.602 r  colourCtr/driver/FSM_sequential_D_state_q[1]_i_11/O
                         net (fo=2, routed)           0.677     7.279    colourCtr/driver/FSM_sequential_D_state_q[1]_i_11_n_0
    SLICE_X59Y57         LUT6 (Prop_lut6_I0_O)        0.124     7.403 r  colourCtr/driver/D_rst_ctr_q[0]_i_3/O
                         net (fo=17, routed)          1.046     8.449    colourCtr/driver/D_rst_ctr_q[0]_i_3_n_0
    SLICE_X58Y55         LUT2 (Prop_lut2_I1_O)        0.124     8.573 r  colourCtr/driver/D_rst_ctr_q[0]_i_8/O
                         net (fo=1, routed)           0.000     8.573    colourCtr/driver/D_rst_ctr_q[0]_i_8_n_0
    SLICE_X58Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.105 r  colourCtr/driver/D_rst_ctr_q_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.105    colourCtr/driver/D_rst_ctr_q_reg[0]_i_2_n_0
    SLICE_X58Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.219 r  colourCtr/driver/D_rst_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.219    colourCtr/driver/D_rst_ctr_q_reg[4]_i_1_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.553 r  colourCtr/driver/D_rst_ctr_q_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.553    colourCtr/driver/D_rst_ctr_q_reg[8]_i_1_n_6
    SLICE_X58Y57         FDRE                                         r  colourCtr/driver/D_rst_ctr_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.507    14.911    colourCtr/driver/CLK
    SLICE_X58Y57         FDRE                                         r  colourCtr/driver/D_rst_ctr_q_reg[9]/C
                         clock pessimism              0.272    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X58Y57         FDRE (Setup_fdre_C_D)        0.062    15.210    colourCtr/driver/D_rst_ctr_q_reg[9]
  -------------------------------------------------------------------
                         required time                         15.210    
                         arrival time                          -9.553    
  -------------------------------------------------------------------
                         slack                                  5.657    

Slack (MET) :             5.678ns  (required time - arrival time)
  Source:                 colourCtr/driver/D_rst_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            colourCtr/driver/D_rst_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 1.787ns (41.341%)  route 2.536ns (58.659%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.625     5.209    colourCtr/driver/CLK
    SLICE_X58Y56         FDRE                                         r  colourCtr/driver/D_rst_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y56         FDRE (Prop_fdre_C_Q)         0.456     5.665 f  colourCtr/driver/D_rst_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.813     6.478    colourCtr/driver/D_rst_ctr_q_reg[7]
    SLICE_X59Y57         LUT4 (Prop_lut4_I1_O)        0.124     6.602 r  colourCtr/driver/FSM_sequential_D_state_q[1]_i_11/O
                         net (fo=2, routed)           0.677     7.279    colourCtr/driver/FSM_sequential_D_state_q[1]_i_11_n_0
    SLICE_X59Y57         LUT6 (Prop_lut6_I0_O)        0.124     7.403 r  colourCtr/driver/D_rst_ctr_q[0]_i_3/O
                         net (fo=17, routed)          1.046     8.449    colourCtr/driver/D_rst_ctr_q[0]_i_3_n_0
    SLICE_X58Y55         LUT2 (Prop_lut2_I1_O)        0.124     8.573 r  colourCtr/driver/D_rst_ctr_q[0]_i_8/O
                         net (fo=1, routed)           0.000     8.573    colourCtr/driver/D_rst_ctr_q[0]_i_8_n_0
    SLICE_X58Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.105 r  colourCtr/driver/D_rst_ctr_q_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.105    colourCtr/driver/D_rst_ctr_q_reg[0]_i_2_n_0
    SLICE_X58Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.219 r  colourCtr/driver/D_rst_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.219    colourCtr/driver/D_rst_ctr_q_reg[4]_i_1_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.532 r  colourCtr/driver/D_rst_ctr_q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.532    colourCtr/driver/D_rst_ctr_q_reg[8]_i_1_n_4
    SLICE_X58Y57         FDRE                                         r  colourCtr/driver/D_rst_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.507    14.911    colourCtr/driver/CLK
    SLICE_X58Y57         FDRE                                         r  colourCtr/driver/D_rst_ctr_q_reg[11]/C
                         clock pessimism              0.272    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X58Y57         FDRE (Setup_fdre_C_D)        0.062    15.210    colourCtr/driver/D_rst_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         15.210    
                         arrival time                          -9.532    
  -------------------------------------------------------------------
                         slack                                  5.678    

Slack (MET) :             5.752ns  (required time - arrival time)
  Source:                 colourCtr/driver/D_rst_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            colourCtr/driver/D_rst_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.249ns  (logic 1.713ns (40.319%)  route 2.536ns (59.681%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.625     5.209    colourCtr/driver/CLK
    SLICE_X58Y56         FDRE                                         r  colourCtr/driver/D_rst_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y56         FDRE (Prop_fdre_C_Q)         0.456     5.665 f  colourCtr/driver/D_rst_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.813     6.478    colourCtr/driver/D_rst_ctr_q_reg[7]
    SLICE_X59Y57         LUT4 (Prop_lut4_I1_O)        0.124     6.602 r  colourCtr/driver/FSM_sequential_D_state_q[1]_i_11/O
                         net (fo=2, routed)           0.677     7.279    colourCtr/driver/FSM_sequential_D_state_q[1]_i_11_n_0
    SLICE_X59Y57         LUT6 (Prop_lut6_I0_O)        0.124     7.403 r  colourCtr/driver/D_rst_ctr_q[0]_i_3/O
                         net (fo=17, routed)          1.046     8.449    colourCtr/driver/D_rst_ctr_q[0]_i_3_n_0
    SLICE_X58Y55         LUT2 (Prop_lut2_I1_O)        0.124     8.573 r  colourCtr/driver/D_rst_ctr_q[0]_i_8/O
                         net (fo=1, routed)           0.000     8.573    colourCtr/driver/D_rst_ctr_q[0]_i_8_n_0
    SLICE_X58Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.105 r  colourCtr/driver/D_rst_ctr_q_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.105    colourCtr/driver/D_rst_ctr_q_reg[0]_i_2_n_0
    SLICE_X58Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.219 r  colourCtr/driver/D_rst_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.219    colourCtr/driver/D_rst_ctr_q_reg[4]_i_1_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.458 r  colourCtr/driver/D_rst_ctr_q_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.458    colourCtr/driver/D_rst_ctr_q_reg[8]_i_1_n_5
    SLICE_X58Y57         FDRE                                         r  colourCtr/driver/D_rst_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.507    14.911    colourCtr/driver/CLK
    SLICE_X58Y57         FDRE                                         r  colourCtr/driver/D_rst_ctr_q_reg[10]/C
                         clock pessimism              0.272    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X58Y57         FDRE (Setup_fdre_C_D)        0.062    15.210    colourCtr/driver/D_rst_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         15.210    
                         arrival time                          -9.458    
  -------------------------------------------------------------------
                         slack                                  5.752    

Slack (MET) :             5.756ns  (required time - arrival time)
  Source:                 seg/ctr/D_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/ctr/D_ctr_q_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.755ns  (logic 1.058ns (28.179%)  route 2.697ns (71.821%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.625     5.209    seg/ctr/CLK
    SLICE_X63Y58         FDRE                                         r  seg/ctr/D_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y58         FDRE (Prop_fdre_C_Q)         0.456     5.665 r  seg/ctr/D_ctr_q_reg[14]/Q
                         net (fo=2, routed)           0.799     6.464    seg/ctr/D_ctr_q_reg[14]
    SLICE_X64Y58         LUT4 (Prop_lut4_I0_O)        0.124     6.588 r  seg/ctr/D_ctr_q[0]_i_6/O
                         net (fo=1, routed)           0.452     7.040    seg/ctr/D_ctr_q[0]_i_6_n_0
    SLICE_X64Y58         LUT5 (Prop_lut5_I4_O)        0.150     7.190 r  seg/ctr/D_ctr_q[0]_i_3/O
                         net (fo=1, routed)           0.718     7.908    seg/ctr/D_ctr_q[0]_i_3_n_0
    SLICE_X62Y55         LUT6 (Prop_lut6_I1_O)        0.328     8.236 r  seg/ctr/D_ctr_q[0]_i_1__0/O
                         net (fo=19, routed)          0.728     8.964    seg/ctr/D_ctr_q[0]_i_1__0_n_0
    SLICE_X63Y57         FDRE                                         r  seg/ctr/D_ctr_q_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.508    14.912    seg/ctr/CLK
    SLICE_X63Y57         FDRE                                         r  seg/ctr/D_ctr_q_reg[10]/C
                         clock pessimism              0.272    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X63Y57         FDRE (Setup_fdre_C_R)       -0.429    14.720    seg/ctr/D_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         14.720    
                         arrival time                          -8.964    
  -------------------------------------------------------------------
                         slack                                  5.756    

Slack (MET) :             5.756ns  (required time - arrival time)
  Source:                 seg/ctr/D_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/ctr/D_ctr_q_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.755ns  (logic 1.058ns (28.179%)  route 2.697ns (71.821%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.625     5.209    seg/ctr/CLK
    SLICE_X63Y58         FDRE                                         r  seg/ctr/D_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y58         FDRE (Prop_fdre_C_Q)         0.456     5.665 r  seg/ctr/D_ctr_q_reg[14]/Q
                         net (fo=2, routed)           0.799     6.464    seg/ctr/D_ctr_q_reg[14]
    SLICE_X64Y58         LUT4 (Prop_lut4_I0_O)        0.124     6.588 r  seg/ctr/D_ctr_q[0]_i_6/O
                         net (fo=1, routed)           0.452     7.040    seg/ctr/D_ctr_q[0]_i_6_n_0
    SLICE_X64Y58         LUT5 (Prop_lut5_I4_O)        0.150     7.190 r  seg/ctr/D_ctr_q[0]_i_3/O
                         net (fo=1, routed)           0.718     7.908    seg/ctr/D_ctr_q[0]_i_3_n_0
    SLICE_X62Y55         LUT6 (Prop_lut6_I1_O)        0.328     8.236 r  seg/ctr/D_ctr_q[0]_i_1__0/O
                         net (fo=19, routed)          0.728     8.964    seg/ctr/D_ctr_q[0]_i_1__0_n_0
    SLICE_X63Y57         FDRE                                         r  seg/ctr/D_ctr_q_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.508    14.912    seg/ctr/CLK
    SLICE_X63Y57         FDRE                                         r  seg/ctr/D_ctr_q_reg[11]/C
                         clock pessimism              0.272    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X63Y57         FDRE (Setup_fdre_C_R)       -0.429    14.720    seg/ctr/D_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         14.720    
                         arrival time                          -8.964    
  -------------------------------------------------------------------
                         slack                                  5.756    

Slack (MET) :             5.756ns  (required time - arrival time)
  Source:                 seg/ctr/D_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/ctr/D_ctr_q_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.755ns  (logic 1.058ns (28.179%)  route 2.697ns (71.821%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.625     5.209    seg/ctr/CLK
    SLICE_X63Y58         FDRE                                         r  seg/ctr/D_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y58         FDRE (Prop_fdre_C_Q)         0.456     5.665 r  seg/ctr/D_ctr_q_reg[14]/Q
                         net (fo=2, routed)           0.799     6.464    seg/ctr/D_ctr_q_reg[14]
    SLICE_X64Y58         LUT4 (Prop_lut4_I0_O)        0.124     6.588 r  seg/ctr/D_ctr_q[0]_i_6/O
                         net (fo=1, routed)           0.452     7.040    seg/ctr/D_ctr_q[0]_i_6_n_0
    SLICE_X64Y58         LUT5 (Prop_lut5_I4_O)        0.150     7.190 r  seg/ctr/D_ctr_q[0]_i_3/O
                         net (fo=1, routed)           0.718     7.908    seg/ctr/D_ctr_q[0]_i_3_n_0
    SLICE_X62Y55         LUT6 (Prop_lut6_I1_O)        0.328     8.236 r  seg/ctr/D_ctr_q[0]_i_1__0/O
                         net (fo=19, routed)          0.728     8.964    seg/ctr/D_ctr_q[0]_i_1__0_n_0
    SLICE_X63Y57         FDRE                                         r  seg/ctr/D_ctr_q_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.508    14.912    seg/ctr/CLK
    SLICE_X63Y57         FDRE                                         r  seg/ctr/D_ctr_q_reg[8]/C
                         clock pessimism              0.272    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X63Y57         FDRE (Setup_fdre_C_R)       -0.429    14.720    seg/ctr/D_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         14.720    
                         arrival time                          -8.964    
  -------------------------------------------------------------------
                         slack                                  5.756    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 reset_cond/D_stage_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/D_stage_q_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.592     1.536    reset_cond/CLK
    SLICE_X65Y57         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y57         FDPE (Prop_fdpe_C_Q)         0.141     1.677 r  reset_cond/D_stage_q_reg[1]/Q
                         net (fo=1, routed)           0.116     1.793    reset_cond/D_stage_d[2]
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.862     2.052    reset_cond/CLK
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.504     1.549    
    SLICE_X64Y57         FDPE (Hold_fdpe_C_D)         0.059     1.608    reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 colourCtr/D_pulseCount_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            colourCtr/driver/D_update_request_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.227ns (68.571%)  route 0.104ns (31.429%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.591     1.535    colourCtr/CLK
    SLICE_X59Y58         FDSE                                         r  colourCtr/D_pulseCount_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y58         FDSE (Prop_fdse_C_Q)         0.128     1.663 f  colourCtr/D_pulseCount_q_reg[0]/Q
                         net (fo=1, routed)           0.104     1.767    colourCtr/driver/D_pulseCount_q
    SLICE_X60Y57         LUT5 (Prop_lut5_I0_O)        0.099     1.866 r  colourCtr/driver/D_update_request_q_i_1/O
                         net (fo=1, routed)           0.000     1.866    colourCtr/driver/D_update_request_q_i_1_n_0
    SLICE_X60Y57         FDRE                                         r  colourCtr/driver/D_update_request_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.860     2.050    colourCtr/driver/CLK
    SLICE_X60Y57         FDRE                                         r  colourCtr/driver/D_update_request_q_reg/C
                         clock pessimism             -0.500     1.551    
    SLICE_X60Y57         FDRE (Hold_fdre_C_D)         0.120     1.671    colourCtr/driver/D_update_request_q_reg
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 colourCtr/driver/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            colourCtr/driver/D_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.122%)  route 0.145ns (43.878%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.592     1.536    colourCtr/driver/CLK
    SLICE_X62Y58         FDRE                                         r  colourCtr/driver/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y58         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  colourCtr/driver/D_ctr_q_reg[0]/Q
                         net (fo=8, routed)           0.145     1.822    colourCtr/driver/D_ctr_q[0]
    SLICE_X62Y58         LUT4 (Prop_lut4_I1_O)        0.045     1.867 r  colourCtr/driver/D_ctr_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.867    colourCtr/driver/D_ctr_d__0[2]
    SLICE_X62Y58         FDRE                                         r  colourCtr/driver/D_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.862     2.052    colourCtr/driver/CLK
    SLICE_X62Y58         FDRE                                         r  colourCtr/driver/D_ctr_q_reg[2]/C
                         clock pessimism             -0.517     1.536    
    SLICE_X62Y58         FDRE (Hold_fdre_C_D)         0.092     1.628    colourCtr/driver/D_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 FSM_onehot_D_states_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_D_states_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.183ns (49.932%)  route 0.183ns (50.068%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.592     1.536    clk_IBUF_BUFG
    SLICE_X62Y57         FDRE                                         r  FSM_onehot_D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y57         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  FSM_onehot_D_states_q_reg[0]/Q
                         net (fo=2, routed)           0.183     1.860    reset_cond/FSM_onehot_D_states_q_reg[1]_0
    SLICE_X62Y57         LUT2 (Prop_lut2_I0_O)        0.042     1.902 r  reset_cond/FSM_onehot_D_states_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.902    reset_cond_n_0
    SLICE_X62Y57         FDRE                                         r  FSM_onehot_D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.862     2.052    clk_IBUF_BUFG
    SLICE_X62Y57         FDRE                                         r  FSM_onehot_D_states_q_reg[1]/C
                         clock pessimism             -0.517     1.536    
    SLICE_X62Y57         FDRE (Hold_fdre_C_D)         0.107     1.643    FSM_onehot_D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 colourCtr/driver/D_ctr_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            colourCtr/driver/D_ctr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.591     1.535    colourCtr/driver/CLK
    SLICE_X60Y58         FDRE                                         r  colourCtr/driver/D_ctr_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_fdre_C_Q)         0.164     1.699 r  colourCtr/driver/D_ctr_q_reg[5]/Q
                         net (fo=6, routed)           0.186     1.885    colourCtr/driver/D_ctr_q[5]
    SLICE_X60Y58         LUT4 (Prop_lut4_I1_O)        0.043     1.928 r  colourCtr/driver/D_ctr_q[6]_i_2/O
                         net (fo=1, routed)           0.000     1.928    colourCtr/driver/D_ctr_d__0[6]
    SLICE_X60Y58         FDRE                                         r  colourCtr/driver/D_ctr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.860     2.050    colourCtr/driver/CLK
    SLICE_X60Y58         FDRE                                         r  colourCtr/driver/D_ctr_q_reg[6]/C
                         clock pessimism             -0.516     1.535    
    SLICE_X60Y58         FDRE (Hold_fdre_C_D)         0.131     1.666    colourCtr/driver/D_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 seg/ctr/D_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/ctr/D_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.592     1.536    seg/ctr/CLK
    SLICE_X63Y57         FDRE                                         r  seg/ctr/D_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  seg/ctr/D_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.120     1.797    seg/ctr/D_ctr_q_reg[11]
    SLICE_X63Y57         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.905 r  seg/ctr/D_ctr_q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.905    seg/ctr/D_ctr_q_reg[8]_i_1_n_4
    SLICE_X63Y57         FDRE                                         r  seg/ctr/D_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.862     2.052    seg/ctr/CLK
    SLICE_X63Y57         FDRE                                         r  seg/ctr/D_ctr_q_reg[11]/C
                         clock pessimism             -0.517     1.536    
    SLICE_X63Y57         FDRE (Hold_fdre_C_D)         0.105     1.641    seg/ctr/D_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 seg/ctr/D_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/ctr/D_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.592     1.536    seg/ctr/CLK
    SLICE_X63Y58         FDRE                                         r  seg/ctr/D_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y58         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  seg/ctr/D_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.120     1.797    seg/ctr/D_ctr_q_reg[15]
    SLICE_X63Y58         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.905 r  seg/ctr/D_ctr_q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.905    seg/ctr/D_ctr_q_reg[12]_i_1_n_4
    SLICE_X63Y58         FDRE                                         r  seg/ctr/D_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.862     2.052    seg/ctr/CLK
    SLICE_X63Y58         FDRE                                         r  seg/ctr/D_ctr_q_reg[15]/C
                         clock pessimism             -0.517     1.536    
    SLICE_X63Y58         FDRE (Hold_fdre_C_D)         0.105     1.641    seg/ctr/D_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 seg/ctr/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/ctr/D_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.593     1.537    seg/ctr/CLK
    SLICE_X63Y55         FDRE                                         r  seg/ctr/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y55         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  seg/ctr/D_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.120     1.798    seg/ctr/D_ctr_q_reg[3]
    SLICE_X63Y55         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.906 r  seg/ctr/D_ctr_q_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.906    seg/ctr/D_ctr_q_reg[0]_i_2_n_4
    SLICE_X63Y55         FDRE                                         r  seg/ctr/D_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.863     2.053    seg/ctr/CLK
    SLICE_X63Y55         FDRE                                         r  seg/ctr/D_ctr_q_reg[3]/C
                         clock pessimism             -0.517     1.537    
    SLICE_X63Y55         FDRE (Hold_fdre_C_D)         0.105     1.642    seg/ctr/D_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 seg/ctr/D_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/ctr/D_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.593     1.537    seg/ctr/CLK
    SLICE_X63Y56         FDRE                                         r  seg/ctr/D_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y56         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  seg/ctr/D_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.120     1.798    seg/ctr/D_ctr_q_reg[7]
    SLICE_X63Y56         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.906 r  seg/ctr/D_ctr_q_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.906    seg/ctr/D_ctr_q_reg[4]_i_1_n_4
    SLICE_X63Y56         FDRE                                         r  seg/ctr/D_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.863     2.053    seg/ctr/CLK
    SLICE_X63Y56         FDRE                                         r  seg/ctr/D_ctr_q_reg[7]/C
                         clock pessimism             -0.517     1.537    
    SLICE_X63Y56         FDRE (Hold_fdre_C_D)         0.105     1.642    seg/ctr/D_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 colourCtr/driver/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            colourCtr/driver/D_ctr_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.184ns (49.903%)  route 0.185ns (50.097%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.592     1.536    colourCtr/driver/CLK
    SLICE_X62Y58         FDRE                                         r  colourCtr/driver/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y58         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  colourCtr/driver/D_ctr_q_reg[0]/Q
                         net (fo=8, routed)           0.185     1.861    colourCtr/driver/D_ctr_q[0]
    SLICE_X62Y58         LUT4 (Prop_lut4_I3_O)        0.043     1.904 r  colourCtr/driver/D_ctr_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.904    colourCtr/driver/D_ctr_d__0[1]
    SLICE_X62Y58         FDRE                                         r  colourCtr/driver/D_ctr_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.862     2.052    colourCtr/driver/CLK
    SLICE_X62Y58         FDRE                                         r  colourCtr/driver/D_ctr_q_reg[1]/C
                         clock pessimism             -0.517     1.536    
    SLICE_X62Y58         FDRE (Hold_fdre_C_D)         0.104     1.640    colourCtr/driver/D_ctr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y57   FSM_onehot_D_states_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y57   FSM_onehot_D_states_q_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X59Y58   colourCtr/D_pulseCount_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y56   colourCtr/driver/D_bit_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y56   colourCtr/driver/D_bit_ctr_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y56   colourCtr/driver/D_bit_ctr_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y56   colourCtr/driver/D_bit_ctr_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y56   colourCtr/driver/D_bit_ctr_q_reg[4]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X59Y58   colourCtr/driver/D_clear_request_q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y57   FSM_onehot_D_states_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y57   FSM_onehot_D_states_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y57   FSM_onehot_D_states_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y57   FSM_onehot_D_states_q_reg[1]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X59Y58   colourCtr/D_pulseCount_q_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X59Y58   colourCtr/D_pulseCount_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y56   colourCtr/driver/D_bit_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y56   colourCtr/driver/D_bit_ctr_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y56   colourCtr/driver/D_bit_ctr_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y56   colourCtr/driver/D_bit_ctr_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y57   FSM_onehot_D_states_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y57   FSM_onehot_D_states_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y57   FSM_onehot_D_states_q_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y57   FSM_onehot_D_states_q_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X59Y58   colourCtr/D_pulseCount_q_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X59Y58   colourCtr/D_pulseCount_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y56   colourCtr/driver/D_bit_ctr_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y56   colourCtr/driver/D_bit_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y56   colourCtr/driver/D_bit_ctr_q_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y56   colourCtr/driver/D_bit_ctr_q_reg[1]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        7.596ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.737ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.596ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            colourCtr/reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.780ns  (logic 0.668ns (37.538%)  route 1.112ns (62.462%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.625     5.209    reset_cond/CLK
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDPE (Prop_fdpe_C_Q)         0.518     5.727 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=7, routed)           0.627     6.354    reset_cond/Q[0]
    SLICE_X64Y56         LUT1 (Prop_lut1_I0_O)        0.150     6.504 f  reset_cond/D_stage_q[0]_i_1/O
                         net (fo=4, routed)           0.484     6.989    colourCtr/reset_cond/D_stage_q_reg[3]_0
    SLICE_X64Y55         FDPE                                         f  colourCtr/reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.509    14.913    colourCtr/reset_cond/CLK
    SLICE_X64Y55         FDPE                                         r  colourCtr/reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.272    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X64Y55         FDPE (Recov_fdpe_C_PRE)     -0.565    14.585    colourCtr/reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.585    
                         arrival time                          -6.989    
  -------------------------------------------------------------------
                         slack                                  7.596    

Slack (MET) :             7.596ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            colourCtr/reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.780ns  (logic 0.668ns (37.538%)  route 1.112ns (62.462%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.625     5.209    reset_cond/CLK
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDPE (Prop_fdpe_C_Q)         0.518     5.727 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=7, routed)           0.627     6.354    reset_cond/Q[0]
    SLICE_X64Y56         LUT1 (Prop_lut1_I0_O)        0.150     6.504 f  reset_cond/D_stage_q[0]_i_1/O
                         net (fo=4, routed)           0.484     6.989    colourCtr/reset_cond/D_stage_q_reg[3]_0
    SLICE_X64Y55         FDPE                                         f  colourCtr/reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.509    14.913    colourCtr/reset_cond/CLK
    SLICE_X64Y55         FDPE                                         r  colourCtr/reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.272    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X64Y55         FDPE (Recov_fdpe_C_PRE)     -0.565    14.585    colourCtr/reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.585    
                         arrival time                          -6.989    
  -------------------------------------------------------------------
                         slack                                  7.596    

Slack (MET) :             7.596ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            colourCtr/reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.780ns  (logic 0.668ns (37.538%)  route 1.112ns (62.462%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.625     5.209    reset_cond/CLK
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDPE (Prop_fdpe_C_Q)         0.518     5.727 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=7, routed)           0.627     6.354    reset_cond/Q[0]
    SLICE_X64Y56         LUT1 (Prop_lut1_I0_O)        0.150     6.504 f  reset_cond/D_stage_q[0]_i_1/O
                         net (fo=4, routed)           0.484     6.989    colourCtr/reset_cond/D_stage_q_reg[3]_0
    SLICE_X64Y55         FDPE                                         f  colourCtr/reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.509    14.913    colourCtr/reset_cond/CLK
    SLICE_X64Y55         FDPE                                         r  colourCtr/reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.272    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X64Y55         FDPE (Recov_fdpe_C_PRE)     -0.565    14.585    colourCtr/reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.585    
                         arrival time                          -6.989    
  -------------------------------------------------------------------
                         slack                                  7.596    

Slack (MET) :             7.596ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            colourCtr/reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.780ns  (logic 0.668ns (37.538%)  route 1.112ns (62.462%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.625     5.209    reset_cond/CLK
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDPE (Prop_fdpe_C_Q)         0.518     5.727 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=7, routed)           0.627     6.354    reset_cond/Q[0]
    SLICE_X64Y56         LUT1 (Prop_lut1_I0_O)        0.150     6.504 f  reset_cond/D_stage_q[0]_i_1/O
                         net (fo=4, routed)           0.484     6.989    colourCtr/reset_cond/D_stage_q_reg[3]_0
    SLICE_X64Y55         FDPE                                         f  colourCtr/reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.509    14.913    colourCtr/reset_cond/CLK
    SLICE_X64Y55         FDPE                                         r  colourCtr/reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.272    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X64Y55         FDPE (Recov_fdpe_C_PRE)     -0.565    14.585    colourCtr/reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.585    
                         arrival time                          -6.989    
  -------------------------------------------------------------------
                         slack                                  7.596    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.737ns  (arrival time - required time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            colourCtr/reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.210ns (34.062%)  route 0.407ns (65.938%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.592     1.536    reset_cond/CLK
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDPE (Prop_fdpe_C_Q)         0.164     1.700 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=7, routed)           0.228     1.928    reset_cond/Q[0]
    SLICE_X64Y56         LUT1 (Prop_lut1_I0_O)        0.046     1.974 f  reset_cond/D_stage_q[0]_i_1/O
                         net (fo=4, routed)           0.178     2.152    colourCtr/reset_cond/D_stage_q_reg[3]_0
    SLICE_X64Y55         FDPE                                         f  colourCtr/reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.863     2.053    colourCtr/reset_cond/CLK
    SLICE_X64Y55         FDPE                                         r  colourCtr/reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.501     1.553    
    SLICE_X64Y55         FDPE (Remov_fdpe_C_PRE)     -0.137     1.416    colourCtr/reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           2.152    
  -------------------------------------------------------------------
                         slack                                  0.737    

Slack (MET) :             0.737ns  (arrival time - required time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            colourCtr/reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.210ns (34.062%)  route 0.407ns (65.938%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.592     1.536    reset_cond/CLK
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDPE (Prop_fdpe_C_Q)         0.164     1.700 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=7, routed)           0.228     1.928    reset_cond/Q[0]
    SLICE_X64Y56         LUT1 (Prop_lut1_I0_O)        0.046     1.974 f  reset_cond/D_stage_q[0]_i_1/O
                         net (fo=4, routed)           0.178     2.152    colourCtr/reset_cond/D_stage_q_reg[3]_0
    SLICE_X64Y55         FDPE                                         f  colourCtr/reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.863     2.053    colourCtr/reset_cond/CLK
    SLICE_X64Y55         FDPE                                         r  colourCtr/reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.501     1.553    
    SLICE_X64Y55         FDPE (Remov_fdpe_C_PRE)     -0.137     1.416    colourCtr/reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           2.152    
  -------------------------------------------------------------------
                         slack                                  0.737    

Slack (MET) :             0.737ns  (arrival time - required time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            colourCtr/reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.210ns (34.062%)  route 0.407ns (65.938%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.592     1.536    reset_cond/CLK
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDPE (Prop_fdpe_C_Q)         0.164     1.700 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=7, routed)           0.228     1.928    reset_cond/Q[0]
    SLICE_X64Y56         LUT1 (Prop_lut1_I0_O)        0.046     1.974 f  reset_cond/D_stage_q[0]_i_1/O
                         net (fo=4, routed)           0.178     2.152    colourCtr/reset_cond/D_stage_q_reg[3]_0
    SLICE_X64Y55         FDPE                                         f  colourCtr/reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.863     2.053    colourCtr/reset_cond/CLK
    SLICE_X64Y55         FDPE                                         r  colourCtr/reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.501     1.553    
    SLICE_X64Y55         FDPE (Remov_fdpe_C_PRE)     -0.137     1.416    colourCtr/reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           2.152    
  -------------------------------------------------------------------
                         slack                                  0.737    

Slack (MET) :             0.737ns  (arrival time - required time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            colourCtr/reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.210ns (34.062%)  route 0.407ns (65.938%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.592     1.536    reset_cond/CLK
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDPE (Prop_fdpe_C_Q)         0.164     1.700 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=7, routed)           0.228     1.928    reset_cond/Q[0]
    SLICE_X64Y56         LUT1 (Prop_lut1_I0_O)        0.046     1.974 f  reset_cond/D_stage_q[0]_i_1/O
                         net (fo=4, routed)           0.178     2.152    colourCtr/reset_cond/D_stage_q_reg[3]_0
    SLICE_X64Y55         FDPE                                         f  colourCtr/reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.863     2.053    colourCtr/reset_cond/CLK
    SLICE_X64Y55         FDPE                                         r  colourCtr/reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.501     1.553    
    SLICE_X64Y55         FDPE (Remov_fdpe_C_PRE)     -0.137     1.416    colourCtr/reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           2.152    
  -------------------------------------------------------------------
                         slack                                  0.737    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            30 Endpoints
Min Delay            30 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[1][6]
                            (input port)
  Destination:            io_led[1][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.669ns  (logic 5.039ns (43.180%)  route 6.631ns (56.820%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M6                                                0.000     0.000 r  io_dip[1][6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][6]
    M6                   IBUF (Prop_ibuf_I_O)         1.536     1.536 r  io_led[1][6]_INST_0_i_1/O
                         net (fo=1, routed)           6.631     8.167    io_led[1]_OBUF[6]
    E6                   OBUF (Prop_obuf_I_O)         3.503    11.669 r  io_led[1][6]_INST_0/O
                         net (fo=0)                   0.000    11.669    io_led[1][6]
    E6                                                                r  io_led[1][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0][4]
                            (input port)
  Destination:            io_led[0][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.544ns  (logic 5.064ns (43.869%)  route 6.480ns (56.131%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  io_dip[0][4] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][4]
    T8                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  io_led[0][4]_INST_0_i_1/O
                         net (fo=1, routed)           6.480     7.993    io_led[0]_OBUF[4]
    B4                   OBUF (Prop_obuf_I_O)         3.550    11.544 r  io_led[0][4]_INST_0/O
                         net (fo=0)                   0.000    11.544    io_led[0][4]
    B4                                                                r  io_led[0][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[1][2]
                            (input port)
  Destination:            io_led[1][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.403ns  (logic 5.074ns (44.495%)  route 6.329ns (55.505%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R6                                                0.000     0.000 r  io_dip[1][2] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][2]
    R6                   IBUF (Prop_ibuf_I_O)         1.524     1.524 r  io_led[1][2]_INST_0_i_1/O
                         net (fo=1, routed)           6.329     7.853    io_led[1]_OBUF[2]
    B2                   OBUF (Prop_obuf_I_O)         3.550    11.403 r  io_led[1][2]_INST_0/O
                         net (fo=0)                   0.000    11.403    io_led[1][2]
    B2                                                                r  io_led[1][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[1][4]
                            (input port)
  Destination:            io_led[1][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.317ns  (logic 5.057ns (44.687%)  route 6.259ns (55.313%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T5                                                0.000     0.000 r  io_dip[1][4] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][4]
    T5                   IBUF (Prop_ibuf_I_O)         1.513     1.513 r  io_led[1][4]_INST_0_i_1/O
                         net (fo=1, routed)           6.259     7.772    io_led[1]_OBUF[4]
    E2                   OBUF (Prop_obuf_I_O)         3.544    11.317 r  io_led[1][4]_INST_0/O
                         net (fo=0)                   0.000    11.317    io_led[1][4]
    E2                                                                r  io_led[1][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[1][0]
                            (input port)
  Destination:            io_led[1][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.111ns  (logic 5.071ns (45.642%)  route 6.040ns (54.358%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R7                                                0.000     0.000 r  io_dip[1][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][0]
    R7                   IBUF (Prop_ibuf_I_O)         1.524     1.524 r  io_led[1][0]_INST_0_i_1/O
                         net (fo=1, routed)           6.040     7.563    io_led[1]_OBUF[0]
    F2                   OBUF (Prop_obuf_I_O)         3.547    11.111 r  io_led[1][0]_INST_0/O
                         net (fo=0)                   0.000    11.111    io_led[1][0]
    F2                                                                r  io_led[1][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0][6]
                            (input port)
  Destination:            io_led[0][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.765ns  (logic 5.057ns (46.977%)  route 5.708ns (53.023%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 r  io_dip[0][6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][6]
    T7                   IBUF (Prop_ibuf_I_O)         1.516     1.516 r  io_led[0][6]_INST_0_i_1/O
                         net (fo=1, routed)           5.708     7.224    io_led[0]_OBUF[6]
    F4                   OBUF (Prop_obuf_I_O)         3.541    10.765 r  io_led[0][6]_INST_0/O
                         net (fo=0)                   0.000    10.765    io_led[0][6]
    F4                                                                r  io_led[0][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            io_led[2][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.719ns  (logic 5.034ns (46.963%)  route 5.685ns (53.037%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    R5                   IBUF (Prop_ibuf_I_O)         1.509     1.509 r  io_led[2][0]_INST_0_i_1/O
                         net (fo=1, routed)           5.685     7.194    io_led[2]_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         3.525    10.719 r  io_led[2][0]_INST_0/O
                         net (fo=0)                   0.000    10.719    io_led[2][0]
    G2                                                                r  io_led[2][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_button[3]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.673ns  (logic 5.017ns (47.011%)  route 5.655ns (52.989%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 r  io_button[3] (IN)
                         net (fo=0)                   0.000     0.000    io_button[3]
    B7                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  io_button_IBUF[3]_inst/O
                         net (fo=1, routed)           5.655     7.157    led_OBUF[3]
    L13                  OBUF (Prop_obuf_I_O)         3.515    10.673 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.673    led[3]
    L13                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][2]
                            (input port)
  Destination:            io_led[2][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.465ns  (logic 5.034ns (48.109%)  route 5.430ns (51.891%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T9                                                0.000     0.000 r  io_dip[2][2] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][2]
    T9                   IBUF (Prop_ibuf_I_O)         1.513     1.513 r  io_led[2][2]_INST_0_i_1/O
                         net (fo=1, routed)           5.430     6.943    io_led[2]_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         3.521    10.465 r  io_led[2][2]_INST_0/O
                         net (fo=0)                   0.000    10.465    io_led[2][2]
    H2                                                                r  io_led[2][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.394ns  (logic 5.005ns (48.152%)  route 5.389ns (51.848%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    C6                   IBUF (Prop_ibuf_I_O)         1.492     1.492 r  io_button_IBUF[0]_inst/O
                         net (fo=1, routed)           5.389     6.881    led_OBUF[0]
    K13                  OBUF (Prop_obuf_I_O)         3.513    10.394 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.394    led[0]
    K13                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[2][6]
                            (input port)
  Destination:            io_led[2][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.820ns  (logic 1.451ns (79.721%)  route 0.369ns (20.279%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[2][6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][6]
    K3                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  io_led[2][6]_INST_0_i_1/O
                         net (fo=1, routed)           0.369     0.590    io_led[2]_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.230     1.820 r  io_led[2][6]_INST_0/O
                         net (fo=0)                   0.000     1.820    io_led[2][6]
    L3                                                                r  io_led[2][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][7]
                            (input port)
  Destination:            io_led[2][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.833ns  (logic 1.464ns (79.868%)  route 0.369ns (20.132%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[2][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][7]
    K2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  io_led[2][7]_INST_0_i_1/O
                         net (fo=1, routed)           0.369     0.601    io_led[2]_OBUF[7]
    L2                   OBUF (Prop_obuf_I_O)         1.232     1.833 r  io_led[2][7]_INST_0/O
                         net (fo=0)                   0.000     1.833    io_led[2][7]
    L2                                                                r  io_led[2][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][1]
                            (input port)
  Destination:            io_led[2][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.840ns  (logic 1.471ns (79.942%)  route 0.369ns (20.058%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H4                                                0.000     0.000 r  io_dip[2][1] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][1]
    H4                   IBUF (Prop_ibuf_I_O)         0.244     0.244 r  io_led[2][1]_INST_0_i_1/O
                         net (fo=1, routed)           0.369     0.613    io_led[2]_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.227     1.840 r  io_led[2][1]_INST_0/O
                         net (fo=0)                   0.000     1.840    io_led[2][1]
    G1                                                                r  io_led[2][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][3]
                            (input port)
  Destination:            io_led[2][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.849ns  (logic 1.480ns (80.043%)  route 0.369ns (19.957%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H3                                                0.000     0.000 r  io_dip[2][3] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][3]
    H3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  io_led[2][3]_INST_0_i_1/O
                         net (fo=1, routed)           0.369     0.626    io_led[2]_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.223     1.849 r  io_led[2][3]_INST_0/O
                         net (fo=0)                   0.000     1.849    io_led[2][3]
    H1                                                                r  io_led[2][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][5]
                            (input port)
  Destination:            io_led[2][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.864ns  (logic 1.469ns (78.839%)  route 0.394ns (21.161%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  io_dip[2][5] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][5]
    J4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  io_led[2][5]_INST_0_i_1/O
                         net (fo=1, routed)           0.394     0.634    io_led[2]_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     1.864 r  io_led[2][5]_INST_0/O
                         net (fo=0)                   0.000     1.864    io_led[2][5]
    J1                                                                r  io_led[2][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][4]
                            (input port)
  Destination:            io_led[2][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.477ns (78.930%)  route 0.394ns (21.070%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 r  io_dip[2][4] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][4]
    J5                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  io_led[2][4]_INST_0_i_1/O
                         net (fo=1, routed)           0.394     0.637    io_led[2]_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     1.872 r  io_led[2][4]_INST_0/O
                         net (fo=0)                   0.000     1.872    io_led[2][4]
    K1                                                                r  io_led[2][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[1][5]
                            (input port)
  Destination:            io_led[1][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.886ns  (logic 1.517ns (80.433%)  route 0.369ns (19.567%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B1                                                0.000     0.000 r  io_dip[1][5] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][5]
    B1                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  io_led[1][5]_INST_0_i_1/O
                         net (fo=1, routed)           0.369     0.632    io_led[1]_OBUF[5]
    D1                   OBUF (Prop_obuf_I_O)         1.254     1.886 r  io_led[1][5]_INST_0/O
                         net (fo=0)                   0.000     1.886    io_led[1][5]
    D1                                                                r  io_led[1][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[1][3]
                            (input port)
  Destination:            io_led[1][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.896ns  (logic 1.528ns (80.544%)  route 0.369ns (19.456%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  io_dip[1][3] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][3]
    C2                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  io_led[1][3]_INST_0_i_1/O
                         net (fo=1, routed)           0.369     0.637    io_led[1]_OBUF[3]
    A2                   OBUF (Prop_obuf_I_O)         1.259     1.896 r  io_led[1][3]_INST_0/O
                         net (fo=0)                   0.000     1.896    io_led[1][3]
    A2                                                                r  io_led[1][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0][1]
                            (input port)
  Destination:            io_led[0][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.946ns  (logic 1.485ns (76.339%)  route 0.460ns (23.661%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D5                                                0.000     0.000 r  io_dip[0][1] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][1]
    D5                   IBUF (Prop_ibuf_I_O)         0.239     0.239 r  io_led[0][1]_INST_0_i_1/O
                         net (fo=1, routed)           0.460     0.699    io_led[0]_OBUF[1]
    B5                   OBUF (Prop_obuf_I_O)         1.246     1.946 r  io_led[0][1]_INST_0/O
                         net (fo=0)                   0.000     1.946    io_led[0][1]
    B5                                                                r  io_led[0][1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seg/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_select[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.030ns  (logic 4.379ns (43.657%)  route 5.651ns (56.343%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.624     5.208    seg/ctr/CLK
    SLICE_X63Y59         FDRE                                         r  seg/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.456     5.664 r  seg/ctr/D_ctr_q_reg[16]/Q
                         net (fo=12, routed)          0.863     6.527    seg/ctr/S[0]
    SLICE_X62Y58         LUT3 (Prop_lut3_I1_O)        0.149     6.676 r  seg/ctr/io_select_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.788    11.464    io_select_OBUF[3]
    P9                   OBUF (Prop_obuf_I_O)         3.774    15.238 r  io_select_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.238    io_select[3]
    P9                                                                r  io_select[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/D_ctr_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_select[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.955ns  (logic 4.146ns (41.645%)  route 5.809ns (58.355%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.624     5.208    seg/ctr/CLK
    SLICE_X63Y59         FDRE                                         r  seg/ctr/D_ctr_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.456     5.664 f  seg/ctr/D_ctr_q_reg[18]/Q
                         net (fo=12, routed)          0.996     6.660    seg/ctr/S[2]
    SLICE_X64Y58         LUT3 (Prop_lut3_I1_O)        0.124     6.784 r  seg/ctr/io_select_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.813    11.597    io_select_OBUF[2]
    N9                   OBUF (Prop_obuf_I_O)         3.566    15.163 r  io_select_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.163    io_select[2]
    N9                                                                r  io_select[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_select[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.865ns  (logic 4.156ns (42.128%)  route 5.709ns (57.872%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.624     5.208    seg/ctr/CLK
    SLICE_X63Y59         FDRE                                         r  seg/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.456     5.664 r  seg/ctr/D_ctr_q_reg[16]/Q
                         net (fo=12, routed)          0.701     6.365    seg/ctr/S[0]
    SLICE_X64Y58         LUT3 (Prop_lut3_I1_O)        0.124     6.489 r  seg/ctr/io_select_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           5.008    11.497    io_select_OBUF[1]
    R8                   OBUF (Prop_obuf_I_O)         3.576    15.073 r  io_select_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.073    io_select[1]
    R8                                                                r  io_select[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_select[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.251ns  (logic 4.162ns (44.985%)  route 5.089ns (55.015%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.624     5.208    seg/ctr/CLK
    SLICE_X63Y59         FDRE                                         r  seg/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.456     5.664 f  seg/ctr/D_ctr_q_reg[16]/Q
                         net (fo=12, routed)          0.863     6.527    seg/ctr/S[0]
    SLICE_X62Y58         LUT3 (Prop_lut3_I0_O)        0.124     6.651 r  seg/ctr/io_select_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.226    10.877    io_select_OBUF[0]
    P8                   OBUF (Prop_obuf_I_O)         3.582    14.459 r  io_select_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.459    io_select[0]
    P8                                                                r  io_select[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 colourCtr/driver/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.183ns  (logic 4.429ns (54.125%)  route 3.754ns (45.875%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.624     5.208    colourCtr/driver/CLK
    SLICE_X60Y58         FDRE                                         r  colourCtr/driver/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_fdre_C_Q)         0.478     5.686 f  colourCtr/driver/D_ctr_q_reg[6]/Q
                         net (fo=5, routed)           1.039     6.725    colourCtr/driver/D_ctr_q[6]
    SLICE_X61Y57         LUT6 (Prop_lut6_I0_O)        0.295     7.020 r  colourCtr/driver/data_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.649     7.669    colourCtr/driver/data_OBUF_inst_i_3_n_0
    SLICE_X62Y57         LUT6 (Prop_lut6_I5_O)        0.124     7.793 r  colourCtr/driver/data_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.066     9.859    data_OBUF
    M1                   OBUF (Prop_obuf_I_O)         3.532    13.391 r  data_OBUF_inst/O
                         net (fo=0)                   0.000    13.391    data
    M1                                                                r  data (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.073ns  (logic 4.139ns (51.268%)  route 3.934ns (48.732%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.624     5.208    seg/ctr/CLK
    SLICE_X63Y59         FDRE                                         r  seg/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.456     5.664 r  seg/ctr/D_ctr_q_reg[16]/Q
                         net (fo=12, routed)          1.441     7.105    seg/ctr/S[0]
    SLICE_X64Y65         LUT6 (Prop_lut6_I2_O)        0.124     7.229 r  seg/ctr/io_segment_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.493     9.722    io_segment_OBUF[3]
    C3                   OBUF (Prop_obuf_I_O)         3.559    13.281 r  io_segment_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.281    io_segment[3]
    C3                                                                r  io_segment[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/D_ctr_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.823ns  (logic 4.129ns (52.780%)  route 3.694ns (47.220%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.624     5.208    seg/ctr/CLK
    SLICE_X63Y59         FDRE                                         r  seg/ctr/D_ctr_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.456     5.664 r  seg/ctr/D_ctr_q_reg[18]/Q
                         net (fo=12, routed)          1.388     7.052    pts_ctr/forLoop_idx_0_984609999[0].dctr/M_ctr_value[2]
    SLICE_X64Y65         LUT6 (Prop_lut6_I2_O)        0.124     7.176 r  pts_ctr/forLoop_idx_0_984609999[0].dctr/io_segment_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.306     9.482    io_segment_OBUF[0]
    C1                   OBUF (Prop_obuf_I_O)         3.549    13.031 r  io_segment_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.031    io_segment[0]
    C1                                                                r  io_segment[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/D_ctr_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.593ns  (logic 4.127ns (54.350%)  route 3.466ns (45.650%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.624     5.208    seg/ctr/CLK
    SLICE_X63Y59         FDRE                                         r  seg/ctr/D_ctr_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.456     5.664 r  seg/ctr/D_ctr_q_reg[18]/Q
                         net (fo=12, routed)          1.378     7.042    pts_ctr/forLoop_idx_0_984609999[0].dctr/M_ctr_value[2]
    SLICE_X64Y65         LUT6 (Prop_lut6_I5_O)        0.124     7.166 r  pts_ctr/forLoop_idx_0_984609999[0].dctr/io_segment_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.088     9.254    io_segment_OBUF[4]
    E3                   OBUF (Prop_obuf_I_O)         3.547    12.801 r  io_segment_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.801    io_segment[4]
    E3                                                                r  io_segment[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.461ns  (logic 4.154ns (55.673%)  route 3.307ns (44.327%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.624     5.208    seg/ctr/CLK
    SLICE_X63Y59         FDRE                                         r  seg/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.456     5.664 r  seg/ctr/D_ctr_q_reg[16]/Q
                         net (fo=12, routed)          1.202     6.866    pts_ctr/forLoop_idx_0_984609999[0].dctr/M_ctr_value[0]
    SLICE_X64Y63         LUT6 (Prop_lut6_I3_O)        0.124     6.990 r  pts_ctr/forLoop_idx_0_984609999[0].dctr/io_segment_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           2.105     9.095    io_segment_OBUF[2]
    D4                   OBUF (Prop_obuf_I_O)         3.574    12.669 r  io_segment_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.669    io_segment[5]
    D4                                                                r  io_segment[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.408ns  (logic 4.103ns (55.381%)  route 3.306ns (44.619%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.624     5.208    seg/ctr/CLK
    SLICE_X63Y59         FDRE                                         r  seg/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.456     5.664 f  seg/ctr/D_ctr_q_reg[16]/Q
                         net (fo=12, routed)          1.450     7.114    seg/ctr/S[0]
    SLICE_X64Y65         LUT6 (Prop_lut6_I2_O)        0.124     7.238 r  seg/ctr/io_segment_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.855     9.094    io_segment_OBUF[6]
    G5                   OBUF (Prop_obuf_I_O)         3.523    12.616 r  io_segment_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.616    io_segment[6]
    G5                                                                r  io_segment[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pts_ctr/forLoop_idx_0_984609999[0].dctr/D_val_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.018ns  (logic 1.488ns (73.746%)  route 0.530ns (26.254%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.589     1.533    pts_ctr/forLoop_idx_0_984609999[0].dctr/CLK
    SLICE_X64Y63         FDRE                                         r  pts_ctr/forLoop_idx_0_984609999[0].dctr/D_val_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y63         FDRE (Prop_fdre_C_Q)         0.148     1.681 f  pts_ctr/forLoop_idx_0_984609999[0].dctr/D_val_q_reg[3]/Q
                         net (fo=7, routed)           0.193     1.874    pts_ctr/forLoop_idx_0_984609999[0].dctr/D_val_q_reg[3]_0
    SLICE_X64Y63         LUT6 (Prop_lut6_I2_O)        0.098     1.972 r  pts_ctr/forLoop_idx_0_984609999[0].dctr/io_segment_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.337     2.308    io_segment_OBUF[1]
    H5                   OBUF (Prop_obuf_I_O)         1.242     3.550 r  io_segment_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.550    io_segment[1]
    H5                                                                r  io_segment[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pts_ctr/forLoop_idx_0_984609999[0].dctr/D_val_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.041ns  (logic 1.470ns (72.023%)  route 0.571ns (27.977%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.589     1.533    pts_ctr/forLoop_idx_0_984609999[0].dctr/CLK
    SLICE_X64Y63         FDRE                                         r  pts_ctr/forLoop_idx_0_984609999[0].dctr/D_val_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y63         FDRE (Prop_fdre_C_Q)         0.148     1.681 r  pts_ctr/forLoop_idx_0_984609999[0].dctr/D_val_q_reg[3]/Q
                         net (fo=7, routed)           0.158     1.838    seg/ctr/M_pts_ctr_digits[0][2]
    SLICE_X64Y65         LUT6 (Prop_lut6_I3_O)        0.098     1.936 r  seg/ctr/io_segment_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.413     2.350    io_segment_OBUF[6]
    G5                   OBUF (Prop_obuf_I_O)         1.224     3.573 r  io_segment_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.573    io_segment[6]
    G5                                                                r  io_segment[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 colourCtr/driver/D_bit_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.068ns  (logic 1.419ns (68.634%)  route 0.649ns (31.366%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.593     1.537    colourCtr/driver/CLK
    SLICE_X62Y56         FDRE                                         r  colourCtr/driver/D_bit_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  colourCtr/driver/D_bit_ctr_q_reg[3]/Q
                         net (fo=5, routed)           0.147     1.825    colourCtr/driver/D_bit_ctr_q[3]
    SLICE_X62Y57         LUT6 (Prop_lut6_I3_O)        0.045     1.870 r  colourCtr/driver/data_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.501     2.371    data_OBUF
    M1                   OBUF (Prop_obuf_I_O)         1.233     3.604 r  data_OBUF_inst/O
                         net (fo=0)                   0.000     3.604    data
    M1                                                                r  data (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.145ns  (logic 1.428ns (66.572%)  route 0.717ns (33.428%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.592     1.536    seg/ctr/CLK
    SLICE_X63Y59         FDRE                                         r  seg/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  seg/ctr/D_ctr_q_reg[17]/Q
                         net (fo=12, routed)          0.287     1.964    pts_ctr/forLoop_idx_0_984609999[0].dctr/M_ctr_value[1]
    SLICE_X64Y63         LUT6 (Prop_lut6_I5_O)        0.045     2.009 r  pts_ctr/forLoop_idx_0_984609999[0].dctr/io_segment_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           0.430     2.439    io_segment_OBUF[2]
    J3                   OBUF (Prop_obuf_I_O)         1.242     3.681 r  io_segment_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.681    io_segment[2]
    J3                                                                r  io_segment[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pts_ctr/forLoop_idx_0_984609999[0].dctr/D_val_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.220ns  (logic 1.457ns (65.605%)  route 0.764ns (34.395%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.589     1.533    pts_ctr/forLoop_idx_0_984609999[0].dctr/CLK
    SLICE_X64Y63         FDRE                                         r  pts_ctr/forLoop_idx_0_984609999[0].dctr/D_val_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y63         FDRE (Prop_fdre_C_Q)         0.164     1.697 f  pts_ctr/forLoop_idx_0_984609999[0].dctr/D_val_q_reg[2]/Q
                         net (fo=7, routed)           0.233     1.929    pts_ctr/forLoop_idx_0_984609999[0].dctr/D_val_q_reg[2]_0
    SLICE_X64Y65         LUT6 (Prop_lut6_I0_O)        0.045     1.974 r  pts_ctr/forLoop_idx_0_984609999[0].dctr/io_segment_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.531     2.506    io_segment_OBUF[4]
    E3                   OBUF (Prop_obuf_I_O)         1.248     3.753 r  io_segment_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.753    io_segment[4]
    E3                                                                r  io_segment[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.295ns  (logic 1.460ns (63.631%)  route 0.835ns (36.369%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.592     1.536    seg/ctr/CLK
    SLICE_X63Y59         FDRE                                         r  seg/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  seg/ctr/D_ctr_q_reg[17]/Q
                         net (fo=12, routed)          0.287     1.964    pts_ctr/forLoop_idx_0_984609999[0].dctr/M_ctr_value[1]
    SLICE_X64Y63         LUT6 (Prop_lut6_I5_O)        0.045     2.009 r  pts_ctr/forLoop_idx_0_984609999[0].dctr/io_segment_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           0.547     2.556    io_segment_OBUF[2]
    D4                   OBUF (Prop_obuf_I_O)         1.274     3.831 r  io_segment_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.831    io_segment[5]
    D4                                                                r  io_segment[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pts_ctr/forLoop_idx_0_984609999[0].dctr/D_val_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.299ns  (logic 1.496ns (65.059%)  route 0.803ns (34.941%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.589     1.533    pts_ctr/forLoop_idx_0_984609999[0].dctr/CLK
    SLICE_X64Y63         FDRE                                         r  pts_ctr/forLoop_idx_0_984609999[0].dctr/D_val_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y63         FDRE (Prop_fdre_C_Q)         0.148     1.681 f  pts_ctr/forLoop_idx_0_984609999[0].dctr/D_val_q_reg[3]/Q
                         net (fo=7, routed)           0.162     1.842    pts_ctr/forLoop_idx_0_984609999[0].dctr/D_val_q_reg[3]_0
    SLICE_X64Y65         LUT6 (Prop_lut6_I4_O)        0.098     1.940 r  pts_ctr/forLoop_idx_0_984609999[0].dctr/io_segment_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.642     2.582    io_segment_OBUF[0]
    C1                   OBUF (Prop_obuf_I_O)         1.250     3.832 r  io_segment_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.832    io_segment[0]
    C1                                                                r  io_segment[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pts_ctr/forLoop_idx_0_984609999[0].dctr/D_val_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.350ns  (logic 1.505ns (64.067%)  route 0.844ns (35.933%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.589     1.533    pts_ctr/forLoop_idx_0_984609999[0].dctr/CLK
    SLICE_X64Y63         FDRE                                         r  pts_ctr/forLoop_idx_0_984609999[0].dctr/D_val_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y63         FDRE (Prop_fdre_C_Q)         0.148     1.681 f  pts_ctr/forLoop_idx_0_984609999[0].dctr/D_val_q_reg[3]/Q
                         net (fo=7, routed)           0.160     1.840    seg/ctr/M_pts_ctr_digits[0][2]
    SLICE_X64Y65         LUT6 (Prop_lut6_I3_O)        0.098     1.938 r  seg/ctr/io_segment_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.685     2.623    io_segment_OBUF[3]
    C3                   OBUF (Prop_obuf_I_O)         1.259     3.882 r  io_segment_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.882    io_segment[3]
    C3                                                                r  io_segment[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_select[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.182ns  (logic 1.468ns (46.132%)  route 1.714ns (53.868%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.592     1.536    seg/ctr/CLK
    SLICE_X63Y59         FDRE                                         r  seg/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.141     1.677 f  seg/ctr/D_ctr_q_reg[17]/Q
                         net (fo=12, routed)          0.179     1.856    seg/ctr/S[1]
    SLICE_X62Y58         LUT3 (Prop_lut3_I2_O)        0.045     1.901 r  seg/ctr/io_select_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.535     3.436    io_select_OBUF[0]
    P8                   OBUF (Prop_obuf_I_O)         1.282     4.718 r  io_select_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.718    io_select[0]
    P8                                                                r  io_select[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_select[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.565ns  (logic 1.463ns (41.021%)  route 2.103ns (58.979%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.592     1.536    seg/ctr/CLK
    SLICE_X63Y59         FDRE                                         r  seg/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.141     1.677 f  seg/ctr/D_ctr_q_reg[17]/Q
                         net (fo=12, routed)          0.129     1.806    seg/ctr/S[1]
    SLICE_X64Y58         LUT3 (Prop_lut3_I2_O)        0.045     1.851 r  seg/ctr/io_select_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.973     3.825    io_select_OBUF[1]
    R8                   OBUF (Prop_obuf_I_O)         1.277     5.101 r  io_select_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.101    io_select[1]
    R8                                                                r  io_select[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.019ns  (logic 1.634ns (23.276%)  route 5.386ns (76.724%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.556     6.066    reset_cond/rst_n_IBUF
    SLICE_X64Y53         LUT1 (Prop_lut1_I0_O)        0.124     6.190 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.830     7.019    reset_cond/M_reset_cond_in
    SLICE_X65Y57         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.508     4.912    reset_cond/CLK
    SLICE_X65Y57         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.019ns  (logic 1.634ns (23.276%)  route 5.386ns (76.724%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.556     6.066    reset_cond/rst_n_IBUF
    SLICE_X64Y53         LUT1 (Prop_lut1_I0_O)        0.124     6.190 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.830     7.019    reset_cond/M_reset_cond_in
    SLICE_X65Y57         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.508     4.912    reset_cond/CLK
    SLICE_X65Y57         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.019ns  (logic 1.634ns (23.276%)  route 5.386ns (76.724%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.556     6.066    reset_cond/rst_n_IBUF
    SLICE_X64Y53         LUT1 (Prop_lut1_I0_O)        0.124     6.190 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.830     7.019    reset_cond/M_reset_cond_in
    SLICE_X64Y57         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.508     4.912    reset_cond/CLK
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.019ns  (logic 1.634ns (23.276%)  route 5.386ns (76.724%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.556     6.066    reset_cond/rst_n_IBUF
    SLICE_X64Y53         LUT1 (Prop_lut1_I0_O)        0.124     6.190 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.830     7.019    reset_cond/M_reset_cond_in
    SLICE_X64Y57         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.508     4.912    reset_cond/CLK
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.814ns  (logic 0.322ns (11.457%)  route 2.492ns (88.543%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.092     2.369    reset_cond/rst_n_IBUF
    SLICE_X64Y53         LUT1 (Prop_lut1_I0_O)        0.045     2.414 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.400     2.814    reset_cond/M_reset_cond_in
    SLICE_X65Y57         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.862     2.052    reset_cond/CLK
    SLICE_X65Y57         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.814ns  (logic 0.322ns (11.457%)  route 2.492ns (88.543%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.092     2.369    reset_cond/rst_n_IBUF
    SLICE_X64Y53         LUT1 (Prop_lut1_I0_O)        0.045     2.414 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.400     2.814    reset_cond/M_reset_cond_in
    SLICE_X65Y57         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.862     2.052    reset_cond/CLK
    SLICE_X65Y57         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.814ns  (logic 0.322ns (11.457%)  route 2.492ns (88.543%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.092     2.369    reset_cond/rst_n_IBUF
    SLICE_X64Y53         LUT1 (Prop_lut1_I0_O)        0.045     2.414 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.400     2.814    reset_cond/M_reset_cond_in
    SLICE_X64Y57         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.862     2.052    reset_cond/CLK
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.814ns  (logic 0.322ns (11.457%)  route 2.492ns (88.543%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.092     2.369    reset_cond/rst_n_IBUF
    SLICE_X64Y53         LUT1 (Prop_lut1_I0_O)        0.045     2.414 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.400     2.814    reset_cond/M_reset_cond_in
    SLICE_X64Y57         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.862     2.052    reset_cond/CLK
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C





