
---------- Begin Simulation Statistics ----------
final_tick                                82307608500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 145685                       # Simulator instruction rate (inst/s)
host_mem_usage                                 678460                       # Number of bytes of host memory used
host_op_rate                                   146043                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   686.41                       # Real time elapsed on the host
host_tick_rate                              119909721                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100245691                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.082308                       # Number of seconds simulated
sim_ticks                                 82307608500                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100245691                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.646152                       # CPI: cycles per instruction
system.cpu.discardedOps                        537568                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        34387386                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.607477                       # IPC: instructions per cycle
system.cpu.numCycles                        164615217                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                39795210     39.70%     39.70% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20704      0.02%     39.72% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       7      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc              102      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::MemRead               47464384     47.35%     87.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              12965284     12.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100245691                       # Class of committed instruction
system.cpu.tickCycles                       130227831                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       114898                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        295614                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           56                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       771638                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          542                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1544760                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            542                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 6047290                       # Number of BP lookups
system.cpu.branchPred.condPredicted           4457288                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            188275                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              4573893                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 4571716                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.952404                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  136249                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                117                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             507                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                274                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              233                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          145                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     57513186                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         57513186                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     57513200                       # number of overall hits
system.cpu.dcache.overall_hits::total        57513200                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       834800                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         834800                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       834816                       # number of overall misses
system.cpu.dcache.overall_misses::total        834816                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  24652321000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  24652321000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  24652321000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  24652321000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     58347986                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     58347986                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     58348016                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     58348016                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014307                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014307                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014308                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014308                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 29530.810973                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 29530.810973                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 29530.244988                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 29530.244988                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       716380                       # number of writebacks
system.cpu.dcache.writebacks::total            716380                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        62559                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        62559                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        62559                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        62559                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       772241                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       772241                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       772252                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       772252                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  22196915000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  22196915000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  22197860500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  22197860500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013235                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013235                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013235                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013235                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 28743.507532                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 28743.507532                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 28744.322449                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 28744.322449                       # average overall mshr miss latency
system.cpu.dcache.replacements                 771228                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     44933427                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        44933427                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       458332                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        458332                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   9361642500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   9361642500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     45391759                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     45391759                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010097                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010097                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 20425.461238                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 20425.461238                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           46                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           46                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       458286                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       458286                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   8899445000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   8899445000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010096                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010096                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 19418.976360                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 19418.976360                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     12579759                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       12579759                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       376468                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       376468                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  15290678500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  15290678500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     12956227                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     12956227                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.029057                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.029057                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 40616.144002                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 40616.144002                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        62513                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        62513                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       313955                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       313955                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  13297470000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  13297470000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.024232                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.024232                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 42354.700514                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 42354.700514                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           14                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            14                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           16                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           16                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           30                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           30                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.533333                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.533333                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           11                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           11                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       945500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       945500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.366667                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.366667                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 85954.545455                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 85954.545455                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           61                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           61                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        72000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        72000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           62                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           62                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.016129                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.016129                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        72000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        72000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        71000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        71000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.016129                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.016129                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        71000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        71000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           62                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           62                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           62                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           62                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  82307608500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1007.376210                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            58285575                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            772252                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             75.474813                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1007.376210                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.983766                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.983766                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          400                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          301                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          320                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         117468532                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        117468532                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  82307608500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  82307608500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  82307608500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            35331857                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           49018107                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          13268696                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     18253268                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         18253268                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     18253268                       # number of overall hits
system.cpu.icache.overall_hits::total        18253268                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          870                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            870                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          870                       # number of overall misses
system.cpu.icache.overall_misses::total           870                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     64417500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     64417500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     64417500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     64417500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     18254138                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     18254138                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     18254138                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     18254138                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000048                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000048                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000048                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000048                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 74043.103448                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74043.103448                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 74043.103448                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74043.103448                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          410                       # number of writebacks
system.cpu.icache.writebacks::total               410                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          870                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          870                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          870                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          870                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     63547500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     63547500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     63547500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     63547500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000048                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000048                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000048                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000048                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 73043.103448                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 73043.103448                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 73043.103448                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 73043.103448                       # average overall mshr miss latency
system.cpu.icache.replacements                    410                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     18253268                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        18253268                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          870                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           870                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     64417500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     64417500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     18254138                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     18254138                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000048                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000048                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 74043.103448                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74043.103448                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          870                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          870                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     63547500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     63547500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000048                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000048                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 73043.103448                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 73043.103448                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  82307608500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           425.516615                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            18254138                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               870                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          20981.767816                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   425.516615                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.831087                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.831087                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          460                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          460                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.898438                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          36509146                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         36509146                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  82307608500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  82307608500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  82307608500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  82307608500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100245691                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   52                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               592350                       # number of demand (read+write) hits
system.l2.demand_hits::total                   592402                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  52                       # number of overall hits
system.l2.overall_hits::.cpu.data              592350                       # number of overall hits
system.l2.overall_hits::total                  592402                       # number of overall hits
system.l2.demand_misses::.cpu.inst                818                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             179902                       # number of demand (read+write) misses
system.l2.demand_misses::total                 180720                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               818                       # number of overall misses
system.l2.overall_misses::.cpu.data            179902                       # number of overall misses
system.l2.overall_misses::total                180720                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     61687500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  14803945500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      14865633000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     61687500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  14803945500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     14865633000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              870                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           772252                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               773122                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             870                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          772252                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              773122                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.940230                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.232958                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.233754                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.940230                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.232958                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.233754                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 75412.591687                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 82288.943425                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82257.818725                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75412.591687                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 82288.943425                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82257.818725                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               68584                       # number of writebacks
system.l2.writebacks::total                     68584                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   2                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  2                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           818                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        179900                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            180718                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          818                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       179900                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           180718                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     53507500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  13004814000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  13058321500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     53507500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  13004814000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  13058321500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.940230                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.232955                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.233751                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.940230                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.232955                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.233751                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65412.591687                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 72289.127293                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72258.001417                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65412.591687                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 72289.127293                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72258.001417                       # average overall mshr miss latency
system.l2.replacements                         115438                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       716380                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           716380                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       716380                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       716380                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          397                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              397                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          397                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          397                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            186276                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                186276                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          127678                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              127678                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  10866326000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   10866326000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        313954                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            313954                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.406677                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.406677                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 85107.269851                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85107.269851                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       127678                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         127678                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   9589546000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   9589546000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.406677                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.406677                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 75107.269851                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75107.269851                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             52                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 52                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          818                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              818                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     61687500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     61687500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          870                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            870                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.940230                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.940230                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75412.591687                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75412.591687                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          818                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          818                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     53507500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     53507500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.940230                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.940230                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65412.591687                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65412.591687                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        406074                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            406074                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        52224                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           52224                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   3937619500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3937619500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       458298                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        458298                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.113952                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.113952                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 75398.657705                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 75398.657705                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        52222                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        52222                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3415268000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3415268000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.113948                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.113948                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 65399.027230                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 65399.027230                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  82307608500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 63200.552113                       # Cycle average of tags in use
system.l2.tags.total_refs                     1544702                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    180974                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.535491                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     106.431001                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       170.339307                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     62923.781805                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001624                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002599                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.960141                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.964364                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         65536                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           42                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        65491                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  12538606                       # Number of tag accesses
system.l2.tags.data_accesses                 12538606                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  82307608500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     68584.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       818.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    179881.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.018899050500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4119                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4119                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              444987                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              64546                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      180718                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      68584                       # Number of write requests accepted
system.mem_ctrls.readBursts                    180718                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    68584                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     19                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.64                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                180718                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                68584                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  126233                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   54455                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         4119                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      43.869143                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     28.111687                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     92.547097                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          3862     93.76%     93.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          256      6.22%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4119                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4119                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.646516                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.620371                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.947034                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2795     67.86%     67.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               20      0.49%     68.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1271     30.86%     99.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               31      0.75%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4119                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    1216                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                11565952                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4389376                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    140.52                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     53.33                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   81767649000                       # Total gap between requests
system.mem_ctrls.avgGap                     327986.33                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        52352                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     11512384                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      4388288                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 636052.984093202045                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 139870228.400573670864                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 53315702.885475039482                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          818                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       179900                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        68584                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     20023750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   5597724500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1889886959750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     24478.91                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     31115.76                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  27555799.60                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        52352                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     11513600                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      11565952                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        52352                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        52352                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      4389376                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      4389376                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          818                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       179900                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         180718                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        68584                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         68584                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       636053                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    139885002                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        140521055                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       636053                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       636053                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     53328922                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        53328922                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     53328922                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       636053                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    139885002                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       193849977                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               180699                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               68567                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        11399                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        11368                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        11479                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        11255                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        11239                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        11270                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        11282                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        11272                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        11403                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        11327                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        11298                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        11235                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        11199                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        11295                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        11098                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        11280                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         4224                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         4224                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         4235                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         4227                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         4255                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         4268                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         4352                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         4330                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         4396                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         4387                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         4317                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         4303                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         4248                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         4320                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         4240                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         4241                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              2229642000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             903495000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         5617748250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                12338.98                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           31088.98                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              132678                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              51560                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            73.42                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           75.20                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        65028                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   245.325460                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   135.325154                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   299.386812                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        37574     57.78%     57.78% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         9025     13.88%     71.66% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1500      2.31%     73.97% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1203      1.85%     75.82% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         8290     12.75%     88.56% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          512      0.79%     89.35% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         1252      1.93%     91.28% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          462      0.71%     91.99% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         5210      8.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        65028                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              11564736                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            4388288                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              140.506281                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               53.315703                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.51                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.10                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.42                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               73.91                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  82307608500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       229293960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       121872630                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      646626960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     178080300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 6496744800.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  17595711900                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  16788680160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   42057010710                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   510.973548                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  43463086500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2748200000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  36096322000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       235005960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       124908630                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      643563900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     179839440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 6496744800.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  17052417540                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  17246191200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   41978671470                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   510.021761                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  44657993750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2748200000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  34901414750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  82307608500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              53040                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        68584                       # Transaction distribution
system.membus.trans_dist::CleanEvict            46312                       # Transaction distribution
system.membus.trans_dist::ReadExReq            127678                       # Transaction distribution
system.membus.trans_dist::ReadExResp           127678                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         53040                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       476332                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 476332                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     15955328                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                15955328                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            180718                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  180718    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              180718                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  82307608500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           596459000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          971907500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            459168                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       784964                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          410                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          101702                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           313954                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          313954                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           870                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       458298                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         2150                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2315732                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2317882                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        81920                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     95272448                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               95354368                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          115438                       # Total snoops (count)
system.tol2bus.snoopTraffic                   4389376                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           888560                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000673                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.025934                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 887962     99.93%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    598      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             888560                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  82307608500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1489170000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1305000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1158378998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
