# AXI4-Interconnect-UVM
A multi-master, multi-slave AXI4 interconnect supporting full read/write channel transactions, arbitration, address decoding, and protocol compliance. Includes a complete UVM-based verification environment with sequences, drivers, monitors, scoreboards, functional coverage, and SystemVerilog assertions.
