--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf -ucf xem6010.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc6slx45,fgg484,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3175 - hi_in<0> does not clock data to hi_out<1>
WARNING:Timing:3225 - Timing constraint COMP "hi_out<1>" OFFSET = OUT 11.93 ns 
   AFTER COMP "hi_in<0>" "RISING"; ignored during timing analysis
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 20.83 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Paths for end point host/flop4 (SLICE_X39Y5.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.026ns (requirement - (data path - clock path skew + uncertainty))
  Source:               host/flop3 (FF)
  Destination:          host/flop4 (FF)
  Requirement:          20.830ns
  Data Path Delay:      1.756ns (Levels of Logic = 0)
  Clock Path Skew:      -0.013ns (0.218 - 0.231)
  Source Clock:         hi_in_0_IBUFG rising at 0.000ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: host/flop3 to host/flop4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y5.AQ       Tcko                  0.525   host/rst3
                                                       host/flop3
    SLICE_X39Y5.AX       net (fanout=2)        1.117   host/rst3
    SLICE_X39Y5.CLK      Tdick                 0.114   host/rst4
                                                       host/flop4
    -------------------------------------------------  ---------------------------
    Total                                      1.756ns (0.639ns logic, 1.117ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------

Paths for end point host/flop2 (SLICE_X39Y6.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.103ns (requirement - (data path - clock path skew + uncertainty))
  Source:               host/flop1 (FF)
  Destination:          host/flop2 (FF)
  Requirement:          20.830ns
  Data Path Delay:      1.679ns (Levels of Logic = 0)
  Clock Path Skew:      -0.013ns (0.218 - 0.231)
  Source Clock:         hi_in_0_IBUFG rising at 0.000ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: host/flop1 to host/flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y6.AQ       Tcko                  0.525   host/rst1
                                                       host/flop1
    SLICE_X39Y6.AX       net (fanout=1)        1.040   host/rst1
    SLICE_X39Y6.CLK      Tdick                 0.114   host/rst2
                                                       host/flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.679ns (0.639ns logic, 1.040ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------

Paths for end point host/flop3 (SLICE_X38Y5.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.376ns (requirement - (data path - clock path skew + uncertainty))
  Source:               host/flop2 (FF)
  Destination:          host/flop3 (FF)
  Requirement:          20.830ns
  Data Path Delay:      1.010ns (Levels of Logic = 0)
  Clock Path Skew:      -0.409ns (0.336 - 0.745)
  Source Clock:         hi_in_0_IBUFG rising at 0.000ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: host/flop2 to host/flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y6.AQ       Tcko                  0.430   host/rst2
                                                       host/flop2
    SLICE_X38Y5.AX       net (fanout=2)        0.495   host/rst2
    SLICE_X38Y5.CLK      Tdick                 0.085   host/rst3
                                                       host/flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.010ns (0.515ns logic, 0.495ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 20.83 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point host/flop3 (SLICE_X38Y5.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.681ns (requirement - (clock path skew + uncertainty - data path))
  Source:               host/flop2 (FF)
  Destination:          host/flop3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.463ns (Levels of Logic = 0)
  Clock Path Skew:      -0.218ns (0.156 - 0.374)
  Source Clock:         hi_in_0_IBUFG rising at 20.830ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: host/flop2 to host/flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y6.AQ       Tcko                  0.198   host/rst2
                                                       host/flop2
    SLICE_X38Y5.AX       net (fanout=2)        0.224   host/rst2
    SLICE_X38Y5.CLK      Tckdi       (-Th)    -0.041   host/rst3
                                                       host/flop3
    -------------------------------------------------  ---------------------------
    Total                                      0.463ns (0.239ns logic, 0.224ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------

Paths for end point host/flop2 (SLICE_X39Y6.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.788ns (requirement - (clock path skew + uncertainty - data path))
  Source:               host/flop1 (FF)
  Destination:          host/flop2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.797ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.156 - 0.147)
  Source Clock:         hi_in_0_IBUFG rising at 20.830ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: host/flop1 to host/flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y6.AQ       Tcko                  0.234   host/rst1
                                                       host/flop1
    SLICE_X39Y6.AX       net (fanout=1)        0.504   host/rst1
    SLICE_X39Y6.CLK      Tckdi       (-Th)    -0.059   host/rst2
                                                       host/flop2
    -------------------------------------------------  ---------------------------
    Total                                      0.797ns (0.293ns logic, 0.504ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------

Paths for end point host/flop4 (SLICE_X39Y5.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.809ns (requirement - (clock path skew + uncertainty - data path))
  Source:               host/flop3 (FF)
  Destination:          host/flop4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.818ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.156 - 0.147)
  Source Clock:         hi_in_0_IBUFG rising at 20.830ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: host/flop3 to host/flop4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y5.AQ       Tcko                  0.234   host/rst3
                                                       host/flop3
    SLICE_X39Y5.AX       net (fanout=2)        0.525   host/rst3
    SLICE_X39Y5.CLK      Tckdi       (-Th)    -0.059   host/rst4
                                                       host/flop4
    -------------------------------------------------  ---------------------------
    Total                                      0.818ns (0.293ns logic, 0.525ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 20.83 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.830ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.830ns
  Low pulse: 10.415ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: host/hi_dcm/CLKIN
  Logical resource: host/hi_dcm/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: host/hi_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.830ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.830ns
  High pulse: 10.415ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: host/hi_dcm/CLKIN
  Logical resource: host/hi_dcm/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: host/hi_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 16.830ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKIN)
  Physical resource: host/hi_dcm/CLKIN
  Logical resource: host/hi_dcm/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: host/hi_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_okSysClk = PERIOD TIMEGRP "okSysClk" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_okSysClk = PERIOD TIMEGRP "okSysClk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.548ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: SDRAM_FIFO_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Logical resource: SDRAM_FIFO_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Location pin: PLL_ADV_X0Y1.CLKOUT0
  Clock network: SDRAM_FIFO_inst/memc3_infrastructure_inst/clk_2x_0
--------------------------------------------------------------------------------
Slack: 0.548ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: SDRAM_FIFO_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT1
  Logical resource: SDRAM_FIFO_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT1
  Location pin: PLL_ADV_X0Y1.CLKOUT1
  Clock network: SDRAM_FIFO_inst/memc3_infrastructure_inst/clk_2x_180
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: variable_freq_clk_generator_inst/DCM_CLKGEN_1/CLKIN
  Logical resource: variable_freq_clk_generator_inst/DCM_CLKGEN_1/CLKIN
  Location pin: DCM_X0Y6.CLKIN
  Clock network: SDRAM_FIFO_inst/memc3_infrastructure_inst/sys_clk_ibufg
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CustomClk = PERIOD TIMEGRP "CustomClk" 9 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.570ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CustomClk = PERIOD TIMEGRP "CustomClk" 9 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.430ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: RAM_bank_4_LSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKB
  Logical resource: RAM_bank_4_LSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKB
  Location pin: RAMB16_X0Y24.CLKB
  Clock network: dataclk
--------------------------------------------------------------------------------
Slack: 5.430ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: RAM_bank_4_MSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKB
  Logical resource: RAM_bank_4_MSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKB
  Location pin: RAMB16_X3Y8.CLKB
  Clock network: dataclk
--------------------------------------------------------------------------------
Slack: 5.430ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: RAM_bank_3_LSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKB
  Logical resource: RAM_bank_3_LSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKB
  Location pin: RAMB16_X2Y32.CLKB
  Clock network: dataclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_host_dcm_clk0 = PERIOD TIMEGRP "host_dcm_clk0" 
TS_okHostClk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 44121 paths analyzed, 8198 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.398ns.
--------------------------------------------------------------------------------

Paths for end point RAM_bank_2_LSW/RAM_block_0/RAM_block_3/RAMB16BWER_inst (RAMB16_X3Y40.WEA1), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.716ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RAM_addr_wr_counter_12 (FF)
  Destination:          RAM_bank_2_LSW/RAM_block_0/RAM_block_3/RAMB16BWER_inst (RAM)
  Requirement:          10.415ns
  Data Path Delay:      9.477ns (Levels of Logic = 1)
  Clock Path Skew:      -0.087ns (0.681 - 0.768)
  Source Clock:         ok1<24> falling at 10.415ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RAM_addr_wr_counter_12 to RAM_bank_2_LSW/RAM_block_0/RAM_block_3/RAMB16BWER_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y51.AQ      Tcko                  0.476   RAM_addr_wr_counter<12>
                                                       RAM_addr_wr_counter_12
    SLICE_X41Y82.C3      net (fanout=33)       6.376   RAM_addr_wr_counter<12>
    SLICE_X41Y82.CMUX    Tilo                  0.337   RAM_bank_2_LSW/RAM_block_0/RAM_we_RAM_bank_sel_A[2]_AND_115_o
                                                       RAM_bank_2_LSW/RAM_block_0/RAM_we_RAM_bank_sel_A[2]_AND_111_o1
    RAMB16_X3Y40.WEA1    net (fanout=2)        1.958   RAM_bank_2_LSW/RAM_block_0/RAM_we_RAM_bank_sel_A[2]_AND_111_o
    RAMB16_X3Y40.CLKA    Trcck_WEA             0.330   RAM_bank_2_LSW/RAM_block_0/RAM_block_3/RAMB16BWER_inst
                                                       RAM_bank_2_LSW/RAM_block_0/RAM_block_3/RAMB16BWER_inst
    -------------------------------------------------  ---------------------------
    Total                                      9.477ns (1.143ns logic, 8.334ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.871ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RAM_addr_wr_counter_11 (FF)
  Destination:          RAM_bank_2_LSW/RAM_block_0/RAM_block_3/RAMB16BWER_inst (RAM)
  Requirement:          10.415ns
  Data Path Delay:      8.321ns (Levels of Logic = 1)
  Clock Path Skew:      -0.088ns (0.681 - 0.769)
  Source Clock:         ok1<24> falling at 10.415ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RAM_addr_wr_counter_11 to RAM_bank_2_LSW/RAM_block_0/RAM_block_3/RAMB16BWER_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y50.DQ      Tcko                  0.476   RAM_addr_wr_counter<11>
                                                       RAM_addr_wr_counter_11
    SLICE_X41Y82.C5      net (fanout=33)       5.220   RAM_addr_wr_counter<11>
    SLICE_X41Y82.CMUX    Tilo                  0.337   RAM_bank_2_LSW/RAM_block_0/RAM_we_RAM_bank_sel_A[2]_AND_115_o
                                                       RAM_bank_2_LSW/RAM_block_0/RAM_we_RAM_bank_sel_A[2]_AND_111_o1
    RAMB16_X3Y40.WEA1    net (fanout=2)        1.958   RAM_bank_2_LSW/RAM_block_0/RAM_we_RAM_bank_sel_A[2]_AND_111_o
    RAMB16_X3Y40.CLKA    Trcck_WEA             0.330   RAM_bank_2_LSW/RAM_block_0/RAM_block_3/RAMB16BWER_inst
                                                       RAM_bank_2_LSW/RAM_block_0/RAM_block_3/RAMB16BWER_inst
    -------------------------------------------------  ---------------------------
    Total                                      8.321ns (1.143ns logic, 7.178ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.922ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RAM_addr_wr_counter_10 (FF)
  Destination:          RAM_bank_2_LSW/RAM_block_0/RAM_block_3/RAMB16BWER_inst (RAM)
  Requirement:          10.415ns
  Data Path Delay:      8.270ns (Levels of Logic = 1)
  Clock Path Skew:      -0.088ns (0.681 - 0.769)
  Source Clock:         ok1<24> falling at 10.415ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RAM_addr_wr_counter_10 to RAM_bank_2_LSW/RAM_block_0/RAM_block_3/RAMB16BWER_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y50.CQ      Tcko                  0.476   RAM_addr_wr_counter<11>
                                                       RAM_addr_wr_counter_10
    SLICE_X41Y82.C4      net (fanout=33)       5.169   RAM_addr_wr_counter<10>
    SLICE_X41Y82.CMUX    Tilo                  0.337   RAM_bank_2_LSW/RAM_block_0/RAM_we_RAM_bank_sel_A[2]_AND_115_o
                                                       RAM_bank_2_LSW/RAM_block_0/RAM_we_RAM_bank_sel_A[2]_AND_111_o1
    RAMB16_X3Y40.WEA1    net (fanout=2)        1.958   RAM_bank_2_LSW/RAM_block_0/RAM_we_RAM_bank_sel_A[2]_AND_111_o
    RAMB16_X3Y40.CLKA    Trcck_WEA             0.330   RAM_bank_2_LSW/RAM_block_0/RAM_block_3/RAMB16BWER_inst
                                                       RAM_bank_2_LSW/RAM_block_0/RAM_block_3/RAMB16BWER_inst
    -------------------------------------------------  ---------------------------
    Total                                      8.270ns (1.143ns logic, 7.127ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------

Paths for end point RAM_bank_2_LSW/RAM_block_0/RAM_block_3/RAMB16BWER_inst (RAMB16_X3Y40.WEA0), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.921ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RAM_addr_wr_counter_12 (FF)
  Destination:          RAM_bank_2_LSW/RAM_block_0/RAM_block_3/RAMB16BWER_inst (RAM)
  Requirement:          10.415ns
  Data Path Delay:      9.272ns (Levels of Logic = 1)
  Clock Path Skew:      -0.087ns (0.681 - 0.768)
  Source Clock:         ok1<24> falling at 10.415ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RAM_addr_wr_counter_12 to RAM_bank_2_LSW/RAM_block_0/RAM_block_3/RAMB16BWER_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y51.AQ      Tcko                  0.476   RAM_addr_wr_counter<12>
                                                       RAM_addr_wr_counter_12
    SLICE_X41Y82.C3      net (fanout=33)       6.376   RAM_addr_wr_counter<12>
    SLICE_X41Y82.CMUX    Tilo                  0.337   RAM_bank_2_LSW/RAM_block_0/RAM_we_RAM_bank_sel_A[2]_AND_115_o
                                                       RAM_bank_2_LSW/RAM_block_0/RAM_we_RAM_bank_sel_A[2]_AND_111_o1
    RAMB16_X3Y40.WEA0    net (fanout=2)        1.753   RAM_bank_2_LSW/RAM_block_0/RAM_we_RAM_bank_sel_A[2]_AND_111_o
    RAMB16_X3Y40.CLKA    Trcck_WEA             0.330   RAM_bank_2_LSW/RAM_block_0/RAM_block_3/RAMB16BWER_inst
                                                       RAM_bank_2_LSW/RAM_block_0/RAM_block_3/RAMB16BWER_inst
    -------------------------------------------------  ---------------------------
    Total                                      9.272ns (1.143ns logic, 8.129ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.076ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RAM_addr_wr_counter_11 (FF)
  Destination:          RAM_bank_2_LSW/RAM_block_0/RAM_block_3/RAMB16BWER_inst (RAM)
  Requirement:          10.415ns
  Data Path Delay:      8.116ns (Levels of Logic = 1)
  Clock Path Skew:      -0.088ns (0.681 - 0.769)
  Source Clock:         ok1<24> falling at 10.415ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RAM_addr_wr_counter_11 to RAM_bank_2_LSW/RAM_block_0/RAM_block_3/RAMB16BWER_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y50.DQ      Tcko                  0.476   RAM_addr_wr_counter<11>
                                                       RAM_addr_wr_counter_11
    SLICE_X41Y82.C5      net (fanout=33)       5.220   RAM_addr_wr_counter<11>
    SLICE_X41Y82.CMUX    Tilo                  0.337   RAM_bank_2_LSW/RAM_block_0/RAM_we_RAM_bank_sel_A[2]_AND_115_o
                                                       RAM_bank_2_LSW/RAM_block_0/RAM_we_RAM_bank_sel_A[2]_AND_111_o1
    RAMB16_X3Y40.WEA0    net (fanout=2)        1.753   RAM_bank_2_LSW/RAM_block_0/RAM_we_RAM_bank_sel_A[2]_AND_111_o
    RAMB16_X3Y40.CLKA    Trcck_WEA             0.330   RAM_bank_2_LSW/RAM_block_0/RAM_block_3/RAMB16BWER_inst
                                                       RAM_bank_2_LSW/RAM_block_0/RAM_block_3/RAMB16BWER_inst
    -------------------------------------------------  ---------------------------
    Total                                      8.116ns (1.143ns logic, 6.973ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.127ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RAM_addr_wr_counter_10 (FF)
  Destination:          RAM_bank_2_LSW/RAM_block_0/RAM_block_3/RAMB16BWER_inst (RAM)
  Requirement:          10.415ns
  Data Path Delay:      8.065ns (Levels of Logic = 1)
  Clock Path Skew:      -0.088ns (0.681 - 0.769)
  Source Clock:         ok1<24> falling at 10.415ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RAM_addr_wr_counter_10 to RAM_bank_2_LSW/RAM_block_0/RAM_block_3/RAMB16BWER_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y50.CQ      Tcko                  0.476   RAM_addr_wr_counter<11>
                                                       RAM_addr_wr_counter_10
    SLICE_X41Y82.C4      net (fanout=33)       5.169   RAM_addr_wr_counter<10>
    SLICE_X41Y82.CMUX    Tilo                  0.337   RAM_bank_2_LSW/RAM_block_0/RAM_we_RAM_bank_sel_A[2]_AND_115_o
                                                       RAM_bank_2_LSW/RAM_block_0/RAM_we_RAM_bank_sel_A[2]_AND_111_o1
    RAMB16_X3Y40.WEA0    net (fanout=2)        1.753   RAM_bank_2_LSW/RAM_block_0/RAM_we_RAM_bank_sel_A[2]_AND_111_o
    RAMB16_X3Y40.CLKA    Trcck_WEA             0.330   RAM_bank_2_LSW/RAM_block_0/RAM_block_3/RAMB16BWER_inst
                                                       RAM_bank_2_LSW/RAM_block_0/RAM_block_3/RAMB16BWER_inst
    -------------------------------------------------  ---------------------------
    Total                                      8.065ns (1.143ns logic, 6.922ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------

Paths for end point RAM_bank_2_LSW/RAM_block_0/RAM_block_5/RAMB16BWER_inst (RAMB16_X1Y42.WEA0), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.408ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RAM_addr_wr_counter_12 (FF)
  Destination:          RAM_bank_2_LSW/RAM_block_0/RAM_block_5/RAMB16BWER_inst (RAM)
  Requirement:          10.415ns
  Data Path Delay:      8.801ns (Levels of Logic = 1)
  Clock Path Skew:      -0.071ns (0.697 - 0.768)
  Source Clock:         ok1<24> falling at 10.415ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RAM_addr_wr_counter_12 to RAM_bank_2_LSW/RAM_block_0/RAM_block_5/RAMB16BWER_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y51.AQ      Tcko                  0.476   RAM_addr_wr_counter<12>
                                                       RAM_addr_wr_counter_12
    SLICE_X33Y79.A2      net (fanout=33)       5.605   RAM_addr_wr_counter<12>
    SLICE_X33Y79.A       Tilo                  0.259   FIFO_data_in<1>
                                                       RAM_bank_2_LSW/RAM_block_0/RAM_we_RAM_bank_sel_A[2]_AND_113_o1
    RAMB16_X1Y42.WEA0    net (fanout=2)        2.131   RAM_bank_2_LSW/RAM_block_0/RAM_we_RAM_bank_sel_A[2]_AND_113_o
    RAMB16_X1Y42.CLKA    Trcck_WEA             0.330   RAM_bank_2_LSW/RAM_block_0/RAM_block_5/RAMB16BWER_inst
                                                       RAM_bank_2_LSW/RAM_block_0/RAM_block_5/RAMB16BWER_inst
    -------------------------------------------------  ---------------------------
    Total                                      8.801ns (1.065ns logic, 7.736ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.989ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RAM_addr_wr_counter_11 (FF)
  Destination:          RAM_bank_2_LSW/RAM_block_0/RAM_block_5/RAMB16BWER_inst (RAM)
  Requirement:          10.415ns
  Data Path Delay:      8.219ns (Levels of Logic = 1)
  Clock Path Skew:      -0.072ns (0.697 - 0.769)
  Source Clock:         ok1<24> falling at 10.415ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RAM_addr_wr_counter_11 to RAM_bank_2_LSW/RAM_block_0/RAM_block_5/RAMB16BWER_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y50.DQ      Tcko                  0.476   RAM_addr_wr_counter<11>
                                                       RAM_addr_wr_counter_11
    SLICE_X33Y79.A4      net (fanout=33)       5.023   RAM_addr_wr_counter<11>
    SLICE_X33Y79.A       Tilo                  0.259   FIFO_data_in<1>
                                                       RAM_bank_2_LSW/RAM_block_0/RAM_we_RAM_bank_sel_A[2]_AND_113_o1
    RAMB16_X1Y42.WEA0    net (fanout=2)        2.131   RAM_bank_2_LSW/RAM_block_0/RAM_we_RAM_bank_sel_A[2]_AND_113_o
    RAMB16_X1Y42.CLKA    Trcck_WEA             0.330   RAM_bank_2_LSW/RAM_block_0/RAM_block_5/RAMB16BWER_inst
                                                       RAM_bank_2_LSW/RAM_block_0/RAM_block_5/RAMB16BWER_inst
    -------------------------------------------------  ---------------------------
    Total                                      8.219ns (1.065ns logic, 7.154ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.651ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RAM_addr_wr_counter_10 (FF)
  Destination:          RAM_bank_2_LSW/RAM_block_0/RAM_block_5/RAMB16BWER_inst (RAM)
  Requirement:          10.415ns
  Data Path Delay:      7.557ns (Levels of Logic = 1)
  Clock Path Skew:      -0.072ns (0.697 - 0.769)
  Source Clock:         ok1<24> falling at 10.415ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RAM_addr_wr_counter_10 to RAM_bank_2_LSW/RAM_block_0/RAM_block_5/RAMB16BWER_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y50.CQ      Tcko                  0.476   RAM_addr_wr_counter<11>
                                                       RAM_addr_wr_counter_10
    SLICE_X33Y79.A5      net (fanout=33)       4.361   RAM_addr_wr_counter<10>
    SLICE_X33Y79.A       Tilo                  0.259   FIFO_data_in<1>
                                                       RAM_bank_2_LSW/RAM_block_0/RAM_we_RAM_bank_sel_A[2]_AND_113_o1
    RAMB16_X1Y42.WEA0    net (fanout=2)        2.131   RAM_bank_2_LSW/RAM_block_0/RAM_we_RAM_bank_sel_A[2]_AND_113_o
    RAMB16_X1Y42.CLKA    Trcck_WEA             0.330   RAM_bank_2_LSW/RAM_block_0/RAM_block_5/RAMB16BWER_inst
                                                       RAM_bank_2_LSW/RAM_block_0/RAM_block_5/RAMB16BWER_inst
    -------------------------------------------------  ---------------------------
    Total                                      7.557ns (1.065ns logic, 6.492ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_host_dcm_clk0 = PERIOD TIMEGRP "host_dcm_clk0" TS_okHostClk HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom (RAMB16_X1Y2.ADDRA13), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.270ns (requirement - (clock path skew + uncertainty - data path))
  Source:               host/core0/core0/a0/pc0/address_loop[9].pc_flop (FF)
  Destination:          host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.273ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.069 - 0.066)
  Source Clock:         ok1<24> rising at 20.830ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: host/core0/core0/a0/pc0/address_loop[9].pc_flop to host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y5.BQ       Tcko                  0.200   host/core0/core0/a0/pc0/KCPSM6_PC2
                                                       host/core0/core0/a0/pc0/address_loop[9].pc_flop
    RAMB16_X1Y2.ADDRA13  net (fanout=3)        0.139   host/core0/core0/a0/pico_addr<9>
    RAMB16_X1Y2.CLKA     Trckc_ADDRA (-Th)     0.066   host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
                                                       host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
    -------------------------------------------------  ---------------------------
    Total                                      0.273ns (0.134ns logic, 0.139ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom (RAMB16_X1Y2.ADDRA11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.291ns (requirement - (clock path skew + uncertainty - data path))
  Source:               host/core0/core0/a0/pc0/address_loop[7].pc_flop (FF)
  Destination:          host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.291ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ok1<24> rising at 20.830ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: host/core0/core0/a0/pc0/address_loop[7].pc_flop to host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y4.DQ       Tcko                  0.200   host/core0/core0/a0/pc0/KCPSM6_PC1
                                                       host/core0/core0/a0/pc0/address_loop[7].pc_flop
    RAMB16_X1Y2.ADDRA11  net (fanout=3)        0.157   host/core0/core0/a0/pico_addr<7>
    RAMB16_X1Y2.CLKA     Trckc_ADDRA (-Th)     0.066   host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
                                                       host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
    -------------------------------------------------  ---------------------------
    Total                                      0.291ns (0.134ns logic, 0.157ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------

Paths for end point RAM_bank_2_LSW/RAM_block_0/RAM_block_1/RAMB16BWER_inst (RAMB16_X2Y38.DIA7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.292ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pi83/ep_dataout_7 (FF)
  Destination:          RAM_bank_2_LSW/RAM_block_0/RAM_block_1/RAMB16BWER_inst (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.297ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.076 - 0.071)
  Source Clock:         ok1<24> rising at 20.830ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pi83/ep_dataout_7 to RAM_bank_2_LSW/RAM_block_0/RAM_block_1/RAMB16BWER_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y76.AQ      Tcko                  0.200   pipe_in_data_2_LSW<4>
                                                       pi83/ep_dataout_7
    RAMB16_X2Y38.DIA7    net (fanout=8)        0.150   pipe_in_data_2_LSW<7>
    RAMB16_X2Y38.CLKA    Trckd_DIA   (-Th)     0.053   RAM_bank_2_LSW/RAM_block_0/RAM_block_1/RAMB16BWER_inst
                                                       RAM_bank_2_LSW/RAM_block_0/RAM_block_1/RAMB16BWER_inst
    -------------------------------------------------  ---------------------------
    Total                                      0.297ns (0.147ns logic, 0.150ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_host_dcm_clk0 = PERIOD TIMEGRP "host_dcm_clk0" TS_okHostClk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 14.840ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 5.990ns (166.945MHz) (Tdcmper_PSCLK)
  Physical resource: variable_freq_clk_generator_inst/DCM_CLKGEN_1/PROGCLK
  Logical resource: variable_freq_clk_generator_inst/DCM_CLKGEN_1/PROGCLK
  Location pin: DCM_X0Y6.PSCLK
  Clock network: ok1<24>
--------------------------------------------------------------------------------
Slack: 17.260ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: RAM_bank_4_LSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKA
  Logical resource: RAM_bank_4_LSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKA
  Location pin: RAMB16_X0Y24.CLKA
  Clock network: ok1<24>
--------------------------------------------------------------------------------
Slack: 17.260ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: RAM_bank_4_MSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKA
  Logical resource: RAM_bank_4_MSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKA
  Location pin: RAMB16_X3Y8.CLKA
  Clock network: ok1<24>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD       
  TIMEGRP         
"SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in"         
TS_okSysClk / 0.78125 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 13345 paths analyzed, 1302 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.458ns.
--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train (SLICE_X1Y87.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.671ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1 (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train (FF)
  Requirement:          6.400ns
  Data Path Delay:      5.015ns (Levels of Logic = 1)
  Clock Path Skew:      -0.451ns (2.009 - 2.460)
  Source Clock:         SDRAM_FIFO_inst/c3_clk0 rising at 6.400ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.263ns

  Clock Uncertainty:          0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1 to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y61.AQ       Tcko                  0.476   SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_3
                                                       SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1
    SLICE_X0Y66.B1       net (fanout=1)        1.290   SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1
    SLICE_X0Y66.B        Tilo                  0.235   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1
    SLICE_X1Y87.SR       net (fanout=55)       2.747   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst
    SLICE_X1Y87.CLK      Trck                  0.267   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train
    -------------------------------------------------  ---------------------------
    Total                                      5.015ns (0.978ns logic, 4.037ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.337ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train (FF)
  Requirement:          12.800ns
  Data Path Delay:      5.248ns (Levels of Logic = 1)
  Clock Path Skew:      -0.072ns (0.694 - 0.766)
  Source Clock:         SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y61.AQ       Tcko                  0.430   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    SLICE_X0Y66.B2       net (fanout=4)        1.569   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    SLICE_X0Y66.B        Tilo                  0.235   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1
    SLICE_X1Y87.SR       net (fanout=55)       2.747   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst
    SLICE_X1Y87.CLK      Trck                  0.267   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train
    -------------------------------------------------  ---------------------------
    Total                                      5.248ns (0.932ns logic, 4.316ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_15 (SLICE_X2Y83.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.262ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1 (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_15 (FF)
  Requirement:          6.400ns
  Data Path Delay:      4.435ns (Levels of Logic = 1)
  Clock Path Skew:      -0.440ns (2.020 - 2.460)
  Source Clock:         SDRAM_FIFO_inst/c3_clk0 rising at 6.400ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.263ns

  Clock Uncertainty:          0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1 to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y61.AQ       Tcko                  0.476   SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_3
                                                       SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1
    SLICE_X0Y66.B1       net (fanout=1)        1.290   SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1
    SLICE_X0Y66.B        Tilo                  0.235   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1
    SLICE_X2Y83.SR       net (fanout=55)       2.213   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst
    SLICE_X2Y83.CLK      Trck                  0.221   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<15>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_15
    -------------------------------------------------  ---------------------------
    Total                                      4.435ns (0.932ns logic, 3.503ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.928ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_15 (FF)
  Requirement:          12.800ns
  Data Path Delay:      4.668ns (Levels of Logic = 1)
  Clock Path Skew:      -0.061ns (0.705 - 0.766)
  Source Clock:         SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y61.AQ       Tcko                  0.430   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    SLICE_X0Y66.B2       net (fanout=4)        1.569   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    SLICE_X0Y66.B        Tilo                  0.235   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1
    SLICE_X2Y83.SR       net (fanout=55)       2.213   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst
    SLICE_X2Y83.CLK      Trck                  0.221   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<15>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_15
    -------------------------------------------------  ---------------------------
    Total                                      4.668ns (0.886ns logic, 3.782ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_14 (SLICE_X2Y83.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.271ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1 (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_14 (FF)
  Requirement:          6.400ns
  Data Path Delay:      4.426ns (Levels of Logic = 1)
  Clock Path Skew:      -0.440ns (2.020 - 2.460)
  Source Clock:         SDRAM_FIFO_inst/c3_clk0 rising at 6.400ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.263ns

  Clock Uncertainty:          0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1 to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y61.AQ       Tcko                  0.476   SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_3
                                                       SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1
    SLICE_X0Y66.B1       net (fanout=1)        1.290   SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1
    SLICE_X0Y66.B        Tilo                  0.235   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1
    SLICE_X2Y83.SR       net (fanout=55)       2.213   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst
    SLICE_X2Y83.CLK      Trck                  0.212   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<15>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_14
    -------------------------------------------------  ---------------------------
    Total                                      4.426ns (0.923ns logic, 3.503ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.937ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_14 (FF)
  Requirement:          12.800ns
  Data Path Delay:      4.659ns (Levels of Logic = 1)
  Clock Path Skew:      -0.061ns (0.705 - 0.766)
  Source Clock:         SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y61.AQ       Tcko                  0.430   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    SLICE_X0Y66.B2       net (fanout=4)        1.569   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    SLICE_X0Y66.B        Tilo                  0.235   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1
    SLICE_X2Y83.SR       net (fanout=55)       2.213   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst
    SLICE_X2Y83.CLK      Trck                  0.212   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<15>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_14
    -------------------------------------------------  ---------------------------
    Total                                      4.659ns (0.877ns logic, 3.782ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD
        TIMEGRP
        "SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in"
        TS_okSysClk / 0.78125 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_4 (SLICE_X4Y87.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.395ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_3 (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.395ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_3 to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y87.CQ       Tcko                  0.200   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count<5>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_3
    SLICE_X4Y87.C5       net (fanout=3)        0.074   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count<3>
    SLICE_X4Y87.CLK      Tah         (-Th)    -0.121   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count<5>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result<4>1
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_4
    -------------------------------------------------  ---------------------------
    Total                                      0.395ns (0.321ns logic, 0.074ns route)
                                                       (81.3% logic, 18.7% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_5 (SLICE_X4Y87.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.414ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_5 (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.414ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_5 to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y87.DQ       Tcko                  0.200   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count<5>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_5
    SLICE_X4Y87.D6       net (fanout=2)        0.024   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count<5>
    SLICE_X4Y87.CLK      Tah         (-Th)    -0.190   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count<5>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result<5>1
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_5
    -------------------------------------------------  ---------------------------
    Total                                      0.414ns (0.390ns logic, 0.024ns route)
                                                       (94.2% logic, 5.8% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_0 (SLICE_X4Y87.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.428ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_0 (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.428ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_0 to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y87.AQ       Tcko                  0.200   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count<5>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_0
    SLICE_X4Y87.A6       net (fanout=4)        0.038   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count<0>
    SLICE_X4Y87.CLK      Tah         (-Th)    -0.190   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count<5>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_count_xor<0>11_INV_0
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_0
    -------------------------------------------------  ---------------------------
    Total                                      0.428ns (0.390ns logic, 0.038ns route)
                                                       (91.1% logic, 8.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD
        TIMEGRP
        "SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in"
        TS_okSysClk / 0.78125 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 10.134ns (period - min period limit)
  Period: 12.800ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: SDRAM_FIFO_inst/memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Logical resource: SDRAM_FIFO_inst/memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: SDRAM_FIFO_inst/memc3_infrastructure_inst/mcb_drp_clk_bufg_in
--------------------------------------------------------------------------------
Slack: 11.401ns (period - min period limit)
  Period: 12.800ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R3/CLK
  Logical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mshreg_SELFREFRESH_MCB_MODE_R2/CLK
  Location pin: SLICE_X2Y74.CLK
  Clock network: SDRAM_FIFO_inst/c3_mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 11.800ns (period - min period limit)
  Period: 12.800ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_UICLK)
  Physical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK
  Logical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK
  Location pin: MCB_X0Y1.UICLK
  Clock network: SDRAM_FIFO_inst/c3_mcb_drp_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180 = 
PERIOD TIMEGRP         "SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180" 
TS_okSysClk /         6.25 PHASE 0.8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.599ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180 = PERIOD TIMEGRP
        "SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180" TS_okSysClk /
        6.25 PHASE 0.8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.001ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.599ns (625.391MHz) (Tmcbcper_PLLCLK)
  Physical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Logical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Location pin: MCB_X0Y1.PLLCLK1
  Clock network: SDRAM_FIFO_inst/c3_sysclk_2x_180
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0 = 
PERIOD TIMEGRP         "SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0" 
TS_okSysClk /         6.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.599ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0 = PERIOD TIMEGRP
        "SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0" TS_okSysClk /
        6.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.001ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.599ns (625.391MHz) (Tmcbcper_PLLCLK)
  Physical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Logical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Location pin: MCB_X0Y1.PLLCLK0
  Clock network: SDRAM_FIFO_inst/c3_sysclk_2x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in = 
PERIOD TIMEGRP         "SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in" 
TS_okSysClk /         1.5625 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4332 paths analyzed, 2055 endpoints analyzed, 11 failing endpoints
 11 timing errors detected. (11 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is 4050.240ns.
--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2 (SLICE_X13Y62.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -12.637ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_2 (FF)
  Destination:          SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2 (FF)
  Requirement:          0.020ns
  Data Path Delay:      1.484ns (Levels of Logic = 0)(Component delays alone exceeds constraint)
  Clock Path Skew:      -10.774ns (4.528 - 15.302)
  Source Clock:         dataclk rising at 1702.380ns
  Destination Clock:    SDRAM_FIFO_inst/c3_clk0 rising at 1702.400ns
  Clock Uncertainty:    0.399ns

  Clock Uncertainty:          0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.244ns
    Phase Error (PE):           0.271ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_2 to SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y63.AMUX    Tshcko                0.518   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<9>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_2
    SLICE_X13Y62.AX      net (fanout=1)        0.852   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<2>
    SLICE_X13Y62.CLK     Tdick                 0.114   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<5>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2
    -------------------------------------------------  ---------------------------
    Total                                      1.484ns (0.632ns logic, 0.852ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_10 (SLICE_X11Y66.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -12.510ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_10 (FF)
  Destination:          SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_10 (FF)
  Requirement:          0.020ns
  Data Path Delay:      1.359ns (Levels of Logic = 0)(Component delays alone exceeds constraint)
  Clock Path Skew:      -10.772ns (4.527 - 15.299)
  Source Clock:         dataclk rising at 1702.380ns
  Destination Clock:    SDRAM_FIFO_inst/c3_clk0 rising at 1702.400ns
  Clock Uncertainty:    0.399ns

  Clock Uncertainty:          0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.244ns
    Phase Error (PE):           0.271ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_10 to SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y66.AQ      Tcko                  0.525   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<10>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_10
    SLICE_X11Y66.AX      net (fanout=1)        0.720   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<10>
    SLICE_X11Y66.CLK     Tdick                 0.114   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1<5>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_10
    -------------------------------------------------  ---------------------------
    Total                                      1.359ns (0.639ns logic, 0.720ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_6 (SLICE_X12Y64.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -12.477ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_6 (FF)
  Destination:          SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_6 (FF)
  Requirement:          0.020ns
  Data Path Delay:      1.325ns (Levels of Logic = 0)(Component delays alone exceeds constraint)
  Clock Path Skew:      -10.773ns (4.529 - 15.302)
  Source Clock:         dataclk rising at 1702.380ns
  Destination Clock:    SDRAM_FIFO_inst/c3_clk0 rising at 1702.400ns
  Clock Uncertainty:    0.399ns

  Clock Uncertainty:          0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.244ns
    Phase Error (PE):           0.271ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_6 to SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y63.CMUX    Tshcko                0.518   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<9>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_6
    SLICE_X12Y64.BX      net (fanout=1)        0.693   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<6>
    SLICE_X12Y64.CLK     Tdick                 0.114   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<9>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_6
    -------------------------------------------------  ---------------------------
    Total                                      1.325ns (0.632ns logic, 0.693ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP
        "SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in" TS_okSysClk /
        1.5625 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y20.DIA7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.271ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_55 (FF)
  Destination:          SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.277ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.068 - 0.062)
  Source Clock:         SDRAM_FIFO_inst/c3_clk0 rising at 6.400ns
  Destination Clock:    SDRAM_FIFO_inst/c3_clk0 rising at 6.400ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_55 to SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y40.CQ       Tcko                  0.198   SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_56
                                                       SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_55
    RAMB16_X0Y20.DIA7    net (fanout=2)        0.132   SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_55
    RAMB16_X0Y20.CLKA    Trckd_DIA   (-Th)     0.053   SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.277ns (0.145ns logic, 0.132ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y20.DIPA0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.271ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_56 (FF)
  Destination:          SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.277ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.068 - 0.062)
  Source Clock:         SDRAM_FIFO_inst/c3_clk0 rising at 6.400ns
  Destination Clock:    SDRAM_FIFO_inst/c3_clk0 rising at 6.400ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_56 to SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y40.DQ       Tcko                  0.198   SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_56
                                                       SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_56
    RAMB16_X0Y20.DIPA0   net (fanout=2)        0.132   SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_56
    RAMB16_X0Y20.CLKA    Trckd_DIPA  (-Th)     0.053   SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.277ns (0.145ns logic, 0.132ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y20.DIA22), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.276ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_22 (FF)
  Destination:          SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.277ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.068 - 0.067)
  Source Clock:         SDRAM_FIFO_inst/c3_clk0 rising at 6.400ns
  Destination Clock:    SDRAM_FIFO_inst/c3_clk0 rising at 6.400ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_22 to SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y42.AQ       Tcko                  0.198   SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_25
                                                       SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_22
    RAMB16_X0Y20.DIA22   net (fanout=2)        0.132   SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_22
    RAMB16_X0Y20.CLKA    Trckd_DIA   (-Th)     0.053   SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.277ns (0.145ns logic, 0.132ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP
        "SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in" TS_okSysClk /
        1.5625 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.830ns (period - min period limit)
  Period: 6.400ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X0Y18.CLKA
  Clock network: SDRAM_FIFO_inst/c3_clk0
--------------------------------------------------------------------------------
Slack: 2.830ns (period - min period limit)
  Period: 6.400ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X0Y20.CLKA
  Clock network: SDRAM_FIFO_inst/c3_clk0
--------------------------------------------------------------------------------
Slack: 2.830ns (period - min period limit)
  Period: 6.400ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X0Y36.CLKB
  Clock network: SDRAM_FIFO_inst/c3_clk0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_variable_freq_clk_generator_inst_clkout_i = PERIOD 
TIMEGRP         "variable_freq_clk_generator_inst_clkout_i" TS_okSysClk / 0.84 
HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1112349124 paths analyzed, 19566 endpoints analyzed, 4279 failing endpoints
 4279 timing errors detected. (4270 setup errors, 9 hold errors, 0 component switching limit errors)
 Minimum period is  26.038ns.
--------------------------------------------------------------------------------

Paths for end point FIFO_data_in_5 (SLICE_X31Y78.D5), 34414663 paths
--------------------------------------------------------------------------------
Slack (setup path):     -14.134ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DAC_reref_register_1 (FF)
  Destination:          FIFO_data_in_5 (FF)
  Requirement:          11.904ns
  Data Path Delay:      25.991ns (Levels of Logic = 18)
  Clock Path Skew:      -0.012ns (0.298 - 0.310)
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DAC_reref_register_1 to FIFO_data_in_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y67.CQ      Tcko                  0.430   DAC_reref_register<3>
                                                       DAC_reref_register_1
    SLICE_X42Y47.B4      net (fanout=8)        3.012   DAC_reref_register<1>
    SLICE_X42Y47.COUT    Topcyb                0.448   DAC_register_3<1>
                                                       DAC_output_3/Madd_n0275_Madd_Madd_lut<1>
                                                       DAC_output_3/Madd_n0275_Madd_Madd_cy<3>
    SLICE_X42Y48.CIN     net (fanout=1)        0.003   DAC_output_3/Madd_n0275_Madd_Madd_cy<3>
    SLICE_X42Y48.BMUX    Tcinb                 0.277   DAC_register_3<2>
                                                       DAC_output_3/Madd_n0275_Madd_Madd_cy<7>
    SLICE_X38Y53.B6      net (fanout=1)        1.471   DAC_output_3/n0275<5>
    SLICE_X38Y53.B       Tilo                  0.254   wi0a/ep_datahold<7>
                                                       DAC_output_3/Mmux_HPF_input141
    SLICE_X40Y52.D2      net (fanout=5)        1.090   DAC_output_3/HPF_input<7>
    SLICE_X40Y52.COUT    Topcyd                0.290   wi1f/ep_datahold<12>
                                                       DAC_output_3/Madd_n0269_Madd_Madd_lut<7>
                                                       DAC_output_3/Madd_n0269_Madd_Madd_cy<7>
    SLICE_X40Y53.CIN     net (fanout=1)        0.003   DAC_output_3/Madd_n0269_Madd_Madd_cy<7>
    SLICE_X40Y53.BMUX    Tcinb                 0.277   DAC_output_3/Madd_n0269_Madd_Madd_cy<11>
                                                       DAC_output_3/Madd_n0269_Madd_Madd_cy<11>
    SLICE_X39Y55.C1      net (fanout=4)        1.765   DAC_output_3/n0269<9>
    SLICE_X39Y55.C       Tilo                  0.259   DAC_thresh_3<15>
                                                       DAC_output_3/Mmux_HPF_output141
    SLICE_X30Y57.DX      net (fanout=3)        1.868   DAC_output_3/HPF_output<7>
    SLICE_X30Y57.COUT    Tdxcy                 0.109   DAC_output_3/Msub_subtract_result_cy<7>
                                                       DAC_output_3/Msub_subtract_result_cy<7>
    SLICE_X30Y58.CIN     net (fanout=1)        0.003   DAC_output_3/Msub_subtract_result_cy<7>
    SLICE_X30Y58.COUT    Tbyp                  0.093   DAC_output_3/Msub_subtract_result_cy<11>
                                                       DAC_output_3/Msub_subtract_result_cy<11>
    SLICE_X30Y59.CIN     net (fanout=1)        0.003   DAC_output_3/Msub_subtract_result_cy<11>
    SLICE_X30Y59.DMUX    Tcind                 0.320   DAC_output_3/subtract_result<15>
                                                       DAC_output_3/Msub_subtract_result_xor<15>
    SLICE_X27Y62.B2      net (fanout=54)       1.705   DAC_output_3/subtract_result<15>
    SLICE_X27Y62.BMUX    Tilo                  0.337   DAC_output_3/DAC_input_suppressed[15]_DAC_input_suppressed[5]_MUX_4587_o
                                                       DAC_output_3/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o11
    SLICE_X27Y62.C5      net (fanout=26)       0.472   DAC_output_3/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o1
    SLICE_X27Y62.C       Tilo                  0.259   DAC_output_3/DAC_input_suppressed[15]_DAC_input_suppressed[5]_MUX_4587_o
                                                       DAC_output_3/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o7111
    SLICE_X27Y65.A2      net (fanout=3)        0.977   DAC_output_3/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o711
    SLICE_X27Y65.A       Tilo                  0.259   pipe_in_data_3_LSW<3>
                                                       DAC_output_3/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o721
    SLICE_X29Y65.C2      net (fanout=21)       1.019   DAC_output_3/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o72
    SLICE_X29Y65.C       Tilo                  0.259   variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd32
                                                       DAC_output_3/Mmux_DAC_input_scaled<5>_3_SW0
    SLICE_X31Y65.A3      net (fanout=1)        0.779   N2680
    SLICE_X31Y65.A       Tilo                  0.259   DAC_output_3/Mmux_DAC_input_scaled<8>_3
                                                       DAC_output_3/Mmux_DAC_input_scaled<5>_3
    SLICE_X31Y65.B6      net (fanout=1)        0.143   DAC_output_3/Mmux_DAC_input_scaled<5>_3
    SLICE_X31Y65.B       Tilo                  0.259   DAC_output_3/Mmux_DAC_input_scaled<8>_3
                                                       DAC_output_3/Mmux_DAC_register121
    SLICE_X35Y91.B3      net (fanout=2)        4.140   DAC_output_register_3<5>
    SLICE_X35Y91.B       Tilo                  0.259   analog_out_sequencer_1/DAC_positive<11>
                                                       main_state_main_state[31]_GND_1_o_select_591_OUT<5>1
    SLICE_X31Y78.C1      net (fanout=1)        2.024   main_state_main_state[31]_GND_1_o_select_591_OUT<5>
    SLICE_X31Y78.C       Tilo                  0.259   FIFO_data_in<5>
                                                       main_state_main_state[31]_GND_1_o_select_591_OUT<5>8
    SLICE_X31Y78.D5      net (fanout=1)        0.234   main_state_main_state[31]_GND_1_o_select_591_OUT<5>7
    SLICE_X31Y78.CLK     Tas                   0.373   FIFO_data_in<5>
                                                       main_state_main_state[31]_GND_1_o_select_591_OUT<5>34
                                                       FIFO_data_in_5
    -------------------------------------------------  ---------------------------
    Total                                     25.991ns (5.280ns logic, 20.711ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -14.132ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DAC_reref_register_1 (FF)
  Destination:          FIFO_data_in_5 (FF)
  Requirement:          11.904ns
  Data Path Delay:      25.989ns (Levels of Logic = 18)
  Clock Path Skew:      -0.012ns (0.298 - 0.310)
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DAC_reref_register_1 to FIFO_data_in_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y67.CQ      Tcko                  0.430   DAC_reref_register<3>
                                                       DAC_reref_register_1
    SLICE_X42Y47.B4      net (fanout=8)        3.012   DAC_reref_register<1>
    SLICE_X42Y47.COUT    Topcyb                0.448   DAC_register_3<1>
                                                       DAC_output_3/Madd_n0275_Madd_Madd_lut<1>
                                                       DAC_output_3/Madd_n0275_Madd_Madd_cy<3>
    SLICE_X42Y48.CIN     net (fanout=1)        0.003   DAC_output_3/Madd_n0275_Madd_Madd_cy<3>
    SLICE_X42Y48.BMUX    Tcinb                 0.277   DAC_register_3<2>
                                                       DAC_output_3/Madd_n0275_Madd_Madd_cy<7>
    SLICE_X38Y53.B6      net (fanout=1)        1.471   DAC_output_3/n0275<5>
    SLICE_X38Y53.B       Tilo                  0.254   wi0a/ep_datahold<7>
                                                       DAC_output_3/Mmux_HPF_input141
    SLICE_X40Y52.D2      net (fanout=5)        1.090   DAC_output_3/HPF_input<7>
    SLICE_X40Y52.COUT    Topcyd                0.290   wi1f/ep_datahold<12>
                                                       DAC_output_3/Madd_n0269_Madd_Madd_lut<7>
                                                       DAC_output_3/Madd_n0269_Madd_Madd_cy<7>
    SLICE_X40Y53.CIN     net (fanout=1)        0.003   DAC_output_3/Madd_n0269_Madd_Madd_cy<7>
    SLICE_X40Y53.BMUX    Tcinb                 0.277   DAC_output_3/Madd_n0269_Madd_Madd_cy<11>
                                                       DAC_output_3/Madd_n0269_Madd_Madd_cy<11>
    SLICE_X39Y55.C1      net (fanout=4)        1.765   DAC_output_3/n0269<9>
    SLICE_X39Y55.C       Tilo                  0.259   DAC_thresh_3<15>
                                                       DAC_output_3/Mmux_HPF_output141
    SLICE_X30Y57.DX      net (fanout=3)        1.868   DAC_output_3/HPF_output<7>
    SLICE_X30Y57.COUT    Tdxcy                 0.109   DAC_output_3/Msub_subtract_result_cy<7>
                                                       DAC_output_3/Msub_subtract_result_cy<7>
    SLICE_X30Y58.CIN     net (fanout=1)        0.003   DAC_output_3/Msub_subtract_result_cy<7>
    SLICE_X30Y58.COUT    Tbyp                  0.093   DAC_output_3/Msub_subtract_result_cy<11>
                                                       DAC_output_3/Msub_subtract_result_cy<11>
    SLICE_X30Y59.CIN     net (fanout=1)        0.003   DAC_output_3/Msub_subtract_result_cy<11>
    SLICE_X30Y59.DMUX    Tcind                 0.320   DAC_output_3/subtract_result<15>
                                                       DAC_output_3/Msub_subtract_result_xor<15>
    SLICE_X25Y61.D3      net (fanout=54)       1.550   DAC_output_3/subtract_result<15>
    SLICE_X25Y61.DMUX    Tilo                  0.337   DAC_output_3/DAC_input_suppressed<13>
                                                       DAC_output_3/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_25_o11
    SLICE_X27Y62.C4      net (fanout=24)       0.625   DAC_output_3/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_25_o1
    SLICE_X27Y62.C       Tilo                  0.259   DAC_output_3/DAC_input_suppressed[15]_DAC_input_suppressed[5]_MUX_4587_o
                                                       DAC_output_3/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o7111
    SLICE_X27Y65.A2      net (fanout=3)        0.977   DAC_output_3/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o711
    SLICE_X27Y65.A       Tilo                  0.259   pipe_in_data_3_LSW<3>
                                                       DAC_output_3/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o721
    SLICE_X29Y65.C2      net (fanout=21)       1.019   DAC_output_3/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o72
    SLICE_X29Y65.C       Tilo                  0.259   variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd32
                                                       DAC_output_3/Mmux_DAC_input_scaled<5>_3_SW0
    SLICE_X31Y65.A3      net (fanout=1)        0.779   N2680
    SLICE_X31Y65.A       Tilo                  0.259   DAC_output_3/Mmux_DAC_input_scaled<8>_3
                                                       DAC_output_3/Mmux_DAC_input_scaled<5>_3
    SLICE_X31Y65.B6      net (fanout=1)        0.143   DAC_output_3/Mmux_DAC_input_scaled<5>_3
    SLICE_X31Y65.B       Tilo                  0.259   DAC_output_3/Mmux_DAC_input_scaled<8>_3
                                                       DAC_output_3/Mmux_DAC_register121
    SLICE_X35Y91.B3      net (fanout=2)        4.140   DAC_output_register_3<5>
    SLICE_X35Y91.B       Tilo                  0.259   analog_out_sequencer_1/DAC_positive<11>
                                                       main_state_main_state[31]_GND_1_o_select_591_OUT<5>1
    SLICE_X31Y78.C1      net (fanout=1)        2.024   main_state_main_state[31]_GND_1_o_select_591_OUT<5>
    SLICE_X31Y78.C       Tilo                  0.259   FIFO_data_in<5>
                                                       main_state_main_state[31]_GND_1_o_select_591_OUT<5>8
    SLICE_X31Y78.D5      net (fanout=1)        0.234   main_state_main_state[31]_GND_1_o_select_591_OUT<5>7
    SLICE_X31Y78.CLK     Tas                   0.373   FIFO_data_in<5>
                                                       main_state_main_state[31]_GND_1_o_select_591_OUT<5>34
                                                       FIFO_data_in_5
    -------------------------------------------------  ---------------------------
    Total                                     25.989ns (5.280ns logic, 20.709ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -14.073ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DAC_reref_register_1 (FF)
  Destination:          FIFO_data_in_5 (FF)
  Requirement:          11.904ns
  Data Path Delay:      25.930ns (Levels of Logic = 18)
  Clock Path Skew:      -0.012ns (0.298 - 0.310)
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DAC_reref_register_1 to FIFO_data_in_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y67.CQ      Tcko                  0.430   DAC_reref_register<3>
                                                       DAC_reref_register_1
    SLICE_X42Y47.B4      net (fanout=8)        3.012   DAC_reref_register<1>
    SLICE_X42Y47.COUT    Topcyb                0.448   DAC_register_3<1>
                                                       DAC_output_3/Madd_n0275_Madd_Madd_lut<1>
                                                       DAC_output_3/Madd_n0275_Madd_Madd_cy<3>
    SLICE_X42Y48.CIN     net (fanout=1)        0.003   DAC_output_3/Madd_n0275_Madd_Madd_cy<3>
    SLICE_X42Y48.BMUX    Tcinb                 0.277   DAC_register_3<2>
                                                       DAC_output_3/Madd_n0275_Madd_Madd_cy<7>
    SLICE_X38Y53.B6      net (fanout=1)        1.471   DAC_output_3/n0275<5>
    SLICE_X38Y53.B       Tilo                  0.254   wi0a/ep_datahold<7>
                                                       DAC_output_3/Mmux_HPF_input141
    SLICE_X40Y52.D2      net (fanout=5)        1.090   DAC_output_3/HPF_input<7>
    SLICE_X40Y52.COUT    Topcyd                0.290   wi1f/ep_datahold<12>
                                                       DAC_output_3/Madd_n0269_Madd_Madd_lut<7>
                                                       DAC_output_3/Madd_n0269_Madd_Madd_cy<7>
    SLICE_X40Y53.CIN     net (fanout=1)        0.003   DAC_output_3/Madd_n0269_Madd_Madd_cy<7>
    SLICE_X40Y53.BMUX    Tcinb                 0.277   DAC_output_3/Madd_n0269_Madd_Madd_cy<11>
                                                       DAC_output_3/Madd_n0269_Madd_Madd_cy<11>
    SLICE_X39Y55.C1      net (fanout=4)        1.765   DAC_output_3/n0269<9>
    SLICE_X39Y55.C       Tilo                  0.259   DAC_thresh_3<15>
                                                       DAC_output_3/Mmux_HPF_output141
    SLICE_X30Y57.DX      net (fanout=3)        1.868   DAC_output_3/HPF_output<7>
    SLICE_X30Y57.COUT    Tdxcy                 0.109   DAC_output_3/Msub_subtract_result_cy<7>
                                                       DAC_output_3/Msub_subtract_result_cy<7>
    SLICE_X30Y58.CIN     net (fanout=1)        0.003   DAC_output_3/Msub_subtract_result_cy<7>
    SLICE_X30Y58.COUT    Tbyp                  0.093   DAC_output_3/Msub_subtract_result_cy<11>
                                                       DAC_output_3/Msub_subtract_result_cy<11>
    SLICE_X30Y59.CIN     net (fanout=1)        0.003   DAC_output_3/Msub_subtract_result_cy<11>
    SLICE_X30Y59.DMUX    Tcind                 0.320   DAC_output_3/subtract_result<15>
                                                       DAC_output_3/Msub_subtract_result_xor<15>
    SLICE_X26Y62.C2      net (fanout=54)       1.673   DAC_output_3/subtract_result<15>
    SLICE_X26Y62.C       Tilo                  0.255   DAC_output_3/HPF_output<15>
                                                       DAC_output_3/Mmux_DAC_input_suppressed41
    SLICE_X27Y62.C3      net (fanout=14)       0.525   DAC_output_3/DAC_input_suppressed<12>
    SLICE_X27Y62.C       Tilo                  0.259   DAC_output_3/DAC_input_suppressed[15]_DAC_input_suppressed[5]_MUX_4587_o
                                                       DAC_output_3/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o7111
    SLICE_X27Y65.A2      net (fanout=3)        0.977   DAC_output_3/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o711
    SLICE_X27Y65.A       Tilo                  0.259   pipe_in_data_3_LSW<3>
                                                       DAC_output_3/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o721
    SLICE_X29Y65.C2      net (fanout=21)       1.019   DAC_output_3/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o72
    SLICE_X29Y65.C       Tilo                  0.259   variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd32
                                                       DAC_output_3/Mmux_DAC_input_scaled<5>_3_SW0
    SLICE_X31Y65.A3      net (fanout=1)        0.779   N2680
    SLICE_X31Y65.A       Tilo                  0.259   DAC_output_3/Mmux_DAC_input_scaled<8>_3
                                                       DAC_output_3/Mmux_DAC_input_scaled<5>_3
    SLICE_X31Y65.B6      net (fanout=1)        0.143   DAC_output_3/Mmux_DAC_input_scaled<5>_3
    SLICE_X31Y65.B       Tilo                  0.259   DAC_output_3/Mmux_DAC_input_scaled<8>_3
                                                       DAC_output_3/Mmux_DAC_register121
    SLICE_X35Y91.B3      net (fanout=2)        4.140   DAC_output_register_3<5>
    SLICE_X35Y91.B       Tilo                  0.259   analog_out_sequencer_1/DAC_positive<11>
                                                       main_state_main_state[31]_GND_1_o_select_591_OUT<5>1
    SLICE_X31Y78.C1      net (fanout=1)        2.024   main_state_main_state[31]_GND_1_o_select_591_OUT<5>
    SLICE_X31Y78.C       Tilo                  0.259   FIFO_data_in<5>
                                                       main_state_main_state[31]_GND_1_o_select_591_OUT<5>8
    SLICE_X31Y78.D5      net (fanout=1)        0.234   main_state_main_state[31]_GND_1_o_select_591_OUT<5>7
    SLICE_X31Y78.CLK     Tas                   0.373   FIFO_data_in<5>
                                                       main_state_main_state[31]_GND_1_o_select_591_OUT<5>34
                                                       FIFO_data_in_5
    -------------------------------------------------  ---------------------------
    Total                                     25.930ns (5.198ns logic, 20.732ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------

Paths for end point FIFO_data_in_11 (SLICE_X35Y80.C6), 40552386 paths
--------------------------------------------------------------------------------
Slack (setup path):     -14.010ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DAC_reref_register_1 (FF)
  Destination:          FIFO_data_in_11 (FF)
  Requirement:          11.904ns
  Data Path Delay:      25.826ns (Levels of Logic = 18)
  Clock Path Skew:      -0.053ns (0.594 - 0.647)
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DAC_reref_register_1 to FIFO_data_in_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y67.CQ      Tcko                  0.430   DAC_reref_register<3>
                                                       DAC_reref_register_1
    SLICE_X42Y47.B4      net (fanout=8)        3.012   DAC_reref_register<1>
    SLICE_X42Y47.COUT    Topcyb                0.448   DAC_register_3<1>
                                                       DAC_output_3/Madd_n0275_Madd_Madd_lut<1>
                                                       DAC_output_3/Madd_n0275_Madd_Madd_cy<3>
    SLICE_X42Y48.CIN     net (fanout=1)        0.003   DAC_output_3/Madd_n0275_Madd_Madd_cy<3>
    SLICE_X42Y48.BMUX    Tcinb                 0.277   DAC_register_3<2>
                                                       DAC_output_3/Madd_n0275_Madd_Madd_cy<7>
    SLICE_X38Y53.B6      net (fanout=1)        1.471   DAC_output_3/n0275<5>
    SLICE_X38Y53.B       Tilo                  0.254   wi0a/ep_datahold<7>
                                                       DAC_output_3/Mmux_HPF_input141
    SLICE_X40Y52.D2      net (fanout=5)        1.090   DAC_output_3/HPF_input<7>
    SLICE_X40Y52.COUT    Topcyd                0.290   wi1f/ep_datahold<12>
                                                       DAC_output_3/Madd_n0269_Madd_Madd_lut<7>
                                                       DAC_output_3/Madd_n0269_Madd_Madd_cy<7>
    SLICE_X40Y53.CIN     net (fanout=1)        0.003   DAC_output_3/Madd_n0269_Madd_Madd_cy<7>
    SLICE_X40Y53.BMUX    Tcinb                 0.277   DAC_output_3/Madd_n0269_Madd_Madd_cy<11>
                                                       DAC_output_3/Madd_n0269_Madd_Madd_cy<11>
    SLICE_X39Y55.C1      net (fanout=4)        1.765   DAC_output_3/n0269<9>
    SLICE_X39Y55.C       Tilo                  0.259   DAC_thresh_3<15>
                                                       DAC_output_3/Mmux_HPF_output141
    SLICE_X30Y57.DX      net (fanout=3)        1.868   DAC_output_3/HPF_output<7>
    SLICE_X30Y57.COUT    Tdxcy                 0.109   DAC_output_3/Msub_subtract_result_cy<7>
                                                       DAC_output_3/Msub_subtract_result_cy<7>
    SLICE_X30Y58.CIN     net (fanout=1)        0.003   DAC_output_3/Msub_subtract_result_cy<7>
    SLICE_X30Y58.COUT    Tbyp                  0.093   DAC_output_3/Msub_subtract_result_cy<11>
                                                       DAC_output_3/Msub_subtract_result_cy<11>
    SLICE_X30Y59.CIN     net (fanout=1)        0.003   DAC_output_3/Msub_subtract_result_cy<11>
    SLICE_X30Y59.DMUX    Tcind                 0.320   DAC_output_3/subtract_result<15>
                                                       DAC_output_3/Msub_subtract_result_xor<15>
    SLICE_X27Y62.B2      net (fanout=54)       1.705   DAC_output_3/subtract_result<15>
    SLICE_X27Y62.BMUX    Tilo                  0.337   DAC_output_3/DAC_input_suppressed[15]_DAC_input_suppressed[5]_MUX_4587_o
                                                       DAC_output_3/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o11
    SLICE_X27Y62.C5      net (fanout=26)       0.472   DAC_output_3/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o1
    SLICE_X27Y62.C       Tilo                  0.259   DAC_output_3/DAC_input_suppressed[15]_DAC_input_suppressed[5]_MUX_4587_o
                                                       DAC_output_3/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o7111
    SLICE_X27Y65.A2      net (fanout=3)        0.977   DAC_output_3/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o711
    SLICE_X27Y65.A       Tilo                  0.259   pipe_in_data_3_LSW<3>
                                                       DAC_output_3/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o721
    SLICE_X27Y62.D6      net (fanout=21)       0.713   DAC_output_3/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o72
    SLICE_X27Y62.D       Tilo                  0.259   DAC_output_3/DAC_input_suppressed[15]_DAC_input_suppressed[5]_MUX_4587_o
                                                       DAC_output_3/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_4592_o151
    SLICE_X27Y66.D1      net (fanout=1)        1.904   DAC_output_3/DAC_input_suppressed[15]_DAC_input_suppressed[5]_MUX_4587_o
    SLICE_X27Y66.D       Tilo                  0.259   DAC_output_3/Mmux_DAC_input_scaled<11>_3
                                                       DAC_output_3/Mmux_DAC_input_scaled<11>_3
    SLICE_X27Y66.C6      net (fanout=1)        0.143   DAC_output_3/Mmux_DAC_input_scaled<11>_3
    SLICE_X27Y66.C       Tilo                  0.259   DAC_output_3/Mmux_DAC_input_scaled<11>_3
                                                       DAC_output_3/Mmux_DAC_register31
    SLICE_X41Y87.D3      net (fanout=2)        3.895   DAC_output_register_3<11>
    SLICE_X41Y87.D       Tilo                  0.259   main_state_main_state[31]_GND_1_o_select_591_OUT<11>33
                                                       main_state_main_state[31]_GND_1_o_select_591_OUT<11>34
    SLICE_X35Y80.D4      net (fanout=1)        1.376   main_state_main_state[31]_GND_1_o_select_591_OUT<11>33
    SLICE_X35Y80.D       Tilo                  0.259   FIFO_data_in<11>
                                                       main_state_main_state[31]_GND_1_o_select_591_OUT<11>35_SW0
    SLICE_X35Y80.C6      net (fanout=1)        0.143   N2636
    SLICE_X35Y80.CLK     Tas                   0.373   FIFO_data_in<11>
                                                       main_state_main_state[31]_GND_1_o_select_591_OUT<11>35
                                                       FIFO_data_in_11
    -------------------------------------------------  ---------------------------
    Total                                     25.826ns (5.280ns logic, 20.546ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -14.008ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DAC_reref_register_1 (FF)
  Destination:          FIFO_data_in_11 (FF)
  Requirement:          11.904ns
  Data Path Delay:      25.824ns (Levels of Logic = 18)
  Clock Path Skew:      -0.053ns (0.594 - 0.647)
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DAC_reref_register_1 to FIFO_data_in_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y67.CQ      Tcko                  0.430   DAC_reref_register<3>
                                                       DAC_reref_register_1
    SLICE_X42Y47.B4      net (fanout=8)        3.012   DAC_reref_register<1>
    SLICE_X42Y47.COUT    Topcyb                0.448   DAC_register_3<1>
                                                       DAC_output_3/Madd_n0275_Madd_Madd_lut<1>
                                                       DAC_output_3/Madd_n0275_Madd_Madd_cy<3>
    SLICE_X42Y48.CIN     net (fanout=1)        0.003   DAC_output_3/Madd_n0275_Madd_Madd_cy<3>
    SLICE_X42Y48.BMUX    Tcinb                 0.277   DAC_register_3<2>
                                                       DAC_output_3/Madd_n0275_Madd_Madd_cy<7>
    SLICE_X38Y53.B6      net (fanout=1)        1.471   DAC_output_3/n0275<5>
    SLICE_X38Y53.B       Tilo                  0.254   wi0a/ep_datahold<7>
                                                       DAC_output_3/Mmux_HPF_input141
    SLICE_X40Y52.D2      net (fanout=5)        1.090   DAC_output_3/HPF_input<7>
    SLICE_X40Y52.COUT    Topcyd                0.290   wi1f/ep_datahold<12>
                                                       DAC_output_3/Madd_n0269_Madd_Madd_lut<7>
                                                       DAC_output_3/Madd_n0269_Madd_Madd_cy<7>
    SLICE_X40Y53.CIN     net (fanout=1)        0.003   DAC_output_3/Madd_n0269_Madd_Madd_cy<7>
    SLICE_X40Y53.BMUX    Tcinb                 0.277   DAC_output_3/Madd_n0269_Madd_Madd_cy<11>
                                                       DAC_output_3/Madd_n0269_Madd_Madd_cy<11>
    SLICE_X39Y55.C1      net (fanout=4)        1.765   DAC_output_3/n0269<9>
    SLICE_X39Y55.C       Tilo                  0.259   DAC_thresh_3<15>
                                                       DAC_output_3/Mmux_HPF_output141
    SLICE_X30Y57.DX      net (fanout=3)        1.868   DAC_output_3/HPF_output<7>
    SLICE_X30Y57.COUT    Tdxcy                 0.109   DAC_output_3/Msub_subtract_result_cy<7>
                                                       DAC_output_3/Msub_subtract_result_cy<7>
    SLICE_X30Y58.CIN     net (fanout=1)        0.003   DAC_output_3/Msub_subtract_result_cy<7>
    SLICE_X30Y58.COUT    Tbyp                  0.093   DAC_output_3/Msub_subtract_result_cy<11>
                                                       DAC_output_3/Msub_subtract_result_cy<11>
    SLICE_X30Y59.CIN     net (fanout=1)        0.003   DAC_output_3/Msub_subtract_result_cy<11>
    SLICE_X30Y59.DMUX    Tcind                 0.320   DAC_output_3/subtract_result<15>
                                                       DAC_output_3/Msub_subtract_result_xor<15>
    SLICE_X25Y61.D3      net (fanout=54)       1.550   DAC_output_3/subtract_result<15>
    SLICE_X25Y61.DMUX    Tilo                  0.337   DAC_output_3/DAC_input_suppressed<13>
                                                       DAC_output_3/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_25_o11
    SLICE_X27Y62.C4      net (fanout=24)       0.625   DAC_output_3/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_25_o1
    SLICE_X27Y62.C       Tilo                  0.259   DAC_output_3/DAC_input_suppressed[15]_DAC_input_suppressed[5]_MUX_4587_o
                                                       DAC_output_3/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o7111
    SLICE_X27Y65.A2      net (fanout=3)        0.977   DAC_output_3/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o711
    SLICE_X27Y65.A       Tilo                  0.259   pipe_in_data_3_LSW<3>
                                                       DAC_output_3/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o721
    SLICE_X27Y62.D6      net (fanout=21)       0.713   DAC_output_3/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o72
    SLICE_X27Y62.D       Tilo                  0.259   DAC_output_3/DAC_input_suppressed[15]_DAC_input_suppressed[5]_MUX_4587_o
                                                       DAC_output_3/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_4592_o151
    SLICE_X27Y66.D1      net (fanout=1)        1.904   DAC_output_3/DAC_input_suppressed[15]_DAC_input_suppressed[5]_MUX_4587_o
    SLICE_X27Y66.D       Tilo                  0.259   DAC_output_3/Mmux_DAC_input_scaled<11>_3
                                                       DAC_output_3/Mmux_DAC_input_scaled<11>_3
    SLICE_X27Y66.C6      net (fanout=1)        0.143   DAC_output_3/Mmux_DAC_input_scaled<11>_3
    SLICE_X27Y66.C       Tilo                  0.259   DAC_output_3/Mmux_DAC_input_scaled<11>_3
                                                       DAC_output_3/Mmux_DAC_register31
    SLICE_X41Y87.D3      net (fanout=2)        3.895   DAC_output_register_3<11>
    SLICE_X41Y87.D       Tilo                  0.259   main_state_main_state[31]_GND_1_o_select_591_OUT<11>33
                                                       main_state_main_state[31]_GND_1_o_select_591_OUT<11>34
    SLICE_X35Y80.D4      net (fanout=1)        1.376   main_state_main_state[31]_GND_1_o_select_591_OUT<11>33
    SLICE_X35Y80.D       Tilo                  0.259   FIFO_data_in<11>
                                                       main_state_main_state[31]_GND_1_o_select_591_OUT<11>35_SW0
    SLICE_X35Y80.C6      net (fanout=1)        0.143   N2636
    SLICE_X35Y80.CLK     Tas                   0.373   FIFO_data_in<11>
                                                       main_state_main_state[31]_GND_1_o_select_591_OUT<11>35
                                                       FIFO_data_in_11
    -------------------------------------------------  ---------------------------
    Total                                     25.824ns (5.280ns logic, 20.544ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -13.949ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DAC_reref_register_1 (FF)
  Destination:          FIFO_data_in_11 (FF)
  Requirement:          11.904ns
  Data Path Delay:      25.765ns (Levels of Logic = 18)
  Clock Path Skew:      -0.053ns (0.594 - 0.647)
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DAC_reref_register_1 to FIFO_data_in_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y67.CQ      Tcko                  0.430   DAC_reref_register<3>
                                                       DAC_reref_register_1
    SLICE_X42Y47.B4      net (fanout=8)        3.012   DAC_reref_register<1>
    SLICE_X42Y47.COUT    Topcyb                0.448   DAC_register_3<1>
                                                       DAC_output_3/Madd_n0275_Madd_Madd_lut<1>
                                                       DAC_output_3/Madd_n0275_Madd_Madd_cy<3>
    SLICE_X42Y48.CIN     net (fanout=1)        0.003   DAC_output_3/Madd_n0275_Madd_Madd_cy<3>
    SLICE_X42Y48.BMUX    Tcinb                 0.277   DAC_register_3<2>
                                                       DAC_output_3/Madd_n0275_Madd_Madd_cy<7>
    SLICE_X38Y53.B6      net (fanout=1)        1.471   DAC_output_3/n0275<5>
    SLICE_X38Y53.B       Tilo                  0.254   wi0a/ep_datahold<7>
                                                       DAC_output_3/Mmux_HPF_input141
    SLICE_X40Y52.D2      net (fanout=5)        1.090   DAC_output_3/HPF_input<7>
    SLICE_X40Y52.COUT    Topcyd                0.290   wi1f/ep_datahold<12>
                                                       DAC_output_3/Madd_n0269_Madd_Madd_lut<7>
                                                       DAC_output_3/Madd_n0269_Madd_Madd_cy<7>
    SLICE_X40Y53.CIN     net (fanout=1)        0.003   DAC_output_3/Madd_n0269_Madd_Madd_cy<7>
    SLICE_X40Y53.BMUX    Tcinb                 0.277   DAC_output_3/Madd_n0269_Madd_Madd_cy<11>
                                                       DAC_output_3/Madd_n0269_Madd_Madd_cy<11>
    SLICE_X39Y55.C1      net (fanout=4)        1.765   DAC_output_3/n0269<9>
    SLICE_X39Y55.C       Tilo                  0.259   DAC_thresh_3<15>
                                                       DAC_output_3/Mmux_HPF_output141
    SLICE_X30Y57.DX      net (fanout=3)        1.868   DAC_output_3/HPF_output<7>
    SLICE_X30Y57.COUT    Tdxcy                 0.109   DAC_output_3/Msub_subtract_result_cy<7>
                                                       DAC_output_3/Msub_subtract_result_cy<7>
    SLICE_X30Y58.CIN     net (fanout=1)        0.003   DAC_output_3/Msub_subtract_result_cy<7>
    SLICE_X30Y58.COUT    Tbyp                  0.093   DAC_output_3/Msub_subtract_result_cy<11>
                                                       DAC_output_3/Msub_subtract_result_cy<11>
    SLICE_X30Y59.CIN     net (fanout=1)        0.003   DAC_output_3/Msub_subtract_result_cy<11>
    SLICE_X30Y59.DMUX    Tcind                 0.320   DAC_output_3/subtract_result<15>
                                                       DAC_output_3/Msub_subtract_result_xor<15>
    SLICE_X26Y62.C2      net (fanout=54)       1.673   DAC_output_3/subtract_result<15>
    SLICE_X26Y62.C       Tilo                  0.255   DAC_output_3/HPF_output<15>
                                                       DAC_output_3/Mmux_DAC_input_suppressed41
    SLICE_X27Y62.C3      net (fanout=14)       0.525   DAC_output_3/DAC_input_suppressed<12>
    SLICE_X27Y62.C       Tilo                  0.259   DAC_output_3/DAC_input_suppressed[15]_DAC_input_suppressed[5]_MUX_4587_o
                                                       DAC_output_3/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o7111
    SLICE_X27Y65.A2      net (fanout=3)        0.977   DAC_output_3/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o711
    SLICE_X27Y65.A       Tilo                  0.259   pipe_in_data_3_LSW<3>
                                                       DAC_output_3/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o721
    SLICE_X27Y62.D6      net (fanout=21)       0.713   DAC_output_3/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o72
    SLICE_X27Y62.D       Tilo                  0.259   DAC_output_3/DAC_input_suppressed[15]_DAC_input_suppressed[5]_MUX_4587_o
                                                       DAC_output_3/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_4592_o151
    SLICE_X27Y66.D1      net (fanout=1)        1.904   DAC_output_3/DAC_input_suppressed[15]_DAC_input_suppressed[5]_MUX_4587_o
    SLICE_X27Y66.D       Tilo                  0.259   DAC_output_3/Mmux_DAC_input_scaled<11>_3
                                                       DAC_output_3/Mmux_DAC_input_scaled<11>_3
    SLICE_X27Y66.C6      net (fanout=1)        0.143   DAC_output_3/Mmux_DAC_input_scaled<11>_3
    SLICE_X27Y66.C       Tilo                  0.259   DAC_output_3/Mmux_DAC_input_scaled<11>_3
                                                       DAC_output_3/Mmux_DAC_register31
    SLICE_X41Y87.D3      net (fanout=2)        3.895   DAC_output_register_3<11>
    SLICE_X41Y87.D       Tilo                  0.259   main_state_main_state[31]_GND_1_o_select_591_OUT<11>33
                                                       main_state_main_state[31]_GND_1_o_select_591_OUT<11>34
    SLICE_X35Y80.D4      net (fanout=1)        1.376   main_state_main_state[31]_GND_1_o_select_591_OUT<11>33
    SLICE_X35Y80.D       Tilo                  0.259   FIFO_data_in<11>
                                                       main_state_main_state[31]_GND_1_o_select_591_OUT<11>35_SW0
    SLICE_X35Y80.C6      net (fanout=1)        0.143   N2636
    SLICE_X35Y80.CLK     Tas                   0.373   FIFO_data_in<11>
                                                       main_state_main_state[31]_GND_1_o_select_591_OUT<11>35
                                                       FIFO_data_in_11
    -------------------------------------------------  ---------------------------
    Total                                     25.765ns (5.198ns logic, 20.567ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------

Paths for end point FIFO_data_in_6 (SLICE_X35Y83.B5), 38115951 paths
--------------------------------------------------------------------------------
Slack (setup path):     -13.553ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DAC_reref_register_1 (FF)
  Destination:          FIFO_data_in_6 (FF)
  Requirement:          11.904ns
  Data Path Delay:      25.365ns (Levels of Logic = 18)
  Clock Path Skew:      -0.057ns (0.590 - 0.647)
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DAC_reref_register_1 to FIFO_data_in_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y67.CQ      Tcko                  0.430   DAC_reref_register<3>
                                                       DAC_reref_register_1
    SLICE_X42Y47.B4      net (fanout=8)        3.012   DAC_reref_register<1>
    SLICE_X42Y47.COUT    Topcyb                0.448   DAC_register_3<1>
                                                       DAC_output_3/Madd_n0275_Madd_Madd_lut<1>
                                                       DAC_output_3/Madd_n0275_Madd_Madd_cy<3>
    SLICE_X42Y48.CIN     net (fanout=1)        0.003   DAC_output_3/Madd_n0275_Madd_Madd_cy<3>
    SLICE_X42Y48.BMUX    Tcinb                 0.277   DAC_register_3<2>
                                                       DAC_output_3/Madd_n0275_Madd_Madd_cy<7>
    SLICE_X38Y53.B6      net (fanout=1)        1.471   DAC_output_3/n0275<5>
    SLICE_X38Y53.B       Tilo                  0.254   wi0a/ep_datahold<7>
                                                       DAC_output_3/Mmux_HPF_input141
    SLICE_X40Y52.D2      net (fanout=5)        1.090   DAC_output_3/HPF_input<7>
    SLICE_X40Y52.COUT    Topcyd                0.290   wi1f/ep_datahold<12>
                                                       DAC_output_3/Madd_n0269_Madd_Madd_lut<7>
                                                       DAC_output_3/Madd_n0269_Madd_Madd_cy<7>
    SLICE_X40Y53.CIN     net (fanout=1)        0.003   DAC_output_3/Madd_n0269_Madd_Madd_cy<7>
    SLICE_X40Y53.BMUX    Tcinb                 0.277   DAC_output_3/Madd_n0269_Madd_Madd_cy<11>
                                                       DAC_output_3/Madd_n0269_Madd_Madd_cy<11>
    SLICE_X39Y55.C1      net (fanout=4)        1.765   DAC_output_3/n0269<9>
    SLICE_X39Y55.C       Tilo                  0.259   DAC_thresh_3<15>
                                                       DAC_output_3/Mmux_HPF_output141
    SLICE_X30Y57.DX      net (fanout=3)        1.868   DAC_output_3/HPF_output<7>
    SLICE_X30Y57.COUT    Tdxcy                 0.109   DAC_output_3/Msub_subtract_result_cy<7>
                                                       DAC_output_3/Msub_subtract_result_cy<7>
    SLICE_X30Y58.CIN     net (fanout=1)        0.003   DAC_output_3/Msub_subtract_result_cy<7>
    SLICE_X30Y58.COUT    Tbyp                  0.093   DAC_output_3/Msub_subtract_result_cy<11>
                                                       DAC_output_3/Msub_subtract_result_cy<11>
    SLICE_X30Y59.CIN     net (fanout=1)        0.003   DAC_output_3/Msub_subtract_result_cy<11>
    SLICE_X30Y59.DMUX    Tcind                 0.320   DAC_output_3/subtract_result<15>
                                                       DAC_output_3/Msub_subtract_result_xor<15>
    SLICE_X27Y62.B2      net (fanout=54)       1.705   DAC_output_3/subtract_result<15>
    SLICE_X27Y62.BMUX    Tilo                  0.337   DAC_output_3/DAC_input_suppressed[15]_DAC_input_suppressed[5]_MUX_4587_o
                                                       DAC_output_3/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o11
    SLICE_X27Y62.C5      net (fanout=26)       0.472   DAC_output_3/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o1
    SLICE_X27Y62.C       Tilo                  0.259   DAC_output_3/DAC_input_suppressed[15]_DAC_input_suppressed[5]_MUX_4587_o
                                                       DAC_output_3/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o7111
    SLICE_X27Y65.A2      net (fanout=3)        0.977   DAC_output_3/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o711
    SLICE_X27Y65.A       Tilo                  0.259   pipe_in_data_3_LSW<3>
                                                       DAC_output_3/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o721
    SLICE_X29Y65.A5      net (fanout=21)       0.535   DAC_output_3/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o72
    SLICE_X29Y65.A       Tilo                  0.259   variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd32
                                                       DAC_output_3/Mmux_DAC_input_scaled<6>_3_SW0
    SLICE_X26Y69.A1      net (fanout=1)        1.769   N2086
    SLICE_X26Y69.A       Tilo                  0.254   analog_out_sequencer_3/event_end<7>
                                                       DAC_output_3/Mmux_DAC_input_scaled<6>_3
    SLICE_X26Y69.B6      net (fanout=1)        0.143   DAC_output_3/Mmux_DAC_input_scaled<6>_3
    SLICE_X26Y69.B       Tilo                  0.254   analog_out_sequencer_3/event_end<7>
                                                       DAC_output_3/Mmux_DAC_register131
    SLICE_X39Y90.D2      net (fanout=3)        3.389   DAC_output_register_3<6>
    SLICE_X39Y90.D       Tilo                  0.259   main_state_main_state[31]_GND_1_o_select_591_OUT<6>
                                                       main_state_main_state[31]_GND_1_o_select_591_OUT<6>1
    SLICE_X35Y83.A2      net (fanout=1)        1.447   main_state_main_state[31]_GND_1_o_select_591_OUT<6>
    SLICE_X35Y83.A       Tilo                  0.259   FIFO_data_in<7>
                                                       main_state_main_state[31]_GND_1_o_select_591_OUT<6>8
    SLICE_X35Y83.B5      net (fanout=1)        0.440   main_state_main_state[31]_GND_1_o_select_591_OUT<6>7
    SLICE_X35Y83.CLK     Tas                   0.373   FIFO_data_in<7>
                                                       main_state_main_state[31]_GND_1_o_select_591_OUT<6>34
                                                       FIFO_data_in_6
    -------------------------------------------------  ---------------------------
    Total                                     25.365ns (5.270ns logic, 20.095ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -13.551ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DAC_reref_register_1 (FF)
  Destination:          FIFO_data_in_6 (FF)
  Requirement:          11.904ns
  Data Path Delay:      25.363ns (Levels of Logic = 18)
  Clock Path Skew:      -0.057ns (0.590 - 0.647)
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DAC_reref_register_1 to FIFO_data_in_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y67.CQ      Tcko                  0.430   DAC_reref_register<3>
                                                       DAC_reref_register_1
    SLICE_X42Y47.B4      net (fanout=8)        3.012   DAC_reref_register<1>
    SLICE_X42Y47.COUT    Topcyb                0.448   DAC_register_3<1>
                                                       DAC_output_3/Madd_n0275_Madd_Madd_lut<1>
                                                       DAC_output_3/Madd_n0275_Madd_Madd_cy<3>
    SLICE_X42Y48.CIN     net (fanout=1)        0.003   DAC_output_3/Madd_n0275_Madd_Madd_cy<3>
    SLICE_X42Y48.BMUX    Tcinb                 0.277   DAC_register_3<2>
                                                       DAC_output_3/Madd_n0275_Madd_Madd_cy<7>
    SLICE_X38Y53.B6      net (fanout=1)        1.471   DAC_output_3/n0275<5>
    SLICE_X38Y53.B       Tilo                  0.254   wi0a/ep_datahold<7>
                                                       DAC_output_3/Mmux_HPF_input141
    SLICE_X40Y52.D2      net (fanout=5)        1.090   DAC_output_3/HPF_input<7>
    SLICE_X40Y52.COUT    Topcyd                0.290   wi1f/ep_datahold<12>
                                                       DAC_output_3/Madd_n0269_Madd_Madd_lut<7>
                                                       DAC_output_3/Madd_n0269_Madd_Madd_cy<7>
    SLICE_X40Y53.CIN     net (fanout=1)        0.003   DAC_output_3/Madd_n0269_Madd_Madd_cy<7>
    SLICE_X40Y53.BMUX    Tcinb                 0.277   DAC_output_3/Madd_n0269_Madd_Madd_cy<11>
                                                       DAC_output_3/Madd_n0269_Madd_Madd_cy<11>
    SLICE_X39Y55.C1      net (fanout=4)        1.765   DAC_output_3/n0269<9>
    SLICE_X39Y55.C       Tilo                  0.259   DAC_thresh_3<15>
                                                       DAC_output_3/Mmux_HPF_output141
    SLICE_X30Y57.DX      net (fanout=3)        1.868   DAC_output_3/HPF_output<7>
    SLICE_X30Y57.COUT    Tdxcy                 0.109   DAC_output_3/Msub_subtract_result_cy<7>
                                                       DAC_output_3/Msub_subtract_result_cy<7>
    SLICE_X30Y58.CIN     net (fanout=1)        0.003   DAC_output_3/Msub_subtract_result_cy<7>
    SLICE_X30Y58.COUT    Tbyp                  0.093   DAC_output_3/Msub_subtract_result_cy<11>
                                                       DAC_output_3/Msub_subtract_result_cy<11>
    SLICE_X30Y59.CIN     net (fanout=1)        0.003   DAC_output_3/Msub_subtract_result_cy<11>
    SLICE_X30Y59.DMUX    Tcind                 0.320   DAC_output_3/subtract_result<15>
                                                       DAC_output_3/Msub_subtract_result_xor<15>
    SLICE_X25Y61.D3      net (fanout=54)       1.550   DAC_output_3/subtract_result<15>
    SLICE_X25Y61.DMUX    Tilo                  0.337   DAC_output_3/DAC_input_suppressed<13>
                                                       DAC_output_3/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_25_o11
    SLICE_X27Y62.C4      net (fanout=24)       0.625   DAC_output_3/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_25_o1
    SLICE_X27Y62.C       Tilo                  0.259   DAC_output_3/DAC_input_suppressed[15]_DAC_input_suppressed[5]_MUX_4587_o
                                                       DAC_output_3/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o7111
    SLICE_X27Y65.A2      net (fanout=3)        0.977   DAC_output_3/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o711
    SLICE_X27Y65.A       Tilo                  0.259   pipe_in_data_3_LSW<3>
                                                       DAC_output_3/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o721
    SLICE_X29Y65.A5      net (fanout=21)       0.535   DAC_output_3/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o72
    SLICE_X29Y65.A       Tilo                  0.259   variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd32
                                                       DAC_output_3/Mmux_DAC_input_scaled<6>_3_SW0
    SLICE_X26Y69.A1      net (fanout=1)        1.769   N2086
    SLICE_X26Y69.A       Tilo                  0.254   analog_out_sequencer_3/event_end<7>
                                                       DAC_output_3/Mmux_DAC_input_scaled<6>_3
    SLICE_X26Y69.B6      net (fanout=1)        0.143   DAC_output_3/Mmux_DAC_input_scaled<6>_3
    SLICE_X26Y69.B       Tilo                  0.254   analog_out_sequencer_3/event_end<7>
                                                       DAC_output_3/Mmux_DAC_register131
    SLICE_X39Y90.D2      net (fanout=3)        3.389   DAC_output_register_3<6>
    SLICE_X39Y90.D       Tilo                  0.259   main_state_main_state[31]_GND_1_o_select_591_OUT<6>
                                                       main_state_main_state[31]_GND_1_o_select_591_OUT<6>1
    SLICE_X35Y83.A2      net (fanout=1)        1.447   main_state_main_state[31]_GND_1_o_select_591_OUT<6>
    SLICE_X35Y83.A       Tilo                  0.259   FIFO_data_in<7>
                                                       main_state_main_state[31]_GND_1_o_select_591_OUT<6>8
    SLICE_X35Y83.B5      net (fanout=1)        0.440   main_state_main_state[31]_GND_1_o_select_591_OUT<6>7
    SLICE_X35Y83.CLK     Tas                   0.373   FIFO_data_in<7>
                                                       main_state_main_state[31]_GND_1_o_select_591_OUT<6>34
                                                       FIFO_data_in_6
    -------------------------------------------------  ---------------------------
    Total                                     25.363ns (5.270ns logic, 20.093ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -13.492ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DAC_reref_register_1 (FF)
  Destination:          FIFO_data_in_6 (FF)
  Requirement:          11.904ns
  Data Path Delay:      25.304ns (Levels of Logic = 18)
  Clock Path Skew:      -0.057ns (0.590 - 0.647)
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DAC_reref_register_1 to FIFO_data_in_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y67.CQ      Tcko                  0.430   DAC_reref_register<3>
                                                       DAC_reref_register_1
    SLICE_X42Y47.B4      net (fanout=8)        3.012   DAC_reref_register<1>
    SLICE_X42Y47.COUT    Topcyb                0.448   DAC_register_3<1>
                                                       DAC_output_3/Madd_n0275_Madd_Madd_lut<1>
                                                       DAC_output_3/Madd_n0275_Madd_Madd_cy<3>
    SLICE_X42Y48.CIN     net (fanout=1)        0.003   DAC_output_3/Madd_n0275_Madd_Madd_cy<3>
    SLICE_X42Y48.BMUX    Tcinb                 0.277   DAC_register_3<2>
                                                       DAC_output_3/Madd_n0275_Madd_Madd_cy<7>
    SLICE_X38Y53.B6      net (fanout=1)        1.471   DAC_output_3/n0275<5>
    SLICE_X38Y53.B       Tilo                  0.254   wi0a/ep_datahold<7>
                                                       DAC_output_3/Mmux_HPF_input141
    SLICE_X40Y52.D2      net (fanout=5)        1.090   DAC_output_3/HPF_input<7>
    SLICE_X40Y52.COUT    Topcyd                0.290   wi1f/ep_datahold<12>
                                                       DAC_output_3/Madd_n0269_Madd_Madd_lut<7>
                                                       DAC_output_3/Madd_n0269_Madd_Madd_cy<7>
    SLICE_X40Y53.CIN     net (fanout=1)        0.003   DAC_output_3/Madd_n0269_Madd_Madd_cy<7>
    SLICE_X40Y53.BMUX    Tcinb                 0.277   DAC_output_3/Madd_n0269_Madd_Madd_cy<11>
                                                       DAC_output_3/Madd_n0269_Madd_Madd_cy<11>
    SLICE_X39Y55.C1      net (fanout=4)        1.765   DAC_output_3/n0269<9>
    SLICE_X39Y55.C       Tilo                  0.259   DAC_thresh_3<15>
                                                       DAC_output_3/Mmux_HPF_output141
    SLICE_X30Y57.DX      net (fanout=3)        1.868   DAC_output_3/HPF_output<7>
    SLICE_X30Y57.COUT    Tdxcy                 0.109   DAC_output_3/Msub_subtract_result_cy<7>
                                                       DAC_output_3/Msub_subtract_result_cy<7>
    SLICE_X30Y58.CIN     net (fanout=1)        0.003   DAC_output_3/Msub_subtract_result_cy<7>
    SLICE_X30Y58.COUT    Tbyp                  0.093   DAC_output_3/Msub_subtract_result_cy<11>
                                                       DAC_output_3/Msub_subtract_result_cy<11>
    SLICE_X30Y59.CIN     net (fanout=1)        0.003   DAC_output_3/Msub_subtract_result_cy<11>
    SLICE_X30Y59.DMUX    Tcind                 0.320   DAC_output_3/subtract_result<15>
                                                       DAC_output_3/Msub_subtract_result_xor<15>
    SLICE_X26Y62.C2      net (fanout=54)       1.673   DAC_output_3/subtract_result<15>
    SLICE_X26Y62.C       Tilo                  0.255   DAC_output_3/HPF_output<15>
                                                       DAC_output_3/Mmux_DAC_input_suppressed41
    SLICE_X27Y62.C3      net (fanout=14)       0.525   DAC_output_3/DAC_input_suppressed<12>
    SLICE_X27Y62.C       Tilo                  0.259   DAC_output_3/DAC_input_suppressed[15]_DAC_input_suppressed[5]_MUX_4587_o
                                                       DAC_output_3/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o7111
    SLICE_X27Y65.A2      net (fanout=3)        0.977   DAC_output_3/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o711
    SLICE_X27Y65.A       Tilo                  0.259   pipe_in_data_3_LSW<3>
                                                       DAC_output_3/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o721
    SLICE_X29Y65.A5      net (fanout=21)       0.535   DAC_output_3/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o72
    SLICE_X29Y65.A       Tilo                  0.259   variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd32
                                                       DAC_output_3/Mmux_DAC_input_scaled<6>_3_SW0
    SLICE_X26Y69.A1      net (fanout=1)        1.769   N2086
    SLICE_X26Y69.A       Tilo                  0.254   analog_out_sequencer_3/event_end<7>
                                                       DAC_output_3/Mmux_DAC_input_scaled<6>_3
    SLICE_X26Y69.B6      net (fanout=1)        0.143   DAC_output_3/Mmux_DAC_input_scaled<6>_3
    SLICE_X26Y69.B       Tilo                  0.254   analog_out_sequencer_3/event_end<7>
                                                       DAC_output_3/Mmux_DAC_register131
    SLICE_X39Y90.D2      net (fanout=3)        3.389   DAC_output_register_3<6>
    SLICE_X39Y90.D       Tilo                  0.259   main_state_main_state[31]_GND_1_o_select_591_OUT<6>
                                                       main_state_main_state[31]_GND_1_o_select_591_OUT<6>1
    SLICE_X35Y83.A2      net (fanout=1)        1.447   main_state_main_state[31]_GND_1_o_select_591_OUT<6>
    SLICE_X35Y83.A       Tilo                  0.259   FIFO_data_in<7>
                                                       main_state_main_state[31]_GND_1_o_select_591_OUT<6>8
    SLICE_X35Y83.B5      net (fanout=1)        0.440   main_state_main_state[31]_GND_1_o_select_591_OUT<6>7
    SLICE_X35Y83.CLK     Tas                   0.373   FIFO_data_in<7>
                                                       main_state_main_state[31]_GND_1_o_select_591_OUT<6>34
                                                       FIFO_data_in_6
    -------------------------------------------------  ---------------------------
    Total                                     25.304ns (5.188ns logic, 20.116ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_variable_freq_clk_generator_inst_clkout_i = PERIOD TIMEGRP
        "variable_freq_clk_generator_inst_clkout_i" TS_okSysClk / 0.84 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_8 (SLICE_X17Y62.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -3.807ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_8 (FF)
  Destination:          SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_8 (FF)
  Requirement:          6.381ns
  Data Path Delay:      1.015ns (Levels of Logic = 0)
  Clock Path Skew:      10.773ns (15.301 - 4.528)
  Source Clock:         SDRAM_FIFO_inst/c3_clk0 rising at 2304.000ns
  Destination Clock:    dataclk rising at 2297.619ns
  Clock Uncertainty:    0.430ns

  Clock Uncertainty:          0.430ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.244ns
    Phase Error (PE):           0.271ns

  Minimum Data Path at Slow Process Corner: SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_8 to SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y63.AQ      Tcko                  0.495   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<8>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_8
    SLICE_X17Y62.AX      net (fanout=1)        0.474   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<8>
    SLICE_X17Y62.CLK     Tckdi       (-Th)    -0.046   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<8>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_8
    -------------------------------------------------  ---------------------------
    Total                                      1.015ns (0.541ns logic, 0.474ns route)
                                                       (53.3% logic, 46.7% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_3 (SLICE_X9Y62.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -3.689ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_3 (FF)
  Destination:          SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_3 (FF)
  Requirement:          6.381ns
  Data Path Delay:      1.131ns (Levels of Logic = 0)
  Clock Path Skew:      10.771ns (15.300 - 4.529)
  Source Clock:         SDRAM_FIFO_inst/c3_clk0 rising at 2304.000ns
  Destination Clock:    dataclk rising at 2297.619ns
  Clock Uncertainty:    0.430ns

  Clock Uncertainty:          0.430ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.244ns
    Phase Error (PE):           0.271ns

  Minimum Data Path at Slow Process Corner: SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_3 to SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y64.BQ       Tcko                  0.449   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<7>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_3
    SLICE_X9Y62.DX       net (fanout=1)        0.636   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<3>
    SLICE_X9Y62.CLK      Tckdi       (-Th)    -0.046   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<3>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_3
    -------------------------------------------------  ---------------------------
    Total                                      1.131ns (0.495ns logic, 0.636ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1 (SLICE_X9Y62.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -3.688ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_1 (FF)
  Destination:          SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1 (FF)
  Requirement:          6.381ns
  Data Path Delay:      1.132ns (Levels of Logic = 0)
  Clock Path Skew:      10.771ns (15.300 - 4.529)
  Source Clock:         SDRAM_FIFO_inst/c3_clk0 rising at 2304.000ns
  Destination Clock:    dataclk rising at 2297.619ns
  Clock Uncertainty:    0.430ns

  Clock Uncertainty:          0.430ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.244ns
    Phase Error (PE):           0.271ns

  Minimum Data Path at Slow Process Corner: SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_1 to SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y64.AQ       Tcko                  0.449   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<7>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_1
    SLICE_X9Y62.BX       net (fanout=1)        0.637   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<1>
    SLICE_X9Y62.CLK      Tckdi       (-Th)    -0.046   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<3>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1
    -------------------------------------------------  ---------------------------
    Total                                      1.132ns (0.495ns logic, 0.637ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_variable_freq_clk_generator_inst_clkout_i = PERIOD TIMEGRP
        "variable_freq_clk_generator_inst_clkout_i" TS_okSysClk / 0.84 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 8.334ns (period - min period limit)
  Period: 11.904ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: RAM_bank_4_LSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKB
  Logical resource: RAM_bank_4_LSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKB
  Location pin: RAMB16_X0Y24.CLKB
  Clock network: dataclk
--------------------------------------------------------------------------------
Slack: 8.334ns (period - min period limit)
  Period: 11.904ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: RAM_bank_4_MSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKB
  Logical resource: RAM_bank_4_MSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKB
  Location pin: RAMB16_X3Y8.CLKB
  Clock network: dataclk
--------------------------------------------------------------------------------
Slack: 8.334ns (period - min period limit)
  Period: 11.904ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: RAM_bank_3_LSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKB
  Logical resource: RAM_bank_3_LSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKB
  Location pin: RAMB16_X2Y32.CLKB
  Clock network: dataclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_out<1>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" 
"RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_out<0>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" 
"RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   9.404ns.
--------------------------------------------------------------------------------

Paths for end point hi_out<0> (Y19.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.526ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               host/core0/core0/hi_busy (FF)
  Destination:          hi_out<0> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.930ns
  Data Path Delay:      7.546ns (Levels of Logic = 1)
  Clock Path Delay:     1.583ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/hi_busy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1102.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -7.468   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X41Y18.CLK     net (fanout=588)      1.723   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.583ns (-5.512ns logic, 7.095ns route)

  Maximum Data Path at Slow Process Corner: host/core0/core0/hi_busy to hi_out<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y18.AQ      Tcko                  0.430   host/okCH<0>
                                                       host/core0/core0/hi_busy
    Y19.O                net (fanout=1)        4.394   host/okCH<0>
    Y19.PAD              Tioop                 2.722   hi_out<0>
                                                       host/obuf0
                                                       hi_out<0>
    -------------------------------------------------  ---------------------------
    Total                                      7.546ns (3.152ns logic, 4.394ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "hi_out<0>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" "RISING";
--------------------------------------------------------------------------------

Paths for end point hi_out<0> (Y19.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  4.677ns (clock arrival + clock path + data path - uncertainty)
  Source:               host/core0/core0/hi_busy (FF)
  Destination:          hi_out<0> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      3.880ns (Levels of Logic = 1)
  Clock Path Delay:     1.072ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/hi_busy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1102.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.644   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.394   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X41Y18.CLK     net (fanout=588)      0.679   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.072ns (-1.700ns logic, 2.772ns route)

  Minimum Data Path at Fast Process Corner: host/core0/core0/hi_busy to hi_out<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y18.AQ      Tcko                  0.198   host/okCH<0>
                                                       host/core0/core0/hi_busy
    Y19.O                net (fanout=1)        2.286   host/okCH<0>
    Y19.PAD              Tioop                 1.396   hi_out<0>
                                                       host/obuf0
                                                       hi_out<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.880ns (1.594ns logic, 2.286ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<7>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 249 paths analyzed, 249 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is  10.810ns.
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/ti_addr_2 (SLICE_X35Y11.B2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.520ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<7> (PAD)
  Destination:          host/core0/core0/ti_addr_2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      11.859ns (Levels of Logic = 4)
  Clock Path Delay:     1.324ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<7> to host/core0/core0/ti_addr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 1.557   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp1102.IMUX.10
    SLICE_X28Y14.D4      net (fanout=15)       5.023   hi_in_7_IBUF
    SLICE_X28Y14.D       Tilo                  0.235   host/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
                                                       host/core0/core0/hi_addr[3]_GND_2_o_equal_31_o<3>1
    SLICE_X29Y22.C1      net (fanout=6)        1.911   host/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
    SLICE_X29Y22.C       Tilo                  0.259   ok1<16>
                                                       host/core0/core0/state[31]_ti_addr[7]_select_89_OUT<1>113
    SLICE_X35Y11.B2      net (fanout=8)        2.501   host/core0/core0/state[31]_ti_addr[7]_select_89_OUT<1>11
    SLICE_X35Y11.CLK     Tas                   0.373   ok1<20>
                                                       host/core0/core0/state[31]_ti_addr[7]_select_89_OUT<2>
                                                       host/core0/core0/ti_addr_2
    -------------------------------------------------  ---------------------------
    Total                                     11.859ns (2.424ns logic, 9.435ns route)
                                                       (20.4% logic, 79.6% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/ti_addr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1102.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.473   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X35Y11.CLK     net (fanout=588)      1.402   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.324ns (-4.753ns logic, 6.077ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/d0/cycle_1 (SLICE_X4Y69.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.625ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<7> (PAD)
  Destination:          host/core0/core0/a0/d0/cycle_1 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      11.766ns (Levels of Logic = 2)
  Clock Path Delay:     1.336ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<7> to host/core0/core0/a0/d0/cycle_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 1.557   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp1102.IMUX.10
    SLICE_X15Y12.C3      net (fanout=15)       3.519   hi_in_7_IBUF
    SLICE_X15Y12.CMUX    Tilo                  0.337   host/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0
                                                       host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X4Y69.SR       net (fanout=30)       6.166   host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X4Y69.CLK      Trck                  0.187   stim_sequencer_C2/_n1028<5>
                                                       host/core0/core0/a0/d0/cycle_1
    -------------------------------------------------  ---------------------------
    Total                                     11.766ns (2.081ns logic, 9.685ns route)
                                                       (17.7% logic, 82.3% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/a0/d0/cycle_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1102.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.473   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X4Y69.CLK      net (fanout=588)      1.414   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.336ns (-4.753ns logic, 6.089ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/d0/div_2 (SLICE_X4Y68.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.676ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<7> (PAD)
  Destination:          host/core0/core0/a0/d0/div_2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      11.718ns (Levels of Logic = 2)
  Clock Path Delay:     1.339ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<7> to host/core0/core0/a0/d0/div_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 1.557   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp1102.IMUX.10
    SLICE_X15Y12.C3      net (fanout=15)       3.519   hi_in_7_IBUF
    SLICE_X15Y12.CMUX    Tilo                  0.337   host/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0
                                                       host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X4Y68.SR       net (fanout=30)       5.979   host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X4Y68.CLK      Trck                  0.326   host/core0/core0/a0/d0/div<4>
                                                       host/core0/core0/a0/d0/div_2
    -------------------------------------------------  ---------------------------
    Total                                     11.718ns (2.220ns logic, 9.498ns route)
                                                       (18.9% logic, 81.1% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/a0/d0/div_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1102.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.473   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X4Y68.CLK      net (fanout=588)      1.417   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.339ns (-4.753ns logic, 6.092ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<7>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/ti_wireupdate (SLICE_X23Y11.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.030ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<7> (PAD)
  Destination:          host/core0/core0/ti_wireupdate (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.970ns (Levels of Logic = 2)
  Clock Path Delay:     1.165ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<7> to host/core0/core0/ti_wireupdate
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 0.763   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp1102.IMUX.10
    SLICE_X23Y10.A5      net (fanout=15)       2.007   hi_in_7_IBUF
    SLICE_X23Y10.AMUX    Tilo                  0.203   host/core0/core0/block_size<10>
                                                       host/core0/core0/state[31]_GND_2_o_equal_69_o_inv1_01
    SLICE_X23Y11.SR      net (fanout=2)        0.128   host/core0/core0/state[31]_GND_2_o_equal_69_o_inv1_0
    SLICE_X23Y11.CLK     Tcksr       (-Th)     0.131   ok1<28>
                                                       host/core0/core0/ti_wireupdate
    -------------------------------------------------  ---------------------------
    Total                                      2.970ns (0.835ns logic, 2.135ns route)
                                                       (28.1% logic, 71.9% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/ti_wireupdate
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1102.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.907   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X23Y11.CLK     net (fanout=588)      0.745   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.165ns (-1.827ns logic, 2.992ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/edna_12 (SLICE_X12Y7.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.065ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<7> (PAD)
  Destination:          host/core0/core0/a0/edna_12 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.996ns (Levels of Logic = 2)
  Clock Path Delay:     1.156ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<7> to host/core0/core0/a0/edna_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 0.763   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp1102.IMUX.10
    SLICE_X13Y8.D2       net (fanout=15)       1.728   hi_in_7_IBUF
    SLICE_X13Y8.DMUX     Tilo                  0.203   host/core0/core0/a0/edna_10
                                                       host/core0/core0/a0/reset_sync1
    SLICE_X12Y7.SR       net (fanout=18)       0.209   host/core0/core0/a0/reset_sync
    SLICE_X12Y7.CLK      Tremck      (-Th)    -0.093   host/core0/core0/a0/edna_12
                                                       host/core0/core0/a0/edna_12
    -------------------------------------------------  ---------------------------
    Total                                      2.996ns (1.059ns logic, 1.937ns route)
                                                       (35.3% logic, 64.7% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/a0/edna_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1102.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.907   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X12Y7.CLK      net (fanout=588)      0.736   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.156ns (-1.827ns logic, 2.983ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/ti_reset (SLICE_X28Y9.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.075ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<7> (PAD)
  Destination:          host/core0/core0/ti_reset (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.011ns (Levels of Logic = 2)
  Clock Path Delay:     1.161ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<7> to host/core0/core0/ti_reset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 0.763   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp1102.IMUX.10
    SLICE_X28Y9.A5       net (fanout=15)       2.127   hi_in_7_IBUF
    SLICE_X28Y9.CLK      Tah         (-Th)    -0.121   host/core0/N4
                                                       host/core0/core0/Mmux_GND_2_o_host_datain[0]_MUX_726_o11
                                                       host/core0/core0/ti_reset
    -------------------------------------------------  ---------------------------
    Total                                      3.011ns (0.884ns logic, 2.127ns route)
                                                       (29.4% logic, 70.6% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/ti_reset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1102.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.907   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X28Y9.CLK      net (fanout=588)      0.741   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.161ns (-1.827ns logic, 2.988ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<6>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 249 paths analyzed, 249 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is  11.337ns.
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/ti_addr_2 (SLICE_X35Y11.B2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.993ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<6> (PAD)
  Destination:          host/core0/core0/ti_addr_2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      12.386ns (Levels of Logic = 4)
  Clock Path Delay:     1.324ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<6> to host/core0/core0/ti_addr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 1.557   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp1102.IMUX.9
    SLICE_X28Y14.D5      net (fanout=14)       5.550   hi_in_6_IBUF
    SLICE_X28Y14.D       Tilo                  0.235   host/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
                                                       host/core0/core0/hi_addr[3]_GND_2_o_equal_31_o<3>1
    SLICE_X29Y22.C1      net (fanout=6)        1.911   host/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
    SLICE_X29Y22.C       Tilo                  0.259   ok1<16>
                                                       host/core0/core0/state[31]_ti_addr[7]_select_89_OUT<1>113
    SLICE_X35Y11.B2      net (fanout=8)        2.501   host/core0/core0/state[31]_ti_addr[7]_select_89_OUT<1>11
    SLICE_X35Y11.CLK     Tas                   0.373   ok1<20>
                                                       host/core0/core0/state[31]_ti_addr[7]_select_89_OUT<2>
                                                       host/core0/core0/ti_addr_2
    -------------------------------------------------  ---------------------------
    Total                                     12.386ns (2.424ns logic, 9.962ns route)
                                                       (19.6% logic, 80.4% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/ti_addr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1102.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.473   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X35Y11.CLK     net (fanout=588)      1.402   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.324ns (-4.753ns logic, 6.077ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/ti_addr_4 (SLICE_X35Y11.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.179ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<6> (PAD)
  Destination:          host/core0/core0/ti_addr_4 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      12.200ns (Levels of Logic = 4)
  Clock Path Delay:     1.324ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<6> to host/core0/core0/ti_addr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 1.557   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp1102.IMUX.9
    SLICE_X28Y14.D5      net (fanout=14)       5.550   hi_in_6_IBUF
    SLICE_X28Y14.D       Tilo                  0.235   host/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
                                                       host/core0/core0/hi_addr[3]_GND_2_o_equal_31_o<3>1
    SLICE_X29Y22.C1      net (fanout=6)        1.911   host/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
    SLICE_X29Y22.C       Tilo                  0.259   ok1<16>
                                                       host/core0/core0/state[31]_ti_addr[7]_select_89_OUT<1>113
    SLICE_X35Y11.D1      net (fanout=8)        2.315   host/core0/core0/state[31]_ti_addr[7]_select_89_OUT<1>11
    SLICE_X35Y11.CLK     Tas                   0.373   ok1<20>
                                                       host/core0/core0/state[31]_ti_addr[7]_select_89_OUT<4>2
                                                       host/core0/core0/ti_addr_4
    -------------------------------------------------  ---------------------------
    Total                                     12.200ns (2.424ns logic, 9.776ns route)
                                                       (19.9% logic, 80.1% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/ti_addr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1102.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.473   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X35Y11.CLK     net (fanout=588)      1.402   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.324ns (-4.753ns logic, 6.077ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/ti_addr_1 (SLICE_X35Y11.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.480ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<6> (PAD)
  Destination:          host/core0/core0/ti_addr_1 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      11.899ns (Levels of Logic = 4)
  Clock Path Delay:     1.324ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<6> to host/core0/core0/ti_addr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 1.557   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp1102.IMUX.9
    SLICE_X28Y14.D5      net (fanout=14)       5.550   hi_in_6_IBUF
    SLICE_X28Y14.D       Tilo                  0.235   host/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
                                                       host/core0/core0/hi_addr[3]_GND_2_o_equal_31_o<3>1
    SLICE_X29Y22.C1      net (fanout=6)        1.911   host/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
    SLICE_X29Y22.C       Tilo                  0.259   ok1<16>
                                                       host/core0/core0/state[31]_ti_addr[7]_select_89_OUT<1>113
    SLICE_X35Y11.A5      net (fanout=8)        2.014   host/core0/core0/state[31]_ti_addr[7]_select_89_OUT<1>11
    SLICE_X35Y11.CLK     Tas                   0.373   ok1<20>
                                                       host/core0/core0/state[31]_ti_addr[7]_select_89_OUT<1>
                                                       host/core0/core0/ti_addr_1
    -------------------------------------------------  ---------------------------
    Total                                     11.899ns (2.424ns logic, 9.475ns route)
                                                       (20.4% logic, 79.6% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/ti_addr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1102.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.473   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X35Y11.CLK     net (fanout=588)      1.402   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.324ns (-4.753ns logic, 6.077ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<6>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/edna_12 (SLICE_X12Y7.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.035ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<6> (PAD)
  Destination:          host/core0/core0/a0/edna_12 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.966ns (Levels of Logic = 2)
  Clock Path Delay:     1.156ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<6> to host/core0/core0/a0/edna_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 0.763   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp1102.IMUX.9
    SLICE_X13Y8.D1       net (fanout=14)       1.698   hi_in_6_IBUF
    SLICE_X13Y8.DMUX     Tilo                  0.203   host/core0/core0/a0/edna_10
                                                       host/core0/core0/a0/reset_sync1
    SLICE_X12Y7.SR       net (fanout=18)       0.209   host/core0/core0/a0/reset_sync
    SLICE_X12Y7.CLK      Tremck      (-Th)    -0.093   host/core0/core0/a0/edna_12
                                                       host/core0/core0/a0/edna_12
    -------------------------------------------------  ---------------------------
    Total                                      2.966ns (1.059ns logic, 1.907ns route)
                                                       (35.7% logic, 64.3% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/a0/edna_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1102.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.907   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X12Y7.CLK      net (fanout=588)      0.736   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.156ns (-1.827ns logic, 2.983ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/des_running (SLICE_X12Y7.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.080ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<6> (PAD)
  Destination:          host/core0/core0/a0/des_running (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.011ns (Levels of Logic = 2)
  Clock Path Delay:     1.156ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<6> to host/core0/core0/a0/des_running
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 0.763   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp1102.IMUX.9
    SLICE_X13Y8.D1       net (fanout=14)       1.698   hi_in_6_IBUF
    SLICE_X13Y8.DMUX     Tilo                  0.203   host/core0/core0/a0/edna_10
                                                       host/core0/core0/a0/reset_sync1
    SLICE_X12Y7.SR       net (fanout=18)       0.209   host/core0/core0/a0/reset_sync
    SLICE_X12Y7.CLK      Tremck      (-Th)    -0.138   host/core0/core0/a0/edna_12
                                                       host/core0/core0/a0/des_running
    -------------------------------------------------  ---------------------------
    Total                                      3.011ns (1.104ns logic, 1.907ns route)
                                                       (36.7% logic, 63.3% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/a0/des_running
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1102.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.907   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X12Y7.CLK      net (fanout=588)      0.736   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.156ns (-1.827ns logic, 2.983ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/edna_11 (SLICE_X12Y7.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.097ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<6> (PAD)
  Destination:          host/core0/core0/a0/edna_11 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.028ns (Levels of Logic = 2)
  Clock Path Delay:     1.156ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<6> to host/core0/core0/a0/edna_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 0.763   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp1102.IMUX.9
    SLICE_X13Y8.D1       net (fanout=14)       1.698   hi_in_6_IBUF
    SLICE_X13Y8.DMUX     Tilo                  0.203   host/core0/core0/a0/edna_10
                                                       host/core0/core0/a0/reset_sync1
    SLICE_X12Y7.SR       net (fanout=18)       0.209   host/core0/core0/a0/reset_sync
    SLICE_X12Y7.CLK      Tremck      (-Th)    -0.155   host/core0/core0/a0/edna_12
                                                       host/core0/core0/a0/edna_11
    -------------------------------------------------  ---------------------------
    Total                                      3.028ns (1.121ns logic, 1.907ns route)
                                                       (37.0% logic, 63.0% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/a0/edna_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1102.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.907   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X12Y7.CLK      net (fanout=588)      0.736   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.156ns (-1.827ns logic, 2.983ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<5>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 249 paths analyzed, 249 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is  10.884ns.
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/d0/cycle_1 (SLICE_X4Y69.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.446ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<5> (PAD)
  Destination:          host/core0/core0/a0/d0/cycle_1 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      11.945ns (Levels of Logic = 2)
  Clock Path Delay:     1.336ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<5> to host/core0/core0/a0/d0/cycle_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 1.557   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp1102.IMUX.8
    SLICE_X15Y12.C4      net (fanout=14)       3.698   hi_in_5_IBUF
    SLICE_X15Y12.CMUX    Tilo                  0.337   host/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0
                                                       host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X4Y69.SR       net (fanout=30)       6.166   host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X4Y69.CLK      Trck                  0.187   stim_sequencer_C2/_n1028<5>
                                                       host/core0/core0/a0/d0/cycle_1
    -------------------------------------------------  ---------------------------
    Total                                     11.945ns (2.081ns logic, 9.864ns route)
                                                       (17.4% logic, 82.6% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/a0/d0/cycle_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1102.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.473   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X4Y69.CLK      net (fanout=588)      1.414   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.336ns (-4.753ns logic, 6.089ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/ti_addr_2 (SLICE_X35Y11.B2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.465ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<5> (PAD)
  Destination:          host/core0/core0/ti_addr_2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      11.914ns (Levels of Logic = 4)
  Clock Path Delay:     1.324ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<5> to host/core0/core0/ti_addr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 1.557   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp1102.IMUX.8
    SLICE_X28Y14.D1      net (fanout=14)       5.078   hi_in_5_IBUF
    SLICE_X28Y14.D       Tilo                  0.235   host/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
                                                       host/core0/core0/hi_addr[3]_GND_2_o_equal_31_o<3>1
    SLICE_X29Y22.C1      net (fanout=6)        1.911   host/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
    SLICE_X29Y22.C       Tilo                  0.259   ok1<16>
                                                       host/core0/core0/state[31]_ti_addr[7]_select_89_OUT<1>113
    SLICE_X35Y11.B2      net (fanout=8)        2.501   host/core0/core0/state[31]_ti_addr[7]_select_89_OUT<1>11
    SLICE_X35Y11.CLK     Tas                   0.373   ok1<20>
                                                       host/core0/core0/state[31]_ti_addr[7]_select_89_OUT<2>
                                                       host/core0/core0/ti_addr_2
    -------------------------------------------------  ---------------------------
    Total                                     11.914ns (2.424ns logic, 9.490ns route)
                                                       (20.3% logic, 79.7% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/ti_addr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1102.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.473   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X35Y11.CLK     net (fanout=588)      1.402   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.324ns (-4.753ns logic, 6.077ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/d0/div_2 (SLICE_X4Y68.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.497ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<5> (PAD)
  Destination:          host/core0/core0/a0/d0/div_2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      11.897ns (Levels of Logic = 2)
  Clock Path Delay:     1.339ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<5> to host/core0/core0/a0/d0/div_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 1.557   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp1102.IMUX.8
    SLICE_X15Y12.C4      net (fanout=14)       3.698   hi_in_5_IBUF
    SLICE_X15Y12.CMUX    Tilo                  0.337   host/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0
                                                       host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X4Y68.SR       net (fanout=30)       5.979   host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X4Y68.CLK      Trck                  0.326   host/core0/core0/a0/d0/div<4>
                                                       host/core0/core0/a0/d0/div_2
    -------------------------------------------------  ---------------------------
    Total                                     11.897ns (2.220ns logic, 9.677ns route)
                                                       (18.7% logic, 81.3% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/a0/d0/div_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1102.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.473   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X4Y68.CLK      net (fanout=588)      1.417   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.339ns (-4.753ns logic, 6.092ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<5>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/edna_12 (SLICE_X12Y7.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.834ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<5> (PAD)
  Destination:          host/core0/core0/a0/edna_12 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.765ns (Levels of Logic = 2)
  Clock Path Delay:     1.156ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<5> to host/core0/core0/a0/edna_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 0.763   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp1102.IMUX.8
    SLICE_X13Y8.D5       net (fanout=14)       1.497   hi_in_5_IBUF
    SLICE_X13Y8.DMUX     Tilo                  0.203   host/core0/core0/a0/edna_10
                                                       host/core0/core0/a0/reset_sync1
    SLICE_X12Y7.SR       net (fanout=18)       0.209   host/core0/core0/a0/reset_sync
    SLICE_X12Y7.CLK      Tremck      (-Th)    -0.093   host/core0/core0/a0/edna_12
                                                       host/core0/core0/a0/edna_12
    -------------------------------------------------  ---------------------------
    Total                                      2.765ns (1.059ns logic, 1.706ns route)
                                                       (38.3% logic, 61.7% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/a0/edna_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1102.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.907   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X12Y7.CLK      net (fanout=588)      0.736   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.156ns (-1.827ns logic, 2.983ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/des_running (SLICE_X12Y7.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.879ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<5> (PAD)
  Destination:          host/core0/core0/a0/des_running (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.810ns (Levels of Logic = 2)
  Clock Path Delay:     1.156ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<5> to host/core0/core0/a0/des_running
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 0.763   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp1102.IMUX.8
    SLICE_X13Y8.D5       net (fanout=14)       1.497   hi_in_5_IBUF
    SLICE_X13Y8.DMUX     Tilo                  0.203   host/core0/core0/a0/edna_10
                                                       host/core0/core0/a0/reset_sync1
    SLICE_X12Y7.SR       net (fanout=18)       0.209   host/core0/core0/a0/reset_sync
    SLICE_X12Y7.CLK      Tremck      (-Th)    -0.138   host/core0/core0/a0/edna_12
                                                       host/core0/core0/a0/des_running
    -------------------------------------------------  ---------------------------
    Total                                      2.810ns (1.104ns logic, 1.706ns route)
                                                       (39.3% logic, 60.7% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/a0/des_running
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1102.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.907   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X12Y7.CLK      net (fanout=588)      0.736   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.156ns (-1.827ns logic, 2.983ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/edna_11 (SLICE_X12Y7.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.896ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<5> (PAD)
  Destination:          host/core0/core0/a0/edna_11 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.827ns (Levels of Logic = 2)
  Clock Path Delay:     1.156ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<5> to host/core0/core0/a0/edna_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 0.763   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp1102.IMUX.8
    SLICE_X13Y8.D5       net (fanout=14)       1.497   hi_in_5_IBUF
    SLICE_X13Y8.DMUX     Tilo                  0.203   host/core0/core0/a0/edna_10
                                                       host/core0/core0/a0/reset_sync1
    SLICE_X12Y7.SR       net (fanout=18)       0.209   host/core0/core0/a0/reset_sync
    SLICE_X12Y7.CLK      Tremck      (-Th)    -0.155   host/core0/core0/a0/edna_12
                                                       host/core0/core0/a0/edna_11
    -------------------------------------------------  ---------------------------
    Total                                      2.827ns (1.121ns logic, 1.706ns route)
                                                       (39.7% logic, 60.3% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/a0/edna_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1102.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.907   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X12Y7.CLK      net (fanout=588)      0.736   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.156ns (-1.827ns logic, 2.983ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<4>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 249 paths analyzed, 249 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is  11.033ns.
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/d0/cycle_1 (SLICE_X4Y69.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.297ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<4> (PAD)
  Destination:          host/core0/core0/a0/d0/cycle_1 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      12.094ns (Levels of Logic = 2)
  Clock Path Delay:     1.336ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<4> to host/core0/core0/a0/d0/cycle_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 1.557   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp1102.IMUX.7
    SLICE_X15Y12.C1      net (fanout=14)       3.847   hi_in_4_IBUF
    SLICE_X15Y12.CMUX    Tilo                  0.337   host/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0
                                                       host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X4Y69.SR       net (fanout=30)       6.166   host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X4Y69.CLK      Trck                  0.187   stim_sequencer_C2/_n1028<5>
                                                       host/core0/core0/a0/d0/cycle_1
    -------------------------------------------------  ---------------------------
    Total                                     12.094ns (2.081ns logic, 10.013ns route)
                                                       (17.2% logic, 82.8% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/a0/d0/cycle_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1102.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.473   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X4Y69.CLK      net (fanout=588)      1.414   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.336ns (-4.753ns logic, 6.089ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/d0/div_2 (SLICE_X4Y68.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.348ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<4> (PAD)
  Destination:          host/core0/core0/a0/d0/div_2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      12.046ns (Levels of Logic = 2)
  Clock Path Delay:     1.339ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<4> to host/core0/core0/a0/d0/div_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 1.557   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp1102.IMUX.7
    SLICE_X15Y12.C1      net (fanout=14)       3.847   hi_in_4_IBUF
    SLICE_X15Y12.CMUX    Tilo                  0.337   host/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0
                                                       host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X4Y68.SR       net (fanout=30)       5.979   host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X4Y68.CLK      Trck                  0.326   host/core0/core0/a0/d0/div<4>
                                                       host/core0/core0/a0/d0/div_2
    -------------------------------------------------  ---------------------------
    Total                                     12.046ns (2.220ns logic, 9.826ns route)
                                                       (18.4% logic, 81.6% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/a0/d0/div_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1102.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.473   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X4Y68.CLK      net (fanout=588)      1.417   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.339ns (-4.753ns logic, 6.092ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/d0/dna_shift (SLICE_X5Y68.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.349ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<4> (PAD)
  Destination:          host/core0/core0/a0/d0/dna_shift (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      12.045ns (Levels of Logic = 2)
  Clock Path Delay:     1.339ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<4> to host/core0/core0/a0/d0/dna_shift
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 1.557   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp1102.IMUX.7
    SLICE_X15Y12.C1      net (fanout=14)       3.847   hi_in_4_IBUF
    SLICE_X15Y12.CMUX    Tilo                  0.337   host/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0
                                                       host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X5Y68.SR       net (fanout=30)       5.979   host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X5Y68.CLK      Trck                  0.325   host/core0/core0/a0/d0/dna_shift
                                                       host/core0/core0/a0/d0/dna_shift
    -------------------------------------------------  ---------------------------
    Total                                     12.045ns (2.219ns logic, 9.826ns route)
                                                       (18.4% logic, 81.6% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/a0/d0/dna_shift
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1102.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.473   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X5Y68.CLK      net (fanout=588)      1.417   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.339ns (-4.753ns logic, 6.092ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<4>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/edna_12 (SLICE_X12Y7.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.926ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<4> (PAD)
  Destination:          host/core0/core0/a0/edna_12 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.857ns (Levels of Logic = 2)
  Clock Path Delay:     1.156ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<4> to host/core0/core0/a0/edna_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 0.763   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp1102.IMUX.7
    SLICE_X13Y8.D3       net (fanout=14)       1.589   hi_in_4_IBUF
    SLICE_X13Y8.DMUX     Tilo                  0.203   host/core0/core0/a0/edna_10
                                                       host/core0/core0/a0/reset_sync1
    SLICE_X12Y7.SR       net (fanout=18)       0.209   host/core0/core0/a0/reset_sync
    SLICE_X12Y7.CLK      Tremck      (-Th)    -0.093   host/core0/core0/a0/edna_12
                                                       host/core0/core0/a0/edna_12
    -------------------------------------------------  ---------------------------
    Total                                      2.857ns (1.059ns logic, 1.798ns route)
                                                       (37.1% logic, 62.9% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/a0/edna_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1102.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.907   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X12Y7.CLK      net (fanout=588)      0.736   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.156ns (-1.827ns logic, 2.983ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/des_running (SLICE_X12Y7.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.971ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<4> (PAD)
  Destination:          host/core0/core0/a0/des_running (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.902ns (Levels of Logic = 2)
  Clock Path Delay:     1.156ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<4> to host/core0/core0/a0/des_running
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 0.763   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp1102.IMUX.7
    SLICE_X13Y8.D3       net (fanout=14)       1.589   hi_in_4_IBUF
    SLICE_X13Y8.DMUX     Tilo                  0.203   host/core0/core0/a0/edna_10
                                                       host/core0/core0/a0/reset_sync1
    SLICE_X12Y7.SR       net (fanout=18)       0.209   host/core0/core0/a0/reset_sync
    SLICE_X12Y7.CLK      Tremck      (-Th)    -0.138   host/core0/core0/a0/edna_12
                                                       host/core0/core0/a0/des_running
    -------------------------------------------------  ---------------------------
    Total                                      2.902ns (1.104ns logic, 1.798ns route)
                                                       (38.0% logic, 62.0% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/a0/des_running
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1102.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.907   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X12Y7.CLK      net (fanout=588)      0.736   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.156ns (-1.827ns logic, 2.983ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/edna_11 (SLICE_X12Y7.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.988ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<4> (PAD)
  Destination:          host/core0/core0/a0/edna_11 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.919ns (Levels of Logic = 2)
  Clock Path Delay:     1.156ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<4> to host/core0/core0/a0/edna_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 0.763   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp1102.IMUX.7
    SLICE_X13Y8.D3       net (fanout=14)       1.589   hi_in_4_IBUF
    SLICE_X13Y8.DMUX     Tilo                  0.203   host/core0/core0/a0/edna_10
                                                       host/core0/core0/a0/reset_sync1
    SLICE_X12Y7.SR       net (fanout=18)       0.209   host/core0/core0/a0/reset_sync
    SLICE_X12Y7.CLK      Tremck      (-Th)    -0.155   host/core0/core0/a0/edna_12
                                                       host/core0/core0/a0/edna_11
    -------------------------------------------------  ---------------------------
    Total                                      2.919ns (1.121ns logic, 1.798ns route)
                                                       (38.4% logic, 61.6% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/a0/edna_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1102.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.907   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X12Y7.CLK      net (fanout=588)      0.736   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.156ns (-1.827ns logic, 2.983ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<3>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 4 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   5.810ns.
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd9 (SLICE_X30Y11.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.320ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<3> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.859ns (Levels of Logic = 2)
  Clock Path Delay:     1.324ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<3> to host/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 1.557   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp1102.IMUX.6
    SLICE_X25Y11.D1      net (fanout=1)        3.332   hi_in_3_IBUF
    SLICE_X25Y11.D       Tilo                  0.259   host/core0/core0/block_size<7>
                                                       host/core0/core0/hi_cmd<2>_21
    SLICE_X30Y11.SR      net (fanout=2)        1.283   host/core0/core0/hi_cmd<2>_2
    SLICE_X30Y11.CLK     Tsrck                 0.428   host/core0/core0/state_FSM_FFd9
                                                       host/core0/core0/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      6.859ns (2.244ns logic, 4.615ns route)
                                                       (32.7% logic, 67.3% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1102.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.473   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X30Y11.CLK     net (fanout=588)      1.402   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.324ns (-4.753ns logic, 6.077ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd6 (SLICE_X31Y11.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.335ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<3> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.844ns (Levels of Logic = 2)
  Clock Path Delay:     1.324ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<3> to host/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 1.557   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp1102.IMUX.6
    SLICE_X25Y11.D1      net (fanout=1)        3.332   hi_in_3_IBUF
    SLICE_X25Y11.D       Tilo                  0.259   host/core0/core0/block_size<7>
                                                       host/core0/core0/hi_cmd<2>_21
    SLICE_X31Y11.SR      net (fanout=2)        1.283   host/core0/core0/hi_cmd<2>_2
    SLICE_X31Y11.CLK     Tsrck                 0.413   host/core0/core0/state_FSM_FFd6
                                                       host/core0/core0/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      6.844ns (2.229ns logic, 4.615ns route)
                                                       (32.6% logic, 67.4% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1102.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.473   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X31Y11.CLK     net (fanout=588)      1.402   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.324ns (-4.753ns logic, 6.077ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd14 (SLICE_X29Y13.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.735ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<3> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.471ns (Levels of Logic = 2)
  Clock Path Delay:     1.351ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<3> to host/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 1.557   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp1102.IMUX.6
    SLICE_X25Y11.D1      net (fanout=1)        3.332   hi_in_3_IBUF
    SLICE_X25Y11.DMUX    Tilo                  0.337   host/core0/core0/block_size<7>
                                                       host/core0/core0/hi_cmd<2>_01
    SLICE_X29Y13.SR      net (fanout=2)        0.835   host/core0/core0/hi_cmd<2>_0
    SLICE_X29Y13.CLK     Tsrck                 0.410   host/core0/core0/state_FSM_FFd14
                                                       host/core0/core0/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      6.471ns (2.304ns logic, 4.167ns route)
                                                       (35.6% logic, 64.4% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1102.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.473   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X29Y13.CLK     net (fanout=588)      1.429   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.351ns (-4.753ns logic, 6.104ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<3>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd16 (SLICE_X24Y11.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      7.970ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<3> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.710ns (Levels of Logic = 2)
  Clock Path Delay:     1.165ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<3> to host/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 0.763   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp1102.IMUX.6
    SLICE_X25Y11.D1      net (fanout=1)        1.569   hi_in_3_IBUF
    SLICE_X25Y11.DMUX    Tilo                  0.203   host/core0/core0/block_size<7>
                                                       host/core0/core0/hi_cmd<2>_01
    SLICE_X24Y11.SR      net (fanout=2)        0.174   host/core0/core0/hi_cmd<2>_0
    SLICE_X24Y11.CLK     Tcksr       (-Th)    -0.001   host/core0/core0/state_FSM_FFd16
                                                       host/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      2.710ns (0.967ns logic, 1.743ns route)
                                                       (35.7% logic, 64.3% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1102.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.907   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X24Y11.CLK     net (fanout=588)      0.745   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.165ns (-1.827ns logic, 2.992ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd14 (SLICE_X29Y13.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.073ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<3> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.819ns (Levels of Logic = 2)
  Clock Path Delay:     1.171ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<3> to host/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 0.763   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp1102.IMUX.6
    SLICE_X25Y11.D1      net (fanout=1)        1.569   hi_in_3_IBUF
    SLICE_X25Y11.DMUX    Tilo                  0.203   host/core0/core0/block_size<7>
                                                       host/core0/core0/hi_cmd<2>_01
    SLICE_X29Y13.SR      net (fanout=2)        0.415   host/core0/core0/hi_cmd<2>_0
    SLICE_X29Y13.CLK     Tcksr       (-Th)     0.131   host/core0/core0/state_FSM_FFd14
                                                       host/core0/core0/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      2.819ns (0.835ns logic, 1.984ns route)
                                                       (29.6% logic, 70.4% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1102.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.907   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X29Y13.CLK     net (fanout=588)      0.751   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.171ns (-1.827ns logic, 2.998ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd6 (SLICE_X31Y11.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.414ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<3> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.133ns (Levels of Logic = 2)
  Clock Path Delay:     1.144ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<3> to host/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 0.763   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp1102.IMUX.6
    SLICE_X25Y11.D1      net (fanout=1)        1.569   hi_in_3_IBUF
    SLICE_X25Y11.D       Tilo                  0.156   host/core0/core0/block_size<7>
                                                       host/core0/core0/hi_cmd<2>_21
    SLICE_X31Y11.SR      net (fanout=2)        0.773   host/core0/core0/hi_cmd<2>_2
    SLICE_X31Y11.CLK     Tcksr       (-Th)     0.128   host/core0/core0/state_FSM_FFd6
                                                       host/core0/core0/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      3.133ns (0.791ns logic, 2.342ns route)
                                                       (25.2% logic, 74.8% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1102.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.907   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X31Y11.CLK     net (fanout=588)      0.724   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.144ns (-1.827ns logic, 2.971ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<2>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   6.749ns.
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd17 (SLICE_X28Y12.C4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.381ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<2> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd17 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      7.823ns (Levels of Logic = 4)
  Clock Path Delay:     1.349ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<2> to host/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 1.557   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp1102.IMUX.5
    SLICE_X30Y11.A1      net (fanout=2)        3.943   hi_in_2_IBUF
    SLICE_X30Y11.AMUX    Tilo                  0.326   host/core0/core0/state_FSM_FFd9
                                                       host/core0/core0/state_FSM_FFd17-In2
    SLICE_X28Y12.B1      net (fanout=1)        1.170   host/core0/core0/state_FSM_FFd17-In2
    SLICE_X28Y12.B       Tilo                  0.235   host/core0/core0/state_FSM_FFd7
                                                       host/core0/core0/state_FSM_FFd17-In3
    SLICE_X28Y12.C4      net (fanout=1)        0.371   host/core0/core0/state_FSM_FFd17-In3
    SLICE_X28Y12.CLK     Tas                   0.221   host/core0/core0/state_FSM_FFd7
                                                       host/core0/core0/state_FSM_FFd17-In4
                                                       host/core0/core0/state_FSM_FFd17
    -------------------------------------------------  ---------------------------
    Total                                      7.823ns (2.339ns logic, 5.484ns route)
                                                       (29.9% logic, 70.1% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1102.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.473   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X28Y12.CLK     net (fanout=588)      1.427   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.349ns (-4.753ns logic, 6.102ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd16 (SLICE_X24Y11.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.334ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<2> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.866ns (Levels of Logic = 2)
  Clock Path Delay:     1.345ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<2> to host/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 1.557   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp1102.IMUX.5
    SLICE_X30Y11.A1      net (fanout=2)        3.943   hi_in_2_IBUF
    SLICE_X30Y11.A       Tilo                  0.254   host/core0/core0/state_FSM_FFd9
                                                       host/core0/core0/state_FSM_FFd16-In11
    SLICE_X24Y11.DX      net (fanout=1)        0.998   host/core0/core0/state_FSM_FFd16-In1
    SLICE_X24Y11.CLK     Tdick                 0.114   host/core0/core0/state_FSM_FFd16
                                                       host/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      6.866ns (1.925ns logic, 4.941ns route)
                                                       (28.0% logic, 72.0% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1102.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.473   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X24Y11.CLK     net (fanout=588)      1.423   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.345ns (-4.753ns logic, 6.098ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd14 (SLICE_X29Y13.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.658ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<2> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.548ns (Levels of Logic = 2)
  Clock Path Delay:     1.351ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<2> to host/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 1.557   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp1102.IMUX.5
    SLICE_X31Y11.B1      net (fanout=2)        3.693   hi_in_2_IBUF
    SLICE_X31Y11.B       Tilo                  0.259   host/core0/core0/state_FSM_FFd6
                                                       host/core0/core0/state_FSM_FFd14-In11
    SLICE_X29Y13.AX      net (fanout=1)        0.925   host/core0/core0/state_FSM_FFd14-In1
    SLICE_X29Y13.CLK     Tdick                 0.114   host/core0/core0/state_FSM_FFd14
                                                       host/core0/core0/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      6.548ns (1.930ns logic, 4.618ns route)
                                                       (29.5% logic, 70.5% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1102.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.473   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X29Y13.CLK     net (fanout=588)      1.429   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.351ns (-4.753ns logic, 6.104ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<2>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd6 (SLICE_X31Y11.B1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.161ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<2> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.880ns (Levels of Logic = 2)
  Clock Path Delay:     1.144ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<2> to host/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 0.763   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp1102.IMUX.5
    SLICE_X31Y11.B1      net (fanout=2)        1.902   hi_in_2_IBUF
    SLICE_X31Y11.CLK     Tah         (-Th)    -0.215   host/core0/core0/state_FSM_FFd6
                                                       host/core0/core0/state_FSM_FFd14-In11
                                                       host/core0/core0/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      2.880ns (0.978ns logic, 1.902ns route)
                                                       (34.0% logic, 66.0% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1102.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.907   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X31Y11.CLK     net (fanout=588)      0.724   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.144ns (-1.827ns logic, 2.971ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd9 (SLICE_X30Y11.A1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.280ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<2> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.999ns (Levels of Logic = 2)
  Clock Path Delay:     1.144ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<2> to host/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 0.763   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp1102.IMUX.5
    SLICE_X30Y11.A1      net (fanout=2)        2.039   hi_in_2_IBUF
    SLICE_X30Y11.CLK     Tah         (-Th)    -0.197   host/core0/core0/state_FSM_FFd9
                                                       host/core0/core0/state_FSM_FFd16-In11
                                                       host/core0/core0/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      2.999ns (0.960ns logic, 2.039ns route)
                                                       (32.0% logic, 68.0% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1102.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.907   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X30Y11.CLK     net (fanout=588)      0.724   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.144ns (-1.827ns logic, 2.971ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd14 (SLICE_X29Y13.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.697ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<2> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.443ns (Levels of Logic = 2)
  Clock Path Delay:     1.171ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<2> to host/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 0.763   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp1102.IMUX.5
    SLICE_X31Y11.B1      net (fanout=2)        1.902   hi_in_2_IBUF
    SLICE_X31Y11.B       Tilo                  0.156   host/core0/core0/state_FSM_FFd6
                                                       host/core0/core0/state_FSM_FFd14-In11
    SLICE_X29Y13.AX      net (fanout=1)        0.563   host/core0/core0/state_FSM_FFd14-In1
    SLICE_X29Y13.CLK     Tckdi       (-Th)    -0.059   host/core0/core0/state_FSM_FFd14
                                                       host/core0/core0/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      3.443ns (0.978ns logic, 2.465ns route)
                                                       (28.4% logic, 71.6% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1102.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.907   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X29Y13.CLK     net (fanout=588)      0.751   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.171ns (-1.827ns logic, 2.998ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<1>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   7.327ns.
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd17 (SLICE_X28Y12.C4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.803ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<1> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd17 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      8.401ns (Levels of Logic = 4)
  Clock Path Delay:     1.349ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<1> to host/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 1.557   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp1102.IMUX.4
    SLICE_X30Y11.A2      net (fanout=2)        4.521   hi_in_1_IBUF
    SLICE_X30Y11.AMUX    Tilo                  0.326   host/core0/core0/state_FSM_FFd9
                                                       host/core0/core0/state_FSM_FFd17-In2
    SLICE_X28Y12.B1      net (fanout=1)        1.170   host/core0/core0/state_FSM_FFd17-In2
    SLICE_X28Y12.B       Tilo                  0.235   host/core0/core0/state_FSM_FFd7
                                                       host/core0/core0/state_FSM_FFd17-In3
    SLICE_X28Y12.C4      net (fanout=1)        0.371   host/core0/core0/state_FSM_FFd17-In3
    SLICE_X28Y12.CLK     Tas                   0.221   host/core0/core0/state_FSM_FFd7
                                                       host/core0/core0/state_FSM_FFd17-In4
                                                       host/core0/core0/state_FSM_FFd17
    -------------------------------------------------  ---------------------------
    Total                                      8.401ns (2.339ns logic, 6.062ns route)
                                                       (27.8% logic, 72.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1102.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.473   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X28Y12.CLK     net (fanout=588)      1.427   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.349ns (-4.753ns logic, 6.102ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd16 (SLICE_X24Y11.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.756ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<1> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      7.444ns (Levels of Logic = 2)
  Clock Path Delay:     1.345ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<1> to host/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 1.557   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp1102.IMUX.4
    SLICE_X30Y11.A2      net (fanout=2)        4.521   hi_in_1_IBUF
    SLICE_X30Y11.A       Tilo                  0.254   host/core0/core0/state_FSM_FFd9
                                                       host/core0/core0/state_FSM_FFd16-In11
    SLICE_X24Y11.DX      net (fanout=1)        0.998   host/core0/core0/state_FSM_FFd16-In1
    SLICE_X24Y11.CLK     Tdick                 0.114   host/core0/core0/state_FSM_FFd16
                                                       host/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      7.444ns (1.925ns logic, 5.519ns route)
                                                       (25.9% logic, 74.1% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1102.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.473   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X24Y11.CLK     net (fanout=588)      1.423   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.345ns (-4.753ns logic, 6.098ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd14 (SLICE_X29Y13.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.960ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<1> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      7.246ns (Levels of Logic = 2)
  Clock Path Delay:     1.351ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<1> to host/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 1.557   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp1102.IMUX.4
    SLICE_X31Y11.B3      net (fanout=2)        4.391   hi_in_1_IBUF
    SLICE_X31Y11.B       Tilo                  0.259   host/core0/core0/state_FSM_FFd6
                                                       host/core0/core0/state_FSM_FFd14-In11
    SLICE_X29Y13.AX      net (fanout=1)        0.925   host/core0/core0/state_FSM_FFd14-In1
    SLICE_X29Y13.CLK     Tdick                 0.114   host/core0/core0/state_FSM_FFd14
                                                       host/core0/core0/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      7.246ns (1.930ns logic, 5.316ns route)
                                                       (26.6% logic, 73.4% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1102.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.473   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X29Y13.CLK     net (fanout=588)      1.429   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.351ns (-4.753ns logic, 6.104ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<1>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd6 (SLICE_X31Y11.B3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.567ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<1> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.286ns (Levels of Logic = 2)
  Clock Path Delay:     1.144ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<1> to host/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 0.763   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp1102.IMUX.4
    SLICE_X31Y11.B3      net (fanout=2)        2.308   hi_in_1_IBUF
    SLICE_X31Y11.CLK     Tah         (-Th)    -0.215   host/core0/core0/state_FSM_FFd6
                                                       host/core0/core0/state_FSM_FFd14-In11
                                                       host/core0/core0/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      3.286ns (0.978ns logic, 2.308ns route)
                                                       (29.8% logic, 70.2% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1102.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.907   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X31Y11.CLK     net (fanout=588)      0.724   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.144ns (-1.827ns logic, 2.971ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd9 (SLICE_X30Y11.A2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.624ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<1> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.343ns (Levels of Logic = 2)
  Clock Path Delay:     1.144ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<1> to host/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 0.763   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp1102.IMUX.4
    SLICE_X30Y11.A2      net (fanout=2)        2.383   hi_in_1_IBUF
    SLICE_X30Y11.CLK     Tah         (-Th)    -0.197   host/core0/core0/state_FSM_FFd9
                                                       host/core0/core0/state_FSM_FFd16-In11
                                                       host/core0/core0/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      3.343ns (0.960ns logic, 2.383ns route)
                                                       (28.7% logic, 71.3% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1102.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.907   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X30Y11.CLK     net (fanout=588)      0.724   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.144ns (-1.827ns logic, 2.971ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd14 (SLICE_X29Y13.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.103ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<1> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.849ns (Levels of Logic = 2)
  Clock Path Delay:     1.171ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<1> to host/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 0.763   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp1102.IMUX.4
    SLICE_X31Y11.B3      net (fanout=2)        2.308   hi_in_1_IBUF
    SLICE_X31Y11.B       Tilo                  0.156   host/core0/core0/state_FSM_FFd6
                                                       host/core0/core0/state_FSM_FFd14-In11
    SLICE_X29Y13.AX      net (fanout=1)        0.563   host/core0/core0/state_FSM_FFd14-In1
    SLICE_X29Y13.CLK     Tckdi       (-Th)    -0.059   host/core0/core0/state_FSM_FFd14
                                                       host/core0/core0/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      3.849ns (0.978ns logic, 2.871ns route)
                                                       (25.4% logic, 74.6% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1102.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.907   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X29Y13.CLK     net (fanout=588)      0.751   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.171ns (-1.827ns logic, 2.998ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "okHostINOUT_grp" OFFSET = IN 9.83 ns VALID 9.83 ns 
BEFORE COMP         "hi_in<0>" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 16 paths analyzed, 16 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   5.721ns.
--------------------------------------------------------------------------------

Paths for end point host/delays[15].fdrein0 (ILOGIC_X25Y1.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.109ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_inout<15> (PAD)
  Destination:          host/delays[15].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          9.830ns
  Data Path Delay:      7.331ns (Levels of Logic = 3)
  Clock Path Delay:     1.885ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_inout<15> to host/delays[15].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA20.I               Tiopi                 1.557   hi_inout<15>
                                                       hi_inout<15>
                                                       host/delays[15].iobf0/IBUF
                                                       ProtoComp1098.IMUX.16
    IODELAY_X25Y1.IDATAINnet (fanout=1)        0.153   host/iobf0_hi_datain<15>
    IODELAY_X25Y1.DATAOUTTioddo_IDATAIN        5.082   host/delays[15].iodelay_inst
                                                       host/delays[15].iodelay_inst
    ILOGIC_X25Y1.DDLY    net (fanout=1)        0.007   host/iodly0_datain<15>
    ILOGIC_X25Y1.CLK0    Tidockd               0.532   host/hi_datain<15>
                                                       ProtoComp1133.D2OFFBYP_SRC.15
                                                       host/delays[15].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      7.331ns (7.171ns logic, 0.160ns route)
                                                       (97.8% logic, 2.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/delays[15].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1102.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.473   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    ILOGIC_X25Y1.CLK0    net (fanout=588)      1.963   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.885ns (-4.753ns logic, 6.638ns route)

--------------------------------------------------------------------------------

Paths for end point host/delays[5].fdrein0 (ILOGIC_X20Y0.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.110ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_inout<5> (PAD)
  Destination:          host/delays[5].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          9.830ns
  Data Path Delay:      7.331ns (Levels of Logic = 3)
  Clock Path Delay:     1.886ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_inout<5> to host/delays[5].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V15.I                Tiopi                 1.557   hi_inout<5>
                                                       hi_inout<5>
                                                       host/delays[5].iobf0/IBUF
                                                       ProtoComp1098.IMUX.5
    IODELAY_X20Y0.IDATAINnet (fanout=1)        0.153   host/iobf0_hi_datain<5>
    IODELAY_X20Y0.DATAOUTTioddo_IDATAIN        5.082   host/delays[5].iodelay_inst
                                                       host/delays[5].iodelay_inst
    ILOGIC_X20Y0.DDLY    net (fanout=1)        0.007   host/iodly0_datain<5>
    ILOGIC_X20Y0.CLK0    Tidockd               0.532   host/hi_datain<5>
                                                       ProtoComp1133.D2OFFBYP_SRC.5
                                                       host/delays[5].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      7.331ns (7.171ns logic, 0.160ns route)
                                                       (97.8% logic, 2.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/delays[5].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1102.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.473   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    ILOGIC_X20Y0.CLK0    net (fanout=588)      1.964   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.886ns (-4.753ns logic, 6.639ns route)

--------------------------------------------------------------------------------

Paths for end point host/delays[6].fdrein0 (ILOGIC_X1Y0.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.131ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_inout<6> (PAD)
  Destination:          host/delays[6].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          9.830ns
  Data Path Delay:      7.331ns (Levels of Logic = 3)
  Clock Path Delay:     1.907ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_inout<6> to host/delays[6].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB2.I                Tiopi                 1.557   hi_inout<6>
                                                       hi_inout<6>
                                                       host/delays[6].iobf0/IBUF
                                                       ProtoComp1098.IMUX.6
    IODELAY_X1Y0.IDATAIN net (fanout=1)        0.153   host/iobf0_hi_datain<6>
    IODELAY_X1Y0.DATAOUT Tioddo_IDATAIN        5.082   host/delays[6].iodelay_inst
                                                       host/delays[6].iodelay_inst
    ILOGIC_X1Y0.DDLY     net (fanout=1)        0.007   host/iodly0_datain<6>
    ILOGIC_X1Y0.CLK0     Tidockd               0.532   host/hi_datain<6>
                                                       ProtoComp1133.D2OFFBYP_SRC.6
                                                       host/delays[6].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      7.331ns (7.171ns logic, 0.160ns route)
                                                       (97.8% logic, 2.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/delays[6].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1102.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.473   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    ILOGIC_X1Y0.CLK0     net (fanout=588)      1.985   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.907ns (-4.753ns logic, 6.660ns route)

--------------------------------------------------------------------------------

Hold Paths: TIMEGRP "okHostINOUT_grp" OFFSET = IN 9.83 ns VALID 9.83 ns BEFORE COMP
        "hi_in<0>" "RISING";
--------------------------------------------------------------------------------

Paths for end point host/delays[8].fdrein0 (ILOGIC_X8Y3.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.471ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_inout<8> (PAD)
  Destination:          host/delays[8].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.175ns (Levels of Logic = 3)
  Clock Path Delay:     1.429ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_inout<8> to host/delays[8].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y7.I                 Tiopi                 0.763   hi_inout<8>
                                                       hi_inout<8>
                                                       host/delays[8].iobf0/IBUF
                                                       ProtoComp1098.IMUX.8
    IODELAY_X8Y3.IDATAIN net (fanout=1)        0.093   host/iobf0_hi_datain<8>
    IODELAY_X8Y3.DATAOUT Tioddo_IDATAIN        1.178   host/delays[8].iodelay_inst
                                                       host/delays[8].iodelay_inst
    ILOGIC_X8Y3.DDLY     net (fanout=1)        0.005   host/iodly0_datain<8>
    ILOGIC_X8Y3.CLK0     Tiockdd     (-Th)    -0.136   host/hi_datain<8>
                                                       ProtoComp1133.D2OFFBYP_SRC.8
                                                       host/delays[8].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      2.175ns (2.077ns logic, 0.098ns route)
                                                       (95.5% logic, 4.5% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/delays[8].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1102.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.907   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    ILOGIC_X8Y3.CLK0     net (fanout=588)      1.009   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.429ns (-1.827ns logic, 3.256ns route)

--------------------------------------------------------------------------------

Paths for end point host/delays[2].fdrein0 (ILOGIC_X14Y3.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.490ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_inout<2> (PAD)
  Destination:          host/delays[2].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.175ns (Levels of Logic = 3)
  Clock Path Delay:     1.410ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_inout<2> to host/delays[2].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y13.I                Tiopi                 0.763   hi_inout<2>
                                                       hi_inout<2>
                                                       host/delays[2].iobf0/IBUF
                                                       ProtoComp1098.IMUX.2
    IODELAY_X14Y3.IDATAINnet (fanout=1)        0.093   host/iobf0_hi_datain<2>
    IODELAY_X14Y3.DATAOUTTioddo_IDATAIN        1.178   host/delays[2].iodelay_inst
                                                       host/delays[2].iodelay_inst
    ILOGIC_X14Y3.DDLY    net (fanout=1)        0.005   host/iodly0_datain<2>
    ILOGIC_X14Y3.CLK0    Tiockdd     (-Th)    -0.136   host/hi_datain<2>
                                                       ProtoComp1133.D2OFFBYP_SRC.2
                                                       host/delays[2].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      2.175ns (2.077ns logic, 0.098ns route)
                                                       (95.5% logic, 4.5% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/delays[2].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1102.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.907   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    ILOGIC_X14Y3.CLK0    net (fanout=588)      0.990   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.410ns (-1.827ns logic, 3.237ns route)

--------------------------------------------------------------------------------

Paths for end point host/delays[3].fdrein0 (ILOGIC_X20Y2.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.490ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_inout<3> (PAD)
  Destination:          host/delays[3].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.173ns (Levels of Logic = 3)
  Clock Path Delay:     1.408ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_inout<3> to host/delays[3].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB18.I               Tiopi                 0.763   hi_inout<3>
                                                       hi_inout<3>
                                                       host/delays[3].iobf0/IBUF
                                                       ProtoComp1098.IMUX.3
    IODELAY_X20Y2.IDATAINnet (fanout=1)        0.091   host/iobf0_hi_datain<3>
    IODELAY_X20Y2.DATAOUTTioddo_IDATAIN        1.178   host/delays[3].iodelay_inst
                                                       host/delays[3].iodelay_inst
    ILOGIC_X20Y2.DDLY    net (fanout=1)        0.005   host/iodly0_datain<3>
    ILOGIC_X20Y2.CLK0    Tiockdd     (-Th)    -0.136   host/hi_datain<3>
                                                       ProtoComp1133.D2OFFBYP_SRC.3
                                                       host/delays[3].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      2.173ns (2.077ns logic, 0.096ns route)
                                                       (95.6% logic, 4.4% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/delays[3].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1102.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.907   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    ILOGIC_X20Y2.CLK0    net (fanout=588)      0.988   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.408ns (-1.827ns logic, 3.235ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "okHostINOUT_grp" OFFSET = OUT 11.63 ns AFTER COMP 
"hi_in<0>"         "RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 16 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.778ns.
--------------------------------------------------------------------------------

Paths for end point hi_inout<8> (Y7.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.852ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               host/delays[8].fdreout0 (FF)
  Destination:          hi_inout<8> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      4.240ns (Levels of Logic = 1)
  Clock Path Delay:     2.263ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to host/delays[8].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1102.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -7.468   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   host/clkout1_buf
                                                       host/clkout1_buf
    OLOGIC_X8Y3.CLK0     net (fanout=588)      2.403   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      2.263ns (-5.512ns logic, 7.775ns route)

  Maximum Data Path at Slow Process Corner: host/delays[8].fdreout0 to hi_inout<8>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X8Y3.OQ       Tockq                 1.080   host/fdreout0_hi_dataout<8>
                                                       host/delays[8].fdreout0
    Y7.O                 net (fanout=1)        0.438   host/fdreout0_hi_dataout<8>
    Y7.PAD               Tioop                 2.722   hi_inout<8>
                                                       host/delays[8].iobf0/OBUFT
                                                       hi_inout<8>
    -------------------------------------------------  ---------------------------
    Total                                      4.240ns (3.802ns logic, 0.438ns route)
                                                       (89.7% logic, 10.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.233ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               host/delays[8].fdreout1 (FF)
  Destination:          hi_inout<8> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      3.859ns (Levels of Logic = 1)
  Clock Path Delay:     2.263ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to host/delays[8].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1102.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -7.468   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   host/clkout1_buf
                                                       host/clkout1_buf
    OLOGIC_X8Y3.CLK0     net (fanout=588)      2.403   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      2.263ns (-5.512ns logic, 7.775ns route)

  Maximum Data Path at Slow Process Corner: host/delays[8].fdreout1 to hi_inout<8>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X8Y3.TQ       Tockq                 0.699   host/fdreout0_hi_dataout<8>
                                                       host/delays[8].fdreout1
    Y7.T                 net (fanout=1)        0.438   host/fdreout1_hi_drive<8>
    Y7.PAD               Tiotp                 2.722   hi_inout<8>
                                                       host/delays[8].iobf0/OBUFT
                                                       hi_inout<8>
    -------------------------------------------------  ---------------------------
    Total                                      3.859ns (3.421ns logic, 0.438ns route)
                                                       (88.6% logic, 11.4% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<2> (Y13.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.871ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               host/delays[2].fdreout0 (FF)
  Destination:          hi_inout<2> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      4.240ns (Levels of Logic = 1)
  Clock Path Delay:     2.244ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to host/delays[2].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1102.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -7.468   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   host/clkout1_buf
                                                       host/clkout1_buf
    OLOGIC_X14Y3.CLK0    net (fanout=588)      2.384   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      2.244ns (-5.512ns logic, 7.756ns route)

  Maximum Data Path at Slow Process Corner: host/delays[2].fdreout0 to hi_inout<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X14Y3.OQ      Tockq                 1.080   host/fdreout0_hi_dataout<2>
                                                       host/delays[2].fdreout0
    Y13.O                net (fanout=1)        0.438   host/fdreout0_hi_dataout<2>
    Y13.PAD              Tioop                 2.722   hi_inout<2>
                                                       host/delays[2].iobf0/OBUFT
                                                       hi_inout<2>
    -------------------------------------------------  ---------------------------
    Total                                      4.240ns (3.802ns logic, 0.438ns route)
                                                       (89.7% logic, 10.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.252ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               host/delays[2].fdreout1 (FF)
  Destination:          hi_inout<2> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      3.859ns (Levels of Logic = 1)
  Clock Path Delay:     2.244ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to host/delays[2].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1102.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -7.468   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   host/clkout1_buf
                                                       host/clkout1_buf
    OLOGIC_X14Y3.CLK0    net (fanout=588)      2.384   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      2.244ns (-5.512ns logic, 7.756ns route)

  Maximum Data Path at Slow Process Corner: host/delays[2].fdreout1 to hi_inout<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X14Y3.TQ      Tockq                 0.699   host/fdreout0_hi_dataout<2>
                                                       host/delays[2].fdreout1
    Y13.T                net (fanout=1)        0.438   host/fdreout1_hi_drive<2>
    Y13.PAD              Tiotp                 2.722   hi_inout<2>
                                                       host/delays[2].iobf0/OBUFT
                                                       hi_inout<2>
    -------------------------------------------------  ---------------------------
    Total                                      3.859ns (3.421ns logic, 0.438ns route)
                                                       (88.6% logic, 11.4% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<3> (AB18.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.873ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               host/delays[3].fdreout0 (FF)
  Destination:          hi_inout<3> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      4.240ns (Levels of Logic = 1)
  Clock Path Delay:     2.242ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to host/delays[3].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1102.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -7.468   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   host/clkout1_buf
                                                       host/clkout1_buf
    OLOGIC_X20Y2.CLK0    net (fanout=588)      2.382   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      2.242ns (-5.512ns logic, 7.754ns route)

  Maximum Data Path at Slow Process Corner: host/delays[3].fdreout0 to hi_inout<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X20Y2.OQ      Tockq                 1.080   host/fdreout0_hi_dataout<3>
                                                       host/delays[3].fdreout0
    AB18.O               net (fanout=1)        0.438   host/fdreout0_hi_dataout<3>
    AB18.PAD             Tioop                 2.722   hi_inout<3>
                                                       host/delays[3].iobf0/OBUFT
                                                       hi_inout<3>
    -------------------------------------------------  ---------------------------
    Total                                      4.240ns (3.802ns logic, 0.438ns route)
                                                       (89.7% logic, 10.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.254ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               host/delays[3].fdreout1 (FF)
  Destination:          hi_inout<3> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      3.859ns (Levels of Logic = 1)
  Clock Path Delay:     2.242ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to host/delays[3].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1102.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -7.468   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   host/clkout1_buf
                                                       host/clkout1_buf
    OLOGIC_X20Y2.CLK0    net (fanout=588)      2.382   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      2.242ns (-5.512ns logic, 7.754ns route)

  Maximum Data Path at Slow Process Corner: host/delays[3].fdreout1 to hi_inout<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X20Y2.TQ      Tockq                 0.699   host/fdreout0_hi_dataout<3>
                                                       host/delays[3].fdreout1
    AB18.T               net (fanout=1)        0.438   host/fdreout1_hi_drive<3>
    AB18.PAD             Tiotp                 2.722   hi_inout<3>
                                                       host/delays[3].iobf0/OBUFT
                                                       hi_inout<3>
    -------------------------------------------------  ---------------------------
    Total                                      3.859ns (3.421ns logic, 0.438ns route)
                                                       (88.6% logic, 11.4% route)

--------------------------------------------------------------------------------

Fastest Paths: TIMEGRP "okHostINOUT_grp" OFFSET = OUT 11.63 ns AFTER COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point hi_inout<15> (AA20.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  3.051ns (clock arrival + clock path + data path - uncertainty)
  Source:               host/delays[15].fdreout0 (FF)
  Destination:          hi_inout<15> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      2.000ns (Levels of Logic = 1)
  Clock Path Delay:     1.326ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to host/delays[15].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1102.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.644   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.394   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   host/clkout1_buf
                                                       host/clkout1_buf
    OLOGIC_X25Y1.CLK0    net (fanout=588)      0.933   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.326ns (-1.700ns logic, 3.026ns route)

  Minimum Data Path at Fast Process Corner: host/delays[15].fdreout0 to hi_inout<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X25Y1.OQ      Tockq                 0.336   host/fdreout0_hi_dataout<15>
                                                       host/delays[15].fdreout0
    AA20.O               net (fanout=1)        0.268   host/fdreout0_hi_dataout<15>
    AA20.PAD             Tioop                 1.396   hi_inout<15>
                                                       host/delays[15].iobf0/OBUFT
                                                       hi_inout<15>
    -------------------------------------------------  ---------------------------
    Total                                      2.000ns (1.732ns logic, 0.268ns route)
                                                       (86.6% logic, 13.4% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  2.943ns (clock arrival + clock path + data path - uncertainty)
  Source:               host/delays[15].fdreout1 (FF)
  Destination:          hi_inout<15> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      1.892ns (Levels of Logic = 1)
  Clock Path Delay:     1.326ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to host/delays[15].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1102.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.644   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.394   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   host/clkout1_buf
                                                       host/clkout1_buf
    OLOGIC_X25Y1.CLK0    net (fanout=588)      0.933   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.326ns (-1.700ns logic, 3.026ns route)

  Minimum Data Path at Fast Process Corner: host/delays[15].fdreout1 to hi_inout<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X25Y1.TQ      Tockq                 0.228   host/fdreout0_hi_dataout<15>
                                                       host/delays[15].fdreout1
    AA20.T               net (fanout=1)        0.268   host/fdreout1_hi_drive<15>
    AA20.PAD             Tiotp                 1.396   hi_inout<15>
                                                       host/delays[15].iobf0/OBUFT
                                                       hi_inout<15>
    -------------------------------------------------  ---------------------------
    Total                                      1.892ns (1.624ns logic, 0.268ns route)
                                                       (85.8% logic, 14.2% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<5> (V15.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  3.052ns (clock arrival + clock path + data path - uncertainty)
  Source:               host/delays[5].fdreout0 (FF)
  Destination:          hi_inout<5> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      2.000ns (Levels of Logic = 1)
  Clock Path Delay:     1.327ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to host/delays[5].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1102.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.644   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.394   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   host/clkout1_buf
                                                       host/clkout1_buf
    OLOGIC_X20Y0.CLK0    net (fanout=588)      0.934   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.327ns (-1.700ns logic, 3.027ns route)

  Minimum Data Path at Fast Process Corner: host/delays[5].fdreout0 to hi_inout<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X20Y0.OQ      Tockq                 0.336   host/fdreout0_hi_dataout<5>
                                                       host/delays[5].fdreout0
    V15.O                net (fanout=1)        0.268   host/fdreout0_hi_dataout<5>
    V15.PAD              Tioop                 1.396   hi_inout<5>
                                                       host/delays[5].iobf0/OBUFT
                                                       hi_inout<5>
    -------------------------------------------------  ---------------------------
    Total                                      2.000ns (1.732ns logic, 0.268ns route)
                                                       (86.6% logic, 13.4% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  2.944ns (clock arrival + clock path + data path - uncertainty)
  Source:               host/delays[5].fdreout1 (FF)
  Destination:          hi_inout<5> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      1.892ns (Levels of Logic = 1)
  Clock Path Delay:     1.327ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to host/delays[5].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1102.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.644   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.394   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   host/clkout1_buf
                                                       host/clkout1_buf
    OLOGIC_X20Y0.CLK0    net (fanout=588)      0.934   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.327ns (-1.700ns logic, 3.027ns route)

  Minimum Data Path at Fast Process Corner: host/delays[5].fdreout1 to hi_inout<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X20Y0.TQ      Tockq                 0.228   host/fdreout0_hi_dataout<5>
                                                       host/delays[5].fdreout1
    V15.T                net (fanout=1)        0.268   host/fdreout1_hi_drive<5>
    V15.PAD              Tiotp                 1.396   hi_inout<5>
                                                       host/delays[5].iobf0/OBUFT
                                                       hi_inout<5>
    -------------------------------------------------  ---------------------------
    Total                                      1.892ns (1.624ns logic, 0.268ns route)
                                                       (85.8% logic, 14.2% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<6> (AB2.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  3.074ns (clock arrival + clock path + data path - uncertainty)
  Source:               host/delays[6].fdreout0 (FF)
  Destination:          hi_inout<6> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      2.000ns (Levels of Logic = 1)
  Clock Path Delay:     1.349ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to host/delays[6].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1102.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.644   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.394   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   host/clkout1_buf
                                                       host/clkout1_buf
    OLOGIC_X1Y0.CLK0     net (fanout=588)      0.956   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.349ns (-1.700ns logic, 3.049ns route)

  Minimum Data Path at Fast Process Corner: host/delays[6].fdreout0 to hi_inout<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X1Y0.OQ       Tockq                 0.336   host/fdreout0_hi_dataout<6>
                                                       host/delays[6].fdreout0
    AB2.O                net (fanout=1)        0.268   host/fdreout0_hi_dataout<6>
    AB2.PAD              Tioop                 1.396   hi_inout<6>
                                                       host/delays[6].iobf0/OBUFT
                                                       hi_inout<6>
    -------------------------------------------------  ---------------------------
    Total                                      2.000ns (1.732ns logic, 0.268ns route)
                                                       (86.6% logic, 13.4% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  2.966ns (clock arrival + clock path + data path - uncertainty)
  Source:               host/delays[6].fdreout1 (FF)
  Destination:          hi_inout<6> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      1.892ns (Levels of Logic = 1)
  Clock Path Delay:     1.349ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to host/delays[6].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1102.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.644   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.394   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   host/clkout1_buf
                                                       host/clkout1_buf
    OLOGIC_X1Y0.CLK0     net (fanout=588)      0.956   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.349ns (-1.700ns logic, 3.049ns route)

  Minimum Data Path at Fast Process Corner: host/delays[6].fdreout1 to hi_inout<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X1Y0.TQ       Tockq                 0.228   host/fdreout0_hi_dataout<6>
                                                       host/delays[6].fdreout1
    AB2.T                net (fanout=1)        0.268   host/fdreout1_hi_drive<6>
    AB2.PAD              Tiotp                 1.396   hi_inout<6>
                                                       host/delays[6].iobf0/OBUFT
                                                       hi_inout<6>
    -------------------------------------------------  ---------------------------
    Total                                      1.892ns (1.624ns logic, 0.268ns route)
                                                       (85.8% logic, 14.2% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_okHostClk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_okHostClk                   |     20.830ns|     16.000ns|     19.398ns|            0|            0|            3|        44121|
| TS_host_dcm_clk0              |     20.830ns|     19.398ns|          N/A|            0|            0|        44121|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_okSysClk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_okSysClk                    |     10.000ns|      5.340ns|   6328.500ns|            0|         4290|            0|   1112366801|
| TS_SDRAM_FIFO_inst_memc3_infra|     12.800ns|     11.458ns|          N/A|            0|            0|        13345|            0|
| structure_inst_mcb_drp_clk_buf|             |             |             |             |             |             |             |
| g_in                          |             |             |             |             |             |             |             |
| TS_SDRAM_FIFO_inst_memc3_infra|      1.600ns|      1.599ns|          N/A|            0|            0|            0|            0|
| structure_inst_clk_2x_180     |             |             |             |             |             |             |             |
| TS_SDRAM_FIFO_inst_memc3_infra|      1.600ns|      1.599ns|          N/A|            0|            0|            0|            0|
| structure_inst_clk_2x_0       |             |             |             |             |             |             |             |
| TS_SDRAM_FIFO_inst_memc3_infra|      6.400ns|   4050.240ns|          N/A|           11|            0|         4332|            0|
| structure_inst_clk0_bufg_in   |             |             |             |             |             |             |             |
| TS_variable_freq_clk_generator|     11.905ns|     26.038ns|          N/A|         4279|            0|   1112349124|            0|
| _inst_clkout_i                |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock hi_in<0>
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
hi_in<1>    |    7.327(R)|      SLOW  |   -1.867(R)|      FAST  |ok1<24>           |   0.000|
hi_in<2>    |    6.749(R)|      SLOW  |   -1.461(R)|      FAST  |ok1<24>           |   0.000|
hi_in<3>    |    5.810(R)|      SLOW  |   -1.270(R)|      FAST  |ok1<24>           |   0.000|
hi_in<4>    |   11.033(R)|      SLOW  |   -1.426(R)|      FAST  |ok1<24>           |   0.000|
hi_in<5>    |   10.884(R)|      SLOW  |   -1.334(R)|      FAST  |ok1<24>           |   0.000|
hi_in<6>    |   11.337(R)|      SLOW  |   -1.535(R)|      FAST  |ok1<24>           |   0.000|
hi_in<7>    |   10.810(R)|      SLOW  |   -1.530(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<0> |    5.697(R)|      SLOW  |   -0.526(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<1> |    5.697(R)|      SLOW  |   -0.526(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<2> |    5.661(R)|      SLOW  |   -0.490(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<3> |    5.661(R)|      SLOW  |   -0.490(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<4> |    5.663(R)|      SLOW  |   -0.492(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<5> |    5.720(R)|      SLOW  |   -0.549(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<6> |    5.699(R)|      SLOW  |   -0.528(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<7> |    5.699(R)|      SLOW  |   -0.528(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<8> |    5.642(R)|      SLOW  |   -0.471(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<9> |    5.699(R)|      SLOW  |   -0.528(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<10>|    5.699(R)|      SLOW  |   -0.528(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<11>|    5.699(R)|      SLOW  |   -0.528(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<12>|    5.699(R)|      SLOW  |   -0.528(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<13>|    5.662(R)|      SLOW  |   -0.491(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<14>|    5.664(R)|      SLOW  |   -0.493(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<15>|    5.721(R)|      SLOW  |   -0.550(R)|      FAST  |ok1<24>           |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock hi_in<0> to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
hi_inout<0> |         6.729(R)|      SLOW  |         2.967(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<1> |         6.729(R)|      SLOW  |         2.967(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<2> |         6.759(R)|      SLOW  |         2.997(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<3> |         6.757(R)|      SLOW  |         2.995(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<4> |         6.757(R)|      SLOW  |         2.995(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<5> |         6.706(R)|      SLOW  |         2.944(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<6> |         6.728(R)|      SLOW  |         2.966(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<7> |         6.728(R)|      SLOW  |         2.966(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<8> |         6.778(R)|      SLOW  |         3.016(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<9> |         6.728(R)|      SLOW  |         2.966(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<10>|         6.728(R)|      SLOW  |         2.966(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<11>|         6.728(R)|      SLOW  |         2.966(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<12>|         6.728(R)|      SLOW  |         2.966(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<13>|         6.756(R)|      SLOW  |         2.994(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<14>|         6.756(R)|      SLOW  |         2.994(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<15>|         6.705(R)|      SLOW  |         2.943(R)|      FAST  |ok1<24>           |   0.000|
hi_out<0>   |         9.404(R)|      SLOW  |         4.677(R)|      FAST  |ok1<24>           |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk1_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk1_in        |   26.038|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock hi_in<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
hi_in<0>       |   16.503|    9.699|    6.088|    1.962|
---------------+---------+---------+---------+---------+

COMP "hi_in<7>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 9.280; Ideal Clock Offset To Actual Clock 3.255; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<7>          |   10.810(R)|      SLOW  |   -1.530(R)|      FAST  |    2.520|    9.030|       -3.255|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      10.810|         -  |      -1.530|         -  |    2.520|    9.030|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<6>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 9.802; Ideal Clock Offset To Actual Clock 3.521; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<6>          |   11.337(R)|      SLOW  |   -1.535(R)|      FAST  |    1.993|    9.035|       -3.521|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      11.337|         -  |      -1.535|         -  |    1.993|    9.035|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<5>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 9.550; Ideal Clock Offset To Actual Clock 3.194; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<5>          |   10.884(R)|      SLOW  |   -1.334(R)|      FAST  |    2.446|    8.834|       -3.194|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      10.884|         -  |      -1.334|         -  |    2.446|    8.834|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<4>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 9.607; Ideal Clock Offset To Actual Clock 3.315; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<4>          |   11.033(R)|      SLOW  |   -1.426(R)|      FAST  |    2.297|    8.926|       -3.315|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      11.033|         -  |      -1.426|         -  |    2.297|    8.926|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<3>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 4.540; Ideal Clock Offset To Actual Clock -0.175; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<3>          |    5.810(R)|      SLOW  |   -1.270(R)|      FAST  |    8.320|    7.970|        0.175|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       5.810|         -  |      -1.270|         -  |    8.320|    7.970|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<2>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 5.288; Ideal Clock Offset To Actual Clock 0.390; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<2>          |    6.749(R)|      SLOW  |   -1.461(R)|      FAST  |    7.381|    8.161|       -0.390|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       6.749|         -  |      -1.461|         -  |    7.381|    8.161|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<1>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 5.460; Ideal Clock Offset To Actual Clock 0.882; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<1>          |    7.327(R)|      SLOW  |   -1.867(R)|      FAST  |    6.803|    8.567|       -0.882|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       7.327|         -  |      -1.867|         -  |    6.803|    8.567|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

TIMEGRP "okHostINOUT_grp" OFFSET = IN 9.83 ns VALID 9.83 ns BEFORE COMP         "hi_in<0>" "RISING";
Worst Case Data Window 5.250; Ideal Clock Offset To Actual Clock -1.819; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_inout<0>       |    5.697(R)|      SLOW  |   -0.526(R)|      FAST  |    4.133|    0.526|        1.804|
hi_inout<1>       |    5.697(R)|      SLOW  |   -0.526(R)|      FAST  |    4.133|    0.526|        1.804|
hi_inout<2>       |    5.661(R)|      SLOW  |   -0.490(R)|      FAST  |    4.169|    0.490|        1.839|
hi_inout<3>       |    5.661(R)|      SLOW  |   -0.490(R)|      FAST  |    4.169|    0.490|        1.839|
hi_inout<4>       |    5.663(R)|      SLOW  |   -0.492(R)|      FAST  |    4.167|    0.492|        1.838|
hi_inout<5>       |    5.720(R)|      SLOW  |   -0.549(R)|      FAST  |    4.110|    0.549|        1.781|
hi_inout<6>       |    5.699(R)|      SLOW  |   -0.528(R)|      FAST  |    4.131|    0.528|        1.802|
hi_inout<7>       |    5.699(R)|      SLOW  |   -0.528(R)|      FAST  |    4.131|    0.528|        1.802|
hi_inout<8>       |    5.642(R)|      SLOW  |   -0.471(R)|      FAST  |    4.188|    0.471|        1.859|
hi_inout<9>       |    5.699(R)|      SLOW  |   -0.528(R)|      FAST  |    4.131|    0.528|        1.802|
hi_inout<10>      |    5.699(R)|      SLOW  |   -0.528(R)|      FAST  |    4.131|    0.528|        1.802|
hi_inout<11>      |    5.699(R)|      SLOW  |   -0.528(R)|      FAST  |    4.131|    0.528|        1.802|
hi_inout<12>      |    5.699(R)|      SLOW  |   -0.528(R)|      FAST  |    4.131|    0.528|        1.802|
hi_inout<13>      |    5.662(R)|      SLOW  |   -0.491(R)|      FAST  |    4.168|    0.491|        1.839|
hi_inout<14>      |    5.664(R)|      SLOW  |   -0.493(R)|      FAST  |    4.166|    0.493|        1.837|
hi_inout<15>      |    5.721(R)|      SLOW  |   -0.550(R)|      FAST  |    4.109|    0.550|        1.780|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       5.721|         -  |      -0.471|         -  |    4.109|    0.471|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_out<0>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" "RISING";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
hi_out<0>                                      |        9.404|      SLOW  |        4.677|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

TIMEGRP "okHostINOUT_grp" OFFSET = OUT 11.63 ns AFTER COMP "hi_in<0>"         "RISING";
Bus Skew: 0.073 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
hi_inout<0>                                    |        6.729|      SLOW  |        2.967|      FAST  |         0.024|
hi_inout<1>                                    |        6.729|      SLOW  |        2.967|      FAST  |         0.024|
hi_inout<2>                                    |        6.759|      SLOW  |        2.997|      FAST  |         0.054|
hi_inout<3>                                    |        6.757|      SLOW  |        2.995|      FAST  |         0.052|
hi_inout<4>                                    |        6.757|      SLOW  |        2.995|      FAST  |         0.052|
hi_inout<5>                                    |        6.706|      SLOW  |        2.944|      FAST  |         0.001|
hi_inout<6>                                    |        6.728|      SLOW  |        2.966|      FAST  |         0.023|
hi_inout<7>                                    |        6.728|      SLOW  |        2.966|      FAST  |         0.023|
hi_inout<8>                                    |        6.778|      SLOW  |        3.016|      FAST  |         0.073|
hi_inout<9>                                    |        6.728|      SLOW  |        2.966|      FAST  |         0.023|
hi_inout<10>                                   |        6.728|      SLOW  |        2.966|      FAST  |         0.023|
hi_inout<11>                                   |        6.728|      SLOW  |        2.966|      FAST  |         0.023|
hi_inout<12>                                   |        6.728|      SLOW  |        2.966|      FAST  |         0.023|
hi_inout<13>                                   |        6.756|      SLOW  |        2.994|      FAST  |         0.051|
hi_inout<14>                                   |        6.756|      SLOW  |        2.994|      FAST  |         0.051|
hi_inout<15>                                   |        6.705|      SLOW  |        2.943|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 4290  Score: 13152542  (Setup/Max: 13120038, Hold: 32504)

Constraints cover 1112411984 paths, 0 nets, and 75278 connections

Design statistics:
   Minimum period: 4050.240ns{1}   (Maximum frequency:   0.247MHz)
   Minimum input required time before clock:  11.337ns
   Minimum output required time after clock:   9.404ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Aug 03 12:04:10 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 607 MB



