{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1576224767589 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1576224767594 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 13 02:12:47 2019 " "Processing started: Fri Dec 13 02:12:47 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1576224767594 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576224767594 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off register -c register " "Command: quartus_map --read_settings_files=on --write_settings_files=off register -c register" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576224767594 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1576224768227 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1576224768227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.bdf" "" { Schematic "U:/classes/cpre281/finalLab/register - bad idea time/register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576224776144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576224776144 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "register " "Elaborating entity \"register\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1576224776253 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst12 " "Primitive \"NOT\" of instance \"inst12\" not used" {  } { { "register.bdf" "" { Schematic "U:/classes/cpre281/finalLab/register - bad idea time/register.bdf" { { 1368 3368 3400 1416 "inst12" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1576224776269 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst13 " "Primitive \"AND2\" of instance \"inst13\" not used" {  } { { "register.bdf" "" { Schematic "U:/classes/cpre281/finalLab/register - bad idea time/register.bdf" { { 1432 3376 3424 1496 "inst13" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1576224776269 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND8 inst14 " "Primitive \"AND8\" of instance \"inst14\" not used" {  } { { "register.bdf" "" { Schematic "U:/classes/cpre281/finalLab/register - bad idea time/register.bdf" { { 1368 3504 3648 1432 "inst14" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1576224776269 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst15 " "Primitive \"NOT\" of instance \"inst15\" not used" {  } { { "register.bdf" "" { Schematic "U:/classes/cpre281/finalLab/register - bad idea time/register.bdf" { { 1368 3408 3440 1416 "inst15" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1576224776269 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst16 " "Primitive \"AND2\" of instance \"inst16\" not used" {  } { { "register.bdf" "" { Schematic "U:/classes/cpre281/finalLab/register - bad idea time/register.bdf" { { 1480 3456 3504 1544 "inst16" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1576224776269 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND8 inst4 " "Primitive \"AND8\" of instance \"inst4\" not used" {  } { { "register.bdf" "" { Schematic "U:/classes/cpre281/finalLab/register - bad idea time/register.bdf" { { 768 3504 3648 832 "inst4" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1576224776269 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND8 inst5 " "Primitive \"AND8\" of instance \"inst5\" not used" {  } { { "register.bdf" "" { Schematic "U:/classes/cpre281/finalLab/register - bad idea time/register.bdf" { { 1168 3496 3640 1232 "inst5" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1576224776269 ""}
{ "Warning" "WVRFX_VERI_OR_IN_EVENT_EXPRESSION" "seven_seg_decoder.v(5) " "Verilog HDL Event Control warning at seven_seg_decoder.v(5): event expression contains \"\|\" or \"\|\|\"" {  } { { "seven_seg_decoder.v" "" { Text "U:/classes/cpre281/finalLab/register - bad idea time/seven_seg_decoder.v" 5 0 0 } }  } 0 10263 "Verilog HDL Event Control warning at %1!s!: event expression contains \"\|\" or \"\|\|\"" 0 0 "Analysis & Synthesis" 0 -1 1576224776347 ""}
{ "Warning" "WSGN_SEARCH_FILE" "seven_seg_decoder.v 1 1 " "Using design file seven_seg_decoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder " "Found entity 1: seven_seg_decoder" {  } { { "seven_seg_decoder.v" "" { Text "U:/classes/cpre281/finalLab/register - bad idea time/seven_seg_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576224776347 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1576224776347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_decoder seven_seg_decoder:inst3 " "Elaborating entity \"seven_seg_decoder\" for hierarchy \"seven_seg_decoder:inst3\"" {  } { { "register.bdf" "inst3" { Schematic "U:/classes/cpre281/finalLab/register - bad idea time/register.bdf" { { 624 3224 3336 800 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576224776347 ""}
{ "Warning" "WVRFX_VERI_OR_IN_EVENT_EXPRESSION" "mux2to1.v(2) " "Verilog HDL Event Control warning at mux2to1.v(2): event expression contains \"\|\" or \"\|\|\"" {  } { { "mux2to1.v" "" { Text "U:/classes/cpre281/finalLab/register - bad idea time/mux2to1.v" 2 0 0 } }  } 0 10263 "Verilog HDL Event Control warning at %1!s!: event expression contains \"\|\" or \"\|\|\"" 0 0 "Analysis & Synthesis" 0 -1 1576224776426 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux2to1.v 1 1 " "Using design file mux2to1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "mux2to1.v" "" { Text "U:/classes/cpre281/finalLab/register - bad idea time/mux2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576224776442 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1576224776442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 mux2to1:inst69 " "Elaborating entity \"mux2to1\" for hierarchy \"mux2to1:inst69\"" {  } { { "register.bdf" "inst69" { Schematic "U:/classes/cpre281/finalLab/register - bad idea time/register.bdf" { { 760 1072 1184 872 "inst69" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576224776442 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decoder2to4.bdf 1 1 " "Using design file decoder2to4.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decoder2to4 " "Found entity 1: decoder2to4" {  } { { "decoder2to4.bdf" "" { Schematic "U:/classes/cpre281/finalLab/register - bad idea time/decoder2to4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576224776535 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1576224776535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder2to4 decoder2to4:inst19 " "Elaborating entity \"decoder2to4\" for hierarchy \"decoder2to4:inst19\"" {  } { { "register.bdf" "inst19" { Schematic "U:/classes/cpre281/finalLab/register - bad idea time/register.bdf" { { 1504 2616 2776 1632 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576224776535 ""}
{ "Warning" "WSGN_SEARCH_FILE" "debouncer.bdf 1 1 " "Using design file debouncer.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Debouncer " "Found entity 1: Debouncer" {  } { { "debouncer.bdf" "" { Schematic "U:/classes/cpre281/finalLab/register - bad idea time/debouncer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576224776613 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1576224776613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Debouncer Debouncer:inst64 " "Elaborating entity \"Debouncer\" for hierarchy \"Debouncer:inst64\"" {  } { { "register.bdf" "inst64" { Schematic "U:/classes/cpre281/finalLab/register - bad idea time/register.bdf" { { 1648 648 792 1744 "inst64" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576224776613 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clock_divider_1024.bdf 1 1 " "Using design file clock_divider_1024.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider_1024 " "Found entity 1: clock_divider_1024" {  } { { "clock_divider_1024.bdf" "" { Schematic "U:/classes/cpre281/finalLab/register - bad idea time/clock_divider_1024.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576224776723 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1576224776723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider_1024 Debouncer:inst64\|clock_divider_1024:inst1 " "Elaborating entity \"clock_divider_1024\" for hierarchy \"Debouncer:inst64\|clock_divider_1024:inst1\"" {  } { { "debouncer.bdf" "inst1" { Schematic "U:/classes/cpre281/finalLab/register - bad idea time/debouncer.bdf" { { 416 592 744 480 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576224776723 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1576224777410 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1576224778144 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576224778144 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "111 " "Implemented 111 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1576224778415 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1576224778415 ""} { "Info" "ICUT_CUT_TM_LCELLS" "75 " "Implemented 75 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1576224778415 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1576224778415 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4792 " "Peak virtual memory: 4792 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1576224778502 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 13 02:12:58 2019 " "Processing ended: Fri Dec 13 02:12:58 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1576224778502 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1576224778502 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1576224778502 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1576224778502 ""}
