git clone --depth 1 --no-tags https://github.com/filipecmedeiros/CPU.git f:/verilog_sva_gh_scraper/data/full_repos/67368961
git clone --depth 1 --no-tags https://github.com/lefaivre/HDL_ALU.git f:/verilog_sva_gh_scraper/data/full_repos/67382386
git clone --depth 1 --no-tags https://github.com/jkanasu/utl.git f:/verilog_sva_gh_scraper/data/full_repos/67238688
git clone --depth 1 --no-tags https://github.com/andrey-seryukov/toys-in-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/67238242
git clone --depth 1 --no-tags https://github.com/GusRodGutTEC/pruebas.git f:/verilog_sva_gh_scraper/data/full_repos/66586589
git clone --depth 1 --no-tags https://github.com/cjs840312/EDA.git f:/verilog_sva_gh_scraper/data/full_repos/58029903
git clone --depth 1 --no-tags https://github.com/Himatsubu/JRThrash.git f:/verilog_sva_gh_scraper/data/full_repos/59081414
git clone --depth 1 --no-tags https://github.com/anguslin/RISC-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/59325911
git clone --depth 1 --no-tags https://github.com/kashyapperla/Project_final.git f:/verilog_sva_gh_scraper/data/full_repos/58080828
git clone --depth 1 --no-tags https://github.com/deshpr/FPGA_Relayer.git f:/verilog_sva_gh_scraper/data/full_repos/58181152
git clone --depth 1 --no-tags https://github.com/alice90270/NTHU-Hardware-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/57239842
git clone --depth 1 --no-tags https://github.com/Aaron-Zhao123/serial_fxied_point.git f:/verilog_sva_gh_scraper/data/full_repos/57294275
git clone --depth 1 --no-tags https://github.com/blackyabhishek/Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/58216598
git clone --depth 1 --no-tags https://github.com/rraviteja21/Gaussian-White-Noise-Generator.git f:/verilog_sva_gh_scraper/data/full_repos/64170175
git clone --depth 1 --no-tags https://github.com/hsoleimani/R58dataset.git f:/verilog_sva_gh_scraper/data/full_repos/61413880
git clone --depth 1 --no-tags https://github.com/timLinscott/tamper-resistant-hw-checker.git f:/verilog_sva_gh_scraper/data/full_repos/65327596
git clone --depth 1 --no-tags https://github.com/tomioss/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/67508319
git clone --depth 1 --no-tags https://github.com/ejsullivan/CS552-Computer-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/67832911
git clone --depth 1 --no-tags https://github.com/lilgcheng/MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/57055315
git clone --depth 1 --no-tags https://github.com/samlnx03/ram2016a.git f:/verilog_sva_gh_scraper/data/full_repos/57078586
git clone --depth 1 --no-tags https://github.com/sim00/newtest2.git f:/verilog_sva_gh_scraper/data/full_repos/57897941
git clone --depth 1 --no-tags https://github.com/willtuna/Digital_System_Design-MidtermLab.git f:/verilog_sva_gh_scraper/data/full_repos/57442285
git clone --depth 1 --no-tags https://github.com/AlejandraArtal/Proyecto3_Alejandra_Artal_Karina_Aguilar.git f:/verilog_sva_gh_scraper/data/full_repos/60925661
git clone --depth 1 --no-tags https://github.com/ymherklotz/dot_product.git f:/verilog_sva_gh_scraper/data/full_repos/63505646
git clone --depth 1 --no-tags https://github.com/JonahLiu/ia6140.git f:/verilog_sva_gh_scraper/data/full_repos/63332449
git clone --depth 1 --no-tags https://github.com/oakleyKatt/FPGA-ODE-Collision-Detection-master.git f:/verilog_sva_gh_scraper/data/full_repos/63361070
git clone --depth 1 --no-tags https://github.com/SiLab-Bonn/H35DEMO.git f:/verilog_sva_gh_scraper/data/full_repos/61887011
git clone --depth 1 --no-tags https://github.com/xiaoyaozi5566/SecProc.git f:/verilog_sva_gh_scraper/data/full_repos/61894477
git clone --depth 1 --no-tags https://github.com/eugenelet/kMeans_Hardware.git f:/verilog_sva_gh_scraper/data/full_repos/63688615
git clone --depth 1 --no-tags https://github.com/shirleylin0422/Archi_Final.git f:/verilog_sva_gh_scraper/data/full_repos/59497886
git clone --depth 1 --no-tags https://github.com/mukatk/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/67834820
git clone --depth 1 --no-tags https://github.com/drewmstiles/SimplePipeline.git f:/verilog_sva_gh_scraper/data/full_repos/58161068
git clone --depth 1 --no-tags https://github.com/chiahungchan/computer-structure-lab3.git f:/verilog_sva_gh_scraper/data/full_repos/58210638
git clone --depth 1 --no-tags https://github.com/mdelong20/HDL.git f:/verilog_sva_gh_scraper/data/full_repos/63119215
git clone --depth 1 --no-tags https://github.com/dhong089/sevensegment_driver_basys2.git f:/verilog_sva_gh_scraper/data/full_repos/62420998
git clone --depth 1 --no-tags https://github.com/amir-sh/DSD-Project.git f:/verilog_sva_gh_scraper/data/full_repos/61963140
git clone --depth 1 --no-tags https://github.com/LKY21/async-router.git f:/verilog_sva_gh_scraper/data/full_repos/61786813
git clone --depth 1 --no-tags https://github.com/amudurusravya/myrepo.git f:/verilog_sva_gh_scraper/data/full_repos/63721782
git clone --depth 1 --no-tags https://github.com/Mels075/proy_3_grupo_1_sem_1_2016.git f:/verilog_sva_gh_scraper/data/full_repos/58435720
git clone --depth 1 --no-tags https://github.com/winter1894/DE1_SoC-DFOS.git f:/verilog_sva_gh_scraper/data/full_repos/57477237
git clone --depth 1 --no-tags https://github.com/danielztolnai/leafonthewind.git f:/verilog_sva_gh_scraper/data/full_repos/57465733
git clone --depth 1 --no-tags https://github.com/arnoldelena/ArchitectureFinal.git f:/verilog_sva_gh_scraper/data/full_repos/57466903
git clone --depth 1 --no-tags https://github.com/bartosz0403/inzzz.git f:/verilog_sva_gh_scraper/data/full_repos/60211152
git clone --depth 1 --no-tags https://github.com/GkyHub/vlsi.git f:/verilog_sva_gh_scraper/data/full_repos/60308608
git clone --depth 1 --no-tags https://github.com/jcallejat/proy_2_grupo_4_sem_1_2016.git f:/verilog_sva_gh_scraper/data/full_repos/60805731
git clone --depth 1 --no-tags https://github.com/doublehan07/Verilog_FPGA_Module.git f:/verilog_sva_gh_scraper/data/full_repos/59555614
git clone --depth 1 --no-tags https://github.com/darthburkhart/Project4.git f:/verilog_sva_gh_scraper/data/full_repos/57072920
git clone --depth 1 --no-tags https://github.com/cwmli/WordClock.git f:/verilog_sva_gh_scraper/data/full_repos/57168538
git clone --depth 1 --no-tags https://github.com/Tefferson/codingground.git f:/verilog_sva_gh_scraper/data/full_repos/67370251
git clone --depth 1 --no-tags https://github.com/Kapilan-Balagopalan/Processor.git f:/verilog_sva_gh_scraper/data/full_repos/67322765
git clone --depth 1 --no-tags https://github.com/DF4IAH/altera.git f:/verilog_sva_gh_scraper/data/full_repos/67553734
git clone --depth 1 --no-tags https://github.com/yushimountain/data_com.git f:/verilog_sva_gh_scraper/data/full_repos/63473754
git clone --depth 1 --no-tags https://github.com/LoadCode/FPGA_CODIC.git f:/verilog_sva_gh_scraper/data/full_repos/60574442
git clone --depth 1 --no-tags https://github.com/niwa3/cube.git f:/verilog_sva_gh_scraper/data/full_repos/61852075
git clone --depth 1 --no-tags https://github.com/lzlzian/csc258-project.git f:/verilog_sva_gh_scraper/data/full_repos/64698725
git clone --depth 1 --no-tags https://github.com/FabioUR/Proyecto1_Gr2_ControladorVGA_IIS_2016.git f:/verilog_sva_gh_scraper/data/full_repos/65908270
git clone --depth 1 --no-tags https://github.com/keyfos/ControladorVGA.git f:/verilog_sva_gh_scraper/data/full_repos/65869943
git clone --depth 1 --no-tags https://github.com/Emicce/Test1.git f:/verilog_sva_gh_scraper/data/full_repos/65808859
git clone --depth 1 --no-tags https://github.com/ZipCPU/zipcpu.git f:/verilog_sva_gh_scraper/data/full_repos/68847497
git clone --depth 1 --no-tags https://github.com/ZipCPU/wb2axip.git f:/verilog_sva_gh_scraper/data/full_repos/68850972
git clone --depth 1 --no-tags https://github.com/ZipCPU/wbuart32.git f:/verilog_sva_gh_scraper/data/full_repos/68826276
git clone --depth 1 --no-tags https://github.com/Xilinx/libsystemctlm-soc.git f:/verilog_sva_gh_scraper/data/full_repos/72154676
git clone --depth 1 --no-tags https://github.com/mtmd/FPGA_Based_CNN.git f:/verilog_sva_gh_scraper/data/full_repos/71533803
git clone --depth 1 --no-tags https://github.com/Practical-UVM-Step-By-Step/Practical-UVM-Step-By-Step.git f:/verilog_sva_gh_scraper/data/full_repos/71954891
git clone --depth 1 --no-tags https://github.com/onchipuis/mriscv.git f:/verilog_sva_gh_scraper/data/full_repos/67840294
git clone --depth 1 --no-tags https://github.com/ZipCPU/sdspi.git f:/verilog_sva_gh_scraper/data/full_repos/68862960
git clone --depth 1 --no-tags https://github.com/ZipCPU/openarty.git f:/verilog_sva_gh_scraper/data/full_repos/69269176
git clone --depth 1 --no-tags https://github.com/thinkoco/c5soc_opencl.git f:/verilog_sva_gh_scraper/data/full_repos/73290709
git clone --depth 1 --no-tags https://github.com/dawsonjon/FPGA-TX.git f:/verilog_sva_gh_scraper/data/full_repos/73007478
git clone --depth 1 --no-tags https://github.com/ZipCPU/wbscope.git f:/verilog_sva_gh_scraper/data/full_repos/68853966
git clone --depth 1 --no-tags https://github.com/alexforencich/xfcp.git f:/verilog_sva_gh_scraper/data/full_repos/72684284
git clone --depth 1 --no-tags https://github.com/pengyuzhang/HitchHike.git f:/verilog_sva_gh_scraper/data/full_repos/73751597
git clone --depth 1 --no-tags https://github.com/ZipCPU/s6soc.git f:/verilog_sva_gh_scraper/data/full_repos/69270434
git clone --depth 1 --no-tags https://github.com/DexWen/LMS-Adaptive-filter.git f:/verilog_sva_gh_scraper/data/full_repos/71541400
git clone --depth 1 --no-tags https://github.com/FPGAwars/workshops.git f:/verilog_sva_gh_scraper/data/full_repos/71640655
git clone --depth 1 --no-tags https://github.com/scale-lab/DRUM.git f:/verilog_sva_gh_scraper/data/full_repos/71850197
git clone --depth 1 --no-tags https://github.com/kehribar/verilog-osx.git f:/verilog_sva_gh_scraper/data/full_repos/68228459
git clone --depth 1 --no-tags https://github.com/ef-end-y/RiverRaidFPGA.git f:/verilog_sva_gh_scraper/data/full_repos/71294817
git clone --depth 1 --no-tags https://github.com/cvonk/FPGA_SPI.git f:/verilog_sva_gh_scraper/data/full_repos/71076937
git clone --depth 1 --no-tags https://github.com/ZipCPU/wbfmtx.git f:/verilog_sva_gh_scraper/data/full_repos/68858642
git clone --depth 1 --no-tags https://github.com/ZipCPU/rtcclock.git f:/verilog_sva_gh_scraper/data/full_repos/68867379
git clone --depth 1 --no-tags https://github.com/ZipCPU/xulalx25soc.git f:/verilog_sva_gh_scraper/data/full_repos/69271612
git clone --depth 1 --no-tags https://github.com/ZipCPU/wbpwmaudio.git f:/verilog_sva_gh_scraper/data/full_repos/68859074
git clone --depth 1 --no-tags https://github.com/brunaanog/Object-Tracking-and-Detection-on-FPGA-Board-Cyclone-II.git f:/verilog_sva_gh_scraper/data/full_repos/69862777
git clone --depth 1 --no-tags https://github.com/gupta-utkarsh/alu-8bit.git f:/verilog_sva_gh_scraper/data/full_repos/72057297
git clone --depth 1 --no-tags https://github.com/irwinz321/fpga_nes.git f:/verilog_sva_gh_scraper/data/full_repos/69712870
git clone --depth 1 --no-tags https://github.com/DiabloBlood/single-cycle-MIPS-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/68411990
git clone --depth 1 --no-tags https://github.com/onchipuis/mriscv_vivado.git f:/verilog_sva_gh_scraper/data/full_repos/67840813
git clone --depth 1 --no-tags https://github.com/jok40/dst40.git f:/verilog_sva_gh_scraper/data/full_repos/71154834
git clone --depth 1 --no-tags https://github.com/valptek/v586.git f:/verilog_sva_gh_scraper/data/full_repos/69901252
git clone --depth 1 --no-tags https://github.com/inkcenter/JPEG2000_serial.git f:/verilog_sva_gh_scraper/data/full_repos/70409710
git clone --depth 1 --no-tags https://github.com/laplaceyc/VLSI_Design-Implementation.git f:/verilog_sva_gh_scraper/data/full_repos/71427304
git clone --depth 1 --no-tags https://github.com/masc-ucsc/cmpe220fall16.git f:/verilog_sva_gh_scraper/data/full_repos/69027399
git clone --depth 1 --no-tags https://github.com/TMNTmaker/OV7670__ST7735-fpga.git f:/verilog_sva_gh_scraper/data/full_repos/71676023
git clone --depth 1 --no-tags https://github.com/mesarcik/MANDELBROT.git f:/verilog_sva_gh_scraper/data/full_repos/73914326
git clone --depth 1 --no-tags https://github.com/RISCV-on-Microsemi-FPGA/M2S025-Creative-Board.git f:/verilog_sva_gh_scraper/data/full_repos/67878152
git clone --depth 1 --no-tags https://github.com/msyksphinz-self/fpga_designs.git f:/verilog_sva_gh_scraper/data/full_repos/68126962
git clone --depth 1 --no-tags https://github.com/ZipCPU/wbicapetwo.git f:/verilog_sva_gh_scraper/data/full_repos/68854747
git clone --depth 1 --no-tags https://github.com/rakeshgehalot/MAC_in_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/71529453
git clone --depth 1 --no-tags https://github.com/fusesoc/wb_ram.git f:/verilog_sva_gh_scraper/data/full_repos/68143647
