#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Jan  7 21:30:10 2025
# Process ID: 10804
# Current directory: D:/github_project/zyqn/zyqn/bmp_hdmi_test2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent42424 D:\github_project\zyqn\zyqn\bmp_hdmi_test2\bmp_hdmi_test2.xpr
# Log file: D:/github_project/zyqn/zyqn/bmp_hdmi_test2/vivado.log
# Journal file: D:/github_project/zyqn/zyqn/bmp_hdmi_test2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/github_project/zyqn/zyqn/bmp_hdmi_test2/bmp_hdmi_test2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/HDMI/sd_bmp_hdmi27/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 1110.711 ; gain = 0.000
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jan  7 21:31:43 2025...
 -force
WARNING: [IP_Flow 19-3571] IP 'system_Bic_top_0_0' is restricted:
* Detected changes to module reference file(s).
WARNING: [IP_Flow 19-3571] IP 'system_Bic_top_0_0' is restricted:
* Detected changes to module reference file(s).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(((spirit:decode(id('MODELPARAM_VALUE.BUFFER_SIZE')) + 1) <= 2) ? 1 : (((spirit:decode(id('MODELPARAM_VALUE.BUFFER_SIZE')) + 1) <= 4) ? 2 : (((spirit:decode(id('MODELPARAM_VALUE.BUFFER_SIZE')) + 1) <= 8) ? 3 : (((spirit:decode(id('MODELPARAM_VALUE.BUFFER_SIZE')) + 1) <= 16) ? 4 : (((spirit:decode(id('MODELPARAM_VALUE.BUFFER_SIZE')) + 1) <= 32) ? 5 : (((spirit:decode(id('MODELPARAM_VALUE.BUFFER_SIZE')) + 1) <= 64) ? 6 : 7))))))" into user parameter "BUFFER_SIZE_WIDTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:decode(id('MODELPARAM_VALUE.SCALE_INT_BITS')) + spirit:decode(id('MODELPARAM_VALUE.SCALE_FRAC_BITS')))" into user parameter "SCALE_BITS".
WARNING: [IP_Flow 19-3157] Bus Interface 'rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'rst_n' is not *resetn - please double check the POLARITY setting.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/HDMI/sd_bmp_hdmi27/ip_repo'.
save_project_as: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1134.934 ; gain = 0.000
update_module_reference system_Bic_top_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(((spirit:decode(id('MODELPARAM_VALUE.BUFFER_SIZE')) + 1) <= 2) ? 1 : (((spirit:decode(id('MODELPARAM_VALUE.BUFFER_SIZE')) + 1) <= 4) ? 2 : (((spirit:decode(id('MODELPARAM_VALUE.BUFFER_SIZE')) + 1) <= 8) ? 3 : (((spirit:decode(id('MODELPARAM_VALUE.BUFFER_SIZE')) + 1) <= 16) ? 4 : (((spirit:decode(id('MODELPARAM_VALUE.BUFFER_SIZE')) + 1) <= 32) ? 5 : (((spirit:decode(id('MODELPARAM_VALUE.BUFFER_SIZE')) + 1) <= 64) ? 6 : 7))))))" into user parameter "BUFFER_SIZE_WIDTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:decode(id('MODELPARAM_VALUE.SCALE_INT_BITS')) + spirit:decode(id('MODELPARAM_VALUE.SCALE_FRAC_BITS')))" into user parameter "SCALE_BITS".
WARNING: [IP_Flow 19-3157] Bus Interface 'rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'rst_n' is not *resetn - please double check the POLARITY setting.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/HDMI/sd_bmp_hdmi27/ip_repo'.
Reading block design file <D:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.srcs/sources_1/bd/system/system.bd>...
Adding component instance block -- openedv.com:user:DVI_Transmitter:1.0 - DVI_Transmitter_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_mmu:2.1 - s01_mmu
Adding component instance block -- xilinx.com:ip:axi_mmu:2.1 - s02_mmu
Adding component instance block -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_150M
Adding component instance block -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding component instance block -- xilinx.com:ip:v_tc:6.2 - v_tc_0
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:module_ref:Bic_top:1.0 - Bic_top_0
Successfully read diagram <system> from block design file <D:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.srcs/sources_1/bd/system/system.bd>
Upgrading 'D:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.srcs/sources_1/bd/system/system.bd'
WARNING: [Vivado 12-3647] The given sub-design is not contained in the block fileset 'system_Bic_top_0_0'. Sub-design: 'D:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.srcs/sources_1/bd/system/ip/system_Bic_top_0_0/system_Bic_top_0_0.xci'.
INFO: [IP_Flow 19-1972] Upgraded system_Bic_top_0_0 from Bic_top_v1_0 1.0 to Bic_top_v1_0 1.0
Wrote  : <D:\github_project\zyqn\zyqn\bmp_hdmi_test3\bmp_hdmi_test3.srcs\sources_1\bd\system\system.bd> 
Wrote  : <D:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
upgrade_ip: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1253.859 ; gain = 118.926
update_module_reference: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1253.859 ; gain = 118.926
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
INFO: [xilinx.com:ip:axi_vdma:6.3-16] /axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
INFO: [xilinx.com:ip:axi_dma:7.1-14] /axi_dma_0 
                    ##########################################################################################
                    Clocks connected to AXI DMA are not same. Configuring AXI DMA in ASYNC mode ..........
                    ##########################################################################################
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
Wrote  : <D:\github_project\zyqn\zyqn\bmp_hdmi_test3\bmp_hdmi_test3.srcs\sources_1\bd\system\system.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(2) - Only lower order bits will be connected.
VHDL Output written to : d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/synth/system.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(2) - Only lower order bits will be connected.
VHDL Output written to : d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/sim/system.v
VHDL Output written to : d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Bic_top_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_auto_us_1/system_auto_us_1_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s02_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_mmu .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s02_mmu .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/synth/system.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_auto_pc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_auto_pc_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_auto_us_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_auto_us_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_s01_mmu_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_s02_mmu_0
[Tue Jan  7 21:39:12 2025] Launched system_Bic_top_0_0_synth_1, system_auto_pc_1_synth_1, system_auto_us_0_synth_1, system_auto_pc_0_synth_1, system_auto_us_1_synth_1, system_s01_mmu_0_synth_1, system_s02_mmu_0_synth_1, synth_1...
Run output will be captured here:
system_Bic_top_0_0_synth_1: D:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.runs/system_Bic_top_0_0_synth_1/runme.log
system_auto_pc_1_synth_1: D:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.runs/system_auto_pc_1_synth_1/runme.log
system_auto_us_0_synth_1: D:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.runs/system_auto_us_0_synth_1/runme.log
system_auto_pc_0_synth_1: D:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.runs/system_auto_pc_0_synth_1/runme.log
system_auto_us_1_synth_1: D:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.runs/system_auto_us_1_synth_1/runme.log
system_s01_mmu_0_synth_1: D:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.runs/system_s01_mmu_0_synth_1/runme.log
system_s02_mmu_0_synth_1: D:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.runs/system_s02_mmu_0_synth_1/runme.log
synth_1: D:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.runs/synth_1/runme.log
[Tue Jan  7 21:39:12 2025] Launched impl_1...
Run output will be captured here: D:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:15 ; elapsed = 00:00:53 . Memory (MB): peak = 1547.855 ; gain = 267.105
open_run impl_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.403 . Memory (MB): peak = 1785.090 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 684 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2502.293 ; gain = 6.672
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2502.293 ; gain = 6.672
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2502.293 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 158 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 144 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance 
  SRLC32E => SRL16E: 3 instances

open_run: Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 2636.590 ; gain = 1020.285
open_report: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2739.738 ; gain = 103.148
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
close_design
update_module_reference system_Bic_top_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(((spirit:decode(id('MODELPARAM_VALUE.BUFFER_SIZE')) + 1) <= 2) ? 1 : (((spirit:decode(id('MODELPARAM_VALUE.BUFFER_SIZE')) + 1) <= 4) ? 2 : (((spirit:decode(id('MODELPARAM_VALUE.BUFFER_SIZE')) + 1) <= 8) ? 3 : (((spirit:decode(id('MODELPARAM_VALUE.BUFFER_SIZE')) + 1) <= 16) ? 4 : (((spirit:decode(id('MODELPARAM_VALUE.BUFFER_SIZE')) + 1) <= 32) ? 5 : (((spirit:decode(id('MODELPARAM_VALUE.BUFFER_SIZE')) + 1) <= 64) ? 6 : 7))))))" into user parameter "BUFFER_SIZE_WIDTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:decode(id('MODELPARAM_VALUE.SCALE_INT_BITS')) + spirit:decode(id('MODELPARAM_VALUE.SCALE_FRAC_BITS')))" into user parameter "SCALE_BITS".
WARNING: [IP_Flow 19-3157] Bus Interface 'rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'rst_n' is not *resetn - please double check the POLARITY setting.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/HDMI/sd_bmp_hdmi27/ip_repo'.
Upgrading 'D:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-1972] Upgraded system_Bic_top_0_0 from Bic_top_v1_0 1.0 to Bic_top_v1_0 1.0
Wrote  : <D:\github_project\zyqn\zyqn\bmp_hdmi_test3\bmp_hdmi_test3.srcs\sources_1\bd\system\system.bd> 
Wrote  : <D:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
launch_runs synth_1 -jobs 10
INFO: [xilinx.com:ip:axi_vdma:6.3-16] /axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
INFO: [xilinx.com:ip:axi_dma:7.1-14] /axi_dma_0 
                    ##########################################################################################
                    Clocks connected to AXI DMA are not same. Configuring AXI DMA in ASYNC mode ..........
                    ##########################################################################################
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
Wrote  : <D:\github_project\zyqn\zyqn\bmp_hdmi_test3\bmp_hdmi_test3.srcs\sources_1\bd\system\system.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(2) - Only lower order bits will be connected.
VHDL Output written to : d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/synth/system.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(2) - Only lower order bits will be connected.
VHDL Output written to : d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/sim/system.v
VHDL Output written to : d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Bic_top_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_auto_us_1/system_auto_us_1_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s02_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_mmu .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s02_mmu .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/synth/system.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_auto_pc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_auto_pc_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_auto_us_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_auto_us_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_s01_mmu_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_s02_mmu_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 183cece18ce9e055; cache size = 17.099 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_1, cache-ID = 49a6968113a25fe4; cache size = 17.099 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_us_0, cache-ID = 359503c986512c72; cache size = 17.099 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_us_1, cache-ID = 04cc2569db263242; cache size = 17.099 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_s01_mmu_0, cache-ID = e684197dafd2a243; cache size = 17.099 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_s02_mmu_0, cache-ID = 3a5182b0897e9f63; cache size = 17.099 MB.
[Tue Jan  7 22:13:20 2025] Launched system_Bic_top_0_0_synth_1...
Run output will be captured here: D:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.runs/system_Bic_top_0_0_synth_1/runme.log
[Tue Jan  7 22:13:20 2025] Launched synth_1...
Run output will be captured here: D:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:09 ; elapsed = 00:00:31 . Memory (MB): peak = 2837.500 ; gain = 0.000
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint 'd:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_Bic_top_0_0/system_Bic_top_0_0.dcp' for cell 'system_i/Bic_top_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_DVI_Transmitter_0_0/system_DVI_Transmitter_0_0.dcp' for cell 'system_i/DVI_Transmitter_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_axi_dma_0_0/system_axi_dma_0_0.dcp' for cell 'system_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.dcp' for cell 'system_i/axi_vdma_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.dcp' for cell 'system_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.dcp' for cell 'system_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0.dcp' for cell 'system_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'd:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_rst_ps7_0_150M_0/system_rst_ps7_0_150M_0.dcp' for cell 'system_i/rst_ps7_0_150M'
INFO: [Project 1-454] Reading design checkpoint 'd:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_v_axi4s_vid_out_0_0/system_v_axi4s_vid_out_0_0.dcp' for cell 'system_i/v_axi4s_vid_out_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_v_tc_0_0/system_v_tc_0_0.dcp' for cell 'system_i/v_tc_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_s01_mmu_0/system_s01_mmu_0.dcp' for cell 'system_i/axi_mem_intercon/s01_mmu'
INFO: [Project 1-454] Reading design checkpoint 'd:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_s02_mmu_0/system_s02_mmu_0.dcp' for cell 'system_i/axi_mem_intercon/s02_mmu'
INFO: [Project 1-454] Reading design checkpoint 'd:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_xbar_1/system_xbar_1.dcp' for cell 'system_i/axi_mem_intercon/xbar'
INFO: [Project 1-454] Reading design checkpoint 'd:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp' for cell 'system_i/axi_mem_intercon/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'd:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0.dcp' for cell 'system_i/axi_mem_intercon/s01_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint 'd:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_auto_us_1/system_auto_us_1.dcp' for cell 'system_i/axi_mem_intercon/s02_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint 'd:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_xbar_0/system_xbar_0.dcp' for cell 'system_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'd:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1.dcp' for cell 'system_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.373 . Memory (MB): peak = 2837.500 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 429 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. system_i/clk_wiz_0/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc] for cell 'system_i/axi_vdma_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc:65]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc:69]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc:93]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc:101]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc:105]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc:109]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc:121]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc:129]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc:141]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc:145]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc:153]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc:157]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc:165]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc:169]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc:173]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc:177]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc:181]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc:185]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc:189]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc:197]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc:205]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc:213]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc:217]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc:221]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc:225]
Finished Parsing XDC File [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc] for cell 'system_i/axi_vdma_0/U0'
Parsing XDC File [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_board.xdc] for cell 'system_i/clk_wiz_0/inst'
Finished Parsing XDC File [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_board.xdc] for cell 'system_i/clk_wiz_0/inst'
Parsing XDC File [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc] for cell 'system_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc:57]
Finished Parsing XDC File [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc] for cell 'system_i/clk_wiz_0/inst'
Parsing XDC File [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
WARNING: [Vivado 12-2489] -input_jitter contains time 0.199980 which will be rounded to 0.200 to ensure it is an integer multiple of 1 picosecond [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc:24]
Finished Parsing XDC File [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Parsing XDC File [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0_board.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0_board.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Parsing XDC File [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Parsing XDC File [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_rst_ps7_0_150M_0/system_rst_ps7_0_150M_0_board.xdc] for cell 'system_i/rst_ps7_0_150M/U0'
Finished Parsing XDC File [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_rst_ps7_0_150M_0/system_rst_ps7_0_150M_0_board.xdc] for cell 'system_i/rst_ps7_0_150M/U0'
Parsing XDC File [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_rst_ps7_0_150M_0/system_rst_ps7_0_150M_0.xdc] for cell 'system_i/rst_ps7_0_150M/U0'
Finished Parsing XDC File [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_rst_ps7_0_150M_0/system_rst_ps7_0_150M_0.xdc] for cell 'system_i/rst_ps7_0_150M/U0'
Parsing XDC File [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_axi_dma_0_0/system_axi_dma_0_0.xdc] for cell 'system_i/axi_dma_0/U0'
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_axi_dma_0_0/system_axi_dma_0_0.xdc:61]
Finished Parsing XDC File [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_axi_dma_0_0/system_axi_dma_0_0.xdc] for cell 'system_i/axi_dma_0/U0'
Parsing XDC File [D:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.srcs/constrs_1/new/system_wrapper1.xdc]
WARNING: [Vivado 12-507] No nets matched 'system_i/Bic_top_0/inst/n_0_11'. [D:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.srcs/constrs_1/new/system_wrapper1.xdc:9]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [D:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.srcs/constrs_1/new/system_wrapper1.xdc:9]
WARNING: [Vivado 12-507] No nets matched 'system_i/Bic_top_0/inst/m_axis_tlast'. [D:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.srcs/constrs_1/new/system_wrapper1.xdc:15]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.srcs/constrs_1/new/system_wrapper1.xdc:15]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.srcs/constrs_1/new/system_wrapper1.xdc:16]
Finished Parsing XDC File [D:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.srcs/constrs_1/new/system_wrapper1.xdc]
Parsing XDC File [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0_clocks.xdc] for cell 'system_i/axi_vdma_0/U0'
Finished Parsing XDC File [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0_clocks.xdc] for cell 'system_i/axi_vdma_0/U0'
Parsing XDC File [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_v_axi4s_vid_out_0_0/system_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'system_i/v_axi4s_vid_out_0/inst'
Finished Parsing XDC File [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_v_axi4s_vid_out_0_0/system_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'system_i/v_axi4s_vid_out_0/inst'
Parsing XDC File [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_v_tc_0_0/system_v_tc_0_0_clocks.xdc] for cell 'system_i/v_tc_0/U0'
Finished Parsing XDC File [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_v_tc_0_0/system_v_tc_0_0_clocks.xdc] for cell 'system_i/v_tc_0/U0'
Parsing XDC File [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_axi_dma_0_0/system_axi_dma_0_0_clocks.xdc] for cell 'system_i/axi_dma_0/U0'
Finished Parsing XDC File [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_axi_dma_0_0/system_axi_dma_0_0_clocks.xdc] for cell 'system_i/axi_dma_0/U0'
Parsing XDC File [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0_clocks.xdc] for cell 'system_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Finished Parsing XDC File [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0_clocks.xdc] for cell 'system_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Parsing XDC File [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_auto_us_1/system_auto_us_1_clocks.xdc] for cell 'system_i/axi_mem_intercon/s02_couplers/auto_us/inst'
Finished Parsing XDC File [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_auto_us_1/system_auto_us_1_clocks.xdc] for cell 'system_i/axi_mem_intercon/s02_couplers/auto_us/inst'
INFO: [Project 1-1715] 6 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2837.500 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance 

open_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2837.500 ; gain = 0.000
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 2048 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
connect_debug_port u_ila_0/clk [get_nets [list system_i/processing_system7_0/inst/FCLK_CLK1 ]]
set_property port_width 8 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {system_i/Bic_top_0/inst/s_axis_tdata[0]} {system_i/Bic_top_0/inst/s_axis_tdata[1]} {system_i/Bic_top_0/inst/s_axis_tdata[2]} {system_i/Bic_top_0/inst/s_axis_tdata[3]} {system_i/Bic_top_0/inst/s_axis_tdata[4]} {system_i/Bic_top_0/inst/s_axis_tdata[5]} {system_i/Bic_top_0/inst/s_axis_tdata[6]} {system_i/Bic_top_0/inst/s_axis_tdata[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {system_i/Bic_top_0/inst/writeState[0]} {system_i/Bic_top_0/inst/writeState[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 12 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {system_i/Bic_top_0/inst/xPixLow[0]} {system_i/Bic_top_0/inst/xPixLow[1]} {system_i/Bic_top_0/inst/xPixLow[2]} {system_i/Bic_top_0/inst/xPixLow[3]} {system_i/Bic_top_0/inst/xPixLow[4]} {system_i/Bic_top_0/inst/xPixLow[5]} {system_i/Bic_top_0/inst/xPixLow[6]} {system_i/Bic_top_0/inst/xPixLow[7]} {system_i/Bic_top_0/inst/xPixLow[8]} {system_i/Bic_top_0/inst/xPixLow[9]} {system_i/Bic_top_0/inst/xPixLow[10]} {system_i/Bic_top_0/inst/xPixLow[11]} ]]
create_debug_port u_ila_0 probe
set_property port_width 12 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {system_i/Bic_top_0/inst/yPixLow[0]} {system_i/Bic_top_0/inst/yPixLow[1]} {system_i/Bic_top_0/inst/yPixLow[2]} {system_i/Bic_top_0/inst/yPixLow[3]} {system_i/Bic_top_0/inst/yPixLow[4]} {system_i/Bic_top_0/inst/yPixLow[5]} {system_i/Bic_top_0/inst/yPixLow[6]} {system_i/Bic_top_0/inst/yPixLow[7]} {system_i/Bic_top_0/inst/yPixLow[8]} {system_i/Bic_top_0/inst/yPixLow[9]} {system_i/Bic_top_0/inst/yPixLow[10]} {system_i/Bic_top_0/inst/yPixLow[11]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {system_i/Bic_top_0/inst/m_axis_tdata[0]} {system_i/Bic_top_0/inst/m_axis_tdata[1]} {system_i/Bic_top_0/inst/m_axis_tdata[2]} {system_i/Bic_top_0/inst/m_axis_tdata[3]} {system_i/Bic_top_0/inst/m_axis_tdata[4]} {system_i/Bic_top_0/inst/m_axis_tdata[5]} {system_i/Bic_top_0/inst/m_axis_tdata[6]} {system_i/Bic_top_0/inst/m_axis_tdata[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 12 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {system_i/Bic_top_0/inst/yPixLowNext[0]} {system_i/Bic_top_0/inst/yPixLowNext[1]} {system_i/Bic_top_0/inst/yPixLowNext[2]} {system_i/Bic_top_0/inst/yPixLowNext[3]} {system_i/Bic_top_0/inst/yPixLowNext[4]} {system_i/Bic_top_0/inst/yPixLowNext[5]} {system_i/Bic_top_0/inst/yPixLowNext[6]} {system_i/Bic_top_0/inst/yPixLowNext[7]} {system_i/Bic_top_0/inst/yPixLowNext[8]} {system_i/Bic_top_0/inst/yPixLowNext[9]} {system_i/Bic_top_0/inst/yPixLowNext[10]} {system_i/Bic_top_0/inst/yPixLowNext[11]} ]]
create_debug_port u_ila_0 probe
set_property port_width 12 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {system_i/Bic_top_0/inst/writeColCount[0]} {system_i/Bic_top_0/inst/writeColCount[1]} {system_i/Bic_top_0/inst/writeColCount[2]} {system_i/Bic_top_0/inst/writeColCount[3]} {system_i/Bic_top_0/inst/writeColCount[4]} {system_i/Bic_top_0/inst/writeColCount[5]} {system_i/Bic_top_0/inst/writeColCount[6]} {system_i/Bic_top_0/inst/writeColCount[7]} {system_i/Bic_top_0/inst/writeColCount[8]} {system_i/Bic_top_0/inst/writeColCount[9]} {system_i/Bic_top_0/inst/writeColCount[10]} {system_i/Bic_top_0/inst/writeColCount[11]} ]]
create_debug_port u_ila_0 probe
set_property port_width 12 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {system_i/Bic_top_0/inst/writeRowCount[0]} {system_i/Bic_top_0/inst/writeRowCount[1]} {system_i/Bic_top_0/inst/writeRowCount[2]} {system_i/Bic_top_0/inst/writeRowCount[3]} {system_i/Bic_top_0/inst/writeRowCount[4]} {system_i/Bic_top_0/inst/writeRowCount[5]} {system_i/Bic_top_0/inst/writeRowCount[6]} {system_i/Bic_top_0/inst/writeRowCount[7]} {system_i/Bic_top_0/inst/writeRowCount[8]} {system_i/Bic_top_0/inst/writeRowCount[9]} {system_i/Bic_top_0/inst/writeRowCount[10]} {system_i/Bic_top_0/inst/writeRowCount[11]} ]]
create_debug_port u_ila_0 probe
set_property port_width 12 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {system_i/Bic_top_0/inst/writeNextValidLine[0]} {system_i/Bic_top_0/inst/writeNextValidLine[1]} {system_i/Bic_top_0/inst/writeNextValidLine[2]} {system_i/Bic_top_0/inst/writeNextValidLine[3]} {system_i/Bic_top_0/inst/writeNextValidLine[4]} {system_i/Bic_top_0/inst/writeNextValidLine[5]} {system_i/Bic_top_0/inst/writeNextValidLine[6]} {system_i/Bic_top_0/inst/writeNextValidLine[7]} {system_i/Bic_top_0/inst/writeNextValidLine[8]} {system_i/Bic_top_0/inst/writeNextValidLine[9]} {system_i/Bic_top_0/inst/writeNextValidLine[10]} {system_i/Bic_top_0/inst/writeNextValidLine[11]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {system_i/Bic_top_0/inst/readData01[0]} {system_i/Bic_top_0/inst/readData01[1]} {system_i/Bic_top_0/inst/readData01[2]} {system_i/Bic_top_0/inst/readData01[3]} {system_i/Bic_top_0/inst/readData01[4]} {system_i/Bic_top_0/inst/readData01[5]} {system_i/Bic_top_0/inst/readData01[6]} {system_i/Bic_top_0/inst/readData01[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {system_i/Bic_top_0/inst/readData00[0]} {system_i/Bic_top_0/inst/readData00[1]} {system_i/Bic_top_0/inst/readData00[2]} {system_i/Bic_top_0/inst/readData00[3]} {system_i/Bic_top_0/inst/readData00[4]} {system_i/Bic_top_0/inst/readData00[5]} {system_i/Bic_top_0/inst/readData00[6]} {system_i/Bic_top_0/inst/readData00[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {system_i/Bic_top_0/inst/readData11[0]} {system_i/Bic_top_0/inst/readData11[1]} {system_i/Bic_top_0/inst/readData11[2]} {system_i/Bic_top_0/inst/readData11[3]} {system_i/Bic_top_0/inst/readData11[4]} {system_i/Bic_top_0/inst/readData11[5]} {system_i/Bic_top_0/inst/readData11[6]} {system_i/Bic_top_0/inst/readData11[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {system_i/Bic_top_0/inst/readData10[0]} {system_i/Bic_top_0/inst/readData10[1]} {system_i/Bic_top_0/inst/readData10[2]} {system_i/Bic_top_0/inst/readData10[3]} {system_i/Bic_top_0/inst/readData10[4]} {system_i/Bic_top_0/inst/readData10[5]} {system_i/Bic_top_0/inst/readData10[6]} {system_i/Bic_top_0/inst/readData10[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {system_i/Bic_top_0/inst/fillCount[0]} {system_i/Bic_top_0/inst/fillCount[1]} {system_i/Bic_top_0/inst/fillCount[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 12 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list {system_i/Bic_top_0/inst/outputColumn[0]} {system_i/Bic_top_0/inst/outputColumn[1]} {system_i/Bic_top_0/inst/outputColumn[2]} {system_i/Bic_top_0/inst/outputColumn[3]} {system_i/Bic_top_0/inst/outputColumn[4]} {system_i/Bic_top_0/inst/outputColumn[5]} {system_i/Bic_top_0/inst/outputColumn[6]} {system_i/Bic_top_0/inst/outputColumn[7]} {system_i/Bic_top_0/inst/outputColumn[8]} {system_i/Bic_top_0/inst/outputColumn[9]} {system_i/Bic_top_0/inst/outputColumn[10]} {system_i/Bic_top_0/inst/outputColumn[11]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list system_i/Bic_top_0/inst/advanceRead1 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe16]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list system_i/Bic_top_0/inst/advanceRead2 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe17]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list system_i/Bic_top_0/inst/advanceWrite ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe18]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list system_i/Bic_top_0/inst/allDataWritten ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe19]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list system_i/Bic_top_0/inst/discardInput ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe20]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list system_i/Bic_top_0/inst/enableNextDin ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe21]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list system_i/Bic_top_0/inst/forceRead ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe22]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list system_i/Bic_top_0/inst/i_vid_de ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe23]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list system_i/Bic_top_0/inst/i_vid_vs ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe24]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list system_i/Bic_top_0/inst/m_axis_tready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe25]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe25]
connect_debug_port u_ila_0/probe25 [get_nets [list system_i/Bic_top_0/inst/m_axis_tvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe26]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe26]
connect_debug_port u_ila_0/probe26 [get_nets [list system_i/Bic_top_0/inst/o_vid_fifo_read ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe27]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe27]
connect_debug_port u_ila_0/probe27 [get_nets [list system_i/Bic_top_0/inst/readState ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe28]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe28]
connect_debug_port u_ila_0/probe28 [get_nets [list system_i/Bic_top_0/inst/s_axis_tlast ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe29]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe29]
connect_debug_port u_ila_0/probe29 [get_nets [list system_i/Bic_top_0/inst/s_axis_tready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe30]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe30]
connect_debug_port u_ila_0/probe30 [get_nets [list system_i/Bic_top_0/inst/s_axis_tvalid ]]
save_constraints
close_design
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Tue Jan  7 22:20:13 2025] Launched impl_1...
Run output will be captured here: D:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.434 . Memory (MB): peak = 2837.500 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 778 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2837.500 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2837.500 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2837.500 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 206 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 192 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance 
  SRLC32E => SRL16E: 3 instances

open_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2858.742 ; gain = 21.242
open_report: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2925.949 ; gain = 54.938
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
write_hw_platform -fixed -include_bit -force -file D:/github_project/zyqn/zyqn/bmp_hdmi_test3/vitis/system_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: D:/github_project/zyqn/zyqn/bmp_hdmi_test3/vitis/system_wrapper.xsa ...
INFO: [Hsi 55-2053] elapsed time for repository (D:/Xilinx/Vivado/2020.2/data\embeddedsw) loading 2 seconds
INFO: [Vivado 12-12467] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: D:/github_project/zyqn/zyqn/bmp_hdmi_test3/vitis/system_wrapper.xsa
write_hw_platform: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 3215.078 ; gain = 181.988
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-05:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3223.750 ; gain = 8.672
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
open_hw_target: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 4603.078 ; gain = 1379.328
set_property PROGRAM.FILE {D:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.runs/impl_1/system_wrapper.bit} [get_hw_devices xc7z010_1]
set_property PROBES.FILE {D:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.runs/impl_1/system_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {D:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.runs/impl_1/system_wrapper.ltx} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Jan-07 22:38:35
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Jan-07 22:38:39
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {system_i/Bic_top_0/inst/forceRead} }
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {system_i/Bic_top_0/inst/writeRowCount} }
save_wave_config {D:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw_manager
close_design
update_module_reference system_Bic_top_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(((spirit:decode(id('MODELPARAM_VALUE.BUFFER_SIZE')) + 1) <= 2) ? 1 : (((spirit:decode(id('MODELPARAM_VALUE.BUFFER_SIZE')) + 1) <= 4) ? 2 : (((spirit:decode(id('MODELPARAM_VALUE.BUFFER_SIZE')) + 1) <= 8) ? 3 : (((spirit:decode(id('MODELPARAM_VALUE.BUFFER_SIZE')) + 1) <= 16) ? 4 : (((spirit:decode(id('MODELPARAM_VALUE.BUFFER_SIZE')) + 1) <= 32) ? 5 : (((spirit:decode(id('MODELPARAM_VALUE.BUFFER_SIZE')) + 1) <= 64) ? 6 : 7))))))" into user parameter "BUFFER_SIZE_WIDTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:decode(id('MODELPARAM_VALUE.SCALE_INT_BITS')) + spirit:decode(id('MODELPARAM_VALUE.SCALE_FRAC_BITS')))" into user parameter "SCALE_BITS".
WARNING: [IP_Flow 19-3157] Bus Interface 'rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'rst_n' is not *resetn - please double check the POLARITY setting.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/HDMI/sd_bmp_hdmi27/ip_repo'.
Upgrading 'D:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.srcs/sources_1/bd/system/system.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.runs/system_Bic_top_0_0_synth_1

INFO: [IP_Flow 19-1972] Upgraded system_Bic_top_0_0 from Bic_top_v1_0 1.0 to Bic_top_v1_0 1.0
Wrote  : <D:\github_project\zyqn\zyqn\bmp_hdmi_test3\bmp_hdmi_test3.srcs\sources_1\bd\system\system.bd> 
Wrote  : <D:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 10
INFO: [xilinx.com:ip:axi_vdma:6.3-16] /axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
INFO: [xilinx.com:ip:axi_dma:7.1-14] /axi_dma_0 
                    ##########################################################################################
                    Clocks connected to AXI DMA are not same. Configuring AXI DMA in ASYNC mode ..........
                    ##########################################################################################
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
Wrote  : <D:\github_project\zyqn\zyqn\bmp_hdmi_test3\bmp_hdmi_test3.srcs\sources_1\bd\system\system.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(2) - Only lower order bits will be connected.
VHDL Output written to : d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/synth/system.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(2) - Only lower order bits will be connected.
VHDL Output written to : d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/sim/system.v
VHDL Output written to : d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Bic_top_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_auto_us_1/system_auto_us_1_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s02_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_mmu .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s02_mmu .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/synth/system.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_auto_pc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_auto_pc_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_auto_us_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_auto_us_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_s01_mmu_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_s02_mmu_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 183cece18ce9e055; cache size = 28.235 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_1, cache-ID = 49a6968113a25fe4; cache size = 28.235 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_us_0, cache-ID = 359503c986512c72; cache size = 28.235 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_us_1, cache-ID = 04cc2569db263242; cache size = 28.235 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_s01_mmu_0, cache-ID = e684197dafd2a243; cache size = 28.235 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_s02_mmu_0, cache-ID = 3a5182b0897e9f63; cache size = 28.235 MB.
[Tue Jan  7 22:55:50 2025] Launched system_Bic_top_0_0_synth_1, synth_1...
Run output will be captured here:
system_Bic_top_0_0_synth_1: D:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.runs/system_Bic_top_0_0_synth_1/runme.log
synth_1: D:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.runs/synth_1/runme.log
[Tue Jan  7 22:55:50 2025] Launched impl_1...
Run output will be captured here: D:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:10 ; elapsed = 00:00:38 . Memory (MB): peak = 4688.320 ; gain = 0.000
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.449 . Memory (MB): peak = 4688.320 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 778 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4688.320 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4688.320 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 4688.320 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 206 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 192 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance 
  SRLC32E => SRL16E: 3 instances

open_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 4698.539 ; gain = 10.219
open_report: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 4871.109 ; gain = 172.570
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
write_hw_platform -fixed -include_bit -force -file D:/github_project/zyqn/zyqn/bmp_hdmi_test3/vitis/system_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: D:/github_project/zyqn/zyqn/bmp_hdmi_test3/vitis/system_wrapper.xsa ...
INFO: [Vivado 12-12467] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: D:/github_project/zyqn/zyqn/bmp_hdmi_test3/vitis/system_wrapper.xsa
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-05:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 5085.004 ; gain = 0.098
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
set_property PROGRAM.FILE {D:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.runs/impl_1/system_wrapper.bit} [get_hw_devices xc7z010_1]
set_property PROBES.FILE {D:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.runs/impl_1/system_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {D:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.runs/impl_1/system_wrapper.ltx} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Jan-07 23:22:21
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Jan-07 23:22:25
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {D:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw_manager
close_design
update_module_reference system_Bic_top_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(((spirit:decode(id('MODELPARAM_VALUE.BUFFER_SIZE')) + 1) <= 2) ? 1 : (((spirit:decode(id('MODELPARAM_VALUE.BUFFER_SIZE')) + 1) <= 4) ? 2 : (((spirit:decode(id('MODELPARAM_VALUE.BUFFER_SIZE')) + 1) <= 8) ? 3 : (((spirit:decode(id('MODELPARAM_VALUE.BUFFER_SIZE')) + 1) <= 16) ? 4 : (((spirit:decode(id('MODELPARAM_VALUE.BUFFER_SIZE')) + 1) <= 32) ? 5 : (((spirit:decode(id('MODELPARAM_VALUE.BUFFER_SIZE')) + 1) <= 64) ? 6 : 7))))))" into user parameter "BUFFER_SIZE_WIDTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:decode(id('MODELPARAM_VALUE.SCALE_INT_BITS')) + spirit:decode(id('MODELPARAM_VALUE.SCALE_FRAC_BITS')))" into user parameter "SCALE_BITS".
WARNING: [IP_Flow 19-3157] Bus Interface 'rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'rst_n' is not *resetn - please double check the POLARITY setting.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/HDMI/sd_bmp_hdmi27/ip_repo'.
Upgrading 'D:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.srcs/sources_1/bd/system/system.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.runs/system_Bic_top_0_0_synth_1

INFO: [IP_Flow 19-1972] Upgraded system_Bic_top_0_0 from Bic_top_v1_0 1.0 to Bic_top_v1_0 1.0
Wrote  : <D:\github_project\zyqn\zyqn\bmp_hdmi_test3\bmp_hdmi_test3.srcs\sources_1\bd\system\system.bd> 
Wrote  : <D:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.runs/synth_1

launch_runs synth_1 -jobs 10
INFO: [xilinx.com:ip:axi_vdma:6.3-16] /axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
INFO: [xilinx.com:ip:axi_dma:7.1-14] /axi_dma_0 
                    ##########################################################################################
                    Clocks connected to AXI DMA are not same. Configuring AXI DMA in ASYNC mode ..........
                    ##########################################################################################
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
Wrote  : <D:\github_project\zyqn\zyqn\bmp_hdmi_test3\bmp_hdmi_test3.srcs\sources_1\bd\system\system.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(2) - Only lower order bits will be connected.
VHDL Output written to : d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/synth/system.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(2) - Only lower order bits will be connected.
VHDL Output written to : d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/sim/system.v
VHDL Output written to : d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Bic_top_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_auto_us_1/system_auto_us_1_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s02_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_mmu .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s02_mmu .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/synth/system.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_auto_pc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_auto_pc_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_auto_us_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_auto_us_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_s01_mmu_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_s02_mmu_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 183cece18ce9e055; cache size = 28.235 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_1, cache-ID = 49a6968113a25fe4; cache size = 28.235 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_us_0, cache-ID = 359503c986512c72; cache size = 28.235 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_us_1, cache-ID = 04cc2569db263242; cache size = 28.235 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_s01_mmu_0, cache-ID = e684197dafd2a243; cache size = 28.235 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_s02_mmu_0, cache-ID = 3a5182b0897e9f63; cache size = 28.235 MB.
[Tue Jan  7 23:30:57 2025] Launched system_Bic_top_0_0_synth_1...
Run output will be captured here: D:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.runs/system_Bic_top_0_0_synth_1/runme.log
[Tue Jan  7 23:30:58 2025] Launched synth_1...
Run output will be captured here: D:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:11 ; elapsed = 00:00:35 . Memory (MB): peak = 5119.031 ; gain = 0.000
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint 'd:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_Bic_top_0_0/system_Bic_top_0_0.dcp' for cell 'system_i/Bic_top_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_DVI_Transmitter_0_0/system_DVI_Transmitter_0_0.dcp' for cell 'system_i/DVI_Transmitter_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_axi_dma_0_0/system_axi_dma_0_0.dcp' for cell 'system_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.dcp' for cell 'system_i/axi_vdma_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.dcp' for cell 'system_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.dcp' for cell 'system_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0.dcp' for cell 'system_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'd:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_rst_ps7_0_150M_0/system_rst_ps7_0_150M_0.dcp' for cell 'system_i/rst_ps7_0_150M'
INFO: [Project 1-454] Reading design checkpoint 'd:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_v_axi4s_vid_out_0_0/system_v_axi4s_vid_out_0_0.dcp' for cell 'system_i/v_axi4s_vid_out_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_v_tc_0_0/system_v_tc_0_0.dcp' for cell 'system_i/v_tc_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_s01_mmu_0/system_s01_mmu_0.dcp' for cell 'system_i/axi_mem_intercon/s01_mmu'
INFO: [Project 1-454] Reading design checkpoint 'd:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_s02_mmu_0/system_s02_mmu_0.dcp' for cell 'system_i/axi_mem_intercon/s02_mmu'
INFO: [Project 1-454] Reading design checkpoint 'd:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_xbar_1/system_xbar_1.dcp' for cell 'system_i/axi_mem_intercon/xbar'
INFO: [Project 1-454] Reading design checkpoint 'd:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp' for cell 'system_i/axi_mem_intercon/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'd:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0.dcp' for cell 'system_i/axi_mem_intercon/s01_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint 'd:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_auto_us_1/system_auto_us_1.dcp' for cell 'system_i/axi_mem_intercon/s02_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint 'd:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_xbar_0/system_xbar_0.dcp' for cell 'system_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'd:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1.dcp' for cell 'system_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.386 . Memory (MB): peak = 5119.031 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 442 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. system_i/clk_wiz_0/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc] for cell 'system_i/axi_vdma_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc:65]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc:69]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc:93]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc:101]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc:105]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc:109]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc:121]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc:129]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc:141]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc:145]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc:153]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc:157]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc:165]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc:169]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc:173]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc:177]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc:181]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc:185]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc:189]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc:197]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc:205]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc:213]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc:217]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc:221]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc:225]
Finished Parsing XDC File [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc] for cell 'system_i/axi_vdma_0/U0'
Parsing XDC File [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_board.xdc] for cell 'system_i/clk_wiz_0/inst'
Finished Parsing XDC File [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_board.xdc] for cell 'system_i/clk_wiz_0/inst'
Parsing XDC File [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc] for cell 'system_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc:57]
Finished Parsing XDC File [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc] for cell 'system_i/clk_wiz_0/inst'
Parsing XDC File [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
WARNING: [Vivado 12-2489] -input_jitter contains time 0.199980 which will be rounded to 0.200 to ensure it is an integer multiple of 1 picosecond [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc:24]
Finished Parsing XDC File [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Parsing XDC File [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0_board.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0_board.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Parsing XDC File [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Parsing XDC File [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_rst_ps7_0_150M_0/system_rst_ps7_0_150M_0_board.xdc] for cell 'system_i/rst_ps7_0_150M/U0'
Finished Parsing XDC File [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_rst_ps7_0_150M_0/system_rst_ps7_0_150M_0_board.xdc] for cell 'system_i/rst_ps7_0_150M/U0'
Parsing XDC File [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_rst_ps7_0_150M_0/system_rst_ps7_0_150M_0.xdc] for cell 'system_i/rst_ps7_0_150M/U0'
Finished Parsing XDC File [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_rst_ps7_0_150M_0/system_rst_ps7_0_150M_0.xdc] for cell 'system_i/rst_ps7_0_150M/U0'
Parsing XDC File [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_axi_dma_0_0/system_axi_dma_0_0.xdc] for cell 'system_i/axi_dma_0/U0'
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_axi_dma_0_0/system_axi_dma_0_0.xdc:61]
Finished Parsing XDC File [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_axi_dma_0_0/system_axi_dma_0_0.xdc] for cell 'system_i/axi_dma_0/U0'
Parsing XDC File [D:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.srcs/constrs_1/new/system_wrapper1.xdc]
WARNING: [Vivado 12-507] No nets matched 'system_i/Bic_top_0/inst/n_0_11'. [D:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.srcs/constrs_1/new/system_wrapper1.xdc:9]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [D:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.srcs/constrs_1/new/system_wrapper1.xdc:9]
WARNING: [Vivado 12-507] No nets matched 'system_i/Bic_top_0/inst/m_axis_tlast'. [D:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.srcs/constrs_1/new/system_wrapper1.xdc:15]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.srcs/constrs_1/new/system_wrapper1.xdc:15]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.srcs/constrs_1/new/system_wrapper1.xdc:16]
WARNING: [Vivado 12-507] No nets matched 'system_i/Bic_top_0/inst/i_vid_vs'. [D:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.srcs/constrs_1/new/system_wrapper1.xdc:127]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [D:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.srcs/constrs_1/new/system_wrapper1.xdc:127]
Finished Parsing XDC File [D:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.srcs/constrs_1/new/system_wrapper1.xdc]
Parsing XDC File [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0_clocks.xdc] for cell 'system_i/axi_vdma_0/U0'
Finished Parsing XDC File [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0_clocks.xdc] for cell 'system_i/axi_vdma_0/U0'
Parsing XDC File [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_v_axi4s_vid_out_0_0/system_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'system_i/v_axi4s_vid_out_0/inst'
Finished Parsing XDC File [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_v_axi4s_vid_out_0_0/system_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'system_i/v_axi4s_vid_out_0/inst'
Parsing XDC File [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_v_tc_0_0/system_v_tc_0_0_clocks.xdc] for cell 'system_i/v_tc_0/U0'
Finished Parsing XDC File [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_v_tc_0_0/system_v_tc_0_0_clocks.xdc] for cell 'system_i/v_tc_0/U0'
Parsing XDC File [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_axi_dma_0_0/system_axi_dma_0_0_clocks.xdc] for cell 'system_i/axi_dma_0/U0'
Finished Parsing XDC File [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_axi_dma_0_0/system_axi_dma_0_0_clocks.xdc] for cell 'system_i/axi_dma_0/U0'
Parsing XDC File [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0_clocks.xdc] for cell 'system_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Finished Parsing XDC File [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0_clocks.xdc] for cell 'system_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Parsing XDC File [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_auto_us_1/system_auto_us_1_clocks.xdc] for cell 'system_i/axi_mem_intercon/s02_couplers/auto_us/inst'
Finished Parsing XDC File [d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_auto_us_1/system_auto_us_1_clocks.xdc] for cell 'system_i/axi_mem_intercon/s02_couplers/auto_us/inst'
INFO: [Project 1-1715] 6 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 5119.031 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance 

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 5119.031 ; gain = 0.000
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 2048 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
connect_debug_port u_ila_0/clk [get_nets [list system_i/processing_system7_0/inst/FCLK_CLK1 ]]
set_property port_width 12 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {system_i/Bic_top_0/inst/writeRowCount[0]} {system_i/Bic_top_0/inst/writeRowCount[1]} {system_i/Bic_top_0/inst/writeRowCount[2]} {system_i/Bic_top_0/inst/writeRowCount[3]} {system_i/Bic_top_0/inst/writeRowCount[4]} {system_i/Bic_top_0/inst/writeRowCount[5]} {system_i/Bic_top_0/inst/writeRowCount[6]} {system_i/Bic_top_0/inst/writeRowCount[7]} {system_i/Bic_top_0/inst/writeRowCount[8]} {system_i/Bic_top_0/inst/writeRowCount[9]} {system_i/Bic_top_0/inst/writeRowCount[10]} {system_i/Bic_top_0/inst/writeRowCount[11]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {system_i/Bic_top_0/inst/fillCount[0]} {system_i/Bic_top_0/inst/fillCount[1]} {system_i/Bic_top_0/inst/fillCount[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {system_i/Bic_top_0/inst/readData00[0]} {system_i/Bic_top_0/inst/readData00[1]} {system_i/Bic_top_0/inst/readData00[2]} {system_i/Bic_top_0/inst/readData00[3]} {system_i/Bic_top_0/inst/readData00[4]} {system_i/Bic_top_0/inst/readData00[5]} {system_i/Bic_top_0/inst/readData00[6]} {system_i/Bic_top_0/inst/readData00[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 12 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {system_i/Bic_top_0/inst/yPixLowNext[0]} {system_i/Bic_top_0/inst/yPixLowNext[1]} {system_i/Bic_top_0/inst/yPixLowNext[2]} {system_i/Bic_top_0/inst/yPixLowNext[3]} {system_i/Bic_top_0/inst/yPixLowNext[4]} {system_i/Bic_top_0/inst/yPixLowNext[5]} {system_i/Bic_top_0/inst/yPixLowNext[6]} {system_i/Bic_top_0/inst/yPixLowNext[7]} {system_i/Bic_top_0/inst/yPixLowNext[8]} {system_i/Bic_top_0/inst/yPixLowNext[9]} {system_i/Bic_top_0/inst/yPixLowNext[10]} {system_i/Bic_top_0/inst/yPixLowNext[11]} ]]
create_debug_port u_ila_0 probe
set_property port_width 12 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {system_i/Bic_top_0/inst/xPixLow[0]} {system_i/Bic_top_0/inst/xPixLow[1]} {system_i/Bic_top_0/inst/xPixLow[2]} {system_i/Bic_top_0/inst/xPixLow[3]} {system_i/Bic_top_0/inst/xPixLow[4]} {system_i/Bic_top_0/inst/xPixLow[5]} {system_i/Bic_top_0/inst/xPixLow[6]} {system_i/Bic_top_0/inst/xPixLow[7]} {system_i/Bic_top_0/inst/xPixLow[8]} {system_i/Bic_top_0/inst/xPixLow[9]} {system_i/Bic_top_0/inst/xPixLow[10]} {system_i/Bic_top_0/inst/xPixLow[11]} ]]
create_debug_port u_ila_0 probe
set_property port_width 12 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {system_i/Bic_top_0/inst/yPixLow[0]} {system_i/Bic_top_0/inst/yPixLow[1]} {system_i/Bic_top_0/inst/yPixLow[2]} {system_i/Bic_top_0/inst/yPixLow[3]} {system_i/Bic_top_0/inst/yPixLow[4]} {system_i/Bic_top_0/inst/yPixLow[5]} {system_i/Bic_top_0/inst/yPixLow[6]} {system_i/Bic_top_0/inst/yPixLow[7]} {system_i/Bic_top_0/inst/yPixLow[8]} {system_i/Bic_top_0/inst/yPixLow[9]} {system_i/Bic_top_0/inst/yPixLow[10]} {system_i/Bic_top_0/inst/yPixLow[11]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {system_i/Bic_top_0/inst/readData11[0]} {system_i/Bic_top_0/inst/readData11[1]} {system_i/Bic_top_0/inst/readData11[2]} {system_i/Bic_top_0/inst/readData11[3]} {system_i/Bic_top_0/inst/readData11[4]} {system_i/Bic_top_0/inst/readData11[5]} {system_i/Bic_top_0/inst/readData11[6]} {system_i/Bic_top_0/inst/readData11[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {system_i/Bic_top_0/inst/readData10[0]} {system_i/Bic_top_0/inst/readData10[1]} {system_i/Bic_top_0/inst/readData10[2]} {system_i/Bic_top_0/inst/readData10[3]} {system_i/Bic_top_0/inst/readData10[4]} {system_i/Bic_top_0/inst/readData10[5]} {system_i/Bic_top_0/inst/readData10[6]} {system_i/Bic_top_0/inst/readData10[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 12 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {system_i/Bic_top_0/inst/writeColCount[0]} {system_i/Bic_top_0/inst/writeColCount[1]} {system_i/Bic_top_0/inst/writeColCount[2]} {system_i/Bic_top_0/inst/writeColCount[3]} {system_i/Bic_top_0/inst/writeColCount[4]} {system_i/Bic_top_0/inst/writeColCount[5]} {system_i/Bic_top_0/inst/writeColCount[6]} {system_i/Bic_top_0/inst/writeColCount[7]} {system_i/Bic_top_0/inst/writeColCount[8]} {system_i/Bic_top_0/inst/writeColCount[9]} {system_i/Bic_top_0/inst/writeColCount[10]} {system_i/Bic_top_0/inst/writeColCount[11]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {system_i/Bic_top_0/inst/readData01[0]} {system_i/Bic_top_0/inst/readData01[1]} {system_i/Bic_top_0/inst/readData01[2]} {system_i/Bic_top_0/inst/readData01[3]} {system_i/Bic_top_0/inst/readData01[4]} {system_i/Bic_top_0/inst/readData01[5]} {system_i/Bic_top_0/inst/readData01[6]} {system_i/Bic_top_0/inst/readData01[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {system_i/Bic_top_0/inst/s_axis_tdata[0]} {system_i/Bic_top_0/inst/s_axis_tdata[1]} {system_i/Bic_top_0/inst/s_axis_tdata[2]} {system_i/Bic_top_0/inst/s_axis_tdata[3]} {system_i/Bic_top_0/inst/s_axis_tdata[4]} {system_i/Bic_top_0/inst/s_axis_tdata[5]} {system_i/Bic_top_0/inst/s_axis_tdata[6]} {system_i/Bic_top_0/inst/s_axis_tdata[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {system_i/Bic_top_0/inst/writeState[0]} {system_i/Bic_top_0/inst/writeState[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 12 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {system_i/Bic_top_0/inst/outputColumn[0]} {system_i/Bic_top_0/inst/outputColumn[1]} {system_i/Bic_top_0/inst/outputColumn[2]} {system_i/Bic_top_0/inst/outputColumn[3]} {system_i/Bic_top_0/inst/outputColumn[4]} {system_i/Bic_top_0/inst/outputColumn[5]} {system_i/Bic_top_0/inst/outputColumn[6]} {system_i/Bic_top_0/inst/outputColumn[7]} {system_i/Bic_top_0/inst/outputColumn[8]} {system_i/Bic_top_0/inst/outputColumn[9]} {system_i/Bic_top_0/inst/outputColumn[10]} {system_i/Bic_top_0/inst/outputColumn[11]} ]]
create_debug_port u_ila_0 probe
set_property port_width 12 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {system_i/Bic_top_0/inst/writeNextValidLine[0]} {system_i/Bic_top_0/inst/writeNextValidLine[1]} {system_i/Bic_top_0/inst/writeNextValidLine[2]} {system_i/Bic_top_0/inst/writeNextValidLine[3]} {system_i/Bic_top_0/inst/writeNextValidLine[4]} {system_i/Bic_top_0/inst/writeNextValidLine[5]} {system_i/Bic_top_0/inst/writeNextValidLine[6]} {system_i/Bic_top_0/inst/writeNextValidLine[7]} {system_i/Bic_top_0/inst/writeNextValidLine[8]} {system_i/Bic_top_0/inst/writeNextValidLine[9]} {system_i/Bic_top_0/inst/writeNextValidLine[10]} {system_i/Bic_top_0/inst/writeNextValidLine[11]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list {system_i/Bic_top_0/inst/m_axis_tdata[0]} {system_i/Bic_top_0/inst/m_axis_tdata[1]} {system_i/Bic_top_0/inst/m_axis_tdata[2]} {system_i/Bic_top_0/inst/m_axis_tdata[3]} {system_i/Bic_top_0/inst/m_axis_tdata[4]} {system_i/Bic_top_0/inst/m_axis_tdata[5]} {system_i/Bic_top_0/inst/m_axis_tdata[6]} {system_i/Bic_top_0/inst/m_axis_tdata[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list system_i/Bic_top_0/inst/advanceRead1 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe16]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list system_i/Bic_top_0/inst/advanceRead2 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe17]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list system_i/Bic_top_0/inst/advanceWrite ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe18]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list system_i/Bic_top_0/inst/allDataWritten ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe19]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list system_i/Bic_top_0/inst/discardInput ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe20]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list system_i/Bic_top_0/inst/enableNextDin ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe21]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list system_i/Bic_top_0/inst/forceRead ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe22]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list system_i/Bic_top_0/inst/i_vid_de ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe23]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list system_i/Bic_top_0/inst/i_vout_read ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe24]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list system_i/Bic_top_0/inst/m_axis_tready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe25]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe25]
connect_debug_port u_ila_0/probe25 [get_nets [list system_i/Bic_top_0/inst/m_axis_tvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe26]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe26]
connect_debug_port u_ila_0/probe26 [get_nets [list system_i/Bic_top_0/inst/o_vid_fifo_read ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe27]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe27]
connect_debug_port u_ila_0/probe27 [get_nets [list system_i/Bic_top_0/inst/readState ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe28]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe28]
connect_debug_port u_ila_0/probe28 [get_nets [list system_i/Bic_top_0/inst/s_axis_tlast ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe29]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe29]
connect_debug_port u_ila_0/probe29 [get_nets [list system_i/Bic_top_0/inst/s_axis_tready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe30]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe30]
connect_debug_port u_ila_0/probe30 [get_nets [list system_i/Bic_top_0/inst/s_axis_tvalid ]]
save_constraints
close_design
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Tue Jan  7 23:34:11 2025] Launched impl_1...
Run output will be captured here: D:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.448 . Memory (MB): peak = 5119.031 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 793 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 5119.031 ; gain = 0.000
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 5119.031 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 5119.031 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 206 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 192 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance 
  SRLC32E => SRL16E: 3 instances

open_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 5124.379 ; gain = 5.348
open_report: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 5124.379 ; gain = 0.000
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
write_hw_platform -fixed -include_bit -force -file D:/github_project/zyqn/zyqn/bmp_hdmi_test3/vitis/system_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: D:/github_project/zyqn/zyqn/bmp_hdmi_test3/vitis/system_wrapper.xsa ...
INFO: [Vivado 12-12467] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: D:/github_project/zyqn/zyqn/bmp_hdmi_test3/vitis/system_wrapper.xsa
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-05:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 5396.422 ; gain = 0.074
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
set_property PROGRAM.FILE {D:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.runs/impl_1/system_wrapper.bit} [get_hw_devices xc7z010_1]
set_property PROBES.FILE {D:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.runs/impl_1/system_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {D:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.runs/impl_1/system_wrapper.ltx} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]]
WARNING: Simulation object system_i/Bic_top_0/inst/i_vid_vs was not found in the design.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Jan-07 23:41:28
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Jan-07 23:41:33
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {system_i/Bic_top_0/inst/xPixLow} }
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {system_i/Bic_top_0/inst/yPixLow} }
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {system_i/Bic_top_0/inst/yPixLowNext} }
set_property TRIGGER_COMPARE_VALUE eq8'hXX [get_hw_probes system_i/Bic_top_0/inst/s_axis_tdata -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq12'u0 [get_hw_probes system_i/Bic_top_0/inst/outputColumn -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq12'b0000_0000_0000 [get_hw_probes system_i/Bic_top_0/inst/outputColumn -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq12'u0 [get_hw_probes system_i/Bic_top_0/inst/outputColumn -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq12'u100 [get_hw_probes system_i/Bic_top_0/inst/outputColumn -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Jan-07 23:46:31
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Jan-07 23:46:35
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210512180081
close_hw_manager
close_design
update_module_reference system_Bic_top_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(((spirit:decode(id('MODELPARAM_VALUE.BUFFER_SIZE')) + 1) <= 2) ? 1 : (((spirit:decode(id('MODELPARAM_VALUE.BUFFER_SIZE')) + 1) <= 4) ? 2 : (((spirit:decode(id('MODELPARAM_VALUE.BUFFER_SIZE')) + 1) <= 8) ? 3 : (((spirit:decode(id('MODELPARAM_VALUE.BUFFER_SIZE')) + 1) <= 16) ? 4 : (((spirit:decode(id('MODELPARAM_VALUE.BUFFER_SIZE')) + 1) <= 32) ? 5 : (((spirit:decode(id('MODELPARAM_VALUE.BUFFER_SIZE')) + 1) <= 64) ? 6 : 7))))))" into user parameter "BUFFER_SIZE_WIDTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:decode(id('MODELPARAM_VALUE.SCALE_INT_BITS')) + spirit:decode(id('MODELPARAM_VALUE.SCALE_FRAC_BITS')))" into user parameter "SCALE_BITS".
WARNING: [IP_Flow 19-3157] Bus Interface 'rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'rst_n' is not *resetn - please double check the POLARITY setting.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/HDMI/sd_bmp_hdmi27/ip_repo'.
Upgrading 'D:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.srcs/sources_1/bd/system/system.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.runs/system_Bic_top_0_0_synth_1

INFO: [IP_Flow 19-1972] Upgraded system_Bic_top_0_0 from Bic_top_v1_0 1.0 to Bic_top_v1_0 1.0
Wrote  : <D:\github_project\zyqn\zyqn\bmp_hdmi_test3\bmp_hdmi_test3.srcs\sources_1\bd\system\system.bd> 
Wrote  : <D:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
update_module_reference: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 5430.668 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 10
INFO: [xilinx.com:ip:axi_vdma:6.3-16] /axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
INFO: [xilinx.com:ip:axi_dma:7.1-14] /axi_dma_0 
                    ##########################################################################################
                    Clocks connected to AXI DMA are not same. Configuring AXI DMA in ASYNC mode ..........
                    ##########################################################################################
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
Wrote  : <D:\github_project\zyqn\zyqn\bmp_hdmi_test3\bmp_hdmi_test3.srcs\sources_1\bd\system\system.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(2) - Only lower order bits will be connected.
VHDL Output written to : d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/synth/system.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(2) - Only lower order bits will be connected.
VHDL Output written to : d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/sim/system.v
VHDL Output written to : d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Bic_top_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_auto_us_1/system_auto_us_1_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s02_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_mmu .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s02_mmu .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/synth/system.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_auto_pc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_auto_pc_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_auto_us_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_auto_us_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_s01_mmu_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_s02_mmu_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 183cece18ce9e055; cache size = 39.370 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_1, cache-ID = 49a6968113a25fe4; cache size = 39.370 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_us_0, cache-ID = 359503c986512c72; cache size = 39.370 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_us_1, cache-ID = 04cc2569db263242; cache size = 39.370 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_s01_mmu_0, cache-ID = e684197dafd2a243; cache size = 39.370 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_s02_mmu_0, cache-ID = 3a5182b0897e9f63; cache size = 39.370 MB.
[Tue Jan  7 23:48:21 2025] Launched system_Bic_top_0_0_synth_1, synth_1...
Run output will be captured here:
system_Bic_top_0_0_synth_1: D:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.runs/system_Bic_top_0_0_synth_1/runme.log
synth_1: D:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.runs/synth_1/runme.log
[Tue Jan  7 23:48:21 2025] Launched impl_1...
Run output will be captured here: D:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:11 ; elapsed = 00:00:38 . Memory (MB): peak = 5430.668 ; gain = 0.000
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.450 . Memory (MB): peak = 5430.668 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 793 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 5430.668 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 5430.668 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 5430.668 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 206 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 192 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance 
  SRLC32E => SRL16E: 3 instances

open_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 5430.668 ; gain = 0.000
open_report: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 5430.668 ; gain = 0.000
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
write_hw_platform -fixed -include_bit -force -file D:/github_project/zyqn/zyqn/bmp_hdmi_test3/vitis/system_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: D:/github_project/zyqn/zyqn/bmp_hdmi_test3/vitis/system_wrapper.xsa ...
INFO: [Vivado 12-12467] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: D:/github_project/zyqn/zyqn/bmp_hdmi_test3/vitis/system_wrapper.xsa
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-05:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 5430.668 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
set_property PROGRAM.FILE {D:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.runs/impl_1/system_wrapper.bit} [get_hw_devices xc7z010_1]
set_property PROBES.FILE {D:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.runs/impl_1/system_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {D:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.runs/impl_1/system_wrapper.ltx} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Jan-07 23:57:18
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Jan-07 23:57:25
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {system_i/Bic_top_0/inst/readData00} }
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {system_i/Bic_top_0/inst/readData01} }
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {system_i/Bic_top_0/inst/readData11} }
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {system_i/Bic_top_0/inst/readData10} }
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210512180081
close_hw_manager
close_design
update_module_reference system_Bic_top_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(((spirit:decode(id('MODELPARAM_VALUE.BUFFER_SIZE')) + 1) <= 2) ? 1 : (((spirit:decode(id('MODELPARAM_VALUE.BUFFER_SIZE')) + 1) <= 4) ? 2 : (((spirit:decode(id('MODELPARAM_VALUE.BUFFER_SIZE')) + 1) <= 8) ? 3 : (((spirit:decode(id('MODELPARAM_VALUE.BUFFER_SIZE')) + 1) <= 16) ? 4 : (((spirit:decode(id('MODELPARAM_VALUE.BUFFER_SIZE')) + 1) <= 32) ? 5 : (((spirit:decode(id('MODELPARAM_VALUE.BUFFER_SIZE')) + 1) <= 64) ? 6 : 7))))))" into user parameter "BUFFER_SIZE_WIDTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:decode(id('MODELPARAM_VALUE.SCALE_INT_BITS')) + spirit:decode(id('MODELPARAM_VALUE.SCALE_FRAC_BITS')))" into user parameter "SCALE_BITS".
WARNING: [IP_Flow 19-3157] Bus Interface 'rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'rst_n' is not *resetn - please double check the POLARITY setting.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/HDMI/sd_bmp_hdmi27/ip_repo'.
Upgrading 'D:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.srcs/sources_1/bd/system/system.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.runs/system_Bic_top_0_0_synth_1

INFO: [IP_Flow 19-1972] Upgraded system_Bic_top_0_0 from Bic_top_v1_0 1.0 to Bic_top_v1_0 1.0
Wrote  : <D:\github_project\zyqn\zyqn\bmp_hdmi_test3\bmp_hdmi_test3.srcs\sources_1\bd\system\system.bd> 
Wrote  : <D:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 10
INFO: [xilinx.com:ip:axi_vdma:6.3-16] /axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
INFO: [xilinx.com:ip:axi_dma:7.1-14] /axi_dma_0 
                    ##########################################################################################
                    Clocks connected to AXI DMA are not same. Configuring AXI DMA in ASYNC mode ..........
                    ##########################################################################################
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
Wrote  : <D:\github_project\zyqn\zyqn\bmp_hdmi_test3\bmp_hdmi_test3.srcs\sources_1\bd\system\system.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(2) - Only lower order bits will be connected.
VHDL Output written to : d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/synth/system.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(2) - Only lower order bits will be connected.
VHDL Output written to : d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/sim/system.v
VHDL Output written to : d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Bic_top_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_auto_us_1/system_auto_us_1_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s02_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_mmu .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s02_mmu .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/synth/system.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_auto_pc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_auto_pc_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_auto_us_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_auto_us_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_s01_mmu_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_s02_mmu_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 183cece18ce9e055; cache size = 39.370 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_1, cache-ID = 49a6968113a25fe4; cache size = 39.370 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_us_0, cache-ID = 359503c986512c72; cache size = 39.370 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_us_1, cache-ID = 04cc2569db263242; cache size = 39.370 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_s01_mmu_0, cache-ID = e684197dafd2a243; cache size = 39.370 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_s02_mmu_0, cache-ID = 3a5182b0897e9f63; cache size = 39.370 MB.
[Wed Jan  8 00:08:44 2025] Launched system_Bic_top_0_0_synth_1, synth_1...
Run output will be captured here:
system_Bic_top_0_0_synth_1: D:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.runs/system_Bic_top_0_0_synth_1/runme.log
synth_1: D:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.runs/synth_1/runme.log
[Wed Jan  8 00:08:44 2025] Launched impl_1...
Run output will be captured here: D:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:11 ; elapsed = 00:00:38 . Memory (MB): peak = 5433.203 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.runs/synth_1

update_module_reference system_Bic_top_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(((spirit:decode(id('MODELPARAM_VALUE.BUFFER_SIZE')) + 1) <= 2) ? 1 : (((spirit:decode(id('MODELPARAM_VALUE.BUFFER_SIZE')) + 1) <= 4) ? 2 : (((spirit:decode(id('MODELPARAM_VALUE.BUFFER_SIZE')) + 1) <= 8) ? 3 : (((spirit:decode(id('MODELPARAM_VALUE.BUFFER_SIZE')) + 1) <= 16) ? 4 : (((spirit:decode(id('MODELPARAM_VALUE.BUFFER_SIZE')) + 1) <= 32) ? 5 : (((spirit:decode(id('MODELPARAM_VALUE.BUFFER_SIZE')) + 1) <= 64) ? 6 : 7))))))" into user parameter "BUFFER_SIZE_WIDTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:decode(id('MODELPARAM_VALUE.SCALE_INT_BITS')) + spirit:decode(id('MODELPARAM_VALUE.SCALE_FRAC_BITS')))" into user parameter "SCALE_BITS".
WARNING: [IP_Flow 19-3157] Bus Interface 'rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'rst_n' is not *resetn - please double check the POLARITY setting.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/HDMI/sd_bmp_hdmi27/ip_repo'.
Upgrading 'D:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.srcs/sources_1/bd/system/system.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.runs/system_Bic_top_0_0_synth_1

INFO: [IP_Flow 19-1972] Upgraded system_Bic_top_0_0 from Bic_top_v1_0 1.0 to Bic_top_v1_0 1.0
Wrote  : <D:\github_project\zyqn\zyqn\bmp_hdmi_test3\bmp_hdmi_test3.srcs\sources_1\bd\system\system.bd> 
Wrote  : <D:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
launch_runs impl_1 -to_step write_bitstream -jobs 10
INFO: [xilinx.com:ip:axi_vdma:6.3-16] /axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
INFO: [xilinx.com:ip:axi_dma:7.1-14] /axi_dma_0 
                    ##########################################################################################
                    Clocks connected to AXI DMA are not same. Configuring AXI DMA in ASYNC mode ..........
                    ##########################################################################################
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
Wrote  : <D:\github_project\zyqn\zyqn\bmp_hdmi_test3\bmp_hdmi_test3.srcs\sources_1\bd\system\system.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(2) - Only lower order bits will be connected.
VHDL Output written to : d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/synth/system.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(2) - Only lower order bits will be connected.
VHDL Output written to : d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/sim/system.v
VHDL Output written to : d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Bic_top_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_auto_us_1/system_auto_us_1_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s02_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_mmu .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s02_mmu .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File d:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.gen/sources_1/bd/system/synth/system.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_auto_pc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_auto_pc_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_auto_us_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_auto_us_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_s01_mmu_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_s02_mmu_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 183cece18ce9e055; cache size = 39.370 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_1, cache-ID = 49a6968113a25fe4; cache size = 39.370 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_us_0, cache-ID = 359503c986512c72; cache size = 39.370 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_us_1, cache-ID = 04cc2569db263242; cache size = 39.370 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_s01_mmu_0, cache-ID = e684197dafd2a243; cache size = 39.370 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_s02_mmu_0, cache-ID = 3a5182b0897e9f63; cache size = 39.370 MB.
[Wed Jan  8 00:11:21 2025] Launched system_Bic_top_0_0_synth_1, synth_1...
Run output will be captured here:
system_Bic_top_0_0_synth_1: D:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.runs/system_Bic_top_0_0_synth_1/runme.log
synth_1: D:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.runs/synth_1/runme.log
[Wed Jan  8 00:11:21 2025] Launched impl_1...
Run output will be captured here: D:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:11 ; elapsed = 00:00:40 . Memory (MB): peak = 5433.203 ; gain = 0.000
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.452 . Memory (MB): peak = 5433.203 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 796 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 5433.203 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 5433.203 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 5433.203 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 206 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 192 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance 
  SRLC32E => SRL16E: 3 instances

open_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 5433.203 ; gain = 0.000
open_report: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 5433.203 ; gain = 0.000
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
write_hw_platform -fixed -include_bit -force -file D:/github_project/zyqn/zyqn/bmp_hdmi_test3/vitis/system_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: D:/github_project/zyqn/zyqn/bmp_hdmi_test3/vitis/system_wrapper.xsa ...
INFO: [Vivado 12-12467] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: D:/github_project/zyqn/zyqn/bmp_hdmi_test3/vitis/system_wrapper.xsa
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-05:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 5446.941 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
set_property PROGRAM.FILE {D:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.runs/impl_1/system_wrapper.bit} [get_hw_devices xc7z010_1]
set_property PROBES.FILE {D:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.runs/impl_1/system_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {D:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.runs/impl_1/system_wrapper.ltx} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Jan-08 00:19:24
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Jan-08 00:19:29
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {D:/github_project/zyqn/zyqn/bmp_hdmi_test3/bmp_hdmi_test3.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw_manager
