Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o D:/XIMENA/Escritorio/arqui/Procesador - copia/proc_mono/proc_mono_isim_beh.exe -prj D:/XIMENA/Escritorio/arqui/Procesador - copia/proc_mono/proc_mono_beh.prj work.proc_mono 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "D:/XIMENA/Escritorio/arqui/Procesador - copia/proc_mono/../registro/registro/registro.vhd" into library work
Parsing VHDL file "D:/XIMENA/Escritorio/arqui/Procesador - copia/proc_mono/../mux_32_1/mux_32_1/mux_32_1.vhd" into library work
Parsing VHDL file "D:/XIMENA/Escritorio/arqui/Procesador - copia/proc_mono/../deco_5_32/deco_5_32/deco_5_32.vhd" into library work
Parsing VHDL file "D:/XIMENA/Escritorio/arqui/Procesador - copia/proc_mono/../SRAM/SRAM.vhd" into library work
Parsing VHDL file "D:/XIMENA/Escritorio/arqui/Procesador - copia/proc_mono/../ROM/ROM/ROM.vhd" into library work
Parsing VHDL file "D:/XIMENA/Escritorio/arqui/Procesador - copia/proc_mono/../Registro de estado/s_reg/s_reg.vhd" into library work
Parsing VHDL file "D:/XIMENA/Escritorio/arqui/Procesador - copia/proc_mono/../program conter/program_conter/program_conter.vhd" into library work
Parsing VHDL file "D:/XIMENA/Escritorio/arqui/Procesador - copia/proc_mono/../ext_sig_r/ext_sig_r.vhd" into library work
Parsing VHDL file "D:/XIMENA/Escritorio/arqui/Procesador - copia/proc_mono/../ext_sig_br/ext_sig_br.vhd" into library work
Parsing VHDL file "D:/XIMENA/Escritorio/arqui/Procesador - copia/proc_mono/../decodificacion de instruccion/dec_instruc/dec_instruc.vhd" into library work
Parsing VHDL file "D:/XIMENA/Escritorio/arqui/Procesador - copia/proc_mono/../archivo_r/archivo_r.vhd" into library work
Parsing VHDL file "D:/XIMENA/Escritorio/arqui/Procesador - copia/proc_mono/../apuntador de pila/stack_p/stack_p.vhd" into library work
Parsing VHDL file "D:/XIMENA/Escritorio/arqui/Procesador - copia/proc_mono/../alu/alu.vhd" into library work
Parsing VHDL file "D:/XIMENA/Escritorio/arqui/Procesador - copia/proc_mono/proc_mono.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity dec_instruc [dec_instruc_default]
Compiling architecture behavioral of entity program_conter [program_conter_default]
Compiling architecture behavioral of entity ROM [rom_default]
Compiling architecture behavioral of entity deco_5_32 [deco_5_32_default]
Compiling architecture behavioral of entity registro [registro_default]
Compiling architecture behavioral of entity mux_32_1 [mux_32_1_default]
Compiling architecture behavioral of entity archivo_r [archivo_r_default]
Compiling architecture behavioral of entity alu [alu_default]
Compiling architecture behavioral of entity ext_sig_br [ext_sig_br_default]
Compiling architecture behavioral of entity ext_sig_r [ext_sig_r_default]
Compiling architecture behavioral of entity s_reg [s_reg_default]
Compiling architecture behavioral of entity SRAM [sram_default]
Compiling architecture behavioral of entity stack_p [stack_p_default]
Compiling architecture behavioral of entity proc_mono
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
Compiled 31 VHDL Units
Built simulation executable D:/XIMENA/Escritorio/arqui/Procesador - copia/proc_mono/proc_mono_isim_beh.exe
Fuse Memory Usage: 35572 KB
Fuse CPU Usage: 827 ms
