#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Wed Sep 15 21:51:28 2021
# Process ID: 251457
# Current directory: /home/user/zynq_interrupts/zynq_interrupts.runs/impl_1
# Command line: vivado -log zynq_interrupt_system_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source zynq_interrupt_system_wrapper.tcl -notrace
# Log file: /home/user/zynq_interrupts/zynq_interrupts.runs/impl_1/zynq_interrupt_system_wrapper.vdi
# Journal file: /home/user/zynq_interrupts/zynq_interrupts.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source zynq_interrupt_system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/software/Xilinx/Vivado/2021.1/data/ip'.
Command: link_design -top zynq_interrupt_system_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/user/zynq_interrupts/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_axi_gpio_0_0/zynq_interrupt_system_axi_gpio_0_0.dcp' for cell 'zynq_interrupt_system_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/user/zynq_interrupts/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_axi_gpio_1_0/zynq_interrupt_system_axi_gpio_1_0.dcp' for cell 'zynq_interrupt_system_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint '/home/user/zynq_interrupts/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_processing_system7_0_0/zynq_interrupt_system_processing_system7_0_0.dcp' for cell 'zynq_interrupt_system_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/user/zynq_interrupts/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_rst_ps7_0_100M_0/zynq_interrupt_system_rst_ps7_0_100M_0.dcp' for cell 'zynq_interrupt_system_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/user/zynq_interrupts/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_xbar_0/zynq_interrupt_system_xbar_0.dcp' for cell 'zynq_interrupt_system_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/user/zynq_interrupts/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_auto_pc_0/zynq_interrupt_system_auto_pc_0.dcp' for cell 'zynq_interrupt_system_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2522.906 ; gain = 0.000 ; free physical = 5240 ; free virtual = 21123
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/user/zynq_interrupts/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_processing_system7_0_0/zynq_interrupt_system_processing_system7_0_0.xdc] for cell 'zynq_interrupt_system_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/user/zynq_interrupts/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_processing_system7_0_0/zynq_interrupt_system_processing_system7_0_0.xdc] for cell 'zynq_interrupt_system_i/processing_system7_0/inst'
Parsing XDC File [/home/user/zynq_interrupts/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_axi_gpio_0_0/zynq_interrupt_system_axi_gpio_0_0_board.xdc] for cell 'zynq_interrupt_system_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/user/zynq_interrupts/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_axi_gpio_0_0/zynq_interrupt_system_axi_gpio_0_0_board.xdc] for cell 'zynq_interrupt_system_i/axi_gpio_0/U0'
Parsing XDC File [/home/user/zynq_interrupts/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_axi_gpio_0_0/zynq_interrupt_system_axi_gpio_0_0.xdc] for cell 'zynq_interrupt_system_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/user/zynq_interrupts/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_axi_gpio_0_0/zynq_interrupt_system_axi_gpio_0_0.xdc] for cell 'zynq_interrupt_system_i/axi_gpio_0/U0'
Parsing XDC File [/home/user/zynq_interrupts/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_axi_gpio_1_0/zynq_interrupt_system_axi_gpio_1_0_board.xdc] for cell 'zynq_interrupt_system_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/user/zynq_interrupts/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_axi_gpio_1_0/zynq_interrupt_system_axi_gpio_1_0_board.xdc] for cell 'zynq_interrupt_system_i/axi_gpio_1/U0'
Parsing XDC File [/home/user/zynq_interrupts/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_axi_gpio_1_0/zynq_interrupt_system_axi_gpio_1_0.xdc] for cell 'zynq_interrupt_system_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/user/zynq_interrupts/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_axi_gpio_1_0/zynq_interrupt_system_axi_gpio_1_0.xdc] for cell 'zynq_interrupt_system_i/axi_gpio_1/U0'
Parsing XDC File [/home/user/zynq_interrupts/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_rst_ps7_0_100M_0/zynq_interrupt_system_rst_ps7_0_100M_0_board.xdc] for cell 'zynq_interrupt_system_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/user/zynq_interrupts/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_rst_ps7_0_100M_0/zynq_interrupt_system_rst_ps7_0_100M_0_board.xdc] for cell 'zynq_interrupt_system_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/user/zynq_interrupts/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_rst_ps7_0_100M_0/zynq_interrupt_system_rst_ps7_0_100M_0.xdc] for cell 'zynq_interrupt_system_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/user/zynq_interrupts/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_rst_ps7_0_100M_0/zynq_interrupt_system_rst_ps7_0_100M_0.xdc] for cell 'zynq_interrupt_system_i/rst_ps7_0_100M/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2706.875 ; gain = 0.000 ; free physical = 5145 ; free virtual = 21015
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances

16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2706.875 ; gain = 184.090 ; free physical = 5145 ; free virtual = 21015
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2706.875 ; gain = 0.000 ; free physical = 5136 ; free virtual = 21006

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 11b29d115

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2706.875 ; gain = 0.000 ; free physical = 4755 ; free virtual = 20640

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1146cd3f9

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2837.594 ; gain = 0.000 ; free physical = 4578 ; free virtual = 20465
INFO: [Opt 31-389] Phase Retarget created 6 cells and removed 42 cells
INFO: [Opt 31-1021] In phase Retarget, 8 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1146cd3f9

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2837.594 ; gain = 0.000 ; free physical = 4578 ; free virtual = 20465
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 108b03c6a

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2837.594 ; gain = 0.000 ; free physical = 4578 ; free virtual = 20465
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 88 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 108b03c6a

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2837.594 ; gain = 0.000 ; free physical = 4577 ; free virtual = 20464
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 108b03c6a

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2837.594 ; gain = 0.000 ; free physical = 4577 ; free virtual = 20464
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 108b03c6a

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2837.594 ; gain = 0.000 ; free physical = 4577 ; free virtual = 20464
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               6  |              42  |                                              8  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |              88  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00 . Memory (MB): peak = 2837.594 ; gain = 0.000 ; free physical = 4577 ; free virtual = 20464
Ending Logic Optimization Task | Checksum: 10d475ee7

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2837.594 ; gain = 0.000 ; free physical = 4577 ; free virtual = 20464

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 10d475ee7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2837.594 ; gain = 0.000 ; free physical = 4576 ; free virtual = 20463

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 10d475ee7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2837.594 ; gain = 0.000 ; free physical = 4576 ; free virtual = 20463

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2837.594 ; gain = 0.000 ; free physical = 4576 ; free virtual = 20463
Ending Netlist Obfuscation Task | Checksum: 10d475ee7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2837.594 ; gain = 0.000 ; free physical = 4576 ; free virtual = 20463
INFO: [Common 17-83] Releasing license: Implementation
34 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2837.594 ; gain = 130.719 ; free physical = 4576 ; free virtual = 20463
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2877.613 ; gain = 0.000 ; free physical = 4568 ; free virtual = 20455
INFO: [Common 17-1381] The checkpoint '/home/user/zynq_interrupts/zynq_interrupts.runs/impl_1/zynq_interrupt_system_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file zynq_interrupt_system_wrapper_drc_opted.rpt -pb zynq_interrupt_system_wrapper_drc_opted.pb -rpx zynq_interrupt_system_wrapper_drc_opted.rpx
Command: report_drc -file zynq_interrupt_system_wrapper_drc_opted.rpt -pb zynq_interrupt_system_wrapper_drc_opted.pb -rpx zynq_interrupt_system_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/user/zynq_interrupts/zynq_interrupts.runs/impl_1/zynq_interrupt_system_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3058.898 ; gain = 0.000 ; free physical = 4519 ; free virtual = 20392
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: e3f53c52

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3058.898 ; gain = 0.000 ; free physical = 4519 ; free virtual = 20392
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3058.898 ; gain = 0.000 ; free physical = 4519 ; free virtual = 20392

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 4d5b1dac

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.29 . Memory (MB): peak = 3058.898 ; gain = 0.000 ; free physical = 4543 ; free virtual = 20418

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1c6b38c61

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 3058.898 ; gain = 0.000 ; free physical = 4556 ; free virtual = 20432

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1c6b38c61

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.49 . Memory (MB): peak = 3058.898 ; gain = 0.000 ; free physical = 4556 ; free virtual = 20432
Phase 1 Placer Initialization | Checksum: 1c6b38c61

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.49 . Memory (MB): peak = 3058.898 ; gain = 0.000 ; free physical = 4556 ; free virtual = 20432

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: d37ee9f8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.55 . Memory (MB): peak = 3058.898 ; gain = 0.000 ; free physical = 4554 ; free virtual = 20431

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 116e726c0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.59 . Memory (MB): peak = 3058.898 ; gain = 0.000 ; free physical = 4553 ; free virtual = 20431

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 116e726c0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.60 . Memory (MB): peak = 3058.898 ; gain = 0.000 ; free physical = 4553 ; free virtual = 20431

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 30 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 12 nets or LUTs. Breaked 0 LUT, combined 12 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3058.898 ; gain = 0.000 ; free physical = 4537 ; free virtual = 20417

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             12  |                    12  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             12  |                    12  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: d84060a3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3058.898 ; gain = 0.000 ; free physical = 4537 ; free virtual = 20416
Phase 2.4 Global Placement Core | Checksum: 10481f4cc

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3058.898 ; gain = 0.000 ; free physical = 4536 ; free virtual = 20416
Phase 2 Global Placement | Checksum: 10481f4cc

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3058.898 ; gain = 0.000 ; free physical = 4536 ; free virtual = 20416

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: bbfe3494

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3058.898 ; gain = 0.000 ; free physical = 4536 ; free virtual = 20416

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1009c0964

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3058.898 ; gain = 0.000 ; free physical = 4535 ; free virtual = 20416

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: ff9f4db2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3058.898 ; gain = 0.000 ; free physical = 4535 ; free virtual = 20416

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 9597840e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3058.898 ; gain = 0.000 ; free physical = 4535 ; free virtual = 20416

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: c1b615bd

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3058.898 ; gain = 0.000 ; free physical = 4533 ; free virtual = 20414

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1872ba8f4

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3058.898 ; gain = 0.000 ; free physical = 4532 ; free virtual = 20414

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 13d2e8050

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3058.898 ; gain = 0.000 ; free physical = 4532 ; free virtual = 20414
Phase 3 Detail Placement | Checksum: 13d2e8050

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3058.898 ; gain = 0.000 ; free physical = 4532 ; free virtual = 20414

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 179391640

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.232 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: bc0462e6

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3058.898 ; gain = 0.000 ; free physical = 4531 ; free virtual = 20412
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 12fb0ecf5

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3058.898 ; gain = 0.000 ; free physical = 4531 ; free virtual = 20412
Phase 4.1.1.1 BUFG Insertion | Checksum: 179391640

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3058.898 ; gain = 0.000 ; free physical = 4531 ; free virtual = 20412

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.232. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 19c66f482

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3058.898 ; gain = 0.000 ; free physical = 4531 ; free virtual = 20413

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3058.898 ; gain = 0.000 ; free physical = 4531 ; free virtual = 20413
Phase 4.1 Post Commit Optimization | Checksum: 19c66f482

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3058.898 ; gain = 0.000 ; free physical = 4531 ; free virtual = 20413

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 19c66f482

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3058.898 ; gain = 0.000 ; free physical = 4531 ; free virtual = 20413

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 19c66f482

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3058.898 ; gain = 0.000 ; free physical = 4531 ; free virtual = 20413
Phase 4.3 Placer Reporting | Checksum: 19c66f482

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3058.898 ; gain = 0.000 ; free physical = 4531 ; free virtual = 20413

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3058.898 ; gain = 0.000 ; free physical = 4531 ; free virtual = 20413

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3058.898 ; gain = 0.000 ; free physical = 4531 ; free virtual = 20413
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 206fcd754

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3058.898 ; gain = 0.000 ; free physical = 4531 ; free virtual = 20413
Ending Placer Task | Checksum: 170f4ad32

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3058.898 ; gain = 0.000 ; free physical = 4531 ; free virtual = 20413
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3058.898 ; gain = 0.000 ; free physical = 4525 ; free virtual = 20407
INFO: [Common 17-1381] The checkpoint '/home/user/zynq_interrupts/zynq_interrupts.runs/impl_1/zynq_interrupt_system_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file zynq_interrupt_system_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3058.898 ; gain = 0.000 ; free physical = 4521 ; free virtual = 20403
INFO: [runtcl-4] Executing : report_utilization -file zynq_interrupt_system_wrapper_utilization_placed.rpt -pb zynq_interrupt_system_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file zynq_interrupt_system_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3058.898 ; gain = 0.000 ; free physical = 4530 ; free virtual = 20411
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
78 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3058.898 ; gain = 0.000 ; free physical = 4493 ; free virtual = 20374
INFO: [Common 17-1381] The checkpoint '/home/user/zynq_interrupts/zynq_interrupts.runs/impl_1/zynq_interrupt_system_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: e686d5ef ConstDB: 0 ShapeSum: 8a6dd743 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 137b69289

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3058.898 ; gain = 0.000 ; free physical = 4429 ; free virtual = 20312
Post Restoration Checksum: NetGraph: acc125ee NumContArr: 8af56c9b Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 137b69289

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3058.898 ; gain = 0.000 ; free physical = 4431 ; free virtual = 20314

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 137b69289

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3058.898 ; gain = 0.000 ; free physical = 4398 ; free virtual = 20281

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 137b69289

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3058.898 ; gain = 0.000 ; free physical = 4398 ; free virtual = 20281
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1a819808e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3058.898 ; gain = 0.000 ; free physical = 4388 ; free virtual = 20273
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.278  | TNS=0.000  | WHS=-0.188 | THS=-20.199|

Phase 2 Router Initialization | Checksum: 156aa3b79

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3058.898 ; gain = 0.000 ; free physical = 4389 ; free virtual = 20273

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1528
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1528
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 156aa3b79

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3058.898 ; gain = 0.000 ; free physical = 4388 ; free virtual = 20273
Phase 3 Initial Routing | Checksum: 2203f21a3

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3058.898 ; gain = 0.000 ; free physical = 4388 ; free virtual = 20273

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 104
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.051  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1e6d2d714

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3058.898 ; gain = 0.000 ; free physical = 4389 ; free virtual = 20274

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.051  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: f31ed798

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3058.898 ; gain = 0.000 ; free physical = 4389 ; free virtual = 20274
Phase 4 Rip-up And Reroute | Checksum: f31ed798

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3058.898 ; gain = 0.000 ; free physical = 4389 ; free virtual = 20274

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: f31ed798

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3058.898 ; gain = 0.000 ; free physical = 4389 ; free virtual = 20274

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: f31ed798

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3058.898 ; gain = 0.000 ; free physical = 4389 ; free virtual = 20274
Phase 5 Delay and Skew Optimization | Checksum: f31ed798

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3058.898 ; gain = 0.000 ; free physical = 4389 ; free virtual = 20274

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1957cb4df

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3058.898 ; gain = 0.000 ; free physical = 4389 ; free virtual = 20274
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.202  | TNS=0.000  | WHS=0.018  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: ce9de549

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3058.898 ; gain = 0.000 ; free physical = 4389 ; free virtual = 20274
Phase 6 Post Hold Fix | Checksum: ce9de549

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3058.898 ; gain = 0.000 ; free physical = 4389 ; free virtual = 20274

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.515203 %
  Global Horizontal Routing Utilization  = 0.742417 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 15cc575a7

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3058.898 ; gain = 0.000 ; free physical = 4389 ; free virtual = 20274

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 15cc575a7

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3058.898 ; gain = 0.000 ; free physical = 4387 ; free virtual = 20273

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1861de98c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3058.898 ; gain = 0.000 ; free physical = 4387 ; free virtual = 20273

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.202  | TNS=0.000  | WHS=0.018  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1861de98c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3058.898 ; gain = 0.000 ; free physical = 4387 ; free virtual = 20273
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3058.898 ; gain = 0.000 ; free physical = 4419 ; free virtual = 20305

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
93 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3058.898 ; gain = 0.000 ; free physical = 4419 ; free virtual = 20305
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3058.898 ; gain = 0.000 ; free physical = 4409 ; free virtual = 20295
INFO: [Common 17-1381] The checkpoint '/home/user/zynq_interrupts/zynq_interrupts.runs/impl_1/zynq_interrupt_system_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file zynq_interrupt_system_wrapper_drc_routed.rpt -pb zynq_interrupt_system_wrapper_drc_routed.pb -rpx zynq_interrupt_system_wrapper_drc_routed.rpx
Command: report_drc -file zynq_interrupt_system_wrapper_drc_routed.rpt -pb zynq_interrupt_system_wrapper_drc_routed.pb -rpx zynq_interrupt_system_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/user/zynq_interrupts/zynq_interrupts.runs/impl_1/zynq_interrupt_system_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file zynq_interrupt_system_wrapper_methodology_drc_routed.rpt -pb zynq_interrupt_system_wrapper_methodology_drc_routed.pb -rpx zynq_interrupt_system_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file zynq_interrupt_system_wrapper_methodology_drc_routed.rpt -pb zynq_interrupt_system_wrapper_methodology_drc_routed.pb -rpx zynq_interrupt_system_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/user/zynq_interrupts/zynq_interrupts.runs/impl_1/zynq_interrupt_system_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file zynq_interrupt_system_wrapper_power_routed.rpt -pb zynq_interrupt_system_wrapper_power_summary_routed.pb -rpx zynq_interrupt_system_wrapper_power_routed.rpx
Command: report_power -file zynq_interrupt_system_wrapper_power_routed.rpt -pb zynq_interrupt_system_wrapper_power_summary_routed.pb -rpx zynq_interrupt_system_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
105 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file zynq_interrupt_system_wrapper_route_status.rpt -pb zynq_interrupt_system_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file zynq_interrupt_system_wrapper_timing_summary_routed.rpt -pb zynq_interrupt_system_wrapper_timing_summary_routed.pb -rpx zynq_interrupt_system_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file zynq_interrupt_system_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file zynq_interrupt_system_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file zynq_interrupt_system_wrapper_bus_skew_routed.rpt -pb zynq_interrupt_system_wrapper_bus_skew_routed.pb -rpx zynq_interrupt_system_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force zynq_interrupt_system_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./zynq_interrupt_system_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [#UNDEF] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/user/zynq_interrupts/zynq_interrupts.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Wed Sep 15 21:52:15 2021. For additional details about this file, please refer to the WebTalk help file at /home/software/Xilinx/Vivado/2021.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 3357.121 ; gain = 204.395 ; free physical = 4379 ; free virtual = 20269
INFO: [Common 17-206] Exiting Vivado at Wed Sep 15 21:52:15 2021...
