
*** Running vivado
    with args -log ultra_ultra_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ultra_ultra_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ultra_ultra_0_0.tcl -notrace
Command: synth_design -top ultra_ultra_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7736 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 499.090 ; gain = 116.750
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ultra_ultra_0_0' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ip/ultra_ultra_0_0/synth/ultra_ultra_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'ultra' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/ultra.v:12]
INFO: [Synth 8-6157] synthesizing module 'AXI_DMA_SLAVE' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/AXI_DMA_SLAVE.v:10]
	Parameter ap_ST_fsm_state1 bound to: 28'b0000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 28'b0000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 28'b0000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 28'b0000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 28'b0000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 28'b0000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 28'b0000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 28'b0000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 28'b0000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 28'b0000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 28'b0000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 28'b0000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 28'b0000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 28'b0000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 28'b0000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 28'b0000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 28'b0000000000010000000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 28'b0000000000100000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 28'b0000000001000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 28'b0000000010000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 28'b0000000100000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 28'b0000001000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 28'b0000010000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 28'b0000100000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 28'b0001000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 28'b0010000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 28'b0100000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 28'b1000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/AXI_DMA_SLAVE.v:85]
INFO: [Synth 8-6157] synthesizing module 'ultra_mul_32s_32sbkb' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/ultra_mul_32s_32sbkb.v:39]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ultra_mul_32s_32sbkb_MulnS_0' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/ultra_mul_32s_32sbkb.v:11]
INFO: [Synth 8-6155] done synthesizing module 'ultra_mul_32s_32sbkb_MulnS_0' (1#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/ultra_mul_32s_32sbkb.v:11]
INFO: [Synth 8-6155] done synthesizing module 'ultra_mul_32s_32sbkb' (2#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/ultra_mul_32s_32sbkb.v:39]
INFO: [Synth 8-6157] synthesizing module 'ultra_mul_mul_16scud' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/ultra_mul_mul_16scud.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ultra_mul_mul_16scud_DSP48_0' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/ultra_mul_mul_16scud.v:4]
INFO: [Synth 8-6155] done synthesizing module 'ultra_mul_mul_16scud_DSP48_0' (3#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/ultra_mul_mul_16scud.v:4]
INFO: [Synth 8-6155] done synthesizing module 'ultra_mul_mul_16scud' (4#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/ultra_mul_mul_16scud.v:30]
INFO: [Synth 8-6155] done synthesizing module 'AXI_DMA_SLAVE' (5#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/AXI_DMA_SLAVE.v:10]
INFO: [Synth 8-6157] synthesizing module 'Conv_S' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_S.v:10]
	Parameter ap_ST_fsm_state1 bound to: 27'b000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 27'b000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 27'b000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 27'b000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 27'b000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 27'b000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 27'b000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 27'b000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 27'b000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 27'b000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 27'b000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 27'b000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 27'b000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 27'b000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 27'b000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 27'b000000000001000000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 27'b000000000010000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 27'b000000000100000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 27'b000000001000000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 27'b000000010000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 27'b000000100000000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 27'b000001000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 27'b000010000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 27'b000100000000000000000000000 
	Parameter ap_ST_fsm_state58 bound to: 27'b001000000000000000000000000 
	Parameter ap_ST_fsm_pp4_stage0 bound to: 27'b010000000000000000000000000 
	Parameter ap_ST_fsm_state62 bound to: 27'b100000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_S.v:84]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_S.v:1655]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_S.v:1661]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'Conv_S_bias_V_6' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_S_bias_V_6.v:49]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Conv_S_bias_V_6_ram' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_S_bias_V_6.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_S_bias_V_6.v:22]
INFO: [Synth 8-3876] $readmem data file './Conv_S_bias_V_6_ram.dat' is read successfully [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_S_bias_V_6.v:25]
INFO: [Synth 8-6155] done synthesizing module 'Conv_S_bias_V_6_ram' (6#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_S_bias_V_6.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv_S_bias_V_6' (7#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_S_bias_V_6.v:49]
INFO: [Synth 8-6157] synthesizing module 'Conv_S_B_V_4_0' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_S_B_V_4_0.v:57]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 80 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Conv_S_B_V_4_0_ram' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_S_B_V_4_0.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 80 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_S_B_V_4_0.v:24]
INFO: [Synth 8-3876] $readmem data file './Conv_S_B_V_4_0_ram.dat' is read successfully [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_S_B_V_4_0.v:27]
INFO: [Synth 8-6155] done synthesizing module 'Conv_S_B_V_4_0_ram' (8#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_S_B_V_4_0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv_S_B_V_4_0' (9#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_S_B_V_4_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'Conv_S_A_V_4_4' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_S_A_V_4_4.v:49]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 256 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Conv_S_A_V_4_4_ram' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_S_A_V_4_4.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 256 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_S_A_V_4_4.v:22]
INFO: [Synth 8-3876] $readmem data file './Conv_S_A_V_4_4_ram.dat' is read successfully [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_S_A_V_4_4.v:25]
INFO: [Synth 8-6155] done synthesizing module 'Conv_S_A_V_4_4_ram' (10#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_S_A_V_4_4.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv_S_A_V_4_4' (11#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_S_A_V_4_4.v:49]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_S.v:5609]
INFO: [Synth 8-6157] synthesizing module 'Conv_S_A_V_4_253' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_S_A_V_4_253.v:45]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 256 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_S_A_V_4_253.v:65]
INFO: [Synth 8-6157] synthesizing module 'Conv_S_A_V_4_253_ram' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_S_A_V_4_253.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 256 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_S_A_V_4_253.v:21]
INFO: [Synth 8-3876] $readmem data file './Conv_S_A_V_4_253_ram.dat' is read successfully [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_S_A_V_4_253.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Conv_S_A_V_4_253_ram' (12#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_S_A_V_4_253.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv_S_A_V_4_253' (13#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_S_A_V_4_253.v:45]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_S.v:5622]
INFO: [Synth 8-6157] synthesizing module 'ultra_mul_36ns_34dEe' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/ultra_mul_36ns_34dEe.v:41]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 36 - type: integer 
	Parameter din1_WIDTH bound to: 34 - type: integer 
	Parameter dout_WIDTH bound to: 69 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ultra_mul_36ns_34dEe_MulnS_1' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/ultra_mul_36ns_34dEe.v:11]
INFO: [Synth 8-6155] done synthesizing module 'ultra_mul_36ns_34dEe_MulnS_1' (14#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/ultra_mul_36ns_34dEe.v:11]
INFO: [Synth 8-6155] done synthesizing module 'ultra_mul_36ns_34dEe' (15#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/ultra_mul_36ns_34dEe.v:41]
INFO: [Synth 8-6157] synthesizing module 'ultra_mac_muladd_eOg' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/ultra_mac_muladd_eOg.v:48]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ultra_mac_muladd_eOg_DSP48_1' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/ultra_mac_muladd_eOg.v:10]
INFO: [Synth 8-6155] done synthesizing module 'ultra_mac_muladd_eOg_DSP48_1' (16#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/ultra_mac_muladd_eOg.v:10]
INFO: [Synth 8-6155] done synthesizing module 'ultra_mac_muladd_eOg' (17#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/ultra_mac_muladd_eOg.v:48]
INFO: [Synth 8-6157] synthesizing module 'ultra_mul_mul_16sfYi' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/ultra_mul_mul_16sfYi.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 19 - type: integer 
	Parameter dout_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ultra_mul_mul_16sfYi_DSP48_2' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/ultra_mul_mul_16sfYi.v:4]
INFO: [Synth 8-6155] done synthesizing module 'ultra_mul_mul_16sfYi_DSP48_2' (18#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/ultra_mul_mul_16sfYi.v:4]
INFO: [Synth 8-6155] done synthesizing module 'ultra_mul_mul_16sfYi' (19#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/ultra_mul_mul_16sfYi.v:30]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_S.v:16023]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_S.v:16327]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_S.v:16329]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_S.v:16343]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_S.v:16347]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_S.v:16349]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_S.v:16361]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_S.v:16363]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_S.v:16367]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_S.v:16375]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_S.v:16377]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_S.v:16385]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_S.v:16387]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_S.v:16389]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_S.v:16391]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_S.v:16411]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_S.v:16447]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_S.v:16459]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_S.v:16479]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_S.v:16481]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_S.v:16483]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_S.v:16507]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_S.v:16523]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_S.v:16525]
INFO: [Synth 8-6155] done synthesizing module 'Conv_S' (20#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_S.v:10]
INFO: [Synth 8-6157] synthesizing module 'Pool_16_63_3_0_s' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Pool_16_63_3_0_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 29'b00000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 29'b00000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 29'b00000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 29'b00000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 29'b00000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 29'b00000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 29'b00000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 29'b00000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 29'b00000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 29'b00000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 29'b00000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 29'b00000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 29'b00000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 29'b00000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 29'b00000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 29'b00000000000001000000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 29'b00000000000010000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 29'b00000000000100000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 29'b00000000001000000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 29'b00000000010000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 29'b00000000100000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 29'b00000001000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 29'b00000010000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 29'b00000100000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 29'b00001000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 29'b00010000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 29'b00100000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 29'b01000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 29'b10000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Pool_16_63_3_0_s.v:86]
INFO: [Synth 8-6157] synthesizing module 'Pool_16_63_3_0_s_g8j' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Pool_16_63_3_0_s_g8j.v:57]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 3969 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Pool_16_63_3_0_s_g8j_ram' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Pool_16_63_3_0_s_g8j.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3969 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Pool_16_63_3_0_s_g8j.v:24]
INFO: [Synth 8-3876] $readmem data file './Pool_16_63_3_0_s_g8j_ram.dat' is read successfully [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Pool_16_63_3_0_s_g8j.v:27]
INFO: [Synth 8-6155] done synthesizing module 'Pool_16_63_3_0_s_g8j_ram' (21#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Pool_16_63_3_0_s_g8j.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Pool_16_63_3_0_s_g8j' (22#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Pool_16_63_3_0_s_g8j.v:57]
INFO: [Synth 8-6157] synthesizing module 'ultra_mux_164_16_wdI' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/ultra_mux_164_16_wdI.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ultra_mux_164_16_wdI' (23#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/ultra_mux_164_16_wdI.v:11]
INFO: [Synth 8-6157] synthesizing module 'ultra_urem_4ns_3nxdS' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/ultra_urem_4ns_3nxdS.v:131]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 8 - type: integer 
	Parameter din0_WIDTH bound to: 4 - type: integer 
	Parameter din1_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ultra_urem_4ns_3nxdS_div' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/ultra_urem_4ns_3nxdS.v:70]
	Parameter in0_WIDTH bound to: 4 - type: integer 
	Parameter in1_WIDTH bound to: 3 - type: integer 
	Parameter out_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ultra_urem_4ns_3nxdS_div_u' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/ultra_urem_4ns_3nxdS.v:10]
	Parameter in0_WIDTH bound to: 4 - type: integer 
	Parameter in1_WIDTH bound to: 3 - type: integer 
	Parameter out_WIDTH bound to: 4 - type: integer 
	Parameter cal_WIDTH bound to: 4 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element loop[3].divisor_tmp_reg[4] was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/ultra_urem_4ns_3nxdS.v:54]
INFO: [Synth 8-6155] done synthesizing module 'ultra_urem_4ns_3nxdS_div_u' (24#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/ultra_urem_4ns_3nxdS.v:10]
INFO: [Synth 8-6155] done synthesizing module 'ultra_urem_4ns_3nxdS_div' (25#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/ultra_urem_4ns_3nxdS.v:70]
INFO: [Synth 8-6155] done synthesizing module 'ultra_urem_4ns_3nxdS' (26#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/ultra_urem_4ns_3nxdS.v:131]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Pool_16_63_3_0_s.v:2500]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Pool_16_63_3_0_s.v:2526]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Pool_16_63_3_0_s.v:2528]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Pool_16_63_3_0_s.v:2542]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Pool_16_63_3_0_s.v:2548]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Pool_16_63_3_0_s.v:2550]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Pool_16_63_3_0_s.v:2556]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Pool_16_63_3_0_s.v:2560]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Pool_16_63_3_0_s.v:2570]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Pool_16_63_3_0_s.v:2636]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Pool_16_63_3_0_s.v:2650]
INFO: [Synth 8-6155] done synthesizing module 'Pool_16_63_3_0_s' (27#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Pool_16_63_3_0_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'Conv_3' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:10]
	Parameter ap_ST_fsm_state1 bound to: 31'b0000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 31'b0000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 31'b0000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 31'b0000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 31'b0000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 31'b0000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 31'b0000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 31'b0000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 31'b0000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 31'b0000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 31'b0000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 31'b0000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 31'b0000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 31'b0000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 31'b0000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 31'b0000000000000001000000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 31'b0000000000000010000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 31'b0000000000000100000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 31'b0000000000001000000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 31'b0000000000010000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 31'b0000000000100000000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 31'b0000000001000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage1 bound to: 31'b0000000010000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage2 bound to: 31'b0000000100000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage3 bound to: 31'b0000001000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage4 bound to: 31'b0000010000000000000000000000000 
	Parameter ap_ST_fsm_state60 bound to: 31'b0000100000000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 31'b0001000000000000000000000000000 
	Parameter ap_ST_fsm_state67 bound to: 31'b0010000000000000000000000000000 
	Parameter ap_ST_fsm_pp4_stage0 bound to: 31'b0100000000000000000000000000000 
	Parameter ap_ST_fsm_state71 bound to: 31'b1000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:88]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:774]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:791]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:793]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:795]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:807]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:809]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:817]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:821]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:1055]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:1056]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:1057]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:1058]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:1059]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:1060]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:1062]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:1063]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'Conv_3_bias_V' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3_bias_V.v:49]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Conv_3_bias_V_ram' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3_bias_V.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3_bias_V.v:22]
INFO: [Synth 8-3876] $readmem data file './Conv_3_bias_V_ram.dat' is read successfully [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3_bias_V.v:25]
INFO: [Synth 8-6155] done synthesizing module 'Conv_3_bias_V_ram' (28#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3_bias_V.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv_3_bias_V' (29#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3_bias_V.v:49]
INFO: [Synth 8-6157] synthesizing module 'Conv_3_B_V_0' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3_B_V_0.v:61]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 2560 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Conv_3_B_V_0_ram' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3_B_V_0.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 2560 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3_B_V_0.v:25]
INFO: [Synth 8-3876] $readmem data file './Conv_3_B_V_0_ram.dat' is read successfully [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3_B_V_0.v:28]
INFO: [Synth 8-6155] done synthesizing module 'Conv_3_B_V_0_ram' (30#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3_B_V_0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv_3_B_V_0' (31#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3_B_V_0.v:61]
INFO: [Synth 8-6157] synthesizing module 'Conv_3_A_V_4167' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3_A_V_4167.v:61]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 336 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Conv_3_A_V_4167_ram' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3_A_V_4167.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 336 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3_A_V_4167.v:25]
INFO: [Synth 8-3876] $readmem data file './Conv_3_A_V_4167_ram.dat' is read successfully [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3_A_V_4167.v:28]
INFO: [Synth 8-6155] done synthesizing module 'Conv_3_A_V_4167_ram' (32#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3_A_V_4167.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv_3_A_V_4167' (33#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3_A_V_4167.v:61]
INFO: [Synth 8-6157] synthesizing module 'ultra_mac_muladd_yd2' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/ultra_mac_muladd_yd2.v:48]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 5 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter din2_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ultra_mac_muladd_yd2_DSP48_3' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/ultra_mac_muladd_yd2.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'ultra_mac_muladd_yd2_DSP48_3' (34#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/ultra_mac_muladd_yd2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'ultra_mac_muladd_yd2' (35#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/ultra_mac_muladd_yd2.v:48]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:6665]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:7161]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:7163]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:7165]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:7185]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:7187]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:7199]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:7203]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:7205]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:7211]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:7213]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:7217]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:7225]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:7229]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:7231]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:7237]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:7239]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:7241]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:7243]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:7267]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:7387]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:7395]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:7397]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:7405]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:7407]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:7411]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:7415]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:7419]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:7425]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:7429]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:7437]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:7443]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:7445]
INFO: [Synth 8-6155] done synthesizing module 'Conv_3' (36#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:10]
INFO: [Synth 8-6157] synthesizing module 'Conv_1' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 28'b0000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 28'b0000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 28'b0000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 28'b0000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 28'b0000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 28'b0000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 28'b0000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 28'b0000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 28'b0000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 28'b0000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 28'b0000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 28'b0000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 28'b0000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 28'b0000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 28'b0000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 28'b0000000000001000000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 28'b0000000000010000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 28'b0000000000100000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 28'b0000000001000000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 28'b0000000010000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 28'b0000000100000000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 28'b0000001000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage1 bound to: 28'b0000010000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 28'b0000100000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 28'b0001000000000000000000000000 
	Parameter ap_ST_fsm_state62 bound to: 28'b0010000000000000000000000000 
	Parameter ap_ST_fsm_pp4_stage0 bound to: 28'b0100000000000000000000000000 
	Parameter ap_ST_fsm_state66 bound to: 28'b1000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_1.v:85]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_1.v:492]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_1.v:499]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_1.v:717]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_1.v:718]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'Conv_1_bias_V_8' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_1_bias_V_8.v:49]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Conv_1_bias_V_8_ram' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_1_bias_V_8.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_1_bias_V_8.v:22]
INFO: [Synth 8-3876] $readmem data file './Conv_1_bias_V_8_ram.dat' is read successfully [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_1_bias_V_8.v:25]
INFO: [Synth 8-6155] done synthesizing module 'Conv_1_bias_V_8_ram' (37#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_1_bias_V_8.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv_1_bias_V_8' (38#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_1_bias_V_8.v:49]
INFO: [Synth 8-6157] synthesizing module 'Conv_1_B_V_2_0' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_1_B_V_2_0.v:61]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 6144 - type: integer 
	Parameter AddressWidth bound to: 13 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Conv_1_B_V_2_0_ram' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_1_B_V_2_0.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 13 - type: integer 
	Parameter MEM_SIZE bound to: 6144 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_1_B_V_2_0.v:25]
INFO: [Synth 8-3876] $readmem data file './Conv_1_B_V_2_0_ram.dat' is read successfully [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_1_B_V_2_0.v:28]
INFO: [Synth 8-6155] done synthesizing module 'Conv_1_B_V_2_0_ram' (39#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_1_B_V_2_0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv_1_B_V_2_0' (40#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_1_B_V_2_0.v:61]
INFO: [Synth 8-6157] synthesizing module 'Conv_1_A_V_2_2' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_1_A_V_2_2.v:61]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 288 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Conv_1_A_V_2_2_ram' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_1_A_V_2_2.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 288 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_1_A_V_2_2.v:25]
INFO: [Synth 8-3876] $readmem data file './Conv_1_A_V_2_2_ram.dat' is read successfully [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_1_A_V_2_2.v:28]
INFO: [Synth 8-6155] done synthesizing module 'Conv_1_A_V_2_2_ram' (41#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_1_A_V_2_2.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv_1_A_V_2_2' (42#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_1_A_V_2_2.v:61]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_1.v:3789]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_1.v:4145]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_1.v:4147]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_1.v:4149]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_1.v:4169]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_1.v:4171]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_1.v:4183]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_1.v:4185]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_1.v:4189]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_1.v:4191]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_1.v:4197]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_1.v:4201]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_1.v:4209]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_1.v:4213]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_1.v:4215]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_1.v:4221]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_1.v:4223]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_1.v:4225]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_1.v:4227]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_1.v:4251]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_1.v:4291]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_1.v:4295]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_1.v:4301]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_1.v:4307]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_1.v:4309]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_1.v:4311]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_1.v:4321]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_1.v:4325]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_1.v:4411]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_1.v:4425]
INFO: [Synth 8-6155] done synthesizing module 'Conv_1' (43#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Conv' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv.v:10]
	Parameter ap_ST_fsm_state1 bound to: 28'b0000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 28'b0000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 28'b0000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 28'b0000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 28'b0000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 28'b0000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 28'b0000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 28'b0000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 28'b0000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 28'b0000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 28'b0000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 28'b0000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 28'b0000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 28'b0000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 28'b0000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 28'b0000000000001000000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 28'b0000000000010000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 28'b0000000000100000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 28'b0000000001000000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 28'b0000000010000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 28'b0000000100000000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 28'b0000001000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage1 bound to: 28'b0000010000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 28'b0000100000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 28'b0001000000000000000000000000 
	Parameter ap_ST_fsm_state62 bound to: 28'b0010000000000000000000000000 
	Parameter ap_ST_fsm_pp4_stage0 bound to: 28'b0100000000000000000000000000 
	Parameter ap_ST_fsm_state66 bound to: 28'b1000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv.v:85]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv.v:470]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv.v:477]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv.v:691]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv.v:692]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'Conv_A_V_3_2' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_A_V_3_2.v:61]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 448 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Conv_A_V_3_2_ram' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_A_V_3_2.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 448 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_A_V_3_2.v:25]
INFO: [Synth 8-3876] $readmem data file './Conv_A_V_3_2_ram.dat' is read successfully [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_A_V_3_2.v:28]
INFO: [Synth 8-6155] done synthesizing module 'Conv_A_V_3_2_ram' (44#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_A_V_3_2.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv_A_V_3_2' (45#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_A_V_3_2.v:61]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv.v:3562]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv.v:3918]
INFO: [Common 17-14] Message 'Synth 8-589' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'Conv' (46#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv.v:10]
INFO: [Synth 8-6157] synthesizing module 'Conv_2' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_2.v:10]
	Parameter ap_ST_fsm_state1 bound to: 28'b0000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 28'b0000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 28'b0000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 28'b0000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 28'b0000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 28'b0000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 28'b0000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 28'b0000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 28'b0000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 28'b0000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 28'b0000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 28'b0000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 28'b0000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 28'b0000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 28'b0000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 28'b0000000000001000000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 28'b0000000000010000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 28'b0000000000100000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 28'b0000000001000000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 28'b0000000010000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 28'b0000000100000000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 28'b0000001000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage1 bound to: 28'b0000010000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 28'b0000100000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 28'b0001000000000000000000000000 
	Parameter ap_ST_fsm_state62 bound to: 28'b0010000000000000000000000000 
	Parameter ap_ST_fsm_pp4_stage0 bound to: 28'b0100000000000000000000000000 
	Parameter ap_ST_fsm_state66 bound to: 28'b1000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_2.v:85]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_2.v:444]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_2.v:451]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_2.v:668]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_2.v:669]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'Conv_2_B_V_1_0' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_2_B_V_1_0.v:61]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 1536 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Conv_2_B_V_1_0_ram' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_2_B_V_1_0.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1536 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_2_B_V_1_0.v:25]
INFO: [Synth 8-3876] $readmem data file './Conv_2_B_V_1_0_ram.dat' is read successfully [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_2_B_V_1_0.v:28]
INFO: [Synth 8-6155] done synthesizing module 'Conv_2_B_V_1_0_ram' (47#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_2_B_V_1_0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv_2_B_V_1_0' (48#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_2_B_V_1_0.v:61]
INFO: [Synth 8-6157] synthesizing module 'Conv_2_A_V_1_2' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_2_A_V_1_2.v:61]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 160 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Conv_2_A_V_1_2_ram' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_2_A_V_1_2.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 160 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_2_A_V_1_2.v:25]
INFO: [Synth 8-3876] $readmem data file './Conv_2_A_V_1_2_ram.dat' is read successfully [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_2_A_V_1_2.v:28]
INFO: [Synth 8-6155] done synthesizing module 'Conv_2_A_V_1_2_ram' (49#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_2_A_V_1_2.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv_2_A_V_1_2' (50#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_2_A_V_1_2.v:61]
INFO: [Synth 8-6155] done synthesizing module 'Conv_2' (51#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'FC_144_128_s' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/FC_144_128_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 27'b000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 27'b000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 27'b000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 27'b000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 27'b000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 27'b000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 27'b000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 27'b000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 27'b000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 27'b000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 27'b000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 27'b000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 27'b000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 27'b000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 27'b000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 27'b000000000001000000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 27'b000000000010000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 27'b000000000100000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 27'b000000001000000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 27'b000000010000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 27'b000000100000000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 27'b000001000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 27'b000010000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 27'b000100000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 27'b001000000000000000000000000 
	Parameter ap_ST_fsm_pp4_stage0 bound to: 27'b010000000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 27'b100000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/FC_144_128_s.v:84]
INFO: [Synth 8-6157] synthesizing module 'FC_144_128_s_biaszec' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/FC_144_128_s_biaszec.v:49]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 128 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FC_144_128_s_biaszec_ram' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/FC_144_128_s_biaszec.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 128 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/FC_144_128_s_biaszec.v:22]
INFO: [Synth 8-3876] $readmem data file './FC_144_128_s_biaszec_ram.dat' is read successfully [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/FC_144_128_s_biaszec.v:25]
INFO: [Synth 8-6155] done synthesizing module 'FC_144_128_s_biaszec_ram' (52#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/FC_144_128_s_biaszec.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FC_144_128_s_biaszec' (53#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/FC_144_128_s_biaszec.v:49]
INFO: [Synth 8-6157] synthesizing module 'FC_144_128_s_A_V_Aem' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/FC_144_128_s_A_V_Aem.v:57]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FC_144_128_s_A_V_Aem_ram' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/FC_144_128_s_A_V_Aem.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/FC_144_128_s_A_V_Aem.v:24]
INFO: [Synth 8-3876] $readmem data file './FC_144_128_s_A_V_Aem_ram.dat' is read successfully [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/FC_144_128_s_A_V_Aem.v:27]
INFO: [Synth 8-6155] done synthesizing module 'FC_144_128_s_A_V_Aem_ram' (54#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/FC_144_128_s_A_V_Aem.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FC_144_128_s_A_V_Aem' (55#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/FC_144_128_s_A_V_Aem.v:57]
INFO: [Synth 8-6157] synthesizing module 'FC_144_128_s_B_V_JfO' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/FC_144_128_s_B_V_JfO.v:57]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 2048 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FC_144_128_s_B_V_JfO_ram' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/FC_144_128_s_B_V_JfO.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 2048 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/FC_144_128_s_B_V_JfO.v:24]
INFO: [Synth 8-3876] $readmem data file './FC_144_128_s_B_V_JfO_ram.dat' is read successfully [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/FC_144_128_s_B_V_JfO.v:27]
INFO: [Synth 8-6155] done synthesizing module 'FC_144_128_s_B_V_JfO_ram' (56#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/FC_144_128_s_B_V_JfO.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FC_144_128_s_B_V_JfO' (57#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/FC_144_128_s_B_V_JfO.v:57]
INFO: [Synth 8-6157] synthesizing module 'ultra_mux_932_16_Shg' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/ultra_mux_932_16_Shg.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ultra_mux_932_16_Shg' (58#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/ultra_mux_932_16_Shg.v:11]
INFO: [Synth 8-6157] synthesizing module 'ultra_mac_muladd_Thq' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/ultra_mac_muladd_Thq.v:48]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ultra_mac_muladd_Thq_DSP48_4' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/ultra_mac_muladd_Thq.v:10]
INFO: [Synth 8-6155] done synthesizing module 'ultra_mac_muladd_Thq_DSP48_4' (59#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/ultra_mac_muladd_Thq.v:10]
INFO: [Synth 8-6155] done synthesizing module 'ultra_mac_muladd_Thq' (60#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/ultra_mac_muladd_Thq.v:48]
INFO: [Synth 8-6155] done synthesizing module 'FC_144_128_s' (61#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/FC_144_128_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'FC_128_8_s' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/FC_128_8_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 27'b000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 27'b000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 27'b000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 27'b000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 27'b000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 27'b000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 27'b000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 27'b000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 27'b000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 27'b000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 27'b000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 27'b000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 27'b000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 27'b000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 27'b000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 27'b000000000001000000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 27'b000000000010000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 27'b000000000100000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 27'b000000001000000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 27'b000000010000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 27'b000000100000000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 27'b000001000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 27'b000010000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 27'b000100000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 27'b001000000000000000000000000 
	Parameter ap_ST_fsm_pp4_stage0 bound to: 27'b010000000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 27'b100000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/FC_128_8_s.v:84]
INFO: [Synth 8-6157] synthesizing module 'FC_128_8_s_bias_VUhA' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/FC_128_8_s_bias_VUhA.v:49]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FC_128_8_s_bias_VUhA_ram' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/FC_128_8_s_bias_VUhA.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/FC_128_8_s_bias_VUhA.v:22]
INFO: [Synth 8-3876] $readmem data file './FC_128_8_s_bias_VUhA_ram.dat' is read successfully [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/FC_128_8_s_bias_VUhA.v:25]
INFO: [Synth 8-6155] done synthesizing module 'FC_128_8_s_bias_VUhA_ram' (62#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/FC_128_8_s_bias_VUhA.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FC_128_8_s_bias_VUhA' (63#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/FC_128_8_s_bias_VUhA.v:49]
INFO: [Synth 8-6157] synthesizing module 'FC_128_8_s_B_V_5_0' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/FC_128_8_s_B_V_5_0.v:57]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 128 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FC_128_8_s_B_V_5_0_ram' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/FC_128_8_s_B_V_5_0.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 128 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/FC_128_8_s_B_V_5_0.v:24]
INFO: [Synth 8-3876] $readmem data file './FC_128_8_s_B_V_5_0_ram.dat' is read successfully [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/FC_128_8_s_B_V_5_0.v:27]
INFO: [Synth 8-6155] done synthesizing module 'FC_128_8_s_B_V_5_0_ram' (64#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/FC_128_8_s_B_V_5_0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FC_128_8_s_B_V_5_0' (65#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/FC_128_8_s_B_V_5_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'ultra_mux_832_16_VhK' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/ultra_mux_832_16_VhK.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ultra_mux_832_16_VhK' (66#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/ultra_mux_832_16_VhK.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FC_128_8_s' (67#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/FC_128_8_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'AXI_DMA_MASTER' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/AXI_DMA_MASTER.v:10]
	Parameter ap_ST_fsm_state1 bound to: 30'b000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 30'b000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 30'b000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 30'b000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 30'b000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 30'b000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 30'b000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 30'b000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 30'b000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 30'b000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 30'b000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 30'b000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 30'b000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 30'b000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 30'b000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 30'b000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 30'b000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 30'b000000000000100000000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 30'b000000000001000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 30'b000000000010000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 30'b000000000100000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 30'b000000001000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 30'b000000010000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 30'b000000100000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 30'b000001000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 30'b000010000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 30'b000100000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 30'b001000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 30'b010000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 30'b100000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/AXI_DMA_MASTER.v:79]
INFO: [Synth 8-6155] done synthesizing module 'AXI_DMA_MASTER' (68#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/AXI_DMA_MASTER.v:10]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d1024_A' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/fifo_w16_d1024_A.v:11]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DEPTH bound to: 1024 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d1024_A' (69#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/fifo_w16_d1024_A.v:11]
INFO: [Synth 8-6157] synthesizing module 'start_for_Conv_S_U0' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/start_for_Conv_S_U0.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_Conv_S_U0_shiftReg' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/start_for_Conv_S_U0.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Conv_S_U0_shiftReg' (70#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/start_for_Conv_S_U0.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Conv_S_U0' (71#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/start_for_Conv_S_U0.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_Pool_16WhU' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/start_for_Pool_16WhU.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_Pool_16WhU_shiftReg' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/start_for_Pool_16WhU.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Pool_16WhU_shiftReg' (72#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/start_for_Pool_16WhU.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Pool_16WhU' (73#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/start_for_Pool_16WhU.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_Conv_3_U0' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/start_for_Conv_3_U0.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_Conv_3_U0_shiftReg' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/start_for_Conv_3_U0.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Conv_3_U0_shiftReg' (74#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/start_for_Conv_3_U0.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Conv_3_U0' (75#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/start_for_Conv_3_U0.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_Conv_1_U0' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/start_for_Conv_1_U0.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_Conv_1_U0_shiftReg' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/start_for_Conv_1_U0.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Conv_1_U0_shiftReg' (76#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/start_for_Conv_1_U0.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Conv_1_U0' (77#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/start_for_Conv_1_U0.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_Conv_U0' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/start_for_Conv_U0.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_Conv_U0_shiftReg' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/start_for_Conv_U0.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Conv_U0_shiftReg' (78#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/start_for_Conv_U0.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Conv_U0' (79#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/start_for_Conv_U0.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_Conv_2_U0' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/start_for_Conv_2_U0.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_Conv_2_U0_shiftReg' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/start_for_Conv_2_U0.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Conv_2_U0_shiftReg' (80#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/start_for_Conv_2_U0.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Conv_2_U0' (81#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/start_for_Conv_2_U0.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_FC_144_Xh4' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/start_for_FC_144_Xh4.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_FC_144_Xh4_shiftReg' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/start_for_FC_144_Xh4.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_FC_144_Xh4_shiftReg' (82#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/start_for_FC_144_Xh4.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_FC_144_Xh4' (83#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/start_for_FC_144_Xh4.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_FC_128_Yie' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/start_for_FC_128_Yie.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_FC_128_Yie_shiftReg' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/start_for_FC_128_Yie.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_FC_128_Yie_shiftReg' (84#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/start_for_FC_128_Yie.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_FC_128_Yie' (85#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/start_for_FC_128_Yie.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_AXI_DMAZio' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/start_for_AXI_DMAZio.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_AXI_DMAZio_shiftReg' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/start_for_AXI_DMAZio.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_AXI_DMAZio_shiftReg' (86#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/start_for_AXI_DMAZio.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_AXI_DMAZio' (87#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/start_for_AXI_DMAZio.v:45]
INFO: [Synth 8-6155] done synthesizing module 'ultra' (88#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/ultra.v:12]
INFO: [Synth 8-6155] done synthesizing module 'ultra_ultra_0_0' (89#1) [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ip/ultra_ultra_0_0/synth/ultra_ultra_0_0.v:58]
WARNING: [Synth 8-3331] design ultra_mul_mul_16scud_DSP48_0 has unconnected port rst
WARNING: [Synth 8-3331] design ultra_mul_32s_32sbkb has unconnected port reset
WARNING: [Synth 8-3331] design ultra_mul_mul_16sfYi_DSP48_2 has unconnected port rst
WARNING: [Synth 8-3331] design ultra_mac_muladd_Thq_DSP48_4 has unconnected port rst
WARNING: [Synth 8-3331] design ultra_mul_36ns_34dEe has unconnected port reset
WARNING: [Synth 8-3331] design ultra_mux_832_16_VhK has unconnected port din8[31]
WARNING: [Synth 8-3331] design ultra_mux_832_16_VhK has unconnected port din8[30]
WARNING: [Synth 8-3331] design ultra_mux_832_16_VhK has unconnected port din8[29]
WARNING: [Synth 8-3331] design ultra_mux_832_16_VhK has unconnected port din8[28]
WARNING: [Synth 8-3331] design ultra_mux_832_16_VhK has unconnected port din8[27]
WARNING: [Synth 8-3331] design ultra_mux_832_16_VhK has unconnected port din8[26]
WARNING: [Synth 8-3331] design ultra_mux_832_16_VhK has unconnected port din8[25]
WARNING: [Synth 8-3331] design ultra_mux_832_16_VhK has unconnected port din8[24]
WARNING: [Synth 8-3331] design ultra_mux_832_16_VhK has unconnected port din8[23]
WARNING: [Synth 8-3331] design ultra_mux_832_16_VhK has unconnected port din8[22]
WARNING: [Synth 8-3331] design ultra_mux_832_16_VhK has unconnected port din8[21]
WARNING: [Synth 8-3331] design ultra_mux_832_16_VhK has unconnected port din8[20]
WARNING: [Synth 8-3331] design ultra_mux_832_16_VhK has unconnected port din8[19]
WARNING: [Synth 8-3331] design ultra_mux_832_16_VhK has unconnected port din8[18]
WARNING: [Synth 8-3331] design ultra_mux_832_16_VhK has unconnected port din8[17]
WARNING: [Synth 8-3331] design ultra_mux_832_16_VhK has unconnected port din8[16]
WARNING: [Synth 8-3331] design ultra_mux_832_16_VhK has unconnected port din8[15]
WARNING: [Synth 8-3331] design ultra_mux_832_16_VhK has unconnected port din8[14]
WARNING: [Synth 8-3331] design ultra_mux_832_16_VhK has unconnected port din8[13]
WARNING: [Synth 8-3331] design ultra_mux_832_16_VhK has unconnected port din8[12]
WARNING: [Synth 8-3331] design ultra_mux_832_16_VhK has unconnected port din8[11]
WARNING: [Synth 8-3331] design ultra_mux_832_16_VhK has unconnected port din8[10]
WARNING: [Synth 8-3331] design ultra_mux_832_16_VhK has unconnected port din8[9]
WARNING: [Synth 8-3331] design ultra_mux_832_16_VhK has unconnected port din8[8]
WARNING: [Synth 8-3331] design ultra_mux_832_16_VhK has unconnected port din8[7]
WARNING: [Synth 8-3331] design ultra_mux_832_16_VhK has unconnected port din8[6]
WARNING: [Synth 8-3331] design ultra_mux_832_16_VhK has unconnected port din8[5]
WARNING: [Synth 8-3331] design ultra_mux_832_16_VhK has unconnected port din8[4]
WARNING: [Synth 8-3331] design ultra_mux_832_16_VhK has unconnected port din8[3]
WARNING: [Synth 8-3331] design FC_128_8_s_B_V_5_0 has unconnected port reset
WARNING: [Synth 8-3331] design FC_144_128_s_A_V_Aem has unconnected port reset
WARNING: [Synth 8-3331] design FC_128_8_s_bias_VUhA has unconnected port reset
WARNING: [Synth 8-3331] design ultra_mux_932_16_Shg has unconnected port din9[31]
WARNING: [Synth 8-3331] design ultra_mux_932_16_Shg has unconnected port din9[30]
WARNING: [Synth 8-3331] design ultra_mux_932_16_Shg has unconnected port din9[29]
WARNING: [Synth 8-3331] design ultra_mux_932_16_Shg has unconnected port din9[28]
WARNING: [Synth 8-3331] design ultra_mux_932_16_Shg has unconnected port din9[27]
WARNING: [Synth 8-3331] design ultra_mux_932_16_Shg has unconnected port din9[26]
WARNING: [Synth 8-3331] design ultra_mux_932_16_Shg has unconnected port din9[25]
WARNING: [Synth 8-3331] design ultra_mux_932_16_Shg has unconnected port din9[24]
WARNING: [Synth 8-3331] design ultra_mux_932_16_Shg has unconnected port din9[23]
WARNING: [Synth 8-3331] design ultra_mux_932_16_Shg has unconnected port din9[22]
WARNING: [Synth 8-3331] design ultra_mux_932_16_Shg has unconnected port din9[21]
WARNING: [Synth 8-3331] design ultra_mux_932_16_Shg has unconnected port din9[20]
WARNING: [Synth 8-3331] design ultra_mux_932_16_Shg has unconnected port din9[19]
WARNING: [Synth 8-3331] design ultra_mux_932_16_Shg has unconnected port din9[18]
WARNING: [Synth 8-3331] design ultra_mux_932_16_Shg has unconnected port din9[17]
WARNING: [Synth 8-3331] design ultra_mux_932_16_Shg has unconnected port din9[16]
WARNING: [Synth 8-3331] design ultra_mux_932_16_Shg has unconnected port din9[15]
WARNING: [Synth 8-3331] design ultra_mux_932_16_Shg has unconnected port din9[14]
WARNING: [Synth 8-3331] design ultra_mux_932_16_Shg has unconnected port din9[13]
WARNING: [Synth 8-3331] design ultra_mux_932_16_Shg has unconnected port din9[12]
WARNING: [Synth 8-3331] design ultra_mux_932_16_Shg has unconnected port din9[11]
WARNING: [Synth 8-3331] design ultra_mux_932_16_Shg has unconnected port din9[10]
WARNING: [Synth 8-3331] design ultra_mux_932_16_Shg has unconnected port din9[9]
WARNING: [Synth 8-3331] design ultra_mux_932_16_Shg has unconnected port din9[8]
WARNING: [Synth 8-3331] design ultra_mux_932_16_Shg has unconnected port din9[7]
WARNING: [Synth 8-3331] design ultra_mux_932_16_Shg has unconnected port din9[6]
WARNING: [Synth 8-3331] design ultra_mux_932_16_Shg has unconnected port din9[5]
WARNING: [Synth 8-3331] design ultra_mux_932_16_Shg has unconnected port din9[4]
WARNING: [Synth 8-3331] design FC_144_128_s_B_V_JfO has unconnected port reset
WARNING: [Synth 8-3331] design FC_144_128_s_biaszec has unconnected port reset
WARNING: [Synth 8-3331] design ultra_mac_muladd_eOg_DSP48_1 has unconnected port rst
WARNING: [Synth 8-3331] design Conv_2_A_V_1_2 has unconnected port reset
WARNING: [Synth 8-3331] design Conv_2_B_V_1_0 has unconnected port reset
WARNING: [Synth 8-3331] design Conv_S_bias_V_6 has unconnected port reset
WARNING: [Synth 8-3331] design Conv_A_V_3_2 has unconnected port reset
WARNING: [Synth 8-3331] design Conv_1_B_V_2_0 has unconnected port reset
WARNING: [Synth 8-3331] design Conv_3_bias_V has unconnected port reset
WARNING: [Synth 8-3331] design Conv_1_A_V_2_2 has unconnected port reset
WARNING: [Synth 8-3331] design Conv_1_bias_V_8 has unconnected port reset
WARNING: [Synth 8-3331] design ultra_mac_muladd_yd2_DSP48_3 has unconnected port rst
WARNING: [Synth 8-3331] design Conv_3_A_V_4167 has unconnected port reset
WARNING: [Synth 8-3331] design Conv_3_B_V_0 has unconnected port reset
WARNING: [Synth 8-3331] design ultra_urem_4ns_3nxdS_div_u has unconnected port reset
WARNING: [Synth 8-3331] design Pool_16_63_3_0_s_g8j has unconnected port reset
WARNING: [Synth 8-3331] design Conv_S_A_V_4_253_ram has unconnected port addr0[7]
WARNING: [Synth 8-3331] design Conv_S_A_V_4_253_ram has unconnected port addr0[6]
WARNING: [Synth 8-3331] design Conv_S_A_V_4_253_ram has unconnected port addr0[5]
WARNING: [Synth 8-3331] design Conv_S_A_V_4_253_ram has unconnected port addr0[4]
WARNING: [Synth 8-3331] design Conv_S_A_V_4_253_ram has unconnected port addr0[3]
WARNING: [Synth 8-3331] design Conv_S_A_V_4_253_ram has unconnected port addr0[2]
WARNING: [Synth 8-3331] design Conv_S_A_V_4_253_ram has unconnected port addr0[1]
WARNING: [Synth 8-3331] design Conv_S_A_V_4_253_ram has unconnected port addr0[0]
WARNING: [Synth 8-3331] design Conv_S_A_V_4_253_ram has unconnected port ce0
WARNING: [Synth 8-3331] design Conv_S_A_V_4_253_ram has unconnected port d0[15]
WARNING: [Synth 8-3331] design Conv_S_A_V_4_253_ram has unconnected port d0[14]
WARNING: [Synth 8-3331] design Conv_S_A_V_4_253_ram has unconnected port d0[13]
WARNING: [Synth 8-3331] design Conv_S_A_V_4_253_ram has unconnected port d0[12]
WARNING: [Synth 8-3331] design Conv_S_A_V_4_253_ram has unconnected port d0[11]
WARNING: [Synth 8-3331] design Conv_S_A_V_4_253_ram has unconnected port d0[10]
WARNING: [Synth 8-3331] design Conv_S_A_V_4_253_ram has unconnected port d0[9]
WARNING: [Synth 8-3331] design Conv_S_A_V_4_253_ram has unconnected port d0[8]
WARNING: [Synth 8-3331] design Conv_S_A_V_4_253_ram has unconnected port d0[7]
WARNING: [Synth 8-3331] design Conv_S_A_V_4_253_ram has unconnected port d0[6]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 746.910 ; gain = 364.570
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 746.910 ; gain = 364.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 746.910 ; gain = 364.570
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ip/ultra_ultra_0_0/constraints/ultra_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ip/ultra_ultra_0_0/constraints/ultra_ooc.xdc] for cell 'inst'
Parsing XDC File [E:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.runs/ultra_ultra_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.runs/ultra_ultra_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1307.098 ; gain = 18.621
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:07 ; elapsed = 00:01:20 . Memory (MB): peak = 1308.113 ; gain = 925.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:07 ; elapsed = 00:01:20 . Memory (MB): peak = 1308.113 ; gain = 925.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  E:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.runs/ultra_ultra_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:07 ; elapsed = 00:01:20 . Memory (MB): peak = 1308.113 ; gain = 925.773
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element a_reg_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/ultra_mul_mul_16scud.v:19]
WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/ultra_mul_mul_16scud.v:20]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_s_fu_112_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element m_reg_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/ultra_mac_muladd_eOg.v:33]
WARNING: [Synth 8-6014] Unused sequential element a_reg_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/ultra_mac_muladd_eOg.v:32]
WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/ultra_mac_muladd_eOg.v:32]
WARNING: [Synth 8-6014] Unused sequential element a_reg_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/ultra_mul_mul_16sfYi.v:19]
WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/ultra_mul_mul_16sfYi.v:20]
INFO: [Synth 8-4471] merging register 'B_V_4_4_addr_1_reg_11107_reg[6:0]' into 'B_V_4_2_addr_1_reg_11097_reg[6:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_S.v:7922]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_A_V_4_load_1_phi_reg_7018_reg[15:0]' into 'ap_phi_reg_pp2_iter1_A_V_4_load_0_phi_reg_6887_reg[15:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_S.v:8022]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_A_V_4_load_2_phi_reg_7149_reg[15:0]' into 'ap_phi_reg_pp2_iter1_A_V_4_load_0_phi_reg_6887_reg[15:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_S.v:8023]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_A_V_4_load_3_phi_reg_7281_reg[15:0]' into 'ap_phi_reg_pp2_iter1_A_V_4_load_0_phi_reg_6887_reg[15:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_S.v:8024]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_A_V_4_load_4_phi_reg_7414_reg[15:0]' into 'ap_phi_reg_pp2_iter1_A_V_4_load_0_phi_reg_6887_reg[15:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_S.v:8025]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_A_V_4_load_1_phi_reg_7018_reg[15:0]' into 'ap_phi_reg_pp2_iter2_A_V_4_load_0_phi_reg_6887_reg[15:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_S.v:8032]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_A_V_4_load_2_phi_reg_7149_reg[15:0]' into 'ap_phi_reg_pp2_iter2_A_V_4_load_0_phi_reg_6887_reg[15:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_S.v:8033]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_A_V_4_load_3_phi_reg_7281_reg[15:0]' into 'ap_phi_reg_pp2_iter2_A_V_4_load_0_phi_reg_6887_reg[15:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_S.v:8034]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_A_V_4_load_4_phi_reg_7414_reg[15:0]' into 'ap_phi_reg_pp2_iter2_A_V_4_load_0_phi_reg_6887_reg[15:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_S.v:8035]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter3_A_V_4_load_1_phi_reg_7018_reg[15:0]' into 'ap_phi_reg_pp2_iter3_A_V_4_load_0_phi_reg_6887_reg[15:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_S.v:8042]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter3_A_V_4_load_2_phi_reg_7149_reg[15:0]' into 'ap_phi_reg_pp2_iter3_A_V_4_load_0_phi_reg_6887_reg[15:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_S.v:8043]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter3_A_V_4_load_3_phi_reg_7281_reg[15:0]' into 'ap_phi_reg_pp2_iter3_A_V_4_load_0_phi_reg_6887_reg[15:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_S.v:8044]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter3_A_V_4_load_4_phi_reg_7414_reg[15:0]' into 'ap_phi_reg_pp2_iter3_A_V_4_load_0_phi_reg_6887_reg[15:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_S.v:8045]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter4_A_V_4_load_1_phi_reg_7018_reg[15:0]' into 'ap_phi_reg_pp2_iter4_A_V_4_load_0_phi_reg_6887_reg[15:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_S.v:8052]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter4_A_V_4_load_2_phi_reg_7149_reg[15:0]' into 'ap_phi_reg_pp2_iter4_A_V_4_load_0_phi_reg_6887_reg[15:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_S.v:8053]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter4_A_V_4_load_3_phi_reg_7281_reg[15:0]' into 'ap_phi_reg_pp2_iter4_A_V_4_load_0_phi_reg_6887_reg[15:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_S.v:8054]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter4_A_V_4_load_4_phi_reg_7414_reg[15:0]' into 'ap_phi_reg_pp2_iter4_A_V_4_load_0_phi_reg_6887_reg[15:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_S.v:8055]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter5_A_V_4_load_1_phi_reg_7018_reg[15:0]' into 'ap_phi_reg_pp2_iter5_A_V_4_load_0_phi_reg_6887_reg[15:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_S.v:8062]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter5_A_V_4_load_2_phi_reg_7149_reg[15:0]' into 'ap_phi_reg_pp2_iter5_A_V_4_load_0_phi_reg_6887_reg[15:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_S.v:8063]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter5_A_V_4_load_3_phi_reg_7281_reg[15:0]' into 'ap_phi_reg_pp2_iter5_A_V_4_load_0_phi_reg_6887_reg[15:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_S.v:8064]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter5_A_V_4_load_4_phi_reg_7414_reg[15:0]' into 'ap_phi_reg_pp2_iter5_A_V_4_load_0_phi_reg_6887_reg[15:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_S.v:8065]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter6_A_V_4_load_1_phi_reg_7018_reg[15:0]' into 'ap_phi_reg_pp2_iter6_A_V_4_load_0_phi_reg_6887_reg[15:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_S.v:8072]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter6_A_V_4_load_2_phi_reg_7149_reg[15:0]' into 'ap_phi_reg_pp2_iter6_A_V_4_load_0_phi_reg_6887_reg[15:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_S.v:8073]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter6_A_V_4_load_3_phi_reg_7281_reg[15:0]' into 'ap_phi_reg_pp2_iter6_A_V_4_load_0_phi_reg_6887_reg[15:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_S.v:8074]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter6_A_V_4_load_4_phi_reg_7414_reg[15:0]' into 'ap_phi_reg_pp2_iter6_A_V_4_load_0_phi_reg_6887_reg[15:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_S.v:8075]
INFO: [Synth 8-4471] merging register 'tmp_98_35_t_mid2_reg_9769_pp2_iter5_reg_reg[0:0]' into 'tmp_98_35_t_mid2_reg_9769_pp2_iter4_reg_reg[0:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_S.v:16533]
WARNING: [Synth 8-6014] Unused sequential element B_V_4_4_addr_1_reg_11107_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_S.v:7922]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_A_V_4_load_1_phi_reg_7018_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_S.v:8022]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_A_V_4_load_2_phi_reg_7149_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_S.v:8023]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_A_V_4_load_3_phi_reg_7281_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_S.v:8024]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_A_V_4_load_4_phi_reg_7414_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_S.v:8025]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_A_V_4_load_1_phi_reg_7018_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_S.v:8032]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_A_V_4_load_2_phi_reg_7149_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_S.v:8033]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_A_V_4_load_3_phi_reg_7281_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_S.v:8034]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_A_V_4_load_4_phi_reg_7414_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_S.v:8035]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_A_V_4_load_1_phi_reg_7018_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_S.v:8042]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_A_V_4_load_2_phi_reg_7149_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_S.v:8043]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_A_V_4_load_3_phi_reg_7281_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_S.v:8044]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_A_V_4_load_4_phi_reg_7414_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_S.v:8045]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter4_A_V_4_load_1_phi_reg_7018_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_S.v:8052]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter4_A_V_4_load_2_phi_reg_7149_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_S.v:8053]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter4_A_V_4_load_3_phi_reg_7281_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_S.v:8054]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter4_A_V_4_load_4_phi_reg_7414_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_S.v:8055]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter5_A_V_4_load_1_phi_reg_7018_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_S.v:8062]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter5_A_V_4_load_2_phi_reg_7149_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_S.v:8063]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter5_A_V_4_load_3_phi_reg_7281_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_S.v:8064]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter5_A_V_4_load_4_phi_reg_7414_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_S.v:8065]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter6_A_V_4_load_1_phi_reg_7018_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_S.v:8072]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter6_A_V_4_load_2_phi_reg_7149_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_S.v:8073]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter6_A_V_4_load_3_phi_reg_7281_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_S.v:8074]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter6_A_V_4_load_4_phi_reg_7414_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_S.v:8075]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_57_mid2_v_reg_9685_pp1_iter1_reg_reg' and it is trimmed from '9' to '8' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_S.v:8135]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_60_reg_12312_reg' and it is trimmed from '8' to '7' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_S.v:8686]
WARNING: [Synth 8-3936] Found unconnected internal register 'i1_reg_7603_pp4_iter1_reg_reg' and it is trimmed from '5' to '4' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_S.v:8095]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_71_reg_9812_reg' and it is trimmed from '8' to '7' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_S.v:8698]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_63_mid2_reg_9789_pp2_iter10_reg_reg' and it is trimmed from '5' to '4' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_S.v:7974]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_63_mid2_reg_9789_pp2_iter9_reg_reg' and it is trimmed from '5' to '4' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_S.v:7974]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_63_mid2_reg_9789_pp2_iter8_reg_reg' and it is trimmed from '5' to '4' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_S.v:7980]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_63_mid2_reg_9789_pp2_iter7_reg_reg' and it is trimmed from '5' to '4' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_S.v:7979]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_63_mid2_reg_9789_pp2_iter6_reg_reg' and it is trimmed from '5' to '4' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_S.v:7978]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_63_mid2_reg_9789_pp2_iter5_reg_reg' and it is trimmed from '5' to '4' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_S.v:7977]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_63_mid2_reg_9789_pp2_iter4_reg_reg' and it is trimmed from '5' to '4' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_S.v:7976]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_s_fu_8253_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_47_fu_8259_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten5_fu_8318_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_8627_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten4_fu_9363_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond6_fu_9526_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten3_fu_8639_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_9381_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond7_fu_8336_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten6_fu_8671_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_9432_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond8_fu_8727_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ifzero_fu_8837_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_s_fu_8253_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_47_fu_8259_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten5_fu_8318_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_8627_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten4_fu_9363_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond6_fu_9526_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten3_fu_8639_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_9381_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond7_fu_8336_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten6_fu_8671_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_9432_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond8_fu_8727_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ifzero_fu_8837_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_98_35_t_mid_fu_8720_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_64_fu_9258_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '4' to '3' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/ultra_urem_4ns_3nxdS.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '4' to '3' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/ultra_urem_4ns_3nxdS.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '4' to '3' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/ultra_urem_4ns_3nxdS.v:53]
INFO: [Synth 8-4471] merging register 'ib_cast_mid2_cast_reg_1775_reg[6:6]' into 'ia_cast_mid2_reg_1770_reg[6:6]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Pool_16_63_3_0_s.v:2602]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_24_reg_1810_reg' and it is trimmed from '13' to '12' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Pool_16_63_3_0_s.v:1387]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_9_reg_1633_reg' and it is trimmed from '13' to '12' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Pool_16_63_3_0_s.v:1399]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_20_reg_1675_reg' and it is trimmed from '13' to '12' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Pool_16_63_3_0_s.v:1381]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_flatten1_fu_1086_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten3_fu_1240_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_fu_1379_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1098_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_1283_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten2_fu_1252_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_1143_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_1031_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element tmp_16_reg_1789_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Pool_16_63_3_0_s.v:1369]
WARNING: [Synth 8-6014] Unused sequential element m_reg_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/ultra_mac_muladd_yd2.v:33]
WARNING: [Synth 8-6014] Unused sequential element a_reg_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/ultra_mac_muladd_yd2.v:32]
WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/ultra_mac_muladd_yd2.v:32]
INFO: [Synth 8-4471] merging register 'A_V_10_addr_2_reg_5124_reg[8:0]' into 'A_V_0_addr_2_reg_5077_reg[8:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3326]
INFO: [Synth 8-4471] merging register 'A_V_1164_addr_2_reg_5158_reg[8:0]' into 'A_V_0_addr_2_reg_5077_reg[8:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3330]
INFO: [Synth 8-4471] merging register 'A_V_1164_addr_5_reg_5163_reg[8:0]' into 'A_V_10_addr_5_reg_5142_reg[8:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3331]
INFO: [Synth 8-4471] merging register 'A_V_11_addr_2_reg_5148_reg[8:0]' into 'A_V_0_addr_2_reg_5077_reg[8:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3332]
INFO: [Synth 8-4471] merging register 'A_V_11_addr_5_reg_5153_reg[8:0]' into 'A_V_10_addr_5_reg_5142_reg[8:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3333]
INFO: [Synth 8-4471] merging register 'A_V_12_addr_2_reg_5168_reg[8:0]' into 'A_V_0_addr_2_reg_5077_reg[8:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3334]
INFO: [Synth 8-4471] merging register 'A_V_12_addr_3_reg_5174_reg[8:0]' into 'A_V_10_addr_3_reg_5130_reg[8:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3335]
INFO: [Synth 8-4471] merging register 'A_V_12_addr_4_reg_5180_reg[8:0]' into 'A_V_10_addr_4_reg_5136_reg[8:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3336]
INFO: [Synth 8-4471] merging register 'A_V_12_addr_5_reg_5186_reg[8:0]' into 'A_V_10_addr_5_reg_5142_reg[8:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3337]
INFO: [Synth 8-4471] merging register 'A_V_13_addr_2_reg_5192_reg[8:0]' into 'A_V_0_addr_2_reg_5077_reg[8:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3338]
INFO: [Synth 8-4471] merging register 'A_V_13_addr_5_reg_5197_reg[8:0]' into 'A_V_10_addr_5_reg_5142_reg[8:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3339]
INFO: [Synth 8-4471] merging register 'A_V_14_addr_2_reg_5202_reg[8:0]' into 'A_V_0_addr_2_reg_5077_reg[8:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3340]
INFO: [Synth 8-4471] merging register 'A_V_14_addr_3_reg_5208_reg[8:0]' into 'A_V_10_addr_3_reg_5130_reg[8:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3341]
INFO: [Synth 8-4471] merging register 'A_V_14_addr_4_reg_5214_reg[8:0]' into 'A_V_10_addr_4_reg_5136_reg[8:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3342]
INFO: [Synth 8-4471] merging register 'A_V_14_addr_5_reg_5220_reg[8:0]' into 'A_V_10_addr_5_reg_5142_reg[8:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3343]
INFO: [Synth 8-4471] merging register 'A_V_15_addr_2_reg_5226_reg[8:0]' into 'A_V_0_addr_2_reg_5077_reg[8:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3344]
INFO: [Synth 8-4471] merging register 'A_V_15_addr_5_reg_5231_reg[8:0]' into 'A_V_10_addr_5_reg_5142_reg[8:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3345]
INFO: [Synth 8-4471] merging register 'A_V_16_addr_2_reg_5236_reg[8:0]' into 'A_V_0_addr_2_reg_5077_reg[8:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3346]
INFO: [Synth 8-4471] merging register 'A_V_16_addr_3_reg_5242_reg[8:0]' into 'A_V_10_addr_3_reg_5130_reg[8:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3347]
INFO: [Synth 8-4471] merging register 'A_V_16_addr_4_reg_5248_reg[8:0]' into 'A_V_10_addr_4_reg_5136_reg[8:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3348]
INFO: [Synth 8-4471] merging register 'A_V_16_addr_5_reg_5254_reg[8:0]' into 'A_V_10_addr_5_reg_5142_reg[8:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3349]
INFO: [Synth 8-4471] merging register 'A_V_17_addr_2_reg_5260_reg[8:0]' into 'A_V_0_addr_2_reg_5077_reg[8:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3350]
INFO: [Synth 8-4471] merging register 'A_V_17_addr_5_reg_5265_reg[8:0]' into 'A_V_10_addr_5_reg_5142_reg[8:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3351]
INFO: [Synth 8-4471] merging register 'A_V_18_addr_4_reg_5275_reg[8:0]' into 'A_V_10_addr_4_reg_5136_reg[8:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3352]
INFO: [Synth 8-4471] merging register 'A_V_18_addr_5_reg_5281_reg[8:0]' into 'A_V_10_addr_5_reg_5142_reg[8:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3353]
INFO: [Synth 8-4471] merging register 'A_V_20_addr_5_reg_5307_reg[8:0]' into 'A_V_10_addr_5_reg_5142_reg[8:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3354]
INFO: [Synth 8-4471] merging register 'A_V_2165_addr_2_reg_5312_reg[8:0]' into 'A_V_0_addr_2_reg_5077_reg[8:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3355]
INFO: [Synth 8-4471] merging register 'A_V_2165_addr_3_reg_5318_reg[8:0]' into 'A_V_10_addr_3_reg_5130_reg[8:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3356]
INFO: [Synth 8-4471] merging register 'A_V_3166_addr_2_reg_5329_reg[8:0]' into 'A_V_0_addr_2_reg_5077_reg[8:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3357]
INFO: [Synth 8-4471] merging register 'A_V_3166_addr_5_reg_5334_reg[8:0]' into 'A_V_10_addr_5_reg_5142_reg[8:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3358]
INFO: [Synth 8-4471] merging register 'A_V_4167_addr_2_reg_5339_reg[8:0]' into 'A_V_0_addr_2_reg_5077_reg[8:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3359]
INFO: [Synth 8-4471] merging register 'A_V_4167_addr_3_reg_5345_reg[8:0]' into 'A_V_10_addr_3_reg_5130_reg[8:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3360]
INFO: [Synth 8-4471] merging register 'A_V_4167_addr_4_reg_5351_reg[8:0]' into 'A_V_10_addr_4_reg_5136_reg[8:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3361]
INFO: [Synth 8-4471] merging register 'A_V_4167_addr_5_reg_5357_reg[8:0]' into 'A_V_10_addr_5_reg_5142_reg[8:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3362]
INFO: [Synth 8-4471] merging register 'A_V_5168_addr_2_reg_5363_reg[8:0]' into 'A_V_0_addr_2_reg_5077_reg[8:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3363]
INFO: [Synth 8-4471] merging register 'A_V_5168_addr_5_reg_5368_reg[8:0]' into 'A_V_10_addr_5_reg_5142_reg[8:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3364]
INFO: [Synth 8-4471] merging register 'A_V_6169_addr_2_reg_5373_reg[8:0]' into 'A_V_0_addr_2_reg_5077_reg[8:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3365]
INFO: [Synth 8-4471] merging register 'A_V_6169_addr_3_reg_5379_reg[8:0]' into 'A_V_10_addr_3_reg_5130_reg[8:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3366]
INFO: [Synth 8-4471] merging register 'A_V_6169_addr_4_reg_5385_reg[8:0]' into 'A_V_10_addr_4_reg_5136_reg[8:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3367]
INFO: [Synth 8-4471] merging register 'A_V_6169_addr_5_reg_5391_reg[8:0]' into 'A_V_10_addr_5_reg_5142_reg[8:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3368]
INFO: [Synth 8-4471] merging register 'A_V_7170_addr_2_reg_5397_reg[8:0]' into 'A_V_0_addr_2_reg_5077_reg[8:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3369]
INFO: [Synth 8-4471] merging register 'A_V_7170_addr_5_reg_5402_reg[8:0]' into 'A_V_10_addr_5_reg_5142_reg[8:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3370]
INFO: [Synth 8-4471] merging register 'A_V_8_addr_2_reg_5407_reg[8:0]' into 'A_V_0_addr_2_reg_5077_reg[8:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3371]
INFO: [Synth 8-4471] merging register 'A_V_8_addr_3_reg_5413_reg[8:0]' into 'A_V_10_addr_3_reg_5130_reg[8:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3372]
INFO: [Synth 8-4471] merging register 'A_V_8_addr_4_reg_5419_reg[8:0]' into 'A_V_10_addr_4_reg_5136_reg[8:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3373]
INFO: [Synth 8-4471] merging register 'A_V_8_addr_5_reg_5425_reg[8:0]' into 'A_V_10_addr_5_reg_5142_reg[8:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3374]
INFO: [Synth 8-4471] merging register 'A_V_9_addr_2_reg_5431_reg[8:0]' into 'A_V_0_addr_2_reg_5077_reg[8:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3375]
INFO: [Synth 8-4471] merging register 'A_V_9_addr_5_reg_5436_reg[8:0]' into 'A_V_10_addr_5_reg_5142_reg[8:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3376]
INFO: [Synth 8-4471] merging register 'B_V_1171_addr_2_reg_5461_reg[11:0]' into 'B_V_0_addr_2_reg_5441_reg[11:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3379]
INFO: [Synth 8-4471] merging register 'B_V_1171_addr_4_reg_5471_reg[11:0]' into 'B_V_0_addr_4_reg_5451_reg[11:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3380]
INFO: [Synth 8-4471] merging register 'B_V_2172_addr_4_reg_5491_reg[11:0]' into 'B_V_0_addr_4_reg_5451_reg[11:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3382]
INFO: [Synth 8-4471] merging register 'B_V_3173_addr_3_reg_5506_reg[11:0]' into 'B_V_2172_addr_3_reg_5486_reg[11:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3383]
INFO: [Synth 8-4471] merging register 'B_V_3173_addr_4_reg_5511_reg[11:0]' into 'B_V_0_addr_4_reg_5451_reg[11:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3384]
INFO: [Synth 8-4471] merging register 'B_V_4174_addr_3_reg_5526_reg[11:0]' into 'B_V_2172_addr_3_reg_5486_reg[11:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3385]
INFO: [Synth 8-4471] merging register 'A_V_11_addr_3_reg_5570_reg[8:0]' into 'A_V_1164_addr_3_reg_5576_reg[8:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3409]
INFO: [Synth 8-4471] merging register 'A_V_13_addr_3_reg_5587_reg[8:0]' into 'A_V_1164_addr_3_reg_5576_reg[8:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3410]
INFO: [Synth 8-4471] merging register 'A_V_15_addr_3_reg_5598_reg[8:0]' into 'A_V_1164_addr_3_reg_5576_reg[8:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3411]
INFO: [Synth 8-4471] merging register 'A_V_17_addr_3_reg_5609_reg[8:0]' into 'A_V_1164_addr_3_reg_5576_reg[8:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3412]
INFO: [Synth 8-4471] merging register 'A_V_3166_addr_3_reg_5650_reg[8:0]' into 'A_V_1164_addr_3_reg_5576_reg[8:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3413]
INFO: [Synth 8-4471] merging register 'A_V_5168_addr_3_reg_5661_reg[8:0]' into 'A_V_1164_addr_3_reg_5576_reg[8:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3414]
INFO: [Synth 8-4471] merging register 'A_V_7170_addr_3_reg_5672_reg[8:0]' into 'A_V_1164_addr_3_reg_5576_reg[8:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3415]
INFO: [Synth 8-4471] merging register 'A_V_9_addr_3_reg_5683_reg[8:0]' into 'A_V_1164_addr_3_reg_5576_reg[8:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3416]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_A_V_load_3_1_phi_reg_2541_reg[15:0]' into 'ap_phi_reg_pp2_iter1_A_V_load_1_1_phi_reg_2493_reg[15:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3731]
INFO: [Synth 8-4471] merging register 'tmp_240_0_35_t_mid2_reg_4966_pp2_iter1_reg_reg[0:0]' into 'tmp_240_0_35_t_mid2_reg_4966_reg[0:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:7501]
WARNING: [Synth 8-6014] Unused sequential element A_V_10_addr_2_reg_5124_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3326]
WARNING: [Synth 8-6014] Unused sequential element A_V_1164_addr_2_reg_5158_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3330]
WARNING: [Synth 8-6014] Unused sequential element A_V_1164_addr_5_reg_5163_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3331]
WARNING: [Synth 8-6014] Unused sequential element A_V_11_addr_2_reg_5148_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3332]
WARNING: [Synth 8-6014] Unused sequential element A_V_11_addr_5_reg_5153_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3333]
WARNING: [Synth 8-6014] Unused sequential element A_V_12_addr_2_reg_5168_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3334]
WARNING: [Synth 8-6014] Unused sequential element A_V_12_addr_3_reg_5174_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3335]
WARNING: [Synth 8-6014] Unused sequential element A_V_12_addr_4_reg_5180_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3336]
WARNING: [Synth 8-6014] Unused sequential element A_V_12_addr_5_reg_5186_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3337]
WARNING: [Synth 8-6014] Unused sequential element A_V_13_addr_2_reg_5192_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3338]
WARNING: [Synth 8-6014] Unused sequential element A_V_13_addr_5_reg_5197_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3339]
WARNING: [Synth 8-6014] Unused sequential element A_V_14_addr_2_reg_5202_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3340]
WARNING: [Synth 8-6014] Unused sequential element A_V_14_addr_3_reg_5208_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3341]
WARNING: [Synth 8-6014] Unused sequential element A_V_14_addr_4_reg_5214_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3342]
WARNING: [Synth 8-6014] Unused sequential element A_V_14_addr_5_reg_5220_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3343]
WARNING: [Synth 8-6014] Unused sequential element A_V_15_addr_2_reg_5226_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3344]
WARNING: [Synth 8-6014] Unused sequential element A_V_15_addr_5_reg_5231_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3345]
WARNING: [Synth 8-6014] Unused sequential element A_V_16_addr_2_reg_5236_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3346]
WARNING: [Synth 8-6014] Unused sequential element A_V_16_addr_3_reg_5242_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3347]
WARNING: [Synth 8-6014] Unused sequential element A_V_16_addr_4_reg_5248_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3348]
WARNING: [Synth 8-6014] Unused sequential element A_V_16_addr_5_reg_5254_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3349]
WARNING: [Synth 8-6014] Unused sequential element A_V_17_addr_2_reg_5260_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3350]
WARNING: [Synth 8-6014] Unused sequential element A_V_17_addr_5_reg_5265_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3351]
WARNING: [Synth 8-6014] Unused sequential element A_V_18_addr_4_reg_5275_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3352]
WARNING: [Synth 8-6014] Unused sequential element A_V_18_addr_5_reg_5281_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3353]
WARNING: [Synth 8-6014] Unused sequential element A_V_20_addr_5_reg_5307_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3354]
WARNING: [Synth 8-6014] Unused sequential element A_V_2165_addr_2_reg_5312_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3355]
WARNING: [Synth 8-6014] Unused sequential element A_V_2165_addr_3_reg_5318_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3356]
WARNING: [Synth 8-6014] Unused sequential element A_V_3166_addr_2_reg_5329_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3357]
WARNING: [Synth 8-6014] Unused sequential element A_V_3166_addr_5_reg_5334_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3358]
WARNING: [Synth 8-6014] Unused sequential element A_V_4167_addr_2_reg_5339_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3359]
WARNING: [Synth 8-6014] Unused sequential element A_V_4167_addr_3_reg_5345_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3360]
WARNING: [Synth 8-6014] Unused sequential element A_V_4167_addr_4_reg_5351_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3361]
WARNING: [Synth 8-6014] Unused sequential element A_V_4167_addr_5_reg_5357_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3362]
WARNING: [Synth 8-6014] Unused sequential element A_V_5168_addr_2_reg_5363_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3363]
WARNING: [Synth 8-6014] Unused sequential element A_V_5168_addr_5_reg_5368_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3364]
WARNING: [Synth 8-6014] Unused sequential element A_V_6169_addr_2_reg_5373_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3365]
WARNING: [Synth 8-6014] Unused sequential element A_V_6169_addr_3_reg_5379_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3366]
WARNING: [Synth 8-6014] Unused sequential element A_V_6169_addr_4_reg_5385_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3367]
WARNING: [Synth 8-6014] Unused sequential element A_V_6169_addr_5_reg_5391_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3368]
WARNING: [Synth 8-6014] Unused sequential element A_V_7170_addr_2_reg_5397_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3369]
WARNING: [Synth 8-6014] Unused sequential element A_V_7170_addr_5_reg_5402_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3370]
WARNING: [Synth 8-6014] Unused sequential element A_V_8_addr_2_reg_5407_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3371]
WARNING: [Synth 8-6014] Unused sequential element A_V_8_addr_3_reg_5413_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3372]
WARNING: [Synth 8-6014] Unused sequential element A_V_8_addr_4_reg_5419_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3373]
WARNING: [Synth 8-6014] Unused sequential element A_V_8_addr_5_reg_5425_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3374]
WARNING: [Synth 8-6014] Unused sequential element A_V_9_addr_2_reg_5431_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3375]
WARNING: [Synth 8-6014] Unused sequential element A_V_9_addr_5_reg_5436_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3376]
WARNING: [Synth 8-6014] Unused sequential element B_V_1171_addr_2_reg_5461_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3379]
WARNING: [Synth 8-6014] Unused sequential element B_V_1171_addr_4_reg_5471_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3380]
WARNING: [Synth 8-6014] Unused sequential element B_V_2172_addr_4_reg_5491_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3382]
WARNING: [Synth 8-6014] Unused sequential element B_V_3173_addr_3_reg_5506_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3383]
WARNING: [Synth 8-6014] Unused sequential element B_V_3173_addr_4_reg_5511_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3384]
WARNING: [Synth 8-6014] Unused sequential element B_V_4174_addr_3_reg_5526_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3385]
WARNING: [Synth 8-6014] Unused sequential element A_V_11_addr_3_reg_5570_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3409]
WARNING: [Synth 8-6014] Unused sequential element A_V_13_addr_3_reg_5587_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3410]
WARNING: [Synth 8-6014] Unused sequential element A_V_15_addr_3_reg_5598_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3411]
WARNING: [Synth 8-6014] Unused sequential element A_V_17_addr_3_reg_5609_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3412]
WARNING: [Synth 8-6014] Unused sequential element A_V_3166_addr_3_reg_5650_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3413]
WARNING: [Synth 8-6014] Unused sequential element A_V_5168_addr_3_reg_5661_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3414]
WARNING: [Synth 8-6014] Unused sequential element A_V_7170_addr_3_reg_5672_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3415]
WARNING: [Synth 8-6014] Unused sequential element A_V_9_addr_3_reg_5683_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3416]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_A_V_load_3_1_phi_reg_2541_reg was removed.  [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3731]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_89_reg_4900_reg' and it is trimmed from '10' to '9' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:4452]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_86_reg_6791_reg' and it is trimmed from '13' to '12' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:4446]
WARNING: [Synth 8-3936] Found unconnected internal register 'i1_reg_2671_pp4_iter1_reg_reg' and it is trimmed from '6' to '5' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3832]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_114_reg_5072_reg' and it is trimmed from '13' to '12' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:4396]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_113_reg_5067_reg' and it is trimmed from '13' to '12' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:4395]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_112_reg_5062_reg' and it is trimmed from '13' to '12' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:4394]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_111_reg_5057_reg' and it is trimmed from '13' to '12' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:4393]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_110_reg_5052_reg' and it is trimmed from '13' to '12' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:4392]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_109_reg_5017_reg' and it is trimmed from '11' to '10' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:4381]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_159_mid2_reg_4997_pp2_iter2_reg_reg' and it is trimmed from '6' to '5' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:4416]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_159_mid2_reg_4997_pp2_iter1_reg_reg' and it is trimmed from '6' to '5' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:4415]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_106_reg_5047_reg' and it is trimmed from '10' to '9' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:4391]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_103_reg_5032_reg' and it is trimmed from '10' to '9' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:4388]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_s_fu_3178_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_71_fu_3184_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten9_fu_3243_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten11_fu_3387_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_4326_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_4574_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten7_fu_4338_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten10_fu_3255_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten13_fu_3423_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten12_fu_3399_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond11_fu_3411_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_4381_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond9_fu_4443_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond10_fu_3300_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ifzero_fu_3860_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_3178_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_71_fu_3184_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten9_fu_3243_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten11_fu_3387_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_4326_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_4574_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten7_fu_4338_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten10_fu_3255_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten13_fu_3423_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten12_fu_3399_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond11_fu_3411_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_4381_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond9_fu_4443_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond10_fu_3300_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ifzero_fu_3860_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tmp_237_1_mid2_v_v_c_fu_3614_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_240_0_35_t_mid_fu_3486_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_108_reg_5012" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_119_fu_4221_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'A_V_2_1_addr_1_reg_2835_reg[8:0]' into 'A_V_2_0_addr_1_reg_2820_reg[8:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_1.v:2011]
INFO: [Synth 8-4471] merging register 'A_V_2_2_addr_1_reg_2850_reg[8:0]' into 'A_V_2_0_addr_1_reg_2820_reg[8:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_1.v:2013]
INFO: [Synth 8-4471] merging register 'A_V_2_2_addr_2_reg_2855_reg[8:0]' into 'A_V_2_1_addr_2_reg_2840_reg[8:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_1.v:2014]
INFO: [Synth 8-4471] merging register 'A_V_2_3_addr_1_reg_2867_reg[8:0]' into 'A_V_2_0_addr_1_reg_2820_reg[8:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_1.v:2016]
INFO: [Synth 8-4471] merging register 'A_V_2_3_addr_2_reg_2872_reg[8:0]' into 'A_V_2_1_addr_2_reg_2840_reg[8:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_1.v:2017]
INFO: [Synth 8-4471] merging register 'A_V_2_3_addr_3_reg_2878_reg[8:0]' into 'A_V_2_2_addr_3_reg_2861_reg[8:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_1.v:2018]
INFO: [Synth 8-4471] merging register 'A_V_2_4_addr_1_reg_2884_reg[8:0]' into 'A_V_2_0_addr_1_reg_2820_reg[8:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_1.v:2019]
INFO: [Synth 8-4471] merging register 'A_V_2_4_addr_2_reg_2889_reg[8:0]' into 'A_V_2_1_addr_2_reg_2840_reg[8:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_1.v:2020]
INFO: [Synth 8-4471] merging register 'A_V_2_4_addr_3_reg_2895_reg[8:0]' into 'A_V_2_2_addr_3_reg_2861_reg[8:0]' [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_1.v:2021]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_187_reg_2679_reg' and it is trimmed from '10' to '9' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_1.v:2560]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_182_reg_3424_reg' and it is trimmed from '14' to '13' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_1.v:2554]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_184_reg_3419_reg' and it is trimmed from '12' to '11' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_1.v:2548]
WARNING: [Synth 8-3936] Found unconnected internal register 'i1_reg_1200_pp4_iter1_reg_reg' and it is trimmed from '7' to '6' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_1.v:2225]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_203_reg_2977_reg' and it is trimmed from '14' to '13' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_1.v:2034]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_202_reg_2972_reg' and it is trimmed from '14' to '13' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_1.v:2033]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_201_reg_2813_reg' and it is trimmed from '14' to '13' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_1.v:2569]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_111_mid2_reg_2792_pp2_iter5_reg_reg' and it is trimmed from '7' to '6' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_1.v:2206]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_111_mid2_reg_2792_pp2_iter4_reg_reg' and it is trimmed from '7' to '6' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_1.v:2205]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_111_mid2_reg_2792_pp2_iter3_reg_reg' and it is trimmed from '7' to '6' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_1.v:2204]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_111_mid2_reg_2792_pp2_iter2_reg_reg' and it is trimmed from '7' to '6' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_1.v:2203]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_197_reg_2808_reg' and it is trimmed from '10' to '9' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_1.v:2568]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_196_reg_2803_reg' and it is trimmed from '10' to '9' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_1.v:2567]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_195_reg_2798_reg' and it is trimmed from '10' to '9' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_1.v:2566]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_s_fu_1374_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_93_fu_1380_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten23_fu_1439_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten25_fu_1594_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_2209_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_2461_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten21_fu_2221_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten24_fu_1451_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ifzero_fu_1918_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten27_fu_1638_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten26_fu_1606_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond17_fu_1626_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten22_fu_2264_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond15_fu_2334_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond16_fu_1496_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_1374_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_93_fu_1380_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten23_fu_1439_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten25_fu_1594_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_2209_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_2461_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten21_fu_2221_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten24_fu_1451_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ifzero_fu_1918_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten27_fu_1638_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten26_fu_1606_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond17_fu_1626_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten22_fu_2264_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond15_fu_2334_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond16_fu_1496_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_112_fu_2104_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_222_reg_2491_reg' and it is trimmed from '10' to '9' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv.v:2416]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_216_reg_3195_reg' and it is trimmed from '14' to '13' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv.v:2410]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_226_reg_3190_reg' and it is trimmed from '12' to '11' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv.v:2404]
WARNING: [Synth 8-3936] Found unconnected internal register 'i1_reg_1061_pp4_iter1_reg_reg' and it is trimmed from '6' to '5' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv.v:2117]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_237_reg_2748_reg' and it is trimmed from '14' to '13' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv.v:1930]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_238_reg_2753_reg' and it is trimmed from '14' to '13' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv.v:1931]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_239_reg_2758_reg' and it is trimmed from '14' to '13' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv.v:1932]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_236_reg_2630_reg' and it is trimmed from '12' to '11' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv.v:2426]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_88_mid2_reg_2604_pp2_iter5_reg_reg' and it is trimmed from '6' to '5' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv.v:2098]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_88_mid2_reg_2604_pp2_iter4_reg_reg' and it is trimmed from '6' to '5' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv.v:2097]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_88_mid2_reg_2604_pp2_iter3_reg_reg' and it is trimmed from '6' to '5' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv.v:2096]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_88_mid2_reg_2604_pp2_iter2_reg_reg' and it is trimmed from '6' to '5' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv.v:2095]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_231_reg_2610_reg' and it is trimmed from '10' to '9' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv.v:2422]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_232_reg_2615_reg' and it is trimmed from '10' to '9' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv.v:2423]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_233_reg_2620_reg' and it is trimmed from '10' to '9' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv.v:2424]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_s_fu_1199_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_70_fu_1205_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten30_fu_1264_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten32_fu_1413_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_2021_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_2273_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten28_fu_2033_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten31_fu_1276_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ifzero_fu_1721_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten34_fu_1457_p2" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_235_reg_2625" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_89_fu_1916_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_148_reg_2315_reg' and it is trimmed from '9' to '8' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_2.v:2308]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_144_reg_2991_reg' and it is trimmed from '12' to '11' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_2.v:2302]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_142_reg_2986_reg' and it is trimmed from '10' to '9' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_2.v:2296]
WARNING: [Synth 8-3936] Found unconnected internal register 'i1_reg_931_pp4_iter1_reg_reg' and it is trimmed from '5' to '4' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_2.v:2018]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_162_reg_2538_reg' and it is trimmed from '12' to '11' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_2.v:1830]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_163_reg_2543_reg' and it is trimmed from '12' to '11' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_2.v:1831]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_164_reg_2548_reg' and it is trimmed from '12' to '11' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_2.v:1832]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_161_reg_2454_reg' and it is trimmed from '10' to '9' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_2.v:2318]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_134_mid2_reg_2428_pp2_iter5_reg_reg' and it is trimmed from '5' to '4' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_2.v:1999]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_134_mid2_reg_2428_pp2_iter4_reg_reg' and it is trimmed from '5' to '4' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_2.v:1998]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_134_mid2_reg_2428_pp2_iter3_reg_reg' and it is trimmed from '5' to '4' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_2.v:1997]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_134_mid2_reg_2428_pp2_iter2_reg_reg' and it is trimmed from '5' to '4' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_2.v:1996]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_158_reg_2444_reg' and it is trimmed from '9' to '8' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_2.v:2316]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_157_reg_2439_reg' and it is trimmed from '9' to '8' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_2.v:2315]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_156_reg_2434_reg' and it is trimmed from '9' to '8' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_2.v:2314]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_135_fu_1742_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_160_reg_2449" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'i_mid2_reg_1804_pp3_iter1_reg_reg' and it is trimmed from '8' to '7' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/FC_144_128_s.v:1548]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_mid2_reg_1804_reg' and it is trimmed from '8' to '7' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/FC_144_128_s.v:1539]
WARNING: [Synth 8-3936] Found unconnected internal register 'i1_reg_804_pp4_iter1_reg_reg' and it is trimmed from '8' to '7' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/FC_144_128_s.v:1650]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_29_mid2_v_reg_1490_pp2_iter3_reg_reg' and it is trimmed from '8' to '7' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/FC_144_128_s.v:1606]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_29_mid2_v_reg_1490_pp2_iter2_reg_reg' and it is trimmed from '8' to '7' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/FC_144_128_s.v:1605]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_29_mid2_v_reg_1490_pp2_iter1_reg_reg' and it is trimmed from '8' to '7' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/FC_144_128_s.v:1573]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'i_mid2_reg_1724_pp3_iter1_reg_reg' and it is trimmed from '4' to '3' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/FC_128_8_s.v:1496]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_mid2_reg_1724_reg' and it is trimmed from '4' to '3' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/FC_128_8_s.v:1487]
WARNING: [Synth 8-3936] Found unconnected internal register 'i1_reg_752_pp4_iter1_reg_reg' and it is trimmed from '4' to '3' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/FC_128_8_s.v:1598]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_43_mid2_v_reg_1430_pp2_iter3_reg_reg' and it is trimmed from '4' to '3' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/FC_128_8_s.v:1554]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_43_mid2_v_reg_1430_pp2_iter2_reg_reg' and it is trimmed from '4' to '3' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/FC_128_8_s.v:1553]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_43_mid2_v_reg_1430_pp2_iter1_reg_reg' and it is trimmed from '4' to '3' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/FC_128_8_s.v:1521]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond2_fu_1271_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_fu_1211_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/fifo_w16_d1024_A.v:93]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5583] The signal ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:24 ; elapsed = 00:01:38 . Memory (MB): peak = 1308.113 ; gain = 925.773
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |Conv_S__GB0   |           1|     35787|
|2     |Conv_S__GB1   |           1|     13642|
|3     |ultra__GCB0   |           1|     37222|
|4     |ultra__GCB1   |           1|     26455|
|5     |ultra__GCB2   |           1|     20959|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 7     
	   3 Input     32 Bit       Adders := 13    
	   2 Input     32 Bit       Adders := 38    
	   2 Input     30 Bit       Adders := 7     
	   2 Input     19 Bit       Adders := 7     
	   2 Input     15 Bit       Adders := 10    
	   2 Input     14 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 9     
	   3 Input     13 Bit       Adders := 4     
	   4 Input     13 Bit       Adders := 2     
	   4 Input     12 Bit       Adders := 3     
	   2 Input     12 Bit       Adders := 6     
	   3 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 11    
	   3 Input     11 Bit       Adders := 3     
	   4 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 32    
	   2 Input      9 Bit       Adders := 11    
	   3 Input      9 Bit       Adders := 2     
	   4 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 20    
	   3 Input      8 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 8     
	   2 Input      6 Bit       Adders := 16    
	   2 Input      5 Bit       Adders := 18    
	   3 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 14    
	   2 Input      3 Bit       Adders := 20    
	   2 Input      2 Bit       Adders := 9     
+---XORs : 
	   2 Input      1 Bit         XORs := 39    
+---Registers : 
	               69 Bit    Registers := 42    
	               36 Bit    Registers := 7     
	               34 Bit    Registers := 14    
	               33 Bit    Registers := 7     
	               32 Bit    Registers := 210   
	               31 Bit    Registers := 1     
	               30 Bit    Registers := 11    
	               29 Bit    Registers := 1     
	               28 Bit    Registers := 4     
	               27 Bit    Registers := 3     
	               19 Bit    Registers := 7     
	               18 Bit    Registers := 25    
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 1233  
	               15 Bit    Registers := 22    
	               14 Bit    Registers := 3     
	               13 Bit    Registers := 27    
	               12 Bit    Registers := 17    
	               11 Bit    Registers := 25    
	               10 Bit    Registers := 27    
	                9 Bit    Registers := 27    
	                8 Bit    Registers := 38    
	                7 Bit    Registers := 33    
	                6 Bit    Registers := 49    
	                5 Bit    Registers := 53    
	                4 Bit    Registers := 89    
	                3 Bit    Registers := 67    
	                2 Bit    Registers := 25    
	                1 Bit    Registers := 717   
+---Multipliers : 
	                34x37  Multipliers := 7     
	                32x32  Multipliers := 12    
+---RAMs : 
	              96K Bit         RAMs := 6     
	              62K Bit         RAMs := 16    
	              40K Bit         RAMs := 5     
	              32K Bit         RAMs := 9     
	              24K Bit         RAMs := 3     
	              16K Bit         RAMs := 9     
	               7K Bit         RAMs := 7     
	               5K Bit         RAMs := 21    
	               4K Bit         RAMs := 9     
	               2K Bit         RAMs := 13    
	               1K Bit         RAMs := 5     
	              256 Bit         RAMs := 17    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 14    
	   3 Input     31 Bit        Muxes := 1     
	  32 Input     31 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 14    
	   3 Input     30 Bit        Muxes := 1     
	  31 Input     30 Bit        Muxes := 1     
	   3 Input     29 Bit        Muxes := 2     
	   2 Input     29 Bit        Muxes := 1     
	  30 Input     29 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   3 Input     28 Bit        Muxes := 4     
	  29 Input     28 Bit        Muxes := 1     
	   3 Input     27 Bit        Muxes := 5     
	   3 Input     26 Bit        Muxes := 3     
	   3 Input     25 Bit        Muxes := 3     
	   2 Input     25 Bit        Muxes := 3     
	   2 Input     24 Bit        Muxes := 3     
	   3 Input     24 Bit        Muxes := 3     
	   3 Input     23 Bit        Muxes := 3     
	   2 Input     23 Bit        Muxes := 1     
	   3 Input     21 Bit        Muxes := 8     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 10    
	   3 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 15    
	   3 Input     19 Bit        Muxes := 8     
	   3 Input     18 Bit        Muxes := 8     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 366   
	   8 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 4     
	   2 Input     13 Bit        Muxes := 14    
	   2 Input     12 Bit        Muxes := 13    
	   2 Input     11 Bit        Muxes := 16    
	   2 Input     10 Bit        Muxes := 23    
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 74    
	   2 Input      8 Bit        Muxes := 110   
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 21    
	   2 Input      6 Bit        Muxes := 30    
	   2 Input      5 Bit        Muxes := 41    
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 36    
	   2 Input      3 Bit        Muxes := 46    
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 360   
	   9 Input      1 Bit        Muxes := 6     
	  10 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Conv_S_A_V_4_4_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__12 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__13 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__14 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__15 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__16 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__17 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__18 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__19 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__20 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__21 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__22 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__23 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__24 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__25 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__26 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__27 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__28 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__29 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__30 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__31 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__32 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__33 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__34 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__35 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__36 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__37 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__38 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__39 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__40 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__41 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__42 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__43 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__44 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__45 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__46 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__47 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__48 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__49 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__50 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__51 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__52 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__53 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__54 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__55 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__56 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__57 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__58 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__59 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__60 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__61 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__62 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__63 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__64 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__65 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__66 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__67 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__68 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__69 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__70 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__71 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__72 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__73 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__74 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__75 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__76 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__77 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__78 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__79 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__80 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__81 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__82 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__83 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__84 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__85 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__86 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__87 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__88 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__89 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__90 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__91 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__92 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__93 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__94 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__95 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__96 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__97 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__98 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__99 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__100 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__101 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__102 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__103 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__104 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__105 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__106 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__107 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__108 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__109 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__110 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__111 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__112 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__113 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__114 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__115 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__116 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__117 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__118 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__119 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__120 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__121 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__122 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__123 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__124 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__125 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__126 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__127 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__128 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__129 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__130 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__131 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__132 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__133 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__134 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__135 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__136 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__137 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__138 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__139 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__140 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__141 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__142 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__143 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__144 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__145 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__146 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__147 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__148 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__149 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__150 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__151 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__152 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__153 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__154 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__155 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__156 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__157 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__158 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__159 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__160 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__161 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__162 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__163 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__164 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__165 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__166 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__167 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__168 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__169 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__170 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__171 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__172 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__173 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__174 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__175 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__176 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__177 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__178 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__179 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__180 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__181 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__182 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__183 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__184 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__185 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__186 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__187 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__188 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__189 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__190 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module ultra_mul_mul_16sfYi_DSP48_2__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ultra_mac_muladd_eOg_DSP48_1__1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module ultra_mul_mul_16scud_DSP48_0__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ultra_mul_mul_16scud_DSP48_0__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ultra_mul_mul_16scud_DSP48_0__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ultra_mul_mul_16scud_DSP48_0__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ultra_mul_mul_16scud_DSP48_0__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ultra_mul_mul_16scud_DSP48_0__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ultra_mul_36ns_34dEe_MulnS_1__1 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 4     
	               36 Bit    Registers := 1     
	               34 Bit    Registers := 1     
+---Multipliers : 
	                34x37  Multipliers := 1     
Module ultra_mul_32s_32sbkb_MulnS_0__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module Conv_S_A_V_4_4_ram__191 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__192 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__193 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__194 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__195 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__196 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__197 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__198 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__199 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__200 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__201 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__202 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__203 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__204 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__205 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__206 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__207 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__208 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__209 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__210 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__211 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__212 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__213 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__214 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__215 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__216 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__217 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__218 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__219 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__220 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__221 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__222 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__223 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__224 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__225 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__226 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__227 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__228 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__229 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__230 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__231 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__232 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__233 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__234 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__235 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__236 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__237 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__238 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__239 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__240 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__241 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__242 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__243 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__244 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__245 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__246 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__247 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__248 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__249 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__250 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__251 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__252 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram__253 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_A_V_4_4_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S_B_V_4_0_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module Conv_S_B_V_4_0_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module Conv_S_B_V_4_0_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module Conv_S_B_V_4_0_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module Conv_S_B_V_4_0_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module Conv_S_bias_V_6_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_S 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 3     
	   2 Input     30 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 5     
	   3 Input      7 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               69 Bit    Registers := 2     
	               34 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 14    
	               30 Bit    Registers := 2     
	               27 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 3     
	               16 Bit    Registers := 279   
	               15 Bit    Registers := 2     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 16    
	                7 Bit    Registers := 8     
	                5 Bit    Registers := 8     
	                4 Bit    Registers := 13    
	                3 Bit    Registers := 6     
	                1 Bit    Registers := 112   
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     30 Bit        Muxes := 2     
	   3 Input     27 Bit        Muxes := 1     
	   3 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     23 Bit        Muxes := 1     
	   3 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 2     
	   3 Input     19 Bit        Muxes := 1     
	   3 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 78    
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 7     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 32    
Module fifo_w16_d1024_A__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module Pool_16_63_3_0_s_g8j_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              62K Bit         RAMs := 1     
Module Pool_16_63_3_0_s_g8j_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              62K Bit         RAMs := 1     
Module Pool_16_63_3_0_s_g8j_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              62K Bit         RAMs := 1     
Module Pool_16_63_3_0_s_g8j_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              62K Bit         RAMs := 1     
Module Pool_16_63_3_0_s_g8j_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              62K Bit         RAMs := 1     
Module Pool_16_63_3_0_s_g8j_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              62K Bit         RAMs := 1     
Module Pool_16_63_3_0_s_g8j_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              62K Bit         RAMs := 1     
Module Pool_16_63_3_0_s_g8j_ram__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              62K Bit         RAMs := 1     
Module Pool_16_63_3_0_s_g8j_ram__9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              62K Bit         RAMs := 1     
Module Pool_16_63_3_0_s_g8j_ram__10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              62K Bit         RAMs := 1     
Module Pool_16_63_3_0_s_g8j_ram__11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              62K Bit         RAMs := 1     
Module Pool_16_63_3_0_s_g8j_ram__12 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              62K Bit         RAMs := 1     
Module Pool_16_63_3_0_s_g8j_ram__13 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              62K Bit         RAMs := 1     
Module Pool_16_63_3_0_s_g8j_ram__14 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              62K Bit         RAMs := 1     
Module Pool_16_63_3_0_s_g8j_ram__15 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              62K Bit         RAMs := 1     
Module Pool_16_63_3_0_s_g8j_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              62K Bit         RAMs := 1     
Module ultra_mux_164_16_wdI 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 15    
Module ultra_mul_32s_32sbkb_MulnS_0__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module ultra_urem_4ns_3nxdS_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 4     
+---Registers : 
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 7     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
Module ultra_urem_4ns_3nxdS_div 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
Module ultra_mul_mul_16scud_DSP48_0__33 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ultra_mul_mul_16scud_DSP48_0__34 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Pool_16_63_3_0_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   4 Input     12 Bit       Adders := 3     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 4     
	               29 Bit    Registers := 1     
	               16 Bit    Registers := 23    
	               15 Bit    Registers := 2     
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 10    
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 11    
	                1 Bit    Registers := 41    
+---Muxes : 
	   3 Input     29 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 1     
	  30 Input     29 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   3 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   3 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 23    
Module Conv_3_bias_V_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_3_B_V_0_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              40K Bit         RAMs := 1     
Module Conv_3_B_V_0_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              40K Bit         RAMs := 1     
Module Conv_3_B_V_0_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              40K Bit         RAMs := 1     
Module Conv_3_B_V_0_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              40K Bit         RAMs := 1     
Module Conv_3_B_V_0_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              40K Bit         RAMs := 1     
Module Conv_3_A_V_4167_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               5K Bit         RAMs := 1     
Module Conv_3_A_V_4167_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               5K Bit         RAMs := 1     
Module Conv_3_A_V_4167_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               5K Bit         RAMs := 1     
Module Conv_3_A_V_4167_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               5K Bit         RAMs := 1     
Module Conv_3_A_V_4167_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               5K Bit         RAMs := 1     
Module Conv_3_A_V_4167_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               5K Bit         RAMs := 1     
Module Conv_3_A_V_4167_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               5K Bit         RAMs := 1     
Module Conv_3_A_V_4167_ram__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               5K Bit         RAMs := 1     
Module Conv_3_A_V_4167_ram__9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               5K Bit         RAMs := 1     
Module Conv_3_A_V_4167_ram__10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               5K Bit         RAMs := 1     
Module Conv_3_A_V_4167_ram__11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               5K Bit         RAMs := 1     
Module Conv_3_A_V_4167_ram__12 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               5K Bit         RAMs := 1     
Module Conv_3_A_V_4167_ram__13 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               5K Bit         RAMs := 1     
Module Conv_3_A_V_4167_ram__14 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               5K Bit         RAMs := 1     
Module Conv_3_A_V_4167_ram__15 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               5K Bit         RAMs := 1     
Module Conv_3_A_V_4167_ram__16 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               5K Bit         RAMs := 1     
Module Conv_3_A_V_4167_ram__17 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               5K Bit         RAMs := 1     
Module Conv_3_A_V_4167_ram__18 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               5K Bit         RAMs := 1     
Module Conv_3_A_V_4167_ram__19 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               5K Bit         RAMs := 1     
Module Conv_3_A_V_4167_ram__20 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               5K Bit         RAMs := 1     
Module Conv_3_A_V_4167_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               5K Bit         RAMs := 1     
Module ultra_mul_32s_32sbkb_MulnS_0__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module ultra_mul_36ns_34dEe_MulnS_1__2 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 4     
	               36 Bit    Registers := 1     
	               34 Bit    Registers := 1     
+---Multipliers : 
	                34x37  Multipliers := 1     
Module ultra_mul_mul_16scud_DSP48_0__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ultra_mul_mul_16scud_DSP48_0__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ultra_mac_muladd_yd2_DSP48_3 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module ultra_mul_mul_16scud_DSP48_0__9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ultra_mul_mul_16scud_DSP48_0__10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ultra_mul_mul_16scud_DSP48_0__11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ultra_mul_mul_16scud_DSP48_0__12 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ultra_mul_mul_16scud_DSP48_0__13 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ultra_mul_mul_16scud_DSP48_0__14 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ultra_mul_mul_16scud_DSP48_0__15 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ultra_mul_mul_16scud_DSP48_0__16 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ultra_mul_mul_16scud_DSP48_0__17 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ultra_mul_mul_16scud_DSP48_0__18 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ultra_mul_mul_16scud_DSP48_0__19 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ultra_mul_mul_16scud_DSP48_0__20 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ultra_mac_muladd_eOg_DSP48_1__2 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module ultra_mul_mul_16scud_DSP48_0__21 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ultra_mul_mul_16scud_DSP48_0__22 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ultra_mul_mul_16scud_DSP48_0__23 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ultra_mul_mul_16scud_DSP48_0__24 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ultra_mul_mul_16scud_DSP48_0__25 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ultra_mul_mul_16scud_DSP48_0__26 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ultra_mul_mul_16scud_DSP48_0__27 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ultra_mul_mul_16scud_DSP48_0__28 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ultra_mul_mul_16scud_DSP48_0__29 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ultra_mul_mul_16scud_DSP48_0__30 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ultra_mul_mul_16scud_DSP48_0__31 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ultra_mul_mul_16scud_DSP48_0__32 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ultra_mul_mul_16sfYi_DSP48_2__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Conv_3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 7     
	   3 Input     32 Bit       Adders := 9     
	   2 Input     30 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 5     
	   3 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 10    
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
+---Registers : 
	               69 Bit    Registers := 2     
	               34 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 44    
	               31 Bit    Registers := 1     
	               30 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	               16 Bit    Registers := 179   
	               15 Bit    Registers := 2     
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 10    
	               11 Bit    Registers := 6     
	               10 Bit    Registers := 5     
	                9 Bit    Registers := 6     
	                6 Bit    Registers := 9     
	                5 Bit    Registers := 27    
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 62    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   3 Input     31 Bit        Muxes := 1     
	  32 Input     31 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 2     
	   3 Input     29 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   3 Input     27 Bit        Muxes := 2     
	   3 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 2     
	   3 Input     19 Bit        Muxes := 1     
	   3 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 13    
	   8 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 4     
	   2 Input     12 Bit        Muxes := 11    
	   2 Input     11 Bit        Muxes := 6     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 23    
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 20    
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 7     
	   2 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 44    
	   9 Input      1 Bit        Muxes := 6     
	  10 Input      1 Bit        Muxes := 4     
Module fifo_w16_d1024_A__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1024_A__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module start_for_Conv_U0_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_Conv_U0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_Conv_1_U0_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_Conv_1_U0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_Conv_3_U0_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_Conv_3_U0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d1024_A__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module Conv_3_bias_V_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_1_B_V_2_0_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              96K Bit         RAMs := 1     
Module Conv_1_B_V_2_0_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              96K Bit         RAMs := 1     
Module Conv_1_B_V_2_0_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              96K Bit         RAMs := 1     
Module Conv_A_V_3_2_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               7K Bit         RAMs := 1     
Module Conv_A_V_3_2_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               7K Bit         RAMs := 1     
Module Conv_A_V_3_2_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               7K Bit         RAMs := 1     
Module Conv_A_V_3_2_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               7K Bit         RAMs := 1     
Module Conv_A_V_3_2_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               7K Bit         RAMs := 1     
Module Conv_A_V_3_2_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               7K Bit         RAMs := 1     
Module Conv_A_V_3_2_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               7K Bit         RAMs := 1     
Module ultra_mul_32s_32sbkb_MulnS_0__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module ultra_mul_36ns_34dEe_MulnS_1__4 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 4     
	               36 Bit    Registers := 1     
	               34 Bit    Registers := 1     
+---Multipliers : 
	                34x37  Multipliers := 1     
Module ultra_mul_mul_16scud_DSP48_0__45 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ultra_mul_mul_16scud_DSP48_0__46 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ultra_mul_mul_16scud_DSP48_0__47 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ultra_mul_mul_16scud_DSP48_0__48 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ultra_mul_mul_16scud_DSP48_0__49 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ultra_mul_mul_16scud_DSP48_0__50 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ultra_mul_mul_16scud_DSP48_0__51 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ultra_mul_mul_16scud_DSP48_0__52 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ultra_mul_mul_16scud_DSP48_0__53 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ultra_mul_mul_16scud_DSP48_0__54 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ultra_mac_muladd_eOg_DSP48_1__4 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module ultra_mul_mul_16sfYi_DSP48_2__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Conv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 7     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     30 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 3     
	   3 Input     13 Bit       Adders := 3     
	   4 Input     13 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 3     
	   4 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 8     
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
+---Registers : 
	               69 Bit    Registers := 2     
	               34 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 20    
	               30 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	               16 Bit    Registers := 49    
	               15 Bit    Registers := 5     
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 12    
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 7     
	                7 Bit    Registers := 8     
	                6 Bit    Registers := 9     
	                5 Bit    Registers := 5     
	                3 Bit    Registers := 19    
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 81    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     30 Bit        Muxes := 2     
	   3 Input     28 Bit        Muxes := 1     
	   3 Input     26 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   3 Input     24 Bit        Muxes := 1     
	   3 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 2     
	   3 Input     19 Bit        Muxes := 1     
	   3 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 7     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 19    
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 13    
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 34    
	   6 Input      1 Bit        Muxes := 1     
Module Conv_1_bias_V_8_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_1_B_V_2_0_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              96K Bit         RAMs := 1     
Module Conv_1_B_V_2_0_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              96K Bit         RAMs := 1     
Module Conv_1_B_V_2_0_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              96K Bit         RAMs := 1     
Module Conv_1_A_V_2_2_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module Conv_1_A_V_2_2_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module Conv_1_A_V_2_2_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module Conv_1_A_V_2_2_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module Conv_1_A_V_2_2_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module Conv_1_A_V_2_2_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module Conv_1_A_V_2_2_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module Conv_1_A_V_2_2_ram__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module Conv_1_A_V_2_2_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module ultra_mul_32s_32sbkb_MulnS_0__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module ultra_mul_36ns_34dEe_MulnS_1__3 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 4     
	               36 Bit    Registers := 1     
	               34 Bit    Registers := 1     
+---Multipliers : 
	                34x37  Multipliers := 1     
Module ultra_mul_mul_16scud_DSP48_0__35 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ultra_mul_mul_16scud_DSP48_0__36 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ultra_mul_mul_16scud_DSP48_0__37 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ultra_mul_mul_16scud_DSP48_0__38 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ultra_mul_mul_16scud_DSP48_0__39 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ultra_mul_mul_16scud_DSP48_0__40 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ultra_mul_mul_16scud_DSP48_0__41 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ultra_mul_mul_16scud_DSP48_0__42 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ultra_mul_mul_16scud_DSP48_0__43 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ultra_mul_mul_16scud_DSP48_0__44 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ultra_mac_muladd_eOg_DSP48_1__3 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module ultra_mul_mul_16sfYi_DSP48_2__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Conv_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 7     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     30 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 5     
	   3 Input     13 Bit       Adders := 1     
	   4 Input     13 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 4     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
+---Registers : 
	               69 Bit    Registers := 2     
	               34 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 20    
	               30 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 55    
	               15 Bit    Registers := 5     
	               13 Bit    Registers := 11    
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 7     
	                7 Bit    Registers := 9     
	                6 Bit    Registers := 13    
	                4 Bit    Registers := 14    
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 81    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     30 Bit        Muxes := 2     
	   3 Input     28 Bit        Muxes := 1     
	   3 Input     26 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   3 Input     24 Bit        Muxes := 1     
	   3 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 2     
	   3 Input     19 Bit        Muxes := 1     
	   3 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 23    
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 7     
	   2 Input      6 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 34    
	   8 Input      1 Bit        Muxes := 1     
Module start_for_Conv_2_U0_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_Conv_2_U0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d1024_A__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1024_A__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module ultra_mul_32s_32sbkb_MulnS_0__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module ultra_mul_32s_32sbkb_MulnS_0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module ultra_mul_mul_16scud_DSP48_0__73 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ultra_mul_mul_16scud_DSP48_0__74 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ultra_mul_mul_16scud_DSP48_0__75 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ultra_mul_mul_16scud_DSP48_0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module AXI_DMA_MASTER 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 9     
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 8     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 20    
+---Muxes : 
	   3 Input     30 Bit        Muxes := 1     
	  31 Input     30 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   3 Input     20 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
Module fifo_w16_d1024_A__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1024_A__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1024_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module start_for_Conv_S_U0_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_Conv_S_U0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_Pool_16WhU_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_Pool_16WhU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module FC_128_8_s_bias_VUhA_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module FC_144_128_s_A_V_Aem_ram__10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module FC_144_128_s_A_V_Aem_ram__11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module FC_144_128_s_A_V_Aem_ram__12 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module FC_144_128_s_A_V_Aem_ram__13 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module FC_144_128_s_A_V_Aem_ram__14 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module FC_144_128_s_A_V_Aem_ram__15 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module FC_144_128_s_A_V_Aem_ram__16 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module FC_144_128_s_A_V_Aem_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module FC_128_8_s_B_V_5_0_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module FC_128_8_s_B_V_5_0_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module FC_128_8_s_B_V_5_0_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module FC_128_8_s_B_V_5_0_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module FC_128_8_s_B_V_5_0_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module FC_128_8_s_B_V_5_0_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module FC_128_8_s_B_V_5_0_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module FC_128_8_s_B_V_5_0_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module ultra_mul_32s_32sbkb_MulnS_0__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module ultra_mux_832_16_VhK__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 7     
Module ultra_mux_832_16_VhK 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 7     
Module ultra_mul_36ns_34dEe_MulnS_1 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 4     
	               36 Bit    Registers := 1     
	               34 Bit    Registers := 1     
+---Multipliers : 
	                34x37  Multipliers := 1     
Module ultra_mul_mul_16scud_DSP48_0__71 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ultra_mul_mul_16scud_DSP48_0__72 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ultra_mac_muladd_Thq_DSP48_4 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module ultra_mul_mul_16sfYi_DSP48_2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module FC_128_8_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     30 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               69 Bit    Registers := 2     
	               34 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 6     
	               30 Bit    Registers := 2     
	               27 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 3     
	               16 Bit    Registers := 25    
	               15 Bit    Registers := 2     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 5     
	                4 Bit    Registers := 17    
	                3 Bit    Registers := 6     
	                1 Bit    Registers := 78    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     30 Bit        Muxes := 2     
	   3 Input     27 Bit        Muxes := 1     
	   3 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     23 Bit        Muxes := 1     
	   3 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 2     
	   3 Input     19 Bit        Muxes := 1     
	   3 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 28    
Module FC_144_128_s_biaszec_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module FC_144_128_s_A_V_Aem_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module FC_144_128_s_A_V_Aem_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module FC_144_128_s_A_V_Aem_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module FC_144_128_s_A_V_Aem_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module FC_144_128_s_A_V_Aem_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module FC_144_128_s_A_V_Aem_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module FC_144_128_s_A_V_Aem_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module FC_144_128_s_A_V_Aem_ram__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module FC_144_128_s_A_V_Aem_ram__9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module FC_144_128_s_B_V_JfO_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module FC_144_128_s_B_V_JfO_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module FC_144_128_s_B_V_JfO_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module FC_144_128_s_B_V_JfO_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module FC_144_128_s_B_V_JfO_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module FC_144_128_s_B_V_JfO_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module FC_144_128_s_B_V_JfO_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module FC_144_128_s_B_V_JfO_ram__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module FC_144_128_s_B_V_JfO_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ultra_mul_32s_32sbkb_MulnS_0__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module ultra_mux_932_16_Shg__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
Module ultra_mux_932_16_Shg 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
Module ultra_mul_36ns_34dEe_MulnS_1__6 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 4     
	               36 Bit    Registers := 1     
	               34 Bit    Registers := 1     
+---Multipliers : 
	                34x37  Multipliers := 1     
Module ultra_mul_mul_16scud_DSP48_0__69 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ultra_mul_mul_16scud_DSP48_0__70 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ultra_mac_muladd_Thq_DSP48_4__1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module ultra_mul_mul_16sfYi_DSP48_2__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module FC_144_128_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     30 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 7     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               69 Bit    Registers := 2     
	               34 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 6     
	               30 Bit    Registers := 2     
	               27 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 3     
	               16 Bit    Registers := 27    
	               15 Bit    Registers := 2     
	                8 Bit    Registers := 10    
	                7 Bit    Registers := 6     
	                4 Bit    Registers := 12    
	                1 Bit    Registers := 78    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     30 Bit        Muxes := 2     
	   3 Input     27 Bit        Muxes := 1     
	   3 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     23 Bit        Muxes := 1     
	   3 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 2     
	   3 Input     19 Bit        Muxes := 1     
	   3 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 7     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 28    
Module Conv_S_bias_V_6_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Conv_2_B_V_1_0_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              24K Bit         RAMs := 1     
Module Conv_2_B_V_1_0_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              24K Bit         RAMs := 1     
Module Conv_2_B_V_1_0_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              24K Bit         RAMs := 1     
Module Conv_2_A_V_1_2_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module Conv_2_A_V_1_2_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module Conv_2_A_V_1_2_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module Conv_2_A_V_1_2_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module Conv_2_A_V_1_2_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module ultra_mul_32s_32sbkb_MulnS_0__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module ultra_mul_36ns_34dEe_MulnS_1__5 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 4     
	               36 Bit    Registers := 1     
	               34 Bit    Registers := 1     
+---Multipliers : 
	                34x37  Multipliers := 1     
Module ultra_mul_mul_16scud_DSP48_0__59 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ultra_mul_mul_16scud_DSP48_0__60 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ultra_mul_mul_16scud_DSP48_0__61 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ultra_mul_mul_16scud_DSP48_0__62 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ultra_mul_mul_16scud_DSP48_0__63 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ultra_mul_mul_16scud_DSP48_0__64 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ultra_mul_mul_16scud_DSP48_0__65 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ultra_mul_mul_16scud_DSP48_0__66 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ultra_mul_mul_16scud_DSP48_0__67 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ultra_mul_mul_16scud_DSP48_0__68 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ultra_mac_muladd_eOg_DSP48_1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module ultra_mul_mul_16sfYi_DSP48_2__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Conv_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 7     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     30 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 4     
	   3 Input     11 Bit       Adders := 3     
	   4 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 4     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 8     
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
+---Registers : 
	               69 Bit    Registers := 2     
	               34 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 20    
	               30 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	               16 Bit    Registers := 42    
	               15 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 4     
	               11 Bit    Registers := 13    
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 7     
	                6 Bit    Registers := 8     
	                5 Bit    Registers := 9     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 19    
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 81    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     30 Bit        Muxes := 2     
	   3 Input     28 Bit        Muxes := 1     
	   3 Input     26 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   3 Input     24 Bit        Muxes := 1     
	   3 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 2     
	   3 Input     19 Bit        Muxes := 1     
	   3 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 28    
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 9     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 15    
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 7     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 13    
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 38    
Module ultra_mul_32s_32sbkb_MulnS_0__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module ultra_mul_32s_32sbkb_MulnS_0__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module ultra_mul_mul_16scud_DSP48_0__55 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ultra_mul_mul_16scud_DSP48_0__56 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ultra_mul_mul_16scud_DSP48_0__57 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ultra_mul_mul_16scud_DSP48_0__58 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module AXI_DMA_SLAVE 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 7     
	               28 Bit    Registers := 1     
	               16 Bit    Registers := 8     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   3 Input     28 Bit        Muxes := 1     
	  29 Input     28 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   3 Input     19 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 14    
Module start_for_FC_144_Xh4_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_FC_144_Xh4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_FC_128_Yie_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_FC_128_Yie 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_AXI_DMAZio_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_AXI_DMAZio 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "exitcond8_fu_8727_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ifzero_fu_8837_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-3886] merging instance 'ib_2_reg_9747_reg[0]' (FDE) to 'ib_mid_reg_9725_reg[0]'
INFO: [Synth 8-3886] merging instance 'ib_mid_reg_9725_reg[1]' (FDE) to 'ib_2_reg_9747_reg[1]'
INFO: [Synth 8-5544] ROM "data81" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/ultra_mul_32s_32sbkb.v:26]
DSP Report: Generating DSP r_V_9_1_reg_12147_reg, operation Mode is: (A''*B'')'.
DSP Report: register B_V_4_1_load_reg_12077_reg is absorbed into DSP r_V_9_1_reg_12147_reg.
DSP Report: register ultra_mul_mul_16scud_U17/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_9_1_reg_12147_reg.
DSP Report: register ap_phi_reg_pp2_iter7_A_V_4_load_1_phi_reg_7018_reg is absorbed into DSP r_V_9_1_reg_12147_reg.
DSP Report: register ultra_mul_mul_16scud_U17/ultra_mul_mul_16scud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_9_1_reg_12147_reg.
DSP Report: register r_V_9_1_reg_12147_reg is absorbed into DSP r_V_9_1_reg_12147_reg.
DSP Report: register ultra_mul_mul_16scud_U17/ultra_mul_mul_16scud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_9_1_reg_12147_reg.
DSP Report: operator ultra_mul_mul_16scud_U17/ultra_mul_mul_16scud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_9_1_reg_12147_reg.
DSP Report: Generating DSP r_V_9_reg_12142_reg, operation Mode is: (A''*B'')'.
DSP Report: register B_V_4_0_load_reg_12072_reg is absorbed into DSP r_V_9_reg_12142_reg.
DSP Report: register ultra_mul_mul_16scud_U16/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_9_reg_12142_reg.
DSP Report: register ap_phi_reg_pp2_iter7_A_V_4_load_0_phi_reg_6887_reg is absorbed into DSP r_V_9_reg_12142_reg.
DSP Report: register ultra_mul_mul_16scud_U16/ultra_mul_mul_16scud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_9_reg_12142_reg.
DSP Report: register r_V_9_reg_12142_reg is absorbed into DSP r_V_9_reg_12142_reg.
DSP Report: register ultra_mul_mul_16scud_U16/ultra_mul_mul_16scud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_9_reg_12142_reg.
DSP Report: operator ultra_mul_mul_16scud_U16/ultra_mul_mul_16scud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_9_reg_12142_reg.
DSP Report: Generating DSP r_V_9_2_reg_12157_reg, operation Mode is: (A''*B'')'.
DSP Report: register B_V_4_2_load_reg_12107_reg is absorbed into DSP r_V_9_2_reg_12157_reg.
DSP Report: register ultra_mul_mul_16scud_U19/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_9_2_reg_12157_reg.
DSP Report: register A_V_4_load_2_phi_reg_7149_reg is absorbed into DSP r_V_9_2_reg_12157_reg.
DSP Report: register ultra_mul_mul_16scud_U19/ultra_mul_mul_16scud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_9_2_reg_12157_reg.
DSP Report: register r_V_9_2_reg_12157_reg is absorbed into DSP r_V_9_2_reg_12157_reg.
DSP Report: register ultra_mul_mul_16scud_U19/ultra_mul_mul_16scud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_9_2_reg_12157_reg.
DSP Report: operator ultra_mul_mul_16scud_U19/ultra_mul_mul_16scud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_9_2_reg_12157_reg.
DSP Report: Generating DSP r_V_9_3_reg_12152_reg, operation Mode is: (A''*B'')'.
DSP Report: register B_V_4_3_load_reg_12082_reg is absorbed into DSP r_V_9_3_reg_12152_reg.
DSP Report: register ultra_mul_mul_16scud_U18/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_9_3_reg_12152_reg.
DSP Report: register ap_phi_reg_pp2_iter7_A_V_4_load_3_phi_reg_7281_reg is absorbed into DSP r_V_9_3_reg_12152_reg.
DSP Report: register ultra_mul_mul_16scud_U18/ultra_mul_mul_16scud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_9_3_reg_12152_reg.
DSP Report: register r_V_9_3_reg_12152_reg is absorbed into DSP r_V_9_3_reg_12152_reg.
DSP Report: register ultra_mul_mul_16scud_U18/ultra_mul_mul_16scud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_9_3_reg_12152_reg.
DSP Report: operator ultra_mul_mul_16scud_U18/ultra_mul_mul_16scud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_9_3_reg_12152_reg.
DSP Report: Generating DSP tmp4_reg_12167_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register ultra_mac_muladd_eOg_U20/ultra_mac_muladd_eOg_DSP48_1_U/b_reg_reg is absorbed into DSP tmp4_reg_12167_reg.
DSP Report: register A is absorbed into DSP tmp4_reg_12167_reg.
DSP Report: register A is absorbed into DSP tmp4_reg_12167_reg.
DSP Report: register tmp4_reg_12167_reg is absorbed into DSP tmp4_reg_12167_reg.
DSP Report: register ultra_mac_muladd_eOg_U20/ultra_mac_muladd_eOg_DSP48_1_U/m_reg_reg is absorbed into DSP tmp4_reg_12167_reg.
DSP Report: operator ultra_mac_muladd_eOg_U20/ultra_mac_muladd_eOg_DSP48_1_U/p is absorbed into DSP tmp4_reg_12167_reg.
DSP Report: operator ultra_mac_muladd_eOg_U20/ultra_mac_muladd_eOg_DSP48_1_U/m is absorbed into DSP tmp4_reg_12167_reg.
DSP Report: Generating DSP ultra_mul_mul_16sfYi_U21/ultra_mul_mul_16sfYi_DSP48_2_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register multiple_V_6_reg is absorbed into DSP ultra_mul_mul_16sfYi_U21/ultra_mul_mul_16sfYi_DSP48_2_U/p_reg_reg.
DSP Report: register ultra_mul_mul_16sfYi_U21/ultra_mul_mul_16sfYi_DSP48_2_U/a_reg_reg is absorbed into DSP ultra_mul_mul_16sfYi_U21/ultra_mul_mul_16sfYi_DSP48_2_U/p_reg_reg.
DSP Report: register ultra_mul_mul_16sfYi_U21/ultra_mul_mul_16sfYi_DSP48_2_U/b_reg_reg is absorbed into DSP ultra_mul_mul_16sfYi_U21/ultra_mul_mul_16sfYi_DSP48_2_U/p_reg_reg.
DSP Report: register ultra_mul_mul_16sfYi_U21/ultra_mul_mul_16sfYi_DSP48_2_U/p_reg_reg is absorbed into DSP ultra_mul_mul_16sfYi_U21/ultra_mul_mul_16sfYi_DSP48_2_U/p_reg_reg.
DSP Report: operator ultra_mul_mul_16sfYi_U21/ultra_mul_mul_16sfYi_DSP48_2_U/p_reg0 is absorbed into DSP ultra_mul_mul_16sfYi_U21/ultra_mul_mul_16sfYi_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP ultra_mul_36ns_34dEe_U13/ultra_mul_36ns_34dEe_MulnS_1_U/buff0_reg, operation Mode is: (A2*B'')'.
DSP Report: register B is absorbed into DSP ultra_mul_36ns_34dEe_U13/ultra_mul_36ns_34dEe_MulnS_1_U/buff0_reg.
DSP Report: register B is absorbed into DSP ultra_mul_36ns_34dEe_U13/ultra_mul_36ns_34dEe_MulnS_1_U/buff0_reg.
DSP Report: register A is absorbed into DSP ultra_mul_36ns_34dEe_U13/ultra_mul_36ns_34dEe_MulnS_1_U/buff0_reg.
DSP Report: register ultra_mul_36ns_34dEe_U13/ultra_mul_36ns_34dEe_MulnS_1_U/buff0_reg is absorbed into DSP ultra_mul_36ns_34dEe_U13/ultra_mul_36ns_34dEe_MulnS_1_U/buff0_reg.
DSP Report: operator ultra_mul_36ns_34dEe_U13/ultra_mul_36ns_34dEe_MulnS_1_U/tmp_product is absorbed into DSP ultra_mul_36ns_34dEe_U13/ultra_mul_36ns_34dEe_MulnS_1_U/buff0_reg.
DSP Report: operator ultra_mul_36ns_34dEe_U13/ultra_mul_36ns_34dEe_MulnS_1_U/tmp_product is absorbed into DSP ultra_mul_36ns_34dEe_U13/ultra_mul_36ns_34dEe_MulnS_1_U/buff0_reg.
DSP Report: Generating DSP ultra_mul_36ns_34dEe_U13/ultra_mul_36ns_34dEe_MulnS_1_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B'')'.
DSP Report: register B is absorbed into DSP ultra_mul_36ns_34dEe_U13/ultra_mul_36ns_34dEe_MulnS_1_U/buff1_reg.
DSP Report: register B is absorbed into DSP ultra_mul_36ns_34dEe_U13/ultra_mul_36ns_34dEe_MulnS_1_U/buff1_reg.
DSP Report: register A is absorbed into DSP ultra_mul_36ns_34dEe_U13/ultra_mul_36ns_34dEe_MulnS_1_U/buff1_reg.
DSP Report: register ultra_mul_36ns_34dEe_U13/ultra_mul_36ns_34dEe_MulnS_1_U/buff1_reg is absorbed into DSP ultra_mul_36ns_34dEe_U13/ultra_mul_36ns_34dEe_MulnS_1_U/buff1_reg.
DSP Report: register ultra_mul_36ns_34dEe_U13/ultra_mul_36ns_34dEe_MulnS_1_U/buff0_reg is absorbed into DSP ultra_mul_36ns_34dEe_U13/ultra_mul_36ns_34dEe_MulnS_1_U/buff1_reg.
DSP Report: operator ultra_mul_36ns_34dEe_U13/ultra_mul_36ns_34dEe_MulnS_1_U/tmp_product is absorbed into DSP ultra_mul_36ns_34dEe_U13/ultra_mul_36ns_34dEe_MulnS_1_U/buff1_reg.
DSP Report: operator ultra_mul_36ns_34dEe_U13/ultra_mul_36ns_34dEe_MulnS_1_U/tmp_product is absorbed into DSP ultra_mul_36ns_34dEe_U13/ultra_mul_36ns_34dEe_MulnS_1_U/buff1_reg.
DSP Report: Generating DSP ultra_mul_36ns_34dEe_U13/ultra_mul_36ns_34dEe_MulnS_1_U/buff2_reg, operation Mode is: (PCIN+(A2*B'')')'.
DSP Report: register B is absorbed into DSP ultra_mul_36ns_34dEe_U13/ultra_mul_36ns_34dEe_MulnS_1_U/buff2_reg.
DSP Report: register ultra_mul_36ns_34dEe_U13/ultra_mul_36ns_34dEe_MulnS_1_U/buff0_reg is absorbed into DSP ultra_mul_36ns_34dEe_U13/ultra_mul_36ns_34dEe_MulnS_1_U/buff2_reg.
DSP Report: register ultra_mul_36ns_34dEe_U13/ultra_mul_36ns_34dEe_MulnS_1_U/buff0_reg is absorbed into DSP ultra_mul_36ns_34dEe_U13/ultra_mul_36ns_34dEe_MulnS_1_U/buff2_reg.
DSP Report: register ultra_mul_36ns_34dEe_U13/ultra_mul_36ns_34dEe_MulnS_1_U/buff2_reg is absorbed into DSP ultra_mul_36ns_34dEe_U13/ultra_mul_36ns_34dEe_MulnS_1_U/buff2_reg.
DSP Report: register ultra_mul_36ns_34dEe_U13/ultra_mul_36ns_34dEe_MulnS_1_U/buff1_reg is absorbed into DSP ultra_mul_36ns_34dEe_U13/ultra_mul_36ns_34dEe_MulnS_1_U/buff2_reg.
DSP Report: operator ultra_mul_36ns_34dEe_U13/ultra_mul_36ns_34dEe_MulnS_1_U/tmp_product is absorbed into DSP ultra_mul_36ns_34dEe_U13/ultra_mul_36ns_34dEe_MulnS_1_U/buff2_reg.
DSP Report: operator ultra_mul_36ns_34dEe_U13/ultra_mul_36ns_34dEe_MulnS_1_U/tmp_product is absorbed into DSP ultra_mul_36ns_34dEe_U13/ultra_mul_36ns_34dEe_MulnS_1_U/buff2_reg.
DSP Report: Generating DSP ultra_mul_36ns_34dEe_U13/ultra_mul_36ns_34dEe_MulnS_1_U/buff3_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register ultra_mul_36ns_34dEe_U13/ultra_mul_36ns_34dEe_MulnS_1_U/buff0_reg is absorbed into DSP ultra_mul_36ns_34dEe_U13/ultra_mul_36ns_34dEe_MulnS_1_U/buff3_reg.
DSP Report: register ultra_mul_36ns_34dEe_U13/ultra_mul_36ns_34dEe_MulnS_1_U/buff1_reg is absorbed into DSP ultra_mul_36ns_34dEe_U13/ultra_mul_36ns_34dEe_MulnS_1_U/buff3_reg.
DSP Report: register ultra_mul_36ns_34dEe_U13/ultra_mul_36ns_34dEe_MulnS_1_U/buff0_reg is absorbed into DSP ultra_mul_36ns_34dEe_U13/ultra_mul_36ns_34dEe_MulnS_1_U/buff3_reg.
DSP Report: register ultra_mul_36ns_34dEe_U13/ultra_mul_36ns_34dEe_MulnS_1_U/buff1_reg is absorbed into DSP ultra_mul_36ns_34dEe_U13/ultra_mul_36ns_34dEe_MulnS_1_U/buff3_reg.
DSP Report: register ultra_mul_36ns_34dEe_U13/ultra_mul_36ns_34dEe_MulnS_1_U/buff3_reg is absorbed into DSP ultra_mul_36ns_34dEe_U13/ultra_mul_36ns_34dEe_MulnS_1_U/buff3_reg.
DSP Report: register ultra_mul_36ns_34dEe_U13/ultra_mul_36ns_34dEe_MulnS_1_U/buff2_reg is absorbed into DSP ultra_mul_36ns_34dEe_U13/ultra_mul_36ns_34dEe_MulnS_1_U/buff3_reg.
DSP Report: operator ultra_mul_36ns_34dEe_U13/ultra_mul_36ns_34dEe_MulnS_1_U/tmp_product is absorbed into DSP ultra_mul_36ns_34dEe_U13/ultra_mul_36ns_34dEe_MulnS_1_U/buff3_reg.
DSP Report: operator ultra_mul_36ns_34dEe_U13/ultra_mul_36ns_34dEe_MulnS_1_U/tmp_product is absorbed into DSP ultra_mul_36ns_34dEe_U13/ultra_mul_36ns_34dEe_MulnS_1_U/buff3_reg.
DSP Report: Generating DSP tmp6_reg_9643_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_V_75_reg_9608_reg is absorbed into DSP tmp6_reg_9643_reg.
DSP Report: register ultra_mul_mul_16scud_U15/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp6_reg_9643_reg.
DSP Report: register tmp_V_71_reg_9603_reg is absorbed into DSP tmp6_reg_9643_reg.
DSP Report: register ultra_mul_mul_16scud_U15/ultra_mul_mul_16scud_DSP48_0_U/a_reg_reg is absorbed into DSP tmp6_reg_9643_reg.
DSP Report: register tmp6_reg_9643_reg is absorbed into DSP tmp6_reg_9643_reg.
DSP Report: register ultra_mul_mul_16scud_U15/ultra_mul_mul_16scud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp6_reg_9643_reg.
DSP Report: operator ultra_mul_mul_16scud_U15/ultra_mul_mul_16scud_DSP48_0_U/p_reg0 is absorbed into DSP tmp6_reg_9643_reg.
DSP Report: Generating DSP tmp5_reg_9638_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_V_69_reg_9598_reg is absorbed into DSP tmp5_reg_9638_reg.
DSP Report: register ultra_mul_mul_16scud_U14/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp5_reg_9638_reg.
DSP Report: register tmp_V_69_reg_9598_reg is absorbed into DSP tmp5_reg_9638_reg.
DSP Report: register ultra_mul_mul_16scud_U14/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp5_reg_9638_reg.
DSP Report: register tmp5_reg_9638_reg is absorbed into DSP tmp5_reg_9638_reg.
DSP Report: register ultra_mul_mul_16scud_U14/ultra_mul_mul_16scud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp5_reg_9638_reg.
DSP Report: operator ultra_mul_mul_16scud_U14/ultra_mul_mul_16scud_DSP48_0_U/p_reg0 is absorbed into DSP tmp5_reg_9638_reg.
DSP Report: Generating DSP ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register B is absorbed into DSP ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register A is absorbed into DSP ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register B is absorbed into DSP ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg is absorbed into DSP ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U12/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\tmp_98_35_t_mid2_reg_9769_pp2_iter4_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ultra_mul_36ns_34dEe_U13/ultra_mul_36ns_34dEe_MulnS_1_U/a_reg0_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ultra_mul_36ns_34dEe_U13/ultra_mul_36ns_34dEe_MulnS_1_U/a_reg0_reg[35] )
INFO: [Synth 8-5544] ROM "data81" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_fu_1379_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data81" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/ultra_mul_32s_32sbkb.v:26]
DSP Report: Generating DSP tmp2_reg_1556_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_V_10_reg_1529_reg is absorbed into DSP tmp2_reg_1556_reg.
DSP Report: register ultra_mul_mul_16scud_U35/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp2_reg_1556_reg.
DSP Report: register tmp_V_6_reg_1524_reg is absorbed into DSP tmp2_reg_1556_reg.
DSP Report: register ultra_mul_mul_16scud_U35/ultra_mul_mul_16scud_DSP48_0_U/a_reg_reg is absorbed into DSP tmp2_reg_1556_reg.
DSP Report: register tmp2_reg_1556_reg is absorbed into DSP tmp2_reg_1556_reg.
DSP Report: register ultra_mul_mul_16scud_U35/ultra_mul_mul_16scud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp2_reg_1556_reg.
DSP Report: operator ultra_mul_mul_16scud_U35/ultra_mul_mul_16scud_DSP48_0_U/p_reg0 is absorbed into DSP tmp2_reg_1556_reg.
DSP Report: Generating DSP tmp1_reg_1551_reg, operation Mode is: (A''*B'')'.
DSP Report: register reg_910_reg is absorbed into DSP tmp1_reg_1551_reg.
DSP Report: register ultra_mul_mul_16scud_U34/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp1_reg_1551_reg.
DSP Report: register reg_910_reg is absorbed into DSP tmp1_reg_1551_reg.
DSP Report: register ultra_mul_mul_16scud_U34/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp1_reg_1551_reg.
DSP Report: register tmp1_reg_1551_reg is absorbed into DSP tmp1_reg_1551_reg.
DSP Report: register ultra_mul_mul_16scud_U34/ultra_mul_mul_16scud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp1_reg_1551_reg.
DSP Report: operator ultra_mul_mul_16scud_U34/ultra_mul_mul_16scud_DSP48_0_U/p_reg0 is absorbed into DSP tmp1_reg_1551_reg.
DSP Report: Generating DSP ultra_mul_32s_32sbkb_U32/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP ultra_mul_32s_32sbkb_U32/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP ultra_mul_32s_32sbkb_U32/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register ultra_mul_32s_32sbkb_U32/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP ultra_mul_32s_32sbkb_U32/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U32/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U32/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U32/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U32/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP ultra_mul_32s_32sbkb_U32/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register B is absorbed into DSP ultra_mul_32s_32sbkb_U32/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register A is absorbed into DSP ultra_mul_32s_32sbkb_U32/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register ultra_mul_32s_32sbkb_U32/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP ultra_mul_32s_32sbkb_U32/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register ultra_mul_32s_32sbkb_U32/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP ultra_mul_32s_32sbkb_U32/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U32/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U32/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U32/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U32/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP ultra_mul_32s_32sbkb_U32/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register B is absorbed into DSP ultra_mul_32s_32sbkb_U32/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register ultra_mul_32s_32sbkb_U32/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP ultra_mul_32s_32sbkb_U32/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP ultra_mul_32s_32sbkb_U32/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register ultra_mul_32s_32sbkb_U32/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP ultra_mul_32s_32sbkb_U32/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register ultra_mul_32s_32sbkb_U32/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg is absorbed into DSP ultra_mul_32s_32sbkb_U32/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register ultra_mul_32s_32sbkb_U32/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP ultra_mul_32s_32sbkb_U32/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U32/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U32/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U32/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U32/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'ultra_mac_muladd_yd2_U45/ultra_mac_muladd_yd2_DSP48_3_U/a_reg_reg' and it is trimmed from '25' to '10' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/ultra_mac_muladd_yd2.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_109_cast_reg_5082_reg' and it is trimmed from '10' to '9' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3387]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_104_reg_5037_reg' and it is trimmed from '10' to '9' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:4389]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_110_cast_reg_5103_reg' and it is trimmed from '10' to '9' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3388]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_105_reg_5042_reg' and it is trimmed from '10' to '9' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:4390]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_107_cast_reg_5547_reg' and it is trimmed from '10' to '9' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:3417]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_102_reg_5027_reg' and it is trimmed from '10' to '9' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:4387]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_101_reg_5003_reg' and it is trimmed from '10' to '9' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/Conv_3.v:4379]
INFO: [Synth 8-5544] ROM "data81" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data111" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/ultra_mul_32s_32sbkb.v:26]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP tmp25_reg_4819_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_V_98_reg_4784_reg is absorbed into DSP tmp25_reg_4819_reg.
DSP Report: register ultra_mul_mul_16scud_U44/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp25_reg_4819_reg.
DSP Report: register tmp_V_94_reg_4779_reg is absorbed into DSP tmp25_reg_4819_reg.
DSP Report: register ultra_mul_mul_16scud_U44/ultra_mul_mul_16scud_DSP48_0_U/a_reg_reg is absorbed into DSP tmp25_reg_4819_reg.
DSP Report: register tmp25_reg_4819_reg is absorbed into DSP tmp25_reg_4819_reg.
DSP Report: register ultra_mul_mul_16scud_U44/ultra_mul_mul_16scud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp25_reg_4819_reg.
DSP Report: operator ultra_mul_mul_16scud_U44/ultra_mul_mul_16scud_DSP48_0_U/p_reg0 is absorbed into DSP tmp25_reg_4819_reg.
DSP Report: Generating DSP tmp24_reg_4814_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_V_92_reg_4774_reg is absorbed into DSP tmp24_reg_4814_reg.
DSP Report: register ultra_mul_mul_16scud_U43/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp24_reg_4814_reg.
DSP Report: register tmp_V_92_reg_4774_reg is absorbed into DSP tmp24_reg_4814_reg.
DSP Report: register ultra_mul_mul_16scud_U43/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp24_reg_4814_reg.
DSP Report: register tmp24_reg_4814_reg is absorbed into DSP tmp24_reg_4814_reg.
DSP Report: register ultra_mul_mul_16scud_U43/ultra_mul_mul_16scud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp24_reg_4814_reg.
DSP Report: operator ultra_mul_mul_16scud_U43/ultra_mul_mul_16scud_DSP48_0_U/p_reg0 is absorbed into DSP tmp24_reg_4814_reg.
DSP Report: Generating DSP ultra_mul_32s_32sbkb_U41/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP ultra_mul_32s_32sbkb_U41/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP ultra_mul_32s_32sbkb_U41/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register ultra_mul_32s_32sbkb_U41/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP ultra_mul_32s_32sbkb_U41/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U41/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U41/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U41/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U41/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP ultra_mul_32s_32sbkb_U41/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register B is absorbed into DSP ultra_mul_32s_32sbkb_U41/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register A is absorbed into DSP ultra_mul_32s_32sbkb_U41/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register ultra_mul_32s_32sbkb_U41/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP ultra_mul_32s_32sbkb_U41/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register ultra_mul_32s_32sbkb_U41/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP ultra_mul_32s_32sbkb_U41/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U41/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U41/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U41/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U41/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP ultra_mul_32s_32sbkb_U41/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register B is absorbed into DSP ultra_mul_32s_32sbkb_U41/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register ultra_mul_32s_32sbkb_U41/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP ultra_mul_32s_32sbkb_U41/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP ultra_mul_32s_32sbkb_U41/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register ultra_mul_32s_32sbkb_U41/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP ultra_mul_32s_32sbkb_U41/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register ultra_mul_32s_32sbkb_U41/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg is absorbed into DSP ultra_mul_32s_32sbkb_U41/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register ultra_mul_32s_32sbkb_U41/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP ultra_mul_32s_32sbkb_U41/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U41/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U41/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U41/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U41/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP r_V_21_0_2_reg_6396_reg, operation Mode is: (A''*B'')'.
DSP Report: register ap_phi_reg_pp2_iter1_A_V_load_0_2_phi_reg_2209_reg is absorbed into DSP r_V_21_0_2_reg_6396_reg.
DSP Report: register ultra_mul_mul_16scud_U53/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_21_0_2_reg_6396_reg.
DSP Report: register B_V_2172_load_reg_5853_reg is absorbed into DSP r_V_21_0_2_reg_6396_reg.
DSP Report: register ultra_mul_mul_16scud_U53/ultra_mul_mul_16scud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_21_0_2_reg_6396_reg.
DSP Report: register r_V_21_0_2_reg_6396_reg is absorbed into DSP r_V_21_0_2_reg_6396_reg.
DSP Report: register ultra_mul_mul_16scud_U53/ultra_mul_mul_16scud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_21_0_2_reg_6396_reg.
DSP Report: operator ultra_mul_mul_16scud_U53/ultra_mul_mul_16scud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_21_0_2_reg_6396_reg.
DSP Report: Generating DSP r_V_4_reg_6391_reg, operation Mode is: (A''*B'')'.
DSP Report: register ap_phi_reg_pp2_iter1_A_V_load_0_0_phi_reg_2186_reg is absorbed into DSP r_V_4_reg_6391_reg.
DSP Report: register ultra_mul_mul_16scud_U52/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_4_reg_6391_reg.
DSP Report: register B_V_0_load_reg_5843_reg is absorbed into DSP r_V_4_reg_6391_reg.
DSP Report: register ultra_mul_mul_16scud_U52/ultra_mul_mul_16scud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_4_reg_6391_reg.
DSP Report: register r_V_4_reg_6391_reg is absorbed into DSP r_V_4_reg_6391_reg.
DSP Report: register ultra_mul_mul_16scud_U52/ultra_mul_mul_16scud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_4_reg_6391_reg.
DSP Report: operator ultra_mul_mul_16scud_U52/ultra_mul_mul_16scud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_4_reg_6391_reg.
DSP Report: Generating DSP r_V_21_0_1_reg_6471_reg, operation Mode is: (A''*B'')'.
DSP Report: register B_V_1171_load_reg_5848_reg is absorbed into DSP r_V_21_0_1_reg_6471_reg.
DSP Report: register ultra_mul_mul_16scud_U59/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_21_0_1_reg_6471_reg.
DSP Report: register ap_phi_reg_pp2_iter1_A_V_load_0_1_phi_reg_2397_reg is absorbed into DSP r_V_21_0_1_reg_6471_reg.
DSP Report: register ultra_mul_mul_16scud_U59/ultra_mul_mul_16scud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_21_0_1_reg_6471_reg.
DSP Report: register r_V_21_0_1_reg_6471_reg is absorbed into DSP r_V_21_0_1_reg_6471_reg.
DSP Report: register ultra_mul_mul_16scud_U59/ultra_mul_mul_16scud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_21_0_1_reg_6471_reg.
DSP Report: operator ultra_mul_mul_16scud_U59/ultra_mul_mul_16scud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_21_0_1_reg_6471_reg.
DSP Report: Generating DSP r_V_21_1_reg_6486_reg, operation Mode is: (A''*B'')'.
DSP Report: register B_V_0_load_1_reg_5883_reg is absorbed into DSP r_V_21_1_reg_6486_reg.
DSP Report: register ultra_mul_mul_16scud_U62/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_21_1_reg_6486_reg.
DSP Report: register A_V_load_1_0_phi_reg_2256_reg is absorbed into DSP r_V_21_1_reg_6486_reg.
DSP Report: register ultra_mul_mul_16scud_U62/ultra_mul_mul_16scud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_21_1_reg_6486_reg.
DSP Report: register r_V_21_1_reg_6486_reg is absorbed into DSP r_V_21_1_reg_6486_reg.
DSP Report: register ultra_mul_mul_16scud_U62/ultra_mul_mul_16scud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_21_1_reg_6486_reg.
DSP Report: operator ultra_mul_mul_16scud_U62/ultra_mul_mul_16scud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_21_1_reg_6486_reg.
DSP Report: Generating DSP r_V_21_0_3_reg_6476_reg, operation Mode is: (A''*B'')'.
DSP Report: register ap_phi_reg_pp2_iter1_A_V_load_0_3_phi_reg_2420_reg is absorbed into DSP r_V_21_0_3_reg_6476_reg.
DSP Report: register ultra_mul_mul_16scud_U60/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_21_0_3_reg_6476_reg.
DSP Report: register B_V_3173_load_reg_5863_reg is absorbed into DSP r_V_21_0_3_reg_6476_reg.
DSP Report: register ultra_mul_mul_16scud_U60/ultra_mul_mul_16scud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_21_0_3_reg_6476_reg.
DSP Report: register r_V_21_0_3_reg_6476_reg is absorbed into DSP r_V_21_0_3_reg_6476_reg.
DSP Report: register ultra_mul_mul_16scud_U60/ultra_mul_mul_16scud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_21_0_3_reg_6476_reg.
DSP Report: operator ultra_mul_mul_16scud_U60/ultra_mul_mul_16scud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_21_0_3_reg_6476_reg.
DSP Report: Generating DSP r_V_21_0_4_reg_6481_reg, operation Mode is: (A''*B'')'.
DSP Report: register B_V_4174_load_reg_5873_reg is absorbed into DSP r_V_21_0_4_reg_6481_reg.
DSP Report: register ultra_mul_mul_16scud_U61/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_21_0_4_reg_6481_reg.
DSP Report: register A_V_load_0_4_phi_reg_2232_reg is absorbed into DSP r_V_21_0_4_reg_6481_reg.
DSP Report: register ultra_mul_mul_16scud_U61/ultra_mul_mul_16scud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_21_0_4_reg_6481_reg.
DSP Report: register r_V_21_0_4_reg_6481_reg is absorbed into DSP r_V_21_0_4_reg_6481_reg.
DSP Report: register ultra_mul_mul_16scud_U61/ultra_mul_mul_16scud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_21_0_4_reg_6481_reg.
DSP Report: operator ultra_mul_mul_16scud_U61/ultra_mul_mul_16scud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_21_0_4_reg_6481_reg.
DSP Report: Generating DSP r_V_21_1_1_reg_6541_reg, operation Mode is: (A''*B'')'.
DSP Report: register B_V_1171_load_1_reg_5888_reg is absorbed into DSP r_V_21_1_1_reg_6541_reg.
DSP Report: register ultra_mul_mul_16scud_U65/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_21_1_1_reg_6541_reg.
DSP Report: register ap_phi_reg_pp2_iter2_A_V_load_1_1_phi_reg_2493_reg is absorbed into DSP r_V_21_1_1_reg_6541_reg.
DSP Report: register ultra_mul_mul_16scud_U65/ultra_mul_mul_16scud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_21_1_1_reg_6541_reg.
DSP Report: register r_V_21_1_1_reg_6541_reg is absorbed into DSP r_V_21_1_1_reg_6541_reg.
DSP Report: register ultra_mul_mul_16scud_U65/ultra_mul_mul_16scud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_21_1_1_reg_6541_reg.
DSP Report: operator ultra_mul_mul_16scud_U65/ultra_mul_mul_16scud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_21_1_1_reg_6541_reg.
DSP Report: Generating DSP r_V_21_1_3_reg_6301_reg, operation Mode is: (A''*B'')'.
DSP Report: register B_V_3173_load_1_reg_5719_reg is absorbed into DSP r_V_21_1_3_reg_6301_reg.
DSP Report: register ultra_mul_mul_16scud_U47/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_21_1_3_reg_6301_reg.
DSP Report: register ap_phi_reg_pp2_iter1_A_V_load_1_3_phi_reg_2019_reg is absorbed into DSP r_V_21_1_3_reg_6301_reg.
DSP Report: register ultra_mul_mul_16scud_U47/ultra_mul_mul_16scud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_21_1_3_reg_6301_reg.
DSP Report: register r_V_21_1_3_reg_6301_reg is absorbed into DSP r_V_21_1_3_reg_6301_reg.
DSP Report: register ultra_mul_mul_16scud_U47/ultra_mul_mul_16scud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_21_1_3_reg_6301_reg.
DSP Report: operator ultra_mul_mul_16scud_U47/ultra_mul_mul_16scud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_21_1_3_reg_6301_reg.
DSP Report: Generating DSP r_V_21_1_2_reg_6296_reg, operation Mode is: (A''*B'')'.
DSP Report: register reg_2800_reg is absorbed into DSP r_V_21_1_2_reg_6296_reg.
DSP Report: register ultra_mul_mul_16scud_U46/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_21_1_2_reg_6296_reg.
DSP Report: register ap_phi_reg_pp2_iter1_A_V_load_1_2_phi_reg_1996_reg is absorbed into DSP r_V_21_1_2_reg_6296_reg.
DSP Report: register ultra_mul_mul_16scud_U46/ultra_mul_mul_16scud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_21_1_2_reg_6296_reg.
DSP Report: register r_V_21_1_2_reg_6296_reg is absorbed into DSP r_V_21_1_2_reg_6296_reg.
DSP Report: register ultra_mul_mul_16scud_U46/ultra_mul_mul_16scud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_21_1_2_reg_6296_reg.
DSP Report: operator ultra_mul_mul_16scud_U46/ultra_mul_mul_16scud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_21_1_2_reg_6296_reg.
DSP Report: Generating DSP r_V_21_2_1_reg_6411_reg, operation Mode is: (A''*B'')'.
DSP Report: register B_V_1171_load_2_reg_5724_reg is absorbed into DSP r_V_21_2_1_reg_6411_reg.
DSP Report: register ultra_mul_mul_16scud_U54/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_21_2_1_reg_6411_reg.
DSP Report: register ap_phi_reg_pp2_iter1_A_V_load_2_1_phi_reg_2280_reg is absorbed into DSP r_V_21_2_1_reg_6411_reg.
DSP Report: register ultra_mul_mul_16scud_U54/ultra_mul_mul_16scud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_21_2_1_reg_6411_reg.
DSP Report: register r_V_21_2_1_reg_6411_reg is absorbed into DSP r_V_21_2_1_reg_6411_reg.
DSP Report: register ultra_mul_mul_16scud_U54/ultra_mul_mul_16scud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_21_2_1_reg_6411_reg.
DSP Report: operator ultra_mul_mul_16scud_U54/ultra_mul_mul_16scud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_21_2_1_reg_6411_reg.
DSP Report: Generating DSP r_V_21_1_4_reg_6306_reg, operation Mode is: (A''*B'')'.
DSP Report: register reg_2864_reg is absorbed into DSP r_V_21_1_4_reg_6306_reg.
DSP Report: register ultra_mul_mul_16scud_U48/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_21_1_4_reg_6306_reg.
DSP Report: register ap_phi_reg_pp2_iter1_A_V_load_1_4_phi_reg_2044_reg is absorbed into DSP r_V_21_1_4_reg_6306_reg.
DSP Report: register ultra_mul_mul_16scud_U48/ultra_mul_mul_16scud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_21_1_4_reg_6306_reg.
DSP Report: register r_V_21_1_4_reg_6306_reg is absorbed into DSP r_V_21_1_4_reg_6306_reg.
DSP Report: register ultra_mul_mul_16scud_U48/ultra_mul_mul_16scud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_21_1_4_reg_6306_reg.
DSP Report: operator ultra_mul_mul_16scud_U48/ultra_mul_mul_16scud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_21_1_4_reg_6306_reg.
DSP Report: Generating DSP r_V_21_2_reg_6311_reg, operation Mode is: (A''*B'')'.
DSP Report: register reg_2874_reg is absorbed into DSP r_V_21_2_reg_6311_reg.
DSP Report: register ultra_mul_mul_16scud_U49/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_21_2_reg_6311_reg.
DSP Report: register ap_phi_reg_pp2_iter1_A_V_load_2_0_phi_reg_2067_reg is absorbed into DSP r_V_21_2_reg_6311_reg.
DSP Report: register ultra_mul_mul_16scud_U49/ultra_mul_mul_16scud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_21_2_reg_6311_reg.
DSP Report: register r_V_21_2_reg_6311_reg is absorbed into DSP r_V_21_2_reg_6311_reg.
DSP Report: register ultra_mul_mul_16scud_U49/ultra_mul_mul_16scud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_21_2_reg_6311_reg.
DSP Report: operator ultra_mul_mul_16scud_U49/ultra_mul_mul_16scud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_21_2_reg_6311_reg.
DSP Report: Generating DSP r_V_21_2_4_reg_6496_reg, operation Mode is: (A''*B'')'.
DSP Report: register B_V_4174_load_2_reg_5913_reg is absorbed into DSP r_V_21_2_4_reg_6496_reg.
DSP Report: register ultra_mul_mul_16scud_U64/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_21_2_4_reg_6496_reg.
DSP Report: register A_V_load_2_4_phi_reg_2327_reg is absorbed into DSP r_V_21_2_4_reg_6496_reg.
DSP Report: register ultra_mul_mul_16scud_U64/ultra_mul_mul_16scud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_21_2_4_reg_6496_reg.
DSP Report: register r_V_21_2_4_reg_6496_reg is absorbed into DSP r_V_21_2_4_reg_6496_reg.
DSP Report: register ultra_mul_mul_16scud_U64/ultra_mul_mul_16scud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_21_2_4_reg_6496_reg.
DSP Report: operator ultra_mul_mul_16scud_U64/ultra_mul_mul_16scud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_21_2_4_reg_6496_reg.
DSP Report: Generating DSP r_V_21_2_2_reg_6491_reg, operation Mode is: (A''*B'')'.
DSP Report: register B_V_2172_load_2_reg_5893_reg is absorbed into DSP r_V_21_2_2_reg_6491_reg.
DSP Report: register ultra_mul_mul_16scud_U63/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_21_2_2_reg_6491_reg.
DSP Report: register A_V_load_2_2_phi_reg_2303_reg is absorbed into DSP r_V_21_2_2_reg_6491_reg.
DSP Report: register ultra_mul_mul_16scud_U63/ultra_mul_mul_16scud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_21_2_2_reg_6491_reg.
DSP Report: register r_V_21_2_2_reg_6491_reg is absorbed into DSP r_V_21_2_2_reg_6491_reg.
DSP Report: register ultra_mul_mul_16scud_U63/ultra_mul_mul_16scud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_21_2_2_reg_6491_reg.
DSP Report: operator ultra_mul_mul_16scud_U63/ultra_mul_mul_16scud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_21_2_2_reg_6491_reg.
DSP Report: Generating DSP r_V_21_2_3_reg_6546_reg, operation Mode is: (A''*B'')'.
DSP Report: register B_V_3173_load_2_reg_5903_reg is absorbed into DSP r_V_21_2_3_reg_6546_reg.
DSP Report: register ultra_mul_mul_16scud_U66/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_21_2_3_reg_6546_reg.
DSP Report: register ap_phi_reg_pp2_iter2_A_V_load_2_3_phi_reg_2516_reg is absorbed into DSP r_V_21_2_3_reg_6546_reg.
DSP Report: register ultra_mul_mul_16scud_U66/ultra_mul_mul_16scud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_21_2_3_reg_6546_reg.
DSP Report: register r_V_21_2_3_reg_6546_reg is absorbed into DSP r_V_21_2_3_reg_6546_reg.
DSP Report: register ultra_mul_mul_16scud_U66/ultra_mul_mul_16scud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_21_2_3_reg_6546_reg.
DSP Report: operator ultra_mul_mul_16scud_U66/ultra_mul_mul_16scud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_21_2_3_reg_6546_reg.
DSP Report: Generating DSP r_V_21_3_2_reg_6556_reg, operation Mode is: (A''*B'')'.
DSP Report: register reg_2800_reg is absorbed into DSP r_V_21_3_2_reg_6556_reg.
DSP Report: register A_V_load_3_2_phi_reg_2469_reg is absorbed into DSP r_V_21_3_2_reg_6556_reg.
DSP Report: register ultra_mul_mul_16scud_U68/ultra_mul_mul_16scud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_21_3_2_reg_6556_reg.
DSP Report: register ultra_mul_mul_16scud_U68/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_21_3_2_reg_6556_reg.
DSP Report: register r_V_21_3_2_reg_6556_reg is absorbed into DSP r_V_21_3_2_reg_6556_reg.
DSP Report: register ultra_mul_mul_16scud_U68/ultra_mul_mul_16scud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_21_3_2_reg_6556_reg.
DSP Report: operator ultra_mul_mul_16scud_U68/ultra_mul_mul_16scud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_21_3_2_reg_6556_reg.
DSP Report: Generating DSP r_V_21_3_reg_6551_reg, operation Mode is: (A''*B'')'.
DSP Report: register reg_2874_reg is absorbed into DSP r_V_21_3_reg_6551_reg.
DSP Report: register A_V_load_3_0_phi_reg_2445_reg is absorbed into DSP r_V_21_3_reg_6551_reg.
DSP Report: register ultra_mul_mul_16scud_U67/ultra_mul_mul_16scud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_21_3_reg_6551_reg.
DSP Report: register ultra_mul_mul_16scud_U67/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_21_3_reg_6551_reg.
DSP Report: register r_V_21_3_reg_6551_reg is absorbed into DSP r_V_21_3_reg_6551_reg.
DSP Report: register ultra_mul_mul_16scud_U67/ultra_mul_mul_16scud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_21_3_reg_6551_reg.
DSP Report: operator ultra_mul_mul_16scud_U67/ultra_mul_mul_16scud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_21_3_reg_6551_reg.
DSP Report: Generating DSP r_V_21_3_1_reg_6571_reg, operation Mode is: (A''*B'')'.
DSP Report: register B_V_1171_load_3_reg_6052_reg is absorbed into DSP r_V_21_3_1_reg_6571_reg.
DSP Report: register ultra_mul_mul_16scud_U69/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_21_3_1_reg_6571_reg.
DSP Report: register ap_phi_reg_pp2_iter2_A_V_load_3_1_phi_reg_2541_reg is absorbed into DSP r_V_21_3_1_reg_6571_reg.
DSP Report: register ultra_mul_mul_16scud_U69/ultra_mul_mul_16scud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_21_3_1_reg_6571_reg.
DSP Report: register r_V_21_3_1_reg_6571_reg is absorbed into DSP r_V_21_3_1_reg_6571_reg.
DSP Report: register ultra_mul_mul_16scud_U69/ultra_mul_mul_16scud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_21_3_1_reg_6571_reg.
DSP Report: operator ultra_mul_mul_16scud_U69/ultra_mul_mul_16scud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_21_3_1_reg_6571_reg.
DSP Report: Generating DSP r_V_21_3_3_reg_6576_reg, operation Mode is: (A''*B'')'.
DSP Report: register B_V_3173_load_3_reg_6062_reg is absorbed into DSP r_V_21_3_3_reg_6576_reg.
DSP Report: register ultra_mul_mul_16scud_U70/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_21_3_3_reg_6576_reg.
DSP Report: register ap_phi_reg_pp2_iter2_A_V_load_3_3_phi_reg_2564_reg is absorbed into DSP r_V_21_3_3_reg_6576_reg.
DSP Report: register ultra_mul_mul_16scud_U70/ultra_mul_mul_16scud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_21_3_3_reg_6576_reg.
DSP Report: register r_V_21_3_3_reg_6576_reg is absorbed into DSP r_V_21_3_3_reg_6576_reg.
DSP Report: register ultra_mul_mul_16scud_U70/ultra_mul_mul_16scud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_21_3_3_reg_6576_reg.
DSP Report: operator ultra_mul_mul_16scud_U70/ultra_mul_mul_16scud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_21_3_3_reg_6576_reg.
DSP Report: Generating DSP r_V_21_4_reg_6446_reg, operation Mode is: (A''*B'')'.
DSP Report: register B_V_0_load_4_reg_5744_reg is absorbed into DSP r_V_21_4_reg_6446_reg.
DSP Report: register ultra_mul_mul_16scud_U55/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_21_4_reg_6446_reg.
DSP Report: register A_V_load_4_0_phi_reg_2113_reg is absorbed into DSP r_V_21_4_reg_6446_reg.
DSP Report: register ultra_mul_mul_16scud_U55/ultra_mul_mul_16scud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_21_4_reg_6446_reg.
DSP Report: register r_V_21_4_reg_6446_reg is absorbed into DSP r_V_21_4_reg_6446_reg.
DSP Report: register ultra_mul_mul_16scud_U55/ultra_mul_mul_16scud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_21_4_reg_6446_reg.
DSP Report: operator ultra_mul_mul_16scud_U55/ultra_mul_mul_16scud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_21_4_reg_6446_reg.
DSP Report: Generating DSP r_V_21_3_4_reg_6381_reg, operation Mode is: (A''*B'')'.
DSP Report: register B_V_4174_load_3_reg_5734_reg is absorbed into DSP r_V_21_3_4_reg_6381_reg.
DSP Report: register ultra_mul_mul_16scud_U50/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_21_3_4_reg_6381_reg.
DSP Report: register ap_phi_reg_pp2_iter1_A_V_load_3_4_phi_reg_2090_reg is absorbed into DSP r_V_21_3_4_reg_6381_reg.
DSP Report: register ultra_mul_mul_16scud_U50/ultra_mul_mul_16scud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_21_3_4_reg_6381_reg.
DSP Report: register r_V_21_3_4_reg_6381_reg is absorbed into DSP r_V_21_3_4_reg_6381_reg.
DSP Report: register ultra_mul_mul_16scud_U50/ultra_mul_mul_16scud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_21_3_4_reg_6381_reg.
DSP Report: operator ultra_mul_mul_16scud_U50/ultra_mul_mul_16scud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_21_3_4_reg_6381_reg.
DSP Report: Generating DSP r_V_21_4_2_reg_6456_reg, operation Mode is: (A''*B'')'.
DSP Report: register B_V_2172_load_4_reg_5754_reg is absorbed into DSP r_V_21_4_2_reg_6456_reg.
DSP Report: register ultra_mul_mul_16scud_U57/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_21_4_2_reg_6456_reg.
DSP Report: register A_V_load_4_2_phi_reg_2137_reg is absorbed into DSP r_V_21_4_2_reg_6456_reg.
DSP Report: register ultra_mul_mul_16scud_U57/ultra_mul_mul_16scud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_21_4_2_reg_6456_reg.
DSP Report: register r_V_21_4_2_reg_6456_reg is absorbed into DSP r_V_21_4_2_reg_6456_reg.
DSP Report: register ultra_mul_mul_16scud_U57/ultra_mul_mul_16scud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_21_4_2_reg_6456_reg.
DSP Report: operator ultra_mul_mul_16scud_U57/ultra_mul_mul_16scud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_21_4_2_reg_6456_reg.
DSP Report: Generating DSP r_V_21_4_1_reg_6451_reg, operation Mode is: (A''*B'')'.
DSP Report: register B_V_1171_load_4_reg_5749_reg is absorbed into DSP r_V_21_4_1_reg_6451_reg.
DSP Report: register ultra_mul_mul_16scud_U56/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_21_4_1_reg_6451_reg.
DSP Report: register ap_phi_reg_pp2_iter1_A_V_load_4_1_phi_reg_2351_reg is absorbed into DSP r_V_21_4_1_reg_6451_reg.
DSP Report: register ultra_mul_mul_16scud_U56/ultra_mul_mul_16scud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_21_4_1_reg_6451_reg.
DSP Report: register r_V_21_4_1_reg_6451_reg is absorbed into DSP r_V_21_4_1_reg_6451_reg.
DSP Report: register ultra_mul_mul_16scud_U56/ultra_mul_mul_16scud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_21_4_1_reg_6451_reg.
DSP Report: operator ultra_mul_mul_16scud_U56/ultra_mul_mul_16scud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_21_4_1_reg_6451_reg.
DSP Report: Generating DSP r_V_21_4_3_reg_6386_reg, operation Mode is: (A''*B'')'.
DSP Report: register B_V_3173_load_4_reg_5764_reg is absorbed into DSP r_V_21_4_3_reg_6386_reg.
DSP Report: register ultra_mul_mul_16scud_U51/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_21_4_3_reg_6386_reg.
DSP Report: register ap_phi_reg_pp2_iter1_A_V_load_4_3_phi_reg_2161_reg is absorbed into DSP r_V_21_4_3_reg_6386_reg.
DSP Report: register ultra_mul_mul_16scud_U51/ultra_mul_mul_16scud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_21_4_3_reg_6386_reg.
DSP Report: register r_V_21_4_3_reg_6386_reg is absorbed into DSP r_V_21_4_3_reg_6386_reg.
DSP Report: register ultra_mul_mul_16scud_U51/ultra_mul_mul_16scud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_21_4_3_reg_6386_reg.
DSP Report: operator ultra_mul_mul_16scud_U51/ultra_mul_mul_16scud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_21_4_3_reg_6386_reg.
DSP Report: Generating DSP tmp23_reg_6466_reg, operation Mode is: (PCIN+(A2*B'')')'.
DSP Report: register B is absorbed into DSP tmp23_reg_6466_reg.
DSP Report: register B is absorbed into DSP tmp23_reg_6466_reg.
DSP Report: register A is absorbed into DSP tmp23_reg_6466_reg.
DSP Report: register tmp23_reg_6466_reg is absorbed into DSP tmp23_reg_6466_reg.
DSP Report: register ultra_mac_muladd_eOg_U58/ultra_mac_muladd_eOg_DSP48_1_U/m_reg_reg is absorbed into DSP tmp23_reg_6466_reg.
DSP Report: operator ultra_mac_muladd_eOg_U58/ultra_mac_muladd_eOg_DSP48_1_U/p is absorbed into DSP tmp23_reg_6466_reg.
DSP Report: operator ultra_mac_muladd_eOg_U58/ultra_mac_muladd_eOg_DSP48_1_U/m is absorbed into DSP tmp23_reg_6466_reg.
DSP Report: Generating DSP ultra_mul_mul_16sfYi_U71/ultra_mul_mul_16sfYi_DSP48_2_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register multiple_V_reg is absorbed into DSP ultra_mul_mul_16sfYi_U71/ultra_mul_mul_16sfYi_DSP48_2_U/p_reg_reg.
DSP Report: register ultra_mul_mul_16sfYi_U71/ultra_mul_mul_16sfYi_DSP48_2_U/a_reg_reg is absorbed into DSP ultra_mul_mul_16sfYi_U71/ultra_mul_mul_16sfYi_DSP48_2_U/p_reg_reg.
DSP Report: register ultra_mul_mul_16sfYi_U71/ultra_mul_mul_16sfYi_DSP48_2_U/b_reg_reg is absorbed into DSP ultra_mul_mul_16sfYi_U71/ultra_mul_mul_16sfYi_DSP48_2_U/p_reg_reg.
DSP Report: register ultra_mul_mul_16sfYi_U71/ultra_mul_mul_16sfYi_DSP48_2_U/p_reg_reg is absorbed into DSP ultra_mul_mul_16sfYi_U71/ultra_mul_mul_16sfYi_DSP48_2_U/p_reg_reg.
DSP Report: operator ultra_mul_mul_16sfYi_U71/ultra_mul_mul_16sfYi_DSP48_2_U/p_reg0 is absorbed into DSP ultra_mul_mul_16sfYi_U71/ultra_mul_mul_16sfYi_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/buff0_reg, operation Mode is: (A2*B'')'.
DSP Report: register B is absorbed into DSP ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/buff0_reg.
DSP Report: register B is absorbed into DSP ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/buff0_reg.
DSP Report: register A is absorbed into DSP ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/buff0_reg.
DSP Report: register ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/buff0_reg is absorbed into DSP ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/buff0_reg.
DSP Report: operator ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/tmp_product is absorbed into DSP ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/buff0_reg.
DSP Report: operator ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/tmp_product is absorbed into DSP ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/buff0_reg.
DSP Report: Generating DSP ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B'')'.
DSP Report: register B is absorbed into DSP ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/buff1_reg.
DSP Report: register B is absorbed into DSP ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/buff1_reg.
DSP Report: register A is absorbed into DSP ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/buff1_reg.
DSP Report: register ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/buff1_reg is absorbed into DSP ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/buff1_reg.
DSP Report: register ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/buff0_reg is absorbed into DSP ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/buff1_reg.
DSP Report: operator ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/tmp_product is absorbed into DSP ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/buff1_reg.
DSP Report: operator ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/tmp_product is absorbed into DSP ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/buff1_reg.
DSP Report: Generating DSP ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/buff2_reg, operation Mode is: (PCIN+(A2*B'')')'.
DSP Report: register B is absorbed into DSP ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/buff2_reg.
DSP Report: register ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/buff0_reg is absorbed into DSP ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/buff2_reg.
DSP Report: register ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/buff0_reg is absorbed into DSP ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/buff2_reg.
DSP Report: register ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/buff2_reg is absorbed into DSP ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/buff2_reg.
DSP Report: register ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/buff1_reg is absorbed into DSP ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/buff2_reg.
DSP Report: operator ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/tmp_product is absorbed into DSP ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/buff2_reg.
DSP Report: operator ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/tmp_product is absorbed into DSP ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/buff2_reg.
DSP Report: Generating DSP ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/buff3_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/buff0_reg is absorbed into DSP ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/buff3_reg.
DSP Report: register ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/buff1_reg is absorbed into DSP ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/buff3_reg.
DSP Report: register ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/buff0_reg is absorbed into DSP ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/buff3_reg.
DSP Report: register ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/buff1_reg is absorbed into DSP ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/buff3_reg.
DSP Report: register ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/buff3_reg is absorbed into DSP ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/buff3_reg.
DSP Report: register ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/buff2_reg is absorbed into DSP ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/buff3_reg.
DSP Report: operator ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/tmp_product is absorbed into DSP ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/buff3_reg.
DSP Report: operator ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/tmp_product is absorbed into DSP ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/buff3_reg.
DSP Report: Generating DSP tmp_89_reg_4900_reg, operation Mode is: (C'+(A''*(B:0x15)')')'.
DSP Report: register ultra_mac_muladd_yd2_U45/ultra_mac_muladd_yd2_DSP48_3_U/b_reg_reg is absorbed into DSP tmp_89_reg_4900_reg.
DSP Report: register A is absorbed into DSP tmp_89_reg_4900_reg.
DSP Report: register A is absorbed into DSP tmp_89_reg_4900_reg.
DSP Report: register C is absorbed into DSP tmp_89_reg_4900_reg.
DSP Report: register tmp_89_reg_4900_reg is absorbed into DSP tmp_89_reg_4900_reg.
DSP Report: register ultra_mac_muladd_yd2_U45/ultra_mac_muladd_yd2_DSP48_3_U/m_reg_reg is absorbed into DSP tmp_89_reg_4900_reg.
DSP Report: operator ultra_mac_muladd_yd2_U45/ultra_mac_muladd_yd2_DSP48_3_U/p is absorbed into DSP tmp_89_reg_4900_reg.
DSP Report: operator ultra_mac_muladd_yd2_U45/ultra_mac_muladd_yd2_DSP48_3_U/m is absorbed into DSP tmp_89_reg_4900_reg.
INFO: [Synth 8-3886] merging instance 'Conv_3_U0/tmp_108_reg_5012_reg[1]' (FDE) to 'Conv_3_U0/tmp_101_reg_5003_reg[1]'
INFO: [Synth 8-3886] merging instance 'Conv_3_U0/tmp_101_reg_5003_reg[0]' (FDE) to 'Conv_3_U0/tmp_109_reg_5017_reg[0]'
INFO: [Synth 8-3886] merging instance 'Conv_3_U0/tmp_101_reg_5003_reg[1]' (FDE) to 'Conv_3_U0/tmp_109_reg_5017_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Pool_16_63_3_0_U0/ultra_urem_4ns_3nxdS_U33/ultra_urem_4ns_3nxdS_div_U/divisor0_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Pool_16_63_3_0_U0/ultra_urem_4ns_3nxdS_U33/ultra_urem_4ns_3nxdS_div_U/divisor0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pool_16_63_3_0_U0/ultra_urem_4ns_3nxdS_U33/ultra_urem_4ns_3nxdS_div_U/divisor0_reg[2] )
INFO: [Synth 8-3886] merging instance 'Conv_3_U0/tmp_108_reg_5012_reg[0]' (FDE) to 'Conv_3_U0/tmp_109_reg_5017_reg[0]'
INFO: [Synth 8-3886] merging instance 'Conv_3_U0/tmp_108_reg_5012_reg[2]' (FDE) to 'Conv_3_U0/tmp_109_reg_5017_reg[2]'
INFO: [Synth 8-3886] merging instance 'Conv_3_U0/tmp_108_reg_5012_reg[3]' (FDE) to 'Conv_3_U0/tmp_109_reg_5017_reg[3]'
INFO: [Synth 8-3886] merging instance 'Conv_3_U0/tmp_108_reg_5012_reg[4]' (FDE) to 'Conv_3_U0/tmp_109_reg_5017_reg[4]'
INFO: [Synth 8-3886] merging instance 'Conv_3_U0/tmp_108_reg_5012_reg[5]' (FDE) to 'Conv_3_U0/tmp_109_reg_5017_reg[5]'
INFO: [Synth 8-3886] merging instance 'Conv_3_U0/tmp_108_reg_5012_reg[6]' (FDE) to 'Conv_3_U0/tmp_109_reg_5017_reg[6]'
INFO: [Synth 8-3886] merging instance 'Conv_3_U0/tmp_108_reg_5012_reg[7]' (FDE) to 'Conv_3_U0/tmp_109_reg_5017_reg[7]'
INFO: [Synth 8-3886] merging instance 'Conv_3_U0/tmp_108_reg_5012_reg[8]' (FDE) to 'Conv_3_U0/tmp_109_reg_5017_reg[8]'
INFO: [Synth 8-3886] merging instance 'Conv_3_U0/tmp_108_reg_5012_reg[9]' (FDE) to 'Conv_3_U0/tmp_109_reg_5017_reg[9]'
INFO: [Synth 8-3886] merging instance 'Conv_3_U0/tmp_108_reg_5012_reg[12]' (FDRE) to 'Conv_3_U0/tmp_108_reg_5012_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Conv_3_U0/\tmp_108_reg_5012_reg[11] )
INFO: [Synth 8-3886] merging instance 'Conv_3_U0/tmp_110_cast_reg_5103_reg[0]' (FDE) to 'Conv_3_U0/A_V_10_addr_4_reg_5136_reg[0]'
INFO: [Synth 8-3886] merging instance 'Conv_3_U0/tmp_110_cast_reg_5103_reg[1]' (FDE) to 'Conv_3_U0/A_V_10_addr_4_reg_5136_reg[1]'
INFO: [Synth 8-3886] merging instance 'Conv_3_U0/tmp_110_cast_reg_5103_reg[2]' (FDE) to 'Conv_3_U0/A_V_10_addr_4_reg_5136_reg[2]'
INFO: [Synth 8-3886] merging instance 'Conv_3_U0/tmp_110_cast_reg_5103_reg[3]' (FDE) to 'Conv_3_U0/A_V_10_addr_4_reg_5136_reg[3]'
INFO: [Synth 8-3886] merging instance 'Conv_3_U0/tmp_110_cast_reg_5103_reg[4]' (FDE) to 'Conv_3_U0/A_V_10_addr_4_reg_5136_reg[4]'
INFO: [Synth 8-3886] merging instance 'Conv_3_U0/tmp_110_cast_reg_5103_reg[5]' (FDE) to 'Conv_3_U0/A_V_10_addr_4_reg_5136_reg[5]'
INFO: [Synth 8-3886] merging instance 'Conv_3_U0/tmp_110_cast_reg_5103_reg[6]' (FDE) to 'Conv_3_U0/A_V_10_addr_4_reg_5136_reg[6]'
INFO: [Synth 8-3886] merging instance 'Conv_3_U0/tmp_110_cast_reg_5103_reg[7]' (FDE) to 'Conv_3_U0/A_V_10_addr_4_reg_5136_reg[7]'
INFO: [Synth 8-3886] merging instance 'Conv_3_U0/tmp_110_cast_reg_5103_reg[8]' (FDE) to 'Conv_3_U0/A_V_10_addr_4_reg_5136_reg[8]'
INFO: [Synth 8-3886] merging instance 'Conv_3_U0/A_V_10_addr_3_reg_5130_reg[0]' (FDE) to 'Conv_3_U0/tmp_109_cast_reg_5082_reg[0]'
INFO: [Synth 8-3886] merging instance 'Conv_3_U0/A_V_10_addr_3_reg_5130_reg[1]' (FDE) to 'Conv_3_U0/tmp_109_cast_reg_5082_reg[1]'
INFO: [Synth 8-3886] merging instance 'Conv_3_U0/A_V_10_addr_3_reg_5130_reg[2]' (FDE) to 'Conv_3_U0/tmp_109_cast_reg_5082_reg[2]'
INFO: [Synth 8-3886] merging instance 'Conv_3_U0/A_V_10_addr_3_reg_5130_reg[3]' (FDE) to 'Conv_3_U0/tmp_109_cast_reg_5082_reg[3]'
INFO: [Synth 8-3886] merging instance 'Conv_3_U0/A_V_10_addr_3_reg_5130_reg[4]' (FDE) to 'Conv_3_U0/tmp_109_cast_reg_5082_reg[4]'
INFO: [Synth 8-3886] merging instance 'Conv_3_U0/A_V_10_addr_3_reg_5130_reg[5]' (FDE) to 'Conv_3_U0/tmp_109_cast_reg_5082_reg[5]'
INFO: [Synth 8-3886] merging instance 'Conv_3_U0/A_V_10_addr_3_reg_5130_reg[6]' (FDE) to 'Conv_3_U0/tmp_109_cast_reg_5082_reg[6]'
INFO: [Synth 8-3886] merging instance 'Conv_3_U0/A_V_10_addr_3_reg_5130_reg[7]' (FDE) to 'Conv_3_U0/tmp_109_cast_reg_5082_reg[7]'
INFO: [Synth 8-3886] merging instance 'Conv_3_U0/A_V_10_addr_3_reg_5130_reg[8]' (FDE) to 'Conv_3_U0/tmp_109_cast_reg_5082_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pool_16_63_3_0_U0/ultra_urem_4ns_3nxdS_U33/ultra_urem_4ns_3nxdS_div_U/ultra_urem_4ns_3nxdS_div_u_0/remd_tmp_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pool_16_63_3_0_U0/ultra_urem_4ns_3nxdS_U33/ultra_urem_4ns_3nxdS_div_U/ultra_urem_4ns_3nxdS_div_u_0/remd_tmp_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pool_16_63_3_0_U0/ultra_urem_4ns_3nxdS_U33/ultra_urem_4ns_3nxdS_div_U/ultra_urem_4ns_3nxdS_div_u_0/remd_tmp_reg[0][2] )
INFO: [Synth 8-3886] merging instance 'Conv_3_U0/tmp_110_reg_5052_reg[0]' (FDE) to 'Conv_3_U0/tmp_114_reg_5072_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Conv_3_U0/\tmp_240_0_35_t_mid2_reg_4966_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pool_16_63_3_0_U0/ia_cast_mid2_reg_1770_reg[6] )
INFO: [Synth 8-3886] merging instance 'Conv_3_U0/r_V_2_reg_6627_reg[15]' (FDE) to 'Conv_3_U0/tmp_118_reg_6637_reg[0]'
INFO: [Synth 8-3886] merging instance 'Conv_3_U0/r_V_2_reg_6627_reg[16]' (FDE) to 'Conv_3_U0/tmp_118_reg_6637_reg[1]'
INFO: [Synth 8-3886] merging instance 'Conv_3_U0/r_V_2_reg_6627_reg[17]' (FDE) to 'Conv_3_U0/tmp_118_reg_6637_reg[2]'
INFO: [Synth 8-3886] merging instance 'Conv_3_U0/r_V_2_reg_6627_reg[18]' (FDE) to 'Conv_3_U0/tmp_118_reg_6637_reg[3]'
INFO: [Synth 8-3886] merging instance 'Conv_3_U0/r_V_2_reg_6627_reg[19]' (FDE) to 'Conv_3_U0/tmp_118_reg_6637_reg[4]'
INFO: [Synth 8-3886] merging instance 'Conv_3_U0/r_V_2_reg_6627_reg[20]' (FDE) to 'Conv_3_U0/tmp_118_reg_6637_reg[5]'
INFO: [Synth 8-3886] merging instance 'Conv_3_U0/r_V_2_reg_6627_reg[21]' (FDE) to 'Conv_3_U0/tmp_118_reg_6637_reg[6]'
INFO: [Synth 8-3886] merging instance 'Conv_3_U0/r_V_2_reg_6627_reg[22]' (FDE) to 'Conv_3_U0/tmp_118_reg_6637_reg[7]'
INFO: [Synth 8-3886] merging instance 'Conv_3_U0/r_V_2_reg_6627_reg[23]' (FDE) to 'Conv_3_U0/tmp_118_reg_6637_reg[8]'
INFO: [Synth 8-3886] merging instance 'Conv_3_U0/r_V_2_reg_6627_reg[24]' (FDE) to 'Conv_3_U0/tmp_118_reg_6637_reg[9]'
INFO: [Synth 8-3886] merging instance 'Conv_3_U0/r_V_2_reg_6627_reg[25]' (FDE) to 'Conv_3_U0/tmp_118_reg_6637_reg[10]'
INFO: [Synth 8-3886] merging instance 'Conv_3_U0/r_V_2_reg_6627_reg[26]' (FDE) to 'Conv_3_U0/tmp_118_reg_6637_reg[11]'
INFO: [Synth 8-3886] merging instance 'Conv_3_U0/r_V_2_reg_6627_reg[27]' (FDE) to 'Conv_3_U0/tmp_118_reg_6637_reg[12]'
INFO: [Synth 8-3886] merging instance 'Conv_3_U0/r_V_2_reg_6627_reg[28]' (FDE) to 'Conv_3_U0/tmp_118_reg_6637_reg[13]'
INFO: [Synth 8-3886] merging instance 'Conv_3_U0/r_V_2_reg_6627_reg[29]' (FDE) to 'Conv_3_U0/tmp_118_reg_6637_reg[14]'
INFO: [Synth 8-3886] merging instance 'Conv_3_U0/r_V_2_reg_6627_reg[30]' (FDE) to 'Conv_3_U0/tmp_118_reg_6637_reg[15]'
INFO: [Synth 8-3886] merging instance 'Conv_3_U0/r_V_2_reg_6627_reg[31]' (FDE) to 'Conv_3_U0/tmp_118_reg_6637_reg[16]'
INFO: [Synth 8-3886] merging instance 'Conv_3_U0/r_V_2_reg_6627_reg[32]' (FDE) to 'Conv_3_U0/tmp_118_reg_6637_reg[17]'
INFO: [Synth 8-3886] merging instance 'Conv_3_U0/tmp_118_reg_6637_reg[17]' (FDE) to 'Conv_3_U0/tmp_116_reg_6632_reg[0]'
INFO: [Synth 8-3886] merging instance 'Pool_16_63_3_0_U0/i2_mid2_reg_1760_reg[2]' (FDE) to 'Pool_16_63_3_0_U0/tmp_21_reg_1765_reg[2]'
INFO: [Synth 8-3886] merging instance 'Pool_16_63_3_0_U0/i2_mid2_reg_1760_reg[1]' (FDE) to 'Pool_16_63_3_0_U0/tmp_21_reg_1765_reg[1]'
INFO: [Synth 8-3886] merging instance 'Pool_16_63_3_0_U0/i2_mid2_reg_1760_reg[0]' (FDE) to 'Pool_16_63_3_0_U0/tmp_21_reg_1765_reg[0]'
INFO: [Synth 8-3886] merging instance 'Pool_16_63_3_0_U0/i2_mid2_reg_1760_reg[3]' (FDE) to 'Pool_16_63_3_0_U0/tmp_21_reg_1765_reg[3]'
INFO: [Synth 8-3886] merging instance 'Conv_3_U0/r_V_s_reg_6662_reg[33]' (FDE) to 'Conv_3_U0/tmp_120_reg_6667_reg[0]'
INFO: [Synth 8-3886] merging instance 'Conv_3_U0/ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/a_reg0_reg[0]' (FDE) to 'Conv_3_U0/ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/a_reg0_reg[17]'
INFO: [Synth 8-3886] merging instance 'Conv_3_U0/ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/a_reg0_reg[1]' (FDE) to 'Conv_3_U0/ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/a_reg0_reg[17]'
INFO: [Synth 8-3886] merging instance 'Conv_3_U0/ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/a_reg0_reg[2]' (FDE) to 'Conv_3_U0/ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/a_reg0_reg[17]'
INFO: [Synth 8-3886] merging instance 'Conv_3_U0/ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/a_reg0_reg[5]' (FDE) to 'Conv_3_U0/ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/a_reg0_reg[17]'
INFO: [Synth 8-3886] merging instance 'Conv_3_U0/ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/a_reg0_reg[6]' (FDE) to 'Conv_3_U0/ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/a_reg0_reg[17]'
INFO: [Synth 8-3886] merging instance 'Conv_3_U0/ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/a_reg0_reg[9]' (FDE) to 'Conv_3_U0/ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/a_reg0_reg[17]'
INFO: [Synth 8-3886] merging instance 'Conv_3_U0/ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/a_reg0_reg[10]' (FDE) to 'Conv_3_U0/ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/a_reg0_reg[17]'
INFO: [Synth 8-3886] merging instance 'Conv_3_U0/ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/a_reg0_reg[13]' (FDE) to 'Conv_3_U0/ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/a_reg0_reg[17]'
INFO: [Synth 8-3886] merging instance 'Conv_3_U0/ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/a_reg0_reg[14]' (FDE) to 'Conv_3_U0/ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/a_reg0_reg[17]'
INFO: [Synth 8-3886] merging instance 'Conv_3_U0/ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/a_reg0_reg[17]' (FDE) to 'Conv_3_U0/ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/a_reg0_reg[18]'
INFO: [Synth 8-3886] merging instance 'Conv_3_U0/ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/a_reg0_reg[18]' (FDE) to 'Conv_3_U0/ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/a_reg0_reg[21]'
INFO: [Synth 8-3886] merging instance 'Conv_3_U0/ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/a_reg0_reg[3]' (FDE) to 'Conv_3_U0/ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/a_reg0_reg[19]'
INFO: [Synth 8-3886] merging instance 'Conv_3_U0/ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/a_reg0_reg[4]' (FDE) to 'Conv_3_U0/ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/a_reg0_reg[19]'
INFO: [Synth 8-3886] merging instance 'Conv_3_U0/ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/a_reg0_reg[7]' (FDE) to 'Conv_3_U0/ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/a_reg0_reg[19]'
INFO: [Synth 8-3886] merging instance 'Conv_3_U0/ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/a_reg0_reg[8]' (FDE) to 'Conv_3_U0/ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/a_reg0_reg[19]'
INFO: [Synth 8-3886] merging instance 'Conv_3_U0/ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/a_reg0_reg[11]' (FDE) to 'Conv_3_U0/ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/a_reg0_reg[19]'
INFO: [Synth 8-3886] merging instance 'Conv_3_U0/ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/a_reg0_reg[12]' (FDE) to 'Conv_3_U0/ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/a_reg0_reg[19]'
INFO: [Synth 8-3886] merging instance 'Conv_3_U0/ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/a_reg0_reg[15]' (FDE) to 'Conv_3_U0/ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/a_reg0_reg[19]'
INFO: [Synth 8-3886] merging instance 'Conv_3_U0/ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/a_reg0_reg[16]' (FDE) to 'Conv_3_U0/ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/a_reg0_reg[19]'
INFO: [Synth 8-3886] merging instance 'Conv_3_U0/ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/a_reg0_reg[19]' (FDE) to 'Conv_3_U0/ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/a_reg0_reg[20]'
INFO: [Synth 8-3886] merging instance 'Conv_3_U0/ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/a_reg0_reg[20]' (FDE) to 'Conv_3_U0/ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/a_reg0_reg[23]'
INFO: [Synth 8-3886] merging instance 'Conv_3_U0/ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/a_reg0_reg[21]' (FDE) to 'Conv_3_U0/ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/a_reg0_reg[22]'
INFO: [Synth 8-3886] merging instance 'Conv_3_U0/ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/a_reg0_reg[22]' (FDE) to 'Conv_3_U0/ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/a_reg0_reg[25]'
INFO: [Synth 8-3886] merging instance 'Conv_3_U0/ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/a_reg0_reg[23]' (FDE) to 'Conv_3_U0/ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/a_reg0_reg[24]'
INFO: [Synth 8-3886] merging instance 'Conv_3_U0/ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/a_reg0_reg[24]' (FDE) to 'Conv_3_U0/ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/a_reg0_reg[27]'
INFO: [Synth 8-3886] merging instance 'Conv_3_U0/ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/a_reg0_reg[25]' (FDE) to 'Conv_3_U0/ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/a_reg0_reg[26]'
INFO: [Synth 8-3886] merging instance 'Conv_3_U0/ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/a_reg0_reg[26]' (FDE) to 'Conv_3_U0/ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/a_reg0_reg[29]'
INFO: [Synth 8-3886] merging instance 'Conv_3_U0/ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/a_reg0_reg[27]' (FDE) to 'Conv_3_U0/ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/a_reg0_reg[28]'
INFO: [Synth 8-3886] merging instance 'Conv_3_U0/ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/a_reg0_reg[28]' (FDE) to 'Conv_3_U0/ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/a_reg0_reg[31]'
INFO: [Synth 8-3886] merging instance 'Conv_3_U0/ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/a_reg0_reg[29]' (FDE) to 'Conv_3_U0/ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/a_reg0_reg[30]'
INFO: [Synth 8-3886] merging instance 'Conv_3_U0/ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/a_reg0_reg[30]' (FDE) to 'Conv_3_U0/ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/a_reg0_reg[33]'
INFO: [Synth 8-3886] merging instance 'Conv_3_U0/ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/a_reg0_reg[31]' (FDE) to 'Conv_3_U0/ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/a_reg0_reg[32]'
INFO: [Synth 8-3886] merging instance 'Conv_3_U0/ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/a_reg0_reg[32]' (FDE) to 'Conv_3_U0/ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/a_reg0_reg[35]'
INFO: [Synth 8-3886] merging instance 'Conv_3_U0/ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/a_reg0_reg[33]' (FDE) to 'Conv_3_U0/ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/a_reg0_reg[34]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Conv_3_U0/\ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/a_reg0_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Conv_3_U0/\ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/a_reg0_reg[35] )
INFO: [Synth 8-3886] merging instance 'Conv_3_U0/mul_reg_6678_reg[39]' (FDE) to 'Conv_3_U0/tmp_123_reg_6683_reg[0]'
INFO: [Synth 8-3886] merging instance 'Conv_3_U0/mul_reg_6678_reg[40]' (FDE) to 'Conv_3_U0/tmp_123_reg_6683_reg[1]'
INFO: [Synth 8-3886] merging instance 'Conv_3_U0/mul_reg_6678_reg[41]' (FDE) to 'Conv_3_U0/tmp_123_reg_6683_reg[2]'
INFO: [Synth 8-3886] merging instance 'Conv_3_U0/mul_reg_6678_reg[42]' (FDE) to 'Conv_3_U0/tmp_123_reg_6683_reg[3]'
INFO: [Synth 8-3886] merging instance 'Conv_3_U0/mul_reg_6678_reg[43]' (FDE) to 'Conv_3_U0/tmp_123_reg_6683_reg[4]'
INFO: [Synth 8-3886] merging instance 'Conv_3_U0/mul_reg_6678_reg[44]' (FDE) to 'Conv_3_U0/tmp_123_reg_6683_reg[5]'
INFO: [Synth 8-3886] merging instance 'Conv_3_U0/mul_reg_6678_reg[45]' (FDE) to 'Conv_3_U0/tmp_123_reg_6683_reg[6]'
INFO: [Synth 8-3886] merging instance 'Conv_3_U0/mul_reg_6678_reg[46]' (FDE) to 'Conv_3_U0/tmp_123_reg_6683_reg[7]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pool_16_63_3_0_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Conv_3_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Pool_16_63_3_0_U0/ultra_urem_4ns_3nxdS_U33/ultra_urem_4ns_3nxdS_div_U/ultra_urem_4ns_3nxdS_div_u_0/divisor_tmp_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Pool_16_63_3_0_U0/ultra_urem_4ns_3nxdS_U33/ultra_urem_4ns_3nxdS_div_U/ultra_urem_4ns_3nxdS_div_u_0/divisor_tmp_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pool_16_63_3_0_U0/ultra_urem_4ns_3nxdS_U33/ultra_urem_4ns_3nxdS_div_U/ultra_urem_4ns_3nxdS_div_u_0/divisor_tmp_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Pool_16_63_3_0_U0/ultra_urem_4ns_3nxdS_U33/ultra_urem_4ns_3nxdS_div_U/ultra_urem_4ns_3nxdS_div_u_0/loop[0].divisor_tmp_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Pool_16_63_3_0_U0/ultra_urem_4ns_3nxdS_U33/ultra_urem_4ns_3nxdS_div_U/ultra_urem_4ns_3nxdS_div_u_0/loop[0].divisor_tmp_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pool_16_63_3_0_U0/ultra_urem_4ns_3nxdS_U33/ultra_urem_4ns_3nxdS_div_U/ultra_urem_4ns_3nxdS_div_u_0/loop[0].divisor_tmp_reg[1][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pool_16_63_3_0_U0/ultra_urem_4ns_3nxdS_U33/ultra_urem_4ns_3nxdS_div_U/ultra_urem_4ns_3nxdS_div_u_0/loop[0].remd_tmp_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pool_16_63_3_0_U0/ultra_urem_4ns_3nxdS_U33/ultra_urem_4ns_3nxdS_div_U/ultra_urem_4ns_3nxdS_div_u_0/loop[0].remd_tmp_reg[1][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Pool_16_63_3_0_U0/ultra_urem_4ns_3nxdS_U33/ultra_urem_4ns_3nxdS_div_U/ultra_urem_4ns_3nxdS_div_u_0/loop[1].divisor_tmp_reg[2][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Pool_16_63_3_0_U0/ultra_urem_4ns_3nxdS_U33/ultra_urem_4ns_3nxdS_div_U/ultra_urem_4ns_3nxdS_div_u_0/loop[1].divisor_tmp_reg[2][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pool_16_63_3_0_U0/ultra_urem_4ns_3nxdS_U33/ultra_urem_4ns_3nxdS_div_U/ultra_urem_4ns_3nxdS_div_u_0/loop[1].divisor_tmp_reg[2][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pool_16_63_3_0_U0/ultra_urem_4ns_3nxdS_U33/ultra_urem_4ns_3nxdS_div_U/ultra_urem_4ns_3nxdS_div_u_0/loop[1].remd_tmp_reg[2][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Pool_16_63_3_0_U0/ultra_urem_4ns_3nxdS_U33/ultra_urem_4ns_3nxdS_div_U/ultra_urem_4ns_3nxdS_div_u_0/loop[2].divisor_tmp_reg[3][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Pool_16_63_3_0_U0/ultra_urem_4ns_3nxdS_U33/ultra_urem_4ns_3nxdS_div_U/ultra_urem_4ns_3nxdS_div_u_0/loop[2].divisor_tmp_reg[3][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pool_16_63_3_0_U0/ultra_urem_4ns_3nxdS_U33/ultra_urem_4ns_3nxdS_div_U/ultra_urem_4ns_3nxdS_div_u_0/loop[2].divisor_tmp_reg[3][2] )
WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module Conv_3.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U41/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg[47]) is unused and will be removed from module Conv_3.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U41/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg[46]) is unused and will be removed from module Conv_3.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U41/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg[45]) is unused and will be removed from module Conv_3.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U41/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg[44]) is unused and will be removed from module Conv_3.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U41/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg[43]) is unused and will be removed from module Conv_3.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U41/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg[42]) is unused and will be removed from module Conv_3.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U41/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg[41]) is unused and will be removed from module Conv_3.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U41/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg[40]) is unused and will be removed from module Conv_3.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U41/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg[39]) is unused and will be removed from module Conv_3.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U41/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg[38]) is unused and will be removed from module Conv_3.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U41/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg[37]) is unused and will be removed from module Conv_3.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U41/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg[36]) is unused and will be removed from module Conv_3.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U41/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg[35]) is unused and will be removed from module Conv_3.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U41/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg[34]) is unused and will be removed from module Conv_3.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U41/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg[33]) is unused and will be removed from module Conv_3.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U41/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg[32]) is unused and will be removed from module Conv_3.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U41/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg[31]) is unused and will be removed from module Conv_3.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U41/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg[30]) is unused and will be removed from module Conv_3.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U41/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg[29]) is unused and will be removed from module Conv_3.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U41/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg[28]) is unused and will be removed from module Conv_3.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U41/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg[27]) is unused and will be removed from module Conv_3.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U41/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg[26]) is unused and will be removed from module Conv_3.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U41/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg[25]) is unused and will be removed from module Conv_3.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U41/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg[24]) is unused and will be removed from module Conv_3.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U41/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg[23]) is unused and will be removed from module Conv_3.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U41/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg[22]) is unused and will be removed from module Conv_3.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U41/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg[21]) is unused and will be removed from module Conv_3.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U41/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg[20]) is unused and will be removed from module Conv_3.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U41/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg[19]) is unused and will be removed from module Conv_3.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U41/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg[18]) is unused and will be removed from module Conv_3.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U41/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg[17]) is unused and will be removed from module Conv_3.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U41/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg[47]) is unused and will be removed from module Conv_3.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U41/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg[46]) is unused and will be removed from module Conv_3.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U41/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg[45]) is unused and will be removed from module Conv_3.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U41/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg[44]) is unused and will be removed from module Conv_3.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U41/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg[43]) is unused and will be removed from module Conv_3.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U41/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg[42]) is unused and will be removed from module Conv_3.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U41/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg[41]) is unused and will be removed from module Conv_3.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U41/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg[40]) is unused and will be removed from module Conv_3.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U41/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg[39]) is unused and will be removed from module Conv_3.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U41/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg[38]) is unused and will be removed from module Conv_3.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U41/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg[37]) is unused and will be removed from module Conv_3.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U41/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg[36]) is unused and will be removed from module Conv_3.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U41/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg[35]) is unused and will be removed from module Conv_3.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U41/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg[34]) is unused and will be removed from module Conv_3.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U41/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg[33]) is unused and will be removed from module Conv_3.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U41/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg[32]) is unused and will be removed from module Conv_3.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U41/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg[31]) is unused and will be removed from module Conv_3.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U41/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg[30]) is unused and will be removed from module Conv_3.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U41/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg[29]) is unused and will be removed from module Conv_3.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U41/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg[28]) is unused and will be removed from module Conv_3.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U41/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg[27]) is unused and will be removed from module Conv_3.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U41/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg[26]) is unused and will be removed from module Conv_3.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U41/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg[25]) is unused and will be removed from module Conv_3.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U41/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg[24]) is unused and will be removed from module Conv_3.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U41/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg[23]) is unused and will be removed from module Conv_3.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U41/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg[22]) is unused and will be removed from module Conv_3.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U41/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg[21]) is unused and will be removed from module Conv_3.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U41/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg[20]) is unused and will be removed from module Conv_3.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U41/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg[19]) is unused and will be removed from module Conv_3.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U41/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg[18]) is unused and will be removed from module Conv_3.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_32s_32sbkb_U41/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg[17]) is unused and will be removed from module Conv_3.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/buff1_reg[47]) is unused and will be removed from module Conv_3.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/buff1_reg[46]) is unused and will be removed from module Conv_3.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/buff1_reg[45]) is unused and will be removed from module Conv_3.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/buff1_reg[44]) is unused and will be removed from module Conv_3.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/buff1_reg[43]) is unused and will be removed from module Conv_3.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/buff1_reg[42]) is unused and will be removed from module Conv_3.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/buff1_reg[41]) is unused and will be removed from module Conv_3.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/buff1_reg[40]) is unused and will be removed from module Conv_3.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/buff1_reg[39]) is unused and will be removed from module Conv_3.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/buff1_reg[38]) is unused and will be removed from module Conv_3.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/buff1_reg[37]) is unused and will be removed from module Conv_3.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/buff1_reg[36]) is unused and will be removed from module Conv_3.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/buff1_reg[35]) is unused and will be removed from module Conv_3.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/buff1_reg[34]) is unused and will be removed from module Conv_3.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/buff1_reg[33]) is unused and will be removed from module Conv_3.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/buff1_reg[32]) is unused and will be removed from module Conv_3.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/buff1_reg[31]) is unused and will be removed from module Conv_3.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/buff1_reg[30]) is unused and will be removed from module Conv_3.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/buff1_reg[29]) is unused and will be removed from module Conv_3.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/buff1_reg[28]) is unused and will be removed from module Conv_3.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/buff1_reg[27]) is unused and will be removed from module Conv_3.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/buff1_reg[26]) is unused and will be removed from module Conv_3.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/buff1_reg[25]) is unused and will be removed from module Conv_3.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/buff1_reg[24]) is unused and will be removed from module Conv_3.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/buff1_reg[23]) is unused and will be removed from module Conv_3.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/buff1_reg[22]) is unused and will be removed from module Conv_3.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/buff1_reg[21]) is unused and will be removed from module Conv_3.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/buff1_reg[20]) is unused and will be removed from module Conv_3.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/buff1_reg[19]) is unused and will be removed from module Conv_3.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/buff1_reg[18]) is unused and will be removed from module Conv_3.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/buff1_reg[17]) is unused and will be removed from module Conv_3.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/buff2_reg[47]) is unused and will be removed from module Conv_3.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/buff2_reg[46]) is unused and will be removed from module Conv_3.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/buff2_reg[45]) is unused and will be removed from module Conv_3.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/buff2_reg[44]) is unused and will be removed from module Conv_3.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/buff2_reg[43]) is unused and will be removed from module Conv_3.
WARNING: [Synth 8-3332] Sequential element (ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/buff2_reg[42]) is unused and will be removed from module Conv_3.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/ultra_mul_32s_32sbkb.v:26]
DSP Report: Generating DSP tmp9_reg_2414_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_V_167_reg_2379_reg is absorbed into DSP tmp9_reg_2414_reg.
DSP Report: register ultra_mul_mul_16scud_U100/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp9_reg_2414_reg.
DSP Report: register tmp_V_163_reg_2374_reg is absorbed into DSP tmp9_reg_2414_reg.
DSP Report: register ultra_mul_mul_16scud_U100/ultra_mul_mul_16scud_DSP48_0_U/a_reg_reg is absorbed into DSP tmp9_reg_2414_reg.
DSP Report: register tmp9_reg_2414_reg is absorbed into DSP tmp9_reg_2414_reg.
DSP Report: register ultra_mul_mul_16scud_U100/ultra_mul_mul_16scud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp9_reg_2414_reg.
DSP Report: operator ultra_mul_mul_16scud_U100/ultra_mul_mul_16scud_DSP48_0_U/p_reg0 is absorbed into DSP tmp9_reg_2414_reg.
DSP Report: Generating DSP tmp8_reg_2409_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_V_161_reg_2369_reg is absorbed into DSP tmp8_reg_2409_reg.
DSP Report: register ultra_mul_mul_16scud_U99/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp8_reg_2409_reg.
DSP Report: register tmp_V_161_reg_2369_reg is absorbed into DSP tmp8_reg_2409_reg.
DSP Report: register ultra_mul_mul_16scud_U99/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp8_reg_2409_reg.
DSP Report: register tmp8_reg_2409_reg is absorbed into DSP tmp8_reg_2409_reg.
DSP Report: register ultra_mul_mul_16scud_U99/ultra_mul_mul_16scud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp8_reg_2409_reg.
DSP Report: operator ultra_mul_mul_16scud_U99/ultra_mul_mul_16scud_DSP48_0_U/p_reg0 is absorbed into DSP tmp8_reg_2409_reg.
DSP Report: Generating DSP ultra_mul_32s_32sbkb_U97/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP ultra_mul_32s_32sbkb_U97/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP ultra_mul_32s_32sbkb_U97/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register ultra_mul_32s_32sbkb_U97/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP ultra_mul_32s_32sbkb_U97/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U97/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U97/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U97/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U97/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP ultra_mul_32s_32sbkb_U97/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register B is absorbed into DSP ultra_mul_32s_32sbkb_U97/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register A is absorbed into DSP ultra_mul_32s_32sbkb_U97/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register ultra_mul_32s_32sbkb_U97/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP ultra_mul_32s_32sbkb_U97/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register ultra_mul_32s_32sbkb_U97/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP ultra_mul_32s_32sbkb_U97/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U97/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U97/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U97/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U97/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP ultra_mul_32s_32sbkb_U97/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register B is absorbed into DSP ultra_mul_32s_32sbkb_U97/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register ultra_mul_32s_32sbkb_U97/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP ultra_mul_32s_32sbkb_U97/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP ultra_mul_32s_32sbkb_U97/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register ultra_mul_32s_32sbkb_U97/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP ultra_mul_32s_32sbkb_U97/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register ultra_mul_32s_32sbkb_U97/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg is absorbed into DSP ultra_mul_32s_32sbkb_U97/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register ultra_mul_32s_32sbkb_U97/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP ultra_mul_32s_32sbkb_U97/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U97/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U97/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U97/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U97/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP r_V_12_0_1_reg_2947_reg, operation Mode is: (A''*B'')'.
DSP Report: register reg_1181_reg is absorbed into DSP r_V_12_0_1_reg_2947_reg.
DSP Report: register ultra_mul_mul_16scud_U107/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_12_0_1_reg_2947_reg.
DSP Report: register ap_phi_reg_pp2_iter3_A_V_3_load_0_1_phi_reg_843_reg is absorbed into DSP r_V_12_0_1_reg_2947_reg.
DSP Report: register ultra_mul_mul_16scud_U101/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_12_0_1_reg_2947_reg.
DSP Report: register r_V_12_0_1_reg_2947_reg is absorbed into DSP r_V_12_0_1_reg_2947_reg.
DSP Report: register ultra_mul_mul_16scud_U101/ultra_mul_mul_16scud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_12_0_1_reg_2947_reg.
DSP Report: operator ultra_mul_mul_16scud_U101/ultra_mul_mul_16scud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_12_0_1_reg_2947_reg.
DSP Report: Generating DSP r_V_1_reg_2972_reg, operation Mode is: (A''*B'')'.
DSP Report: register reg_1189_reg is absorbed into DSP r_V_1_reg_2972_reg.
DSP Report: register ultra_mul_mul_16scud_U103/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_1_reg_2972_reg.
DSP Report: register ap_phi_reg_pp2_iter3_A_V_3_load_0_0_phi_reg_934_reg is absorbed into DSP r_V_1_reg_2972_reg.
DSP Report: register ultra_mul_mul_16scud_U106/ultra_mul_mul_16scud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_1_reg_2972_reg.
DSP Report: register r_V_1_reg_2972_reg is absorbed into DSP r_V_1_reg_2972_reg.
DSP Report: register ultra_mul_mul_16scud_U106/ultra_mul_mul_16scud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_1_reg_2972_reg.
DSP Report: operator ultra_mul_mul_16scud_U106/ultra_mul_mul_16scud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_1_reg_2972_reg.
DSP Report: Generating DSP r_V_12_1_reg_2957_reg, operation Mode is: (A''*B'')'.
DSP Report: register reg_1189_reg is absorbed into DSP r_V_12_1_reg_2957_reg.
DSP Report: register ap_phi_reg_pp2_iter3_A_V_3_load_1_0_phi_reg_873_reg is absorbed into DSP r_V_12_1_reg_2957_reg.
DSP Report: register ultra_mul_mul_16scud_U103/ultra_mul_mul_16scud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_12_1_reg_2957_reg.
DSP Report: register ultra_mul_mul_16scud_U103/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_12_1_reg_2957_reg.
DSP Report: register r_V_12_1_reg_2957_reg is absorbed into DSP r_V_12_1_reg_2957_reg.
DSP Report: register ultra_mul_mul_16scud_U103/ultra_mul_mul_16scud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_12_1_reg_2957_reg.
DSP Report: operator ultra_mul_mul_16scud_U103/ultra_mul_mul_16scud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_12_1_reg_2957_reg.
DSP Report: Generating DSP r_V_12_0_2_reg_2952_reg, operation Mode is: (A''*B'')'.
DSP Report: register reg_1185_reg is absorbed into DSP r_V_12_0_2_reg_2952_reg.
DSP Report: register ultra_mul_mul_16scud_U102/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_12_0_2_reg_2952_reg.
DSP Report: register ap_phi_reg_pp2_iter3_A_V_3_load_0_2_phi_reg_858_reg is absorbed into DSP r_V_12_0_2_reg_2952_reg.
DSP Report: register ultra_mul_mul_16scud_U102/ultra_mul_mul_16scud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_12_0_2_reg_2952_reg.
DSP Report: register r_V_12_0_2_reg_2952_reg is absorbed into DSP r_V_12_0_2_reg_2952_reg.
DSP Report: register ultra_mul_mul_16scud_U102/ultra_mul_mul_16scud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_12_0_2_reg_2952_reg.
DSP Report: operator ultra_mul_mul_16scud_U102/ultra_mul_mul_16scud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_12_0_2_reg_2952_reg.
DSP Report: Generating DSP r_V_12_1_2_reg_2982_reg, operation Mode is: (A''*B'')'.
DSP Report: register B_V_3_2_load_1_reg_2837_reg is absorbed into DSP r_V_12_1_2_reg_2982_reg.
DSP Report: register ultra_mul_mul_16scud_U108/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_12_1_2_reg_2982_reg.
DSP Report: register A_V_3_load_1_2_phi_reg_888_reg is absorbed into DSP r_V_12_1_2_reg_2982_reg.
DSP Report: register ultra_mul_mul_16scud_U108/ultra_mul_mul_16scud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_12_1_2_reg_2982_reg.
DSP Report: register r_V_12_1_2_reg_2982_reg is absorbed into DSP r_V_12_1_2_reg_2982_reg.
DSP Report: register ultra_mul_mul_16scud_U108/ultra_mul_mul_16scud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_12_1_2_reg_2982_reg.
DSP Report: operator ultra_mul_mul_16scud_U108/ultra_mul_mul_16scud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_12_1_2_reg_2982_reg.
DSP Report: Generating DSP r_V_12_1_1_reg_2977_reg, operation Mode is: (A''*B'')'.
DSP Report: register reg_1181_reg is absorbed into DSP r_V_12_1_1_reg_2977_reg.
DSP Report: register ultra_mul_mul_16scud_U107/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_12_1_1_reg_2977_reg.
DSP Report: register ap_phi_reg_pp2_iter3_A_V_3_load_1_1_phi_reg_949_reg is absorbed into DSP r_V_12_1_1_reg_2977_reg.
DSP Report: register ultra_mul_mul_16scud_U107/ultra_mul_mul_16scud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_12_1_1_reg_2977_reg.
DSP Report: register r_V_12_1_1_reg_2977_reg is absorbed into DSP r_V_12_1_1_reg_2977_reg.
DSP Report: register ultra_mul_mul_16scud_U107/ultra_mul_mul_16scud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_12_1_1_reg_2977_reg.
DSP Report: operator ultra_mul_mul_16scud_U107/ultra_mul_mul_16scud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_12_1_1_reg_2977_reg.
DSP Report: Generating DSP r_V_12_2_reg_2962_reg, operation Mode is: (A''*B'')'.
DSP Report: register B_V_3_0_load_2_reg_2842_reg is absorbed into DSP r_V_12_2_reg_2962_reg.
DSP Report: register ultra_mul_mul_16scud_U104/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_12_2_reg_2962_reg.
DSP Report: register ap_phi_reg_pp2_iter3_A_V_3_load_2_0_phi_reg_904_reg is absorbed into DSP r_V_12_2_reg_2962_reg.
DSP Report: register ultra_mul_mul_16scud_U104/ultra_mul_mul_16scud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_12_2_reg_2962_reg.
DSP Report: register r_V_12_2_reg_2962_reg is absorbed into DSP r_V_12_2_reg_2962_reg.
DSP Report: register ultra_mul_mul_16scud_U104/ultra_mul_mul_16scud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_12_2_reg_2962_reg.
DSP Report: operator ultra_mul_mul_16scud_U104/ultra_mul_mul_16scud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_12_2_reg_2962_reg.
DSP Report: Generating DSP r_V_12_2_1_reg_2967_reg, operation Mode is: (A''*B'')'.
DSP Report: register B_V_3_1_load_2_reg_2847_reg is absorbed into DSP r_V_12_2_1_reg_2967_reg.
DSP Report: register ultra_mul_mul_16scud_U105/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_12_2_1_reg_2967_reg.
DSP Report: register ap_phi_reg_pp2_iter3_A_V_3_load_2_1_phi_reg_919_reg is absorbed into DSP r_V_12_2_1_reg_2967_reg.
DSP Report: register ultra_mul_mul_16scud_U105/ultra_mul_mul_16scud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_12_2_1_reg_2967_reg.
DSP Report: register r_V_12_2_1_reg_2967_reg is absorbed into DSP r_V_12_2_1_reg_2967_reg.
DSP Report: register ultra_mul_mul_16scud_U105/ultra_mul_mul_16scud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_12_2_1_reg_2967_reg.
DSP Report: operator ultra_mul_mul_16scud_U105/ultra_mul_mul_16scud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_12_2_1_reg_2967_reg.
DSP Report: Generating DSP tmp7_reg_2992_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register A is absorbed into DSP tmp7_reg_2992_reg.
DSP Report: register A is absorbed into DSP tmp7_reg_2992_reg.
DSP Report: register B is absorbed into DSP tmp7_reg_2992_reg.
DSP Report: register B is absorbed into DSP tmp7_reg_2992_reg.
DSP Report: register tmp7_reg_2992_reg is absorbed into DSP tmp7_reg_2992_reg.
DSP Report: register ultra_mac_muladd_eOg_U109/ultra_mac_muladd_eOg_DSP48_1_U/m_reg_reg is absorbed into DSP tmp7_reg_2992_reg.
DSP Report: operator ultra_mac_muladd_eOg_U109/ultra_mac_muladd_eOg_DSP48_1_U/p is absorbed into DSP tmp7_reg_2992_reg.
DSP Report: operator ultra_mac_muladd_eOg_U109/ultra_mac_muladd_eOg_DSP48_1_U/m is absorbed into DSP tmp7_reg_2992_reg.
DSP Report: Generating DSP ultra_mul_mul_16sfYi_U110/ultra_mul_mul_16sfYi_DSP48_2_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register multiple_V_7_reg is absorbed into DSP ultra_mul_mul_16sfYi_U110/ultra_mul_mul_16sfYi_DSP48_2_U/p_reg_reg.
DSP Report: register ultra_mul_mul_16sfYi_U110/ultra_mul_mul_16sfYi_DSP48_2_U/a_reg_reg is absorbed into DSP ultra_mul_mul_16sfYi_U110/ultra_mul_mul_16sfYi_DSP48_2_U/p_reg_reg.
DSP Report: register ultra_mul_mul_16sfYi_U110/ultra_mul_mul_16sfYi_DSP48_2_U/b_reg_reg is absorbed into DSP ultra_mul_mul_16sfYi_U110/ultra_mul_mul_16sfYi_DSP48_2_U/p_reg_reg.
DSP Report: register ultra_mul_mul_16sfYi_U110/ultra_mul_mul_16sfYi_DSP48_2_U/p_reg_reg is absorbed into DSP ultra_mul_mul_16sfYi_U110/ultra_mul_mul_16sfYi_DSP48_2_U/p_reg_reg.
DSP Report: operator ultra_mul_mul_16sfYi_U110/ultra_mul_mul_16sfYi_DSP48_2_U/p_reg0 is absorbed into DSP ultra_mul_mul_16sfYi_U110/ultra_mul_mul_16sfYi_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP ultra_mul_36ns_34dEe_U98/ultra_mul_36ns_34dEe_MulnS_1_U/buff0_reg, operation Mode is: (A2*B'')'.
DSP Report: register B is absorbed into DSP ultra_mul_36ns_34dEe_U98/ultra_mul_36ns_34dEe_MulnS_1_U/buff0_reg.
DSP Report: register B is absorbed into DSP ultra_mul_36ns_34dEe_U98/ultra_mul_36ns_34dEe_MulnS_1_U/buff0_reg.
DSP Report: register A is absorbed into DSP ultra_mul_36ns_34dEe_U98/ultra_mul_36ns_34dEe_MulnS_1_U/buff0_reg.
DSP Report: register ultra_mul_36ns_34dEe_U98/ultra_mul_36ns_34dEe_MulnS_1_U/buff0_reg is absorbed into DSP ultra_mul_36ns_34dEe_U98/ultra_mul_36ns_34dEe_MulnS_1_U/buff0_reg.
DSP Report: operator ultra_mul_36ns_34dEe_U98/ultra_mul_36ns_34dEe_MulnS_1_U/tmp_product is absorbed into DSP ultra_mul_36ns_34dEe_U98/ultra_mul_36ns_34dEe_MulnS_1_U/buff0_reg.
DSP Report: operator ultra_mul_36ns_34dEe_U98/ultra_mul_36ns_34dEe_MulnS_1_U/tmp_product is absorbed into DSP ultra_mul_36ns_34dEe_U98/ultra_mul_36ns_34dEe_MulnS_1_U/buff0_reg.
DSP Report: Generating DSP ultra_mul_36ns_34dEe_U98/ultra_mul_36ns_34dEe_MulnS_1_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B'')'.
DSP Report: register B is absorbed into DSP ultra_mul_36ns_34dEe_U98/ultra_mul_36ns_34dEe_MulnS_1_U/buff1_reg.
DSP Report: register B is absorbed into DSP ultra_mul_36ns_34dEe_U98/ultra_mul_36ns_34dEe_MulnS_1_U/buff1_reg.
DSP Report: register A is absorbed into DSP ultra_mul_36ns_34dEe_U98/ultra_mul_36ns_34dEe_MulnS_1_U/buff1_reg.
DSP Report: register ultra_mul_36ns_34dEe_U98/ultra_mul_36ns_34dEe_MulnS_1_U/buff1_reg is absorbed into DSP ultra_mul_36ns_34dEe_U98/ultra_mul_36ns_34dEe_MulnS_1_U/buff1_reg.
DSP Report: register ultra_mul_36ns_34dEe_U98/ultra_mul_36ns_34dEe_MulnS_1_U/buff0_reg is absorbed into DSP ultra_mul_36ns_34dEe_U98/ultra_mul_36ns_34dEe_MulnS_1_U/buff1_reg.
DSP Report: operator ultra_mul_36ns_34dEe_U98/ultra_mul_36ns_34dEe_MulnS_1_U/tmp_product is absorbed into DSP ultra_mul_36ns_34dEe_U98/ultra_mul_36ns_34dEe_MulnS_1_U/buff1_reg.
DSP Report: operator ultra_mul_36ns_34dEe_U98/ultra_mul_36ns_34dEe_MulnS_1_U/tmp_product is absorbed into DSP ultra_mul_36ns_34dEe_U98/ultra_mul_36ns_34dEe_MulnS_1_U/buff1_reg.
DSP Report: Generating DSP ultra_mul_36ns_34dEe_U98/ultra_mul_36ns_34dEe_MulnS_1_U/buff2_reg, operation Mode is: (PCIN+(A2*B'')')'.
DSP Report: register B is absorbed into DSP ultra_mul_36ns_34dEe_U98/ultra_mul_36ns_34dEe_MulnS_1_U/buff2_reg.
DSP Report: register ultra_mul_36ns_34dEe_U98/ultra_mul_36ns_34dEe_MulnS_1_U/buff0_reg is absorbed into DSP ultra_mul_36ns_34dEe_U98/ultra_mul_36ns_34dEe_MulnS_1_U/buff2_reg.
DSP Report: register ultra_mul_36ns_34dEe_U98/ultra_mul_36ns_34dEe_MulnS_1_U/buff0_reg is absorbed into DSP ultra_mul_36ns_34dEe_U98/ultra_mul_36ns_34dEe_MulnS_1_U/buff2_reg.
DSP Report: register ultra_mul_36ns_34dEe_U98/ultra_mul_36ns_34dEe_MulnS_1_U/buff2_reg is absorbed into DSP ultra_mul_36ns_34dEe_U98/ultra_mul_36ns_34dEe_MulnS_1_U/buff2_reg.
DSP Report: register ultra_mul_36ns_34dEe_U98/ultra_mul_36ns_34dEe_MulnS_1_U/buff1_reg is absorbed into DSP ultra_mul_36ns_34dEe_U98/ultra_mul_36ns_34dEe_MulnS_1_U/buff2_reg.
DSP Report: operator ultra_mul_36ns_34dEe_U98/ultra_mul_36ns_34dEe_MulnS_1_U/tmp_product is absorbed into DSP ultra_mul_36ns_34dEe_U98/ultra_mul_36ns_34dEe_MulnS_1_U/buff2_reg.
DSP Report: operator ultra_mul_36ns_34dEe_U98/ultra_mul_36ns_34dEe_MulnS_1_U/tmp_product is absorbed into DSP ultra_mul_36ns_34dEe_U98/ultra_mul_36ns_34dEe_MulnS_1_U/buff2_reg.
DSP Report: Generating DSP ultra_mul_36ns_34dEe_U98/ultra_mul_36ns_34dEe_MulnS_1_U/buff3_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register ultra_mul_36ns_34dEe_U98/ultra_mul_36ns_34dEe_MulnS_1_U/buff0_reg is absorbed into DSP ultra_mul_36ns_34dEe_U98/ultra_mul_36ns_34dEe_MulnS_1_U/buff3_reg.
DSP Report: register ultra_mul_36ns_34dEe_U98/ultra_mul_36ns_34dEe_MulnS_1_U/buff1_reg is absorbed into DSP ultra_mul_36ns_34dEe_U98/ultra_mul_36ns_34dEe_MulnS_1_U/buff3_reg.
DSP Report: register ultra_mul_36ns_34dEe_U98/ultra_mul_36ns_34dEe_MulnS_1_U/buff0_reg is absorbed into DSP ultra_mul_36ns_34dEe_U98/ultra_mul_36ns_34dEe_MulnS_1_U/buff3_reg.
DSP Report: register ultra_mul_36ns_34dEe_U98/ultra_mul_36ns_34dEe_MulnS_1_U/buff1_reg is absorbed into DSP ultra_mul_36ns_34dEe_U98/ultra_mul_36ns_34dEe_MulnS_1_U/buff3_reg.
DSP Report: register ultra_mul_36ns_34dEe_U98/ultra_mul_36ns_34dEe_MulnS_1_U/buff3_reg is absorbed into DSP ultra_mul_36ns_34dEe_U98/ultra_mul_36ns_34dEe_MulnS_1_U/buff3_reg.
DSP Report: register ultra_mul_36ns_34dEe_U98/ultra_mul_36ns_34dEe_MulnS_1_U/buff2_reg is absorbed into DSP ultra_mul_36ns_34dEe_U98/ultra_mul_36ns_34dEe_MulnS_1_U/buff3_reg.
DSP Report: operator ultra_mul_36ns_34dEe_U98/ultra_mul_36ns_34dEe_MulnS_1_U/tmp_product is absorbed into DSP ultra_mul_36ns_34dEe_U98/ultra_mul_36ns_34dEe_MulnS_1_U/buff3_reg.
DSP Report: operator ultra_mul_36ns_34dEe_U98/ultra_mul_36ns_34dEe_MulnS_1_U/tmp_product is absorbed into DSP ultra_mul_36ns_34dEe_U98/ultra_mul_36ns_34dEe_MulnS_1_U/buff3_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/ultra_mul_32s_32sbkb.v:26]
DSP Report: Generating DSP tmp9_reg_2602_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_V_144_reg_2567_reg is absorbed into DSP tmp9_reg_2602_reg.
DSP Report: register ultra_mul_mul_16scud_U81/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp9_reg_2602_reg.
DSP Report: register tmp_V_140_reg_2562_reg is absorbed into DSP tmp9_reg_2602_reg.
DSP Report: register ultra_mul_mul_16scud_U81/ultra_mul_mul_16scud_DSP48_0_U/a_reg_reg is absorbed into DSP tmp9_reg_2602_reg.
DSP Report: register tmp9_reg_2602_reg is absorbed into DSP tmp9_reg_2602_reg.
DSP Report: register ultra_mul_mul_16scud_U81/ultra_mul_mul_16scud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp9_reg_2602_reg.
DSP Report: operator ultra_mul_mul_16scud_U81/ultra_mul_mul_16scud_DSP48_0_U/p_reg0 is absorbed into DSP tmp9_reg_2602_reg.
DSP Report: Generating DSP tmp8_reg_2597_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_V_138_reg_2557_reg is absorbed into DSP tmp8_reg_2597_reg.
DSP Report: register ultra_mul_mul_16scud_U80/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp8_reg_2597_reg.
DSP Report: register tmp_V_138_reg_2557_reg is absorbed into DSP tmp8_reg_2597_reg.
DSP Report: register ultra_mul_mul_16scud_U80/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp8_reg_2597_reg.
DSP Report: register tmp8_reg_2597_reg is absorbed into DSP tmp8_reg_2597_reg.
DSP Report: register ultra_mul_mul_16scud_U80/ultra_mul_mul_16scud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp8_reg_2597_reg.
DSP Report: operator ultra_mul_mul_16scud_U80/ultra_mul_mul_16scud_DSP48_0_U/p_reg0 is absorbed into DSP tmp8_reg_2597_reg.
DSP Report: Generating DSP ultra_mul_32s_32sbkb_U78/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP ultra_mul_32s_32sbkb_U78/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP ultra_mul_32s_32sbkb_U78/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register ultra_mul_32s_32sbkb_U78/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP ultra_mul_32s_32sbkb_U78/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U78/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U78/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U78/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U78/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP ultra_mul_32s_32sbkb_U78/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register B is absorbed into DSP ultra_mul_32s_32sbkb_U78/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register A is absorbed into DSP ultra_mul_32s_32sbkb_U78/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register ultra_mul_32s_32sbkb_U78/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP ultra_mul_32s_32sbkb_U78/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register ultra_mul_32s_32sbkb_U78/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP ultra_mul_32s_32sbkb_U78/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U78/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U78/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U78/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U78/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP ultra_mul_32s_32sbkb_U78/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register B is absorbed into DSP ultra_mul_32s_32sbkb_U78/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register ultra_mul_32s_32sbkb_U78/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP ultra_mul_32s_32sbkb_U78/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP ultra_mul_32s_32sbkb_U78/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register ultra_mul_32s_32sbkb_U78/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP ultra_mul_32s_32sbkb_U78/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register ultra_mul_32s_32sbkb_U78/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg is absorbed into DSP ultra_mul_32s_32sbkb_U78/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register ultra_mul_32s_32sbkb_U78/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP ultra_mul_32s_32sbkb_U78/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U78/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U78/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U78/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U78/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP r_V_15_0_1_reg_3176_reg, operation Mode is: (A''*B'')'.
DSP Report: register ap_phi_reg_pp2_iter3_A_V_2_load_0_1_phi_reg_946_reg is absorbed into DSP r_V_15_0_1_reg_3176_reg.
DSP Report: register ultra_mul_mul_16scud_U82/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_15_0_1_reg_3176_reg.
DSP Report: register B_V_2_1_load_reg_3026_reg is absorbed into DSP r_V_15_0_1_reg_3176_reg.
DSP Report: register ultra_mul_mul_16scud_U82/ultra_mul_mul_16scud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_15_0_1_reg_3176_reg.
DSP Report: register r_V_15_0_1_reg_3176_reg is absorbed into DSP r_V_15_0_1_reg_3176_reg.
DSP Report: register ultra_mul_mul_16scud_U82/ultra_mul_mul_16scud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_15_0_1_reg_3176_reg.
DSP Report: operator ultra_mul_mul_16scud_U82/ultra_mul_mul_16scud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_15_0_1_reg_3176_reg.
DSP Report: Generating DSP r_V_2_reg_3201_reg, operation Mode is: (A''*B'')'.
DSP Report: register reg_1364_reg is absorbed into DSP r_V_2_reg_3201_reg.
DSP Report: register ultra_mul_mul_16scud_U84/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_2_reg_3201_reg.
DSP Report: register ap_phi_reg_pp2_iter3_A_V_2_load_0_0_phi_reg_1061_reg is absorbed into DSP r_V_2_reg_3201_reg.
DSP Report: register ultra_mul_mul_16scud_U87/ultra_mul_mul_16scud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_2_reg_3201_reg.
DSP Report: register r_V_2_reg_3201_reg is absorbed into DSP r_V_2_reg_3201_reg.
DSP Report: register ultra_mul_mul_16scud_U87/ultra_mul_mul_16scud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_2_reg_3201_reg.
DSP Report: operator ultra_mul_mul_16scud_U87/ultra_mul_mul_16scud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_2_reg_3201_reg.
DSP Report: Generating DSP r_V_15_1_reg_3186_reg, operation Mode is: (A''*B'')'.
DSP Report: register reg_1364_reg is absorbed into DSP r_V_15_1_reg_3186_reg.
DSP Report: register ap_phi_reg_pp2_iter3_A_V_2_load_1_0_phi_reg_984_reg is absorbed into DSP r_V_15_1_reg_3186_reg.
DSP Report: register ultra_mul_mul_16scud_U84/ultra_mul_mul_16scud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_15_1_reg_3186_reg.
DSP Report: register ultra_mul_mul_16scud_U84/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_15_1_reg_3186_reg.
DSP Report: register r_V_15_1_reg_3186_reg is absorbed into DSP r_V_15_1_reg_3186_reg.
DSP Report: register ultra_mul_mul_16scud_U84/ultra_mul_mul_16scud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_15_1_reg_3186_reg.
DSP Report: operator ultra_mul_mul_16scud_U84/ultra_mul_mul_16scud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_15_1_reg_3186_reg.
DSP Report: Generating DSP r_V_15_0_2_reg_3181_reg, operation Mode is: (A''*B'')'.
DSP Report: register B_V_2_2_load_reg_3036_reg is absorbed into DSP r_V_15_0_2_reg_3181_reg.
DSP Report: register ultra_mul_mul_16scud_U83/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_15_0_2_reg_3181_reg.
DSP Report: register ap_phi_reg_pp2_iter3_A_V_2_load_0_2_phi_reg_965_reg is absorbed into DSP r_V_15_0_2_reg_3181_reg.
DSP Report: register ultra_mul_mul_16scud_U83/ultra_mul_mul_16scud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_15_0_2_reg_3181_reg.
DSP Report: register r_V_15_0_2_reg_3181_reg is absorbed into DSP r_V_15_0_2_reg_3181_reg.
DSP Report: register ultra_mul_mul_16scud_U83/ultra_mul_mul_16scud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_15_0_2_reg_3181_reg.
DSP Report: operator ultra_mul_mul_16scud_U83/ultra_mul_mul_16scud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_15_0_2_reg_3181_reg.
DSP Report: Generating DSP r_V_15_1_2_reg_3211_reg, operation Mode is: (A''*B'')'.
DSP Report: register B_V_2_2_load_1_reg_3066_reg is absorbed into DSP r_V_15_1_2_reg_3211_reg.
DSP Report: register ultra_mul_mul_16scud_U89/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_15_1_2_reg_3211_reg.
DSP Report: register A_V_2_load_1_2_phi_reg_1003_reg is absorbed into DSP r_V_15_1_2_reg_3211_reg.
DSP Report: register ultra_mul_mul_16scud_U89/ultra_mul_mul_16scud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_15_1_2_reg_3211_reg.
DSP Report: register r_V_15_1_2_reg_3211_reg is absorbed into DSP r_V_15_1_2_reg_3211_reg.
DSP Report: register ultra_mul_mul_16scud_U89/ultra_mul_mul_16scud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_15_1_2_reg_3211_reg.
DSP Report: operator ultra_mul_mul_16scud_U89/ultra_mul_mul_16scud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_15_1_2_reg_3211_reg.
DSP Report: Generating DSP r_V_15_1_1_reg_3206_reg, operation Mode is: (A''*B'')'.
DSP Report: register B_V_2_1_load_1_reg_3061_reg is absorbed into DSP r_V_15_1_1_reg_3206_reg.
DSP Report: register ultra_mul_mul_16scud_U88/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_15_1_1_reg_3206_reg.
DSP Report: register ap_phi_reg_pp2_iter3_A_V_2_load_1_1_phi_reg_1080_reg is absorbed into DSP r_V_15_1_1_reg_3206_reg.
DSP Report: register ultra_mul_mul_16scud_U88/ultra_mul_mul_16scud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_15_1_1_reg_3206_reg.
DSP Report: register r_V_15_1_1_reg_3206_reg is absorbed into DSP r_V_15_1_1_reg_3206_reg.
DSP Report: register ultra_mul_mul_16scud_U88/ultra_mul_mul_16scud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_15_1_1_reg_3206_reg.
DSP Report: operator ultra_mul_mul_16scud_U88/ultra_mul_mul_16scud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_15_1_1_reg_3206_reg.
DSP Report: Generating DSP r_V_15_2_reg_3191_reg, operation Mode is: (A''*B'')'.
DSP Report: register B_V_2_0_load_2_reg_3071_reg is absorbed into DSP r_V_15_2_reg_3191_reg.
DSP Report: register ultra_mul_mul_16scud_U85/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_15_2_reg_3191_reg.
DSP Report: register ap_phi_reg_pp2_iter3_A_V_2_load_2_0_phi_reg_1023_reg is absorbed into DSP r_V_15_2_reg_3191_reg.
DSP Report: register ultra_mul_mul_16scud_U85/ultra_mul_mul_16scud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_15_2_reg_3191_reg.
DSP Report: register r_V_15_2_reg_3191_reg is absorbed into DSP r_V_15_2_reg_3191_reg.
DSP Report: register ultra_mul_mul_16scud_U85/ultra_mul_mul_16scud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_15_2_reg_3191_reg.
DSP Report: operator ultra_mul_mul_16scud_U85/ultra_mul_mul_16scud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_15_2_reg_3191_reg.
DSP Report: Generating DSP r_V_15_2_1_reg_3196_reg, operation Mode is: (A''*B'')'.
DSP Report: register B_V_2_1_load_2_reg_3076_reg is absorbed into DSP r_V_15_2_1_reg_3196_reg.
DSP Report: register ultra_mul_mul_16scud_U86/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_15_2_1_reg_3196_reg.
DSP Report: register ap_phi_reg_pp2_iter3_A_V_2_load_2_1_phi_reg_1042_reg is absorbed into DSP r_V_15_2_1_reg_3196_reg.
DSP Report: register ultra_mul_mul_16scud_U86/ultra_mul_mul_16scud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_15_2_1_reg_3196_reg.
DSP Report: register r_V_15_2_1_reg_3196_reg is absorbed into DSP r_V_15_2_1_reg_3196_reg.
DSP Report: register ultra_mul_mul_16scud_U86/ultra_mul_mul_16scud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_15_2_1_reg_3196_reg.
DSP Report: operator ultra_mul_mul_16scud_U86/ultra_mul_mul_16scud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_15_2_1_reg_3196_reg.
DSP Report: Generating DSP tmp7_reg_3221_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register ultra_mac_muladd_eOg_U90/ultra_mac_muladd_eOg_DSP48_1_U/b_reg_reg is absorbed into DSP tmp7_reg_3221_reg.
DSP Report: register A is absorbed into DSP tmp7_reg_3221_reg.
DSP Report: register A is absorbed into DSP tmp7_reg_3221_reg.
DSP Report: register tmp7_reg_3221_reg is absorbed into DSP tmp7_reg_3221_reg.
DSP Report: register ultra_mac_muladd_eOg_U90/ultra_mac_muladd_eOg_DSP48_1_U/m_reg_reg is absorbed into DSP tmp7_reg_3221_reg.
DSP Report: operator ultra_mac_muladd_eOg_U90/ultra_mac_muladd_eOg_DSP48_1_U/p is absorbed into DSP tmp7_reg_3221_reg.
DSP Report: operator ultra_mac_muladd_eOg_U90/ultra_mac_muladd_eOg_DSP48_1_U/m is absorbed into DSP tmp7_reg_3221_reg.
DSP Report: Generating DSP ultra_mul_mul_16sfYi_U91/ultra_mul_mul_16sfYi_DSP48_2_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register multiple_V_8_reg is absorbed into DSP ultra_mul_mul_16sfYi_U91/ultra_mul_mul_16sfYi_DSP48_2_U/p_reg_reg.
DSP Report: register ultra_mul_mul_16sfYi_U91/ultra_mul_mul_16sfYi_DSP48_2_U/a_reg_reg is absorbed into DSP ultra_mul_mul_16sfYi_U91/ultra_mul_mul_16sfYi_DSP48_2_U/p_reg_reg.
DSP Report: register ultra_mul_mul_16sfYi_U91/ultra_mul_mul_16sfYi_DSP48_2_U/b_reg_reg is absorbed into DSP ultra_mul_mul_16sfYi_U91/ultra_mul_mul_16sfYi_DSP48_2_U/p_reg_reg.
DSP Report: register ultra_mul_mul_16sfYi_U91/ultra_mul_mul_16sfYi_DSP48_2_U/p_reg_reg is absorbed into DSP ultra_mul_mul_16sfYi_U91/ultra_mul_mul_16sfYi_DSP48_2_U/p_reg_reg.
DSP Report: operator ultra_mul_mul_16sfYi_U91/ultra_mul_mul_16sfYi_DSP48_2_U/p_reg0 is absorbed into DSP ultra_mul_mul_16sfYi_U91/ultra_mul_mul_16sfYi_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP ultra_mul_36ns_34dEe_U79/ultra_mul_36ns_34dEe_MulnS_1_U/buff0_reg, operation Mode is: (A2*B'')'.
DSP Report: register B is absorbed into DSP ultra_mul_36ns_34dEe_U79/ultra_mul_36ns_34dEe_MulnS_1_U/buff0_reg.
DSP Report: register B is absorbed into DSP ultra_mul_36ns_34dEe_U79/ultra_mul_36ns_34dEe_MulnS_1_U/buff0_reg.
DSP Report: register A is absorbed into DSP ultra_mul_36ns_34dEe_U79/ultra_mul_36ns_34dEe_MulnS_1_U/buff0_reg.
DSP Report: register ultra_mul_36ns_34dEe_U79/ultra_mul_36ns_34dEe_MulnS_1_U/buff0_reg is absorbed into DSP ultra_mul_36ns_34dEe_U79/ultra_mul_36ns_34dEe_MulnS_1_U/buff0_reg.
DSP Report: operator ultra_mul_36ns_34dEe_U79/ultra_mul_36ns_34dEe_MulnS_1_U/tmp_product is absorbed into DSP ultra_mul_36ns_34dEe_U79/ultra_mul_36ns_34dEe_MulnS_1_U/buff0_reg.
DSP Report: operator ultra_mul_36ns_34dEe_U79/ultra_mul_36ns_34dEe_MulnS_1_U/tmp_product is absorbed into DSP ultra_mul_36ns_34dEe_U79/ultra_mul_36ns_34dEe_MulnS_1_U/buff0_reg.
DSP Report: Generating DSP ultra_mul_36ns_34dEe_U79/ultra_mul_36ns_34dEe_MulnS_1_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B'')'.
DSP Report: register B is absorbed into DSP ultra_mul_36ns_34dEe_U79/ultra_mul_36ns_34dEe_MulnS_1_U/buff1_reg.
DSP Report: register B is absorbed into DSP ultra_mul_36ns_34dEe_U79/ultra_mul_36ns_34dEe_MulnS_1_U/buff1_reg.
DSP Report: register A is absorbed into DSP ultra_mul_36ns_34dEe_U79/ultra_mul_36ns_34dEe_MulnS_1_U/buff1_reg.
DSP Report: register ultra_mul_36ns_34dEe_U79/ultra_mul_36ns_34dEe_MulnS_1_U/buff1_reg is absorbed into DSP ultra_mul_36ns_34dEe_U79/ultra_mul_36ns_34dEe_MulnS_1_U/buff1_reg.
DSP Report: register ultra_mul_36ns_34dEe_U79/ultra_mul_36ns_34dEe_MulnS_1_U/buff0_reg is absorbed into DSP ultra_mul_36ns_34dEe_U79/ultra_mul_36ns_34dEe_MulnS_1_U/buff1_reg.
DSP Report: operator ultra_mul_36ns_34dEe_U79/ultra_mul_36ns_34dEe_MulnS_1_U/tmp_product is absorbed into DSP ultra_mul_36ns_34dEe_U79/ultra_mul_36ns_34dEe_MulnS_1_U/buff1_reg.
DSP Report: operator ultra_mul_36ns_34dEe_U79/ultra_mul_36ns_34dEe_MulnS_1_U/tmp_product is absorbed into DSP ultra_mul_36ns_34dEe_U79/ultra_mul_36ns_34dEe_MulnS_1_U/buff1_reg.
DSP Report: Generating DSP ultra_mul_36ns_34dEe_U79/ultra_mul_36ns_34dEe_MulnS_1_U/buff2_reg, operation Mode is: (PCIN+(A2*B'')')'.
DSP Report: register B is absorbed into DSP ultra_mul_36ns_34dEe_U79/ultra_mul_36ns_34dEe_MulnS_1_U/buff2_reg.
DSP Report: register ultra_mul_36ns_34dEe_U79/ultra_mul_36ns_34dEe_MulnS_1_U/buff0_reg is absorbed into DSP ultra_mul_36ns_34dEe_U79/ultra_mul_36ns_34dEe_MulnS_1_U/buff2_reg.
DSP Report: register ultra_mul_36ns_34dEe_U79/ultra_mul_36ns_34dEe_MulnS_1_U/buff0_reg is absorbed into DSP ultra_mul_36ns_34dEe_U79/ultra_mul_36ns_34dEe_MulnS_1_U/buff2_reg.
DSP Report: register ultra_mul_36ns_34dEe_U79/ultra_mul_36ns_34dEe_MulnS_1_U/buff2_reg is absorbed into DSP ultra_mul_36ns_34dEe_U79/ultra_mul_36ns_34dEe_MulnS_1_U/buff2_reg.
DSP Report: register ultra_mul_36ns_34dEe_U79/ultra_mul_36ns_34dEe_MulnS_1_U/buff1_reg is absorbed into DSP ultra_mul_36ns_34dEe_U79/ultra_mul_36ns_34dEe_MulnS_1_U/buff2_reg.
DSP Report: operator ultra_mul_36ns_34dEe_U79/ultra_mul_36ns_34dEe_MulnS_1_U/tmp_product is absorbed into DSP ultra_mul_36ns_34dEe_U79/ultra_mul_36ns_34dEe_MulnS_1_U/buff2_reg.
DSP Report: operator ultra_mul_36ns_34dEe_U79/ultra_mul_36ns_34dEe_MulnS_1_U/tmp_product is absorbed into DSP ultra_mul_36ns_34dEe_U79/ultra_mul_36ns_34dEe_MulnS_1_U/buff2_reg.
DSP Report: Generating DSP ultra_mul_36ns_34dEe_U79/ultra_mul_36ns_34dEe_MulnS_1_U/buff3_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register ultra_mul_36ns_34dEe_U79/ultra_mul_36ns_34dEe_MulnS_1_U/buff0_reg is absorbed into DSP ultra_mul_36ns_34dEe_U79/ultra_mul_36ns_34dEe_MulnS_1_U/buff3_reg.
DSP Report: register ultra_mul_36ns_34dEe_U79/ultra_mul_36ns_34dEe_MulnS_1_U/buff1_reg is absorbed into DSP ultra_mul_36ns_34dEe_U79/ultra_mul_36ns_34dEe_MulnS_1_U/buff3_reg.
DSP Report: register ultra_mul_36ns_34dEe_U79/ultra_mul_36ns_34dEe_MulnS_1_U/buff0_reg is absorbed into DSP ultra_mul_36ns_34dEe_U79/ultra_mul_36ns_34dEe_MulnS_1_U/buff3_reg.
DSP Report: register ultra_mul_36ns_34dEe_U79/ultra_mul_36ns_34dEe_MulnS_1_U/buff1_reg is absorbed into DSP ultra_mul_36ns_34dEe_U79/ultra_mul_36ns_34dEe_MulnS_1_U/buff3_reg.
DSP Report: register ultra_mul_36ns_34dEe_U79/ultra_mul_36ns_34dEe_MulnS_1_U/buff3_reg is absorbed into DSP ultra_mul_36ns_34dEe_U79/ultra_mul_36ns_34dEe_MulnS_1_U/buff3_reg.
DSP Report: register ultra_mul_36ns_34dEe_U79/ultra_mul_36ns_34dEe_MulnS_1_U/buff2_reg is absorbed into DSP ultra_mul_36ns_34dEe_U79/ultra_mul_36ns_34dEe_MulnS_1_U/buff3_reg.
DSP Report: operator ultra_mul_36ns_34dEe_U79/ultra_mul_36ns_34dEe_MulnS_1_U/tmp_product is absorbed into DSP ultra_mul_36ns_34dEe_U79/ultra_mul_36ns_34dEe_MulnS_1_U/buff3_reg.
DSP Report: operator ultra_mul_36ns_34dEe_U79/ultra_mul_36ns_34dEe_MulnS_1_U/tmp_product is absorbed into DSP ultra_mul_36ns_34dEe_U79/ultra_mul_36ns_34dEe_MulnS_1_U/buff3_reg.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Conv_1_U0/\ultra_mul_36ns_34dEe_U79/ultra_mul_36ns_34dEe_MulnS_1_U/a_reg0_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Conv_1_U0/\ultra_mul_36ns_34dEe_U79/ultra_mul_36ns_34dEe_MulnS_1_U/a_reg0_reg[35] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Conv_U0/\ultra_mul_36ns_34dEe_U98/ultra_mul_36ns_34dEe_MulnS_1_U/a_reg0_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Conv_U0/\ultra_mul_36ns_34dEe_U98/ultra_mul_36ns_34dEe_MulnS_1_U/a_reg0_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Conv_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Conv_1_U0/ap_done_reg_reg)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/ultra_mul_32s_32sbkb.v:26]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/ultra_mul_32s_32sbkb.v:26]
DSP Report: Generating DSP tmp3_reg_334_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_V_195_reg_249_reg is absorbed into DSP tmp3_reg_334_reg.
DSP Report: register reg_119_reg is absorbed into DSP tmp3_reg_334_reg.
DSP Report: register ultra_mul_mul_16scud_U165/ultra_mul_mul_16scud_DSP48_0_U/a_reg_reg is absorbed into DSP tmp3_reg_334_reg.
DSP Report: register ultra_mul_mul_16scud_U164/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp3_reg_334_reg.
DSP Report: register tmp3_reg_334_reg is absorbed into DSP tmp3_reg_334_reg.
DSP Report: register ultra_mul_mul_16scud_U165/ultra_mul_mul_16scud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp3_reg_334_reg.
DSP Report: operator ultra_mul_mul_16scud_U165/ultra_mul_mul_16scud_DSP48_0_U/p_reg0 is absorbed into DSP tmp3_reg_334_reg.
DSP Report: Generating DSP tmp2_reg_329_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_V_195_reg_249_reg is absorbed into DSP tmp2_reg_329_reg.
DSP Report: register ultra_mul_mul_16scud_U164/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp2_reg_329_reg.
DSP Report: register reg_114_reg is absorbed into DSP tmp2_reg_329_reg.
DSP Report: register ultra_mul_mul_16scud_U164/ultra_mul_mul_16scud_DSP48_0_U/a_reg_reg is absorbed into DSP tmp2_reg_329_reg.
DSP Report: register tmp2_reg_329_reg is absorbed into DSP tmp2_reg_329_reg.
DSP Report: register ultra_mul_mul_16scud_U164/ultra_mul_mul_16scud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp2_reg_329_reg.
DSP Report: operator ultra_mul_mul_16scud_U164/ultra_mul_mul_16scud_DSP48_0_U/p_reg0 is absorbed into DSP tmp2_reg_329_reg.
DSP Report: Generating DSP ultra_mul_32s_32sbkb_U161/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP ultra_mul_32s_32sbkb_U161/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP ultra_mul_32s_32sbkb_U161/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register ultra_mul_32s_32sbkb_U161/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP ultra_mul_32s_32sbkb_U161/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U161/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U161/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U161/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U161/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP ultra_mul_32s_32sbkb_U161/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register B is absorbed into DSP ultra_mul_32s_32sbkb_U161/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register A is absorbed into DSP ultra_mul_32s_32sbkb_U161/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register ultra_mul_32s_32sbkb_U161/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP ultra_mul_32s_32sbkb_U161/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register ultra_mul_32s_32sbkb_U161/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP ultra_mul_32s_32sbkb_U161/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U161/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U161/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U161/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U161/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP ultra_mul_32s_32sbkb_U161/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register B is absorbed into DSP ultra_mul_32s_32sbkb_U161/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register ultra_mul_32s_32sbkb_U161/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP ultra_mul_32s_32sbkb_U161/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP ultra_mul_32s_32sbkb_U161/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register ultra_mul_32s_32sbkb_U161/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP ultra_mul_32s_32sbkb_U161/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register ultra_mul_32s_32sbkb_U161/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg is absorbed into DSP ultra_mul_32s_32sbkb_U161/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register ultra_mul_32s_32sbkb_U161/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP ultra_mul_32s_32sbkb_U161/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U161/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U161/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U161/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U161/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP tmp5_reg_294_reg, operation Mode is: (A''*B'')'.
DSP Report: register reg_119_reg is absorbed into DSP tmp5_reg_294_reg.
DSP Report: register ultra_mul_mul_16scud_U163/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp5_reg_294_reg.
DSP Report: register tmp_V_192_reg_243_reg is absorbed into DSP tmp5_reg_294_reg.
DSP Report: register ultra_mul_mul_16scud_U163/ultra_mul_mul_16scud_DSP48_0_U/a_reg_reg is absorbed into DSP tmp5_reg_294_reg.
DSP Report: register tmp5_reg_294_reg is absorbed into DSP tmp5_reg_294_reg.
DSP Report: register ultra_mul_mul_16scud_U163/ultra_mul_mul_16scud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp5_reg_294_reg.
DSP Report: operator ultra_mul_mul_16scud_U163/ultra_mul_mul_16scud_DSP48_0_U/p_reg0 is absorbed into DSP tmp5_reg_294_reg.
DSP Report: Generating DSP tmp4_reg_289_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_V_191_reg_237_reg is absorbed into DSP tmp4_reg_289_reg.
DSP Report: register ultra_mul_mul_16scud_U162/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp4_reg_289_reg.
DSP Report: register tmp_V_191_reg_237_reg is absorbed into DSP tmp4_reg_289_reg.
DSP Report: register ultra_mul_mul_16scud_U162/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp4_reg_289_reg.
DSP Report: register tmp4_reg_289_reg is absorbed into DSP tmp4_reg_289_reg.
DSP Report: register ultra_mul_mul_16scud_U162/ultra_mul_mul_16scud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp4_reg_289_reg.
DSP Report: operator ultra_mul_mul_16scud_U162/ultra_mul_mul_16scud_DSP48_0_U/p_reg0 is absorbed into DSP tmp4_reg_289_reg.
DSP Report: Generating DSP ultra_mul_32s_32sbkb_U160/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP ultra_mul_32s_32sbkb_U160/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP ultra_mul_32s_32sbkb_U160/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register ultra_mul_32s_32sbkb_U160/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP ultra_mul_32s_32sbkb_U160/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U160/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U160/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U160/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U160/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP ultra_mul_32s_32sbkb_U160/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register B is absorbed into DSP ultra_mul_32s_32sbkb_U160/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register A is absorbed into DSP ultra_mul_32s_32sbkb_U160/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register ultra_mul_32s_32sbkb_U160/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP ultra_mul_32s_32sbkb_U160/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register ultra_mul_32s_32sbkb_U160/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP ultra_mul_32s_32sbkb_U160/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U160/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U160/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U160/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U160/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP ultra_mul_32s_32sbkb_U160/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register B is absorbed into DSP ultra_mul_32s_32sbkb_U160/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register ultra_mul_32s_32sbkb_U160/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP ultra_mul_32s_32sbkb_U160/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP ultra_mul_32s_32sbkb_U160/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register ultra_mul_32s_32sbkb_U160/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP ultra_mul_32s_32sbkb_U160/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register ultra_mul_32s_32sbkb_U160/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg is absorbed into DSP ultra_mul_32s_32sbkb_U160/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register ultra_mul_32s_32sbkb_U160/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP ultra_mul_32s_32sbkb_U160/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U160/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U160/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U160/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U160/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'arrayNo4_reg_1437_pp2_iter2_reg_reg' and it is trimmed from '4' to '3' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/FC_128_8_s.v:1527]
WARNING: [Synth 8-3936] Found unconnected internal register 'arrayNo4_reg_1437_pp2_iter1_reg_reg' and it is trimmed from '4' to '3' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/FC_128_8_s.v:1517]
WARNING: [Synth 8-3936] Found unconnected internal register 'arrayNo4_reg_1437_reg' and it is trimmed from '4' to '3' bits. [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/FC_128_8_s.v:1509]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/ultra_mul_32s_32sbkb.v:26]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP tmp2_reg_1365_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_V_52_reg_1330_reg is absorbed into DSP tmp2_reg_1365_reg.
DSP Report: register ultra_mul_mul_16scud_U152/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp2_reg_1365_reg.
DSP Report: register tmp_V_48_reg_1325_reg is absorbed into DSP tmp2_reg_1365_reg.
DSP Report: register ultra_mul_mul_16scud_U152/ultra_mul_mul_16scud_DSP48_0_U/a_reg_reg is absorbed into DSP tmp2_reg_1365_reg.
DSP Report: register tmp2_reg_1365_reg is absorbed into DSP tmp2_reg_1365_reg.
DSP Report: register ultra_mul_mul_16scud_U152/ultra_mul_mul_16scud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp2_reg_1365_reg.
DSP Report: operator ultra_mul_mul_16scud_U152/ultra_mul_mul_16scud_DSP48_0_U/p_reg0 is absorbed into DSP tmp2_reg_1365_reg.
DSP Report: Generating DSP tmp1_reg_1360_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_V_46_reg_1320_reg is absorbed into DSP tmp1_reg_1360_reg.
DSP Report: register ultra_mul_mul_16scud_U151/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp1_reg_1360_reg.
DSP Report: register tmp_V_46_reg_1320_reg is absorbed into DSP tmp1_reg_1360_reg.
DSP Report: register ultra_mul_mul_16scud_U151/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp1_reg_1360_reg.
DSP Report: register tmp1_reg_1360_reg is absorbed into DSP tmp1_reg_1360_reg.
DSP Report: register ultra_mul_mul_16scud_U151/ultra_mul_mul_16scud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp1_reg_1360_reg.
DSP Report: operator ultra_mul_mul_16scud_U151/ultra_mul_mul_16scud_DSP48_0_U/p_reg0 is absorbed into DSP tmp1_reg_1360_reg.
DSP Report: Generating DSP ultra_mul_32s_32sbkb_U147/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP ultra_mul_32s_32sbkb_U147/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP ultra_mul_32s_32sbkb_U147/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register ultra_mul_32s_32sbkb_U147/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP ultra_mul_32s_32sbkb_U147/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U147/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U147/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U147/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U147/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP ultra_mul_32s_32sbkb_U147/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register B is absorbed into DSP ultra_mul_32s_32sbkb_U147/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register A is absorbed into DSP ultra_mul_32s_32sbkb_U147/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register ultra_mul_32s_32sbkb_U147/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP ultra_mul_32s_32sbkb_U147/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register ultra_mul_32s_32sbkb_U147/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP ultra_mul_32s_32sbkb_U147/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U147/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U147/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U147/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U147/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP ultra_mul_32s_32sbkb_U147/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register B is absorbed into DSP ultra_mul_32s_32sbkb_U147/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register ultra_mul_32s_32sbkb_U147/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP ultra_mul_32s_32sbkb_U147/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP ultra_mul_32s_32sbkb_U147/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register ultra_mul_32s_32sbkb_U147/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP ultra_mul_32s_32sbkb_U147/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register ultra_mul_32s_32sbkb_U147/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg is absorbed into DSP ultra_mul_32s_32sbkb_U147/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register ultra_mul_32s_32sbkb_U147/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP ultra_mul_32s_32sbkb_U147/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U147/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U147/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U147/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U147/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP buf_V_reg_1633_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register B is absorbed into DSP buf_V_reg_1633_reg.
DSP Report: register A is absorbed into DSP buf_V_reg_1633_reg.
DSP Report: register buf_V_reg_1633_reg is absorbed into DSP buf_V_reg_1633_reg.
DSP Report: register ultra_mac_muladd_Thq_U153/ultra_mac_muladd_Thq_DSP48_4_U/m_reg_reg is absorbed into DSP buf_V_reg_1633_reg.
DSP Report: operator ultra_mac_muladd_Thq_U153/ultra_mac_muladd_Thq_DSP48_4_U/p is absorbed into DSP buf_V_reg_1633_reg.
DSP Report: operator ultra_mac_muladd_Thq_U153/ultra_mac_muladd_Thq_DSP48_4_U/m is absorbed into DSP buf_V_reg_1633_reg.
DSP Report: Generating DSP ultra_mul_mul_16sfYi_U154/ultra_mul_mul_16sfYi_DSP48_2_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register multiple_V_11_reg is absorbed into DSP ultra_mul_mul_16sfYi_U154/ultra_mul_mul_16sfYi_DSP48_2_U/p_reg_reg.
DSP Report: register ultra_mul_mul_16sfYi_U154/ultra_mul_mul_16sfYi_DSP48_2_U/a_reg_reg is absorbed into DSP ultra_mul_mul_16sfYi_U154/ultra_mul_mul_16sfYi_DSP48_2_U/p_reg_reg.
DSP Report: register ultra_mul_mul_16sfYi_U154/ultra_mul_mul_16sfYi_DSP48_2_U/b_reg_reg is absorbed into DSP ultra_mul_mul_16sfYi_U154/ultra_mul_mul_16sfYi_DSP48_2_U/p_reg_reg.
DSP Report: register ultra_mul_mul_16sfYi_U154/ultra_mul_mul_16sfYi_DSP48_2_U/p_reg_reg is absorbed into DSP ultra_mul_mul_16sfYi_U154/ultra_mul_mul_16sfYi_DSP48_2_U/p_reg_reg.
DSP Report: operator ultra_mul_mul_16sfYi_U154/ultra_mul_mul_16sfYi_DSP48_2_U/p_reg0 is absorbed into DSP ultra_mul_mul_16sfYi_U154/ultra_mul_mul_16sfYi_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP ultra_mul_36ns_34dEe_U150/ultra_mul_36ns_34dEe_MulnS_1_U/buff0_reg, operation Mode is: (A2*B'')'.
DSP Report: register B is absorbed into DSP ultra_mul_36ns_34dEe_U150/ultra_mul_36ns_34dEe_MulnS_1_U/buff0_reg.
DSP Report: register B is absorbed into DSP ultra_mul_36ns_34dEe_U150/ultra_mul_36ns_34dEe_MulnS_1_U/buff0_reg.
DSP Report: register A is absorbed into DSP ultra_mul_36ns_34dEe_U150/ultra_mul_36ns_34dEe_MulnS_1_U/buff0_reg.
DSP Report: register ultra_mul_36ns_34dEe_U150/ultra_mul_36ns_34dEe_MulnS_1_U/buff0_reg is absorbed into DSP ultra_mul_36ns_34dEe_U150/ultra_mul_36ns_34dEe_MulnS_1_U/buff0_reg.
DSP Report: operator ultra_mul_36ns_34dEe_U150/ultra_mul_36ns_34dEe_MulnS_1_U/tmp_product is absorbed into DSP ultra_mul_36ns_34dEe_U150/ultra_mul_36ns_34dEe_MulnS_1_U/buff0_reg.
DSP Report: operator ultra_mul_36ns_34dEe_U150/ultra_mul_36ns_34dEe_MulnS_1_U/tmp_product is absorbed into DSP ultra_mul_36ns_34dEe_U150/ultra_mul_36ns_34dEe_MulnS_1_U/buff0_reg.
DSP Report: Generating DSP ultra_mul_36ns_34dEe_U150/ultra_mul_36ns_34dEe_MulnS_1_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B'')'.
DSP Report: register B is absorbed into DSP ultra_mul_36ns_34dEe_U150/ultra_mul_36ns_34dEe_MulnS_1_U/buff1_reg.
DSP Report: register B is absorbed into DSP ultra_mul_36ns_34dEe_U150/ultra_mul_36ns_34dEe_MulnS_1_U/buff1_reg.
DSP Report: register A is absorbed into DSP ultra_mul_36ns_34dEe_U150/ultra_mul_36ns_34dEe_MulnS_1_U/buff1_reg.
DSP Report: register ultra_mul_36ns_34dEe_U150/ultra_mul_36ns_34dEe_MulnS_1_U/buff1_reg is absorbed into DSP ultra_mul_36ns_34dEe_U150/ultra_mul_36ns_34dEe_MulnS_1_U/buff1_reg.
DSP Report: register ultra_mul_36ns_34dEe_U150/ultra_mul_36ns_34dEe_MulnS_1_U/buff0_reg is absorbed into DSP ultra_mul_36ns_34dEe_U150/ultra_mul_36ns_34dEe_MulnS_1_U/buff1_reg.
DSP Report: operator ultra_mul_36ns_34dEe_U150/ultra_mul_36ns_34dEe_MulnS_1_U/tmp_product is absorbed into DSP ultra_mul_36ns_34dEe_U150/ultra_mul_36ns_34dEe_MulnS_1_U/buff1_reg.
DSP Report: operator ultra_mul_36ns_34dEe_U150/ultra_mul_36ns_34dEe_MulnS_1_U/tmp_product is absorbed into DSP ultra_mul_36ns_34dEe_U150/ultra_mul_36ns_34dEe_MulnS_1_U/buff1_reg.
DSP Report: Generating DSP ultra_mul_36ns_34dEe_U150/ultra_mul_36ns_34dEe_MulnS_1_U/buff2_reg, operation Mode is: (PCIN+(A2*B'')')'.
DSP Report: register B is absorbed into DSP ultra_mul_36ns_34dEe_U150/ultra_mul_36ns_34dEe_MulnS_1_U/buff2_reg.
DSP Report: register ultra_mul_36ns_34dEe_U150/ultra_mul_36ns_34dEe_MulnS_1_U/buff0_reg is absorbed into DSP ultra_mul_36ns_34dEe_U150/ultra_mul_36ns_34dEe_MulnS_1_U/buff2_reg.
DSP Report: register ultra_mul_36ns_34dEe_U150/ultra_mul_36ns_34dEe_MulnS_1_U/buff0_reg is absorbed into DSP ultra_mul_36ns_34dEe_U150/ultra_mul_36ns_34dEe_MulnS_1_U/buff2_reg.
DSP Report: register ultra_mul_36ns_34dEe_U150/ultra_mul_36ns_34dEe_MulnS_1_U/buff2_reg is absorbed into DSP ultra_mul_36ns_34dEe_U150/ultra_mul_36ns_34dEe_MulnS_1_U/buff2_reg.
DSP Report: register ultra_mul_36ns_34dEe_U150/ultra_mul_36ns_34dEe_MulnS_1_U/buff1_reg is absorbed into DSP ultra_mul_36ns_34dEe_U150/ultra_mul_36ns_34dEe_MulnS_1_U/buff2_reg.
DSP Report: operator ultra_mul_36ns_34dEe_U150/ultra_mul_36ns_34dEe_MulnS_1_U/tmp_product is absorbed into DSP ultra_mul_36ns_34dEe_U150/ultra_mul_36ns_34dEe_MulnS_1_U/buff2_reg.
DSP Report: operator ultra_mul_36ns_34dEe_U150/ultra_mul_36ns_34dEe_MulnS_1_U/tmp_product is absorbed into DSP ultra_mul_36ns_34dEe_U150/ultra_mul_36ns_34dEe_MulnS_1_U/buff2_reg.
DSP Report: Generating DSP ultra_mul_36ns_34dEe_U150/ultra_mul_36ns_34dEe_MulnS_1_U/buff3_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register ultra_mul_36ns_34dEe_U150/ultra_mul_36ns_34dEe_MulnS_1_U/buff0_reg is absorbed into DSP ultra_mul_36ns_34dEe_U150/ultra_mul_36ns_34dEe_MulnS_1_U/buff3_reg.
DSP Report: register ultra_mul_36ns_34dEe_U150/ultra_mul_36ns_34dEe_MulnS_1_U/buff1_reg is absorbed into DSP ultra_mul_36ns_34dEe_U150/ultra_mul_36ns_34dEe_MulnS_1_U/buff3_reg.
DSP Report: register ultra_mul_36ns_34dEe_U150/ultra_mul_36ns_34dEe_MulnS_1_U/buff0_reg is absorbed into DSP ultra_mul_36ns_34dEe_U150/ultra_mul_36ns_34dEe_MulnS_1_U/buff3_reg.
DSP Report: register ultra_mul_36ns_34dEe_U150/ultra_mul_36ns_34dEe_MulnS_1_U/buff1_reg is absorbed into DSP ultra_mul_36ns_34dEe_U150/ultra_mul_36ns_34dEe_MulnS_1_U/buff3_reg.
DSP Report: register ultra_mul_36ns_34dEe_U150/ultra_mul_36ns_34dEe_MulnS_1_U/buff3_reg is absorbed into DSP ultra_mul_36ns_34dEe_U150/ultra_mul_36ns_34dEe_MulnS_1_U/buff3_reg.
DSP Report: register ultra_mul_36ns_34dEe_U150/ultra_mul_36ns_34dEe_MulnS_1_U/buff2_reg is absorbed into DSP ultra_mul_36ns_34dEe_U150/ultra_mul_36ns_34dEe_MulnS_1_U/buff3_reg.
DSP Report: operator ultra_mul_36ns_34dEe_U150/ultra_mul_36ns_34dEe_MulnS_1_U/tmp_product is absorbed into DSP ultra_mul_36ns_34dEe_U150/ultra_mul_36ns_34dEe_MulnS_1_U/buff3_reg.
DSP Report: operator ultra_mul_36ns_34dEe_U150/ultra_mul_36ns_34dEe_MulnS_1_U/tmp_product is absorbed into DSP ultra_mul_36ns_34dEe_U150/ultra_mul_36ns_34dEe_MulnS_1_U/buff3_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/ultra_mul_32s_32sbkb.v:26]
DSP Report: Generating DSP tmp2_reg_1425_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_V_29_reg_1390_reg is absorbed into DSP tmp2_reg_1425_reg.
DSP Report: register ultra_mul_mul_16scud_U137/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp2_reg_1425_reg.
DSP Report: register tmp_V_25_reg_1385_reg is absorbed into DSP tmp2_reg_1425_reg.
DSP Report: register ultra_mul_mul_16scud_U137/ultra_mul_mul_16scud_DSP48_0_U/a_reg_reg is absorbed into DSP tmp2_reg_1425_reg.
DSP Report: register tmp2_reg_1425_reg is absorbed into DSP tmp2_reg_1425_reg.
DSP Report: register ultra_mul_mul_16scud_U137/ultra_mul_mul_16scud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp2_reg_1425_reg.
DSP Report: operator ultra_mul_mul_16scud_U137/ultra_mul_mul_16scud_DSP48_0_U/p_reg0 is absorbed into DSP tmp2_reg_1425_reg.
DSP Report: Generating DSP tmp1_reg_1420_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_V_23_reg_1380_reg is absorbed into DSP tmp1_reg_1420_reg.
DSP Report: register ultra_mul_mul_16scud_U136/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp1_reg_1420_reg.
DSP Report: register tmp_V_23_reg_1380_reg is absorbed into DSP tmp1_reg_1420_reg.
DSP Report: register ultra_mul_mul_16scud_U136/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp1_reg_1420_reg.
DSP Report: register tmp1_reg_1420_reg is absorbed into DSP tmp1_reg_1420_reg.
DSP Report: register ultra_mul_mul_16scud_U136/ultra_mul_mul_16scud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp1_reg_1420_reg.
DSP Report: operator ultra_mul_mul_16scud_U136/ultra_mul_mul_16scud_DSP48_0_U/p_reg0 is absorbed into DSP tmp1_reg_1420_reg.
DSP Report: Generating DSP ultra_mul_32s_32sbkb_U132/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP ultra_mul_32s_32sbkb_U132/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP ultra_mul_32s_32sbkb_U132/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register ultra_mul_32s_32sbkb_U132/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP ultra_mul_32s_32sbkb_U132/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U132/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U132/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U132/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U132/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP ultra_mul_32s_32sbkb_U132/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register B is absorbed into DSP ultra_mul_32s_32sbkb_U132/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register A is absorbed into DSP ultra_mul_32s_32sbkb_U132/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register ultra_mul_32s_32sbkb_U132/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP ultra_mul_32s_32sbkb_U132/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register ultra_mul_32s_32sbkb_U132/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP ultra_mul_32s_32sbkb_U132/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U132/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U132/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U132/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U132/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP ultra_mul_32s_32sbkb_U132/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register B is absorbed into DSP ultra_mul_32s_32sbkb_U132/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register ultra_mul_32s_32sbkb_U132/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP ultra_mul_32s_32sbkb_U132/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP ultra_mul_32s_32sbkb_U132/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register ultra_mul_32s_32sbkb_U132/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP ultra_mul_32s_32sbkb_U132/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register ultra_mul_32s_32sbkb_U132/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg is absorbed into DSP ultra_mul_32s_32sbkb_U132/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register ultra_mul_32s_32sbkb_U132/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP ultra_mul_32s_32sbkb_U132/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U132/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U132/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U132/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U132/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP buf_V_reg_1713_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register B is absorbed into DSP buf_V_reg_1713_reg.
DSP Report: register A is absorbed into DSP buf_V_reg_1713_reg.
DSP Report: register buf_V_reg_1713_reg is absorbed into DSP buf_V_reg_1713_reg.
DSP Report: register ultra_mac_muladd_Thq_U138/ultra_mac_muladd_Thq_DSP48_4_U/m_reg_reg is absorbed into DSP buf_V_reg_1713_reg.
DSP Report: operator ultra_mac_muladd_Thq_U138/ultra_mac_muladd_Thq_DSP48_4_U/p is absorbed into DSP buf_V_reg_1713_reg.
DSP Report: operator ultra_mac_muladd_Thq_U138/ultra_mac_muladd_Thq_DSP48_4_U/m is absorbed into DSP buf_V_reg_1713_reg.
DSP Report: Generating DSP ultra_mul_mul_16sfYi_U139/ultra_mul_mul_16sfYi_DSP48_2_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register multiple_V_10_reg is absorbed into DSP ultra_mul_mul_16sfYi_U139/ultra_mul_mul_16sfYi_DSP48_2_U/p_reg_reg.
DSP Report: register ultra_mul_mul_16sfYi_U139/ultra_mul_mul_16sfYi_DSP48_2_U/a_reg_reg is absorbed into DSP ultra_mul_mul_16sfYi_U139/ultra_mul_mul_16sfYi_DSP48_2_U/p_reg_reg.
DSP Report: register ultra_mul_mul_16sfYi_U139/ultra_mul_mul_16sfYi_DSP48_2_U/b_reg_reg is absorbed into DSP ultra_mul_mul_16sfYi_U139/ultra_mul_mul_16sfYi_DSP48_2_U/p_reg_reg.
DSP Report: register ultra_mul_mul_16sfYi_U139/ultra_mul_mul_16sfYi_DSP48_2_U/p_reg_reg is absorbed into DSP ultra_mul_mul_16sfYi_U139/ultra_mul_mul_16sfYi_DSP48_2_U/p_reg_reg.
DSP Report: operator ultra_mul_mul_16sfYi_U139/ultra_mul_mul_16sfYi_DSP48_2_U/p_reg0 is absorbed into DSP ultra_mul_mul_16sfYi_U139/ultra_mul_mul_16sfYi_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP ultra_mul_36ns_34dEe_U135/ultra_mul_36ns_34dEe_MulnS_1_U/buff0_reg, operation Mode is: (A2*B'')'.
DSP Report: register B is absorbed into DSP ultra_mul_36ns_34dEe_U135/ultra_mul_36ns_34dEe_MulnS_1_U/buff0_reg.
DSP Report: register B is absorbed into DSP ultra_mul_36ns_34dEe_U135/ultra_mul_36ns_34dEe_MulnS_1_U/buff0_reg.
DSP Report: register A is absorbed into DSP ultra_mul_36ns_34dEe_U135/ultra_mul_36ns_34dEe_MulnS_1_U/buff0_reg.
DSP Report: register ultra_mul_36ns_34dEe_U135/ultra_mul_36ns_34dEe_MulnS_1_U/buff0_reg is absorbed into DSP ultra_mul_36ns_34dEe_U135/ultra_mul_36ns_34dEe_MulnS_1_U/buff0_reg.
DSP Report: operator ultra_mul_36ns_34dEe_U135/ultra_mul_36ns_34dEe_MulnS_1_U/tmp_product is absorbed into DSP ultra_mul_36ns_34dEe_U135/ultra_mul_36ns_34dEe_MulnS_1_U/buff0_reg.
DSP Report: operator ultra_mul_36ns_34dEe_U135/ultra_mul_36ns_34dEe_MulnS_1_U/tmp_product is absorbed into DSP ultra_mul_36ns_34dEe_U135/ultra_mul_36ns_34dEe_MulnS_1_U/buff0_reg.
DSP Report: Generating DSP ultra_mul_36ns_34dEe_U135/ultra_mul_36ns_34dEe_MulnS_1_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B'')'.
DSP Report: register B is absorbed into DSP ultra_mul_36ns_34dEe_U135/ultra_mul_36ns_34dEe_MulnS_1_U/buff1_reg.
DSP Report: register B is absorbed into DSP ultra_mul_36ns_34dEe_U135/ultra_mul_36ns_34dEe_MulnS_1_U/buff1_reg.
DSP Report: register A is absorbed into DSP ultra_mul_36ns_34dEe_U135/ultra_mul_36ns_34dEe_MulnS_1_U/buff1_reg.
DSP Report: register ultra_mul_36ns_34dEe_U135/ultra_mul_36ns_34dEe_MulnS_1_U/buff1_reg is absorbed into DSP ultra_mul_36ns_34dEe_U135/ultra_mul_36ns_34dEe_MulnS_1_U/buff1_reg.
DSP Report: register ultra_mul_36ns_34dEe_U135/ultra_mul_36ns_34dEe_MulnS_1_U/buff0_reg is absorbed into DSP ultra_mul_36ns_34dEe_U135/ultra_mul_36ns_34dEe_MulnS_1_U/buff1_reg.
DSP Report: operator ultra_mul_36ns_34dEe_U135/ultra_mul_36ns_34dEe_MulnS_1_U/tmp_product is absorbed into DSP ultra_mul_36ns_34dEe_U135/ultra_mul_36ns_34dEe_MulnS_1_U/buff1_reg.
DSP Report: operator ultra_mul_36ns_34dEe_U135/ultra_mul_36ns_34dEe_MulnS_1_U/tmp_product is absorbed into DSP ultra_mul_36ns_34dEe_U135/ultra_mul_36ns_34dEe_MulnS_1_U/buff1_reg.
DSP Report: Generating DSP ultra_mul_36ns_34dEe_U135/ultra_mul_36ns_34dEe_MulnS_1_U/buff2_reg, operation Mode is: (PCIN+(A2*B'')')'.
DSP Report: register B is absorbed into DSP ultra_mul_36ns_34dEe_U135/ultra_mul_36ns_34dEe_MulnS_1_U/buff2_reg.
DSP Report: register ultra_mul_36ns_34dEe_U135/ultra_mul_36ns_34dEe_MulnS_1_U/buff0_reg is absorbed into DSP ultra_mul_36ns_34dEe_U135/ultra_mul_36ns_34dEe_MulnS_1_U/buff2_reg.
DSP Report: register ultra_mul_36ns_34dEe_U135/ultra_mul_36ns_34dEe_MulnS_1_U/buff0_reg is absorbed into DSP ultra_mul_36ns_34dEe_U135/ultra_mul_36ns_34dEe_MulnS_1_U/buff2_reg.
DSP Report: register ultra_mul_36ns_34dEe_U135/ultra_mul_36ns_34dEe_MulnS_1_U/buff2_reg is absorbed into DSP ultra_mul_36ns_34dEe_U135/ultra_mul_36ns_34dEe_MulnS_1_U/buff2_reg.
DSP Report: register ultra_mul_36ns_34dEe_U135/ultra_mul_36ns_34dEe_MulnS_1_U/buff1_reg is absorbed into DSP ultra_mul_36ns_34dEe_U135/ultra_mul_36ns_34dEe_MulnS_1_U/buff2_reg.
DSP Report: operator ultra_mul_36ns_34dEe_U135/ultra_mul_36ns_34dEe_MulnS_1_U/tmp_product is absorbed into DSP ultra_mul_36ns_34dEe_U135/ultra_mul_36ns_34dEe_MulnS_1_U/buff2_reg.
DSP Report: operator ultra_mul_36ns_34dEe_U135/ultra_mul_36ns_34dEe_MulnS_1_U/tmp_product is absorbed into DSP ultra_mul_36ns_34dEe_U135/ultra_mul_36ns_34dEe_MulnS_1_U/buff2_reg.
DSP Report: Generating DSP ultra_mul_36ns_34dEe_U135/ultra_mul_36ns_34dEe_MulnS_1_U/buff3_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register ultra_mul_36ns_34dEe_U135/ultra_mul_36ns_34dEe_MulnS_1_U/buff0_reg is absorbed into DSP ultra_mul_36ns_34dEe_U135/ultra_mul_36ns_34dEe_MulnS_1_U/buff3_reg.
DSP Report: register ultra_mul_36ns_34dEe_U135/ultra_mul_36ns_34dEe_MulnS_1_U/buff1_reg is absorbed into DSP ultra_mul_36ns_34dEe_U135/ultra_mul_36ns_34dEe_MulnS_1_U/buff3_reg.
DSP Report: register ultra_mul_36ns_34dEe_U135/ultra_mul_36ns_34dEe_MulnS_1_U/buff0_reg is absorbed into DSP ultra_mul_36ns_34dEe_U135/ultra_mul_36ns_34dEe_MulnS_1_U/buff3_reg.
DSP Report: register ultra_mul_36ns_34dEe_U135/ultra_mul_36ns_34dEe_MulnS_1_U/buff1_reg is absorbed into DSP ultra_mul_36ns_34dEe_U135/ultra_mul_36ns_34dEe_MulnS_1_U/buff3_reg.
DSP Report: register ultra_mul_36ns_34dEe_U135/ultra_mul_36ns_34dEe_MulnS_1_U/buff3_reg is absorbed into DSP ultra_mul_36ns_34dEe_U135/ultra_mul_36ns_34dEe_MulnS_1_U/buff3_reg.
DSP Report: register ultra_mul_36ns_34dEe_U135/ultra_mul_36ns_34dEe_MulnS_1_U/buff2_reg is absorbed into DSP ultra_mul_36ns_34dEe_U135/ultra_mul_36ns_34dEe_MulnS_1_U/buff3_reg.
DSP Report: operator ultra_mul_36ns_34dEe_U135/ultra_mul_36ns_34dEe_MulnS_1_U/tmp_product is absorbed into DSP ultra_mul_36ns_34dEe_U135/ultra_mul_36ns_34dEe_MulnS_1_U/buff3_reg.
DSP Report: operator ultra_mul_36ns_34dEe_U135/ultra_mul_36ns_34dEe_MulnS_1_U/tmp_product is absorbed into DSP ultra_mul_36ns_34dEe_U135/ultra_mul_36ns_34dEe_MulnS_1_U/buff3_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/ultra_mul_32s_32sbkb.v:26]
DSP Report: Generating DSP tmp9_reg_2238_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_V_121_reg_2203_reg is absorbed into DSP tmp9_reg_2238_reg.
DSP Report: register ultra_mul_mul_16scud_U117/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp9_reg_2238_reg.
DSP Report: register tmp_V_117_reg_2198_reg is absorbed into DSP tmp9_reg_2238_reg.
DSP Report: register ultra_mul_mul_16scud_U117/ultra_mul_mul_16scud_DSP48_0_U/a_reg_reg is absorbed into DSP tmp9_reg_2238_reg.
DSP Report: register tmp9_reg_2238_reg is absorbed into DSP tmp9_reg_2238_reg.
DSP Report: register ultra_mul_mul_16scud_U117/ultra_mul_mul_16scud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp9_reg_2238_reg.
DSP Report: operator ultra_mul_mul_16scud_U117/ultra_mul_mul_16scud_DSP48_0_U/p_reg0 is absorbed into DSP tmp9_reg_2238_reg.
DSP Report: Generating DSP tmp8_reg_2233_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_V_115_reg_2193_reg is absorbed into DSP tmp8_reg_2233_reg.
DSP Report: register ultra_mul_mul_16scud_U116/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp8_reg_2233_reg.
DSP Report: register tmp_V_115_reg_2193_reg is absorbed into DSP tmp8_reg_2233_reg.
DSP Report: register ultra_mul_mul_16scud_U116/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp8_reg_2233_reg.
DSP Report: register tmp8_reg_2233_reg is absorbed into DSP tmp8_reg_2233_reg.
DSP Report: register ultra_mul_mul_16scud_U116/ultra_mul_mul_16scud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp8_reg_2233_reg.
DSP Report: operator ultra_mul_mul_16scud_U116/ultra_mul_mul_16scud_DSP48_0_U/p_reg0 is absorbed into DSP tmp8_reg_2233_reg.
DSP Report: Generating DSP ultra_mul_32s_32sbkb_U114/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP ultra_mul_32s_32sbkb_U114/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP ultra_mul_32s_32sbkb_U114/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register ultra_mul_32s_32sbkb_U114/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP ultra_mul_32s_32sbkb_U114/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U114/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U114/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U114/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U114/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP ultra_mul_32s_32sbkb_U114/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register B is absorbed into DSP ultra_mul_32s_32sbkb_U114/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register A is absorbed into DSP ultra_mul_32s_32sbkb_U114/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register ultra_mul_32s_32sbkb_U114/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP ultra_mul_32s_32sbkb_U114/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register ultra_mul_32s_32sbkb_U114/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP ultra_mul_32s_32sbkb_U114/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U114/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U114/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U114/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U114/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP ultra_mul_32s_32sbkb_U114/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register B is absorbed into DSP ultra_mul_32s_32sbkb_U114/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register ultra_mul_32s_32sbkb_U114/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP ultra_mul_32s_32sbkb_U114/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP ultra_mul_32s_32sbkb_U114/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register ultra_mul_32s_32sbkb_U114/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP ultra_mul_32s_32sbkb_U114/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register ultra_mul_32s_32sbkb_U114/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg is absorbed into DSP ultra_mul_32s_32sbkb_U114/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register ultra_mul_32s_32sbkb_U114/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP ultra_mul_32s_32sbkb_U114/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U114/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U114/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U114/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U114/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP r_V_18_0_1_reg_2737_reg, operation Mode is: (A''*B'')'.
DSP Report: register reg_1007_reg is absorbed into DSP r_V_18_0_1_reg_2737_reg.
DSP Report: register ultra_mul_mul_16scud_U124/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_18_0_1_reg_2737_reg.
DSP Report: register ap_phi_reg_pp2_iter3_A_V_1_load_0_1_phi_reg_749_reg is absorbed into DSP r_V_18_0_1_reg_2737_reg.
DSP Report: register ultra_mul_mul_16scud_U118/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_18_0_1_reg_2737_reg.
DSP Report: register r_V_18_0_1_reg_2737_reg is absorbed into DSP r_V_18_0_1_reg_2737_reg.
DSP Report: register ultra_mul_mul_16scud_U118/ultra_mul_mul_16scud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_18_0_1_reg_2737_reg.
DSP Report: operator ultra_mul_mul_16scud_U118/ultra_mul_mul_16scud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_18_0_1_reg_2737_reg.
DSP Report: Generating DSP r_V_3_reg_2762_reg, operation Mode is: (A''*B'')'.
DSP Report: register reg_1015_reg is absorbed into DSP r_V_3_reg_2762_reg.
DSP Report: register ultra_mul_mul_16scud_U120/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_reg_2762_reg.
DSP Report: register ap_phi_reg_pp2_iter3_A_V_1_load_0_0_phi_reg_816_reg is absorbed into DSP r_V_3_reg_2762_reg.
DSP Report: register ultra_mul_mul_16scud_U123/ultra_mul_mul_16scud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_reg_2762_reg.
DSP Report: register r_V_3_reg_2762_reg is absorbed into DSP r_V_3_reg_2762_reg.
DSP Report: register ultra_mul_mul_16scud_U123/ultra_mul_mul_16scud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_reg_2762_reg.
DSP Report: operator ultra_mul_mul_16scud_U123/ultra_mul_mul_16scud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_reg_2762_reg.
DSP Report: Generating DSP r_V_18_1_reg_2747_reg, operation Mode is: (A''*B'')'.
DSP Report: register reg_1015_reg is absorbed into DSP r_V_18_1_reg_2747_reg.
DSP Report: register ap_phi_reg_pp2_iter3_A_V_1_load_1_0_phi_reg_771_reg is absorbed into DSP r_V_18_1_reg_2747_reg.
DSP Report: register ultra_mul_mul_16scud_U120/ultra_mul_mul_16scud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_18_1_reg_2747_reg.
DSP Report: register ultra_mul_mul_16scud_U120/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_18_1_reg_2747_reg.
DSP Report: register r_V_18_1_reg_2747_reg is absorbed into DSP r_V_18_1_reg_2747_reg.
DSP Report: register ultra_mul_mul_16scud_U120/ultra_mul_mul_16scud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_18_1_reg_2747_reg.
DSP Report: operator ultra_mul_mul_16scud_U120/ultra_mul_mul_16scud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_18_1_reg_2747_reg.
DSP Report: Generating DSP r_V_18_0_2_reg_2742_reg, operation Mode is: (A''*B'')'.
DSP Report: register reg_1011_reg is absorbed into DSP r_V_18_0_2_reg_2742_reg.
DSP Report: register ultra_mul_mul_16scud_U119/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_18_0_2_reg_2742_reg.
DSP Report: register ap_phi_reg_pp2_iter3_A_V_1_load_0_2_phi_reg_760_reg is absorbed into DSP r_V_18_0_2_reg_2742_reg.
DSP Report: register ultra_mul_mul_16scud_U119/ultra_mul_mul_16scud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_18_0_2_reg_2742_reg.
DSP Report: register r_V_18_0_2_reg_2742_reg is absorbed into DSP r_V_18_0_2_reg_2742_reg.
DSP Report: register ultra_mul_mul_16scud_U119/ultra_mul_mul_16scud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_18_0_2_reg_2742_reg.
DSP Report: operator ultra_mul_mul_16scud_U119/ultra_mul_mul_16scud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_18_0_2_reg_2742_reg.
DSP Report: Generating DSP r_V_18_1_2_reg_2772_reg, operation Mode is: (A''*B'')'.
DSP Report: register B_V_1_2_load_1_reg_2627_reg is absorbed into DSP r_V_18_1_2_reg_2772_reg.
DSP Report: register ultra_mul_mul_16scud_U125/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_18_1_2_reg_2772_reg.
DSP Report: register A_V_1_load_1_2_phi_reg_782_reg is absorbed into DSP r_V_18_1_2_reg_2772_reg.
DSP Report: register ultra_mul_mul_16scud_U125/ultra_mul_mul_16scud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_18_1_2_reg_2772_reg.
DSP Report: register r_V_18_1_2_reg_2772_reg is absorbed into DSP r_V_18_1_2_reg_2772_reg.
DSP Report: register ultra_mul_mul_16scud_U125/ultra_mul_mul_16scud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_18_1_2_reg_2772_reg.
DSP Report: operator ultra_mul_mul_16scud_U125/ultra_mul_mul_16scud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_18_1_2_reg_2772_reg.
DSP Report: Generating DSP r_V_18_1_1_reg_2767_reg, operation Mode is: (A''*B'')'.
DSP Report: register reg_1007_reg is absorbed into DSP r_V_18_1_1_reg_2767_reg.
DSP Report: register ultra_mul_mul_16scud_U124/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_18_1_1_reg_2767_reg.
DSP Report: register ap_phi_reg_pp2_iter3_A_V_1_load_1_1_phi_reg_827_reg is absorbed into DSP r_V_18_1_1_reg_2767_reg.
DSP Report: register ultra_mul_mul_16scud_U124/ultra_mul_mul_16scud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_18_1_1_reg_2767_reg.
DSP Report: register r_V_18_1_1_reg_2767_reg is absorbed into DSP r_V_18_1_1_reg_2767_reg.
DSP Report: register ultra_mul_mul_16scud_U124/ultra_mul_mul_16scud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_18_1_1_reg_2767_reg.
DSP Report: operator ultra_mul_mul_16scud_U124/ultra_mul_mul_16scud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_18_1_1_reg_2767_reg.
DSP Report: Generating DSP r_V_18_2_reg_2752_reg, operation Mode is: (A''*B'')'.
DSP Report: register B_V_1_0_load_2_reg_2632_reg is absorbed into DSP r_V_18_2_reg_2752_reg.
DSP Report: register ultra_mul_mul_16scud_U121/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_18_2_reg_2752_reg.
DSP Report: register ap_phi_reg_pp2_iter3_A_V_1_load_2_0_phi_reg_794_reg is absorbed into DSP r_V_18_2_reg_2752_reg.
DSP Report: register ultra_mul_mul_16scud_U121/ultra_mul_mul_16scud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_18_2_reg_2752_reg.
DSP Report: register r_V_18_2_reg_2752_reg is absorbed into DSP r_V_18_2_reg_2752_reg.
DSP Report: register ultra_mul_mul_16scud_U121/ultra_mul_mul_16scud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_18_2_reg_2752_reg.
DSP Report: operator ultra_mul_mul_16scud_U121/ultra_mul_mul_16scud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_18_2_reg_2752_reg.
DSP Report: Generating DSP r_V_18_2_1_reg_2757_reg, operation Mode is: (A''*B'')'.
DSP Report: register B_V_1_1_load_2_reg_2637_reg is absorbed into DSP r_V_18_2_1_reg_2757_reg.
DSP Report: register ultra_mul_mul_16scud_U122/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_18_2_1_reg_2757_reg.
DSP Report: register ap_phi_reg_pp2_iter3_A_V_1_load_2_1_phi_reg_805_reg is absorbed into DSP r_V_18_2_1_reg_2757_reg.
DSP Report: register ultra_mul_mul_16scud_U122/ultra_mul_mul_16scud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_18_2_1_reg_2757_reg.
DSP Report: register r_V_18_2_1_reg_2757_reg is absorbed into DSP r_V_18_2_1_reg_2757_reg.
DSP Report: register ultra_mul_mul_16scud_U122/ultra_mul_mul_16scud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_18_2_1_reg_2757_reg.
DSP Report: operator ultra_mul_mul_16scud_U122/ultra_mul_mul_16scud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_18_2_1_reg_2757_reg.
DSP Report: Generating DSP tmp7_reg_2782_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register A is absorbed into DSP tmp7_reg_2782_reg.
DSP Report: register A is absorbed into DSP tmp7_reg_2782_reg.
DSP Report: register B is absorbed into DSP tmp7_reg_2782_reg.
DSP Report: register B is absorbed into DSP tmp7_reg_2782_reg.
DSP Report: register tmp7_reg_2782_reg is absorbed into DSP tmp7_reg_2782_reg.
DSP Report: register ultra_mac_muladd_eOg_U126/ultra_mac_muladd_eOg_DSP48_1_U/m_reg_reg is absorbed into DSP tmp7_reg_2782_reg.
DSP Report: operator ultra_mac_muladd_eOg_U126/ultra_mac_muladd_eOg_DSP48_1_U/p is absorbed into DSP tmp7_reg_2782_reg.
DSP Report: operator ultra_mac_muladd_eOg_U126/ultra_mac_muladd_eOg_DSP48_1_U/m is absorbed into DSP tmp7_reg_2782_reg.
DSP Report: Generating DSP ultra_mul_mul_16sfYi_U127/ultra_mul_mul_16sfYi_DSP48_2_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register multiple_V_9_reg is absorbed into DSP ultra_mul_mul_16sfYi_U127/ultra_mul_mul_16sfYi_DSP48_2_U/p_reg_reg.
DSP Report: register ultra_mul_mul_16sfYi_U127/ultra_mul_mul_16sfYi_DSP48_2_U/a_reg_reg is absorbed into DSP ultra_mul_mul_16sfYi_U127/ultra_mul_mul_16sfYi_DSP48_2_U/p_reg_reg.
DSP Report: register ultra_mul_mul_16sfYi_U127/ultra_mul_mul_16sfYi_DSP48_2_U/b_reg_reg is absorbed into DSP ultra_mul_mul_16sfYi_U127/ultra_mul_mul_16sfYi_DSP48_2_U/p_reg_reg.
DSP Report: register ultra_mul_mul_16sfYi_U127/ultra_mul_mul_16sfYi_DSP48_2_U/p_reg_reg is absorbed into DSP ultra_mul_mul_16sfYi_U127/ultra_mul_mul_16sfYi_DSP48_2_U/p_reg_reg.
DSP Report: operator ultra_mul_mul_16sfYi_U127/ultra_mul_mul_16sfYi_DSP48_2_U/p_reg0 is absorbed into DSP ultra_mul_mul_16sfYi_U127/ultra_mul_mul_16sfYi_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP ultra_mul_36ns_34dEe_U115/ultra_mul_36ns_34dEe_MulnS_1_U/buff0_reg, operation Mode is: (A2*B'')'.
DSP Report: register B is absorbed into DSP ultra_mul_36ns_34dEe_U115/ultra_mul_36ns_34dEe_MulnS_1_U/buff0_reg.
DSP Report: register B is absorbed into DSP ultra_mul_36ns_34dEe_U115/ultra_mul_36ns_34dEe_MulnS_1_U/buff0_reg.
DSP Report: register A is absorbed into DSP ultra_mul_36ns_34dEe_U115/ultra_mul_36ns_34dEe_MulnS_1_U/buff0_reg.
DSP Report: register ultra_mul_36ns_34dEe_U115/ultra_mul_36ns_34dEe_MulnS_1_U/buff0_reg is absorbed into DSP ultra_mul_36ns_34dEe_U115/ultra_mul_36ns_34dEe_MulnS_1_U/buff0_reg.
DSP Report: operator ultra_mul_36ns_34dEe_U115/ultra_mul_36ns_34dEe_MulnS_1_U/tmp_product is absorbed into DSP ultra_mul_36ns_34dEe_U115/ultra_mul_36ns_34dEe_MulnS_1_U/buff0_reg.
DSP Report: operator ultra_mul_36ns_34dEe_U115/ultra_mul_36ns_34dEe_MulnS_1_U/tmp_product is absorbed into DSP ultra_mul_36ns_34dEe_U115/ultra_mul_36ns_34dEe_MulnS_1_U/buff0_reg.
DSP Report: Generating DSP ultra_mul_36ns_34dEe_U115/ultra_mul_36ns_34dEe_MulnS_1_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B'')'.
DSP Report: register B is absorbed into DSP ultra_mul_36ns_34dEe_U115/ultra_mul_36ns_34dEe_MulnS_1_U/buff1_reg.
DSP Report: register B is absorbed into DSP ultra_mul_36ns_34dEe_U115/ultra_mul_36ns_34dEe_MulnS_1_U/buff1_reg.
DSP Report: register A is absorbed into DSP ultra_mul_36ns_34dEe_U115/ultra_mul_36ns_34dEe_MulnS_1_U/buff1_reg.
DSP Report: register ultra_mul_36ns_34dEe_U115/ultra_mul_36ns_34dEe_MulnS_1_U/buff1_reg is absorbed into DSP ultra_mul_36ns_34dEe_U115/ultra_mul_36ns_34dEe_MulnS_1_U/buff1_reg.
DSP Report: register ultra_mul_36ns_34dEe_U115/ultra_mul_36ns_34dEe_MulnS_1_U/buff0_reg is absorbed into DSP ultra_mul_36ns_34dEe_U115/ultra_mul_36ns_34dEe_MulnS_1_U/buff1_reg.
DSP Report: operator ultra_mul_36ns_34dEe_U115/ultra_mul_36ns_34dEe_MulnS_1_U/tmp_product is absorbed into DSP ultra_mul_36ns_34dEe_U115/ultra_mul_36ns_34dEe_MulnS_1_U/buff1_reg.
DSP Report: operator ultra_mul_36ns_34dEe_U115/ultra_mul_36ns_34dEe_MulnS_1_U/tmp_product is absorbed into DSP ultra_mul_36ns_34dEe_U115/ultra_mul_36ns_34dEe_MulnS_1_U/buff1_reg.
DSP Report: Generating DSP ultra_mul_36ns_34dEe_U115/ultra_mul_36ns_34dEe_MulnS_1_U/buff2_reg, operation Mode is: (PCIN+(A2*B'')')'.
DSP Report: register B is absorbed into DSP ultra_mul_36ns_34dEe_U115/ultra_mul_36ns_34dEe_MulnS_1_U/buff2_reg.
DSP Report: register ultra_mul_36ns_34dEe_U115/ultra_mul_36ns_34dEe_MulnS_1_U/buff0_reg is absorbed into DSP ultra_mul_36ns_34dEe_U115/ultra_mul_36ns_34dEe_MulnS_1_U/buff2_reg.
DSP Report: register ultra_mul_36ns_34dEe_U115/ultra_mul_36ns_34dEe_MulnS_1_U/buff0_reg is absorbed into DSP ultra_mul_36ns_34dEe_U115/ultra_mul_36ns_34dEe_MulnS_1_U/buff2_reg.
DSP Report: register ultra_mul_36ns_34dEe_U115/ultra_mul_36ns_34dEe_MulnS_1_U/buff2_reg is absorbed into DSP ultra_mul_36ns_34dEe_U115/ultra_mul_36ns_34dEe_MulnS_1_U/buff2_reg.
DSP Report: register ultra_mul_36ns_34dEe_U115/ultra_mul_36ns_34dEe_MulnS_1_U/buff1_reg is absorbed into DSP ultra_mul_36ns_34dEe_U115/ultra_mul_36ns_34dEe_MulnS_1_U/buff2_reg.
DSP Report: operator ultra_mul_36ns_34dEe_U115/ultra_mul_36ns_34dEe_MulnS_1_U/tmp_product is absorbed into DSP ultra_mul_36ns_34dEe_U115/ultra_mul_36ns_34dEe_MulnS_1_U/buff2_reg.
DSP Report: operator ultra_mul_36ns_34dEe_U115/ultra_mul_36ns_34dEe_MulnS_1_U/tmp_product is absorbed into DSP ultra_mul_36ns_34dEe_U115/ultra_mul_36ns_34dEe_MulnS_1_U/buff2_reg.
DSP Report: Generating DSP ultra_mul_36ns_34dEe_U115/ultra_mul_36ns_34dEe_MulnS_1_U/buff3_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register ultra_mul_36ns_34dEe_U115/ultra_mul_36ns_34dEe_MulnS_1_U/buff0_reg is absorbed into DSP ultra_mul_36ns_34dEe_U115/ultra_mul_36ns_34dEe_MulnS_1_U/buff3_reg.
DSP Report: register ultra_mul_36ns_34dEe_U115/ultra_mul_36ns_34dEe_MulnS_1_U/buff1_reg is absorbed into DSP ultra_mul_36ns_34dEe_U115/ultra_mul_36ns_34dEe_MulnS_1_U/buff3_reg.
DSP Report: register ultra_mul_36ns_34dEe_U115/ultra_mul_36ns_34dEe_MulnS_1_U/buff0_reg is absorbed into DSP ultra_mul_36ns_34dEe_U115/ultra_mul_36ns_34dEe_MulnS_1_U/buff3_reg.
DSP Report: register ultra_mul_36ns_34dEe_U115/ultra_mul_36ns_34dEe_MulnS_1_U/buff1_reg is absorbed into DSP ultra_mul_36ns_34dEe_U115/ultra_mul_36ns_34dEe_MulnS_1_U/buff3_reg.
DSP Report: register ultra_mul_36ns_34dEe_U115/ultra_mul_36ns_34dEe_MulnS_1_U/buff3_reg is absorbed into DSP ultra_mul_36ns_34dEe_U115/ultra_mul_36ns_34dEe_MulnS_1_U/buff3_reg.
DSP Report: register ultra_mul_36ns_34dEe_U115/ultra_mul_36ns_34dEe_MulnS_1_U/buff2_reg is absorbed into DSP ultra_mul_36ns_34dEe_U115/ultra_mul_36ns_34dEe_MulnS_1_U/buff3_reg.
DSP Report: operator ultra_mul_36ns_34dEe_U115/ultra_mul_36ns_34dEe_MulnS_1_U/tmp_product is absorbed into DSP ultra_mul_36ns_34dEe_U115/ultra_mul_36ns_34dEe_MulnS_1_U/buff3_reg.
DSP Report: operator ultra_mul_36ns_34dEe_U115/ultra_mul_36ns_34dEe_MulnS_1_U/tmp_product is absorbed into DSP ultra_mul_36ns_34dEe_U115/ultra_mul_36ns_34dEe_MulnS_1_U/buff3_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/ultra_mul_32s_32sbkb.v:26]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [e:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.srcs/sources_1/bd/ultra/ipshared/3a96/hdl/verilog/ultra_mul_32s_32sbkb.v:26]
DSP Report: Generating DSP tmp2_reg_299_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_data_V_4_reg_222_reg is absorbed into DSP tmp2_reg_299_reg.
DSP Report: register ultra_mul_mul_16scud_U6/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp2_reg_299_reg.
DSP Report: register tmp_data_V_4_reg_222_reg is absorbed into DSP tmp2_reg_299_reg.
DSP Report: register ultra_mul_mul_16scud_U6/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp2_reg_299_reg.
DSP Report: register tmp2_reg_299_reg is absorbed into DSP tmp2_reg_299_reg.
DSP Report: register ultra_mul_mul_16scud_U6/ultra_mul_mul_16scud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp2_reg_299_reg.
DSP Report: operator ultra_mul_mul_16scud_U6/ultra_mul_mul_16scud_DSP48_0_U/p_reg0 is absorbed into DSP tmp2_reg_299_reg.
DSP Report: Generating DSP tmp1_reg_294_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_data_V_1_reg_206_reg is absorbed into DSP tmp1_reg_294_reg.
DSP Report: register ultra_mul_mul_16scud_U5/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp1_reg_294_reg.
DSP Report: register tmp_data_V_3_reg_216_reg is absorbed into DSP tmp1_reg_294_reg.
DSP Report: register ultra_mul_mul_16scud_U5/ultra_mul_mul_16scud_DSP48_0_U/a_reg_reg is absorbed into DSP tmp1_reg_294_reg.
DSP Report: register tmp1_reg_294_reg is absorbed into DSP tmp1_reg_294_reg.
DSP Report: register ultra_mul_mul_16scud_U5/ultra_mul_mul_16scud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp1_reg_294_reg.
DSP Report: operator ultra_mul_mul_16scud_U5/ultra_mul_mul_16scud_DSP48_0_U/p_reg0 is absorbed into DSP tmp1_reg_294_reg.
DSP Report: Generating DSP ultra_mul_32s_32sbkb_U2/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP ultra_mul_32s_32sbkb_U2/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP ultra_mul_32s_32sbkb_U2/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register ultra_mul_32s_32sbkb_U2/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP ultra_mul_32s_32sbkb_U2/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U2/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U2/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U2/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U2/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP ultra_mul_32s_32sbkb_U2/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register B is absorbed into DSP ultra_mul_32s_32sbkb_U2/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register A is absorbed into DSP ultra_mul_32s_32sbkb_U2/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register ultra_mul_32s_32sbkb_U2/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP ultra_mul_32s_32sbkb_U2/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register ultra_mul_32s_32sbkb_U2/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP ultra_mul_32s_32sbkb_U2/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U2/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U2/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U2/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U2/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP ultra_mul_32s_32sbkb_U2/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register B is absorbed into DSP ultra_mul_32s_32sbkb_U2/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register ultra_mul_32s_32sbkb_U2/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP ultra_mul_32s_32sbkb_U2/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP ultra_mul_32s_32sbkb_U2/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register ultra_mul_32s_32sbkb_U2/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP ultra_mul_32s_32sbkb_U2/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register ultra_mul_32s_32sbkb_U2/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg is absorbed into DSP ultra_mul_32s_32sbkb_U2/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register ultra_mul_32s_32sbkb_U2/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP ultra_mul_32s_32sbkb_U2/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U2/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U2/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U2/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U2/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP tmp4_reg_270_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_data_V_5_reg_227_reg is absorbed into DSP tmp4_reg_270_reg.
DSP Report: register ultra_mul_mul_16scud_U4/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp4_reg_270_reg.
DSP Report: register tmp_data_V_3_reg_216_reg is absorbed into DSP tmp4_reg_270_reg.
DSP Report: register ultra_mul_mul_16scud_U4/ultra_mul_mul_16scud_DSP48_0_U/a_reg_reg is absorbed into DSP tmp4_reg_270_reg.
DSP Report: register tmp4_reg_270_reg is absorbed into DSP tmp4_reg_270_reg.
DSP Report: register ultra_mul_mul_16scud_U4/ultra_mul_mul_16scud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp4_reg_270_reg.
DSP Report: operator ultra_mul_mul_16scud_U4/ultra_mul_mul_16scud_DSP48_0_U/p_reg0 is absorbed into DSP tmp4_reg_270_reg.
DSP Report: Generating DSP tmp3_reg_265_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_data_V_2_reg_211_reg is absorbed into DSP tmp3_reg_265_reg.
DSP Report: register ultra_mul_mul_16scud_U3/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp3_reg_265_reg.
DSP Report: register tmp_data_V_2_reg_211_reg is absorbed into DSP tmp3_reg_265_reg.
DSP Report: register ultra_mul_mul_16scud_U3/ultra_mul_mul_16scud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp3_reg_265_reg.
DSP Report: register tmp3_reg_265_reg is absorbed into DSP tmp3_reg_265_reg.
DSP Report: register ultra_mul_mul_16scud_U3/ultra_mul_mul_16scud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp3_reg_265_reg.
DSP Report: operator ultra_mul_mul_16scud_U3/ultra_mul_mul_16scud_DSP48_0_U/p_reg0 is absorbed into DSP tmp3_reg_265_reg.
DSP Report: Generating DSP ultra_mul_32s_32sbkb_U1/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP ultra_mul_32s_32sbkb_U1/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP ultra_mul_32s_32sbkb_U1/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register ultra_mul_32s_32sbkb_U1/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP ultra_mul_32s_32sbkb_U1/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U1/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U1/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U1/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U1/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP ultra_mul_32s_32sbkb_U1/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register B is absorbed into DSP ultra_mul_32s_32sbkb_U1/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register A is absorbed into DSP ultra_mul_32s_32sbkb_U1/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register ultra_mul_32s_32sbkb_U1/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP ultra_mul_32s_32sbkb_U1/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register ultra_mul_32s_32sbkb_U1/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP ultra_mul_32s_32sbkb_U1/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U1/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U1/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U1/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U1/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP ultra_mul_32s_32sbkb_U1/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register B is absorbed into DSP ultra_mul_32s_32sbkb_U1/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register ultra_mul_32s_32sbkb_U1/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP ultra_mul_32s_32sbkb_U1/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP ultra_mul_32s_32sbkb_U1/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register ultra_mul_32s_32sbkb_U1/ultra_mul_32s_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP ultra_mul_32s_32sbkb_U1/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register ultra_mul_32s_32sbkb_U1/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg is absorbed into DSP ultra_mul_32s_32sbkb_U1/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register ultra_mul_32s_32sbkb_U1/ultra_mul_32s_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP ultra_mul_32s_32sbkb_U1/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U1/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U1/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: operator ultra_mul_32s_32sbkb_U1/ultra_mul_32s_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_mul_32s_32sbkb_U1/ultra_mul_32s_32sbkb_MulnS_0_U/buff2_reg.
INFO: [Synth 8-5583] The signal A_V_5_0_U/FC_144_128_s_A_V_Aem_ram_U/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal A_V_5_1_U/FC_144_128_s_A_V_Aem_ram_U/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal A_V_5_2_U/FC_144_128_s_A_V_Aem_ram_U/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal A_V_5_3_U/FC_144_128_s_A_V_Aem_ram_U/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal A_V_5_4_U/FC_144_128_s_A_V_Aem_ram_U/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal A_V_5_5_U/FC_144_128_s_A_V_Aem_ram_U/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal A_V_5_6_U/FC_144_128_s_A_V_Aem_ram_U/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal A_V_5_7_U/FC_144_128_s_A_V_Aem_ram_U/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal A_V_6_0_U/FC_144_128_s_A_V_Aem_ram_U/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal A_V_6_1_U/FC_144_128_s_A_V_Aem_ram_U/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal A_V_6_2_U/FC_144_128_s_A_V_Aem_ram_U/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal A_V_6_3_U/FC_144_128_s_A_V_Aem_ram_U/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal A_V_6_4_U/FC_144_128_s_A_V_Aem_ram_U/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal A_V_6_5_U/FC_144_128_s_A_V_Aem_ram_U/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal A_V_6_6_U/FC_144_128_s_A_V_Aem_ram_U/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal A_V_6_7_U/FC_144_128_s_A_V_Aem_ram_U/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal A_V_6_8_U/FC_144_128_s_A_V_Aem_ram_U/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (FC_144_128_U0/\ultra_mul_36ns_34dEe_U135/ultra_mul_36ns_34dEe_MulnS_1_U/a_reg0_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FC_144_128_U0/\ultra_mul_36ns_34dEe_U135/ultra_mul_36ns_34dEe_MulnS_1_U/a_reg0_reg[35] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Conv_2_U0/\ultra_mul_36ns_34dEe_U115/ultra_mul_36ns_34dEe_MulnS_1_U/a_reg0_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Conv_2_U0/\ultra_mul_36ns_34dEe_U115/ultra_mul_36ns_34dEe_MulnS_1_U/a_reg0_reg[35] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (FC_128_8_U0/\ultra_mul_36ns_34dEe_U150/ultra_mul_36ns_34dEe_MulnS_1_U/a_reg0_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FC_128_8_U0/\ultra_mul_36ns_34dEe_U150/ultra_mul_36ns_34dEe_MulnS_1_U/a_reg0_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FC_128_8_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AXI_DMA_SLAVE_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FC_144_128_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AXI_DMA_MASTER_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Conv_2_U0/ap_done_reg_reg)
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:38 ; elapsed = 00:04:13 . Memory (MB): peak = 1308.113 ; gain = 925.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name               | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Conv_S_B_V_4_0_ram:       | ram_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_S_B_V_4_0_ram:       | ram_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_S_B_V_4_0_ram:       | ram_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_S_B_V_4_0_ram:       | ram_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_S_B_V_4_0_ram:       | ram_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w16_d1024_A:         | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Pool_16_63_3_0_s_g8j_ram: | ram_reg    | 4 K x 16(READ_FIRST)   | W |   | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|Pool_16_63_3_0_s_g8j_ram: | ram_reg    | 4 K x 16(READ_FIRST)   | W |   | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|Pool_16_63_3_0_s_g8j_ram: | ram_reg    | 4 K x 16(READ_FIRST)   | W |   | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|Pool_16_63_3_0_s_g8j_ram: | ram_reg    | 4 K x 16(READ_FIRST)   | W |   | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|Pool_16_63_3_0_s_g8j_ram: | ram_reg    | 4 K x 16(READ_FIRST)   | W |   | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|Pool_16_63_3_0_s_g8j_ram: | ram_reg    | 4 K x 16(READ_FIRST)   | W |   | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|Pool_16_63_3_0_s_g8j_ram: | ram_reg    | 4 K x 16(READ_FIRST)   | W |   | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|Pool_16_63_3_0_s_g8j_ram: | ram_reg    | 4 K x 16(READ_FIRST)   | W |   | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|Pool_16_63_3_0_s_g8j_ram: | ram_reg    | 4 K x 16(READ_FIRST)   | W |   | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|Pool_16_63_3_0_s_g8j_ram: | ram_reg    | 4 K x 16(READ_FIRST)   | W |   | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|Pool_16_63_3_0_s_g8j_ram: | ram_reg    | 4 K x 16(READ_FIRST)   | W |   | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|Pool_16_63_3_0_s_g8j_ram: | ram_reg    | 4 K x 16(READ_FIRST)   | W |   | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|Pool_16_63_3_0_s_g8j_ram: | ram_reg    | 4 K x 16(READ_FIRST)   | W |   | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|Pool_16_63_3_0_s_g8j_ram: | ram_reg    | 4 K x 16(READ_FIRST)   | W |   | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|Pool_16_63_3_0_s_g8j_ram: | ram_reg    | 4 K x 16(READ_FIRST)   | W |   | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|Pool_16_63_3_0_s_g8j_ram: | ram_reg    | 4 K x 16(READ_FIRST)   | W |   | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|Conv_3_B_V_0_ram:         | ram_reg    | 4 K x 16(WRITE_FIRST)  | W | R | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|Conv_3_B_V_0_ram:         | ram_reg    | 4 K x 16(WRITE_FIRST)  | W | R | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|Conv_3_B_V_0_ram:         | ram_reg    | 4 K x 16(WRITE_FIRST)  | W | R | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|Conv_3_B_V_0_ram:         | ram_reg    | 4 K x 16(WRITE_FIRST)  | W | R | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|Conv_3_B_V_0_ram:         | ram_reg    | 4 K x 16(WRITE_FIRST)  | W | R | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 16(WRITE_FIRST)  | W | R | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 16(WRITE_FIRST)  | W | R | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 16(WRITE_FIRST)  | W | R | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 16(WRITE_FIRST)  | W | R | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 16(WRITE_FIRST)  | W | R | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 16(WRITE_FIRST)  | W | R | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 16(WRITE_FIRST)  | W | R | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 16(WRITE_FIRST)  | W | R | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 16(WRITE_FIRST)  | W | R | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 16(WRITE_FIRST)  | W | R | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 16(WRITE_FIRST)  | W | R | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 16(WRITE_FIRST)  | W | R | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 16(WRITE_FIRST)  | W | R | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 16(WRITE_FIRST)  | W | R | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 16(WRITE_FIRST)  | W | R | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 16(WRITE_FIRST)  | W | R | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 16(WRITE_FIRST)  | W | R | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 16(WRITE_FIRST)  | W | R | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 16(WRITE_FIRST)  | W | R | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 16(WRITE_FIRST)  | W | R | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 16(WRITE_FIRST)  | W | R | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w16_d1024_A:         | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w16_d1024_A:         | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w16_d1024_A:         | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_1_B_V_2_0_ram:       | ram_reg    | 8 K x 16(WRITE_FIRST)  | W | R | 8 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|Conv_1_B_V_2_0_ram:       | ram_reg    | 8 K x 16(WRITE_FIRST)  | W | R | 8 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|Conv_1_B_V_2_0_ram:       | ram_reg    | 8 K x 16(WRITE_FIRST)  | W | R | 8 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|Conv_A_V_3_2_ram:         | ram_reg    | 512 x 16(WRITE_FIRST)  | W | R | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_A_V_3_2_ram:         | ram_reg    | 512 x 16(WRITE_FIRST)  | W | R | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_A_V_3_2_ram:         | ram_reg    | 512 x 16(WRITE_FIRST)  | W | R | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_A_V_3_2_ram:         | ram_reg    | 512 x 16(WRITE_FIRST)  | W | R | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_A_V_3_2_ram:         | ram_reg    | 512 x 16(WRITE_FIRST)  | W | R | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_A_V_3_2_ram:         | ram_reg    | 512 x 16(WRITE_FIRST)  | W | R | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_A_V_3_2_ram:         | ram_reg    | 512 x 16(WRITE_FIRST)  | W | R | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_1_B_V_2_0_ram:       | ram_reg    | 8 K x 16(WRITE_FIRST)  | W | R | 8 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|Conv_1_B_V_2_0_ram:       | ram_reg    | 8 K x 16(WRITE_FIRST)  | W | R | 8 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|Conv_1_B_V_2_0_ram:       | ram_reg    | 8 K x 16(WRITE_FIRST)  | W | R | 8 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|Conv_1_A_V_2_2_ram:       | ram_reg    | 512 x 16(WRITE_FIRST)  | W | R | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_1_A_V_2_2_ram:       | ram_reg    | 512 x 16(WRITE_FIRST)  | W | R | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_1_A_V_2_2_ram:       | ram_reg    | 512 x 16(WRITE_FIRST)  | W | R | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_1_A_V_2_2_ram:       | ram_reg    | 512 x 16(WRITE_FIRST)  | W | R | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_1_A_V_2_2_ram:       | ram_reg    | 512 x 16(WRITE_FIRST)  | W | R | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_1_A_V_2_2_ram:       | ram_reg    | 512 x 16(WRITE_FIRST)  | W | R | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_1_A_V_2_2_ram:       | ram_reg    | 512 x 16(WRITE_FIRST)  | W | R | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_1_A_V_2_2_ram:       | ram_reg    | 512 x 16(WRITE_FIRST)  | W | R | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_1_A_V_2_2_ram:       | ram_reg    | 512 x 16(WRITE_FIRST)  | W | R | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w16_d1024_A:         | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w16_d1024_A:         | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w16_d1024_A:         | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w16_d1024_A:         | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w16_d1024_A:         | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|FC_144_128_s_A_V_Aem_ram: | ram_reg    | 16 x 16(READ_FIRST)    | W |   | 16 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_144_128_s_A_V_Aem_ram: | ram_reg    | 16 x 16(READ_FIRST)    | W |   | 16 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_144_128_s_A_V_Aem_ram: | ram_reg    | 16 x 16(READ_FIRST)    | W |   | 16 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_144_128_s_A_V_Aem_ram: | ram_reg    | 16 x 16(READ_FIRST)    | W |   | 16 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_144_128_s_A_V_Aem_ram: | ram_reg    | 16 x 16(READ_FIRST)    | W |   | 16 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_144_128_s_A_V_Aem_ram: | ram_reg    | 16 x 16(READ_FIRST)    | W |   | 16 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_144_128_s_A_V_Aem_ram: | ram_reg    | 16 x 16(READ_FIRST)    | W |   | 16 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_144_128_s_A_V_Aem_ram: | ram_reg    | 16 x 16(READ_FIRST)    | W |   | 16 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_128_8_s_B_V_5_0_ram:   | ram_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|FC_128_8_s_B_V_5_0_ram:   | ram_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|FC_128_8_s_B_V_5_0_ram:   | ram_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|FC_128_8_s_B_V_5_0_ram:   | ram_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|FC_128_8_s_B_V_5_0_ram:   | ram_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|FC_128_8_s_B_V_5_0_ram:   | ram_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|FC_128_8_s_B_V_5_0_ram:   | ram_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|FC_128_8_s_B_V_5_0_ram:   | ram_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|FC_144_128_s_A_V_Aem_ram: | ram_reg    | 16 x 16(READ_FIRST)    | W |   | 16 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_144_128_s_A_V_Aem_ram: | ram_reg    | 16 x 16(READ_FIRST)    | W |   | 16 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_144_128_s_A_V_Aem_ram: | ram_reg    | 16 x 16(READ_FIRST)    | W |   | 16 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_144_128_s_A_V_Aem_ram: | ram_reg    | 16 x 16(READ_FIRST)    | W |   | 16 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_144_128_s_A_V_Aem_ram: | ram_reg    | 16 x 16(READ_FIRST)    | W |   | 16 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_144_128_s_A_V_Aem_ram: | ram_reg    | 16 x 16(READ_FIRST)    | W |   | 16 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_144_128_s_A_V_Aem_ram: | ram_reg    | 16 x 16(READ_FIRST)    | W |   | 16 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_144_128_s_A_V_Aem_ram: | ram_reg    | 16 x 16(READ_FIRST)    | W |   | 16 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_144_128_s_A_V_Aem_ram: | ram_reg    | 16 x 16(READ_FIRST)    | W |   | 16 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_144_128_s_B_V_JfO_ram: | ram_reg    | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FC_144_128_s_B_V_JfO_ram: | ram_reg    | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FC_144_128_s_B_V_JfO_ram: | ram_reg    | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FC_144_128_s_B_V_JfO_ram: | ram_reg    | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FC_144_128_s_B_V_JfO_ram: | ram_reg    | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FC_144_128_s_B_V_JfO_ram: | ram_reg    | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FC_144_128_s_B_V_JfO_ram: | ram_reg    | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FC_144_128_s_B_V_JfO_ram: | ram_reg    | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FC_144_128_s_B_V_JfO_ram: | ram_reg    | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|Conv_2_B_V_1_0_ram:       | ram_reg    | 2 K x 16(WRITE_FIRST)  | W | R | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|Conv_2_B_V_1_0_ram:       | ram_reg    | 2 K x 16(WRITE_FIRST)  | W | R | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|Conv_2_B_V_1_0_ram:       | ram_reg    | 2 K x 16(WRITE_FIRST)  | W | R | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|Conv_2_A_V_1_2_ram:       | ram_reg    | 256 x 16(WRITE_FIRST)  | W | R | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_2_A_V_1_2_ram:       | ram_reg    | 256 x 16(WRITE_FIRST)  | W | R | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_2_A_V_1_2_ram:       | ram_reg    | 256 x 16(WRITE_FIRST)  | W | R | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_2_A_V_1_2_ram:       | ram_reg    | 256 x 16(WRITE_FIRST)  | W | R | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_2_A_V_1_2_ram:       | ram_reg    | 256 x 16(WRITE_FIRST)  | W | R | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+--------------+------------------------------------------------+----------------+----------------------+------------------+
|Module Name   | RTL Object                                     | Inference      | Size (Depth x Width) | Primitives       | 
+--------------+------------------------------------------------+----------------+----------------------+------------------+
|Conv_S__GB0   | A_V_4_249_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_245_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_241_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_237_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_233_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_229_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_225_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_221_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_217_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_213_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_209_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_205_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_201_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_197_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_193_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_189_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_185_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_181_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_177_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_173_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_169_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_165_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_161_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_157_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_153_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_149_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_145_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_141_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_137_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_133_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_129_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_125_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_121_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_117_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_113_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_109_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_105_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_101_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_97_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_93_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_89_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_85_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_81_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_77_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_73_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_69_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_65_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_61_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_57_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_53_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_49_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_45_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_41_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_37_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_33_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_29_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_25_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_21_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_17_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_13_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_9_U/Conv_S_A_V_4_4_ram_U/ram_reg         | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_5_U/Conv_S_A_V_4_4_ram_U/ram_reg         | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_1_U/Conv_S_A_V_4_4_ram_U/ram_reg         | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_248_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_244_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_240_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_236_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_232_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_228_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_224_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_220_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_216_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_212_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_208_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_204_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_200_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_196_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_192_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_188_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_184_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_180_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_176_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_172_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_168_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_164_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_160_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_156_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_152_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_148_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_144_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_140_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_136_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_132_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_128_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_124_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_120_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_116_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_112_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_108_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_104_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_100_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_96_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_92_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_88_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_84_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_80_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_76_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_72_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_68_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_64_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_60_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_56_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_52_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_48_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_44_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_40_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_36_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_32_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_28_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_24_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_20_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_16_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_12_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_8_U/Conv_S_A_V_4_4_ram_U/ram_reg         | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_4_U/Conv_S_A_V_4_4_ram_U/ram_reg         | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_0_U/Conv_S_A_V_4_4_ram_U/ram_reg         | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_250_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_246_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_242_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_238_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_234_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_230_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_226_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_222_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_218_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_214_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_210_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_206_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_202_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_198_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_194_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_190_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_186_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_182_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_178_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_174_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_170_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_166_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_162_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_158_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_154_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_150_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_146_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_142_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_138_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_134_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_130_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_126_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_122_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_118_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_114_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_110_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_106_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_102_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_98_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_94_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_90_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_86_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_82_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_78_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_74_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_70_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_66_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_62_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_58_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_54_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_50_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_46_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_42_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_38_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_34_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_30_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_26_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_22_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_18_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_14_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_10_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_6_U/Conv_S_A_V_4_4_ram_U/ram_reg         | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_2_U/Conv_S_A_V_4_4_ram_U/ram_reg         | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_252_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_255_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_251_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_247_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_243_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_239_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_235_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_231_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_227_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_223_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_219_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_215_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_211_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_207_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_203_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_199_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_195_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_191_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_187_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_183_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_179_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_175_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_171_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_167_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_163_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_159_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_155_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_151_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_147_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_143_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_139_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_135_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_131_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_127_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_123_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_119_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_115_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_111_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_107_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_103_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_99_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_95_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_91_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_87_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_83_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_79_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_75_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_71_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_67_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_63_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_59_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_55_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_51_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_47_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_43_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_39_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_35_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_31_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_27_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_23_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_19_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_15_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_11_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_7_U/Conv_S_A_V_4_4_ram_U/ram_reg         | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_3_U/Conv_S_A_V_4_4_ram_U/ram_reg         | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | bias_V_6_U/Conv_S_bias_V_6_ram_U/ram_reg       | User Attribute | 16 x 16              | RAM16X1S x 16    | 
|Conv_3_U0     | bias_V_U/Conv_3_bias_V_ram_U/ram_reg           | User Attribute | 32 x 16              | RAM32X1S x 16    | 
|Conv_U0       | bias_V_7_U/Conv_3_bias_V_ram_U/ram_reg         | User Attribute | 32 x 16              | RAM32X1S x 16    | 
|Conv_1_U0     | bias_V_8_U/Conv_1_bias_V_8_ram_U/ram_reg       | User Attribute | 64 x 16              | RAM64X1S x 16    | 
|FC_128_8_U0   | bias_V_11_U/FC_128_8_s_bias_VUhA_ram_U/ram_reg | User Attribute | 8 x 16               | RAM16X1S x 16    | 
|FC_144_128_U0 | bias_V_10_U/FC_144_128_s_biaszec_ram_U/ram_reg | User Attribute | 128 x 16             | RAM128X1S x 16   | 
|Conv_2_U0     | bias_V_9_U/Conv_S_bias_V_6_ram_U/ram_reg       | User Attribute | 16 x 16              | RAM16X1S x 16    | 
+--------------+------------------------------------------------+----------------+----------------------+------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+-----------------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                  | DSP Mapping            | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Conv_S__GB1                  | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_S__GB1                  | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_S__GB1                  | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_S__GB1                  | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ultra_mac_muladd_eOg_DSP48_1 | (PCIN+(A''*B2)')'      | 25     | 18     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|Conv_S__GB1                  | (A2*B'')'              | 19     | 16     | -      | -      | 35     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|Conv_S__GB1                  | (A2*B'')'              | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|Conv_S__GB1                  | (PCIN>>17)+(A2*B'')'   | 18     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_S__GB1                  | (PCIN+(A2*B'')')'      | 20     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_S__GB1                  | (PCIN>>17)+(A''*B'')'  | 20     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_S__GB1                  | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_S__GB1                  | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_S__GB1                  | (A2*B2)'               | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Conv_S__GB1                  | (PCIN>>17)+(A2*B2)'    | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Conv_S__GB1                  | (PCIN+(A''*B'')')'     | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Pool_16_63_3_0_s             | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Pool_16_63_3_0_s             | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Pool_16_63_3_0_s             | (A2*B2)'               | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Pool_16_63_3_0_s             | (PCIN>>17)+(A2*B2)'    | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Pool_16_63_3_0_s             | (PCIN+(A''*B'')')'     | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_3                       | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_3                       | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_3                       | (A2*B2)'               | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Conv_3                       | (PCIN>>17)+(A2*B2)'    | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Conv_3                       | (PCIN+(A''*B'')')'     | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_3                       | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_3                       | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_3                       | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_3                       | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_3                       | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_3                       | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_3                       | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_3                       | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_3                       | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_3                       | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_3                       | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_3                       | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_3                       | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_3                       | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_3                       | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_3                       | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_3                       | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_3                       | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_3                       | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_3                       | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_3                       | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_3                       | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_3                       | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_3                       | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_3                       | (PCIN+(A2*B'')')'      | 25     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_3                       | (A2*B'')'              | 19     | 16     | -      | -      | 35     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|Conv_3                       | (A2*B'')'              | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|Conv_3                       | (PCIN>>17)+(A2*B'')'   | 18     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_3                       | (PCIN+(A2*B'')')'      | 20     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_3                       | (PCIN>>17)+(A''*B'')'  | 20     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ultra_mac_muladd_yd2_DSP48_3 | (C'+(A''*(B:0x15)')')' | 10     | 10     | 6      | -      | 9      | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|Conv                         | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv                         | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv                         | (A2*B2)'               | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Conv                         | (PCIN>>17)+(A2*B2)'    | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Conv                         | (PCIN+(A''*B'')')'     | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv                         | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv                         | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv                         | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv                         | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv                         | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv                         | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv                         | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv                         | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv                         | (PCIN+(A''*B'')')'     | 25     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv                         | (A2*B'')'              | 19     | 16     | -      | -      | 35     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|Conv                         | (A2*B'')'              | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|Conv                         | (PCIN>>17)+(A2*B'')'   | 18     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|Conv                         | (PCIN+(A2*B'')')'      | 20     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|Conv                         | (PCIN>>17)+(A''*B'')'  | 20     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_1                       | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_1                       | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_1                       | (A2*B2)'               | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Conv_1                       | (PCIN>>17)+(A2*B2)'    | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Conv_1                       | (PCIN+(A''*B'')')'     | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_1                       | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_1                       | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_1                       | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_1                       | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_1                       | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_1                       | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_1                       | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_1                       | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ultra_mac_muladd_eOg_DSP48_1 | (PCIN+(A''*B2)')'      | 25     | 18     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|Conv_1                       | (A2*B'')'              | 19     | 16     | -      | -      | 35     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|Conv_1                       | (A2*B'')'              | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|Conv_1                       | (PCIN>>17)+(A2*B'')'   | 18     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_1                       | (PCIN+(A2*B'')')'      | 20     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_1                       | (PCIN>>17)+(A''*B'')'  | 20     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|AXI_DMA_MASTER               | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|AXI_DMA_MASTER               | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|AXI_DMA_MASTER               | (A2*B2)'               | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|AXI_DMA_MASTER               | (PCIN>>17)+(A2*B2)'    | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|AXI_DMA_MASTER               | (PCIN+(A''*B'')')'     | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|AXI_DMA_MASTER               | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|AXI_DMA_MASTER               | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|AXI_DMA_MASTER               | (A2*B2)'               | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|AXI_DMA_MASTER               | (PCIN>>17)+(A2*B2)'    | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|AXI_DMA_MASTER               | (PCIN+(A''*B'')')'     | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|FC_128_8_s                   | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|FC_128_8_s                   | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|FC_128_8_s                   | (A2*B2)'               | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|FC_128_8_s                   | (PCIN>>17)+(A2*B2)'    | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|FC_128_8_s                   | (PCIN+(A''*B'')')'     | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|FC_128_8_s                   | (C+(A2*B2)')'          | 25     | 18     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|FC_128_8_s                   | (A2*B'')'              | 19     | 16     | -      | -      | 35     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|FC_128_8_s                   | (A2*B'')'              | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|FC_128_8_s                   | (PCIN>>17)+(A2*B'')'   | 18     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|FC_128_8_s                   | (PCIN+(A2*B'')')'      | 20     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|FC_128_8_s                   | (PCIN>>17)+(A''*B'')'  | 20     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|FC_144_128_s                 | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|FC_144_128_s                 | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|FC_144_128_s                 | (A2*B2)'               | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|FC_144_128_s                 | (PCIN>>17)+(A2*B2)'    | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|FC_144_128_s                 | (PCIN+(A''*B'')')'     | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|FC_144_128_s                 | (C+(A2*B2)')'          | 25     | 18     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|FC_144_128_s                 | (A2*B'')'              | 19     | 16     | -      | -      | 35     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|FC_144_128_s                 | (A2*B'')'              | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|FC_144_128_s                 | (PCIN>>17)+(A2*B'')'   | 18     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|FC_144_128_s                 | (PCIN+(A2*B'')')'      | 20     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|FC_144_128_s                 | (PCIN>>17)+(A''*B'')'  | 20     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_2                       | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_2                       | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_2                       | (A2*B2)'               | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Conv_2                       | (PCIN>>17)+(A2*B2)'    | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Conv_2                       | (PCIN+(A''*B'')')'     | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_2                       | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_2                       | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_2                       | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_2                       | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_2                       | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_2                       | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_2                       | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_2                       | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_2                       | (PCIN+(A''*B'')')'     | 25     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_2                       | (A2*B'')'              | 19     | 16     | -      | -      | 35     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|Conv_2                       | (A2*B'')'              | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|Conv_2                       | (PCIN>>17)+(A2*B'')'   | 18     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_2                       | (PCIN+(A2*B'')')'      | 20     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_2                       | (PCIN>>17)+(A''*B'')'  | 20     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|AXI_DMA_SLAVE                | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|AXI_DMA_SLAVE                | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|AXI_DMA_SLAVE                | (A2*B2)'               | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|AXI_DMA_SLAVE                | (PCIN>>17)+(A2*B2)'    | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|AXI_DMA_SLAVE                | (PCIN+(A''*B'')')'     | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|AXI_DMA_SLAVE                | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|AXI_DMA_SLAVE                | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|AXI_DMA_SLAVE                | (A2*B2)'               | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|AXI_DMA_SLAVE                | (PCIN>>17)+(A2*B2)'    | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|AXI_DMA_SLAVE                | (PCIN+(A''*B'')')'     | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
+-----------------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/Conv_S_U0i_31_4/i_31_0/B_V_4_4_U/Conv_S_B_V_4_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Conv_S_U0i_31_4/i_31_1/B_V_4_3_U/Conv_S_B_V_4_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Conv_S_U0i_31_4/i_31_2/B_V_4_2_U/Conv_S_B_V_4_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Conv_S_U0i_31_4/i_31_3/B_V_4_1_U/Conv_S_B_V_4_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Conv_S_U0i_31_4/i_31_4/B_V_4_0_U/Conv_S_B_V_4_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_0/i_31_0/connect_2_V_V_U/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_0/Conv_3_U0/i_31_0/B_V_0_U/Conv_3_B_V_0_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_0/Conv_3_U0/i_31_0/B_V_0_U/Conv_3_B_V_0_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_0/Conv_3_U0/i_31_0/B_V_0_U/Conv_3_B_V_0_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_0/Conv_3_U0/i_31_0/B_V_0_U/Conv_3_B_V_0_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_0/Conv_3_U0/i_31_1/B_V_1171_U/Conv_3_B_V_0_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_0/Conv_3_U0/i_31_1/B_V_1171_U/Conv_3_B_V_0_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_0/Conv_3_U0/i_31_1/B_V_1171_U/Conv_3_B_V_0_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_0/Conv_3_U0/i_31_1/B_V_1171_U/Conv_3_B_V_0_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_0/Conv_3_U0/i_31_2/B_V_2172_U/Conv_3_B_V_0_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_0/Conv_3_U0/i_31_2/B_V_2172_U/Conv_3_B_V_0_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_0/Conv_3_U0/i_31_2/B_V_2172_U/Conv_3_B_V_0_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_0/Conv_3_U0/i_31_2/B_V_2172_U/Conv_3_B_V_0_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_0/Conv_3_U0/i_31_3/B_V_3173_U/Conv_3_B_V_0_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_0/Conv_3_U0/i_31_3/B_V_3173_U/Conv_3_B_V_0_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_0/Conv_3_U0/i_31_3/B_V_3173_U/Conv_3_B_V_0_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_0/Conv_3_U0/i_31_3/B_V_3173_U/Conv_3_B_V_0_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_0/Conv_3_U0/i_31_4/B_V_4174_U/Conv_3_B_V_0_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_0/Conv_3_U0/i_31_4/B_V_4174_U/Conv_3_B_V_0_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_0/Conv_3_U0/i_31_4/B_V_4174_U/Conv_3_B_V_0_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_0/Conv_3_U0/i_31_4/B_V_4174_U/Conv_3_B_V_0_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_0/Conv_3_U0/i_31_5/A_V_4167_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_0/Conv_3_U0/i_31_5/A_V_4167_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_0/Conv_3_U0/i_31_7/A_V_6169_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_0/Conv_3_U0/i_31_7/A_V_6169_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_0/Conv_3_U0/i_31_8/A_V_8_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_0/Conv_3_U0/i_31_8/A_V_8_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_0/Conv_3_U0/i_31_9/A_V_10_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_0/Conv_3_U0/i_31_9/A_V_10_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_0/Conv_3_U0/i_31_10/A_V_12_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_0/Conv_3_U0/i_31_10/A_V_12_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_0/Conv_3_U0/i_31_11/A_V_14_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_0/Conv_3_U0/i_31_11/A_V_14_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_0/Conv_3_U0/i_31_12/A_V_16_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_0/Conv_3_U0/i_31_12/A_V_16_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_0/Conv_3_U0/i_31_13/A_V_18_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_0/Conv_3_U0/i_31_13/A_V_18_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_0/Conv_3_U0/i_31_14/A_V_20_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_0/Conv_3_U0/i_31_14/A_V_20_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_0/Conv_3_U0/i_31_15/A_V_1164_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_0/Conv_3_U0/i_31_15/A_V_1164_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_0/Conv_3_U0/i_31_17/A_V_3166_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_0/Conv_3_U0/i_31_17/A_V_3166_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_0/Conv_3_U0/i_31_19/A_V_5168_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_0/Conv_3_U0/i_31_19/A_V_5168_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_0/Conv_3_U0/i_31_20/A_V_7170_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_0/Conv_3_U0/i_31_20/A_V_7170_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_0/Conv_3_U0/i_31_21/A_V_9_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_0/Conv_3_U0/i_31_21/A_V_9_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_0/Conv_3_U0/i_31_22/A_V_11_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_0/Conv_3_U0/i_31_22/A_V_11_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_0/Conv_3_U0/i_31_23/A_V_13_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_0/Conv_3_U0/i_31_23/A_V_13_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_0/Conv_3_U0/i_31_24/A_V_15_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_0/Conv_3_U0/i_31_24/A_V_15_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_0/Conv_3_U0/i_31_25/A_V_17_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_0/Conv_3_U0/i_31_25/A_V_17_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_0/Conv_3_U0/i_31_26/A_V_19_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_0/Conv_3_U0/i_31_26/A_V_19_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_0/Conv_3_U0/i_31_27/A_V_2165_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_0/Conv_3_U0/i_31_27/A_V_2165_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_0/Conv_3_U0/i_31_28/A_V_0_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_0/Conv_3_U0/i_31_28/A_V_0_U/Conv_3_A_V_4167_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_0/i_31_128/connect_1_V_V_U/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_0/i_31_136/connect_0_V_V_U/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/i_31_0/connect_5_V_V_U/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_U0/i_31_0/B_V_3_0_U/Conv_1_B_V_2_0_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_U0/i_31_0/B_V_3_0_U/Conv_1_B_V_2_0_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_U0/i_31_0/B_V_3_0_U/Conv_1_B_V_2_0_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_U0/i_31_0/B_V_3_0_U/Conv_1_B_V_2_0_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_U0/i_31_0/B_V_3_0_U/Conv_1_B_V_2_0_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_U0/i_31_0/B_V_3_0_U/Conv_1_B_V_2_0_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_U0/i_31_0/B_V_3_0_U/Conv_1_B_V_2_0_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_U0/i_31_0/B_V_3_0_U/Conv_1_B_V_2_0_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_U0/i_31_1/B_V_3_1_U/Conv_1_B_V_2_0_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_U0/i_31_1/B_V_3_1_U/Conv_1_B_V_2_0_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_U0/i_31_1/B_V_3_1_U/Conv_1_B_V_2_0_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_U0/i_31_1/B_V_3_1_U/Conv_1_B_V_2_0_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_U0/i_31_1/B_V_3_1_U/Conv_1_B_V_2_0_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_U0/i_31_1/B_V_3_1_U/Conv_1_B_V_2_0_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_U0/i_31_1/B_V_3_1_U/Conv_1_B_V_2_0_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_U0/i_31_1/B_V_3_1_U/Conv_1_B_V_2_0_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_U0/i_31_2/B_V_3_2_U/Conv_1_B_V_2_0_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_U0/i_31_2/B_V_3_2_U/Conv_1_B_V_2_0_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_U0/i_31_2/B_V_3_2_U/Conv_1_B_V_2_0_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_U0/i_31_2/B_V_3_2_U/Conv_1_B_V_2_0_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_U0/i_31_2/B_V_3_2_U/Conv_1_B_V_2_0_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_U0/i_31_2/B_V_3_2_U/Conv_1_B_V_2_0_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_U0/i_31_2/B_V_3_2_U/Conv_1_B_V_2_0_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_U0/i_31_2/B_V_3_2_U/Conv_1_B_V_2_0_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_U0/i_31_3/A_V_3_2_U/Conv_A_V_3_2_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_U0/i_31_4/A_V_3_3_U/Conv_A_V_3_2_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_U0/i_31_5/A_V_3_4_U/Conv_A_V_3_2_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_U0/i_31_6/A_V_3_5_U/Conv_A_V_3_2_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_31_1/Conv_U0/i_31_7/A_V_3_6_U/Conv_A_V_3_2_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-4480' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |Conv_S__GB0   |           1|     37205|
|2     |Conv_S__GB1   |           1|     15154|
|3     |ultra__GCB0   |           1|     21593|
|4     |ultra__GCB1   |           1|     15269|
|5     |ultra__GCB2   |           1|     13147|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:00 ; elapsed = 00:04:37 . Memory (MB): peak = 1308.113 ; gain = 925.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Conv_S_U0i_31_4/ap_done_reg_reg)
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:05:19 ; elapsed = 00:06:57 . Memory (MB): peak = 1468.273 ; gain = 1085.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name               | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Conv_3_B_V_0_ram:         | ram_reg    | 4 K x 16(WRITE_FIRST)  | W | R | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|Conv_3_B_V_0_ram:         | ram_reg    | 4 K x 16(WRITE_FIRST)  | W | R | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|Conv_3_B_V_0_ram:         | ram_reg    | 4 K x 16(WRITE_FIRST)  | W | R | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|Conv_3_B_V_0_ram:         | ram_reg    | 4 K x 16(WRITE_FIRST)  | W | R | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|Conv_3_B_V_0_ram:         | ram_reg    | 4 K x 16(WRITE_FIRST)  | W | R | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 16(WRITE_FIRST)  | W | R | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 16(WRITE_FIRST)  | W | R | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 16(WRITE_FIRST)  | W | R | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 16(WRITE_FIRST)  | W | R | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 16(WRITE_FIRST)  | W | R | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 16(WRITE_FIRST)  | W | R | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 16(WRITE_FIRST)  | W | R | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 16(WRITE_FIRST)  | W | R | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 16(WRITE_FIRST)  | W | R | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 16(WRITE_FIRST)  | W | R | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 16(WRITE_FIRST)  | W | R | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 16(WRITE_FIRST)  | W | R | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 16(WRITE_FIRST)  | W | R | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 16(WRITE_FIRST)  | W | R | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 16(WRITE_FIRST)  | W | R | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 16(WRITE_FIRST)  | W | R | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 16(WRITE_FIRST)  | W | R | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 16(WRITE_FIRST)  | W | R | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 16(WRITE_FIRST)  | W | R | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 16(WRITE_FIRST)  | W | R | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_3_A_V_4167_ram:      | ram_reg    | 512 x 16(WRITE_FIRST)  | W | R | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w16_d1024_A:         | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_1_B_V_2_0_ram:       | ram_reg    | 8 K x 16(WRITE_FIRST)  | W | R | 8 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|Conv_1_B_V_2_0_ram:       | ram_reg    | 8 K x 16(WRITE_FIRST)  | W | R | 8 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|Conv_1_B_V_2_0_ram:       | ram_reg    | 8 K x 16(WRITE_FIRST)  | W | R | 8 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|Conv_A_V_3_2_ram:         | ram_reg    | 512 x 16(WRITE_FIRST)  | W | R | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_A_V_3_2_ram:         | ram_reg    | 512 x 16(WRITE_FIRST)  | W | R | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_A_V_3_2_ram:         | ram_reg    | 512 x 16(WRITE_FIRST)  | W | R | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_A_V_3_2_ram:         | ram_reg    | 512 x 16(WRITE_FIRST)  | W | R | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_A_V_3_2_ram:         | ram_reg    | 512 x 16(WRITE_FIRST)  | W | R | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_A_V_3_2_ram:         | ram_reg    | 512 x 16(WRITE_FIRST)  | W | R | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_A_V_3_2_ram:         | ram_reg    | 512 x 16(WRITE_FIRST)  | W | R | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_1_B_V_2_0_ram:       | ram_reg    | 8 K x 16(WRITE_FIRST)  | W | R | 8 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|Conv_1_B_V_2_0_ram:       | ram_reg    | 8 K x 16(WRITE_FIRST)  | W | R | 8 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|Conv_1_B_V_2_0_ram:       | ram_reg    | 8 K x 16(WRITE_FIRST)  | W | R | 8 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|Conv_1_A_V_2_2_ram:       | ram_reg    | 512 x 16(WRITE_FIRST)  | W | R | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_1_A_V_2_2_ram:       | ram_reg    | 512 x 16(WRITE_FIRST)  | W | R | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_1_A_V_2_2_ram:       | ram_reg    | 512 x 16(WRITE_FIRST)  | W | R | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_1_A_V_2_2_ram:       | ram_reg    | 512 x 16(WRITE_FIRST)  | W | R | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_1_A_V_2_2_ram:       | ram_reg    | 512 x 16(WRITE_FIRST)  | W | R | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_1_A_V_2_2_ram:       | ram_reg    | 512 x 16(WRITE_FIRST)  | W | R | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_1_A_V_2_2_ram:       | ram_reg    | 512 x 16(WRITE_FIRST)  | W | R | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_1_A_V_2_2_ram:       | ram_reg    | 512 x 16(WRITE_FIRST)  | W | R | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_1_A_V_2_2_ram:       | ram_reg    | 512 x 16(WRITE_FIRST)  | W | R | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w16_d1024_A:         | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w16_d1024_A:         | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w16_d1024_A:         | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w16_d1024_A:         | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w16_d1024_A:         | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|FC_144_128_s_A_V_Aem_ram: | ram_reg    | 16 x 16(READ_FIRST)    | W |   | 16 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_144_128_s_A_V_Aem_ram: | ram_reg    | 16 x 16(READ_FIRST)    | W |   | 16 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_144_128_s_A_V_Aem_ram: | ram_reg    | 16 x 16(READ_FIRST)    | W |   | 16 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_144_128_s_A_V_Aem_ram: | ram_reg    | 16 x 16(READ_FIRST)    | W |   | 16 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_144_128_s_A_V_Aem_ram: | ram_reg    | 16 x 16(READ_FIRST)    | W |   | 16 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_144_128_s_A_V_Aem_ram: | ram_reg    | 16 x 16(READ_FIRST)    | W |   | 16 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_144_128_s_A_V_Aem_ram: | ram_reg    | 16 x 16(READ_FIRST)    | W |   | 16 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_144_128_s_A_V_Aem_ram: | ram_reg    | 16 x 16(READ_FIRST)    | W |   | 16 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_128_8_s_B_V_5_0_ram:   | ram_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|FC_128_8_s_B_V_5_0_ram:   | ram_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|FC_128_8_s_B_V_5_0_ram:   | ram_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|FC_128_8_s_B_V_5_0_ram:   | ram_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|FC_128_8_s_B_V_5_0_ram:   | ram_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|FC_128_8_s_B_V_5_0_ram:   | ram_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|FC_128_8_s_B_V_5_0_ram:   | ram_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|FC_128_8_s_B_V_5_0_ram:   | ram_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|FC_144_128_s_A_V_Aem_ram: | ram_reg    | 16 x 16(READ_FIRST)    | W |   | 16 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_144_128_s_A_V_Aem_ram: | ram_reg    | 16 x 16(READ_FIRST)    | W |   | 16 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_144_128_s_A_V_Aem_ram: | ram_reg    | 16 x 16(READ_FIRST)    | W |   | 16 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_144_128_s_A_V_Aem_ram: | ram_reg    | 16 x 16(READ_FIRST)    | W |   | 16 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_144_128_s_A_V_Aem_ram: | ram_reg    | 16 x 16(READ_FIRST)    | W |   | 16 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_144_128_s_A_V_Aem_ram: | ram_reg    | 16 x 16(READ_FIRST)    | W |   | 16 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_144_128_s_A_V_Aem_ram: | ram_reg    | 16 x 16(READ_FIRST)    | W |   | 16 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_144_128_s_A_V_Aem_ram: | ram_reg    | 16 x 16(READ_FIRST)    | W |   | 16 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_144_128_s_A_V_Aem_ram: | ram_reg    | 16 x 16(READ_FIRST)    | W |   | 16 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_144_128_s_B_V_JfO_ram: | ram_reg    | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FC_144_128_s_B_V_JfO_ram: | ram_reg    | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FC_144_128_s_B_V_JfO_ram: | ram_reg    | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FC_144_128_s_B_V_JfO_ram: | ram_reg    | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FC_144_128_s_B_V_JfO_ram: | ram_reg    | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FC_144_128_s_B_V_JfO_ram: | ram_reg    | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FC_144_128_s_B_V_JfO_ram: | ram_reg    | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FC_144_128_s_B_V_JfO_ram: | ram_reg    | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FC_144_128_s_B_V_JfO_ram: | ram_reg    | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|Conv_2_B_V_1_0_ram:       | ram_reg    | 2 K x 16(WRITE_FIRST)  | W | R | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|Conv_2_B_V_1_0_ram:       | ram_reg    | 2 K x 16(WRITE_FIRST)  | W | R | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|Conv_2_B_V_1_0_ram:       | ram_reg    | 2 K x 16(WRITE_FIRST)  | W | R | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|Conv_2_A_V_1_2_ram:       | ram_reg    | 256 x 16(WRITE_FIRST)  | W | R | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_2_A_V_1_2_ram:       | ram_reg    | 256 x 16(WRITE_FIRST)  | W | R | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_2_A_V_1_2_ram:       | ram_reg    | 256 x 16(WRITE_FIRST)  | W | R | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_2_A_V_1_2_ram:       | ram_reg    | 256 x 16(WRITE_FIRST)  | W | R | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_2_A_V_1_2_ram:       | ram_reg    | 256 x 16(WRITE_FIRST)  | W | R | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w16_d1024_A:         | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w16_d1024_A:         | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w16_d1024_A:         | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_S_B_V_4_0_ram:       | ram_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_S_B_V_4_0_ram:       | ram_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_S_B_V_4_0_ram:       | ram_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_S_B_V_4_0_ram:       | ram_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv_S_B_V_4_0_ram:       | ram_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Pool_16_63_3_0_s_g8j_ram: | ram_reg    | 4 K x 16(READ_FIRST)   | W |   | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|Pool_16_63_3_0_s_g8j_ram: | ram_reg    | 4 K x 16(READ_FIRST)   | W |   | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|Pool_16_63_3_0_s_g8j_ram: | ram_reg    | 4 K x 16(READ_FIRST)   | W |   | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|Pool_16_63_3_0_s_g8j_ram: | ram_reg    | 4 K x 16(READ_FIRST)   | W |   | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|Pool_16_63_3_0_s_g8j_ram: | ram_reg    | 4 K x 16(READ_FIRST)   | W |   | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|Pool_16_63_3_0_s_g8j_ram: | ram_reg    | 4 K x 16(READ_FIRST)   | W |   | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|Pool_16_63_3_0_s_g8j_ram: | ram_reg    | 4 K x 16(READ_FIRST)   | W |   | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|Pool_16_63_3_0_s_g8j_ram: | ram_reg    | 4 K x 16(READ_FIRST)   | W |   | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|Pool_16_63_3_0_s_g8j_ram: | ram_reg    | 4 K x 16(READ_FIRST)   | W |   | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|Pool_16_63_3_0_s_g8j_ram: | ram_reg    | 4 K x 16(READ_FIRST)   | W |   | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|Pool_16_63_3_0_s_g8j_ram: | ram_reg    | 4 K x 16(READ_FIRST)   | W |   | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|Pool_16_63_3_0_s_g8j_ram: | ram_reg    | 4 K x 16(READ_FIRST)   | W |   | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|Pool_16_63_3_0_s_g8j_ram: | ram_reg    | 4 K x 16(READ_FIRST)   | W |   | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|Pool_16_63_3_0_s_g8j_ram: | ram_reg    | 4 K x 16(READ_FIRST)   | W |   | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|Pool_16_63_3_0_s_g8j_ram: | ram_reg    | 4 K x 16(READ_FIRST)   | W |   | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|Pool_16_63_3_0_s_g8j_ram: | ram_reg    | 4 K x 16(READ_FIRST)   | W |   | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+--------------+------------------------------------------------+----------------+----------------------+------------------+
|Module Name   | RTL Object                                     | Inference      | Size (Depth x Width) | Primitives       | 
+--------------+------------------------------------------------+----------------+----------------------+------------------+
|Conv_3_U0     | bias_V_U/Conv_3_bias_V_ram_U/ram_reg           | User Attribute | 32 x 16              | RAM32X1S x 16    | 
|Conv_U0       | bias_V_7_U/Conv_3_bias_V_ram_U/ram_reg         | User Attribute | 32 x 16              | RAM32X1S x 16    | 
|Conv_1_U0     | bias_V_8_U/Conv_1_bias_V_8_ram_U/ram_reg       | User Attribute | 64 x 16              | RAM64X1S x 16    | 
|FC_128_8_U0   | bias_V_11_U/FC_128_8_s_bias_VUhA_ram_U/ram_reg | User Attribute | 8 x 16               | RAM16X1S x 16    | 
|FC_144_128_U0 | bias_V_10_U/FC_144_128_s_biaszec_ram_U/ram_reg | User Attribute | 128 x 16             | RAM128X1S x 16   | 
|Conv_2_U0     | bias_V_9_U/Conv_S_bias_V_6_ram_U/ram_reg       | User Attribute | 16 x 16              | RAM16X1S x 16    | 
|Conv_S__GB0   | A_V_4_249_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_245_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_241_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_237_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_233_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_229_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_225_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_221_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_217_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_213_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_209_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_205_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_201_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_197_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_193_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_189_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_185_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_181_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_177_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_173_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_169_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_165_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_161_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_157_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_153_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_149_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_145_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_141_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_137_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_133_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_129_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_125_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_121_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_117_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_113_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_109_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_105_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_101_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_97_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_93_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_89_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_85_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_81_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_77_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_73_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_69_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_65_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_61_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_57_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_53_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_49_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_45_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_41_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_37_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_33_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_29_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_25_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_21_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_17_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_13_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_9_U/Conv_S_A_V_4_4_ram_U/ram_reg         | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_5_U/Conv_S_A_V_4_4_ram_U/ram_reg         | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_1_U/Conv_S_A_V_4_4_ram_U/ram_reg         | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_248_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_244_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_240_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_236_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_232_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_228_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_224_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_220_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_216_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_212_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_208_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_204_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_200_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_196_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_192_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_188_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_184_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_180_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_176_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_172_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_168_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_164_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_160_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_156_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_152_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_148_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_144_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_140_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_136_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_132_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_128_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_124_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_120_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_116_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_112_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_108_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_104_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_100_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_96_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_92_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_88_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_84_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_80_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_76_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_72_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_68_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_64_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_60_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_56_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_52_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_48_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_44_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_40_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_36_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_32_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_28_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_24_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_20_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_16_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_12_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_8_U/Conv_S_A_V_4_4_ram_U/ram_reg         | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_4_U/Conv_S_A_V_4_4_ram_U/ram_reg         | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_0_U/Conv_S_A_V_4_4_ram_U/ram_reg         | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_250_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_246_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_242_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_238_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_234_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_230_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_226_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_222_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_218_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_214_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_210_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_206_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_202_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_198_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_194_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_190_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_186_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_182_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_178_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_174_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_170_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_166_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_162_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_158_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_154_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_150_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_146_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_142_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_138_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_134_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_130_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_126_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_122_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_118_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_114_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_110_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_106_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_102_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_98_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_94_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_90_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_86_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_82_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_78_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_74_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_70_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_66_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_62_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_58_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_54_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_50_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_46_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_42_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_38_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_34_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_30_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_26_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_22_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_18_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_14_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_10_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_6_U/Conv_S_A_V_4_4_ram_U/ram_reg         | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_2_U/Conv_S_A_V_4_4_ram_U/ram_reg         | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB0   | A_V_4_252_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_255_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_251_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_247_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_243_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_239_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_235_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_231_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_227_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_223_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_219_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_215_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_211_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_207_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_203_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_199_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_195_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_191_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_187_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_183_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_179_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_175_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_171_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_167_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_163_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_159_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_155_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_151_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_147_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_143_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_139_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_135_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_131_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_127_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_123_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_119_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_115_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_111_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_107_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_103_U/Conv_S_A_V_4_4_ram_U/ram_reg       | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_99_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_95_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_91_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_87_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_83_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_79_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_75_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_71_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_67_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_63_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_59_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_55_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_51_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_47_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_43_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_39_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_35_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_31_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_27_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_23_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_19_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_15_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_11_U/Conv_S_A_V_4_4_ram_U/ram_reg        | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_7_U/Conv_S_A_V_4_4_ram_U/ram_reg         | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | A_V_4_3_U/Conv_S_A_V_4_4_ram_U/ram_reg         | User Attribute | 256 x 16             | RAM256X1S x 16   | 
|Conv_S__GB1   | bias_V_6_U/Conv_S_bias_V_6_ram_U/ram_reg       | User Attribute | 16 x 16              | RAM16X1S x 16    | 
+--------------+------------------------------------------------+----------------+----------------------+------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |ultra__GCB1   |           1|     15269|
|2     |ultra__GCB2   |           1|     13147|
|3     |Conv_3        |           1|     18726|
|4     |ultra_GT0     |           1|     22333|
|5     |ultra_GT1     |           1|     32825|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Common 17-14] Message 'Synth 8-4480' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:06:08 ; elapsed = 00:08:26 . Memory (MB): peak = 1468.273 ; gain = 1085.934
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |ultra__GCB1   |           1|      8573|
|2     |ultra__GCB2   |           1|      8662|
|3     |Conv_3        |           1|      8598|
|4     |ultra_GT0     |           1|      2246|
|5     |ultra_GT1     |           1|     21985|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net n_31_16827 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net \Pool_16_63_3_0_U0/A_V_7_0_ce1  is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net AXI_DMA_SLAVE_U0_stream_out_V_V_din[15] is driving 73 big block pins (URAM, BRAM and DSP loads). Created 9 replicas of its driver. 
INFO: [Synth 8-6064] Net \FC_144_128_U0/B_V_6_0_ce1  is driving 36 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net connect_8_V_V_dout[15] is driving 72 big block pins (URAM, BRAM and DSP loads). Created 8 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:06:29 ; elapsed = 00:08:46 . Memory (MB): peak = 1468.273 ; gain = 1085.934
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:06:30 ; elapsed = 00:08:47 . Memory (MB): peak = 1468.273 ; gain = 1085.934
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:06:40 ; elapsed = 00:08:57 . Memory (MB): peak = 1468.273 ; gain = 1085.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:06:40 ; elapsed = 00:08:58 . Memory (MB): peak = 1468.273 ; gain = 1085.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:06:42 ; elapsed = 00:09:00 . Memory (MB): peak = 1468.273 ; gain = 1085.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:06:42 ; elapsed = 00:09:00 . Memory (MB): peak = 1468.273 ; gain = 1085.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-----------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                                          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-----------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|ultra       | Conv_3_U0/ultra_mul_36ns_34dEe_U42/ultra_mul_36ns_34dEe_MulnS_1_U/buff3_reg[16]                                                   | 3      | 17    | NO           | NO                 | NO                | 17     | 0       | 
|ultra       | Conv_3_U0/kb_t_mid2_reg_6744_pp3_iter4_reg_reg[2]                                                                                 | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|ultra       | Conv_3_U0/k_mid2_reg_4885_pp1_iter4_reg_reg[4]                                                                                    | 3      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|ultra       | Conv_U0/ifzero_reg_2763_pp2_iter5_reg_reg[0]                                                                                      | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ultra       | Conv_U0/ifzero_reg_2763_pp2_iter11_reg_reg[0]                                                                                     | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ultra       | Conv_U0/tmp_246_reg_3073_pp2_iter12_reg_reg[0]                                                                                    | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ultra       | Conv_U0/ultra_mul_36ns_34dEe_U98/ultra_mul_36ns_34dEe_MulnS_1_U/buff3_reg[16]                                                     | 3      | 17    | NO           | NO                 | NO                | 17     | 0       | 
|ultra       | Conv_U0/tmp_227_reg_2576_pp2_iter4_reg_reg[0]                                                                                     | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ultra       | Conv_U0/tmp_88_mid2_reg_2604_pp2_iter5_reg_reg[4]                                                                                 | 4      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|ultra       | Conv_U0/kb_t_mid2_reg_3149_pp3_iter4_reg_reg[1]                                                                                   | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|ultra       | Conv_1_U0/ifzero_reg_2992_pp2_iter5_reg_reg[0]                                                                                    | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ultra       | Conv_1_U0/ifzero_reg_2992_pp2_iter11_reg_reg[0]                                                                                   | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ultra       | Conv_1_U0/tmp_210_reg_3302_pp2_iter12_reg_reg[0]                                                                                  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ultra       | Conv_1_U0/ultra_mul_36ns_34dEe_U79/ultra_mul_36ns_34dEe_MulnS_1_U/buff3_reg[16]                                                   | 3      | 17    | NO           | NO                 | NO                | 17     | 0       | 
|ultra       | Conv_1_U0/tmp_190_reg_2764_pp2_iter4_reg_reg[0]                                                                                   | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ultra       | Conv_1_U0/tmp_111_mid2_reg_2792_pp2_iter5_reg_reg[5]                                                                              | 4      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|ultra       | Conv_1_U0/kb_t_mid2_reg_3378_pp3_iter4_reg_reg[1]                                                                                 | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|ultra       | FC_128_8_U0/ifzero_reg_1534_pp2_iter4_reg_reg[0]                                                                                  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ultra       | FC_128_8_U0/ifzero_reg_1534_pp2_iter10_reg_reg[0]                                                                                 | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ultra       | FC_128_8_U0/ifzero_reg_1534_pp2_iter16_reg_reg[0]                                                                                 | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ultra       | FC_128_8_U0/exitcond5_reg_1425_pp2_iter4_reg_reg[0]                                                                               | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ultra       | FC_128_8_U0/tmp_61_reg_1684_pp2_iter17_reg_reg[0]                                                                                 | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ultra       | FC_128_8_U0/ultra_mul_36ns_34dEe_U150/ultra_mul_36ns_34dEe_MulnS_1_U/buff3_reg[16]                                                | 3      | 17    | NO           | NO                 | NO                | 17     | 0       | 
|ultra       | FC_128_8_U0/exitcond_flatten8_reg_1416_pp2_iter4_reg_reg[0]                                                                       | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ultra       | FC_144_128_U0/ifzero_reg_1604_pp2_iter4_reg_reg[0]                                                                                | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ultra       | FC_144_128_U0/ifzero_reg_1604_pp2_iter10_reg_reg[0]                                                                               | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ultra       | FC_144_128_U0/ifzero_reg_1604_pp2_iter16_reg_reg[0]                                                                               | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ultra       | FC_144_128_U0/exitcond3_reg_1485_pp2_iter4_reg_reg[0]                                                                             | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ultra       | FC_144_128_U0/tmp_46_reg_1764_pp2_iter17_reg_reg[0]                                                                               | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ultra       | FC_144_128_U0/ultra_mul_36ns_34dEe_U135/ultra_mul_36ns_34dEe_MulnS_1_U/buff3_reg[16]                                              | 3      | 17    | NO           | NO                 | NO                | 17     | 0       | 
|ultra       | FC_144_128_U0/exitcond_flatten8_reg_1476_pp2_iter4_reg_reg[0]                                                                     | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ultra       | Conv_2_U0/ifzero_reg_2553_pp2_iter5_reg_reg[0]                                                                                    | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ultra       | Conv_2_U0/ifzero_reg_2553_pp2_iter11_reg_reg[0]                                                                                   | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ultra       | Conv_2_U0/tmp_168_reg_2863_pp2_iter12_reg_reg[0]                                                                                  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ultra       | Conv_2_U0/ultra_mul_36ns_34dEe_U115/ultra_mul_36ns_34dEe_MulnS_1_U/buff3_reg[16]                                                  | 3      | 17    | NO           | NO                 | NO                | 17     | 0       | 
|ultra       | Conv_2_U0/tmp_151_reg_2400_pp2_iter4_reg_reg[0]                                                                                   | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ultra       | Conv_2_U0/tmp_134_mid2_reg_2428_pp2_iter5_reg_reg[3]                                                                              | 4      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|ultra       | Conv_2_U0/kb_t_mid2_reg_2940_pp3_iter4_reg_reg[1]                                                                                 | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|ultra       | Conv_S_U0/ifzero_reg_9808_pp2_iter11_reg_reg[0]                                                                                   | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ultra       | Conv_S_U0/tmp_81_reg_9778_pp2_iter11_reg_reg[0]                                                                                   | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ultra       | Conv_S_U0/tmp_84_reg_12233_pp2_iter24_reg_reg[0]                                                                                  | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ultra       | Conv_S_U0/ifzero_reg_9808_pp2_iter17_reg_reg[0]                                                                                   | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ultra       | Conv_S_U0/ifzero_reg_9808_pp2_iter23_reg_reg[0]                                                                                   | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ultra       | Pool_16_63_3_0_U0/ultra_urem_4ns_3nxdS_U33/ultra_urem_4ns_3nxdS_div_U/ultra_urem_4ns_3nxdS_div_u_0/loop[0].remd_tmp_reg[1][0]     | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|ultra       | Pool_16_63_3_0_U0/exitcond_reg_1785_pp2_iter6_reg_reg[0]                                                                          | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ultra       | Pool_16_63_3_0_U0/ultra_urem_4ns_3nxdS_U33/ultra_urem_4ns_3nxdS_div_U/ultra_urem_4ns_3nxdS_div_u_0/loop[2].dividend_tmp_reg[3][3] | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ultra       | Conv_S_U0/tmp_63_mid2_reg_9789_pp2_iter10_reg_reg[3]                                                                              | 7      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|ultra       | Conv_S_U0/ultra_mul_36ns_34dEe_U13/ultra_mul_36ns_34dEe_MulnS_1_U/buff3_reg[16]                                                   | 3      | 17    | NO           | NO                 | NO                | 17     | 0       | 
|ultra       | Pool_16_63_3_0_U0/tmp_16_reg_1789_pp2_iter6_reg_reg[2]                                                                            | 5      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|ultra       | Pool_16_63_3_0_U0/ultra_urem_4ns_3nxdS_U33/ultra_urem_4ns_3nxdS_div_U/ultra_urem_4ns_3nxdS_div_u_0/loop[1].dividend_tmp_reg[2][3] | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ultra       | Conv_U0/ap_CS_fsm_reg[14]                                                                                                         | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|ultra       | Conv_1_U0/ap_CS_fsm_reg[14]                                                                                                       | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|ultra       | FC_128_8_U0/ap_CS_fsm_reg[14]                                                                                                     | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|ultra       | FC_144_128_U0/ap_CS_fsm_reg[14]                                                                                                   | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|ultra       | Conv_2_U0/ap_CS_fsm_reg[14]                                                                                                       | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|ultra       | Pool_16_63_3_0_U0/ap_enable_reg_pp2_iter9_reg                                                                                     | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|ultra       | Conv_S_U0/ap_CS_fsm_reg[14]                                                                                                       | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|ultra       | Conv_U0/ap_enable_reg_pp2_iter13_reg                                                                                              | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|ultra       | Conv_1_U0/ap_enable_reg_pp2_iter13_reg                                                                                            | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|ultra       | FC_128_8_U0/ap_enable_reg_pp2_iter19_reg                                                                                          | 13     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|ultra       | FC_144_128_U0/ap_enable_reg_pp2_iter19_reg                                                                                        | 13     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|ultra       | Conv_2_U0/ap_enable_reg_pp2_iter13_reg                                                                                            | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|ultra       | Conv_S_U0/ap_enable_reg_pp2_iter26_reg                                                                                            | 13     | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+-----------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |CARRY4      |  1236|
|2     |DSP48E1     |    36|
|3     |DSP48E1_1   |    52|
|4     |DSP48E1_10  |    12|
|5     |DSP48E1_11  |    12|
|6     |DSP48E1_12  |     7|
|7     |DSP48E1_13  |     7|
|8     |DSP48E1_14  |    14|
|9     |DSP48E1_4   |     7|
|10    |DSP48E1_6   |     1|
|11    |DSP48E1_7   |     4|
|12    |DSP48E1_8   |     1|
|13    |DSP48E1_9   |     2|
|14    |LUT1        |  1059|
|15    |LUT2        |  2075|
|16    |LUT3        |  2603|
|17    |LUT4        |  3069|
|18    |LUT5        |  3383|
|19    |LUT6        |  9756|
|20    |MUXF7       |   208|
|21    |MUXF8       |    16|
|22    |RAM128X1S   |    16|
|23    |RAM16X1S    |    48|
|24    |RAM256X1S   |  4064|
|25    |RAM32X1S    |    32|
|26    |RAM64X1S    |    16|
|27    |RAMB18E1    |     1|
|28    |RAMB18E1_1  |     9|
|29    |RAMB18E1_2  |    21|
|30    |RAMB18E1_3  |    21|
|31    |RAMB18E1_4  |    29|
|32    |RAMB36E1_1  |    10|
|33    |RAMB36E1_10 |     3|
|34    |RAMB36E1_2  |     4|
|35    |RAMB36E1_5  |     4|
|36    |RAMB36E1_6  |     9|
|37    |RAMB36E1_8  |    32|
|38    |RAMB36E1_9  |    16|
|39    |SRL16E      |   202|
|40    |FDRE        | 21943|
|41    |FDSE        |    60|
+------+------------+------+

Report Instance Areas: 
+------+---------------------------------------+---------------------------------+------+
|      |Instance                               |Module                           |Cells |
+------+---------------------------------------+---------------------------------+------+
|1     |top                                    |                                 | 50100|
|2     |  inst                                 |ultra                            | 50100|
|3     |    AXI_DMA_MASTER_U0                  |AXI_DMA_MASTER                   |   767|
|4     |      ultra_mul_32s_32sbkb_U160        |ultra_mul_32s_32sbkb_666         |    37|
|5     |        ultra_mul_32s_32sbkb_MulnS_0_U |ultra_mul_32s_32sbkb_MulnS_0_669 |    37|
|6     |      ultra_mul_32s_32sbkb_U161        |ultra_mul_32s_32sbkb_667         |    37|
|7     |        ultra_mul_32s_32sbkb_MulnS_0_U |ultra_mul_32s_32sbkb_MulnS_0_668 |    37|
|8     |    AXI_DMA_SLAVE_U0                   |AXI_DMA_SLAVE                    |   562|
|9     |      ultra_mul_32s_32sbkb_U1          |ultra_mul_32s_32sbkb_662         |    37|
|10    |        ultra_mul_32s_32sbkb_MulnS_0_U |ultra_mul_32s_32sbkb_MulnS_0_665 |    37|
|11    |      ultra_mul_32s_32sbkb_U2          |ultra_mul_32s_32sbkb_663         |    37|
|12    |        ultra_mul_32s_32sbkb_MulnS_0_U |ultra_mul_32s_32sbkb_MulnS_0_664 |    37|
|13    |    Conv_1_U0                          |Conv_1                           |  4078|
|14    |      A_V_2_0_U                        |Conv_1_A_V_2_2                   |    38|
|15    |        Conv_1_A_V_2_2_ram_U           |Conv_1_A_V_2_2_ram_661           |    38|
|16    |      A_V_2_1_U                        |Conv_1_A_V_2_2_634               |    71|
|17    |        Conv_1_A_V_2_2_ram_U           |Conv_1_A_V_2_2_ram_660           |    71|
|18    |      A_V_2_2_U                        |Conv_1_A_V_2_2_635               |    72|
|19    |        Conv_1_A_V_2_2_ram_U           |Conv_1_A_V_2_2_ram_659           |    72|
|20    |      A_V_2_3_U                        |Conv_1_A_V_2_2_636               |    89|
|21    |        Conv_1_A_V_2_2_ram_U           |Conv_1_A_V_2_2_ram_658           |    89|
|22    |      A_V_2_4_U                        |Conv_1_A_V_2_2_637               |    70|
|23    |        Conv_1_A_V_2_2_ram_U           |Conv_1_A_V_2_2_ram_657           |    70|
|24    |      A_V_2_5_U                        |Conv_1_A_V_2_2_638               |    73|
|25    |        Conv_1_A_V_2_2_ram_U           |Conv_1_A_V_2_2_ram_656           |    73|
|26    |      A_V_2_6_U                        |Conv_1_A_V_2_2_639               |    39|
|27    |        Conv_1_A_V_2_2_ram_U           |Conv_1_A_V_2_2_ram_655           |    39|
|28    |      A_V_2_7_U                        |Conv_1_A_V_2_2_640               |    30|
|29    |        Conv_1_A_V_2_2_ram_U           |Conv_1_A_V_2_2_ram_654           |    30|
|30    |      A_V_2_8_U                        |Conv_1_A_V_2_2_641               |    22|
|31    |        Conv_1_A_V_2_2_ram_U           |Conv_1_A_V_2_2_ram               |    22|
|32    |      B_V_2_0_U                        |Conv_1_B_V_2_0_642               |    21|
|33    |        Conv_1_B_V_2_0_ram_U           |Conv_1_B_V_2_0_ram_653           |    21|
|34    |      B_V_2_1_U                        |Conv_1_B_V_2_0_643               |    21|
|35    |        Conv_1_B_V_2_0_ram_U           |Conv_1_B_V_2_0_ram_652           |    21|
|36    |      B_V_2_2_U                        |Conv_1_B_V_2_0_644               |    33|
|37    |        Conv_1_B_V_2_0_ram_U           |Conv_1_B_V_2_0_ram_651           |    33|
|38    |      bias_V_8_U                       |Conv_1_bias_V_8                  |    58|
|39    |        Conv_1_bias_V_8_ram_U          |Conv_1_bias_V_8_ram              |    58|
|40    |      ultra_mul_32s_32sbkb_U78         |ultra_mul_32s_32sbkb_645         |    37|
|41    |        ultra_mul_32s_32sbkb_MulnS_0_U |ultra_mul_32s_32sbkb_MulnS_0_650 |    37|
|42    |      ultra_mul_36ns_34dEe_U79         |ultra_mul_36ns_34dEe_646         |    57|
|43    |        ultra_mul_36ns_34dEe_MulnS_1_U |ultra_mul_36ns_34dEe_MulnS_1_649 |    57|
|44    |      ultra_mul_mul_16sfYi_U91         |ultra_mul_mul_16sfYi_647         |     7|
|45    |        ultra_mul_mul_16sfYi_DSP48_2_U |ultra_mul_mul_16sfYi_DSP48_2_648 |     7|
|46    |    Conv_2_U0                          |Conv_2                           |  3322|
|47    |      A_V_1_0_U                        |Conv_2_A_V_1_2                   |    37|
|48    |        Conv_2_A_V_1_2_ram_U           |Conv_2_A_V_1_2_ram_633           |    37|
|49    |      A_V_1_1_U                        |Conv_2_A_V_1_2_614               |    50|
|50    |        Conv_2_A_V_1_2_ram_U           |Conv_2_A_V_1_2_ram_632           |    50|
|51    |      A_V_1_2_U                        |Conv_2_A_V_1_2_615               |    67|
|52    |        Conv_2_A_V_1_2_ram_U           |Conv_2_A_V_1_2_ram_631           |    67|
|53    |      A_V_1_3_U                        |Conv_2_A_V_1_2_616               |    40|
|54    |        Conv_2_A_V_1_2_ram_U           |Conv_2_A_V_1_2_ram_630           |    40|
|55    |      A_V_1_4_U                        |Conv_2_A_V_1_2_617               |    35|
|56    |        Conv_2_A_V_1_2_ram_U           |Conv_2_A_V_1_2_ram               |    35|
|57    |      B_V_1_0_U                        |Conv_2_B_V_1_0                   |    13|
|58    |        Conv_2_B_V_1_0_ram_U           |Conv_2_B_V_1_0_ram_629           |    13|
|59    |      B_V_1_1_U                        |Conv_2_B_V_1_0_618               |    24|
|60    |        Conv_2_B_V_1_0_ram_U           |Conv_2_B_V_1_0_ram_628           |    24|
|61    |      B_V_1_2_U                        |Conv_2_B_V_1_0_619               |    30|
|62    |        Conv_2_B_V_1_0_ram_U           |Conv_2_B_V_1_0_ram               |    30|
|63    |      bias_V_9_U                       |Conv_S_bias_V_6_620              |    54|
|64    |        Conv_S_bias_V_6_ram_U          |Conv_S_bias_V_6_ram_627          |    54|
|65    |      ultra_mul_32s_32sbkb_U114        |ultra_mul_32s_32sbkb_621         |    37|
|66    |        ultra_mul_32s_32sbkb_MulnS_0_U |ultra_mul_32s_32sbkb_MulnS_0_626 |    37|
|67    |      ultra_mul_36ns_34dEe_U115        |ultra_mul_36ns_34dEe_622         |    57|
|68    |        ultra_mul_36ns_34dEe_MulnS_1_U |ultra_mul_36ns_34dEe_MulnS_1_625 |    57|
|69    |      ultra_mul_mul_16sfYi_U127        |ultra_mul_mul_16sfYi_623         |     5|
|70    |        ultra_mul_mul_16sfYi_DSP48_2_U |ultra_mul_mul_16sfYi_DSP48_2_624 |     5|
|71    |    Conv_3_U0                          |Conv_3                           |  8430|
|72    |      A_V_0_U                          |Conv_3_A_V_4167                  |    21|
|73    |        Conv_3_A_V_4167_ram_U          |Conv_3_A_V_4167_ram_613          |    21|
|74    |      A_V_10_U                         |Conv_3_A_V_4167_558              |    53|
|75    |        Conv_3_A_V_4167_ram_U          |Conv_3_A_V_4167_ram_612          |    53|
|76    |      A_V_1164_U                       |Conv_3_A_V_4167_559              |    18|
|77    |        Conv_3_A_V_4167_ram_U          |Conv_3_A_V_4167_ram_611          |    18|
|78    |      A_V_11_U                         |Conv_3_A_V_4167_560              |    18|
|79    |        Conv_3_A_V_4167_ram_U          |Conv_3_A_V_4167_ram_610          |    18|
|80    |      A_V_12_U                         |Conv_3_A_V_4167_561              |    59|
|81    |        Conv_3_A_V_4167_ram_U          |Conv_3_A_V_4167_ram_609          |    59|
|82    |      A_V_13_U                         |Conv_3_A_V_4167_562              |    18|
|83    |        Conv_3_A_V_4167_ram_U          |Conv_3_A_V_4167_ram_608          |    18|
|84    |      A_V_14_U                         |Conv_3_A_V_4167_563              |    50|
|85    |        Conv_3_A_V_4167_ram_U          |Conv_3_A_V_4167_ram_607          |    50|
|86    |      A_V_15_U                         |Conv_3_A_V_4167_564              |    18|
|87    |        Conv_3_A_V_4167_ram_U          |Conv_3_A_V_4167_ram_606          |    18|
|88    |      A_V_16_U                         |Conv_3_A_V_4167_565              |    52|
|89    |        Conv_3_A_V_4167_ram_U          |Conv_3_A_V_4167_ram_605          |    52|
|90    |      A_V_17_U                         |Conv_3_A_V_4167_566              |    67|
|91    |        Conv_3_A_V_4167_ram_U          |Conv_3_A_V_4167_ram_604          |    67|
|92    |      A_V_18_U                         |Conv_3_A_V_4167_567              |    47|
|93    |        Conv_3_A_V_4167_ram_U          |Conv_3_A_V_4167_ram_603          |    47|
|94    |      A_V_19_U                         |Conv_3_A_V_4167_568              |    20|
|95    |        Conv_3_A_V_4167_ram_U          |Conv_3_A_V_4167_ram_602          |    20|
|96    |      A_V_20_U                         |Conv_3_A_V_4167_569              |    20|
|97    |        Conv_3_A_V_4167_ram_U          |Conv_3_A_V_4167_ram_601          |    20|
|98    |      A_V_2165_U                       |Conv_3_A_V_4167_570              |    46|
|99    |        Conv_3_A_V_4167_ram_U          |Conv_3_A_V_4167_ram_600          |    46|
|100   |      A_V_3166_U                       |Conv_3_A_V_4167_571              |    18|
|101   |        Conv_3_A_V_4167_ram_U          |Conv_3_A_V_4167_ram_599          |    18|
|102   |      A_V_4167_U                       |Conv_3_A_V_4167_572              |    53|
|103   |        Conv_3_A_V_4167_ram_U          |Conv_3_A_V_4167_ram_598          |    53|
|104   |      A_V_5168_U                       |Conv_3_A_V_4167_573              |    18|
|105   |        Conv_3_A_V_4167_ram_U          |Conv_3_A_V_4167_ram_597          |    18|
|106   |      A_V_6169_U                       |Conv_3_A_V_4167_574              |    52|
|107   |        Conv_3_A_V_4167_ram_U          |Conv_3_A_V_4167_ram_596          |    52|
|108   |      A_V_7170_U                       |Conv_3_A_V_4167_575              |    18|
|109   |        Conv_3_A_V_4167_ram_U          |Conv_3_A_V_4167_ram_595          |    18|
|110   |      A_V_8_U                          |Conv_3_A_V_4167_576              |    52|
|111   |        Conv_3_A_V_4167_ram_U          |Conv_3_A_V_4167_ram_594          |    52|
|112   |      A_V_9_U                          |Conv_3_A_V_4167_577              |    18|
|113   |        Conv_3_A_V_4167_ram_U          |Conv_3_A_V_4167_ram              |    18|
|114   |      B_V_0_U                          |Conv_3_B_V_0                     |     3|
|115   |        Conv_3_B_V_0_ram_U             |Conv_3_B_V_0_ram_593             |     3|
|116   |      B_V_1171_U                       |Conv_3_B_V_0_578                 |    27|
|117   |        Conv_3_B_V_0_ram_U             |Conv_3_B_V_0_ram_592             |    27|
|118   |      B_V_2172_U                       |Conv_3_B_V_0_579                 |     3|
|119   |        Conv_3_B_V_0_ram_U             |Conv_3_B_V_0_ram_591             |     3|
|120   |      B_V_3173_U                       |Conv_3_B_V_0_580                 |    27|
|121   |        Conv_3_B_V_0_ram_U             |Conv_3_B_V_0_ram_590             |    27|
|122   |      B_V_4174_U                       |Conv_3_B_V_0_581                 |    31|
|123   |        Conv_3_B_V_0_ram_U             |Conv_3_B_V_0_ram                 |    31|
|124   |      bias_V_U                         |Conv_3_bias_V_582                |    55|
|125   |        Conv_3_bias_V_ram_U            |Conv_3_bias_V_ram_589            |    55|
|126   |      ultra_mul_32s_32sbkb_U41         |ultra_mul_32s_32sbkb_583         |    37|
|127   |        ultra_mul_32s_32sbkb_MulnS_0_U |ultra_mul_32s_32sbkb_MulnS_0_588 |    37|
|128   |      ultra_mul_36ns_34dEe_U42         |ultra_mul_36ns_34dEe_584         |    58|
|129   |        ultra_mul_36ns_34dEe_MulnS_1_U |ultra_mul_36ns_34dEe_MulnS_1_587 |    58|
|130   |      ultra_mul_mul_16sfYi_U71         |ultra_mul_mul_16sfYi_585         |     7|
|131   |        ultra_mul_mul_16sfYi_DSP48_2_U |ultra_mul_mul_16sfYi_DSP48_2_586 |     7|
|132   |    Conv_S_U0                          |Conv_S                           | 22783|
|133   |      A_V_4_0_U                        |Conv_S_A_V_4_4                   |    49|
|134   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_557           |    49|
|135   |      A_V_4_100_U                      |Conv_S_A_V_4_4_38                |    58|
|136   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_556           |    58|
|137   |      A_V_4_101_U                      |Conv_S_A_V_4_4_39                |    49|
|138   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_555           |    49|
|139   |      A_V_4_102_U                      |Conv_S_A_V_4_4_40                |    50|
|140   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_554           |    50|
|141   |      A_V_4_103_U                      |Conv_S_A_V_4_4_41                |    49|
|142   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_553           |    49|
|143   |      A_V_4_104_U                      |Conv_S_A_V_4_4_42                |    59|
|144   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_552           |    59|
|145   |      A_V_4_105_U                      |Conv_S_A_V_4_4_43                |    49|
|146   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_551           |    49|
|147   |      A_V_4_106_U                      |Conv_S_A_V_4_4_44                |    50|
|148   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_550           |    50|
|149   |      A_V_4_107_U                      |Conv_S_A_V_4_4_45                |    49|
|150   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_549           |    49|
|151   |      A_V_4_108_U                      |Conv_S_A_V_4_4_46                |    60|
|152   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_548           |    60|
|153   |      A_V_4_109_U                      |Conv_S_A_V_4_4_47                |    49|
|154   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_547           |    49|
|155   |      A_V_4_10_U                       |Conv_S_A_V_4_4_48                |    50|
|156   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_546           |    50|
|157   |      A_V_4_110_U                      |Conv_S_A_V_4_4_49                |    50|
|158   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_545           |    50|
|159   |      A_V_4_111_U                      |Conv_S_A_V_4_4_50                |    49|
|160   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_544           |    49|
|161   |      A_V_4_112_U                      |Conv_S_A_V_4_4_51                |    59|
|162   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_543           |    59|
|163   |      A_V_4_113_U                      |Conv_S_A_V_4_4_52                |    49|
|164   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_542           |    49|
|165   |      A_V_4_114_U                      |Conv_S_A_V_4_4_53                |    50|
|166   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_541           |    50|
|167   |      A_V_4_115_U                      |Conv_S_A_V_4_4_54                |    49|
|168   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_540           |    49|
|169   |      A_V_4_116_U                      |Conv_S_A_V_4_4_55                |    59|
|170   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_539           |    59|
|171   |      A_V_4_117_U                      |Conv_S_A_V_4_4_56                |    49|
|172   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_538           |    49|
|173   |      A_V_4_118_U                      |Conv_S_A_V_4_4_57                |    50|
|174   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_537           |    50|
|175   |      A_V_4_119_U                      |Conv_S_A_V_4_4_58                |    49|
|176   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_536           |    49|
|177   |      A_V_4_11_U                       |Conv_S_A_V_4_4_59                |    49|
|178   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_535           |    49|
|179   |      A_V_4_120_U                      |Conv_S_A_V_4_4_60                |    60|
|180   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_534           |    60|
|181   |      A_V_4_121_U                      |Conv_S_A_V_4_4_61                |    49|
|182   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_533           |    49|
|183   |      A_V_4_122_U                      |Conv_S_A_V_4_4_62                |    50|
|184   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_532           |    50|
|185   |      A_V_4_123_U                      |Conv_S_A_V_4_4_63                |    49|
|186   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_531           |    49|
|187   |      A_V_4_124_U                      |Conv_S_A_V_4_4_64                |    60|
|188   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_530           |    60|
|189   |      A_V_4_125_U                      |Conv_S_A_V_4_4_65                |    49|
|190   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_529           |    49|
|191   |      A_V_4_126_U                      |Conv_S_A_V_4_4_66                |    51|
|192   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_528           |    51|
|193   |      A_V_4_127_U                      |Conv_S_A_V_4_4_67                |    49|
|194   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_527           |    49|
|195   |      A_V_4_128_U                      |Conv_S_A_V_4_4_68                |    59|
|196   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_526           |    59|
|197   |      A_V_4_129_U                      |Conv_S_A_V_4_4_69                |    49|
|198   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_525           |    49|
|199   |      A_V_4_12_U                       |Conv_S_A_V_4_4_70                |    60|
|200   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_524           |    60|
|201   |      A_V_4_130_U                      |Conv_S_A_V_4_4_71                |    50|
|202   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_523           |    50|
|203   |      A_V_4_131_U                      |Conv_S_A_V_4_4_72                |    49|
|204   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_522           |    49|
|205   |      A_V_4_132_U                      |Conv_S_A_V_4_4_73                |    59|
|206   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_521           |    59|
|207   |      A_V_4_133_U                      |Conv_S_A_V_4_4_74                |    49|
|208   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_520           |    49|
|209   |      A_V_4_134_U                      |Conv_S_A_V_4_4_75                |    51|
|210   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_519           |    51|
|211   |      A_V_4_135_U                      |Conv_S_A_V_4_4_76                |    50|
|212   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_518           |    50|
|213   |      A_V_4_136_U                      |Conv_S_A_V_4_4_77                |    59|
|214   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_517           |    59|
|215   |      A_V_4_137_U                      |Conv_S_A_V_4_4_78                |    49|
|216   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_516           |    49|
|217   |      A_V_4_138_U                      |Conv_S_A_V_4_4_79                |    50|
|218   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_515           |    50|
|219   |      A_V_4_139_U                      |Conv_S_A_V_4_4_80                |    49|
|220   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_514           |    49|
|221   |      A_V_4_13_U                       |Conv_S_A_V_4_4_81                |    49|
|222   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_513           |    49|
|223   |      A_V_4_140_U                      |Conv_S_A_V_4_4_82                |    60|
|224   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_512           |    60|
|225   |      A_V_4_141_U                      |Conv_S_A_V_4_4_83                |    49|
|226   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_511           |    49|
|227   |      A_V_4_142_U                      |Conv_S_A_V_4_4_84                |    50|
|228   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_510           |    50|
|229   |      A_V_4_143_U                      |Conv_S_A_V_4_4_85                |    49|
|230   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_509           |    49|
|231   |      A_V_4_144_U                      |Conv_S_A_V_4_4_86                |    59|
|232   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_508           |    59|
|233   |      A_V_4_145_U                      |Conv_S_A_V_4_4_87                |    49|
|234   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_507           |    49|
|235   |      A_V_4_146_U                      |Conv_S_A_V_4_4_88                |    50|
|236   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_506           |    50|
|237   |      A_V_4_147_U                      |Conv_S_A_V_4_4_89                |    49|
|238   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_505           |    49|
|239   |      A_V_4_148_U                      |Conv_S_A_V_4_4_90                |    60|
|240   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_504           |    60|
|241   |      A_V_4_149_U                      |Conv_S_A_V_4_4_91                |    49|
|242   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_503           |    49|
|243   |      A_V_4_14_U                       |Conv_S_A_V_4_4_92                |    50|
|244   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_502           |    50|
|245   |      A_V_4_150_U                      |Conv_S_A_V_4_4_93                |    50|
|246   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_501           |    50|
|247   |      A_V_4_151_U                      |Conv_S_A_V_4_4_94                |    49|
|248   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_500           |    49|
|249   |      A_V_4_152_U                      |Conv_S_A_V_4_4_95                |    61|
|250   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_499           |    61|
|251   |      A_V_4_153_U                      |Conv_S_A_V_4_4_96                |    49|
|252   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_498           |    49|
|253   |      A_V_4_154_U                      |Conv_S_A_V_4_4_97                |    50|
|254   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_497           |    50|
|255   |      A_V_4_155_U                      |Conv_S_A_V_4_4_98                |    49|
|256   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_496           |    49|
|257   |      A_V_4_156_U                      |Conv_S_A_V_4_4_99                |    59|
|258   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_495           |    59|
|259   |      A_V_4_157_U                      |Conv_S_A_V_4_4_100               |    49|
|260   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_494           |    49|
|261   |      A_V_4_158_U                      |Conv_S_A_V_4_4_101               |    50|
|262   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_493           |    50|
|263   |      A_V_4_159_U                      |Conv_S_A_V_4_4_102               |    49|
|264   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_492           |    49|
|265   |      A_V_4_15_U                       |Conv_S_A_V_4_4_103               |    49|
|266   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_491           |    49|
|267   |      A_V_4_160_U                      |Conv_S_A_V_4_4_104               |    59|
|268   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_490           |    59|
|269   |      A_V_4_161_U                      |Conv_S_A_V_4_4_105               |    49|
|270   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_489           |    49|
|271   |      A_V_4_162_U                      |Conv_S_A_V_4_4_106               |    50|
|272   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_488           |    50|
|273   |      A_V_4_163_U                      |Conv_S_A_V_4_4_107               |    49|
|274   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_487           |    49|
|275   |      A_V_4_164_U                      |Conv_S_A_V_4_4_108               |    59|
|276   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_486           |    59|
|277   |      A_V_4_165_U                      |Conv_S_A_V_4_4_109               |    49|
|278   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_485           |    49|
|279   |      A_V_4_166_U                      |Conv_S_A_V_4_4_110               |    50|
|280   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_484           |    50|
|281   |      A_V_4_167_U                      |Conv_S_A_V_4_4_111               |    49|
|282   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_483           |    49|
|283   |      A_V_4_168_U                      |Conv_S_A_V_4_4_112               |    60|
|284   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_482           |    60|
|285   |      A_V_4_169_U                      |Conv_S_A_V_4_4_113               |    49|
|286   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_481           |    49|
|287   |      A_V_4_16_U                       |Conv_S_A_V_4_4_114               |    60|
|288   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_480           |    60|
|289   |      A_V_4_170_U                      |Conv_S_A_V_4_4_115               |    50|
|290   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_479           |    50|
|291   |      A_V_4_171_U                      |Conv_S_A_V_4_4_116               |    49|
|292   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_478           |    49|
|293   |      A_V_4_172_U                      |Conv_S_A_V_4_4_117               |    59|
|294   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_477           |    59|
|295   |      A_V_4_173_U                      |Conv_S_A_V_4_4_118               |    49|
|296   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_476           |    49|
|297   |      A_V_4_174_U                      |Conv_S_A_V_4_4_119               |    50|
|298   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_475           |    50|
|299   |      A_V_4_175_U                      |Conv_S_A_V_4_4_120               |    49|
|300   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_474           |    49|
|301   |      A_V_4_176_U                      |Conv_S_A_V_4_4_121               |    59|
|302   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_473           |    59|
|303   |      A_V_4_177_U                      |Conv_S_A_V_4_4_122               |    49|
|304   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_472           |    49|
|305   |      A_V_4_178_U                      |Conv_S_A_V_4_4_123               |    50|
|306   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_471           |    50|
|307   |      A_V_4_179_U                      |Conv_S_A_V_4_4_124               |    49|
|308   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_470           |    49|
|309   |      A_V_4_17_U                       |Conv_S_A_V_4_4_125               |    49|
|310   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_469           |    49|
|311   |      A_V_4_180_U                      |Conv_S_A_V_4_4_126               |    60|
|312   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_468           |    60|
|313   |      A_V_4_181_U                      |Conv_S_A_V_4_4_127               |    49|
|314   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_467           |    49|
|315   |      A_V_4_182_U                      |Conv_S_A_V_4_4_128               |    50|
|316   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_466           |    50|
|317   |      A_V_4_183_U                      |Conv_S_A_V_4_4_129               |    49|
|318   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_465           |    49|
|319   |      A_V_4_184_U                      |Conv_S_A_V_4_4_130               |    60|
|320   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_464           |    60|
|321   |      A_V_4_185_U                      |Conv_S_A_V_4_4_131               |    49|
|322   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_463           |    49|
|323   |      A_V_4_186_U                      |Conv_S_A_V_4_4_132               |    50|
|324   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_462           |    50|
|325   |      A_V_4_187_U                      |Conv_S_A_V_4_4_133               |    49|
|326   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_461           |    49|
|327   |      A_V_4_188_U                      |Conv_S_A_V_4_4_134               |    58|
|328   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_460           |    58|
|329   |      A_V_4_189_U                      |Conv_S_A_V_4_4_135               |    49|
|330   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_459           |    49|
|331   |      A_V_4_18_U                       |Conv_S_A_V_4_4_136               |    50|
|332   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_458           |    50|
|333   |      A_V_4_190_U                      |Conv_S_A_V_4_4_137               |    51|
|334   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_457           |    51|
|335   |      A_V_4_191_U                      |Conv_S_A_V_4_4_138               |    49|
|336   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_456           |    49|
|337   |      A_V_4_192_U                      |Conv_S_A_V_4_4_139               |    60|
|338   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_455           |    60|
|339   |      A_V_4_193_U                      |Conv_S_A_V_4_4_140               |    49|
|340   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_454           |    49|
|341   |      A_V_4_194_U                      |Conv_S_A_V_4_4_141               |    50|
|342   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_453           |    50|
|343   |      A_V_4_195_U                      |Conv_S_A_V_4_4_142               |    49|
|344   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_452           |    49|
|345   |      A_V_4_196_U                      |Conv_S_A_V_4_4_143               |    58|
|346   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_451           |    58|
|347   |      A_V_4_197_U                      |Conv_S_A_V_4_4_144               |    49|
|348   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_450           |    49|
|349   |      A_V_4_198_U                      |Conv_S_A_V_4_4_145               |    51|
|350   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_449           |    51|
|351   |      A_V_4_199_U                      |Conv_S_A_V_4_4_146               |    49|
|352   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_448           |    49|
|353   |      A_V_4_19_U                       |Conv_S_A_V_4_4_147               |    49|
|354   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_447           |    49|
|355   |      A_V_4_1_U                        |Conv_S_A_V_4_4_148               |    49|
|356   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_446           |    49|
|357   |      A_V_4_200_U                      |Conv_S_A_V_4_4_149               |    60|
|358   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_445           |    60|
|359   |      A_V_4_201_U                      |Conv_S_A_V_4_4_150               |    49|
|360   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_444           |    49|
|361   |      A_V_4_202_U                      |Conv_S_A_V_4_4_151               |    50|
|362   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_443           |    50|
|363   |      A_V_4_203_U                      |Conv_S_A_V_4_4_152               |    49|
|364   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_442           |    49|
|365   |      A_V_4_204_U                      |Conv_S_A_V_4_4_153               |    59|
|366   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_441           |    59|
|367   |      A_V_4_205_U                      |Conv_S_A_V_4_4_154               |    49|
|368   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_440           |    49|
|369   |      A_V_4_206_U                      |Conv_S_A_V_4_4_155               |    50|
|370   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_439           |    50|
|371   |      A_V_4_207_U                      |Conv_S_A_V_4_4_156               |    49|
|372   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_438           |    49|
|373   |      A_V_4_208_U                      |Conv_S_A_V_4_4_157               |    59|
|374   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_437           |    59|
|375   |      A_V_4_209_U                      |Conv_S_A_V_4_4_158               |    49|
|376   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_436           |    49|
|377   |      A_V_4_20_U                       |Conv_S_A_V_4_4_159               |    60|
|378   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_435           |    60|
|379   |      A_V_4_210_U                      |Conv_S_A_V_4_4_160               |    50|
|380   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_434           |    50|
|381   |      A_V_4_211_U                      |Conv_S_A_V_4_4_161               |    49|
|382   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_433           |    49|
|383   |      A_V_4_212_U                      |Conv_S_A_V_4_4_162               |    59|
|384   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_432           |    59|
|385   |      A_V_4_213_U                      |Conv_S_A_V_4_4_163               |    49|
|386   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_431           |    49|
|387   |      A_V_4_214_U                      |Conv_S_A_V_4_4_164               |    50|
|388   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_430           |    50|
|389   |      A_V_4_215_U                      |Conv_S_A_V_4_4_165               |    49|
|390   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_429           |    49|
|391   |      A_V_4_216_U                      |Conv_S_A_V_4_4_166               |    62|
|392   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_428           |    62|
|393   |      A_V_4_217_U                      |Conv_S_A_V_4_4_167               |    49|
|394   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_427           |    49|
|395   |      A_V_4_218_U                      |Conv_S_A_V_4_4_168               |    50|
|396   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_426           |    50|
|397   |      A_V_4_219_U                      |Conv_S_A_V_4_4_169               |    49|
|398   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_425           |    49|
|399   |      A_V_4_21_U                       |Conv_S_A_V_4_4_170               |    49|
|400   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_424           |    49|
|401   |      A_V_4_220_U                      |Conv_S_A_V_4_4_171               |    58|
|402   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_423           |    58|
|403   |      A_V_4_221_U                      |Conv_S_A_V_4_4_172               |    49|
|404   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_422           |    49|
|405   |      A_V_4_222_U                      |Conv_S_A_V_4_4_173               |    50|
|406   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_421           |    50|
|407   |      A_V_4_223_U                      |Conv_S_A_V_4_4_174               |    49|
|408   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_420           |    49|
|409   |      A_V_4_224_U                      |Conv_S_A_V_4_4_175               |    61|
|410   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_419           |    61|
|411   |      A_V_4_225_U                      |Conv_S_A_V_4_4_176               |    49|
|412   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_418           |    49|
|413   |      A_V_4_226_U                      |Conv_S_A_V_4_4_177               |    50|
|414   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_417           |    50|
|415   |      A_V_4_227_U                      |Conv_S_A_V_4_4_178               |    49|
|416   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_416           |    49|
|417   |      A_V_4_228_U                      |Conv_S_A_V_4_4_179               |    58|
|418   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_415           |    58|
|419   |      A_V_4_229_U                      |Conv_S_A_V_4_4_180               |    49|
|420   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_414           |    49|
|421   |      A_V_4_22_U                       |Conv_S_A_V_4_4_181               |    50|
|422   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_413           |    50|
|423   |      A_V_4_230_U                      |Conv_S_A_V_4_4_182               |    50|
|424   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_412           |    50|
|425   |      A_V_4_231_U                      |Conv_S_A_V_4_4_183               |    49|
|426   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_411           |    49|
|427   |      A_V_4_232_U                      |Conv_S_A_V_4_4_184               |    59|
|428   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_410           |    59|
|429   |      A_V_4_233_U                      |Conv_S_A_V_4_4_185               |    49|
|430   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_409           |    49|
|431   |      A_V_4_234_U                      |Conv_S_A_V_4_4_186               |    50|
|432   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_408           |    50|
|433   |      A_V_4_235_U                      |Conv_S_A_V_4_4_187               |    49|
|434   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_407           |    49|
|435   |      A_V_4_236_U                      |Conv_S_A_V_4_4_188               |    59|
|436   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_406           |    59|
|437   |      A_V_4_237_U                      |Conv_S_A_V_4_4_189               |    49|
|438   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_405           |    49|
|439   |      A_V_4_238_U                      |Conv_S_A_V_4_4_190               |    50|
|440   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_404           |    50|
|441   |      A_V_4_239_U                      |Conv_S_A_V_4_4_191               |    49|
|442   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_403           |    49|
|443   |      A_V_4_23_U                       |Conv_S_A_V_4_4_192               |    49|
|444   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_402           |    49|
|445   |      A_V_4_240_U                      |Conv_S_A_V_4_4_193               |    60|
|446   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_401           |    60|
|447   |      A_V_4_241_U                      |Conv_S_A_V_4_4_194               |    49|
|448   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_400           |    49|
|449   |      A_V_4_242_U                      |Conv_S_A_V_4_4_195               |    50|
|450   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_399           |    50|
|451   |      A_V_4_243_U                      |Conv_S_A_V_4_4_196               |    49|
|452   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_398           |    49|
|453   |      A_V_4_244_U                      |Conv_S_A_V_4_4_197               |    59|
|454   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_397           |    59|
|455   |      A_V_4_245_U                      |Conv_S_A_V_4_4_198               |    49|
|456   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_396           |    49|
|457   |      A_V_4_246_U                      |Conv_S_A_V_4_4_199               |    50|
|458   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_395           |    50|
|459   |      A_V_4_247_U                      |Conv_S_A_V_4_4_200               |    49|
|460   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_394           |    49|
|461   |      A_V_4_248_U                      |Conv_S_A_V_4_4_201               |    68|
|462   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_393           |    68|
|463   |      A_V_4_249_U                      |Conv_S_A_V_4_4_202               |    49|
|464   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_392           |    49|
|465   |      A_V_4_24_U                       |Conv_S_A_V_4_4_203               |    60|
|466   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_391           |    60|
|467   |      A_V_4_250_U                      |Conv_S_A_V_4_4_204               |    50|
|468   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_390           |    50|
|469   |      A_V_4_251_U                      |Conv_S_A_V_4_4_205               |    49|
|470   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_389           |    49|
|471   |      A_V_4_252_U                      |Conv_S_A_V_4_4_206               |    51|
|472   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_388           |    51|
|473   |      A_V_4_255_U                      |Conv_S_A_V_4_4_207               |    51|
|474   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_387           |    51|
|475   |      A_V_4_25_U                       |Conv_S_A_V_4_4_208               |    49|
|476   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_386           |    49|
|477   |      A_V_4_26_U                       |Conv_S_A_V_4_4_209               |    50|
|478   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_385           |    50|
|479   |      A_V_4_27_U                       |Conv_S_A_V_4_4_210               |    49|
|480   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_384           |    49|
|481   |      A_V_4_28_U                       |Conv_S_A_V_4_4_211               |    60|
|482   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_383           |    60|
|483   |      A_V_4_29_U                       |Conv_S_A_V_4_4_212               |    49|
|484   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_382           |    49|
|485   |      A_V_4_2_U                        |Conv_S_A_V_4_4_213               |    50|
|486   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_381           |    50|
|487   |      A_V_4_30_U                       |Conv_S_A_V_4_4_214               |    50|
|488   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_380           |    50|
|489   |      A_V_4_31_U                       |Conv_S_A_V_4_4_215               |    49|
|490   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_379           |    49|
|491   |      A_V_4_32_U                       |Conv_S_A_V_4_4_216               |    60|
|492   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_378           |    60|
|493   |      A_V_4_33_U                       |Conv_S_A_V_4_4_217               |    49|
|494   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_377           |    49|
|495   |      A_V_4_34_U                       |Conv_S_A_V_4_4_218               |    50|
|496   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_376           |    50|
|497   |      A_V_4_35_U                       |Conv_S_A_V_4_4_219               |    49|
|498   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_375           |    49|
|499   |      A_V_4_36_U                       |Conv_S_A_V_4_4_220               |    60|
|500   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_374           |    60|
|501   |      A_V_4_37_U                       |Conv_S_A_V_4_4_221               |    49|
|502   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_373           |    49|
|503   |      A_V_4_38_U                       |Conv_S_A_V_4_4_222               |    50|
|504   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_372           |    50|
|505   |      A_V_4_39_U                       |Conv_S_A_V_4_4_223               |    49|
|506   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_371           |    49|
|507   |      A_V_4_3_U                        |Conv_S_A_V_4_4_224               |    57|
|508   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_370           |    57|
|509   |      A_V_4_40_U                       |Conv_S_A_V_4_4_225               |    59|
|510   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_369           |    59|
|511   |      A_V_4_41_U                       |Conv_S_A_V_4_4_226               |    49|
|512   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_368           |    49|
|513   |      A_V_4_42_U                       |Conv_S_A_V_4_4_227               |    50|
|514   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_367           |    50|
|515   |      A_V_4_43_U                       |Conv_S_A_V_4_4_228               |    49|
|516   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_366           |    49|
|517   |      A_V_4_44_U                       |Conv_S_A_V_4_4_229               |    60|
|518   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_365           |    60|
|519   |      A_V_4_45_U                       |Conv_S_A_V_4_4_230               |    49|
|520   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_364           |    49|
|521   |      A_V_4_46_U                       |Conv_S_A_V_4_4_231               |    50|
|522   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_363           |    50|
|523   |      A_V_4_47_U                       |Conv_S_A_V_4_4_232               |    49|
|524   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_362           |    49|
|525   |      A_V_4_48_U                       |Conv_S_A_V_4_4_233               |    59|
|526   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_361           |    59|
|527   |      A_V_4_49_U                       |Conv_S_A_V_4_4_234               |    49|
|528   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_360           |    49|
|529   |      A_V_4_4_U                        |Conv_S_A_V_4_4_235               |    63|
|530   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_359           |    63|
|531   |      A_V_4_50_U                       |Conv_S_A_V_4_4_236               |    50|
|532   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_358           |    50|
|533   |      A_V_4_51_U                       |Conv_S_A_V_4_4_237               |    49|
|534   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_357           |    49|
|535   |      A_V_4_52_U                       |Conv_S_A_V_4_4_238               |    60|
|536   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_356           |    60|
|537   |      A_V_4_53_U                       |Conv_S_A_V_4_4_239               |    49|
|538   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_355           |    49|
|539   |      A_V_4_54_U                       |Conv_S_A_V_4_4_240               |    50|
|540   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_354           |    50|
|541   |      A_V_4_55_U                       |Conv_S_A_V_4_4_241               |    49|
|542   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_353           |    49|
|543   |      A_V_4_56_U                       |Conv_S_A_V_4_4_242               |    59|
|544   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_352           |    59|
|545   |      A_V_4_57_U                       |Conv_S_A_V_4_4_243               |    49|
|546   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_351           |    49|
|547   |      A_V_4_58_U                       |Conv_S_A_V_4_4_244               |    50|
|548   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_350           |    50|
|549   |      A_V_4_59_U                       |Conv_S_A_V_4_4_245               |    49|
|550   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_349           |    49|
|551   |      A_V_4_5_U                        |Conv_S_A_V_4_4_246               |    49|
|552   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_348           |    49|
|553   |      A_V_4_60_U                       |Conv_S_A_V_4_4_247               |    60|
|554   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_347           |    60|
|555   |      A_V_4_61_U                       |Conv_S_A_V_4_4_248               |    49|
|556   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_346           |    49|
|557   |      A_V_4_62_U                       |Conv_S_A_V_4_4_249               |    51|
|558   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_345           |    51|
|559   |      A_V_4_63_U                       |Conv_S_A_V_4_4_250               |    49|
|560   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_344           |    49|
|561   |      A_V_4_64_U                       |Conv_S_A_V_4_4_251               |    60|
|562   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_343           |    60|
|563   |      A_V_4_65_U                       |Conv_S_A_V_4_4_252               |    49|
|564   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_342           |    49|
|565   |      A_V_4_66_U                       |Conv_S_A_V_4_4_253               |    50|
|566   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_341           |    50|
|567   |      A_V_4_67_U                       |Conv_S_A_V_4_4_254               |    49|
|568   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_340           |    49|
|569   |      A_V_4_68_U                       |Conv_S_A_V_4_4_255               |    59|
|570   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_339           |    59|
|571   |      A_V_4_69_U                       |Conv_S_A_V_4_4_256               |    49|
|572   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_338           |    49|
|573   |      A_V_4_6_U                        |Conv_S_A_V_4_4_257               |    51|
|574   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_337           |    51|
|575   |      A_V_4_70_U                       |Conv_S_A_V_4_4_258               |    51|
|576   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_336           |    51|
|577   |      A_V_4_71_U                       |Conv_S_A_V_4_4_259               |    49|
|578   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_335           |    49|
|579   |      A_V_4_72_U                       |Conv_S_A_V_4_4_260               |    60|
|580   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_334           |    60|
|581   |      A_V_4_73_U                       |Conv_S_A_V_4_4_261               |    49|
|582   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_333           |    49|
|583   |      A_V_4_74_U                       |Conv_S_A_V_4_4_262               |    50|
|584   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_332           |    50|
|585   |      A_V_4_75_U                       |Conv_S_A_V_4_4_263               |    49|
|586   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_331           |    49|
|587   |      A_V_4_76_U                       |Conv_S_A_V_4_4_264               |    59|
|588   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_330           |    59|
|589   |      A_V_4_77_U                       |Conv_S_A_V_4_4_265               |    49|
|590   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_329           |    49|
|591   |      A_V_4_78_U                       |Conv_S_A_V_4_4_266               |    50|
|592   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_328           |    50|
|593   |      A_V_4_79_U                       |Conv_S_A_V_4_4_267               |    49|
|594   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_327           |    49|
|595   |      A_V_4_7_U                        |Conv_S_A_V_4_4_268               |    49|
|596   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_326           |    49|
|597   |      A_V_4_80_U                       |Conv_S_A_V_4_4_269               |    59|
|598   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_325           |    59|
|599   |      A_V_4_81_U                       |Conv_S_A_V_4_4_270               |    49|
|600   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_324           |    49|
|601   |      A_V_4_82_U                       |Conv_S_A_V_4_4_271               |    50|
|602   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_323           |    50|
|603   |      A_V_4_83_U                       |Conv_S_A_V_4_4_272               |    49|
|604   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_322           |    49|
|605   |      A_V_4_84_U                       |Conv_S_A_V_4_4_273               |    60|
|606   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_321           |    60|
|607   |      A_V_4_85_U                       |Conv_S_A_V_4_4_274               |    49|
|608   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_320           |    49|
|609   |      A_V_4_86_U                       |Conv_S_A_V_4_4_275               |    50|
|610   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_319           |    50|
|611   |      A_V_4_87_U                       |Conv_S_A_V_4_4_276               |    49|
|612   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_318           |    49|
|613   |      A_V_4_88_U                       |Conv_S_A_V_4_4_277               |    60|
|614   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_317           |    60|
|615   |      A_V_4_89_U                       |Conv_S_A_V_4_4_278               |    49|
|616   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_316           |    49|
|617   |      A_V_4_8_U                        |Conv_S_A_V_4_4_279               |    60|
|618   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_315           |    60|
|619   |      A_V_4_90_U                       |Conv_S_A_V_4_4_280               |    50|
|620   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_314           |    50|
|621   |      A_V_4_91_U                       |Conv_S_A_V_4_4_281               |    49|
|622   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_313           |    49|
|623   |      A_V_4_92_U                       |Conv_S_A_V_4_4_282               |    59|
|624   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_312           |    59|
|625   |      A_V_4_93_U                       |Conv_S_A_V_4_4_283               |    49|
|626   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_311           |    49|
|627   |      A_V_4_94_U                       |Conv_S_A_V_4_4_284               |    50|
|628   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_310           |    50|
|629   |      A_V_4_95_U                       |Conv_S_A_V_4_4_285               |    49|
|630   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_309           |    49|
|631   |      A_V_4_96_U                       |Conv_S_A_V_4_4_286               |    62|
|632   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_308           |    62|
|633   |      A_V_4_97_U                       |Conv_S_A_V_4_4_287               |    49|
|634   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_307           |    49|
|635   |      A_V_4_98_U                       |Conv_S_A_V_4_4_288               |    50|
|636   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_306           |    50|
|637   |      A_V_4_99_U                       |Conv_S_A_V_4_4_289               |    49|
|638   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram_305           |    49|
|639   |      A_V_4_9_U                        |Conv_S_A_V_4_4_290               |    49|
|640   |        Conv_S_A_V_4_4_ram_U           |Conv_S_A_V_4_4_ram               |    49|
|641   |      B_V_4_0_U                        |Conv_S_B_V_4_0                   |     2|
|642   |        Conv_S_B_V_4_0_ram_U           |Conv_S_B_V_4_0_ram_304           |     2|
|643   |      B_V_4_1_U                        |Conv_S_B_V_4_0_291               |     4|
|644   |        Conv_S_B_V_4_0_ram_U           |Conv_S_B_V_4_0_ram_303           |     4|
|645   |      B_V_4_2_U                        |Conv_S_B_V_4_0_292               |     4|
|646   |        Conv_S_B_V_4_0_ram_U           |Conv_S_B_V_4_0_ram_302           |     4|
|647   |      B_V_4_3_U                        |Conv_S_B_V_4_0_293               |     2|
|648   |        Conv_S_B_V_4_0_ram_U           |Conv_S_B_V_4_0_ram_301           |     2|
|649   |      B_V_4_4_U                        |Conv_S_B_V_4_0_294               |     4|
|650   |        Conv_S_B_V_4_0_ram_U           |Conv_S_B_V_4_0_ram               |     4|
|651   |      bias_V_6_U                       |Conv_S_bias_V_6                  |    56|
|652   |        Conv_S_bias_V_6_ram_U          |Conv_S_bias_V_6_ram              |    56|
|653   |      ultra_mul_32s_32sbkb_U12         |ultra_mul_32s_32sbkb_295         |    37|
|654   |        ultra_mul_32s_32sbkb_MulnS_0_U |ultra_mul_32s_32sbkb_MulnS_0_300 |    37|
|655   |      ultra_mul_36ns_34dEe_U13         |ultra_mul_36ns_34dEe_296         |    57|
|656   |        ultra_mul_36ns_34dEe_MulnS_1_U |ultra_mul_36ns_34dEe_MulnS_1_299 |    57|
|657   |      ultra_mul_mul_16sfYi_U21         |ultra_mul_mul_16sfYi_297         |     6|
|658   |        ultra_mul_mul_16sfYi_DSP48_2_U |ultra_mul_mul_16sfYi_DSP48_2_298 |     6|
|659   |    Conv_U0                            |Conv                             |  3816|
|660   |      A_V_3_0_U                        |Conv_A_V_3_2                     |    55|
|661   |        Conv_A_V_3_2_ram_U             |Conv_A_V_3_2_ram_37              |    55|
|662   |      A_V_3_1_U                        |Conv_A_V_3_2_16                  |    69|
|663   |        Conv_A_V_3_2_ram_U             |Conv_A_V_3_2_ram_36              |    69|
|664   |      A_V_3_2_U                        |Conv_A_V_3_2_17                  |    85|
|665   |        Conv_A_V_3_2_ram_U             |Conv_A_V_3_2_ram_35              |    85|
|666   |      A_V_3_3_U                        |Conv_A_V_3_2_18                  |    52|
|667   |        Conv_A_V_3_2_ram_U             |Conv_A_V_3_2_ram_34              |    52|
|668   |      A_V_3_4_U                        |Conv_A_V_3_2_19                  |    52|
|669   |        Conv_A_V_3_2_ram_U             |Conv_A_V_3_2_ram_33              |    52|
|670   |      A_V_3_5_U                        |Conv_A_V_3_2_20                  |    29|
|671   |        Conv_A_V_3_2_ram_U             |Conv_A_V_3_2_ram_32              |    29|
|672   |      A_V_3_6_U                        |Conv_A_V_3_2_21                  |    22|
|673   |        Conv_A_V_3_2_ram_U             |Conv_A_V_3_2_ram                 |    22|
|674   |      B_V_3_0_U                        |Conv_1_B_V_2_0                   |    18|
|675   |        Conv_1_B_V_2_0_ram_U           |Conv_1_B_V_2_0_ram_31            |    18|
|676   |      B_V_3_1_U                        |Conv_1_B_V_2_0_22                |    31|
|677   |        Conv_1_B_V_2_0_ram_U           |Conv_1_B_V_2_0_ram_30            |    31|
|678   |      B_V_3_2_U                        |Conv_1_B_V_2_0_23                |    36|
|679   |        Conv_1_B_V_2_0_ram_U           |Conv_1_B_V_2_0_ram               |    36|
|680   |      bias_V_7_U                       |Conv_3_bias_V                    |    56|
|681   |        Conv_3_bias_V_ram_U            |Conv_3_bias_V_ram                |    56|
|682   |      ultra_mul_32s_32sbkb_U97         |ultra_mul_32s_32sbkb_24          |    37|
|683   |        ultra_mul_32s_32sbkb_MulnS_0_U |ultra_mul_32s_32sbkb_MulnS_0_29  |    37|
|684   |      ultra_mul_36ns_34dEe_U98         |ultra_mul_36ns_34dEe_25          |    57|
|685   |        ultra_mul_36ns_34dEe_MulnS_1_U |ultra_mul_36ns_34dEe_MulnS_1_28  |    57|
|686   |      ultra_mul_mul_16sfYi_U110        |ultra_mul_mul_16sfYi_26          |     7|
|687   |        ultra_mul_mul_16sfYi_DSP48_2_U |ultra_mul_mul_16sfYi_DSP48_2_27  |     7|
|688   |    FC_128_8_U0                        |FC_128_8_s                       |  1617|
|689   |      bias_V_11_U                      |FC_128_8_s_bias_VUhA             |    54|
|690   |        FC_128_8_s_bias_VUhA_ram_U     |FC_128_8_s_bias_VUhA_ram         |    54|
|691   |      ultra_mul_32s_32sbkb_U147        |ultra_mul_32s_32sbkb_10          |    37|
|692   |        ultra_mul_32s_32sbkb_MulnS_0_U |ultra_mul_32s_32sbkb_MulnS_0_15  |    37|
|693   |      ultra_mul_36ns_34dEe_U150        |ultra_mul_36ns_34dEe_11          |    57|
|694   |        ultra_mul_36ns_34dEe_MulnS_1_U |ultra_mul_36ns_34dEe_MulnS_1_14  |    57|
|695   |      ultra_mul_mul_16sfYi_U154        |ultra_mul_mul_16sfYi_12          |     5|
|696   |        ultra_mul_mul_16sfYi_DSP48_2_U |ultra_mul_mul_16sfYi_DSP48_2_13  |     5|
|697   |    FC_144_128_U0                      |FC_144_128_s                     |  1705|
|698   |      bias_V_10_U                      |FC_144_128_s_biaszec             |    58|
|699   |        FC_144_128_s_biaszec_ram_U     |FC_144_128_s_biaszec_ram         |    58|
|700   |      ultra_mul_32s_32sbkb_U132        |ultra_mul_32s_32sbkb_8           |    37|
|701   |        ultra_mul_32s_32sbkb_MulnS_0_U |ultra_mul_32s_32sbkb_MulnS_0_9   |    37|
|702   |      ultra_mul_36ns_34dEe_U135        |ultra_mul_36ns_34dEe             |    57|
|703   |        ultra_mul_36ns_34dEe_MulnS_1_U |ultra_mul_36ns_34dEe_MulnS_1     |    57|
|704   |      ultra_mul_mul_16sfYi_U139        |ultra_mul_mul_16sfYi             |     5|
|705   |        ultra_mul_mul_16sfYi_DSP48_2_U |ultra_mul_mul_16sfYi_DSP48_2     |     5|
|706   |    Pool_16_63_3_0_U0                  |Pool_16_63_3_0_s                 |  1193|
|707   |      ultra_mul_32s_32sbkb_U32         |ultra_mul_32s_32sbkb             |    37|
|708   |        ultra_mul_32s_32sbkb_MulnS_0_U |ultra_mul_32s_32sbkb_MulnS_0     |    37|
|709   |      ultra_urem_4ns_3nxdS_U33         |ultra_urem_4ns_3nxdS             |    34|
|710   |        ultra_urem_4ns_3nxdS_div_U     |ultra_urem_4ns_3nxdS_div         |    34|
|711   |          ultra_urem_4ns_3nxdS_div_u_0 |ultra_urem_4ns_3nxdS_div_u       |    30|
|712   |    connect_0_V_V_U                    |fifo_w16_d1024_A                 |   137|
|713   |    connect_1_V_V_U                    |fifo_w16_d1024_A_0               |   137|
|714   |    connect_2_V_V_U                    |fifo_w16_d1024_A_1               |   141|
|715   |    connect_3_V_V_U                    |fifo_w16_d1024_A_2               |   134|
|716   |    connect_4_V_V_U                    |fifo_w16_d1024_A_3               |   134|
|717   |    connect_5_V_V_U                    |fifo_w16_d1024_A_4               |   136|
|718   |    connect_6_V_V_U                    |fifo_w16_d1024_A_5               |   140|
|719   |    connect_7_V_V_U                    |fifo_w16_d1024_A_6               |   139|
|720   |    connect_8_V_V_U                    |fifo_w16_d1024_A_7               |   155|
|721   |    start_for_AXI_DMAZio_U             |start_for_AXI_DMAZio             |    10|
|722   |    start_for_Conv_1_U0_U              |start_for_Conv_1_U0              |    11|
|723   |    start_for_Conv_2_U0_U              |start_for_Conv_2_U0              |    10|
|724   |    start_for_Conv_3_U0_U              |start_for_Conv_3_U0              |     9|
|725   |    start_for_Conv_S_U0_U              |start_for_Conv_S_U0              |     9|
|726   |    start_for_Conv_U0_U                |start_for_Conv_U0                |    10|
|727   |    start_for_FC_128_Yie_U             |start_for_FC_128_Yie             |    10|
|728   |    start_for_FC_144_Xh4_U             |start_for_FC_144_Xh4             |    10|
|729   |    start_for_Pool_16WhU_U             |start_for_Pool_16WhU             |    13|
+------+---------------------------------------+---------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:06:42 ; elapsed = 00:09:00 . Memory (MB): peak = 1468.273 ; gain = 1085.934
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 690 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:05:41 ; elapsed = 00:08:15 . Memory (MB): peak = 1468.273 ; gain = 524.730
Synthesis Optimization Complete : Time (s): cpu = 00:06:43 ; elapsed = 00:09:03 . Memory (MB): peak = 1468.273 ; gain = 1085.934
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5950 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 4 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4176 instances were transformed.
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E, RAMS64E): 16 instances
  RAM16X1S => RAM32X1S (RAMS32): 48 instances
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 4064 instances
  RAM32X1S => RAM32X1S (RAMS32): 32 instances
  RAM64X1S => RAM64X1S (RAMS64E): 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
884 Infos, 531 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:07:06 ; elapsed = 00:09:30 . Memory (MB): peak = 1468.273 ; gain = 1097.402
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'E:/PYNQ-CNN-ATTEMPT/Ultrasound-Image-Classification-CNN/PL_ULTRA/PL_ULTRA.runs/ultra_ultra_0_0_synth_1/ultra_ultra_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1468.273 ; gain = 0.000
write_verilog: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1468.273 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1468.273 ; gain = 0.000
