// Seed: 302620810
module module_0 (
    output tri id_0,
    input tri1 id_1,
    input supply1 id_2,
    input supply0 id_3,
    output wand id_4,
    input wor id_5,
    output wire id_6,
    output wire id_7,
    input wand id_8,
    input tri1 id_9,
    input wire id_10
);
  wire id_12;
endmodule
module module_1 (
    input tri0 id_0,
    input supply0 id_1,
    input wire id_2
    , id_16,
    input uwire id_3,
    output uwire id_4,
    input uwire id_5,
    input supply1 id_6,
    input tri1 id_7,
    input tri id_8,
    output logic id_9,
    input supply0 id_10,
    input tri id_11,
    output wor id_12,
    output wire id_13,
    output tri id_14
);
  wire id_17;
  wire id_18;
  initial begin
    id_9 <= 1;
  end
  tri1 id_19 = 1;
  assign id_12 = 1;
  module_0(
      id_4, id_10, id_6, id_5, id_4, id_3, id_4, id_14, id_2, id_3, id_8
  );
endmodule
