// <copyright file="NewInstructionsTests.cs" company="Bad Mango Solutions">
// Copyright (c) Bad Mango Solutions. All rights reserved.
// </copyright>

namespace BadMango.Emulator.Tests;

using Core.Cpu;

using Emulation.Cpu;

using TestHelpers;

/// <summary>
/// Comprehensive unit tests for newly implemented 65C02 instructions.
/// </summary>
[TestFixture]
public class NewInstructionsTests : CpuTestBase
{
    private const ProcessorStatusFlags FlagC = ProcessorStatusFlags.C;
    private const ProcessorStatusFlags FlagZ = ProcessorStatusFlags.Z;
    private const ProcessorStatusFlags FlagI = ProcessorStatusFlags.I;
    private const ProcessorStatusFlags FlagD = ProcessorStatusFlags.D;
    private const ProcessorStatusFlags FlagV = ProcessorStatusFlags.V;
    private const ProcessorStatusFlags FlagN = ProcessorStatusFlags.N;

    /// <summary>
    /// Sets up test environment.
    /// </summary>
    [SetUp]
    public void Setup()
    {
    }

    #region Register Transfer Tests

    /// <summary>
    /// Verifies TAX transfers accumulator to X and sets flags.
    /// </summary>
    [Test]
    public void TAX_TransfersAccumulatorToX()
    {
        // Arrange
        SetupCpu(pc: 0x1000, a: 0x42, x: 0x00, p: 0, cycles: 10);

        // Act
        var handler = Instructions.TAX(AddressingModes.Implied);
        handler(Cpu);

        // Assert
        Assert.That(Cpu.Registers.X.GetByte(), Is.EqualTo(0x42));
        Assert.That(Cpu.Registers.P & FlagZ, Is.EqualTo((ProcessorStatusFlags)0), "Zero flag should be clear");
        Assert.That(Cpu.Registers.P & FlagN, Is.EqualTo((ProcessorStatusFlags)0), "Negative flag should be clear");
    }

    /// <summary>
    /// Verifies TAY transfers RegisterAccumulator to Y with zero flag.
    /// </summary>
    [Test]
    public void TAY_TransfersZeroAndSetsZeroFlag()
    {
        // Arrange
        SetupCpu(pc: 0x1000, a: 0x00, y: 0xFF, p: 0, cycles: 10);

        // Act
        var handler = Instructions.TAY(AddressingModes.Implied);
        handler(Cpu);

        // Assert
        Assert.That(Cpu.Registers.Y.GetByte(), Is.EqualTo(0x00));
        Assert.That(Cpu.Registers.P & FlagZ, Is.EqualTo(FlagZ), "Zero flag should be set");
    }

    /// <summary>
    /// Verifies TXA transfers X to RegisterAccumulator with negative flag.
    /// </summary>
    [Test]
    public void TXA_TransfersNegativeValue()
    {
        // Arrange
        SetupCpu(pc: 0x1000, a: 0x00, x: 0x80, p: 0, cycles: 10, compat: true);

        // Act
        var handler = Instructions.TXA(AddressingModes.Implied);
        handler(Cpu);

        // Assert
        Assert.That(Cpu.Registers.A.GetByte(), Is.EqualTo(0x80));
        Assert.That(Cpu.Registers.P & FlagN, Is.EqualTo(FlagN), "Negative flag should be set");
    }

    /// <summary>
    /// Verifies TYA transfers Y to RegisterAccumulator.
    /// </summary>
    [Test]
    public void TYA_TransfersYToAccumulator()
    {
        // Arrange
        SetupCpu(pc: 0x1000, a: 0x00, y: 0x55, p: 0, cycles: 10);

        // Act
        var handler = Instructions.TYA(AddressingModes.Implied);
        handler(Cpu);

        // Assert
        Assert.That(Cpu.Registers.A.GetByte(), Is.EqualTo(0x55));
    }

    /// <summary>
    /// Verifies TXS transfers X to SP without affecting flags.
    /// </summary>
    [Test]
    public void TXS_TransfersXToStackPointer()
    {
        // Arrange
        SetupCpu(pc: 0x1000, x: 0xAB, sp: 0xFF, p: FlagZ | FlagN, cycles: 10);

        // Act
        var handler = Instructions.TXS(AddressingModes.Implied);
        handler(Cpu);

        // Assert
        Assert.That(Cpu.Registers.SP.GetByte(), Is.EqualTo(0xAB));
        Assert.That(Cpu.Registers.P, Is.EqualTo(FlagZ | FlagN), "Flags should not be affected");
    }

    /// <summary>
    /// Verifies TSX transfers SP to X and sets flags.
    /// </summary>
    [Test]
    public void TSX_TransfersStackPointerToX()
    {
        // Arrange
        SetupCpu(pc: 0x1000, x: 0x00, sp: 0x00, p: 0, cycles: 10);

        // Act
        var handler = Instructions.TSX(AddressingModes.Implied);
        handler(Cpu);

        // Assert
        Assert.That(Cpu.Registers.X.GetByte(), Is.EqualTo(0x00));
        Assert.That(Cpu.Registers.P & FlagZ, Is.EqualTo(FlagZ), "Zero flag should be set");
    }

    #endregion

    #region Stack Operation Tests

    /// <summary>
    /// Verifies PHA pushes accumulator to stack.
    /// </summary>
    [Test]
    public void PHA_PushesAccumulatorToStack()
    {
        // Arrange
        SetupCpu(pc: 0x1000, a: 0x42, sp: 0xFF, p: 0, cycles: 10);

        // Act
        var handler = Instructions.PHA(AddressingModes.Implied);
        handler(Cpu);

        // Assert
        Assert.That(Cpu.Registers.SP.GetByte(), Is.EqualTo(0xFE));
        Assert.That(Read(0x01FF), Is.EqualTo(0x42));
    }

    /// <summary>
    /// Verifies PLA pulls accumulator from stack.
    /// </summary>
    [Test]
    public void PLA_PullsAccumulatorFromStack()
    {
        // Arrange
        Write(0x01FF, 0x42);
        SetupCpu(pc: 0x1000, a: 0x00, sp: 0xFE, p: 0, cycles: 10);

        // Act
        var handler = Instructions.PLA(AddressingModes.Implied);
        handler(Cpu);

        // Assert
        Assert.That(Cpu.Registers.SP.GetByte(), Is.EqualTo(0xFF));
        Assert.That(Cpu.Registers.A.GetByte(), Is.EqualTo(0x42));
    }

    /// <summary>
    /// Verifies PHP pushes processor status with B flag.
    /// </summary>
    [Test]
    public void PHP_PushesProcessorStatusWithBFlag()
    {
        // Arrange
        SetupCpu(pc: 0x1000, a: 0x00, sp: 0xFF, p: FlagC | FlagZ, cycles: 10);

        // Act
        var handler = Instructions.PHP(AddressingModes.Implied);
        handler(Cpu);

        // Assert
        Assert.That(Cpu.Registers.SP.GetByte(), Is.EqualTo(0xFE));
        Assert.That(Read(0x01FF), Is.EqualTo((byte)(FlagC | FlagZ | ProcessorStatusFlags.B))); // B flag should be set
    }

    /// <summary>
    /// Verifies PLP pulls processor status from stack.
    /// </summary>
    [Test]
    public void PLP_PullsProcessorStatusFromStack()
    {
        // Arrange
        Write(0x01FF, (byte)(FlagC | FlagN));
        SetupCpu(pc: 0x1000, a: 0x00, sp: 0xFE, p: 0, cycles: 10);

        // Act
        var handler = Instructions.PLP(AddressingModes.Implied);
        handler(Cpu);

        // Assert
        Assert.That(Cpu.Registers.SP.GetByte(), Is.EqualTo(0xFF));
        Assert.That(Cpu.Registers.P, Is.EqualTo(FlagC | FlagN));
    }

    #endregion

    #region Comparison Tests

    /// <summary>
    /// Verifies CMP sets carry when RegisterAccumulator >= value.
    /// </summary>
    [Test]
    public void CMP_SetsCarryWhenAGreaterOrEqual()
    {
        // Arrange
        Write(0x1000, 0x42);
        SetupCpu(pc: 0x1000, a: 0x42, p: 0, cycles: 10);

        // Act
        var handler = Instructions.CMP(AddressingModes.Immediate);
        handler(Cpu);

        // Assert
        Assert.That(Cpu.Registers.P & FlagC, Is.EqualTo(FlagC), "Carry should be set");
        Assert.That(Cpu.Registers.P & FlagZ, Is.EqualTo(FlagZ), "Zero should be set");
    }

    /// <summary>
    /// Verifies CMP clears carry when RegisterAccumulator less than value.
    /// </summary>
    [Test]
    public void CMP_ClearsCarryWhenALessThan()
    {
        // Arrange
        Write(0x1000, 0x50);
        SetupCpu(pc: 0x1000, a: 0x42, p: FlagC, cycles: 10);

        // Act
        var handler = Instructions.CMP(AddressingModes.Immediate);
        handler(Cpu);

        // Assert
        Assert.That(Cpu.Registers.P & FlagC, Is.EqualTo((ProcessorStatusFlags)0), "Carry should be clear");
        Assert.That(Cpu.Registers.P & FlagN, Is.EqualTo(FlagN), "Negative should be set");
    }

    /// <summary>
    /// Verifies CPX compares X register.
    /// </summary>
    [Test]
    public void CPX_ComparesXRegister()
    {
        // Arrange
        Write(0x1000, 0x20);
        SetupCpu(pc: 0x1000, x: 0x30, p: 0, cycles: 10);

        // Act
        var handler = Instructions.CPX(AddressingModes.Immediate);
        handler(Cpu);

        // Assert
        Assert.That(Cpu.Registers.P & FlagC, Is.EqualTo(FlagC), "Carry should be set");
    }

    /// <summary>
    /// Verifies CPY compares Y register.
    /// </summary>
    [Test]
    public void CPY_ComparesYRegister()
    {
        // Arrange
        Write(0x1000, 0x40);
        SetupCpu(pc: 0x1000, y: 0x40, p: 0, cycles: 10);

        // Act
        var handler = Instructions.CPY(AddressingModes.Immediate);
        handler(Cpu);

        // Assert
        Assert.That(Cpu.Registers.P & FlagC, Is.EqualTo(FlagC), "Carry should be set");
        Assert.That(Cpu.Registers.P & FlagZ, Is.EqualTo(FlagZ), "Zero should be set");
    }

    #endregion

    #region Branch Tests

    /// <summary>
    /// Verifies BCC branches when carry is clear.
    /// </summary>
    [Test]
    public void BCC_BranchesWhenCarryClear()
    {
        // Arrange
        Write(0x1000, 0x10); // Offset +16
        SetupCpu(pc: 0x1000, p: 0, cycles: 10);

        // Act
        var handler = Instructions.BCC(AddressingModes.Relative);
        handler(Cpu);

        // Assert
        Assert.That(Cpu.Registers.PC.GetWord(), Is.EqualTo(0x1011)); // 0x1001 + 0x10
    }

    /// <summary>
    /// Verifies BCC does not branch when carry is set.
    /// </summary>
    [Test]
    public void BCC_DoesNotBranchWhenCarrySet()
    {
        // Arrange
        Write(0x1000, 0x10);
        SetupCpu(pc: 0x1000, p: FlagC, cycles: 10);
        ushort originalPC = Cpu.Registers.PC.GetWord();

        // Act
        var handler = Instructions.BCC(AddressingModes.Relative);
        handler(Cpu);

        // Assert - PC should only advance by the addressing mode (1 byte for relative)
        Assert.That(Cpu.Registers.PC.GetWord(), Is.EqualTo((ushort)(originalPC + 1)));
    }

    /// <summary>
    /// Verifies BEQ branches when zero is set.
    /// </summary>
    [Test]
    public void BEQ_BranchesWhenZeroSet()
    {
        // Arrange
        Write(0x1000, 0x05);
        SetupCpu(pc: 0x1000, p: FlagZ, cycles: 10);

        // Act
        var handler = Instructions.BEQ(AddressingModes.Relative);
        handler(Cpu);

        // Assert
        Assert.That(Cpu.Registers.PC.GetWord(), Is.EqualTo(0x1006)); // 0x1001 + 0x05
    }

    /// <summary>
    /// Verifies BNE branches when zero is clear.
    /// </summary>
    [Test]
    public void BNE_BranchesWhenZeroClear()
    {
        // Arrange
        Write(0x1000, 0xFE); // -2 in signed byte
        SetupCpu(pc: 0x1000, p: 0, cycles: 10);

        // Act
        var handler = Instructions.BNE(AddressingModes.Relative);
        handler(Cpu);

        // Assert
        Assert.That(Cpu.Registers.PC.GetWord(), Is.EqualTo(0x0FFF)); // 0x1001 + (-2)
    }

    /// <summary>
    /// Verifies BRA always branches (65C02 specific).
    /// </summary>
    [Test]
    public void BRA_AlwaysBranches()
    {
        // Arrange
        Write(0x1000, 0x20); // Offset +32
        SetupCpu(pc: 0x1000, p: (ProcessorStatusFlags)0xFF, cycles: 10); // All flags set

        // Act
        var handler = Instructions.BRA(AddressingModes.Relative);
        handler(Cpu);

        // Assert
        Assert.That(Cpu.Registers.PC.GetWord(), Is.EqualTo(0x1021)); // 0x1001 + 0x20
    }

    /// <summary>
    /// Verifies BRA branches backward.
    /// </summary>
    [Test]
    public void BRA_BranchesBackward()
    {
        // Arrange
        Write(0x1000, 0xF0); // -16 in signed byte
        SetupCpu(pc: 0x1000, p: 0, cycles: 10);

        // Act
        var handler = Instructions.BRA(AddressingModes.Relative);
        handler(Cpu);

        // Assert
        Assert.That(Cpu.Registers.PC.GetWord(), Is.EqualTo(0x0FF1)); // 0x1001 + (-16)
    }

    #endregion

    #region Arithmetic Tests

    /// <summary>
    /// Verifies ADC adds with carry in binary mode.
    /// </summary>
    [Test]
    public void ADC_AddsWithCarryBinaryMode()
    {
        // Arrange
        Write(0x1000, 0x42);
        SetupCpu(pc: 0x1000, a: 0x10, p: FlagC, cycles: 10);

        // Act
        var handler = Instructions.ADC(AddressingModes.Immediate);
        handler(Cpu);

        // Assert
        Assert.That(Cpu.Registers.A.GetByte(), Is.EqualTo(0x53)); // 0x10 + 0x42 + 1
    }

    /// <summary>
    /// Verifies ADC sets overflow flag correctly.
    /// </summary>
    [Test]
    public void ADC_SetsOverflowFlag()
    {
        // Arrange
        Write(0x1000, 0x7F);
        SetupCpu(pc: 0x1000, a: 0x01, p: 0, cycles: 10);

        // Act
        var handler = Instructions.ADC(AddressingModes.Immediate);
        handler(Cpu);

        // Assert
        Assert.That(Cpu.Registers.A.GetByte(), Is.EqualTo(0x80));
        Assert.That(Cpu.Registers.P & FlagV, Is.EqualTo(FlagV), "Overflow should be set");
    }

    /// <summary>
    /// Verifies SBC subtracts with borrow in binary mode.
    /// </summary>
    [Test]
    public void SBC_SubtractsWithBorrowBinaryMode()
    {
        // Arrange
        Write(0x1000, 0x10);
        SetupCpu(pc: 0x1000, a: 0x50, p: FlagC, cycles: 10);

        // Act
        var handler = Instructions.SBC(AddressingModes.Immediate);
        handler(Cpu);

        // Assert
        Assert.That(Cpu.Registers.A.GetByte(), Is.EqualTo(0x40)); // 0x50 - 0x10 - 0
    }

    /// <summary>
    /// Verifies INX increments X register.
    /// </summary>
    [Test]
    public void INX_IncrementsXRegister()
    {
        // Arrange
        SetupCpu(pc: 0x1000, x: 0x42, p: 0, cycles: 10);

        // Act
        var handler = Instructions.INX(AddressingModes.Implied);
        handler(Cpu);

        // Assert
        Assert.That(Cpu.Registers.X.GetByte(), Is.EqualTo(0x43));
    }

    /// <summary>
    /// Verifies INY increments Y register and wraps.
    /// </summary>
    [Test]
    public void INY_IncrementsAndWraps()
    {
        // Arrange
        SetupCpu(pc: 0x1000, y: 0xFF, p: 0, cycles: 10);

        // Act
        var handler = Instructions.INY(AddressingModes.Implied);
        handler(Cpu);

        // Assert
        Assert.That(Cpu.Registers.Y.GetByte(), Is.EqualTo(0x00));
        Assert.That(Cpu.Registers.P & FlagZ, Is.EqualTo(FlagZ), "Zero flag should be set");
    }

    /// <summary>
    /// Verifies DEX decrements X register.
    /// </summary>
    [Test]
    public void DEX_DecrementsXRegister()
    {
        // Arrange
        SetupCpu(pc: 0x1000, x: 0x01, p: 0, cycles: 10);

        // Act
        var handler = Instructions.DEX(AddressingModes.Implied);
        handler(Cpu);

        // Assert
        Assert.That(Cpu.Registers.X.GetByte(), Is.EqualTo(0x00));
        Assert.That(Cpu.Registers.P & FlagZ, Is.EqualTo(FlagZ), "Zero flag should be set");
    }

    /// <summary>
    /// Verifies INC increments memory.
    /// </summary>
    [Test]
    public void INC_IncrementsMemory()
    {
        // Arrange
        Write(0x50, 0x42);
        Write(0x1000, 0x50);
        SetupCpu(pc: 0x1000, p: 0, cycles: 10);

        // Act
        var handler = Instructions.INC(AddressingModes.ZeroPage);
        handler(Cpu);

        // Assert
        Assert.That(Read(0x50), Is.EqualTo(0x43));
    }

    /// <summary>
    /// Verifies DEC decrements memory.
    /// </summary>
    [Test]
    public void DEC_DecrementsMemory()
    {
        // Arrange
        Write(0x50, 0x01);
        Write(0x1000, 0x50);
        SetupCpu(pc: 0x1000, p: 0, cycles: 10);

        // Act
        var handler = Instructions.DEC(AddressingModes.ZeroPage);
        handler(Cpu);

        // Assert
        Assert.That(Read(0x50), Is.EqualTo(0x00));
        Assert.That(Cpu.Registers.P & FlagZ, Is.EqualTo(FlagZ), "Zero flag should be set");
    }

    #endregion

    #region Logical Operation Tests

    /// <summary>
    /// Verifies AND performs logical AND.
    /// </summary>
    [Test]
    public void AND_PerformsLogicalAND()
    {
        // Arrange
        Write(0x1000, 0x0F);
        SetupCpu(pc: 0x1000, a: 0xFF, p: 0, cycles: 10);

        // Act
        var handler = Instructions.AND(AddressingModes.Immediate);
        handler(Cpu);

        // Assert
        Assert.That(Cpu.Registers.A.GetByte(), Is.EqualTo(0x0F));
    }

    /// <summary>
    /// Verifies ORA performs logical OR.
    /// </summary>
    [Test]
    public void ORA_PerformsLogicalOR()
    {
        // Arrange
        Write(0x1000, 0x0F);
        SetupCpu(pc: 0x1000, a: 0xF0, p: 0, cycles: 10);

        // Act
        var handler = Instructions.ORA(AddressingModes.Immediate);
        handler(Cpu);

        // Assert
        Assert.That(Cpu.Registers.A.GetByte(), Is.EqualTo(0xFF));
    }

    /// <summary>
    /// Verifies EOR performs exclusive OR.
    /// </summary>
    [Test]
    public void EOR_PerformsExclusiveOR()
    {
        // Arrange
        Write(0x1000, 0xFF);
        SetupCpu(pc: 0x1000, a: 0xFF, p: 0, cycles: 10);

        // Act
        var handler = Instructions.EOR(AddressingModes.Immediate);
        handler(Cpu);

        // Assert
        Assert.That(Cpu.Registers.A.GetByte(), Is.EqualTo(0x00));
        Assert.That(Cpu.Registers.P & FlagZ, Is.EqualTo(FlagZ), "Zero flag should be set");
    }

    /// <summary>
    /// Verifies BIT tests bits and sets flags.
    /// </summary>
    [Test]
    public void BIT_TestsBitsAndSetsFlags()
    {
        // Arrange
        Write(0x50, 0xC0); // Bits 7 and 6 set
        Write(0x1000, 0x50);
        SetupCpu(pc: 0x1000, a: 0xFF, p: 0, cycles: 10);

        // Act
        var handler = Instructions.BIT(AddressingModes.ZeroPage);
        handler(Cpu);

        // Assert
        Assert.That(Cpu.Registers.P & FlagN, Is.EqualTo(FlagN), "Negative flag should be set from bit 7");
        Assert.That(Cpu.Registers.P & FlagV, Is.EqualTo(FlagV), "Overflow flag should be set from bit 6");
        Assert.That(Cpu.Registers.P & FlagZ, Is.EqualTo((ProcessorStatusFlags)0), "Zero flag should be clear (RegisterAccumulator & M != 0)");
    }

    #endregion

    #region Shift and Rotate Tests

    /// <summary>
    /// Verifies ASL shifts accumulator left.
    /// </summary>
    [Test]
    public void ASL_ShiftsAccumulatorLeft()
    {
        // Arrange
        SetupCpu(pc: 0x1000, a: 0x42, p: 0, cycles: 10);

        // Act
        var handler = Instructions.ASLa(AddressingModes.Accumulator);
        handler(Cpu);

        // Assert
        Assert.That(Cpu.Registers.A.GetByte(), Is.EqualTo(0x84));
        Assert.That(Cpu.Registers.P & FlagC, Is.EqualTo((ProcessorStatusFlags)0), "Carry should be clear");
    }

    /// <summary>
    /// Verifies ASL sets carry from bit 7.
    /// </summary>
    [Test]
    public void ASL_SetsCarryFromBit7()
    {
        // Arrange
        SetupCpu(pc: 0x1000, a: 0x80, p: 0, cycles: 10);

        // Act
        var handler = Instructions.ASLa(AddressingModes.Accumulator);
        handler(Cpu);

        // Assert
        Assert.That(Cpu.Registers.A.GetByte(), Is.EqualTo(0x00));
        Assert.That(Cpu.Registers.P & FlagC, Is.EqualTo(FlagC), "Carry should be set");
        Assert.That(Cpu.Registers.P & FlagZ, Is.EqualTo(FlagZ), "Zero should be set");
    }

    /// <summary>
    /// Verifies LSR shifts accumulator right.
    /// </summary>
    [Test]
    public void LSR_ShiftsAccumulatorRight()
    {
        // Arrange
        SetupCpu(pc: 0x1000, a: 0x42, p: 0, cycles: 10);

        // Act
        var handler = Instructions.LSRa(AddressingModes.Accumulator);
        handler(Cpu);

        // Assert
        Assert.That(Cpu.Registers.A.GetByte(), Is.EqualTo(0x21));
        Assert.That(Cpu.Registers.P & FlagC, Is.EqualTo((ProcessorStatusFlags)0), "Carry should be clear");
    }

    /// <summary>
    /// Verifies ROL rotates left through carry.
    /// </summary>
    [Test]
    public void ROL_RotatesLeftThroughCarry()
    {
        // Arrange
        SetupCpu(pc: 0x1000, a: 0x42, p: FlagC, cycles: 10);

        // Act
        var handler = Instructions.ROLa(AddressingModes.Accumulator);
        handler(Cpu);

        // Assert
        Assert.That(Cpu.Registers.A.GetByte(), Is.EqualTo(0x85)); // 0x42 << 1 | 1
        Assert.That(Cpu.Registers.P & FlagC, Is.EqualTo((ProcessorStatusFlags)0), "Carry should be clear");
    }

    /// <summary>
    /// Verifies ROR rotates right through carry.
    /// </summary>
    [Test]
    public void ROR_RotatesRightThroughCarry()
    {
        // Arrange
        SetupCpu(pc: 0x1000, a: 0x42, p: FlagC, cycles: 10);

        // Act
        var handler = Instructions.RORa(AddressingModes.Accumulator);
        handler(Cpu);

        // Assert
        Assert.That(Cpu.Registers.A.GetByte(), Is.EqualTo(0xA1)); // 0x80 | (0x42 >> 1)
        Assert.That(Cpu.Registers.P & FlagC, Is.EqualTo((ProcessorStatusFlags)0), "Carry should be clear");
    }

    #endregion

    #region Jump and Subroutine Tests

    /// <summary>
    /// Verifies JMP jumps to absolute address.
    /// </summary>
    [Test]
    public void JMP_JumpsToAbsoluteAddress()
    {
        // Arrange
        WriteWord(0x1000, 0x2000);
        SetupCpu(pc: 0x1000, p: 0, cycles: 10);

        // Act
        var handler = Instructions.JMP(AddressingModes.Absolute);
        handler(Cpu);

        // Assert
        Assert.That(Cpu.Registers.PC.GetWord(), Is.EqualTo(0x2000));
    }

    /// <summary>
    /// Verifies JSR pushes return address and jumps.
    /// </summary>
    [Test]
    public void JSR_PushesReturnAddressAndJumps()
    {
        // Arrange
        WriteWord(0x1000, 0x2000);
        SetupCpu(pc: 0x1000, sp: 0xFF, p: 0, cycles: 10);

        // Act
        var handler = Instructions.JSR(AddressingModes.Absolute);
        handler(Cpu);

        // Assert
        Assert.That(Cpu.Registers.PC.GetWord(), Is.EqualTo(0x2000));
        Assert.That(Cpu.Registers.SP.GetByte(), Is.EqualTo(0xFD));
        ushort returnAddr = (ushort)((Read(0x01FF) << 8) | Read(0x01FE));
        Assert.That(returnAddr, Is.EqualTo(0x1001)); // PC - 1 after reading operand
    }

    /// <summary>
    /// Verifies RTS pulls return address and returns.
    /// </summary>
    [Test]
    public void RTS_PullsReturnAddressAndReturns()
    {
        // Arrange
        Write(0x01FE, 0x00);
        Write(0x01FF, 0x20);
        SetupCpu(pc: 0x1000, sp: 0xFD, p: 0, cycles: 10);

        // Act
        var handler = Instructions.RTS(AddressingModes.Implied);
        handler(Cpu);

        // Assert
        Assert.That(Cpu.Registers.PC.GetWord(), Is.EqualTo(0x2001)); // Return address + 1
        Assert.That(Cpu.Registers.SP.GetByte(), Is.EqualTo(0xFF));
    }

    /// <summary>
    /// Verifies RTI pulls status and return address.
    /// </summary>
    [Test]
    public void RTI_PullsStatusAndReturnAddress()
    {
        // Arrange
        Write(0x01FD, (byte)(FlagC | FlagZ));
        Write(0x01FE, 0x00);
        Write(0x01FF, 0x20);
        SetupCpu(pc: 0x1000, sp: 0xFC, p: 0, cycles: 10);

        // Act
        var handler = Instructions.RTI(AddressingModes.Implied);
        handler(Cpu);

        // Assert
        Assert.That(Cpu.Registers.PC.GetWord(), Is.EqualTo(0x2000));
        Assert.That(Cpu.Registers.SP.GetByte(), Is.EqualTo(0xFF));
        Assert.That(Cpu.Registers.P, Is.EqualTo(FlagC | FlagZ));
    }

    #endregion

    #region Store Tests

    /// <summary>
    /// Verifies STX stores X register to memory.
    /// </summary>
    [Test]
    public void STX_StoresXRegisterToMemory()
    {
        // Arrange
        Write(0x1000, 0x50);
        SetupCpu(pc: 0x1000, x: 0x42, p: 0, cycles: 10);

        // Act
        var handler = Instructions.STX(AddressingModes.ZeroPage);
        handler(Cpu);

        // Assert
        Assert.That(Read(0x50), Is.EqualTo(0x42));
    }

    /// <summary>
    /// Verifies STY stores Y register to memory.
    /// </summary>
    [Test]
    public void STY_StoresYRegisterToMemory()
    {
        // Arrange
        Write(0x1000, 0x50);
        SetupCpu(pc: 0x1000, y: 0x55, p: 0, cycles: 10);

        // Act
        var handler = Instructions.STY(AddressingModes.ZeroPage);
        handler(Cpu);

        // Assert
        Assert.That(Read(0x50), Is.EqualTo(0x55));
    }

    #endregion

    #region 65C02-Specific Instruction Tests

    /// <summary>
    /// Verifies STZ stores zero to memory.
    /// </summary>
    [Test]
    public void STZ_StoresZeroToMemory()
    {
        // Arrange
        Write(0x50, 0xFF);
        Write(0x1000, 0x50);
        SetupCpu(pc: 0x1000, p: 0, cycles: 10);

        // Act
        var handler = Instructions.STZ(AddressingModes.ZeroPage);
        handler(Cpu);

        // Assert
        Assert.That(Read(0x50), Is.EqualTo(0x00));
    }

    /// <summary>
    /// Verifies PHX pushes X register to stack.
    /// </summary>
    [Test]
    public void PHX_PushesXRegisterToStack()
    {
        // Arrange
        SetupCpu(pc: 0x1000, x: 0x42, sp: 0xFF, p: 0, cycles: 10);

        // Act
        var handler = Instructions.PHX(AddressingModes.Implied);
        handler(Cpu);

        // Assert
        Assert.That(Cpu.Registers.SP.GetByte(), Is.EqualTo(0xFE));
        Assert.That(Read(0x01FF), Is.EqualTo(0x42));
    }

    /// <summary>
    /// Verifies PLX pulls X register from stack.
    /// </summary>
    [Test]
    public void PLX_PullsXRegisterFromStack()
    {
        // Arrange
        Write(0x01FF, 0x42);
        SetupCpu(pc: 0x1000, x: 0x00, sp: 0xFE, p: 0, cycles: 10);

        // Act
        var handler = Instructions.PLX(AddressingModes.Implied);
        handler(Cpu);

        // Assert
        Assert.That(Cpu.Registers.SP.GetByte(), Is.EqualTo(0xFF));
        Assert.That(Cpu.Registers.X.GetByte(), Is.EqualTo(0x42));
    }

    /// <summary>
    /// Verifies PHY pushes Y register to stack.
    /// </summary>
    [Test]
    public void PHY_PushesYRegisterToStack()
    {
        // Arrange
        SetupCpu(pc: 0x1000, y: 0x55, sp: 0xFF, p: 0, cycles: 10);

        // Act
        var handler = Instructions.PHY(AddressingModes.Implied);
        handler(Cpu);

        // Assert
        Assert.That(Cpu.Registers.SP.GetByte(), Is.EqualTo(0xFE));
        Assert.That(Read(0x01FF), Is.EqualTo(0x55));
    }

    /// <summary>
    /// Verifies PLY pulls Y register from stack.
    /// </summary>
    [Test]
    public void PLY_PullsYRegisterFromStack()
    {
        // Arrange
        Write(0x01FF, 0x55);
        SetupCpu(pc: 0x1000, y: 0x00, sp: 0xFE, p: 0, cycles: 10);

        // Act
        var handler = Instructions.PLY(AddressingModes.Implied);
        handler(Cpu);

        // Assert
        Assert.That(Cpu.Registers.SP.GetByte(), Is.EqualTo(0xFF));
        Assert.That(Cpu.Registers.Y.GetByte(), Is.EqualTo(0x55));
    }

    /// <summary>
    /// Verifies TSB tests and sets bits.
    /// </summary>
    [Test]
    public void TSB_TestsAndSetsBits()
    {
        // Arrange
        Write(0x50, 0x0F);
        Write(0x1000, 0x50);
        SetupCpu(pc: 0x1000, a: 0xF0, p: 0, cycles: 10);

        // Act
        var handler = Instructions.TSB(AddressingModes.ZeroPage);
        handler(Cpu);

        // Assert
        Assert.That(Read(0x50), Is.EqualTo(0xFF)); // 0x0F OR 0xF0
        Assert.That(Cpu.Registers.P & FlagZ, Is.EqualTo(FlagZ), "Zero flag should be set (RegisterAccumulator AND M was 0)");
    }

    /// <summary>
    /// Verifies TSB clears zero flag when bits match.
    /// </summary>
    [Test]
    public void TSB_ClearsZeroFlagWhenBitsMatch()
    {
        // Arrange
        Write(0x50, 0xFF);
        Write(0x1000, 0x50);
        SetupCpu(pc: 0x1000, a: 0x80, p: FlagZ, cycles: 10);

        // Act
        var handler = Instructions.TSB(AddressingModes.ZeroPage);
        handler(Cpu);

        // Assert
        Assert.That(Read(0x50), Is.EqualTo(0xFF)); // 0xFF OR 0x80 = 0xFF
        Assert.That(Cpu.Registers.P & FlagZ, Is.EqualTo((ProcessorStatusFlags)0), "Zero flag should be clear (RegisterAccumulator AND M != 0)");
    }

    /// <summary>
    /// Verifies TRB tests and resets bits.
    /// </summary>
    [Test]
    public void TRB_TestsAndResetsBits()
    {
        // Arrange
        Write(0x50, 0xFF);
        Write(0x1000, 0x50);
        SetupCpu(pc: 0x1000, a: 0xF0, p: 0, cycles: 10);

        // Act
        var handler = Instructions.TRB(AddressingModes.ZeroPage);
        handler(Cpu);

        // Assert
        Assert.That(Read(0x50), Is.EqualTo(0x0F)); // 0xFF AND (NOT 0xF0)
        Assert.That(Cpu.Registers.P & FlagZ, Is.EqualTo((ProcessorStatusFlags)0), "Zero flag should be clear (RegisterAccumulator AND M != 0)");
    }

    /// <summary>
    /// Verifies WAI halts the processor.
    /// </summary>
    [Test]
    public void WAI_HaltsProcessor()
    {
        // Arrange
        SetupCpu(pc: 0x1000, p: 0, cycles: 10);

        // Act
        var handler = Instructions.WAI(AddressingModes.Implied);
        handler(Cpu);

        // Assert
        Assert.That(Cpu.Halted, Is.True, "Processor should be halted");
    }

    /// <summary>
    /// Verifies STP halts the processor.
    /// </summary>
    [Test]
    public void STP_HaltsProcessor()
    {
        // Arrange
        SetupCpu(pc: 0x1000, p: 0, cycles: 10);

        // Act
        var handler = Instructions.STP(AddressingModes.Implied);
        handler(Cpu);

        // Assert
        Assert.That(Cpu.Halted, Is.True, "Processor should be halted");
    }

    #endregion

    #region Decimal-Mode (BCD) ADC/SBC Flag Tests (65C02)

    /// <summary>
    /// Per the checklist: SED; LDA #$09; CLC; ADC #$01 → A=$10, Z=0, N=0, C=0, V=0;
    /// takes one extra cycle over binary mode (65C02 decimal-mode correction).
    /// </summary>
    [Test]
    public void ADC_DecimalMode_NinePlusOne_ProducesBcdTen()
    {
        Write(0x1000, 0x01);
        SetupCpu(pc: 0x1000, a: 0x09, p: FlagD, cycles: 0);

        var handler = Instructions.ADC(AddressingModes.Immediate);
        handler(Cpu);

        Assert.Multiple(() =>
        {
            Assert.That(Cpu.Registers.A.GetByte(), Is.EqualTo(0x10), "BCD 09 + 01 should yield BCD 10");
            Assert.That(Cpu.Registers.P & FlagZ, Is.EqualTo((ProcessorStatusFlags)0), "Z should be clear");
            Assert.That(Cpu.Registers.P & FlagN, Is.EqualTo((ProcessorStatusFlags)0), "N should be clear");
            Assert.That(Cpu.Registers.P & FlagC, Is.EqualTo((ProcessorStatusFlags)0), "C should be clear (no decimal carry)");
            Assert.That(Cpu.Registers.P & FlagV, Is.EqualTo((ProcessorStatusFlags)0), "V should be clear");
        });
    }

    /// <summary>
    /// BCD 99 + 01 = (1)00 — Z=1, C=1, N=0 on the 65C02 (NMOS leaves these undefined).
    /// </summary>
    [Test]
    public void ADC_DecimalMode_NinetyNinePlusOne_SetsZeroAndCarry()
    {
        Write(0x1000, 0x01);
        SetupCpu(pc: 0x1000, a: 0x99, p: FlagD, cycles: 0);

        var handler = Instructions.ADC(AddressingModes.Immediate);
        handler(Cpu);

        Assert.Multiple(() =>
        {
            Assert.That(Cpu.Registers.A.GetByte(), Is.EqualTo(0x00));
            Assert.That(Cpu.Registers.P & FlagZ, Is.EqualTo(FlagZ), "Z should be set");
            Assert.That(Cpu.Registers.P & FlagC, Is.EqualTo(FlagC), "C should be set (BCD overflow)");
            Assert.That(Cpu.Registers.P & FlagN, Is.EqualTo((ProcessorStatusFlags)0), "N should be clear");
        });
    }

    /// <summary>
    /// BCD ADC takes one extra cycle on 65C02 compared to binary mode.
    /// </summary>
    [Test]
    public void ADC_DecimalMode_ConsumesOneExtraCycle()
    {
        Write(0x1000, 0x01);
        SetupCpu(pc: 0x1000, a: 0x09, p: 0, cycles: 0);
        var binHandler = Instructions.ADC(AddressingModes.Immediate);
        ulong binBefore = Cpu.Registers.TCU;
        binHandler(Cpu);
        ulong binDelta = Cpu.Registers.TCU - binBefore;

        Write(0x2000, 0x01);
        SetupCpu(pc: 0x2000, a: 0x09, p: FlagD, cycles: 0);
        var decHandler = Instructions.ADC(AddressingModes.Immediate);
        ulong decBefore = Cpu.Registers.TCU;
        decHandler(Cpu);
        ulong decDelta = Cpu.Registers.TCU - decBefore;

        Assert.That(decDelta, Is.EqualTo(binDelta + 1UL), "Decimal-mode ADC should take 1 extra cycle on 65C02");
    }

    /// <summary>
    /// BCD SBC: 50 - 25 = 25, with carry set (no borrow) at start.
    /// </summary>
    [Test]
    public void SBC_DecimalMode_FiftyMinusTwentyFive_ProducesBcdTwentyFive()
    {
        Write(0x1000, 0x25);
        SetupCpu(pc: 0x1000, a: 0x50, p: FlagD | FlagC, cycles: 0);

        var handler = Instructions.SBC(AddressingModes.Immediate);
        handler(Cpu);

        Assert.Multiple(() =>
        {
            Assert.That(Cpu.Registers.A.GetByte(), Is.EqualTo(0x25));
            Assert.That(Cpu.Registers.P & FlagC, Is.EqualTo(FlagC), "C should be set (no borrow out)");
            Assert.That(Cpu.Registers.P & FlagZ, Is.EqualTo((ProcessorStatusFlags)0));
            Assert.That(Cpu.Registers.P & FlagN, Is.EqualTo((ProcessorStatusFlags)0));
        });
    }

    /// <summary>
    /// BCD SBC underflow: 00 - 01 with carry set = 99, C cleared (borrow out).
    /// </summary>
    [Test]
    public void SBC_DecimalMode_ZeroMinusOne_ClearsCarryAndProducesNinetyNine()
    {
        Write(0x1000, 0x01);
        SetupCpu(pc: 0x1000, a: 0x00, p: FlagD | FlagC, cycles: 0);

        var handler = Instructions.SBC(AddressingModes.Immediate);
        handler(Cpu);

        Assert.Multiple(() =>
        {
            Assert.That(Cpu.Registers.A.GetByte(), Is.EqualTo(0x99));
            Assert.That(Cpu.Registers.P & FlagC, Is.EqualTo((ProcessorStatusFlags)0), "C should be clear (borrow out)");
            Assert.That(Cpu.Registers.P & FlagZ, Is.EqualTo((ProcessorStatusFlags)0));
        });
    }

    /// <summary>
    /// BCD SBC takes one extra cycle on 65C02 compared to binary mode.
    /// </summary>
    [Test]
    public void SBC_DecimalMode_ConsumesOneExtraCycle()
    {
        Write(0x1000, 0x01);
        SetupCpu(pc: 0x1000, a: 0x50, p: FlagC, cycles: 0);
        var binHandler = Instructions.SBC(AddressingModes.Immediate);
        ulong binBefore = Cpu.Registers.TCU;
        binHandler(Cpu);
        ulong binDelta = Cpu.Registers.TCU - binBefore;

        Write(0x2000, 0x01);
        SetupCpu(pc: 0x2000, a: 0x50, p: FlagD | FlagC, cycles: 0);
        var decHandler = Instructions.SBC(AddressingModes.Immediate);
        ulong decBefore = Cpu.Registers.TCU;
        decHandler(Cpu);
        ulong decDelta = Cpu.Registers.TCU - decBefore;

        Assert.That(decDelta, Is.EqualTo(binDelta + 1UL), "Decimal-mode SBC should take 1 extra cycle on 65C02");
    }

    #endregion

    /// <summary>
    /// Sets up the CPU registers for testing with the specified values.
    /// </summary>
    private void SetupCpu(
        Word pc = 0,
        byte a = 0,
        byte x = 0,
        byte y = 0,
        byte sp = 0,
        ProcessorStatusFlags p = 0,
        ulong cycles = 0,
        bool compat = true)
    {
        Cpu.Registers.Reset(compat);
        Cpu.Registers.PC.SetWord(pc);
        Cpu.Registers.A.SetByte(a);
        Cpu.Registers.X.SetByte(x);
        Cpu.Registers.Y.SetByte(y);
        Cpu.Registers.SP.SetByte(sp);
        Cpu.Registers.P = p;
        Cpu.SetCycles(cycles);
    }
}