# full-adder-vlsi
Top-down VLSI design flow for a full adder using open-source tools â€” RTL to layout implementation with Verilog, C-model verification, synthesis (Yosys), PnR (OpenROAD/Qflow), and DRC/LVS checks.
