
{
  'fileSets' => [
    {
      'files' => [
        {
          'fileType' => 'datSource',
          'logicalName' => 'work',
          'name' => 'verilog_sim/atan_generic_doubqcK_rom.dat'
        },
        {
          'fileType' => 'datSource',
          'logicalName' => 'work',
          'name' => 'verilog_sim/sin_or_cos_doublecud_rom.dat'
        },
        {
          'fileType' => 'datSource',
          'logicalName' => 'work',
          'name' => 'verilog_sim/sin_or_cos_doubledEe_rom.dat'
        },
        {
          'fileType' => 'datSource',
          'logicalName' => 'work',
          'name' => 'verilog_sim/sin_or_cos_doubleeOg_rom.dat'
        },
        {
          'fileType' => 'datSource',
          'logicalName' => 'work',
          'name' => 'verilog_sim/sin_or_cos_doublefYi_rom.dat'
        },
        {
          'fileType' => 'datSource',
          'logicalName' => 'work',
          'name' => 'verilog_sim/sin_or_cos_doubleg8j_rom.dat'
        },
        {
          'fileType' => 'datSource',
          'logicalName' => 'work',
          'name' => 'verilog_sim/sin_or_cos_doublehbi_rom.dat'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'work',
          'name' => 'verilog_sim/top_level_mux_42_bkb.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'work',
          'name' => 'verilog_sim/scaled_fixed2ieee.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'work',
          'name' => 'verilog_sim/sin_or_cos_doublecud.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'work',
          'name' => 'verilog_sim/sin_or_cos_doubledEe.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'work',
          'name' => 'verilog_sim/sin_or_cos_doubleeOg.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'work',
          'name' => 'verilog_sim/sin_or_cos_doublefYi.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'work',
          'name' => 'verilog_sim/sin_or_cos_doubleg8j.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'work',
          'name' => 'verilog_sim/sin_or_cos_doublehbi.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'work',
          'name' => 'verilog_sim/atan_generic_doubqcK.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'work',
          'name' => 'verilog_sim/atan_generic_double_s.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'work',
          'name' => 'verilog_sim/top_level_dcmp_64tde.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'work',
          'name' => 'verilog_sim/top_level_ddiv_64sc4.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'work',
          'name' => 'verilog_sim/top_level_dsub_64rcU.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'work',
          'name' => 'verilog_sim/atan.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'work',
          'name' => 'verilog_sim/top_level_mul_170ibs.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'work',
          'name' => 'verilog_sim/top_level_mul_42nncg.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'work',
          'name' => 'verilog_sim/top_level_mul_49nkbM.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'work',
          'name' => 'verilog_sim/top_level_mul_49nmb6.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'work',
          'name' => 'verilog_sim/top_level_mul_56nlbW.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'work',
          'name' => 'verilog_sim/top_level_mul_64socq.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'work',
          'name' => 'verilog_sim/top_level_mux_164pcA.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'work',
          'name' => 'verilog_sim/top_level_mux_83_jbC.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'work',
          'name' => 'verilog_sim/sin_or_cos_double_s.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'work',
          'name' => 'verilog_sim/top_level_dadddsuDeQ.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'work',
          'name' => 'verilog_sim/top_level_dmul_64Ee0.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'work',
          'name' => 'verilog_sim/top_level_faddfsuudo.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'work',
          'name' => 'verilog_sim/top_level_fadd_32vdy.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'work',
          'name' => 'verilog_sim/top_level_fcmp_32Bew.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'work',
          'name' => 'verilog_sim/top_level_fdiv_32xdS.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'work',
          'name' => 'verilog_sim/top_level_fmul_32wdI.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'work',
          'name' => 'verilog_sim/top_level_fpext_3Aem.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'work',
          'name' => 'verilog_sim/top_level_fptrunczec.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'work',
          'name' => 'verilog_sim/top_level_fsqrt_3CeG.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'work',
          'name' => 'verilog_sim/top_level_sitofp_yd2.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'work',
          'name' => 'verilog_sim/update.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'work',
          'name' => 'verilog_sim/top_level.v'
        }
      ],
      'name' => 'vivado_hls_sim_verilog_fileset'
    },
    {
      'files' => [
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_sim/top_level_mux_42_bkb.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_sim/scaled_fixed2ieee.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_sim/sin_or_cos_doublecud.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_sim/sin_or_cos_doubledEe.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_sim/sin_or_cos_doubleeOg.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_sim/sin_or_cos_doublefYi.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_sim/sin_or_cos_doubleg8j.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_sim/sin_or_cos_doublehbi.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_sim/atan_generic_doubqcK.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_sim/atan_generic_double_s.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_sim/top_level_dcmp_64tde.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_sim/top_level_ddiv_64sc4.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_sim/top_level_dsub_64rcU.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_sim/atan.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_sim/top_level_mul_170ibs.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_sim/top_level_mul_42nncg.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_sim/top_level_mul_49nkbM.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_sim/top_level_mul_49nmb6.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_sim/top_level_mul_56nlbW.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_sim/top_level_mul_64socq.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_sim/top_level_mux_164pcA.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_sim/top_level_mux_83_jbC.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_sim/sin_or_cos_double_s.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_sim/top_level_dadddsuDeQ.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_sim/top_level_dmul_64Ee0.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_sim/top_level_faddfsuudo.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_sim/top_level_fadd_32vdy.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_sim/top_level_fcmp_32Bew.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_sim/top_level_fdiv_32xdS.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_sim/top_level_fmul_32wdI.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_sim/top_level_fpext_3Aem.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_sim/top_level_fptrunczec.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_sim/top_level_fsqrt_3CeG.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_sim/top_level_sitofp_yd2.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_sim/update.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_sim/top_level.vhd'
        }
      ],
      'name' => 'vivado_hls_sim_vhdl_fileset'
    },
    {
      'files' => [
        {
          'fileType' => 'TCLSource',
          'logicalName' => 'work',
          'name' => 'verilog_impl/top_level_ap_dadddsub_3_full_dsp_64_ip.tcl'
        },
        {
          'fileType' => 'TCLSource',
          'logicalName' => 'work',
          'name' => 'verilog_impl/top_level_ap_dcmp_0_no_dsp_64_ip.tcl'
        },
        {
          'fileType' => 'TCLSource',
          'logicalName' => 'work',
          'name' => 'verilog_impl/top_level_ap_ddiv_29_no_dsp_64_ip.tcl'
        },
        {
          'fileType' => 'TCLSource',
          'logicalName' => 'work',
          'name' => 'verilog_impl/top_level_ap_dmul_4_max_dsp_64_ip.tcl'
        },
        {
          'fileType' => 'TCLSource',
          'logicalName' => 'work',
          'name' => 'verilog_impl/top_level_ap_dsub_3_full_dsp_64_ip.tcl'
        },
        {
          'fileType' => 'TCLSource',
          'logicalName' => 'work',
          'name' => 'verilog_impl/top_level_ap_faddfsub_3_full_dsp_32_ip.tcl'
        },
        {
          'fileType' => 'TCLSource',
          'logicalName' => 'work',
          'name' => 'verilog_impl/top_level_ap_fadd_3_full_dsp_32_ip.tcl'
        },
        {
          'fileType' => 'TCLSource',
          'logicalName' => 'work',
          'name' => 'verilog_impl/top_level_ap_fcmp_0_no_dsp_32_ip.tcl'
        },
        {
          'fileType' => 'TCLSource',
          'logicalName' => 'work',
          'name' => 'verilog_impl/top_level_ap_fdiv_14_no_dsp_32_ip.tcl'
        },
        {
          'fileType' => 'TCLSource',
          'logicalName' => 'work',
          'name' => 'verilog_impl/top_level_ap_fmul_2_max_dsp_32_ip.tcl'
        },
        {
          'fileType' => 'TCLSource',
          'logicalName' => 'work',
          'name' => 'verilog_impl/top_level_ap_fpext_0_no_dsp_32_ip.tcl'
        },
        {
          'fileType' => 'TCLSource',
          'logicalName' => 'work',
          'name' => 'verilog_impl/top_level_ap_fptrunc_0_no_dsp_64_ip.tcl'
        },
        {
          'fileType' => 'TCLSource',
          'logicalName' => 'work',
          'name' => 'verilog_impl/top_level_ap_fsqrt_10_no_dsp_32_ip.tcl'
        },
        {
          'fileType' => 'TCLSource',
          'logicalName' => 'work',
          'name' => 'verilog_impl/top_level_ap_sitofp_4_no_dsp_32_ip.tcl'
        },
        {
          'fileType' => 'datSource',
          'logicalName' => 'work',
          'name' => 'verilog_impl/atan_generic_doubqcK_rom.dat'
        },
        {
          'fileType' => 'datSource',
          'logicalName' => 'work',
          'name' => 'verilog_impl/sin_or_cos_doublecud_rom.dat'
        },
        {
          'fileType' => 'datSource',
          'logicalName' => 'work',
          'name' => 'verilog_impl/sin_or_cos_doubledEe_rom.dat'
        },
        {
          'fileType' => 'datSource',
          'logicalName' => 'work',
          'name' => 'verilog_impl/sin_or_cos_doubleeOg_rom.dat'
        },
        {
          'fileType' => 'datSource',
          'logicalName' => 'work',
          'name' => 'verilog_impl/sin_or_cos_doublefYi_rom.dat'
        },
        {
          'fileType' => 'datSource',
          'logicalName' => 'work',
          'name' => 'verilog_impl/sin_or_cos_doubleg8j_rom.dat'
        },
        {
          'fileType' => 'datSource',
          'logicalName' => 'work',
          'name' => 'verilog_impl/sin_or_cos_doublehbi_rom.dat'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'top_level_mux_42_bkb',
          'name' => 'verilog_impl/top_level_mux_42_bkb.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'scaled_fixed2ieee',
          'name' => 'verilog_impl/scaled_fixed2ieee.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'sin_or_cos_doublecud',
          'name' => 'verilog_impl/sin_or_cos_doublecud.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'sin_or_cos_doubledEe',
          'name' => 'verilog_impl/sin_or_cos_doubledEe.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'sin_or_cos_doubleeOg',
          'name' => 'verilog_impl/sin_or_cos_doubleeOg.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'sin_or_cos_doublefYi',
          'name' => 'verilog_impl/sin_or_cos_doublefYi.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'sin_or_cos_doubleg8j',
          'name' => 'verilog_impl/sin_or_cos_doubleg8j.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'sin_or_cos_doublehbi',
          'name' => 'verilog_impl/sin_or_cos_doublehbi.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'atan_generic_doubqcK',
          'name' => 'verilog_impl/atan_generic_doubqcK.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'atan_generic_double_s',
          'name' => 'verilog_impl/atan_generic_double_s.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'top_level_dcmp_64tde',
          'name' => 'verilog_impl/top_level_dcmp_64tde.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'top_level_ddiv_64sc4',
          'name' => 'verilog_impl/top_level_ddiv_64sc4.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'top_level_dsub_64rcU',
          'name' => 'verilog_impl/top_level_dsub_64rcU.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'atan',
          'name' => 'verilog_impl/atan.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'top_level_mul_170ibs',
          'name' => 'verilog_impl/top_level_mul_170ibs.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'top_level_mul_42nncg',
          'name' => 'verilog_impl/top_level_mul_42nncg.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'top_level_mul_49nkbM',
          'name' => 'verilog_impl/top_level_mul_49nkbM.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'top_level_mul_49nmb6',
          'name' => 'verilog_impl/top_level_mul_49nmb6.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'top_level_mul_56nlbW',
          'name' => 'verilog_impl/top_level_mul_56nlbW.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'top_level_mul_64socq',
          'name' => 'verilog_impl/top_level_mul_64socq.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'top_level_mux_164pcA',
          'name' => 'verilog_impl/top_level_mux_164pcA.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'top_level_mux_83_jbC',
          'name' => 'verilog_impl/top_level_mux_83_jbC.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'sin_or_cos_double_s',
          'name' => 'verilog_impl/sin_or_cos_double_s.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'top_level_dadddsuDeQ',
          'name' => 'verilog_impl/top_level_dadddsuDeQ.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'top_level_dmul_64Ee0',
          'name' => 'verilog_impl/top_level_dmul_64Ee0.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'top_level_faddfsuudo',
          'name' => 'verilog_impl/top_level_faddfsuudo.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'top_level_fadd_32vdy',
          'name' => 'verilog_impl/top_level_fadd_32vdy.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'top_level_fcmp_32Bew',
          'name' => 'verilog_impl/top_level_fcmp_32Bew.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'top_level_fdiv_32xdS',
          'name' => 'verilog_impl/top_level_fdiv_32xdS.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'top_level_fmul_32wdI',
          'name' => 'verilog_impl/top_level_fmul_32wdI.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'top_level_fpext_3Aem',
          'name' => 'verilog_impl/top_level_fpext_3Aem.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'top_level_fptrunczec',
          'name' => 'verilog_impl/top_level_fptrunczec.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'top_level_fsqrt_3CeG',
          'name' => 'verilog_impl/top_level_fsqrt_3CeG.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'top_level_sitofp_yd2',
          'name' => 'verilog_impl/top_level_sitofp_yd2.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'update',
          'name' => 'verilog_impl/update.v'
        },
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'work',
          'name' => 'verilog_impl/top_level.v'
        }
      ],
      'name' => 'vivado_hls_impl_verilog_fileset'
    },
    {
      'files' => [
        {
          'fileType' => 'TCLSource',
          'logicalName' => 'work',
          'name' => 'vhdl_impl/top_level_ap_dadddsub_3_full_dsp_64_ip.tcl'
        },
        {
          'fileType' => 'TCLSource',
          'logicalName' => 'work',
          'name' => 'vhdl_impl/top_level_ap_dcmp_0_no_dsp_64_ip.tcl'
        },
        {
          'fileType' => 'TCLSource',
          'logicalName' => 'work',
          'name' => 'vhdl_impl/top_level_ap_ddiv_29_no_dsp_64_ip.tcl'
        },
        {
          'fileType' => 'TCLSource',
          'logicalName' => 'work',
          'name' => 'vhdl_impl/top_level_ap_dmul_4_max_dsp_64_ip.tcl'
        },
        {
          'fileType' => 'TCLSource',
          'logicalName' => 'work',
          'name' => 'vhdl_impl/top_level_ap_dsub_3_full_dsp_64_ip.tcl'
        },
        {
          'fileType' => 'TCLSource',
          'logicalName' => 'work',
          'name' => 'vhdl_impl/top_level_ap_faddfsub_3_full_dsp_32_ip.tcl'
        },
        {
          'fileType' => 'TCLSource',
          'logicalName' => 'work',
          'name' => 'vhdl_impl/top_level_ap_fadd_3_full_dsp_32_ip.tcl'
        },
        {
          'fileType' => 'TCLSource',
          'logicalName' => 'work',
          'name' => 'vhdl_impl/top_level_ap_fcmp_0_no_dsp_32_ip.tcl'
        },
        {
          'fileType' => 'TCLSource',
          'logicalName' => 'work',
          'name' => 'vhdl_impl/top_level_ap_fdiv_14_no_dsp_32_ip.tcl'
        },
        {
          'fileType' => 'TCLSource',
          'logicalName' => 'work',
          'name' => 'vhdl_impl/top_level_ap_fmul_2_max_dsp_32_ip.tcl'
        },
        {
          'fileType' => 'TCLSource',
          'logicalName' => 'work',
          'name' => 'vhdl_impl/top_level_ap_fpext_0_no_dsp_32_ip.tcl'
        },
        {
          'fileType' => 'TCLSource',
          'logicalName' => 'work',
          'name' => 'vhdl_impl/top_level_ap_fptrunc_0_no_dsp_64_ip.tcl'
        },
        {
          'fileType' => 'TCLSource',
          'logicalName' => 'work',
          'name' => 'vhdl_impl/top_level_ap_fsqrt_10_no_dsp_32_ip.tcl'
        },
        {
          'fileType' => 'TCLSource',
          'logicalName' => 'work',
          'name' => 'vhdl_impl/top_level_ap_sitofp_4_no_dsp_32_ip.tcl'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_impl/top_level_mux_42_bkb.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_impl/scaled_fixed2ieee.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_impl/sin_or_cos_doublecud.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_impl/sin_or_cos_doubledEe.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_impl/sin_or_cos_doubleeOg.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_impl/sin_or_cos_doublefYi.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_impl/sin_or_cos_doubleg8j.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_impl/sin_or_cos_doublehbi.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_impl/atan_generic_doubqcK.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_impl/atan_generic_double_s.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_impl/top_level_dcmp_64tde.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_impl/top_level_ddiv_64sc4.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_impl/top_level_dsub_64rcU.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_impl/atan.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_impl/top_level_mul_170ibs.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_impl/top_level_mul_42nncg.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_impl/top_level_mul_49nkbM.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_impl/top_level_mul_49nmb6.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_impl/top_level_mul_56nlbW.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_impl/top_level_mul_64socq.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_impl/top_level_mux_164pcA.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_impl/top_level_mux_83_jbC.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_impl/sin_or_cos_double_s.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_impl/top_level_dadddsuDeQ.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_impl/top_level_dmul_64Ee0.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_impl/top_level_faddfsuudo.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_impl/top_level_fadd_32vdy.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_impl/top_level_fcmp_32Bew.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_impl/top_level_fdiv_32xdS.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_impl/top_level_fmul_32wdI.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_impl/top_level_fpext_3Aem.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_impl/top_level_fptrunczec.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_impl/top_level_fsqrt_3CeG.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_impl/top_level_sitofp_yd2.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_impl/update.vhd'
        },
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_impl/top_level.vhd'
        }
      ],
      'name' => 'vivado_hls_impl_vhdl_fileset'
    }
  ],
  'DesignConstraint' => {
      'clk_period' => '10.000'
  },
  'library' => 'VIVADO_HLS',
  'model' => {
    'modelParameters'=>{
        'combinational' => '0',
        'latency' => '330',
        'II' => 'x'
    },
    'ports' => [
      {
        'dataType' => {
          'fractionWidth' => '0',
          'type' => 'bool'
        },
        'direction' => 'in',
        'left' => '0',
        'name' => 'ap_clk',
        'right' => '0',
        'type' => 'std_logic'
      },
      {
        'dataType' => {
          'fractionWidth' => '0',
          'type' => 'bool'
        },
        'direction' => 'in',
        'left' => '0',
        'name' => 'ap_rst',
        'right' => '0',
        'type' => 'std_logic'
      },
      {
        'dataType' => {
          'fractionWidth' => '0',
          'type' => 'bool'
        },
        'direction' => 'in',
        'left' => '0',
        'name' => 'ap_start',
        'right' => '0',
        'type' => 'std_logic'
      },
      {
        'dataType' => {
          'fractionWidth' => '0',
          'type' => 'bool'
        },
        'direction' => 'out',
        'left' => '0',
        'name' => 'ap_done',
        'right' => '0',
        'type' => 'std_logic'
      },
      {
        'dataType' => {
          'fractionWidth' => '0',
          'type' => 'bool'
        },
        'direction' => 'out',
        'left' => '0',
        'name' => 'ap_idle',
        'right' => '0',
        'type' => 'std_logic'
      },
      {
        'dataType' => {
          'fractionWidth' => '0',
          'type' => 'bool'
        },
        'direction' => 'out',
        'left' => '0',
        'name' => 'ap_ready',
        'right' => '0',
        'type' => 'std_logic'
      },
      {
        'dataType' => {
          'fractionWidth' => '24',
          'type' => 'Floating-point'
        },
        'direction' => 'in',
        'left' => '31',
        'name' => 'deltaTime',
        'right' => '0',
        'type' => 'std_logic_vector'
      },
      {
        'dataType' => {
          'fractionWidth' => '24',
          'type' => 'Floating-point'
        },
        'direction' => 'in',
        'left' => '31',
        'name' => 'torque',
        'right' => '0',
        'type' => 'std_logic_vector'
      },
      {
        'dataType' => {
          'fractionWidth' => '24',
          'type' => 'Floating-point'
        },
        'direction' => 'in',
        'left' => '31',
        'name' => 'velocity_x',
        'right' => '0',
        'type' => 'std_logic_vector'
      },
      {
        'dataType' => {
          'fractionWidth' => '24',
          'type' => 'Floating-point'
        },
        'direction' => 'in',
        'left' => '31',
        'name' => 'velocity_z',
        'right' => '0',
        'type' => 'std_logic_vector'
      },
      {
        'dataType' => {
          'fractionWidth' => '24',
          'type' => 'Floating-point'
        },
        'direction' => 'in',
        'left' => '31',
        'name' => 'load',
        'right' => '0',
        'type' => 'std_logic_vector'
      },
      {
        'dataType' => {
          'fractionWidth' => '24',
          'type' => 'Floating-point'
        },
        'direction' => 'in',
        'left' => '31',
        'name' => 'steeringAngle',
        'right' => '0',
        'type' => 'std_logic_vector'
      },
      {
        'dataType' => {
          'fractionWidth' => '24',
          'type' => 'Floating-point'
        },
        'direction' => 'out',
        'left' => '31',
        'name' => 'force_x',
        'right' => '0',
        'type' => 'std_logic_vector'
      },
      {
        'dataType' => {
          'fractionWidth' => '0',
          'type' => 'bool'
        },
        'direction' => 'out',
        'left' => '0',
        'name' => 'force_x_ap_vld',
        'right' => '0',
        'type' => 'std_logic'
      },
      {
        'dataType' => {
          'fractionWidth' => '24',
          'type' => 'Floating-point'
        },
        'direction' => 'out',
        'left' => '31',
        'name' => 'force_z',
        'right' => '0',
        'type' => 'std_logic_vector'
      },
      {
        'dataType' => {
          'fractionWidth' => '0',
          'type' => 'bool'
        },
        'direction' => 'out',
        'left' => '0',
        'name' => 'force_z_ap_vld',
        'right' => '0',
        'type' => 'std_logic'
      },
      {
        'dataType' => {
          'fractionWidth' => '24',
          'type' => 'Floating-point'
        },
        'direction' => 'out',
        'left' => '31',
        'name' => 'angularVel',
        'right' => '0',
        'type' => 'std_logic_vector'
      },
      {
        'dataType' => {
          'fractionWidth' => '0',
          'type' => 'bool'
        },
        'direction' => 'out',
        'left' => '0',
        'name' => 'angularVel_ap_vld',
        'right' => '0',
        'type' => 'std_logic'
      }
    ],
    'views' => [
      {
        'envIdentifier' => 'verilogSource:sysgen.xilinx.com:synthesis',
        'fileSetRef' => {
          'localName' => 'vivado_hls_impl_verilog_fileset'
        },
        'language' => 'VERILOG',
        'name' => 'xilinx_verilogsynthesis'
      },
      {
        'envIdentifier' => 'vhdlSource:sysgen.xilinx.com:synthesis',
        'fileSetRef' => {
          'localName' => 'vivado_hls_impl_vhdl_fileset'
        },
        'language' => 'VHDL',
        'name' => 'xilinx_vhdlsynthesis'
      },
      {
        'envIdentifier' => 'verilogSource:sysgen.xilinx.com:synthesis',
        'fileSetRef' => {
          'localName' => 'vivado_hls_sim_verilog_fileset'
        },
        'language' => 'VERILOG',
        'name' => 'xilinx_verilogsimulation'
      },
      {
        'envIdentifier' => 'vhdlSource:sysgen.xilinx.com:synthesis',
        'fileSetRef' => {
          'localName' => 'vivado_hls_sim_vhdl_fileset'
        },
        'language' => 'VHDL',
        'name' => 'xilinx_vhdlsimulation'
      }
    ]
  },
  'name' => 'top_level',
  'vendor' => 'xilinx.com',
  'version' => '1.0'
}
