#! /usr/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision - 10;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1dea8f0 .scope module, "control_path_cpu_2" "control_path_cpu_2" 2 4;
 .timescale 0 0;
P_0x1e164f8 .param/l "WIDTH" 2 11, +C4<00000000000000000000000000100000>;
v0x1dfc9f0_0 .net "clk", 0 0, C4<z>; 0 drivers
v0x1e34840_0 .var "control_mux_for_PC", 1 0;
v0x1e348e0_0 .net "funct", 5 0, C4<zzzzzz>; 0 drivers
v0x1e34980_0 .var "is_I_type", 0 0;
v0x1e34a30_0 .var "is_J_type", 0 0;
v0x1e34ad0_0 .var "is_R_type", 0 0;
v0x1e34bb0_0 .net "is_alu_zero", 0 0, C4<z>; 0 drivers
v0x1e34c50_0 .net "is_full_rnum1", 0 0, C4<z>; 0 drivers
v0x1e34d40_0 .net "is_full_rnum2", 0 0, C4<z>; 0 drivers
v0x1e34de0_0 .var "is_load_PC", 0 0;
v0x1e34ee0_0 .var "is_nop", 0 0;
v0x1e34f80_0 .var "is_previous_nop", 0 0;
v0x1e35090_0 .var "is_write_from_mem", 0 0;
v0x1e35130_0 .var "is_write_mem", 0 0;
v0x1e35250_0 .var "is_write_reg", 0 0;
v0x1e352f0_0 .net "opcode", 5 0, C4<zzzzzz>; 0 drivers
v0x1e351b0_0 .var "opcode_alu", 5 0;
v0x1e35440_0 .net "rst", 0 0, C4<z>; 0 drivers
E_0x1df7de0/0 .event edge, v0x1e35440_0, v0x1e34ee0_0, v0x1e352f0_0, v0x1e348e0_0;
E_0x1df7de0/1 .event edge, v0x1e34bb0_0;
E_0x1df7de0 .event/or E_0x1df7de0/0, E_0x1df7de0/1;
E_0x1df8550 .event posedge, v0x1e35440_0, v0x1dfc9f0_0;
S_0x1df8ed0 .scope module, "regs_hazzard" "regs_hazzard" 3 1;
 .timescale 0 0;
P_0x1d24268 .param/l "ADDR_WIDTH" 3 6, +C4<00000000000000000000000000000101>;
P_0x1d24290 .param/l "WIDTH" 3 5, +C4<00000000000000000000000000100000>;
v0x1e391a0_0 .net "clk", 0 0, C4<z>; 0 drivers
v0x1e39270_0 .net "is_full_reg_0", 0 0, L_0x1e54d40; 1 drivers
v0x1e392f0_0 .net "is_full_reg_1", 0 0, L_0x1e54de0; 1 drivers
v0x1e39390_0 .net "is_full_reg_2", 0 0, L_0x1e54e80; 1 drivers
v0x1e39440_0 .net "is_full_reg_3", 0 0, L_0x1e54f20; 1 drivers
v0x1e394e0_0 .net "is_full_rnum1", 0 0, L_0x1e55c70; 1 drivers
v0x1e395a0_0 .net "is_full_rnum2", 0 0, L_0x1e56d30; 1 drivers
v0x1e39650_0 .net "is_nop", 0 0, C4<z>; 0 drivers
v0x1e39720_0 .net "is_write_reg", 0 0, C4<z>; 0 drivers
v0x1e397d0_0 .net "prev_wnum", 4 0, v0x1e357d0_0; 1 drivers
v0x1e398e0_0 .net "rnum1", 4 0, C4<zzzzz>; 0 drivers
v0x1e39960_0 .net "rnum2", 4 0, C4<zzzzz>; 0 drivers
v0x1e39a50_0 .net "rst", 0 0, C4<z>; 0 drivers
v0x1e39b00_0 .net "wnum", 4 0, C4<zzzzz>; 0 drivers
L_0x1e54c50 .part v0x1e357d0_0, 0, 2;
RS_0x7f1c234e5d38 .resolv tri, L_0x1e54780, L_0x1e54820, L_0x1e54970, L_0x1e54ac0;
L_0x1e54d40 .part RS_0x7f1c234e5d38, 3, 1;
L_0x1e54de0 .part RS_0x7f1c234e5d38, 2, 1;
L_0x1e54e80 .part RS_0x7f1c234e5d38, 1, 1;
L_0x1e54f20 .part RS_0x7f1c234e5d38, 0, 1;
L_0x1e55e60 .concat [ 1 1 1 1], L_0x1e54f20, L_0x1e54e80, L_0x1e54de0, L_0x1e54d40;
L_0x1e56080 .part C4<zzzzz>, 0, 2;
L_0x1e56ed0 .concat [ 1 1 1 1], L_0x1e54f20, L_0x1e54e80, L_0x1e54de0, L_0x1e54d40;
L_0x1e56fc0 .part C4<zzzzz>, 0, 2;
L_0x1e570f0 .reduce/nor C4<z>;
S_0x1e38170 .scope module, "_demux" "demux" 3 17, 4 48, S_0x1df8ed0;
 .timescale 0 0;
P_0x1e38268 .param/l "CW" 4 51, +C4<00000000000000000000000000000010>;
P_0x1e38290 .param/l "N" 4 50, +C4<00000000000000000000000000000100>;
P_0x1e382b8 .param/l "W" 4 49, +C4<00000000000000000000000000000001>;
v0x1e38e60 .array "chunk", 3 0, 0 0;
v0x1e38fb0_0 .alias "in", 0 0, v0x1e39720_0;
v0x1e39050_0 .net "n", 1 0, L_0x1e54c50; 1 drivers
v0x1e390f0_0 .net8 "out", 3 0, RS_0x7f1c234e5d38; 4 drivers
E_0x1e37cb0 .event edge, v0x1e38da0_0, v0x1e39050_0, v0x1e38fb0_0;
v0x1e38e60_0 .array/port v0x1e38e60, 0;
L_0x1e54780 .part/pv v0x1e38e60_0, 3, 1, 4;
v0x1e38e60_1 .array/port v0x1e38e60, 1;
L_0x1e54820 .part/pv v0x1e38e60_1, 2, 1, 4;
v0x1e38e60_2 .array/port v0x1e38e60, 2;
L_0x1e54970 .part/pv v0x1e38e60_2, 1, 1, 4;
v0x1e38e60_3 .array/port v0x1e38e60, 3;
L_0x1e54ac0 .part/pv v0x1e38e60_3, 0, 1, 4;
S_0x1e38cb0 .scope begin, "demux_block" "demux_block" 4 61, 4 61, S_0x1e38170;
 .timescale 0 0;
v0x1e38da0_0 .var/i "k", 31 0;
S_0x1e38a60 .scope generate, "assign_block[0]" "assign_block[0]" 4 71, 4 71, S_0x1e38170;
 .timescale 0 0;
P_0x1e38b58 .param/l "k" 4 71, +C4<00>;
v0x1e38c10_0 .net *"_s2", 0 0, v0x1e38e60_0; 1 drivers
S_0x1e38810 .scope generate, "assign_block[1]" "assign_block[1]" 4 71, 4 71, S_0x1e38170;
 .timescale 0 0;
P_0x1e38908 .param/l "k" 4 71, +C4<01>;
v0x1e389c0_0 .net *"_s2", 0 0, v0x1e38e60_1; 1 drivers
S_0x1e385c0 .scope generate, "assign_block[2]" "assign_block[2]" 4 71, 4 71, S_0x1e38170;
 .timescale 0 0;
P_0x1e386b8 .param/l "k" 4 71, +C4<010>;
v0x1e38770_0 .net *"_s2", 0 0, v0x1e38e60_2; 1 drivers
S_0x1e383b0 .scope generate, "assign_block[3]" "assign_block[3]" 4 71, 4 71, S_0x1e38170;
 .timescale 0 0;
P_0x1e37e48 .param/l "k" 4 71, +C4<011>;
v0x1e38520_0 .net *"_s2", 0 0, v0x1e38e60_3; 1 drivers
S_0x1e36dc0 .scope module, "_mux_rnum1" "mux" 3 21, 5 48, S_0x1df8ed0;
 .timescale 0 0;
P_0x1e36eb8 .param/l "CW" 5 51, +C4<00000000000000000000000000000010>;
P_0x1e36ee0 .param/l "N" 5 50, +C4<00000000000000000000000000000100>;
P_0x1e36f08 .param/l "W" 5 49, +C4<00000000000000000000000000000001>;
L_0x1e55ad0 .functor AND 1, L_0x1e555a0, L_0x1e55910, C4<1>, C4<1>;
v0x1e375c0_0 .net *"_s10", 0 0, L_0x1e555a0; 1 drivers
v0x1e37660_0 .net *"_s12", 31 0, L_0x1e55720; 1 drivers
v0x1e37700_0 .net *"_s15", 29 0, C4<000000000000000000000000000000>; 1 drivers
v0x1e377a0_0 .net *"_s16", 31 0, C4<00000000000000000000000000000100>; 1 drivers
v0x1e37850_0 .net *"_s18", 0 0, L_0x1e55910; 1 drivers
v0x1e378f0_0 .net *"_s20", 0 0, L_0x1e55ad0; 1 drivers
v0x1e379d0_0 .net *"_s22", 0 0, L_0x1e55bd0; 1 drivers
v0x1e37a70_0 .net *"_s24", 0 0, C4<x>; 1 drivers
v0x1e37b60_0 .net *"_s4", 2 0, C4<000>; 1 drivers
v0x1e37c00_0 .net *"_s6", 2 0, L_0x1e55470; 1 drivers
v0x1e37d00_0 .net *"_s9", 0 0, C4<0>; 1 drivers
v0x1e37da0 .array "chunk", 3 0;
v0x1e37da0_0 .net v0x1e37da0 0, 0 0, L_0x1e550d0; 1 drivers
v0x1e37da0_1 .net v0x1e37da0 1, 0 0, L_0x1e55170; 1 drivers
v0x1e37da0_2 .net v0x1e37da0 2, 0 0, L_0x1e55210; 1 drivers
v0x1e37da0_3 .net v0x1e37da0 3, 0 0, L_0x1e552b0; 1 drivers
v0x1e37f10_0 .net "in", 3 0, L_0x1e55e60; 1 drivers
v0x1e37fb0_0 .net "n", 1 0, L_0x1e56080; 1 drivers
v0x1e380d0_0 .alias "out", 0 0, v0x1e394e0_0;
L_0x1e550d0 .part L_0x1e55e60, 3, 1;
L_0x1e55170 .part L_0x1e55e60, 2, 1;
L_0x1e55210 .part L_0x1e55e60, 1, 1;
L_0x1e552b0 .part L_0x1e55e60, 0, 1;
L_0x1e55470 .concat [ 2 1 0 0], L_0x1e56080, C4<0>;
L_0x1e555a0 .cmp/ge 3, L_0x1e55470, C4<000>;
L_0x1e55720 .concat [ 2 30 0 0], L_0x1e56080, C4<000000000000000000000000000000>;
L_0x1e55910 .cmp/gt 32, C4<00000000000000000000000000000100>, L_0x1e55720;
L_0x1e55bd0 .array/port v0x1e37da0, L_0x1e56080;
L_0x1e55c70 .functor MUXZ 1, C4<x>, L_0x1e55bd0, L_0x1e55ad0, C4<>;
S_0x1e37430 .scope generate, "gen_block[0]" "gen_block[0]" 5 62, 5 62, S_0x1e36dc0;
 .timescale 0 0;
P_0x1e37528 .param/l "k" 5 62, +C4<00>;
S_0x1e372a0 .scope generate, "gen_block[1]" "gen_block[1]" 5 62, 5 62, S_0x1e36dc0;
 .timescale 0 0;
P_0x1e37398 .param/l "k" 5 62, +C4<01>;
S_0x1e37130 .scope generate, "gen_block[2]" "gen_block[2]" 5 62, 5 62, S_0x1e36dc0;
 .timescale 0 0;
P_0x1e37228 .param/l "k" 5 62, +C4<010>;
S_0x1e37000 .scope generate, "gen_block[3]" "gen_block[3]" 5 62, 5 62, S_0x1e36dc0;
 .timescale 0 0;
P_0x1e36a78 .param/l "k" 5 62, +C4<011>;
S_0x1e358d0 .scope module, "_mux_rnum2" "mux" 3 25, 5 48, S_0x1df8ed0;
 .timescale 0 0;
P_0x1e359c8 .param/l "CW" 5 51, +C4<00000000000000000000000000000010>;
P_0x1e359f0 .param/l "N" 5 50, +C4<00000000000000000000000000000100>;
P_0x1e35a18 .param/l "W" 5 49, +C4<00000000000000000000000000000001>;
L_0x1e56b30 .functor AND 1, L_0x1e56620, L_0x1e56970, C4<1>, C4<1>;
v0x1e36210_0 .net *"_s10", 0 0, L_0x1e56620; 1 drivers
v0x1e362b0_0 .net *"_s12", 31 0, L_0x1e567a0; 1 drivers
v0x1e36350_0 .net *"_s15", 29 0, C4<000000000000000000000000000000>; 1 drivers
v0x1e363f0_0 .net *"_s16", 31 0, C4<00000000000000000000000000000100>; 1 drivers
v0x1e364a0_0 .net *"_s18", 0 0, L_0x1e56970; 1 drivers
v0x1e36540_0 .net *"_s20", 0 0, L_0x1e56b30; 1 drivers
v0x1e36620_0 .net *"_s22", 0 0, L_0x1e56c30; 1 drivers
v0x1e366c0_0 .net *"_s24", 0 0, C4<x>; 1 drivers
v0x1e367b0_0 .net *"_s4", 2 0, C4<000>; 1 drivers
v0x1e36850_0 .net *"_s6", 2 0, L_0x1e56540; 1 drivers
v0x1e36950_0 .net *"_s9", 0 0, C4<0>; 1 drivers
v0x1e369f0 .array "chunk", 3 0;
v0x1e369f0_0 .net v0x1e369f0 0, 0 0, L_0x1e561b0; 1 drivers
v0x1e369f0_1 .net v0x1e369f0 1, 0 0, L_0x1e56250; 1 drivers
v0x1e369f0_2 .net v0x1e369f0 2, 0 0, L_0x1e562f0; 1 drivers
v0x1e369f0_3 .net v0x1e369f0 3, 0 0, L_0x1e56390; 1 drivers
v0x1e36b60_0 .net "in", 3 0, L_0x1e56ed0; 1 drivers
v0x1e36c00_0 .net "n", 1 0, L_0x1e56fc0; 1 drivers
v0x1e36d20_0 .alias "out", 0 0, v0x1e395a0_0;
L_0x1e561b0 .part L_0x1e56ed0, 3, 1;
L_0x1e56250 .part L_0x1e56ed0, 2, 1;
L_0x1e562f0 .part L_0x1e56ed0, 1, 1;
L_0x1e56390 .part L_0x1e56ed0, 0, 1;
L_0x1e56540 .concat [ 2 1 0 0], L_0x1e56fc0, C4<0>;
L_0x1e56620 .cmp/ge 3, L_0x1e56540, C4<000>;
L_0x1e567a0 .concat [ 2 30 0 0], L_0x1e56fc0, C4<000000000000000000000000000000>;
L_0x1e56970 .cmp/gt 32, C4<00000000000000000000000000000100>, L_0x1e567a0;
L_0x1e56c30 .array/port v0x1e369f0, L_0x1e56fc0;
L_0x1e56d30 .functor MUXZ 1, C4<x>, L_0x1e56c30, L_0x1e56b30, C4<>;
S_0x1e36080 .scope generate, "gen_block[0]" "gen_block[0]" 5 62, 5 62, S_0x1e358d0;
 .timescale 0 0;
P_0x1e36178 .param/l "k" 5 62, +C4<00>;
S_0x1e35ef0 .scope generate, "gen_block[1]" "gen_block[1]" 5 62, 5 62, S_0x1e358d0;
 .timescale 0 0;
P_0x1e35fe8 .param/l "k" 5 62, +C4<01>;
S_0x1e35d60 .scope generate, "gen_block[2]" "gen_block[2]" 5 62, 5 62, S_0x1e358d0;
 .timescale 0 0;
P_0x1e35e58 .param/l "k" 5 62, +C4<010>;
S_0x1e35c50 .scope generate, "gen_block[3]" "gen_block[3]" 5 62, 5 62, S_0x1e358d0;
 .timescale 0 0;
P_0x1e35b98 .param/l "k" 5 62, +C4<011>;
S_0x1e35560 .scope module, "_reg" "register" 3 29, 6 1, S_0x1df8ed0;
 .timescale 0 0;
P_0x1e34b58 .param/l "WIDTH" 6 2, +C4<00000000000000000000000000000101>;
v0x1e35650_0 .alias "clk", 0 0, v0x1e391a0_0;
v0x1e356d0_0 .alias "in", 4 0, v0x1e39b00_0;
v0x1e35750_0 .net "load", 0 0, L_0x1e570f0; 1 drivers
v0x1e357d0_0 .var "out", 4 0;
v0x1e35850_0 .alias "rst", 0 0, v0x1e39a50_0;
E_0x1e353d0 .event posedge, v0x1e35850_0, v0x1e35650_0;
S_0x1dfd000 .scope module, "testbench" "testbench" 7 5;
 .timescale -9 -10;
P_0x1df1c98 .param/l "WIDTH" 7 6, +C4<00000000000000000000000000100000>;
v0x1e54680_0 .var "clk", 0 0;
v0x1e54700_0 .var "rst", 0 0;
S_0x1e39c30 .scope module, "_cpu" "cpu" 7 9, 8 1, S_0x1dfd000;
 .timescale 0 0;
P_0x1e39858 .param/l "ADDR_WIDTH" 8 3, +C4<00000000000000000000000000000101>;
P_0x1e39880 .param/l "WIDTH" 8 2, +C4<00000000000000000000000000100000>;
v0x1e53a30_0 .net "clk", 0 0, v0x1e54680_0; 1 drivers
v0x1e53d10_0 .net "control_mux_for_PC", 1 0, v0x1e39f80_0; 1 drivers
v0x1e53d90_0 .net "funct", 5 0, L_0x1e58850; 1 drivers
v0x1e53e60_0 .net "is_I_type", 0 0, v0x1e3a0c0_0; 1 drivers
v0x1e53f70_0 .net "is_J_type", 0 0, v0x1e3a170_0; 1 drivers
v0x1e53ff0_0 .net "is_R_type", 0 0, v0x1e3a210_0; 1 drivers
v0x1e540c0_0 .net "is_alu_zero", 0 0, v0x1e44d80_0; 1 drivers
v0x1e54140_0 .net "is_write_from_mem", 0 0, v0x1e3a390_0; 1 drivers
v0x1e54210_0 .net "is_write_mem", 0 0, v0x1e3a480_0; 1 drivers
v0x1e54320_0 .net "is_write_reg", 0 0, v0x1e3a520_0; 1 drivers
v0x1e54490_0 .net "opcode", 5 0, L_0x1e58370; 1 drivers
v0x1e54510_0 .net "opcode_alu", 5 0, v0x1e3a6c0_0; 1 drivers
v0x1e54600_0 .net "rst", 0 0, v0x1e54700_0; 1 drivers
S_0x1e3a870 .scope module, "_data_path_cpu" "data_path_cpu" 8 12, 9 1, S_0x1e39c30;
 .timescale 0 0;
P_0x1e3a968 .param/l "ADDR_WIDTH" 9 8, +C4<00000000000000000000000000000101>;
P_0x1e3a990 .param/l "INSTRACTION_NUMBERS" 9 9, +C4<00000000000000000000000000010000>;
P_0x1e3a9b8 .param/l "WIDTH" 9 7, +C4<00000000000000000000000000100000>;
v0x1e51710_0 .net "ADDR", 25 0, L_0x1e58aa0; 1 drivers
v0x1e51790_0 .net "EX_MEM_curr_inst_plus_one_plus_IMM", 31 0, v0x1e453b0_0; 1 drivers
v0x1e51840_0 .alias "EX_MEM_is_alu_zero", 0 0, v0x1e540c0_0;
v0x1e518c0_0 .net "EX_MEM_out_alu", 31 0, v0x1e44920_0; 1 drivers
v0x1e51990_0 .net "EX_MEM_rdata2", 31 0, v0x1e44470_0; 1 drivers
v0x1e51a10_0 .net "ID_EX_curr_inst_plus_one", 31 0, v0x1e48640_0; 1 drivers
v0x1e51ae0_0 .net "ID_EX_expand_ADDR", 31 0, v0x1e473b0_0; 1 drivers
v0x1e51b60_0 .net "ID_EX_expand_IMM", 31 0, v0x1e47830_0; 1 drivers
v0x1e51c80_0 .net "ID_EX_rdata1", 31 0, v0x1e481b0_0; 1 drivers
v0x1e51d50_0 .net "ID_EX_rdata2", 31 0, v0x1e47c90_0; 1 drivers
v0x1e51dd0_0 .net "IF_ID_curr_inst_plus_one", 31 0, v0x1e4f1e0_0; 1 drivers
v0x1e51ea0_0 .net "IF_ID_instraction", 31 0, v0x1e4edf0_0; 1 drivers
v0x1e51f20_0 .net "IMM", 15 0, L_0x1e588f0; 1 drivers
v0x1e51fa0_0 .net "MEM_WB_out_alu", 31 0, v0x1e3d0a0_0; 1 drivers
v0x1e520a0_0 .net "MEM_WB_out_memory", 31 0, v0x1e3cc30_0; 1 drivers
v0x1e52120_0 .net "WB_data_for_write", 31 0, L_0x1e60780; 1 drivers
v0x1e52020_0 .net *"_s22", 15 0, C4<0000000000000000>; 1 drivers
v0x1e52230_0 .net *"_s26", 5 0, C4<000000>; 1 drivers
v0x1e521a0_0 .alias "clk", 0 0, v0x1e53a30_0;
v0x1e45110_0 .alias "control_mux_for_PC", 1 0, v0x1e53d10_0;
v0x1e522b0_0 .net "curr_inst", 31 0, v0x1e4fbd0_0; 1 drivers
v0x1e52760_0 .net "curr_inst_plus_one", 31 0, L_0x1e58080; 1 drivers
v0x1e45190_0 .net "curr_inst_plus_one_plus_IMM", 31 0, L_0x1e5d2f0; 1 drivers
v0x1e528a0_0 .net "curr_state", 2 0, v0x1e3b1b0_0; 1 drivers
v0x1e527e0_0 .net "expand_ADDR", 31 0, L_0x1e5bec0; 1 drivers
v0x1e529f0_0 .net "expand_IMM", 31 0, L_0x1e5c2c0; 1 drivers
v0x1e52920_0 .alias "funct", 5 0, v0x1e53d90_0;
v0x1e52b50_0 .net "in_PC", 31 0, L_0x1e57d70; 1 drivers
v0x1e52a70_0 .net "instraction", 31 0, L_0x1e51230; 1 drivers
v0x1e52cc0_0 .net "is_EXMEM_open", 0 0, v0x1e3b250_0; 1 drivers
v0x1e52bd0_0 .net "is_IDEX_open", 0 0, v0x1e3b300_0; 1 drivers
v0x1e52e40_0 .net "is_IFID_open", 0 0, v0x1e3b3a0_0; 1 drivers
v0x1e52d40_0 .alias "is_I_type", 0 0, v0x1e53e60_0;
v0x1e52dc0_0 .alias "is_J_type", 0 0, v0x1e53f70_0;
v0x1e52fe0_0 .net "is_MEMWB_open", 0 0, v0x1e3b480_0; 1 drivers
v0x1e53060_0 .alias "is_R_type", 0 0, v0x1e53ff0_0;
v0x1e52ec0_0 .net "is_alu_zero", 0 0, L_0x1e5cc10; 1 drivers
v0x1e53210_0 .net "is_load_PC", 0 0, v0x1e3b520_0; 1 drivers
v0x1e530e0_0 .alias "is_write_from_mem", 0 0, v0x1e54140_0;
v0x1e533d0_0 .alias "is_write_mem", 0 0, v0x1e54210_0;
v0x1e53290_0 .alias "is_write_reg", 0 0, v0x1e54320_0;
v0x1e53310_0 .alias "opcode", 5 0, v0x1e54490_0;
v0x1e535b0_0 .alias "opcode_alu", 5 0, v0x1e54510_0;
v0x1e53630_0 .net "out_alu", 31 0, v0x1e45fd0_0; 1 drivers
v0x1e53450_0 .net "out_memory", 31 0, L_0x1e5f9a0; 1 drivers
v0x1e534d0_0 .net "out_mux_for_alu", 31 0, L_0x1e5cf20; 1 drivers
v0x1e53830_0 .net "out_mux_for_wnum", 4 0, L_0x1e59500; 1 drivers
v0x1e538b0_0 .net "rd", 4 0, L_0x1e586d0; 1 drivers
v0x1e536b0_0 .net "rdata1", 31 0, L_0x1e5afe0; 1 drivers
v0x1e53730_0 .net "rdata2", 31 0, L_0x1e5bc80; 1 drivers
v0x1e537b0_0 .net "rs", 4 0, L_0x1e58460; 1 drivers
v0x1e53ad0_0 .alias "rst", 0 0, v0x1e54600_0;
v0x1e53930_0 .net "rt", 4 0, L_0x1e58550; 1 drivers
v0x1e539b0_0 .net "shamt", 4 0, L_0x1e58770; 1 drivers
L_0x1e57f00 .concat [ 32 32 32 0], v0x1e473b0_0, v0x1e453b0_0, L_0x1e58080;
L_0x1e58370 .part v0x1e4edf0_0, 26, 6;
L_0x1e58460 .part v0x1e4edf0_0, 21, 5;
L_0x1e58550 .part v0x1e4edf0_0, 16, 5;
L_0x1e586d0 .part v0x1e4edf0_0, 11, 5;
L_0x1e58770 .part v0x1e4edf0_0, 6, 5;
L_0x1e58850 .part v0x1e4edf0_0, 0, 6;
L_0x1e588f0 .part v0x1e4edf0_0, 0, 16;
L_0x1e58aa0 .part v0x1e4edf0_0, 0, 26;
L_0x1e596e0 .concat [ 5 5 0 0], L_0x1e58550, L_0x1e586d0;
L_0x1e5c2c0 .concat [ 16 16 0 0], L_0x1e588f0, C4<0000000000000000>;
L_0x1e5bec0 .concat [ 26 6 0 0], L_0x1e58aa0, C4<000000>;
L_0x1e5d100 .concat [ 32 32 0 0], v0x1e47830_0, v0x1e47c90_0;
L_0x1e600f0 .part v0x1e44920_0, 0, 5;
L_0x1e60d20 .concat [ 32 32 0 0], v0x1e3cc30_0, v0x1e3d0a0_0;
S_0x1e50530 .scope module, "_mux_for_PC" "mux" 9 70, 5 48, S_0x1e3a870;
 .timescale 0 0;
P_0x1e45628 .param/l "CW" 5 51, +C4<00000000000000000000000000000010>;
P_0x1e45650 .param/l "N" 5 50, +C4<00000000000000000000000000000011>;
P_0x1e45678 .param/l "W" 5 49, +C4<00000000000000000000000000100000>;
L_0x1e56cd0 .functor AND 1, L_0x1e576d0, L_0x1e57a70, C4<1>, C4<1>;
v0x1e50b70_0 .net *"_s11", 31 0, L_0x1e57810; 1 drivers
v0x1e50c10_0 .net *"_s14", 29 0, C4<000000000000000000000000000000>; 1 drivers
v0x1e50cb0_0 .net *"_s15", 31 0, C4<00000000000000000000000000000011>; 1 drivers
v0x1e50d50_0 .net *"_s17", 0 0, L_0x1e57a70; 1 drivers
v0x1e50e00_0 .net *"_s19", 0 0, L_0x1e56cd0; 1 drivers
v0x1e50ea0_0 .net *"_s21", 31 0, L_0x1e57c80; 1 drivers
v0x1e50f80_0 .net *"_s23", 31 0, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>; 1 drivers
v0x1e51020_0 .net *"_s3", 2 0, C4<000>; 1 drivers
v0x1e51110_0 .net *"_s5", 2 0, L_0x1e57460; 1 drivers
v0x1e511b0_0 .net *"_s8", 0 0, C4<0>; 1 drivers
v0x1e512b0_0 .net *"_s9", 0 0, L_0x1e576d0; 1 drivers
v0x1e51350 .array "chunk", 2 0;
v0x1e51350_0 .net v0x1e51350 0, 31 0, L_0x1e571f0; 1 drivers
v0x1e51350_1 .net v0x1e51350 1, 31 0, L_0x1e572c0; 1 drivers
v0x1e51350_2 .net v0x1e51350 2, 31 0, L_0x1e57390; 1 drivers
v0x1e514c0_0 .net "in", 95 0, L_0x1e57f00; 1 drivers
v0x1e51560_0 .alias "n", 1 0, v0x1e53d10_0;
v0x1e51660_0 .alias "out", 31 0, v0x1e52b50_0;
L_0x1e571f0 .part L_0x1e57f00, 64, 32;
L_0x1e572c0 .part L_0x1e57f00, 32, 32;
L_0x1e57390 .part L_0x1e57f00, 0, 32;
L_0x1e57460 .concat [ 2 1 0 0], v0x1e39f80_0, C4<0>;
L_0x1e576d0 .cmp/ge 3, L_0x1e57460, C4<000>;
L_0x1e57810 .concat [ 2 30 0 0], v0x1e39f80_0, C4<000000000000000000000000000000>;
L_0x1e57a70 .cmp/gt 32, C4<00000000000000000000000000000011>, L_0x1e57810;
L_0x1e57c80 .array/port v0x1e51350, v0x1e39f80_0;
L_0x1e57d70 .functor MUXZ 32, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, L_0x1e57c80, L_0x1e56cd0, C4<>;
S_0x1e50a00 .scope generate, "gen_block[0]" "gen_block[0]" 5 62, 5 62, S_0x1e50530;
 .timescale 0 0;
P_0x1e50af8 .param/l "k" 5 62, +C4<00>;
S_0x1e50890 .scope generate, "gen_block[1]" "gen_block[1]" 5 62, 5 62, S_0x1e50530;
 .timescale 0 0;
P_0x1e50988 .param/l "k" 5 62, +C4<01>;
S_0x1e50720 .scope generate, "gen_block[2]" "gen_block[2]" 5 62, 5 62, S_0x1e50530;
 .timescale 0 0;
P_0x1e50818 .param/l "k" 5 62, +C4<010>;
S_0x1e4fd50 .scope module, "_adder_plus_one" "adder" 9 73, 10 1, S_0x1e3a870;
 .timescale 0 0;
P_0x1e4fe48 .param/l "WIDTH" 10 2, +C4<00000000000000000000000000100000>;
v0x1e4fec0_0 .alias "clk", 0 0, v0x1e53a30_0;
v0x1e4ff40_0 .net "load", 0 0, C4<z>; 0 drivers
v0x1e4ffc0_0 .alias "out", 31 0, v0x1e52760_0;
v0x1e50070_0 .alias "rst", 0 0, v0x1e54600_0;
v0x1e454e0_0 .alias "x", 31 0, v0x1e522b0_0;
v0x1e45560_0 .net "y", 31 0, C4<00000000000000000000000000000001>; 1 drivers
L_0x1e58080 .arith/sum 32, v0x1e4fbd0_0, C4<00000000000000000000000000000001>;
S_0x1e4f870 .scope module, "_PC" "PC" 9 76, 11 1, S_0x1e3a870;
 .timescale 0 0;
P_0x1e4f968 .param/l "WIDTH" 11 2, +C4<00000000000000000000000000100000>;
v0x1e4f9e0_0 .alias "clk", 0 0, v0x1e53a30_0;
v0x1e4faa0_0 .alias "in", 31 0, v0x1e52b50_0;
v0x1e4fb20_0 .alias "load", 0 0, v0x1e53210_0;
v0x1e4fbd0_0 .var "out", 31 0;
v0x1e4fcd0_0 .alias "rst", 0 0, v0x1e54600_0;
S_0x1e4f310 .scope module, "_inst" "instractions" 9 80, 12 1, S_0x1e3a870;
 .timescale 0 0;
P_0x1e4f408 .param/l "INSTRACTION_NUMBERS" 12 3, +C4<00000000000000000000000000010000>;
P_0x1e4f430 .param/l "WIDTH" 12 2, +C4<00000000000000000000000000100000>;
L_0x1e51230 .functor BUFZ 32, L_0x1e58280, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1e4f560_0 .net *"_s0", 31 0, L_0x1e58280; 1 drivers
v0x1e4f5e0_0 .alias "curr_command", 31 0, v0x1e522b0_0;
v0x1e4f690 .array "mem", 15 0, 31 0;
v0x1e4f710_0 .alias "out_data", 31 0, v0x1e52a70_0;
v0x1e4f7f0_0 .alias "rst", 0 0, v0x1e54600_0;
L_0x1e58280 .array/port v0x1e4f690, v0x1e4fbd0_0;
S_0x1e4ef20 .scope module, "_IF_ID_curr_inst_plus_one_launch" "register" 9 83, 6 1, S_0x1e3a870;
 .timescale 0 0;
P_0x1e498e8 .param/l "WIDTH" 6 2, +C4<00000000000000000000000000100000>;
v0x1e4f010_0 .alias "clk", 0 0, v0x1e53a30_0;
v0x1e4f090_0 .alias "in", 31 0, v0x1e52760_0;
v0x1e4f110_0 .alias "load", 0 0, v0x1e52e40_0;
v0x1e4f1e0_0 .var "out", 31 0;
v0x1e4f290_0 .alias "rst", 0 0, v0x1e54600_0;
S_0x1e4eaf0 .scope module, "_IF_ID_instraction_launch" "register" 9 87, 6 1, S_0x1e3a870;
 .timescale 0 0;
P_0x1e4e428 .param/l "WIDTH" 6 2, +C4<00000000000000000000000000100000>;
v0x1e4ec20_0 .alias "clk", 0 0, v0x1e53a30_0;
v0x1e4eca0_0 .alias "in", 31 0, v0x1e52a70_0;
v0x1e4ed40_0 .alias "load", 0 0, v0x1e52e40_0;
v0x1e4edf0_0 .var "out", 31 0;
v0x1e4eea0_0 .alias "rst", 0 0, v0x1e54600_0;
S_0x1e4db90 .scope module, "_mux_for_regs" "mux" 9 102, 5 48, S_0x1e3a870;
 .timescale 0 0;
P_0x1e4dc88 .param/l "CW" 5 51, +C4<00000000000000000000000000000001>;
P_0x1e4dcb0 .param/l "N" 5 50, +C4<00000000000000000000000000000010>;
P_0x1e4dcd8 .param/l "W" 5 49, +C4<00000000000000000000000000000101>;
L_0x1e59320 .functor AND 1, L_0x1e58eb0, L_0x1e58e10, C4<1>, C4<1>;
v0x1e4e070_0 .net *"_s10", 31 0, L_0x1e58fa0; 1 drivers
v0x1e4e110_0 .net *"_s13", 30 0, C4<0000000000000000000000000000000>; 1 drivers
v0x1e4e1b0_0 .net *"_s14", 31 0, C4<00000000000000000000000000000010>; 1 drivers
v0x1e4e250_0 .net *"_s16", 0 0, L_0x1e58e10; 1 drivers
v0x1e4e300_0 .net *"_s18", 0 0, L_0x1e59320; 1 drivers
v0x1e4e3a0_0 .net *"_s2", 1 0, C4<00>; 1 drivers
v0x1e4e480_0 .net *"_s20", 4 0, L_0x1e59420; 1 drivers
v0x1e4e520_0 .net *"_s22", 4 0, C4<xxxxx>; 1 drivers
v0x1e4e610_0 .net *"_s4", 1 0, L_0x1e58c80; 1 drivers
v0x1e4e6b0_0 .net *"_s7", 0 0, C4<0>; 1 drivers
v0x1e4e750_0 .net *"_s8", 0 0, L_0x1e58eb0; 1 drivers
v0x1e4e7f0 .array "chunk", 1 0;
v0x1e4e7f0_0 .net v0x1e4e7f0 0, 4 0, L_0x1e58b40; 1 drivers
v0x1e4e7f0_1 .net v0x1e4e7f0 1, 4 0, L_0x1e58be0; 1 drivers
v0x1e4e8d0_0 .net "in", 9 0, L_0x1e596e0; 1 drivers
v0x1e4e970_0 .alias "n", 0 0, v0x1e53e60_0;
v0x1e4ea70_0 .alias "out", 4 0, v0x1e53830_0;
L_0x1e58b40 .part L_0x1e596e0, 5, 5;
L_0x1e58be0 .part L_0x1e596e0, 0, 5;
L_0x1e58c80 .concat [ 1 1 0 0], v0x1e3a0c0_0, C4<0>;
L_0x1e58eb0 .cmp/ge 2, L_0x1e58c80, C4<00>;
L_0x1e58fa0 .concat [ 1 31 0 0], v0x1e3a0c0_0, C4<0000000000000000000000000000000>;
L_0x1e58e10 .cmp/gt 32, C4<00000000000000000000000000000010>, L_0x1e58fa0;
L_0x1e59420 .array/port v0x1e4e7f0, v0x1e3a0c0_0;
L_0x1e59500 .functor MUXZ 5, C4<xxxxx>, L_0x1e59420, L_0x1e59320, C4<>;
S_0x1e4df00 .scope generate, "gen_block[0]" "gen_block[0]" 5 62, 5 62, S_0x1e4db90;
 .timescale 0 0;
P_0x1e4dff8 .param/l "k" 5 62, +C4<00>;
S_0x1e4dd90 .scope generate, "gen_block[1]" "gen_block[1]" 5 62, 5 62, S_0x1e4db90;
 .timescale 0 0;
P_0x1e4de88 .param/l "k" 5 62, +C4<01>;
S_0x1e487a0 .scope module, "_regs" "registers" 9 104, 13 1, S_0x1e3a870;
 .timescale 0 0;
P_0x1e3e9b8 .param/l "ADDR_WIDTH" 13 4, +C4<00000000000000000000000000000101>;
P_0x1e3e9e0 .param/l "WIDTH" 13 3, +C4<00000000000000000000000000100000>;
v0x1e4cfb0_0 .alias "clk", 0 0, v0x1e53a30_0;
v0x1e4d050_0 .net "is_load_in_reg0", 0 0, L_0x1e59f60; 1 drivers
v0x1e4d0f0_0 .net "is_load_in_reg1", 0 0, L_0x1e5a030; 1 drivers
v0x1e4d1a0_0 .net "is_load_in_reg2", 0 0, L_0x1e5a0d0; 1 drivers
v0x1e4d280_0 .net "is_load_in_reg3", 0 0, L_0x1e5a1c0; 1 drivers
v0x1e4d330_0 .net "out_reg0", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v0x1e4d3f0_0 .net "out_reg1", 31 0, v0x1e4bd20_0; 1 drivers
v0x1e4d470_0 .net "out_reg2", 31 0, v0x1e4b8b0_0; 1 drivers
v0x1e4d570_0 .net "out_reg3", 31 0, v0x1e4b410_0; 1 drivers
v0x1e4d620_0 .alias "rdata1", 31 0, v0x1e536b0_0;
v0x1e4d6a0_0 .alias "rdata2", 31 0, v0x1e53730_0;
v0x1e4d770_0 .alias "rnum1", 4 0, v0x1e537b0_0;
v0x1e4d7f0_0 .alias "rnum2", 4 0, v0x1e53930_0;
v0x1e4d870_0 .alias "rst", 0 0, v0x1e54600_0;
v0x1e4d970_0 .alias "wdata", 31 0, v0x1e52120_0;
v0x1e4da80_0 .alias "wnum", 4 0, v0x1e53830_0;
v0x1e4d8f0_0 .alias "write", 0 0, v0x1e54320_0;
L_0x1e59e00 .part L_0x1e59500, 0, 2;
RS_0x7f1c234e8078 .resolv tri, L_0x1e59160, L_0x1e59950, L_0x1e59af0, L_0x1e59c40;
L_0x1e59f60 .part RS_0x7f1c234e8078, 3, 1;
L_0x1e5a030 .part RS_0x7f1c234e8078, 2, 1;
L_0x1e5a0d0 .part RS_0x7f1c234e8078, 1, 1;
L_0x1e5a1c0 .part RS_0x7f1c234e8078, 0, 1;
L_0x1e5b1c0 .concat [ 32 32 32 32], v0x1e4b410_0, v0x1e4b8b0_0, v0x1e4bd20_0, C4<00000000000000000000000000000000>;
L_0x1e5b3e0 .part L_0x1e58460, 0, 2;
L_0x1e5c060 .concat [ 32 32 32 32], v0x1e4b410_0, v0x1e4b8b0_0, v0x1e4bd20_0, C4<00000000000000000000000000000000>;
L_0x1e5c100 .part L_0x1e58550, 0, 2;
S_0x1e4be50 .scope module, "_demux" "demux" 13 25, 4 48, S_0x1e487a0;
 .timescale 0 0;
P_0x1e4bf48 .param/l "CW" 4 51, +C4<00000000000000000000000000000010>;
P_0x1e4bf70 .param/l "N" 4 50, +C4<00000000000000000000000000000100>;
P_0x1e4bf98 .param/l "W" 4 49, +C4<00000000000000000000000000000001>;
v0x1e4cc80 .array "chunk", 3 0, 0 0;
v0x1e4cdd0_0 .alias "in", 0 0, v0x1e54320_0;
v0x1e4ce80_0 .net "n", 1 0, L_0x1e59e00; 1 drivers
v0x1e4cf00_0 .net8 "out", 3 0, RS_0x7f1c234e8078; 4 drivers
E_0x1e4c110 .event edge, v0x1e4cbc0_0, v0x1e4ce80_0, v0x1e3a520_0;
v0x1e4cc80_0 .array/port v0x1e4cc80, 0;
L_0x1e59160 .part/pv v0x1e4cc80_0, 3, 1, 4;
v0x1e4cc80_1 .array/port v0x1e4cc80, 1;
L_0x1e59950 .part/pv v0x1e4cc80_1, 2, 1, 4;
v0x1e4cc80_2 .array/port v0x1e4cc80, 2;
L_0x1e59af0 .part/pv v0x1e4cc80_2, 1, 1, 4;
v0x1e4cc80_3 .array/port v0x1e4cc80, 3;
L_0x1e59c40 .part/pv v0x1e4cc80_3, 0, 1, 4;
S_0x1e4cad0 .scope begin, "demux_block" "demux_block" 4 61, 4 61, S_0x1e4be50;
 .timescale 0 0;
v0x1e4cbc0_0 .var/i "k", 31 0;
S_0x1e4c880 .scope generate, "assign_block[0]" "assign_block[0]" 4 71, 4 71, S_0x1e4be50;
 .timescale 0 0;
P_0x1e4c978 .param/l "k" 4 71, +C4<00>;
v0x1e4ca30_0 .net *"_s2", 0 0, v0x1e4cc80_0; 1 drivers
S_0x1e4c630 .scope generate, "assign_block[1]" "assign_block[1]" 4 71, 4 71, S_0x1e4be50;
 .timescale 0 0;
P_0x1e4c728 .param/l "k" 4 71, +C4<01>;
v0x1e4c7e0_0 .net *"_s2", 0 0, v0x1e4cc80_1; 1 drivers
S_0x1e4c3e0 .scope generate, "assign_block[2]" "assign_block[2]" 4 71, 4 71, S_0x1e4be50;
 .timescale 0 0;
P_0x1e4c4d8 .param/l "k" 4 71, +C4<010>;
v0x1e4c590_0 .net *"_s2", 0 0, v0x1e4cc80_2; 1 drivers
S_0x1e4c1d0 .scope generate, "assign_block[3]" "assign_block[3]" 4 71, 4 71, S_0x1e4be50;
 .timescale 0 0;
P_0x1e4c168 .param/l "k" 4 71, +C4<011>;
v0x1e4c340_0 .net *"_s2", 0 0, v0x1e4cc80_3; 1 drivers
S_0x1e4b9b0 .scope module, "_reg1" "register" 13 31, 6 1, S_0x1e487a0;
 .timescale 0 0;
P_0x1e4baa8 .param/l "WIDTH" 6 2, +C4<00000000000000000000000000100000>;
v0x1e4bb20_0 .alias "clk", 0 0, v0x1e53a30_0;
v0x1e4bc00_0 .alias "in", 31 0, v0x1e52120_0;
v0x1e4bc80_0 .alias "load", 0 0, v0x1e4d0f0_0;
v0x1e4bd20_0 .var "out", 31 0;
v0x1e4bdd0_0 .alias "rst", 0 0, v0x1e54600_0;
S_0x1e4b540 .scope module, "_reg2" "register" 13 33, 6 1, S_0x1e487a0;
 .timescale 0 0;
P_0x1e4b638 .param/l "WIDTH" 6 2, +C4<00000000000000000000000000100000>;
v0x1e4b6b0_0 .alias "clk", 0 0, v0x1e53a30_0;
v0x1e4b790_0 .alias "in", 31 0, v0x1e52120_0;
v0x1e4b810_0 .alias "load", 0 0, v0x1e4d1a0_0;
v0x1e4b8b0_0 .var "out", 31 0;
v0x1e4b930_0 .alias "rst", 0 0, v0x1e54600_0;
S_0x1e4b0f0 .scope module, "_reg3" "register" 13 35, 6 1, S_0x1e487a0;
 .timescale 0 0;
P_0x1e4aa08 .param/l "WIDTH" 6 2, +C4<00000000000000000000000000100000>;
v0x1e4b220_0 .alias "clk", 0 0, v0x1e53a30_0;
v0x1e4b2e0_0 .alias "in", 31 0, v0x1e52120_0;
v0x1e4b390_0 .alias "load", 0 0, v0x1e4d280_0;
v0x1e4b410_0 .var "out", 31 0;
v0x1e4b4c0_0 .alias "rst", 0 0, v0x1e54600_0;
S_0x1e49d70 .scope module, "_mux1" "mux" 13 39, 5 48, S_0x1e487a0;
 .timescale 0 0;
P_0x1e49e68 .param/l "CW" 5 51, +C4<00000000000000000000000000000010>;
P_0x1e49e90 .param/l "N" 5 50, +C4<00000000000000000000000000000100>;
P_0x1e49eb8 .param/l "W" 5 49, +C4<00000000000000000000000000100000>;
L_0x1e59d10 .functor AND 1, L_0x1e59830, L_0x1e5a960, C4<1>, C4<1>;
v0x1e4a650_0 .net *"_s10", 0 0, L_0x1e59830; 1 drivers
v0x1e4a6f0_0 .net *"_s12", 31 0, L_0x1e5ab10; 1 drivers
v0x1e4a790_0 .net *"_s15", 29 0, C4<000000000000000000000000000000>; 1 drivers
v0x1e4a830_0 .net *"_s16", 31 0, C4<00000000000000000000000000000100>; 1 drivers
v0x1e4a8e0_0 .net *"_s18", 0 0, L_0x1e5a960; 1 drivers
v0x1e4a980_0 .net *"_s20", 0 0, L_0x1e59d10; 1 drivers
v0x1e4aa60_0 .net *"_s22", 31 0, L_0x1e5af40; 1 drivers
v0x1e4ab00_0 .net *"_s24", 31 0, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>; 1 drivers
v0x1e4aba0_0 .net *"_s4", 2 0, C4<000>; 1 drivers
v0x1e4ac40_0 .net *"_s6", 2 0, L_0x1e5a7a0; 1 drivers
v0x1e4ace0_0 .net *"_s9", 0 0, C4<0>; 1 drivers
v0x1e4ad80 .array "chunk", 3 0;
v0x1e4ad80_0 .net v0x1e4ad80 0, 31 0, L_0x1e5a3c0; 1 drivers
v0x1e4ad80_1 .net v0x1e4ad80 1, 31 0, L_0x1e5a460; 1 drivers
v0x1e4ad80_2 .net v0x1e4ad80 2, 31 0, L_0x1e5a500; 1 drivers
v0x1e4ad80_3 .net v0x1e4ad80 3, 31 0, L_0x1e5a5a0; 1 drivers
v0x1e4ae80_0 .net "in", 127 0, L_0x1e5b1c0; 1 drivers
v0x1e4af20_0 .net "n", 1 0, L_0x1e5b3e0; 1 drivers
v0x1e4b040_0 .alias "out", 31 0, v0x1e536b0_0;
L_0x1e5a3c0 .part L_0x1e5b1c0, 96, 32;
L_0x1e5a460 .part L_0x1e5b1c0, 64, 32;
L_0x1e5a500 .part L_0x1e5b1c0, 32, 32;
L_0x1e5a5a0 .part L_0x1e5b1c0, 0, 32;
L_0x1e5a7a0 .concat [ 2 1 0 0], L_0x1e5b3e0, C4<0>;
L_0x1e59830 .cmp/ge 3, L_0x1e5a7a0, C4<000>;
L_0x1e5ab10 .concat [ 2 30 0 0], L_0x1e5b3e0, C4<000000000000000000000000000000>;
L_0x1e5a960 .cmp/gt 32, C4<00000000000000000000000000000100>, L_0x1e5ab10;
L_0x1e5af40 .array/port v0x1e4ad80, L_0x1e5b3e0;
L_0x1e5afe0 .functor MUXZ 32, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, L_0x1e5af40, L_0x1e59d10, C4<>;
S_0x1e4a4c0 .scope generate, "gen_block[0]" "gen_block[0]" 5 62, 5 62, S_0x1e49d70;
 .timescale 0 0;
P_0x1e4a5b8 .param/l "k" 5 62, +C4<00>;
S_0x1e4a330 .scope generate, "gen_block[1]" "gen_block[1]" 5 62, 5 62, S_0x1e49d70;
 .timescale 0 0;
P_0x1e4a428 .param/l "k" 5 62, +C4<01>;
S_0x1e4a1a0 .scope generate, "gen_block[2]" "gen_block[2]" 5 62, 5 62, S_0x1e49d70;
 .timescale 0 0;
P_0x1e4a298 .param/l "k" 5 62, +C4<010>;
S_0x1e4a0b0 .scope generate, "gen_block[3]" "gen_block[3]" 5 62, 5 62, S_0x1e49d70;
 .timescale 0 0;
P_0x1e49ff8 .param/l "k" 5 62, +C4<011>;
S_0x1e48990 .scope module, "_mux2" "mux" 13 42, 5 48, S_0x1e487a0;
 .timescale 0 0;
P_0x1e48a88 .param/l "CW" 5 51, +C4<00000000000000000000000000000010>;
P_0x1e48ab0 .param/l "N" 5 50, +C4<00000000000000000000000000000100>;
P_0x1e48ad8 .param/l "W" 5 49, +C4<00000000000000000000000000100000>;
L_0x1e49a80 .functor AND 1, L_0x1e5b9c0, L_0x1e5bd80, C4<1>, C4<1>;
v0x1e49270_0 .net *"_s10", 0 0, L_0x1e5b9c0; 1 drivers
v0x1e49310_0 .net *"_s12", 31 0, L_0x1e5bb40; 1 drivers
v0x1e493b0_0 .net *"_s15", 29 0, C4<000000000000000000000000000000>; 1 drivers
v0x1e49450_0 .net *"_s16", 31 0, C4<00000000000000000000000000000100>; 1 drivers
v0x1e49500_0 .net *"_s18", 0 0, L_0x1e5bd80; 1 drivers
v0x1e495a0_0 .net *"_s20", 0 0, L_0x1e49a80; 1 drivers
v0x1e49680_0 .net *"_s22", 31 0, L_0x1e5be20; 1 drivers
v0x1e49720_0 .net *"_s24", 31 0, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>; 1 drivers
v0x1e497c0_0 .net *"_s4", 2 0, C4<000>; 1 drivers
v0x1e49860_0 .net *"_s6", 2 0, L_0x1e5acd0; 1 drivers
v0x1e49960_0 .net *"_s9", 0 0, C4<0>; 1 drivers
v0x1e49a00 .array "chunk", 3 0;
v0x1e49a00_0 .net v0x1e49a00 0, 31 0, L_0x1e5b510; 1 drivers
v0x1e49a00_1 .net v0x1e49a00 1, 31 0, L_0x1e5b5b0; 1 drivers
v0x1e49a00_2 .net v0x1e49a00 2, 31 0, L_0x1e5b650; 1 drivers
v0x1e49a00_3 .net v0x1e49a00 3, 31 0, L_0x1e5b6f0; 1 drivers
v0x1e49b00_0 .net "in", 127 0, L_0x1e5c060; 1 drivers
v0x1e49ba0_0 .net "n", 1 0, L_0x1e5c100; 1 drivers
v0x1e49cc0_0 .alias "out", 31 0, v0x1e53730_0;
L_0x1e5b510 .part L_0x1e5c060, 96, 32;
L_0x1e5b5b0 .part L_0x1e5c060, 64, 32;
L_0x1e5b650 .part L_0x1e5c060, 32, 32;
L_0x1e5b6f0 .part L_0x1e5c060, 0, 32;
L_0x1e5acd0 .concat [ 2 1 0 0], L_0x1e5c100, C4<0>;
L_0x1e5b9c0 .cmp/ge 3, L_0x1e5acd0, C4<000>;
L_0x1e5bb40 .concat [ 2 30 0 0], L_0x1e5c100, C4<000000000000000000000000000000>;
L_0x1e5bd80 .cmp/gt 32, C4<00000000000000000000000000000100>, L_0x1e5bb40;
L_0x1e5be20 .array/port v0x1e49a00, L_0x1e5c100;
L_0x1e5bc80 .functor MUXZ 32, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, L_0x1e5be20, L_0x1e49a80, C4<>;
S_0x1e490e0 .scope generate, "gen_block[0]" "gen_block[0]" 5 62, 5 62, S_0x1e48990;
 .timescale 0 0;
P_0x1e491d8 .param/l "k" 5 62, +C4<00>;
S_0x1e48f70 .scope generate, "gen_block[1]" "gen_block[1]" 5 62, 5 62, S_0x1e48990;
 .timescale 0 0;
P_0x1e49068 .param/l "k" 5 62, +C4<01>;
S_0x1e48e00 .scope generate, "gen_block[2]" "gen_block[2]" 5 62, 5 62, S_0x1e48990;
 .timescale 0 0;
P_0x1e48ef8 .param/l "k" 5 62, +C4<010>;
S_0x1e48d10 .scope generate, "gen_block[3]" "gen_block[3]" 5 62, 5 62, S_0x1e48990;
 .timescale 0 0;
P_0x1e48c58 .param/l "k" 5 62, +C4<011>;
S_0x1e48310 .scope module, "_ID_EX_curr_inst_plus_one_launch" "register" 9 112, 6 1, S_0x1e3a870;
 .timescale 0 0;
P_0x1e48408 .param/l "WIDTH" 6 2, +C4<00000000000000000000000000100000>;
v0x1e48480_0 .alias "clk", 0 0, v0x1e53a30_0;
v0x1e48540_0 .alias "in", 31 0, v0x1e51dd0_0;
v0x1e485c0_0 .alias "load", 0 0, v0x1e52bd0_0;
v0x1e48640_0 .var "out", 31 0;
v0x1e48720_0 .alias "rst", 0 0, v0x1e54600_0;
S_0x1e47df0 .scope module, "_ID_EX_rdata1_launch" "register" 9 116, 6 1, S_0x1e3a870;
 .timescale 0 0;
P_0x1e47ee8 .param/l "WIDTH" 6 2, +C4<00000000000000000000000000100000>;
v0x1e47f60_0 .alias "clk", 0 0, v0x1e53a30_0;
v0x1e48020_0 .alias "in", 31 0, v0x1e536b0_0;
v0x1e480a0_0 .alias "load", 0 0, v0x1e52bd0_0;
v0x1e481b0_0 .var "out", 31 0;
v0x1e48290_0 .alias "rst", 0 0, v0x1e54600_0;
S_0x1e47960 .scope module, "_ID_EX_rdata2_launch" "register" 9 120, 6 1, S_0x1e3a870;
 .timescale 0 0;
P_0x1e47a58 .param/l "WIDTH" 6 2, +C4<00000000000000000000000000100000>;
v0x1e47ad0_0 .alias "clk", 0 0, v0x1e53a30_0;
v0x1e47b90_0 .alias "in", 31 0, v0x1e53730_0;
v0x1e47c10_0 .alias "load", 0 0, v0x1e52bd0_0;
v0x1e47c90_0 .var "out", 31 0;
v0x1e47d70_0 .alias "rst", 0 0, v0x1e54600_0;
S_0x1e474e0 .scope module, "_ID_EX_expand_IMM_launch" "register" 9 124, 6 1, S_0x1e3a870;
 .timescale 0 0;
P_0x1e475d8 .param/l "WIDTH" 6 2, +C4<00000000000000000000000000100000>;
v0x1e47650_0 .alias "clk", 0 0, v0x1e53a30_0;
v0x1e47710_0 .alias "in", 31 0, v0x1e529f0_0;
v0x1e477b0_0 .alias "load", 0 0, v0x1e52bd0_0;
v0x1e47830_0 .var "out", 31 0;
v0x1e478e0_0 .alias "rst", 0 0, v0x1e54600_0;
S_0x1e47090 .scope module, "_ID_EX_expand_ADDR_launch" "register" 9 128, 6 1, S_0x1e3a870;
 .timescale 0 0;
P_0x1e46a98 .param/l "WIDTH" 6 2, +C4<00000000000000000000000000100000>;
v0x1e471c0_0 .alias "clk", 0 0, v0x1e53a30_0;
v0x1e47280_0 .alias "in", 31 0, v0x1e527e0_0;
v0x1e47300_0 .alias "load", 0 0, v0x1e52bd0_0;
v0x1e473b0_0 .var "out", 31 0;
v0x1e47460_0 .alias "rst", 0 0, v0x1e54600_0;
S_0x1e461c0 .scope module, "_mux_for_alu" "mux" 9 135, 5 48, S_0x1e3a870;
 .timescale 0 0;
P_0x1e462b8 .param/l "CW" 5 51, +C4<00000000000000000000000000000001>;
P_0x1e462e0 .param/l "N" 5 50, +C4<00000000000000000000000000000010>;
P_0x1e46308 .param/l "W" 5 49, +C4<00000000000000000000000000100000>;
L_0x1e597d0 .functor AND 1, L_0x1e5c3b0, L_0x1e5c920, C4<1>, C4<1>;
v0x1e46760_0 .net *"_s10", 31 0, L_0x1e5caa0; 1 drivers
v0x1e467e0_0 .net *"_s13", 30 0, C4<0000000000000000000000000000000>; 1 drivers
v0x1e46860_0 .net *"_s14", 31 0, C4<00000000000000000000000000000010>; 1 drivers
v0x1e468e0_0 .net *"_s16", 0 0, L_0x1e5c920; 1 drivers
v0x1e46990_0 .net *"_s18", 0 0, L_0x1e597d0; 1 drivers
v0x1e46a10_0 .net *"_s2", 1 0, C4<00>; 1 drivers
v0x1e46ad0_0 .net *"_s20", 31 0, L_0x1e5ce40; 1 drivers
v0x1e46b50_0 .net *"_s22", 31 0, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>; 1 drivers
v0x1e46c20_0 .net *"_s4", 1 0, L_0x1e5c770; 1 drivers
v0x1e46ca0_0 .net *"_s7", 0 0, C4<0>; 1 drivers
v0x1e46d20_0 .net *"_s8", 0 0, L_0x1e5c3b0; 1 drivers
v0x1e46da0 .array "chunk", 1 0;
v0x1e46da0_0 .net v0x1e46da0 0, 31 0, L_0x1e5c5e0; 1 drivers
v0x1e46da0_1 .net v0x1e46da0 1, 31 0, L_0x1e5c680; 1 drivers
v0x1e46e40_0 .net "in", 63 0, L_0x1e5d100; 1 drivers
v0x1e46ee0_0 .alias "n", 0 0, v0x1e53e60_0;
v0x1e46fe0_0 .alias "out", 31 0, v0x1e534d0_0;
L_0x1e5c5e0 .part L_0x1e5d100, 32, 32;
L_0x1e5c680 .part L_0x1e5d100, 0, 32;
L_0x1e5c770 .concat [ 1 1 0 0], v0x1e3a0c0_0, C4<0>;
L_0x1e5c3b0 .cmp/ge 2, L_0x1e5c770, C4<00>;
L_0x1e5caa0 .concat [ 1 31 0 0], v0x1e3a0c0_0, C4<0000000000000000000000000000000>;
L_0x1e5c920 .cmp/gt 32, C4<00000000000000000000000000000010>, L_0x1e5caa0;
L_0x1e5ce40 .array/port v0x1e46da0, v0x1e3a0c0_0;
L_0x1e5cf20 .functor MUXZ 32, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, L_0x1e5ce40, L_0x1e597d0, C4<>;
S_0x1e465f0 .scope generate, "gen_block[0]" "gen_block[0]" 5 62, 5 62, S_0x1e461c0;
 .timescale 0 0;
P_0x1e466e8 .param/l "k" 5 62, +C4<00>;
S_0x1e46500 .scope generate, "gen_block[1]" "gen_block[1]" 5 62, 5 62, S_0x1e461c0;
 .timescale 0 0;
P_0x1e46448 .param/l "k" 5 62, +C4<01>;
S_0x1e45b50 .scope module, "_alu" "alu" 9 137, 14 4, S_0x1e3a870;
 .timescale 0 0;
P_0x1e45c48 .param/l "WIDTH" 14 5, +C4<00000000000000000000000000100000>;
v0x1e45cf0_0 .net *"_s0", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v0x1e45d70_0 .alias "clk", 0 0, v0x1e53a30_0;
v0x1e45df0_0 .alias "in1", 31 0, v0x1e51c80_0;
v0x1e45e70_0 .alias "in2", 31 0, v0x1e534d0_0;
v0x1e45f20_0 .alias "opcode", 5 0, v0x1e54510_0;
v0x1e45fd0_0 .var "out", 31 0;
v0x1e46090_0 .alias "rst", 0 0, v0x1e54600_0;
v0x1e46110_0 .alias "zero", 0 0, v0x1e52ec0_0;
E_0x1e45cc0 .event edge, v0x1e3a6c0_0, v0x1e45e70_0, v0x1e45df0_0;
L_0x1e5cc10 .cmp/eq 32, v0x1e45fd0_0, C4<00000000000000000000000000000000>;
S_0x1e40800 .scope module, "_adder_plus_IMM" "adder" 9 140, 10 1, S_0x1e3a870;
 .timescale 0 0;
P_0x1e456f8 .param/l "WIDTH" 10 2, +C4<00000000000000000000000000100000>;
v0x1e45770_0 .alias "clk", 0 0, v0x1e53a30_0;
v0x1e45830_0 .net "load", 0 0, C4<z>; 0 drivers
v0x1e458b0_0 .alias "out", 31 0, v0x1e45190_0;
v0x1e45960_0 .alias "rst", 0 0, v0x1e54600_0;
v0x1e45a10_0 .alias "x", 31 0, v0x1e51a10_0;
v0x1e45a90_0 .alias "y", 31 0, v0x1e51b60_0;
L_0x1e5d2f0 .arith/sum 32, v0x1e48640_0, v0x1e47830_0;
S_0x1e44ee0 .scope module, "_EX_MEM_curr_inst_plus_one_plus_IMM_launch" "register" 9 144, 6 1, S_0x1e3a870;
 .timescale 0 0;
P_0x1e44fd8 .param/l "WIDTH" 6 2, +C4<00000000000000000000000000100000>;
v0x1e45050_0 .alias "clk", 0 0, v0x1e53a30_0;
v0x1e40490_0 .alias "in", 31 0, v0x1e45190_0;
v0x1e40510_0 .alias "load", 0 0, v0x1e52cc0_0;
v0x1e453b0_0 .var "out", 31 0;
v0x1e45460_0 .alias "rst", 0 0, v0x1e54600_0;
S_0x1e44a50 .scope module, "_EX_MEM_is_alu_zero_launch" "register" 9 148, 6 1, S_0x1e3a870;
 .timescale 0 0;
P_0x1e44b48 .param/l "WIDTH" 6 2, +C4<00000000000000000000000000000001>;
v0x1e44bc0_0 .alias "clk", 0 0, v0x1e53a30_0;
v0x1e44c80_0 .alias "in", 0 0, v0x1e52ec0_0;
v0x1e44d00_0 .alias "load", 0 0, v0x1e52cc0_0;
v0x1e44d80_0 .var "out", 0 0;
v0x1e44e60_0 .alias "rst", 0 0, v0x1e54600_0;
S_0x1e445a0 .scope module, "_EX_MEM_is_out_alu_launch" "register" 9 152, 6 1, S_0x1e3a870;
 .timescale 0 0;
P_0x1e44698 .param/l "WIDTH" 6 2, +C4<00000000000000000000000000100000>;
v0x1e44710_0 .alias "clk", 0 0, v0x1e53a30_0;
v0x1e447d0_0 .alias "in", 31 0, v0x1e53630_0;
v0x1e44850_0 .alias "load", 0 0, v0x1e52cc0_0;
v0x1e44920_0 .var "out", 31 0;
v0x1e449d0_0 .alias "rst", 0 0, v0x1e54600_0;
S_0x1e441d0 .scope module, "_EX_MEM_rdata2_launch" "register" 9 156, 6 1, S_0x1e3a870;
 .timescale 0 0;
P_0x1e435c8 .param/l "WIDTH" 6 2, +C4<00000000000000000000000000100000>;
v0x1e442c0_0 .alias "clk", 0 0, v0x1e53a30_0;
v0x1e44340_0 .alias "in", 31 0, v0x1e51d50_0;
v0x1e443c0_0 .alias "load", 0 0, v0x1e52cc0_0;
v0x1e44470_0 .var "out", 31 0;
v0x1e44520_0 .alias "rst", 0 0, v0x1e54600_0;
S_0x1e3d1a0 .scope module, "_memory" "memory" 9 162, 15 1, S_0x1e3a870;
 .timescale 0 0;
P_0x1e3d298 .param/l "ADDR_WIDTH" 15 4, +C4<00000000000000000000000000000101>;
P_0x1e3d2c0 .param/l "WIDTH" 15 3, +C4<00000000000000000000000000100000>;
v0x1e43160_0 .net "addr", 4 0, L_0x1e600f0; 1 drivers
v0x1e43220_0 .alias "clk", 0 0, v0x1e53a30_0;
v0x1e432a0_0 .alias "idata", 31 0, v0x1e51990_0;
v0x1e405a0_0 .net "is_load_in_reg0", 0 0, L_0x1e5e1b0; 1 drivers
v0x1e43490_0 .net "is_load_in_reg1", 0 0, L_0x1e5e2a0; 1 drivers
v0x1e43540_0 .net "is_load_in_reg2", 0 0, L_0x1e5e390; 1 drivers
v0x1e43600_0 .net "is_load_in_reg3", 0 0, L_0x1e5e480; 1 drivers
v0x1e436b0_0 .net "is_load_in_reg4", 0 0, L_0x1e5e570; 1 drivers
v0x1e43760_0 .net "is_load_in_reg5", 0 0, L_0x1e5e660; 1 drivers
v0x1e43810_0 .net "is_load_in_reg6", 0 0, L_0x1e5e750; 1 drivers
v0x1e438c0_0 .net "is_load_in_reg7", 0 0, L_0x1e5e890; 1 drivers
v0x1e43970_0 .alias "odata", 31 0, v0x1e53450_0;
v0x1e439f0_0 .net "out_reg0", 31 0, v0x1e41540_0; 1 drivers
v0x1e43a70_0 .net "out_reg1", 31 0, v0x1e410a0_0; 1 drivers
v0x1e43ba0_0 .net "out_reg2", 31 0, v0x1e40c00_0; 1 drivers
v0x1e43c50_0 .net "out_reg3", 31 0, v0x1e406d0_0; 1 drivers
v0x1e43af0_0 .net "out_reg4", 31 0, v0x1e40110_0; 1 drivers
v0x1e43dc0_0 .net "out_reg5", 31 0, v0x1e3fca0_0; 1 drivers
v0x1e43ee0_0 .net "out_reg6", 31 0, v0x1e3f800_0; 1 drivers
v0x1e43f60_0 .net "out_reg7", 31 0, v0x1e3f2c0_0; 1 drivers
v0x1e43e40_0 .alias "rst", 0 0, v0x1e54600_0;
v0x1e44090_0 .alias "write", 0 0, v0x1e54210_0;
L_0x1e5e0b0 .part L_0x1e600f0, 0, 3;
RS_0x7f1c234e70e8/0/0 .resolv tri, L_0x1e5d490, L_0x1e5d590, L_0x1e5d6e0, L_0x1e5d830;
RS_0x7f1c234e70e8/0/4 .resolv tri, L_0x1e5d9c0, L_0x1e5db40, L_0x1e5dd00, L_0x1e5de50;
RS_0x7f1c234e70e8 .resolv tri, RS_0x7f1c234e70e8/0/0, RS_0x7f1c234e70e8/0/4, C4<zzzzzzzz>, C4<zzzzzzzz>;
L_0x1e5e1b0 .part RS_0x7f1c234e70e8, 7, 1;
L_0x1e5e2a0 .part RS_0x7f1c234e70e8, 6, 1;
L_0x1e5e390 .part RS_0x7f1c234e70e8, 5, 1;
L_0x1e5e480 .part RS_0x7f1c234e70e8, 4, 1;
L_0x1e5e570 .part RS_0x7f1c234e70e8, 3, 1;
L_0x1e5e660 .part RS_0x7f1c234e70e8, 2, 1;
L_0x1e5e750 .part RS_0x7f1c234e70e8, 1, 1;
L_0x1e5e890 .part RS_0x7f1c234e70e8, 0, 1;
LS_0x1e5fbf0_0_0 .concat [ 32 32 32 32], v0x1e3f2c0_0, v0x1e3f800_0, v0x1e3fca0_0, v0x1e40110_0;
LS_0x1e5fbf0_0_4 .concat [ 32 32 32 32], v0x1e406d0_0, v0x1e40c00_0, v0x1e410a0_0, v0x1e41540_0;
L_0x1e5fbf0 .concat [ 128 128 0 0], LS_0x1e5fbf0_0_0, LS_0x1e5fbf0_0_4;
L_0x1e5ffc0 .part L_0x1e600f0, 0, 3;
S_0x1e41670 .scope module, "_demux" "demux" 15 28, 4 48, S_0x1e3d1a0;
 .timescale 0 0;
P_0x1e41768 .param/l "CW" 4 51, +C4<00000000000000000000000000000011>;
P_0x1e41790 .param/l "N" 4 50, +C4<00000000000000000000000000001000>;
P_0x1e417b8 .param/l "W" 4 49, +C4<00000000000000000000000000000001>;
v0x1e42de0 .array "chunk", 7 0, 0 0;
v0x1e42f80_0 .alias "in", 0 0, v0x1e54210_0;
v0x1e43030_0 .net "n", 2 0, L_0x1e5e0b0; 1 drivers
v0x1e430b0_0 .net8 "out", 7 0, RS_0x7f1c234e70e8; 8 drivers
E_0x1e41930 .event edge, v0x1e42d20_0, v0x1e43030_0, v0x1e3a480_0;
v0x1e42de0_0 .array/port v0x1e42de0, 0;
L_0x1e5d490 .part/pv v0x1e42de0_0, 7, 1, 8;
v0x1e42de0_1 .array/port v0x1e42de0, 1;
L_0x1e5d590 .part/pv v0x1e42de0_1, 6, 1, 8;
v0x1e42de0_2 .array/port v0x1e42de0, 2;
L_0x1e5d6e0 .part/pv v0x1e42de0_2, 5, 1, 8;
v0x1e42de0_3 .array/port v0x1e42de0, 3;
L_0x1e5d830 .part/pv v0x1e42de0_3, 4, 1, 8;
v0x1e42de0_4 .array/port v0x1e42de0, 4;
L_0x1e5d9c0 .part/pv v0x1e42de0_4, 3, 1, 8;
v0x1e42de0_5 .array/port v0x1e42de0, 5;
L_0x1e5db40 .part/pv v0x1e42de0_5, 2, 1, 8;
v0x1e42de0_6 .array/port v0x1e42de0, 6;
L_0x1e5dd00 .part/pv v0x1e42de0_6, 1, 1, 8;
v0x1e42de0_7 .array/port v0x1e42de0, 7;
L_0x1e5de50 .part/pv v0x1e42de0_7, 0, 1, 8;
S_0x1e42c30 .scope begin, "demux_block" "demux_block" 4 61, 4 61, S_0x1e41670;
 .timescale 0 0;
v0x1e42d20_0 .var/i "k", 31 0;
S_0x1e429e0 .scope generate, "assign_block[0]" "assign_block[0]" 4 71, 4 71, S_0x1e41670;
 .timescale 0 0;
P_0x1e42ad8 .param/l "k" 4 71, +C4<00>;
v0x1e42b90_0 .net *"_s2", 0 0, v0x1e42de0_0; 1 drivers
S_0x1e42790 .scope generate, "assign_block[1]" "assign_block[1]" 4 71, 4 71, S_0x1e41670;
 .timescale 0 0;
P_0x1e42888 .param/l "k" 4 71, +C4<01>;
v0x1e42940_0 .net *"_s2", 0 0, v0x1e42de0_1; 1 drivers
S_0x1e42540 .scope generate, "assign_block[2]" "assign_block[2]" 4 71, 4 71, S_0x1e41670;
 .timescale 0 0;
P_0x1e42638 .param/l "k" 4 71, +C4<010>;
v0x1e426f0_0 .net *"_s2", 0 0, v0x1e42de0_2; 1 drivers
S_0x1e422f0 .scope generate, "assign_block[3]" "assign_block[3]" 4 71, 4 71, S_0x1e41670;
 .timescale 0 0;
P_0x1e423e8 .param/l "k" 4 71, +C4<011>;
v0x1e424a0_0 .net *"_s2", 0 0, v0x1e42de0_3; 1 drivers
S_0x1e420a0 .scope generate, "assign_block[4]" "assign_block[4]" 4 71, 4 71, S_0x1e41670;
 .timescale 0 0;
P_0x1e42198 .param/l "k" 4 71, +C4<0100>;
v0x1e42250_0 .net *"_s2", 0 0, v0x1e42de0_4; 1 drivers
S_0x1e41e50 .scope generate, "assign_block[5]" "assign_block[5]" 4 71, 4 71, S_0x1e41670;
 .timescale 0 0;
P_0x1e41f48 .param/l "k" 4 71, +C4<0101>;
v0x1e42000_0 .net *"_s2", 0 0, v0x1e42de0_5; 1 drivers
S_0x1e41c00 .scope generate, "assign_block[6]" "assign_block[6]" 4 71, 4 71, S_0x1e41670;
 .timescale 0 0;
P_0x1e41cf8 .param/l "k" 4 71, +C4<0110>;
v0x1e41db0_0 .net *"_s2", 0 0, v0x1e42de0_6; 1 drivers
S_0x1e419f0 .scope generate, "assign_block[7]" "assign_block[7]" 4 71, 4 71, S_0x1e41670;
 .timescale 0 0;
P_0x1e41988 .param/l "k" 4 71, +C4<0111>;
v0x1e41b60_0 .net *"_s2", 0 0, v0x1e42de0_7; 1 drivers
S_0x1e411d0 .scope module, "_reg0" "register" 15 32, 6 1, S_0x1e3d1a0;
 .timescale 0 0;
P_0x1e412c8 .param/l "WIDTH" 6 2, +C4<00000000000000000000000000100000>;
v0x1e41340_0 .alias "clk", 0 0, v0x1e53a30_0;
v0x1e41420_0 .alias "in", 31 0, v0x1e51990_0;
v0x1e414a0_0 .alias "load", 0 0, v0x1e405a0_0;
v0x1e41540_0 .var "out", 31 0;
v0x1e415f0_0 .alias "rst", 0 0, v0x1e54600_0;
S_0x1e40d30 .scope module, "_reg1" "register" 15 34, 6 1, S_0x1e3d1a0;
 .timescale 0 0;
P_0x1e40e28 .param/l "WIDTH" 6 2, +C4<00000000000000000000000000100000>;
v0x1e40ea0_0 .alias "clk", 0 0, v0x1e53a30_0;
v0x1e40f80_0 .alias "in", 31 0, v0x1e51990_0;
v0x1e41000_0 .alias "load", 0 0, v0x1e43490_0;
v0x1e410a0_0 .var "out", 31 0;
v0x1e41150_0 .alias "rst", 0 0, v0x1e54600_0;
S_0x1e40910 .scope module, "_reg2" "register" 15 36, 6 1, S_0x1e3d1a0;
 .timescale 0 0;
P_0x1e3f3f8 .param/l "WIDTH" 6 2, +C4<00000000000000000000000000100000>;
v0x1e40a00_0 .alias "clk", 0 0, v0x1e53a30_0;
v0x1e40ae0_0 .alias "in", 31 0, v0x1e51990_0;
v0x1e40b60_0 .alias "load", 0 0, v0x1e43540_0;
v0x1e40c00_0 .var "out", 31 0;
v0x1e40cb0_0 .alias "rst", 0 0, v0x1e54600_0;
S_0x1e40240 .scope module, "_reg3" "register" 15 38, 6 1, S_0x1e3d1a0;
 .timescale 0 0;
P_0x1e40338 .param/l "WIDTH" 6 2, +C4<00000000000000000000000000100000>;
v0x1e403b0_0 .alias "clk", 0 0, v0x1e53a30_0;
v0x1e3f0f0_0 .alias "in", 31 0, v0x1e51990_0;
v0x1e40630_0 .alias "load", 0 0, v0x1e43600_0;
v0x1e406d0_0 .var "out", 31 0;
v0x1e40780_0 .alias "rst", 0 0, v0x1e54600_0;
S_0x1e3fda0 .scope module, "_reg4" "register" 15 40, 6 1, S_0x1e3d1a0;
 .timescale 0 0;
P_0x1e3fe98 .param/l "WIDTH" 6 2, +C4<00000000000000000000000000100000>;
v0x1e3ff10_0 .alias "clk", 0 0, v0x1e53a30_0;
v0x1e3fff0_0 .alias "in", 31 0, v0x1e51990_0;
v0x1e40070_0 .alias "load", 0 0, v0x1e436b0_0;
v0x1e40110_0 .var "out", 31 0;
v0x1e401c0_0 .alias "rst", 0 0, v0x1e54600_0;
S_0x1e3f930 .scope module, "_reg5" "register" 15 42, 6 1, S_0x1e3d1a0;
 .timescale 0 0;
P_0x1e3fa28 .param/l "WIDTH" 6 2, +C4<00000000000000000000000000100000>;
v0x1e3faa0_0 .alias "clk", 0 0, v0x1e53a30_0;
v0x1e3fb80_0 .alias "in", 31 0, v0x1e51990_0;
v0x1e3fc00_0 .alias "load", 0 0, v0x1e43760_0;
v0x1e3fca0_0 .var "out", 31 0;
v0x1e3fd20_0 .alias "rst", 0 0, v0x1e54600_0;
S_0x1e3f480 .scope module, "_reg6" "register" 15 44, 6 1, S_0x1e3d1a0;
 .timescale 0 0;
P_0x1e3f578 .param/l "WIDTH" 6 2, +C4<00000000000000000000000000100000>;
v0x1e3f5f0_0 .alias "clk", 0 0, v0x1e53a30_0;
v0x1e3f6d0_0 .alias "in", 31 0, v0x1e51990_0;
v0x1e3f780_0 .alias "load", 0 0, v0x1e43810_0;
v0x1e3f800_0 .var "out", 31 0;
v0x1e3f8b0_0 .alias "rst", 0 0, v0x1e54600_0;
S_0x1e3ef00 .scope module, "_reg7" "register" 15 46, 6 1, S_0x1e3d1a0;
 .timescale 0 0;
P_0x1e3e6a8 .param/l "WIDTH" 6 2, +C4<00000000000000000000000000100000>;
v0x1e3f030_0 .alias "clk", 0 0, v0x1e53a30_0;
v0x1e3f180_0 .alias "in", 31 0, v0x1e51990_0;
v0x1e3f220_0 .alias "load", 0 0, v0x1e438c0_0;
v0x1e3f2c0_0 .var "out", 31 0;
v0x1e3f370_0 .alias "rst", 0 0, v0x1e54600_0;
S_0x1e3d3b0 .scope module, "_mux" "mux" 15 50, 5 48, S_0x1e3d1a0;
 .timescale 0 0;
P_0x1e3d4a8 .param/l "CW" 5 51, +C4<00000000000000000000000000000011>;
P_0x1e3d4d0 .param/l "N" 5 50, +C4<00000000000000000000000000001000>;
P_0x1e3d4f8 .param/l "W" 5 49, +C4<00000000000000000000000000100000>;
L_0x1e5f800 .functor AND 1, L_0x1e5d1a0, L_0x1e5f2f0, C4<1>, C4<1>;
v0x1e3e2f0_0 .net *"_s10", 3 0, L_0x1e5f190; 1 drivers
v0x1e3e390_0 .net *"_s13", 0 0, C4<0>; 1 drivers
v0x1e3e430_0 .net *"_s14", 0 0, L_0x1e5d1a0; 1 drivers
v0x1e3e4d0_0 .net *"_s16", 31 0, L_0x1e5f450; 1 drivers
v0x1e3e580_0 .net *"_s19", 28 0, C4<00000000000000000000000000000>; 1 drivers
v0x1e3e620_0 .net *"_s20", 31 0, C4<00000000000000000000000000001000>; 1 drivers
v0x1e3e700_0 .net *"_s22", 0 0, L_0x1e5f2f0; 1 drivers
v0x1e3e7a0_0 .net *"_s24", 0 0, L_0x1e5f800; 1 drivers
v0x1e3e890_0 .net *"_s26", 31 0, L_0x1e5f900; 1 drivers
v0x1e3e930_0 .net *"_s28", 31 0, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>; 1 drivers
v0x1e3ea30_0 .net *"_s8", 3 0, C4<0000>; 1 drivers
v0x1e3ead0 .array "chunk", 7 0;
v0x1e3ead0_0 .net v0x1e3ead0 0, 31 0, L_0x1e5def0; 1 drivers
v0x1e3ead0_1 .net v0x1e3ead0 1, 31 0, L_0x1e5eb90; 1 drivers
v0x1e3ead0_2 .net v0x1e3ead0 2, 31 0, L_0x1e5ec30; 1 drivers
v0x1e3ead0_3 .net v0x1e3ead0 3, 31 0, L_0x1e5ecd0; 1 drivers
v0x1e3ead0_4 .net v0x1e3ead0 4, 31 0, L_0x1e5ee00; 1 drivers
v0x1e3ead0_5 .net v0x1e3ead0 5, 31 0, L_0x1e5eea0; 1 drivers
v0x1e3ead0_6 .net v0x1e3ead0 6, 31 0, L_0x1e5ef40; 1 drivers
v0x1e3ead0_7 .net v0x1e3ead0 7, 31 0, L_0x1e5efe0; 1 drivers
v0x1e3ecc0_0 .net "in", 255 0, L_0x1e5fbf0; 1 drivers
v0x1e3ed60_0 .net "n", 2 0, L_0x1e5ffc0; 1 drivers
v0x1e3ee80_0 .alias "out", 31 0, v0x1e53450_0;
L_0x1e5def0 .part L_0x1e5fbf0, 224, 32;
L_0x1e5eb90 .part L_0x1e5fbf0, 192, 32;
L_0x1e5ec30 .part L_0x1e5fbf0, 160, 32;
L_0x1e5ecd0 .part L_0x1e5fbf0, 128, 32;
L_0x1e5ee00 .part L_0x1e5fbf0, 96, 32;
L_0x1e5eea0 .part L_0x1e5fbf0, 64, 32;
L_0x1e5ef40 .part L_0x1e5fbf0, 32, 32;
L_0x1e5efe0 .part L_0x1e5fbf0, 0, 32;
L_0x1e5f190 .concat [ 3 1 0 0], L_0x1e5ffc0, C4<0>;
L_0x1e5d1a0 .cmp/ge 4, L_0x1e5f190, C4<0000>;
L_0x1e5f450 .concat [ 3 29 0 0], L_0x1e5ffc0, C4<00000000000000000000000000000>;
L_0x1e5f2f0 .cmp/gt 32, C4<00000000000000000000000000001000>, L_0x1e5f450;
L_0x1e5f900 .array/port v0x1e3ead0, L_0x1e5ffc0;
L_0x1e5f9a0 .functor MUXZ 32, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, L_0x1e5f900, L_0x1e5f800, C4<>;
S_0x1e3e160 .scope generate, "gen_block[0]" "gen_block[0]" 5 62, 5 62, S_0x1e3d3b0;
 .timescale 0 0;
P_0x1e3e258 .param/l "k" 5 62, +C4<00>;
S_0x1e3dfd0 .scope generate, "gen_block[1]" "gen_block[1]" 5 62, 5 62, S_0x1e3d3b0;
 .timescale 0 0;
P_0x1e3e0c8 .param/l "k" 5 62, +C4<01>;
S_0x1e3de40 .scope generate, "gen_block[2]" "gen_block[2]" 5 62, 5 62, S_0x1e3d3b0;
 .timescale 0 0;
P_0x1e3df38 .param/l "k" 5 62, +C4<010>;
S_0x1e3dcb0 .scope generate, "gen_block[3]" "gen_block[3]" 5 62, 5 62, S_0x1e3d3b0;
 .timescale 0 0;
P_0x1e3dda8 .param/l "k" 5 62, +C4<011>;
S_0x1e3db20 .scope generate, "gen_block[4]" "gen_block[4]" 5 62, 5 62, S_0x1e3d3b0;
 .timescale 0 0;
P_0x1e3dc18 .param/l "k" 5 62, +C4<0100>;
S_0x1e3d990 .scope generate, "gen_block[5]" "gen_block[5]" 5 62, 5 62, S_0x1e3d3b0;
 .timescale 0 0;
P_0x1e3da88 .param/l "k" 5 62, +C4<0101>;
S_0x1e3d820 .scope generate, "gen_block[6]" "gen_block[6]" 5 62, 5 62, S_0x1e3d3b0;
 .timescale 0 0;
P_0x1e3d918 .param/l "k" 5 62, +C4<0110>;
S_0x1e3d730 .scope generate, "gen_block[7]" "gen_block[7]" 5 62, 5 62, S_0x1e3d3b0;
 .timescale 0 0;
P_0x1e3d678 .param/l "k" 5 62, +C4<0111>;
S_0x1e3cdb0 .scope module, "MEM_WB_out_alu_launch" "register" 9 165, 6 1, S_0x1e3a870;
 .timescale 0 0;
P_0x1e3cea8 .param/l "WIDTH" 6 2, +C4<00000000000000000000000000100000>;
v0x1e3cf20_0 .alias "clk", 0 0, v0x1e53a30_0;
v0x1e3cfa0_0 .alias "in", 31 0, v0x1e518c0_0;
v0x1e3d020_0 .alias "load", 0 0, v0x1e52fe0_0;
v0x1e3d0a0_0 .var "out", 31 0;
v0x1e3d120_0 .alias "rst", 0 0, v0x1e54600_0;
S_0x1e3c900 .scope module, "MEM_WB_out_memory_launch" "register" 9 169, 6 1, S_0x1e3a870;
 .timescale 0 0;
P_0x1e3c168 .param/l "WIDTH" 6 2, +C4<00000000000000000000000000100000>;
v0x1e3ca30_0 .alias "clk", 0 0, v0x1e53a30_0;
v0x1e3cb10_0 .alias "in", 31 0, v0x1e53450_0;
v0x1e3cbb0_0 .alias "load", 0 0, v0x1e52fe0_0;
v0x1e3cc30_0 .var "out", 31 0;
v0x1e3cce0_0 .alias "rst", 0 0, v0x1e54600_0;
S_0x1e3b830 .scope module, "_mux_for_wdata" "mux" 9 176, 5 48, S_0x1e3a870;
 .timescale 0 0;
P_0x1e3b928 .param/l "CW" 5 51, +C4<00000000000000000000000000000001>;
P_0x1e3b950 .param/l "N" 5 50, +C4<00000000000000000000000000000010>;
P_0x1e3b978 .param/l "W" 5 49, +C4<00000000000000000000000000100000>;
L_0x1e60950 .functor AND 1, L_0x1e60510, L_0x1e603d0, C4<1>, C4<1>;
v0x1e3bdb0_0 .net *"_s10", 31 0, L_0x1e60650; 1 drivers
v0x1e3be50_0 .net *"_s13", 30 0, C4<0000000000000000000000000000000>; 1 drivers
v0x1e3bef0_0 .net *"_s14", 31 0, C4<00000000000000000000000000000010>; 1 drivers
v0x1e3bf90_0 .net *"_s16", 0 0, L_0x1e603d0; 1 drivers
v0x1e3c040_0 .net *"_s18", 0 0, L_0x1e60950; 1 drivers
v0x1e3c0e0_0 .net *"_s2", 1 0, C4<00>; 1 drivers
v0x1e3c1c0_0 .net *"_s20", 31 0, L_0x1e60a50; 1 drivers
v0x1e3c260_0 .net *"_s22", 31 0, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>; 1 drivers
v0x1e3c350_0 .net *"_s4", 1 0, L_0x1e5f640; 1 drivers
v0x1e3c3f0_0 .net *"_s7", 0 0, C4<0>; 1 drivers
v0x1e3c4f0_0 .net *"_s8", 0 0, L_0x1e60510; 1 drivers
v0x1e3c590 .array "chunk", 1 0;
v0x1e3c590_0 .net v0x1e3c590 0, 31 0, L_0x1e60210; 1 drivers
v0x1e3c590_1 .net v0x1e3c590 1, 31 0, L_0x1e602b0; 1 drivers
v0x1e3c6e0_0 .net "in", 63 0, L_0x1e60d20; 1 drivers
v0x1e3c780_0 .alias "n", 0 0, v0x1e54140_0;
v0x1e3c880_0 .alias "out", 31 0, v0x1e52120_0;
L_0x1e60210 .part L_0x1e60d20, 32, 32;
L_0x1e602b0 .part L_0x1e60d20, 0, 32;
L_0x1e5f640 .concat [ 1 1 0 0], v0x1e3a390_0, C4<0>;
L_0x1e60510 .cmp/ge 2, L_0x1e5f640, C4<00>;
L_0x1e60650 .concat [ 1 31 0 0], v0x1e3a390_0, C4<0000000000000000000000000000000>;
L_0x1e603d0 .cmp/gt 32, C4<00000000000000000000000000000010>, L_0x1e60650;
L_0x1e60a50 .array/port v0x1e3c590, v0x1e3a390_0;
L_0x1e60780 .functor MUXZ 32, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, L_0x1e60a50, L_0x1e60950, C4<>;
S_0x1e3bc20 .scope generate, "gen_block[0]" "gen_block[0]" 5 62, 5 62, S_0x1e3b830;
 .timescale 0 0;
P_0x1e3bd18 .param/l "k" 5 62, +C4<00>;
S_0x1e3bb30 .scope generate, "gen_block[1]" "gen_block[1]" 5 62, 5 62, S_0x1e3b830;
 .timescale 0 0;
P_0x1e3ba78 .param/l "k" 5 62, +C4<01>;
S_0x1e3aa30 .scope module, "_conveer_control_fsm" "conveer_control_fsm" 9 182, 16 1, S_0x1e3a870;
 .timescale 0 0;
P_0x1e3ab28 .param/l "EX_MEM" 16 21, +C4<010>;
P_0x1e3ab50 .param/l "ID_EX" 16 20, +C4<01>;
P_0x1e3ab78 .param/l "IF_ID" 16 19, +C4<0>;
P_0x1e3aba0 .param/l "INSTRACTION_NUMBERS" 16 12, +C4<00000000000000000000000000010000>;
P_0x1e3abc8 .param/l "LOAD_PC" 16 24, +C4<0101>;
P_0x1e3abf0 .param/l "MEM_WB" 16 22, +C4<011>;
P_0x1e3ac18 .param/l "WIDTH" 16 11, +C4<00000000000000000000000000100000>;
P_0x1e3ac40 .param/l "WRITE_STATE" 16 23, +C4<0100>;
v0x1e3b060_0 .alias "clk", 0 0, v0x1e53a30_0;
v0x1e3b130_0 .alias "curr_inst", 31 0, v0x1e522b0_0;
v0x1e3b1b0_0 .var "curr_state", 2 0;
v0x1e3b250_0 .var "is_EXMEM_open", 0 0;
v0x1e3b300_0 .var "is_IDEX_open", 0 0;
v0x1e3b3a0_0 .var "is_IFID_open", 0 0;
v0x1e3b480_0 .var "is_MEMWB_open", 0 0;
v0x1e3b520_0 .var "is_load_PC", 0 0;
v0x1e3b610_0 .var "next_state", 2 0;
v0x1e3b6b0_0 .var "prev_state", 2 0;
v0x1e3b7b0_0 .alias "rst", 0 0, v0x1e54600_0;
E_0x1e3af90 .event posedge, v0x1e3a7d0_0, v0x1e39f00_0;
E_0x1e3b010 .event edge, v0x1e3b1b0_0;
S_0x1e39de0 .scope module, "_control_path_cpu" "control_path_cpu" 8 30, 17 4, S_0x1e39c30;
 .timescale 0 0;
P_0x1e396d8 .param/l "WIDTH" 17 11, +C4<00000000000000000000000000100000>;
v0x1e39f00_0 .alias "clk", 0 0, v0x1e53a30_0;
v0x1e39f80_0 .var "control_mux_for_PC", 1 0;
v0x1e3a020_0 .alias "funct", 5 0, v0x1e53d90_0;
v0x1e3a0c0_0 .var "is_I_type", 0 0;
v0x1e3a170_0 .var "is_J_type", 0 0;
v0x1e3a210_0 .var "is_R_type", 0 0;
v0x1e3a2f0_0 .alias "is_alu_zero", 0 0, v0x1e540c0_0;
v0x1e3a390_0 .var "is_write_from_mem", 0 0;
v0x1e3a480_0 .var "is_write_mem", 0 0;
v0x1e3a520_0 .var "is_write_reg", 0 0;
v0x1e3a620_0 .alias "opcode", 5 0, v0x1e54490_0;
v0x1e3a6c0_0 .var "opcode_alu", 5 0;
v0x1e3a7d0_0 .alias "rst", 0 0, v0x1e54600_0;
E_0x1e39ed0 .event edge, v0x1e3a620_0, v0x1e3a020_0, v0x1e3a2f0_0;
    .scope S_0x1dea8f0;
T_0 ;
    %wait E_0x1df8550;
    %load/v 8, v0x1e35440_0, 1;
    %jmp/0xz  T_0.0, 8;
    %set/v v0x1e34ee0_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/v 8, v0x1e34f80_0, 1;
    %inv 8, 1;
    %load/v 9, v0x1e34c50_0, 1;
    %load/v 10, v0x1e34d40_0, 1;
    %load/v 11, v0x1e34ad0_0, 1;
    %and 10, 11, 1;
    %or 9, 10, 1;
    %and 8, 9, 1;
    %set/v v0x1e34ee0_0, 8, 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x1dea8f0;
T_1 ;
    %wait E_0x1df7de0;
    %load/v 8, v0x1e35440_0, 1;
    %jmp/0xz  T_1.0, 8;
    %set/v v0x1e34f80_0, 0, 1;
    %set/v v0x1e34ad0_0, 0, 1;
    %set/v v0x1e34980_0, 0, 1;
    %set/v v0x1e34a30_0, 0, 1;
    %set/v v0x1e35090_0, 0, 1;
    %set/v v0x1e35130_0, 0, 1;
    %set/v v0x1e35250_0, 0, 1;
    %set/v v0x1e34de0_0, 1, 1;
    %set/v v0x1e351b0_0, 0, 6;
    %set/v v0x1e34840_0, 0, 2;
    %jmp T_1.1;
T_1.0 ;
    %load/v 8, v0x1e34ee0_0, 1;
    %jmp/0xz  T_1.2, 8;
    %set/v v0x1e34f80_0, 0, 1;
    %set/v v0x1e34ad0_0, 0, 1;
    %set/v v0x1e34980_0, 0, 1;
    %set/v v0x1e34a30_0, 0, 1;
    %set/v v0x1e35090_0, 0, 1;
    %set/v v0x1e35130_0, 0, 1;
    %set/v v0x1e35250_0, 0, 1;
    %set/v v0x1e34de0_0, 1, 1;
    %set/v v0x1e351b0_0, 0, 6;
    %set/v v0x1e34840_0, 0, 2;
    %jmp T_1.3;
T_1.2 ;
    %set/v v0x1e34f80_0, 0, 1;
    %load/v 8, v0x1e352f0_0, 6;
    %cmpi/u 8, 0, 6;
    %jmp/1 T_1.4, 6;
    %cmpi/u 8, 63, 6;
    %jmp/1 T_1.5, 6;
    %cmpi/u 8, 63, 6;
    %jmp/1 T_1.6, 6;
    %cmpi/u 8, 8, 6;
    %jmp/1 T_1.7, 6;
    %cmpi/u 8, 35, 6;
    %jmp/1 T_1.8, 6;
    %cmpi/u 8, 43, 6;
    %jmp/1 T_1.9, 6;
    %cmpi/u 8, 4, 6;
    %jmp/1 T_1.10, 6;
    %cmpi/u 8, 2, 6;
    %jmp/1 T_1.11, 6;
    %set/v v0x1e34de0_0, 0, 1;
    %set/v v0x1e34840_0, 0, 2;
    %jmp T_1.13;
T_1.4 ;
    %set/v v0x1e34ad0_0, 1, 1;
    %set/v v0x1e34980_0, 0, 1;
    %set/v v0x1e34a30_0, 0, 1;
    %set/v v0x1e35090_0, 0, 1;
    %set/v v0x1e35130_0, 0, 1;
    %set/v v0x1e35250_0, 1, 1;
    %set/v v0x1e34de0_0, 1, 1;
    %load/v 8, v0x1e348e0_0, 6;
    %cmpi/u 8, 32, 6;
    %jmp/1 T_1.14, 6;
    %cmpi/u 8, 34, 6;
    %jmp/1 T_1.15, 6;
    %set/v v0x1e351b0_0, 0, 6;
    %jmp T_1.17;
T_1.14 ;
    %movi 8, 32, 6;
    %set/v v0x1e351b0_0, 8, 6;
    %jmp T_1.17;
T_1.15 ;
    %movi 8, 34, 6;
    %set/v v0x1e351b0_0, 8, 6;
    %jmp T_1.17;
T_1.17 ;
    %set/v v0x1e34840_0, 0, 2;
    %jmp T_1.13;
T_1.5 ;
    %set/v v0x1e34ad0_0, 1, 1;
    %set/v v0x1e34980_0, 0, 1;
    %set/v v0x1e34a30_0, 0, 1;
    %set/v v0x1e35090_0, 0, 1;
    %set/v v0x1e35130_0, 0, 1;
    %set/v v0x1e35250_0, 0, 1;
    %set/v v0x1e34de0_0, 1, 1;
    %set/v v0x1e351b0_0, 0, 6;
    %set/v v0x1e34840_0, 0, 2;
    %jmp T_1.13;
T_1.6 ;
    %set/v v0x1e34ad0_0, 0, 1;
    %set/v v0x1e34980_0, 0, 1;
    %set/v v0x1e34a30_0, 0, 1;
    %set/v v0x1e35090_0, 0, 1;
    %set/v v0x1e35130_0, 0, 1;
    %set/v v0x1e35250_0, 0, 1;
    %set/v v0x1e34de0_0, 1, 1;
    %set/v v0x1e351b0_0, 0, 6;
    %set/v v0x1e34840_0, 0, 2;
    %jmp T_1.13;
T_1.7 ;
    %set/v v0x1e34ad0_0, 0, 1;
    %set/v v0x1e34980_0, 1, 1;
    %set/v v0x1e34a30_0, 0, 1;
    %set/v v0x1e35090_0, 0, 1;
    %set/v v0x1e35130_0, 0, 1;
    %set/v v0x1e35250_0, 1, 1;
    %set/v v0x1e34de0_0, 1, 1;
    %movi 8, 32, 6;
    %set/v v0x1e351b0_0, 8, 6;
    %set/v v0x1e34840_0, 0, 2;
    %jmp T_1.13;
T_1.8 ;
    %set/v v0x1e34ad0_0, 0, 1;
    %set/v v0x1e34980_0, 1, 1;
    %set/v v0x1e34a30_0, 0, 1;
    %set/v v0x1e35090_0, 1, 1;
    %set/v v0x1e35130_0, 0, 1;
    %set/v v0x1e35250_0, 1, 1;
    %set/v v0x1e34de0_0, 1, 1;
    %movi 8, 32, 6;
    %set/v v0x1e351b0_0, 8, 6;
    %set/v v0x1e34840_0, 0, 2;
    %jmp T_1.13;
T_1.9 ;
    %set/v v0x1e34ad0_0, 0, 1;
    %set/v v0x1e34980_0, 1, 1;
    %set/v v0x1e34a30_0, 0, 1;
    %set/v v0x1e35090_0, 0, 1;
    %set/v v0x1e35130_0, 1, 1;
    %set/v v0x1e35250_0, 0, 1;
    %set/v v0x1e34de0_0, 1, 1;
    %movi 8, 32, 6;
    %set/v v0x1e351b0_0, 8, 6;
    %set/v v0x1e34840_0, 0, 2;
    %jmp T_1.13;
T_1.10 ;
    %set/v v0x1e34ad0_0, 0, 1;
    %set/v v0x1e34980_0, 1, 1;
    %set/v v0x1e34a30_0, 0, 1;
    %set/v v0x1e35090_0, 0, 1;
    %set/v v0x1e35130_0, 0, 1;
    %set/v v0x1e35250_0, 0, 1;
    %set/v v0x1e34de0_0, 1, 1;
    %set/v v0x1e351b0_0, 0, 6;
    %load/v 8, v0x1e34bb0_0, 1;
    %jmp/0xz  T_1.18, 8;
    %movi 8, 1, 2;
    %set/v v0x1e34840_0, 8, 2;
    %jmp T_1.19;
T_1.18 ;
    %set/v v0x1e34840_0, 0, 2;
T_1.19 ;
    %jmp T_1.13;
T_1.11 ;
    %set/v v0x1e34ad0_0, 0, 1;
    %set/v v0x1e34980_0, 0, 1;
    %set/v v0x1e34a30_0, 1, 1;
    %set/v v0x1e35090_0, 0, 1;
    %set/v v0x1e35130_0, 0, 1;
    %set/v v0x1e35250_0, 0, 1;
    %set/v v0x1e34de0_0, 1, 1;
    %set/v v0x1e351b0_0, 0, 6;
    %movi 8, 2, 2;
    %set/v v0x1e34840_0, 8, 2;
    %jmp T_1.13;
T_1.13 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x1e38170;
T_2 ;
    %wait E_0x1e37cb0;
    %fork t_1, S_0x1e38cb0;
    %jmp t_0;
    .scope S_0x1e38cb0;
t_1 ;
    %set/v v0x1e38da0_0, 0, 32;
T_2.0 ;
    %load/v 8, v0x1e38da0_0, 32;
   %cmpi/s 8, 4, 32;
    %jmp/0xz T_2.1, 5;
    %ix/getv/s 3, v0x1e38da0_0;
   %jmp/1 t_2, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1e38e60, 0, 1;
t_2 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x1e38da0_0, 32;
    %set/v v0x1e38da0_0, 8, 32;
    %jmp T_2.0;
T_2.1 ;
    %load/v 8, v0x1e39050_0, 2;
    %mov 10, 0, 30;
   %cmpi/u 8, 4, 32;
    %jmp/0xz  T_2.2, 5;
    %load/v 8, v0x1e38fb0_0, 1;
    %ix/getv 3, v0x1e39050_0;
   %jmp/1 t_3, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1e38e60, 8, 1;
t_3 ;
T_2.2 ;
    %end;
    .scope S_0x1e38170;
t_0 %join;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x1e35560;
T_3 ;
    %wait E_0x1e353d0;
    %load/v 8, v0x1e35850_0, 1;
    %jmp/0xz  T_3.0, 8;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1e357d0_0, 0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v0x1e35750_0, 1;
    %jmp/0xz  T_3.2, 8;
    %load/v 8, v0x1e356d0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1e357d0_0, 0, 8;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x1e4f870;
T_4 ;
    %wait E_0x1e3af90;
    %load/v 8, v0x1e4fcd0_0, 1;
    %jmp/0xz  T_4.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1e4fbd0_0, 0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v0x1e4fb20_0, 1;
    %jmp/0xz  T_4.2, 8;
    %load/v 8, v0x1e4faa0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1e4fbd0_0, 0, 8;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1e4f310;
T_5 ;
    %vpi_call 12 11 "$readmemb", "mem_content.list", v0x1e4f690;
    %end;
    .thread T_5;
    .scope S_0x1e4ef20;
T_6 ;
    %wait E_0x1e3af90;
    %load/v 8, v0x1e4f290_0, 1;
    %jmp/0xz  T_6.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1e4f1e0_0, 0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/v 8, v0x1e4f110_0, 1;
    %jmp/0xz  T_6.2, 8;
    %load/v 8, v0x1e4f090_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1e4f1e0_0, 0, 8;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1e4eaf0;
T_7 ;
    %wait E_0x1e3af90;
    %load/v 8, v0x1e4eea0_0, 1;
    %jmp/0xz  T_7.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1e4edf0_0, 0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/v 8, v0x1e4ed40_0, 1;
    %jmp/0xz  T_7.2, 8;
    %load/v 8, v0x1e4eca0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1e4edf0_0, 0, 8;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1e4be50;
T_8 ;
    %wait E_0x1e4c110;
    %fork t_5, S_0x1e4cad0;
    %jmp t_4;
    .scope S_0x1e4cad0;
t_5 ;
    %set/v v0x1e4cbc0_0, 0, 32;
T_8.0 ;
    %load/v 8, v0x1e4cbc0_0, 32;
   %cmpi/s 8, 4, 32;
    %jmp/0xz T_8.1, 5;
    %ix/getv/s 3, v0x1e4cbc0_0;
   %jmp/1 t_6, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1e4cc80, 0, 1;
t_6 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x1e4cbc0_0, 32;
    %set/v v0x1e4cbc0_0, 8, 32;
    %jmp T_8.0;
T_8.1 ;
    %load/v 8, v0x1e4ce80_0, 2;
    %mov 10, 0, 30;
   %cmpi/u 8, 4, 32;
    %jmp/0xz  T_8.2, 5;
    %load/v 8, v0x1e4cdd0_0, 1;
    %ix/getv 3, v0x1e4ce80_0;
   %jmp/1 t_7, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1e4cc80, 8, 1;
t_7 ;
T_8.2 ;
    %end;
    .scope S_0x1e4be50;
t_4 %join;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x1e4b9b0;
T_9 ;
    %wait E_0x1e3af90;
    %load/v 8, v0x1e4bdd0_0, 1;
    %jmp/0xz  T_9.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1e4bd20_0, 0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/v 8, v0x1e4bc80_0, 1;
    %jmp/0xz  T_9.2, 8;
    %load/v 8, v0x1e4bc00_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1e4bd20_0, 0, 8;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x1e4b540;
T_10 ;
    %wait E_0x1e3af90;
    %load/v 8, v0x1e4b930_0, 1;
    %jmp/0xz  T_10.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1e4b8b0_0, 0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/v 8, v0x1e4b810_0, 1;
    %jmp/0xz  T_10.2, 8;
    %load/v 8, v0x1e4b790_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1e4b8b0_0, 0, 8;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x1e4b0f0;
T_11 ;
    %wait E_0x1e3af90;
    %load/v 8, v0x1e4b4c0_0, 1;
    %jmp/0xz  T_11.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1e4b410_0, 0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/v 8, v0x1e4b390_0, 1;
    %jmp/0xz  T_11.2, 8;
    %load/v 8, v0x1e4b2e0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1e4b410_0, 0, 8;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x1e48310;
T_12 ;
    %wait E_0x1e3af90;
    %load/v 8, v0x1e48720_0, 1;
    %jmp/0xz  T_12.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1e48640_0, 0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/v 8, v0x1e485c0_0, 1;
    %jmp/0xz  T_12.2, 8;
    %load/v 8, v0x1e48540_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1e48640_0, 0, 8;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x1e47df0;
T_13 ;
    %wait E_0x1e3af90;
    %load/v 8, v0x1e48290_0, 1;
    %jmp/0xz  T_13.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1e481b0_0, 0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/v 8, v0x1e480a0_0, 1;
    %jmp/0xz  T_13.2, 8;
    %load/v 8, v0x1e48020_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1e481b0_0, 0, 8;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x1e47960;
T_14 ;
    %wait E_0x1e3af90;
    %load/v 8, v0x1e47d70_0, 1;
    %jmp/0xz  T_14.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1e47c90_0, 0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/v 8, v0x1e47c10_0, 1;
    %jmp/0xz  T_14.2, 8;
    %load/v 8, v0x1e47b90_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1e47c90_0, 0, 8;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x1e474e0;
T_15 ;
    %wait E_0x1e3af90;
    %load/v 8, v0x1e478e0_0, 1;
    %jmp/0xz  T_15.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1e47830_0, 0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/v 8, v0x1e477b0_0, 1;
    %jmp/0xz  T_15.2, 8;
    %load/v 8, v0x1e47710_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1e47830_0, 0, 8;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x1e47090;
T_16 ;
    %wait E_0x1e3af90;
    %load/v 8, v0x1e47460_0, 1;
    %jmp/0xz  T_16.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1e473b0_0, 0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/v 8, v0x1e47300_0, 1;
    %jmp/0xz  T_16.2, 8;
    %load/v 8, v0x1e47280_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1e473b0_0, 0, 8;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x1e45b50;
T_17 ;
    %wait E_0x1e45cc0;
    %load/v 8, v0x1e45f20_0, 6;
    %cmpi/u 8, 32, 6;
    %jmp/1 T_17.0, 6;
    %cmpi/u 8, 34, 6;
    %jmp/1 T_17.1, 6;
    %set/v v0x1e45fd0_0, 0, 32;
    %jmp T_17.3;
T_17.0 ;
    %load/v 8, v0x1e45df0_0, 32;
    %load/v 40, v0x1e45e70_0, 32;
    %add 8, 40, 32;
    %set/v v0x1e45fd0_0, 8, 32;
    %jmp T_17.3;
T_17.1 ;
    %load/v 8, v0x1e45df0_0, 32;
    %load/v 40, v0x1e45e70_0, 32;
    %sub 8, 40, 32;
    %set/v v0x1e45fd0_0, 8, 32;
    %jmp T_17.3;
T_17.3 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x1e44ee0;
T_18 ;
    %wait E_0x1e3af90;
    %load/v 8, v0x1e45460_0, 1;
    %jmp/0xz  T_18.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1e453b0_0, 0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/v 8, v0x1e40510_0, 1;
    %jmp/0xz  T_18.2, 8;
    %load/v 8, v0x1e40490_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1e453b0_0, 0, 8;
T_18.2 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x1e44a50;
T_19 ;
    %wait E_0x1e3af90;
    %load/v 8, v0x1e44e60_0, 1;
    %jmp/0xz  T_19.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1e44d80_0, 0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/v 8, v0x1e44d00_0, 1;
    %jmp/0xz  T_19.2, 8;
    %load/v 8, v0x1e44c80_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1e44d80_0, 0, 8;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x1e445a0;
T_20 ;
    %wait E_0x1e3af90;
    %load/v 8, v0x1e449d0_0, 1;
    %jmp/0xz  T_20.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1e44920_0, 0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/v 8, v0x1e44850_0, 1;
    %jmp/0xz  T_20.2, 8;
    %load/v 8, v0x1e447d0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1e44920_0, 0, 8;
T_20.2 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x1e441d0;
T_21 ;
    %wait E_0x1e3af90;
    %load/v 8, v0x1e44520_0, 1;
    %jmp/0xz  T_21.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1e44470_0, 0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/v 8, v0x1e443c0_0, 1;
    %jmp/0xz  T_21.2, 8;
    %load/v 8, v0x1e44340_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1e44470_0, 0, 8;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x1e41670;
T_22 ;
    %wait E_0x1e41930;
    %fork t_9, S_0x1e42c30;
    %jmp t_8;
    .scope S_0x1e42c30;
t_9 ;
    %set/v v0x1e42d20_0, 0, 32;
T_22.0 ;
    %load/v 8, v0x1e42d20_0, 32;
   %cmpi/s 8, 8, 32;
    %jmp/0xz T_22.1, 5;
    %ix/getv/s 3, v0x1e42d20_0;
   %jmp/1 t_10, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1e42de0, 0, 1;
t_10 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x1e42d20_0, 32;
    %set/v v0x1e42d20_0, 8, 32;
    %jmp T_22.0;
T_22.1 ;
    %load/v 8, v0x1e43030_0, 3;
    %mov 11, 0, 29;
   %cmpi/u 8, 8, 32;
    %jmp/0xz  T_22.2, 5;
    %load/v 8, v0x1e42f80_0, 1;
    %ix/getv 3, v0x1e43030_0;
   %jmp/1 t_11, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1e42de0, 8, 1;
t_11 ;
T_22.2 ;
    %end;
    .scope S_0x1e41670;
t_8 %join;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x1e411d0;
T_23 ;
    %wait E_0x1e3af90;
    %load/v 8, v0x1e415f0_0, 1;
    %jmp/0xz  T_23.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1e41540_0, 0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/v 8, v0x1e414a0_0, 1;
    %jmp/0xz  T_23.2, 8;
    %load/v 8, v0x1e41420_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1e41540_0, 0, 8;
T_23.2 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x1e40d30;
T_24 ;
    %wait E_0x1e3af90;
    %load/v 8, v0x1e41150_0, 1;
    %jmp/0xz  T_24.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1e410a0_0, 0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/v 8, v0x1e41000_0, 1;
    %jmp/0xz  T_24.2, 8;
    %load/v 8, v0x1e40f80_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1e410a0_0, 0, 8;
T_24.2 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x1e40910;
T_25 ;
    %wait E_0x1e3af90;
    %load/v 8, v0x1e40cb0_0, 1;
    %jmp/0xz  T_25.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1e40c00_0, 0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/v 8, v0x1e40b60_0, 1;
    %jmp/0xz  T_25.2, 8;
    %load/v 8, v0x1e40ae0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1e40c00_0, 0, 8;
T_25.2 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x1e40240;
T_26 ;
    %wait E_0x1e3af90;
    %load/v 8, v0x1e40780_0, 1;
    %jmp/0xz  T_26.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1e406d0_0, 0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/v 8, v0x1e40630_0, 1;
    %jmp/0xz  T_26.2, 8;
    %load/v 8, v0x1e3f0f0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1e406d0_0, 0, 8;
T_26.2 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x1e3fda0;
T_27 ;
    %wait E_0x1e3af90;
    %load/v 8, v0x1e401c0_0, 1;
    %jmp/0xz  T_27.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1e40110_0, 0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/v 8, v0x1e40070_0, 1;
    %jmp/0xz  T_27.2, 8;
    %load/v 8, v0x1e3fff0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1e40110_0, 0, 8;
T_27.2 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x1e3f930;
T_28 ;
    %wait E_0x1e3af90;
    %load/v 8, v0x1e3fd20_0, 1;
    %jmp/0xz  T_28.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1e3fca0_0, 0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/v 8, v0x1e3fc00_0, 1;
    %jmp/0xz  T_28.2, 8;
    %load/v 8, v0x1e3fb80_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1e3fca0_0, 0, 8;
T_28.2 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x1e3f480;
T_29 ;
    %wait E_0x1e3af90;
    %load/v 8, v0x1e3f8b0_0, 1;
    %jmp/0xz  T_29.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1e3f800_0, 0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/v 8, v0x1e3f780_0, 1;
    %jmp/0xz  T_29.2, 8;
    %load/v 8, v0x1e3f6d0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1e3f800_0, 0, 8;
T_29.2 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x1e3ef00;
T_30 ;
    %wait E_0x1e3af90;
    %load/v 8, v0x1e3f370_0, 1;
    %jmp/0xz  T_30.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1e3f2c0_0, 0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/v 8, v0x1e3f220_0, 1;
    %jmp/0xz  T_30.2, 8;
    %load/v 8, v0x1e3f180_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1e3f2c0_0, 0, 8;
T_30.2 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x1e3cdb0;
T_31 ;
    %wait E_0x1e3af90;
    %load/v 8, v0x1e3d120_0, 1;
    %jmp/0xz  T_31.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1e3d0a0_0, 0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/v 8, v0x1e3d020_0, 1;
    %jmp/0xz  T_31.2, 8;
    %load/v 8, v0x1e3cfa0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1e3d0a0_0, 0, 8;
T_31.2 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x1e3c900;
T_32 ;
    %wait E_0x1e3af90;
    %load/v 8, v0x1e3cce0_0, 1;
    %jmp/0xz  T_32.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1e3cc30_0, 0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/v 8, v0x1e3cbb0_0, 1;
    %jmp/0xz  T_32.2, 8;
    %load/v 8, v0x1e3cb10_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1e3cc30_0, 0, 8;
T_32.2 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x1e3aa30;
T_33 ;
    %wait E_0x1e3b010;
    %load/v 8, v0x1e3b1b0_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_33.0, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_33.1, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_33.2, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_33.3, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_33.4, 6;
    %cmpi/u 8, 5, 3;
    %jmp/1 T_33.5, 6;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1e3b520_0, 0, 0;
    %jmp T_33.7;
T_33.0 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1e3b3a0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1e3b300_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1e3b250_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1e3b480_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1e3b520_0, 0, 0;
    %movi 8, 1, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1e3b610_0, 0, 8;
    %jmp T_33.7;
T_33.1 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1e3b3a0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1e3b300_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1e3b250_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1e3b480_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1e3b520_0, 0, 0;
    %movi 8, 2, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1e3b610_0, 0, 8;
    %jmp T_33.7;
T_33.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1e3b3a0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1e3b300_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1e3b250_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1e3b480_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1e3b520_0, 0, 0;
    %movi 8, 3, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1e3b610_0, 0, 8;
    %jmp T_33.7;
T_33.3 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1e3b3a0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1e3b300_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1e3b250_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1e3b480_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1e3b520_0, 0, 0;
    %movi 8, 4, 4;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1e3b610_0, 0, 8;
    %jmp T_33.7;
T_33.4 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1e3b3a0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1e3b300_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1e3b250_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1e3b480_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1e3b520_0, 0, 0;
    %movi 8, 5, 4;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1e3b610_0, 0, 8;
    %jmp T_33.7;
T_33.5 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1e3b3a0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1e3b300_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1e3b250_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1e3b480_0, 0, 0;
    %load/v 8, v0x1e3b130_0, 32;
   %cmpi/u 8, 16, 32;
    %jmp/0xz  T_33.8, 5;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1e3b520_0, 0, 1;
    %jmp T_33.9;
T_33.8 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1e3b520_0, 0, 0;
T_33.9 ;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1e3b610_0, 0, 0;
    %jmp T_33.7;
T_33.7 ;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x1e3aa30;
T_34 ;
    %wait E_0x1e3af90;
    %load/v 8, v0x1e3b7b0_0, 1;
    %jmp/0xz  T_34.0, 8;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1e3b1b0_0, 0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/v 8, v0x1e3b610_0, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1e3b1b0_0, 0, 8;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x1e3aa30;
T_35 ;
    %wait E_0x1e3af90;
    %load/v 8, v0x1e3b7b0_0, 1;
    %jmp/0xz  T_35.0, 8;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1e3b6b0_0, 0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/v 8, v0x1e3b1b0_0, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1e3b6b0_0, 0, 8;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x1e39de0;
T_36 ;
    %wait E_0x1e39ed0;
    %load/v 8, v0x1e3a620_0, 6;
    %cmpi/u 8, 0, 6;
    %jmp/1 T_36.0, 6;
    %cmpi/u 8, 63, 6;
    %jmp/1 T_36.1, 6;
    %cmpi/u 8, 8, 6;
    %jmp/1 T_36.2, 6;
    %cmpi/u 8, 35, 6;
    %jmp/1 T_36.3, 6;
    %cmpi/u 8, 43, 6;
    %jmp/1 T_36.4, 6;
    %cmpi/u 8, 4, 6;
    %jmp/1 T_36.5, 6;
    %cmpi/u 8, 2, 6;
    %jmp/1 T_36.6, 6;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1e39f80_0, 0, 0;
    %jmp T_36.8;
T_36.0 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1e3a210_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1e3a0c0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1e3a170_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1e3a390_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1e3a480_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1e3a520_0, 0, 1;
    %load/v 8, v0x1e3a020_0, 6;
    %cmpi/u 8, 32, 6;
    %jmp/1 T_36.9, 6;
    %cmpi/u 8, 34, 6;
    %jmp/1 T_36.10, 6;
    %ix/load 0, 6, 0;
    %assign/v0 v0x1e3a6c0_0, 0, 0;
    %jmp T_36.12;
T_36.9 ;
    %movi 8, 32, 6;
    %ix/load 0, 6, 0;
    %assign/v0 v0x1e3a6c0_0, 0, 8;
    %jmp T_36.12;
T_36.10 ;
    %movi 8, 34, 6;
    %ix/load 0, 6, 0;
    %assign/v0 v0x1e3a6c0_0, 0, 8;
    %jmp T_36.12;
T_36.12 ;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1e39f80_0, 0, 0;
    %jmp T_36.8;
T_36.1 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1e3a210_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1e3a0c0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1e3a170_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1e3a390_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1e3a480_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1e3a520_0, 0, 0;
    %ix/load 0, 6, 0;
    %assign/v0 v0x1e3a6c0_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1e39f80_0, 0, 0;
    %jmp T_36.8;
T_36.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1e3a210_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1e3a0c0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1e3a170_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1e3a390_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1e3a480_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1e3a520_0, 0, 1;
    %movi 8, 32, 6;
    %ix/load 0, 6, 0;
    %assign/v0 v0x1e3a6c0_0, 0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1e39f80_0, 0, 0;
    %jmp T_36.8;
T_36.3 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1e3a210_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1e3a0c0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1e3a170_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1e3a390_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1e3a480_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1e3a520_0, 0, 1;
    %movi 8, 32, 6;
    %ix/load 0, 6, 0;
    %assign/v0 v0x1e3a6c0_0, 0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1e39f80_0, 0, 0;
    %jmp T_36.8;
T_36.4 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1e3a210_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1e3a0c0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1e3a170_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1e3a390_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1e3a480_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1e3a520_0, 0, 0;
    %movi 8, 32, 6;
    %ix/load 0, 6, 0;
    %assign/v0 v0x1e3a6c0_0, 0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1e39f80_0, 0, 0;
    %jmp T_36.8;
T_36.5 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1e3a210_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1e3a0c0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1e3a170_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1e3a390_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1e3a480_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1e3a520_0, 0, 0;
    %movi 8, 34, 6;
    %ix/load 0, 6, 0;
    %assign/v0 v0x1e3a6c0_0, 0, 8;
    %load/v 8, v0x1e3a2f0_0, 1;
    %jmp/0xz  T_36.13, 8;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1e39f80_0, 0, 8;
    %jmp T_36.14;
T_36.13 ;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1e39f80_0, 0, 0;
T_36.14 ;
    %jmp T_36.8;
T_36.6 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1e3a210_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1e3a0c0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1e3a170_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1e3a390_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1e3a480_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1e3a520_0, 0, 0;
    %ix/load 0, 6, 0;
    %assign/v0 v0x1e3a6c0_0, 0, 0;
    %movi 8, 2, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1e39f80_0, 0, 8;
    %jmp T_36.8;
T_36.8 ;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x1dfd000;
T_37 ;
    %delay 50, 0;
    %load/v 8, v0x1e54680_0, 1;
    %inv 8, 1;
    %set/v v0x1e54680_0, 8, 1;
    %jmp T_37;
    .thread T_37;
    .scope S_0x1dfd000;
T_38 ;
    %vpi_call 7 19 "$dumpfile", "dump.vcd";
    %vpi_call 7 20 "$dumpvars", 1'sb0, S_0x1dfd000;
    %vpi_call 7 53 "$display", "time,  clk, curr_inst, out_reg1, out_reg2, out_reg3, mem0, mem1, state, mux_for_PC, is_alu_zero";
    %vpi_call 7 54 "$monitor", " %1d     %1d        %1d        %1d        %1d         %1d         %1d       %1d       %1d       %1d       %1d", $time, v0x1e54680_0, v0x1e522b0_0, v0x1e4d3f0_0, v0x1e4d470_0, v0x1e4d570_0, v0x1e439f0_0, v0x1e43a70_0, v0x1e528a0_0, v0x1e45110_0, v0x1e3a2f0_0;
    %set/v v0x1e54680_0, 1, 1;
    %set/v v0x1e54700_0, 1, 1;
    %delay 50, 0;
    %set/v v0x1e54700_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 7 72 "$finish";
    %end;
    .thread T_38;
# The file index is used to find the file name in the following table.
:file_names 18;
    "N/A";
    "<interactive>";
    "control_path_2.v";
    "regs_hazzard.v";
    "demux.v";
    "mux.v";
    "register.v";
    "testbench.v";
    "cpu.v";
    "data_path_cpu.v";
    "adder.v";
    "PC.v";
    "instractions.v";
    "registers.v";
    "alu.v";
    "memory.v";
    "conveer_control_fsm.v";
    "control_path.v";
