irun(64): 15.20-s051: (c) Copyright 1995-2018 Cadence Design Systems, Inc.
TOOL:	irun(64)	15.20-s051: Started on Mar 07, 2019 at 01:20:40 IST
irun
	-access +rwc
	counter_32.sv
	count_if.sv
	count_trans.sv
	count_gen.sv
	count_drv.sv
	count_wr_mon.sv
	count_rd_mon.sv
	count_rm.sv
	count_sb.sv
	count_env.sv
	count_test.sv
	count_top.sv
file: counter_32.sv
	module worklib.counter_32:sv
		errors: 0, warnings: 0
file: count_if.sv
	interface worklib.count_if:sv
		errors: 0, warnings: 0
file: count_trans.sv
file: count_gen.sv
file: count_drv.sv
file: count_wr_mon.sv
file: count_rd_mon.sv
file: count_rm.sv
file: count_sb.sv
file: count_env.sv
file: count_test.sv
file: count_top.sv
	module worklib.count_top:sv
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		$unit_0x446d69af
		count_top
ncelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.\$unit_0x446d69af :compilation_unit <0x251b00bf>
			streams:   9, words: 12166
		worklib.\$unit_0x446d69af :compilation_unit <0x28ea48fa>
			streams:   9, words:  5595
		worklib.\$unit_0x446d69af :compilation_unit <0x367ba047>
			streams:   0, words:     0
		worklib.\$unit_0x446d69af :compilation_unit <0x46efefc0>
			streams:  10, words: 12284
		worklib.\$unit_0x446d69af :compilation_unit <0x471a03e3>
			streams:  10, words: 12461
		worklib.\$unit_0x446d69af :compilation_unit <0x4c8625b5>
			streams:  13, words: 29572
		worklib.\$unit_0x446d69af :compilation_unit <0x4e8c57cd>
			streams:  12, words: 20914
		worklib.\$unit_0x446d69af :compilation_unit <0x5233599b>
			streams:   8, words:  8985
		worklib.\$unit_0x446d69af :compilation_unit <0x52cc2dc9>
			streams:  10, words: 10247
		worklib.\$unit_0x446d69af :compilation_unit <0x714e16ea>
			streams:  10, words: 15000
		worklib.count_if:sv <0x2dcd97d5>
			streams:  17, words: 10077
		worklib.count_top:sv <0x4e724838>
			streams:   9, words:  3615
		worklib.counter_32:sv <0x52278975>
			streams:   2, words:   986
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                    Instances  Unique
		Modules:                    2       2
		Interfaces:                 1       1
		Registers:                 71     125
		Scalar wires:               5       -
		Vectored wires:             3       -
		Named events:               0       1
		Always blocks:              1       1
		Initial blocks:             3       3
		Clocking blocks:            3       3
		Clocking items:             9       9
		Parallel blocks:            6       6
		Pseudo assignments:         6       6
		Covergroup Instances:       0       1
		Compilation units:          1       1
		SV Class declarations:      9       9
		SV Class specializations:   9       9
	Writing initial simulation snapshot: worklib.count_top:sv
Loading snapshot worklib.count_top:sv .................... Done
SVSEED default: 1
ncsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
ncsim> source /tools/cadence/INCISIVE152/tools/inca/files/ncsimrc
ncsim> run
