// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="kmeans,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=10.783732,HLS_SYN_LAT=264,HLS_SYN_TPT=none,HLS_SYN_MEM=1,HLS_SYN_DSP=0,HLS_SYN_FF=2615,HLS_SYN_LUT=5209,HLS_VERSION=2020_1}" *)

module kmeans (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        centroids_x_V_address0,
        centroids_x_V_ce0,
        centroids_x_V_we0,
        centroids_x_V_d0,
        centroids_x_V_q0,
        centroids_x_V_address1,
        centroids_x_V_ce1,
        centroids_x_V_we1,
        centroids_x_V_d1,
        centroids_x_V_q1,
        centroids_y_V_address0,
        centroids_y_V_ce0,
        centroids_y_V_we0,
        centroids_y_V_d0,
        centroids_y_V_q0,
        centroids_y_V_address1,
        centroids_y_V_ce1,
        centroids_y_V_we1,
        centroids_y_V_d1,
        centroids_y_V_q1
);

parameter    ap_ST_fsm_state1 = 43'd1;
parameter    ap_ST_fsm_state2 = 43'd2;
parameter    ap_ST_fsm_state3 = 43'd4;
parameter    ap_ST_fsm_state4 = 43'd8;
parameter    ap_ST_fsm_state5 = 43'd16;
parameter    ap_ST_fsm_state6 = 43'd32;
parameter    ap_ST_fsm_state7 = 43'd64;
parameter    ap_ST_fsm_state8 = 43'd128;
parameter    ap_ST_fsm_state9 = 43'd256;
parameter    ap_ST_fsm_state10 = 43'd512;
parameter    ap_ST_fsm_state11 = 43'd1024;
parameter    ap_ST_fsm_state12 = 43'd2048;
parameter    ap_ST_fsm_state13 = 43'd4096;
parameter    ap_ST_fsm_state14 = 43'd8192;
parameter    ap_ST_fsm_state15 = 43'd16384;
parameter    ap_ST_fsm_state16 = 43'd32768;
parameter    ap_ST_fsm_state17 = 43'd65536;
parameter    ap_ST_fsm_state18 = 43'd131072;
parameter    ap_ST_fsm_state19 = 43'd262144;
parameter    ap_ST_fsm_state20 = 43'd524288;
parameter    ap_ST_fsm_state21 = 43'd1048576;
parameter    ap_ST_fsm_state22 = 43'd2097152;
parameter    ap_ST_fsm_state23 = 43'd4194304;
parameter    ap_ST_fsm_state24 = 43'd8388608;
parameter    ap_ST_fsm_state25 = 43'd16777216;
parameter    ap_ST_fsm_state26 = 43'd33554432;
parameter    ap_ST_fsm_state27 = 43'd67108864;
parameter    ap_ST_fsm_state28 = 43'd134217728;
parameter    ap_ST_fsm_state29 = 43'd268435456;
parameter    ap_ST_fsm_state30 = 43'd536870912;
parameter    ap_ST_fsm_state31 = 43'd1073741824;
parameter    ap_ST_fsm_state32 = 43'd2147483648;
parameter    ap_ST_fsm_state33 = 43'd4294967296;
parameter    ap_ST_fsm_state34 = 43'd8589934592;
parameter    ap_ST_fsm_state35 = 43'd17179869184;
parameter    ap_ST_fsm_state36 = 43'd34359738368;
parameter    ap_ST_fsm_state37 = 43'd68719476736;
parameter    ap_ST_fsm_state38 = 43'd137438953472;
parameter    ap_ST_fsm_state39 = 43'd274877906944;
parameter    ap_ST_fsm_state40 = 43'd549755813888;
parameter    ap_ST_fsm_state41 = 43'd1099511627776;
parameter    ap_ST_fsm_state42 = 43'd2199023255552;
parameter    ap_ST_fsm_state43 = 43'd4398046511104;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [0:0] centroids_x_V_address0;
output   centroids_x_V_ce0;
output   centroids_x_V_we0;
output  [16:0] centroids_x_V_d0;
input  [16:0] centroids_x_V_q0;
output  [0:0] centroids_x_V_address1;
output   centroids_x_V_ce1;
output   centroids_x_V_we1;
output  [16:0] centroids_x_V_d1;
input  [16:0] centroids_x_V_q1;
output  [0:0] centroids_y_V_address0;
output   centroids_y_V_ce0;
output   centroids_y_V_we0;
output  [16:0] centroids_y_V_d0;
input  [16:0] centroids_y_V_q0;
output  [0:0] centroids_y_V_address1;
output   centroids_y_V_ce1;
output   centroids_y_V_we1;
output  [16:0] centroids_y_V_d1;
input  [16:0] centroids_y_V_q1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[0:0] centroids_x_V_address0;
reg centroids_x_V_ce0;
reg centroids_x_V_we0;
reg[0:0] centroids_x_V_address1;
reg centroids_x_V_ce1;
reg centroids_x_V_we1;
reg[0:0] centroids_y_V_address0;
reg centroids_y_V_ce0;
reg centroids_y_V_we0;
reg[0:0] centroids_y_V_address1;
reg centroids_y_V_ce1;
reg centroids_y_V_we1;

(* fsm_encoding = "none" *) reg   [42:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [5:0] x_data_V_address0;
reg    x_data_V_ce0;
wire   [12:0] x_data_V_q0;
reg   [5:0] x_data_V_address1;
reg    x_data_V_ce1;
wire   [12:0] x_data_V_q1;
wire   [5:0] x_data_V_address2;
reg    x_data_V_ce2;
wire   [12:0] x_data_V_q2;
reg   [5:0] y_data_V_address0;
reg    y_data_V_ce0;
wire   [12:0] y_data_V_q0;
reg   [5:0] y_data_V_address1;
reg    y_data_V_ce1;
wire   [12:0] y_data_V_q1;
wire   [5:0] y_data_V_address2;
reg    y_data_V_ce2;
wire   [12:0] y_data_V_q2;
wire   [1:0] i_fu_981_p2;
wire    ap_CS_fsm_state2;
reg   [16:0] centroids_x_V_load_reg_2174;
wire    ap_CS_fsm_state3;
reg   [16:0] centroids_y_V_load_reg_2203;
reg   [16:0] centroids_x_V_load_1_reg_2232;
reg   [16:0] centroids_y_V_load_1_reg_2261;
wire   [6:0] i_1_0_cast1_fu_1011_p1;
reg   [6:0] i_1_0_cast1_reg_2290;
wire    ap_CS_fsm_state4;
wire   [63:0] zext_ln31_fu_1021_p1;
reg   [63:0] zext_ln31_reg_2307;
wire   [0:0] icmp_ln30_fu_1015_p2;
wire   [63:0] zext_ln31_1_fu_1033_p1;
reg   [63:0] zext_ln31_1_reg_2322;
wire   [16:0] sub_ln703_fu_1043_p2;
reg   [16:0] sub_ln703_reg_2337;
wire    ap_CS_fsm_state5;
wire   [16:0] sub_ln703_1_fu_1052_p2;
reg   [16:0] sub_ln703_1_reg_2342;
wire   [16:0] sub_ln703_2_fu_1057_p2;
reg   [16:0] sub_ln703_2_reg_2347;
wire   [16:0] sub_ln703_3_fu_1062_p2;
reg   [16:0] sub_ln703_3_reg_2352;
wire   [16:0] sub_ln703_4_fu_1071_p2;
reg   [16:0] sub_ln703_4_reg_2357;
wire   [16:0] sub_ln703_5_fu_1080_p2;
reg   [16:0] sub_ln703_5_reg_2362;
wire   [16:0] sub_ln703_6_fu_1085_p2;
reg   [16:0] sub_ln703_6_reg_2367;
wire   [16:0] sub_ln703_7_fu_1090_p2;
reg   [16:0] sub_ln703_7_reg_2372;
wire   [63:0] zext_ln31_2_fu_1101_p1;
reg   [63:0] zext_ln31_2_reg_2377;
wire   [63:0] zext_ln31_3_fu_1113_p1;
reg   [63:0] zext_ln31_3_reg_2392;
wire   [0:0] grp_fu_951_p2;
reg   [0:0] icmp_ln1495_reg_2407;
wire    ap_CS_fsm_state6;
wire   [0:0] grp_fu_969_p2;
reg   [0:0] icmp_ln1495_1_reg_2412;
wire   [16:0] sub_ln703_8_fu_1123_p2;
reg   [16:0] sub_ln703_8_reg_2417;
wire   [16:0] sub_ln703_9_fu_1132_p2;
reg   [16:0] sub_ln703_9_reg_2422;
wire   [16:0] sub_ln703_10_fu_1137_p2;
reg   [16:0] sub_ln703_10_reg_2427;
wire   [16:0] sub_ln703_11_fu_1142_p2;
reg   [16:0] sub_ln703_11_reg_2432;
wire   [16:0] sub_ln703_12_fu_1151_p2;
reg   [16:0] sub_ln703_12_reg_2437;
wire   [16:0] sub_ln703_13_fu_1160_p2;
reg   [16:0] sub_ln703_13_reg_2442;
wire   [16:0] sub_ln703_14_fu_1165_p2;
reg   [16:0] sub_ln703_14_reg_2447;
wire   [16:0] sub_ln703_15_fu_1170_p2;
reg   [16:0] sub_ln703_15_reg_2452;
wire   [63:0] zext_ln31_4_fu_1181_p1;
reg   [63:0] zext_ln31_4_reg_2457;
wire   [63:0] zext_ln31_5_fu_1193_p1;
reg   [63:0] zext_ln31_5_reg_2472;
reg   [0:0] icmp_ln1495_2_reg_2487;
wire    ap_CS_fsm_state7;
reg   [0:0] icmp_ln1495_3_reg_2492;
wire   [16:0] sub_ln703_16_fu_1203_p2;
reg   [16:0] sub_ln703_16_reg_2497;
wire   [16:0] sub_ln703_17_fu_1212_p2;
reg   [16:0] sub_ln703_17_reg_2502;
wire   [16:0] sub_ln703_18_fu_1217_p2;
reg   [16:0] sub_ln703_18_reg_2507;
wire   [16:0] sub_ln703_19_fu_1222_p2;
reg   [16:0] sub_ln703_19_reg_2512;
wire   [16:0] sub_ln703_20_fu_1231_p2;
reg   [16:0] sub_ln703_20_reg_2517;
wire   [16:0] sub_ln703_21_fu_1240_p2;
reg   [16:0] sub_ln703_21_reg_2522;
wire   [16:0] sub_ln703_22_fu_1245_p2;
reg   [16:0] sub_ln703_22_reg_2527;
wire   [16:0] sub_ln703_23_fu_1250_p2;
reg   [16:0] sub_ln703_23_reg_2532;
wire   [63:0] zext_ln31_6_fu_1261_p1;
reg   [63:0] zext_ln31_6_reg_2537;
wire   [63:0] zext_ln31_7_fu_1273_p1;
reg   [63:0] zext_ln31_7_reg_2552;
reg   [0:0] icmp_ln1495_4_reg_2567;
wire    ap_CS_fsm_state8;
reg   [0:0] icmp_ln1495_5_reg_2572;
wire   [16:0] sub_ln703_24_fu_1283_p2;
reg   [16:0] sub_ln703_24_reg_2577;
wire   [16:0] sub_ln703_25_fu_1292_p2;
reg   [16:0] sub_ln703_25_reg_2582;
wire   [16:0] sub_ln703_26_fu_1297_p2;
reg   [16:0] sub_ln703_26_reg_2587;
wire   [16:0] sub_ln703_27_fu_1302_p2;
reg   [16:0] sub_ln703_27_reg_2592;
wire   [16:0] sub_ln703_28_fu_1311_p2;
reg   [16:0] sub_ln703_28_reg_2597;
wire   [16:0] sub_ln703_29_fu_1320_p2;
reg   [16:0] sub_ln703_29_reg_2602;
wire   [16:0] sub_ln703_30_fu_1325_p2;
reg   [16:0] sub_ln703_30_reg_2607;
wire   [16:0] sub_ln703_31_fu_1330_p2;
reg   [16:0] sub_ln703_31_reg_2612;
wire   [63:0] zext_ln31_8_fu_1341_p1;
reg   [63:0] zext_ln31_8_reg_2617;
wire   [63:0] zext_ln31_9_fu_1353_p1;
reg   [63:0] zext_ln31_9_reg_2632;
reg   [0:0] icmp_ln1495_6_reg_2647;
wire    ap_CS_fsm_state9;
reg   [0:0] icmp_ln1495_7_reg_2652;
wire   [16:0] sub_ln703_32_fu_1363_p2;
reg   [16:0] sub_ln703_32_reg_2657;
wire   [16:0] sub_ln703_33_fu_1372_p2;
reg   [16:0] sub_ln703_33_reg_2662;
wire   [16:0] sub_ln703_34_fu_1377_p2;
reg   [16:0] sub_ln703_34_reg_2667;
wire   [16:0] sub_ln703_35_fu_1382_p2;
reg   [16:0] sub_ln703_35_reg_2672;
wire   [16:0] sub_ln703_36_fu_1391_p2;
reg   [16:0] sub_ln703_36_reg_2677;
wire   [16:0] sub_ln703_37_fu_1400_p2;
reg   [16:0] sub_ln703_37_reg_2682;
wire   [16:0] sub_ln703_38_fu_1405_p2;
reg   [16:0] sub_ln703_38_reg_2687;
wire   [16:0] sub_ln703_39_fu_1410_p2;
reg   [16:0] sub_ln703_39_reg_2692;
wire   [63:0] zext_ln31_10_fu_1421_p1;
reg   [63:0] zext_ln31_10_reg_2697;
wire   [63:0] zext_ln31_11_fu_1433_p1;
reg   [63:0] zext_ln31_11_reg_2712;
reg   [0:0] icmp_ln1495_8_reg_2727;
wire    ap_CS_fsm_state10;
reg   [0:0] icmp_ln1495_9_reg_2732;
wire   [16:0] sub_ln703_40_fu_1443_p2;
reg   [16:0] sub_ln703_40_reg_2737;
wire   [16:0] sub_ln703_41_fu_1452_p2;
reg   [16:0] sub_ln703_41_reg_2742;
wire   [16:0] sub_ln703_42_fu_1457_p2;
reg   [16:0] sub_ln703_42_reg_2747;
wire   [16:0] sub_ln703_43_fu_1462_p2;
reg   [16:0] sub_ln703_43_reg_2752;
wire   [16:0] sub_ln703_44_fu_1471_p2;
reg   [16:0] sub_ln703_44_reg_2757;
wire   [16:0] sub_ln703_45_fu_1480_p2;
reg   [16:0] sub_ln703_45_reg_2762;
wire   [16:0] sub_ln703_46_fu_1485_p2;
reg   [16:0] sub_ln703_46_reg_2767;
wire   [16:0] sub_ln703_47_fu_1490_p2;
reg   [16:0] sub_ln703_47_reg_2772;
wire   [63:0] zext_ln31_12_fu_1501_p1;
reg   [63:0] zext_ln31_12_reg_2777;
wire   [63:0] zext_ln31_13_fu_1513_p1;
reg   [63:0] zext_ln31_13_reg_2792;
reg   [0:0] icmp_ln1495_10_reg_2807;
wire    ap_CS_fsm_state11;
reg   [0:0] icmp_ln1495_11_reg_2812;
wire   [16:0] sub_ln703_48_fu_1523_p2;
reg   [16:0] sub_ln703_48_reg_2817;
wire   [16:0] sub_ln703_49_fu_1532_p2;
reg   [16:0] sub_ln703_49_reg_2822;
wire   [16:0] sub_ln703_50_fu_1537_p2;
reg   [16:0] sub_ln703_50_reg_2827;
wire   [16:0] sub_ln703_51_fu_1542_p2;
reg   [16:0] sub_ln703_51_reg_2832;
wire   [16:0] sub_ln703_52_fu_1551_p2;
reg   [16:0] sub_ln703_52_reg_2837;
wire   [16:0] sub_ln703_53_fu_1560_p2;
reg   [16:0] sub_ln703_53_reg_2842;
wire   [16:0] sub_ln703_54_fu_1565_p2;
reg   [16:0] sub_ln703_54_reg_2847;
wire   [16:0] sub_ln703_55_fu_1570_p2;
reg   [16:0] sub_ln703_55_reg_2852;
wire   [63:0] zext_ln31_14_fu_1581_p1;
reg   [63:0] zext_ln31_14_reg_2857;
wire   [63:0] zext_ln31_15_fu_1592_p1;
reg   [63:0] zext_ln31_15_reg_2872;
wire   [5:0] add_ln30_24_fu_1598_p2;
reg   [5:0] add_ln30_24_reg_2887;
reg   [0:0] icmp_ln1495_12_reg_2892;
wire    ap_CS_fsm_state12;
reg   [0:0] icmp_ln1495_13_reg_2897;
wire   [16:0] sub_ln703_56_fu_1608_p2;
reg   [16:0] sub_ln703_56_reg_2902;
wire   [16:0] sub_ln703_57_fu_1617_p2;
reg   [16:0] sub_ln703_57_reg_2907;
wire   [16:0] sub_ln703_58_fu_1622_p2;
reg   [16:0] sub_ln703_58_reg_2912;
wire   [16:0] sub_ln703_59_fu_1627_p2;
reg   [16:0] sub_ln703_59_reg_2917;
wire   [16:0] sub_ln703_60_fu_1636_p2;
reg   [16:0] sub_ln703_60_reg_2922;
wire   [16:0] sub_ln703_61_fu_1645_p2;
reg   [16:0] sub_ln703_61_reg_2927;
wire   [16:0] sub_ln703_62_fu_1650_p2;
reg   [16:0] sub_ln703_62_reg_2932;
wire   [16:0] sub_ln703_63_fu_1655_p2;
reg   [16:0] sub_ln703_63_reg_2937;
wire   [63:0] zext_ln31_16_fu_1665_p1;
reg   [63:0] zext_ln31_16_reg_2942;
wire   [63:0] zext_ln31_17_fu_1676_p1;
reg   [63:0] zext_ln31_17_reg_2957;
reg   [0:0] icmp_ln1495_14_reg_2972;
wire    ap_CS_fsm_state13;
reg   [0:0] icmp_ln1495_15_reg_2977;
wire   [16:0] sub_ln703_64_fu_1686_p2;
reg   [16:0] sub_ln703_64_reg_2982;
wire   [16:0] sub_ln703_65_fu_1695_p2;
reg   [16:0] sub_ln703_65_reg_2987;
wire   [16:0] sub_ln703_66_fu_1700_p2;
reg   [16:0] sub_ln703_66_reg_2992;
wire   [16:0] sub_ln703_67_fu_1705_p2;
reg   [16:0] sub_ln703_67_reg_2997;
wire   [16:0] sub_ln703_68_fu_1714_p2;
reg   [16:0] sub_ln703_68_reg_3002;
wire   [16:0] sub_ln703_69_fu_1723_p2;
reg   [16:0] sub_ln703_69_reg_3007;
wire   [16:0] sub_ln703_70_fu_1728_p2;
reg   [16:0] sub_ln703_70_reg_3012;
wire   [16:0] sub_ln703_71_fu_1733_p2;
reg   [16:0] sub_ln703_71_reg_3017;
wire   [63:0] zext_ln31_18_fu_1743_p1;
reg   [63:0] zext_ln31_18_reg_3022;
wire   [63:0] zext_ln31_19_fu_1754_p1;
reg   [63:0] zext_ln31_19_reg_3037;
reg   [0:0] icmp_ln1495_16_reg_3052;
wire    ap_CS_fsm_state14;
reg   [0:0] icmp_ln1495_17_reg_3057;
wire   [16:0] sub_ln703_72_fu_1764_p2;
reg   [16:0] sub_ln703_72_reg_3062;
wire   [16:0] sub_ln703_73_fu_1773_p2;
reg   [16:0] sub_ln703_73_reg_3067;
wire   [16:0] sub_ln703_74_fu_1778_p2;
reg   [16:0] sub_ln703_74_reg_3072;
wire   [16:0] sub_ln703_75_fu_1783_p2;
reg   [16:0] sub_ln703_75_reg_3077;
wire   [16:0] sub_ln703_76_fu_1792_p2;
reg   [16:0] sub_ln703_76_reg_3082;
wire   [16:0] sub_ln703_77_fu_1801_p2;
reg   [16:0] sub_ln703_77_reg_3087;
wire   [16:0] sub_ln703_78_fu_1806_p2;
reg   [16:0] sub_ln703_78_reg_3092;
wire   [16:0] sub_ln703_79_fu_1811_p2;
reg   [16:0] sub_ln703_79_reg_3097;
wire   [63:0] zext_ln31_20_fu_1821_p1;
reg   [63:0] zext_ln31_20_reg_3102;
wire   [63:0] zext_ln31_21_fu_1832_p1;
reg   [63:0] zext_ln31_21_reg_3117;
reg   [0:0] icmp_ln1495_18_reg_3132;
wire    ap_CS_fsm_state15;
reg   [0:0] icmp_ln1495_19_reg_3137;
wire   [16:0] sub_ln703_80_fu_1842_p2;
reg   [16:0] sub_ln703_80_reg_3142;
wire   [16:0] sub_ln703_81_fu_1851_p2;
reg   [16:0] sub_ln703_81_reg_3147;
wire   [16:0] sub_ln703_82_fu_1856_p2;
reg   [16:0] sub_ln703_82_reg_3152;
wire   [16:0] sub_ln703_83_fu_1861_p2;
reg   [16:0] sub_ln703_83_reg_3157;
wire   [16:0] sub_ln703_84_fu_1870_p2;
reg   [16:0] sub_ln703_84_reg_3162;
wire   [16:0] sub_ln703_85_fu_1879_p2;
reg   [16:0] sub_ln703_85_reg_3167;
wire   [16:0] sub_ln703_86_fu_1884_p2;
reg   [16:0] sub_ln703_86_reg_3172;
wire   [16:0] sub_ln703_87_fu_1889_p2;
reg   [16:0] sub_ln703_87_reg_3177;
wire   [63:0] zext_ln31_22_fu_1899_p1;
reg   [63:0] zext_ln31_22_reg_3182;
wire   [63:0] zext_ln31_23_fu_1910_p1;
reg   [63:0] zext_ln31_23_reg_3197;
wire   [63:0] zext_ln31_24_fu_1921_p1;
reg   [63:0] zext_ln31_24_reg_3212;
reg   [0:0] icmp_ln1495_20_reg_3227;
wire    ap_CS_fsm_state16;
reg   [0:0] icmp_ln1495_21_reg_3232;
wire   [16:0] sub_ln703_88_fu_1931_p2;
reg   [16:0] sub_ln703_88_reg_3237;
wire   [16:0] sub_ln703_89_fu_1940_p2;
reg   [16:0] sub_ln703_89_reg_3242;
wire   [16:0] sub_ln703_90_fu_1945_p2;
reg   [16:0] sub_ln703_90_reg_3247;
wire   [16:0] sub_ln703_91_fu_1950_p2;
reg   [16:0] sub_ln703_91_reg_3252;
wire   [16:0] sub_ln703_92_fu_1959_p2;
reg   [16:0] sub_ln703_92_reg_3257;
wire   [16:0] sub_ln703_93_fu_1968_p2;
reg   [16:0] sub_ln703_93_reg_3262;
wire   [16:0] sub_ln703_94_fu_1973_p2;
reg   [16:0] sub_ln703_94_reg_3267;
wire   [16:0] sub_ln703_95_fu_1978_p2;
reg   [16:0] sub_ln703_95_reg_3272;
wire   [16:0] sub_ln703_96_fu_1987_p2;
reg   [16:0] sub_ln703_96_reg_3277;
wire   [16:0] sub_ln703_97_fu_1996_p2;
reg   [16:0] sub_ln703_97_reg_3282;
wire   [16:0] sub_ln703_98_fu_2001_p2;
reg   [16:0] sub_ln703_98_reg_3287;
wire   [16:0] sub_ln703_99_fu_2006_p2;
reg   [16:0] sub_ln703_99_reg_3292;
reg   [0:0] icmp_ln1495_22_reg_3297;
wire    ap_CS_fsm_state17;
reg   [0:0] icmp_ln1495_23_reg_3302;
wire   [0:0] icmp_ln1495_24_fu_2023_p2;
reg   [0:0] icmp_ln1495_24_reg_3307;
wire   [1:0] i_1_fu_2035_p2;
reg   [1:0] i_1_reg_3315;
wire    ap_CS_fsm_state20;
wire   [5:0] j_fu_2047_p2;
reg   [5:0] j_reg_3323;
wire    ap_CS_fsm_state21;
wire   [0:0] icmp_ln49_fu_2041_p2;
wire   [0:0] icmp_ln57_fu_2060_p2;
reg   [0:0] icmp_ln57_reg_3343;
wire   [17:0] zext_ln1148_fu_2070_p1;
wire   [16:0] mean_value_x_V_1_fu_2126_p3;
wire    ap_CS_fsm_state22;
wire   [16:0] mean_value_y_V_1_fu_2134_p3;
wire   [15:0] count_1_fu_2142_p3;
reg   [5:0] data_cluster_id_address0;
reg    data_cluster_id_ce0;
reg    data_cluster_id_we0;
reg   [0:0] data_cluster_id_d0;
reg   [5:0] data_cluster_id_address1;
reg    data_cluster_id_ce1;
reg    data_cluster_id_we1;
reg   [0:0] data_cluster_id_d1;
wire   [0:0] data_cluster_id_q1;
wire    grp_abs_custom_fu_879_ap_ready;
reg   [16:0] grp_abs_custom_fu_879_number_V;
wire   [16:0] grp_abs_custom_fu_879_ap_return;
wire    grp_abs_custom_fu_884_ap_ready;
reg   [16:0] grp_abs_custom_fu_884_number_V;
wire   [16:0] grp_abs_custom_fu_884_ap_return;
wire    grp_abs_custom_fu_889_ap_ready;
reg   [16:0] grp_abs_custom_fu_889_number_V;
wire   [16:0] grp_abs_custom_fu_889_ap_return;
wire    grp_abs_custom_fu_894_ap_ready;
reg   [16:0] grp_abs_custom_fu_894_number_V;
wire   [16:0] grp_abs_custom_fu_894_ap_return;
wire    grp_abs_custom_fu_899_ap_ready;
reg   [16:0] grp_abs_custom_fu_899_number_V;
wire   [16:0] grp_abs_custom_fu_899_ap_return;
wire    grp_abs_custom_fu_904_ap_ready;
reg   [16:0] grp_abs_custom_fu_904_number_V;
wire   [16:0] grp_abs_custom_fu_904_ap_return;
wire    grp_abs_custom_fu_909_ap_ready;
reg   [16:0] grp_abs_custom_fu_909_number_V;
wire   [16:0] grp_abs_custom_fu_909_ap_return;
wire    grp_abs_custom_fu_914_ap_ready;
reg   [16:0] grp_abs_custom_fu_914_number_V;
wire   [16:0] grp_abs_custom_fu_914_ap_return;
wire    p_022_23_abs_custom_fu_919_ap_ready;
wire   [16:0] p_022_23_abs_custom_fu_919_ap_return;
wire    p_021_23_abs_custom_fu_924_ap_ready;
wire   [16:0] p_021_23_abs_custom_fu_924_ap_return;
wire    p_020_23_abs_custom_fu_929_ap_ready;
wire   [16:0] p_020_23_abs_custom_fu_929_ap_return;
wire    p_0_23_abs_custom_fu_934_ap_ready;
wire   [16:0] p_0_23_abs_custom_fu_934_ap_return;
reg   [1:0] p_Val2_1_reg_797;
wire   [0:0] icmp_ln19_fu_975_p2;
reg   [5:0] i_1_0_reg_808;
wire    ap_CS_fsm_state19;
reg   [1:0] i_2_reg_820;
wire    ap_CS_fsm_state43;
reg  signed [16:0] p_Val2_s_reg_832;
wire   [0:0] icmp_ln44_fu_2029_p2;
reg  signed [16:0] p_Val2_5_reg_844;
reg   [5:0] j_1_reg_856;
reg   [15:0] tmp_V_reg_867;
wire   [63:0] zext_ln20_fu_987_p1;
wire    ap_CS_fsm_state18;
wire   [63:0] zext_ln50_fu_2053_p1;
wire   [63:0] zext_ln58_fu_2150_p1;
wire   [16:0] zext_ln728_fu_1005_p1;
wire   [16:0] grp_fu_945_p2;
wire   [16:0] grp_fu_939_p2;
wire   [16:0] grp_fu_963_p2;
wire   [16:0] grp_fu_957_p2;
wire   [0:0] trunc_ln728_fu_993_p1;
wire   [10:0] shl_ln_fu_997_p3;
wire   [5:0] add_ln30_fu_1027_p2;
wire  signed [16:0] sext_ln1265_fu_1039_p1;
wire  signed [16:0] sext_ln1265_1_fu_1048_p1;
wire  signed [16:0] sext_ln1265_2_fu_1067_p1;
wire  signed [16:0] sext_ln1265_3_fu_1076_p1;
wire   [5:0] add_ln30_1_fu_1095_p2;
wire   [5:0] add_ln30_2_fu_1107_p2;
wire  signed [16:0] sext_ln1265_4_fu_1119_p1;
wire  signed [16:0] sext_ln1265_5_fu_1128_p1;
wire  signed [16:0] sext_ln1265_6_fu_1147_p1;
wire  signed [16:0] sext_ln1265_7_fu_1156_p1;
wire   [5:0] add_ln30_3_fu_1175_p2;
wire   [5:0] add_ln30_4_fu_1187_p2;
wire  signed [16:0] sext_ln1265_8_fu_1199_p1;
wire  signed [16:0] sext_ln1265_9_fu_1208_p1;
wire  signed [16:0] sext_ln1265_10_fu_1227_p1;
wire  signed [16:0] sext_ln1265_11_fu_1236_p1;
wire   [5:0] add_ln30_5_fu_1255_p2;
wire   [5:0] add_ln30_6_fu_1267_p2;
wire  signed [16:0] sext_ln1265_12_fu_1279_p1;
wire  signed [16:0] sext_ln1265_13_fu_1288_p1;
wire  signed [16:0] sext_ln1265_14_fu_1307_p1;
wire  signed [16:0] sext_ln1265_15_fu_1316_p1;
wire   [5:0] add_ln30_7_fu_1335_p2;
wire   [5:0] add_ln30_8_fu_1347_p2;
wire  signed [16:0] sext_ln1265_16_fu_1359_p1;
wire  signed [16:0] sext_ln1265_17_fu_1368_p1;
wire  signed [16:0] sext_ln1265_18_fu_1387_p1;
wire  signed [16:0] sext_ln1265_19_fu_1396_p1;
wire   [5:0] add_ln30_9_fu_1415_p2;
wire   [5:0] add_ln30_10_fu_1427_p2;
wire  signed [16:0] sext_ln1265_20_fu_1439_p1;
wire  signed [16:0] sext_ln1265_21_fu_1448_p1;
wire  signed [16:0] sext_ln1265_22_fu_1467_p1;
wire  signed [16:0] sext_ln1265_23_fu_1476_p1;
wire   [5:0] add_ln30_11_fu_1495_p2;
wire   [5:0] add_ln30_12_fu_1507_p2;
wire  signed [16:0] sext_ln1265_24_fu_1519_p1;
wire  signed [16:0] sext_ln1265_25_fu_1528_p1;
wire  signed [16:0] sext_ln1265_26_fu_1547_p1;
wire  signed [16:0] sext_ln1265_27_fu_1556_p1;
wire   [5:0] add_ln30_13_fu_1575_p2;
wire   [6:0] add_ln30_14_fu_1587_p2;
wire  signed [16:0] sext_ln1265_28_fu_1604_p1;
wire  signed [16:0] sext_ln1265_29_fu_1613_p1;
wire  signed [16:0] sext_ln1265_30_fu_1632_p1;
wire  signed [16:0] sext_ln1265_31_fu_1641_p1;
wire   [6:0] add_ln30_15_fu_1660_p2;
wire   [6:0] add_ln30_16_fu_1671_p2;
wire  signed [16:0] sext_ln1265_32_fu_1682_p1;
wire  signed [16:0] sext_ln1265_33_fu_1691_p1;
wire  signed [16:0] sext_ln1265_34_fu_1710_p1;
wire  signed [16:0] sext_ln1265_35_fu_1719_p1;
wire   [6:0] add_ln30_17_fu_1738_p2;
wire   [6:0] add_ln30_18_fu_1749_p2;
wire  signed [16:0] sext_ln1265_36_fu_1760_p1;
wire  signed [16:0] sext_ln1265_37_fu_1769_p1;
wire  signed [16:0] sext_ln1265_38_fu_1788_p1;
wire  signed [16:0] sext_ln1265_39_fu_1797_p1;
wire   [6:0] add_ln30_19_fu_1816_p2;
wire   [6:0] add_ln30_20_fu_1827_p2;
wire  signed [16:0] sext_ln1265_40_fu_1838_p1;
wire  signed [16:0] sext_ln1265_41_fu_1847_p1;
wire  signed [16:0] sext_ln1265_42_fu_1866_p1;
wire  signed [16:0] sext_ln1265_43_fu_1875_p1;
wire   [6:0] add_ln30_21_fu_1894_p2;
wire   [6:0] add_ln30_22_fu_1905_p2;
wire   [6:0] add_ln30_23_fu_1916_p2;
wire  signed [16:0] sext_ln1265_44_fu_1927_p1;
wire  signed [16:0] sext_ln1265_45_fu_1936_p1;
wire  signed [16:0] sext_ln1265_46_fu_1955_p1;
wire  signed [16:0] sext_ln1265_47_fu_1964_p1;
wire  signed [16:0] sext_ln1265_48_fu_1983_p1;
wire  signed [16:0] sext_ln1265_49_fu_1992_p1;
wire   [16:0] add_ln703_24_fu_2017_p2;
wire   [16:0] add_ln703_49_fu_2011_p2;
wire  signed [17:0] grp_fu_2074_p0;
wire   [16:0] grp_fu_2074_p1;
wire  signed [17:0] grp_fu_2084_p0;
wire   [16:0] grp_fu_2084_p1;
wire   [1:0] zext_ln50_1_fu_2090_p1;
wire  signed [16:0] sext_ln1265_50_fu_2100_p1;
wire  signed [16:0] sext_ln1265_51_fu_2110_p1;
wire   [0:0] icmp_ln50_fu_2094_p2;
wire   [16:0] mean_value_x_V_fu_2104_p2;
wire   [16:0] mean_value_y_V_fu_2114_p2;
wire   [15:0] count_fu_2120_p2;
wire   [16:0] grp_fu_2074_p2;
wire   [16:0] grp_fu_2084_p2;
reg    grp_fu_2074_ap_start;
wire    grp_fu_2074_ap_done;
reg    grp_fu_2084_ap_start;
wire    grp_fu_2084_ap_done;
reg   [42:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 43'd1;
end

kmeans_x_data_V #(
    .DataWidth( 13 ),
    .AddressRange( 50 ),
    .AddressWidth( 6 ))
x_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(x_data_V_address0),
    .ce0(x_data_V_ce0),
    .q0(x_data_V_q0),
    .address1(x_data_V_address1),
    .ce1(x_data_V_ce1),
    .q1(x_data_V_q1),
    .address2(x_data_V_address2),
    .ce2(x_data_V_ce2),
    .q2(x_data_V_q2)
);

kmeans_y_data_V #(
    .DataWidth( 13 ),
    .AddressRange( 50 ),
    .AddressWidth( 6 ))
y_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(y_data_V_address0),
    .ce0(y_data_V_ce0),
    .q0(y_data_V_q0),
    .address1(y_data_V_address1),
    .ce1(y_data_V_ce1),
    .q1(y_data_V_q1),
    .address2(y_data_V_address2),
    .ce2(y_data_V_ce2),
    .q2(y_data_V_q2)
);

kmeans_data_clustbkb #(
    .DataWidth( 1 ),
    .AddressRange( 50 ),
    .AddressWidth( 6 ))
data_cluster_id_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(data_cluster_id_address0),
    .ce0(data_cluster_id_ce0),
    .we0(data_cluster_id_we0),
    .d0(data_cluster_id_d0),
    .address1(data_cluster_id_address1),
    .ce1(data_cluster_id_ce1),
    .we1(data_cluster_id_we1),
    .d1(data_cluster_id_d1),
    .q1(data_cluster_id_q1)
);

abs_custom grp_abs_custom_fu_879(
    .ap_ready(grp_abs_custom_fu_879_ap_ready),
    .number_V(grp_abs_custom_fu_879_number_V),
    .ap_return(grp_abs_custom_fu_879_ap_return)
);

abs_custom grp_abs_custom_fu_884(
    .ap_ready(grp_abs_custom_fu_884_ap_ready),
    .number_V(grp_abs_custom_fu_884_number_V),
    .ap_return(grp_abs_custom_fu_884_ap_return)
);

abs_custom grp_abs_custom_fu_889(
    .ap_ready(grp_abs_custom_fu_889_ap_ready),
    .number_V(grp_abs_custom_fu_889_number_V),
    .ap_return(grp_abs_custom_fu_889_ap_return)
);

abs_custom grp_abs_custom_fu_894(
    .ap_ready(grp_abs_custom_fu_894_ap_ready),
    .number_V(grp_abs_custom_fu_894_number_V),
    .ap_return(grp_abs_custom_fu_894_ap_return)
);

abs_custom grp_abs_custom_fu_899(
    .ap_ready(grp_abs_custom_fu_899_ap_ready),
    .number_V(grp_abs_custom_fu_899_number_V),
    .ap_return(grp_abs_custom_fu_899_ap_return)
);

abs_custom grp_abs_custom_fu_904(
    .ap_ready(grp_abs_custom_fu_904_ap_ready),
    .number_V(grp_abs_custom_fu_904_number_V),
    .ap_return(grp_abs_custom_fu_904_ap_return)
);

abs_custom grp_abs_custom_fu_909(
    .ap_ready(grp_abs_custom_fu_909_ap_ready),
    .number_V(grp_abs_custom_fu_909_number_V),
    .ap_return(grp_abs_custom_fu_909_ap_return)
);

abs_custom grp_abs_custom_fu_914(
    .ap_ready(grp_abs_custom_fu_914_ap_ready),
    .number_V(grp_abs_custom_fu_914_number_V),
    .ap_return(grp_abs_custom_fu_914_ap_return)
);

abs_custom p_022_23_abs_custom_fu_919(
    .ap_ready(p_022_23_abs_custom_fu_919_ap_ready),
    .number_V(sub_ln703_96_reg_3277),
    .ap_return(p_022_23_abs_custom_fu_919_ap_return)
);

abs_custom p_021_23_abs_custom_fu_924(
    .ap_ready(p_021_23_abs_custom_fu_924_ap_ready),
    .number_V(sub_ln703_97_reg_3282),
    .ap_return(p_021_23_abs_custom_fu_924_ap_return)
);

abs_custom p_020_23_abs_custom_fu_929(
    .ap_ready(p_020_23_abs_custom_fu_929_ap_ready),
    .number_V(sub_ln703_98_reg_3287),
    .ap_return(p_020_23_abs_custom_fu_929_ap_return)
);

abs_custom p_0_23_abs_custom_fu_934(
    .ap_ready(p_0_23_abs_custom_fu_934_ap_ready),
    .number_V(sub_ln703_99_reg_3292),
    .ap_return(p_0_23_abs_custom_fu_934_ap_return)
);

kmeans_sdiv_18s_1cud #(
    .ID( 1 ),
    .NUM_STAGE( 22 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 17 ))
kmeans_sdiv_18s_1cud_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .start(grp_fu_2074_ap_start),
    .done(grp_fu_2074_ap_done),
    .din0(grp_fu_2074_p0),
    .din1(grp_fu_2074_p1),
    .ce(1'b1),
    .dout(grp_fu_2074_p2)
);

kmeans_sdiv_18s_1cud #(
    .ID( 1 ),
    .NUM_STAGE( 22 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 17 ))
kmeans_sdiv_18s_1cud_U3(
    .clk(ap_clk),
    .reset(ap_rst),
    .start(grp_fu_2084_ap_start),
    .done(grp_fu_2084_ap_done),
    .din0(grp_fu_2084_p0),
    .din1(grp_fu_2084_p1),
    .ce(1'b1),
    .dout(grp_fu_2084_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        i_1_0_reg_808 <= 6'd0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        i_1_0_reg_808 <= add_ln30_24_reg_2887;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln30_fu_1015_p2 == 1'd1))) begin
        i_2_reg_820 <= 2'd0;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        i_2_reg_820 <= i_1_reg_3315;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state20) & (icmp_ln44_fu_2029_p2 == 1'd0))) begin
        j_1_reg_856 <= 6'd0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        j_1_reg_856 <= j_reg_3323;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln19_fu_975_p2 == 1'd0))) begin
        p_Val2_1_reg_797 <= i_fu_981_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_Val2_1_reg_797 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state20) & (icmp_ln44_fu_2029_p2 == 1'd0))) begin
        p_Val2_5_reg_844 <= 17'd0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        p_Val2_5_reg_844 <= mean_value_y_V_1_fu_2134_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state20) & (icmp_ln44_fu_2029_p2 == 1'd0))) begin
        p_Val2_s_reg_832 <= 17'd0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        p_Val2_s_reg_832 <= mean_value_x_V_1_fu_2126_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state20) & (icmp_ln44_fu_2029_p2 == 1'd0))) begin
        tmp_V_reg_867 <= 16'd0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        tmp_V_reg_867 <= count_1_fu_2142_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        add_ln30_24_reg_2887 <= add_ln30_24_fu_1598_p2;
        icmp_ln1495_10_reg_2807 <= grp_fu_951_p2;
        icmp_ln1495_11_reg_2812 <= grp_fu_969_p2;
        sub_ln703_48_reg_2817 <= sub_ln703_48_fu_1523_p2;
        sub_ln703_49_reg_2822 <= sub_ln703_49_fu_1532_p2;
        sub_ln703_50_reg_2827 <= sub_ln703_50_fu_1537_p2;
        sub_ln703_51_reg_2832 <= sub_ln703_51_fu_1542_p2;
        sub_ln703_52_reg_2837 <= sub_ln703_52_fu_1551_p2;
        sub_ln703_53_reg_2842 <= sub_ln703_53_fu_1560_p2;
        sub_ln703_54_reg_2847 <= sub_ln703_54_fu_1565_p2;
        sub_ln703_55_reg_2852 <= sub_ln703_55_fu_1570_p2;
        zext_ln31_14_reg_2857[5 : 0] <= zext_ln31_14_fu_1581_p1[5 : 0];
        zext_ln31_15_reg_2872[6 : 0] <= zext_ln31_15_fu_1592_p1[6 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        centroids_x_V_load_1_reg_2232 <= centroids_x_V_q1;
        centroids_x_V_load_reg_2174 <= centroids_x_V_q0;
        centroids_y_V_load_1_reg_2261 <= centroids_y_V_q1;
        centroids_y_V_load_reg_2203 <= centroids_y_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        i_1_0_cast1_reg_2290[5 : 0] <= i_1_0_cast1_fu_1011_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        i_1_reg_3315 <= i_1_fu_2035_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        icmp_ln1495_12_reg_2892 <= grp_fu_951_p2;
        icmp_ln1495_13_reg_2897 <= grp_fu_969_p2;
        sub_ln703_56_reg_2902 <= sub_ln703_56_fu_1608_p2;
        sub_ln703_57_reg_2907 <= sub_ln703_57_fu_1617_p2;
        sub_ln703_58_reg_2912 <= sub_ln703_58_fu_1622_p2;
        sub_ln703_59_reg_2917 <= sub_ln703_59_fu_1627_p2;
        sub_ln703_60_reg_2922 <= sub_ln703_60_fu_1636_p2;
        sub_ln703_61_reg_2927 <= sub_ln703_61_fu_1645_p2;
        sub_ln703_62_reg_2932 <= sub_ln703_62_fu_1650_p2;
        sub_ln703_63_reg_2937 <= sub_ln703_63_fu_1655_p2;
        zext_ln31_16_reg_2942[6 : 0] <= zext_ln31_16_fu_1665_p1[6 : 0];
        zext_ln31_17_reg_2957[6 : 0] <= zext_ln31_17_fu_1676_p1[6 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        icmp_ln1495_14_reg_2972 <= grp_fu_951_p2;
        icmp_ln1495_15_reg_2977 <= grp_fu_969_p2;
        sub_ln703_64_reg_2982 <= sub_ln703_64_fu_1686_p2;
        sub_ln703_65_reg_2987 <= sub_ln703_65_fu_1695_p2;
        sub_ln703_66_reg_2992 <= sub_ln703_66_fu_1700_p2;
        sub_ln703_67_reg_2997 <= sub_ln703_67_fu_1705_p2;
        sub_ln703_68_reg_3002 <= sub_ln703_68_fu_1714_p2;
        sub_ln703_69_reg_3007 <= sub_ln703_69_fu_1723_p2;
        sub_ln703_70_reg_3012 <= sub_ln703_70_fu_1728_p2;
        sub_ln703_71_reg_3017 <= sub_ln703_71_fu_1733_p2;
        zext_ln31_18_reg_3022[6 : 0] <= zext_ln31_18_fu_1743_p1[6 : 0];
        zext_ln31_19_reg_3037[6 : 0] <= zext_ln31_19_fu_1754_p1[6 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        icmp_ln1495_16_reg_3052 <= grp_fu_951_p2;
        icmp_ln1495_17_reg_3057 <= grp_fu_969_p2;
        sub_ln703_72_reg_3062 <= sub_ln703_72_fu_1764_p2;
        sub_ln703_73_reg_3067 <= sub_ln703_73_fu_1773_p2;
        sub_ln703_74_reg_3072 <= sub_ln703_74_fu_1778_p2;
        sub_ln703_75_reg_3077 <= sub_ln703_75_fu_1783_p2;
        sub_ln703_76_reg_3082 <= sub_ln703_76_fu_1792_p2;
        sub_ln703_77_reg_3087 <= sub_ln703_77_fu_1801_p2;
        sub_ln703_78_reg_3092 <= sub_ln703_78_fu_1806_p2;
        sub_ln703_79_reg_3097 <= sub_ln703_79_fu_1811_p2;
        zext_ln31_20_reg_3102[6 : 0] <= zext_ln31_20_fu_1821_p1[6 : 0];
        zext_ln31_21_reg_3117[6 : 0] <= zext_ln31_21_fu_1832_p1[6 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        icmp_ln1495_18_reg_3132 <= grp_fu_951_p2;
        icmp_ln1495_19_reg_3137 <= grp_fu_969_p2;
        sub_ln703_80_reg_3142 <= sub_ln703_80_fu_1842_p2;
        sub_ln703_81_reg_3147 <= sub_ln703_81_fu_1851_p2;
        sub_ln703_82_reg_3152 <= sub_ln703_82_fu_1856_p2;
        sub_ln703_83_reg_3157 <= sub_ln703_83_fu_1861_p2;
        sub_ln703_84_reg_3162 <= sub_ln703_84_fu_1870_p2;
        sub_ln703_85_reg_3167 <= sub_ln703_85_fu_1879_p2;
        sub_ln703_86_reg_3172 <= sub_ln703_86_fu_1884_p2;
        sub_ln703_87_reg_3177 <= sub_ln703_87_fu_1889_p2;
        zext_ln31_22_reg_3182[6 : 0] <= zext_ln31_22_fu_1899_p1[6 : 0];
        zext_ln31_23_reg_3197[6 : 0] <= zext_ln31_23_fu_1910_p1[6 : 0];
        zext_ln31_24_reg_3212[6 : 0] <= zext_ln31_24_fu_1921_p1[6 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        icmp_ln1495_1_reg_2412 <= grp_fu_969_p2;
        icmp_ln1495_reg_2407 <= grp_fu_951_p2;
        sub_ln703_10_reg_2427 <= sub_ln703_10_fu_1137_p2;
        sub_ln703_11_reg_2432 <= sub_ln703_11_fu_1142_p2;
        sub_ln703_12_reg_2437 <= sub_ln703_12_fu_1151_p2;
        sub_ln703_13_reg_2442 <= sub_ln703_13_fu_1160_p2;
        sub_ln703_14_reg_2447 <= sub_ln703_14_fu_1165_p2;
        sub_ln703_15_reg_2452 <= sub_ln703_15_fu_1170_p2;
        sub_ln703_8_reg_2417 <= sub_ln703_8_fu_1123_p2;
        sub_ln703_9_reg_2422 <= sub_ln703_9_fu_1132_p2;
        zext_ln31_4_reg_2457[5 : 0] <= zext_ln31_4_fu_1181_p1[5 : 0];
        zext_ln31_5_reg_2472[5 : 0] <= zext_ln31_5_fu_1193_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        icmp_ln1495_20_reg_3227 <= grp_fu_951_p2;
        icmp_ln1495_21_reg_3232 <= grp_fu_969_p2;
        sub_ln703_88_reg_3237 <= sub_ln703_88_fu_1931_p2;
        sub_ln703_89_reg_3242 <= sub_ln703_89_fu_1940_p2;
        sub_ln703_90_reg_3247 <= sub_ln703_90_fu_1945_p2;
        sub_ln703_91_reg_3252 <= sub_ln703_91_fu_1950_p2;
        sub_ln703_92_reg_3257 <= sub_ln703_92_fu_1959_p2;
        sub_ln703_93_reg_3262 <= sub_ln703_93_fu_1968_p2;
        sub_ln703_94_reg_3267 <= sub_ln703_94_fu_1973_p2;
        sub_ln703_95_reg_3272 <= sub_ln703_95_fu_1978_p2;
        sub_ln703_96_reg_3277 <= sub_ln703_96_fu_1987_p2;
        sub_ln703_97_reg_3282 <= sub_ln703_97_fu_1996_p2;
        sub_ln703_98_reg_3287 <= sub_ln703_98_fu_2001_p2;
        sub_ln703_99_reg_3292 <= sub_ln703_99_fu_2006_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        icmp_ln1495_22_reg_3297 <= grp_fu_951_p2;
        icmp_ln1495_23_reg_3302 <= grp_fu_969_p2;
        icmp_ln1495_24_reg_3307 <= icmp_ln1495_24_fu_2023_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        icmp_ln1495_2_reg_2487 <= grp_fu_951_p2;
        icmp_ln1495_3_reg_2492 <= grp_fu_969_p2;
        sub_ln703_16_reg_2497 <= sub_ln703_16_fu_1203_p2;
        sub_ln703_17_reg_2502 <= sub_ln703_17_fu_1212_p2;
        sub_ln703_18_reg_2507 <= sub_ln703_18_fu_1217_p2;
        sub_ln703_19_reg_2512 <= sub_ln703_19_fu_1222_p2;
        sub_ln703_20_reg_2517 <= sub_ln703_20_fu_1231_p2;
        sub_ln703_21_reg_2522 <= sub_ln703_21_fu_1240_p2;
        sub_ln703_22_reg_2527 <= sub_ln703_22_fu_1245_p2;
        sub_ln703_23_reg_2532 <= sub_ln703_23_fu_1250_p2;
        zext_ln31_6_reg_2537[5 : 0] <= zext_ln31_6_fu_1261_p1[5 : 0];
        zext_ln31_7_reg_2552[5 : 0] <= zext_ln31_7_fu_1273_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        icmp_ln1495_4_reg_2567 <= grp_fu_951_p2;
        icmp_ln1495_5_reg_2572 <= grp_fu_969_p2;
        sub_ln703_24_reg_2577 <= sub_ln703_24_fu_1283_p2;
        sub_ln703_25_reg_2582 <= sub_ln703_25_fu_1292_p2;
        sub_ln703_26_reg_2587 <= sub_ln703_26_fu_1297_p2;
        sub_ln703_27_reg_2592 <= sub_ln703_27_fu_1302_p2;
        sub_ln703_28_reg_2597 <= sub_ln703_28_fu_1311_p2;
        sub_ln703_29_reg_2602 <= sub_ln703_29_fu_1320_p2;
        sub_ln703_30_reg_2607 <= sub_ln703_30_fu_1325_p2;
        sub_ln703_31_reg_2612 <= sub_ln703_31_fu_1330_p2;
        zext_ln31_8_reg_2617[5 : 0] <= zext_ln31_8_fu_1341_p1[5 : 0];
        zext_ln31_9_reg_2632[5 : 0] <= zext_ln31_9_fu_1353_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        icmp_ln1495_6_reg_2647 <= grp_fu_951_p2;
        icmp_ln1495_7_reg_2652 <= grp_fu_969_p2;
        sub_ln703_32_reg_2657 <= sub_ln703_32_fu_1363_p2;
        sub_ln703_33_reg_2662 <= sub_ln703_33_fu_1372_p2;
        sub_ln703_34_reg_2667 <= sub_ln703_34_fu_1377_p2;
        sub_ln703_35_reg_2672 <= sub_ln703_35_fu_1382_p2;
        sub_ln703_36_reg_2677 <= sub_ln703_36_fu_1391_p2;
        sub_ln703_37_reg_2682 <= sub_ln703_37_fu_1400_p2;
        sub_ln703_38_reg_2687 <= sub_ln703_38_fu_1405_p2;
        sub_ln703_39_reg_2692 <= sub_ln703_39_fu_1410_p2;
        zext_ln31_10_reg_2697[5 : 0] <= zext_ln31_10_fu_1421_p1[5 : 0];
        zext_ln31_11_reg_2712[5 : 0] <= zext_ln31_11_fu_1433_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        icmp_ln1495_8_reg_2727 <= grp_fu_951_p2;
        icmp_ln1495_9_reg_2732 <= grp_fu_969_p2;
        sub_ln703_40_reg_2737 <= sub_ln703_40_fu_1443_p2;
        sub_ln703_41_reg_2742 <= sub_ln703_41_fu_1452_p2;
        sub_ln703_42_reg_2747 <= sub_ln703_42_fu_1457_p2;
        sub_ln703_43_reg_2752 <= sub_ln703_43_fu_1462_p2;
        sub_ln703_44_reg_2757 <= sub_ln703_44_fu_1471_p2;
        sub_ln703_45_reg_2762 <= sub_ln703_45_fu_1480_p2;
        sub_ln703_46_reg_2767 <= sub_ln703_46_fu_1485_p2;
        sub_ln703_47_reg_2772 <= sub_ln703_47_fu_1490_p2;
        zext_ln31_12_reg_2777[5 : 0] <= zext_ln31_12_fu_1501_p1[5 : 0];
        zext_ln31_13_reg_2792[5 : 0] <= zext_ln31_13_fu_1513_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln49_fu_2041_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state21))) begin
        icmp_ln57_reg_3343 <= icmp_ln57_fu_2060_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        j_reg_3323 <= j_fu_2047_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        sub_ln703_1_reg_2342 <= sub_ln703_1_fu_1052_p2;
        sub_ln703_2_reg_2347 <= sub_ln703_2_fu_1057_p2;
        sub_ln703_3_reg_2352 <= sub_ln703_3_fu_1062_p2;
        sub_ln703_4_reg_2357 <= sub_ln703_4_fu_1071_p2;
        sub_ln703_5_reg_2362 <= sub_ln703_5_fu_1080_p2;
        sub_ln703_6_reg_2367 <= sub_ln703_6_fu_1085_p2;
        sub_ln703_7_reg_2372 <= sub_ln703_7_fu_1090_p2;
        sub_ln703_reg_2337 <= sub_ln703_fu_1043_p2;
        zext_ln31_2_reg_2377[5 : 0] <= zext_ln31_2_fu_1101_p1[5 : 0];
        zext_ln31_3_reg_2392[5 : 0] <= zext_ln31_3_fu_1113_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln30_fu_1015_p2 == 1'd0))) begin
        zext_ln31_1_reg_2322[5 : 0] <= zext_ln31_1_fu_1033_p1[5 : 0];
        zext_ln31_reg_2307[5 : 0] <= zext_ln31_fu_1021_p1[5 : 0];
    end
end

always @ (*) begin
    if (((icmp_ln44_fu_2029_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln44_fu_2029_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        if ((icmp_ln19_fu_975_p2 == 1'd1)) begin
            centroids_x_V_address0 = 1'd0;
        end else if ((icmp_ln19_fu_975_p2 == 1'd0)) begin
            centroids_x_V_address0 = zext_ln20_fu_987_p1;
        end else begin
            centroids_x_V_address0 = 'bx;
        end
    end else begin
        centroids_x_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        centroids_x_V_address1 = zext_ln58_fu_2150_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        centroids_x_V_address1 = 1'd1;
    end else begin
        centroids_x_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln19_fu_975_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2)) | ((1'b1 == ap_CS_fsm_state2) & (icmp_ln19_fu_975_p2 == 1'd0)))) begin
        centroids_x_V_ce0 = 1'b1;
    end else begin
        centroids_x_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state2))) begin
        centroids_x_V_ce1 = 1'b1;
    end else begin
        centroids_x_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln19_fu_975_p2 == 1'd0))) begin
        centroids_x_V_we0 = 1'b1;
    end else begin
        centroids_x_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state43) & (icmp_ln57_reg_3343 == 1'd0))) begin
        centroids_x_V_we1 = 1'b1;
    end else begin
        centroids_x_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        if ((icmp_ln19_fu_975_p2 == 1'd1)) begin
            centroids_y_V_address0 = 1'd0;
        end else if ((icmp_ln19_fu_975_p2 == 1'd0)) begin
            centroids_y_V_address0 = zext_ln20_fu_987_p1;
        end else begin
            centroids_y_V_address0 = 'bx;
        end
    end else begin
        centroids_y_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        centroids_y_V_address1 = zext_ln58_fu_2150_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        centroids_y_V_address1 = 1'd1;
    end else begin
        centroids_y_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln19_fu_975_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2)) | ((1'b1 == ap_CS_fsm_state2) & (icmp_ln19_fu_975_p2 == 1'd0)))) begin
        centroids_y_V_ce0 = 1'b1;
    end else begin
        centroids_y_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state2))) begin
        centroids_y_V_ce1 = 1'b1;
    end else begin
        centroids_y_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln19_fu_975_p2 == 1'd0))) begin
        centroids_y_V_we0 = 1'b1;
    end else begin
        centroids_y_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state43) & (icmp_ln57_reg_3343 == 1'd0))) begin
        centroids_y_V_we1 = 1'b1;
    end else begin
        centroids_y_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        data_cluster_id_address0 = zext_ln31_24_reg_3212;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        data_cluster_id_address0 = zext_ln31_22_reg_3182;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        data_cluster_id_address0 = zext_ln31_20_reg_3102;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        data_cluster_id_address0 = zext_ln31_18_reg_3022;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        data_cluster_id_address0 = zext_ln31_16_reg_2942;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        data_cluster_id_address0 = zext_ln31_14_reg_2857;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        data_cluster_id_address0 = zext_ln31_12_reg_2777;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        data_cluster_id_address0 = zext_ln31_10_reg_2697;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        data_cluster_id_address0 = zext_ln31_8_reg_2617;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        data_cluster_id_address0 = zext_ln31_6_reg_2537;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        data_cluster_id_address0 = zext_ln31_4_reg_2457;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        data_cluster_id_address0 = zext_ln31_2_reg_2377;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        data_cluster_id_address0 = zext_ln31_reg_2307;
    end else begin
        data_cluster_id_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        data_cluster_id_address1 = zext_ln50_fu_2053_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        data_cluster_id_address1 = zext_ln31_23_reg_3197;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        data_cluster_id_address1 = zext_ln31_21_reg_3117;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        data_cluster_id_address1 = zext_ln31_19_reg_3037;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        data_cluster_id_address1 = zext_ln31_17_reg_2957;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        data_cluster_id_address1 = zext_ln31_15_reg_2872;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        data_cluster_id_address1 = zext_ln31_13_reg_2792;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        data_cluster_id_address1 = zext_ln31_11_reg_2712;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        data_cluster_id_address1 = zext_ln31_9_reg_2632;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        data_cluster_id_address1 = zext_ln31_7_reg_2552;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        data_cluster_id_address1 = zext_ln31_5_reg_2472;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        data_cluster_id_address1 = zext_ln31_3_reg_2392;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        data_cluster_id_address1 = zext_ln31_1_reg_2322;
    end else begin
        data_cluster_id_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7))) begin
        data_cluster_id_ce0 = 1'b1;
    end else begin
        data_cluster_id_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7))) begin
        data_cluster_id_ce1 = 1'b1;
    end else begin
        data_cluster_id_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        data_cluster_id_d0 = icmp_ln1495_24_reg_3307;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        data_cluster_id_d0 = icmp_ln1495_22_reg_3297;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        data_cluster_id_d0 = icmp_ln1495_20_reg_3227;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        data_cluster_id_d0 = icmp_ln1495_18_reg_3132;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        data_cluster_id_d0 = icmp_ln1495_16_reg_3052;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        data_cluster_id_d0 = icmp_ln1495_14_reg_2972;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        data_cluster_id_d0 = icmp_ln1495_12_reg_2892;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        data_cluster_id_d0 = icmp_ln1495_10_reg_2807;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        data_cluster_id_d0 = icmp_ln1495_8_reg_2727;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        data_cluster_id_d0 = icmp_ln1495_6_reg_2647;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        data_cluster_id_d0 = icmp_ln1495_4_reg_2567;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        data_cluster_id_d0 = icmp_ln1495_2_reg_2487;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        data_cluster_id_d0 = icmp_ln1495_reg_2407;
    end else begin
        data_cluster_id_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        data_cluster_id_d1 = icmp_ln1495_23_reg_3302;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        data_cluster_id_d1 = icmp_ln1495_21_reg_3232;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        data_cluster_id_d1 = icmp_ln1495_19_reg_3137;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        data_cluster_id_d1 = icmp_ln1495_17_reg_3057;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        data_cluster_id_d1 = icmp_ln1495_15_reg_2977;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        data_cluster_id_d1 = icmp_ln1495_13_reg_2897;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        data_cluster_id_d1 = icmp_ln1495_11_reg_2812;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        data_cluster_id_d1 = icmp_ln1495_9_reg_2732;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        data_cluster_id_d1 = icmp_ln1495_7_reg_2652;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        data_cluster_id_d1 = icmp_ln1495_5_reg_2572;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        data_cluster_id_d1 = icmp_ln1495_3_reg_2492;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        data_cluster_id_d1 = icmp_ln1495_1_reg_2412;
    end else begin
        data_cluster_id_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7))) begin
        data_cluster_id_we0 = 1'b1;
    end else begin
        data_cluster_id_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7))) begin
        data_cluster_id_we1 = 1'b1;
    end else begin
        data_cluster_id_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_abs_custom_fu_879_number_V = sub_ln703_88_reg_3237;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_abs_custom_fu_879_number_V = sub_ln703_80_reg_3142;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_abs_custom_fu_879_number_V = sub_ln703_72_reg_3062;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_abs_custom_fu_879_number_V = sub_ln703_64_reg_2982;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_abs_custom_fu_879_number_V = sub_ln703_56_reg_2902;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_abs_custom_fu_879_number_V = sub_ln703_48_reg_2817;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_abs_custom_fu_879_number_V = sub_ln703_40_reg_2737;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_abs_custom_fu_879_number_V = sub_ln703_32_reg_2657;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_abs_custom_fu_879_number_V = sub_ln703_24_reg_2577;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_abs_custom_fu_879_number_V = sub_ln703_16_reg_2497;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_abs_custom_fu_879_number_V = sub_ln703_8_reg_2417;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_abs_custom_fu_879_number_V = sub_ln703_reg_2337;
    end else begin
        grp_abs_custom_fu_879_number_V = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_abs_custom_fu_884_number_V = sub_ln703_89_reg_3242;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_abs_custom_fu_884_number_V = sub_ln703_81_reg_3147;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_abs_custom_fu_884_number_V = sub_ln703_73_reg_3067;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_abs_custom_fu_884_number_V = sub_ln703_65_reg_2987;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_abs_custom_fu_884_number_V = sub_ln703_57_reg_2907;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_abs_custom_fu_884_number_V = sub_ln703_49_reg_2822;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_abs_custom_fu_884_number_V = sub_ln703_41_reg_2742;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_abs_custom_fu_884_number_V = sub_ln703_33_reg_2662;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_abs_custom_fu_884_number_V = sub_ln703_25_reg_2582;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_abs_custom_fu_884_number_V = sub_ln703_17_reg_2502;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_abs_custom_fu_884_number_V = sub_ln703_9_reg_2422;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_abs_custom_fu_884_number_V = sub_ln703_1_reg_2342;
    end else begin
        grp_abs_custom_fu_884_number_V = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_abs_custom_fu_889_number_V = sub_ln703_90_reg_3247;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_abs_custom_fu_889_number_V = sub_ln703_82_reg_3152;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_abs_custom_fu_889_number_V = sub_ln703_74_reg_3072;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_abs_custom_fu_889_number_V = sub_ln703_66_reg_2992;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_abs_custom_fu_889_number_V = sub_ln703_58_reg_2912;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_abs_custom_fu_889_number_V = sub_ln703_50_reg_2827;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_abs_custom_fu_889_number_V = sub_ln703_42_reg_2747;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_abs_custom_fu_889_number_V = sub_ln703_34_reg_2667;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_abs_custom_fu_889_number_V = sub_ln703_26_reg_2587;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_abs_custom_fu_889_number_V = sub_ln703_18_reg_2507;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_abs_custom_fu_889_number_V = sub_ln703_10_reg_2427;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_abs_custom_fu_889_number_V = sub_ln703_2_reg_2347;
    end else begin
        grp_abs_custom_fu_889_number_V = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_abs_custom_fu_894_number_V = sub_ln703_91_reg_3252;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_abs_custom_fu_894_number_V = sub_ln703_83_reg_3157;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_abs_custom_fu_894_number_V = sub_ln703_75_reg_3077;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_abs_custom_fu_894_number_V = sub_ln703_67_reg_2997;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_abs_custom_fu_894_number_V = sub_ln703_59_reg_2917;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_abs_custom_fu_894_number_V = sub_ln703_51_reg_2832;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_abs_custom_fu_894_number_V = sub_ln703_43_reg_2752;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_abs_custom_fu_894_number_V = sub_ln703_35_reg_2672;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_abs_custom_fu_894_number_V = sub_ln703_27_reg_2592;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_abs_custom_fu_894_number_V = sub_ln703_19_reg_2512;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_abs_custom_fu_894_number_V = sub_ln703_11_reg_2432;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_abs_custom_fu_894_number_V = sub_ln703_3_reg_2352;
    end else begin
        grp_abs_custom_fu_894_number_V = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_abs_custom_fu_899_number_V = sub_ln703_92_reg_3257;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_abs_custom_fu_899_number_V = sub_ln703_84_reg_3162;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_abs_custom_fu_899_number_V = sub_ln703_76_reg_3082;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_abs_custom_fu_899_number_V = sub_ln703_68_reg_3002;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_abs_custom_fu_899_number_V = sub_ln703_60_reg_2922;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_abs_custom_fu_899_number_V = sub_ln703_52_reg_2837;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_abs_custom_fu_899_number_V = sub_ln703_44_reg_2757;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_abs_custom_fu_899_number_V = sub_ln703_36_reg_2677;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_abs_custom_fu_899_number_V = sub_ln703_28_reg_2597;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_abs_custom_fu_899_number_V = sub_ln703_20_reg_2517;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_abs_custom_fu_899_number_V = sub_ln703_12_reg_2437;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_abs_custom_fu_899_number_V = sub_ln703_4_reg_2357;
    end else begin
        grp_abs_custom_fu_899_number_V = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_abs_custom_fu_904_number_V = sub_ln703_93_reg_3262;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_abs_custom_fu_904_number_V = sub_ln703_85_reg_3167;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_abs_custom_fu_904_number_V = sub_ln703_77_reg_3087;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_abs_custom_fu_904_number_V = sub_ln703_69_reg_3007;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_abs_custom_fu_904_number_V = sub_ln703_61_reg_2927;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_abs_custom_fu_904_number_V = sub_ln703_53_reg_2842;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_abs_custom_fu_904_number_V = sub_ln703_45_reg_2762;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_abs_custom_fu_904_number_V = sub_ln703_37_reg_2682;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_abs_custom_fu_904_number_V = sub_ln703_29_reg_2602;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_abs_custom_fu_904_number_V = sub_ln703_21_reg_2522;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_abs_custom_fu_904_number_V = sub_ln703_13_reg_2442;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_abs_custom_fu_904_number_V = sub_ln703_5_reg_2362;
    end else begin
        grp_abs_custom_fu_904_number_V = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_abs_custom_fu_909_number_V = sub_ln703_94_reg_3267;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_abs_custom_fu_909_number_V = sub_ln703_86_reg_3172;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_abs_custom_fu_909_number_V = sub_ln703_78_reg_3092;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_abs_custom_fu_909_number_V = sub_ln703_70_reg_3012;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_abs_custom_fu_909_number_V = sub_ln703_62_reg_2932;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_abs_custom_fu_909_number_V = sub_ln703_54_reg_2847;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_abs_custom_fu_909_number_V = sub_ln703_46_reg_2767;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_abs_custom_fu_909_number_V = sub_ln703_38_reg_2687;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_abs_custom_fu_909_number_V = sub_ln703_30_reg_2607;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_abs_custom_fu_909_number_V = sub_ln703_22_reg_2527;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_abs_custom_fu_909_number_V = sub_ln703_14_reg_2447;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_abs_custom_fu_909_number_V = sub_ln703_6_reg_2367;
    end else begin
        grp_abs_custom_fu_909_number_V = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_abs_custom_fu_914_number_V = sub_ln703_95_reg_3272;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_abs_custom_fu_914_number_V = sub_ln703_87_reg_3177;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_abs_custom_fu_914_number_V = sub_ln703_79_reg_3097;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_abs_custom_fu_914_number_V = sub_ln703_71_reg_3017;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_abs_custom_fu_914_number_V = sub_ln703_63_reg_2937;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_abs_custom_fu_914_number_V = sub_ln703_55_reg_2852;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_abs_custom_fu_914_number_V = sub_ln703_47_reg_2772;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_abs_custom_fu_914_number_V = sub_ln703_39_reg_2692;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_abs_custom_fu_914_number_V = sub_ln703_31_reg_2612;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_abs_custom_fu_914_number_V = sub_ln703_23_reg_2532;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_abs_custom_fu_914_number_V = sub_ln703_15_reg_2452;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_abs_custom_fu_914_number_V = sub_ln703_7_reg_2372;
    end else begin
        grp_abs_custom_fu_914_number_V = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln49_fu_2041_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state21) & (icmp_ln57_fu_2060_p2 == 1'd0))) begin
        grp_fu_2074_ap_start = 1'b1;
    end else begin
        grp_fu_2074_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln49_fu_2041_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state21) & (icmp_ln57_fu_2060_p2 == 1'd0))) begin
        grp_fu_2084_ap_start = 1'b1;
    end else begin
        grp_fu_2084_ap_start = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        x_data_V_address0 = zext_ln50_fu_2053_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        x_data_V_address0 = zext_ln31_22_fu_1899_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        x_data_V_address0 = zext_ln31_20_fu_1821_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        x_data_V_address0 = zext_ln31_18_fu_1743_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        x_data_V_address0 = zext_ln31_16_fu_1665_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        x_data_V_address0 = zext_ln31_14_fu_1581_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        x_data_V_address0 = zext_ln31_12_fu_1501_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        x_data_V_address0 = zext_ln31_10_fu_1421_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        x_data_V_address0 = zext_ln31_8_fu_1341_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        x_data_V_address0 = zext_ln31_6_fu_1261_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        x_data_V_address0 = zext_ln31_4_fu_1181_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        x_data_V_address0 = zext_ln31_2_fu_1101_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        x_data_V_address0 = zext_ln31_fu_1021_p1;
    end else begin
        x_data_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        x_data_V_address1 = zext_ln31_23_fu_1910_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        x_data_V_address1 = zext_ln31_21_fu_1832_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        x_data_V_address1 = zext_ln31_19_fu_1754_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        x_data_V_address1 = zext_ln31_17_fu_1676_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        x_data_V_address1 = zext_ln31_15_fu_1592_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        x_data_V_address1 = zext_ln31_13_fu_1513_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        x_data_V_address1 = zext_ln31_11_fu_1433_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        x_data_V_address1 = zext_ln31_9_fu_1353_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        x_data_V_address1 = zext_ln31_7_fu_1273_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        x_data_V_address1 = zext_ln31_5_fu_1193_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        x_data_V_address1 = zext_ln31_3_fu_1113_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        x_data_V_address1 = zext_ln31_1_fu_1033_p1;
    end else begin
        x_data_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        x_data_V_ce0 = 1'b1;
    end else begin
        x_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        x_data_V_ce1 = 1'b1;
    end else begin
        x_data_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        x_data_V_ce2 = 1'b1;
    end else begin
        x_data_V_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        y_data_V_address0 = zext_ln50_fu_2053_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        y_data_V_address0 = zext_ln31_22_fu_1899_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        y_data_V_address0 = zext_ln31_20_fu_1821_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        y_data_V_address0 = zext_ln31_18_fu_1743_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        y_data_V_address0 = zext_ln31_16_fu_1665_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        y_data_V_address0 = zext_ln31_14_fu_1581_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        y_data_V_address0 = zext_ln31_12_fu_1501_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        y_data_V_address0 = zext_ln31_10_fu_1421_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        y_data_V_address0 = zext_ln31_8_fu_1341_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        y_data_V_address0 = zext_ln31_6_fu_1261_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        y_data_V_address0 = zext_ln31_4_fu_1181_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        y_data_V_address0 = zext_ln31_2_fu_1101_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        y_data_V_address0 = zext_ln31_fu_1021_p1;
    end else begin
        y_data_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        y_data_V_address1 = zext_ln31_23_fu_1910_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        y_data_V_address1 = zext_ln31_21_fu_1832_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        y_data_V_address1 = zext_ln31_19_fu_1754_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        y_data_V_address1 = zext_ln31_17_fu_1676_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        y_data_V_address1 = zext_ln31_15_fu_1592_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        y_data_V_address1 = zext_ln31_13_fu_1513_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        y_data_V_address1 = zext_ln31_11_fu_1433_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        y_data_V_address1 = zext_ln31_9_fu_1353_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        y_data_V_address1 = zext_ln31_7_fu_1273_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        y_data_V_address1 = zext_ln31_5_fu_1193_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        y_data_V_address1 = zext_ln31_3_fu_1113_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        y_data_V_address1 = zext_ln31_1_fu_1033_p1;
    end else begin
        y_data_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        y_data_V_ce0 = 1'b1;
    end else begin
        y_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        y_data_V_ce1 = 1'b1;
    end else begin
        y_data_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        y_data_V_ce2 = 1'b1;
    end else begin
        y_data_V_ce2 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln19_fu_975_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln30_fu_1015_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state20 : begin
            if (((icmp_ln44_fu_2029_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
        end
        ap_ST_fsm_state21 : begin
            if (((icmp_ln57_fu_2060_p2 == 1'd1) & (icmp_ln49_fu_2041_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state21))) begin
                ap_NS_fsm = ap_ST_fsm_state43;
            end else if (((icmp_ln49_fu_2041_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state21) & (icmp_ln57_fu_2060_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln30_10_fu_1427_p2 = (i_1_0_reg_808 + 6'd11);

assign add_ln30_11_fu_1495_p2 = (i_1_0_reg_808 + 6'd12);

assign add_ln30_12_fu_1507_p2 = (i_1_0_reg_808 + 6'd13);

assign add_ln30_13_fu_1575_p2 = (i_1_0_reg_808 + 6'd14);

assign add_ln30_14_fu_1587_p2 = (i_1_0_cast1_reg_2290 + 7'd15);

assign add_ln30_15_fu_1660_p2 = (i_1_0_cast1_reg_2290 + 7'd16);

assign add_ln30_16_fu_1671_p2 = (i_1_0_cast1_reg_2290 + 7'd17);

assign add_ln30_17_fu_1738_p2 = (i_1_0_cast1_reg_2290 + 7'd18);

assign add_ln30_18_fu_1749_p2 = (i_1_0_cast1_reg_2290 + 7'd19);

assign add_ln30_19_fu_1816_p2 = (i_1_0_cast1_reg_2290 + 7'd20);

assign add_ln30_1_fu_1095_p2 = (i_1_0_reg_808 + 6'd2);

assign add_ln30_20_fu_1827_p2 = (i_1_0_cast1_reg_2290 + 7'd21);

assign add_ln30_21_fu_1894_p2 = (i_1_0_cast1_reg_2290 + 7'd22);

assign add_ln30_22_fu_1905_p2 = (i_1_0_cast1_reg_2290 + 7'd23);

assign add_ln30_23_fu_1916_p2 = (i_1_0_cast1_reg_2290 + 7'd24);

assign add_ln30_24_fu_1598_p2 = (i_1_0_reg_808 + 6'd25);

assign add_ln30_2_fu_1107_p2 = (i_1_0_reg_808 + 6'd3);

assign add_ln30_3_fu_1175_p2 = (i_1_0_reg_808 + 6'd4);

assign add_ln30_4_fu_1187_p2 = (i_1_0_reg_808 + 6'd5);

assign add_ln30_5_fu_1255_p2 = (i_1_0_reg_808 + 6'd6);

assign add_ln30_6_fu_1267_p2 = (i_1_0_reg_808 + 6'd7);

assign add_ln30_7_fu_1335_p2 = (i_1_0_reg_808 + 6'd8);

assign add_ln30_8_fu_1347_p2 = (i_1_0_reg_808 + 6'd9);

assign add_ln30_9_fu_1415_p2 = (i_1_0_reg_808 + 6'd10);

assign add_ln30_fu_1027_p2 = (i_1_0_reg_808 + 6'd1);

assign add_ln703_24_fu_2017_p2 = (p_0_23_abs_custom_fu_934_ap_return + p_020_23_abs_custom_fu_929_ap_return);

assign add_ln703_49_fu_2011_p2 = (p_021_23_abs_custom_fu_924_ap_return + p_022_23_abs_custom_fu_919_ap_return);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign centroids_x_V_d0 = zext_ln728_fu_1005_p1;

assign centroids_x_V_d1 = grp_fu_2074_p2[16:0];

assign centroids_y_V_d0 = zext_ln728_fu_1005_p1;

assign centroids_y_V_d1 = grp_fu_2084_p2[16:0];

assign count_1_fu_2142_p3 = ((icmp_ln50_fu_2094_p2[0:0] === 1'b1) ? count_fu_2120_p2 : tmp_V_reg_867);

assign count_fu_2120_p2 = (tmp_V_reg_867 + 16'd1);

assign grp_fu_2074_p0 = p_Val2_s_reg_832;

assign grp_fu_2074_p1 = zext_ln1148_fu_2070_p1;

assign grp_fu_2084_p0 = p_Val2_5_reg_844;

assign grp_fu_2084_p1 = zext_ln1148_fu_2070_p1;

assign grp_fu_939_p2 = (grp_abs_custom_fu_884_ap_return + grp_abs_custom_fu_879_ap_return);

assign grp_fu_945_p2 = (grp_abs_custom_fu_894_ap_return + grp_abs_custom_fu_889_ap_return);

assign grp_fu_951_p2 = (($signed(grp_fu_945_p2) < $signed(grp_fu_939_p2)) ? 1'b1 : 1'b0);

assign grp_fu_957_p2 = (grp_abs_custom_fu_904_ap_return + grp_abs_custom_fu_899_ap_return);

assign grp_fu_963_p2 = (grp_abs_custom_fu_914_ap_return + grp_abs_custom_fu_909_ap_return);

assign grp_fu_969_p2 = (($signed(grp_fu_963_p2) < $signed(grp_fu_957_p2)) ? 1'b1 : 1'b0);

assign i_1_0_cast1_fu_1011_p1 = i_1_0_reg_808;

assign i_1_fu_2035_p2 = (i_2_reg_820 + 2'd1);

assign i_fu_981_p2 = (p_Val2_1_reg_797 + 2'd1);

assign icmp_ln1495_24_fu_2023_p2 = (($signed(add_ln703_24_fu_2017_p2) < $signed(add_ln703_49_fu_2011_p2)) ? 1'b1 : 1'b0);

assign icmp_ln19_fu_975_p2 = ((p_Val2_1_reg_797 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln30_fu_1015_p2 = ((i_1_0_reg_808 == 6'd50) ? 1'b1 : 1'b0);

assign icmp_ln44_fu_2029_p2 = ((i_2_reg_820 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln49_fu_2041_p2 = ((j_1_reg_856 == 6'd50) ? 1'b1 : 1'b0);

assign icmp_ln50_fu_2094_p2 = ((zext_ln50_1_fu_2090_p1 == i_2_reg_820) ? 1'b1 : 1'b0);

assign icmp_ln57_fu_2060_p2 = ((tmp_V_reg_867 == 16'd0) ? 1'b1 : 1'b0);

assign j_fu_2047_p2 = (j_1_reg_856 + 6'd1);

assign mean_value_x_V_1_fu_2126_p3 = ((icmp_ln50_fu_2094_p2[0:0] === 1'b1) ? mean_value_x_V_fu_2104_p2 : p_Val2_s_reg_832);

assign mean_value_x_V_fu_2104_p2 = ($signed(sext_ln1265_50_fu_2100_p1) + $signed(p_Val2_s_reg_832));

assign mean_value_y_V_1_fu_2134_p3 = ((icmp_ln50_fu_2094_p2[0:0] === 1'b1) ? mean_value_y_V_fu_2114_p2 : p_Val2_5_reg_844);

assign mean_value_y_V_fu_2114_p2 = ($signed(sext_ln1265_51_fu_2110_p1) + $signed(p_Val2_5_reg_844));

assign sext_ln1265_10_fu_1227_p1 = $signed(x_data_V_q1);

assign sext_ln1265_11_fu_1236_p1 = $signed(y_data_V_q1);

assign sext_ln1265_12_fu_1279_p1 = $signed(x_data_V_q0);

assign sext_ln1265_13_fu_1288_p1 = $signed(y_data_V_q0);

assign sext_ln1265_14_fu_1307_p1 = $signed(x_data_V_q1);

assign sext_ln1265_15_fu_1316_p1 = $signed(y_data_V_q1);

assign sext_ln1265_16_fu_1359_p1 = $signed(x_data_V_q0);

assign sext_ln1265_17_fu_1368_p1 = $signed(y_data_V_q0);

assign sext_ln1265_18_fu_1387_p1 = $signed(x_data_V_q1);

assign sext_ln1265_19_fu_1396_p1 = $signed(y_data_V_q1);

assign sext_ln1265_1_fu_1048_p1 = $signed(y_data_V_q0);

assign sext_ln1265_20_fu_1439_p1 = $signed(x_data_V_q0);

assign sext_ln1265_21_fu_1448_p1 = $signed(y_data_V_q0);

assign sext_ln1265_22_fu_1467_p1 = $signed(x_data_V_q1);

assign sext_ln1265_23_fu_1476_p1 = $signed(y_data_V_q1);

assign sext_ln1265_24_fu_1519_p1 = $signed(x_data_V_q0);

assign sext_ln1265_25_fu_1528_p1 = $signed(y_data_V_q0);

assign sext_ln1265_26_fu_1547_p1 = $signed(x_data_V_q1);

assign sext_ln1265_27_fu_1556_p1 = $signed(y_data_V_q1);

assign sext_ln1265_28_fu_1604_p1 = $signed(x_data_V_q0);

assign sext_ln1265_29_fu_1613_p1 = $signed(y_data_V_q0);

assign sext_ln1265_2_fu_1067_p1 = $signed(x_data_V_q1);

assign sext_ln1265_30_fu_1632_p1 = $signed(x_data_V_q1);

assign sext_ln1265_31_fu_1641_p1 = $signed(y_data_V_q1);

assign sext_ln1265_32_fu_1682_p1 = $signed(x_data_V_q0);

assign sext_ln1265_33_fu_1691_p1 = $signed(y_data_V_q0);

assign sext_ln1265_34_fu_1710_p1 = $signed(x_data_V_q1);

assign sext_ln1265_35_fu_1719_p1 = $signed(y_data_V_q1);

assign sext_ln1265_36_fu_1760_p1 = $signed(x_data_V_q0);

assign sext_ln1265_37_fu_1769_p1 = $signed(y_data_V_q0);

assign sext_ln1265_38_fu_1788_p1 = $signed(x_data_V_q1);

assign sext_ln1265_39_fu_1797_p1 = $signed(y_data_V_q1);

assign sext_ln1265_3_fu_1076_p1 = $signed(y_data_V_q1);

assign sext_ln1265_40_fu_1838_p1 = $signed(x_data_V_q0);

assign sext_ln1265_41_fu_1847_p1 = $signed(y_data_V_q0);

assign sext_ln1265_42_fu_1866_p1 = $signed(x_data_V_q1);

assign sext_ln1265_43_fu_1875_p1 = $signed(y_data_V_q1);

assign sext_ln1265_44_fu_1927_p1 = $signed(x_data_V_q0);

assign sext_ln1265_45_fu_1936_p1 = $signed(y_data_V_q0);

assign sext_ln1265_46_fu_1955_p1 = $signed(x_data_V_q1);

assign sext_ln1265_47_fu_1964_p1 = $signed(y_data_V_q1);

assign sext_ln1265_48_fu_1983_p1 = $signed(x_data_V_q2);

assign sext_ln1265_49_fu_1992_p1 = $signed(y_data_V_q2);

assign sext_ln1265_4_fu_1119_p1 = $signed(x_data_V_q0);

assign sext_ln1265_50_fu_2100_p1 = $signed(x_data_V_q0);

assign sext_ln1265_51_fu_2110_p1 = $signed(y_data_V_q0);

assign sext_ln1265_5_fu_1128_p1 = $signed(y_data_V_q0);

assign sext_ln1265_6_fu_1147_p1 = $signed(x_data_V_q1);

assign sext_ln1265_7_fu_1156_p1 = $signed(y_data_V_q1);

assign sext_ln1265_8_fu_1199_p1 = $signed(x_data_V_q0);

assign sext_ln1265_9_fu_1208_p1 = $signed(y_data_V_q0);

assign sext_ln1265_fu_1039_p1 = $signed(x_data_V_q0);

assign shl_ln_fu_997_p3 = {{trunc_ln728_fu_993_p1}, {10'd0}};

assign sub_ln703_10_fu_1137_p2 = ($signed(sext_ln1265_4_fu_1119_p1) - $signed(centroids_x_V_load_1_reg_2232));

assign sub_ln703_11_fu_1142_p2 = ($signed(sext_ln1265_5_fu_1128_p1) - $signed(centroids_y_V_load_1_reg_2261));

assign sub_ln703_12_fu_1151_p2 = ($signed(sext_ln1265_6_fu_1147_p1) - $signed(centroids_x_V_load_reg_2174));

assign sub_ln703_13_fu_1160_p2 = ($signed(sext_ln1265_7_fu_1156_p1) - $signed(centroids_y_V_load_reg_2203));

assign sub_ln703_14_fu_1165_p2 = ($signed(sext_ln1265_6_fu_1147_p1) - $signed(centroids_x_V_load_1_reg_2232));

assign sub_ln703_15_fu_1170_p2 = ($signed(sext_ln1265_7_fu_1156_p1) - $signed(centroids_y_V_load_1_reg_2261));

assign sub_ln703_16_fu_1203_p2 = ($signed(sext_ln1265_8_fu_1199_p1) - $signed(centroids_x_V_load_reg_2174));

assign sub_ln703_17_fu_1212_p2 = ($signed(sext_ln1265_9_fu_1208_p1) - $signed(centroids_y_V_load_reg_2203));

assign sub_ln703_18_fu_1217_p2 = ($signed(sext_ln1265_8_fu_1199_p1) - $signed(centroids_x_V_load_1_reg_2232));

assign sub_ln703_19_fu_1222_p2 = ($signed(sext_ln1265_9_fu_1208_p1) - $signed(centroids_y_V_load_1_reg_2261));

assign sub_ln703_1_fu_1052_p2 = ($signed(sext_ln1265_1_fu_1048_p1) - $signed(centroids_y_V_load_reg_2203));

assign sub_ln703_20_fu_1231_p2 = ($signed(sext_ln1265_10_fu_1227_p1) - $signed(centroids_x_V_load_reg_2174));

assign sub_ln703_21_fu_1240_p2 = ($signed(sext_ln1265_11_fu_1236_p1) - $signed(centroids_y_V_load_reg_2203));

assign sub_ln703_22_fu_1245_p2 = ($signed(sext_ln1265_10_fu_1227_p1) - $signed(centroids_x_V_load_1_reg_2232));

assign sub_ln703_23_fu_1250_p2 = ($signed(sext_ln1265_11_fu_1236_p1) - $signed(centroids_y_V_load_1_reg_2261));

assign sub_ln703_24_fu_1283_p2 = ($signed(sext_ln1265_12_fu_1279_p1) - $signed(centroids_x_V_load_reg_2174));

assign sub_ln703_25_fu_1292_p2 = ($signed(sext_ln1265_13_fu_1288_p1) - $signed(centroids_y_V_load_reg_2203));

assign sub_ln703_26_fu_1297_p2 = ($signed(sext_ln1265_12_fu_1279_p1) - $signed(centroids_x_V_load_1_reg_2232));

assign sub_ln703_27_fu_1302_p2 = ($signed(sext_ln1265_13_fu_1288_p1) - $signed(centroids_y_V_load_1_reg_2261));

assign sub_ln703_28_fu_1311_p2 = ($signed(sext_ln1265_14_fu_1307_p1) - $signed(centroids_x_V_load_reg_2174));

assign sub_ln703_29_fu_1320_p2 = ($signed(sext_ln1265_15_fu_1316_p1) - $signed(centroids_y_V_load_reg_2203));

assign sub_ln703_2_fu_1057_p2 = ($signed(sext_ln1265_fu_1039_p1) - $signed(centroids_x_V_load_1_reg_2232));

assign sub_ln703_30_fu_1325_p2 = ($signed(sext_ln1265_14_fu_1307_p1) - $signed(centroids_x_V_load_1_reg_2232));

assign sub_ln703_31_fu_1330_p2 = ($signed(sext_ln1265_15_fu_1316_p1) - $signed(centroids_y_V_load_1_reg_2261));

assign sub_ln703_32_fu_1363_p2 = ($signed(sext_ln1265_16_fu_1359_p1) - $signed(centroids_x_V_load_reg_2174));

assign sub_ln703_33_fu_1372_p2 = ($signed(sext_ln1265_17_fu_1368_p1) - $signed(centroids_y_V_load_reg_2203));

assign sub_ln703_34_fu_1377_p2 = ($signed(sext_ln1265_16_fu_1359_p1) - $signed(centroids_x_V_load_1_reg_2232));

assign sub_ln703_35_fu_1382_p2 = ($signed(sext_ln1265_17_fu_1368_p1) - $signed(centroids_y_V_load_1_reg_2261));

assign sub_ln703_36_fu_1391_p2 = ($signed(sext_ln1265_18_fu_1387_p1) - $signed(centroids_x_V_load_reg_2174));

assign sub_ln703_37_fu_1400_p2 = ($signed(sext_ln1265_19_fu_1396_p1) - $signed(centroids_y_V_load_reg_2203));

assign sub_ln703_38_fu_1405_p2 = ($signed(sext_ln1265_18_fu_1387_p1) - $signed(centroids_x_V_load_1_reg_2232));

assign sub_ln703_39_fu_1410_p2 = ($signed(sext_ln1265_19_fu_1396_p1) - $signed(centroids_y_V_load_1_reg_2261));

assign sub_ln703_3_fu_1062_p2 = ($signed(sext_ln1265_1_fu_1048_p1) - $signed(centroids_y_V_load_1_reg_2261));

assign sub_ln703_40_fu_1443_p2 = ($signed(sext_ln1265_20_fu_1439_p1) - $signed(centroids_x_V_load_reg_2174));

assign sub_ln703_41_fu_1452_p2 = ($signed(sext_ln1265_21_fu_1448_p1) - $signed(centroids_y_V_load_reg_2203));

assign sub_ln703_42_fu_1457_p2 = ($signed(sext_ln1265_20_fu_1439_p1) - $signed(centroids_x_V_load_1_reg_2232));

assign sub_ln703_43_fu_1462_p2 = ($signed(sext_ln1265_21_fu_1448_p1) - $signed(centroids_y_V_load_1_reg_2261));

assign sub_ln703_44_fu_1471_p2 = ($signed(sext_ln1265_22_fu_1467_p1) - $signed(centroids_x_V_load_reg_2174));

assign sub_ln703_45_fu_1480_p2 = ($signed(sext_ln1265_23_fu_1476_p1) - $signed(centroids_y_V_load_reg_2203));

assign sub_ln703_46_fu_1485_p2 = ($signed(sext_ln1265_22_fu_1467_p1) - $signed(centroids_x_V_load_1_reg_2232));

assign sub_ln703_47_fu_1490_p2 = ($signed(sext_ln1265_23_fu_1476_p1) - $signed(centroids_y_V_load_1_reg_2261));

assign sub_ln703_48_fu_1523_p2 = ($signed(sext_ln1265_24_fu_1519_p1) - $signed(centroids_x_V_load_reg_2174));

assign sub_ln703_49_fu_1532_p2 = ($signed(sext_ln1265_25_fu_1528_p1) - $signed(centroids_y_V_load_reg_2203));

assign sub_ln703_4_fu_1071_p2 = ($signed(sext_ln1265_2_fu_1067_p1) - $signed(centroids_x_V_load_reg_2174));

assign sub_ln703_50_fu_1537_p2 = ($signed(sext_ln1265_24_fu_1519_p1) - $signed(centroids_x_V_load_1_reg_2232));

assign sub_ln703_51_fu_1542_p2 = ($signed(sext_ln1265_25_fu_1528_p1) - $signed(centroids_y_V_load_1_reg_2261));

assign sub_ln703_52_fu_1551_p2 = ($signed(sext_ln1265_26_fu_1547_p1) - $signed(centroids_x_V_load_reg_2174));

assign sub_ln703_53_fu_1560_p2 = ($signed(sext_ln1265_27_fu_1556_p1) - $signed(centroids_y_V_load_reg_2203));

assign sub_ln703_54_fu_1565_p2 = ($signed(sext_ln1265_26_fu_1547_p1) - $signed(centroids_x_V_load_1_reg_2232));

assign sub_ln703_55_fu_1570_p2 = ($signed(sext_ln1265_27_fu_1556_p1) - $signed(centroids_y_V_load_1_reg_2261));

assign sub_ln703_56_fu_1608_p2 = ($signed(sext_ln1265_28_fu_1604_p1) - $signed(centroids_x_V_load_reg_2174));

assign sub_ln703_57_fu_1617_p2 = ($signed(sext_ln1265_29_fu_1613_p1) - $signed(centroids_y_V_load_reg_2203));

assign sub_ln703_58_fu_1622_p2 = ($signed(sext_ln1265_28_fu_1604_p1) - $signed(centroids_x_V_load_1_reg_2232));

assign sub_ln703_59_fu_1627_p2 = ($signed(sext_ln1265_29_fu_1613_p1) - $signed(centroids_y_V_load_1_reg_2261));

assign sub_ln703_5_fu_1080_p2 = ($signed(sext_ln1265_3_fu_1076_p1) - $signed(centroids_y_V_load_reg_2203));

assign sub_ln703_60_fu_1636_p2 = ($signed(sext_ln1265_30_fu_1632_p1) - $signed(centroids_x_V_load_reg_2174));

assign sub_ln703_61_fu_1645_p2 = ($signed(sext_ln1265_31_fu_1641_p1) - $signed(centroids_y_V_load_reg_2203));

assign sub_ln703_62_fu_1650_p2 = ($signed(sext_ln1265_30_fu_1632_p1) - $signed(centroids_x_V_load_1_reg_2232));

assign sub_ln703_63_fu_1655_p2 = ($signed(sext_ln1265_31_fu_1641_p1) - $signed(centroids_y_V_load_1_reg_2261));

assign sub_ln703_64_fu_1686_p2 = ($signed(sext_ln1265_32_fu_1682_p1) - $signed(centroids_x_V_load_reg_2174));

assign sub_ln703_65_fu_1695_p2 = ($signed(sext_ln1265_33_fu_1691_p1) - $signed(centroids_y_V_load_reg_2203));

assign sub_ln703_66_fu_1700_p2 = ($signed(sext_ln1265_32_fu_1682_p1) - $signed(centroids_x_V_load_1_reg_2232));

assign sub_ln703_67_fu_1705_p2 = ($signed(sext_ln1265_33_fu_1691_p1) - $signed(centroids_y_V_load_1_reg_2261));

assign sub_ln703_68_fu_1714_p2 = ($signed(sext_ln1265_34_fu_1710_p1) - $signed(centroids_x_V_load_reg_2174));

assign sub_ln703_69_fu_1723_p2 = ($signed(sext_ln1265_35_fu_1719_p1) - $signed(centroids_y_V_load_reg_2203));

assign sub_ln703_6_fu_1085_p2 = ($signed(sext_ln1265_2_fu_1067_p1) - $signed(centroids_x_V_load_1_reg_2232));

assign sub_ln703_70_fu_1728_p2 = ($signed(sext_ln1265_34_fu_1710_p1) - $signed(centroids_x_V_load_1_reg_2232));

assign sub_ln703_71_fu_1733_p2 = ($signed(sext_ln1265_35_fu_1719_p1) - $signed(centroids_y_V_load_1_reg_2261));

assign sub_ln703_72_fu_1764_p2 = ($signed(sext_ln1265_36_fu_1760_p1) - $signed(centroids_x_V_load_reg_2174));

assign sub_ln703_73_fu_1773_p2 = ($signed(sext_ln1265_37_fu_1769_p1) - $signed(centroids_y_V_load_reg_2203));

assign sub_ln703_74_fu_1778_p2 = ($signed(sext_ln1265_36_fu_1760_p1) - $signed(centroids_x_V_load_1_reg_2232));

assign sub_ln703_75_fu_1783_p2 = ($signed(sext_ln1265_37_fu_1769_p1) - $signed(centroids_y_V_load_1_reg_2261));

assign sub_ln703_76_fu_1792_p2 = ($signed(sext_ln1265_38_fu_1788_p1) - $signed(centroids_x_V_load_reg_2174));

assign sub_ln703_77_fu_1801_p2 = ($signed(sext_ln1265_39_fu_1797_p1) - $signed(centroids_y_V_load_reg_2203));

assign sub_ln703_78_fu_1806_p2 = ($signed(sext_ln1265_38_fu_1788_p1) - $signed(centroids_x_V_load_1_reg_2232));

assign sub_ln703_79_fu_1811_p2 = ($signed(sext_ln1265_39_fu_1797_p1) - $signed(centroids_y_V_load_1_reg_2261));

assign sub_ln703_7_fu_1090_p2 = ($signed(sext_ln1265_3_fu_1076_p1) - $signed(centroids_y_V_load_1_reg_2261));

assign sub_ln703_80_fu_1842_p2 = ($signed(sext_ln1265_40_fu_1838_p1) - $signed(centroids_x_V_load_reg_2174));

assign sub_ln703_81_fu_1851_p2 = ($signed(sext_ln1265_41_fu_1847_p1) - $signed(centroids_y_V_load_reg_2203));

assign sub_ln703_82_fu_1856_p2 = ($signed(sext_ln1265_40_fu_1838_p1) - $signed(centroids_x_V_load_1_reg_2232));

assign sub_ln703_83_fu_1861_p2 = ($signed(sext_ln1265_41_fu_1847_p1) - $signed(centroids_y_V_load_1_reg_2261));

assign sub_ln703_84_fu_1870_p2 = ($signed(sext_ln1265_42_fu_1866_p1) - $signed(centroids_x_V_load_reg_2174));

assign sub_ln703_85_fu_1879_p2 = ($signed(sext_ln1265_43_fu_1875_p1) - $signed(centroids_y_V_load_reg_2203));

assign sub_ln703_86_fu_1884_p2 = ($signed(sext_ln1265_42_fu_1866_p1) - $signed(centroids_x_V_load_1_reg_2232));

assign sub_ln703_87_fu_1889_p2 = ($signed(sext_ln1265_43_fu_1875_p1) - $signed(centroids_y_V_load_1_reg_2261));

assign sub_ln703_88_fu_1931_p2 = ($signed(sext_ln1265_44_fu_1927_p1) - $signed(centroids_x_V_load_reg_2174));

assign sub_ln703_89_fu_1940_p2 = ($signed(sext_ln1265_45_fu_1936_p1) - $signed(centroids_y_V_load_reg_2203));

assign sub_ln703_8_fu_1123_p2 = ($signed(sext_ln1265_4_fu_1119_p1) - $signed(centroids_x_V_load_reg_2174));

assign sub_ln703_90_fu_1945_p2 = ($signed(sext_ln1265_44_fu_1927_p1) - $signed(centroids_x_V_load_1_reg_2232));

assign sub_ln703_91_fu_1950_p2 = ($signed(sext_ln1265_45_fu_1936_p1) - $signed(centroids_y_V_load_1_reg_2261));

assign sub_ln703_92_fu_1959_p2 = ($signed(sext_ln1265_46_fu_1955_p1) - $signed(centroids_x_V_load_reg_2174));

assign sub_ln703_93_fu_1968_p2 = ($signed(sext_ln1265_47_fu_1964_p1) - $signed(centroids_y_V_load_reg_2203));

assign sub_ln703_94_fu_1973_p2 = ($signed(sext_ln1265_46_fu_1955_p1) - $signed(centroids_x_V_load_1_reg_2232));

assign sub_ln703_95_fu_1978_p2 = ($signed(sext_ln1265_47_fu_1964_p1) - $signed(centroids_y_V_load_1_reg_2261));

assign sub_ln703_96_fu_1987_p2 = ($signed(sext_ln1265_48_fu_1983_p1) - $signed(centroids_x_V_load_reg_2174));

assign sub_ln703_97_fu_1996_p2 = ($signed(sext_ln1265_49_fu_1992_p1) - $signed(centroids_y_V_load_reg_2203));

assign sub_ln703_98_fu_2001_p2 = ($signed(sext_ln1265_48_fu_1983_p1) - $signed(centroids_x_V_load_1_reg_2232));

assign sub_ln703_99_fu_2006_p2 = ($signed(sext_ln1265_49_fu_1992_p1) - $signed(centroids_y_V_load_1_reg_2261));

assign sub_ln703_9_fu_1132_p2 = ($signed(sext_ln1265_5_fu_1128_p1) - $signed(centroids_y_V_load_reg_2203));

assign sub_ln703_fu_1043_p2 = ($signed(sext_ln1265_fu_1039_p1) - $signed(centroids_x_V_load_reg_2174));

assign trunc_ln728_fu_993_p1 = p_Val2_1_reg_797[0:0];

assign x_data_V_address2 = zext_ln31_24_fu_1921_p1;

assign y_data_V_address2 = zext_ln31_24_fu_1921_p1;

assign zext_ln1148_fu_2070_p1 = tmp_V_reg_867;

assign zext_ln20_fu_987_p1 = p_Val2_1_reg_797;

assign zext_ln31_10_fu_1421_p1 = add_ln30_9_fu_1415_p2;

assign zext_ln31_11_fu_1433_p1 = add_ln30_10_fu_1427_p2;

assign zext_ln31_12_fu_1501_p1 = add_ln30_11_fu_1495_p2;

assign zext_ln31_13_fu_1513_p1 = add_ln30_12_fu_1507_p2;

assign zext_ln31_14_fu_1581_p1 = add_ln30_13_fu_1575_p2;

assign zext_ln31_15_fu_1592_p1 = add_ln30_14_fu_1587_p2;

assign zext_ln31_16_fu_1665_p1 = add_ln30_15_fu_1660_p2;

assign zext_ln31_17_fu_1676_p1 = add_ln30_16_fu_1671_p2;

assign zext_ln31_18_fu_1743_p1 = add_ln30_17_fu_1738_p2;

assign zext_ln31_19_fu_1754_p1 = add_ln30_18_fu_1749_p2;

assign zext_ln31_1_fu_1033_p1 = add_ln30_fu_1027_p2;

assign zext_ln31_20_fu_1821_p1 = add_ln30_19_fu_1816_p2;

assign zext_ln31_21_fu_1832_p1 = add_ln30_20_fu_1827_p2;

assign zext_ln31_22_fu_1899_p1 = add_ln30_21_fu_1894_p2;

assign zext_ln31_23_fu_1910_p1 = add_ln30_22_fu_1905_p2;

assign zext_ln31_24_fu_1921_p1 = add_ln30_23_fu_1916_p2;

assign zext_ln31_2_fu_1101_p1 = add_ln30_1_fu_1095_p2;

assign zext_ln31_3_fu_1113_p1 = add_ln30_2_fu_1107_p2;

assign zext_ln31_4_fu_1181_p1 = add_ln30_3_fu_1175_p2;

assign zext_ln31_5_fu_1193_p1 = add_ln30_4_fu_1187_p2;

assign zext_ln31_6_fu_1261_p1 = add_ln30_5_fu_1255_p2;

assign zext_ln31_7_fu_1273_p1 = add_ln30_6_fu_1267_p2;

assign zext_ln31_8_fu_1341_p1 = add_ln30_7_fu_1335_p2;

assign zext_ln31_9_fu_1353_p1 = add_ln30_8_fu_1347_p2;

assign zext_ln31_fu_1021_p1 = i_1_0_reg_808;

assign zext_ln50_1_fu_2090_p1 = data_cluster_id_q1;

assign zext_ln50_fu_2053_p1 = j_1_reg_856;

assign zext_ln58_fu_2150_p1 = i_2_reg_820;

assign zext_ln728_fu_1005_p1 = shl_ln_fu_997_p3;

always @ (posedge ap_clk) begin
    i_1_0_cast1_reg_2290[6] <= 1'b0;
    zext_ln31_reg_2307[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln31_1_reg_2322[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln31_2_reg_2377[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln31_3_reg_2392[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln31_4_reg_2457[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln31_5_reg_2472[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln31_6_reg_2537[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln31_7_reg_2552[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln31_8_reg_2617[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln31_9_reg_2632[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln31_10_reg_2697[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln31_11_reg_2712[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln31_12_reg_2777[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln31_13_reg_2792[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln31_14_reg_2857[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln31_15_reg_2872[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln31_16_reg_2942[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln31_17_reg_2957[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln31_18_reg_3022[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln31_19_reg_3037[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln31_20_reg_3102[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln31_21_reg_3117[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln31_22_reg_3182[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln31_23_reg_3197[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln31_24_reg_3212[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
end

endmodule //kmeans
