/* Deviation = 25.390625 */
/* Base frequency = 902.199921 */
/* Carrier frequency = 902.199921 */
/* Channel number = 0 */
/* Carrier frequency = 902.199921 */
/* Modulated = true */
/* Modulation format = 2-GFSK */
/* Manchester enable = false */
/* Sync word qualifier mode = 30/32 sync word bits detected */
/* Preamble count = 4 */
/* Channel spacing = 199.951172 */
/* Carrier frequency = 902.199921 */
/* Data rate = 49.9878 */
/* RX filter BW = 135.416667 */
/* Data format = Normal mode */
/* Length config = Variable packet length mode. Packet length configured by the first byte after sync word */
/* CRC enable = true */
/* Packet length = 255 */
/* Device address = 0 */
/* Address config = No address check */
/* CRC autoflush = false */
/* PA ramping = false */
/* TX power = 0 */

/* PA table */
#define SRFS7_902P2_GFSK_50K_135B_H_PA_TABLE {0x8d,0x00,0x00,0x00,0x00,0x00,0x00,0x00}


#define SRFS7_902P2_GFSK_50K_135B_H_SMARTRF_SETTING_FSCTRL1    0x08
#define SRFS7_902P2_GFSK_50K_135B_H_SMARTRF_SETTING_IOCFG0     0x06
#define SRFS7_902P2_GFSK_50K_135B_H_SMARTRF_SETTING_FSCTRL0    0x00
#define SRFS7_902P2_GFSK_50K_135B_H_SMARTRF_SETTING_FREQ2      0x22
#define SRFS7_902P2_GFSK_50K_135B_H_SMARTRF_SETTING_FREQ1      0xB3
#define SRFS7_902P2_GFSK_50K_135B_H_SMARTRF_SETTING_FREQ0      0x33
#define SRFS7_902P2_GFSK_50K_135B_H_SMARTRF_SETTING_MDMCFG4    0xAA
#define SRFS7_902P2_GFSK_50K_135B_H_SMARTRF_SETTING_MDMCFG3    0xF8
#define SRFS7_902P2_GFSK_50K_135B_H_SMARTRF_SETTING_MDMCFG2    0x13
#define SRFS7_902P2_GFSK_50K_135B_H_SMARTRF_SETTING_MDMCFG1    0x22
#define SRFS7_902P2_GFSK_50K_135B_H_SMARTRF_SETTING_MDMCFG0    0xF8
#define SRFS7_902P2_GFSK_50K_135B_H_SMARTRF_SETTING_CHANNR     0x00
#define SRFS7_902P2_GFSK_50K_135B_H_SMARTRF_SETTING_DEVIATN    0x40
#define SRFS7_902P2_GFSK_50K_135B_H_SMARTRF_SETTING_FREND1     0x56
#define SRFS7_902P2_GFSK_50K_135B_H_SMARTRF_SETTING_FREND0     0x10
#define SRFS7_902P2_GFSK_50K_135B_H_SMARTRF_SETTING_MCSM0      0x10
#define SRFS7_902P2_GFSK_50K_135B_H_SMARTRF_SETTING_FOCCFG     0x1D
#define SRFS7_902P2_GFSK_50K_135B_H_SMARTRF_SETTING_BSCFG      0x1C
#define SRFS7_902P2_GFSK_50K_135B_H_SMARTRF_SETTING_AGCCTRL2   0x43
#define SRFS7_902P2_GFSK_50K_135B_H_SMARTRF_SETTING_AGCCTRL1   0x40
#define SRFS7_902P2_GFSK_50K_135B_H_SMARTRF_SETTING_AGCCTRL0   0x91
#define SRFS7_902P2_GFSK_50K_135B_H_SMARTRF_SETTING_FSCAL3     0xE9
#define SRFS7_902P2_GFSK_50K_135B_H_SMARTRF_SETTING_FSCAL2     0x2A
#define SRFS7_902P2_GFSK_50K_135B_H_SMARTRF_SETTING_FSCAL1     0x00
#define SRFS7_902P2_GFSK_50K_135B_H_SMARTRF_SETTING_FSCAL0     0x1F
#define SRFS7_902P2_GFSK_50K_135B_H_SMARTRF_SETTING_FSTEST     0x59
#define SRFS7_902P2_GFSK_50K_135B_H_SMARTRF_SETTING_TEST2      0x81
#define SRFS7_902P2_GFSK_50K_135B_H_SMARTRF_SETTING_TEST1      0x35
#define SRFS7_902P2_GFSK_50K_135B_H_SMARTRF_SETTING_TEST0      0x09
#define SRFS7_902P2_GFSK_50K_135B_H_SMARTRF_SETTING_FIFOTHR    0x07
#define SRFS7_902P2_GFSK_50K_135B_H_SMARTRF_SETTING_IOCFG2     0x29
#define SRFS7_902P2_GFSK_50K_135B_H_SMARTRF_SETTING_PKTCTRL1   0x04
#define SRFS7_902P2_GFSK_50K_135B_H_SMARTRF_SETTING_PKTCTRL0   0x05
#define SRFS7_902P2_GFSK_50K_135B_H_SMARTRF_SETTING_ADDR       0x00
#define SRFS7_902P2_GFSK_50K_135B_H_SMARTRF_SETTING_PKTLEN     0xFF

#define SRFS7_902P2_GFSK_50K_135B_H_GLOBAL_ID 24
