<!DOCTYPE html>
<html>
<head>
<meta charset="utf-8" /> 
<meta name="viewport" content="width=device-width, initial-scale=1, viewport-fit=cover"> 
<title>Hardcaml: 2.2.6 Modulo N Counter</title>
<link rel="stylesheet" type="text/css" href="/hardcaml-docs/static/css/katex.min.css">
<link rel="stylesheet" type="text/css" href="/hardcaml-docs/static/main.css">
<link rel="stylesheet" type="text/css" href="/hardcaml-docs/static/css/global-overrides.css">
</head>
<link rel="shortcut icon" href="/hardcaml-docs/favicon.png"type="image/ico"/>
<body class="znai-theme theme-znai-dark">
<script>(function() {
    var themeNameKey = 'znaiTheme';
    var darkThemeName = 'znai-dark';
    var lightThemeName = 'default';

    var znaiTheme = {
        changeHandlers: [],
        addChangeHandler(handler) {
            this.changeHandlers.push(handler);
        },
        removeChangeHandler(handler) {
            var idx = this.changeHandlers.indexOf(handler);
            this.changeHandlers.splice(idx, 1);
        },
        set(name) {
            this.name = name;
            document.body.className = 'znai-theme theme-' + name;

            var idx = 0;
            var len = this.changeHandlers.length;
            for (; idx < len; idx++) {
                this.changeHandlers[idx](name);
            }
        },
        setExplicitly(name) {
            storeThemeName(name);
            this.set(name);
        },
        setExplicitlyIfNotSetAlready(name) {
            const themeName = getStoredThemeName();
            if (themeName) {
                return
            }

            this.setExplicitly(name)
        },
        toggle() {
            this.setExplicitly(this.name === lightThemeName ? darkThemeName : lightThemeName)
        }
    };

    var mediaThemeName = setLightMatchMediaListenerAndGetThemeName()
    var themeName = getStoredThemeName() || mediaThemeName;
    znaiTheme.set(themeName);

    window.znaiTheme = znaiTheme;

    function getStoredThemeName() {
        return localStorage.getItem(themeNameKey);
    }

    function storeThemeName(name) {
        return localStorage.setItem(themeNameKey, name);
    }

    function setLightMatchMediaListenerAndGetThemeName() {
        if (!window.matchMedia) {
            return darkThemeName;
        }

        var lightQuery = window.matchMedia('(prefers-color-scheme: light)');
        lightQuery.addListener(function (e) {
            const newThemeName = e.matches ? lightThemeName : darkThemeName;
            znaiTheme.setExplicitly(newThemeName);
        });

        return lightQuery.matches ? lightThemeName : darkThemeName;
    }
})()</script>
<div id="znai"><div id="znai-initial-page-loading" style="margin: -20px 0 0 -20px; padding: 0 40px 40px 0; width: 100vw; height: 100vh; display: flex; justify-content: center; align-items: center">
    <div></div>
</div><section id="page-content" style="max-width: 640px; margin-left: auto; margin-right: auto;">
<article>
<header><h1>Modulo N Counter</h1></header>
<p>On each clock cycle this counter adds to the current value if the signal is high If the current value equals it wraps around to Verilog VHDL Hardcaml Direct translation Idiomatic Hardcaml In this implementation the function provided by performs the increment function It is a little smarter than the other versions in that it will detect if and rely on natural binary overflow to wrap to eliding the comparison 1 increment n 1 0 module modulo_n_counter # parameter width 4 parameter n 12 input clock clear increment output reg width 1 0 q always @ posedge clock begin if clear q &lt; 0 else if increment if q n 1 q &lt; 0 else q &lt; q 1 end endmodule library ieee use ieee std_logic_1164 all use ieee numeric_std all entity modulo_n_counter is generic width integer 4 n integer 12 port clock clear increment in std_logic q out std_logic_vector width 1 downto 0 end entity architecture rtl of modulo_n_counter is signal q_int std_logic_vector width 1 downto 0 begin q &lt; q_int process clock is begin if rising_edge clock then if clear 1 then q_int &lt; others &gt; 0 elsif increment 1 then if q_int std_logic_vector to_unsigned n 1 q length then q_int &lt; others &gt; 0 else q_int &lt; std_logic_vector unsigned q_int 1 end if end if end if end process end architecture let modulo_n_counter_1 config width n clock clear increment let spec Reg_spec create clock clear in let out Always Variable reg spec width in Always compile when_ increment if_ out value n 1 out &lt; 0 out &lt; out value 1 out value let modulo_n_counter_2 config width n clock clear increment reg_fb Reg_spec create clock clear enable increment width f mod_counter max n 1 mod_counter Comb S 2**width n 0</p>
</article>
</section>
<section id="table-of-contents" style="max-width: 640px; margin-left: auto; margin-right: auto;">
<article>
<a href="/hardcaml-docs/introduction/why/">1.1 Why Hardcaml</a>
</article>

<article>
<a href="/hardcaml-docs/introduction/installing_with_opam/">1.2 Installing the Opensource Release</a>
</article>

<article>
<a href="/hardcaml-docs/introduction/quick_overview/">1.3 Quick Overview</a>
</article>

<article>
<a href="/hardcaml-docs/designing-circuits/combinational_logic/">2.1 Combinational Logic</a>
</article>

<article>
<a href="/hardcaml-docs/designing-circuits/rom/">2.1.1 ROM</a>
</article>

<article>
<a href="/hardcaml-docs/designing-circuits/mux4/">2.1.2 Mux4</a>
</article>

<article>
<a href="/hardcaml-docs/designing-circuits/priority_encoder/">2.1.3 Priority Encoder</a>
</article>

<article>
<a href="/hardcaml-docs/designing-circuits/parity/">2.1.4 Parity</a>
</article>

<article>
<a href="/hardcaml-docs/designing-circuits/alu/">2.1.5 ALU</a>
</article>

<article>
<a href="/hardcaml-docs/designing-circuits/sequential_logic/">2.2 Sequential Logic</a>
</article>

<article>
<a href="/hardcaml-docs/designing-circuits/jk_flip_flop/">2.2.1 JK Flip Flop</a>
</article>

<article>
<a href="/hardcaml-docs/designing-circuits/t_flip_flop/">2.2.2 T Flip Flop</a>
</article>

<article>
<a href="/hardcaml-docs/designing-circuits/d_flip_flop/">2.2.3 D Flip Flop</a>
</article>

<article>
<a href="/hardcaml-docs/designing-circuits/ring_counter/">2.2.4 Ring Counter</a>
</article>

<article>
<a href="/hardcaml-docs/designing-circuits/mobius_counter/">2.2.5 Mobius Counter</a>
</article>

<article>
<a href="/hardcaml-docs/designing-circuits/modulo_n_counter/">2.2.6 Modulo N Counter</a>
</article>

<article>
<a href="/hardcaml-docs/designing-circuits/gray_counter/">2.2.7 Gray Counter</a>
</article>

<article>
<a href="/hardcaml-docs/designing-circuits/bidirectional_shift_reg/">2.2.8 Bidirectional Shift Register</a>
</article>

<article>
<a href="/hardcaml-docs/designing-circuits/single_port_ram/">2.2.9 Single Port RAM</a>
</article>

<article>
<a href="/hardcaml-docs/designing-circuits/sync_fifo/">2.2.10 Synchronous FIFO</a>
</article>

<article>
<a href="/hardcaml-docs/designing-circuits/circuits/">2.3 Circuits</a>
</article>

<article>
<a href="/hardcaml-docs/designing-circuits/rtl_generation/">2.4 RTL Generation</a>
</article>

<article>
<a href="/hardcaml-docs/simulating-circuits/simulation/">3.1 Simulating with Cyclesim</a>
</article>

<article>
<a href="/hardcaml-docs/simulating-circuits/waveforms/">3.2 Waveforms</a>
</article>

<article>
<a href="/hardcaml-docs/simulating-circuits/waveterm_interactive_viewer/">3.3 Interactive Viewer</a>
</article>

<article>
<a href="/hardcaml-docs/more-on-circuit-design/naming/">4.1 Naming</a>
</article>

<article>
<a href="/hardcaml-docs/more-on-circuit-design/always/">4.2 Always DSL</a>
</article>

<article>
<a href="/hardcaml-docs/more-on-circuit-design/binary_coded_decimal/">4.2.1 BCD Conversion</a>
</article>

<article>
<a href="/hardcaml-docs/more-on-circuit-design/cylon_eye/">4.2.2 Cylon Eye</a>
</article>

<article>
<a href="/hardcaml-docs/more-on-circuit-design/state_machine_always_api/">4.3 Designing State Machines</a>
</article>

<article>
<a href="/hardcaml-docs/more-on-circuit-design/sequence_detector/">4.3.1 Sequence Detector</a>
</article>

<article>
<a href="/hardcaml-docs/more-on-circuit-design/double_dabble/">4.3.2 Double Dabble</a>
</article>

<article>
<a href="/hardcaml-docs/more-on-circuit-design/instantiation/">4.4 Instantiation</a>
</article>

<article>
<a href="/hardcaml-docs/more-on-circuit-design/structural/">4.5 Working with Structural</a>
</article>

<article>
<a href="/hardcaml-docs/more-on-circuit-design/conversion-to-rtl/">4.6 How Hardcaml Converts Signals</a>
</article>

<article>
<a href="/hardcaml-docs/using-interfaces/hardcaml_interfaces/">5.1 Hardcaml Interfaces</a>
</article>

<article>
<a href="/hardcaml-docs/using-interfaces/interfaces_with_ppx_hardcaml/">5.2 Interfaces with ppx_hardcaml</a>
</article>

<article>
<a href="/hardcaml-docs/using-interfaces/module_interfaces/">5.3 Module Interfaces</a>
</article>

<article>
<a href="/hardcaml-docs/using-interfaces/simulating_with_interfaces/">5.4 Simulating with Interfaces</a>
</article>

<article>
<a href="/hardcaml-docs/using-interfaces/enums_in_hardcaml/">5.5 Enums in Hardcaml</a>
</article>

<article>
<a href="/hardcaml-docs/using-interfaces/typed_alu/">5.5.1 Typed ALU</a>
</article>

<article>
<a href="/hardcaml-docs/using-interfaces/scopes/">5.6 Scopes</a>
</article>

<article>
<a href="/hardcaml-docs/using-interfaces/module_hierarchies/">5.7 Module Hierarchies</a>
</article>

<article>
<a href="/hardcaml-docs/using-interfaces/naming_with_ppx_hardcaml/">5.8 Naming with ppx_hardcaml</a>
</article>

<article>
<a href="/hardcaml-docs/examples/counter/">6.1 Counter</a>
</article>

<article>
<a href="/hardcaml-docs/examples/serial_multiplier/">6.2 Serial Multipler</a>
</article>

<article>
<a href="/hardcaml-docs/examples/fibonacci_numbers/">6.3 Fibonacci Numbers</a>
</article>

<article>
<a href="/hardcaml-docs/examples/fft/">6.4 FFT</a>
</article>

<article>
<a href="/hardcaml-docs/examples/binary_search/">6.5 Binary Search</a>
</article>

<article>
<a href="/hardcaml-docs/examples/quicksort/">6.6 Quicksort</a>
</article>

<article>
<a href="/hardcaml-docs/libraries/high_performance_simulation_backends/">7.1 High Performance Simulation Backends</a>
</article>
</section>
</div>
<script type="text/javascript" src="/hardcaml-docs/footer.js"></script>
<script type="text/javascript" src="/hardcaml-docs/toc.js"></script>
<script type="text/javascript" src="/hardcaml-docs/assets.js"></script>
<script type="module" src="/hardcaml-docs/static/main.js"></script>
<script type="module" src="/hardcaml-docs/search-index.js"></script>
<script type="module">
document.getElementById('znai').innerHTML = '';
/*<!--*/
window.ReactDOM.render(React.createElement(Documentation, {
  "docMeta" : {
    "viewOn" : {
      "link" : "https://github.com/janestreet/hardcaml",
      "title" : "View Source"
    },
    "id" : "hardcaml-docs",
    "title" : "Hardcaml",
    "type" : "",
    "previewEnabled" : false
  },
  "page" : {
    "type" : "Page",
    "content" : [ {
      "id" : "modulo-n-counter",
      "additionalIds" : [ ],
      "title" : "Modulo N Counter",
      "type" : "Section",
      "content" : [ {
        "type" : "Paragraph",
        "content" : [ {
          "text" : "On each clock cycle, this counter adds ",
          "type" : "SimpleText"
        }, {
          "code" : "1",
          "type" : "InlinedCode"
        }, {
          "text" : " to the current value if the ",
          "type" : "SimpleText"
        }, {
          "code" : "increment",
          "type" : "InlinedCode"
        }, {
          "text" : " signal",
          "type" : "SimpleText"
        }, {
          "type" : "SoftLineBreak"
        }, {
          "text" : "is high. If the current value equals ",
          "type" : "SimpleText"
        }, {
          "code" : "n-1",
          "type" : "InlinedCode"
        }, {
          "text" : ", it wraps around to ",
          "type" : "SimpleText"
        }, {
          "code" : "0",
          "type" : "InlinedCode"
        }, {
          "text" : ".",
          "type" : "SimpleText"
        } ]
      }, {
        "id" : "modulo-n-counter-verilog",
        "additionalIds" : [ "verilog" ],
        "level" : 2,
        "title" : "Verilog",
        "type" : "SubHeading"
      }, {
        "lang" : "verilog",
        "snippet" : "module modulo_n_counter #(\n  parameter width = 4,\n  parameter n = 12\n) (\n  input clock, clear, increment,\n  output reg [width-1:0] q\n);\n\n  always @(posedge clock)\n  begin\n    if (clear) \n      q <= 0;\n    else if (increment)\n      if (q == (n-1)) q <= 0;\n      else q <= q + 1;\n  end\n\nendmodule",
        "lineNumber" : "",
        "type" : "Snippet"
      }, {
        "id" : "modulo-n-counter-vhdl",
        "additionalIds" : [ "vhdl" ],
        "level" : 2,
        "title" : "VHDL",
        "type" : "SubHeading"
      }, {
        "lang" : "vhdl",
        "snippet" : "library ieee;\nuse ieee.std_logic_1164.all;\nuse ieee.numeric_std.all;\n\nentity modulo_n_counter is\n  generic (\n    width : integer := 4;\n    n : integer := 12\n  );\n  port (\n    clock, clear, increment : in std_logic;\n    q : out std_logic_vector(width-1 downto 0)\n  );\nend entity;\n\narchitecture rtl of modulo_n_counter is\n    signal q_int : std_logic_vector(width-1 downto 0);\nbegin\n\n  q <= q_int;\n\n  process (clock) is \n  begin\n    if rising_edge(clock) then\n      if clear = '1' then\n        q_int <= (others => '0');\n      elsif increment = '1' then\n       if (q_int = std_logic_vector(to_unsigned(n-1, q'length))) then\n          q_int <= (others => '0');\n        else\n          q_int <= std_logic_vector(unsigned(q_int) +  1);\n        end if;\n      end if;\n    end if;\n  end process;\n\nend architecture;",
        "lineNumber" : "",
        "type" : "Snippet"
      }, {
        "id" : "modulo-n-counter-hardcaml",
        "additionalIds" : [ "hardcaml" ],
        "level" : 2,
        "title" : "Hardcaml",
        "type" : "SubHeading"
      }, {
        "id" : "modulo-n-counter-hardcaml-direct-translation",
        "additionalIds" : [ "direct-translation" ],
        "level" : 3,
        "title" : "Direct translation",
        "type" : "SubHeading"
      }, {
        "lang" : "ocaml",
        "snippet" : "let modulo_n_counter_1 ~config:{ width; n } ~clock ~clear ~increment =\n  let spec = Reg_spec.create ~clock ~clear () in\n  let out = Always.Variable.reg spec ~width in\n  Always.(\n    compile\n      [ when_\n          increment\n          [ if_ (out.value ==:. n - 1) [ out <--. 0 ] [ out <-- out.value +:. 1 ] ]\n      ]);\n  out.value\n;;",
        "lineNumber" : "",
        "type" : "Snippet"
      }, {
        "id" : "modulo-n-counter-hardcaml-idiomatic-hardcaml",
        "additionalIds" : [ "idiomatic-hardcaml" ],
        "level" : 3,
        "title" : "Idiomatic Hardcaml",
        "type" : "SubHeading"
      }, {
        "lang" : "ocaml",
        "snippet" : "let modulo_n_counter_2 ~config:{ width; n } ~clock ~clear ~increment =\n  reg_fb\n    (Reg_spec.create ~clock ~clear ())\n    ~enable:increment\n    ~width\n    ~f:(mod_counter ~max:(n - 1))\n;;",
        "lineNumber" : "",
        "type" : "Snippet"
      }, {
        "type" : "Paragraph",
        "content" : [ {
          "text" : "In this implementation the function ",
          "type" : "SimpleText"
        }, {
          "code" : "mod_counter",
          "type" : "InlinedCode"
        }, {
          "text" : ", provided by ",
          "type" : "SimpleText"
        }, {
          "code" : "Comb.S",
          "type" : "InlinedCode"
        }, {
          "text" : ", performs the",
          "type" : "SimpleText"
        }, {
          "type" : "SoftLineBreak"
        }, {
          "text" : "increment function. It is a little smarter than the other versions in that it will detect",
          "type" : "SimpleText"
        }, {
          "type" : "SoftLineBreak"
        }, {
          "text" : "if ",
          "type" : "SimpleText"
        }, {
          "code" : "2**width = n",
          "type" : "InlinedCode"
        }, {
          "text" : " and rely on natural binary overflow to wrap to ",
          "type" : "SimpleText"
        }, {
          "code" : "0",
          "type" : "InlinedCode"
        }, {
          "text" : ", eliding the",
          "type" : "SimpleText"
        }, {
          "type" : "SoftLineBreak"
        }, {
          "text" : "comparison.",
          "type" : "SimpleText"
        } ]
      } ]
    } ],
    "lastModifiedTime" : 1750709444495,
    "tocItem" : {
      "chapterTitle" : "Designing Circuits",
      "pageTitle" : "2.2.6 Modulo N Counter",
      "pageMeta" : {
        "parent" : [ "sequential_logic.mdx" ],
        "title" : [ "2.2.6 Modulo N Counter" ],
        "uuid" : [ "3356eed6-1cb0-3bb1-f6e5-d1f462605ac9" ]
      },
      "dirName" : "designing-circuits",
      "fileName" : "modulo_n_counter",
      "fileExtension" : "md",
      "viewOnRelativePath" : null,
      "pageSectionIdTitles" : [ {
        "title" : "Modulo N Counter",
        "id" : "modulo-n-counter",
        "customAnchorId" : "modulo-n-counter"
      } ]
    }
  }
}), document.getElementById("znai"));
/*-->*/

</script>

</body>
</html>
