# Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do integrate_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.0/112107017_Sahil_Gavankar/Adder_Datapath_Controlpath {C:/intelFPGA_lite/18.0/112107017_Sahil_Gavankar/Adder_Datapath_Controlpath/adder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:08 on Nov 21,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.0/112107017_Sahil_Gavankar/Adder_Datapath_Controlpath" C:/intelFPGA_lite/18.0/112107017_Sahil_Gavankar/Adder_Datapath_Controlpath/adder.v 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 19:08:08 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.0/112107017_Sahil_Gavankar/Adder_Datapath_Controlpath {C:/intelFPGA_lite/18.0/112107017_Sahil_Gavankar/Adder_Datapath_Controlpath/shift_register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:08 on Nov 21,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.0/112107017_Sahil_Gavankar/Adder_Datapath_Controlpath" C:/intelFPGA_lite/18.0/112107017_Sahil_Gavankar/Adder_Datapath_Controlpath/shift_register.v 
# -- Compiling module shift_register
# 
# Top level modules:
# 	shift_register
# End time: 19:08:08 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.0/112107017_Sahil_Gavankar/Adder_Datapath_Controlpath {C:/intelFPGA_lite/18.0/112107017_Sahil_Gavankar/Adder_Datapath_Controlpath/Data_path.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:08 on Nov 21,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.0/112107017_Sahil_Gavankar/Adder_Datapath_Controlpath" C:/intelFPGA_lite/18.0/112107017_Sahil_Gavankar/Adder_Datapath_Controlpath/Data_path.v 
# -- Compiling module Data_path
# 
# Top level modules:
# 	Data_path
# End time: 19:08:08 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.0/112107017_Sahil_Gavankar/Adder_Datapath_Controlpath {C:/intelFPGA_lite/18.0/112107017_Sahil_Gavankar/Adder_Datapath_Controlpath/control_path.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:08 on Nov 21,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.0/112107017_Sahil_Gavankar/Adder_Datapath_Controlpath" C:/intelFPGA_lite/18.0/112107017_Sahil_Gavankar/Adder_Datapath_Controlpath/control_path.v 
# -- Compiling module control_path
# 
# Top level modules:
# 	control_path
# End time: 19:08:08 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.0/112107017_Sahil_Gavankar/Adder_Datapath_Controlpath {C:/intelFPGA_lite/18.0/112107017_Sahil_Gavankar/Adder_Datapath_Controlpath/integrate.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:08 on Nov 21,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.0/112107017_Sahil_Gavankar/Adder_Datapath_Controlpath" C:/intelFPGA_lite/18.0/112107017_Sahil_Gavankar/Adder_Datapath_Controlpath/integrate.v 
# -- Compiling module integrate
# 
# Top level modules:
# 	integrate
# End time: 19:08:08 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.0/112107017_Sahil_Gavankar/Adder_Datapath_Controlpath {C:/intelFPGA_lite/18.0/112107017_Sahil_Gavankar/Adder_Datapath_Controlpath/integrate_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:08 on Nov 21,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.0/112107017_Sahil_Gavankar/Adder_Datapath_Controlpath" C:/intelFPGA_lite/18.0/112107017_Sahil_Gavankar/Adder_Datapath_Controlpath/integrate_tb.v 
# -- Compiling module integrate_tb
# 
# Top level modules:
# 	integrate_tb
# End time: 19:08:08 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  integrate_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" integrate_tb 
# Start time: 19:08:08 on Nov 21,2023
# Loading work.integrate_tb
# Loading work.integrate
# Loading work.Data_path
# Loading work.shift_register
# Loading work.adder
# Loading work.control_path
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : C:/intelFPGA_lite/18.0/112107017_Sahil_Gavankar/Adder_Datapath_Controlpath/integrate_tb.v(31)
#    Time: 165 ps  Iteration: 0  Instance: /integrate_tb
# Break in Module integrate_tb at C:/intelFPGA_lite/18.0/112107017_Sahil_Gavankar/Adder_Datapath_Controlpath/integrate_tb.v line 31
# End time: 19:09:47 on Nov 21,2023, Elapsed time: 0:01:39
# Errors: 0, Warnings: 0
