#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5b9a570d2370 .scope module, "tb_axi_pim" "tb_axi_pim" 2 3;
 .timescale -9 -12;
P_0x5b9a57029c40 .param/l "ADDR_WIDTH" 0 2 7, +C4<00000000000000000000000000001000>;
P_0x5b9a57029c80 .param/l "BURST_LENGTH" 0 2 11, +C4<00000000000000000000000000000100>;
P_0x5b9a57029cc0 .param/l "CLOCK_PERIOD" 0 2 12, +C4<00000000000000000000000000001010>;
P_0x5b9a57029d00 .param/l "DATA_WIDTH" 0 2 6, +C4<00000000000000000000000000100000>;
P_0x5b9a57029d40 .param/l "ID_WIDTH" 0 2 10, +C4<00000000000000000000000000001000>;
P_0x5b9a57029d80 .param/l "PWIDTH" 0 2 8, +C4<00000000000000000000000000100000>;
P_0x5b9a57029dc0 .param/l "STRB_WIDTH" 0 2 9, +C4<00000000000000000000000000000100>;
v0x5b9a57115060_0 .var "clk", 0 0;
v0x5b9a57115120_0 .net "mac_out", 31 0, L_0x5b9a57118d10;  1 drivers
v0x5b9a57115230_0 .net "q", 31 0, L_0x5b9a57118ca0;  1 drivers
v0x5b9a57115320_0 .var "rst", 0 0;
v0x5b9a571153c0_0 .var "s_axi_araddr", 7 0;
v0x5b9a571154b0_0 .var "s_axi_arburst", 1 0;
v0x5b9a57115550_0 .var "s_axi_arcache", 3 0;
v0x5b9a57115620_0 .var "s_axi_arid", 7 0;
v0x5b9a571156f0_0 .var "s_axi_arlen", 7 0;
v0x5b9a571157c0_0 .var "s_axi_arlock", 0 0;
v0x5b9a57115890_0 .var "s_axi_arprot", 2 0;
v0x5b9a57115960_0 .net "s_axi_arready", 0 0, L_0x5b9a570c7fe0;  1 drivers
v0x5b9a57115a30_0 .var "s_axi_arsize", 2 0;
v0x5b9a57115b00_0 .var "s_axi_arvalid", 0 0;
v0x5b9a57115bd0_0 .var "s_axi_awaddr", 7 0;
v0x5b9a57115ca0_0 .var "s_axi_awburst", 1 0;
v0x5b9a57115d70_0 .var "s_axi_awcache", 3 0;
v0x5b9a57115e40_0 .var "s_axi_awid", 7 0;
v0x5b9a57115f10_0 .var "s_axi_awlen", 7 0;
v0x5b9a57115fe0_0 .var "s_axi_awlock", 0 0;
v0x5b9a571160b0_0 .var "s_axi_awprot", 2 0;
v0x5b9a57116180_0 .net "s_axi_awready", 0 0, L_0x5b9a570c62e0;  1 drivers
v0x5b9a57116250_0 .var "s_axi_awsize", 2 0;
v0x5b9a57116320_0 .var "s_axi_awvalid", 0 0;
v0x5b9a571163f0_0 .net "s_axi_bid", 7 0, L_0x5b9a570c72d0;  1 drivers
v0x5b9a571164c0_0 .var "s_axi_bready", 0 0;
L_0x7c32029b7258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5b9a57116590_0 .net "s_axi_bresp", 1 0, L_0x7c32029b7258;  1 drivers
v0x5b9a57116660_0 .net "s_axi_bvalid", 0 0, L_0x5b9a570c7cd0;  1 drivers
v0x5b9a57116730_0 .net "s_axi_rdata", 31 0, L_0x5b9a570c8d70;  1 drivers
v0x5b9a57116800_0 .net "s_axi_rid", 7 0, L_0x5b9a570c8760;  1 drivers
v0x5b9a571168d0_0 .net "s_axi_rlast", 0 0, L_0x5b9a57117e70;  1 drivers
v0x5b9a571169a0_0 .var "s_axi_rready", 0 0;
L_0x7c32029b72a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5b9a57116a70_0 .net "s_axi_rresp", 1 0, L_0x7c32029b72a0;  1 drivers
v0x5b9a57116b40_0 .net "s_axi_rvalid", 0 0, L_0x5b9a571187f0;  1 drivers
v0x5b9a57116c10_0 .var "s_axi_wdata", 31 0;
v0x5b9a57116cb0_0 .var "s_axi_wlast", 0 0;
v0x5b9a57116d50_0 .net "s_axi_wready", 0 0, L_0x5b9a570c68f0;  1 drivers
v0x5b9a57116e20_0 .var "s_axi_wstrb", 3 0;
v0x5b9a57116ef0_0 .var "s_axi_wvalid", 0 0;
S_0x5b9a570d4a00 .scope task, "test_burst_write_and_read" "test_burst_write_and_read" 2 150, 2 150 0, S_0x5b9a570d2370;
 .timescale -9 -12;
v0x5b9a570c6720_0 .var/i "i", 31 0;
E_0x5b9a57078d90 .event posedge, v0x5b9a5710db70_0;
TD_tb_axi_pim.test_burst_write_and_read ;
    %wait E_0x5b9a57078d90;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x5b9a57115e40_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5b9a57115bd0_0, 0, 8;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x5b9a57115f10_0, 0, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5b9a57116250_0, 0, 3;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5b9a57115ca0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b9a57116320_0, 0, 1;
    %wait E_0x5b9a57078d90;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b9a57116320_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b9a570c6720_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x5b9a570c6720_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_0.1, 5;
    %wait E_0x5b9a57078d90;
    %pushi/vec4 3735928559, 0, 32;
    %load/vec4 v0x5b9a570c6720_0;
    %add;
    %store/vec4 v0x5b9a57116c10_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5b9a57116e20_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b9a57116ef0_0, 0, 1;
    %load/vec4 v0x5b9a570c6720_0;
    %cmpi/e 3, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_0.3, 8;
T_0.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_0.3, 8;
 ; End of false expr.
    %blend;
T_0.3;
    %store/vec4 v0x5b9a57116cb0_0, 0, 1;
    %wait E_0x5b9a57078d90;
    %load/vec4 v0x5b9a570c6720_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5b9a570c6720_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b9a57116ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b9a57116cb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b9a571164c0_0, 0, 1;
    %wait E_0x5b9a57078d90;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b9a571164c0_0, 0, 1;
    %wait E_0x5b9a57078d90;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x5b9a57115620_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5b9a571153c0_0, 0, 8;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x5b9a571156f0_0, 0, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5b9a57115a30_0, 0, 3;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5b9a571154b0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b9a57115b00_0, 0, 1;
    %wait E_0x5b9a57078d90;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b9a57115b00_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b9a570c6720_0, 0, 32;
T_0.4 ;
    %load/vec4 v0x5b9a570c6720_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_0.5, 5;
    %wait E_0x5b9a57078d90;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b9a571169a0_0, 0, 1;
    %wait E_0x5b9a57078d90;
    %load/vec4 v0x5b9a57116730_0;
    %pushi/vec4 3735928559, 0, 32;
    %load/vec4 v0x5b9a570c6720_0;
    %add;
    %cmp/ne;
    %jmp/0xz  T_0.6, 4;
    %vpi_call 2 196 "$display", "Mismatch in data received: expected %h, got %h", v0x5b9a57116c10_0, v0x5b9a57116730_0 {0 0 0};
T_0.6 ;
    %load/vec4 v0x5b9a571168d0_0;
    %load/vec4 v0x5b9a570c6720_0;
    %pushi/vec4 3, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %vpi_call 2 199 "$display", "Early rlast at index %d", v0x5b9a570c6720_0 {0 0 0};
T_0.8 ;
    %load/vec4 v0x5b9a570c6720_0;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5b9a571168d0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.10, 8;
    %vpi_call 2 202 "$display", "Missing rlast at the end of the burst" {0 0 0};
T_0.10 ;
    %load/vec4 v0x5b9a570c6720_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5b9a570c6720_0, 0, 32;
    %jmp T_0.4;
T_0.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b9a571169a0_0, 0, 1;
    %end;
S_0x5b9a570d1200 .scope module, "uut" "axi_pim" 2 65, 3 34 0, S_0x5b9a570d2370;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "s_axi_awid";
    .port_info 3 /INPUT 8 "s_axi_awaddr";
    .port_info 4 /INPUT 8 "s_axi_awlen";
    .port_info 5 /INPUT 3 "s_axi_awsize";
    .port_info 6 /INPUT 2 "s_axi_awburst";
    .port_info 7 /INPUT 1 "s_axi_awlock";
    .port_info 8 /INPUT 4 "s_axi_awcache";
    .port_info 9 /INPUT 3 "s_axi_awprot";
    .port_info 10 /INPUT 1 "s_axi_awvalid";
    .port_info 11 /OUTPUT 1 "s_axi_awready";
    .port_info 12 /INPUT 32 "s_axi_wdata";
    .port_info 13 /INPUT 4 "s_axi_wstrb";
    .port_info 14 /INPUT 1 "s_axi_wlast";
    .port_info 15 /INPUT 1 "s_axi_wvalid";
    .port_info 16 /OUTPUT 1 "s_axi_wready";
    .port_info 17 /OUTPUT 8 "s_axi_bid";
    .port_info 18 /OUTPUT 2 "s_axi_bresp";
    .port_info 19 /OUTPUT 1 "s_axi_bvalid";
    .port_info 20 /INPUT 1 "s_axi_bready";
    .port_info 21 /INPUT 8 "s_axi_arid";
    .port_info 22 /INPUT 8 "s_axi_araddr";
    .port_info 23 /INPUT 8 "s_axi_arlen";
    .port_info 24 /INPUT 3 "s_axi_arsize";
    .port_info 25 /INPUT 2 "s_axi_arburst";
    .port_info 26 /INPUT 1 "s_axi_arlock";
    .port_info 27 /INPUT 4 "s_axi_arcache";
    .port_info 28 /INPUT 3 "s_axi_arprot";
    .port_info 29 /INPUT 1 "s_axi_arvalid";
    .port_info 30 /OUTPUT 1 "s_axi_arready";
    .port_info 31 /OUTPUT 8 "s_axi_rid";
    .port_info 32 /OUTPUT 32 "s_axi_rdata";
    .port_info 33 /OUTPUT 2 "s_axi_rresp";
    .port_info 34 /OUTPUT 1 "s_axi_rlast";
    .port_info 35 /OUTPUT 1 "s_axi_rvalid";
    .port_info 36 /INPUT 1 "s_axi_rready";
    .port_info 37 /OUTPUT 32 "q";
    .port_info 38 /OUTPUT 32 "mac_out";
P_0x5b9a5710b780 .param/l "ADDR_WIDTH" 0 3 39, +C4<00000000000000000000000000001000>;
P_0x5b9a5710b7c0 .param/l "DATA_WIDTH" 0 3 37, +C4<00000000000000000000000000100000>;
P_0x5b9a5710b800 .param/l "ID_WIDTH" 0 3 43, +C4<00000000000000000000000000001000>;
P_0x5b9a5710b840 .param/l "PIPELINE_OUTPUT" 0 3 45, +C4<00000000000000000000000000000000>;
P_0x5b9a5710b880 .param/l "PWIDTH" 0 3 46, +C4<00000000000000000000000000100000>;
P_0x5b9a5710b8c0 .param/l "READ_STATE_BURST" 1 3 111, C4<1>;
P_0x5b9a5710b900 .param/l "READ_STATE_IDLE" 1 3 110, C4<0>;
P_0x5b9a5710b940 .param/l "STRB_WIDTH" 0 3 41, +C4<00000000000000000000000000000100>;
P_0x5b9a5710b980 .param/l "VALID_ADDR_WIDTH" 0 3 92, +C4<000000000000000000000000000000110>;
P_0x5b9a5710b9c0 .param/l "WORD_SIZE" 0 3 94, +C4<00000000000000000000000000001000>;
P_0x5b9a5710ba00 .param/l "WORD_WIDTH" 0 3 93, +C4<00000000000000000000000000000100>;
P_0x5b9a5710ba40 .param/l "WRITE_STATE_BURST" 1 3 117, C4<01>;
P_0x5b9a5710ba80 .param/l "WRITE_STATE_IDLE" 1 3 116, C4<00>;
P_0x5b9a5710bac0 .param/l "WRITE_STATE_RESP" 1 3 118, C4<10>;
L_0x5b9a570c62e0 .functor BUFZ 1, v0x5b9a57112410_0, C4<0>, C4<0>, C4<0>;
L_0x5b9a570c68f0 .functor BUFZ 1, v0x5b9a57113dc0_0, C4<0>, C4<0>, C4<0>;
L_0x5b9a570c72d0 .functor BUFZ 8, v0x5b9a57112830_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5b9a570c7cd0 .functor BUFZ 1, v0x5b9a57112c30_0, C4<0>, C4<0>, C4<0>;
L_0x5b9a570c7fe0 .functor BUFZ 1, v0x5b9a57111950_0, C4<0>, C4<0>, C4<0>;
L_0x5b9a570c8760 .functor BUFZ 8, v0x5b9a57113230_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5b9a570c8d70 .functor BUFZ 32, v0x5b9a57112eb0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5b9a57117e70 .functor BUFZ 1, v0x5b9a57113550_0, C4<0>, C4<0>, C4<0>;
L_0x5b9a571187f0 .functor BUFZ 1, v0x5b9a571139f0_0, C4<0>, C4<0>, C4<0>;
L_0x5b9a57118ae0 .functor AND 1, L_0x5b9a571188b0, L_0x5b9a571189a0, C4<1>, C4<1>;
L_0x7c32029b7018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5b9a5710e830_0 .net/2u *"_ivl_0", 1 0, L_0x7c32029b7018;  1 drivers
L_0x7c32029b70a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5b9a5710e930_0 .net/2u *"_ivl_12", 1 0, L_0x7c32029b70a8;  1 drivers
v0x5b9a5710ea10_0 .net *"_ivl_14", 7 0, L_0x5b9a571175d0;  1 drivers
v0x5b9a5710ead0_0 .net *"_ivl_16", 5 0, L_0x5b9a571174e0;  1 drivers
L_0x7c32029b70f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5b9a5710ebb0_0 .net *"_ivl_18", 1 0, L_0x7c32029b70f0;  1 drivers
v0x5b9a5710ec90_0 .net *"_ivl_2", 7 0, L_0x5b9a57117110;  1 drivers
v0x5b9a5710ed70_0 .net *"_ivl_20", 9 0, L_0x5b9a57117780;  1 drivers
L_0x7c32029b7138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5b9a5710ee50_0 .net/2u *"_ivl_24", 1 0, L_0x7c32029b7138;  1 drivers
v0x5b9a5710ef30_0 .net *"_ivl_26", 7 0, L_0x5b9a57117af0;  1 drivers
v0x5b9a5710f010_0 .net *"_ivl_28", 5 0, L_0x5b9a57117a50;  1 drivers
L_0x7c32029b7180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5b9a5710f0f0_0 .net *"_ivl_30", 1 0, L_0x7c32029b7180;  1 drivers
v0x5b9a5710f1d0_0 .net *"_ivl_32", 9 0, L_0x5b9a57117c90;  1 drivers
L_0x7c32029b71c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5b9a5710f2b0_0 .net/2u *"_ivl_36", 1 0, L_0x7c32029b71c8;  1 drivers
v0x5b9a5710f390_0 .net *"_ivl_38", 7 0, L_0x5b9a57117fb0;  1 drivers
v0x5b9a5710f470_0 .net *"_ivl_4", 5 0, L_0x5b9a57116ff0;  1 drivers
v0x5b9a5710f550_0 .net *"_ivl_40", 5 0, L_0x5b9a57117ee0;  1 drivers
L_0x7c32029b7210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5b9a5710f630_0 .net *"_ivl_42", 1 0, L_0x7c32029b7210;  1 drivers
v0x5b9a5710f710_0 .net *"_ivl_44", 9 0, L_0x5b9a571181a0;  1 drivers
L_0x7c32029b7060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5b9a5710f7f0_0 .net *"_ivl_6", 1 0, L_0x7c32029b7060;  1 drivers
v0x5b9a5710f8d0_0 .net *"_ivl_71", 0 0, L_0x5b9a571188b0;  1 drivers
v0x5b9a5710f990_0 .net *"_ivl_73", 0 0, L_0x5b9a571189a0;  1 drivers
v0x5b9a5710fa50_0 .net *"_ivl_8", 9 0, L_0x5b9a57117280;  1 drivers
v0x5b9a5710fb30_0 .net "clk", 0 0, v0x5b9a57115060_0;  1 drivers
v0x5b9a5710fbd0_0 .var/i "i", 31 0;
v0x5b9a5710fc90_0 .var/i "j", 31 0;
v0x5b9a5710fd70_0 .net "mac_out", 31 0, L_0x5b9a57118d10;  alias, 1 drivers
v0x5b9a5710fe60 .array "mem", 0 63, 31 0;
v0x5b9a5710ff00_0 .var "mem_rd_en", 0 0;
v0x5b9a5710ffc0_0 .var "mem_wr_en", 0 0;
v0x5b9a57110090_0 .net "p_en", 0 0, L_0x5b9a57118ae0;  1 drivers
v0x5b9a57110160_0 .var "pim_rwl", 255 0;
v0x5b9a57110230_0 .net "q", 31 0, L_0x5b9a57118ca0;  alias, 1 drivers
v0x5b9a57110300_0 .var "read_addr_next", 7 0;
v0x5b9a571105b0_0 .var "read_addr_reg", 7 0;
v0x5b9a57110690_0 .net "read_addr_valid", 7 0, L_0x5b9a57117d80;  1 drivers
v0x5b9a57110770_0 .var "read_burst_next", 1 0;
v0x5b9a57110850_0 .var "read_burst_reg", 1 0;
v0x5b9a57110930_0 .var "read_count_next", 7 0;
v0x5b9a57110a10_0 .var "read_count_reg", 7 0;
v0x5b9a57110af0_0 .var "read_id_next", 7 0;
v0x5b9a57110bd0_0 .var "read_id_reg", 7 0;
v0x5b9a57110cb0_0 .var "read_size_next", 2 0;
v0x5b9a57110d90_0 .var "read_size_reg", 2 0;
v0x5b9a57110e70_0 .var "read_state_next", 0 0;
v0x5b9a57110f50_0 .var "read_state_reg", 0 0;
v0x5b9a57111030_0 .net "rst", 0 0, v0x5b9a57115320_0;  1 drivers
v0x5b9a571110f0_0 .net "s_axi_araddr", 7 0, v0x5b9a571153c0_0;  1 drivers
v0x5b9a571111d0_0 .net "s_axi_araddr_valid", 7 0, L_0x5b9a571178c0;  1 drivers
v0x5b9a571112b0_0 .net "s_axi_arburst", 1 0, v0x5b9a571154b0_0;  1 drivers
v0x5b9a57111390_0 .net "s_axi_arcache", 3 0, v0x5b9a57115550_0;  1 drivers
v0x5b9a57111470_0 .net "s_axi_arid", 7 0, v0x5b9a57115620_0;  1 drivers
v0x5b9a57111550_0 .net "s_axi_arlen", 7 0, v0x5b9a571156f0_0;  1 drivers
v0x5b9a57111630_0 .net "s_axi_arlock", 0 0, v0x5b9a571157c0_0;  1 drivers
v0x5b9a571116f0_0 .net "s_axi_arprot", 2 0, v0x5b9a57115890_0;  1 drivers
v0x5b9a571117d0_0 .net "s_axi_arready", 0 0, L_0x5b9a570c7fe0;  alias, 1 drivers
v0x5b9a57111890_0 .var "s_axi_arready_next", 0 0;
v0x5b9a57111950_0 .var "s_axi_arready_reg", 0 0;
v0x5b9a57111a10_0 .net "s_axi_arsize", 2 0, v0x5b9a57115a30_0;  1 drivers
v0x5b9a57111af0_0 .net "s_axi_arvalid", 0 0, v0x5b9a57115b00_0;  1 drivers
v0x5b9a57111bb0_0 .net "s_axi_awaddr", 7 0, v0x5b9a57115bd0_0;  1 drivers
v0x5b9a57111c90_0 .net "s_axi_awaddr_valid", 7 0, L_0x5b9a571173c0;  1 drivers
v0x5b9a57111d70_0 .net "s_axi_awburst", 1 0, v0x5b9a57115ca0_0;  1 drivers
v0x5b9a57111e50_0 .net "s_axi_awcache", 3 0, v0x5b9a57115d70_0;  1 drivers
v0x5b9a57111f30_0 .net "s_axi_awid", 7 0, v0x5b9a57115e40_0;  1 drivers
v0x5b9a57112010_0 .net "s_axi_awlen", 7 0, v0x5b9a57115f10_0;  1 drivers
v0x5b9a571120f0_0 .net "s_axi_awlock", 0 0, v0x5b9a57115fe0_0;  1 drivers
v0x5b9a571121b0_0 .net "s_axi_awprot", 2 0, v0x5b9a571160b0_0;  1 drivers
v0x5b9a57112290_0 .net "s_axi_awready", 0 0, L_0x5b9a570c62e0;  alias, 1 drivers
v0x5b9a57112350_0 .var "s_axi_awready_next", 0 0;
v0x5b9a57112410_0 .var "s_axi_awready_reg", 0 0;
v0x5b9a571124d0_0 .net "s_axi_awsize", 2 0, v0x5b9a57116250_0;  1 drivers
v0x5b9a571125b0_0 .net "s_axi_awvalid", 0 0, v0x5b9a57116320_0;  1 drivers
v0x5b9a57112670_0 .net "s_axi_bid", 7 0, L_0x5b9a570c72d0;  alias, 1 drivers
v0x5b9a57112750_0 .var "s_axi_bid_next", 7 0;
v0x5b9a57112830_0 .var "s_axi_bid_reg", 7 0;
v0x5b9a57112910_0 .net "s_axi_bready", 0 0, v0x5b9a571164c0_0;  1 drivers
v0x5b9a571129d0_0 .net "s_axi_bresp", 1 0, L_0x7c32029b7258;  alias, 1 drivers
v0x5b9a57112ab0_0 .net "s_axi_bvalid", 0 0, L_0x5b9a570c7cd0;  alias, 1 drivers
v0x5b9a57112b70_0 .var "s_axi_bvalid_next", 0 0;
v0x5b9a57112c30_0 .var "s_axi_bvalid_reg", 0 0;
v0x5b9a57112cf0_0 .net "s_axi_rdata", 31 0, L_0x5b9a570c8d70;  alias, 1 drivers
v0x5b9a57112dd0_0 .var "s_axi_rdata_pipe_reg", 31 0;
v0x5b9a57112eb0_0 .var "s_axi_rdata_reg", 31 0;
v0x5b9a57112f90_0 .net "s_axi_rid", 7 0, L_0x5b9a570c8760;  alias, 1 drivers
v0x5b9a57113070_0 .var "s_axi_rid_next", 7 0;
v0x5b9a57113150_0 .var "s_axi_rid_pipe_reg", 7 0;
v0x5b9a57113230_0 .var "s_axi_rid_reg", 7 0;
v0x5b9a57113310_0 .net "s_axi_rlast", 0 0, L_0x5b9a57117e70;  alias, 1 drivers
v0x5b9a571133d0_0 .var "s_axi_rlast_next", 0 0;
v0x5b9a57113490_0 .var "s_axi_rlast_pipe_reg", 0 0;
v0x5b9a57113550_0 .var "s_axi_rlast_reg", 0 0;
v0x5b9a57113610_0 .net "s_axi_rready", 0 0, v0x5b9a571169a0_0;  1 drivers
v0x5b9a571136d0_0 .net "s_axi_rresp", 1 0, L_0x7c32029b72a0;  alias, 1 drivers
v0x5b9a571137b0_0 .net "s_axi_rvalid", 0 0, L_0x5b9a571187f0;  alias, 1 drivers
v0x5b9a57113870_0 .var "s_axi_rvalid_next", 0 0;
v0x5b9a57113930_0 .var "s_axi_rvalid_pipe_reg", 0 0;
v0x5b9a571139f0_0 .var "s_axi_rvalid_reg", 0 0;
v0x5b9a57113ab0_0 .net "s_axi_wdata", 31 0, v0x5b9a57116c10_0;  1 drivers
v0x5b9a57113ba0_0 .net "s_axi_wlast", 0 0, v0x5b9a57116cb0_0;  1 drivers
v0x5b9a57113c40_0 .net "s_axi_wready", 0 0, L_0x5b9a570c68f0;  alias, 1 drivers
v0x5b9a57113d00_0 .var "s_axi_wready_next", 0 0;
v0x5b9a57113dc0_0 .var "s_axi_wready_reg", 0 0;
v0x5b9a57113e80_0 .net "s_axi_wstrb", 3 0, v0x5b9a57116e20_0;  1 drivers
v0x5b9a57113f60_0 .net "s_axi_wvalid", 0 0, v0x5b9a57116ef0_0;  1 drivers
v0x5b9a57114020_0 .var "write_addr_next", 7 0;
v0x5b9a57114100_0 .var "write_addr_reg", 7 0;
v0x5b9a571141e0_0 .net "write_addr_valid", 7 0, L_0x5b9a571182e0;  1 drivers
v0x5b9a571142c0_0 .var "write_burst_next", 1 0;
v0x5b9a571143a0_0 .var "write_burst_reg", 1 0;
v0x5b9a57114480_0 .var "write_count_next", 7 0;
v0x5b9a57114560_0 .var "write_count_reg", 7 0;
v0x5b9a57114640_0 .var "write_id_next", 7 0;
v0x5b9a57114720_0 .var "write_id_reg", 7 0;
v0x5b9a57114800_0 .var "write_size_next", 2 0;
v0x5b9a571148e0_0 .var "write_size_reg", 2 0;
v0x5b9a571149c0_0 .var "write_state_next", 1 0;
v0x5b9a57114aa0_0 .var "write_state_reg", 1 0;
E_0x5b9a5707a2d0/0 .event edge, v0x5b9a57113230_0, v0x5b9a57113550_0, v0x5b9a571139f0_0, v0x5b9a57113610_0;
E_0x5b9a5707a2d0/1 .event edge, v0x5b9a57113930_0, v0x5b9a57110bd0_0, v0x5b9a571105b0_0, v0x5b9a57110a10_0;
E_0x5b9a5707a2d0/2 .event edge, v0x5b9a57110d90_0, v0x5b9a57110850_0, v0x5b9a57110f50_0, v0x5b9a571117d0_0;
E_0x5b9a5707a2d0/3 .event edge, v0x5b9a57111af0_0, v0x5b9a57111470_0, v0x5b9a571110f0_0, v0x5b9a57111550_0;
E_0x5b9a5707a2d0/4 .event edge, v0x5b9a57111a10_0, v0x5b9a571112b0_0;
E_0x5b9a5707a2d0 .event/or E_0x5b9a5707a2d0/0, E_0x5b9a5707a2d0/1, E_0x5b9a5707a2d0/2, E_0x5b9a5707a2d0/3, E_0x5b9a5707a2d0/4;
E_0x5b9a5707ad90/0 .event edge, v0x5b9a57114720_0, v0x5b9a57114100_0, v0x5b9a57114560_0, v0x5b9a571148e0_0;
E_0x5b9a5707ad90/1 .event edge, v0x5b9a571143a0_0, v0x5b9a57112830_0, v0x5b9a57112c30_0, v0x5b9a57112910_0;
E_0x5b9a5707ad90/2 .event edge, v0x5b9a57114aa0_0, v0x5b9a57112290_0, v0x5b9a571125b0_0, v0x5b9a57111f30_0;
E_0x5b9a5707ad90/3 .event edge, v0x5b9a57111bb0_0, v0x5b9a57112010_0, v0x5b9a571124d0_0, v0x5b9a57111d70_0;
E_0x5b9a5707ad90/4 .event edge, v0x5b9a57113c40_0, v0x5b9a57113f60_0, v0x5b9a57112ab0_0;
E_0x5b9a5707ad90 .event/or E_0x5b9a5707ad90/0, E_0x5b9a5707ad90/1, E_0x5b9a5707ad90/2, E_0x5b9a5707ad90/3, E_0x5b9a5707ad90/4;
L_0x5b9a57116ff0 .part v0x5b9a57115bd0_0, 2, 6;
L_0x5b9a57117110 .concat [ 6 2 0 0], L_0x5b9a57116ff0, L_0x7c32029b7060;
L_0x5b9a57117280 .concat [ 8 2 0 0], L_0x5b9a57117110, L_0x7c32029b7018;
L_0x5b9a571173c0 .part L_0x5b9a57117280, 0, 8;
L_0x5b9a571174e0 .part v0x5b9a571153c0_0, 2, 6;
L_0x5b9a571175d0 .concat [ 6 2 0 0], L_0x5b9a571174e0, L_0x7c32029b70f0;
L_0x5b9a57117780 .concat [ 8 2 0 0], L_0x5b9a571175d0, L_0x7c32029b70a8;
L_0x5b9a571178c0 .part L_0x5b9a57117780, 0, 8;
L_0x5b9a57117a50 .part v0x5b9a571105b0_0, 2, 6;
L_0x5b9a57117af0 .concat [ 6 2 0 0], L_0x5b9a57117a50, L_0x7c32029b7180;
L_0x5b9a57117c90 .concat [ 8 2 0 0], L_0x5b9a57117af0, L_0x7c32029b7138;
L_0x5b9a57117d80 .part L_0x5b9a57117c90, 0, 8;
L_0x5b9a57117ee0 .part v0x5b9a57114100_0, 2, 6;
L_0x5b9a57117fb0 .concat [ 6 2 0 0], L_0x5b9a57117ee0, L_0x7c32029b7210;
L_0x5b9a571181a0 .concat [ 8 2 0 0], L_0x5b9a57117fb0, L_0x7c32029b71c8;
L_0x5b9a571182e0 .part L_0x5b9a571181a0, 0, 8;
L_0x5b9a571188b0 .reduce/nor v0x5b9a5710ffc0_0;
L_0x5b9a571189a0 .reduce/nor v0x5b9a5710ff00_0;
L_0x5b9a571194c0 .functor MUXZ 8, L_0x5b9a57117d80, L_0x5b9a571182e0, v0x5b9a5710ffc0_0, C4<>;
S_0x5b9a5710c590 .scope module, "pim_inst" "PIM_MODEL" 3 395, 4 1 0, S_0x5b9a570d1200;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "q";
    .port_info 1 /OUTPUT 32 "mac_out";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /INPUT 8 "addr";
    .port_info 4 /INPUT 256 "rwl";
    .port_info 5 /INPUT 1 "w_en";
    .port_info 6 /INPUT 1 "p_en";
    .port_info 7 /INPUT 1 "clk";
P_0x5b9a5710c790 .param/l "AWIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
P_0x5b9a5710c7d0 .param/l "DWIDTH" 0 4 3, +C4<00000000000000000000000000100000>;
P_0x5b9a5710c810 .param/l "PDEPTH" 0 4 6, +C4<0000000000000000000000000000000100000000>;
P_0x5b9a5710c850 .param/l "PIM_ADDR_BEGIN" 0 4 2, C4<00000000000000000000000000000000>;
P_0x5b9a5710c890 .param/l "PWIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
L_0x5b9a57118ca0 .functor BUFZ 32, v0x5b9a5710e2f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5b9a57118d10 .functor BUFZ 32, v0x5b9a5710dfb0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7c32029b7330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5b9a570c6a90_0 .net *"_ivl_13", 0 0, L_0x7c32029b7330;  1 drivers
L_0x7c32029b7378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5b9a570c74b0_0 .net *"_ivl_18", 0 0, L_0x7c32029b7378;  1 drivers
L_0x7c32029b73c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5b9a570c7e30_0 .net *"_ivl_23", 0 0, L_0x7c32029b73c0;  1 drivers
L_0x7c32029b7408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5b9a570c8140_0 .net *"_ivl_28", 0 0, L_0x7c32029b7408;  1 drivers
L_0x7c32029b7450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5b9a570c8ba0_0 .net *"_ivl_33", 0 0, L_0x7c32029b7450;  1 drivers
L_0x7c32029b72e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5b9a570c8f10_0 .net *"_ivl_8", 0 0, L_0x7c32029b72e8;  1 drivers
v0x5b9a5710cfd0 .array "acc_result", 31 0, 31 0;
v0x5b9a5710d490_0 .net "acc_result_0", 32 0, L_0x5b9a57118d80;  1 drivers
v0x5b9a5710d570_0 .net "acc_result_1", 32 0, L_0x5b9a57118e20;  1 drivers
v0x5b9a5710d650_0 .net "acc_result_2", 32 0, L_0x5b9a57118f10;  1 drivers
v0x5b9a5710d730_0 .net "acc_result_3", 32 0, L_0x5b9a57119060;  1 drivers
v0x5b9a5710d810_0 .net "acc_result_4", 32 0, L_0x5b9a571191e0;  1 drivers
v0x5b9a5710d8f0_0 .net "acc_result_5", 32 0, L_0x5b9a57119330;  1 drivers
v0x5b9a5710d9d0 .array "adc_out", 31 0, 31 0;
v0x5b9a5710da90_0 .net "addr", 7 0, L_0x5b9a571194c0;  1 drivers
v0x5b9a5710db70_0 .net "clk", 0 0, v0x5b9a57115060_0;  alias, 1 drivers
v0x5b9a5710dc30_0 .net "d", 31 0, v0x5b9a57116c10_0;  alias, 1 drivers
v0x5b9a5710dd10_0 .var/i "i", 31 0;
v0x5b9a5710ddf0_0 .var/i "j", 31 0;
v0x5b9a5710ded0_0 .net "mac_out", 31 0, L_0x5b9a57118d10;  alias, 1 drivers
v0x5b9a5710dfb0_0 .var "mac_out_reg", 31 0;
v0x5b9a5710e090 .array "mem", 255 0, 31 0;
v0x5b9a5710e150_0 .net "p_en", 0 0, L_0x5b9a57118ae0;  alias, 1 drivers
v0x5b9a5710e210_0 .net "q", 31 0, L_0x5b9a57118ca0;  alias, 1 drivers
v0x5b9a5710e2f0_0 .var "q_reg", 31 0;
v0x5b9a5710e3d0_0 .net "rwl", 255 0, v0x5b9a57110160_0;  1 drivers
v0x5b9a5710e4b0_0 .var "shift_cnt", 4 0;
v0x5b9a5710e590_0 .var "sum_acc_result", 31 0;
v0x5b9a5710e670_0 .net "w_en", 0 0, v0x5b9a5710ffc0_0;  1 drivers
v0x5b9a5710cfd0_0 .array/port v0x5b9a5710cfd0, 0;
v0x5b9a5710cfd0_1 .array/port v0x5b9a5710cfd0, 1;
v0x5b9a5710cfd0_2 .array/port v0x5b9a5710cfd0, 2;
E_0x5b9a57078f20/0 .event edge, v0x5b9a5710e590_0, v0x5b9a5710cfd0_0, v0x5b9a5710cfd0_1, v0x5b9a5710cfd0_2;
v0x5b9a5710cfd0_3 .array/port v0x5b9a5710cfd0, 3;
v0x5b9a5710cfd0_4 .array/port v0x5b9a5710cfd0, 4;
v0x5b9a5710cfd0_5 .array/port v0x5b9a5710cfd0, 5;
v0x5b9a5710cfd0_6 .array/port v0x5b9a5710cfd0, 6;
E_0x5b9a57078f20/1 .event edge, v0x5b9a5710cfd0_3, v0x5b9a5710cfd0_4, v0x5b9a5710cfd0_5, v0x5b9a5710cfd0_6;
v0x5b9a5710cfd0_7 .array/port v0x5b9a5710cfd0, 7;
v0x5b9a5710cfd0_8 .array/port v0x5b9a5710cfd0, 8;
v0x5b9a5710cfd0_9 .array/port v0x5b9a5710cfd0, 9;
v0x5b9a5710cfd0_10 .array/port v0x5b9a5710cfd0, 10;
E_0x5b9a57078f20/2 .event edge, v0x5b9a5710cfd0_7, v0x5b9a5710cfd0_8, v0x5b9a5710cfd0_9, v0x5b9a5710cfd0_10;
v0x5b9a5710cfd0_11 .array/port v0x5b9a5710cfd0, 11;
v0x5b9a5710cfd0_12 .array/port v0x5b9a5710cfd0, 12;
v0x5b9a5710cfd0_13 .array/port v0x5b9a5710cfd0, 13;
v0x5b9a5710cfd0_14 .array/port v0x5b9a5710cfd0, 14;
E_0x5b9a57078f20/3 .event edge, v0x5b9a5710cfd0_11, v0x5b9a5710cfd0_12, v0x5b9a5710cfd0_13, v0x5b9a5710cfd0_14;
v0x5b9a5710cfd0_15 .array/port v0x5b9a5710cfd0, 15;
v0x5b9a5710cfd0_16 .array/port v0x5b9a5710cfd0, 16;
v0x5b9a5710cfd0_17 .array/port v0x5b9a5710cfd0, 17;
v0x5b9a5710cfd0_18 .array/port v0x5b9a5710cfd0, 18;
E_0x5b9a57078f20/4 .event edge, v0x5b9a5710cfd0_15, v0x5b9a5710cfd0_16, v0x5b9a5710cfd0_17, v0x5b9a5710cfd0_18;
v0x5b9a5710cfd0_19 .array/port v0x5b9a5710cfd0, 19;
v0x5b9a5710cfd0_20 .array/port v0x5b9a5710cfd0, 20;
v0x5b9a5710cfd0_21 .array/port v0x5b9a5710cfd0, 21;
v0x5b9a5710cfd0_22 .array/port v0x5b9a5710cfd0, 22;
E_0x5b9a57078f20/5 .event edge, v0x5b9a5710cfd0_19, v0x5b9a5710cfd0_20, v0x5b9a5710cfd0_21, v0x5b9a5710cfd0_22;
v0x5b9a5710cfd0_23 .array/port v0x5b9a5710cfd0, 23;
v0x5b9a5710cfd0_24 .array/port v0x5b9a5710cfd0, 24;
v0x5b9a5710cfd0_25 .array/port v0x5b9a5710cfd0, 25;
v0x5b9a5710cfd0_26 .array/port v0x5b9a5710cfd0, 26;
E_0x5b9a57078f20/6 .event edge, v0x5b9a5710cfd0_23, v0x5b9a5710cfd0_24, v0x5b9a5710cfd0_25, v0x5b9a5710cfd0_26;
v0x5b9a5710cfd0_27 .array/port v0x5b9a5710cfd0, 27;
v0x5b9a5710cfd0_28 .array/port v0x5b9a5710cfd0, 28;
v0x5b9a5710cfd0_29 .array/port v0x5b9a5710cfd0, 29;
v0x5b9a5710cfd0_30 .array/port v0x5b9a5710cfd0, 30;
E_0x5b9a57078f20/7 .event edge, v0x5b9a5710cfd0_27, v0x5b9a5710cfd0_28, v0x5b9a5710cfd0_29, v0x5b9a5710cfd0_30;
v0x5b9a5710cfd0_31 .array/port v0x5b9a5710cfd0, 31;
E_0x5b9a57078f20/8 .event edge, v0x5b9a5710cfd0_31;
E_0x5b9a57078f20 .event/or E_0x5b9a57078f20/0, E_0x5b9a57078f20/1, E_0x5b9a57078f20/2, E_0x5b9a57078f20/3, E_0x5b9a57078f20/4, E_0x5b9a57078f20/5, E_0x5b9a57078f20/6, E_0x5b9a57078f20/7, E_0x5b9a57078f20/8;
E_0x5b9a5704ba70 .event edge, v0x5b9a5710e3d0_0;
L_0x5b9a57118d80 .concat [ 32 1 0 0], v0x5b9a5710cfd0_0, L_0x7c32029b72e8;
L_0x5b9a57118e20 .concat [ 32 1 0 0], v0x5b9a5710cfd0_1, L_0x7c32029b7330;
L_0x5b9a57118f10 .concat [ 32 1 0 0], v0x5b9a5710cfd0_2, L_0x7c32029b7378;
L_0x5b9a57119060 .concat [ 32 1 0 0], v0x5b9a5710cfd0_3, L_0x7c32029b73c0;
L_0x5b9a571191e0 .concat [ 32 1 0 0], v0x5b9a5710cfd0_4, L_0x7c32029b7408;
L_0x5b9a57119330 .concat [ 32 1 0 0], v0x5b9a5710cfd0_5, L_0x7c32029b7450;
    .scope S_0x5b9a5710c590;
T_1 ;
    %wait E_0x5b9a57078d90;
    %load/vec4 v0x5b9a5710e150_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x5b9a5710e670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x5b9a5710dc30_0;
    %load/vec4 v0x5b9a5710da90_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b9a5710e090, 0, 4;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x5b9a5710da90_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x5b9a5710e090, 4;
    %assign/vec4 v0x5b9a5710e2f0_0, 0;
T_1.3 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5b9a5710e4b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b9a5710dd10_0, 0, 32;
T_1.4 ;
    %load/vec4 v0x5b9a5710dd10_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_1.5, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x5b9a5710dd10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b9a5710cfd0, 0, 4;
    %load/vec4 v0x5b9a5710dd10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5b9a5710dd10_0, 0, 32;
    %jmp T_1.4;
T_1.5 ;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b9a5710dd10_0, 0, 32;
T_1.6 ;
    %load/vec4 v0x5b9a5710dd10_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_1.7, 5;
    %load/vec4 v0x5b9a5710e4b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_1.8, 8;
    %ix/getv/s 4, v0x5b9a5710dd10_0;
    %load/vec4a v0x5b9a5710d9d0, 4;
    %jmp/1 T_1.9, 8;
T_1.8 ; End of true expr.
    %ix/getv/s 4, v0x5b9a5710dd10_0;
    %load/vec4a v0x5b9a5710cfd0, 4;
    %ix/getv/s 4, v0x5b9a5710dd10_0;
    %load/vec4a v0x5b9a5710d9d0, 4;
    %ix/getv 4, v0x5b9a5710e4b0_0;
    %shiftl 4;
    %add;
    %jmp/0 T_1.9, 8;
 ; End of false expr.
    %blend;
T_1.9;
    %ix/getv/s 3, v0x5b9a5710dd10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b9a5710cfd0, 0, 4;
    %load/vec4 v0x5b9a5710dd10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5b9a5710dd10_0, 0, 32;
    %jmp T_1.6;
T_1.7 ;
    %load/vec4 v0x5b9a5710e4b0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x5b9a5710e4b0_0, 0;
T_1.1 ;
    %load/vec4 v0x5b9a5710e590_0;
    %assign/vec4 v0x5b9a5710dfb0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5b9a5710c590;
T_2 ;
    %wait E_0x5b9a5704ba70;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b9a5710dd10_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x5b9a5710dd10_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x5b9a5710dd10_0;
    %store/vec4a v0x5b9a5710d9d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b9a5710ddf0_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x5b9a5710ddf0_0;
    %pad/s 40;
    %cmpi/s 256, 0, 40;
    %jmp/0xz T_2.3, 5;
    %ix/getv/s 4, v0x5b9a5710dd10_0;
    %load/vec4a v0x5b9a5710d9d0, 4;
    %pushi/vec4 0, 0, 33;
    %load/vec4 v0x5b9a5710ddf0_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5b9a5710e090, 4;
    %load/vec4 v0x5b9a5710dd10_0;
    %part/s 1;
    %pad/u 32;
    %load/vec4 v0x5b9a5710e3d0_0;
    %load/vec4 v0x5b9a5710ddf0_0;
    %part/s 1;
    %pad/u 32;
    %and;
    %add;
    %ix/getv/s 4, v0x5b9a5710dd10_0;
    %store/vec4a v0x5b9a5710d9d0, 4, 0;
    %load/vec4 v0x5b9a5710ddf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5b9a5710ddf0_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %load/vec4 v0x5b9a5710dd10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5b9a5710dd10_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5b9a5710c590;
T_3 ;
    %wait E_0x5b9a57078f20;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b9a5710e590_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b9a5710dd10_0, 0, 32;
T_3.0 ;
    %load/vec4 v0x5b9a5710dd10_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.1, 5;
    %load/vec4 v0x5b9a5710e590_0;
    %ix/getv/s 4, v0x5b9a5710dd10_0;
    %load/vec4a v0x5b9a5710cfd0, 4;
    %load/vec4 v0x5b9a5710dd10_0;
    %ix/vec4 4;
    %shiftl 4;
    %add;
    %store/vec4 v0x5b9a5710e590_0, 0, 32;
    %load/vec4 v0x5b9a5710dd10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5b9a5710dd10_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5b9a570d1200;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b9a57110f50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5b9a57114aa0_0, 0, 2;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5b9a57110bd0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5b9a571105b0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5b9a57110a10_0, 0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5b9a57110d90_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5b9a57110850_0, 0, 2;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5b9a57114720_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5b9a57114100_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5b9a57114560_0, 0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5b9a571148e0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5b9a571143a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b9a57112410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b9a57113dc0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5b9a57112830_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b9a57112c30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b9a57111950_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5b9a57113230_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b9a57112eb0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b9a57113550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b9a571139f0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5b9a57113150_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b9a57112dd0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b9a57113490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b9a57113930_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x5b9a570d1200;
T_5 ;
    %end;
    .thread T_5;
    .scope S_0x5b9a570d1200;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b9a5710fbd0_0, 0, 32;
T_6.0 ;
    %load/vec4 v0x5b9a5710fbd0_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v0x5b9a5710fbd0_0;
    %store/vec4 v0x5b9a5710fc90_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x5b9a5710fc90_0;
    %load/vec4 v0x5b9a5710fbd0_0;
    %addi 8, 0, 32;
    %cmp/s;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x5b9a5710fc90_0;
    %store/vec4a v0x5b9a5710fe60, 4, 0;
    %load/vec4 v0x5b9a5710fc90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5b9a5710fc90_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %load/vec4 v0x5b9a5710fbd0_0;
    %addi 8, 0, 32;
    %store/vec4 v0x5b9a5710fbd0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_0x5b9a570d1200;
T_7 ;
    %wait E_0x5b9a5707ad90;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5b9a571149c0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b9a5710ffc0_0, 0, 1;
    %load/vec4 v0x5b9a57114720_0;
    %store/vec4 v0x5b9a57114640_0, 0, 8;
    %load/vec4 v0x5b9a57114100_0;
    %store/vec4 v0x5b9a57114020_0, 0, 8;
    %load/vec4 v0x5b9a57114560_0;
    %store/vec4 v0x5b9a57114480_0, 0, 8;
    %load/vec4 v0x5b9a571148e0_0;
    %store/vec4 v0x5b9a57114800_0, 0, 3;
    %load/vec4 v0x5b9a571143a0_0;
    %store/vec4 v0x5b9a571142c0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b9a57112350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b9a57113d00_0, 0, 1;
    %load/vec4 v0x5b9a57112830_0;
    %store/vec4 v0x5b9a57112750_0, 0, 8;
    %load/vec4 v0x5b9a57112c30_0;
    %load/vec4 v0x5b9a57112910_0;
    %nor/r;
    %and;
    %store/vec4 v0x5b9a57112b70_0, 0, 1;
    %load/vec4 v0x5b9a57114aa0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %jmp T_7.3;
T_7.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b9a57112350_0, 0, 1;
    %load/vec4 v0x5b9a57112290_0;
    %load/vec4 v0x5b9a571125b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x5b9a57111f30_0;
    %store/vec4 v0x5b9a57114640_0, 0, 8;
    %load/vec4 v0x5b9a57111bb0_0;
    %store/vec4 v0x5b9a57114020_0, 0, 8;
    %load/vec4 v0x5b9a57112010_0;
    %store/vec4 v0x5b9a57114480_0, 0, 8;
    %load/vec4 v0x5b9a571124d0_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_7.6, 8;
    %load/vec4 v0x5b9a571124d0_0;
    %pad/u 32;
    %jmp/1 T_7.7, 8;
T_7.6 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_7.7, 8;
 ; End of false expr.
    %blend;
T_7.7;
    %pad/u 3;
    %store/vec4 v0x5b9a57114800_0, 0, 3;
    %load/vec4 v0x5b9a57111d70_0;
    %store/vec4 v0x5b9a571142c0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b9a57112350_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b9a57113d00_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5b9a571149c0_0, 0, 2;
    %jmp T_7.5;
T_7.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5b9a571149c0_0, 0, 2;
T_7.5 ;
    %jmp T_7.3;
T_7.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b9a57113d00_0, 0, 1;
    %load/vec4 v0x5b9a57113c40_0;
    %load/vec4 v0x5b9a57113f60_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.8, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b9a5710ffc0_0, 0, 1;
    %load/vec4 v0x5b9a571143a0_0;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_7.10, 4;
    %load/vec4 v0x5b9a57114100_0;
    %pushi/vec4 1, 0, 8;
    %ix/getv 4, v0x5b9a571148e0_0;
    %shiftl 4;
    %add;
    %store/vec4 v0x5b9a57114020_0, 0, 8;
T_7.10 ;
    %load/vec4 v0x5b9a57114560_0;
    %subi 1, 0, 8;
    %store/vec4 v0x5b9a57114480_0, 0, 8;
    %load/vec4 v0x5b9a57114560_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_7.12, 5;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5b9a571149c0_0, 0, 2;
    %jmp T_7.13;
T_7.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b9a57113d00_0, 0, 1;
    %load/vec4 v0x5b9a57112910_0;
    %flag_set/vec4 8;
    %load/vec4 v0x5b9a57112ab0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_7.14, 9;
    %load/vec4 v0x5b9a57114720_0;
    %store/vec4 v0x5b9a57112750_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b9a57112b70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b9a57112350_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5b9a571149c0_0, 0, 2;
    %jmp T_7.15;
T_7.14 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5b9a571149c0_0, 0, 2;
T_7.15 ;
T_7.13 ;
    %jmp T_7.9;
T_7.8 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5b9a571149c0_0, 0, 2;
T_7.9 ;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x5b9a57112910_0;
    %flag_set/vec4 8;
    %load/vec4 v0x5b9a57112ab0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_7.16, 9;
    %load/vec4 v0x5b9a57114720_0;
    %store/vec4 v0x5b9a57112750_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b9a57112b70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b9a57112350_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5b9a571149c0_0, 0, 2;
    %jmp T_7.17;
T_7.16 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5b9a571149c0_0, 0, 2;
T_7.17 ;
    %jmp T_7.3;
T_7.3 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5b9a570d1200;
T_8 ;
    %wait E_0x5b9a57078d90;
    %load/vec4 v0x5b9a57111030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b9a57112410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b9a57113dc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b9a57112c30_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5b9a57114aa0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5b9a571149c0_0;
    %assign/vec4 v0x5b9a57114aa0_0, 0;
    %load/vec4 v0x5b9a57114640_0;
    %assign/vec4 v0x5b9a57114720_0, 0;
    %load/vec4 v0x5b9a57114020_0;
    %assign/vec4 v0x5b9a57114100_0, 0;
    %load/vec4 v0x5b9a57114480_0;
    %assign/vec4 v0x5b9a57114560_0, 0;
    %load/vec4 v0x5b9a57114800_0;
    %assign/vec4 v0x5b9a571148e0_0, 0;
    %load/vec4 v0x5b9a571142c0_0;
    %assign/vec4 v0x5b9a571143a0_0, 0;
    %load/vec4 v0x5b9a57112350_0;
    %assign/vec4 v0x5b9a57112410_0, 0;
    %load/vec4 v0x5b9a57113d00_0;
    %assign/vec4 v0x5b9a57113dc0_0, 0;
    %load/vec4 v0x5b9a57112750_0;
    %assign/vec4 v0x5b9a57112830_0, 0;
    %load/vec4 v0x5b9a57112b70_0;
    %assign/vec4 v0x5b9a57112c30_0, 0;
    %load/vec4 v0x5b9a5710ffc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b9a5710fbd0_0, 0, 32;
T_8.4 ;
    %load/vec4 v0x5b9a5710fbd0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_8.5, 5;
    %load/vec4 v0x5b9a57113e80_0;
    %load/vec4 v0x5b9a5710fbd0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %load/vec4 v0x5b9a57113ab0_0;
    %load/vec4 v0x5b9a5710fbd0_0;
    %muli 8, 0, 32;
    %part/s 8;
    %ix/getv 4, v0x5b9a571141e0_0;
    %flag_mov 8, 4;
    %load/vec4 v0x5b9a5710fbd0_0;
    %muli 8, 0, 32;
    %ix/vec4/s 5;
    %flag_or 8, 4;
    %ix/load 6, 0, 0; Constant delay
    %ix/mov 3, 4;
    %flag_mov 4, 8;
    %assign/vec4/a/d v0x5b9a5710fe60, 5, 6;
T_8.6 ;
    %load/vec4 v0x5b9a5710fbd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5b9a5710fbd0_0, 0, 32;
    %jmp T_8.4;
T_8.5 ;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5b9a570d1200;
T_9 ;
    %wait E_0x5b9a5707a2d0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b9a57110e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b9a5710ff00_0, 0, 1;
    %load/vec4 v0x5b9a57113230_0;
    %store/vec4 v0x5b9a57113070_0, 0, 8;
    %load/vec4 v0x5b9a57113550_0;
    %store/vec4 v0x5b9a571133d0_0, 0, 1;
    %load/vec4 v0x5b9a571139f0_0;
    %load/vec4 v0x5b9a57113610_0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5b9a57113930_0;
    %nor/r;
    %and;
    %or;
    %nor/r;
    %and;
    %store/vec4 v0x5b9a57113870_0, 0, 1;
    %load/vec4 v0x5b9a57110bd0_0;
    %store/vec4 v0x5b9a57110af0_0, 0, 8;
    %load/vec4 v0x5b9a571105b0_0;
    %store/vec4 v0x5b9a57110300_0, 0, 8;
    %load/vec4 v0x5b9a57110a10_0;
    %store/vec4 v0x5b9a57110930_0, 0, 8;
    %load/vec4 v0x5b9a57110d90_0;
    %store/vec4 v0x5b9a57110cb0_0, 0, 3;
    %load/vec4 v0x5b9a57110850_0;
    %store/vec4 v0x5b9a57110770_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b9a57111890_0, 0, 1;
    %load/vec4 v0x5b9a57110f50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %jmp T_9.2;
T_9.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b9a57111890_0, 0, 1;
    %load/vec4 v0x5b9a571117d0_0;
    %load/vec4 v0x5b9a57111af0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.3, 8;
    %load/vec4 v0x5b9a57111470_0;
    %store/vec4 v0x5b9a57110af0_0, 0, 8;
    %load/vec4 v0x5b9a571110f0_0;
    %store/vec4 v0x5b9a57110300_0, 0, 8;
    %load/vec4 v0x5b9a57111550_0;
    %store/vec4 v0x5b9a57110930_0, 0, 8;
    %load/vec4 v0x5b9a57111a10_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_9.5, 8;
    %load/vec4 v0x5b9a57111a10_0;
    %pad/u 32;
    %jmp/1 T_9.6, 8;
T_9.5 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_9.6, 8;
 ; End of false expr.
    %blend;
T_9.6;
    %pad/u 3;
    %store/vec4 v0x5b9a57110cb0_0, 0, 3;
    %load/vec4 v0x5b9a571112b0_0;
    %store/vec4 v0x5b9a57110770_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b9a57111890_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b9a57110e70_0, 0, 1;
    %jmp T_9.4;
T_9.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b9a57110e70_0, 0, 1;
T_9.4 ;
    %jmp T_9.2;
T_9.1 ;
    %load/vec4 v0x5b9a57113610_0;
    %flag_set/vec4 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5b9a57113930_0;
    %nor/r;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x5b9a571139f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0xz  T_9.7, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b9a5710ff00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b9a57113870_0, 0, 1;
    %load/vec4 v0x5b9a57110bd0_0;
    %store/vec4 v0x5b9a57113070_0, 0, 8;
    %load/vec4 v0x5b9a57110a10_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x5b9a571133d0_0, 0, 1;
    %load/vec4 v0x5b9a57110850_0;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_9.9, 4;
    %load/vec4 v0x5b9a571105b0_0;
    %pushi/vec4 1, 0, 8;
    %ix/getv 4, v0x5b9a57110d90_0;
    %shiftl 4;
    %add;
    %store/vec4 v0x5b9a57110300_0, 0, 8;
T_9.9 ;
    %load/vec4 v0x5b9a57110a10_0;
    %subi 1, 0, 8;
    %store/vec4 v0x5b9a57110930_0, 0, 8;
    %load/vec4 v0x5b9a57110a10_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_9.11, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b9a57110e70_0, 0, 1;
    %jmp T_9.12;
T_9.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b9a57111890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b9a57110e70_0, 0, 1;
T_9.12 ;
    %jmp T_9.8;
T_9.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b9a57110e70_0, 0, 1;
T_9.8 ;
    %jmp T_9.2;
T_9.2 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x5b9a570d1200;
T_10 ;
    %wait E_0x5b9a57078d90;
    %load/vec4 v0x5b9a57111030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b9a57111950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b9a571139f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b9a57113930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b9a57110f50_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x5b9a57110e70_0;
    %assign/vec4 v0x5b9a57110f50_0, 0;
    %load/vec4 v0x5b9a57110af0_0;
    %assign/vec4 v0x5b9a57110bd0_0, 0;
    %load/vec4 v0x5b9a57110300_0;
    %assign/vec4 v0x5b9a571105b0_0, 0;
    %load/vec4 v0x5b9a57110930_0;
    %assign/vec4 v0x5b9a57110a10_0, 0;
    %load/vec4 v0x5b9a57110cb0_0;
    %assign/vec4 v0x5b9a57110d90_0, 0;
    %load/vec4 v0x5b9a57110770_0;
    %assign/vec4 v0x5b9a57110850_0, 0;
    %load/vec4 v0x5b9a57111890_0;
    %assign/vec4 v0x5b9a57111950_0, 0;
    %load/vec4 v0x5b9a57113070_0;
    %assign/vec4 v0x5b9a57113230_0, 0;
    %load/vec4 v0x5b9a571133d0_0;
    %assign/vec4 v0x5b9a57113550_0, 0;
    %load/vec4 v0x5b9a57113870_0;
    %assign/vec4 v0x5b9a571139f0_0, 0;
    %load/vec4 v0x5b9a5710ff00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x5b9a57110230_0;
    %assign/vec4 v0x5b9a57112eb0_0, 0;
T_10.2 ;
    %load/vec4 v0x5b9a57113930_0;
    %nor/r;
    %flag_set/vec4 8;
    %load/vec4 v0x5b9a57113610_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_10.4, 9;
    %load/vec4 v0x5b9a57113230_0;
    %assign/vec4 v0x5b9a57113150_0, 0;
    %load/vec4 v0x5b9a57112eb0_0;
    %assign/vec4 v0x5b9a57112dd0_0, 0;
    %load/vec4 v0x5b9a57113550_0;
    %assign/vec4 v0x5b9a57113490_0, 0;
    %load/vec4 v0x5b9a571139f0_0;
    %assign/vec4 v0x5b9a57113930_0, 0;
T_10.4 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5b9a570d1200;
T_11 ;
    %wait E_0x5b9a57078d90;
    %load/vec4 v0x5b9a57111030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x5b9a57110160_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b9a5710fbd0_0, 0, 32;
T_11.2 ;
    %load/vec4 v0x5b9a5710fbd0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_11.3, 5;
    %vpi_func 3 412 "$random" 32 {0 0 0};
    %pushi/vec4 2, 0, 32;
    %mod/s;
    %pad/s 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x5b9a5710fbd0_0;
    %assign/vec4/off/d v0x5b9a57110160_0, 4, 5;
    %load/vec4 v0x5b9a5710fbd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5b9a5710fbd0_0, 0, 32;
    %jmp T_11.2;
T_11.3 ;
T_11.1 ;
    %load/vec4 v0x5b9a5710ffc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %vpi_call 3 419 "$display", "Writing data %h to address %h", v0x5b9a57113ab0_0, v0x5b9a571141e0_0 {0 0 0};
T_11.4 ;
    %load/vec4 v0x5b9a5710ff00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %vpi_call 3 425 "$display", "Reading data %h(q), %h(rdata) from address %h", v0x5b9a57110230_0, v0x5b9a57112cf0_0, v0x5b9a57110690_0 {0 0 0};
T_11.6 ;
    %load/vec4 v0x5b9a57110090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.8, 8;
    %vpi_call 3 430 "$display", "---- Operation ----" {0 0 0};
    %vpi_call 3 431 "$display", "p_en:%h, w_en:%h", v0x5b9a57110090_0, v0x5b9a5710ffc0_0 {0 0 0};
    %vpi_call 3 432 "$display", "input: %h, mac_out:%h\012", v0x5b9a57113ab0_0, v0x5b9a5710fd70_0 {0 0 0};
    %jmp T_11.9;
T_11.8 ;
    %load/vec4 v0x5b9a5710ffc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.10, 8;
    %vpi_call 3 436 "$display", "==== Writing ====" {0 0 0};
    %vpi_call 3 437 "$display", "p_en:%d, w_en:%h, s_axi_wdata:%h\012", v0x5b9a57110090_0, v0x5b9a5710ffc0_0, v0x5b9a57113ab0_0 {0 0 0};
    %jmp T_11.11;
T_11.10 ;
    %vpi_call 3 440 "$display", "~~~~ Reading ~~~~" {0 0 0};
    %vpi_call 3 441 "$display", "p_en:%d, w_en:%h, s_axi_rdata:%h\012", v0x5b9a57110090_0, v0x5b9a5710ffc0_0, v0x5b9a57112cf0_0 {0 0 0};
T_11.11 ;
T_11.9 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x5b9a570d2370;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b9a57115060_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b9a57115320_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0x5b9a570d2370;
T_13 ;
    %delay 5000, 0;
    %load/vec4 v0x5b9a57115060_0;
    %inv;
    %store/vec4 v0x5b9a57115060_0, 0, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_0x5b9a570d2370;
T_14 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5b9a57115e40_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5b9a57115bd0_0, 0, 8;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x5b9a57115f10_0, 0, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5b9a57116250_0, 0, 3;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5b9a57115ca0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b9a57115fe0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5b9a57115d70_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5b9a571160b0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b9a57116320_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b9a57116c10_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5b9a57116e20_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b9a57116cb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b9a57116ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b9a571164c0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5b9a57115620_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5b9a571153c0_0, 0, 8;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x5b9a571156f0_0, 0, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5b9a57115a30_0, 0, 3;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5b9a571154b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b9a571157c0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5b9a57115550_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5b9a57115890_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b9a57115b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b9a571169a0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b9a57115320_0, 0, 1;
    %fork TD_tb_axi_pim.test_burst_write_and_read, S_0x5b9a570d4a00;
    %join;
    %vpi_call 2 146 "$finish" {0 0 0};
    %end;
    .thread T_14;
    .scope S_0x5b9a570d2370;
T_15 ;
    %vpi_call 2 210 "$dumpvars", 32'sb00000000000000000000000000000010, S_0x5b9a570d1200 {0 0 0};
    %vpi_call 2 211 "$dumpfile", "axi_pim.vcd" {0 0 0};
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "./tb_axi_pim.v";
    "./axi_pim.v";
    "./PIM_MODEL.v";
