<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2020.05.27.13:14:35"
 outputDirectory="C:/Git/ArrowESC/Cyclone10GX_Rev2_Demo/ip/mcu_subsystem/spi/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone 10 GX"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="10CX220YF780I5G"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="5"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="clk" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="reset" kind="reset" start="0">
   <property name="associatedClock" value="clk" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port name="reset_n" direction="input" role="reset_n" width="1" />
  </interface>
  <interface name="spi_control_port" kind="avalon" start="0">
   <property name="addressAlignment" value="NATIVE" />
   <property name="addressGroup" value="0" />
   <property name="addressSpan" value="8" />
   <property name="addressUnits" value="WORDS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <property name="bitsPerSymbol" value="8" />
   <property name="bridgedAddressOffset" value="0" />
   <property name="bridgesToMaster" value="" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="explicitAddressSpan" value="0" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isFlash" value="false" />
   <property name="isMemoryDevice" value="false" />
   <property name="isNonVolatileStorage" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maximumPendingReadTransactions" value="0" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumReadLatency" value="1" />
   <property name="minimumResponseLatency" value="1" />
   <property name="minimumUninterruptedRunLength" value="1" />
   <property name="prSafe" value="false" />
   <property name="printableDevice" value="false" />
   <property name="readLatency" value="0" />
   <property name="readWaitStates" value="1" />
   <property name="readWaitTime" value="1" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="transparentBridge" value="false" />
   <property name="waitrequestAllowance" value="0" />
   <property name="wellBehavedWaitrequest" value="false" />
   <property name="writeLatency" value="0" />
   <property name="writeWaitStates" value="1" />
   <property name="writeWaitTime" value="1" />
   <port name="data_from_cpu" direction="input" role="writedata" width="16" />
   <port name="data_to_cpu" direction="output" role="readdata" width="16" />
   <port name="mem_addr" direction="input" role="address" width="3" />
   <port name="read_n" direction="input" role="read_n" width="1" />
   <port name="spi_select" direction="input" role="chipselect" width="1" />
   <port name="write_n" direction="input" role="write_n" width="1" />
  </interface>
  <interface name="irq" kind="interrupt" start="0">
   <property name="associatedAddressablePoint" value="spi.spi_control_port" />
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <property name="bridgedReceiverOffset" value="0" />
   <property name="bridgesToReceiver" value="" />
   <property name="irqScheme" value="NONE" />
   <port name="irq" direction="output" role="irq" width="1" />
  </interface>
  <interface name="external" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="MISO" direction="input" role="MISO" width="1" />
   <port name="MOSI" direction="output" role="MOSI" width="1" />
   <port name="SCLK" direction="output" role="SCLK" width="1" />
   <port name="SS_n" direction="output" role="SS_n" width="8" />
  </interface>
 </perimeter>
 <entity kind="spi" version="1.0" name="spi">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="0" />
  <parameter name="AUTO_DEVICE" value="10CX220YF780I5G" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone 10 GX" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="5" />
  <generatedFiles>
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\spi\synth\spi.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\spi\synth\spi.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file path="C:/Git/ArrowESC/Cyclone10GX_Rev2_Demo/ip/mcu_subsystem/spi.ip" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/sopc_builder_ip/altera_avalon_spi/altera_avalon_spi_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Info" culprit="spi">"Generating: spi"</message>
   <message level="Info" culprit="spi">"Generating: spi_altera_avalon_spi_181_aicge3i"</message>
   <message level="Info" culprit="spi">Starting RTL generation for module 'spi_altera_avalon_spi_181_aicge3i'</message>
   <message level="Info" culprit="spi">  Generation command is [exec C:/intelFPGA_pro/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelFPGA_pro/18.1/quartus/bin64/perl/lib -I C:/intelFPGA_pro/18.1/quartus/sopc_builder/bin/europa -I C:/intelFPGA_pro/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelFPGA_pro/18.1/quartus/sopc_builder/bin -I C:/intelFPGA_pro/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelFPGA_pro/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- C:/intelFPGA_pro/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=spi_altera_avalon_spi_181_aicge3i --dir=C:/Users/a90282/AppData/Local/Temp/1/alt8409_8055953210405848495.dir/0002_spi_gen/ --quartus_dir=C:/intelFPGA_pro/18.1/quartus --verilog --config=C:/Users/a90282/AppData/Local/Temp/1/alt8409_8055953210405848495.dir/0002_spi_gen//spi_altera_avalon_spi_181_aicge3i_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="spi">Done RTL generation for module 'spi_altera_avalon_spi_181_aicge3i'</message>
  </messages>
 </entity>
 <entity
   kind="altera_avalon_spi"
   version="18.1"
   name="spi_altera_avalon_spi_181_aicge3i">
  <parameter name="legacySignalsAllow" value="false" />
  <parameter name="insertSync" value="false" />
  <parameter name="targetClockRate" value="128000" />
  <parameter name="disableAvalonFlowControl" value="false" />
  <parameter name="avalonSpec" value="2.0" />
  <parameter name="clockPolarity" value="0" />
  <parameter name="insertDelayBetweenSlaveSelectAndSClk" value="false" />
  <parameter name="actualClockRate" value="127811.0" />
  <parameter name="clockPhase" value="0" />
  <parameter name="masterSPI" value="true" />
  <parameter name="slaveDataBusWidth" value="16" />
  <parameter name="numberOfSlaves" value="8" />
  <parameter name="syncRegDepth" value="2" />
  <parameter name="actualSlaveSelectToSClkDelay" value="0.0" />
  <parameter name="inputClockRate" value="125000000" />
  <parameter name="dataWidth" value="8" />
  <parameter name="targetSlaveSelectToSClkDelay" value="0.0" />
  <parameter name="lsbOrderedFirst" value="false" />
  <generatedFiles>
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\spi\altera_avalon_spi_181\synth\spi_altera_avalon_spi_181_aicge3i.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\spi\altera_avalon_spi_181\synth\spi_altera_avalon_spi_181_aicge3i.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/sopc_builder_ip/altera_avalon_spi/altera_avalon_spi_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="spi" as="spi" />
  <messages>
   <message level="Info" culprit="spi">"Generating: spi_altera_avalon_spi_181_aicge3i"</message>
   <message level="Info" culprit="spi">Starting RTL generation for module 'spi_altera_avalon_spi_181_aicge3i'</message>
   <message level="Info" culprit="spi">  Generation command is [exec C:/intelFPGA_pro/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelFPGA_pro/18.1/quartus/bin64/perl/lib -I C:/intelFPGA_pro/18.1/quartus/sopc_builder/bin/europa -I C:/intelFPGA_pro/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelFPGA_pro/18.1/quartus/sopc_builder/bin -I C:/intelFPGA_pro/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelFPGA_pro/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- C:/intelFPGA_pro/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=spi_altera_avalon_spi_181_aicge3i --dir=C:/Users/a90282/AppData/Local/Temp/1/alt8409_8055953210405848495.dir/0002_spi_gen/ --quartus_dir=C:/intelFPGA_pro/18.1/quartus --verilog --config=C:/Users/a90282/AppData/Local/Temp/1/alt8409_8055953210405848495.dir/0002_spi_gen//spi_altera_avalon_spi_181_aicge3i_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="spi">Done RTL generation for module 'spi_altera_avalon_spi_181_aicge3i'</message>
  </messages>
 </entity>
</deploy>
