0.6
2019.2
Nov  6 2019
21:57:16
E:/Dev/dev-git/digital-system-design-verilog/design_practice/7week/7week/7week.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
E:/Dev/dev-git/digital-system-design-verilog/design_practice/7week/7week/7week.srcs/sim_1/new/tb_seq_detector.v,1745322566,verilog,,,,tb_seq_detector,,,,,,,,
E:/Dev/dev-git/digital-system-design-verilog/design_practice/7week/7week/7week.srcs/sources_1/new/seq_detector.v,1745321010,verilog,,E:/Dev/dev-git/digital-system-design-verilog/design_practice/7week/7week/7week.srcs/sim_1/new/tb_seq_detector.v,,seq_detector,,,,,,,,
