

================================================================
== Vivado HLS Report for 'down_sample'
================================================================
* Date:           Fri Nov 13 14:25:13 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        down_sample_proj
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160t-fbg484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.506 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    16388|    16388| 81.940 us | 81.940 us |  16388|  16388|   none  |
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |    16386|    16386|         4|          1|          1|  16384|    yes   |
        +----------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     406|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        0|      -|      32|      16|    0|
|Multiplexer      |        -|      -|       -|     116|    -|
|Register         |        0|      -|     386|      64|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     418|     602|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      650|    600|  202800|  101400|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +-------------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |          Memory         |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |hw_input_stencil_hw_s_U  |down_sample_hw_inbkb  |        0|  32|  16|    0|    62|   16|     1|          992|
    +-------------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                    |                      |        0|  32|  16|    0|    62|   16|     1|          992|
    +-------------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln121_fu_313_p2               |     +    |      0|  0|  39|           1|          32|
    |add_ln31_1_fu_402_p2              |     +    |      0|  0|  23|          16|          16|
    |add_ln31_fu_397_p2                |     +    |      0|  0|  16|          16|          16|
    |add_ln407_fu_202_p2               |     +    |      0|  0|  22|           1|          15|
    |add_ln408_1_fu_345_p2             |     +    |      0|  0|  21|          14|           1|
    |addr_fu_301_p2                    |     +    |      0|  0|  39|           6|          32|
    |c2_fu_251_p2                      |     +    |      0|  0|  15|           1|           7|
    |c3_fu_339_p2                      |     +    |      0|  0|  15|           7|           1|
    |p_393_fu_407_p2                   |     +    |      0|  0|  16|          16|          16|
    |and_ln408_fu_245_p2               |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter3  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln106_fu_362_p2              |   icmp   |      0|  0|  18|          32|           6|
    |icmp_ln121_fu_307_p2              |   icmp   |      0|  0|  18|          32|           6|
    |icmp_ln407_fu_196_p2              |   icmp   |      0|  0|  13|          15|          16|
    |icmp_ln408_fu_213_p2              |   icmp   |      0|  0|  13|          14|          13|
    |icmp_ln409_fu_239_p2              |   icmp   |      0|  0|  11|           7|           8|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |or_ln408_1_fu_257_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln408_fu_227_p2                |    or    |      0|  0|   2|           1|           1|
    |or_ln412_fu_333_p2                |    or    |      0|  0|   2|           1|           1|
    |hw_input_stencil_hw_3_fu_319_p3   |  select  |      0|  0|  32|           1|           1|
    |select_ln106_fu_367_p3            |  select  |      0|  0|  32|           1|          32|
    |select_ln408_1_fu_263_p3          |  select  |      0|  0|   7|           1|           1|
    |select_ln408_2_fu_281_p3          |  select  |      0|  0|   2|           1|           1|
    |select_ln408_3_fu_289_p3          |  select  |      0|  0|   7|           1|           7|
    |select_ln408_4_fu_351_p3          |  select  |      0|  0|  14|           1|           1|
    |select_ln408_fu_219_p3            |  select  |      0|  0|   7|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |xor_ln408_fu_233_p2               |    xor   |      0|  0|   2|           1|           2|
    |xor_ln412_1_fu_327_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln412_2_fu_275_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln412_fu_190_p2               |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 406|         199|         247|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |addr_2_reg_157                           |   9|          2|   32|         64|
    |ap_NS_fsm                                |  17|          4|    1|          4|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3                  |   9|          2|    1|          2|
    |ap_phi_mux_addr_2_phi_fu_161_p4          |   9|          2|   32|         64|
    |ap_sig_allocacmp_p_Val2_1_load           |   9|          2|   16|         32|
    |c2_0_reg_146                             |   9|          2|    7|         14|
    |c3_0_reg_169                             |   9|          2|    7|         14|
    |hw_output_stencil_values_V_val_V_blk_n   |   9|          2|    1|          2|
    |indvar_flatten23_reg_124                 |   9|          2|   15|         30|
    |indvar_flatten_reg_135                   |   9|          2|   14|         28|
    |input_copy_stencil_values_V_val_V_blk_n  |   9|          2|    1|          2|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 116|         26|  128|        258|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |addr_2_reg_157                  |  32|   0|   32|          0|
    |addr_reg_465                    |  32|   0|   32|          0|
    |ap_CS_fsm                       |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3         |   1|   0|    1|          0|
    |c2_0_reg_146                    |   7|   0|    7|          0|
    |c3_0_reg_169                    |   7|   0|    7|          0|
    |hw_input_stencil_1_2_1_reg_446  |  16|   0|   16|          0|
    |hw_input_stencil_1_2_fu_76      |  16|   0|   16|          0|
    |hw_input_stencil_hw_3_reg_471   |  32|   0|   32|          0|
    |icmp_ln407_reg_451              |   1|   0|    1|          0|
    |indvar_flatten23_reg_124        |  15|   0|   15|          0|
    |indvar_flatten_reg_135          |  14|   0|   14|          0|
    |or_ln412_reg_476                |   1|   0|    1|          0|
    |p_Val2_1_fu_80                  |  16|   0|   16|          0|
    |p_Val2_1_load_1_reg_490         |  16|   0|   16|          0|
    |p_Val2_s_fu_72                  |  16|   0|   16|          0|
    |p_s_reg_505                     |  14|   0|   14|          0|
    |tmp_val_V_reg_495               |  16|   0|   16|          0|
    |icmp_ln407_reg_451              |  64|  32|    1|          0|
    |or_ln412_reg_476                |  64|  32|    1|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 386|  64|  260|          0|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------------+-----+-----+------------+-----------------------------------+--------------+
|                 RTL Ports                 | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+-------------------------------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk                                     |  in |    1| ap_ctrl_hs |            down_sample            | return value |
|ap_rst                                     |  in |    1| ap_ctrl_hs |            down_sample            | return value |
|ap_start                                   |  in |    1| ap_ctrl_hs |            down_sample            | return value |
|ap_done                                    | out |    1| ap_ctrl_hs |            down_sample            | return value |
|ap_idle                                    | out |    1| ap_ctrl_hs |            down_sample            | return value |
|ap_ready                                   | out |    1| ap_ctrl_hs |            down_sample            | return value |
|input_copy_stencil_values_V_val_V_dout     |  in |   16|   ap_fifo  | input_copy_stencil_values_V_val_V |    pointer   |
|input_copy_stencil_values_V_val_V_empty_n  |  in |    1|   ap_fifo  | input_copy_stencil_values_V_val_V |    pointer   |
|input_copy_stencil_values_V_val_V_read     | out |    1|   ap_fifo  | input_copy_stencil_values_V_val_V |    pointer   |
|hw_output_stencil_values_V_val_V_din       | out |   16|   ap_fifo  |  hw_output_stencil_values_V_val_V |    pointer   |
|hw_output_stencil_values_V_val_V_full_n    |  in |    1|   ap_fifo  |  hw_output_stencil_values_V_val_V |    pointer   |
|hw_output_stencil_values_V_val_V_write     | out |    1|   ap_fifo  |  hw_output_stencil_values_V_val_V |    pointer   |
+-------------------------------------------+-----+-----+------------+-----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 6 3 
3 --> 4 
4 --> 5 
5 --> 2 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.14>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_Val2_s = alloca i16"   --->   Operation 7 'alloca' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%hw_input_stencil_1_2 = alloca i16"   --->   Operation 8 'alloca' 'hw_input_stencil_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_Val2_1 = alloca i16"   --->   Operation 9 'alloca' 'p_Val2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(i16* %hw_output_stencil_values_V_val_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %input_copy_stencil_values_V_val_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specinterface' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %input_copy_stencil_values_V_val_V), !map !167"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %hw_output_stencil_values_V_val_V), !map !173"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @down_sample_str) nounwind"   --->   Operation 14 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.14ns)   --->   "%hw_input_stencil_hw_s = alloca [62 x i16], align 2" [down_sample.cpp:377]   --->   Operation 15 'alloca' 'hw_input_stencil_hw_s' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 62> <RAM>
ST_1 : Operation 16 [1/1] (0.87ns)   --->   "br label %.preheader" [down_sample.cpp:407]   --->   Operation 16 'br' <Predicate = true> <Delay = 0.87>

State 2 <SV = 1> <Delay = 3.50>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten23 = phi i15 [ 0, %avg_pool_stencil_cache.exit ], [ %add_ln407, %hls_label_0_end ]" [down_sample.cpp:407]   --->   Operation 17 'phi' 'indvar_flatten23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i14 [ 0, %avg_pool_stencil_cache.exit ], [ %select_ln408_4, %hls_label_0_end ]" [down_sample.cpp:408]   --->   Operation 18 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%c2_0 = phi i7 [ 0, %avg_pool_stencil_cache.exit ], [ %select_ln408_3, %hls_label_0_end ]" [down_sample.cpp:408]   --->   Operation 19 'phi' 'c2_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%addr_2 = phi i32 [ 0, %avg_pool_stencil_cache.exit ], [ %hw_input_stencil_hw_3, %hls_label_0_end ]"   --->   Operation 20 'phi' 'addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%c3_0 = phi i7 [ 0, %avg_pool_stencil_cache.exit ], [ %c3, %hls_label_0_end ]"   --->   Operation 21 'phi' 'c3_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%hw_input_stencil_1_2_1 = load i16* %hw_input_stencil_1_2" [../../.././hw_classes.h:190->../../.././hw_classes.h:120->down_sample.cpp:194->down_sample.cpp:213->down_sample.cpp:289->down_sample.cpp:303->down_sample.cpp:411]   --->   Operation 22 'load' 'hw_input_stencil_1_2_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%p_Val2_1_load = load i16* %p_Val2_1"   --->   Operation 23 'load' 'p_Val2_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln408 = trunc i7 %c2_0 to i1" [down_sample.cpp:408]   --->   Operation 24 'trunc' 'trunc_ln408' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.47ns)   --->   "%xor_ln412 = xor i1 %trunc_ln408, true" [down_sample.cpp:412]   --->   Operation 25 'xor' 'xor_ln412' <Predicate = true> <Delay = 0.47> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.24ns)   --->   "%icmp_ln407 = icmp eq i15 %indvar_flatten23, -16384" [down_sample.cpp:407]   --->   Operation 26 'icmp' 'icmp_ln407' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (1.34ns)   --->   "%add_ln407 = add i15 1, %indvar_flatten23" [down_sample.cpp:407]   --->   Operation 27 'add' 'add_ln407' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "store i16 %p_Val2_1_load, i16* %hw_input_stencil_1_2"   --->   Operation 28 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %icmp_ln407, label %0, label %hls_label_0_begin" [down_sample.cpp:407]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.19ns)   --->   "%icmp_ln408 = icmp eq i14 %indvar_flatten, 4096" [down_sample.cpp:408]   --->   Operation 30 'icmp' 'icmp_ln408' <Predicate = (!icmp_ln407)> <Delay = 1.19> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.51ns)   --->   "%select_ln408 = select i1 %icmp_ln408, i7 0, i7 %c2_0" [down_sample.cpp:408]   --->   Operation 31 'select' 'select_ln408' <Predicate = (!icmp_ln407)> <Delay = 0.51> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node or_ln412)   --->   "%or_ln408 = or i1 %icmp_ln408, %xor_ln412" [down_sample.cpp:408]   --->   Operation 32 'or' 'or_ln408' <Predicate = (!icmp_ln407)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node and_ln408)   --->   "%xor_ln408 = xor i1 %icmp_ln408, true" [down_sample.cpp:408]   --->   Operation 33 'xor' 'xor_ln408' <Predicate = (!icmp_ln407)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.92ns)   --->   "%icmp_ln409 = icmp eq i7 %c3_0, -64" [down_sample.cpp:409]   --->   Operation 34 'icmp' 'icmp_ln409' <Predicate = (!icmp_ln407)> <Delay = 0.92> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.47ns) (out node of the LUT)   --->   "%and_ln408 = and i1 %icmp_ln409, %xor_ln408" [down_sample.cpp:408]   --->   Operation 35 'and' 'and_ln408' <Predicate = (!icmp_ln407)> <Delay = 0.47> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (1.27ns)   --->   "%c2 = add i7 1, %select_ln408" [down_sample.cpp:408]   --->   Operation 36 'add' 'c2' <Predicate = (!icmp_ln407)> <Delay = 1.27> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node select_ln408_1)   --->   "%or_ln408_1 = or i1 %and_ln408, %icmp_ln408" [down_sample.cpp:408]   --->   Operation 37 'or' 'or_ln408_1' <Predicate = (!icmp_ln407)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.51ns) (out node of the LUT)   --->   "%select_ln408_1 = select i1 %or_ln408_1, i7 0, i7 %c3_0" [down_sample.cpp:408]   --->   Operation 38 'select' 'select_ln408_1' <Predicate = (!icmp_ln407)> <Delay = 0.51> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node or_ln412)   --->   "%trunc_ln408_1 = trunc i7 %c2 to i1" [down_sample.cpp:408]   --->   Operation 39 'trunc' 'trunc_ln408_1' <Predicate = (!icmp_ln407)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node or_ln412)   --->   "%xor_ln412_2 = xor i1 %trunc_ln408_1, true" [down_sample.cpp:412]   --->   Operation 40 'xor' 'xor_ln412_2' <Predicate = (!icmp_ln407)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node or_ln412)   --->   "%select_ln408_2 = select i1 %and_ln408, i1 %xor_ln412_2, i1 %or_ln408" [down_sample.cpp:408]   --->   Operation 41 'select' 'select_ln408_2' <Predicate = (!icmp_ln407)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.51ns)   --->   "%select_ln408_3 = select i1 %and_ln408, i7 %c2, i7 %select_ln408" [down_sample.cpp:408]   --->   Operation 42 'select' 'select_ln408_3' <Predicate = (!icmp_ln407)> <Delay = 0.51> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node or_ln412)   --->   "%trunc_ln409 = trunc i7 %select_ln408_1 to i1" [down_sample.cpp:409]   --->   Operation 43 'trunc' 'trunc_ln409' <Predicate = (!icmp_ln407)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.51ns)   --->   "%addr = add nsw i32 62, %addr_2" [../../.././hw_classes.h:105->down_sample.cpp:190->down_sample.cpp:213->down_sample.cpp:289->down_sample.cpp:303->down_sample.cpp:411]   --->   Operation 44 'add' 'addr' <Predicate = (!icmp_ln407)> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (1.28ns)   --->   "%icmp_ln121 = icmp eq i32 %addr_2, 61" [../../.././hw_classes.h:121->down_sample.cpp:194->down_sample.cpp:213->down_sample.cpp:289->down_sample.cpp:303->down_sample.cpp:411]   --->   Operation 45 'icmp' 'icmp_ln121' <Predicate = (!icmp_ln407)> <Delay = 1.28> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (1.51ns)   --->   "%add_ln121 = add nsw i32 1, %addr_2" [../../.././hw_classes.h:121->down_sample.cpp:194->down_sample.cpp:213->down_sample.cpp:289->down_sample.cpp:303->down_sample.cpp:411]   --->   Operation 46 'add' 'add_ln121' <Predicate = (!icmp_ln407)> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.49ns)   --->   "%hw_input_stencil_hw_3 = select i1 %icmp_ln121, i32 0, i32 %add_ln121" [../../.././hw_classes.h:121->down_sample.cpp:194->down_sample.cpp:213->down_sample.cpp:289->down_sample.cpp:303->down_sample.cpp:411]   --->   Operation 47 'select' 'hw_input_stencil_hw_3' <Predicate = (!icmp_ln407)> <Delay = 0.49> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node or_ln412)   --->   "%xor_ln412_1 = xor i1 %trunc_ln409, true" [down_sample.cpp:412]   --->   Operation 48 'xor' 'xor_ln412_1' <Predicate = (!icmp_ln407)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.48ns) (out node of the LUT)   --->   "%or_ln412 = or i1 %select_ln408_2, %xor_ln412_1" [down_sample.cpp:412]   --->   Operation 49 'or' 'or_ln412' <Predicate = (!icmp_ln407)> <Delay = 0.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "br i1 %or_ln412, label %hls_label_0_end, label %.preheader26" [down_sample.cpp:412]   --->   Operation 50 'br' <Predicate = (!icmp_ln407)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (1.27ns)   --->   "%c3 = add i7 %select_ln408_1, 1" [down_sample.cpp:409]   --->   Operation 51 'add' 'c3' <Predicate = (!icmp_ln407)> <Delay = 1.27> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (1.34ns)   --->   "%add_ln408_1 = add i14 %indvar_flatten, 1" [down_sample.cpp:408]   --->   Operation 52 'add' 'add_ln408_1' <Predicate = (!icmp_ln407)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.38ns)   --->   "%select_ln408_4 = select i1 %icmp_ln408, i14 1, i14 %add_ln408_1" [down_sample.cpp:408]   --->   Operation 53 'select' 'select_ln408_4' <Predicate = (!icmp_ln407)> <Delay = 0.38> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.92>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%p_Val2_1_load_1 = load i16* %p_Val2_1" [./down_sample_compute.h:31->down_sample.cpp:337->down_sample.cpp:414]   --->   Operation 54 'load' 'p_Val2_1_load_1' <Predicate = (!icmp_ln407)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (2.18ns)   --->   "%tmp_val_V = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %input_copy_stencil_values_V_val_V)" [../../.././hw_classes.h:381->down_sample.cpp:300->down_sample.cpp:411]   --->   Operation 55 'read' 'tmp_val_V' <Predicate = (!icmp_ln407)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 56 [1/1] (1.28ns)   --->   "%icmp_ln106 = icmp sgt i32 %addr, 61" [../../.././hw_classes.h:106->down_sample.cpp:190->down_sample.cpp:213->down_sample.cpp:289->down_sample.cpp:303->down_sample.cpp:411]   --->   Operation 56 'icmp' 'icmp_ln106' <Predicate = (!icmp_ln407)> <Delay = 1.28> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.49ns)   --->   "%select_ln106 = select i1 %icmp_ln106, i32 %addr_2, i32 %addr" [../../.././hw_classes.h:106->down_sample.cpp:190->down_sample.cpp:213->down_sample.cpp:289->down_sample.cpp:303->down_sample.cpp:411]   --->   Operation 57 'select' 'select_ln106' <Predicate = (!icmp_ln407)> <Delay = 0.49> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln112 = sext i32 %select_ln106 to i64" [../../.././hw_classes.h:112->down_sample.cpp:190->down_sample.cpp:213->down_sample.cpp:289->down_sample.cpp:303->down_sample.cpp:411]   --->   Operation 58 'sext' 'sext_ln112' <Predicate = (!icmp_ln407)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%hw_input_stencil_hw_1 = getelementptr [62 x i16]* %hw_input_stencil_hw_s, i64 0, i64 %sext_ln112" [../../.././hw_classes.h:201->../../.././hw_classes.h:201->../../.././hw_classes.h:112->down_sample.cpp:190->down_sample.cpp:213->down_sample.cpp:289->down_sample.cpp:303->down_sample.cpp:411]   --->   Operation 59 'getelementptr' 'hw_input_stencil_hw_1' <Predicate = (!icmp_ln407)> <Delay = 0.00>
ST_3 : Operation 60 [2/2] (1.14ns)   --->   "%hw_input_stencil_op_s = load i16* %hw_input_stencil_hw_1, align 2" [../../.././hw_classes.h:201->../../.././hw_classes.h:201->../../.././hw_classes.h:112->down_sample.cpp:190->down_sample.cpp:213->down_sample.cpp:289->down_sample.cpp:303->down_sample.cpp:411]   --->   Operation 60 'load' 'hw_input_stencil_op_s' <Predicate = (!icmp_ln407)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 62> <RAM>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln120 = sext i32 %addr_2 to i64" [../../.././hw_classes.h:120->down_sample.cpp:194->down_sample.cpp:213->down_sample.cpp:289->down_sample.cpp:303->down_sample.cpp:411]   --->   Operation 61 'sext' 'sext_ln120' <Predicate = (!icmp_ln407)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%hw_input_stencil_hw_2 = getelementptr [62 x i16]* %hw_input_stencil_hw_s, i64 0, i64 %sext_ln120" [../../.././hw_classes.h:190->../../.././hw_classes.h:120->down_sample.cpp:194->down_sample.cpp:213->down_sample.cpp:289->down_sample.cpp:303->down_sample.cpp:411]   --->   Operation 62 'getelementptr' 'hw_input_stencil_hw_2' <Predicate = (!icmp_ln407)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (1.14ns)   --->   "store i16 %hw_input_stencil_1_2_1, i16* %hw_input_stencil_hw_2, align 2" [../../.././hw_classes.h:190->../../.././hw_classes.h:120->down_sample.cpp:194->down_sample.cpp:213->down_sample.cpp:289->down_sample.cpp:303->down_sample.cpp:411]   --->   Operation 63 'store' <Predicate = (!icmp_ln407)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 62> <RAM>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "store i16 %tmp_val_V, i16* %p_Val2_1" [down_sample.cpp:412]   --->   Operation 64 'store' <Predicate = (!icmp_ln407)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.39>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%p_Val2_load = load i16* %p_Val2_s" [./down_sample_compute.h:31->down_sample.cpp:337->down_sample.cpp:414]   --->   Operation 65 'load' 'p_Val2_load' <Predicate = (!icmp_ln407)> <Delay = 0.00>
ST_4 : Operation 66 [1/2] (1.14ns)   --->   "%hw_input_stencil_op_s = load i16* %hw_input_stencil_hw_1, align 2" [../../.././hw_classes.h:201->../../.././hw_classes.h:201->../../.././hw_classes.h:112->down_sample.cpp:190->down_sample.cpp:213->down_sample.cpp:289->down_sample.cpp:303->down_sample.cpp:411]   --->   Operation 66 'load' 'hw_input_stencil_op_s' <Predicate = (!icmp_ln407)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 62> <RAM>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "store i16 %hw_input_stencil_op_s, i16* %p_Val2_s" [down_sample.cpp:412]   --->   Operation 67 'store' <Predicate = (!icmp_ln407)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln31 = add i16 %hw_input_stencil_op_s, %tmp_val_V" [./down_sample_compute.h:31->down_sample.cpp:337->down_sample.cpp:414]   --->   Operation 68 'add' 'add_ln31' <Predicate = (!or_ln412)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 69 [1/1] (1.34ns)   --->   "%add_ln31_1 = add i16 %p_Val2_load, %p_Val2_1_load_1" [./down_sample_compute.h:31->down_sample.cpp:337->down_sample.cpp:414]   --->   Operation 69 'add' 'add_ln31_1' <Predicate = (!or_ln412)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%p_393 = add i16 %add_ln31_1, %add_ln31" [./down_sample_compute.h:31->down_sample.cpp:337->down_sample.cpp:414]   --->   Operation 70 'add' 'p_393' <Predicate = (!or_ln412)> <Delay = 2.04> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%p_s = call i14 @_ssdm_op_PartSelect.i14.i16.i32.i32(i16 %p_393, i32 2, i32 15)" [./down_sample_compute.h:40->down_sample.cpp:355->down_sample.cpp:415]   --->   Operation 71 'partselect' 'p_s' <Predicate = (!or_ln412)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.18>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16384, i64 16384, i64 16384)"   --->   Operation 72 'speclooptripcount' 'empty_8' <Predicate = (!icmp_ln407)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1)" [down_sample.cpp:409]   --->   Operation 73 'specregionbegin' 'tmp' <Predicate = (!icmp_ln407)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [down_sample.cpp:410]   --->   Operation 74 'specpipeline' <Predicate = (!icmp_ln407)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%p_412 = zext i14 %p_s to i16" [./down_sample_compute.h:40->down_sample.cpp:355->down_sample.cpp:415]   --->   Operation 75 'zext' 'p_412' <Predicate = (!or_ln412)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %hw_output_stencil_values_V_val_V, i16 %p_412)" [../../.././hw_classes.h:377->down_sample.cpp:357->down_sample.cpp:415]   --->   Operation 76 'write' <Predicate = (!or_ln412)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [down_sample.cpp:416]   --->   Operation 77 'br' <Predicate = (!or_ln412)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1, i32 %tmp)" [down_sample.cpp:417]   --->   Operation 78 'specregionend' 'empty_7' <Predicate = (!icmp_ln407)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "br label %.preheader" [down_sample.cpp:409]   --->   Operation 79 'br' <Predicate = (!icmp_ln407)> <Delay = 0.00>

State 6 <SV = 2> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "ret void" [down_sample.cpp:422]   --->   Operation 80 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_copy_stencil_values_V_val_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ hw_output_stencil_values_V_val_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_Val2_s               (alloca           ) [ 0011110]
hw_input_stencil_1_2   (alloca           ) [ 0011110]
p_Val2_1               (alloca           ) [ 0011110]
empty                  (specinterface    ) [ 0000000]
empty_6                (specinterface    ) [ 0000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000]
spectopmodule_ln0      (spectopmodule    ) [ 0000000]
hw_input_stencil_hw_s  (alloca           ) [ 0011110]
br_ln407               (br               ) [ 0111110]
indvar_flatten23       (phi              ) [ 0010000]
indvar_flatten         (phi              ) [ 0010000]
c2_0                   (phi              ) [ 0010000]
addr_2                 (phi              ) [ 0011000]
c3_0                   (phi              ) [ 0010000]
hw_input_stencil_1_2_1 (load             ) [ 0011000]
p_Val2_1_load          (load             ) [ 0000000]
trunc_ln408            (trunc            ) [ 0000000]
xor_ln412              (xor              ) [ 0000000]
icmp_ln407             (icmp             ) [ 0011110]
add_ln407              (add              ) [ 0111110]
store_ln0              (store            ) [ 0000000]
br_ln407               (br               ) [ 0000000]
icmp_ln408             (icmp             ) [ 0000000]
select_ln408           (select           ) [ 0000000]
or_ln408               (or               ) [ 0000000]
xor_ln408              (xor              ) [ 0000000]
icmp_ln409             (icmp             ) [ 0000000]
and_ln408              (and              ) [ 0000000]
c2                     (add              ) [ 0000000]
or_ln408_1             (or               ) [ 0000000]
select_ln408_1         (select           ) [ 0000000]
trunc_ln408_1          (trunc            ) [ 0000000]
xor_ln412_2            (xor              ) [ 0000000]
select_ln408_2         (select           ) [ 0000000]
select_ln408_3         (select           ) [ 0111110]
trunc_ln409            (trunc            ) [ 0000000]
addr                   (add              ) [ 0011000]
icmp_ln121             (icmp             ) [ 0000000]
add_ln121              (add              ) [ 0000000]
hw_input_stencil_hw_3  (select           ) [ 0111110]
xor_ln412_1            (xor              ) [ 0000000]
or_ln412               (or               ) [ 0011110]
br_ln412               (br               ) [ 0000000]
c3                     (add              ) [ 0111110]
add_ln408_1            (add              ) [ 0000000]
select_ln408_4         (select           ) [ 0111110]
p_Val2_1_load_1        (load             ) [ 0010100]
tmp_val_V              (read             ) [ 0010100]
icmp_ln106             (icmp             ) [ 0000000]
select_ln106           (select           ) [ 0000000]
sext_ln112             (sext             ) [ 0000000]
hw_input_stencil_hw_1  (getelementptr    ) [ 0010100]
sext_ln120             (sext             ) [ 0000000]
hw_input_stencil_hw_2  (getelementptr    ) [ 0000000]
store_ln190            (store            ) [ 0000000]
store_ln412            (store            ) [ 0000000]
p_Val2_load            (load             ) [ 0000000]
hw_input_stencil_op_s  (load             ) [ 0000000]
store_ln412            (store            ) [ 0000000]
add_ln31               (add              ) [ 0000000]
add_ln31_1             (add              ) [ 0000000]
p_393                  (add              ) [ 0000000]
p_s                    (partselect       ) [ 0010010]
empty_8                (speclooptripcount) [ 0000000]
tmp                    (specregionbegin  ) [ 0000000]
specpipeline_ln410     (specpipeline     ) [ 0000000]
p_412                  (zext             ) [ 0000000]
write_ln377            (write            ) [ 0000000]
br_ln416               (br               ) [ 0000000]
empty_7                (specregionend    ) [ 0000000]
br_ln409               (br               ) [ 0111110]
ret_ln422              (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_copy_stencil_values_V_val_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_copy_stencil_values_V_val_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="hw_output_stencil_values_V_val_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hw_output_stencil_values_V_val_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="down_sample_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="p_Val2_s_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="hw_input_stencil_1_2_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hw_input_stencil_1_2/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="p_Val2_1_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_Val2_1/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="hw_input_stencil_hw_s_alloca_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hw_input_stencil_hw_s/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="tmp_val_V_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="16" slack="0"/>
<pin id="90" dir="0" index="1" bw="16" slack="0"/>
<pin id="91" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_val_V/3 "/>
</bind>
</comp>

<comp id="94" class="1004" name="write_ln377_write_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="0" slack="0"/>
<pin id="96" dir="0" index="1" bw="16" slack="0"/>
<pin id="97" dir="0" index="2" bw="14" slack="0"/>
<pin id="98" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln377/5 "/>
</bind>
</comp>

<comp id="101" class="1004" name="hw_input_stencil_hw_1_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="32" slack="0"/>
<pin id="105" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hw_input_stencil_hw_1/3 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_access_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="6" slack="0"/>
<pin id="109" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="0" slack="0"/>
<pin id="119" dir="0" index="4" bw="6" slack="1"/>
<pin id="120" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="121" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="3" bw="16" slack="0"/>
<pin id="122" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="hw_input_stencil_op_s/3 store_ln190/3 "/>
</bind>
</comp>

<comp id="113" class="1004" name="hw_input_stencil_hw_2_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="32" slack="0"/>
<pin id="117" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hw_input_stencil_hw_2/3 "/>
</bind>
</comp>

<comp id="124" class="1005" name="indvar_flatten23_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="15" slack="1"/>
<pin id="126" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten23 (phireg) "/>
</bind>
</comp>

<comp id="128" class="1004" name="indvar_flatten23_phi_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="1"/>
<pin id="130" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="15" slack="0"/>
<pin id="132" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten23/2 "/>
</bind>
</comp>

<comp id="135" class="1005" name="indvar_flatten_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="14" slack="1"/>
<pin id="137" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="139" class="1004" name="indvar_flatten_phi_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="1" slack="1"/>
<pin id="141" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="142" dir="0" index="2" bw="14" slack="0"/>
<pin id="143" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="146" class="1005" name="c2_0_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="7" slack="1"/>
<pin id="148" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="c2_0 (phireg) "/>
</bind>
</comp>

<comp id="150" class="1004" name="c2_0_phi_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="1"/>
<pin id="152" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="7" slack="0"/>
<pin id="154" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c2_0/2 "/>
</bind>
</comp>

<comp id="157" class="1005" name="addr_2_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="1"/>
<pin id="159" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="addr_2 (phireg) "/>
</bind>
</comp>

<comp id="161" class="1004" name="addr_2_phi_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="1"/>
<pin id="163" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="32" slack="0"/>
<pin id="165" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="addr_2/2 "/>
</bind>
</comp>

<comp id="169" class="1005" name="c3_0_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="7" slack="1"/>
<pin id="171" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="c3_0 (phireg) "/>
</bind>
</comp>

<comp id="173" class="1004" name="c3_0_phi_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="1"/>
<pin id="175" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="176" dir="0" index="2" bw="7" slack="0"/>
<pin id="177" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c3_0/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="hw_input_stencil_1_2_1_load_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="16" slack="1"/>
<pin id="182" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hw_input_stencil_1_2_1/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="p_Val2_1_load_load_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="16" slack="1"/>
<pin id="185" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_1_load/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="trunc_ln408_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="7" slack="0"/>
<pin id="188" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln408/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="xor_ln412_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln412/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="icmp_ln407_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="15" slack="0"/>
<pin id="198" dir="0" index="1" bw="15" slack="0"/>
<pin id="199" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln407/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="add_ln407_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="0" index="1" bw="15" slack="0"/>
<pin id="205" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln407/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="store_ln0_store_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="16" slack="0"/>
<pin id="210" dir="0" index="1" bw="16" slack="1"/>
<pin id="211" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="icmp_ln408_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="14" slack="0"/>
<pin id="215" dir="0" index="1" bw="14" slack="0"/>
<pin id="216" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln408/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="select_ln408_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="0"/>
<pin id="221" dir="0" index="1" bw="7" slack="0"/>
<pin id="222" dir="0" index="2" bw="7" slack="0"/>
<pin id="223" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln408/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="or_ln408_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln408/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="xor_ln408_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln408/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="icmp_ln409_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="7" slack="0"/>
<pin id="241" dir="0" index="1" bw="7" slack="0"/>
<pin id="242" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln409/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="and_ln408_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="0"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln408/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="c2_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="0"/>
<pin id="253" dir="0" index="1" bw="7" slack="0"/>
<pin id="254" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c2/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="or_ln408_1_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln408_1/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="select_ln408_1_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="0"/>
<pin id="265" dir="0" index="1" bw="7" slack="0"/>
<pin id="266" dir="0" index="2" bw="7" slack="0"/>
<pin id="267" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln408_1/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="trunc_ln408_1_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="7" slack="0"/>
<pin id="273" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln408_1/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="xor_ln412_2_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln412_2/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="select_ln408_2_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="0" index="2" bw="1" slack="0"/>
<pin id="285" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln408_2/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="select_ln408_3_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="0"/>
<pin id="291" dir="0" index="1" bw="7" slack="0"/>
<pin id="292" dir="0" index="2" bw="7" slack="0"/>
<pin id="293" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln408_3/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="trunc_ln409_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="7" slack="0"/>
<pin id="299" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln409/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="addr_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="7" slack="0"/>
<pin id="303" dir="0" index="1" bw="32" slack="0"/>
<pin id="304" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="addr/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="icmp_ln121_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="0"/>
<pin id="309" dir="0" index="1" bw="32" slack="0"/>
<pin id="310" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln121/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="add_ln121_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="0"/>
<pin id="315" dir="0" index="1" bw="32" slack="0"/>
<pin id="316" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln121/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="hw_input_stencil_hw_3_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="0"/>
<pin id="321" dir="0" index="1" bw="32" slack="0"/>
<pin id="322" dir="0" index="2" bw="32" slack="0"/>
<pin id="323" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="hw_input_stencil_hw_3/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="xor_ln412_1_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="0"/>
<pin id="329" dir="0" index="1" bw="1" slack="0"/>
<pin id="330" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln412_1/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="or_ln412_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="0"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln412/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="c3_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="7" slack="0"/>
<pin id="341" dir="0" index="1" bw="1" slack="0"/>
<pin id="342" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c3/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="add_ln408_1_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="14" slack="0"/>
<pin id="347" dir="0" index="1" bw="1" slack="0"/>
<pin id="348" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln408_1/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="select_ln408_4_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="0"/>
<pin id="353" dir="0" index="1" bw="14" slack="0"/>
<pin id="354" dir="0" index="2" bw="14" slack="0"/>
<pin id="355" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln408_4/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="p_Val2_1_load_1_load_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="16" slack="2"/>
<pin id="361" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_1_load_1/3 "/>
</bind>
</comp>

<comp id="362" class="1004" name="icmp_ln106_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="1"/>
<pin id="364" dir="0" index="1" bw="32" slack="0"/>
<pin id="365" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln106/3 "/>
</bind>
</comp>

<comp id="367" class="1004" name="select_ln106_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="1" slack="0"/>
<pin id="369" dir="0" index="1" bw="32" slack="1"/>
<pin id="370" dir="0" index="2" bw="32" slack="1"/>
<pin id="371" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln106/3 "/>
</bind>
</comp>

<comp id="374" class="1004" name="sext_ln112_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="0"/>
<pin id="376" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln112/3 "/>
</bind>
</comp>

<comp id="379" class="1004" name="sext_ln120_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="1"/>
<pin id="381" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln120/3 "/>
</bind>
</comp>

<comp id="384" class="1004" name="store_ln412_store_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="16" slack="0"/>
<pin id="386" dir="0" index="1" bw="16" slack="2"/>
<pin id="387" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln412/3 "/>
</bind>
</comp>

<comp id="389" class="1004" name="p_Val2_load_load_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="16" slack="3"/>
<pin id="391" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_load/4 "/>
</bind>
</comp>

<comp id="392" class="1004" name="store_ln412_store_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="16" slack="0"/>
<pin id="394" dir="0" index="1" bw="16" slack="3"/>
<pin id="395" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln412/4 "/>
</bind>
</comp>

<comp id="397" class="1004" name="add_ln31_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="16" slack="0"/>
<pin id="399" dir="0" index="1" bw="16" slack="1"/>
<pin id="400" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/4 "/>
</bind>
</comp>

<comp id="402" class="1004" name="add_ln31_1_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="16" slack="0"/>
<pin id="404" dir="0" index="1" bw="16" slack="1"/>
<pin id="405" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31_1/4 "/>
</bind>
</comp>

<comp id="407" class="1004" name="p_393_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="16" slack="0"/>
<pin id="409" dir="0" index="1" bw="16" slack="0"/>
<pin id="410" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_393/4 "/>
</bind>
</comp>

<comp id="413" class="1004" name="p_s_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="14" slack="0"/>
<pin id="415" dir="0" index="1" bw="16" slack="0"/>
<pin id="416" dir="0" index="2" bw="3" slack="0"/>
<pin id="417" dir="0" index="3" bw="5" slack="0"/>
<pin id="418" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_s/4 "/>
</bind>
</comp>

<comp id="423" class="1004" name="p_412_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="14" slack="1"/>
<pin id="425" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_412/5 "/>
</bind>
</comp>

<comp id="427" class="1005" name="p_Val2_s_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="16" slack="3"/>
<pin id="429" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="433" class="1005" name="hw_input_stencil_1_2_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="16" slack="1"/>
<pin id="435" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="hw_input_stencil_1_2 "/>
</bind>
</comp>

<comp id="439" class="1005" name="p_Val2_1_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="16" slack="1"/>
<pin id="441" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_1 "/>
</bind>
</comp>

<comp id="446" class="1005" name="hw_input_stencil_1_2_1_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="16" slack="1"/>
<pin id="448" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="hw_input_stencil_1_2_1 "/>
</bind>
</comp>

<comp id="451" class="1005" name="icmp_ln407_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="1" slack="1"/>
<pin id="453" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln407 "/>
</bind>
</comp>

<comp id="455" class="1005" name="add_ln407_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="15" slack="0"/>
<pin id="457" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="add_ln407 "/>
</bind>
</comp>

<comp id="460" class="1005" name="select_ln408_3_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="7" slack="0"/>
<pin id="462" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="select_ln408_3 "/>
</bind>
</comp>

<comp id="465" class="1005" name="addr_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="32" slack="1"/>
<pin id="467" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="addr "/>
</bind>
</comp>

<comp id="471" class="1005" name="hw_input_stencil_hw_3_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="32" slack="0"/>
<pin id="473" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="hw_input_stencil_hw_3 "/>
</bind>
</comp>

<comp id="476" class="1005" name="or_ln412_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="2"/>
<pin id="478" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln412 "/>
</bind>
</comp>

<comp id="480" class="1005" name="c3_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="7" slack="0"/>
<pin id="482" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="c3 "/>
</bind>
</comp>

<comp id="485" class="1005" name="select_ln408_4_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="14" slack="0"/>
<pin id="487" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="select_ln408_4 "/>
</bind>
</comp>

<comp id="490" class="1005" name="p_Val2_1_load_1_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="16" slack="1"/>
<pin id="492" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_1_load_1 "/>
</bind>
</comp>

<comp id="495" class="1005" name="tmp_val_V_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="16" slack="1"/>
<pin id="497" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_val_V "/>
</bind>
</comp>

<comp id="500" class="1005" name="hw_input_stencil_hw_1_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="6" slack="1"/>
<pin id="502" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="hw_input_stencil_hw_1 "/>
</bind>
</comp>

<comp id="505" class="1005" name="p_s_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="14" slack="1"/>
<pin id="507" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="p_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="4" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="24" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="92"><net_src comp="50" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="0" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="99"><net_src comp="68" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="2" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="52" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="112"><net_src comp="101" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="118"><net_src comp="52" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="123"><net_src comp="113" pin="3"/><net_sink comp="107" pin=2"/></net>

<net id="127"><net_src comp="26" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="134"><net_src comp="124" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="138"><net_src comp="28" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="145"><net_src comp="135" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="149"><net_src comp="30" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="156"><net_src comp="146" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="160"><net_src comp="10" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="167"><net_src comp="157" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="168"><net_src comp="161" pin="4"/><net_sink comp="157" pin=0"/></net>

<net id="172"><net_src comp="30" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="179"><net_src comp="169" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="189"><net_src comp="150" pin="4"/><net_sink comp="186" pin=0"/></net>

<net id="194"><net_src comp="186" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="32" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="128" pin="4"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="34" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="36" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="128" pin="4"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="183" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="217"><net_src comp="139" pin="4"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="38" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="224"><net_src comp="213" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="30" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="226"><net_src comp="150" pin="4"/><net_sink comp="219" pin=2"/></net>

<net id="231"><net_src comp="213" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="190" pin="2"/><net_sink comp="227" pin=1"/></net>

<net id="237"><net_src comp="213" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="32" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="243"><net_src comp="173" pin="4"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="40" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="249"><net_src comp="239" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="233" pin="2"/><net_sink comp="245" pin=1"/></net>

<net id="255"><net_src comp="42" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="219" pin="3"/><net_sink comp="251" pin=1"/></net>

<net id="261"><net_src comp="245" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="213" pin="2"/><net_sink comp="257" pin=1"/></net>

<net id="268"><net_src comp="257" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="30" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="270"><net_src comp="173" pin="4"/><net_sink comp="263" pin=2"/></net>

<net id="274"><net_src comp="251" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="279"><net_src comp="271" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="32" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="286"><net_src comp="245" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="275" pin="2"/><net_sink comp="281" pin=1"/></net>

<net id="288"><net_src comp="227" pin="2"/><net_sink comp="281" pin=2"/></net>

<net id="294"><net_src comp="245" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="295"><net_src comp="251" pin="2"/><net_sink comp="289" pin=1"/></net>

<net id="296"><net_src comp="219" pin="3"/><net_sink comp="289" pin=2"/></net>

<net id="300"><net_src comp="263" pin="3"/><net_sink comp="297" pin=0"/></net>

<net id="305"><net_src comp="44" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="161" pin="4"/><net_sink comp="301" pin=1"/></net>

<net id="311"><net_src comp="161" pin="4"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="46" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="317"><net_src comp="4" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="161" pin="4"/><net_sink comp="313" pin=1"/></net>

<net id="324"><net_src comp="307" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="325"><net_src comp="10" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="326"><net_src comp="313" pin="2"/><net_sink comp="319" pin=2"/></net>

<net id="331"><net_src comp="297" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="32" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="337"><net_src comp="281" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="327" pin="2"/><net_sink comp="333" pin=1"/></net>

<net id="343"><net_src comp="263" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="42" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="349"><net_src comp="139" pin="4"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="48" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="356"><net_src comp="213" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="357"><net_src comp="48" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="358"><net_src comp="345" pin="2"/><net_sink comp="351" pin=2"/></net>

<net id="366"><net_src comp="46" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="372"><net_src comp="362" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="373"><net_src comp="157" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="377"><net_src comp="367" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="382"><net_src comp="157" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="388"><net_src comp="88" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="396"><net_src comp="107" pin="3"/><net_sink comp="392" pin=0"/></net>

<net id="401"><net_src comp="107" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="406"><net_src comp="389" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="411"><net_src comp="402" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="397" pin="2"/><net_sink comp="407" pin=1"/></net>

<net id="419"><net_src comp="54" pin="0"/><net_sink comp="413" pin=0"/></net>

<net id="420"><net_src comp="407" pin="2"/><net_sink comp="413" pin=1"/></net>

<net id="421"><net_src comp="14" pin="0"/><net_sink comp="413" pin=2"/></net>

<net id="422"><net_src comp="56" pin="0"/><net_sink comp="413" pin=3"/></net>

<net id="426"><net_src comp="423" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="430"><net_src comp="72" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="432"><net_src comp="427" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="436"><net_src comp="76" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="438"><net_src comp="433" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="442"><net_src comp="80" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="444"><net_src comp="439" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="445"><net_src comp="439" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="449"><net_src comp="180" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="107" pin=4"/></net>

<net id="454"><net_src comp="196" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="458"><net_src comp="202" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="463"><net_src comp="289" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="468"><net_src comp="301" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="470"><net_src comp="465" pin="1"/><net_sink comp="367" pin=2"/></net>

<net id="474"><net_src comp="319" pin="3"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="479"><net_src comp="333" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="483"><net_src comp="339" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="488"><net_src comp="351" pin="3"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="493"><net_src comp="359" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="498"><net_src comp="88" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="503"><net_src comp="101" pin="3"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="508"><net_src comp="413" pin="4"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="423" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: hw_output_stencil_values_V_val_V | {5 }
 - Input state : 
	Port: down_sample : input_copy_stencil_values_V_val_V | {3 }
  - Chain level:
	State 1
	State 2
		trunc_ln408 : 1
		xor_ln412 : 2
		icmp_ln407 : 1
		add_ln407 : 1
		store_ln0 : 1
		br_ln407 : 2
		icmp_ln408 : 1
		select_ln408 : 2
		or_ln408 : 2
		xor_ln408 : 2
		icmp_ln409 : 1
		and_ln408 : 2
		c2 : 3
		or_ln408_1 : 2
		select_ln408_1 : 2
		trunc_ln408_1 : 4
		xor_ln412_2 : 5
		select_ln408_2 : 5
		select_ln408_3 : 2
		trunc_ln409 : 3
		addr : 1
		icmp_ln121 : 1
		add_ln121 : 1
		hw_input_stencil_hw_3 : 2
		xor_ln412_1 : 4
		or_ln412 : 4
		br_ln412 : 4
		c3 : 3
		add_ln408_1 : 1
		select_ln408_4 : 2
	State 3
		select_ln106 : 1
		sext_ln112 : 2
		hw_input_stencil_hw_1 : 3
		hw_input_stencil_op_s : 4
		hw_input_stencil_hw_2 : 1
		store_ln190 : 2
	State 4
		store_ln412 : 1
		add_ln31 : 1
		add_ln31_1 : 1
		p_393 : 2
		p_s : 3
	State 5
		write_ln377 : 1
		empty_7 : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |       add_ln407_fu_202       |    0    |    22   |
|          |           c2_fu_251          |    0    |    15   |
|          |          addr_fu_301         |    0    |    39   |
|          |       add_ln121_fu_313       |    0    |    39   |
|    add   |           c3_fu_339          |    0    |    15   |
|          |      add_ln408_1_fu_345      |    0    |    21   |
|          |        add_ln31_fu_397       |    0    |    16   |
|          |       add_ln31_1_fu_402      |    0    |    23   |
|          |         p_393_fu_407         |    0    |    16   |
|----------|------------------------------|---------|---------|
|          |      select_ln408_fu_219     |    0    |    7    |
|          |     select_ln408_1_fu_263    |    0    |    7    |
|          |     select_ln408_2_fu_281    |    0    |    2    |
|  select  |     select_ln408_3_fu_289    |    0    |    7    |
|          | hw_input_stencil_hw_3_fu_319 |    0    |    32   |
|          |     select_ln408_4_fu_351    |    0    |    14   |
|          |      select_ln106_fu_367     |    0    |    32   |
|----------|------------------------------|---------|---------|
|          |       icmp_ln407_fu_196      |    0    |    13   |
|          |       icmp_ln408_fu_213      |    0    |    13   |
|   icmp   |       icmp_ln409_fu_239      |    0    |    11   |
|          |       icmp_ln121_fu_307      |    0    |    18   |
|          |       icmp_ln106_fu_362      |    0    |    18   |
|----------|------------------------------|---------|---------|
|          |       xor_ln412_fu_190       |    0    |    2    |
|    xor   |       xor_ln408_fu_233       |    0    |    2    |
|          |      xor_ln412_2_fu_275      |    0    |    2    |
|          |      xor_ln412_1_fu_327      |    0    |    2    |
|----------|------------------------------|---------|---------|
|          |        or_ln408_fu_227       |    0    |    2    |
|    or    |       or_ln408_1_fu_257      |    0    |    2    |
|          |        or_ln412_fu_333       |    0    |    2    |
|----------|------------------------------|---------|---------|
|    and   |       and_ln408_fu_245       |    0    |    2    |
|----------|------------------------------|---------|---------|
|   read   |     tmp_val_V_read_fu_88     |    0    |    0    |
|----------|------------------------------|---------|---------|
|   write  |    write_ln377_write_fu_94   |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |      trunc_ln408_fu_186      |    0    |    0    |
|   trunc  |     trunc_ln408_1_fu_271     |    0    |    0    |
|          |      trunc_ln409_fu_297      |    0    |    0    |
|----------|------------------------------|---------|---------|
|   sext   |       sext_ln112_fu_374      |    0    |    0    |
|          |       sext_ln120_fu_379      |    0    |    0    |
|----------|------------------------------|---------|---------|
|partselect|          p_s_fu_413          |    0    |    0    |
|----------|------------------------------|---------|---------|
|   zext   |         p_412_fu_423         |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   396   |
|----------|------------------------------|---------|---------|

Memories:
+---------------------+--------+--------+--------+--------+
|                     |  BRAM  |   FF   |   LUT  |  URAM  |
+---------------------+--------+--------+--------+--------+
|hw_input_stencil_hw_s|    0   |   32   |   16   |    0   |
+---------------------+--------+--------+--------+--------+
|        Total        |    0   |   32   |   16   |    0   |
+---------------------+--------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|       add_ln407_reg_455      |   15   |
|        addr_2_reg_157        |   32   |
|         addr_reg_465         |   32   |
|         c2_0_reg_146         |    7   |
|         c3_0_reg_169         |    7   |
|          c3_reg_480          |    7   |
|hw_input_stencil_1_2_1_reg_446|   16   |
| hw_input_stencil_1_2_reg_433 |   16   |
| hw_input_stencil_hw_1_reg_500|    6   |
| hw_input_stencil_hw_3_reg_471|   32   |
|      icmp_ln407_reg_451      |    1   |
|   indvar_flatten23_reg_124   |   15   |
|    indvar_flatten_reg_135    |   14   |
|       or_ln412_reg_476       |    1   |
|    p_Val2_1_load_1_reg_490   |   16   |
|       p_Val2_1_reg_439       |   16   |
|       p_Val2_s_reg_427       |   16   |
|          p_s_reg_505         |   14   |
|    select_ln408_3_reg_460    |    7   |
|    select_ln408_4_reg_485    |   14   |
|       tmp_val_V_reg_495      |   16   |
+------------------------------+--------+
|             Total            |   300  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_107 |  p0  |   2  |   6  |   12   ||    9    |
|   addr_2_reg_157  |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   76   ||  1.744  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   396  |    -   |
|   Memory  |    0   |    -   |   32   |   16   |    0   |
|Multiplexer|    -   |    1   |    -   |   18   |    -   |
|  Register |    -   |    -   |   300  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    1   |   332  |   430  |    0   |
+-----------+--------+--------+--------+--------+--------+
