# AND16

## Overview
And16.v is a Verilog implementation of 16 bit And gate . And16 is a fundamental logic gate that takes 16 bit input and performs And operation. it implements following truth table.

### Truth Table

    | a | b | out |
    | 0000000000000000 | 0000000000000000 | 0000000000000000 |
    | 0000000000000000 | 1111111111111111 | 0000000000000000 |
    | 1111111111111111 | 1111111111111111 | 1111111111111111 |
    | 1010101010101010 | 0101010101010101 | 0000000000000000 |