# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 win64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do comparator1bit_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Questa Intel Starter FPGA Edition-64 vmap 2023.3 Lib Mapping Utility 2023.07 Jul 17 2023
# vmap work gate_work 
# Copying c:/intelfpga_lite/23.1std/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {comparator1bit.vo}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 19:24:04 on Oct 16,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." comparator1bit.vo 
# -- Compiling module comparator1bit
# -- Compiling module hard_block
# 
# Top level modules:
# 	comparator1bit
# End time: 19:24:04 on Oct 16,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/MUST/EIE_Year_3/FPGA/Projects/lab1/comparator1bit/quartus_prj/../sim {D:/MUST/EIE_Year_3/FPGA/Projects/lab1/comparator1bit/quartus_prj/../sim/tb_comparator1bit.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 19:24:04 on Oct 16,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/MUST/EIE_Year_3/FPGA/Projects/lab1/comparator1bit/quartus_prj/../sim" D:/MUST/EIE_Year_3/FPGA/Projects/lab1/comparator1bit/quartus_prj/../sim/tb_comparator1bit.v 
# -- Compiling module tb_comparator1bit
# 
# Top level modules:
# 	tb_comparator1bit
# End time: 19:24:04 on Oct 16,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs="+acc"  tb_comparator1bit
# vsim -t 1ps -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=""+acc"" tb_comparator1bit 
# Start time: 19:24:04 on Oct 16,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.tb_comparator1bit(fast)
# Loading work.comparator1bit(fast)
# Loading work.hard_block(fast)
# Loading cycloneive_ver.cycloneive_io_obuf(fast)
# Loading cycloneive_ver.cycloneive_io_ibuf(fast)
# Loading cycloneive_ver.cycloneive_lcell_comb(fast)
# Loading cycloneive_ver.cycloneive_lcell_comb(fast__1)
# Loading cycloneive_ver.cycloneive_lcell_comb(fast__2)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 us
# Time	 a	 b	 a_lt_b	 a_gt_b	 a_eq_b
# 0	 0	 0	 0	 0	 1
# 10	 0	 1	 1	 0	 0
# 20	 1	 0	 0	 1	 0
# 30	 1	 1	 0	 0	 1
# 40	 1	 0	 0	 1	 0
# ** Note: $finish    : D:/MUST/EIE_Year_3/FPGA/Projects/lab1/comparator1bit/quartus_prj/../sim/tb_comparator1bit.v(48)
#    Time: 50 ns  Iteration: 0  Instance: /tb_comparator1bit
# 1
# Break in Module tb_comparator1bit at D:/MUST/EIE_Year_3/FPGA/Projects/lab1/comparator1bit/quartus_prj/../sim/tb_comparator1bit.v line 48
# End time: 19:24:18 on Oct 16,2024, Elapsed time: 0:00:14
# Errors: 0, Warnings: 1
