Classic Timing Analyzer report for pic8255
Wed Jun 16 11:10:27 2010
Quartus II Version 7.2 Build 151 09/26/2007 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'A1'
  6. Clock Setup: 'CS'
  7. Clock Setup: 'RD'
  8. Clock Setup: 'WR'
  9. Clock Setup: 'A0'
 10. Clock Setup: 'PC_in[2]'
 11. Clock Setup: 'D_in[7]'
 12. Clock Setup: 'PC_in[6]'
 13. Clock Setup: 'PC_in[4]'
 14. Clock Hold: 'A1'
 15. Clock Hold: 'CS'
 16. Clock Hold: 'RD'
 17. Clock Hold: 'WR'
 18. Clock Hold: 'A0'
 19. tsu
 20. tco
 21. tpd
 22. th
 23. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                               ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------+-----------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From            ; To              ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------+-----------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 6.337 ns                         ; WR              ; intrb~_emulated ; --         ; PC_in[2] ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 16.202 ns                        ; PB_MODE         ; PC_out[1]       ; WR         ; --       ; 0            ;
; Worst-case tpd               ; N/A                                      ; None          ; 15.442 ns                        ; A0              ; pc3_en          ; --         ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 3.869 ns                         ; PC_in[2]        ; ibfb~_emulated  ; --         ; CS       ; 0            ;
; Clock Setup: 'A1'            ; N/A                                      ; None          ; 78.24 MHz ( period = 12.782 ns ) ; PB_MODE         ; obfb~latch      ; A1         ; A1       ; 0            ;
; Clock Setup: 'RD'            ; N/A                                      ; None          ; 88.35 MHz ( period = 11.318 ns ) ; PB_MODE         ; obfb~latch      ; RD         ; RD       ; 0            ;
; Clock Setup: 'WR'            ; N/A                                      ; None          ; 89.45 MHz ( period = 11.180 ns ) ; PB_MODE         ; intrb~latch     ; WR         ; WR       ; 0            ;
; Clock Setup: 'A0'            ; N/A                                      ; None          ; 91.76 MHz ( period = 10.898 ns ) ; obfa~_emulated  ; obfa~latch      ; A0         ; A0       ; 0            ;
; Clock Setup: 'CS'            ; N/A                                      ; None          ; 92.23 MHz ( period = 10.842 ns ) ; PB_MODE         ; obfb~latch      ; CS         ; CS       ; 0            ;
; Clock Setup: 'PC_in[4]'      ; N/A                                      ; None          ; 172.65 MHz ( period = 5.792 ns ) ; intra~_emulated ; obfa~latch      ; PC_in[4]   ; PC_in[4] ; 0            ;
; Clock Setup: 'PC_in[6]'      ; N/A                                      ; None          ; 172.65 MHz ( period = 5.792 ns ) ; intra~_emulated ; obfa~latch      ; PC_in[6]   ; PC_in[6] ; 0            ;
; Clock Setup: 'PC_in[2]'      ; N/A                                      ; None          ; 202.02 MHz ( period = 4.950 ns ) ; intrb~_emulated ; obfb~latch      ; PC_in[2]   ; PC_in[2] ; 0            ;
; Clock Setup: 'D_in[7]'       ; N/A                                      ; None          ; 321.54 MHz ( period = 3.110 ns ) ; obfa~latch      ; obfa~latch      ; D_in[7]    ; D_in[7]  ; 0            ;
; Clock Hold: 'A0'             ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; obfa~latch      ; obfa~_emulated  ; A0         ; A0       ; 5            ;
; Clock Hold: 'A1'             ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; obfa~latch      ; obfa~_emulated  ; A1         ; A1       ; 46           ;
; Clock Hold: 'CS'             ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; PA_IO           ; PA_R_OUT[0]     ; CS         ; CS       ; 44           ;
; Clock Hold: 'WR'             ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; PA_IO           ; PA_R_OUT[0]     ; WR         ; WR       ; 44           ;
; Clock Hold: 'RD'             ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; obfa~latch      ; obfa~_emulated  ; RD         ; RD       ; 45           ;
; Total number of failed paths ;                                          ;               ;                                  ;                 ;                 ;            ;          ; 184          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------+-----------------+------------+----------+--------------+


+---------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                      ;
+----------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                         ; Setting            ; From ; To ; Entity Name ;
+----------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                    ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                  ; Final              ;      ;    ;             ;
; Default hold multicycle                                        ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                      ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                         ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                 ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                               ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                          ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                        ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                               ; Off                ;      ;    ;             ;
; Enable Clock Latency                                           ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                  ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                              ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                              ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node          ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                          ; 10                 ;      ;    ;             ;
; Number of paths to report                                      ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                   ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                         ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                     ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                   ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis ; Off                ;      ;    ;             ;
+----------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; A1              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; CS              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; RD              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; WR              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; A0              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; PC_in[2]        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; D_in[7]         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; PC_in[6]        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; PC_in[4]        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'A1'                                                                                                                                                                                      ;
+-------+------------------------------------------------+-----------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From            ; To              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 78.24 MHz ( period = 12.782 ns )               ; PB_MODE         ; obfb~latch      ; A1         ; A1       ; None                        ; None                      ; 3.191 ns                ;
; N/A   ; 85.35 MHz ( period = 11.716 ns )               ; PB_IO           ; obfb~latch      ; A1         ; A1       ; None                        ; None                      ; 2.658 ns                ;
; N/A   ; 90.56 MHz ( period = 11.042 ns )               ; intra~_emulated ; intra~latch     ; A1         ; A1       ; None                        ; None                      ; 1.962 ns                ;
; N/A   ; 90.71 MHz ( period = 11.024 ns )               ; PB_MODE         ; intrb~latch     ; A1         ; A1       ; None                        ; None                      ; 1.802 ns                ;
; N/A   ; 93.21 MHz ( period = 10.728 ns )               ; PA_IO           ; obfa~latch      ; A1         ; A1       ; None                        ; None                      ; 4.974 ns                ;
; N/A   ; 93.77 MHz ( period = 10.664 ns )               ; PA_MODE[0]      ; obfa~latch      ; A1         ; A1       ; None                        ; None                      ; 4.942 ns                ;
; N/A   ; 93.79 MHz ( period = 10.662 ns )               ; obfa~_emulated  ; obfa~latch      ; A1         ; A1       ; None                        ; None                      ; 1.990 ns                ;
; N/A   ; 97.64 MHz ( period = 10.242 ns )               ; PA_MODE[1]      ; obfa~latch      ; A1         ; A1       ; None                        ; None                      ; 4.731 ns                ;
; N/A   ; 98.85 MHz ( period = 10.116 ns )               ; intra~_emulated ; obfa~latch      ; A1         ; A1       ; None                        ; None                      ; 2.151 ns                ;
; N/A   ; 100.42 MHz ( period = 9.958 ns )               ; PB_IO           ; intrb~latch     ; A1         ; A1       ; None                        ; None                      ; 1.269 ns                ;
; N/A   ; 115.53 MHz ( period = 8.656 ns )               ; obfb~_emulated  ; obfb~latch      ; A1         ; A1       ; None                        ; None                      ; 1.561 ns                ;
; N/A   ; 120.05 MHz ( period = 8.330 ns )               ; ibfa~_emulated  ; ibfa~latch      ; A1         ; A1       ; None                        ; None                      ; 1.846 ns                ;
; N/A   ; 127.62 MHz ( period = 7.836 ns )               ; PA_IO           ; intra~latch     ; A1         ; A1       ; None                        ; None                      ; 2.876 ns                ;
; N/A   ; 128.67 MHz ( period = 7.772 ns )               ; PA_MODE[0]      ; intra~latch     ; A1         ; A1       ; None                        ; None                      ; 2.844 ns                ;
; N/A   ; 136.20 MHz ( period = 7.342 ns )               ; PA_MODE[1]      ; intra~latch     ; A1         ; A1       ; None                        ; None                      ; 2.629 ns                ;
; N/A   ; 140.25 MHz ( period = 7.130 ns )               ; PA_MODE[0]      ; ibfa~latch      ; A1         ; A1       ; None                        ; None                      ; 4.119 ns                ;
; N/A   ; 149.25 MHz ( period = 6.700 ns )               ; PA_MODE[1]      ; ibfa~latch      ; A1         ; A1       ; None                        ; None                      ; 3.904 ns                ;
; N/A   ; 158.58 MHz ( period = 6.306 ns )               ; ibfa~latch      ; ibfa~_emulated  ; A1         ; A1       ; None                        ; None                      ; 1.036 ns                ;
; N/A   ; 169.32 MHz ( period = 5.906 ns )               ; PA_IO           ; ibfa~latch      ; A1         ; A1       ; None                        ; None                      ; 3.507 ns                ;
; N/A   ; 172.65 MHz ( period = 5.792 ns )               ; PB_IO           ; PB_R_OUT[6]     ; A1         ; A1       ; None                        ; None                      ; 2.253 ns                ;
; N/A   ; 172.65 MHz ( period = 5.792 ns )               ; PB_IO           ; PB_R_OUT[7]     ; A1         ; A1       ; None                        ; None                      ; 2.253 ns                ;
; N/A   ; 176.46 MHz ( period = 5.667 ns )               ; obfa~latch      ; obfa~latch      ; A1         ; A1       ; None                        ; None                      ; 2.077 ns                ;
; N/A   ; 193.42 MHz ( period = 5.170 ns )               ; PB_MODE         ; obfb~_emulated  ; A1         ; A1       ; None                        ; None                      ; 4.523 ns                ;
; N/A   ; 197.36 MHz ( period = 5.067 ns )               ; PB_IO           ; ibfb~_emulated  ; A1         ; A1       ; None                        ; None                      ; 2.806 ns                ;
; N/A   ; 201.25 MHz ( period = 4.969 ns )               ; PC_R_OUT[6]     ; intra~_emulated ; A1         ; A1       ; None                        ; None                      ; 4.058 ns                ;
; N/A   ; 215.66 MHz ( period = 4.637 ns )               ; PB_IO           ; obfb~_emulated  ; A1         ; A1       ; None                        ; None                      ; 3.990 ns                ;
; N/A   ; 215.70 MHz ( period = 4.636 ns )               ; PB_IO           ; PB_R_OUT[0]     ; A1         ; A1       ; None                        ; None                      ; 1.679 ns                ;
; N/A   ; 215.70 MHz ( period = 4.636 ns )               ; PB_IO           ; PB_R_OUT[1]     ; A1         ; A1       ; None                        ; None                      ; 1.679 ns                ;
; N/A   ; 215.70 MHz ( period = 4.636 ns )               ; PB_IO           ; PB_R_OUT[2]     ; A1         ; A1       ; None                        ; None                      ; 1.679 ns                ;
; N/A   ; 215.70 MHz ( period = 4.636 ns )               ; PB_IO           ; PB_R_OUT[3]     ; A1         ; A1       ; None                        ; None                      ; 1.679 ns                ;
; N/A   ; 215.70 MHz ( period = 4.636 ns )               ; PB_IO           ; PB_R_OUT[4]     ; A1         ; A1       ; None                        ; None                      ; 1.679 ns                ;
; N/A   ; 215.70 MHz ( period = 4.636 ns )               ; PB_IO           ; PB_R_OUT[5]     ; A1         ; A1       ; None                        ; None                      ; 1.679 ns                ;
; N/A   ; 226.19 MHz ( period = 4.421 ns )               ; PC_R_OUT[4]     ; intra~_emulated ; A1         ; A1       ; None                        ; None                      ; 3.510 ns                ;
; N/A   ; 232.07 MHz ( period = 4.309 ns )               ; PB_MODE         ; ibfb~_emulated  ; A1         ; A1       ; None                        ; None                      ; 2.048 ns                ;
; N/A   ; 259.13 MHz ( period = 3.859 ns )               ; ibfa~latch      ; ibfa~latch      ; A1         ; A1       ; None                        ; None                      ; 1.629 ns                ;
; N/A   ; 276.55 MHz ( period = 3.616 ns )               ; PA_IO           ; intra~_emulated ; A1         ; A1       ; None                        ; None                      ; 5.307 ns                ;
; N/A   ; 279.02 MHz ( period = 3.584 ns )               ; PA_MODE[0]      ; intra~_emulated ; A1         ; A1       ; None                        ; None                      ; 5.275 ns                ;
; N/A   ; 289.10 MHz ( period = 3.459 ns )               ; ibfa~_emulated  ; ibfa~_emulated  ; A1         ; A1       ; None                        ; None                      ; 1.253 ns                ;
; N/A   ; 296.82 MHz ( period = 3.369 ns )               ; PA_MODE[1]      ; intra~_emulated ; A1         ; A1       ; None                        ; None                      ; 5.060 ns                ;
; N/A   ; 301.48 MHz ( period = 3.317 ns )               ; intra~latch     ; intra~latch     ; A1         ; A1       ; None                        ; None                      ; 2.052 ns                ;
; N/A   ; 302.11 MHz ( period = 3.310 ns )               ; intra~_emulated ; intra~_emulated ; A1         ; A1       ; None                        ; None                      ; 2.484 ns                ;
; N/A   ; 303.40 MHz ( period = 3.296 ns )               ; PCH_IO          ; PC_R_OUT[7]     ; A1         ; A1       ; None                        ; None                      ; 3.083 ns                ;
; N/A   ; 303.95 MHz ( period = 3.290 ns )               ; obfa~latch      ; obfa~_emulated  ; A1         ; A1       ; None                        ; None                      ; 1.182 ns                ;
; N/A   ; 313.38 MHz ( period = 3.191 ns )               ; ibfb~_emulated  ; ibfb~_emulated  ; A1         ; A1       ; None                        ; None                      ; 1.256 ns                ;
; N/A   ; 320.92 MHz ( period = 3.116 ns )               ; PA_IO           ; obfa~_emulated  ; A1         ; A1       ; None                        ; None                      ; 5.853 ns                ;
; N/A   ; 324.25 MHz ( period = 3.084 ns )               ; PA_MODE[0]      ; obfa~_emulated  ; A1         ; A1       ; None                        ; None                      ; 5.821 ns                ;
; N/A   ; 348.55 MHz ( period = 2.869 ns )               ; PA_MODE[1]      ; obfa~_emulated  ; A1         ; A1       ; None                        ; None                      ; 5.606 ns                ;
; N/A   ; 348.92 MHz ( period = 2.866 ns )               ; intrb~latch     ; intrb~latch     ; A1         ; A1       ; None                        ; None                      ; 1.556 ns                ;
; N/A   ; 349.77 MHz ( period = 2.859 ns )               ; PA_MODE[0]      ; ibfa~_emulated  ; A1         ; A1       ; None                        ; None                      ; 3.526 ns                ;
; N/A   ; 350.39 MHz ( period = 2.854 ns )               ; intra~latch     ; obfa~latch      ; A1         ; A1       ; None                        ; None                      ; 2.241 ns                ;
; N/A   ; 355.87 MHz ( period = 2.810 ns )               ; intra~_emulated ; obfa~_emulated  ; A1         ; A1       ; None                        ; None                      ; 3.030 ns                ;
; N/A   ; 359.58 MHz ( period = 2.781 ns )               ; PCH_IO          ; PC_R_OUT[0]     ; A1         ; A1       ; None                        ; None                      ; 2.568 ns                ;
; N/A   ; 366.97 MHz ( period = 2.725 ns )               ; PC_R_OUT[4]     ; PC_R_OUT[4]     ; A1         ; A1       ; None                        ; None                      ; 2.511 ns                ;
; N/A   ; 371.89 MHz ( period = 2.689 ns )               ; PC_R_OUT[1]     ; PC_R_OUT[1]     ; A1         ; A1       ; None                        ; None                      ; 2.475 ns                ;
; N/A   ; 378.21 MHz ( period = 2.644 ns )               ; PA_MODE[1]      ; ibfa~_emulated  ; A1         ; A1       ; None                        ; None                      ; 3.311 ns                ;
; N/A   ; 380.81 MHz ( period = 2.626 ns )               ; PCH_IO          ; PC_R_OUT[6]     ; A1         ; A1       ; None                        ; None                      ; 2.410 ns                ;
; N/A   ; 380.95 MHz ( period = 2.625 ns )               ; PCH_IO          ; PC_R_OUT[5]     ; A1         ; A1       ; None                        ; None                      ; 2.409 ns                ;
; N/A   ; 384.91 MHz ( period = 2.598 ns )               ; PCH_IO          ; PC_R_OUT[2]     ; A1         ; A1       ; None                        ; None                      ; 2.385 ns                ;
; N/A   ; 390.17 MHz ( period = 2.563 ns )               ; PCL_IO          ; PC_R_OUT[7]     ; A1         ; A1       ; None                        ; None                      ; 2.350 ns                ;
; N/A   ; 402.25 MHz ( period = 2.486 ns )               ; PCL_IO          ; PC_R_OUT[0]     ; A1         ; A1       ; None                        ; None                      ; 2.273 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; intrb~latch     ; obfb~latch      ; A1         ; A1       ; None                        ; None                      ; 1.536 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; obfb~latch      ; obfb~latch      ; A1         ; A1       ; None                        ; None                      ; 1.228 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PCL_IO          ; PC_R_OUT[2]     ; A1         ; A1       ; None                        ; None                      ; 2.086 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PA_IO           ; ibfa~_emulated  ; A1         ; A1       ; None                        ; None                      ; 2.914 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PCL_IO          ; PC_R_OUT[1]     ; A1         ; A1       ; None                        ; None                      ; 2.033 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; intrb~latch     ; obfb~_emulated  ; A1         ; A1       ; None                        ; None                      ; 2.868 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; intra~latch     ; intra~_emulated ; A1         ; A1       ; None                        ; None                      ; 2.574 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PCH_IO          ; PC_R_OUT[3]     ; A1         ; A1       ; None                        ; None                      ; 1.809 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; obfb~_emulated  ; obfb~_emulated  ; A1         ; A1       ; None                        ; None                      ; 1.802 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PCL_IO          ; PC_R_OUT[6]     ; A1         ; A1       ; None                        ; None                      ; 1.705 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PCL_IO          ; PC_R_OUT[3]     ; A1         ; A1       ; None                        ; None                      ; 1.703 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PCL_IO          ; PC_R_OUT[5]     ; A1         ; A1       ; None                        ; None                      ; 1.703 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PCH_IO          ; PC_R_OUT[1]     ; A1         ; A1       ; None                        ; None                      ; 1.652 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PCH_IO          ; PC_R_OUT[4]     ; A1         ; A1       ; None                        ; None                      ; 1.577 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PC_R_OUT[7]     ; PC_R_OUT[7]     ; A1         ; A1       ; None                        ; None                      ; 1.492 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PC_R_OUT[0]     ; PC_R_OUT[0]     ; A1         ; A1       ; None                        ; None                      ; 1.402 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PC_R_OUT[6]     ; PC_R_OUT[6]     ; A1         ; A1       ; None                        ; None                      ; 1.368 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PC_R_OUT[3]     ; PC_R_OUT[3]     ; A1         ; A1       ; None                        ; None                      ; 1.361 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PC_R_OUT[5]     ; PC_R_OUT[5]     ; A1         ; A1       ; None                        ; None                      ; 1.357 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PC_R_OUT[2]     ; PC_R_OUT[2]     ; A1         ; A1       ; None                        ; None                      ; 1.349 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PCL_IO          ; PC_R_OUT[4]     ; A1         ; A1       ; None                        ; None                      ; 1.137 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; obfa~_emulated  ; obfa~_emulated  ; A1         ; A1       ; None                        ; None                      ; 1.095 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; intra~latch     ; obfa~_emulated  ; A1         ; A1       ; None                        ; None                      ; 3.120 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; obfb~latch      ; obfb~_emulated  ; A1         ; A1       ; None                        ; None                      ; 1.469 ns                ;
+-------+------------------------------------------------+-----------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CS'                                                                                                                                                                                      ;
+-------+------------------------------------------------+-----------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From            ; To              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 92.23 MHz ( period = 10.842 ns )               ; PB_MODE         ; obfb~latch      ; CS         ; CS       ; None                        ; None                      ; 3.191 ns                ;
; N/A   ; 99.17 MHz ( period = 10.084 ns )               ; obfa~_emulated  ; obfa~latch      ; CS         ; CS       ; None                        ; None                      ; 1.990 ns                ;
; N/A   ; 102.29 MHz ( period = 9.776 ns )               ; PB_IO           ; obfb~latch      ; CS         ; CS       ; None                        ; None                      ; 2.658 ns                ;
; N/A   ; 103.31 MHz ( period = 9.680 ns )               ; intra~_emulated ; intra~latch     ; CS         ; CS       ; None                        ; None                      ; 1.962 ns                ;
; N/A   ; 106.09 MHz ( period = 9.426 ns )               ; ibfa~_emulated  ; ibfa~latch      ; CS         ; CS       ; None                        ; None                      ; 1.846 ns                ;
; N/A   ; 110.08 MHz ( period = 9.084 ns )               ; PB_MODE         ; intrb~latch     ; CS         ; CS       ; None                        ; None                      ; 1.802 ns                ;
; N/A   ; 110.86 MHz ( period = 9.020 ns )               ; obfb~_emulated  ; obfb~latch      ; CS         ; CS       ; None                        ; None                      ; 1.561 ns                ;
; N/A   ; 113.79 MHz ( period = 8.788 ns )               ; PA_IO           ; obfa~latch      ; CS         ; CS       ; None                        ; None                      ; 4.974 ns                ;
; N/A   ; 114.63 MHz ( period = 8.724 ns )               ; PA_MODE[0]      ; obfa~latch      ; CS         ; CS       ; None                        ; None                      ; 4.942 ns                ;
; N/A   ; 120.45 MHz ( period = 8.302 ns )               ; PA_MODE[1]      ; obfa~latch      ; CS         ; CS       ; None                        ; None                      ; 4.731 ns                ;
; N/A   ; 122.31 MHz ( period = 8.176 ns )               ; intra~_emulated ; obfa~latch      ; CS         ; CS       ; None                        ; None                      ; 2.151 ns                ;
; N/A   ; 124.72 MHz ( period = 8.018 ns )               ; PB_IO           ; intrb~latch     ; CS         ; CS       ; None                        ; None                      ; 1.269 ns                ;
; N/A   ; 140.25 MHz ( period = 7.130 ns )               ; PA_MODE[0]      ; ibfa~latch      ; CS         ; CS       ; None                        ; None                      ; 4.119 ns                ;
; N/A   ; 149.25 MHz ( period = 6.700 ns )               ; PA_MODE[1]      ; ibfa~latch      ; CS         ; CS       ; None                        ; None                      ; 3.904 ns                ;
; N/A   ; 154.46 MHz ( period = 6.474 ns )               ; PA_IO           ; intra~latch     ; CS         ; CS       ; None                        ; None                      ; 2.876 ns                ;
; N/A   ; 156.01 MHz ( period = 6.410 ns )               ; PA_MODE[0]      ; intra~latch     ; CS         ; CS       ; None                        ; None                      ; 2.844 ns                ;
; N/A   ; 167.22 MHz ( period = 5.980 ns )               ; PA_MODE[1]      ; intra~latch     ; CS         ; CS       ; None                        ; None                      ; 2.629 ns                ;
; N/A   ; 169.32 MHz ( period = 5.906 ns )               ; PA_IO           ; ibfa~latch      ; CS         ; CS       ; None                        ; None                      ; 3.507 ns                ;
; N/A   ; 201.25 MHz ( period = 4.969 ns )               ; PC_R_OUT[6]     ; intra~_emulated ; CS         ; CS       ; None                        ; None                      ; 4.058 ns                ;
; N/A   ; 212.90 MHz ( period = 4.697 ns )               ; obfa~latch      ; obfa~latch      ; CS         ; CS       ; None                        ; None                      ; 2.077 ns                ;
; N/A   ; 226.19 MHz ( period = 4.421 ns )               ; PC_R_OUT[4]     ; intra~_emulated ; CS         ; CS       ; None                        ; None                      ; 3.510 ns                ;
; N/A   ; 229.04 MHz ( period = 4.366 ns )               ; ibfa~latch      ; ibfa~_emulated  ; CS         ; CS       ; None                        ; None                      ; 1.036 ns                ;
; N/A   ; 244.08 MHz ( period = 4.097 ns )               ; PB_IO           ; ibfb~_emulated  ; CS         ; CS       ; None                        ; None                      ; 2.806 ns                ;
; N/A   ; 248.88 MHz ( period = 4.018 ns )               ; PB_MODE         ; obfb~_emulated  ; CS         ; CS       ; None                        ; None                      ; 4.523 ns                ;
; N/A   ; 258.53 MHz ( period = 3.868 ns )               ; intra~latch     ; intra~_emulated ; CS         ; CS       ; None                        ; None                      ; 2.574 ns                ;
; N/A   ; 259.13 MHz ( period = 3.859 ns )               ; ibfa~latch      ; ibfa~latch      ; CS         ; CS       ; None                        ; None                      ; 1.629 ns                ;
; N/A   ; 276.55 MHz ( period = 3.616 ns )               ; PA_IO           ; intra~_emulated ; CS         ; CS       ; None                        ; None                      ; 5.307 ns                ;
; N/A   ; 279.02 MHz ( period = 3.584 ns )               ; PA_MODE[0]      ; intra~_emulated ; CS         ; CS       ; None                        ; None                      ; 5.275 ns                ;
; N/A   ; 286.70 MHz ( period = 3.488 ns )               ; PB_IO           ; PB_R_OUT[6]     ; CS         ; CS       ; None                        ; None                      ; 2.253 ns                ;
; N/A   ; 286.70 MHz ( period = 3.488 ns )               ; PB_IO           ; PB_R_OUT[7]     ; CS         ; CS       ; None                        ; None                      ; 2.253 ns                ;
; N/A   ; 286.94 MHz ( period = 3.485 ns )               ; PB_IO           ; obfb~_emulated  ; CS         ; CS       ; None                        ; None                      ; 3.990 ns                ;
; N/A   ; 288.68 MHz ( period = 3.464 ns )               ; intra~latch     ; intra~latch     ; CS         ; CS       ; None                        ; None                      ; 2.052 ns                ;
; N/A   ; 296.82 MHz ( period = 3.369 ns )               ; PA_MODE[1]      ; intra~_emulated ; CS         ; CS       ; None                        ; None                      ; 5.060 ns                ;
; N/A   ; 299.49 MHz ( period = 3.339 ns )               ; PB_MODE         ; ibfb~_emulated  ; CS         ; CS       ; None                        ; None                      ; 2.048 ns                ;
; N/A   ; 302.11 MHz ( period = 3.310 ns )               ; intra~_emulated ; intra~_emulated ; CS         ; CS       ; None                        ; None                      ; 2.484 ns                ;
; N/A   ; 303.40 MHz ( period = 3.296 ns )               ; PCH_IO          ; PC_R_OUT[7]     ; CS         ; CS       ; None                        ; None                      ; 3.083 ns                ;
; N/A   ; 329.27 MHz ( period = 3.037 ns )               ; ibfa~_emulated  ; ibfa~_emulated  ; CS         ; CS       ; None                        ; None                      ; 1.253 ns                ;
; N/A   ; 343.05 MHz ( period = 2.915 ns )               ; ibfb~_emulated  ; ibfb~_emulated  ; CS         ; CS       ; None                        ; None                      ; 1.256 ns                ;
; N/A   ; 346.62 MHz ( period = 2.885 ns )               ; intrb~latch     ; intrb~latch     ; CS         ; CS       ; None                        ; None                      ; 1.556 ns                ;
; N/A   ; 359.58 MHz ( period = 2.781 ns )               ; PCH_IO          ; PC_R_OUT[0]     ; CS         ; CS       ; None                        ; None                      ; 2.568 ns                ;
; N/A   ; 366.97 MHz ( period = 2.725 ns )               ; PC_R_OUT[4]     ; PC_R_OUT[4]     ; CS         ; CS       ; None                        ; None                      ; 2.511 ns                ;
; N/A   ; 368.73 MHz ( period = 2.712 ns )               ; intra~latch     ; obfa~latch      ; CS         ; CS       ; None                        ; None                      ; 2.241 ns                ;
; N/A   ; 371.89 MHz ( period = 2.689 ns )               ; PC_R_OUT[1]     ; PC_R_OUT[1]     ; CS         ; CS       ; None                        ; None                      ; 2.475 ns                ;
; N/A   ; 380.81 MHz ( period = 2.626 ns )               ; PCH_IO          ; PC_R_OUT[6]     ; CS         ; CS       ; None                        ; None                      ; 2.410 ns                ;
; N/A   ; 380.95 MHz ( period = 2.625 ns )               ; PCH_IO          ; PC_R_OUT[5]     ; CS         ; CS       ; None                        ; None                      ; 2.409 ns                ;
; N/A   ; 384.91 MHz ( period = 2.598 ns )               ; PCH_IO          ; PC_R_OUT[2]     ; CS         ; CS       ; None                        ; None                      ; 2.385 ns                ;
; N/A   ; 390.17 MHz ( period = 2.563 ns )               ; PCL_IO          ; PC_R_OUT[7]     ; CS         ; CS       ; None                        ; None                      ; 2.350 ns                ;
; N/A   ; 402.25 MHz ( period = 2.486 ns )               ; PCL_IO          ; PC_R_OUT[0]     ; CS         ; CS       ; None                        ; None                      ; 2.273 ns                ;
; N/A   ; 410.68 MHz ( period = 2.435 ns )               ; PA_IO           ; obfa~_emulated  ; CS         ; CS       ; None                        ; None                      ; 5.853 ns                ;
; N/A   ; 416.15 MHz ( period = 2.403 ns )               ; PA_MODE[0]      ; obfa~_emulated  ; CS         ; CS       ; None                        ; None                      ; 5.821 ns                ;
; N/A   ; 424.63 MHz ( period = 2.355 ns )               ; intrb~latch     ; obfb~latch      ; CS         ; CS       ; None                        ; None                      ; 1.536 ns                ;
; N/A   ; 428.27 MHz ( period = 2.335 ns )               ; obfb~latch      ; obfb~latch      ; CS         ; CS       ; None                        ; None                      ; 1.228 ns                ;
; N/A   ; 428.82 MHz ( period = 2.332 ns )               ; PB_IO           ; PB_R_OUT[0]     ; CS         ; CS       ; None                        ; None                      ; 1.679 ns                ;
; N/A   ; 428.82 MHz ( period = 2.332 ns )               ; PB_IO           ; PB_R_OUT[1]     ; CS         ; CS       ; None                        ; None                      ; 1.679 ns                ;
; N/A   ; 428.82 MHz ( period = 2.332 ns )               ; PB_IO           ; PB_R_OUT[2]     ; CS         ; CS       ; None                        ; None                      ; 1.679 ns                ;
; N/A   ; 428.82 MHz ( period = 2.332 ns )               ; PB_IO           ; PB_R_OUT[3]     ; CS         ; CS       ; None                        ; None                      ; 1.679 ns                ;
; N/A   ; 428.82 MHz ( period = 2.332 ns )               ; PB_IO           ; PB_R_OUT[4]     ; CS         ; CS       ; None                        ; None                      ; 1.679 ns                ;
; N/A   ; 428.82 MHz ( period = 2.332 ns )               ; PB_IO           ; PB_R_OUT[5]     ; CS         ; CS       ; None                        ; None                      ; 1.679 ns                ;
; N/A   ; 434.97 MHz ( period = 2.299 ns )               ; PCL_IO          ; PC_R_OUT[2]     ; CS         ; CS       ; None                        ; None                      ; 2.086 ns                ;
; N/A   ; 445.24 MHz ( period = 2.246 ns )               ; PCL_IO          ; PC_R_OUT[1]     ; CS         ; CS       ; None                        ; None                      ; 2.033 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; PA_MODE[1]      ; obfa~_emulated  ; CS         ; CS       ; None                        ; None                      ; 5.606 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; intra~_emulated ; obfa~_emulated  ; CS         ; CS       ; None                        ; None                      ; 3.030 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; PCH_IO          ; PC_R_OUT[3]     ; CS         ; CS       ; None                        ; None                      ; 1.809 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; obfb~_emulated  ; obfb~_emulated  ; CS         ; CS       ; None                        ; None                      ; 1.802 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; obfa~latch      ; obfa~_emulated  ; CS         ; CS       ; None                        ; None                      ; 1.182 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; PCL_IO          ; PC_R_OUT[6]     ; CS         ; CS       ; None                        ; None                      ; 1.705 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; PCL_IO          ; PC_R_OUT[3]     ; CS         ; CS       ; None                        ; None                      ; 1.703 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; PCL_IO          ; PC_R_OUT[5]     ; CS         ; CS       ; None                        ; None                      ; 1.703 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; intrb~latch     ; obfb~_emulated  ; CS         ; CS       ; None                        ; None                      ; 2.868 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; PA_MODE[0]      ; ibfa~_emulated  ; CS         ; CS       ; None                        ; None                      ; 3.526 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; PCH_IO          ; PC_R_OUT[1]     ; CS         ; CS       ; None                        ; None                      ; 1.652 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; PCH_IO          ; PC_R_OUT[4]     ; CS         ; CS       ; None                        ; None                      ; 1.577 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; PC_R_OUT[7]     ; PC_R_OUT[7]     ; CS         ; CS       ; None                        ; None                      ; 1.492 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; PA_MODE[1]      ; ibfa~_emulated  ; CS         ; CS       ; None                        ; None                      ; 3.311 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; PC_R_OUT[0]     ; PC_R_OUT[0]     ; CS         ; CS       ; None                        ; None                      ; 1.402 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; PC_R_OUT[6]     ; PC_R_OUT[6]     ; CS         ; CS       ; None                        ; None                      ; 1.368 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; PC_R_OUT[3]     ; PC_R_OUT[3]     ; CS         ; CS       ; None                        ; None                      ; 1.361 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; PC_R_OUT[5]     ; PC_R_OUT[5]     ; CS         ; CS       ; None                        ; None                      ; 1.357 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; PC_R_OUT[2]     ; PC_R_OUT[2]     ; CS         ; CS       ; None                        ; None                      ; 1.349 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; intra~latch     ; obfa~_emulated  ; CS         ; CS       ; None                        ; None                      ; 3.120 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; PCL_IO          ; PC_R_OUT[4]     ; CS         ; CS       ; None                        ; None                      ; 1.137 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; obfa~_emulated  ; obfa~_emulated  ; CS         ; CS       ; None                        ; None                      ; 1.095 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; PA_IO           ; ibfa~_emulated  ; CS         ; CS       ; None                        ; None                      ; 2.914 ns                ;
+-------+------------------------------------------------+-----------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'RD'                                                                                                                                                                                      ;
+-------+------------------------------------------------+-----------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From            ; To              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 88.35 MHz ( period = 11.318 ns )               ; PB_MODE         ; obfb~latch      ; RD         ; RD       ; None                        ; None                      ; 3.191 ns                ;
; N/A   ; 97.54 MHz ( period = 10.252 ns )               ; PB_IO           ; obfb~latch      ; RD         ; RD       ; None                        ; None                      ; 2.658 ns                ;
; N/A   ; 98.46 MHz ( period = 10.156 ns )               ; intra~_emulated ; intra~latch     ; RD         ; RD       ; None                        ; None                      ; 1.962 ns                ;
; N/A   ; 99.17 MHz ( period = 10.084 ns )               ; obfa~_emulated  ; obfa~latch      ; RD         ; RD       ; None                        ; None                      ; 1.990 ns                ;
; N/A   ; 104.60 MHz ( period = 9.560 ns )               ; PB_MODE         ; intrb~latch     ; RD         ; RD       ; None                        ; None                      ; 1.802 ns                ;
; N/A   ; 107.94 MHz ( period = 9.264 ns )               ; PA_IO           ; obfa~latch      ; RD         ; RD       ; None                        ; None                      ; 4.974 ns                ;
; N/A   ; 108.70 MHz ( period = 9.200 ns )               ; PA_MODE[0]      ; obfa~latch      ; RD         ; RD       ; None                        ; None                      ; 4.942 ns                ;
; N/A   ; 110.86 MHz ( period = 9.020 ns )               ; obfb~_emulated  ; obfb~latch      ; RD         ; RD       ; None                        ; None                      ; 1.561 ns                ;
; N/A   ; 111.73 MHz ( period = 8.950 ns )               ; ibfa~_emulated  ; ibfa~latch      ; RD         ; RD       ; None                        ; None                      ; 1.846 ns                ;
; N/A   ; 113.92 MHz ( period = 8.778 ns )               ; PA_MODE[1]      ; obfa~latch      ; RD         ; RD       ; None                        ; None                      ; 4.731 ns                ;
; N/A   ; 115.58 MHz ( period = 8.652 ns )               ; intra~_emulated ; obfa~latch      ; RD         ; RD       ; None                        ; None                      ; 2.151 ns                ;
; N/A   ; 117.73 MHz ( period = 8.494 ns )               ; PB_IO           ; intrb~latch     ; RD         ; RD       ; None                        ; None                      ; 1.269 ns                ;
; N/A   ; 140.25 MHz ( period = 7.130 ns )               ; PA_MODE[0]      ; ibfa~latch      ; RD         ; RD       ; None                        ; None                      ; 4.119 ns                ;
; N/A   ; 143.88 MHz ( period = 6.950 ns )               ; PA_IO           ; intra~latch     ; RD         ; RD       ; None                        ; None                      ; 2.876 ns                ;
; N/A   ; 145.22 MHz ( period = 6.886 ns )               ; PA_MODE[0]      ; intra~latch     ; RD         ; RD       ; None                        ; None                      ; 2.844 ns                ;
; N/A   ; 149.25 MHz ( period = 6.700 ns )               ; PA_MODE[1]      ; ibfa~latch      ; RD         ; RD       ; None                        ; None                      ; 3.904 ns                ;
; N/A   ; 154.89 MHz ( period = 6.456 ns )               ; PA_MODE[1]      ; intra~latch     ; RD         ; RD       ; None                        ; None                      ; 2.629 ns                ;
; N/A   ; 169.32 MHz ( period = 5.906 ns )               ; PA_IO           ; ibfa~latch      ; RD         ; RD       ; None                        ; None                      ; 3.507 ns                ;
; N/A   ; 201.25 MHz ( period = 4.969 ns )               ; PC_R_OUT[6]     ; intra~_emulated ; RD         ; RD       ; None                        ; None                      ; 4.058 ns                ;
; N/A   ; 202.63 MHz ( period = 4.935 ns )               ; obfa~latch      ; obfa~latch      ; RD         ; RD       ; None                        ; None                      ; 2.077 ns                ;
; N/A   ; 206.53 MHz ( period = 4.842 ns )               ; ibfa~latch      ; ibfa~_emulated  ; RD         ; RD       ; None                        ; None                      ; 1.036 ns                ;
; N/A   ; 226.19 MHz ( period = 4.421 ns )               ; PC_R_OUT[4]     ; intra~_emulated ; RD         ; RD       ; None                        ; None                      ; 3.510 ns                ;
; N/A   ; 230.68 MHz ( period = 4.335 ns )               ; PB_IO           ; ibfb~_emulated  ; RD         ; RD       ; None                        ; None                      ; 2.806 ns                ;
; N/A   ; 234.96 MHz ( period = 4.256 ns )               ; PB_MODE         ; obfb~_emulated  ; RD         ; RD       ; None                        ; None                      ; 4.523 ns                ;
; N/A   ; 252.27 MHz ( period = 3.964 ns )               ; PB_IO           ; PB_R_OUT[6]     ; RD         ; RD       ; None                        ; None                      ; 2.253 ns                ;
; N/A   ; 252.27 MHz ( period = 3.964 ns )               ; PB_IO           ; PB_R_OUT[7]     ; RD         ; RD       ; None                        ; None                      ; 2.253 ns                ;
; N/A   ; 259.13 MHz ( period = 3.859 ns )               ; ibfa~latch      ; ibfa~latch      ; RD         ; RD       ; None                        ; None                      ; 1.629 ns                ;
; N/A   ; 268.60 MHz ( period = 3.723 ns )               ; PB_IO           ; obfb~_emulated  ; RD         ; RD       ; None                        ; None                      ; 3.990 ns                ;
; N/A   ; 276.55 MHz ( period = 3.616 ns )               ; PA_IO           ; intra~_emulated ; RD         ; RD       ; None                        ; None                      ; 5.307 ns                ;
; N/A   ; 279.02 MHz ( period = 3.584 ns )               ; PA_MODE[0]      ; intra~_emulated ; RD         ; RD       ; None                        ; None                      ; 5.275 ns                ;
; N/A   ; 279.56 MHz ( period = 3.577 ns )               ; PB_MODE         ; ibfb~_emulated  ; RD         ; RD       ; None                        ; None                      ; 2.048 ns                ;
; N/A   ; 288.68 MHz ( period = 3.464 ns )               ; intra~latch     ; intra~latch     ; RD         ; RD       ; None                        ; None                      ; 2.052 ns                ;
; N/A   ; 294.81 MHz ( period = 3.392 ns )               ; intra~latch     ; intra~_emulated ; RD         ; RD       ; None                        ; None                      ; 2.574 ns                ;
; N/A   ; 296.82 MHz ( period = 3.369 ns )               ; PA_MODE[1]      ; intra~_emulated ; RD         ; RD       ; None                        ; None                      ; 5.060 ns                ;
; N/A   ; 302.11 MHz ( period = 3.310 ns )               ; intra~_emulated ; intra~_emulated ; RD         ; RD       ; None                        ; None                      ; 2.484 ns                ;
; N/A   ; 303.40 MHz ( period = 3.296 ns )               ; PCH_IO          ; PC_R_OUT[7]     ; RD         ; RD       ; None                        ; None                      ; 3.083 ns                ;
; N/A   ; 329.27 MHz ( period = 3.037 ns )               ; ibfa~_emulated  ; ibfa~_emulated  ; RD         ; RD       ; None                        ; None                      ; 1.253 ns                ;
; N/A   ; 343.05 MHz ( period = 2.915 ns )               ; ibfb~_emulated  ; ibfb~_emulated  ; RD         ; RD       ; None                        ; None                      ; 1.256 ns                ;
; N/A   ; 346.62 MHz ( period = 2.885 ns )               ; intrb~latch     ; intrb~latch     ; RD         ; RD       ; None                        ; None                      ; 1.556 ns                ;
; N/A   ; 356.13 MHz ( period = 2.808 ns )               ; PB_IO           ; PB_R_OUT[0]     ; RD         ; RD       ; None                        ; None                      ; 1.679 ns                ;
; N/A   ; 356.13 MHz ( period = 2.808 ns )               ; PB_IO           ; PB_R_OUT[1]     ; RD         ; RD       ; None                        ; None                      ; 1.679 ns                ;
; N/A   ; 356.13 MHz ( period = 2.808 ns )               ; PB_IO           ; PB_R_OUT[2]     ; RD         ; RD       ; None                        ; None                      ; 1.679 ns                ;
; N/A   ; 356.13 MHz ( period = 2.808 ns )               ; PB_IO           ; PB_R_OUT[3]     ; RD         ; RD       ; None                        ; None                      ; 1.679 ns                ;
; N/A   ; 356.13 MHz ( period = 2.808 ns )               ; PB_IO           ; PB_R_OUT[4]     ; RD         ; RD       ; None                        ; None                      ; 1.679 ns                ;
; N/A   ; 356.13 MHz ( period = 2.808 ns )               ; PB_IO           ; PB_R_OUT[5]     ; RD         ; RD       ; None                        ; None                      ; 1.679 ns                ;
; N/A   ; 359.58 MHz ( period = 2.781 ns )               ; PCH_IO          ; PC_R_OUT[0]     ; RD         ; RD       ; None                        ; None                      ; 2.568 ns                ;
; N/A   ; 366.97 MHz ( period = 2.725 ns )               ; PC_R_OUT[4]     ; PC_R_OUT[4]     ; RD         ; RD       ; None                        ; None                      ; 2.511 ns                ;
; N/A   ; 368.73 MHz ( period = 2.712 ns )               ; intra~latch     ; obfa~latch      ; RD         ; RD       ; None                        ; None                      ; 2.241 ns                ;
; N/A   ; 371.89 MHz ( period = 2.689 ns )               ; PC_R_OUT[1]     ; PC_R_OUT[1]     ; RD         ; RD       ; None                        ; None                      ; 2.475 ns                ;
; N/A   ; 374.11 MHz ( period = 2.673 ns )               ; PA_IO           ; obfa~_emulated  ; RD         ; RD       ; None                        ; None                      ; 5.853 ns                ;
; N/A   ; 378.64 MHz ( period = 2.641 ns )               ; PA_MODE[0]      ; obfa~_emulated  ; RD         ; RD       ; None                        ; None                      ; 5.821 ns                ;
; N/A   ; 380.81 MHz ( period = 2.626 ns )               ; PCH_IO          ; PC_R_OUT[6]     ; RD         ; RD       ; None                        ; None                      ; 2.410 ns                ;
; N/A   ; 380.95 MHz ( period = 2.625 ns )               ; PCH_IO          ; PC_R_OUT[5]     ; RD         ; RD       ; None                        ; None                      ; 2.409 ns                ;
; N/A   ; 384.91 MHz ( period = 2.598 ns )               ; PCH_IO          ; PC_R_OUT[2]     ; RD         ; RD       ; None                        ; None                      ; 2.385 ns                ;
; N/A   ; 390.17 MHz ( period = 2.563 ns )               ; PCL_IO          ; PC_R_OUT[7]     ; RD         ; RD       ; None                        ; None                      ; 2.350 ns                ;
; N/A   ; 402.25 MHz ( period = 2.486 ns )               ; PCL_IO          ; PC_R_OUT[0]     ; RD         ; RD       ; None                        ; None                      ; 2.273 ns                ;
; N/A   ; 412.20 MHz ( period = 2.426 ns )               ; PA_MODE[1]      ; obfa~_emulated  ; RD         ; RD       ; None                        ; None                      ; 5.606 ns                ;
; N/A   ; 415.97 MHz ( period = 2.404 ns )               ; obfa~latch      ; obfa~_emulated  ; RD         ; RD       ; None                        ; None                      ; 1.182 ns                ;
; N/A   ; 422.48 MHz ( period = 2.367 ns )               ; intra~_emulated ; obfa~_emulated  ; RD         ; RD       ; None                        ; None                      ; 3.030 ns                ;
; N/A   ; 424.63 MHz ( period = 2.355 ns )               ; intrb~latch     ; obfb~latch      ; RD         ; RD       ; None                        ; None                      ; 1.536 ns                ;
; N/A   ; 428.27 MHz ( period = 2.335 ns )               ; obfb~latch      ; obfb~latch      ; RD         ; RD       ; None                        ; None                      ; 1.228 ns                ;
; N/A   ; 434.97 MHz ( period = 2.299 ns )               ; PCL_IO          ; PC_R_OUT[2]     ; RD         ; RD       ; None                        ; None                      ; 2.086 ns                ;
; N/A   ; 445.24 MHz ( period = 2.246 ns )               ; PCL_IO          ; PC_R_OUT[1]     ; RD         ; RD       ; None                        ; None                      ; 2.033 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; PA_MODE[0]      ; ibfa~_emulated  ; RD         ; RD       ; None                        ; None                      ; 3.526 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; PCH_IO          ; PC_R_OUT[3]     ; RD         ; RD       ; None                        ; None                      ; 1.809 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; obfb~_emulated  ; obfb~_emulated  ; RD         ; RD       ; None                        ; None                      ; 1.802 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; PCL_IO          ; PC_R_OUT[6]     ; RD         ; RD       ; None                        ; None                      ; 1.705 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; PCL_IO          ; PC_R_OUT[3]     ; RD         ; RD       ; None                        ; None                      ; 1.703 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; PCL_IO          ; PC_R_OUT[5]     ; RD         ; RD       ; None                        ; None                      ; 1.703 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; PA_MODE[1]      ; ibfa~_emulated  ; RD         ; RD       ; None                        ; None                      ; 3.311 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; intrb~latch     ; obfb~_emulated  ; RD         ; RD       ; None                        ; None                      ; 2.868 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; PCH_IO          ; PC_R_OUT[1]     ; RD         ; RD       ; None                        ; None                      ; 1.652 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; PCH_IO          ; PC_R_OUT[4]     ; RD         ; RD       ; None                        ; None                      ; 1.577 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; PC_R_OUT[7]     ; PC_R_OUT[7]     ; RD         ; RD       ; None                        ; None                      ; 1.492 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; PC_R_OUT[0]     ; PC_R_OUT[0]     ; RD         ; RD       ; None                        ; None                      ; 1.402 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; PC_R_OUT[6]     ; PC_R_OUT[6]     ; RD         ; RD       ; None                        ; None                      ; 1.368 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; PC_R_OUT[3]     ; PC_R_OUT[3]     ; RD         ; RD       ; None                        ; None                      ; 1.361 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; PC_R_OUT[5]     ; PC_R_OUT[5]     ; RD         ; RD       ; None                        ; None                      ; 1.357 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; PC_R_OUT[2]     ; PC_R_OUT[2]     ; RD         ; RD       ; None                        ; None                      ; 1.349 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; PA_IO           ; ibfa~_emulated  ; RD         ; RD       ; None                        ; None                      ; 2.914 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; intra~latch     ; obfa~_emulated  ; RD         ; RD       ; None                        ; None                      ; 3.120 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; PCL_IO          ; PC_R_OUT[4]     ; RD         ; RD       ; None                        ; None                      ; 1.137 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; obfa~_emulated  ; obfa~_emulated  ; RD         ; RD       ; None                        ; None                      ; 1.095 ns                ;
+-------+------------------------------------------------+-----------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'WR'                                                                                                                                                                                      ;
+-------+------------------------------------------------+-----------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From            ; To              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 89.45 MHz ( period = 11.180 ns )               ; PB_MODE         ; intrb~latch     ; WR         ; WR       ; None                        ; None                      ; 1.802 ns                ;
; N/A   ; 92.18 MHz ( period = 10.848 ns )               ; PB_MODE         ; obfb~latch      ; WR         ; WR       ; None                        ; None                      ; 3.191 ns                ;
; N/A   ; 96.04 MHz ( period = 10.412 ns )               ; intra~_emulated ; intra~latch     ; WR         ; WR       ; None                        ; None                      ; 1.962 ns                ;
; N/A   ; 98.87 MHz ( period = 10.114 ns )               ; PB_IO           ; intrb~latch     ; WR         ; WR       ; None                        ; None                      ; 1.269 ns                ;
; N/A   ; 99.17 MHz ( period = 10.084 ns )               ; obfa~_emulated  ; obfa~latch      ; WR         ; WR       ; None                        ; None                      ; 1.990 ns                ;
; N/A   ; 102.23 MHz ( period = 9.782 ns )               ; PB_IO           ; obfb~latch      ; WR         ; WR       ; None                        ; None                      ; 2.658 ns                ;
; N/A   ; 110.86 MHz ( period = 9.020 ns )               ; obfb~_emulated  ; obfb~latch      ; WR         ; WR       ; None                        ; None                      ; 1.561 ns                ;
; N/A   ; 113.71 MHz ( period = 8.794 ns )               ; PA_IO           ; obfa~latch      ; WR         ; WR       ; None                        ; None                      ; 4.974 ns                ;
; N/A   ; 114.55 MHz ( period = 8.730 ns )               ; PA_MODE[0]      ; obfa~latch      ; WR         ; WR       ; None                        ; None                      ; 4.942 ns                ;
; N/A   ; 118.96 MHz ( period = 8.406 ns )               ; ibfa~_emulated  ; ibfa~latch      ; WR         ; WR       ; None                        ; None                      ; 1.846 ns                ;
; N/A   ; 120.37 MHz ( period = 8.308 ns )               ; PA_MODE[1]      ; obfa~latch      ; WR         ; WR       ; None                        ; None                      ; 4.731 ns                ;
; N/A   ; 122.22 MHz ( period = 8.182 ns )               ; intra~_emulated ; obfa~latch      ; WR         ; WR       ; None                        ; None                      ; 2.151 ns                ;
; N/A   ; 138.77 MHz ( period = 7.206 ns )               ; PA_IO           ; intra~latch     ; WR         ; WR       ; None                        ; None                      ; 2.876 ns                ;
; N/A   ; 140.02 MHz ( period = 7.142 ns )               ; PA_MODE[0]      ; intra~latch     ; WR         ; WR       ; None                        ; None                      ; 2.844 ns                ;
; N/A   ; 140.25 MHz ( period = 7.130 ns )               ; PA_MODE[0]      ; ibfa~latch      ; WR         ; WR       ; None                        ; None                      ; 4.119 ns                ;
; N/A   ; 148.99 MHz ( period = 6.712 ns )               ; PA_MODE[1]      ; intra~latch     ; WR         ; WR       ; None                        ; None                      ; 2.629 ns                ;
; N/A   ; 149.25 MHz ( period = 6.700 ns )               ; PA_MODE[1]      ; ibfa~latch      ; WR         ; WR       ; None                        ; None                      ; 3.904 ns                ;
; N/A   ; 169.32 MHz ( period = 5.906 ns )               ; PA_IO           ; ibfa~latch      ; WR         ; WR       ; None                        ; None                      ; 3.507 ns                ;
; N/A   ; 201.25 MHz ( period = 4.969 ns )               ; PC_R_OUT[6]     ; intra~_emulated ; WR         ; WR       ; None                        ; None                      ; 4.058 ns                ;
; N/A   ; 212.77 MHz ( period = 4.700 ns )               ; obfa~latch      ; obfa~latch      ; WR         ; WR       ; None                        ; None                      ; 2.077 ns                ;
; N/A   ; 226.19 MHz ( period = 4.421 ns )               ; PC_R_OUT[4]     ; intra~_emulated ; WR         ; WR       ; None                        ; None                      ; 3.510 ns                ;
; N/A   ; 228.73 MHz ( period = 4.372 ns )               ; ibfa~latch      ; ibfa~_emulated  ; WR         ; WR       ; None                        ; None                      ; 1.036 ns                ;
; N/A   ; 243.90 MHz ( period = 4.100 ns )               ; PB_IO           ; ibfb~_emulated  ; WR         ; WR       ; None                        ; None                      ; 2.806 ns                ;
; N/A   ; 248.69 MHz ( period = 4.021 ns )               ; PB_MODE         ; obfb~_emulated  ; WR         ; WR       ; None                        ; None                      ; 4.523 ns                ;
; N/A   ; 254.45 MHz ( period = 3.930 ns )               ; intrb~latch     ; intrb~latch     ; WR         ; WR       ; None                        ; None                      ; 1.556 ns                ;
; N/A   ; 258.93 MHz ( period = 3.862 ns )               ; intra~latch     ; intra~_emulated ; WR         ; WR       ; None                        ; None                      ; 2.574 ns                ;
; N/A   ; 259.13 MHz ( period = 3.859 ns )               ; ibfa~latch      ; ibfa~latch      ; WR         ; WR       ; None                        ; None                      ; 1.629 ns                ;
; N/A   ; 261.30 MHz ( period = 3.827 ns )               ; intra~latch     ; intra~latch     ; WR         ; WR       ; None                        ; None                      ; 2.052 ns                ;
; N/A   ; 276.55 MHz ( period = 3.616 ns )               ; PA_IO           ; intra~_emulated ; WR         ; WR       ; None                        ; None                      ; 5.307 ns                ;
; N/A   ; 279.02 MHz ( period = 3.584 ns )               ; PA_MODE[0]      ; intra~_emulated ; WR         ; WR       ; None                        ; None                      ; 5.275 ns                ;
; N/A   ; 286.20 MHz ( period = 3.494 ns )               ; PB_IO           ; PB_R_OUT[6]     ; WR         ; WR       ; None                        ; None                      ; 2.253 ns                ;
; N/A   ; 286.20 MHz ( period = 3.494 ns )               ; PB_IO           ; PB_R_OUT[7]     ; WR         ; WR       ; None                        ; None                      ; 2.253 ns                ;
; N/A   ; 286.70 MHz ( period = 3.488 ns )               ; PB_IO           ; obfb~_emulated  ; WR         ; WR       ; None                        ; None                      ; 3.990 ns                ;
; N/A   ; 296.82 MHz ( period = 3.369 ns )               ; PA_MODE[1]      ; intra~_emulated ; WR         ; WR       ; None                        ; None                      ; 5.060 ns                ;
; N/A   ; 299.22 MHz ( period = 3.342 ns )               ; PB_MODE         ; ibfb~_emulated  ; WR         ; WR       ; None                        ; None                      ; 2.048 ns                ;
; N/A   ; 302.11 MHz ( period = 3.310 ns )               ; intra~_emulated ; intra~_emulated ; WR         ; WR       ; None                        ; None                      ; 2.484 ns                ;
; N/A   ; 303.40 MHz ( period = 3.296 ns )               ; PCH_IO          ; PC_R_OUT[7]     ; WR         ; WR       ; None                        ; None                      ; 3.083 ns                ;
; N/A   ; 359.58 MHz ( period = 2.781 ns )               ; PCH_IO          ; PC_R_OUT[0]     ; WR         ; WR       ; None                        ; None                      ; 2.568 ns                ;
; N/A   ; 366.97 MHz ( period = 2.725 ns )               ; PC_R_OUT[4]     ; PC_R_OUT[4]     ; WR         ; WR       ; None                        ; None                      ; 2.511 ns                ;
; N/A   ; 368.73 MHz ( period = 2.712 ns )               ; intra~latch     ; obfa~latch      ; WR         ; WR       ; None                        ; None                      ; 2.241 ns                ;
; N/A   ; 371.89 MHz ( period = 2.689 ns )               ; PC_R_OUT[1]     ; PC_R_OUT[1]     ; WR         ; WR       ; None                        ; None                      ; 2.475 ns                ;
; N/A   ; 380.81 MHz ( period = 2.626 ns )               ; PCH_IO          ; PC_R_OUT[6]     ; WR         ; WR       ; None                        ; None                      ; 2.410 ns                ;
; N/A   ; 380.95 MHz ( period = 2.625 ns )               ; PCH_IO          ; PC_R_OUT[5]     ; WR         ; WR       ; None                        ; None                      ; 2.409 ns                ;
; N/A   ; 384.91 MHz ( period = 2.598 ns )               ; PCH_IO          ; PC_R_OUT[2]     ; WR         ; WR       ; None                        ; None                      ; 2.385 ns                ;
; N/A   ; 390.17 MHz ( period = 2.563 ns )               ; PCL_IO          ; PC_R_OUT[7]     ; WR         ; WR       ; None                        ; None                      ; 2.350 ns                ;
; N/A   ; 395.26 MHz ( period = 2.530 ns )               ; ibfa~_emulated  ; ibfa~_emulated  ; WR         ; WR       ; None                        ; None                      ; 1.253 ns                ;
; N/A   ; 402.25 MHz ( period = 2.486 ns )               ; PCL_IO          ; PC_R_OUT[0]     ; WR         ; WR       ; None                        ; None                      ; 2.273 ns                ;
; N/A   ; 410.17 MHz ( period = 2.438 ns )               ; PA_IO           ; obfa~_emulated  ; WR         ; WR       ; None                        ; None                      ; 5.853 ns                ;
; N/A   ; 415.63 MHz ( period = 2.406 ns )               ; PA_MODE[0]      ; obfa~_emulated  ; WR         ; WR       ; None                        ; None                      ; 5.821 ns                ;
; N/A   ; 424.63 MHz ( period = 2.355 ns )               ; intrb~latch     ; obfb~latch      ; WR         ; WR       ; None                        ; None                      ; 1.536 ns                ;
; N/A   ; 427.72 MHz ( period = 2.338 ns )               ; PB_IO           ; PB_R_OUT[0]     ; WR         ; WR       ; None                        ; None                      ; 1.679 ns                ;
; N/A   ; 427.72 MHz ( period = 2.338 ns )               ; PB_IO           ; PB_R_OUT[1]     ; WR         ; WR       ; None                        ; None                      ; 1.679 ns                ;
; N/A   ; 427.72 MHz ( period = 2.338 ns )               ; PB_IO           ; PB_R_OUT[2]     ; WR         ; WR       ; None                        ; None                      ; 1.679 ns                ;
; N/A   ; 427.72 MHz ( period = 2.338 ns )               ; PB_IO           ; PB_R_OUT[3]     ; WR         ; WR       ; None                        ; None                      ; 1.679 ns                ;
; N/A   ; 427.72 MHz ( period = 2.338 ns )               ; PB_IO           ; PB_R_OUT[4]     ; WR         ; WR       ; None                        ; None                      ; 1.679 ns                ;
; N/A   ; 427.72 MHz ( period = 2.338 ns )               ; PB_IO           ; PB_R_OUT[5]     ; WR         ; WR       ; None                        ; None                      ; 1.679 ns                ;
; N/A   ; 428.27 MHz ( period = 2.335 ns )               ; obfb~latch      ; obfb~latch      ; WR         ; WR       ; None                        ; None                      ; 1.228 ns                ;
; N/A   ; 434.97 MHz ( period = 2.299 ns )               ; PCL_IO          ; PC_R_OUT[2]     ; WR         ; WR       ; None                        ; None                      ; 2.086 ns                ;
; N/A   ; 445.24 MHz ( period = 2.246 ns )               ; PCL_IO          ; PC_R_OUT[1]     ; WR         ; WR       ; None                        ; None                      ; 2.033 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; PA_MODE[1]      ; obfa~_emulated  ; WR         ; WR       ; None                        ; None                      ; 5.606 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; intra~_emulated ; obfa~_emulated  ; WR         ; WR       ; None                        ; None                      ; 3.030 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; PCH_IO          ; PC_R_OUT[3]     ; WR         ; WR       ; None                        ; None                      ; 1.809 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; obfb~_emulated  ; obfb~_emulated  ; WR         ; WR       ; None                        ; None                      ; 1.802 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; obfa~latch      ; obfa~_emulated  ; WR         ; WR       ; None                        ; None                      ; 1.182 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; PCL_IO          ; PC_R_OUT[6]     ; WR         ; WR       ; None                        ; None                      ; 1.705 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; PCL_IO          ; PC_R_OUT[3]     ; WR         ; WR       ; None                        ; None                      ; 1.703 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; PCL_IO          ; PC_R_OUT[5]     ; WR         ; WR       ; None                        ; None                      ; 1.703 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; intrb~latch     ; obfb~_emulated  ; WR         ; WR       ; None                        ; None                      ; 2.868 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; PA_MODE[0]      ; ibfa~_emulated  ; WR         ; WR       ; None                        ; None                      ; 3.526 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; PCH_IO          ; PC_R_OUT[1]     ; WR         ; WR       ; None                        ; None                      ; 1.652 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; ibfb~_emulated  ; ibfb~_emulated  ; WR         ; WR       ; None                        ; None                      ; 1.256 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; PCH_IO          ; PC_R_OUT[4]     ; WR         ; WR       ; None                        ; None                      ; 1.577 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; PC_R_OUT[7]     ; PC_R_OUT[7]     ; WR         ; WR       ; None                        ; None                      ; 1.492 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; PA_MODE[1]      ; ibfa~_emulated  ; WR         ; WR       ; None                        ; None                      ; 3.311 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; PC_R_OUT[0]     ; PC_R_OUT[0]     ; WR         ; WR       ; None                        ; None                      ; 1.402 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; PC_R_OUT[6]     ; PC_R_OUT[6]     ; WR         ; WR       ; None                        ; None                      ; 1.368 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; PC_R_OUT[3]     ; PC_R_OUT[3]     ; WR         ; WR       ; None                        ; None                      ; 1.361 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; PC_R_OUT[5]     ; PC_R_OUT[5]     ; WR         ; WR       ; None                        ; None                      ; 1.357 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; PC_R_OUT[2]     ; PC_R_OUT[2]     ; WR         ; WR       ; None                        ; None                      ; 1.349 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; intra~latch     ; obfa~_emulated  ; WR         ; WR       ; None                        ; None                      ; 3.120 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; PCL_IO          ; PC_R_OUT[4]     ; WR         ; WR       ; None                        ; None                      ; 1.137 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; obfa~_emulated  ; obfa~_emulated  ; WR         ; WR       ; None                        ; None                      ; 1.095 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; PA_IO           ; ibfa~_emulated  ; WR         ; WR       ; None                        ; None                      ; 2.914 ns                ;
+-------+------------------------------------------------+-----------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'A0'                                                                                                                                                                                    ;
+-------+------------------------------------------------+----------------+----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From           ; To             ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------+----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 91.76 MHz ( period = 10.898 ns )               ; obfa~_emulated ; obfa~latch     ; A0         ; A0       ; None                        ; None                      ; 1.990 ns                ;
; N/A   ; 118.68 MHz ( period = 8.426 ns )               ; obfb~_emulated ; obfb~latch     ; A0         ; A0       ; None                        ; None                      ; 1.561 ns                ;
; N/A   ; 270.27 MHz ( period = 3.700 ns )               ; ibfa~_emulated ; ibfa~_emulated ; A0         ; A0       ; None                        ; None                      ; 1.253 ns                ;
; N/A   ; 290.70 MHz ( period = 3.440 ns )               ; intra~latch    ; intra~latch    ; A0         ; A0       ; None                        ; None                      ; 2.052 ns                ;
; N/A   ; 321.54 MHz ( period = 3.110 ns )               ; obfa~latch     ; obfa~latch     ; A0         ; A0       ; None                        ; None                      ; 2.077 ns                ;
; N/A   ; 323.10 MHz ( period = 3.095 ns )               ; intra~latch    ; obfa~latch     ; A0         ; A0       ; None                        ; None                      ; 2.241 ns                ;
; N/A   ; 347.58 MHz ( period = 2.877 ns )               ; ibfb~_emulated ; ibfb~_emulated ; A0         ; A0       ; None                        ; None                      ; 1.256 ns                ;
; N/A   ; 386.40 MHz ( period = 2.588 ns )               ; intrb~latch    ; intrb~latch    ; A0         ; A0       ; None                        ; None                      ; 1.556 ns                ;
; N/A   ; 428.27 MHz ( period = 2.335 ns )               ; obfb~latch     ; obfb~latch     ; A0         ; A0       ; None                        ; None                      ; 1.228 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; intrb~latch    ; obfb~latch     ; A0         ; A0       ; None                        ; None                      ; 1.536 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; obfb~_emulated ; obfb~_emulated ; A0         ; A0       ; None                        ; None                      ; 1.802 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; intrb~latch    ; obfb~_emulated ; A0         ; A0       ; None                        ; None                      ; 2.868 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; intra~latch    ; obfa~_emulated ; A0         ; A0       ; None                        ; None                      ; 3.120 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; obfa~_emulated ; obfa~_emulated ; A0         ; A0       ; None                        ; None                      ; 1.095 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; obfb~latch     ; obfb~_emulated ; A0         ; A0       ; None                        ; None                      ; 1.469 ns                ;
+-------+------------------------------------------------+----------------+----------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'PC_in[2]'                                                                                                                                                                                ;
+-------+------------------------------------------------+-----------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From            ; To              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 202.02 MHz ( period = 4.950 ns )               ; intrb~_emulated ; obfb~latch      ; PC_in[2]   ; PC_in[2] ; None                        ; None                      ; 1.441 ns                ;
; N/A   ; 338.29 MHz ( period = 2.956 ns )               ; ibfb~latch      ; ibfb~latch      ; PC_in[2]   ; PC_in[2] ; None                        ; None                      ; 2.274 ns                ;
; N/A   ; 371.61 MHz ( period = 2.691 ns )               ; intrb~_emulated ; intrb~_emulated ; PC_in[2]   ; PC_in[2] ; None                        ; None                      ; 2.477 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; obfb~latch      ; obfb~latch      ; PC_in[2]   ; PC_in[2] ; None                        ; None                      ; 1.228 ns                ;
+-------+------------------------------------------------+-----------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'D_in[7]'                                                                                                                                                                               ;
+-------+------------------------------------------------+----------------+----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From           ; To             ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------+----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 321.54 MHz ( period = 3.110 ns )               ; obfa~latch     ; obfa~latch     ; D_in[7]    ; D_in[7]  ; None                        ; None                      ; 2.077 ns                ;
; N/A   ; 328.95 MHz ( period = 3.040 ns )               ; intra~latch    ; intra~latch    ; D_in[7]    ; D_in[7]  ; None                        ; None                      ; 2.052 ns                ;
; N/A   ; 368.73 MHz ( period = 2.712 ns )               ; intra~latch    ; obfa~latch     ; D_in[7]    ; D_in[7]  ; None                        ; None                      ; 2.241 ns                ;
; N/A   ; 397.30 MHz ( period = 2.517 ns )               ; intrb~latch    ; intrb~latch    ; D_in[7]    ; D_in[7]  ; None                        ; None                      ; 1.556 ns                ;
; N/A   ; 428.27 MHz ( period = 2.335 ns )               ; obfb~latch     ; obfb~latch     ; D_in[7]    ; D_in[7]  ; None                        ; None                      ; 1.228 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; intrb~latch    ; obfb~latch     ; D_in[7]    ; D_in[7]  ; None                        ; None                      ; 1.536 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; ibfb~_emulated ; ibfb~_emulated ; D_in[7]    ; D_in[7]  ; None                        ; None                      ; 1.256 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; ibfa~_emulated ; ibfa~_emulated ; D_in[7]    ; D_in[7]  ; None                        ; None                      ; 1.253 ns                ;
+-------+------------------------------------------------+----------------+----------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'PC_in[6]'                                                                                                                                                                  ;
+-------+----------------------------------+-----------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From            ; To              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+-----------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 172.65 MHz ( period = 5.792 ns ) ; intra~_emulated ; obfa~latch      ; PC_in[6]   ; PC_in[6] ; None                        ; None                      ; 2.151 ns                ;
; N/A   ; 310.66 MHz ( period = 3.219 ns ) ; obfa~latch      ; obfa~latch      ; PC_in[6]   ; PC_in[6] ; None                        ; None                      ; 2.077 ns                ;
; N/A   ; 370.64 MHz ( period = 2.698 ns ) ; intra~_emulated ; intra~_emulated ; PC_in[6]   ; PC_in[6] ; None                        ; None                      ; 2.484 ns                ;
; N/A   ; 431.41 MHz ( period = 2.318 ns ) ; ibfa~latch      ; ibfa~latch      ; PC_in[6]   ; PC_in[6] ; None                        ; None                      ; 1.629 ns                ;
+-------+----------------------------------+-----------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'PC_in[4]'                                                                                                                                                                  ;
+-------+----------------------------------+-----------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From            ; To              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+-----------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 172.65 MHz ( period = 5.792 ns ) ; intra~_emulated ; obfa~latch      ; PC_in[4]   ; PC_in[4] ; None                        ; None                      ; 2.151 ns                ;
; N/A   ; 321.54 MHz ( period = 3.110 ns ) ; obfa~latch      ; obfa~latch      ; PC_in[4]   ; PC_in[4] ; None                        ; None                      ; 2.077 ns                ;
; N/A   ; 361.79 MHz ( period = 2.764 ns ) ; ibfa~latch      ; ibfa~latch      ; PC_in[4]   ; PC_in[4] ; None                        ; None                      ; 1.629 ns                ;
; N/A   ; 370.64 MHz ( period = 2.698 ns ) ; intra~_emulated ; intra~_emulated ; PC_in[4]   ; PC_in[4] ; None                        ; None                      ; 2.484 ns                ;
+-------+----------------------------------+-----------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'A1'                                                                                                                                                                         ;
+------------------------------------------+----------------+-----------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From           ; To              ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+----------------+-----------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; obfa~latch     ; obfa~_emulated  ; A1         ; A1       ; None                       ; None                       ; 0.632 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_MODE[1]     ; obfa~latch      ; A1         ; A1       ; None                       ; None                       ; 2.036 ns                 ;
; Not operational: Clock Skew > Data Delay ; ibfa~latch     ; ibfa~_emulated  ; A1         ; A1       ; None                       ; None                       ; 0.626 ns                 ;
; Not operational: Clock Skew > Data Delay ; intra~latch    ; obfa~latch      ; A1         ; A1       ; None                       ; None                       ; 2.241 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_MODE[1]     ; ibfa~_emulated  ; A1         ; A1       ; None                       ; None                       ; 1.985 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_IO          ; ibfa~latch      ; A1         ; A1       ; None                       ; None                       ; 1.888 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_IO          ; PA_R_OUT[0]     ; A1         ; A1       ; None                       ; None                       ; 2.080 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_IO          ; PA_R_OUT[1]     ; A1         ; A1       ; None                       ; None                       ; 2.080 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_IO          ; PA_R_OUT[2]     ; A1         ; A1       ; None                       ; None                       ; 2.080 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_IO          ; PA_R_OUT[3]     ; A1         ; A1       ; None                       ; None                       ; 2.080 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_IO          ; PA_R_OUT[4]     ; A1         ; A1       ; None                       ; None                       ; 2.080 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_IO          ; PA_R_OUT[5]     ; A1         ; A1       ; None                       ; None                       ; 2.080 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_IO          ; PA_R_OUT[6]     ; A1         ; A1       ; None                       ; None                       ; 2.080 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_IO          ; PA_R_OUT[7]     ; A1         ; A1       ; None                       ; None                       ; 2.080 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_MODE[0]     ; PA_R_OUT[0]     ; A1         ; A1       ; None                       ; None                       ; 2.158 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_MODE[0]     ; PA_R_OUT[1]     ; A1         ; A1       ; None                       ; None                       ; 2.158 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_MODE[0]     ; PA_R_OUT[2]     ; A1         ; A1       ; None                       ; None                       ; 2.158 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_MODE[0]     ; PA_R_OUT[3]     ; A1         ; A1       ; None                       ; None                       ; 2.158 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_MODE[0]     ; PA_R_OUT[4]     ; A1         ; A1       ; None                       ; None                       ; 2.158 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_MODE[0]     ; PA_R_OUT[5]     ; A1         ; A1       ; None                       ; None                       ; 2.158 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_MODE[0]     ; PA_R_OUT[6]     ; A1         ; A1       ; None                       ; None                       ; 2.158 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_MODE[0]     ; PA_R_OUT[7]     ; A1         ; A1       ; None                       ; None                       ; 2.158 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_IO          ; ibfa~_emulated  ; A1         ; A1       ; None                       ; None                       ; 2.109 ns                 ;
; Not operational: Clock Skew > Data Delay ; ibfa~_emulated ; ibfa~_emulated  ; A1         ; A1       ; None                       ; None                       ; 1.253 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_MODE[0]     ; ibfa~_emulated  ; A1         ; A1       ; None                       ; None                       ; 2.237 ns                 ;
; Not operational: Clock Skew > Data Delay ; intra~latch    ; intra~_emulated ; A1         ; A1       ; None                       ; None                       ; 1.986 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_MODE[0]     ; obfa~_emulated  ; A1         ; A1       ; None                       ; None                       ; 2.392 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_IO          ; obfa~latch      ; A1         ; A1       ; None                       ; None                       ; 2.684 ns                 ;
; Not operational: Clock Skew > Data Delay ; ibfb~_emulated ; ibfb~_emulated  ; A1         ; A1       ; None                       ; None                       ; 1.256 ns                 ;
; Not operational: Clock Skew > Data Delay ; obfa~latch     ; obfa~latch      ; A1         ; A1       ; None                       ; None                       ; 2.077 ns                 ;
; Not operational: Clock Skew > Data Delay ; obfb~latch     ; obfb~_emulated  ; A1         ; A1       ; None                       ; None                       ; 1.209 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_MODE[0]     ; obfa~latch      ; A1         ; A1       ; None                       ; None                       ; 2.759 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_MODE[1]     ; obfa~_emulated  ; A1         ; A1       ; None                       ; None                       ; 2.547 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_MODE[0]     ; ibfa~latch      ; A1         ; A1       ; None                       ; None                       ; 2.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_MODE[1]     ; PA_R_OUT[0]     ; A1         ; A1       ; None                       ; None                       ; 2.662 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_MODE[1]     ; PA_R_OUT[1]     ; A1         ; A1       ; None                       ; None                       ; 2.662 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_MODE[1]     ; PA_R_OUT[2]     ; A1         ; A1       ; None                       ; None                       ; 2.662 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_MODE[1]     ; PA_R_OUT[3]     ; A1         ; A1       ; None                       ; None                       ; 2.662 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_MODE[1]     ; PA_R_OUT[4]     ; A1         ; A1       ; None                       ; None                       ; 2.662 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_MODE[1]     ; PA_R_OUT[5]     ; A1         ; A1       ; None                       ; None                       ; 2.662 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_MODE[1]     ; PA_R_OUT[6]     ; A1         ; A1       ; None                       ; None                       ; 2.662 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_MODE[1]     ; PA_R_OUT[7]     ; A1         ; A1       ; None                       ; None                       ; 2.662 ns                 ;
; Not operational: Clock Skew > Data Delay ; intra~latch    ; obfa~_emulated  ; A1         ; A1       ; None                       ; None                       ; 2.752 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_MODE[1]     ; ibfa~latch      ; A1         ; A1       ; None                       ; None                       ; 2.578 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_IO          ; obfa~_emulated  ; A1         ; A1       ; None                       ; None                       ; 2.829 ns                 ;
; Not operational: Clock Skew > Data Delay ; ibfa~_emulated ; ibfa~latch      ; A1         ; A1       ; None                       ; None                       ; 1.846 ns                 ;
+------------------------------------------+----------------+-----------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CS'                                                                                                                                                                        ;
+------------------------------------------+----------------+----------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From           ; To             ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+----------------+----------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; PA_IO          ; PA_R_OUT[0]    ; CS         ; CS       ; None                       ; None                       ; 2.080 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_IO          ; PA_R_OUT[1]    ; CS         ; CS       ; None                       ; None                       ; 2.080 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_IO          ; PA_R_OUT[2]    ; CS         ; CS       ; None                       ; None                       ; 2.080 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_IO          ; PA_R_OUT[3]    ; CS         ; CS       ; None                       ; None                       ; 2.080 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_IO          ; PA_R_OUT[4]    ; CS         ; CS       ; None                       ; None                       ; 2.080 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_IO          ; PA_R_OUT[5]    ; CS         ; CS       ; None                       ; None                       ; 2.080 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_IO          ; PA_R_OUT[6]    ; CS         ; CS       ; None                       ; None                       ; 2.080 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_IO          ; PA_R_OUT[7]    ; CS         ; CS       ; None                       ; None                       ; 2.080 ns                 ;
; Not operational: Clock Skew > Data Delay ; ibfa~latch     ; ibfa~_emulated ; CS         ; CS       ; None                       ; None                       ; 0.626 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_MODE[0]     ; PA_R_OUT[0]    ; CS         ; CS       ; None                       ; None                       ; 2.158 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_MODE[0]     ; PA_R_OUT[1]    ; CS         ; CS       ; None                       ; None                       ; 2.158 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_MODE[0]     ; PA_R_OUT[2]    ; CS         ; CS       ; None                       ; None                       ; 2.158 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_MODE[0]     ; PA_R_OUT[3]    ; CS         ; CS       ; None                       ; None                       ; 2.158 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_MODE[0]     ; PA_R_OUT[4]    ; CS         ; CS       ; None                       ; None                       ; 2.158 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_MODE[0]     ; PA_R_OUT[5]    ; CS         ; CS       ; None                       ; None                       ; 2.158 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_MODE[0]     ; PA_R_OUT[6]    ; CS         ; CS       ; None                       ; None                       ; 2.158 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_MODE[0]     ; PA_R_OUT[7]    ; CS         ; CS       ; None                       ; None                       ; 2.158 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_MODE[1]     ; ibfa~_emulated ; CS         ; CS       ; None                       ; None                       ; 1.985 ns                 ;
; Not operational: Clock Skew > Data Delay ; obfa~latch     ; obfa~_emulated ; CS         ; CS       ; None                       ; None                       ; 0.632 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_IO          ; ibfa~_emulated ; CS         ; CS       ; None                       ; None                       ; 2.109 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_MODE[0]     ; obfa~_emulated ; CS         ; CS       ; None                       ; None                       ; 2.392 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_MODE[0]     ; ibfa~_emulated ; CS         ; CS       ; None                       ; None                       ; 2.237 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_MODE[1]     ; obfa~latch     ; CS         ; CS       ; None                       ; None                       ; 2.036 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_MODE[1]     ; obfa~_emulated ; CS         ; CS       ; None                       ; None                       ; 2.547 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_MODE[1]     ; PA_R_OUT[0]    ; CS         ; CS       ; None                       ; None                       ; 2.662 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_MODE[1]     ; PA_R_OUT[1]    ; CS         ; CS       ; None                       ; None                       ; 2.662 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_MODE[1]     ; PA_R_OUT[2]    ; CS         ; CS       ; None                       ; None                       ; 2.662 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_MODE[1]     ; PA_R_OUT[3]    ; CS         ; CS       ; None                       ; None                       ; 2.662 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_MODE[1]     ; PA_R_OUT[4]    ; CS         ; CS       ; None                       ; None                       ; 2.662 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_MODE[1]     ; PA_R_OUT[5]    ; CS         ; CS       ; None                       ; None                       ; 2.662 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_MODE[1]     ; PA_R_OUT[6]    ; CS         ; CS       ; None                       ; None                       ; 2.662 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_MODE[1]     ; PA_R_OUT[7]    ; CS         ; CS       ; None                       ; None                       ; 2.662 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_IO          ; ibfa~latch     ; CS         ; CS       ; None                       ; None                       ; 1.888 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_IO          ; obfa~_emulated ; CS         ; CS       ; None                       ; None                       ; 2.829 ns                 ;
; Not operational: Clock Skew > Data Delay ; obfb~latch     ; obfb~_emulated ; CS         ; CS       ; None                       ; None                       ; 1.209 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_IO          ; obfa~latch     ; CS         ; CS       ; None                       ; None                       ; 2.684 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_MODE[0]     ; obfa~latch     ; CS         ; CS       ; None                       ; None                       ; 2.759 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_MODE[0]     ; ibfa~latch     ; CS         ; CS       ; None                       ; None                       ; 2.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; ibfa~_emulated ; ibfa~_emulated ; CS         ; CS       ; None                       ; None                       ; 1.253 ns                 ;
; Not operational: Clock Skew > Data Delay ; intra~latch    ; obfa~latch     ; CS         ; CS       ; None                       ; None                       ; 2.241 ns                 ;
; Not operational: Clock Skew > Data Delay ; intra~latch    ; obfa~_emulated ; CS         ; CS       ; None                       ; None                       ; 2.752 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_MODE[1]     ; ibfa~latch     ; CS         ; CS       ; None                       ; None                       ; 2.578 ns                 ;
; Not operational: Clock Skew > Data Delay ; ibfb~_emulated ; ibfb~_emulated ; CS         ; CS       ; None                       ; None                       ; 1.256 ns                 ;
; Not operational: Clock Skew > Data Delay ; intrb~latch    ; obfb~_emulated ; CS         ; CS       ; None                       ; None                       ; 2.423 ns                 ;
+------------------------------------------+----------------+----------------+------------+----------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'RD'                                                                                                                                                                         ;
+------------------------------------------+----------------+-----------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From           ; To              ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+----------------+-----------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; obfa~latch     ; obfa~_emulated  ; RD         ; RD       ; None                       ; None                       ; 0.632 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_IO          ; PA_R_OUT[0]     ; RD         ; RD       ; None                       ; None                       ; 2.080 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_IO          ; PA_R_OUT[1]     ; RD         ; RD       ; None                       ; None                       ; 2.080 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_IO          ; PA_R_OUT[2]     ; RD         ; RD       ; None                       ; None                       ; 2.080 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_IO          ; PA_R_OUT[3]     ; RD         ; RD       ; None                       ; None                       ; 2.080 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_IO          ; PA_R_OUT[4]     ; RD         ; RD       ; None                       ; None                       ; 2.080 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_IO          ; PA_R_OUT[5]     ; RD         ; RD       ; None                       ; None                       ; 2.080 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_IO          ; PA_R_OUT[6]     ; RD         ; RD       ; None                       ; None                       ; 2.080 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_IO          ; PA_R_OUT[7]     ; RD         ; RD       ; None                       ; None                       ; 2.080 ns                 ;
; Not operational: Clock Skew > Data Delay ; ibfa~latch     ; ibfa~_emulated  ; RD         ; RD       ; None                       ; None                       ; 0.626 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_MODE[0]     ; PA_R_OUT[0]     ; RD         ; RD       ; None                       ; None                       ; 2.158 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_MODE[0]     ; PA_R_OUT[1]     ; RD         ; RD       ; None                       ; None                       ; 2.158 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_MODE[0]     ; PA_R_OUT[2]     ; RD         ; RD       ; None                       ; None                       ; 2.158 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_MODE[0]     ; PA_R_OUT[3]     ; RD         ; RD       ; None                       ; None                       ; 2.158 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_MODE[0]     ; PA_R_OUT[4]     ; RD         ; RD       ; None                       ; None                       ; 2.158 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_MODE[0]     ; PA_R_OUT[5]     ; RD         ; RD       ; None                       ; None                       ; 2.158 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_MODE[0]     ; PA_R_OUT[6]     ; RD         ; RD       ; None                       ; None                       ; 2.158 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_MODE[0]     ; PA_R_OUT[7]     ; RD         ; RD       ; None                       ; None                       ; 2.158 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_MODE[1]     ; ibfa~_emulated  ; RD         ; RD       ; None                       ; None                       ; 1.985 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_MODE[1]     ; obfa~latch      ; RD         ; RD       ; None                       ; None                       ; 2.036 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_IO          ; ibfa~_emulated  ; RD         ; RD       ; None                       ; None                       ; 2.109 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_MODE[0]     ; obfa~_emulated  ; RD         ; RD       ; None                       ; None                       ; 2.392 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_MODE[0]     ; ibfa~_emulated  ; RD         ; RD       ; None                       ; None                       ; 2.237 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_IO          ; ibfa~latch      ; RD         ; RD       ; None                       ; None                       ; 1.888 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_MODE[1]     ; obfa~_emulated  ; RD         ; RD       ; None                       ; None                       ; 2.547 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_MODE[1]     ; PA_R_OUT[0]     ; RD         ; RD       ; None                       ; None                       ; 2.662 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_MODE[1]     ; PA_R_OUT[1]     ; RD         ; RD       ; None                       ; None                       ; 2.662 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_MODE[1]     ; PA_R_OUT[2]     ; RD         ; RD       ; None                       ; None                       ; 2.662 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_MODE[1]     ; PA_R_OUT[3]     ; RD         ; RD       ; None                       ; None                       ; 2.662 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_MODE[1]     ; PA_R_OUT[4]     ; RD         ; RD       ; None                       ; None                       ; 2.662 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_MODE[1]     ; PA_R_OUT[5]     ; RD         ; RD       ; None                       ; None                       ; 2.662 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_MODE[1]     ; PA_R_OUT[6]     ; RD         ; RD       ; None                       ; None                       ; 2.662 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_MODE[1]     ; PA_R_OUT[7]     ; RD         ; RD       ; None                       ; None                       ; 2.662 ns                 ;
; Not operational: Clock Skew > Data Delay ; obfb~latch     ; obfb~_emulated  ; RD         ; RD       ; None                       ; None                       ; 1.209 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_IO          ; obfa~_emulated  ; RD         ; RD       ; None                       ; None                       ; 2.829 ns                 ;
; Not operational: Clock Skew > Data Delay ; intra~latch    ; obfa~latch      ; RD         ; RD       ; None                       ; None                       ; 2.241 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_IO          ; obfa~latch      ; RD         ; RD       ; None                       ; None                       ; 2.684 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_MODE[0]     ; obfa~latch      ; RD         ; RD       ; None                       ; None                       ; 2.759 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_MODE[0]     ; ibfa~latch      ; RD         ; RD       ; None                       ; None                       ; 2.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; ibfa~_emulated ; ibfa~_emulated  ; RD         ; RD       ; None                       ; None                       ; 1.253 ns                 ;
; Not operational: Clock Skew > Data Delay ; intra~latch    ; obfa~_emulated  ; RD         ; RD       ; None                       ; None                       ; 2.752 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_MODE[1]     ; ibfa~latch      ; RD         ; RD       ; None                       ; None                       ; 2.578 ns                 ;
; Not operational: Clock Skew > Data Delay ; ibfb~_emulated ; ibfb~_emulated  ; RD         ; RD       ; None                       ; None                       ; 1.256 ns                 ;
; Not operational: Clock Skew > Data Delay ; intra~latch    ; intra~_emulated ; RD         ; RD       ; None                       ; None                       ; 1.986 ns                 ;
; Not operational: Clock Skew > Data Delay ; intrb~latch    ; obfb~_emulated  ; RD         ; RD       ; None                       ; None                       ; 2.423 ns                 ;
+------------------------------------------+----------------+-----------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'WR'                                                                                                                                                                      ;
+------------------------------------------+-------------+-----------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From        ; To              ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-------------+-----------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; PA_IO       ; PA_R_OUT[0]     ; WR         ; WR       ; None                       ; None                       ; 2.080 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_IO       ; PA_R_OUT[1]     ; WR         ; WR       ; None                       ; None                       ; 2.080 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_IO       ; PA_R_OUT[2]     ; WR         ; WR       ; None                       ; None                       ; 2.080 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_IO       ; PA_R_OUT[3]     ; WR         ; WR       ; None                       ; None                       ; 2.080 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_IO       ; PA_R_OUT[4]     ; WR         ; WR       ; None                       ; None                       ; 2.080 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_IO       ; PA_R_OUT[5]     ; WR         ; WR       ; None                       ; None                       ; 2.080 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_IO       ; PA_R_OUT[6]     ; WR         ; WR       ; None                       ; None                       ; 2.080 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_IO       ; PA_R_OUT[7]     ; WR         ; WR       ; None                       ; None                       ; 2.080 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_MODE[0]  ; PA_R_OUT[0]     ; WR         ; WR       ; None                       ; None                       ; 2.158 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_MODE[0]  ; PA_R_OUT[1]     ; WR         ; WR       ; None                       ; None                       ; 2.158 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_MODE[0]  ; PA_R_OUT[2]     ; WR         ; WR       ; None                       ; None                       ; 2.158 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_MODE[0]  ; PA_R_OUT[3]     ; WR         ; WR       ; None                       ; None                       ; 2.158 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_MODE[0]  ; PA_R_OUT[4]     ; WR         ; WR       ; None                       ; None                       ; 2.158 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_MODE[0]  ; PA_R_OUT[5]     ; WR         ; WR       ; None                       ; None                       ; 2.158 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_MODE[0]  ; PA_R_OUT[6]     ; WR         ; WR       ; None                       ; None                       ; 2.158 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_MODE[0]  ; PA_R_OUT[7]     ; WR         ; WR       ; None                       ; None                       ; 2.158 ns                 ;
; Not operational: Clock Skew > Data Delay ; obfa~latch  ; obfa~_emulated  ; WR         ; WR       ; None                       ; None                       ; 0.632 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_MODE[0]  ; obfa~_emulated  ; WR         ; WR       ; None                       ; None                       ; 2.392 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_MODE[1]  ; obfa~latch      ; WR         ; WR       ; None                       ; None                       ; 2.036 ns                 ;
; Not operational: Clock Skew > Data Delay ; intrb~latch ; obfb~_emulated  ; WR         ; WR       ; None                       ; None                       ; 2.423 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_MODE[1]  ; obfa~_emulated  ; WR         ; WR       ; None                       ; None                       ; 2.547 ns                 ;
; Not operational: Clock Skew > Data Delay ; ibfa~latch  ; ibfa~_emulated  ; WR         ; WR       ; None                       ; None                       ; 0.626 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_MODE[1]  ; PA_R_OUT[0]     ; WR         ; WR       ; None                       ; None                       ; 2.662 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_MODE[1]  ; PA_R_OUT[1]     ; WR         ; WR       ; None                       ; None                       ; 2.662 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_MODE[1]  ; PA_R_OUT[2]     ; WR         ; WR       ; None                       ; None                       ; 2.662 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_MODE[1]  ; PA_R_OUT[3]     ; WR         ; WR       ; None                       ; None                       ; 2.662 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_MODE[1]  ; PA_R_OUT[4]     ; WR         ; WR       ; None                       ; None                       ; 2.662 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_MODE[1]  ; PA_R_OUT[5]     ; WR         ; WR       ; None                       ; None                       ; 2.662 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_MODE[1]  ; PA_R_OUT[6]     ; WR         ; WR       ; None                       ; None                       ; 2.662 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_MODE[1]  ; PA_R_OUT[7]     ; WR         ; WR       ; None                       ; None                       ; 2.662 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_MODE[1]  ; ibfa~_emulated  ; WR         ; WR       ; None                       ; None                       ; 1.985 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_IO       ; ibfa~latch      ; WR         ; WR       ; None                       ; None                       ; 1.888 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_IO       ; ibfa~_emulated  ; WR         ; WR       ; None                       ; None                       ; 2.109 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_IO       ; obfa~_emulated  ; WR         ; WR       ; None                       ; None                       ; 2.829 ns                 ;
; Not operational: Clock Skew > Data Delay ; intra~latch ; obfa~latch      ; WR         ; WR       ; None                       ; None                       ; 2.241 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_MODE[0]  ; ibfa~_emulated  ; WR         ; WR       ; None                       ; None                       ; 2.237 ns                 ;
; Not operational: Clock Skew > Data Delay ; obfb~latch  ; obfb~_emulated  ; WR         ; WR       ; None                       ; None                       ; 1.209 ns                 ;
; Not operational: Clock Skew > Data Delay ; intra~latch ; obfa~_emulated  ; WR         ; WR       ; None                       ; None                       ; 2.752 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_IO       ; obfa~latch      ; WR         ; WR       ; None                       ; None                       ; 2.684 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_MODE[0]  ; obfa~latch      ; WR         ; WR       ; None                       ; None                       ; 2.759 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_MODE[0]  ; ibfa~latch      ; WR         ; WR       ; None                       ; None                       ; 2.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; intra~latch ; intra~_emulated ; WR         ; WR       ; None                       ; None                       ; 1.986 ns                 ;
; Not operational: Clock Skew > Data Delay ; PA_MODE[1]  ; ibfa~latch      ; WR         ; WR       ; None                       ; None                       ; 2.578 ns                 ;
; Not operational: Clock Skew > Data Delay ; intrb~latch ; obfb~latch      ; WR         ; WR       ; None                       ; None                       ; 1.536 ns                 ;
+------------------------------------------+-------------+-----------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'A0'                                                                                                                                                                        ;
+------------------------------------------+----------------+----------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From           ; To             ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+----------------+----------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; obfa~latch     ; obfa~_emulated ; A0         ; A0       ; None                       ; None                       ; 0.632 ns                 ;
; Not operational: Clock Skew > Data Delay ; ibfa~_emulated ; ibfa~_emulated ; A0         ; A0       ; None                       ; None                       ; 1.253 ns                 ;
; Not operational: Clock Skew > Data Delay ; obfb~latch     ; obfb~_emulated ; A0         ; A0       ; None                       ; None                       ; 1.209 ns                 ;
; Not operational: Clock Skew > Data Delay ; intra~latch    ; obfa~_emulated ; A0         ; A0       ; None                       ; None                       ; 2.752 ns                 ;
; Not operational: Clock Skew > Data Delay ; ibfb~_emulated ; ibfb~_emulated ; A0         ; A0       ; None                       ; None                       ; 1.256 ns                 ;
+------------------------------------------+----------------+----------------+------------+----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                ;
+-----------------------------------------+-----------------------------------------------------+------------+----------+-----------------+----------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From     ; To              ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+----------+-----------------+----------+
; N/A                                     ; None                                                ; 6.337 ns   ; WR       ; intrb~_emulated ; PC_in[2] ;
; N/A                                     ; None                                                ; 6.199 ns   ; WR       ; obfa~latch      ; PC_in[6] ;
; N/A                                     ; None                                                ; 6.121 ns   ; WR       ; obfb~latch      ; PC_in[2] ;
; N/A                                     ; None                                                ; 6.001 ns   ; WR       ; intra~_emulated ; PC_in[6] ;
; N/A                                     ; None                                                ; 5.942 ns   ; WR       ; obfa~latch      ; PC_in[4] ;
; N/A                                     ; None                                                ; 5.859 ns   ; WR       ; obfa~latch      ; A1       ;
; N/A                                     ; None                                                ; 5.849 ns   ; A0       ; PA_IO           ; A1       ;
; N/A                                     ; None                                                ; 5.849 ns   ; A0       ; PA_MODE[0]      ; A1       ;
; N/A                                     ; None                                                ; 5.849 ns   ; A0       ; PA_MODE[1]      ; A1       ;
; N/A                                     ; None                                                ; 5.744 ns   ; WR       ; intra~_emulated ; PC_in[4] ;
; N/A                                     ; None                                                ; 5.711 ns   ; A0       ; obfa~latch      ; PC_in[6] ;
; N/A                                     ; None                                                ; 5.545 ns   ; CS       ; intrb~_emulated ; PC_in[2] ;
; N/A                                     ; None                                                ; 5.535 ns   ; A0       ; PA_IO           ; CS       ;
; N/A                                     ; None                                                ; 5.535 ns   ; A0       ; PA_MODE[0]      ; CS       ;
; N/A                                     ; None                                                ; 5.535 ns   ; A0       ; PA_MODE[1]      ; CS       ;
; N/A                                     ; None                                                ; 5.520 ns   ; CS       ; obfa~latch      ; PC_in[6] ;
; N/A                                     ; None                                                ; 5.513 ns   ; A0       ; intra~_emulated ; PC_in[6] ;
; N/A                                     ; None                                                ; 5.454 ns   ; A0       ; obfa~latch      ; PC_in[4] ;
; N/A                                     ; None                                                ; 5.446 ns   ; WR       ; intrb~latch     ; A1       ;
; N/A                                     ; None                                                ; 5.429 ns   ; A0       ; PA_IO           ; RD       ;
; N/A                                     ; None                                                ; 5.429 ns   ; A0       ; PA_MODE[0]      ; RD       ;
; N/A                                     ; None                                                ; 5.429 ns   ; A0       ; PA_MODE[1]      ; RD       ;
; N/A                                     ; None                                                ; 5.413 ns   ; RD       ; intrb~_emulated ; PC_in[2] ;
; N/A                                     ; None                                                ; 5.388 ns   ; RD       ; obfa~latch      ; PC_in[6] ;
; N/A                                     ; None                                                ; 5.371 ns   ; A0       ; obfa~latch      ; A1       ;
; N/A                                     ; None                                                ; 5.329 ns   ; CS       ; obfb~latch      ; PC_in[2] ;
; N/A                                     ; None                                                ; 5.322 ns   ; CS       ; intra~_emulated ; PC_in[6] ;
; N/A                                     ; None                                                ; 5.272 ns   ; D_in[7]  ; PA_IO           ; A1       ;
; N/A                                     ; None                                                ; 5.272 ns   ; D_in[7]  ; PA_MODE[0]      ; A1       ;
; N/A                                     ; None                                                ; 5.272 ns   ; D_in[7]  ; PA_MODE[1]      ; A1       ;
; N/A                                     ; None                                                ; 5.263 ns   ; CS       ; obfa~latch      ; PC_in[4] ;
; N/A                                     ; None                                                ; 5.256 ns   ; A0       ; intra~_emulated ; PC_in[4] ;
; N/A                                     ; None                                                ; 5.197 ns   ; RD       ; obfb~latch      ; PC_in[2] ;
; N/A                                     ; None                                                ; 5.190 ns   ; RD       ; intra~_emulated ; PC_in[6] ;
; N/A                                     ; None                                                ; 5.186 ns   ; WR       ; intra~latch     ; A1       ;
; N/A                                     ; None                                                ; 5.180 ns   ; CS       ; obfa~latch      ; A1       ;
; N/A                                     ; None                                                ; 5.131 ns   ; RD       ; obfa~latch      ; PC_in[4] ;
; N/A                                     ; None                                                ; 5.127 ns   ; WR       ; obfb~latch      ; A1       ;
; N/A                                     ; None                                                ; 5.114 ns   ; WR       ; obfa~latch      ; D_in[7]  ;
; N/A                                     ; None                                                ; 5.065 ns   ; CS       ; intra~_emulated ; PC_in[4] ;
; N/A                                     ; None                                                ; 5.048 ns   ; RD       ; obfa~latch      ; A1       ;
; N/A                                     ; None                                                ; 5.047 ns   ; WR       ; obfa~latch      ; A0       ;
; N/A                                     ; None                                                ; 5.022 ns   ; A0       ; intrb~_emulated ; PC_in[2] ;
; N/A                                     ; None                                                ; 4.958 ns   ; D_in[7]  ; PA_IO           ; CS       ;
; N/A                                     ; None                                                ; 4.958 ns   ; D_in[7]  ; PA_MODE[0]      ; CS       ;
; N/A                                     ; None                                                ; 4.958 ns   ; D_in[7]  ; PA_MODE[1]      ; CS       ;
; N/A                                     ; None                                                ; 4.933 ns   ; RD       ; intra~_emulated ; PC_in[4] ;
; N/A                                     ; None                                                ; 4.928 ns   ; D_in[7]  ; intrb~_emulated ; PC_in[2] ;
; N/A                                     ; None                                                ; 4.868 ns   ; D_in[7]  ; obfa~latch      ; PC_in[6] ;
; N/A                                     ; None                                                ; 4.852 ns   ; D_in[7]  ; PA_IO           ; RD       ;
; N/A                                     ; None                                                ; 4.852 ns   ; D_in[7]  ; PA_MODE[0]      ; RD       ;
; N/A                                     ; None                                                ; 4.852 ns   ; D_in[7]  ; PA_MODE[1]      ; RD       ;
; N/A                                     ; None                                                ; 4.806 ns   ; A0       ; obfb~latch      ; PC_in[2] ;
; N/A                                     ; None                                                ; 4.740 ns   ; A0       ; PA_IO           ; WR       ;
; N/A                                     ; None                                                ; 4.740 ns   ; A0       ; PA_MODE[0]      ; WR       ;
; N/A                                     ; None                                                ; 4.740 ns   ; A0       ; PA_MODE[1]      ; WR       ;
; N/A                                     ; None                                                ; 4.712 ns   ; D_in[7]  ; obfb~latch      ; PC_in[2] ;
; N/A                                     ; None                                                ; 4.707 ns   ; WR       ; obfa~latch      ; RD       ;
; N/A                                     ; None                                                ; 4.701 ns   ; WR       ; intrb~latch     ; D_in[7]  ;
; N/A                                     ; None                                                ; 4.670 ns   ; D_in[7]  ; intra~_emulated ; PC_in[6] ;
; N/A                                     ; None                                                ; 4.658 ns   ; A1       ; obfa~latch      ; PC_in[6] ;
; N/A                                     ; None                                                ; 4.654 ns   ; CS       ; intrb~latch     ; A1       ;
; N/A                                     ; None                                                ; 4.634 ns   ; WR       ; intrb~latch     ; A0       ;
; N/A                                     ; None                                                ; 4.626 ns   ; A0       ; obfa~latch      ; D_in[7]  ;
; N/A                                     ; None                                                ; 4.611 ns   ; D_in[7]  ; obfa~latch      ; PC_in[4] ;
; N/A                                     ; None                                                ; 4.575 ns   ; WR       ; obfa~latch      ; CS       ;
; N/A                                     ; None                                                ; 4.559 ns   ; A0       ; obfa~latch      ; A0       ;
; N/A                                     ; None                                                ; 4.528 ns   ; D_in[7]  ; obfa~latch      ; A1       ;
; N/A                                     ; None                                                ; 4.524 ns   ; A1       ; intrb~_emulated ; PC_in[2] ;
; N/A                                     ; None                                                ; 4.522 ns   ; RD       ; intrb~latch     ; A1       ;
; N/A                                     ; None                                                ; 4.460 ns   ; A1       ; intra~_emulated ; PC_in[6] ;
; N/A                                     ; None                                                ; 4.435 ns   ; CS       ; obfa~latch      ; D_in[7]  ;
; N/A                                     ; None                                                ; 4.415 ns   ; WR       ; intrb~latch     ; WR       ;
; N/A                                     ; None                                                ; 4.413 ns   ; D_in[7]  ; intra~_emulated ; PC_in[4] ;
; N/A                                     ; None                                                ; 4.401 ns   ; A1       ; obfa~latch      ; PC_in[4] ;
; N/A                                     ; None                                                ; 4.394 ns   ; CS       ; intra~latch     ; A1       ;
; N/A                                     ; None                                                ; 4.382 ns   ; WR       ; obfb~latch      ; D_in[7]  ;
; N/A                                     ; None                                                ; 4.368 ns   ; CS       ; obfa~latch      ; A0       ;
; N/A                                     ; None                                                ; 4.335 ns   ; CS       ; obfb~latch      ; A1       ;
; N/A                                     ; None                                                ; 4.323 ns   ; WR       ; intra~latch     ; RD       ;
; N/A                                     ; None                                                ; 4.318 ns   ; A1       ; obfa~latch      ; A1       ;
; N/A                                     ; None                                                ; 4.315 ns   ; WR       ; obfb~latch      ; A0       ;
; N/A                                     ; None                                                ; 4.308 ns   ; A1       ; obfb~latch      ; PC_in[2] ;
; N/A                                     ; None                                                ; 4.306 ns   ; WR       ; intra~latch     ; D_in[7]  ;
; N/A                                     ; None                                                ; 4.305 ns   ; A0       ; intra~latch     ; A1       ;
; N/A                                     ; None                                                ; 4.303 ns   ; RD       ; obfa~latch      ; D_in[7]  ;
; N/A                                     ; None                                                ; 4.294 ns   ; WR       ; intrb~latch     ; RD       ;
; N/A                                     ; None                                                ; 4.262 ns   ; RD       ; intra~latch     ; A1       ;
; N/A                                     ; None                                                ; 4.256 ns   ; WR       ; intra~latch     ; A0       ;
; N/A                                     ; None                                                ; 4.236 ns   ; RD       ; obfa~latch      ; A0       ;
; N/A                                     ; None                                                ; 4.219 ns   ; A0       ; obfa~latch      ; RD       ;
; N/A                                     ; None                                                ; 4.203 ns   ; RD       ; obfb~latch      ; A1       ;
; N/A                                     ; None                                                ; 4.203 ns   ; A1       ; intra~_emulated ; PC_in[4] ;
; N/A                                     ; None                                                ; 4.191 ns   ; WR       ; intra~latch     ; CS       ;
; N/A                                     ; None                                                ; 4.163 ns   ; D_in[7]  ; PA_IO           ; WR       ;
; N/A                                     ; None                                                ; 4.163 ns   ; D_in[7]  ; PA_MODE[0]      ; WR       ;
; N/A                                     ; None                                                ; 4.163 ns   ; D_in[7]  ; PA_MODE[1]      ; WR       ;
; N/A                                     ; None                                                ; 4.162 ns   ; WR       ; intrb~latch     ; CS       ;
; N/A                                     ; None                                                ; 4.111 ns   ; WR       ; intra~_emulated ; A1       ;
; N/A                                     ; None                                                ; 4.087 ns   ; A0       ; obfa~latch      ; CS       ;
; N/A                                     ; None                                                ; 4.028 ns   ; CS       ; obfa~latch      ; RD       ;
; N/A                                     ; None                                                ; 3.975 ns   ; WR       ; obfb~latch      ; RD       ;
; N/A                                     ; None                                                ; 3.909 ns   ; CS       ; intrb~latch     ; D_in[7]  ;
; N/A                                     ; None                                                ; 3.907 ns   ; D_in[4]  ; PA_IO           ; A1       ;
; N/A                                     ; None                                                ; 3.906 ns   ; WR       ; obfb~_emulated  ; A1       ;
; N/A                                     ; None                                                ; 3.896 ns   ; RD       ; obfa~latch      ; RD       ;
; N/A                                     ; None                                                ; 3.896 ns   ; CS       ; obfa~latch      ; CS       ;
; N/A                                     ; None                                                ; 3.885 ns   ; A0       ; intrb~latch     ; A1       ;
; N/A                                     ; None                                                ; 3.855 ns   ; D_in[7]  ; intra~latch     ; A1       ;
; N/A                                     ; None                                                ; 3.843 ns   ; WR       ; obfb~latch      ; CS       ;
; N/A                                     ; None                                                ; 3.842 ns   ; CS       ; intrb~latch     ; A0       ;
; N/A                                     ; None                                                ; 3.812 ns   ; A0       ; obfb~latch      ; A1       ;
; N/A                                     ; None                                                ; 3.806 ns   ; D_in[6]  ; PA_MODE[1]      ; A1       ;
; N/A                                     ; None                                                ; 3.797 ns   ; WR       ; intra~_emulated ; CS       ;
; N/A                                     ; None                                                ; 3.783 ns   ; D_in[7]  ; obfa~latch      ; D_in[7]  ;
; N/A                                     ; None                                                ; 3.783 ns   ; WR       ; obfa~latch      ; WR       ;
; N/A                                     ; None                                                ; 3.777 ns   ; RD       ; intrb~latch     ; D_in[7]  ;
; N/A                                     ; None                                                ; 3.764 ns   ; RD       ; obfa~latch      ; CS       ;
; N/A                                     ; None                                                ; 3.762 ns   ; WR       ; intra~latch     ; WR       ;
; N/A                                     ; None                                                ; 3.747 ns   ; D_in[7]  ; intrb~latch     ; A1       ;
; N/A                                     ; None                                                ; 3.718 ns   ; D_in[7]  ; obfb~latch      ; A1       ;
; N/A                                     ; None                                                ; 3.716 ns   ; D_in[7]  ; obfa~latch      ; A0       ;
; N/A                                     ; None                                                ; 3.710 ns   ; RD       ; intrb~latch     ; A0       ;
; N/A                                     ; None                                                ; 3.691 ns   ; WR       ; intra~_emulated ; RD       ;
; N/A                                     ; None                                                ; 3.623 ns   ; A0       ; intra~_emulated ; A1       ;
; N/A                                     ; None                                                ; 3.623 ns   ; CS       ; intrb~latch     ; WR       ;
; N/A                                     ; None                                                ; 3.611 ns   ; WR       ; obfa~_emulated  ; A1       ;
; N/A                                     ; None                                                ; 3.593 ns   ; D_in[4]  ; PA_IO           ; CS       ;
; N/A                                     ; None                                                ; 3.590 ns   ; CS       ; obfb~latch      ; D_in[7]  ;
; N/A                                     ; None                                                ; 3.573 ns   ; A1       ; obfa~latch      ; D_in[7]  ;
; N/A                                     ; None                                                ; 3.568 ns   ; D_in[5]  ; PA_MODE[0]      ; A1       ;
; N/A                                     ; None                                                ; 3.531 ns   ; CS       ; intra~latch     ; RD       ;
; N/A                                     ; None                                                ; 3.523 ns   ; CS       ; obfb~latch      ; A0       ;
; N/A                                     ; None                                                ; 3.514 ns   ; CS       ; intra~latch     ; D_in[7]  ;
; N/A                                     ; None                                                ; 3.506 ns   ; A1       ; obfa~latch      ; A0       ;
; N/A                                     ; None                                                ; 3.502 ns   ; CS       ; intrb~latch     ; RD       ;
; N/A                                     ; None                                                ; 3.492 ns   ; D_in[6]  ; PA_MODE[1]      ; CS       ;
; N/A                                     ; None                                                ; 3.491 ns   ; RD       ; intrb~latch     ; WR       ;
; N/A                                     ; None                                                ; 3.487 ns   ; D_in[4]  ; PA_IO           ; RD       ;
; N/A                                     ; None                                                ; 3.464 ns   ; CS       ; intra~latch     ; A0       ;
; N/A                                     ; None                                                ; 3.458 ns   ; RD       ; obfb~latch      ; D_in[7]  ;
; N/A                                     ; None                                                ; 3.442 ns   ; A0       ; intra~latch     ; RD       ;
; N/A                                     ; None                                                ; 3.432 ns   ; CS       ; intra~_emulated ; A1       ;
; N/A                                     ; None                                                ; 3.425 ns   ; A0       ; intra~latch     ; D_in[7]  ;
; N/A                                     ; None                                                ; 3.399 ns   ; RD       ; intra~latch     ; RD       ;
; N/A                                     ; None                                                ; 3.399 ns   ; CS       ; intra~latch     ; CS       ;
; N/A                                     ; None                                                ; 3.391 ns   ; RD       ; obfb~latch      ; A0       ;
; N/A                                     ; None                                                ; 3.386 ns   ; D_in[6]  ; PA_MODE[1]      ; RD       ;
; N/A                                     ; None                                                ; 3.382 ns   ; RD       ; intra~latch     ; D_in[7]  ;
; N/A                                     ; None                                                ; 3.376 ns   ; D_in[7]  ; obfa~latch      ; RD       ;
; N/A                                     ; None                                                ; 3.375 ns   ; A0       ; intra~latch     ; A0       ;
; N/A                                     ; None                                                ; 3.370 ns   ; RD       ; intrb~latch     ; RD       ;
; N/A                                     ; None                                                ; 3.370 ns   ; CS       ; intrb~latch     ; CS       ;
; N/A                                     ; None                                                ; 3.351 ns   ; A1       ; intrb~latch     ; A1       ;
; N/A                                     ; None                                                ; 3.332 ns   ; RD       ; intra~latch     ; A0       ;
; N/A                                     ; None                                                ; 3.314 ns   ; A1       ; obfb~latch      ; A1       ;
; N/A                                     ; None                                                ; 3.310 ns   ; A0       ; intra~latch     ; CS       ;
; N/A                                     ; None                                                ; 3.309 ns   ; A0       ; intra~_emulated ; CS       ;
; N/A                                     ; None                                                ; 3.300 ns   ; RD       ; intra~_emulated ; A1       ;
; N/A                                     ; None                                                ; 3.295 ns   ; A0       ; obfa~latch      ; WR       ;
; N/A                                     ; None                                                ; 3.267 ns   ; RD       ; intra~latch     ; CS       ;
; N/A                                     ; None                                                ; 3.254 ns   ; D_in[5]  ; PA_MODE[0]      ; CS       ;
; N/A                                     ; None                                                ; 3.252 ns   ; A1       ; intra~latch     ; A1       ;
; N/A                                     ; None                                                ; 3.244 ns   ; D_in[7]  ; obfa~latch      ; CS       ;
; N/A                                     ; None                                                ; 3.238 ns   ; RD       ; intrb~latch     ; CS       ;
; N/A                                     ; None                                                ; 3.209 ns   ; WR       ; obfb~_emulated  ; A0       ;
; N/A                                     ; None                                                ; 3.203 ns   ; A0       ; intra~_emulated ; RD       ;
; N/A                                     ; None                                                ; 3.183 ns   ; CS       ; obfb~latch      ; RD       ;
; N/A                                     ; None                                                ; 3.166 ns   ; A1       ; obfa~latch      ; RD       ;
; N/A                                     ; None                                                ; 3.148 ns   ; D_in[5]  ; PA_MODE[0]      ; RD       ;
; N/A                                     ; None                                                ; 3.140 ns   ; A0       ; intrb~latch     ; D_in[7]  ;
; N/A                                     ; None                                                ; 3.123 ns   ; A0       ; obfa~_emulated  ; A1       ;
; N/A                                     ; None                                                ; 3.118 ns   ; CS       ; intra~_emulated ; CS       ;
; N/A                                     ; None                                                ; 3.114 ns   ; CS       ; obfb~_emulated  ; A1       ;
; N/A                                     ; None                                                ; 3.104 ns   ; CS       ; obfa~latch      ; WR       ;
; N/A                                     ; None                                                ; 3.073 ns   ; A0       ; intrb~latch     ; A0       ;
; N/A                                     ; None                                                ; 3.067 ns   ; A0       ; obfb~latch      ; D_in[7]  ;
; N/A                                     ; None                                                ; 3.051 ns   ; WR       ; obfb~latch      ; WR       ;
; N/A                                     ; None                                                ; 3.051 ns   ; RD       ; obfb~latch      ; RD       ;
; N/A                                     ; None                                                ; 3.051 ns   ; CS       ; obfb~latch      ; CS       ;
; N/A                                     ; None                                                ; 3.034 ns   ; A1       ; obfa~latch      ; CS       ;
; N/A                                     ; None                                                ; 3.012 ns   ; CS       ; intra~_emulated ; RD       ;
; N/A                                     ; None                                                ; 3.002 ns   ; D_in[7]  ; intrb~latch     ; D_in[7]  ;
; N/A                                     ; None                                                ; 3.002 ns   ; WR       ; intra~_emulated ; WR       ;
; N/A                                     ; None                                                ; 3.000 ns   ; A0       ; obfb~latch      ; A0       ;
; N/A                                     ; None                                                ; 2.992 ns   ; D_in[7]  ; intra~latch     ; RD       ;
; N/A                                     ; None                                                ; 2.986 ns   ; RD       ; intra~_emulated ; CS       ;
; N/A                                     ; None                                                ; 2.982 ns   ; RD       ; obfb~_emulated  ; A1       ;
; N/A                                     ; None                                                ; 2.975 ns   ; D_in[7]  ; intra~latch     ; D_in[7]  ;
; N/A                                     ; None                                                ; 2.973 ns   ; D_in[7]  ; obfb~latch      ; D_in[7]  ;
; N/A                                     ; None                                                ; 2.972 ns   ; RD       ; obfa~latch      ; WR       ;
; N/A                                     ; None                                                ; 2.970 ns   ; CS       ; intra~latch     ; WR       ;
; N/A                                     ; None                                                ; 2.945 ns   ; PC_in[2] ; obfb~latch      ; PC_in[2] ;
; N/A                                     ; None                                                ; 2.938 ns   ; A0       ; PB_IO           ; A1       ;
; N/A                                     ; None                                                ; 2.938 ns   ; A0       ; PB_MODE         ; A1       ;
; N/A                                     ; None                                                ; 2.935 ns   ; D_in[7]  ; intrb~latch     ; A0       ;
; N/A                                     ; None                                                ; 2.932 ns   ; CS       ; obfa~_emulated  ; A1       ;
; N/A                                     ; None                                                ; 2.925 ns   ; D_in[7]  ; intra~latch     ; A0       ;
; N/A                                     ; None                                                ; 2.919 ns   ; RD       ; obfb~latch      ; CS       ;
; N/A                                     ; None                                                ; 2.906 ns   ; D_in[7]  ; obfb~latch      ; A0       ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;          ;                 ;          ;
+-----------------------------------------+-----------------------------------------------------+------------+----------+-----------------+----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------+-----------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From            ; To        ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------+-----------+------------+
; N/A                                     ; None                                                ; 16.202 ns  ; PB_MODE         ; PC_out[1] ; WR         ;
; N/A                                     ; None                                                ; 15.994 ns  ; PB_MODE         ; pb_en     ; WR         ;
; N/A                                     ; None                                                ; 15.755 ns  ; PCL_IO          ; pc3_en    ; WR         ;
; N/A                                     ; None                                                ; 15.745 ns  ; PCL_IO          ; pc5_en    ; WR         ;
; N/A                                     ; None                                                ; 15.716 ns  ; PCL_IO          ; pc7_en    ; WR         ;
; N/A                                     ; None                                                ; 15.669 ns  ; PB_IO           ; PC_out[1] ; WR         ;
; N/A                                     ; None                                                ; 15.585 ns  ; PCL_IO          ; PC_out[1] ; WR         ;
; N/A                                     ; None                                                ; 15.564 ns  ; PCL_IO          ; pc2_en    ; WR         ;
; N/A                                     ; None                                                ; 15.513 ns  ; PB_MODE         ; PC_out[1] ; RD         ;
; N/A                                     ; None                                                ; 15.502 ns  ; PB_MODE         ; PC_out[0] ; WR         ;
; N/A                                     ; None                                                ; 15.461 ns  ; PB_IO           ; pb_en     ; WR         ;
; N/A                                     ; None                                                ; 15.411 ns  ; PB_MODE         ; pc3_en    ; WR         ;
; N/A                                     ; None                                                ; 15.407 ns  ; PB_MODE         ; PC_out[1] ; CS         ;
; N/A                                     ; None                                                ; 15.401 ns  ; PB_MODE         ; pc5_en    ; WR         ;
; N/A                                     ; None                                                ; 15.372 ns  ; PB_MODE         ; pc7_en    ; WR         ;
; N/A                                     ; None                                                ; 15.369 ns  ; PCH_IO          ; pc3_en    ; WR         ;
; N/A                                     ; None                                                ; 15.359 ns  ; PCH_IO          ; pc5_en    ; WR         ;
; N/A                                     ; None                                                ; 15.330 ns  ; PCH_IO          ; pc7_en    ; WR         ;
; N/A                                     ; None                                                ; 15.314 ns  ; PCL_IO          ; pc6_en    ; WR         ;
; N/A                                     ; None                                                ; 15.305 ns  ; PB_MODE         ; pb_en     ; RD         ;
; N/A                                     ; None                                                ; 15.258 ns  ; PA_IO           ; PC_out[7] ; WR         ;
; N/A                                     ; None                                                ; 15.226 ns  ; PA_MODE[0]      ; PC_out[7] ; WR         ;
; N/A                                     ; None                                                ; 15.220 ns  ; PB_MODE         ; pc2_en    ; WR         ;
; N/A                                     ; None                                                ; 15.199 ns  ; PB_MODE         ; pb_en     ; CS         ;
; N/A                                     ; None                                                ; 15.199 ns  ; PCH_IO          ; PC_out[1] ; WR         ;
; N/A                                     ; None                                                ; 15.191 ns  ; PCL_IO          ; PC_out[7] ; WR         ;
; N/A                                     ; None                                                ; 15.178 ns  ; PCH_IO          ; pc2_en    ; WR         ;
; N/A                                     ; None                                                ; 15.118 ns  ; PCL_IO          ; PC_out[5] ; WR         ;
; N/A                                     ; None                                                ; 15.093 ns  ; PB_MODE         ; PC_out[1] ; A1         ;
; N/A                                     ; None                                                ; 15.066 ns  ; PCL_IO          ; pc3_en    ; RD         ;
; N/A                                     ; None                                                ; 15.056 ns  ; PCL_IO          ; pc5_en    ; RD         ;
; N/A                                     ; None                                                ; 15.034 ns  ; PCL_IO          ; pc4_en    ; WR         ;
; N/A                                     ; None                                                ; 15.027 ns  ; PCL_IO          ; pc7_en    ; RD         ;
; N/A                                     ; None                                                ; 15.011 ns  ; PA_MODE[1]      ; PC_out[7] ; WR         ;
; N/A                                     ; None                                                ; 14.980 ns  ; PB_IO           ; PC_out[1] ; RD         ;
; N/A                                     ; None                                                ; 14.970 ns  ; PB_MODE         ; pc6_en    ; WR         ;
; N/A                                     ; None                                                ; 14.969 ns  ; PB_IO           ; PC_out[0] ; WR         ;
; N/A                                     ; None                                                ; 14.960 ns  ; PCL_IO          ; pc3_en    ; CS         ;
; N/A                                     ; None                                                ; 14.952 ns  ; intra~_emulated ; PC_out[7] ; WR         ;
; N/A                                     ; None                                                ; 14.950 ns  ; PCL_IO          ; pc5_en    ; CS         ;
; N/A                                     ; None                                                ; 14.928 ns  ; PCH_IO          ; pc6_en    ; WR         ;
; N/A                                     ; None                                                ; 14.921 ns  ; PCL_IO          ; pc7_en    ; CS         ;
; N/A                                     ; None                                                ; 14.896 ns  ; PCL_IO          ; PC_out[1] ; RD         ;
; N/A                                     ; None                                                ; 14.885 ns  ; PB_MODE         ; pb_en     ; A1         ;
; N/A                                     ; None                                                ; 14.875 ns  ; PCL_IO          ; pc2_en    ; RD         ;
; N/A                                     ; None                                                ; 14.874 ns  ; PB_IO           ; PC_out[1] ; CS         ;
; N/A                                     ; None                                                ; 14.850 ns  ; PCL_IO          ; PC_out[2] ; WR         ;
; N/A                                     ; None                                                ; 14.847 ns  ; PB_MODE         ; PC_out[7] ; WR         ;
; N/A                                     ; None                                                ; 14.837 ns  ; PCL_IO          ; PC_out[0] ; WR         ;
; N/A                                     ; None                                                ; 14.813 ns  ; PB_MODE         ; PC_out[0] ; RD         ;
; N/A                                     ; None                                                ; 14.805 ns  ; PCH_IO          ; PC_out[7] ; WR         ;
; N/A                                     ; None                                                ; 14.796 ns  ; PCL_IO          ; pc1_en    ; WR         ;
; N/A                                     ; None                                                ; 14.796 ns  ; PCL_IO          ; pc0_en    ; WR         ;
; N/A                                     ; None                                                ; 14.790 ns  ; PCL_IO          ; PC_out[1] ; CS         ;
; N/A                                     ; None                                                ; 14.774 ns  ; PB_MODE         ; PC_out[5] ; WR         ;
; N/A                                     ; None                                                ; 14.772 ns  ; PB_IO           ; pb_en     ; RD         ;
; N/A                                     ; None                                                ; 14.769 ns  ; PCL_IO          ; pc2_en    ; CS         ;
; N/A                                     ; None                                                ; 14.732 ns  ; PCH_IO          ; PC_out[5] ; WR         ;
; N/A                                     ; None                                                ; 14.722 ns  ; PB_MODE         ; pc3_en    ; RD         ;
; N/A                                     ; None                                                ; 14.712 ns  ; PB_MODE         ; pc5_en    ; RD         ;
; N/A                                     ; None                                                ; 14.711 ns  ; ibfa~_emulated  ; PC_out[5] ; WR         ;
; N/A                                     ; None                                                ; 14.707 ns  ; PB_MODE         ; PC_out[0] ; CS         ;
; N/A                                     ; None                                                ; 14.690 ns  ; PB_MODE         ; pc4_en    ; WR         ;
; N/A                                     ; None                                                ; 14.683 ns  ; PB_MODE         ; pc7_en    ; RD         ;
; N/A                                     ; None                                                ; 14.680 ns  ; PCH_IO          ; pc3_en    ; RD         ;
; N/A                                     ; None                                                ; 14.670 ns  ; PCH_IO          ; pc5_en    ; RD         ;
; N/A                                     ; None                                                ; 14.666 ns  ; PB_IO           ; pb_en     ; CS         ;
; N/A                                     ; None                                                ; 14.648 ns  ; PCH_IO          ; pc4_en    ; WR         ;
; N/A                                     ; None                                                ; 14.646 ns  ; PCL_IO          ; pc3_en    ; A1         ;
; N/A                                     ; None                                                ; 14.641 ns  ; PCH_IO          ; pc7_en    ; RD         ;
; N/A                                     ; None                                                ; 14.636 ns  ; PCL_IO          ; pc5_en    ; A1         ;
; N/A                                     ; None                                                ; 14.625 ns  ; PCL_IO          ; pc6_en    ; RD         ;
; N/A                                     ; None                                                ; 14.617 ns  ; ibfa~_emulated  ; PC_out[5] ; A0         ;
; N/A                                     ; None                                                ; 14.616 ns  ; PB_MODE         ; pc3_en    ; CS         ;
; N/A                                     ; None                                                ; 14.607 ns  ; PCL_IO          ; pc7_en    ; A1         ;
; N/A                                     ; None                                                ; 14.606 ns  ; PB_MODE         ; pc5_en    ; CS         ;
; N/A                                     ; None                                                ; 14.577 ns  ; PB_MODE         ; pc7_en    ; CS         ;
; N/A                                     ; None                                                ; 14.574 ns  ; PCH_IO          ; pc3_en    ; CS         ;
; N/A                                     ; None                                                ; 14.569 ns  ; PA_IO           ; PC_out[7] ; RD         ;
; N/A                                     ; None                                                ; 14.564 ns  ; PCH_IO          ; pc5_en    ; CS         ;
; N/A                                     ; None                                                ; 14.564 ns  ; PCL_IO          ; PC_out[6] ; WR         ;
; N/A                                     ; None                                                ; 14.560 ns  ; PB_IO           ; PC_out[1] ; A1         ;
; N/A                                     ; None                                                ; 14.537 ns  ; PA_MODE[0]      ; PC_out[7] ; RD         ;
; N/A                                     ; None                                                ; 14.535 ns  ; PCH_IO          ; pc7_en    ; CS         ;
; N/A                                     ; None                                                ; 14.531 ns  ; PB_MODE         ; pc2_en    ; RD         ;
; N/A                                     ; None                                                ; 14.519 ns  ; PCL_IO          ; pc6_en    ; CS         ;
; N/A                                     ; None                                                ; 14.515 ns  ; PB_MODE         ; d_en      ; WR         ;
; N/A                                     ; None                                                ; 14.510 ns  ; PCH_IO          ; PC_out[1] ; RD         ;
; N/A                                     ; None                                                ; 14.506 ns  ; PB_MODE         ; PC_out[2] ; WR         ;
; N/A                                     ; None                                                ; 14.502 ns  ; PCL_IO          ; PC_out[7] ; RD         ;
; N/A                                     ; None                                                ; 14.489 ns  ; PCH_IO          ; pc2_en    ; RD         ;
; N/A                                     ; None                                                ; 14.476 ns  ; PCL_IO          ; PC_out[1] ; A1         ;
; N/A                                     ; None                                                ; 14.464 ns  ; PCH_IO          ; PC_out[2] ; WR         ;
; N/A                                     ; None                                                ; 14.463 ns  ; PA_IO           ; PC_out[7] ; CS         ;
; N/A                                     ; None                                                ; 14.455 ns  ; PCL_IO          ; pc2_en    ; A1         ;
; N/A                                     ; None                                                ; 14.452 ns  ; PB_MODE         ; pc1_en    ; WR         ;
; N/A                                     ; None                                                ; 14.452 ns  ; PB_MODE         ; pc0_en    ; WR         ;
; N/A                                     ; None                                                ; 14.451 ns  ; PCH_IO          ; PC_out[0] ; WR         ;
; N/A                                     ; None                                                ; 14.450 ns  ; PCL_IO          ; PC_out[3] ; WR         ;
; N/A                                     ; None                                                ; 14.431 ns  ; PA_MODE[0]      ; PC_out[7] ; CS         ;
; N/A                                     ; None                                                ; 14.429 ns  ; PCL_IO          ; PC_out[5] ; RD         ;
; N/A                                     ; None                                                ; 14.426 ns  ; ibfa~_emulated  ; PC_out[5] ; CS         ;
; N/A                                     ; None                                                ; 14.425 ns  ; PB_MODE         ; pc2_en    ; CS         ;
; N/A                                     ; None                                                ; 14.425 ns  ; PC_R_OUT[1]     ; PC_out[1] ; WR         ;
; N/A                                     ; None                                                ; 14.410 ns  ; PCH_IO          ; pc1_en    ; WR         ;
; N/A                                     ; None                                                ; 14.410 ns  ; PCH_IO          ; pc0_en    ; WR         ;
; N/A                                     ; None                                                ; 14.406 ns  ; PCL_IO          ; PC_out[4] ; WR         ;
; N/A                                     ; None                                                ; 14.404 ns  ; PCH_IO          ; PC_out[1] ; CS         ;
; N/A                                     ; None                                                ; 14.396 ns  ; PCL_IO          ; PC_out[7] ; CS         ;
; N/A                                     ; None                                                ; 14.393 ns  ; PB_MODE         ; PC_out[0] ; A1         ;
; N/A                                     ; None                                                ; 14.383 ns  ; PCH_IO          ; pc2_en    ; CS         ;
; N/A                                     ; None                                                ; 14.367 ns  ; ibfa~latch      ; PC_out[5] ; WR         ;
; N/A                                     ; None                                                ; 14.352 ns  ; PB_IO           ; pb_en     ; A1         ;
; N/A                                     ; None                                                ; 14.345 ns  ; PCL_IO          ; pc4_en    ; RD         ;
; N/A                                     ; None                                                ; 14.323 ns  ; PCL_IO          ; PC_out[5] ; CS         ;
; N/A                                     ; None                                                ; 14.322 ns  ; PA_MODE[1]      ; PC_out[7] ; RD         ;
; N/A                                     ; None                                                ; 14.302 ns  ; PB_MODE         ; pc3_en    ; A1         ;
; N/A                                     ; None                                                ; 14.294 ns  ; ibfa~_emulated  ; PC_out[5] ; RD         ;
; N/A                                     ; None                                                ; 14.292 ns  ; PB_MODE         ; pc5_en    ; A1         ;
; N/A                                     ; None                                                ; 14.281 ns  ; PB_MODE         ; pc6_en    ; RD         ;
; N/A                                     ; None                                                ; 14.280 ns  ; PB_IO           ; PC_out[0] ; RD         ;
; N/A                                     ; None                                                ; 14.263 ns  ; PB_MODE         ; pc7_en    ; A1         ;
; N/A                                     ; None                                                ; 14.263 ns  ; intra~_emulated ; PC_out[7] ; RD         ;
; N/A                                     ; None                                                ; 14.260 ns  ; PCH_IO          ; pc3_en    ; A1         ;
; N/A                                     ; None                                                ; 14.250 ns  ; PCH_IO          ; pc5_en    ; A1         ;
; N/A                                     ; None                                                ; 14.239 ns  ; PCH_IO          ; pc6_en    ; RD         ;
; N/A                                     ; None                                                ; 14.239 ns  ; PCL_IO          ; pc4_en    ; CS         ;
; N/A                                     ; None                                                ; 14.235 ns  ; PA_IO           ; pa_en     ; WR         ;
; N/A                                     ; None                                                ; 14.221 ns  ; PCH_IO          ; pc7_en    ; A1         ;
; N/A                                     ; None                                                ; 14.220 ns  ; PB_MODE         ; PC_out[6] ; WR         ;
; N/A                                     ; None                                                ; 14.216 ns  ; PA_MODE[1]      ; PC_out[7] ; CS         ;
; N/A                                     ; None                                                ; 14.205 ns  ; PCL_IO          ; pc6_en    ; A1         ;
; N/A                                     ; None                                                ; 14.203 ns  ; PA_MODE[0]      ; pa_en     ; WR         ;
; N/A                                     ; None                                                ; 14.197 ns  ; obfb~_emulated  ; PC_out[1] ; WR         ;
; N/A                                     ; None                                                ; 14.178 ns  ; PCH_IO          ; PC_out[6] ; WR         ;
; N/A                                     ; None                                                ; 14.175 ns  ; PB_MODE         ; pc6_en    ; CS         ;
; N/A                                     ; None                                                ; 14.174 ns  ; PB_IO           ; PC_out[0] ; CS         ;
; N/A                                     ; None                                                ; 14.171 ns  ; PB_MODE         ; pa_en     ; WR         ;
; N/A                                     ; None                                                ; 14.161 ns  ; PCL_IO          ; PC_out[2] ; RD         ;
; N/A                                     ; None                                                ; 14.158 ns  ; PB_MODE         ; PC_out[7] ; RD         ;
; N/A                                     ; None                                                ; 14.157 ns  ; intra~_emulated ; PC_out[7] ; CS         ;
; N/A                                     ; None                                                ; 14.149 ns  ; PA_IO           ; PC_out[7] ; A1         ;
; N/A                                     ; None                                                ; 14.148 ns  ; PCL_IO          ; PC_out[0] ; RD         ;
; N/A                                     ; None                                                ; 14.133 ns  ; PCH_IO          ; pc6_en    ; CS         ;
; N/A                                     ; None                                                ; 14.129 ns  ; obfa~_emulated  ; PC_out[7] ; WR         ;
; N/A                                     ; None                                                ; 14.117 ns  ; PA_MODE[0]      ; PC_out[7] ; A1         ;
; N/A                                     ; None                                                ; 14.116 ns  ; PCH_IO          ; PC_out[7] ; RD         ;
; N/A                                     ; None                                                ; 14.111 ns  ; PB_MODE         ; pc2_en    ; A1         ;
; N/A                                     ; None                                                ; 14.107 ns  ; PCL_IO          ; pc1_en    ; RD         ;
; N/A                                     ; None                                                ; 14.107 ns  ; PCL_IO          ; pc0_en    ; RD         ;
; N/A                                     ; None                                                ; 14.106 ns  ; PB_MODE         ; PC_out[3] ; WR         ;
; N/A                                     ; None                                                ; 14.090 ns  ; PCH_IO          ; PC_out[1] ; A1         ;
; N/A                                     ; None                                                ; 14.085 ns  ; PB_MODE         ; PC_out[5] ; RD         ;
; N/A                                     ; None                                                ; 14.082 ns  ; PCL_IO          ; PC_out[7] ; A1         ;
; N/A                                     ; None                                                ; 14.073 ns  ; PA_MODE[0]      ; PC_out[5] ; WR         ;
; N/A                                     ; None                                                ; 14.069 ns  ; PCH_IO          ; pc2_en    ; A1         ;
; N/A                                     ; None                                                ; 14.064 ns  ; PCH_IO          ; PC_out[3] ; WR         ;
; N/A                                     ; None                                                ; 14.062 ns  ; PB_MODE         ; PC_out[4] ; WR         ;
; N/A                                     ; None                                                ; 14.055 ns  ; PCL_IO          ; PC_out[2] ; CS         ;
; N/A                                     ; None                                                ; 14.052 ns  ; PB_MODE         ; PC_out[7] ; CS         ;
; N/A                                     ; None                                                ; 14.043 ns  ; PCH_IO          ; PC_out[5] ; RD         ;
; N/A                                     ; None                                                ; 14.042 ns  ; PCL_IO          ; PC_out[0] ; CS         ;
; N/A                                     ; None                                                ; 14.020 ns  ; PCH_IO          ; PC_out[4] ; WR         ;
; N/A                                     ; None                                                ; 14.010 ns  ; PCH_IO          ; PC_out[7] ; CS         ;
; N/A                                     ; None                                                ; 14.009 ns  ; PCL_IO          ; PC_out[5] ; A1         ;
; N/A                                     ; None                                                ; 14.001 ns  ; PB_MODE         ; pc4_en    ; RD         ;
; N/A                                     ; None                                                ; 14.001 ns  ; PCL_IO          ; pc1_en    ; CS         ;
; N/A                                     ; None                                                ; 14.001 ns  ; PCL_IO          ; pc0_en    ; CS         ;
; N/A                                     ; None                                                ; 13.988 ns  ; PA_MODE[1]      ; pa_en     ; WR         ;
; N/A                                     ; None                                                ; 13.979 ns  ; PB_MODE         ; PC_out[5] ; CS         ;
; N/A                                     ; None                                                ; 13.959 ns  ; PCH_IO          ; pc4_en    ; RD         ;
; N/A                                     ; None                                                ; 13.937 ns  ; PCH_IO          ; PC_out[5] ; CS         ;
; N/A                                     ; None                                                ; 13.929 ns  ; intra~_emulated ; pa_en     ; WR         ;
; N/A                                     ; None                                                ; 13.925 ns  ; PCL_IO          ; pc4_en    ; A1         ;
; N/A                                     ; None                                                ; 13.902 ns  ; PA_MODE[1]      ; PC_out[7] ; A1         ;
; N/A                                     ; None                                                ; 13.895 ns  ; PB_MODE         ; pc4_en    ; CS         ;
; N/A                                     ; None                                                ; 13.875 ns  ; PCL_IO          ; PC_out[6] ; RD         ;
; N/A                                     ; None                                                ; 13.861 ns  ; PB_MODE         ; pc6_en    ; A1         ;
; N/A                                     ; None                                                ; 13.860 ns  ; PB_IO           ; PC_out[0] ; A1         ;
; N/A                                     ; None                                                ; 13.858 ns  ; PA_MODE[1]      ; PC_out[5] ; WR         ;
; N/A                                     ; None                                                ; 13.853 ns  ; PCH_IO          ; pc4_en    ; CS         ;
; N/A                                     ; None                                                ; 13.843 ns  ; intra~_emulated ; PC_out[7] ; A1         ;
; N/A                                     ; None                                                ; 13.826 ns  ; PB_MODE         ; d_en      ; RD         ;
; N/A                                     ; None                                                ; 13.819 ns  ; PCH_IO          ; pc6_en    ; A1         ;
; N/A                                     ; None                                                ; 13.817 ns  ; PB_MODE         ; PC_out[2] ; RD         ;
; N/A                                     ; None                                                ; 13.787 ns  ; obfa~latch      ; PC_out[7] ; WR         ;
; N/A                                     ; None                                                ; 13.775 ns  ; PCH_IO          ; PC_out[2] ; RD         ;
; N/A                                     ; None                                                ; 13.769 ns  ; PCL_IO          ; PC_out[6] ; CS         ;
; N/A                                     ; None                                                ; 13.763 ns  ; PB_MODE         ; pc1_en    ; RD         ;
; N/A                                     ; None                                                ; 13.763 ns  ; PB_MODE         ; pc0_en    ; RD         ;
; N/A                                     ; None                                                ; 13.762 ns  ; PCH_IO          ; PC_out[0] ; RD         ;
; N/A                                     ; None                                                ; 13.761 ns  ; PCL_IO          ; PC_out[3] ; RD         ;
; N/A                                     ; None                                                ; 13.741 ns  ; PCL_IO          ; PC_out[2] ; A1         ;
; N/A                                     ; None                                                ; 13.738 ns  ; PB_MODE         ; PC_out[7] ; A1         ;
; N/A                                     ; None                                                ; 13.736 ns  ; PC_R_OUT[1]     ; PC_out[1] ; RD         ;
; N/A                                     ; None                                                ; 13.728 ns  ; PCL_IO          ; PC_out[0] ; A1         ;
; N/A                                     ; None                                                ; 13.721 ns  ; PCH_IO          ; pc1_en    ; RD         ;
; N/A                                     ; None                                                ; 13.721 ns  ; PCH_IO          ; pc0_en    ; RD         ;
; N/A                                     ; None                                                ; 13.720 ns  ; PB_MODE         ; d_en      ; CS         ;
; N/A                                     ; None                                                ; 13.717 ns  ; PCL_IO          ; PC_out[4] ; RD         ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                 ;           ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------+-----------+------------+


+--------------------------------------------------------------------+
; tpd                                                                ;
+-------+-------------------+-----------------+----------+-----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From     ; To        ;
+-------+-------------------+-----------------+----------+-----------+
; N/A   ; None              ; 15.442 ns       ; A0       ; pc3_en    ;
; N/A   ; None              ; 15.432 ns       ; A0       ; pc5_en    ;
; N/A   ; None              ; 15.403 ns       ; A0       ; pc7_en    ;
; N/A   ; None              ; 15.272 ns       ; A0       ; PC_out[1] ;
; N/A   ; None              ; 15.251 ns       ; A0       ; pc2_en    ;
; N/A   ; None              ; 15.001 ns       ; A0       ; pc6_en    ;
; N/A   ; None              ; 14.878 ns       ; A0       ; PC_out[7] ;
; N/A   ; None              ; 14.805 ns       ; A0       ; PC_out[5] ;
; N/A   ; None              ; 14.721 ns       ; A0       ; pc4_en    ;
; N/A   ; None              ; 14.644 ns       ; WR       ; PC_out[7] ;
; N/A   ; None              ; 14.537 ns       ; A0       ; PC_out[2] ;
; N/A   ; None              ; 14.524 ns       ; A0       ; PC_out[0] ;
; N/A   ; None              ; 14.483 ns       ; A0       ; pc1_en    ;
; N/A   ; None              ; 14.483 ns       ; A0       ; pc0_en    ;
; N/A   ; None              ; 14.251 ns       ; A0       ; PC_out[6] ;
; N/A   ; None              ; 14.137 ns       ; A0       ; PC_out[3] ;
; N/A   ; None              ; 14.093 ns       ; A0       ; PC_out[4] ;
; N/A   ; None              ; 14.048 ns       ; D_in[7]  ; pc3_en    ;
; N/A   ; None              ; 14.038 ns       ; D_in[7]  ; pc5_en    ;
; N/A   ; None              ; 14.009 ns       ; D_in[7]  ; pc7_en    ;
; N/A   ; None              ; 13.965 ns       ; CS       ; PC_out[7] ;
; N/A   ; None              ; 13.878 ns       ; D_in[7]  ; PC_out[1] ;
; N/A   ; None              ; 13.857 ns       ; D_in[7]  ; pc2_en    ;
; N/A   ; None              ; 13.833 ns       ; RD       ; PC_out[7] ;
; N/A   ; None              ; 13.829 ns       ; WR       ; PC_out[1] ;
; N/A   ; None              ; 13.621 ns       ; WR       ; pb_en     ;
; N/A   ; None              ; 13.621 ns       ; WR       ; pa_en     ;
; N/A   ; None              ; 13.607 ns       ; D_in[7]  ; pc6_en    ;
; N/A   ; None              ; 13.484 ns       ; D_in[7]  ; PC_out[7] ;
; N/A   ; None              ; 13.411 ns       ; D_in[7]  ; PC_out[5] ;
; N/A   ; None              ; 13.327 ns       ; D_in[7]  ; pc4_en    ;
; N/A   ; None              ; 13.143 ns       ; D_in[7]  ; PC_out[2] ;
; N/A   ; None              ; 13.133 ns       ; A0       ; pa_en     ;
; N/A   ; None              ; 13.130 ns       ; D_in[7]  ; PC_out[0] ;
; N/A   ; None              ; 13.129 ns       ; WR       ; PC_out[0] ;
; N/A   ; None              ; 13.103 ns       ; A1       ; PC_out[7] ;
; N/A   ; None              ; 13.089 ns       ; D_in[7]  ; pc1_en    ;
; N/A   ; None              ; 13.089 ns       ; D_in[7]  ; pc0_en    ;
; N/A   ; None              ; 13.037 ns       ; CS       ; PC_out[1] ;
; N/A   ; None              ; 12.942 ns       ; CS       ; pa_en     ;
; N/A   ; None              ; 12.905 ns       ; RD       ; PC_out[1] ;
; N/A   ; None              ; 12.857 ns       ; D_in[7]  ; PC_out[6] ;
; N/A   ; None              ; 12.829 ns       ; CS       ; pb_en     ;
; N/A   ; None              ; 12.810 ns       ; RD       ; pa_en     ;
; N/A   ; None              ; 12.743 ns       ; D_in[7]  ; PC_out[3] ;
; N/A   ; None              ; 12.699 ns       ; D_in[7]  ; PC_out[4] ;
; N/A   ; None              ; 12.697 ns       ; RD       ; pb_en     ;
; N/A   ; None              ; 12.660 ns       ; A0       ; D_out[7]  ;
; N/A   ; None              ; 12.631 ns       ; A0       ; D_out[1]  ;
; N/A   ; None              ; 12.616 ns       ; PB_in[1] ; D_out[1]  ;
; N/A   ; None              ; 12.578 ns       ; A0       ; D_out[6]  ;
; N/A   ; None              ; 12.554 ns       ; WR       ; PC_out[3] ;
; N/A   ; None              ; 12.550 ns       ; A0       ; D_out[2]  ;
; N/A   ; None              ; 12.416 ns       ; WR       ; d_en      ;
; N/A   ; None              ; 12.402 ns       ; PC_in[6] ; D_out[6]  ;
; N/A   ; None              ; 12.365 ns       ; A0       ; d_en      ;
; N/A   ; None              ; 12.337 ns       ; CS       ; PC_out[0] ;
; N/A   ; None              ; 12.306 ns       ; A0       ; pb_en     ;
; N/A   ; None              ; 12.290 ns       ; D_in[7]  ; pa_en     ;
; N/A   ; None              ; 12.212 ns       ; D_in[7]  ; pb_en     ;
; N/A   ; None              ; 12.205 ns       ; RD       ; PC_out[0] ;
; N/A   ; None              ; 12.191 ns       ; A0       ; D_out[0]  ;
; N/A   ; None              ; 12.080 ns       ; A1       ; pa_en     ;
; N/A   ; None              ; 12.032 ns       ; A0       ; D_out[5]  ;
; N/A   ; None              ; 12.016 ns       ; A1       ; PC_out[1] ;
; N/A   ; None              ; 11.959 ns       ; A0       ; D_out[4]  ;
; N/A   ; None              ; 11.875 ns       ; CS       ; PC_out[3] ;
; N/A   ; None              ; 11.808 ns       ; A1       ; pb_en     ;
; N/A   ; None              ; 11.743 ns       ; RD       ; PC_out[3] ;
; N/A   ; None              ; 11.725 ns       ; A0       ; D_out[3]  ;
; N/A   ; None              ; 11.660 ns       ; WR       ; pc3_en    ;
; N/A   ; None              ; 11.650 ns       ; WR       ; pc5_en    ;
; N/A   ; None              ; 11.634 ns       ; PC_in[7] ; D_out[7]  ;
; N/A   ; None              ; 11.621 ns       ; WR       ; pc7_en    ;
; N/A   ; None              ; 11.590 ns       ; PC_in[5] ; D_out[5]  ;
; N/A   ; None              ; 11.558 ns       ; PB_in[5] ; D_out[5]  ;
; N/A   ; None              ; 11.490 ns       ; PB_in[7] ; D_out[7]  ;
; N/A   ; None              ; 11.469 ns       ; WR       ; pc2_en    ;
; N/A   ; None              ; 11.346 ns       ; PB_in[6] ; D_out[6]  ;
; N/A   ; None              ; 11.333 ns       ; PC_in[1] ; D_out[1]  ;
; N/A   ; None              ; 11.316 ns       ; A1       ; PC_out[0] ;
; N/A   ; None              ; 11.219 ns       ; WR       ; pc6_en    ;
; N/A   ; None              ; 11.198 ns       ; PB_in[3] ; D_out[3]  ;
; N/A   ; None              ; 11.023 ns       ; WR       ; PC_out[5] ;
; N/A   ; None              ; 11.013 ns       ; A1       ; PC_out[3] ;
; N/A   ; None              ; 10.982 ns       ; PB_in[0] ; D_out[0]  ;
; N/A   ; None              ; 10.971 ns       ; RD       ; pc3_en    ;
; N/A   ; None              ; 10.961 ns       ; RD       ; pc5_en    ;
; N/A   ; None              ; 10.939 ns       ; WR       ; pc4_en    ;
; N/A   ; None              ; 10.932 ns       ; RD       ; pc7_en    ;
; N/A   ; None              ; 10.882 ns       ; PC_in[0] ; D_out[0]  ;
; N/A   ; None              ; 10.865 ns       ; CS       ; pc3_en    ;
; N/A   ; None              ; 10.855 ns       ; CS       ; pc5_en    ;
; N/A   ; None              ; 10.826 ns       ; CS       ; pc7_en    ;
; N/A   ; None              ; 10.820 ns       ; PC_in[4] ; D_out[4]  ;
; N/A   ; None              ; 10.780 ns       ; RD       ; pc2_en    ;
; N/A   ; None              ; 10.755 ns       ; WR       ; PC_out[2] ;
; N/A   ; None              ; 10.743 ns       ; PC_in[3] ; D_out[3]  ;
; N/A   ; None              ; 10.719 ns       ; PC_in[4] ; PC_out[5] ;
; N/A   ; None              ; 10.701 ns       ; WR       ; pc1_en    ;
; N/A   ; None              ; 10.701 ns       ; WR       ; pc0_en    ;
; N/A   ; None              ; 10.674 ns       ; CS       ; pc2_en    ;
; N/A   ; None              ; 10.643 ns       ; PB_in[2] ; D_out[2]  ;
; N/A   ; None              ; 10.551 ns       ; A1       ; pc3_en    ;
; N/A   ; None              ; 10.542 ns       ; PB_in[4] ; D_out[4]  ;
; N/A   ; None              ; 10.541 ns       ; A1       ; pc5_en    ;
; N/A   ; None              ; 10.530 ns       ; RD       ; pc6_en    ;
; N/A   ; None              ; 10.512 ns       ; A1       ; pc7_en    ;
; N/A   ; None              ; 10.469 ns       ; WR       ; PC_out[6] ;
; N/A   ; None              ; 10.462 ns       ; PC_in[6] ; PC_out[5] ;
; N/A   ; None              ; 10.424 ns       ; CS       ; pc6_en    ;
; N/A   ; None              ; 10.360 ns       ; A1       ; pc2_en    ;
; N/A   ; None              ; 10.334 ns       ; RD       ; PC_out[5] ;
; N/A   ; None              ; 10.311 ns       ; WR       ; PC_out[4] ;
; N/A   ; None              ; 10.250 ns       ; RD       ; pc4_en    ;
; N/A   ; None              ; 10.228 ns       ; CS       ; PC_out[5] ;
; N/A   ; None              ; 10.144 ns       ; CS       ; pc4_en    ;
; N/A   ; None              ; 10.110 ns       ; A1       ; pc6_en    ;
; N/A   ; None              ; 10.066 ns       ; RD       ; PC_out[2] ;
; N/A   ; None              ; 10.012 ns       ; RD       ; pc1_en    ;
; N/A   ; None              ; 10.012 ns       ; RD       ; pc0_en    ;
; N/A   ; None              ; 9.960 ns        ; CS       ; PC_out[2] ;
; N/A   ; None              ; 9.914 ns        ; A1       ; PC_out[5] ;
; N/A   ; None              ; 9.906 ns        ; CS       ; pc1_en    ;
; N/A   ; None              ; 9.906 ns        ; CS       ; pc0_en    ;
; N/A   ; None              ; 9.830 ns        ; A1       ; pc4_en    ;
; N/A   ; None              ; 9.780 ns        ; RD       ; PC_out[6] ;
; N/A   ; None              ; 9.674 ns        ; CS       ; PC_out[6] ;
; N/A   ; None              ; 9.646 ns        ; A1       ; PC_out[2] ;
; N/A   ; None              ; 9.622 ns        ; RD       ; PC_out[4] ;
; N/A   ; None              ; 9.592 ns        ; A1       ; pc1_en    ;
; N/A   ; None              ; 9.592 ns        ; A1       ; pc0_en    ;
; N/A   ; None              ; 9.562 ns        ; PC_in[2] ; PC_out[1] ;
; N/A   ; None              ; 9.516 ns        ; CS       ; PC_out[4] ;
; N/A   ; None              ; 9.492 ns        ; PC_in[4] ; PC_out[7] ;
; N/A   ; None              ; 9.360 ns        ; A1       ; PC_out[6] ;
; N/A   ; None              ; 9.344 ns        ; PC_in[6] ; PC_out[7] ;
; N/A   ; None              ; 9.202 ns        ; A1       ; PC_out[4] ;
; N/A   ; None              ; 7.985 ns        ; A1       ; d_en      ;
; N/A   ; None              ; 7.793 ns        ; CS       ; d_en      ;
; N/A   ; None              ; 7.687 ns        ; PC_in[6] ; pa_en     ;
; N/A   ; None              ; 7.675 ns        ; A1       ; D_out[1]  ;
; N/A   ; None              ; 7.661 ns        ; RD       ; d_en      ;
; N/A   ; None              ; 7.647 ns        ; A1       ; D_out[6]  ;
; N/A   ; None              ; 7.556 ns        ; A1       ; D_out[7]  ;
; N/A   ; None              ; 7.087 ns        ; A1       ; D_out[0]  ;
; N/A   ; None              ; 6.985 ns        ; A1       ; D_out[2]  ;
; N/A   ; None              ; 6.912 ns        ; PC_in[2] ; D_out[2]  ;
; N/A   ; None              ; 6.857 ns        ; A1       ; D_out[4]  ;
; N/A   ; None              ; 6.828 ns        ; A1       ; D_out[5]  ;
; N/A   ; None              ; 6.522 ns        ; A1       ; D_out[3]  ;
+-------+-------------------+-----------------+----------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                ;
+-----------------------------------------+-----------------------------------------------------+-----------+----------+-----------------+----------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From     ; To              ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+-----------+----------+-----------------+----------+
; N/A                                     ; None                                                ; 3.869 ns  ; PC_in[2] ; ibfb~_emulated  ; CS       ;
; N/A                                     ; None                                                ; 3.815 ns  ; PC_in[6] ; obfa~_emulated  ; WR       ;
; N/A                                     ; None                                                ; 3.737 ns  ; PC_in[2] ; ibfb~_emulated  ; RD       ;
; N/A                                     ; None                                                ; 3.558 ns  ; PC_in[4] ; obfa~_emulated  ; WR       ;
; N/A                                     ; None                                                ; 3.543 ns  ; PC_in[2] ; ibfb~_emulated  ; WR       ;
; N/A                                     ; None                                                ; 3.475 ns  ; A1       ; obfa~_emulated  ; WR       ;
; N/A                                     ; None                                                ; 3.359 ns  ; PC_in[2] ; ibfb~_emulated  ; A0       ;
; N/A                                     ; None                                                ; 3.201 ns  ; PC_in[4] ; ibfa~_emulated  ; WR       ;
; N/A                                     ; None                                                ; 3.107 ns  ; PC_in[4] ; ibfa~_emulated  ; A0       ;
; N/A                                     ; None                                                ; 3.023 ns  ; PC_in[6] ; obfa~_emulated  ; CS       ;
; N/A                                     ; None                                                ; 3.012 ns  ; PC_in[6] ; ibfa~_emulated  ; WR       ;
; N/A                                     ; None                                                ; 2.958 ns  ; PC_in[6] ; obfa~_emulated  ; A0       ;
; N/A                                     ; None                                                ; 2.918 ns  ; PC_in[6] ; ibfa~_emulated  ; A0       ;
; N/A                                     ; None                                                ; 2.916 ns  ; PC_in[4] ; ibfa~_emulated  ; CS       ;
; N/A                                     ; None                                                ; 2.891 ns  ; PC_in[6] ; obfa~_emulated  ; RD       ;
; N/A                                     ; None                                                ; 2.861 ns  ; PC_in[2] ; ibfb~_emulated  ; A1       ;
; N/A                                     ; None                                                ; 2.849 ns  ; PC_in[2] ; obfb~_emulated  ; WR       ;
; N/A                                     ; None                                                ; 2.784 ns  ; PC_in[4] ; ibfa~_emulated  ; RD       ;
; N/A                                     ; None                                                ; 2.766 ns  ; PC_in[4] ; obfa~_emulated  ; CS       ;
; N/A                                     ; None                                                ; 2.730 ns  ; D_in[7]  ; obfa~_emulated  ; WR       ;
; N/A                                     ; None                                                ; 2.727 ns  ; PC_in[6] ; ibfa~_emulated  ; CS       ;
; N/A                                     ; None                                                ; 2.701 ns  ; PC_in[4] ; obfa~_emulated  ; A0       ;
; N/A                                     ; None                                                ; 2.683 ns  ; A1       ; obfa~_emulated  ; CS       ;
; N/A                                     ; None                                                ; 2.663 ns  ; A0       ; obfa~_emulated  ; WR       ;
; N/A                                     ; None                                                ; 2.634 ns  ; PC_in[4] ; obfa~_emulated  ; RD       ;
; N/A                                     ; None                                                ; 2.618 ns  ; A1       ; obfa~_emulated  ; A0       ;
; N/A                                     ; None                                                ; 2.595 ns  ; PC_in[6] ; ibfa~_emulated  ; RD       ;
; N/A                                     ; None                                                ; 2.551 ns  ; A1       ; obfa~_emulated  ; RD       ;
; N/A                                     ; None                                                ; 2.475 ns  ; PC_in[6] ; obfa~latch      ; WR       ;
; N/A                                     ; None                                                ; 2.465 ns  ; PC_in[4] ; ibfa~latch      ; WR       ;
; N/A                                     ; None                                                ; 2.323 ns  ; RD       ; obfa~_emulated  ; WR       ;
; N/A                                     ; None                                                ; 2.276 ns  ; PC_in[6] ; ibfa~latch      ; WR       ;
; N/A                                     ; None                                                ; 2.218 ns  ; PC_in[4] ; obfa~latch      ; WR       ;
; N/A                                     ; None                                                ; 2.191 ns  ; CS       ; obfa~_emulated  ; WR       ;
; N/A                                     ; None                                                ; 2.187 ns  ; A1       ; obfa~latch      ; WR       ;
; N/A                                     ; None                                                ; 2.057 ns  ; PC_in[2] ; obfb~_emulated  ; CS       ;
; N/A                                     ; None                                                ; 2.054 ns  ; PC_in[4] ; ibfa~_emulated  ; A1       ;
; N/A                                     ; None                                                ; 2.028 ns  ; PC_in[6] ; obfa~_emulated  ; A1       ;
; N/A                                     ; None                                                ; 1.938 ns  ; D_in[7]  ; obfa~_emulated  ; CS       ;
; N/A                                     ; None                                                ; 1.931 ns  ; D_in[1]  ; PA_R_OUT[1]     ; WR       ;
; N/A                                     ; None                                                ; 1.925 ns  ; PC_in[2] ; obfb~_emulated  ; RD       ;
; N/A                                     ; None                                                ; 1.885 ns  ; PC_in[2] ; ibfb~_emulated  ; D_in[7]  ;
; N/A                                     ; None                                                ; 1.873 ns  ; D_in[7]  ; obfa~_emulated  ; A0       ;
; N/A                                     ; None                                                ; 1.871 ns  ; A0       ; obfa~_emulated  ; CS       ;
; N/A                                     ; None                                                ; 1.865 ns  ; PC_in[6] ; ibfa~_emulated  ; A1       ;
; N/A                                     ; None                                                ; 1.855 ns  ; A1       ; obfb~_emulated  ; WR       ;
; N/A                                     ; None                                                ; 1.847 ns  ; D_in[5]  ; PA_R_OUT[5]     ; WR       ;
; N/A                                     ; None                                                ; 1.806 ns  ; D_in[7]  ; obfa~_emulated  ; RD       ;
; N/A                                     ; None                                                ; 1.806 ns  ; A0       ; obfa~_emulated  ; A0       ;
; N/A                                     ; None                                                ; 1.786 ns  ; PC_in[6] ; obfa~latch      ; RD       ;
; N/A                                     ; None                                                ; 1.776 ns  ; PC_in[4] ; ibfa~latch      ; RD       ;
; N/A                                     ; None                                                ; 1.771 ns  ; PC_in[4] ; obfa~_emulated  ; A1       ;
; N/A                                     ; None                                                ; 1.739 ns  ; A0       ; obfa~_emulated  ; RD       ;
; N/A                                     ; None                                                ; 1.704 ns  ; D_in[4]  ; PA_R_OUT[4]     ; WR       ;
; N/A                                     ; None                                                ; 1.699 ns  ; A1       ; intrb~latch     ; WR       ;
; N/A                                     ; None                                                ; 1.688 ns  ; A1       ; obfa~_emulated  ; A1       ;
; N/A                                     ; None                                                ; 1.680 ns  ; PC_in[6] ; obfa~latch      ; CS       ;
; N/A                                     ; None                                                ; 1.670 ns  ; PC_in[4] ; ibfa~latch      ; CS       ;
; N/A                                     ; None                                                ; 1.631 ns  ; D_in[3]  ; PA_R_OUT[3]     ; WR       ;
; N/A                                     ; None                                                ; 1.625 ns  ; D_in[1]  ; PB_R_OUT[1]     ; WR       ;
; N/A                                     ; None                                                ; 1.587 ns  ; PC_in[6] ; ibfa~latch      ; RD       ;
; N/A                                     ; None                                                ; 1.538 ns  ; D_in[5]  ; PB_R_OUT[5]     ; WR       ;
; N/A                                     ; None                                                ; 1.532 ns  ; D_in[0]  ; PA_R_OUT[0]     ; WR       ;
; N/A                                     ; None                                                ; 1.531 ns  ; RD       ; obfa~_emulated  ; CS       ;
; N/A                                     ; None                                                ; 1.529 ns  ; PC_in[4] ; obfa~latch      ; RD       ;
; N/A                                     ; None                                                ; 1.498 ns  ; A1       ; obfa~latch      ; RD       ;
; N/A                                     ; None                                                ; 1.481 ns  ; PC_in[6] ; ibfa~latch      ; CS       ;
; N/A                                     ; None                                                ; 1.466 ns  ; RD       ; obfa~_emulated  ; A0       ;
; N/A                                     ; None                                                ; 1.423 ns  ; PC_in[4] ; obfa~latch      ; CS       ;
; N/A                                     ; None                                                ; 1.408 ns  ; A1       ; intra~latch     ; WR       ;
; N/A                                     ; None                                                ; 1.399 ns  ; WR       ; obfa~_emulated  ; WR       ;
; N/A                                     ; None                                                ; 1.399 ns  ; RD       ; obfa~_emulated  ; RD       ;
; N/A                                     ; None                                                ; 1.399 ns  ; CS       ; obfa~_emulated  ; CS       ;
; N/A                                     ; None                                                ; 1.396 ns  ; D_in[4]  ; PB_R_OUT[4]     ; WR       ;
; N/A                                     ; None                                                ; 1.392 ns  ; A1       ; obfa~latch      ; CS       ;
; N/A                                     ; None                                                ; 1.390 ns  ; D_in[7]  ; obfa~latch      ; WR       ;
; N/A                                     ; None                                                ; 1.388 ns  ; D_in[7]  ; PA_R_OUT[7]     ; WR       ;
; N/A                                     ; None                                                ; 1.366 ns  ; PC_in[6] ; obfa~latch      ; A1       ;
; N/A                                     ; None                                                ; 1.356 ns  ; PC_in[4] ; ibfa~latch      ; A1       ;
; N/A                                     ; None                                                ; 1.334 ns  ; CS       ; obfa~_emulated  ; A0       ;
; N/A                                     ; None                                                ; 1.324 ns  ; RD       ; obfa~latch      ; WR       ;
; N/A                                     ; None                                                ; 1.324 ns  ; D_in[3]  ; PB_R_OUT[3]     ; WR       ;
; N/A                                     ; None                                                ; 1.323 ns  ; A0       ; obfa~latch      ; WR       ;
; N/A                                     ; None                                                ; 1.313 ns  ; D_in[6]  ; PA_R_OUT[6]     ; WR       ;
; N/A                                     ; None                                                ; 1.288 ns  ; PC_in[2] ; obfb~_emulated  ; A0       ;
; N/A                                     ; None                                                ; 1.267 ns  ; CS       ; obfa~_emulated  ; RD       ;
; N/A                                     ; None                                                ; 1.232 ns  ; PC_in[2] ; obfb~latch      ; WR       ;
; N/A                                     ; None                                                ; 1.225 ns  ; D_in[0]  ; PB_R_OUT[0]     ; WR       ;
; N/A                                     ; None                                                ; 1.192 ns  ; CS       ; obfa~latch      ; WR       ;
; N/A                                     ; None                                                ; 1.187 ns  ; A1       ; intra~_emulated ; WR       ;
; N/A                                     ; None                                                ; 1.176 ns  ; D_in[2]  ; PA_R_OUT[2]     ; WR       ;
; N/A                                     ; None                                                ; 1.167 ns  ; PC_in[6] ; ibfa~latch      ; A1       ;
; N/A                                     ; None                                                ; 1.139 ns  ; D_in[1]  ; PA_R_OUT[1]     ; CS       ;
; N/A                                     ; None                                                ; 1.110 ns  ; D_in[7]  ; obfb~_emulated  ; WR       ;
; N/A                                     ; None                                                ; 1.109 ns  ; PC_in[4] ; obfa~latch      ; A1       ;
; N/A                                     ; None                                                ; 1.078 ns  ; A1       ; obfa~latch      ; A1       ;
; N/A                                     ; None                                                ; 1.074 ns  ; D_in[1]  ; PA_R_OUT[1]     ; A0       ;
; N/A                                     ; None                                                ; 1.063 ns  ; A1       ; obfb~_emulated  ; CS       ;
; N/A                                     ; None                                                ; 1.055 ns  ; D_in[5]  ; PA_R_OUT[5]     ; CS       ;
; N/A                                     ; None                                                ; 1.043 ns  ; A0       ; obfb~_emulated  ; WR       ;
; N/A                                     ; None                                                ; 1.007 ns  ; D_in[1]  ; PA_R_OUT[1]     ; RD       ;
; N/A                                     ; None                                                ; 1.002 ns  ; A0       ; intrb~latch     ; WR       ;
; N/A                                     ; None                                                ; 0.990 ns  ; D_in[5]  ; PA_R_OUT[5]     ; A0       ;
; N/A                                     ; None                                                ; 0.971 ns  ; D_in[6]  ; PB_R_OUT[6]     ; WR       ;
; N/A                                     ; None                                                ; 0.943 ns  ; D_in[7]  ; obfa~_emulated  ; A1       ;
; N/A                                     ; None                                                ; 0.931 ns  ; A1       ; obfb~_emulated  ; RD       ;
; N/A                                     ; None                                                ; 0.930 ns  ; D_in[7]  ; PB_R_OUT[7]     ; WR       ;
; N/A                                     ; None                                                ; 0.923 ns  ; D_in[5]  ; PA_R_OUT[5]     ; RD       ;
; N/A                                     ; None                                                ; 0.912 ns  ; D_in[4]  ; PA_R_OUT[4]     ; CS       ;
; N/A                                     ; None                                                ; 0.907 ns  ; A1       ; intrb~latch     ; CS       ;
; N/A                                     ; None                                                ; 0.876 ns  ; A0       ; obfa~_emulated  ; A1       ;
; N/A                                     ; None                                                ; 0.868 ns  ; D_in[2]  ; PB_R_OUT[2]     ; WR       ;
; N/A                                     ; None                                                ; 0.847 ns  ; D_in[4]  ; PA_R_OUT[4]     ; A0       ;
; N/A                                     ; None                                                ; 0.839 ns  ; D_in[3]  ; PA_R_OUT[3]     ; CS       ;
; N/A                                     ; None                                                ; 0.833 ns  ; D_in[1]  ; PB_R_OUT[1]     ; CS       ;
; N/A                                     ; None                                                ; 0.807 ns  ; PC_in[4] ; ibfa~_emulated  ; D_in[7]  ;
; N/A                                     ; None                                                ; 0.807 ns  ; WR       ; intrb~latch     ; WR       ;
; N/A                                     ; None                                                ; 0.780 ns  ; D_in[4]  ; PA_R_OUT[4]     ; RD       ;
; N/A                                     ; None                                                ; 0.775 ns  ; A1       ; intrb~latch     ; RD       ;
; N/A                                     ; None                                                ; 0.775 ns  ; D_in[1]  ; PB_IO           ; WR       ;
; N/A                                     ; None                                                ; 0.774 ns  ; D_in[3]  ; PA_R_OUT[3]     ; A0       ;
; N/A                                     ; None                                                ; 0.763 ns  ; WR       ; obfa~latch      ; WR       ;
; N/A                                     ; None                                                ; 0.746 ns  ; D_in[5]  ; PB_R_OUT[5]     ; CS       ;
; N/A                                     ; None                                                ; 0.740 ns  ; D_in[0]  ; PA_R_OUT[0]     ; CS       ;
; N/A                                     ; None                                                ; 0.711 ns  ; A1       ; obfb~latch      ; WR       ;
; N/A                                     ; None                                                ; 0.707 ns  ; D_in[3]  ; PA_R_OUT[3]     ; RD       ;
; N/A                                     ; None                                                ; 0.703 ns  ; RD       ; obfb~_emulated  ; WR       ;
; N/A                                     ; None                                                ; 0.701 ns  ; D_in[7]  ; obfa~latch      ; RD       ;
; N/A                                     ; None                                                ; 0.701 ns  ; D_in[1]  ; PB_R_OUT[1]     ; RD       ;
; N/A                                     ; None                                                ; 0.677 ns  ; WR       ; obfb~_emulated  ; WR       ;
; N/A                                     ; None                                                ; 0.675 ns  ; D_in[0]  ; PA_R_OUT[0]     ; A0       ;
; N/A                                     ; None                                                ; 0.671 ns  ; D_in[0]  ; PCL_IO          ; WR       ;
; N/A                                     ; None                                                ; 0.635 ns  ; RD       ; obfa~latch      ; RD       ;
; N/A                                     ; None                                                ; 0.634 ns  ; A0       ; obfa~latch      ; RD       ;
; N/A                                     ; None                                                ; 0.618 ns  ; PC_in[6] ; ibfa~_emulated  ; D_in[7]  ;
; N/A                                     ; None                                                ; 0.616 ns  ; A1       ; intra~latch     ; CS       ;
; N/A                                     ; None                                                ; 0.614 ns  ; D_in[5]  ; PB_R_OUT[5]     ; RD       ;
; N/A                                     ; None                                                ; 0.613 ns  ; RD       ; intrb~latch     ; WR       ;
; N/A                                     ; None                                                ; 0.608 ns  ; D_in[0]  ; PA_R_OUT[0]     ; RD       ;
; N/A                                     ; None                                                ; 0.607 ns  ; WR       ; obfa~_emulated  ; CS       ;
; N/A                                     ; None                                                ; 0.604 ns  ; D_in[4]  ; PB_R_OUT[4]     ; CS       ;
; N/A                                     ; None                                                ; 0.596 ns  ; D_in[7]  ; PA_R_OUT[7]     ; CS       ;
; N/A                                     ; None                                                ; 0.595 ns  ; D_in[7]  ; obfa~latch      ; CS       ;
; N/A                                     ; None                                                ; 0.591 ns  ; PC_in[2] ; obfb~_emulated  ; A1       ;
; N/A                                     ; None                                                ; 0.571 ns  ; CS       ; obfb~_emulated  ; WR       ;
; N/A                                     ; None                                                ; 0.566 ns  ; D_in[7]  ; intrb~latch     ; WR       ;
; N/A                                     ; None                                                ; 0.556 ns  ; D_in[7]  ; intra~latch     ; WR       ;
; N/A                                     ; None                                                ; 0.545 ns  ; RD       ; intra~latch     ; WR       ;
; N/A                                     ; None                                                ; 0.542 ns  ; WR       ; obfa~_emulated  ; A0       ;
; N/A                                     ; None                                                ; 0.536 ns  ; RD       ; obfa~_emulated  ; A1       ;
; N/A                                     ; None                                                ; 0.532 ns  ; D_in[3]  ; PB_R_OUT[3]     ; CS       ;
; N/A                                     ; None                                                ; 0.531 ns  ; D_in[7]  ; PA_R_OUT[7]     ; A0       ;
; N/A                                     ; None                                                ; 0.529 ns  ; RD       ; obfa~latch      ; CS       ;
; N/A                                     ; None                                                ; 0.528 ns  ; A0       ; obfa~latch      ; CS       ;
; N/A                                     ; None                                                ; 0.527 ns  ; A1       ; intra~latch     ; A0       ;
; N/A                                     ; None                                                ; 0.521 ns  ; D_in[6]  ; PA_R_OUT[6]     ; CS       ;
; N/A                                     ; None                                                ; 0.505 ns  ; D_in[3]  ; PCH_IO          ; WR       ;
; N/A                                     ; None                                                ; 0.503 ns  ; CS       ; obfa~latch      ; RD       ;
; N/A                                     ; None                                                ; 0.498 ns  ; A1       ; intra~_emulated ; RD       ;
; N/A                                     ; None                                                ; 0.489 ns  ; A0       ; intra~latch     ; WR       ;
; N/A                                     ; None                                                ; 0.484 ns  ; A1       ; intra~latch     ; RD       ;
; N/A                                     ; None                                                ; 0.481 ns  ; CS       ; intrb~latch     ; WR       ;
; N/A                                     ; None                                                ; 0.475 ns  ; WR       ; obfa~_emulated  ; RD       ;
; N/A                                     ; None                                                ; 0.472 ns  ; D_in[4]  ; PB_R_OUT[4]     ; RD       ;
; N/A                                     ; None                                                ; 0.464 ns  ; D_in[7]  ; PA_R_OUT[7]     ; RD       ;
; N/A                                     ; None                                                ; 0.456 ns  ; D_in[6]  ; PA_R_OUT[6]     ; A0       ;
; N/A                                     ; None                                                ; 0.440 ns  ; PC_in[2] ; obfb~latch      ; CS       ;
; N/A                                     ; None                                                ; 0.433 ns  ; D_in[0]  ; PB_R_OUT[0]     ; CS       ;
; N/A                                     ; None                                                ; 0.413 ns  ; CS       ; intra~latch     ; WR       ;
; N/A                                     ; None                                                ; 0.404 ns  ; CS       ; obfa~_emulated  ; A1       ;
; N/A                                     ; None                                                ; 0.400 ns  ; D_in[3]  ; PB_R_OUT[3]     ; RD       ;
; N/A                                     ; None                                                ; 0.397 ns  ; CS       ; obfa~latch      ; CS       ;
; N/A                                     ; None                                                ; 0.392 ns  ; A1       ; intra~_emulated ; CS       ;
; N/A                                     ; None                                                ; 0.389 ns  ; D_in[6]  ; PA_R_OUT[6]     ; RD       ;
; N/A                                     ; None                                                ; 0.384 ns  ; D_in[2]  ; PA_R_OUT[2]     ; CS       ;
; N/A                                     ; None                                                ; 0.324 ns  ; RD       ; intra~_emulated ; WR       ;
; N/A                                     ; None                                                ; 0.319 ns  ; D_in[2]  ; PA_R_OUT[2]     ; A0       ;
; N/A                                     ; None                                                ; 0.318 ns  ; D_in[7]  ; obfb~_emulated  ; CS       ;
; N/A                                     ; None                                                ; 0.308 ns  ; PC_in[2] ; obfb~latch      ; RD       ;
; N/A                                     ; None                                                ; 0.307 ns  ; D_in[7]  ; intra~_emulated ; WR       ;
; N/A                                     ; None                                                ; 0.301 ns  ; D_in[0]  ; PB_R_OUT[0]     ; RD       ;
; N/A                                     ; None                                                ; 0.294 ns  ; A1       ; obfb~_emulated  ; A0       ;
; N/A                                     ; None                                                ; 0.294 ns  ; D_in[3]  ; PC_R_OUT[3]     ; WR       ;
; N/A                                     ; None                                                ; 0.281 ns  ; D_in[7]  ; obfa~latch      ; A1       ;
; N/A                                     ; None                                                ; 0.257 ns  ; A0       ; intra~_emulated ; WR       ;
; N/A                                     ; None                                                ; 0.252 ns  ; D_in[2]  ; PA_R_OUT[2]     ; RD       ;
; N/A                                     ; None                                                ; 0.251 ns  ; A0       ; obfb~_emulated  ; CS       ;
; N/A                                     ; None                                                ; 0.215 ns  ; RD       ; obfa~latch      ; A1       ;
; N/A                                     ; None                                                ; 0.214 ns  ; A0       ; obfa~latch      ; A1       ;
; N/A                                     ; None                                                ; 0.210 ns  ; A0       ; intrb~latch     ; CS       ;
; N/A                                     ; None                                                ; 0.192 ns  ; CS       ; intra~_emulated ; WR       ;
; N/A                                     ; None                                                ; 0.189 ns  ; D_in[3]  ; PC_R_OUT[4]     ; WR       ;
; N/A                                     ; None                                                ; 0.186 ns  ; D_in[7]  ; obfb~_emulated  ; RD       ;
; N/A                                     ; None                                                ; 0.179 ns  ; D_in[6]  ; PB_R_OUT[6]     ; CS       ;
; N/A                                     ; None                                                ; 0.169 ns  ; D_in[3]  ; PC_R_OUT[1]     ; WR       ;
; N/A                                     ; None                                                ; 0.164 ns  ; D_in[3]  ; PC_R_OUT[2]     ; WR       ;
; N/A                                     ; None                                                ; 0.161 ns  ; D_in[3]  ; PC_R_OUT[7]     ; WR       ;
; N/A                                     ; None                                                ; 0.155 ns  ; D_in[3]  ; PC_R_OUT[5]     ; WR       ;
; N/A                                     ; None                                                ; 0.155 ns  ; D_in[3]  ; PC_R_OUT[6]     ; WR       ;
; N/A                                     ; None                                                ; 0.144 ns  ; D_in[1]  ; PA_R_OUT[1]     ; A1       ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;          ;                 ;          ;
+-----------------------------------------+-----------------------------------------------------+-----------+----------+-----------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 7.2 Build 151 09/26/2007 SJ Full Version
    Info: Processing started: Wed Jun 16 11:10:24 2010
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off pic8255 -c pic8255 --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "intrb~latch" is a latch
    Warning: Node "ibfb~latch" is a latch
    Warning: Node "obfb~latch" is a latch
    Warning: Node "intra~latch" is a latch
    Warning: Node "ibfa~latch" is a latch
    Warning: Node "obfa~latch" is a latch
Warning: Found combinational loop of 2 nodes
    Warning: Node "obfa~head_lut"
    Warning: Node "obfa~224"
Warning: Found combinational loop of 2 nodes
    Warning: Node "ibfa~head_lut"
    Warning: Node "ibfa~181"
Warning: Found combinational loop of 3 nodes
    Warning: Node "intra~head_lut"
    Warning: Node "intra~625"
    Warning: Node "intra~626"
Warning: Found combinational loop of 2 nodes
    Warning: Node "obfb~head_lut"
    Warning: Node "obfb~171"
Warning: Found combinational loop of 2 nodes
    Warning: Node "ibfb~head_lut"
    Warning: Node "ibfb~166"
Warning: Found combinational loop of 2 nodes
    Warning: Node "intrb~head_lut"
    Warning: Node "intrb~565"
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "A1" is an undefined clock
    Info: Assuming node "CS" is an undefined clock
    Info: Assuming node "RD" is an undefined clock
    Info: Assuming node "WR" is an undefined clock
    Info: Assuming node "A0" is an undefined clock
    Info: Assuming node "PC_in[2]" is an undefined clock
    Info: Assuming node "D_in[7]" is an undefined clock
    Info: Assuming node "PC_in[6]" is an undefined clock
    Info: Assuming node "PC_in[4]" is an undefined clock
Warning: Found 20 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "Equal0~63" as buffer
    Info: Detected gated clock "stbacka_new_2" as buffer
    Info: Detected gated clock "PA_BUS_new" as buffer
    Info: Detected gated clock "stbacka_new_1" as buffer
    Info: Detected gated clock "stbacka" as buffer
    Info: Detected gated clock "always0~20" as buffer
    Info: Detected gated clock "PA_BUS~39" as buffer
    Info: Detected gated clock "PA_0" as buffer
    Info: Detected gated clock "stbackb_new" as buffer
    Info: Detected gated clock "d_en~423" as buffer
    Info: Detected gated clock "BUS_CTRL_new" as buffer
    Info: Detected gated clock "PB_BUS~25" as buffer
    Info: Detected gated clock "PB_0" as buffer
    Info: Detected gated clock "BUS_PB" as buffer
    Info: Detected gated clock "BUS_PA~54" as buffer
    Info: Detected ripple clock "PA_MODE[1]" as buffer
    Info: Detected ripple clock "PA_MODE[0]" as buffer
    Info: Detected ripple clock "PA_IO" as buffer
    Info: Detected gated clock "BUS_PA" as buffer
    Info: Detected gated clock "PC_CTRL" as buffer
Info: Clock "A1" has Internal fmax of 78.24 MHz between source register "PB_MODE" and destination register "obfb~latch" (period= 12.782 ns)
    Info: + Longest register to register delay is 3.191 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y22_N31; Fanout = 14; REG Node = 'PB_MODE'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X17_Y22_N30; Fanout = 3; COMB Node = 'intrb~563'
        Info: 3: + IC(0.000 ns) + CELL(1.750 ns) = 2.073 ns; Loc. = LCCOMB_X17_Y22_N12; Fanout = 8; COMB LOOP Node = 'intrb~head_lut'
            Info: Loc. = LCCOMB_X17_Y22_N12; Node "intrb~head_lut"
            Info: Loc. = LCCOMB_X17_Y22_N2; Node "intrb~565"
        Info: 4: + IC(0.000 ns) + CELL(0.716 ns) = 2.789 ns; Loc. = LCCOMB_X17_Y22_N26; Fanout = 2; COMB LOOP Node = 'obfb~171'
            Info: Loc. = LCCOMB_X17_Y22_N12; Node "intrb~head_lut"
            Info: Loc. = LCCOMB_X17_Y22_N2; Node "intrb~565"
            Info: Loc. = LCCOMB_X17_Y22_N18; Node "obfb~head_lut"
            Info: Loc. = LCCOMB_X17_Y22_N26; Node "obfb~171"
        Info: 5: + IC(0.252 ns) + CELL(0.150 ns) = 3.191 ns; Loc. = LCCOMB_X17_Y22_N6; Fanout = 4; REG Node = 'obfb~latch'
        Info: Total cell delay = 2.939 ns ( 92.10 % )
        Info: Total interconnect delay = 0.252 ns ( 7.90 % )
    Info: - Smallest clock skew is -1.843 ns
        Info: + Shortest clock path from clock "A1" to destination register is 3.986 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 15; CLK Node = 'A1'
            Info: 2: + IC(1.120 ns) + CELL(0.150 ns) = 2.269 ns; Loc. = LCCOMB_X17_Y22_N16; Fanout = 14; COMB Node = 'BUS_CTRL_new'
            Info: 3: + IC(0.920 ns) + CELL(0.149 ns) = 3.338 ns; Loc. = LCCOMB_X17_Y22_N0; Fanout = 5; COMB Node = 'stbackb_new'
            Info: 4: + IC(0.255 ns) + CELL(0.393 ns) = 3.986 ns; Loc. = LCCOMB_X17_Y22_N6; Fanout = 4; REG Node = 'obfb~latch'
            Info: Total cell delay = 1.691 ns ( 42.42 % )
            Info: Total interconnect delay = 2.295 ns ( 57.58 % )
        Info: - Longest clock path from clock "A1" to source register is 5.829 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 15; CLK Node = 'A1'
            Info: 2: + IC(1.121 ns) + CELL(0.150 ns) = 2.270 ns; Loc. = LCCOMB_X16_Y21_N12; Fanout = 5; COMB Node = 'PC_CTRL'
            Info: 3: + IC(2.010 ns) + CELL(0.000 ns) = 4.280 ns; Loc. = CLKCTRL_G11; Fanout = 12; COMB Node = 'PC_CTRL~clkctrl'
            Info: 4: + IC(1.012 ns) + CELL(0.537 ns) = 5.829 ns; Loc. = LCFF_X17_Y22_N31; Fanout = 14; REG Node = 'PB_MODE'
            Info: Total cell delay = 1.686 ns ( 28.92 % )
            Info: Total interconnect delay = 4.143 ns ( 71.08 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is 1.107 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Clock "CS" has Internal fmax of 92.23 MHz between source register "PB_MODE" and destination register "obfb~latch" (period= 10.842 ns)
    Info: + Longest register to register delay is 3.191 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y22_N31; Fanout = 14; REG Node = 'PB_MODE'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X17_Y22_N30; Fanout = 3; COMB Node = 'intrb~563'
        Info: 3: + IC(0.000 ns) + CELL(1.750 ns) = 2.073 ns; Loc. = LCCOMB_X17_Y22_N12; Fanout = 8; COMB LOOP Node = 'intrb~head_lut'
            Info: Loc. = LCCOMB_X17_Y22_N12; Node "intrb~head_lut"
            Info: Loc. = LCCOMB_X17_Y22_N2; Node "intrb~565"
        Info: 4: + IC(0.000 ns) + CELL(0.716 ns) = 2.789 ns; Loc. = LCCOMB_X17_Y22_N26; Fanout = 2; COMB LOOP Node = 'obfb~171'
            Info: Loc. = LCCOMB_X17_Y22_N12; Node "intrb~head_lut"
            Info: Loc. = LCCOMB_X17_Y22_N2; Node "intrb~565"
            Info: Loc. = LCCOMB_X17_Y22_N18; Node "obfb~head_lut"
            Info: Loc. = LCCOMB_X17_Y22_N26; Node "obfb~171"
        Info: 5: + IC(0.252 ns) + CELL(0.150 ns) = 3.191 ns; Loc. = LCCOMB_X17_Y22_N6; Fanout = 4; REG Node = 'obfb~latch'
        Info: Total cell delay = 2.939 ns ( 92.10 % )
        Info: Total interconnect delay = 0.252 ns ( 7.90 % )
    Info: - Smallest clock skew is -0.873 ns
        Info: + Shortest clock path from clock "CS" to destination register is 5.270 ns
            Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P3; Fanout = 3; CLK Node = 'CS'
            Info: 2: + IC(1.469 ns) + CELL(0.275 ns) = 2.586 ns; Loc. = LCCOMB_X16_Y21_N0; Fanout = 3; COMB Node = 'BUS_PA~54'
            Info: 3: + IC(0.692 ns) + CELL(0.275 ns) = 3.553 ns; Loc. = LCCOMB_X17_Y22_N16; Fanout = 14; COMB Node = 'BUS_CTRL_new'
            Info: 4: + IC(0.920 ns) + CELL(0.149 ns) = 4.622 ns; Loc. = LCCOMB_X17_Y22_N0; Fanout = 5; COMB Node = 'stbackb_new'
            Info: 5: + IC(0.255 ns) + CELL(0.393 ns) = 5.270 ns; Loc. = LCCOMB_X17_Y22_N6; Fanout = 4; REG Node = 'obfb~latch'
            Info: Total cell delay = 1.934 ns ( 36.70 % )
            Info: Total interconnect delay = 3.336 ns ( 63.30 % )
        Info: - Longest clock path from clock "CS" to source register is 6.143 ns
            Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P3; Fanout = 3; CLK Node = 'CS'
            Info: 2: + IC(1.467 ns) + CELL(0.275 ns) = 2.584 ns; Loc. = LCCOMB_X16_Y21_N12; Fanout = 5; COMB Node = 'PC_CTRL'
            Info: 3: + IC(2.010 ns) + CELL(0.000 ns) = 4.594 ns; Loc. = CLKCTRL_G11; Fanout = 12; COMB Node = 'PC_CTRL~clkctrl'
            Info: 4: + IC(1.012 ns) + CELL(0.537 ns) = 6.143 ns; Loc. = LCFF_X17_Y22_N31; Fanout = 14; REG Node = 'PB_MODE'
            Info: Total cell delay = 1.654 ns ( 26.92 % )
            Info: Total interconnect delay = 4.489 ns ( 73.08 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is 1.107 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Clock "RD" has Internal fmax of 88.35 MHz between source register "PB_MODE" and destination register "obfb~latch" (period= 11.318 ns)
    Info: + Longest register to register delay is 3.191 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y22_N31; Fanout = 14; REG Node = 'PB_MODE'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X17_Y22_N30; Fanout = 3; COMB Node = 'intrb~563'
        Info: 3: + IC(0.000 ns) + CELL(1.750 ns) = 2.073 ns; Loc. = LCCOMB_X17_Y22_N12; Fanout = 8; COMB LOOP Node = 'intrb~head_lut'
            Info: Loc. = LCCOMB_X17_Y22_N12; Node "intrb~head_lut"
            Info: Loc. = LCCOMB_X17_Y22_N2; Node "intrb~565"
        Info: 4: + IC(0.000 ns) + CELL(0.716 ns) = 2.789 ns; Loc. = LCCOMB_X17_Y22_N26; Fanout = 2; COMB LOOP Node = 'obfb~171'
            Info: Loc. = LCCOMB_X17_Y22_N12; Node "intrb~head_lut"
            Info: Loc. = LCCOMB_X17_Y22_N2; Node "intrb~565"
            Info: Loc. = LCCOMB_X17_Y22_N18; Node "obfb~head_lut"
            Info: Loc. = LCCOMB_X17_Y22_N26; Node "obfb~171"
        Info: 5: + IC(0.252 ns) + CELL(0.150 ns) = 3.191 ns; Loc. = LCCOMB_X17_Y22_N6; Fanout = 4; REG Node = 'obfb~latch'
        Info: Total cell delay = 2.939 ns ( 92.10 % )
        Info: Total interconnect delay = 0.252 ns ( 7.90 % )
    Info: - Smallest clock skew is -1.111 ns
        Info: + Shortest clock path from clock "RD" to destination register is 5.138 ns
            Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_R3; Fanout = 3; CLK Node = 'RD'
            Info: 2: + IC(1.462 ns) + CELL(0.150 ns) = 2.454 ns; Loc. = LCCOMB_X16_Y21_N0; Fanout = 3; COMB Node = 'BUS_PA~54'
            Info: 3: + IC(0.692 ns) + CELL(0.275 ns) = 3.421 ns; Loc. = LCCOMB_X17_Y22_N16; Fanout = 14; COMB Node = 'BUS_CTRL_new'
            Info: 4: + IC(0.920 ns) + CELL(0.149 ns) = 4.490 ns; Loc. = LCCOMB_X17_Y22_N0; Fanout = 5; COMB Node = 'stbackb_new'
            Info: 5: + IC(0.255 ns) + CELL(0.393 ns) = 5.138 ns; Loc. = LCCOMB_X17_Y22_N6; Fanout = 4; REG Node = 'obfb~latch'
            Info: Total cell delay = 1.809 ns ( 35.21 % )
            Info: Total interconnect delay = 3.329 ns ( 64.79 % )
        Info: - Longest clock path from clock "RD" to source register is 6.249 ns
            Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_R3; Fanout = 3; CLK Node = 'RD'
            Info: 2: + IC(1.463 ns) + CELL(0.385 ns) = 2.690 ns; Loc. = LCCOMB_X16_Y21_N12; Fanout = 5; COMB Node = 'PC_CTRL'
            Info: 3: + IC(2.010 ns) + CELL(0.000 ns) = 4.700 ns; Loc. = CLKCTRL_G11; Fanout = 12; COMB Node = 'PC_CTRL~clkctrl'
            Info: 4: + IC(1.012 ns) + CELL(0.537 ns) = 6.249 ns; Loc. = LCFF_X17_Y22_N31; Fanout = 14; REG Node = 'PB_MODE'
            Info: Total cell delay = 1.764 ns ( 28.23 % )
            Info: Total interconnect delay = 4.485 ns ( 71.77 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is 1.107 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Clock "WR" has Internal fmax of 89.45 MHz between source register "PB_MODE" and destination register "intrb~latch" (period= 11.18 ns)
    Info: + Longest register to register delay is 1.802 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y22_N31; Fanout = 14; REG Node = 'PB_MODE'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X17_Y22_N30; Fanout = 3; COMB Node = 'intrb~563'
        Info: 3: + IC(0.000 ns) + CELL(1.062 ns) = 1.385 ns; Loc. = LCCOMB_X17_Y22_N2; Fanout = 2; COMB LOOP Node = 'intrb~565'
            Info: Loc. = LCCOMB_X17_Y22_N12; Node "intrb~head_lut"
            Info: Loc. = LCCOMB_X17_Y22_N2; Node "intrb~565"
        Info: 4: + IC(0.267 ns) + CELL(0.150 ns) = 1.802 ns; Loc. = LCCOMB_X17_Y22_N22; Fanout = 4; REG Node = 'intrb~latch'
        Info: Total cell delay = 1.535 ns ( 85.18 % )
        Info: Total interconnect delay = 0.267 ns ( 14.82 % )
    Info: - Smallest clock skew is -2.577 ns
        Info: + Shortest clock path from clock "WR" to destination register is 4.361 ns
            Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_V4; Fanout = 5; CLK Node = 'WR'
            Info: 2: + IC(1.892 ns) + CELL(0.413 ns) = 3.147 ns; Loc. = LCCOMB_X17_Y22_N14; Fanout = 4; COMB Node = 'PB_BUS~25'
            Info: 3: + IC(0.259 ns) + CELL(0.420 ns) = 3.826 ns; Loc. = LCCOMB_X17_Y22_N8; Fanout = 5; COMB Node = 'PB_0'
            Info: 4: + IC(0.264 ns) + CELL(0.271 ns) = 4.361 ns; Loc. = LCCOMB_X17_Y22_N22; Fanout = 4; REG Node = 'intrb~latch'
            Info: Total cell delay = 1.946 ns ( 44.62 % )
            Info: Total interconnect delay = 2.415 ns ( 55.38 % )
        Info: - Longest clock path from clock "WR" to source register is 6.938 ns
            Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_V4; Fanout = 5; CLK Node = 'WR'
            Info: 2: + IC(2.139 ns) + CELL(0.398 ns) = 3.379 ns; Loc. = LCCOMB_X16_Y21_N12; Fanout = 5; COMB Node = 'PC_CTRL'
            Info: 3: + IC(2.010 ns) + CELL(0.000 ns) = 5.389 ns; Loc. = CLKCTRL_G11; Fanout = 12; COMB Node = 'PC_CTRL~clkctrl'
            Info: 4: + IC(1.012 ns) + CELL(0.537 ns) = 6.938 ns; Loc. = LCFF_X17_Y22_N31; Fanout = 14; REG Node = 'PB_MODE'
            Info: Total cell delay = 1.777 ns ( 25.61 % )
            Info: Total interconnect delay = 5.161 ns ( 74.39 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is 0.961 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Clock "A0" has Internal fmax of 91.76 MHz between source register "obfa~_emulated" and destination register "obfa~latch" (period= 10.898 ns)
    Info: + Longest register to register delay is 1.990 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y21_N3; Fanout = 3; REG Node = 'obfa~_emulated'
        Info: 2: + IC(0.000 ns) + CELL(1.123 ns) = 1.123 ns; Loc. = LCCOMB_X17_Y21_N26; Fanout = 2; COMB LOOP Node = 'obfa~224'
            Info: Loc. = LCCOMB_X18_Y21_N14; Node "obfa~head_lut"
            Info: Loc. = LCCOMB_X17_Y21_N26; Node "obfa~224"
        Info: 3: + IC(0.447 ns) + CELL(0.420 ns) = 1.990 ns; Loc. = LCCOMB_X18_Y21_N24; Fanout = 4; REG Node = 'obfa~latch'
        Info: Total cell delay = 1.543 ns ( 77.54 % )
        Info: Total interconnect delay = 0.447 ns ( 22.46 % )
    Info: - Smallest clock skew is -2.176 ns
        Info: + Shortest clock path from clock "A0" to destination register is 4.933 ns
            Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_T7; Fanout = 25; CLK Node = 'A0'
            Info: 2: + IC(1.856 ns) + CELL(0.393 ns) = 3.081 ns; Loc. = LCCOMB_X17_Y22_N16; Fanout = 14; COMB Node = 'BUS_CTRL_new'
            Info: 3: + IC(0.505 ns) + CELL(0.438 ns) = 4.024 ns; Loc. = LCCOMB_X17_Y21_N30; Fanout = 5; COMB Node = 'stbacka_new_2'
            Info: 4: + IC(0.472 ns) + CELL(0.437 ns) = 4.933 ns; Loc. = LCCOMB_X18_Y21_N24; Fanout = 4; REG Node = 'obfa~latch'
            Info: Total cell delay = 2.100 ns ( 42.57 % )
            Info: Total interconnect delay = 2.833 ns ( 57.43 % )
        Info: - Longest clock path from clock "A0" to source register is 7.109 ns
            Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_T7; Fanout = 25; CLK Node = 'A0'
            Info: 2: + IC(2.120 ns) + CELL(0.242 ns) = 3.194 ns; Loc. = LCCOMB_X16_Y21_N18; Fanout = 4; COMB Node = 'BUS_PA'
            Info: 3: + IC(2.362 ns) + CELL(0.000 ns) = 5.556 ns; Loc. = CLKCTRL_G8; Fanout = 9; COMB Node = 'BUS_PA~clkctrl'
            Info: 4: + IC(1.016 ns) + CELL(0.537 ns) = 7.109 ns; Loc. = LCFF_X18_Y21_N3; Fanout = 3; REG Node = 'obfa~_emulated'
            Info: Total cell delay = 1.611 ns ( 22.66 % )
            Info: Total interconnect delay = 5.498 ns ( 77.34 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is 1.033 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Clock "PC_in[2]" has Internal fmax of 202.02 MHz between source register "intrb~_emulated" and destination register "obfb~latch" (period= 4.95 ns)
    Info: + Longest register to register delay is 1.441 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y22_N13; Fanout = 3; REG Node = 'intrb~_emulated'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X17_Y22_N12; Fanout = 8; COMB LOOP Node = 'intrb~head_lut'
            Info: Loc. = LCCOMB_X17_Y22_N12; Node "intrb~head_lut"
            Info: Loc. = LCCOMB_X17_Y22_N2; Node "intrb~565"
        Info: 3: + IC(0.000 ns) + CELL(0.716 ns) = 1.039 ns; Loc. = LCCOMB_X17_Y22_N26; Fanout = 2; COMB LOOP Node = 'obfb~171'
            Info: Loc. = LCCOMB_X17_Y22_N12; Node "intrb~head_lut"
            Info: Loc. = LCCOMB_X17_Y22_N2; Node "intrb~565"
            Info: Loc. = LCCOMB_X17_Y22_N18; Node "obfb~head_lut"
            Info: Loc. = LCCOMB_X17_Y22_N26; Node "obfb~171"
        Info: 4: + IC(0.252 ns) + CELL(0.150 ns) = 1.441 ns; Loc. = LCCOMB_X17_Y22_N6; Fanout = 4; REG Node = 'obfb~latch'
        Info: Total cell delay = 1.189 ns ( 82.51 % )
        Info: Total interconnect delay = 0.252 ns ( 17.49 % )
    Info: - Smallest clock skew is 0.323 ns
        Info: + Shortest clock path from clock "PC_in[2]" to destination register is 2.992 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 6; CLK Node = 'PC_in[2]'
            Info: 2: + IC(1.074 ns) + CELL(0.271 ns) = 2.344 ns; Loc. = LCCOMB_X17_Y22_N0; Fanout = 5; COMB Node = 'stbackb_new'
            Info: 3: + IC(0.255 ns) + CELL(0.393 ns) = 2.992 ns; Loc. = LCCOMB_X17_Y22_N6; Fanout = 4; REG Node = 'obfb~latch'
            Info: Total cell delay = 1.663 ns ( 55.58 % )
            Info: Total interconnect delay = 1.329 ns ( 44.42 % )
        Info: - Longest clock path from clock "PC_in[2]" to source register is 2.669 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 6; CLK Node = 'PC_in[2]'
            Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.112 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'PC_in[2]~clkctrl'
            Info: 3: + IC(1.020 ns) + CELL(0.537 ns) = 2.669 ns; Loc. = LCFF_X17_Y22_N13; Fanout = 3; REG Node = 'intrb~_emulated'
            Info: Total cell delay = 1.536 ns ( 57.55 % )
            Info: Total interconnect delay = 1.133 ns ( 42.45 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is 1.107 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Clock "D_in[7]" has Internal fmax of 321.54 MHz between source register "obfa~latch" and destination register "obfa~latch" (period= 3.11 ns)
    Info: + Longest register to register delay is 2.077 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X18_Y21_N24; Fanout = 4; REG Node = 'obfa~latch'
        Info: 2: + IC(0.000 ns) + CELL(1.210 ns) = 1.210 ns; Loc. = LCCOMB_X17_Y21_N26; Fanout = 2; COMB LOOP Node = 'obfa~224'
            Info: Loc. = LCCOMB_X18_Y21_N14; Node "obfa~head_lut"
            Info: Loc. = LCCOMB_X17_Y21_N26; Node "obfa~224"
        Info: 3: + IC(0.447 ns) + CELL(0.420 ns) = 2.077 ns; Loc. = LCCOMB_X18_Y21_N24; Fanout = 4; REG Node = 'obfa~latch'
        Info: Total cell delay = 1.630 ns ( 78.48 % )
        Info: Total interconnect delay = 0.447 ns ( 21.52 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "D_in[7]" to destination register is 4.866 ns
            Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_R2; Fanout = 15; CLK Node = 'D_in[7]'
            Info: 2: + IC(1.762 ns) + CELL(0.410 ns) = 3.014 ns; Loc. = LCCOMB_X17_Y22_N16; Fanout = 14; COMB Node = 'BUS_CTRL_new'
            Info: 3: + IC(0.505 ns) + CELL(0.438 ns) = 3.957 ns; Loc. = LCCOMB_X17_Y21_N30; Fanout = 5; COMB Node = 'stbacka_new_2'
            Info: 4: + IC(0.472 ns) + CELL(0.437 ns) = 4.866 ns; Loc. = LCCOMB_X18_Y21_N24; Fanout = 4; REG Node = 'obfa~latch'
            Info: Total cell delay = 2.127 ns ( 43.71 % )
            Info: Total interconnect delay = 2.739 ns ( 56.29 % )
        Info: - Longest clock path from clock "D_in[7]" to source register is 4.866 ns
            Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_R2; Fanout = 15; CLK Node = 'D_in[7]'
            Info: 2: + IC(1.762 ns) + CELL(0.410 ns) = 3.014 ns; Loc. = LCCOMB_X17_Y22_N16; Fanout = 14; COMB Node = 'BUS_CTRL_new'
            Info: 3: + IC(0.505 ns) + CELL(0.438 ns) = 3.957 ns; Loc. = LCCOMB_X17_Y21_N30; Fanout = 5; COMB Node = 'stbacka_new_2'
            Info: 4: + IC(0.472 ns) + CELL(0.437 ns) = 4.866 ns; Loc. = LCCOMB_X18_Y21_N24; Fanout = 4; REG Node = 'obfa~latch'
            Info: Total cell delay = 2.127 ns ( 43.71 % )
            Info: Total interconnect delay = 2.739 ns ( 56.29 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.033 ns
Info: Clock "PC_in[6]" has Internal fmax of 172.65 MHz between source register "intra~_emulated" and destination register "obfa~latch" (period= 5.792 ns)
    Info: + Longest register to register delay is 2.151 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y21_N17; Fanout = 3; REG Node = 'intra~_emulated'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X17_Y21_N16; Fanout = 5; COMB LOOP Node = 'intra~head_lut'
            Info: Loc. = LCCOMB_X17_Y21_N16; Node "intra~head_lut"
            Info: Loc. = LCCOMB_X17_Y21_N18; Node "intra~626"
            Info: Loc. = LCCOMB_X17_Y21_N24; Node "intra~625"
        Info: 3: + IC(0.277 ns) + CELL(0.275 ns) = 0.875 ns; Loc. = LCCOMB_X17_Y21_N6; Fanout = 4; COMB Node = 'always4~63'
        Info: 4: + IC(0.000 ns) + CELL(0.409 ns) = 1.284 ns; Loc. = LCCOMB_X17_Y21_N26; Fanout = 2; COMB LOOP Node = 'obfa~224'
            Info: Loc. = LCCOMB_X18_Y21_N14; Node "obfa~head_lut"
            Info: Loc. = LCCOMB_X17_Y21_N26; Node "obfa~224"
        Info: 5: + IC(0.447 ns) + CELL(0.420 ns) = 2.151 ns; Loc. = LCCOMB_X18_Y21_N24; Fanout = 4; REG Node = 'obfa~latch'
        Info: Total cell delay = 1.427 ns ( 66.34 % )
        Info: Total interconnect delay = 0.724 ns ( 33.66 % )
    Info: - Smallest clock skew is 0.538 ns
        Info: + Shortest clock path from clock "PC_in[6]" to destination register is 3.781 ns
            Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P4; Fanout = 3; CLK Node = 'PC_in[6]'
            Info: 2: + IC(1.467 ns) + CELL(0.150 ns) = 2.459 ns; Loc. = LCCOMB_X17_Y21_N22; Fanout = 3; COMB Node = 'stbacka'
            Info: 3: + IC(0.263 ns) + CELL(0.150 ns) = 2.872 ns; Loc. = LCCOMB_X17_Y21_N30; Fanout = 5; COMB Node = 'stbacka_new_2'
            Info: 4: + IC(0.472 ns) + CELL(0.437 ns) = 3.781 ns; Loc. = LCCOMB_X18_Y21_N24; Fanout = 4; REG Node = 'obfa~latch'
            Info: Total cell delay = 1.579 ns ( 41.76 % )
            Info: Total interconnect delay = 2.202 ns ( 58.24 % )
        Info: - Longest clock path from clock "PC_in[6]" to source register is 3.243 ns
            Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P4; Fanout = 3; CLK Node = 'PC_in[6]'
            Info: 2: + IC(1.467 ns) + CELL(0.150 ns) = 2.459 ns; Loc. = LCCOMB_X17_Y21_N22; Fanout = 3; COMB Node = 'stbacka'
            Info: 3: + IC(0.247 ns) + CELL(0.537 ns) = 3.243 ns; Loc. = LCFF_X17_Y21_N17; Fanout = 3; REG Node = 'intra~_emulated'
            Info: Total cell delay = 1.529 ns ( 47.15 % )
            Info: Total interconnect delay = 1.714 ns ( 52.85 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is 1.033 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Clock "PC_in[4]" has Internal fmax of 172.65 MHz between source register "intra~_emulated" and destination register "obfa~latch" (period= 5.792 ns)
    Info: + Longest register to register delay is 2.151 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y21_N17; Fanout = 3; REG Node = 'intra~_emulated'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X17_Y21_N16; Fanout = 5; COMB LOOP Node = 'intra~head_lut'
            Info: Loc. = LCCOMB_X17_Y21_N16; Node "intra~head_lut"
            Info: Loc. = LCCOMB_X17_Y21_N18; Node "intra~626"
            Info: Loc. = LCCOMB_X17_Y21_N24; Node "intra~625"
        Info: 3: + IC(0.277 ns) + CELL(0.275 ns) = 0.875 ns; Loc. = LCCOMB_X17_Y21_N6; Fanout = 4; COMB Node = 'always4~63'
        Info: 4: + IC(0.000 ns) + CELL(0.409 ns) = 1.284 ns; Loc. = LCCOMB_X17_Y21_N26; Fanout = 2; COMB LOOP Node = 'obfa~224'
            Info: Loc. = LCCOMB_X18_Y21_N14; Node "obfa~head_lut"
            Info: Loc. = LCCOMB_X17_Y21_N26; Node "obfa~224"
        Info: 5: + IC(0.447 ns) + CELL(0.420 ns) = 2.151 ns; Loc. = LCCOMB_X18_Y21_N24; Fanout = 4; REG Node = 'obfa~latch'
        Info: Total cell delay = 1.427 ns ( 66.34 % )
        Info: Total interconnect delay = 0.724 ns ( 33.66 % )
    Info: - Smallest clock skew is 0.538 ns
        Info: + Shortest clock path from clock "PC_in[4]" to destination register is 4.038 ns
            Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_M3; Fanout = 3; CLK Node = 'PC_in[4]'
            Info: 2: + IC(1.445 ns) + CELL(0.419 ns) = 2.716 ns; Loc. = LCCOMB_X17_Y21_N22; Fanout = 3; COMB Node = 'stbacka'
            Info: 3: + IC(0.263 ns) + CELL(0.150 ns) = 3.129 ns; Loc. = LCCOMB_X17_Y21_N30; Fanout = 5; COMB Node = 'stbacka_new_2'
            Info: 4: + IC(0.472 ns) + CELL(0.437 ns) = 4.038 ns; Loc. = LCCOMB_X18_Y21_N24; Fanout = 4; REG Node = 'obfa~latch'
            Info: Total cell delay = 1.858 ns ( 46.01 % )
            Info: Total interconnect delay = 2.180 ns ( 53.99 % )
        Info: - Longest clock path from clock "PC_in[4]" to source register is 3.500 ns
            Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_M3; Fanout = 3; CLK Node = 'PC_in[4]'
            Info: 2: + IC(1.445 ns) + CELL(0.419 ns) = 2.716 ns; Loc. = LCCOMB_X17_Y21_N22; Fanout = 3; COMB Node = 'stbacka'
            Info: 3: + IC(0.247 ns) + CELL(0.537 ns) = 3.500 ns; Loc. = LCFF_X17_Y21_N17; Fanout = 3; REG Node = 'intra~_emulated'
            Info: Total cell delay = 1.808 ns ( 51.66 % )
            Info: Total interconnect delay = 1.692 ns ( 48.34 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is 1.033 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 46 non-operational path(s) clocked by clock "A1" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "obfa~latch" and destination pin or register "obfa~_emulated" for clock "A1" (Hold time is 1.692 ns)
    Info: + Largest clock skew is 2.058 ns
        Info: + Longest clock path from clock "A1" to destination register is 6.179 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 15; CLK Node = 'A1'
            Info: 2: + IC(1.116 ns) + CELL(0.149 ns) = 2.264 ns; Loc. = LCCOMB_X16_Y21_N18; Fanout = 4; COMB Node = 'BUS_PA'
            Info: 3: + IC(2.362 ns) + CELL(0.000 ns) = 4.626 ns; Loc. = CLKCTRL_G8; Fanout = 9; COMB Node = 'BUS_PA~clkctrl'
            Info: 4: + IC(1.016 ns) + CELL(0.537 ns) = 6.179 ns; Loc. = LCFF_X18_Y21_N3; Fanout = 3; REG Node = 'obfa~_emulated'
            Info: Total cell delay = 1.685 ns ( 27.27 % )
            Info: Total interconnect delay = 4.494 ns ( 72.73 % )
        Info: - Shortest clock path from clock "A1" to source register is 4.121 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 15; CLK Node = 'A1'
            Info: 2: + IC(1.120 ns) + CELL(0.150 ns) = 2.269 ns; Loc. = LCCOMB_X17_Y22_N16; Fanout = 14; COMB Node = 'BUS_CTRL_new'
            Info: 3: + IC(0.505 ns) + CELL(0.438 ns) = 3.212 ns; Loc. = LCCOMB_X17_Y21_N30; Fanout = 5; COMB Node = 'stbacka_new_2'
            Info: 4: + IC(0.472 ns) + CELL(0.437 ns) = 4.121 ns; Loc. = LCCOMB_X18_Y21_N24; Fanout = 4; REG Node = 'obfa~latch'
            Info: Total cell delay = 2.024 ns ( 49.11 % )
            Info: Total interconnect delay = 2.097 ns ( 50.89 % )
    Info: - Micro clock to output delay of source is 0.000 ns
    Info: - Shortest register to register delay is 0.632 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X18_Y21_N24; Fanout = 4; REG Node = 'obfa~latch'
        Info: 2: + IC(0.273 ns) + CELL(0.275 ns) = 0.548 ns; Loc. = LCCOMB_X18_Y21_N2; Fanout = 1; COMB Node = 'obfa~data_lut'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.632 ns; Loc. = LCFF_X18_Y21_N3; Fanout = 3; REG Node = 'obfa~_emulated'
        Info: Total cell delay = 0.359 ns ( 56.80 % )
        Info: Total interconnect delay = 0.273 ns ( 43.20 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 44 non-operational path(s) clocked by clock "CS" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "PA_IO" and destination pin or register "PA_R_OUT[0]" for clock "CS" (Hold time is 1.571 ns)
    Info: + Largest clock skew is 3.635 ns
        Info: + Longest clock path from clock "CS" to destination register is 7.177 ns
            Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P3; Fanout = 3; CLK Node = 'CS'
            Info: 2: + IC(1.469 ns) + CELL(0.275 ns) = 2.586 ns; Loc. = LCCOMB_X16_Y21_N0; Fanout = 3; COMB Node = 'BUS_PA~54'
            Info: 3: + IC(0.254 ns) + CELL(0.419 ns) = 3.259 ns; Loc. = LCCOMB_X16_Y21_N18; Fanout = 4; COMB Node = 'BUS_PA'
            Info: 4: + IC(2.362 ns) + CELL(0.000 ns) = 5.621 ns; Loc. = CLKCTRL_G8; Fanout = 9; COMB Node = 'BUS_PA~clkctrl'
            Info: 5: + IC(1.019 ns) + CELL(0.537 ns) = 7.177 ns; Loc. = LCFF_X15_Y21_N21; Fanout = 1; REG Node = 'PA_R_OUT[0]'
            Info: Total cell delay = 2.073 ns ( 28.88 % )
            Info: Total interconnect delay = 5.104 ns ( 71.12 % )
        Info: - Shortest clock path from clock "CS" to source register is 3.542 ns
            Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P3; Fanout = 3; CLK Node = 'CS'
            Info: 2: + IC(1.467 ns) + CELL(0.275 ns) = 2.584 ns; Loc. = LCCOMB_X16_Y21_N12; Fanout = 5; COMB Node = 'PC_CTRL'
            Info: 3: + IC(0.421 ns) + CELL(0.537 ns) = 3.542 ns; Loc. = LCFF_X17_Y21_N21; Fanout = 8; REG Node = 'PA_IO'
            Info: Total cell delay = 1.654 ns ( 46.70 % )
            Info: Total interconnect delay = 1.888 ns ( 53.30 % )
    Info: - Micro clock to output delay of source is 0.250 ns
    Info: - Shortest register to register delay is 2.080 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y21_N21; Fanout = 8; REG Node = 'PA_IO'
        Info: 2: + IC(0.786 ns) + CELL(0.408 ns) = 1.194 ns; Loc. = LCCOMB_X15_Y21_N2; Fanout = 8; COMB Node = 'PA_R_OUT[3]~325'
        Info: 3: + IC(0.226 ns) + CELL(0.660 ns) = 2.080 ns; Loc. = LCFF_X15_Y21_N21; Fanout = 1; REG Node = 'PA_R_OUT[0]'
        Info: Total cell delay = 1.068 ns ( 51.35 % )
        Info: Total interconnect delay = 1.012 ns ( 48.65 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 45 non-operational path(s) clocked by clock "RD" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "obfa~latch" and destination pin or register "obfa~_emulated" for clock "RD" (Hold time is 1.403 ns)
    Info: + Largest clock skew is 1.769 ns
        Info: + Longest clock path from clock "RD" to destination register is 7.042 ns
            Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_R3; Fanout = 3; CLK Node = 'RD'
            Info: 2: + IC(1.462 ns) + CELL(0.150 ns) = 2.454 ns; Loc. = LCCOMB_X16_Y21_N0; Fanout = 3; COMB Node = 'BUS_PA~54'
            Info: 3: + IC(0.254 ns) + CELL(0.419 ns) = 3.127 ns; Loc. = LCCOMB_X16_Y21_N18; Fanout = 4; COMB Node = 'BUS_PA'
            Info: 4: + IC(2.362 ns) + CELL(0.000 ns) = 5.489 ns; Loc. = CLKCTRL_G8; Fanout = 9; COMB Node = 'BUS_PA~clkctrl'
            Info: 5: + IC(1.016 ns) + CELL(0.537 ns) = 7.042 ns; Loc. = LCFF_X18_Y21_N3; Fanout = 3; REG Node = 'obfa~_emulated'
            Info: Total cell delay = 1.948 ns ( 27.66 % )
            Info: Total interconnect delay = 5.094 ns ( 72.34 % )
        Info: - Shortest clock path from clock "RD" to source register is 5.273 ns
            Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_R3; Fanout = 3; CLK Node = 'RD'
            Info: 2: + IC(1.462 ns) + CELL(0.150 ns) = 2.454 ns; Loc. = LCCOMB_X16_Y21_N0; Fanout = 3; COMB Node = 'BUS_PA~54'
            Info: 3: + IC(0.692 ns) + CELL(0.275 ns) = 3.421 ns; Loc. = LCCOMB_X17_Y22_N16; Fanout = 14; COMB Node = 'BUS_CTRL_new'
            Info: 4: + IC(0.505 ns) + CELL(0.438 ns) = 4.364 ns; Loc. = LCCOMB_X17_Y21_N30; Fanout = 5; COMB Node = 'stbacka_new_2'
            Info: 5: + IC(0.472 ns) + CELL(0.437 ns) = 5.273 ns; Loc. = LCCOMB_X18_Y21_N24; Fanout = 4; REG Node = 'obfa~latch'
            Info: Total cell delay = 2.142 ns ( 40.62 % )
            Info: Total interconnect delay = 3.131 ns ( 59.38 % )
    Info: - Micro clock to output delay of source is 0.000 ns
    Info: - Shortest register to register delay is 0.632 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X18_Y21_N24; Fanout = 4; REG Node = 'obfa~latch'
        Info: 2: + IC(0.273 ns) + CELL(0.275 ns) = 0.548 ns; Loc. = LCCOMB_X18_Y21_N2; Fanout = 1; COMB Node = 'obfa~data_lut'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.632 ns; Loc. = LCFF_X18_Y21_N3; Fanout = 3; REG Node = 'obfa~_emulated'
        Info: Total cell delay = 0.359 ns ( 56.80 % )
        Info: Total interconnect delay = 0.273 ns ( 43.20 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 44 non-operational path(s) clocked by clock "WR" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "PA_IO" and destination pin or register "PA_R_OUT[0]" for clock "WR" (Hold time is 1.568 ns)
    Info: + Largest clock skew is 3.632 ns
        Info: + Longest clock path from clock "WR" to destination register is 7.969 ns
            Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_V4; Fanout = 5; CLK Node = 'WR'
            Info: 2: + IC(2.138 ns) + CELL(0.398 ns) = 3.378 ns; Loc. = LCCOMB_X16_Y21_N0; Fanout = 3; COMB Node = 'BUS_PA~54'
            Info: 3: + IC(0.254 ns) + CELL(0.419 ns) = 4.051 ns; Loc. = LCCOMB_X16_Y21_N18; Fanout = 4; COMB Node = 'BUS_PA'
            Info: 4: + IC(2.362 ns) + CELL(0.000 ns) = 6.413 ns; Loc. = CLKCTRL_G8; Fanout = 9; COMB Node = 'BUS_PA~clkctrl'
            Info: 5: + IC(1.019 ns) + CELL(0.537 ns) = 7.969 ns; Loc. = LCFF_X15_Y21_N21; Fanout = 1; REG Node = 'PA_R_OUT[0]'
            Info: Total cell delay = 2.196 ns ( 27.56 % )
            Info: Total interconnect delay = 5.773 ns ( 72.44 % )
        Info: - Shortest clock path from clock "WR" to source register is 4.337 ns
            Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_V4; Fanout = 5; CLK Node = 'WR'
            Info: 2: + IC(2.139 ns) + CELL(0.398 ns) = 3.379 ns; Loc. = LCCOMB_X16_Y21_N12; Fanout = 5; COMB Node = 'PC_CTRL'
            Info: 3: + IC(0.421 ns) + CELL(0.537 ns) = 4.337 ns; Loc. = LCFF_X17_Y21_N21; Fanout = 8; REG Node = 'PA_IO'
            Info: Total cell delay = 1.777 ns ( 40.97 % )
            Info: Total interconnect delay = 2.560 ns ( 59.03 % )
    Info: - Micro clock to output delay of source is 0.250 ns
    Info: - Shortest register to register delay is 2.080 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y21_N21; Fanout = 8; REG Node = 'PA_IO'
        Info: 2: + IC(0.786 ns) + CELL(0.408 ns) = 1.194 ns; Loc. = LCCOMB_X15_Y21_N2; Fanout = 8; COMB Node = 'PA_R_OUT[3]~325'
        Info: 3: + IC(0.226 ns) + CELL(0.660 ns) = 2.080 ns; Loc. = LCFF_X15_Y21_N21; Fanout = 1; REG Node = 'PA_R_OUT[0]'
        Info: Total cell delay = 1.068 ns ( 51.35 % )
        Info: Total interconnect delay = 1.012 ns ( 48.65 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 5 non-operational path(s) clocked by clock "A0" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "obfa~latch" and destination pin or register "obfa~_emulated" for clock "A0" (Hold time is 1.81 ns)
    Info: + Largest clock skew is 2.176 ns
        Info: + Longest clock path from clock "A0" to destination register is 7.109 ns
            Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_T7; Fanout = 25; CLK Node = 'A0'
            Info: 2: + IC(2.120 ns) + CELL(0.242 ns) = 3.194 ns; Loc. = LCCOMB_X16_Y21_N18; Fanout = 4; COMB Node = 'BUS_PA'
            Info: 3: + IC(2.362 ns) + CELL(0.000 ns) = 5.556 ns; Loc. = CLKCTRL_G8; Fanout = 9; COMB Node = 'BUS_PA~clkctrl'
            Info: 4: + IC(1.016 ns) + CELL(0.537 ns) = 7.109 ns; Loc. = LCFF_X18_Y21_N3; Fanout = 3; REG Node = 'obfa~_emulated'
            Info: Total cell delay = 1.611 ns ( 22.66 % )
            Info: Total interconnect delay = 5.498 ns ( 77.34 % )
        Info: - Shortest clock path from clock "A0" to source register is 4.933 ns
            Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_T7; Fanout = 25; CLK Node = 'A0'
            Info: 2: + IC(1.856 ns) + CELL(0.393 ns) = 3.081 ns; Loc. = LCCOMB_X17_Y22_N16; Fanout = 14; COMB Node = 'BUS_CTRL_new'
            Info: 3: + IC(0.505 ns) + CELL(0.438 ns) = 4.024 ns; Loc. = LCCOMB_X17_Y21_N30; Fanout = 5; COMB Node = 'stbacka_new_2'
            Info: 4: + IC(0.472 ns) + CELL(0.437 ns) = 4.933 ns; Loc. = LCCOMB_X18_Y21_N24; Fanout = 4; REG Node = 'obfa~latch'
            Info: Total cell delay = 2.100 ns ( 42.57 % )
            Info: Total interconnect delay = 2.833 ns ( 57.43 % )
    Info: - Micro clock to output delay of source is 0.000 ns
    Info: - Shortest register to register delay is 0.632 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X18_Y21_N24; Fanout = 4; REG Node = 'obfa~latch'
        Info: 2: + IC(0.273 ns) + CELL(0.275 ns) = 0.548 ns; Loc. = LCCOMB_X18_Y21_N2; Fanout = 1; COMB Node = 'obfa~data_lut'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.632 ns; Loc. = LCFF_X18_Y21_N3; Fanout = 3; REG Node = 'obfa~_emulated'
        Info: Total cell delay = 0.359 ns ( 56.80 % )
        Info: Total interconnect delay = 0.273 ns ( 43.20 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "intrb~_emulated" (data pin = "WR", clock pin = "PC_in[2]") is 6.337 ns
    Info: + Longest pin to register delay is 9.042 ns
        Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_V4; Fanout = 5; CLK Node = 'WR'
        Info: 2: + IC(2.138 ns) + CELL(0.398 ns) = 3.378 ns; Loc. = LCCOMB_X16_Y21_N0; Fanout = 3; COMB Node = 'BUS_PA~54'
        Info: 3: + IC(0.705 ns) + CELL(0.438 ns) = 4.521 ns; Loc. = LCCOMB_X17_Y22_N24; Fanout = 5; COMB Node = 'BUS_PB'
        Info: 4: + IC(0.467 ns) + CELL(0.150 ns) = 5.138 ns; Loc. = LCCOMB_X17_Y22_N30; Fanout = 3; COMB Node = 'intrb~563'
        Info: 5: + IC(0.000 ns) + CELL(1.750 ns) = 6.888 ns; Loc. = LCCOMB_X17_Y22_N12; Fanout = 8; COMB LOOP Node = 'intrb~head_lut'
            Info: Loc. = LCCOMB_X17_Y22_N12; Node "intrb~head_lut"
            Info: Loc. = LCCOMB_X17_Y22_N2; Node "intrb~565"
        Info: 6: + IC(1.252 ns) + CELL(0.275 ns) = 8.415 ns; Loc. = LCCOMB_X17_Y22_N20; Fanout = 1; COMB Node = 'intrb~data_lut'
        Info: 7: + IC(0.261 ns) + CELL(0.366 ns) = 9.042 ns; Loc. = LCFF_X17_Y22_N13; Fanout = 3; REG Node = 'intrb~_emulated'
        Info: Total cell delay = 4.219 ns ( 46.66 % )
        Info: Total interconnect delay = 4.823 ns ( 53.34 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "PC_in[2]" to destination register is 2.669 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 6; CLK Node = 'PC_in[2]'
        Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.112 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'PC_in[2]~clkctrl'
        Info: 3: + IC(1.020 ns) + CELL(0.537 ns) = 2.669 ns; Loc. = LCFF_X17_Y22_N13; Fanout = 3; REG Node = 'intrb~_emulated'
        Info: Total cell delay = 1.536 ns ( 57.55 % )
        Info: Total interconnect delay = 1.133 ns ( 42.45 % )
Info: tco from clock "WR" to destination pin "PC_out[1]" through register "PB_MODE" is 16.202 ns
    Info: + Longest clock path from clock "WR" to source register is 6.938 ns
        Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_V4; Fanout = 5; CLK Node = 'WR'
        Info: 2: + IC(2.139 ns) + CELL(0.398 ns) = 3.379 ns; Loc. = LCCOMB_X16_Y21_N12; Fanout = 5; COMB Node = 'PC_CTRL'
        Info: 3: + IC(2.010 ns) + CELL(0.000 ns) = 5.389 ns; Loc. = CLKCTRL_G11; Fanout = 12; COMB Node = 'PC_CTRL~clkctrl'
        Info: 4: + IC(1.012 ns) + CELL(0.537 ns) = 6.938 ns; Loc. = LCFF_X17_Y22_N31; Fanout = 14; REG Node = 'PB_MODE'
        Info: Total cell delay = 1.777 ns ( 25.61 % )
        Info: Total interconnect delay = 5.161 ns ( 74.39 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 9.014 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y22_N31; Fanout = 14; REG Node = 'PB_MODE'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X17_Y22_N30; Fanout = 3; COMB Node = 'intrb~563'
        Info: 3: + IC(0.000 ns) + CELL(1.750 ns) = 2.073 ns; Loc. = LCCOMB_X17_Y22_N12; Fanout = 8; COMB LOOP Node = 'intrb~head_lut'
            Info: Loc. = LCCOMB_X17_Y22_N12; Node "intrb~head_lut"
            Info: Loc. = LCCOMB_X17_Y22_N2; Node "intrb~565"
        Info: 4: + IC(0.000 ns) + CELL(1.391 ns) = 3.464 ns; Loc. = LCCOMB_X17_Y22_N18; Fanout = 3; COMB LOOP Node = 'obfb~head_lut'
            Info: Loc. = LCCOMB_X17_Y22_N12; Node "intrb~head_lut"
            Info: Loc. = LCCOMB_X17_Y22_N2; Node "intrb~565"
            Info: Loc. = LCCOMB_X17_Y22_N18; Node "obfb~head_lut"
            Info: Loc. = LCCOMB_X17_Y22_N26; Node "obfb~171"
        Info: 5: + IC(0.699 ns) + CELL(0.275 ns) = 4.438 ns; Loc. = LCCOMB_X16_Y22_N22; Fanout = 1; COMB Node = 'PC_out~955'
        Info: 6: + IC(1.778 ns) + CELL(2.798 ns) = 9.014 ns; Loc. = PIN_B9; Fanout = 0; PIN Node = 'PC_out[1]'
        Info: Total cell delay = 6.537 ns ( 72.52 % )
        Info: Total interconnect delay = 2.477 ns ( 27.48 % )
Info: Longest tpd from source pin "A0" to destination pin "pc3_en" is 15.442 ns
    Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_T7; Fanout = 25; CLK Node = 'A0'
    Info: 2: + IC(6.930 ns) + CELL(0.398 ns) = 8.160 ns; Loc. = LCCOMB_X16_Y22_N0; Fanout = 1; COMB Node = 'PC_out~950'
    Info: 3: + IC(0.241 ns) + CELL(0.419 ns) = 8.820 ns; Loc. = LCCOMB_X16_Y22_N2; Fanout = 12; COMB Node = 'PC_out~952'
    Info: 4: + IC(1.237 ns) + CELL(0.437 ns) = 10.494 ns; Loc. = LCCOMB_X16_Y21_N10; Fanout = 3; COMB Node = 'pc3_en~84'
    Info: 5: + IC(2.140 ns) + CELL(2.808 ns) = 15.442 ns; Loc. = PIN_B7; Fanout = 0; PIN Node = 'pc3_en'
    Info: Total cell delay = 4.894 ns ( 31.69 % )
    Info: Total interconnect delay = 10.548 ns ( 68.31 % )
Info: th for register "ibfb~_emulated" (data pin = "PC_in[2]", clock pin = "CS") is 3.869 ns
    Info: + Longest clock path from clock "CS" to destination register is 6.511 ns
        Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P3; Fanout = 3; CLK Node = 'CS'
        Info: 2: + IC(1.468 ns) + CELL(0.275 ns) = 2.585 ns; Loc. = LCCOMB_X16_Y21_N8; Fanout = 3; COMB Node = 'd_en~423'
        Info: 3: + IC(0.738 ns) + CELL(0.150 ns) = 3.473 ns; Loc. = LCCOMB_X17_Y22_N14; Fanout = 4; COMB Node = 'PB_BUS~25'
        Info: 4: + IC(1.683 ns) + CELL(0.398 ns) = 5.554 ns; Loc. = LCCOMB_X17_Y22_N10; Fanout = 1; COMB Node = 'PB_BUS_new'
        Info: 5: + IC(0.420 ns) + CELL(0.537 ns) = 6.511 ns; Loc. = LCFF_X16_Y22_N25; Fanout = 3; REG Node = 'ibfb~_emulated'
        Info: Total cell delay = 2.202 ns ( 33.82 % )
        Info: Total interconnect delay = 4.309 ns ( 66.18 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.908 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 6; CLK Node = 'PC_in[2]'
        Info: 2: + IC(0.000 ns) + CELL(1.415 ns) = 2.414 ns; Loc. = LCCOMB_X16_Y22_N6; Fanout = 3; COMB LOOP Node = 'ibfb~head_lut'
            Info: Loc. = LCCOMB_X16_Y22_N6; Node "ibfb~head_lut"
            Info: Loc. = LCCOMB_X16_Y22_N20; Node "ibfb~166"
        Info: 3: + IC(0.260 ns) + CELL(0.150 ns) = 2.824 ns; Loc. = LCCOMB_X16_Y22_N24; Fanout = 1; COMB Node = 'ibfb~data_lut'
        Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 2.908 ns; Loc. = LCFF_X16_Y22_N25; Fanout = 3; REG Node = 'ibfb~_emulated'
        Info: Total cell delay = 2.648 ns ( 91.06 % )
        Info: Total interconnect delay = 0.260 ns ( 8.94 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 33 warnings
    Info: Allocated 180 megabytes of memory during processing
    Info: Processing ended: Wed Jun 16 11:10:28 2010
    Info: Elapsed time: 00:00:04


