
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035995                       # Number of seconds simulated
sim_ticks                                 35994754035                       # Number of ticks simulated
final_tick                               563911010694                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 261087                       # Simulator instruction rate (inst/s)
host_op_rate                                   338059                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2922758                       # Simulator tick rate (ticks/s)
host_mem_usage                               16912244                       # Number of bytes of host memory used
host_seconds                                 12315.34                       # Real time elapsed on the host
sim_insts                                  3215380885                       # Number of instructions simulated
sim_ops                                    4163315604                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1131904                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1927040                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      2191104                       # Number of bytes read from this memory
system.physmem.bytes_read::total              5255296                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1489408                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1489408                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         8843                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        15055                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        17118                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 41057                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           11636                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                11636                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        46229                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     31446360                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        53341                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     53536690                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        46229                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     60872870                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               146001720                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        46229                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        53341                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        46229                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             145799                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          41378474                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               41378474                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          41378474                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        46229                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     31446360                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        53341                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     53536690                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        46229                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     60872870                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              187380194                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                86318356                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31065917                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25267579                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2076637                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13151223                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12244366                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3191983                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91569                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     34368303                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             169675200                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31065917                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15436349                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             35643314                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10656248                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5757243                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         16792421                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       822118                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84312759                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.479364                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.296254                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        48669445     57.72%     57.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1913635      2.27%     59.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2488246      2.95%     62.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3782098      4.49%     67.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3668684      4.35%     71.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2794453      3.31%     75.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1658023      1.97%     77.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2494936      2.96%     80.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        16843239     19.98%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84312759                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.359899                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.965691                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        35511352                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5641126                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34348985                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       267635                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8543655                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5271155                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          273                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     202975973                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1350                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8543655                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        37378983                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1021664                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1887955                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         32705114                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2775383                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     197088737                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          864                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1195853                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       873208                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           87                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    274579842                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    917872845                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    917872845                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170749012                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       103830799                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        42065                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        23807                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7853868                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18265220                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9688691                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       186937                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3074993                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183193062                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        39956                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147586285                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       275355                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     59581094                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    181075970                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         6620                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84312759                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.750462                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.897606                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29532016     35.03%     35.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18447486     21.88%     56.91% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11889036     14.10%     71.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8131205      9.64%     80.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7621160      9.04%     89.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4058559      4.81%     94.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2989619      3.55%     98.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       897461      1.06%     99.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       746217      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84312759                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         726698     69.13%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             5      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        150058     14.28%     83.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       174377     16.59%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    122806329     83.21%     83.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2084426      1.41%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16669      0.01%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14560248      9.87%     94.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8118613      5.50%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147586285                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.709790                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1051138                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007122                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    380811814                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    242814948                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143432288                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     148637423                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       498432                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      6997289                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2224                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          876                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2466245                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked          430                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8543655                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         601369                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        97577                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    183233018                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1192666                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18265220                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9688691                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        23288                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         74152                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          876                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1271374                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1170657                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2442031                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    144743035                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13705719                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2843242                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21637029                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20270788                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7931310                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.676851                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143469962                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143432288                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         92145239                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        258786063                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.661666                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.356067                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122904423                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     60328806                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33336                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2111090                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75769104                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.622092                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.151189                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29421644     38.83%     38.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     21667016     28.60%     67.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      7989696     10.54%     77.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4573806      6.04%     84.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3812873      5.03%     89.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1866688      2.46%     91.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1873811      2.47%     93.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       799761      1.06%     95.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3763809      4.97%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75769104                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122904423                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18490372                       # Number of memory references committed
system.switch_cpus0.commit.loads             11267928                       # Number of loads committed
system.switch_cpus0.commit.membars              16668                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17627285                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110781810                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2507803                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3763809                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           255238524                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          375014558                       # The number of ROB writes
system.switch_cpus0.timesIdled                  31951                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2005597                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122904423                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.863184                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.863184                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.158502                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.158502                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       651348395                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      198094424                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      187493196                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33336                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                86318356                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30670414                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     26819921                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1940736                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     15318768                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        14744949                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2202368                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        61213                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     36154394                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             170684928                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30670414                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     16947317                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             35129128                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        9532089                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4358010                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         17821860                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       768605                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     83221863                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.360537                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.169805                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        48092735     57.79%     57.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1737823      2.09%     59.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3181985      3.82%     63.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2986094      3.59%     67.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         4923637      5.92%     73.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         5122921      6.16%     79.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1211895      1.46%     80.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          910456      1.09%     81.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        15054317     18.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     83221863                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.355317                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.977389                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        37296967                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4217882                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         33996137                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       136140                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       7574733                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3331644                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         5594                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     190926534                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1349                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       7574733                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        38863623                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1592331                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       464092                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         32551804                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2175270                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     185908878                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           23                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        742112                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       880075                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    246809809                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    846157618                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    846157618                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    160674803                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        86134953                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        21894                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        10707                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5822812                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     28630612                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6214004                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       103798                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2104630                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         175962459                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        21397                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        148542435                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       196570                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     52718421                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    144810039                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           17                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     83221863                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.784897                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.840215                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28886214     34.71%     34.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     15496347     18.62%     53.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13539139     16.27%     69.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8277736      9.95%     79.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8661975     10.41%     89.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      5099125      6.13%     96.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2250360      2.70%     98.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       598819      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       412148      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     83221863                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         583499     66.25%     66.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        188724     21.43%     87.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       108528     12.32%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    116491475     78.42%     78.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1169603      0.79%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        10690      0.01%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     25593526     17.23%     96.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      5277141      3.55%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     148542435                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.720867                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             880751                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005929                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    381384053                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    228702729                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    143709290                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     149423186                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       365214                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      8164559                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          907                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          453                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      1519568                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       7574733                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         954754                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        63207                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    175983859                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       205865                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     28630612                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6214004                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        10707                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         32573                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          241                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          453                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1034603                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1143073                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2177676                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    145775570                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     24603349                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2766864                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            29752105                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22037918                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           5148756                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.688813                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             143870113                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            143709290                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         88288787                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        215382847                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.664875                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.409916                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    107964970                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    122630296                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     53354240                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        21380                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1945879                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     75647130                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.621083                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.319196                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     34857728     46.08%     46.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     16007141     21.16%     67.24% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8959691     11.84%     79.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      3033742      4.01%     83.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2907164      3.84%     86.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1212976      1.60%     88.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      3248729      4.29%     92.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       943035      1.25%     94.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      4476924      5.92%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     75647130                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    107964970                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     122630296                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              25160479                       # Number of memory references committed
system.switch_cpus1.commit.loads             20466048                       # Number of loads committed
system.switch_cpus1.commit.membars              10690                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19204786                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        107044954                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1656361                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      4476924                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           247154742                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          359550272                       # The number of ROB writes
system.switch_cpus1.timesIdled                  32453                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                3096493                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          107964970                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            122630296                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    107964970                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.799503                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.799503                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.250776                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.250776                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       674396596                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      188332154                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      196867266                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         21380                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                86318356                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        30383245                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     24700321                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2069684                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     12389010                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        11835378                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3199015                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        87032                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     30430233                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             168476943                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           30383245                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15034393                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             37046786                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11143102                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       6958091                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           16                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         14903372                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       890153                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     83462491                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.494696                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.301175                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        46415705     55.61%     55.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3253457      3.90%     59.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2616714      3.14%     62.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         6396465      7.66%     70.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1734533      2.08%     72.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2215673      2.65%     75.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1607717      1.93%     76.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          903329      1.08%     78.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18318898     21.95%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     83462491                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.351991                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.951809                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        31840208                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6772497                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         35618612                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       244749                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8986421                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5181073                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        41262                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     201476249                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        77875                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8986421                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        34179533                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1425335                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1890531                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         33468569                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3512098                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     194367103                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        32987                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1453281                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents      1092705                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         1641                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    272078846                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    907346629                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    907346629                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    166610538                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       105468264                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        39998                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        22615                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          9646535                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18159925                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9231846                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       144364                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2722435                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         183778940                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        38576                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        145894879                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       285482                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     63621879                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    194282591                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         6300                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     83462491                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.748029                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.887525                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     29429507     35.26%     35.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     17878348     21.42%     56.68% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11556964     13.85%     70.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8646987     10.36%     80.89% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7462333      8.94%     89.83% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3847942      4.61%     94.44% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3316748      3.97%     98.41% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       617184      0.74%     99.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       706478      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     83462491                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         854094     70.69%     70.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             8      0.00%     70.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     70.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     70.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     70.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     70.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     70.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     70.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     70.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     70.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     70.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     70.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     70.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     70.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     70.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     70.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     70.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     70.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     70.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     70.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     70.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     70.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     70.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     70.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     70.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     70.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     70.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     70.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        180206     14.91%     85.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       173989     14.40%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    121566026     83.32%     83.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2076264      1.42%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16139      0.01%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14453347      9.91%     94.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7783103      5.33%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     145894879                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.690195                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1208297                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008282                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    376746027                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    247440003                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    142186337                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     147103176                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       546458                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7194661                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         2817                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          612                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2374061                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8986421                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         591072                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        79780                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    183817518                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       382964                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18159925                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9231846                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        22438                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         71448                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          612                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1228541                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1176237                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2404778                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    143577425                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13572188                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2317453                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21145004                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20252057                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7572816                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.663348                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             142278955                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            142186337                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         92683762                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        261774333                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.647232                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354060                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     97607107                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    119871039                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     63947403                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32276                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2074405                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     74476070                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.609524                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.137215                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     29370668     39.44%     39.44% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     20456209     27.47%     66.90% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8318811     11.17%     78.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4674263      6.28%     84.35% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3821551      5.13%     89.48% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1535654      2.06%     91.54% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1836408      2.47%     94.01% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       928551      1.25%     95.25% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3533955      4.75%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     74476070                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     97607107                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     119871039                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              17823044                       # Number of memory references committed
system.switch_cpus2.commit.loads             10965261                       # Number of loads committed
system.switch_cpus2.commit.membars              16138                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17223305                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        108008043                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2440403                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3533955                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           254760557                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          376629200                       # The number of ROB writes
system.switch_cpus2.timesIdled                  43596                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2855865                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           97607107                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            119871039                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     97607107                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.884345                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.884345                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.130780                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.130780                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       645847366                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      196485450                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      185858934                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32276                       # number of misc regfile writes
system.l20.replacements                          8856                       # number of replacements
system.l20.tagsinuse                     10239.980963                       # Cycle average of tags in use
system.l20.total_refs                          554315                       # Total number of references to valid blocks.
system.l20.sampled_refs                         19096                       # Sample count of references to valid blocks.
system.l20.avg_refs                         29.027807                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          562.753804                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     7.898706                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3791.546311                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          5877.782143                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.054956                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000771                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.370268                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.574002                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999998                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        43440                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  43440                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           25396                       # number of Writeback hits
system.l20.Writeback_hits::total                25396                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        43440                       # number of demand (read+write) hits
system.l20.demand_hits::total                   43440                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        43440                       # number of overall hits
system.l20.overall_hits::total                  43440                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         8840                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 8853                       # number of ReadReq misses
system.l20.ReadExReq_misses::switch_cpus0.data            3                       # number of ReadExReq misses
system.l20.ReadExReq_misses::total                  3                       # number of ReadExReq misses
system.l20.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         8843                       # number of demand (read+write) misses
system.l20.demand_misses::total                  8856                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         8843                       # number of overall misses
system.l20.overall_misses::total                 8856                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1126358                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1102492093                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1103618451                       # number of ReadReq miss cycles
system.l20.ReadExReq_miss_latency::switch_cpus0.data       339984                       # number of ReadExReq miss cycles
system.l20.ReadExReq_miss_latency::total       339984                       # number of ReadExReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1126358                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1102832077                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1103958435                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1126358                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1102832077                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1103958435                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        52280                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              52293                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        25396                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            25396                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data            3                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        52283                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               52296                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        52283                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              52296                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.169090                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.169296                       # miss rate for ReadReq accesses
system.l20.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l20.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.169137                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.169344                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.169137                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.169344                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 86642.923077                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 124716.300113                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 124660.392070                       # average ReadReq miss latency
system.l20.ReadExReq_avg_miss_latency::switch_cpus0.data       113328                       # average ReadExReq miss latency
system.l20.ReadExReq_avg_miss_latency::total       113328                       # average ReadExReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 86642.923077                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 124712.436617                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 124656.553184                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 86642.923077                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 124712.436617                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 124656.553184                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                5928                       # number of writebacks
system.l20.writebacks::total                     5928                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         8840                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            8853                       # number of ReadReq MSHR misses
system.l20.ReadExReq_mshr_misses::switch_cpus0.data            3                       # number of ReadExReq MSHR misses
system.l20.ReadExReq_mshr_misses::total             3                       # number of ReadExReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         8843                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             8856                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         8843                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            8856                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1003275                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1019131344                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1020134619                       # number of ReadReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::switch_cpus0.data       311647                       # number of ReadExReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::total       311647                       # number of ReadExReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1003275                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1019442991                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1020446266                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1003275                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1019442991                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1020446266                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.169090                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.169296                       # mshr miss rate for ReadReq accesses
system.l20.ReadExReq_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l20.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.169137                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.169344                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.169137                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.169344                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst        77175                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 115286.351131                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 115230.387326                       # average ReadReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 103882.333333                       # average ReadExReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::total 103882.333333                       # average ReadExReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst        77175                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 115282.482302                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 115226.543135                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst        77175                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 115282.482302                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 115226.543135                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         15070                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          191974                       # Total number of references to valid blocks.
system.l21.sampled_refs                         25310                       # Sample count of references to valid blocks.
system.l21.avg_refs                          7.584907                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          236.656690                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     6.655862                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  5709.748419                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          4286.939028                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.023111                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000650                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.557593                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.418646                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        38401                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  38401                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           10353                       # number of Writeback hits
system.l21.Writeback_hits::total                10353                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        38401                       # number of demand (read+write) hits
system.l21.demand_hits::total                   38401                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        38401                       # number of overall hits
system.l21.overall_hits::total                  38401                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        15055                       # number of ReadReq misses
system.l21.ReadReq_misses::total                15070                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        15055                       # number of demand (read+write) misses
system.l21.demand_misses::total                 15070                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        15055                       # number of overall misses
system.l21.overall_misses::total                15070                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1983200                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1818681295                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1820664495                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1983200                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1818681295                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1820664495                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1983200                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1818681295                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1820664495                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        53456                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              53471                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        10353                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            10353                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        53456                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               53471                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        53456                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              53471                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.281633                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.281835                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.281633                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.281835                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.281633                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.281835                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 132213.333333                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 120802.477250                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 120813.835103                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 132213.333333                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 120802.477250                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 120813.835103                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 132213.333333                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 120802.477250                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 120813.835103                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2376                       # number of writebacks
system.l21.writebacks::total                     2376                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        15055                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           15070                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        15055                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            15070                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        15055                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           15070                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1841846                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1676719826                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1678561672                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1841846                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1676719826                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1678561672                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1841846                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1676719826                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1678561672                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.281633                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.281835                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.281633                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.281835                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.281633                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.281835                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 122789.733333                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 111372.954234                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 111384.317983                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 122789.733333                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 111372.954234                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 111384.317983                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 122789.733333                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 111372.954234                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 111384.317983                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         17131                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          762612                       # Total number of references to valid blocks.
system.l22.sampled_refs                         29419                       # Sample count of references to valid blocks.
system.l22.avg_refs                         25.922431                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          405.547399                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     9.543574                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  3834.569390                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.inst             0.248772                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          8038.090866                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.033004                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000777                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.312058                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.inst            0.000020                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.654142                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        53844                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  53844                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           20110                       # number of Writeback hits
system.l22.Writeback_hits::total                20110                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        53844                       # number of demand (read+write) hits
system.l22.demand_hits::total                   53844                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        53844                       # number of overall hits
system.l22.overall_hits::total                  53844                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        17118                       # number of ReadReq misses
system.l22.ReadReq_misses::total                17131                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        17118                       # number of demand (read+write) misses
system.l22.demand_misses::total                 17131                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        17118                       # number of overall misses
system.l22.overall_misses::total                17131                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      2072936                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   2279860627                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     2281933563                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      2072936                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   2279860627                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      2281933563                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      2072936                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   2279860627                       # number of overall miss cycles
system.l22.overall_miss_latency::total     2281933563                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        70962                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              70975                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        20110                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            20110                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        70962                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               70975                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        70962                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              70975                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.241228                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.241367                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.241228                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.241367                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.241228                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.241367                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 159456.615385                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 133184.988141                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 133204.924581                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 159456.615385                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 133184.988141                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 133204.924581                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 159456.615385                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 133184.988141                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 133204.924581                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                3332                       # number of writebacks
system.l22.writebacks::total                     3332                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        17118                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           17131                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        17118                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            17131                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        17118                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           17131                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1951460                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   2118597818                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   2120549278                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1951460                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   2118597818                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   2120549278                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1951460                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   2118597818                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   2120549278                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.241228                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.241367                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.241228                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.241367                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.241228                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.241367                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 150112.307692                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 123764.330997                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 123784.325375                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 150112.307692                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 123764.330997                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 123784.325375                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 150112.307692                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 123764.330997                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 123784.325375                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               495.996541                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016800019                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2050000.038306                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996541                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020828                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16792402                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16792402                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16792402                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16792402                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16792402                       # number of overall hits
system.cpu0.icache.overall_hits::total       16792402                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1547029                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1547029                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1547029                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1547029                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1547029                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1547029                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16792421                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16792421                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16792421                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16792421                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16792421                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16792421                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 81422.578947                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 81422.578947                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 81422.578947                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 81422.578947                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 81422.578947                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 81422.578947                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            6                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            6                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1139358                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1139358                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1139358                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1139358                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1139358                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1139358                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 87642.923077                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 87642.923077                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 87642.923077                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 87642.923077                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 87642.923077                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 87642.923077                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 52283                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               173618694                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 52539                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               3304.567921                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.265882                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.734118                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.911195                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.088805                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10427959                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10427959                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7183243                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7183243                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17654                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17654                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16668                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16668                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17611202                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17611202                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17611202                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17611202                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       132499                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       132499                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         4859                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         4859                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       137358                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        137358                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       137358                       # number of overall misses
system.cpu0.dcache.overall_misses::total       137358                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   6523330669                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   6523330669                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    490533461                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    490533461                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   7013864130                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   7013864130                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   7013864130                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   7013864130                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10560458                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10560458                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7188102                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7188102                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17654                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17654                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17748560                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17748560                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17748560                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17748560                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.012547                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.012547                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000676                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000676                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007739                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007739                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007739                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007739                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 49233.055865                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 49233.055865                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 100953.583248                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 100953.583248                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 51062.654742                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 51062.654742                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 51062.654742                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 51062.654742                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1859523                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             29                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets 64121.482759                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        25396                       # number of writebacks
system.cpu0.dcache.writebacks::total            25396                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        80219                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        80219                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data         4856                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         4856                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        85075                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        85075                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        85075                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        85075                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        52280                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        52280                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        52283                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        52283                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        52283                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        52283                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1467071549                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1467071549                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       342984                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       342984                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1467414533                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1467414533                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1467414533                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1467414533                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004951                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004951                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002946                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002946                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002946                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002946                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 28061.812337                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 28061.812337                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data       114328                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total       114328                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 28066.762294                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 28066.762294                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 28066.762294                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 28066.762294                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.996045                       # Cycle average of tags in use
system.cpu1.icache.total_refs               925807765                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1708132.407749                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.996045                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024032                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868583                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     17821843                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       17821843                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     17821843                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        17821843                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     17821843                       # number of overall hits
system.cpu1.icache.overall_hits::total       17821843                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2340700                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2340700                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2340700                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2340700                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2340700                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2340700                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     17821860                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     17821860                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     17821860                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     17821860                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     17821860                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     17821860                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 137688.235294                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 137688.235294                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 137688.235294                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 137688.235294                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 137688.235294                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 137688.235294                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2018480                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2018480                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2018480                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2018480                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2018480                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2018480                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 134565.333333                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 134565.333333                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 134565.333333                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 134565.333333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 134565.333333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 134565.333333                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 53456                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               231336635                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 53712                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4306.982332                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   214.311658                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    41.688342                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.837155                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.162845                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     22339750                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       22339750                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4673033                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4673033                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        10709                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        10709                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        10690                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        10690                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     27012783                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        27012783                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     27012783                       # number of overall hits
system.cpu1.dcache.overall_hits::total       27012783                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       169947                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       169947                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       169947                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        169947                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       169947                       # number of overall misses
system.cpu1.dcache.overall_misses::total       169947                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  12703085392                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  12703085392                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  12703085392                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  12703085392                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  12703085392                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  12703085392                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     22509697                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     22509697                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4673033                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4673033                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        10709                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        10709                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        10690                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        10690                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     27182730                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     27182730                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     27182730                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     27182730                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.007550                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.007550                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006252                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006252                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006252                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006252                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 74747.335299                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 74747.335299                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 74747.335299                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 74747.335299                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 74747.335299                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 74747.335299                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10353                       # number of writebacks
system.cpu1.dcache.writebacks::total            10353                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       116491                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       116491                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       116491                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       116491                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       116491                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       116491                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        53456                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        53456                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        53456                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        53456                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        53456                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        53456                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   2098810629                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2098810629                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   2098810629                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2098810629                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   2098810629                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2098810629                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002375                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002375                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001967                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001967                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001967                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001967                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 39262.395783                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 39262.395783                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 39262.395783                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 39262.395783                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 39262.395783                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 39262.395783                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.996497                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1016765971                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2049931.393145                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.996497                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020828                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     14903354                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       14903354                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     14903354                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        14903354                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     14903354                       # number of overall hits
system.cpu2.icache.overall_hits::total       14903354                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           18                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           18                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           18                       # number of overall misses
system.cpu2.icache.overall_misses::total           18                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2615114                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2615114                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2615114                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2615114                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2615114                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2615114                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     14903372                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     14903372                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     14903372                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     14903372                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     14903372                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     14903372                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 145284.111111                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 145284.111111                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 145284.111111                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 145284.111111                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 145284.111111                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 145284.111111                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            5                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            5                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            5                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2101949                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2101949                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2101949                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2101949                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2101949                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2101949                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 161688.384615                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 161688.384615                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 161688.384615                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 161688.384615                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 161688.384615                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 161688.384615                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 70962                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               180415492                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 71218                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2533.285012                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.466945                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.533055                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.900262                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.099738                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10308719                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10308719                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6825505                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6825505                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        22120                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        22120                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16138                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16138                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17134224                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17134224                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17134224                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17134224                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       150152                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       150152                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       150152                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        150152                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       150152                       # number of overall misses
system.cpu2.dcache.overall_misses::total       150152                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   8025388161                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   8025388161                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   8025388161                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   8025388161                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   8025388161                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   8025388161                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10458871                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10458871                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6825505                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6825505                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        22120                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        22120                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16138                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16138                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17284376                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17284376                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17284376                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17284376                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.014356                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.014356                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008687                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008687                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008687                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008687                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 53448.426668                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 53448.426668                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 53448.426668                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 53448.426668                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 53448.426668                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 53448.426668                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        20110                       # number of writebacks
system.cpu2.dcache.writebacks::total            20110                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        79190                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        79190                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        79190                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        79190                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        79190                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        79190                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        70962                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        70962                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        70962                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        70962                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        70962                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        70962                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   2712975520                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   2712975520                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   2712975520                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   2712975520                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   2712975520                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   2712975520                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006785                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006785                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004106                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004106                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004106                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004106                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 38231.384685                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 38231.384685                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 38231.384685                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 38231.384685                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 38231.384685                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 38231.384685                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
