#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000020780163f10 .scope module, "ALU" "ALU" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A";
    .port_info 1 /INPUT 16 "B";
    .port_info 2 /INPUT 4 "ALUControl";
    .port_info 3 /OUTPUT 16 "Result";
    .port_info 4 /OUTPUT 1 "Zero";
    .port_info 5 /OUTPUT 1 "Carry";
o000002078019ce68 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0000020780116e20_0 .net "A", 15 0, o000002078019ce68;  0 drivers
o000002078019ce98 .functor BUFZ 4, C4<zzzz>; HiZ drive
v00000207801879d0_0 .net "ALUControl", 3 0, o000002078019ce98;  0 drivers
o000002078019cec8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v00000207801640a0_0 .net "B", 15 0, o000002078019cec8;  0 drivers
v000002078018b290_0 .var "Carry", 0 0;
v00000207801ebd40_0 .var "Result", 15 0;
v00000207801eb020_0 .var "Zero", 0 0;
E_0000020780192360 .event anyedge, v00000207801879d0_0, v0000020780116e20_0, v00000207801640a0_0, v00000207801ebd40_0;
S_0000020780199c10 .scope module, "CPU_tb" "CPU_tb" 3 2;
 .timescale -9 -12;
v00000207801f5c60_0 .net "ALU_out", 15 0, L_0000020780184030;  1 drivers
v00000207801f44a0_0 .net "Carry", 0 0, L_00000207801f6170;  1 drivers
v00000207801f5e40_0 .net "IR_out", 15 0, L_00000207801f6870;  1 drivers
v00000207801f4220_0 .net "PC_out", 15 0, L_00000207801f66b0;  1 drivers
v00000207801f4a40_0 .net "REG_A_out", 15 0, L_00000207801840a0;  1 drivers
v00000207801f45e0_0 .net "REG_B_out", 15 0, L_00000207801f6b10;  1 drivers
v00000207801f5080_0 .net "Zero", 0 0, L_00000207801f6020;  1 drivers
v00000207801f4360_0 .var "clk", 0 0;
v00000207801f42c0_0 .var/i "file", 31 0;
v00000207801f4fe0_0 .var "in_data", 15 0;
v00000207801f5440_0 .net "in_reg_out", 15 0, v00000207801f5940_0;  1 drivers
v00000207801f5300_0 .net "out_led", 15 0, v00000207801eaf80_0;  1 drivers
v00000207801f49a0_0 .var "reset", 0 0;
v00000207801f5d00_0 .var "user_num1", 15 0;
v00000207801f58a0_0 .var "user_num2", 15 0;
E_00000207801926e0 .event anyedge, v00000207801eaf80_0;
S_0000020780185d30 .scope module, "cpu" "CPU" 3 31, 4 2 0, S_0000020780199c10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 16 "IN_REG_out";
    .port_info 3 /OUTPUT 16 "out_led";
    .port_info 4 /OUTPUT 16 "ALU_out";
    .port_info 5 /OUTPUT 16 "REG_A_out";
    .port_info 6 /OUTPUT 16 "REG_B_out";
    .port_info 7 /OUTPUT 16 "PC_out";
    .port_info 8 /OUTPUT 16 "IR_out";
    .port_info 9 /OUTPUT 1 "Zero";
    .port_info 10 /OUTPUT 1 "Carry";
L_0000020780184030 .functor BUFZ 16, v00000207801eb340_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_00000207801840a0 .functor BUFZ 16, v00000207801ebca0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_00000207801f6b10 .functor BUFZ 16, v00000207801ebac0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_00000207801f66b0 .functor BUFZ 16, v00000207801eb7a0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_00000207801f6870 .functor BUFZ 16, v00000207801eb160_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_00000207801f6020 .functor BUFZ 1, v00000207801ebc00_0, C4<0>, C4<0>, C4<0>;
L_00000207801f6170 .functor BUFZ 1, v00000207801eb0c0_0, C4<0>, C4<0>, C4<0>;
v00000207801eb480_0 .net "ALU_out", 15 0, L_0000020780184030;  alias, 1 drivers
v00000207801eb340_0 .var "ALU_result", 15 0;
v00000207801eb5c0_0 .net "Carry", 0 0, L_00000207801f6170;  alias, 1 drivers
v00000207801eb0c0_0 .var "Carry_flag", 0 0;
v00000207801eb3e0_0 .net "IN_REG_out", 15 0, v00000207801f5940_0;  alias, 1 drivers
v00000207801eb160_0 .var "IR", 15 0;
v00000207801eb660_0 .net "IR_out", 15 0, L_00000207801f6870;  alias, 1 drivers
v00000207801eb7a0_0 .var "PC", 15 0;
v00000207801ebde0_0 .net "PC_out", 15 0, L_00000207801f66b0;  alias, 1 drivers
v00000207801eb700_0 .var "RAM_addr", 15 0;
v00000207801eb840_0 .net "RAM_data", 15 0, v00000207801eb520_0;  1 drivers
v00000207801ebca0_0 .var "REG_A", 15 0;
v00000207801eba20_0 .net "REG_A_out", 15 0, L_00000207801840a0;  alias, 1 drivers
v00000207801ebac0_0 .var "REG_B", 15 0;
v00000207801eb8e0_0 .net "REG_B_out", 15 0, L_00000207801f6b10;  alias, 1 drivers
v00000207801ebb60_0 .net "Zero", 0 0, L_00000207801f6020;  alias, 1 drivers
v00000207801ebc00_0 .var "Zero_flag", 0 0;
v00000207801ebe80_0 .net "clk", 0 0, v00000207801f4360_0;  1 drivers
v00000207801eaf80_0 .var "out_led", 15 0;
v00000207801eb200_0 .net "reset", 0 0, v00000207801f49a0_0;  1 drivers
E_0000020780192420 .event posedge, v00000207801eb200_0, v00000207801ebe80_0;
S_0000020780185ec0 .scope module, "ram_inst" "RAM" 4 36, 5 1 0, S_0000020780185d30;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "addr";
    .port_info 1 /OUTPUT 16 "data";
v00000207801eb2a0_0 .net "addr", 15 0, v00000207801eb700_0;  1 drivers
v00000207801eb520_0 .var "data", 15 0;
v00000207801eb980 .array "mem", 31 0, 15 0;
v00000207801eb980_0 .array/port v00000207801eb980, 0;
v00000207801eb980_1 .array/port v00000207801eb980, 1;
v00000207801eb980_2 .array/port v00000207801eb980, 2;
E_0000020780192be0/0 .event anyedge, v00000207801eb2a0_0, v00000207801eb980_0, v00000207801eb980_1, v00000207801eb980_2;
v00000207801eb980_3 .array/port v00000207801eb980, 3;
v00000207801eb980_4 .array/port v00000207801eb980, 4;
v00000207801eb980_5 .array/port v00000207801eb980, 5;
v00000207801eb980_6 .array/port v00000207801eb980, 6;
E_0000020780192be0/1 .event anyedge, v00000207801eb980_3, v00000207801eb980_4, v00000207801eb980_5, v00000207801eb980_6;
v00000207801eb980_7 .array/port v00000207801eb980, 7;
v00000207801eb980_8 .array/port v00000207801eb980, 8;
v00000207801eb980_9 .array/port v00000207801eb980, 9;
v00000207801eb980_10 .array/port v00000207801eb980, 10;
E_0000020780192be0/2 .event anyedge, v00000207801eb980_7, v00000207801eb980_8, v00000207801eb980_9, v00000207801eb980_10;
v00000207801eb980_11 .array/port v00000207801eb980, 11;
v00000207801eb980_12 .array/port v00000207801eb980, 12;
v00000207801eb980_13 .array/port v00000207801eb980, 13;
v00000207801eb980_14 .array/port v00000207801eb980, 14;
E_0000020780192be0/3 .event anyedge, v00000207801eb980_11, v00000207801eb980_12, v00000207801eb980_13, v00000207801eb980_14;
v00000207801eb980_15 .array/port v00000207801eb980, 15;
v00000207801eb980_16 .array/port v00000207801eb980, 16;
v00000207801eb980_17 .array/port v00000207801eb980, 17;
v00000207801eb980_18 .array/port v00000207801eb980, 18;
E_0000020780192be0/4 .event anyedge, v00000207801eb980_15, v00000207801eb980_16, v00000207801eb980_17, v00000207801eb980_18;
v00000207801eb980_19 .array/port v00000207801eb980, 19;
v00000207801eb980_20 .array/port v00000207801eb980, 20;
v00000207801eb980_21 .array/port v00000207801eb980, 21;
v00000207801eb980_22 .array/port v00000207801eb980, 22;
E_0000020780192be0/5 .event anyedge, v00000207801eb980_19, v00000207801eb980_20, v00000207801eb980_21, v00000207801eb980_22;
v00000207801eb980_23 .array/port v00000207801eb980, 23;
v00000207801eb980_24 .array/port v00000207801eb980, 24;
v00000207801eb980_25 .array/port v00000207801eb980, 25;
v00000207801eb980_26 .array/port v00000207801eb980, 26;
E_0000020780192be0/6 .event anyedge, v00000207801eb980_23, v00000207801eb980_24, v00000207801eb980_25, v00000207801eb980_26;
v00000207801eb980_27 .array/port v00000207801eb980, 27;
v00000207801eb980_28 .array/port v00000207801eb980, 28;
v00000207801eb980_29 .array/port v00000207801eb980, 29;
v00000207801eb980_30 .array/port v00000207801eb980, 30;
E_0000020780192be0/7 .event anyedge, v00000207801eb980_27, v00000207801eb980_28, v00000207801eb980_29, v00000207801eb980_30;
v00000207801eb980_31 .array/port v00000207801eb980, 31;
E_0000020780192be0/8 .event anyedge, v00000207801eb980_31;
E_0000020780192be0 .event/or E_0000020780192be0/0, E_0000020780192be0/1, E_0000020780192be0/2, E_0000020780192be0/3, E_0000020780192be0/4, E_0000020780192be0/5, E_0000020780192be0/6, E_0000020780192be0/7, E_0000020780192be0/8;
S_0000020780177850 .scope module, "in_reg" "IO_REG" 3 24, 6 1 0, S_0000020780199c10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 16 "D";
    .port_info 2 /OUTPUT 16 "Q";
v00000207801f4f40_0 .net "D", 15 0, v00000207801f4fe0_0;  1 drivers
v00000207801f5940_0 .var "Q", 15 0;
v00000207801f5b20_0 .net "clk", 0 0, v00000207801f4360_0;  alias, 1 drivers
E_0000020780192720 .event posedge, v00000207801ebe80_0;
S_000002078018f420 .scope module, "FLAGS" "FLAGS" 7 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Zero_in";
    .port_info 1 /INPUT 1 "Carry_in";
    .port_info 2 /OUTPUT 1 "Zero";
    .port_info 3 /OUTPUT 1 "Carry";
v00000207801f4b80_0 .var "Carry", 0 0;
o000002078019de58 .functor BUFZ 1, C4<z>; HiZ drive
v00000207801f5760_0 .net "Carry_in", 0 0, o000002078019de58;  0 drivers
v00000207801f4400_0 .var "Zero", 0 0;
o000002078019deb8 .functor BUFZ 1, C4<z>; HiZ drive
v00000207801f4cc0_0 .net "Zero_in", 0 0, o000002078019deb8;  0 drivers
E_0000020780192e20 .event anyedge, v00000207801f4cc0_0, v00000207801f5760_0;
S_000002078018f5b0 .scope module, "IR" "IR" 8 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /OUTPUT 16 "Q";
o000002078019dfa8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v00000207801f59e0_0 .net "D", 15 0, o000002078019dfa8;  0 drivers
v00000207801f4720_0 .var "Q", 15 0;
o000002078019e008 .functor BUFZ 1, C4<z>; HiZ drive
v00000207801f4c20_0 .net "clk", 0 0, o000002078019e008;  0 drivers
o000002078019e038 .functor BUFZ 1, C4<z>; HiZ drive
v00000207801f4040_0 .net "reset", 0 0, o000002078019e038;  0 drivers
E_0000020780192e60 .event posedge, v00000207801f4040_0, v00000207801f4c20_0;
S_000002078018af70 .scope module, "PC" "PC" 9 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 16 "NextPC";
    .port_info 3 /OUTPUT 16 "Q";
o000002078019e128 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v00000207801f5da0_0 .net "NextPC", 15 0, o000002078019e128;  0 drivers
v00000207801f5120_0 .var "Q", 15 0;
o000002078019e188 .functor BUFZ 1, C4<z>; HiZ drive
v00000207801f3fa0_0 .net "clk", 0 0, o000002078019e188;  0 drivers
o000002078019e1b8 .functor BUFZ 1, C4<z>; HiZ drive
v00000207801f54e0_0 .net "reset", 0 0, o000002078019e1b8;  0 drivers
E_00000207801922a0 .event posedge, v00000207801f54e0_0, v00000207801f3fa0_0;
S_000002078018b100 .scope module, "REG" "REG" 10 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /OUTPUT 16 "Q";
o000002078019e2a8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v00000207801f5260_0 .net "D", 15 0, o000002078019e2a8;  0 drivers
v00000207801f51c0_0 .var "Q", 15 0;
o000002078019e308 .functor BUFZ 1, C4<z>; HiZ drive
v00000207801f5580_0 .net "clk", 0 0, o000002078019e308;  0 drivers
o000002078019e338 .functor BUFZ 1, C4<z>; HiZ drive
v00000207801f4540_0 .net "reset", 0 0, o000002078019e338;  0 drivers
E_0000020780192c60 .event posedge, v00000207801f4540_0, v00000207801f5580_0;
    .scope S_0000020780163f10;
T_0 ;
    %wait E_0000020780192360;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002078018b290_0, 0, 1;
    %load/vec4 v00000207801879d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000207801ebd40_0, 0, 16;
    %jmp T_0.5;
T_0.0 ;
    %load/vec4 v0000020780116e20_0;
    %pad/u 17;
    %load/vec4 v00000207801640a0_0;
    %pad/u 17;
    %add;
    %split/vec4 16;
    %store/vec4 v00000207801ebd40_0, 0, 16;
    %store/vec4 v000002078018b290_0, 0, 1;
    %jmp T_0.5;
T_0.1 ;
    %load/vec4 v0000020780116e20_0;
    %pad/u 17;
    %load/vec4 v00000207801640a0_0;
    %pad/u 17;
    %sub;
    %split/vec4 16;
    %store/vec4 v00000207801ebd40_0, 0, 16;
    %store/vec4 v000002078018b290_0, 0, 1;
    %jmp T_0.5;
T_0.2 ;
    %load/vec4 v0000020780116e20_0;
    %load/vec4 v00000207801640a0_0;
    %and;
    %store/vec4 v00000207801ebd40_0, 0, 16;
    %jmp T_0.5;
T_0.3 ;
    %load/vec4 v0000020780116e20_0;
    %load/vec4 v00000207801640a0_0;
    %or;
    %store/vec4 v00000207801ebd40_0, 0, 16;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
    %load/vec4 v00000207801ebd40_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v00000207801eb020_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000020780177850;
T_1 ;
    %wait E_0000020780192720;
    %load/vec4 v00000207801f4f40_0;
    %assign/vec4 v00000207801f5940_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0000020780185ec0;
T_2 ;
    %vpi_call 5 8 "$readmemb", "C:\134Users\134Amit Gupta\134Desktop\13416bit_micro\134Assembler\134binary.txt", v00000207801eb980 {0 0 0};
    %vpi_call 5 9 "$display", "RAM initialized from binary.txt" {0 0 0};
    %vpi_call 5 10 "$display", "mem[0] = %b", &A<v00000207801eb980, 0> {0 0 0};
    %vpi_call 5 11 "$display", "mem[1] = %b", &A<v00000207801eb980, 1> {0 0 0};
    %end;
    .thread T_2;
    .scope S_0000020780185ec0;
T_3 ;
    %wait E_0000020780192be0;
    %ix/getv 4, v00000207801eb2a0_0;
    %load/vec4a v00000207801eb980, 4;
    %store/vec4 v00000207801eb520_0, 0, 16;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000020780185d30;
T_4 ;
    %wait E_0000020780192420;
    %load/vec4 v00000207801eb200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000207801eb7a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000207801eb700_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000207801ebca0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000207801ebac0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000207801eb340_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000207801eb160_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000207801eaf80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000207801ebc00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000207801eb0c0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000207801eb7a0_0;
    %assign/vec4 v00000207801eb700_0, 0;
    %load/vec4 v00000207801eb840_0;
    %assign/vec4 v00000207801eb160_0, 0;
    %load/vec4 v00000207801eb7a0_0;
    %addi 1, 0, 16;
    %assign/vec4 v00000207801eb7a0_0, 0;
    %load/vec4 v00000207801eb160_0;
    %parti/s 4, 12, 5;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %jmp T_4.12;
T_4.2 ;
    %load/vec4 v00000207801eb3e0_0;
    %assign/vec4 v00000207801ebca0_0, 0;
    %jmp T_4.12;
T_4.3 ;
    %load/vec4 v00000207801eb3e0_0;
    %assign/vec4 v00000207801ebac0_0, 0;
    %jmp T_4.12;
T_4.4 ;
    %load/vec4 v00000207801ebca0_0;
    %load/vec4 v00000207801ebac0_0;
    %add;
    %assign/vec4 v00000207801eb340_0, 0;
    %load/vec4 v00000207801ebca0_0;
    %pad/u 32;
    %load/vec4 v00000207801ebac0_0;
    %pad/u 32;
    %add;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v00000207801ebc00_0, 0;
    %pushi/vec4 65535, 0, 16;
    %load/vec4 v00000207801ebca0_0;
    %load/vec4 v00000207801ebac0_0;
    %add;
    %cmp/u;
    %flag_get/vec4 5;
    %assign/vec4 v00000207801eb0c0_0, 0;
    %jmp T_4.12;
T_4.5 ;
    %load/vec4 v00000207801ebca0_0;
    %load/vec4 v00000207801ebac0_0;
    %sub;
    %assign/vec4 v00000207801eb340_0, 0;
    %load/vec4 v00000207801ebca0_0;
    %pad/u 32;
    %load/vec4 v00000207801ebac0_0;
    %pad/u 32;
    %sub;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v00000207801ebc00_0, 0;
    %load/vec4 v00000207801ebca0_0;
    %load/vec4 v00000207801ebac0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %assign/vec4 v00000207801eb0c0_0, 0;
    %jmp T_4.12;
T_4.6 ;
    %load/vec4 v00000207801ebca0_0;
    %load/vec4 v00000207801ebac0_0;
    %mul;
    %assign/vec4 v00000207801eb340_0, 0;
    %load/vec4 v00000207801ebca0_0;
    %pad/u 32;
    %load/vec4 v00000207801ebac0_0;
    %pad/u 32;
    %mul;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v00000207801ebc00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000207801eb0c0_0, 0;
    %jmp T_4.12;
T_4.7 ;
    %load/vec4 v00000207801ebac0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_4.13, 4;
    %load/vec4 v00000207801ebca0_0;
    %load/vec4 v00000207801ebac0_0;
    %div;
    %assign/vec4 v00000207801eb340_0, 0;
    %load/vec4 v00000207801ebca0_0;
    %pad/u 32;
    %load/vec4 v00000207801ebac0_0;
    %pad/u 32;
    %div;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v00000207801ebc00_0, 0;
    %jmp T_4.14;
T_4.13 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000207801eb340_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000207801ebc00_0, 0;
T_4.14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000207801eb0c0_0, 0;
    %jmp T_4.12;
T_4.8 ;
    %load/vec4 v00000207801ebac0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_4.15, 4;
    %load/vec4 v00000207801ebca0_0;
    %load/vec4 v00000207801ebac0_0;
    %mod;
    %assign/vec4 v00000207801eb340_0, 0;
    %load/vec4 v00000207801ebca0_0;
    %pad/u 32;
    %load/vec4 v00000207801ebac0_0;
    %pad/u 32;
    %mod;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v00000207801ebc00_0, 0;
    %jmp T_4.16;
T_4.15 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000207801eb340_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000207801ebc00_0, 0;
T_4.16 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000207801eb0c0_0, 0;
    %jmp T_4.12;
T_4.9 ;
    %load/vec4 v00000207801ebca0_0;
    %assign/vec4 v00000207801eaf80_0, 0;
    %vpi_call 4 98 "$display", "LED_OUTPUT=%h (decimal: %d)", v00000207801ebca0_0, v00000207801ebca0_0 {0 0 0};
    %jmp T_4.12;
T_4.10 ;
    %vpi_call 4 100 "$stop" {0 0 0};
    %jmp T_4.12;
T_4.12 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000020780199c10;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000207801f4360_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0000020780199c10;
T_6 ;
    %delay 5000, 0;
    %load/vec4 v00000207801f4360_0;
    %inv;
    %store/vec4 v00000207801f4360_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0000020780199c10;
T_7 ;
    %vpi_func 3 51 "$fopen" 32, "user_inputs.txt", "r" {0 0 0};
    %store/vec4 v00000207801f42c0_0, 0, 32;
    %load/vec4 v00000207801f42c0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %vpi_call 3 53 "$fscanf", v00000207801f42c0_0, "%d %d", v00000207801f5d00_0, v00000207801f58a0_0 {0 0 0};
    %vpi_call 3 54 "$fclose", v00000207801f42c0_0 {0 0 0};
    %vpi_call 3 55 "$display", "================================================" {0 0 0};
    %vpi_call 3 56 "$display", "USER CALCULATOR: %d and %d", v00000207801f5d00_0, v00000207801f58a0_0 {0 0 0};
    %vpi_call 3 57 "$display", "================================================" {0 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call 3 59 "$display", "Using default numbers: 20 and 6" {0 0 0};
    %pushi/vec4 20, 0, 16;
    %store/vec4 v00000207801f5d00_0, 0, 16;
    %pushi/vec4 6, 0, 16;
    %store/vec4 v00000207801f58a0_0, 0, 16;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0000020780199c10;
T_8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000207801f49a0_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000207801f4fe0_0, 0, 16;
    %delay 15000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000207801f49a0_0, 0, 1;
    %delay 40000, 0;
    %load/vec4 v00000207801f5d00_0;
    %store/vec4 v00000207801f4fe0_0, 0, 16;
    %delay 40000, 0;
    %load/vec4 v00000207801f58a0_0;
    %store/vec4 v00000207801f4fe0_0, 0, 16;
    %delay 40000, 0;
    %pushi/vec4 12288, 0, 16;
    %store/vec4 v00000207801f4fe0_0, 0, 16;
    %delay 40000, 0;
    %pushi/vec4 16384, 0, 16;
    %store/vec4 v00000207801f4fe0_0, 0, 16;
    %delay 100000, 0;
    %delay 40000, 0;
    %load/vec4 v00000207801f5d00_0;
    %store/vec4 v00000207801f4fe0_0, 0, 16;
    %delay 40000, 0;
    %load/vec4 v00000207801f58a0_0;
    %store/vec4 v00000207801f4fe0_0, 0, 16;
    %delay 40000, 0;
    %pushi/vec4 20480, 0, 16;
    %store/vec4 v00000207801f4fe0_0, 0, 16;
    %delay 40000, 0;
    %pushi/vec4 16384, 0, 16;
    %store/vec4 v00000207801f4fe0_0, 0, 16;
    %delay 100000, 0;
    %delay 40000, 0;
    %load/vec4 v00000207801f5d00_0;
    %store/vec4 v00000207801f4fe0_0, 0, 16;
    %delay 40000, 0;
    %load/vec4 v00000207801f58a0_0;
    %store/vec4 v00000207801f4fe0_0, 0, 16;
    %delay 40000, 0;
    %pushi/vec4 24576, 0, 16;
    %store/vec4 v00000207801f4fe0_0, 0, 16;
    %delay 40000, 0;
    %pushi/vec4 16384, 0, 16;
    %store/vec4 v00000207801f4fe0_0, 0, 16;
    %delay 100000, 0;
    %delay 40000, 0;
    %load/vec4 v00000207801f5d00_0;
    %store/vec4 v00000207801f4fe0_0, 0, 16;
    %delay 40000, 0;
    %load/vec4 v00000207801f58a0_0;
    %store/vec4 v00000207801f4fe0_0, 0, 16;
    %delay 40000, 0;
    %pushi/vec4 28672, 0, 16;
    %store/vec4 v00000207801f4fe0_0, 0, 16;
    %delay 40000, 0;
    %pushi/vec4 16384, 0, 16;
    %store/vec4 v00000207801f4fe0_0, 0, 16;
    %delay 100000, 0;
    %delay 40000, 0;
    %load/vec4 v00000207801f5d00_0;
    %store/vec4 v00000207801f4fe0_0, 0, 16;
    %delay 40000, 0;
    %load/vec4 v00000207801f58a0_0;
    %store/vec4 v00000207801f4fe0_0, 0, 16;
    %delay 40000, 0;
    %pushi/vec4 32768, 0, 16;
    %store/vec4 v00000207801f4fe0_0, 0, 16;
    %delay 40000, 0;
    %pushi/vec4 16384, 0, 16;
    %store/vec4 v00000207801f4fe0_0, 0, 16;
    %delay 100000, 0;
    %delay 40000, 0;
    %pushi/vec4 61440, 0, 16;
    %store/vec4 v00000207801f4fe0_0, 0, 16;
    %delay 100000, 0;
    %vpi_call 3 111 "$display", "================================================" {0 0 0};
    %vpi_call 3 112 "$display", "CALCULATION COMPLETE" {0 0 0};
    %vpi_call 3 113 "$display", "================================================" {0 0 0};
    %vpi_call 3 114 "$finish" {0 0 0};
    %end;
    .thread T_8;
    .scope S_0000020780199c10;
T_9 ;
    %wait E_00000207801926e0;
    %load/vec4 v00000207801f5300_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %vpi_call 3 120 "$display", "RESULT: %d", v00000207801f5300_0 {0 0 0};
T_9.0 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000020780199c10;
T_10 ;
    %vpi_call 3 126 "$dumpfile", "../OutputFiles/dump.vcd" {0 0 0};
    %vpi_call 3 127 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000020780199c10 {0 0 0};
    %delay 2000000, 0;
    %vpi_call 3 128 "$finish" {0 0 0};
    %end;
    .thread T_10;
    .scope S_000002078018f420;
T_11 ;
    %wait E_0000020780192e20;
    %load/vec4 v00000207801f4cc0_0;
    %store/vec4 v00000207801f4400_0, 0, 1;
    %load/vec4 v00000207801f5760_0;
    %store/vec4 v00000207801f4b80_0, 0, 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_000002078018f5b0;
T_12 ;
    %wait E_0000020780192e60;
    %load/vec4 v00000207801f4040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000207801f4720_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v00000207801f59e0_0;
    %assign/vec4 v00000207801f4720_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000002078018af70;
T_13 ;
    %wait E_00000207801922a0;
    %load/vec4 v00000207801f54e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000207801f5120_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v00000207801f5da0_0;
    %assign/vec4 v00000207801f5120_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_000002078018b100;
T_14 ;
    %wait E_0000020780192c60;
    %load/vec4 v00000207801f4540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000207801f51c0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v00000207801f5260_0;
    %assign/vec4 v00000207801f51c0_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "ALU.v";
    "CPU_tb.v";
    "CPU.v";
    "RAM.v";
    "IO_REG.v";
    "FLAGS.v";
    "IR.v";
    "PC.v";
    "REG.v";
