/*
 * GPIO.h
 *
 *  Created on: Dec 27, 2017
 *      Author: Lalo_Alvarez
 */

#ifndef GPIO_H_
#define GPIO_H_


#include <stdint.h>

#define GPIO_APB_BASE               (0x40004000)
#define GPIO_APB_OFFSET             (0x00004000)

#define GPIO_AHB_BASE               (0x40058000)
#define GPIO_AHB_OFFSET             (0x00058000)

////////////////////////////////////////////////////////////////////////////////////////////
//////////////////////////////////////  GPIO ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

typedef volatile struct
{
    volatile uint32_t DATA0    :1;
    volatile uint32_t DATA1    :1;
    volatile uint32_t DATA2    :1;
    volatile uint32_t DATA3    :1;
    volatile uint32_t DATA4    :1;
    volatile uint32_t DATA5    :1;
    volatile uint32_t DATA6    :1;
    volatile uint32_t DATA7    :1;
    const    uint32_t reserved :24;
}GPIODATA_TypeDef;


typedef volatile struct
{
    volatile uint32_t DAT0    :1;
    volatile uint32_t DAT1    :1;
    volatile uint32_t DAT2    :1;
    volatile uint32_t DAT3    :1;
    volatile uint32_t DAT4    :1;
    volatile uint32_t DAT5    :1;
    volatile uint32_t DAT6    :1;
    volatile uint32_t DAT7    :1;
    const    uint32_t reserved :24;
}GPIODAT_TypeDef;

typedef volatile struct
{
    volatile uint32_t DIR0    :1;
    volatile uint32_t DIR1    :1;
    volatile uint32_t DIR2    :1;
    volatile uint32_t DIR3    :1;
    volatile uint32_t DIR4    :1;
    volatile uint32_t DIR5    :1;
    volatile uint32_t DIR6    :1;
    volatile uint32_t DIR7    :1;
    const    uint32_t reserved:24;
}GPIODIR_TypeDef;


typedef volatile struct
{
    volatile uint32_t IS0     :1;
    volatile uint32_t IS1     :1;
    volatile uint32_t IS2     :1;
    volatile uint32_t IS3     :1;
    volatile uint32_t IS4     :1;
    volatile uint32_t IS5     :1;
    volatile uint32_t IS6     :1;
    volatile uint32_t IS7     :1;
    const    uint32_t reserved:24;
}GPIOIS_TypeDef;

typedef volatile struct
{
    volatile uint32_t IBE0     :1;
    volatile uint32_t IBE1     :1;
    volatile uint32_t IBE2     :1;
    volatile uint32_t IBE3     :1;
    volatile uint32_t IBE4     :1;
    volatile uint32_t IBE5     :1;
    volatile uint32_t IBE6     :1;
    volatile uint32_t IBE7     :1;
    const    uint32_t reserved :24;
}GPIOIBE_TypeDef;

typedef volatile struct
{
    volatile uint32_t IEV0     :1;
    volatile uint32_t IEV1     :1;
    volatile uint32_t IEV2     :1;
    volatile uint32_t IEV3     :1;
    volatile uint32_t IEV4     :1;
    volatile uint32_t IEV5     :1;
    volatile uint32_t IEV6     :1;
    volatile uint32_t IEV7     :1;
    const    uint32_t reserved :24;
}GPIOIEV_TypeDef;

typedef volatile struct
{
    volatile uint32_t IME0     :1;
    volatile uint32_t IME1     :1;
    volatile uint32_t IME2     :1;
    volatile uint32_t IME3     :1;
    volatile uint32_t IME4     :1;
    volatile uint32_t IME5     :1;
    volatile uint32_t IME6     :1;
    volatile uint32_t IME7     :1;
    const    uint32_t reserved :24;
}GPIOIM_TypeDef;

typedef volatile struct
{
    volatile const uint32_t RIS0     :1;
    volatile const uint32_t RIS1     :1;
    volatile const uint32_t RIS2     :1;
    volatile const uint32_t RIS3     :1;
    volatile const uint32_t RIS4     :1;
    volatile const uint32_t RIS5     :1;
    volatile const uint32_t RIS6     :1;
    volatile const uint32_t RIS7     :1;
    const    uint32_t       reserved :24;
}GPIORIS_TypeDef;

typedef volatile struct
{
    volatile const uint32_t MIS0     :1;
    volatile const uint32_t MIS1     :1;
    volatile const uint32_t MIS2     :1;
    volatile const uint32_t MIS3     :1;
    volatile const uint32_t MIS4     :1;
    volatile const uint32_t MIS5     :1;
    volatile const uint32_t MIS6     :1;
    volatile const uint32_t MIS7     :1;
    const    uint32_t       reserved :24;
}GPIOMIS_TypeDef;

typedef volatile struct
{
    volatile uint32_t IC0     :1;
    volatile uint32_t IC1     :1;
    volatile uint32_t IC2     :1;
    volatile uint32_t IC3     :1;
    volatile uint32_t IC4     :1;
    volatile uint32_t IC5     :1;
    volatile uint32_t IC6     :1;
    volatile uint32_t IC7     :1;
    const    uint32_t reserved:24;
}GPIOICR_TypeDef;

typedef volatile struct
{
    volatile uint32_t AFSEL0     :1;
    volatile uint32_t AFSEL1     :1;
    volatile uint32_t AFSEL2     :1;
    volatile uint32_t AFSEL3     :1;
    volatile uint32_t AFSEL4     :1;
    volatile uint32_t AFSEL5     :1;
    volatile uint32_t AFSEL6     :1;
    volatile uint32_t AFSEL7     :1;
    const    uint32_t reserved   :24;
}GPIOAFSEL_TypeDef;


typedef volatile struct
{
    volatile uint32_t DRV20     :1;
    volatile uint32_t DRV21     :1;
    volatile uint32_t DRV22     :1;
    volatile uint32_t DRV23     :1;
    volatile uint32_t DRV24     :1;
    volatile uint32_t DRV25     :1;
    volatile uint32_t DRV26     :1;
    volatile uint32_t DRV27     :1;
    const    uint32_t reserved  :24;
}GPIODR2R_TypeDef;

typedef volatile struct
{
    volatile uint32_t DRV40     :1;
    volatile uint32_t DRV41     :1;
    volatile uint32_t DRV42     :1;
    volatile uint32_t DRV43     :1;
    volatile uint32_t DRV44     :1;
    volatile uint32_t DRV45     :1;
    volatile uint32_t DRV46     :1;
    volatile uint32_t DRV47     :1;
    const    uint32_t reserved  :24;
}GPIODR4R_TypeDef;


typedef volatile struct
{
    volatile uint32_t DRV80     :1;
    volatile uint32_t DRV81     :1;
    volatile uint32_t DRV82     :1;
    volatile uint32_t DRV83     :1;
    volatile uint32_t DRV84     :1;
    volatile uint32_t DRV85     :1;
    volatile uint32_t DRV86     :1;
    volatile uint32_t DRV87     :1;
    const    uint32_t reserved  :24;
}GPIODR8R_TypeDef;

typedef volatile struct
{
    volatile uint32_t ODE0     :1;
    volatile uint32_t ODE1     :1;
    volatile uint32_t ODE2     :1;
    volatile uint32_t ODE3     :1;
    volatile uint32_t ODE4     :1;
    volatile uint32_t ODE5     :1;
    volatile uint32_t ODE6     :1;
    volatile uint32_t ODE7     :1;
    const    uint32_t reserved  :24;
}GPIOODR_TypeDef;

typedef volatile struct
{
    volatile uint32_t PUE0     :1;
    volatile uint32_t PUE1     :1;
    volatile uint32_t PUE2     :1;
    volatile uint32_t PUE3     :1;
    volatile uint32_t PUE4     :1;
    volatile uint32_t PUE5     :1;
    volatile uint32_t PUE6     :1;
    volatile uint32_t PUE7     :1;
    const    uint32_t reserved  :24;
}GPIOPUR_TypeDef;

typedef volatile struct
{
    volatile uint32_t PDE0     :1;
    volatile uint32_t PDE1     :1;
    volatile uint32_t PDE2     :1;
    volatile uint32_t PDE3     :1;
    volatile uint32_t PDE4     :1;
    volatile uint32_t PDE5     :1;
    volatile uint32_t PDE6     :1;
    volatile uint32_t PDE7     :1;
    const    uint32_t reserved  :24;
}GPIOPDR_TypeDef;



typedef volatile struct
{
    volatile uint32_t SRL0     :1;
    volatile uint32_t SRL1     :1;
    volatile uint32_t SRL2     :1;
    volatile uint32_t SRL3     :1;
    volatile uint32_t SRL4     :1;
    volatile uint32_t SRL5     :1;
    volatile uint32_t SRL6     :1;
    volatile uint32_t SRL7     :1;
    const    uint32_t reserved  :24;
}GPIOSLR_TypeDef;


typedef volatile struct
{
    volatile uint32_t DEN0     :1;
    volatile uint32_t DEN1     :1;
    volatile uint32_t DEN2     :1;
    volatile uint32_t DEN3     :1;
    volatile uint32_t DEN4     :1;
    volatile uint32_t DEN5     :1;
    volatile uint32_t DEN6     :1;
    volatile uint32_t DEN7     :1;
    const    uint32_t reserved  :24;
}GPIODEN_TypeDef;


typedef volatile struct
{
    volatile uint32_t LOCK     :32;
}GPIOLOCK_TypeDef;


typedef volatile struct
{
    volatile uint32_t CR0     :1;
    volatile uint32_t CR1     :1;
    volatile uint32_t CR2     :1;
    volatile uint32_t CR3     :1;
    volatile uint32_t CR4     :1;
    volatile uint32_t CR5     :1;
    volatile uint32_t CR6     :1;
    volatile uint32_t CR7     :1;
    const    uint32_t reserved:24;
}GPIOCR_TypeDef;


typedef volatile struct
{
    volatile uint32_t GPIOAMSEL0     :1;
    volatile uint32_t GPIOAMSEL1     :1;
    volatile uint32_t GPIOAMSEL2     :1;
    volatile uint32_t GPIOAMSEL3     :1;
    volatile uint32_t GPIOAMSEL4     :1;
    volatile uint32_t GPIOAMSEL5     :1;
    volatile uint32_t GPIOAMSEL6     :1;
    volatile uint32_t GPIOAMSEL7     :1;
    const    uint32_t reserved       :24;
}GPIOAMSEL_TypeDef;


typedef volatile struct
{
    volatile uint32_t PMC0 :4;
    volatile uint32_t PMC1 :4;
    volatile uint32_t PMC2 :4;
    volatile uint32_t PMC3 :4;
    volatile uint32_t PMC4 :4;
    volatile uint32_t PMC5 :4;
    volatile uint32_t PMC6 :4;
    volatile uint32_t PMC7 :4;
}GPIOPCTL_TypeDef;


typedef volatile struct
{
    volatile uint32_t ADCEN0     :1;
    volatile uint32_t ADCEN1     :1;
    volatile uint32_t ADCEN2     :1;
    volatile uint32_t ADCEN3     :1;
    volatile uint32_t ADCEN4     :1;
    volatile uint32_t ADCEN5     :1;
    volatile uint32_t ADCEN6     :1;
    volatile uint32_t ADCEN7     :1;
    const    uint32_t reserved  :24;
}GPIOADCCTL_TypeDef;


typedef volatile struct
{
    volatile uint32_t DMAEN0     :1;
    volatile uint32_t DMAEN1     :1;
    volatile uint32_t DMAEN2     :1;
    volatile uint32_t DMAEN3     :1;
    volatile uint32_t DMAEN4     :1;
    volatile uint32_t DMAEN5     :1;
    volatile uint32_t DMAEN6     :1;
    volatile uint32_t DMAEN7     :1;
    const    uint32_t reserved  :24;
}GPIODMACTL_TypeDef;


typedef volatile struct
{
    volatile const uint32_t PID4      :8;
    const    uint32_t       reserved  :24;
}GPIOPeriphID4_TypeDef;


typedef volatile struct
{
    volatile const uint32_t PID5      :8;
    const    uint32_t       reserved  :24;
}GPIOPeriphID5_TypeDef;


typedef volatile struct
{
    volatile const uint32_t PID6      :8;
    const    uint32_t       reserved  :24;
}GPIOPeriphID6_TypeDef;


typedef volatile struct
{
    volatile const uint32_t PID7      :8;
    const    uint32_t       reserved  :24;
}GPIOPeriphID7_TypeDef;

typedef volatile struct
{
    volatile const uint32_t PID0      :8;
    const    uint32_t       reserved  :24;
}GPIOPeriphID0_TypeDef;

typedef volatile struct
{
    volatile const uint32_t PID1      :8;
    const    uint32_t       reserved  :24;
}GPIOPeriphID1_TypeDef;

typedef volatile struct
{
    volatile const uint32_t PID2      :8;
    const    uint32_t       reserved  :24;
}GPIOPeriphID2_TypeDef;

typedef volatile struct
{
    volatile const uint32_t PID3      :8;
    const    uint32_t       reserved  :24;
}GPIOPeriphID3_TypeDef;

typedef volatile struct
{
    volatile const uint32_t CID0      :8;
    const    uint32_t       reserved  :24;
}GPIOPCellID0_TypeDef;

typedef volatile struct
{
    volatile const uint32_t CID1      :8;
    const    uint32_t       reserved  :24;
}GPIOPCellID1_TypeDef;

typedef volatile struct
{
    volatile const uint32_t CID2      :8;
    const    uint32_t       reserved  :24;
}GPIOPCellID2_TypeDef;

typedef volatile struct
{
    volatile const uint32_t CID3      :8;
    const    uint32_t       reserved  :24;
}GPIOPCellID3_TypeDef;





typedef volatile struct
{
    volatile uint32_t P0 :1;
    volatile uint32_t P1 :1;
    volatile uint32_t P2 :1;
    volatile uint32_t P3 :1;
    volatile uint32_t P4 :1;
    volatile uint32_t P5 :1;
    volatile uint32_t P6 :1;
    volatile uint32_t P7 :1;
    const    uint32_t reserved :24;
}PINES8_TypeDef;

typedef volatile struct
{
    volatile uint32_t P0 :1;
    volatile uint32_t P1 :1;
    volatile uint32_t P2 :1;
    volatile uint32_t P3 :1;
    volatile uint32_t P4 :1;
    volatile uint32_t P5 :1;
    volatile uint32_t P6 :1;
    volatile uint32_t P7 :1;
    volatile uint32_t P8 :1;
    volatile uint32_t P9 :1;
    volatile uint32_t P10 :1;
    volatile uint32_t P11 :1;
    volatile uint32_t P12 :1;
    volatile uint32_t P13 :1;
    volatile uint32_t P14 :1;
    volatile uint32_t P15 :1;
    const    uint32_t reserved :16;
}PINES16_TypeDef;

typedef volatile struct
{
    volatile uint32_t P0 :1;
    volatile uint32_t P1 :1;
    volatile uint32_t P2 :1;
    volatile uint32_t P3 :1;
    volatile uint32_t P4 :1;
    volatile uint32_t P5 :1;
    volatile uint32_t P6 :1;
    volatile uint32_t P7 :1;
    volatile uint32_t P8 :1;
    volatile uint32_t P9 :1;
    volatile uint32_t P10 :1;
    volatile uint32_t P11 :1;
    volatile uint32_t P12 :1;
    volatile uint32_t P13 :1;
    volatile uint32_t P14 :1;
    volatile uint32_t P15 :1;
    volatile uint32_t P16 :1;
    volatile uint32_t P17 :1;
    volatile uint32_t P18 :1;
    volatile uint32_t P19 :1;
    volatile uint32_t P20 :1;
    volatile uint32_t P21 :1;
    volatile uint32_t P22 :1;
    volatile uint32_t P23 :1;
    volatile uint32_t P24 :1;
    volatile uint32_t P25 :1;
    volatile uint32_t P26 :1;
    volatile uint32_t P27 :1;
    volatile uint32_t P28 :1;
    volatile uint32_t P29 :1;
    volatile uint32_t P30 :1;
    volatile uint32_t P31 :1;
}PINES32_TypeDef;


typedef volatile struct
{
//    union
//    {
//        volatile uint32_t      GPIODATA;
//        GPIODATA_TypeDef            GPIODATA_Bit;
//    };
    volatile uint32_t          GPIODAT_[255];
    union
    {
        volatile uint32_t      GPIODAT;
        GPIODAT_TypeDef             GPIODAT_Bit;
    };
    union
    {
        volatile uint32_t      GPIODIR;
        GPIODIR_TypeDef             GPIODIR_Bit;
    };
    union
    {
        volatile uint32_t      GPIOIS;
        GPIOIS_TypeDef              GPIOIS_Bit;
    };
    union
    {
        volatile uint32_t      GPIOIBE;
        GPIOIBE_TypeDef             GPIOIBE_Bit;
    };
    union
    {
        volatile uint32_t      GPIOIEV;
        GPIOIEV_TypeDef             GPIOIEV_Bit;
    };
    union
    {
        volatile uint32_t      GPIOIM;
        GPIOIM_TypeDef              GPIOIM_Bit;
    };
    union
    {
        volatile const uint32_t GPIORIS;
        GPIORIS_TypeDef             GPIORIS_Bit;
    };
    union
    {
        volatile const uint32_t GPIOMIS;
        GPIOMIS_TypeDef             GPIOMIS_Bit;
    };
    union
    {
        volatile uint32_t      GPIOICR;
        GPIOICR_TypeDef             GPIOICR_Bit;
    };
    union
    {
        volatile uint32_t      GPIOAFSEL;
        GPIOAFSEL_TypeDef           GPIOAFSEL_Bit;
    };
    const    uint32_t          reserved[55];
    union
    {
        volatile uint32_t      GPIODR2R;
        GPIODR2R_TypeDef            GPIODR2R_Bit;
    };
    union
    {
        volatile uint32_t      GPIODR4R;
        GPIODR4R_TypeDef            GPIODR4R_Bit;
    };
    union
    {
        volatile uint32_t      GPIODR8R;
        GPIODR8R_TypeDef            GPIODR8R_Bit;
    };
    union
    {
        volatile uint32_t      GPIOODR;
        GPIOODR_TypeDef             GPIOODR_Bit;
    };
    union
    {
        volatile uint32_t      GPIOPUR;
        GPIOPUR_TypeDef             GPIOPUR_Bit;
    };
    union
    {
        volatile uint32_t      GPIOPDR;
        GPIOPDR_TypeDef             GPIOPDR_Bit;
    };
    union
    {
        volatile uint32_t      GPIOSLR;
        GPIOSLR_TypeDef             GPIOSLR_Bit;
    };
    union
    {
        volatile uint32_t      GPIODEN;
        GPIODEN_TypeDef             GPIODEN_Bit;
    };
    union
    {
        volatile uint32_t      GPIOLOCK;
        GPIOLOCK_TypeDef            GPIOLOCK_Bit;
    };
    union
    {
        volatile uint32_t      GPIOCR;
        GPIOCR_TypeDef              GPIOCR_Bit;
    };
    union
    {
        volatile uint32_t      GPIOAMSEL;
        GPIOAMSEL_TypeDef           GPIOAMSEL_Bit;
    };
    union
    {
        volatile uint32_t      GPIOPCTL;
        GPIOPCTL_TypeDef            GPIOPCTL_Bit;
    };
    union
    {
        volatile uint32_t      GPIOADCCTL;
        GPIOADCCTL_TypeDef          GPIOADCCTL_Bit;
    };
    union
    {
        volatile uint32_t      GPIODMACTL;
        GPIODMACTL_TypeDef          GPIODMACTL_Bit;
    };
    const uint32_t             reserved1[678];
    union
    {
        volatile uint32_t         GPIOPeriphID4;
        GPIOPeriphID4_TypeDef          GPIOPeriphID4_Bit;
    };
    union
    {
        volatile uint32_t         GPIOPeriphID5;
        GPIOPeriphID5_TypeDef          GPIOPeriphID5_Bit;
    };
    union
    {
        volatile uint32_t         GPIOPeriphID6;
        GPIOPeriphID6_TypeDef          GPIOPeriphID6_Bit;
    };
    union
    {
        volatile uint32_t         GPIOPeriphID7;
        GPIOPeriphID7_TypeDef          GPIOPeriphID7_Bit;
    };
    union
    {
        volatile uint32_t         GPIOPeriphID0;
        GPIOPeriphID0_TypeDef          GPIOPeriphID0_Bit;
    };
    union
    {
        volatile uint32_t         GPIOPeriphID1;
        GPIOPeriphID1_TypeDef          GPIOPeriphID1_Bit;
    };
    union
    {
        volatile uint32_t         GPIOPeriphID2;
        GPIOPeriphID2_TypeDef          GPIOPeriphID2_Bit;
    };
    union
    {
        volatile uint32_t         GPIOPeriphID3;
        GPIOPeriphID3_TypeDef          GPIOPeriphID3_Bit;
    };
    union
    {
        volatile uint32_t        GPIOPCellID0;
        GPIOPCellID0_TypeDef          GPIOPCellID0_Bit;
    };
    union
    {
        volatile uint32_t        GPIOPCellID1;
        GPIOPCellID1_TypeDef          GPIOPCellID1_Bit;
    };
    union
    {
        volatile uint32_t        GPIOPCellID2;
        GPIOPCellID2_TypeDef          GPIOPCellID2_Bit;
    };
    union
    {
        volatile uint32_t        GPIOPCellID3;
        GPIOPCellID3_TypeDef          GPIOPCellID3_Bit;
    };
}GPIO_TypeDef;

typedef volatile struct
{
    GPIO_TypeDef AHB[6];
}GPIO_AHB_TypeDef;

typedef volatile struct
{
    GPIO_TypeDef          APB_AD[4];
    const    GPIO_TypeDef reserved[28];
    GPIO_TypeDef          APB_EF[2];
}GPIO_APB_TypeDef;


#define PIN0   0x000000001
#define PIN1   0x000000002
#define PIN2   0x000000004
#define PIN3   0x000000008
#define PIN4   0x000000010
#define PIN5   0x000000020
#define PIN6   0x000000040
#define PIN7   0x000000080
#define PIN8   0x000000100
#define PIN9   0x000000200
#define PIN10  0x000000400
#define PIN11  0x000000800
#define PIN12  0x000001000
#define PIN13  0x000002000
#define PIN14  0x000004000
#define PIN15  0x000008000
#define PIN16  0x000100000
#define PIN17  0x000200000
#define PIN18  0x000400000
#define PIN19  0x000800000
#define PIN20  0x001000000
#define PIN21  0x002000000
#define PIN22  0x004000000
#define PIN23  0x008000000
#define PIN24  0x010000000
#define PIN25  0x020000000
#define PIN26  0x040000000
#define PIN27  0x080000000
#define PIN28  0x100000000
#define PIN29  0x200000000
#define PIN30  0x400000000
#define PIN31  0x800000000


#define BIT0   0x000000001
#define BIT1   0x000000002
#define BIT2   0x000000004
#define BIT3   0x000000008
#define BIT4   0x000000010
#define BIT5   0x000000020
#define BIT6   0x000000040
#define BIT7   0x000000080
#define BIT8   0x000000100
#define BIT9   0x000000200
#define BIT10  0x000000400
#define BIT11  0x000000800
#define BIT12  0x000001000
#define BIT13  0x000002000
#define BIT14  0x000004000
#define BIT15  0x000008000
#define BIT16  0x000100000
#define BIT17  0x000200000
#define BIT18  0x000400000
#define BIT19  0x000800000
#define BIT20  0x001000000
#define BIT21  0x002000000
#define BIT22  0x004000000
#define BIT23  0x008000000
#define BIT24  0x010000000
#define BIT25  0x020000000
#define BIT26  0x040000000
#define BIT27  0x080000000
#define BIT28  0x100000000
#define BIT29  0x200000000
#define BIT30  0x400000000
#define BIT31  0x800000000


#define GPIOA_APB_BASE            (0x40004000)
#define GPIOA_APB_OFFSET          (0x00004000)
#define GPIOB_APB_BASE            (0x40005000)
#define GPIOB_APB_OFFSET          (0x00005000)
#define GPIOC_APB_BASE            (0x40006000)
#define GPIOC_APB_OFFSET          (0x00006000)
#define GPIOD_APB_BASE            (0x40007000)
#define GPIOD_APB_OFFSET          (0x00007000)
#define GPIOE_APB_BASE            (0x40024000)
#define GPIOE_APB_OFFSET          (0x00024000)
#define GPIOF_APB_BASE            (0x40025000)
#define GPIOF_APB_OFFSET          (0x00025000)


#define GPIOA_AHB_BASE            (0x40058000)
#define GPIOA_AHB_OFFSET          (0x00058000)
#define GPIOB_AHB_BASE            (0x40059000)
#define GPIOB_AHB_OFFSET          (0x00059000)
#define GPIOC_AHB_BASE            (0x4005A000)
#define GPIOC_AHB_OFFSET          (0x0005A000)
#define GPIOD_AHB_BASE            (0x4005B000)
#define GPIOD_AHB_OFFSET          (0x0005B000)
#define GPIOE_AHB_BASE            (0x4005C000)
#define GPIOE_AHB_OFFSET          (0x0005C000)
#define GPIOF_AHB_BASE            (0x4005D000)
#define GPIOF_AHB_OFFSET          (0x0005D000)

#define GPIOAPB       (((GPIO_APB_TypeDef*)(GPIOB_APBASE)))
#define GPIOAHB       (((GPIO_AHB_TypeDef*)(GPIOB_AHBASE)))

#define GPIOA_APB     (((GPIO_TypeDef*)(GPIOA_APB_BASE)))
#define GPIOB_APB     (((GPIO_TypeDef*)(GPIOB_APB_BASE)))
#define GPIOC_APB     (((GPIO_TypeDef*)(GPIOC_APB_BASE)))
#define GPIOD_APB     (((GPIO_TypeDef*)(GPIOD_APB_BASE)))
#define GPIOE_APB     (((GPIO_TypeDef*)(GPIOE_APB_BASE)))
#define GPIOF_APB     (((GPIO_TypeDef*)(GPIOF_APB_BASE)))

#define GPIOA_AHB     (((GPIO_TypeDef*)(GPIOA_AHB_BASE)))
#define GPIOB_AHB     (((GPIO_TypeDef*)(GPIOB_AHB_BASE)))
#define GPIOC_AHB     (((GPIO_TypeDef*)(GPIOC_AHB_BASE)))
#define GPIOD_AHB     (((GPIO_TypeDef*)(GPIOD_AHB_BASE)))
#define GPIOE_AHB     (((GPIO_TypeDef*)(GPIOE_AHB_BASE)))
#define GPIOF_AHB     (((GPIO_TypeDef*)(GPIOF_AHB_BASE)))


#define GPIO_APB_GPIODATA_OFFSET             (0x000)
#define GPIO_APB_GPIODATA0_OFFSET            (0x004)
#define GPIO_APB_GPIODATA1_OFFSET            (0x008)
#define GPIO_APB_GPIODATA2_OFFSET            (0x010)
#define GPIO_APB_GPIODATA3_OFFSET            (0x020)
#define GPIO_APB_GPIODATA4_OFFSET            (0x040)
#define GPIO_APB_GPIODATA5_OFFSET            (0x080)
#define GPIO_APB_GPIODATA6_OFFSET            (0x100)
#define GPIO_APB_GPIODATA7_OFFSET            (0x200)
#define GPIO_APB_GPIODAT_OFFSET              (0x3FC)
#define GPIO_APB_GPIODIR_OFFSET              (0x400)
#define GPIO_APB_GPIOIS_OFFSET               (0x404)
#define GPIO_APB_GPIOIBE_OFFSET              (0x408)
#define GPIO_APB_GPIOIEV_OFFSET              (0x40C)
#define GPIO_APB_GPIOIM_OFFSET               (0x410)
#define GPIO_APB_GPIORIS_OFFSET              (0x414)
#define GPIO_APB_GPIOMIS_OFFSET              (0x418)
#define GPIO_APB_GPIOICR_OFFSET              (0x41C)
#define GPIO_APB_GPIOAFSEL_OFFSET            (0x420)
#define GPIO_APB_GPIODR2R_OFFSET             (0x500)
#define GPIO_APB_GPIODR4R_OFFSET             (0x504)
#define GPIO_APB_GPIODR8R_OFFSET             (0x508)
#define GPIO_APB_GPIOODR_OFFSET              (0x50C)
#define GPIO_APB_GPIOPUR_OFFSET              (0x510)
#define GPIO_APB_GPIOPDR_OFFSET              (0x514)
#define GPIO_APB_GPIOSLR_OFFSET              (0x518)
#define GPIO_APB_GPIODEN_OFFSET              (0x51C)
#define GPIO_APB_GPIOLOCK_OFFSET             (0x520)
#define GPIO_APB_GPIOCR_OFFSET               (0x524)
#define GPIO_APB_GPIOAMSEL_OFFSET            (0x528)
#define GPIO_APB_GPIOPCTL_OFFSET             (0x52C)
#define GPIO_APB_GPIOADCCTL_OFFSET           (0x530)
#define GPIO_APB_GPIODMACTL_OFFSET           (0x534)
#define GPIO_APB_GPIOPeriphID4_OFFSET        (0xFD0)
#define GPIO_APB_GPIOPeriphID5_OFFSET        (0xFD4)
#define GPIO_APB_GPIOPeriphID6_OFFSET        (0xFD8)
#define GPIO_APB_GPIOPeriphID7_OFFSET        (0xFDC)
#define GPIO_APB_GPIOPeriphID0_OFFSET        (0xFE0)
#define GPIO_APB_GPIOPeriphID1_OFFSET        (0xFE4)
#define GPIO_APB_GPIOPeriphID2_OFFSET        (0xFE8)
#define GPIO_APB_GPIOPeriphID3_OFFSET        (0xFEC)
#define GPIO_APB_GPIOPCellID0_OFFSET         (0xFF0)
#define GPIO_APB_GPIOPCellID1_OFFSET         (0xFF4)
#define GPIO_APB_GPIOPCellID2_OFFSET         (0xFF8)
#define GPIO_APB_GPIOPCellID3_OFFSET         (0xFFC)

#define GPIO_AHB_GPIODATA_OFFSET             (0x000)
#define GPIO_AHB_GPIODATA0_OFFSET            (0x004)
#define GPIO_AHB_GPIODATA1_OFFSET            (0x008)
#define GPIO_AHB_GPIODATA2_OFFSET            (0x010)
#define GPIO_AHB_GPIODATA3_OFFSET            (0x020)
#define GPIO_AHB_GPIODATA4_OFFSET            (0x040)
#define GPIO_AHB_GPIODATA5_OFFSET            (0x080)
#define GPIO_AHB_GPIODATA6_OFFSET            (0x100)
#define GPIO_AHB_GPIODATA7_OFFSET            (0x200)
#define GPIO_AHB_GPIODAT_OFFSET              (0x3FC)
#define GPIO_AHB_GPIODIR_OFFSET              (0x400)
#define GPIO_AHB_GPIOIS_OFFSET               (0x404)
#define GPIO_AHB_GPIOIBE_OFFSET              (0x408)
#define GPIO_AHB_GPIOIEV_OFFSET              (0x40C)
#define GPIO_AHB_GPIOIM_OFFSET               (0x410)
#define GPIO_AHB_GPIORIS_OFFSET              (0x414)
#define GPIO_AHB_GPIOMIS_OFFSET              (0x418)
#define GPIO_AHB_GPIOICR_OFFSET              (0x41C)
#define GPIO_AHB_GPIOAFSEL_OFFSET            (0x420)
#define GPIO_AHB_GPIODR2R_OFFSET             (0x500)
#define GPIO_AHB_GPIODR4R_OFFSET             (0x504)
#define GPIO_AHB_GPIODR8R_OFFSET             (0x508)
#define GPIO_AHB_GPIOODR_OFFSET              (0x50C)
#define GPIO_AHB_GPIOPUR_OFFSET              (0x510)
#define GPIO_AHB_GPIOPDR_OFFSET              (0x514)
#define GPIO_AHB_GPIOSLR_OFFSET              (0x518)
#define GPIO_AHB_GPIODEN_OFFSET              (0x51C)
#define GPIO_AHB_GPIOLOCK_OFFSET             (0x520)
#define GPIO_AHB_GPIOCR_OFFSET               (0x524)
#define GPIO_AHB_GPIOAMSEL_OFFSET            (0x528)
#define GPIO_AHB_GPIOPCTL_OFFSET             (0x52C)
#define GPIO_AHB_GPIOADCCTL_OFFSET           (0x530)
#define GPIO_AHB_GPIODMACTL_OFFSET           (0x534)
#define GPIO_AHB_GPIOPeriphID4_OFFSET        (0xFD0)
#define GPIO_AHB_GPIOPeriphID5_OFFSET        (0xFD4)
#define GPIO_AHB_GPIOPeriphID6_OFFSET        (0xFD8)
#define GPIO_AHB_GPIOPeriphID7_OFFSET        (0xFDC)
#define GPIO_AHB_GPIOPeriphID0_OFFSET        (0xFE0)
#define GPIO_AHB_GPIOPeriphID1_OFFSET        (0xFE4)
#define GPIO_AHB_GPIOPeriphID2_OFFSET        (0xFE8)
#define GPIO_AHB_GPIOPeriphID3_OFFSET        (0xFEC)
#define GPIO_AHB_GPIOPCellID0_OFFSET         (0xFF0)
#define GPIO_AHB_GPIOPCellID1_OFFSET         (0xFF4)
#define GPIO_AHB_GPIOPCellID2_OFFSET         (0xFF8)
#define GPIO_AHB_GPIOPCellID3_OFFSET         (0xFFC)



//todo
////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 0 GPIOA ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////


////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 0.1 GPIODATA ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOA_APB_GPIODATA            (((GPIODATA_TypeDef*)(GPIOA_APB_BASE+GPIO_APB_GPIODATA_OFFSET )))
#define GPIOA_APB_GPIODATA_R          (*((volatile uint32_t *)(GPIOA_APB_BASE+GPIO_APB_GPIODATA_OFFSET )))
#define GPIOA_APB_GPIODATA0_R          (*((volatile uint32_t *)(GPIOA_APB_BASE+GPIO_APB_GPIODATA0_OFFSET )))
#define GPIOA_APB_GPIODATA1_R          (*((volatile uint32_t *)(GPIOA_APB_BASE+GPIO_APB_GPIODATA1_OFFSET )))
#define GPIOA_APB_GPIODATA2_R          (*((volatile uint32_t *)(GPIOA_APB_BASE+GPIO_APB_GPIODATA2_OFFSET )))
#define GPIOA_APB_GPIODATA3_R          (*((volatile uint32_t *)(GPIOA_APB_BASE+GPIO_APB_GPIODATA3_OFFSET )))
#define GPIOA_APB_GPIODATA4_R          (*((volatile uint32_t *)(GPIOA_APB_BASE+GPIO_APB_GPIODATA4_OFFSET )))
#define GPIOA_APB_GPIODATA5_R          (*((volatile uint32_t *)(GPIOA_APB_BASE+GPIO_APB_GPIODATA5_OFFSET )))
#define GPIOA_APB_GPIODATA6_R          (*((volatile uint32_t *)(GPIOA_APB_BASE+GPIO_APB_GPIODATA6_OFFSET )))
#define GPIOA_APB_GPIODATA7_R          (*((volatile uint32_t *)(GPIOA_APB_BASE+GPIO_APB_GPIODATA7_OFFSET )))

#define GPIOA_AHB_GPIODATA            (((GPIODATA_TypeDef*)(GPIOA_AHB_BASE+GPIO_AHB_GPIODATA_OFFSET )))
#define GPIOA_AHB_GPIODATA_R          (*((volatile uint32_t *)(GPIOA_AHB_BASE+GPIO_AHB_GPIODATA_OFFSET )))
#define GPIOA_AHB_GPIODATA0_R         (*((volatile uint32_t *)(GPIOA_AHB_BASE+GPIO_AHB_GPIODATA0_OFFSET )))
#define GPIOA_AHB_GPIODATA1_R         (*((volatile uint32_t *)(GPIOA_AHB_BASE+GPIO_AHB_GPIODATA1_OFFSET )))
#define GPIOA_AHB_GPIODATA2_R         (*((volatile uint32_t *)(GPIOA_AHB_BASE+GPIO_AHB_GPIODATA2_OFFSET )))
#define GPIOA_AHB_GPIODATA3_R         (*((volatile uint32_t *)(GPIOA_AHB_BASE+GPIO_AHB_GPIODATA3_OFFSET )))
#define GPIOA_AHB_GPIODATA4_R         (*((volatile uint32_t *)(GPIOA_AHB_BASE+GPIO_AHB_GPIODATA4_OFFSET )))
#define GPIOA_AHB_GPIODATA5_R         (*((volatile uint32_t *)(GPIOA_AHB_BASE+GPIO_AHB_GPIODATA5_OFFSET )))
#define GPIOA_AHB_GPIODATA6_R         (*((volatile uint32_t *)(GPIOA_AHB_BASE+GPIO_AHB_GPIODATA6_OFFSET )))
#define GPIOA_AHB_GPIODATA7_R         (*((volatile uint32_t *)(GPIOA_AHB_BASE+GPIO_AHB_GPIODATA7_OFFSET )))

#define GPIOA_APB_GPIODAT            (((GPIODAT_TypeDef*)(GPIOA_APB_BASE+GPIO_APB_GPIODAT_OFFSET )))
#define GPIOA_APB_GPIODAT_R          (*((volatile uint32_t *)(GPIOA_APB_BASE+GPIO_APB_GPIODAT_OFFSET )))

#define GPIOA_AHB_GPIODAT            (((GPIODAT_TypeDef*)(GPIOA_AHB_BASE+GPIO_AHB_GPIODAT_OFFSET )))
#define GPIOA_AHB_GPIODAT_R          (*((volatile uint32_t *)(GPIOA_AHB_BASE+GPIO_AHB_GPIODAT_OFFSET )))


//--------
#define GPIOA_APB_GPIODATA_R_DATA_MASK      (0x000000FF)
#define GPIOA_APB_GPIODATA_R_DATA_BIT       (0)
#define GPIOA_APB_GPIODATA_R_DATA0_LOW      (0x00000000)
#define GPIOA_APB_GPIODATA_R_DATA1_LOW      (0x00000000)
#define GPIOA_APB_GPIODATA_R_DATA2_LOW      (0x00000000)
#define GPIOA_APB_GPIODATA_R_DATA3_LOW      (0x00000000)
#define GPIOA_APB_GPIODATA_R_DATA4_LOW      (0x00000000)
#define GPIOA_APB_GPIODATA_R_DATA5_LOW      (0x00000000)
#define GPIOA_APB_GPIODATA_R_DATA6_LOW      (0x00000000)
#define GPIOA_APB_GPIODATA_R_DATA7_LOW      (0x00000000)
#define GPIOA_APB_GPIODATA_R_DATA0_HIGH     (0x00000001)
#define GPIOA_APB_GPIODATA_R_DATA1_HIGH     (0x00000002)
#define GPIOA_APB_GPIODATA_R_DATA2_HIGH     (0x00000004)
#define GPIOA_APB_GPIODATA_R_DATA3_HIGH     (0x00000008)
#define GPIOA_APB_GPIODATA_R_DATA4_HIGH     (0x00000010)
#define GPIOA_APB_GPIODATA_R_DATA5_HIGH     (0x00000020)
#define GPIOA_APB_GPIODATA_R_DATA6_HIGH     (0x00000040)
#define GPIOA_APB_GPIODATA_R_DATA7_HIGH     (0x00000080)

#define GPIOA_APB_GPIODATA_DATA_MASK        (0x00000001)
#define GPIOA_APB_GPIODATA_DATA0_LOW        (0x00000000)
#define GPIOA_APB_GPIODATA_DATA1_LOW        (0x00000000)
#define GPIOA_APB_GPIODATA_DATA2_LOW        (0x00000000)
#define GPIOA_APB_GPIODATA_DATA3_LOW        (0x00000000)
#define GPIOA_APB_GPIODATA_DATA4_LOW        (0x00000000)
#define GPIOA_APB_GPIODATA_DATA5_LOW        (0x00000000)
#define GPIOA_APB_GPIODATA_DATA6_LOW        (0x00000000)
#define GPIOA_APB_GPIODATA_DATA7_LOW        (0x00000000)
#define GPIOA_APB_GPIODATA_DATA0_HIGH       (0x00000001)
#define GPIOA_APB_GPIODATA_DATA1_HIGH       (0x00000001)
#define GPIOA_APB_GPIODATA_DATA2_HIGH       (0x00000001)
#define GPIOA_APB_GPIODATA_DATA3_HIGH       (0x00000001)
#define GPIOA_APB_GPIODATA_DATA4_HIGH       (0x00000001)
#define GPIOA_APB_GPIODATA_DATA5_HIGH       (0x00000001)
#define GPIOA_APB_GPIODATA_DATA6_HIGH       (0x00000001)
#define GPIOA_APB_GPIODATA_DATA7_HIGH       (0x00000001)
//--------

//--------
#define GPIOA_AHB_GPIODATA_R_DATA_MASK      (0x000000FF)
#define GPIOA_AHB_GPIODATA_R_DATA_BIT       (0)
#define GPIOA_AHB_GPIODATA_R_DATA0_LOW      (0x00000000)
#define GPIOA_AHB_GPIODATA_R_DATA1_LOW      (0x00000000)
#define GPIOA_AHB_GPIODATA_R_DATA2_LOW      (0x00000000)
#define GPIOA_AHB_GPIODATA_R_DATA3_LOW      (0x00000000)
#define GPIOA_AHB_GPIODATA_R_DATA4_LOW      (0x00000000)
#define GPIOA_AHB_GPIODATA_R_DATA5_LOW      (0x00000000)
#define GPIOA_AHB_GPIODATA_R_DATA6_LOW      (0x00000000)
#define GPIOA_AHB_GPIODATA_R_DATA7_LOW      (0x00000000)
#define GPIOA_AHB_GPIODATA_R_DATA0_HIGH     (0x00000001)
#define GPIOA_AHB_GPIODATA_R_DATA1_HIGH     (0x00000002)
#define GPIOA_AHB_GPIODATA_R_DATA2_HIGH     (0x00000004)
#define GPIOA_AHB_GPIODATA_R_DATA3_HIGH     (0x00000008)
#define GPIOA_AHB_GPIODATA_R_DATA4_HIGH     (0x00000010)
#define GPIOA_AHB_GPIODATA_R_DATA5_HIGH     (0x00000020)
#define GPIOA_AHB_GPIODATA_R_DATA6_HIGH     (0x00000040)
#define GPIOA_AHB_GPIODATA_R_DATA7_HIGH     (0x00000080)

#define GPIOA_AHB_GPIODATA_DATA_MASK        (0x00000001)
#define GPIOA_AHB_GPIODATA_DATA0_LOW        (0x00000000)
#define GPIOA_AHB_GPIODATA_DATA1_LOW        (0x00000000)
#define GPIOA_AHB_GPIODATA_DATA2_LOW        (0x00000000)
#define GPIOA_AHB_GPIODATA_DATA3_LOW        (0x00000000)
#define GPIOA_AHB_GPIODATA_DATA4_LOW        (0x00000000)
#define GPIOA_AHB_GPIODATA_DATA5_LOW        (0x00000000)
#define GPIOA_AHB_GPIODATA_DATA6_LOW        (0x00000000)
#define GPIOA_AHB_GPIODATA_DATA7_LOW        (0x00000000)
#define GPIOA_AHB_GPIODATA_DATA0_HIGH       (0x00000001)
#define GPIOA_AHB_GPIODATA_DATA1_HIGH       (0x00000001)
#define GPIOA_AHB_GPIODATA_DATA2_HIGH       (0x00000001)
#define GPIOA_AHB_GPIODATA_DATA3_HIGH       (0x00000001)
#define GPIOA_AHB_GPIODATA_DATA4_HIGH       (0x00000001)
#define GPIOA_AHB_GPIODATA_DATA5_HIGH       (0x00000001)
#define GPIOA_AHB_GPIODATA_DATA6_HIGH       (0x00000001)
#define GPIOA_AHB_GPIODATA_DATA7_HIGH       (0x00000001)
//--------


//--------
#define GPIOA_APB_GPIODAT_R_DAT_MASK        (0x000000FF)
#define GPIOA_APB_GPIODAT_R_DAT_BIT         (0)
#define GPIOA_APB_GPIODAT_R_DAT0_LOW        (0x00000000)
#define GPIOA_APB_GPIODAT_R_DAT1_LOW        (0x00000000)
#define GPIOA_APB_GPIODAT_R_DAT2_LOW        (0x00000000)
#define GPIOA_APB_GPIODAT_R_DAT3_LOW        (0x00000000)
#define GPIOA_APB_GPIODAT_R_DAT4_LOW        (0x00000000)
#define GPIOA_APB_GPIODAT_R_DAT5_LOW        (0x00000000)
#define GPIOA_APB_GPIODAT_R_DAT6_LOW        (0x00000000)
#define GPIOA_APB_GPIODAT_R_DAT7_LOW        (0x00000000)
#define GPIOA_APB_GPIODAT_R_DAT0_HIGH       (0x00000001)
#define GPIOA_APB_GPIODAT_R_DAT1_HIGH       (0x00000002)
#define GPIOA_APB_GPIODAT_R_DAT2_HIGH       (0x00000004)
#define GPIOA_APB_GPIODAT_R_DAT3_HIGH       (0x00000008)
#define GPIOA_APB_GPIODAT_R_DAT4_HIGH       (0x00000010)
#define GPIOA_APB_GPIODAT_R_DAT5_HIGH       (0x00000020)
#define GPIOA_APB_GPIODAT_R_DAT6_HIGH       (0x00000040)
#define GPIOA_APB_GPIODAT_R_DAT7_HIGH       (0x00000080)

#define GPIOA_APB_GPIODAT_DAT_MASK          (0x00000001)
#define GPIOA_APB_GPIODAT_DAT0_LOW          (0x00000000)
#define GPIOA_APB_GPIODAT_DAT1_LOW          (0x00000000)
#define GPIOA_APB_GPIODAT_DAT2_LOW          (0x00000000)
#define GPIOA_APB_GPIODAT_DAT3_LOW          (0x00000000)
#define GPIOA_APB_GPIODAT_DAT4_LOW          (0x00000000)
#define GPIOA_APB_GPIODAT_DAT5_LOW          (0x00000000)
#define GPIOA_APB_GPIODAT_DAT6_LOW          (0x00000000)
#define GPIOA_APB_GPIODAT_DAT7_LOW          (0x00000000)
#define GPIOA_APB_GPIODAT_DAT0_HIGH         (0x00000001)
#define GPIOA_APB_GPIODAT_DAT1_HIGH         (0x00000001)
#define GPIOA_APB_GPIODAT_DAT2_HIGH         (0x00000001)
#define GPIOA_APB_GPIODAT_DAT3_HIGH         (0x00000001)
#define GPIOA_APB_GPIODAT_DAT4_HIGH         (0x00000001)
#define GPIOA_APB_GPIODAT_DAT5_HIGH         (0x00000001)
#define GPIOA_APB_GPIODAT_DAT6_HIGH         (0x00000001)
#define GPIOA_APB_GPIODAT_DAT7_HIGH         (0x00000001)
//--------

//--------
#define GPIOA_AHB_GPIODAT_R_DAT_MASK        (0x000000FF)
#define GPIOA_AHB_GPIODAT_R_DAT_BIT         (0)
#define GPIOA_AHB_GPIODAT_R_DAT0_LOW        (0x00000000)
#define GPIOA_AHB_GPIODAT_R_DAT1_LOW        (0x00000000)
#define GPIOA_AHB_GPIODAT_R_DAT2_LOW        (0x00000000)
#define GPIOA_AHB_GPIODAT_R_DAT3_LOW        (0x00000000)
#define GPIOA_AHB_GPIODAT_R_DAT4_LOW        (0x00000000)
#define GPIOA_AHB_GPIODAT_R_DAT5_LOW        (0x00000000)
#define GPIOA_AHB_GPIODAT_R_DAT6_LOW        (0x00000000)
#define GPIOA_AHB_GPIODAT_R_DAT7_LOW        (0x00000000)
#define GPIOA_AHB_GPIODAT_R_DAT0_HIGH       (0x00000001)
#define GPIOA_AHB_GPIODAT_R_DAT1_HIGH       (0x00000002)
#define GPIOA_AHB_GPIODAT_R_DAT2_HIGH       (0x00000004)
#define GPIOA_AHB_GPIODAT_R_DAT3_HIGH       (0x00000008)
#define GPIOA_AHB_GPIODAT_R_DAT4_HIGH       (0x00000010)
#define GPIOA_AHB_GPIODAT_R_DAT5_HIGH       (0x00000020)
#define GPIOA_AHB_GPIODAT_R_DAT6_HIGH       (0x00000040)
#define GPIOA_AHB_GPIODAT_R_DAT7_HIGH       (0x00000080)

#define GPIOA_AHB_GPIODAT_DAT_MASK          (0x00000001)
#define GPIOA_AHB_GPIODAT_DAT0_LOW          (0x00000000)
#define GPIOA_AHB_GPIODAT_DAT1_LOW          (0x00000000)
#define GPIOA_AHB_GPIODAT_DAT2_LOW          (0x00000000)
#define GPIOA_AHB_GPIODAT_DAT3_LOW          (0x00000000)
#define GPIOA_AHB_GPIODAT_DAT4_LOW          (0x00000000)
#define GPIOA_AHB_GPIODAT_DAT5_LOW          (0x00000000)
#define GPIOA_AHB_GPIODAT_DAT6_LOW          (0x00000000)
#define GPIOA_AHB_GPIODAT_DAT7_LOW          (0x00000000)
#define GPIOA_AHB_GPIODAT_DAT0_HIGH         (0x00000001)
#define GPIOA_AHB_GPIODAT_DAT1_HIGH         (0x00000001)
#define GPIOA_AHB_GPIODAT_DAT2_HIGH         (0x00000001)
#define GPIOA_AHB_GPIODAT_DAT3_HIGH         (0x00000001)
#define GPIOA_AHB_GPIODAT_DAT4_HIGH         (0x00000001)
#define GPIOA_AHB_GPIODAT_DAT5_HIGH         (0x00000001)
#define GPIOA_AHB_GPIODAT_DAT6_HIGH         (0x00000001)
#define GPIOA_AHB_GPIODAT_DAT7_HIGH         (0x00000001)
//--------



#define GPIOA_AHB_GPIODATA_DATA0_BB         (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIODATA_OFFSET)*32)+(0*4))))
#define GPIOA_AHB_GPIODATA_DATA1_BB         (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIODATA_OFFSET)*32)+(1*4))))
#define GPIOA_AHB_GPIODATA_DATA2_BB         (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIODATA_OFFSET)*32)+(2*4))))
#define GPIOA_AHB_GPIODATA_DATA3_BB         (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIODATA_OFFSET)*32)+(3*4))))
#define GPIOA_AHB_GPIODATA_DATA4_BB         (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIODATA_OFFSET)*32)+(4*4))))
#define GPIOA_AHB_GPIODATA_DATA5_BB         (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIODATA_OFFSET)*32)+(5*4))))
#define GPIOA_AHB_GPIODATA_DATA6_BB         (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIODATA_OFFSET)*32)+(6*4))))
#define GPIOA_AHB_GPIODATA_DATA7_BB         (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIODATA_OFFSET)*32)+(7*4))))

#define GPIOA_AHB_GPIODATA0_DATA0_BB        (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIODATA0_OFFSET)*32)+(0*4))))
#define GPIOA_AHB_GPIODATA1_DATA1_BB        (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIODATA1_OFFSET)*32)+(1*4))))
#define GPIOA_AHB_GPIODATA2_DATA2_BB        (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIODATA2_OFFSET)*32)+(2*4))))
#define GPIOA_AHB_GPIODATA3_DATA3_BB        (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIODATA3_OFFSET)*32)+(3*4))))
#define GPIOA_AHB_GPIODATA4_DATA4_BB        (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIODATA4_OFFSET)*32)+(4*4))))
#define GPIOA_AHB_GPIODATA5_DATA5_BB        (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIODATA5_OFFSET)*32)+(5*4))))
#define GPIOA_AHB_GPIODATA6_DATA6_BB        (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIODATA6_OFFSET)*32)+(6*4))))
#define GPIOA_AHB_GPIODATA7_DATA7_BB        (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIODATA7_OFFSET)*32)+(7*4))))

#define GPIOA_AHB_GPIODAT_DAT0_BB           (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIODAT_OFFSET)*32)+(0*4))))
#define GPIOA_AHB_GPIODAT_DAT1_BB           (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIODAT_OFFSET)*32)+(1*4))))
#define GPIOA_AHB_GPIODAT_DAT2_BB           (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIODAT_OFFSET)*32)+(2*4))))
#define GPIOA_AHB_GPIODAT_DAT3_BB           (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIODAT_OFFSET)*32)+(3*4))))
#define GPIOA_AHB_GPIODAT_DAT4_BB           (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIODAT_OFFSET)*32)+(4*4))))
#define GPIOA_AHB_GPIODAT_DAT5_BB           (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIODAT_OFFSET)*32)+(5*4))))
#define GPIOA_AHB_GPIODAT_DAT6_BB           (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIODAT_OFFSET)*32)+(6*4))))
#define GPIOA_AHB_GPIODAT_DAT7_BB           (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIODAT_OFFSET)*32)+(7*4))))


#define GPIOA_APB_GPIODATA_DATA0_BB         (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIODATA_OFFSET)*32)+(0*4))))
#define GPIOA_APB_GPIODATA_DATA1_BB         (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIODATA_OFFSET)*32)+(1*4))))
#define GPIOA_APB_GPIODATA_DATA2_BB         (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIODATA_OFFSET)*32)+(2*4))))
#define GPIOA_APB_GPIODATA_DATA3_BB         (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIODATA_OFFSET)*32)+(3*4))))
#define GPIOA_APB_GPIODATA_DATA4_BB         (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIODATA_OFFSET)*32)+(4*4))))
#define GPIOA_APB_GPIODATA_DATA5_BB         (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIODATA_OFFSET)*32)+(5*4))))
#define GPIOA_APB_GPIODATA_DATA6_BB         (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIODATA_OFFSET)*32)+(6*4))))
#define GPIOA_APB_GPIODATA_DATA7_BB         (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIODATA_OFFSET)*32)+(7*4))))

#define GPIOA_APB_GPIODATA0_DATA0_BB        (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIODATA0_OFFSET)*32)+(0*4))))
#define GPIOA_APB_GPIODATA1_DATA1_BB        (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIODATA1_OFFSET)*32)+(1*4))))
#define GPIOA_APB_GPIODATA2_DATA2_BB        (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIODATA2_OFFSET)*32)+(2*4))))
#define GPIOA_APB_GPIODATA3_DATA3_BB        (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIODATA3_OFFSET)*32)+(3*4))))
#define GPIOA_APB_GPIODATA4_DATA4_BB        (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIODATA4_OFFSET)*32)+(4*4))))
#define GPIOA_APB_GPIODATA5_DATA5_BB        (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIODATA5_OFFSET)*32)+(5*4))))
#define GPIOA_APB_GPIODATA6_DATA6_BB        (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIODATA6_OFFSET)*32)+(6*4))))
#define GPIOA_APB_GPIODATA7_DATA7_BB        (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIODATA7_OFFSET)*32)+(7*4))))

#define GPIOA_APB_GPIODAT_DAT0_BB           (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIODAT_OFFSET)*32)+(0*4))))
#define GPIOA_APB_GPIODAT_DAT1_BB           (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIODAT_OFFSET)*32)+(1*4))))
#define GPIOA_APB_GPIODAT_DAT2_BB           (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIODAT_OFFSET)*32)+(2*4))))
#define GPIOA_APB_GPIODAT_DAT3_BB           (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIODAT_OFFSET)*32)+(3*4))))
#define GPIOA_APB_GPIODAT_DAT4_BB           (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIODAT_OFFSET)*32)+(4*4))))
#define GPIOA_APB_GPIODAT_DAT5_BB           (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIODAT_OFFSET)*32)+(5*4))))
#define GPIOA_APB_GPIODAT_DAT6_BB           (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIODAT_OFFSET)*32)+(6*4))))
#define GPIOA_APB_GPIODAT_DAT7_BB           (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIODAT_OFFSET)*32)+(7*4))))

////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 0.2 GPIODIR ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOA_APB_GPIODIR            (((GPIODIR_TypeDef*)(GPIOA_APB_BASE+GPIO_APB_GPIODIR_OFFSET )))
#define GPIOA_APB_GPIODIR_R          (*((volatile uint32_t *)(GPIOA_APB_BASE+GPIO_APB_GPIODIR_OFFSET )))

#define GPIOA_AHB_GPIODIR            (((GPIODIR_TypeDef*)(GPIOA_AHB_BASE+GPIO_AHB_GPIODIR_OFFSET )))
#define GPIOA_AHB_GPIODIR_R          (*((volatile uint32_t *)(GPIOA_AHB_BASE+GPIO_AHB_GPIODIR_OFFSET )))

//--------
#define GPIOA_APB_GPIODIR_R_DIR_MASK            (0x000000FF)
#define GPIOA_APB_GPIODIR_R_DIR_BIT             (0)
#define GPIOA_APB_GPIODIR_R_DIR0_INPUT          (0x00000000)
#define GPIOA_APB_GPIODIR_R_DIR1_INPUT          (0x00000000)
#define GPIOA_APB_GPIODIR_R_DIR2_INPUT          (0x00000000)
#define GPIOA_APB_GPIODIR_R_DIR3_INPUT          (0x00000000)
#define GPIOA_APB_GPIODIR_R_DIR4_INPUT          (0x00000000)
#define GPIOA_APB_GPIODIR_R_DIR5_INPUT          (0x00000000)
#define GPIOA_APB_GPIODIR_R_DIR6_INPUT          (0x00000000)
#define GPIOA_APB_GPIODIR_R_DIR7_INPUT          (0x00000000)
#define GPIOA_APB_GPIODIR_R_DIR0_OUTPUT         (0x00000001)
#define GPIOA_APB_GPIODIR_R_DIR1_OUTPUT         (0x00000002)
#define GPIOA_APB_GPIODIR_R_DIR2_OUTPUT         (0x00000004)
#define GPIOA_APB_GPIODIR_R_DIR3_OUTPUT         (0x00000008)
#define GPIOA_APB_GPIODIR_R_DIR4_OUTPUT         (0x00000010)
#define GPIOA_APB_GPIODIR_R_DIR5_OUTPUT         (0x00000020)
#define GPIOA_APB_GPIODIR_R_DIR6_OUTPUT         (0x00000040)
#define GPIOA_APB_GPIODIR_R_DIR7_OUTPUT         (0x00000080)

#define GPIOA_APB_GPIODIR_DIR_MASK              (0x00000001)
#define GPIOA_APB_GPIODIR_DIR0_INPUT            (0x00000000)
#define GPIOA_APB_GPIODIR_DIR1_INPUT            (0x00000000)
#define GPIOA_APB_GPIODIR_DIR2_INPUT            (0x00000000)
#define GPIOA_APB_GPIODIR_DIR3_INPUT            (0x00000000)
#define GPIOA_APB_GPIODIR_DIR4_INPUT            (0x00000000)
#define GPIOA_APB_GPIODIR_DIR5_INPUT            (0x00000000)
#define GPIOA_APB_GPIODIR_DIR6_INPUT            (0x00000000)
#define GPIOA_APB_GPIODIR_DIR7_INPUT            (0x00000000)
#define GPIOA_APB_GPIODIR_DIR0_OUTPUT           (0x00000001)
#define GPIOA_APB_GPIODIR_DIR1_OUTPUT           (0x00000001)
#define GPIOA_APB_GPIODIR_DIR2_OUTPUT           (0x00000001)
#define GPIOA_APB_GPIODIR_DIR3_OUTPUT           (0x00000001)
#define GPIOA_APB_GPIODIR_DIR4_OUTPUT           (0x00000001)
#define GPIOA_APB_GPIODIR_DIR5_OUTPUT           (0x00000001)
#define GPIOA_APB_GPIODIR_DIR6_OUTPUT           (0x00000001)
#define GPIOA_APB_GPIODIR_DIR7_OUTPUT           (0x00000001)
//--------

//--------
#define GPIOA_AHB_GPIODIR_R_DIR_MASK            (0x000000FF)
#define GPIOA_AHB_GPIODIR_R_DIR_BIT             (0)
#define GPIOA_AHB_GPIODIR_R_DIR0_INPUT          (0x00000000)
#define GPIOA_AHB_GPIODIR_R_DIR1_INPUT          (0x00000000)
#define GPIOA_AHB_GPIODIR_R_DIR2_INPUT          (0x00000000)
#define GPIOA_AHB_GPIODIR_R_DIR3_INPUT          (0x00000000)
#define GPIOA_AHB_GPIODIR_R_DIR4_INPUT          (0x00000000)
#define GPIOA_AHB_GPIODIR_R_DIR5_INPUT          (0x00000000)
#define GPIOA_AHB_GPIODIR_R_DIR6_INPUT          (0x00000000)
#define GPIOA_AHB_GPIODIR_R_DIR7_INPUT          (0x00000000)
#define GPIOA_AHB_GPIODIR_R_DIR0_OUTPUT         (0x00000001)
#define GPIOA_AHB_GPIODIR_R_DIR1_OUTPUT         (0x00000002)
#define GPIOA_AHB_GPIODIR_R_DIR2_OUTPUT         (0x00000004)
#define GPIOA_AHB_GPIODIR_R_DIR3_OUTPUT         (0x00000008)
#define GPIOA_AHB_GPIODIR_R_DIR4_OUTPUT         (0x00000010)
#define GPIOA_AHB_GPIODIR_R_DIR5_OUTPUT         (0x00000020)
#define GPIOA_AHB_GPIODIR_R_DIR6_OUTPUT         (0x00000040)
#define GPIOA_AHB_GPIODIR_R_DIR7_OUTPUT         (0x00000080)

#define GPIOA_AHB_GPIODIR_DIR_MASK              (0x000000FF)
#define GPIOA_AHB_GPIODIR_DIR0_INPUT            (0x00000000)
#define GPIOA_AHB_GPIODIR_DIR1_INPUT            (0x00000000)
#define GPIOA_AHB_GPIODIR_DIR2_INPUT            (0x00000000)
#define GPIOA_AHB_GPIODIR_DIR3_INPUT            (0x00000000)
#define GPIOA_AHB_GPIODIR_DIR4_INPUT            (0x00000000)
#define GPIOA_AHB_GPIODIR_DIR5_INPUT            (0x00000000)
#define GPIOA_AHB_GPIODIR_DIR6_INPUT            (0x00000000)
#define GPIOA_AHB_GPIODIR_DIR7_INPUT            (0x00000000)
#define GPIOA_AHB_GPIODIR_DIR0_OUTPUT           (0x00000001)
#define GPIOA_AHB_GPIODIR_DIR1_OUTPUT           (0x00000001)
#define GPIOA_AHB_GPIODIR_DIR2_OUTPUT           (0x00000001)
#define GPIOA_AHB_GPIODIR_DIR3_OUTPUT           (0x00000001)
#define GPIOA_AHB_GPIODIR_DIR4_OUTPUT           (0x00000001)
#define GPIOA_AHB_GPIODIR_DIR5_OUTPUT           (0x00000001)
#define GPIOA_AHB_GPIODIR_DIR6_OUTPUT           (0x00000001)
#define GPIOA_AHB_GPIODIR_DIR7_OUTPUT           (0x00000001)
//--------

#define GPIOA_AHB_GPIODIR_DIR0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIODIR_OFFSET)*32)+(0*4))))
#define GPIOA_AHB_GPIODIR_DIR1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIODIR_OFFSET)*32)+(1*4))))
#define GPIOA_AHB_GPIODIR_DIR2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIODIR_OFFSET)*32)+(2*4))))
#define GPIOA_AHB_GPIODIR_DIR3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIODIR_OFFSET)*32)+(3*4))))
#define GPIOA_AHB_GPIODIR_DIR4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIODIR_OFFSET)*32)+(4*4))))
#define GPIOA_AHB_GPIODIR_DIR5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIODIR_OFFSET)*32)+(5*4))))
#define GPIOA_AHB_GPIODIR_DIR6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIODIR_OFFSET)*32)+(6*4))))
#define GPIOA_AHB_GPIODIR_DIR7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIODIR_OFFSET)*32)+(7*4))))

#define GPIOA_APB_GPIODIR_DIR0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIODIR_OFFSET)*32)+(0*4))))
#define GPIOA_APB_GPIODIR_DIR1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIODIR_OFFSET)*32)+(1*4))))
#define GPIOA_APB_GPIODIR_DIR2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIODIR_OFFSET)*32)+(2*4))))
#define GPIOA_APB_GPIODIR_DIR3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIODIR_OFFSET)*32)+(3*4))))
#define GPIOA_APB_GPIODIR_DIR4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIODIR_OFFSET)*32)+(4*4))))
#define GPIOA_APB_GPIODIR_DIR5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIODIR_OFFSET)*32)+(5*4))))
#define GPIOA_APB_GPIODIR_DIR6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIODIR_OFFSET)*32)+(6*4))))
#define GPIOA_APB_GPIODIR_DIR7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIODIR_OFFSET)*32)+(7*4))))

////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 0.3 GPIOIS ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOA_APB_GPIOIS            (((GPIOIS_TypeDef*)(GPIOA_APB_BASE+GPIO_APB_GPIOIS_OFFSET )))
#define GPIOA_APB_GPIOIS_R          (*((volatile uint32_t *)(GPIOA_APB_BASE+GPIO_APB_GPIOIS_OFFSET )))

#define GPIOA_AHB_GPIOIS            (((GPIOIS_TypeDef*)(GPIOA_AHB_BASE+GPIO_AHB_GPIOIS_OFFSET )))
#define GPIOA_AHB_GPIOIS_R          (*((volatile uint32_t *)(GPIOA_AHB_BASE+GPIO_AHB_GPIOIS_OFFSET )))

//--------
#define GPIOA_APB_GPIOIS_R_IS_MASK      (0x000000FF)
#define GPIOA_APB_GPIOIS_R_IS_BIT       (0)
#define GPIOA_APB_GPIOIS_R_IS0_EDGE     (0x00000000)
#define GPIOA_APB_GPIOIS_R_IS1_EDGE     (0x00000000)
#define GPIOA_APB_GPIOIS_R_IS2_EDGE     (0x00000000)
#define GPIOA_APB_GPIOIS_R_IS3_EDGE     (0x00000000)
#define GPIOA_APB_GPIOIS_R_IS4_EDGE     (0x00000000)
#define GPIOA_APB_GPIOIS_R_IS5_EDGE     (0x00000000)
#define GPIOA_APB_GPIOIS_R_IS6_EDGE     (0x00000000)
#define GPIOA_APB_GPIOIS_R_IS7_EDGE     (0x00000000)
#define GPIOA_APB_GPIOIS_R_IS0_LEVEL    (0x00000001)
#define GPIOA_APB_GPIOIS_R_IS1_LEVEL    (0x00000002)
#define GPIOA_APB_GPIOIS_R_IS2_LEVEL    (0x00000004)
#define GPIOA_APB_GPIOIS_R_IS3_LEVEL    (0x00000008)
#define GPIOA_APB_GPIOIS_R_IS4_LEVEL    (0x00000010)
#define GPIOA_APB_GPIOIS_R_IS5_LEVEL    (0x00000020)
#define GPIOA_APB_GPIOIS_R_IS6_LEVEL    (0x00000040)
#define GPIOA_APB_GPIOIS_R_IS7_LEVEL    (0x00000080)

#define GPIOA_APB_GPIOIS_IS_MASK        (0x00000001)
#define GPIOA_APB_GPIOIS_IS0_EDGE       (0x00000000)
#define GPIOA_APB_GPIOIS_IS1_EDGE       (0x00000000)
#define GPIOA_APB_GPIOIS_IS2_EDGE       (0x00000000)
#define GPIOA_APB_GPIOIS_IS3_EDGE       (0x00000000)
#define GPIOA_APB_GPIOIS_IS4_EDGE       (0x00000000)
#define GPIOA_APB_GPIOIS_IS5_EDGE       (0x00000000)
#define GPIOA_APB_GPIOIS_IS6_EDGE       (0x00000000)
#define GPIOA_APB_GPIOIS_IS7_EDGE       (0x00000000)
#define GPIOA_APB_GPIOIS_IS0_LEVEL      (0x00000001)
#define GPIOA_APB_GPIOIS_IS1_LEVEL      (0x00000001)
#define GPIOA_APB_GPIOIS_IS2_LEVEL      (0x00000001)
#define GPIOA_APB_GPIOIS_IS3_LEVEL      (0x00000001)
#define GPIOA_APB_GPIOIS_IS4_LEVEL      (0x00000001)
#define GPIOA_APB_GPIOIS_IS5_LEVEL      (0x00000001)
#define GPIOA_APB_GPIOIS_IS6_LEVEL      (0x00000001)
#define GPIOA_APB_GPIOIS_IS7_LEVEL      (0x00000080)
//--------

//--------
#define GPIOA_AHB_GPIOIS_R_IS_MASK      (0x000000FF)
#define GPIOA_AHB_GPIOIS_R_IS_BIT       (0)
#define GPIOA_AHB_GPIOIS_R_IS0_EDGE     (0x00000000)
#define GPIOA_AHB_GPIOIS_R_IS1_EDGE     (0x00000000)
#define GPIOA_AHB_GPIOIS_R_IS2_EDGE     (0x00000000)
#define GPIOA_AHB_GPIOIS_R_IS3_EDGE     (0x00000000)
#define GPIOA_AHB_GPIOIS_R_IS4_EDGE     (0x00000000)
#define GPIOA_AHB_GPIOIS_R_IS5_EDGE     (0x00000000)
#define GPIOA_AHB_GPIOIS_R_IS6_EDGE     (0x00000000)
#define GPIOA_AHB_GPIOIS_R_IS7_EDGE     (0x00000000)
#define GPIOA_AHB_GPIOIS_R_IS0_LEVEL    (0x00000001)
#define GPIOA_AHB_GPIOIS_R_IS1_LEVEL    (0x00000002)
#define GPIOA_AHB_GPIOIS_R_IS2_LEVEL    (0x00000004)
#define GPIOA_AHB_GPIOIS_R_IS3_LEVEL    (0x00000008)
#define GPIOA_AHB_GPIOIS_R_IS4_LEVEL    (0x00000010)
#define GPIOA_AHB_GPIOIS_R_IS5_LEVEL    (0x00000020)
#define GPIOA_AHB_GPIOIS_R_IS6_LEVEL    (0x00000040)
#define GPIOA_AHB_GPIOIS_R_IS7_LEVEL    (0x00000080)

#define GPIOA_AHB_GPIOIS_IS_MASK        (0x00000001)
#define GPIOA_AHB_GPIOIS_IS0_EDGE       (0x00000000)
#define GPIOA_AHB_GPIOIS_IS1_EDGE       (0x00000000)
#define GPIOA_AHB_GPIOIS_IS2_EDGE       (0x00000000)
#define GPIOA_AHB_GPIOIS_IS3_EDGE       (0x00000000)
#define GPIOA_AHB_GPIOIS_IS4_EDGE       (0x00000000)
#define GPIOA_AHB_GPIOIS_IS5_EDGE       (0x00000000)
#define GPIOA_AHB_GPIOIS_IS6_EDGE       (0x00000000)
#define GPIOA_AHB_GPIOIS_IS7_EDGE       (0x00000000)
#define GPIOA_AHB_GPIOIS_IS0_LEVEL      (0x00000001)
#define GPIOA_AHB_GPIOIS_IS1_LEVEL      (0x00000001)
#define GPIOA_AHB_GPIOIS_IS2_LEVEL      (0x00000001)
#define GPIOA_AHB_GPIOIS_IS3_LEVEL      (0x00000001)
#define GPIOA_AHB_GPIOIS_IS4_LEVEL      (0x00000001)
#define GPIOA_AHB_GPIOIS_IS5_LEVEL      (0x00000001)
#define GPIOA_AHB_GPIOIS_IS6_LEVEL      (0x00000001)
#define GPIOA_AHB_GPIOIS_IS7_LEVEL      (0x00000001)
//--------

#define GPIOA_AHB_GPIOIS_IS0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIOIS_OFFSET)*32)+(0*4))))
#define GPIOA_AHB_GPIOIS_IS1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIOIS_OFFSET)*32)+(1*4))))
#define GPIOA_AHB_GPIOIS_IS2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIOIS_OFFSET)*32)+(2*4))))
#define GPIOA_AHB_GPIOIS_IS3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIOIS_OFFSET)*32)+(3*4))))
#define GPIOA_AHB_GPIOIS_IS4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIOIS_OFFSET)*32)+(4*4))))
#define GPIOA_AHB_GPIOIS_IS5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIOIS_OFFSET)*32)+(5*4))))
#define GPIOA_AHB_GPIOIS_IS6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIOIS_OFFSET)*32)+(6*4))))
#define GPIOA_AHB_GPIOIS_IS7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIOIS_OFFSET)*32)+(7*4))))

#define GPIOA_APB_GPIOIS_IS0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIOIS_OFFSET)*32)+(0*4))))
#define GPIOA_APB_GPIOIS_IS1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIOIS_OFFSET)*32)+(1*4))))
#define GPIOA_APB_GPIOIS_IS2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIOIS_OFFSET)*32)+(2*4))))
#define GPIOA_APB_GPIOIS_IS3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIOIS_OFFSET)*32)+(3*4))))
#define GPIOA_APB_GPIOIS_IS4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIOIS_OFFSET)*32)+(4*4))))
#define GPIOA_APB_GPIOIS_IS5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIOIS_OFFSET)*32)+(5*4))))
#define GPIOA_APB_GPIOIS_IS6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIOIS_OFFSET)*32)+(6*4))))
#define GPIOA_APB_GPIOIS_IS7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIOIS_OFFSET)*32)+(7*4))))

////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 0.4 GPIOIBE ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOA_APB_GPIOIBE            (((GPIOIBE_TypeDef*)(GPIOA_APB_BASE+GPIO_APB_GPIOIBE_OFFSET )))
#define GPIOA_APB_GPIOIBE_R          (*((volatile uint32_t *)(GPIOA_APB_BASE+GPIO_APB_GPIOIBE_OFFSET )))

#define GPIOA_AHB_GPIOIBE            (((GPIOIBE_TypeDef*)(GPIOA_AHB_BASE+GPIO_AHB_GPIOIBE_OFFSET )))
#define GPIOA_AHB_GPIOIBE_R          (*((volatile uint32_t *)(GPIOA_AHB_BASE+GPIO_AHB_GPIOIBE_OFFSET )))


//--------
#define GPIOA_APB_GPIOIBE_R_IBE_MASK        (0x000000FF)
#define GPIOA_APB_GPIOIBE_R_IBE_BIT         (0)
#define GPIOA_APB_GPIOIBE_R_IBE0_SINGLE     (0x00000000)
#define GPIOA_APB_GPIOIBE_R_IBE1_SINGLE     (0x00000000)
#define GPIOA_APB_GPIOIBE_R_IBE2_SINGLE     (0x00000000)
#define GPIOA_APB_GPIOIBE_R_IBE3_SINGLE     (0x00000000)
#define GPIOA_APB_GPIOIBE_R_IBE4_SINGLE     (0x00000000)
#define GPIOA_APB_GPIOIBE_R_IBE5_SINGLE     (0x00000000)
#define GPIOA_APB_GPIOIBE_R_IBE6_SINGLE     (0x00000000)
#define GPIOA_APB_GPIOIBE_R_IBE7_SINGLE     (0x00000000)
#define GPIOA_APB_GPIOIBE_R_IBE0_BOTH       (0x00000001)
#define GPIOA_APB_GPIOIBE_R_IBE1_BOTH       (0x00000002)
#define GPIOA_APB_GPIOIBE_R_IBE2_BOTH       (0x00000004)
#define GPIOA_APB_GPIOIBE_R_IBE3_BOTH       (0x00000008)
#define GPIOA_APB_GPIOIBE_R_IBE4_BOTH       (0x00000010)
#define GPIOA_APB_GPIOIBE_R_IBE5_BOTH       (0x00000020)
#define GPIOA_APB_GPIOIBE_R_IBE6_BOTH       (0x00000040)
#define GPIOA_APB_GPIOIBE_R_IBE7_BOTH       (0x00000080)

#define GPIOA_APB_GPIOIBE_IBE_MASK          (0x00000001)
#define GPIOA_APB_GPIOIBE_IBE0_SINGLE       (0x00000000)
#define GPIOA_APB_GPIOIBE_IBE1_SINGLE       (0x00000000)
#define GPIOA_APB_GPIOIBE_IBE2_SINGLE       (0x00000000)
#define GPIOA_APB_GPIOIBE_IBE3_SINGLE       (0x00000000)
#define GPIOA_APB_GPIOIBE_IBE4_SINGLE       (0x00000000)
#define GPIOA_APB_GPIOIBE_IBE5_SINGLE       (0x00000000)
#define GPIOA_APB_GPIOIBE_IBE6_SINGLE       (0x00000000)
#define GPIOA_APB_GPIOIBE_IBE7_SINGLE       (0x00000000)
#define GPIOA_APB_GPIOIBE_IBE0_BOTH         (0x00000001)
#define GPIOA_APB_GPIOIBE_IBE1_BOTH         (0x00000001)
#define GPIOA_APB_GPIOIBE_IBE2_BOTH         (0x00000001)
#define GPIOA_APB_GPIOIBE_IBE3_BOTH         (0x00000001)
#define GPIOA_APB_GPIOIBE_IBE4_BOTH         (0x00000001)
#define GPIOA_APB_GPIOIBE_IBE5_BOTH         (0x00000001)
#define GPIOA_APB_GPIOIBE_IBE6_BOTH         (0x00000001)
#define GPIOA_APB_GPIOIBE_IBE7_BOTH         (0x00000001)
//--------

//--------
#define GPIOA_AHB_GPIOIBE_R_IBE_MASK        (0x000000FF)
#define GPIOA_AHB_GPIOIBE_R_IBE_BIT         (0)
#define GPIOA_AHB_GPIOIBE_R_IBE0_SINGLE     (0x00000000)
#define GPIOA_AHB_GPIOIBE_R_IBE1_SINGLE     (0x00000000)
#define GPIOA_AHB_GPIOIBE_R_IBE2_SINGLE     (0x00000000)
#define GPIOA_AHB_GPIOIBE_R_IBE3_SINGLE     (0x00000000)
#define GPIOA_AHB_GPIOIBE_R_IBE4_SINGLE     (0x00000000)
#define GPIOA_AHB_GPIOIBE_R_IBE5_SINGLE     (0x00000000)
#define GPIOA_AHB_GPIOIBE_R_IBE6_SINGLE     (0x00000000)
#define GPIOA_AHB_GPIOIBE_R_IBE7_SINGLE     (0x00000000)
#define GPIOA_AHB_GPIOIBE_R_IBE0_BOTH       (0x00000001)
#define GPIOA_AHB_GPIOIBE_R_IBE1_BOTH       (0x00000002)
#define GPIOA_AHB_GPIOIBE_R_IBE2_BOTH       (0x00000004)
#define GPIOA_AHB_GPIOIBE_R_IBE3_BOTH       (0x00000008)
#define GPIOA_AHB_GPIOIBE_R_IBE4_BOTH       (0x00000010)
#define GPIOA_AHB_GPIOIBE_R_IBE5_BOTH       (0x00000020)
#define GPIOA_AHB_GPIOIBE_R_IBE6_BOTH       (0x00000040)
#define GPIOA_AHB_GPIOIBE_R_IBE7_BOTH       (0x00000080)

#define GPIOA_AHB_GPIOIBE_IBE_MASK          (0x00000001)
#define GPIOA_AHB_GPIOIBE_IBE0_SINGLE       (0x00000000)
#define GPIOA_AHB_GPIOIBE_IBE1_SINGLE       (0x00000000)
#define GPIOA_AHB_GPIOIBE_IBE2_SINGLE       (0x00000000)
#define GPIOA_AHB_GPIOIBE_IBE3_SINGLE       (0x00000000)
#define GPIOA_AHB_GPIOIBE_IBE4_SINGLE       (0x00000000)
#define GPIOA_AHB_GPIOIBE_IBE5_SINGLE       (0x00000000)
#define GPIOA_AHB_GPIOIBE_IBE6_SINGLE       (0x00000000)
#define GPIOA_AHB_GPIOIBE_IBE7_SINGLE       (0x00000000)
#define GPIOA_AHB_GPIOIBE_IBE0_BOTH         (0x00000001)
#define GPIOA_AHB_GPIOIBE_IBE1_BOTH         (0x00000001)
#define GPIOA_AHB_GPIOIBE_IBE2_BOTH         (0x00000001)
#define GPIOA_AHB_GPIOIBE_IBE3_BOTH         (0x00000001)
#define GPIOA_AHB_GPIOIBE_IBE4_BOTH         (0x00000001)
#define GPIOA_AHB_GPIOIBE_IBE5_BOTH         (0x00000001)
#define GPIOA_AHB_GPIOIBE_IBE6_BOTH         (0x00000001)
#define GPIOA_AHB_GPIOIBE_IBE7_BOTH         (0x00000001)
//--------

#define GPIOA_AHB_GPIOIBE_IBE0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIOIBE_OFFSET)*32)+(0*4))))
#define GPIOA_AHB_GPIOIBE_IBE1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIOIBE_OFFSET)*32)+(1*4))))
#define GPIOA_AHB_GPIOIBE_IBE2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIOIBE_OFFSET)*32)+(2*4))))
#define GPIOA_AHB_GPIOIBE_IBE3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIOIBE_OFFSET)*32)+(3*4))))
#define GPIOA_AHB_GPIOIBE_IBE4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIOIBE_OFFSET)*32)+(4*4))))
#define GPIOA_AHB_GPIOIBE_IBE5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIOIBE_OFFSET)*32)+(5*4))))
#define GPIOA_AHB_GPIOIBE_IBE6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIOIBE_OFFSET)*32)+(6*4))))
#define GPIOA_AHB_GPIOIBE_IBE7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIOIBE_OFFSET)*32)+(7*4))))

#define GPIOA_APB_GPIOIBE_IBE0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIOIBE_OFFSET)*32)+(0*4))))
#define GPIOA_APB_GPIOIBE_IBE1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIOIBE_OFFSET)*32)+(1*4))))
#define GPIOA_APB_GPIOIBE_IBE2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIOIBE_OFFSET)*32)+(2*4))))
#define GPIOA_APB_GPIOIBE_IBE3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIOIBE_OFFSET)*32)+(3*4))))
#define GPIOA_APB_GPIOIBE_IBE4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIOIBE_OFFSET)*32)+(4*4))))
#define GPIOA_APB_GPIOIBE_IBE5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIOIBE_OFFSET)*32)+(5*4))))
#define GPIOA_APB_GPIOIBE_IBE6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIOIBE_OFFSET)*32)+(6*4))))
#define GPIOA_APB_GPIOIBE_IBE7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIOIBE_OFFSET)*32)+(7*4))))


////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 0.5 GPIOIEV ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOA_APB_GPIOIEV            (((GPIOIEV_TypeDef*)(GPIOA_APB_BASE+GPIO_APB_GPIOIEV_OFFSET )))
#define GPIOA_APB_GPIOIEV_R          (*((volatile uint32_t *)(GPIOA_APB_BASE+GPIO_APB_GPIOIEV_OFFSET )))

#define GPIOA_AHB_GPIOIEV            (((GPIOIEV_TypeDef*)(GPIOA_AHB_BASE+GPIO_AHB_GPIOIEV_OFFSET )))
#define GPIOA_AHB_GPIOIEV_R          (*((volatile uint32_t *)(GPIOA_AHB_BASE+GPIO_AHB_GPIOIEV_OFFSET )))


//--------
#define GPIOA_APB_GPIOIEV_R_IEV_MASK        (0x000000FF)
#define GPIOA_APB_GPIOIEV_R_IEV_BIT         (0)
#define GPIOA_APB_GPIOIEV_R_IEV0_FALLING    (0x00000000)
#define GPIOA_APB_GPIOIEV_R_IEV1_FALLING    (0x00000000)
#define GPIOA_APB_GPIOIEV_R_IEV2_FALLING    (0x00000000)
#define GPIOA_APB_GPIOIEV_R_IEV3_FALLING    (0x00000000)
#define GPIOA_APB_GPIOIEV_R_IEV4_FALLING    (0x00000000)
#define GPIOA_APB_GPIOIEV_R_IEV5_FALLING    (0x00000000)
#define GPIOA_APB_GPIOIEV_R_IEV6_FALLING    (0x00000000)
#define GPIOA_APB_GPIOIEV_R_IEV7_FALLING    (0x00000000)
#define GPIOA_APB_GPIOIEV_R_IEV0_RISING     (0x00000001)
#define GPIOA_APB_GPIOIEV_R_IEV1_RISING     (0x00000002)
#define GPIOA_APB_GPIOIEV_R_IEV2_RISING     (0x00000004)
#define GPIOA_APB_GPIOIEV_R_IEV3_RISING     (0x00000008)
#define GPIOA_APB_GPIOIEV_R_IEV4_RISING     (0x00000010)
#define GPIOA_APB_GPIOIEV_R_IEV5_RISING     (0x00000020)
#define GPIOA_APB_GPIOIEV_R_IEV6_RISING     (0x00000040)
#define GPIOA_APB_GPIOIEV_R_IEV7_RISING     (0x00000080)

#define GPIOA_APB_GPIOIEV_IEV_MASK          (0x00000001)
#define GPIOA_APB_GPIOIEV_IEV0_FALLING      (0x00000000)
#define GPIOA_APB_GPIOIEV_IEV1_FALLING      (0x00000000)
#define GPIOA_APB_GPIOIEV_IEV2_FALLING      (0x00000000)
#define GPIOA_APB_GPIOIEV_IEV3_FALLING      (0x00000000)
#define GPIOA_APB_GPIOIEV_IEV4_FALLING      (0x00000000)
#define GPIOA_APB_GPIOIEV_IEV5_FALLING      (0x00000000)
#define GPIOA_APB_GPIOIEV_IEV6_FALLING      (0x00000000)
#define GPIOA_APB_GPIOIEV_IEV7_FALLING      (0x00000000)
#define GPIOA_APB_GPIOIEV_IEV0_RISING       (0x00000001)
#define GPIOA_APB_GPIOIEV_IEV1_RISING       (0x00000001)
#define GPIOA_APB_GPIOIEV_IEV2_RISING       (0x00000001)
#define GPIOA_APB_GPIOIEV_IEV3_RISING       (0x00000001)
#define GPIOA_APB_GPIOIEV_IEV4_RISING       (0x00000001)
#define GPIOA_APB_GPIOIEV_IEV5_RISING       (0x00000001)
#define GPIOA_APB_GPIOIEV_IEV6_RISING       (0x00000001)
#define GPIOA_APB_GPIOIEV_IEV7_RISING       (0x00000001)
//--------

//--------
#define GPIOA_AHB_GPIOIEV_R_IEV_MASK        (0x000000FF)
#define GPIOA_AHB_GPIOIEV_R_IEV_BIT         (0)
#define GPIOA_AHB_GPIOIEV_R_IEV0_FALLING    (0x00000000)
#define GPIOA_AHB_GPIOIEV_R_IEV1_FALLING    (0x00000000)
#define GPIOA_AHB_GPIOIEV_R_IEV2_FALLING    (0x00000000)
#define GPIOA_AHB_GPIOIEV_R_IEV3_FALLING    (0x00000000)
#define GPIOA_AHB_GPIOIEV_R_IEV4_FALLING    (0x00000000)
#define GPIOA_AHB_GPIOIEV_R_IEV5_FALLING    (0x00000000)
#define GPIOA_AHB_GPIOIEV_R_IEV6_FALLING    (0x00000000)
#define GPIOA_AHB_GPIOIEV_R_IEV7_FALLING    (0x00000000)
#define GPIOA_AHB_GPIOIEV_R_IEV0_RISING     (0x00000001)
#define GPIOA_AHB_GPIOIEV_R_IEV1_RISING     (0x00000002)
#define GPIOA_AHB_GPIOIEV_R_IEV2_RISING     (0x00000004)
#define GPIOA_AHB_GPIOIEV_R_IEV3_RISING     (0x00000008)
#define GPIOA_AHB_GPIOIEV_R_IEV4_RISING     (0x00000010)
#define GPIOA_AHB_GPIOIEV_R_IEV5_RISING     (0x00000020)
#define GPIOA_AHB_GPIOIEV_R_IEV6_RISING     (0x00000040)
#define GPIOA_AHB_GPIOIEV_R_IEV7_RISING     (0x00000080)

#define GPIOA_AHB_GPIOIEV_IEV_MASK          (0x00000001)
#define GPIOA_AHB_GPIOIEV_IEV0_FALLING      (0x00000000)
#define GPIOA_AHB_GPIOIEV_IEV1_FALLING      (0x00000000)
#define GPIOA_AHB_GPIOIEV_IEV2_FALLING      (0x00000000)
#define GPIOA_AHB_GPIOIEV_IEV3_FALLING      (0x00000000)
#define GPIOA_AHB_GPIOIEV_IEV4_FALLING      (0x00000000)
#define GPIOA_AHB_GPIOIEV_IEV5_FALLING      (0x00000000)
#define GPIOA_AHB_GPIOIEV_IEV6_FALLING      (0x00000000)
#define GPIOA_AHB_GPIOIEV_IEV7_FALLING      (0x00000000)
#define GPIOA_AHB_GPIOIEV_IEV0_RISING       (0x00000001)
#define GPIOA_AHB_GPIOIEV_IEV1_RISING       (0x00000001)
#define GPIOA_AHB_GPIOIEV_IEV2_RISING       (0x00000001)
#define GPIOA_AHB_GPIOIEV_IEV3_RISING       (0x00000001)
#define GPIOA_AHB_GPIOIEV_IEV4_RISING       (0x00000001)
#define GPIOA_AHB_GPIOIEV_IEV5_RISING       (0x00000001)
#define GPIOA_AHB_GPIOIEV_IEV6_RISING       (0x00000001)
#define GPIOA_AHB_GPIOIEV_IEV7_RISING       (0x00000001)
//--------

#define GPIOA_AHB_GPIOIEV_IEV0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIOIEV_OFFSET)*32)+(0*4))))
#define GPIOA_AHB_GPIOIEV_IEV1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIOIEV_OFFSET)*32)+(1*4))))
#define GPIOA_AHB_GPIOIEV_IEV2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIOIEV_OFFSET)*32)+(2*4))))
#define GPIOA_AHB_GPIOIEV_IEV3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIOIEV_OFFSET)*32)+(3*4))))
#define GPIOA_AHB_GPIOIEV_IEV4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIOIEV_OFFSET)*32)+(4*4))))
#define GPIOA_AHB_GPIOIEV_IEV5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIOIEV_OFFSET)*32)+(5*4))))
#define GPIOA_AHB_GPIOIEV_IEV6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIOIEV_OFFSET)*32)+(6*4))))
#define GPIOA_AHB_GPIOIEV_IEV7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIOIEV_OFFSET)*32)+(7*4))))

#define GPIOA_APB_GPIOIEV_IEV0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIOIEV_OFFSET)*32)+(0*4))))
#define GPIOA_APB_GPIOIEV_IEV1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIOIEV_OFFSET)*32)+(1*4))))
#define GPIOA_APB_GPIOIEV_IEV2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIOIEV_OFFSET)*32)+(2*4))))
#define GPIOA_APB_GPIOIEV_IEV3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIOIEV_OFFSET)*32)+(3*4))))
#define GPIOA_APB_GPIOIEV_IEV4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIOIEV_OFFSET)*32)+(4*4))))
#define GPIOA_APB_GPIOIEV_IEV5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIOIEV_OFFSET)*32)+(5*4))))
#define GPIOA_APB_GPIOIEV_IEV6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIOIEV_OFFSET)*32)+(6*4))))
#define GPIOA_APB_GPIOIEV_IEV7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIOIEV_OFFSET)*32)+(7*4))))

////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 0.6 GPIOIM ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOA_APB_GPIOIM            (((GPIOIM_TypeDef*)(GPIOA_APB_BASE+GPIO_APB_GPIOIM_OFFSET )))
#define GPIOA_APB_GPIOIM_R          (*((volatile uint32_t *)(GPIOA_APB_BASE+GPIO_APB_GPIOIM_OFFSET )))

#define GPIOA_AHB_GPIOIM            (((GPIOIM_TypeDef*)(GPIOA_AHB_BASE+GPIO_AHB_GPIOIM_OFFSET )))
#define GPIOA_AHB_GPIOIM_R          (*((volatile uint32_t *)(GPIOA_AHB_BASE+GPIO_AHB_GPIOIM_OFFSET )))


//--------
#define GPIOA_APB_GPIOIM_R_IME_MASK     (0x000000FF)
#define GPIOA_APB_GPIOIM_R_IME_BIT      (0)
#define GPIOA_APB_GPIOIM_R_IME0_DIS     (0x00000000)
#define GPIOA_APB_GPIOIM_R_IME1_DIS     (0x00000000)
#define GPIOA_APB_GPIOIM_R_IME2_DIS     (0x00000000)
#define GPIOA_APB_GPIOIM_R_IME3_DIS     (0x00000000)
#define GPIOA_APB_GPIOIM_R_IME4_DIS     (0x00000000)
#define GPIOA_APB_GPIOIM_R_IME5_DIS     (0x00000000)
#define GPIOA_APB_GPIOIM_R_IME6_DIS     (0x00000000)
#define GPIOA_APB_GPIOIM_R_IME7_DIS     (0x00000000)
#define GPIOA_APB_GPIOIM_R_IME0_EN      (0x00000001)
#define GPIOA_APB_GPIOIM_R_IME1_EN      (0x00000002)
#define GPIOA_APB_GPIOIM_R_IME2_EN      (0x00000004)
#define GPIOA_APB_GPIOIM_R_IME3_EN      (0x00000008)
#define GPIOA_APB_GPIOIM_R_IME4_EN      (0x00000010)
#define GPIOA_APB_GPIOIM_R_IME5_EN      (0x00000020)
#define GPIOA_APB_GPIOIM_R_IME6_EN      (0x00000040)
#define GPIOA_APB_GPIOIM_R_IME7_EN      (0x00000080)

#define GPIOA_APB_GPIOIM_IME_MASK       (0x00000001)
#define GPIOA_APB_GPIOIM_IME0_DIS       (0x00000000)
#define GPIOA_APB_GPIOIM_IME1_DIS       (0x00000000)
#define GPIOA_APB_GPIOIM_IME2_DIS       (0x00000000)
#define GPIOA_APB_GPIOIM_IME3_DIS       (0x00000000)
#define GPIOA_APB_GPIOIM_IME4_DIS       (0x00000000)
#define GPIOA_APB_GPIOIM_IME5_DIS       (0x00000000)
#define GPIOA_APB_GPIOIM_IME6_DIS       (0x00000000)
#define GPIOA_APB_GPIOIM_IME7_DIS       (0x00000000)
#define GPIOA_APB_GPIOIM_IME0_EN        (0x00000001)
#define GPIOA_APB_GPIOIM_IME1_EN        (0x00000001)
#define GPIOA_APB_GPIOIM_IME2_EN        (0x00000001)
#define GPIOA_APB_GPIOIM_IME3_EN        (0x00000001)
#define GPIOA_APB_GPIOIM_IME4_EN        (0x00000001)
#define GPIOA_APB_GPIOIM_IME5_EN        (0x00000001)
#define GPIOA_APB_GPIOIM_IME6_EN        (0x00000001)
#define GPIOA_APB_GPIOIM_IME7_EN        (0x00000001)
//--------

//--------
#define GPIOA_AHB_GPIOIM_R_IME_MASK     (0x000000FF)
#define GPIOA_AHB_GPIOIM_R_IME_BIT      (0)
#define GPIOA_AHB_GPIOIM_R_IME0_DIS     (0x00000000)
#define GPIOA_AHB_GPIOIM_R_IME1_DIS     (0x00000000)
#define GPIOA_AHB_GPIOIM_R_IME2_DIS     (0x00000000)
#define GPIOA_AHB_GPIOIM_R_IME3_DIS     (0x00000000)
#define GPIOA_AHB_GPIOIM_R_IME4_DIS     (0x00000000)
#define GPIOA_AHB_GPIOIM_R_IME5_DIS     (0x00000000)
#define GPIOA_AHB_GPIOIM_R_IME6_DIS     (0x00000000)
#define GPIOA_AHB_GPIOIM_R_IME7_DIS     (0x00000000)
#define GPIOA_AHB_GPIOIM_R_IME0_EN      (0x00000001)
#define GPIOA_AHB_GPIOIM_R_IME1_EN      (0x00000002)
#define GPIOA_AHB_GPIOIM_R_IME2_EN      (0x00000004)
#define GPIOA_AHB_GPIOIM_R_IME3_EN      (0x00000008)
#define GPIOA_AHB_GPIOIM_R_IME4_EN      (0x00000010)
#define GPIOA_AHB_GPIOIM_R_IME5_EN      (0x00000020)
#define GPIOA_AHB_GPIOIM_R_IME6_EN      (0x00000040)
#define GPIOA_AHB_GPIOIM_R_IME7_EN      (0x00000080)

#define GPIOA_AHB_GPIOIM_IME_MASK       (0x00000001)
#define GPIOA_AHB_GPIOIM_IME0_DIS       (0x00000000)
#define GPIOA_AHB_GPIOIM_IME1_DIS       (0x00000000)
#define GPIOA_AHB_GPIOIM_IME2_DIS       (0x00000000)
#define GPIOA_AHB_GPIOIM_IME3_DIS       (0x00000000)
#define GPIOA_AHB_GPIOIM_IME4_DIS       (0x00000000)
#define GPIOA_AHB_GPIOIM_IME5_DIS       (0x00000000)
#define GPIOA_AHB_GPIOIM_IME6_DIS       (0x00000000)
#define GPIOA_AHB_GPIOIM_IME7_DIS       (0x00000000)
#define GPIOA_AHB_GPIOIM_IME0_EN        (0x00000001)
#define GPIOA_AHB_GPIOIM_IME1_EN        (0x00000001)
#define GPIOA_AHB_GPIOIM_IME2_EN        (0x00000001)
#define GPIOA_AHB_GPIOIM_IME3_EN        (0x00000001)
#define GPIOA_AHB_GPIOIM_IME4_EN        (0x00000001)
#define GPIOA_AHB_GPIOIM_IME5_EN        (0x00000001)
#define GPIOA_AHB_GPIOIM_IME6_EN        (0x00000001)
#define GPIOA_AHB_GPIOIM_IME7_EN        (0x00000001)
//--------

#define GPIOA_AHB_GPIOIM_IME0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIOIM_OFFSET)*32)+(0*4))))
#define GPIOA_AHB_GPIOIM_IME1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIOIM_OFFSET)*32)+(1*4))))
#define GPIOA_AHB_GPIOIM_IME2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIOIM_OFFSET)*32)+(2*4))))
#define GPIOA_AHB_GPIOIM_IME3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIOIM_OFFSET)*32)+(3*4))))
#define GPIOA_AHB_GPIOIM_IME4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIOIM_OFFSET)*32)+(4*4))))
#define GPIOA_AHB_GPIOIM_IME5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIOIM_OFFSET)*32)+(5*4))))
#define GPIOA_AHB_GPIOIM_IME6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIOIM_OFFSET)*32)+(6*4))))
#define GPIOA_AHB_GPIOIM_IME7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIOIM_OFFSET)*32)+(7*4))))

#define GPIOA_APB_GPIOIM_IME0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIOIM_OFFSET)*32)+(0*4))))
#define GPIOA_APB_GPIOIM_IME1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIOIM_OFFSET)*32)+(1*4))))
#define GPIOA_APB_GPIOIM_IME2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIOIM_OFFSET)*32)+(2*4))))
#define GPIOA_APB_GPIOIM_IME3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIOIM_OFFSET)*32)+(3*4))))
#define GPIOA_APB_GPIOIM_IME4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIOIM_OFFSET)*32)+(4*4))))
#define GPIOA_APB_GPIOIM_IME5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIOIM_OFFSET)*32)+(5*4))))
#define GPIOA_APB_GPIOIM_IME6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIOIM_OFFSET)*32)+(6*4))))
#define GPIOA_APB_GPIOIM_IME7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIOIM_OFFSET)*32)+(7*4))))

////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 0.7 GPIORIS ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOA_APB_GPIORIS            (((GPIORIS_TypeDef*)(GPIOA_APB_BASE+GPIO_APB_GPIORIS_OFFSET )))
#define GPIOA_APB_GPIORIS_R          (*((volatile uint32_t *)(GPIOA_APB_BASE+GPIO_APB_GPIORIS_OFFSET )))

#define GPIOA_AHB_GPIORIS            (((GPIORIS_TypeDef*)(GPIOA_AHB_BASE+GPIO_AHB_GPIORIS_OFFSET )))
#define GPIOA_AHB_GPIORIS_R          (*((volatile uint32_t *)(GPIOA_AHB_BASE+GPIO_AHB_GPIORIS_OFFSET )))


//--------
#define GPIOA_APB_GPIORIS_R_RIS_MASK       (0x000000FF)
#define GPIOA_APB_GPIORIS_R_RIS_BIT        (0)
#define GPIOA_APB_GPIORIS_R_RIS0_NOACTIVE  (0x00000000)
#define GPIOA_APB_GPIORIS_R_RIS1_NOACTIVE  (0x00000000)
#define GPIOA_APB_GPIORIS_R_RIS2_NOACTIVE  (0x00000000)
#define GPIOA_APB_GPIORIS_R_RIS3_NOACTIVE  (0x00000000)
#define GPIOA_APB_GPIORIS_R_RIS4_NOACTIVE  (0x00000000)
#define GPIOA_APB_GPIORIS_R_RIS5_NOACTIVE  (0x00000000)
#define GPIOA_APB_GPIORIS_R_RIS6_NOACTIVE  (0x00000000)
#define GPIOA_APB_GPIORIS_R_RIS7_NOACTIVE  (0x00000000)
#define GPIOA_APB_GPIORIS_R_RIS0_ACTIVE    (0x00000001)
#define GPIOA_APB_GPIORIS_R_RIS1_ACTIVE    (0x00000002)
#define GPIOA_APB_GPIORIS_R_RIS2_ACTIVE    (0x00000004)
#define GPIOA_APB_GPIORIS_R_RIS3_ACTIVE    (0x00000008)
#define GPIOA_APB_GPIORIS_R_RIS4_ACTIVE    (0x00000010)
#define GPIOA_APB_GPIORIS_R_RIS5_ACTIVE    (0x00000020)
#define GPIOA_APB_GPIORIS_R_RIS6_ACTIVE    (0x00000040)
#define GPIOA_APB_GPIORIS_R_RIS7_ACTIVE    (0x00000080)

#define GPIOA_APB_GPIORIS_RIS_MASK         (0x00000001)
#define GPIOA_APB_GPIORIS_RIS0_NOACTIVE    (0x00000000)
#define GPIOA_APB_GPIORIS_RIS1_NOACTIVE    (0x00000000)
#define GPIOA_APB_GPIORIS_RIS2_NOACTIVE    (0x00000000)
#define GPIOA_APB_GPIORIS_RIS3_NOACTIVE    (0x00000000)
#define GPIOA_APB_GPIORIS_RIS4_NOACTIVE    (0x00000000)
#define GPIOA_APB_GPIORIS_RIS5_NOACTIVE    (0x00000000)
#define GPIOA_APB_GPIORIS_RIS6_NOACTIVE    (0x00000000)
#define GPIOA_APB_GPIORIS_RIS7_NOACTIVE    (0x00000000)
#define GPIOA_APB_GPIORIS_RIS0_ACTIVE      (0x00000001)
#define GPIOA_APB_GPIORIS_RIS1_ACTIVE      (0x00000001)
#define GPIOA_APB_GPIORIS_RIS2_ACTIVE      (0x00000001)
#define GPIOA_APB_GPIORIS_RIS3_ACTIVE      (0x00000001)
#define GPIOA_APB_GPIORIS_RIS4_ACTIVE      (0x00000001)
#define GPIOA_APB_GPIORIS_RIS5_ACTIVE      (0x00000001)
#define GPIOA_APB_GPIORIS_RIS6_ACTIVE      (0x00000001)
#define GPIOA_APB_GPIORIS_RIS7_ACTIVE      (0x00000001)
//--------

//--------
#define GPIOA_AHB_GPIORIS_R_RIS_MASK       (0x000000FF)
#define GPIOA_AHB_GPIORIS_R_RIS_BIT        (0)
#define GPIOA_AHB_GPIORIS_R_RIS0_NOACTIVE  (0x00000000)
#define GPIOA_AHB_GPIORIS_R_RIS1_NOACTIVE  (0x00000000)
#define GPIOA_AHB_GPIORIS_R_RIS2_NOACTIVE  (0x00000000)
#define GPIOA_AHB_GPIORIS_R_RIS3_NOACTIVE  (0x00000000)
#define GPIOA_AHB_GPIORIS_R_RIS4_NOACTIVE  (0x00000000)
#define GPIOA_AHB_GPIORIS_R_RIS5_NOACTIVE  (0x00000000)
#define GPIOA_AHB_GPIORIS_R_RIS6_NOACTIVE  (0x00000000)
#define GPIOA_AHB_GPIORIS_R_RIS7_NOACTIVE  (0x00000000)
#define GPIOA_AHB_GPIORIS_R_RIS0_ACTIVE    (0x00000001)
#define GPIOA_AHB_GPIORIS_R_RIS1_ACTIVE    (0x00000002)
#define GPIOA_AHB_GPIORIS_R_RIS2_ACTIVE    (0x00000004)
#define GPIOA_AHB_GPIORIS_R_RIS3_ACTIVE    (0x00000008)
#define GPIOA_AHB_GPIORIS_R_RIS4_ACTIVE    (0x00000010)
#define GPIOA_AHB_GPIORIS_R_RIS5_ACTIVE    (0x00000020)
#define GPIOA_AHB_GPIORIS_R_RIS6_ACTIVE    (0x00000040)
#define GPIOA_AHB_GPIORIS_R_RIS7_ACTIVE    (0x00000080)

#define GPIOA_AHB_GPIORIS_RIS_MASK         (0x00000001)
#define GPIOA_AHB_GPIORIS_RIS0_NOACTIVE    (0x00000000)
#define GPIOA_AHB_GPIORIS_RIS1_NOACTIVE    (0x00000000)
#define GPIOA_AHB_GPIORIS_RIS2_NOACTIVE    (0x00000000)
#define GPIOA_AHB_GPIORIS_RIS3_NOACTIVE    (0x00000000)
#define GPIOA_AHB_GPIORIS_RIS4_NOACTIVE    (0x00000000)
#define GPIOA_AHB_GPIORIS_RIS5_NOACTIVE    (0x00000000)
#define GPIOA_AHB_GPIORIS_RIS6_NOACTIVE    (0x00000000)
#define GPIOA_AHB_GPIORIS_RIS7_NOACTIVE    (0x00000000)
#define GPIOA_AHB_GPIORIS_RIS0_ACTIVE      (0x00000001)
#define GPIOA_AHB_GPIORIS_RIS1_ACTIVE      (0x00000001)
#define GPIOA_AHB_GPIORIS_RIS2_ACTIVE      (0x00000001)
#define GPIOA_AHB_GPIORIS_RIS3_ACTIVE      (0x00000001)
#define GPIOA_AHB_GPIORIS_RIS4_ACTIVE      (0x00000001)
#define GPIOA_AHB_GPIORIS_RIS5_ACTIVE      (0x00000001)
#define GPIOA_AHB_GPIORIS_RIS6_ACTIVE      (0x00000001)
#define GPIOA_AHB_GPIORIS_RIS7_ACTIVE      (0x00000001)
//--------

#define GPIOA_AHB_GPIORIS_RIS0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIORIS_OFFSET)*32)+(0*4))))
#define GPIOA_AHB_GPIORIS_RIS1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIORIS_OFFSET)*32)+(1*4))))
#define GPIOA_AHB_GPIORIS_RIS2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIORIS_OFFSET)*32)+(2*4))))
#define GPIOA_AHB_GPIORIS_RIS3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIORIS_OFFSET)*32)+(3*4))))
#define GPIOA_AHB_GPIORIS_RIS4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIORIS_OFFSET)*32)+(4*4))))
#define GPIOA_AHB_GPIORIS_RIS5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIORIS_OFFSET)*32)+(5*4))))
#define GPIOA_AHB_GPIORIS_RIS6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIORIS_OFFSET)*32)+(6*4))))
#define GPIOA_AHB_GPIORIS_RIS7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIORIS_OFFSET)*32)+(7*4))))

#define GPIOA_APB_GPIORIS_RIS0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIORIS_OFFSET)*32)+(0*4))))
#define GPIOA_APB_GPIORIS_RIS1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIORIS_OFFSET)*32)+(1*4))))
#define GPIOA_APB_GPIORIS_RIS2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIORIS_OFFSET)*32)+(2*4))))
#define GPIOA_APB_GPIORIS_RIS3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIORIS_OFFSET)*32)+(3*4))))
#define GPIOA_APB_GPIORIS_RIS4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIORIS_OFFSET)*32)+(4*4))))
#define GPIOA_APB_GPIORIS_RIS5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIORIS_OFFSET)*32)+(5*4))))
#define GPIOA_APB_GPIORIS_RIS6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIORIS_OFFSET)*32)+(6*4))))
#define GPIOA_APB_GPIORIS_RIS7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIORIS_OFFSET)*32)+(7*4))))

////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 0.8 GPIOMIS ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOA_APB_GPIOMIS            (((GPIOMIS_TypeDef*)(GPIOA_APB_BASE+GPIO_APB_GPIOMIS_OFFSET )))
#define GPIOA_APB_GPIOMIS_R          (*((volatile uint32_t *)(GPIOA_APB_BASE+GPIO_APB_GPIOMIS_OFFSET )))

#define GPIOA_AHB_GPIOMIS            (((GPIOMIS_TypeDef*)(GPIOA_AHB_BASE+GPIO_AHB_GPIOMIS_OFFSET )))
#define GPIOA_AHB_GPIOMIS_R          (*((volatile uint32_t *)(GPIOA_AHB_BASE+GPIO_AHB_GPIOMIS_OFFSET )))


//--------
#define GPIOA_APB_GPIOMIS_R_MIS_MASK        (0x000000FF)
#define GPIOA_APB_GPIOMIS_R_MIS_BIT         (0)
#define GPIOA_APB_GPIOMIS_R_MIS0_NOOCCUR    (0x00000000)
#define GPIOA_APB_GPIOMIS_R_MIS1_NOOCCUR    (0x00000000)
#define GPIOA_APB_GPIOMIS_R_MIS2_NOOCCUR    (0x00000000)
#define GPIOA_APB_GPIOMIS_R_MIS3_NOOCCUR    (0x00000000)
#define GPIOA_APB_GPIOMIS_R_MIS4_NOOCCUR    (0x00000000)
#define GPIOA_APB_GPIOMIS_R_MIS5_NOOCCUR    (0x00000000)
#define GPIOA_APB_GPIOMIS_R_MIS6_NOOCCUR    (0x00000000)
#define GPIOA_APB_GPIOMIS_R_MIS7_NOOCCUR    (0x00000000)
#define GPIOA_APB_GPIOMIS_R_MIS0_OCCUR      (0x00000001)
#define GPIOA_APB_GPIOMIS_R_MIS1_OCCUR      (0x00000002)
#define GPIOA_APB_GPIOMIS_R_MIS2_OCCUR      (0x00000004)
#define GPIOA_APB_GPIOMIS_R_MIS3_OCCUR      (0x00000008)
#define GPIOA_APB_GPIOMIS_R_MIS4_OCCUR      (0x00000010)
#define GPIOA_APB_GPIOMIS_R_MIS5_OCCUR      (0x00000020)
#define GPIOA_APB_GPIOMIS_R_MIS6_OCCUR      (0x00000040)
#define GPIOA_APB_GPIOMIS_R_MIS7_OCCUR      (0x00000080)

#define GPIOA_APB_GPIOMIS_MIS_MASK          (0x00000001)
#define GPIOA_APB_GPIOMIS_MIS0_NOOCCUR      (0x00000000)
#define GPIOA_APB_GPIOMIS_MIS1_NOOCCUR      (0x00000000)
#define GPIOA_APB_GPIOMIS_MIS2_NOOCCUR      (0x00000000)
#define GPIOA_APB_GPIOMIS_MIS3_NOOCCUR      (0x00000000)
#define GPIOA_APB_GPIOMIS_MIS4_NOOCCUR      (0x00000000)
#define GPIOA_APB_GPIOMIS_MIS5_NOOCCUR      (0x00000000)
#define GPIOA_APB_GPIOMIS_MIS6_NOOCCUR      (0x00000000)
#define GPIOA_APB_GPIOMIS_MIS7_NOOCCUR      (0x00000000)
#define GPIOA_APB_GPIOMIS_MIS0_OCCUR        (0x00000001)
#define GPIOA_APB_GPIOMIS_MIS1_OCCUR        (0x00000001)
#define GPIOA_APB_GPIOMIS_MIS2_OCCUR        (0x00000001)
#define GPIOA_APB_GPIOMIS_MIS3_OCCUR        (0x00000001)
#define GPIOA_APB_GPIOMIS_MIS4_OCCUR        (0x00000001)
#define GPIOA_APB_GPIOMIS_MIS5_OCCUR        (0x00000001)
#define GPIOA_APB_GPIOMIS_MIS6_OCCUR        (0x00000001)
#define GPIOA_APB_GPIOMIS_MIS7_OCCUR        (0x00000001)
//--------

//--------
#define GPIOA_AHB_GPIOMIS_R_MIS_MASK        (0x000000FF)
#define GPIOA_AHB_GPIOMIS_R_MIS_BIT         (0)
#define GPIOA_AHB_GPIOMIS_R_MIS0_NOOCCUR    (0x00000000)
#define GPIOA_AHB_GPIOMIS_R_MIS1_NOOCCUR    (0x00000000)
#define GPIOA_AHB_GPIOMIS_R_MIS2_NOOCCUR    (0x00000000)
#define GPIOA_AHB_GPIOMIS_R_MIS3_NOOCCUR    (0x00000000)
#define GPIOA_AHB_GPIOMIS_R_MIS4_NOOCCUR    (0x00000000)
#define GPIOA_AHB_GPIOMIS_R_MIS5_NOOCCUR    (0x00000000)
#define GPIOA_AHB_GPIOMIS_R_MIS6_NOOCCUR    (0x00000000)
#define GPIOA_AHB_GPIOMIS_R_MIS7_NOOCCUR    (0x00000000)
#define GPIOA_AHB_GPIOMIS_R_MIS0_OCCUR      (0x00000001)
#define GPIOA_AHB_GPIOMIS_R_MIS1_OCCUR      (0x00000002)
#define GPIOA_AHB_GPIOMIS_R_MIS2_OCCUR      (0x00000004)
#define GPIOA_AHB_GPIOMIS_R_MIS3_OCCUR      (0x00000008)
#define GPIOA_AHB_GPIOMIS_R_MIS4_OCCUR      (0x00000010)
#define GPIOA_AHB_GPIOMIS_R_MIS5_OCCUR      (0x00000020)
#define GPIOA_AHB_GPIOMIS_R_MIS6_OCCUR      (0x00000040)
#define GPIOA_AHB_GPIOMIS_R_MIS7_OCCUR      (0x00000080)

#define GPIOA_AHB_GPIOMIS_MIS_MASK          (0x00000001)
#define GPIOA_AHB_GPIOMIS_MIS0_NOOCCUR      (0x00000000)
#define GPIOA_AHB_GPIOMIS_MIS1_NOOCCUR      (0x00000000)
#define GPIOA_AHB_GPIOMIS_MIS2_NOOCCUR      (0x00000000)
#define GPIOA_AHB_GPIOMIS_MIS3_NOOCCUR      (0x00000000)
#define GPIOA_AHB_GPIOMIS_MIS4_NOOCCUR      (0x00000000)
#define GPIOA_AHB_GPIOMIS_MIS5_NOOCCUR      (0x00000000)
#define GPIOA_AHB_GPIOMIS_MIS6_NOOCCUR      (0x00000000)
#define GPIOA_AHB_GPIOMIS_MIS7_NOOCCUR      (0x00000000)
#define GPIOA_AHB_GPIOMIS_MIS0_OCCUR        (0x00000001)
#define GPIOA_AHB_GPIOMIS_MIS1_OCCUR        (0x00000001)
#define GPIOA_AHB_GPIOMIS_MIS2_OCCUR        (0x00000001)
#define GPIOA_AHB_GPIOMIS_MIS3_OCCUR        (0x00000001)
#define GPIOA_AHB_GPIOMIS_MIS4_OCCUR        (0x00000001)
#define GPIOA_AHB_GPIOMIS_MIS5_OCCUR        (0x00000001)
#define GPIOA_AHB_GPIOMIS_MIS6_OCCUR        (0x00000001)
#define GPIOA_AHB_GPIOMIS_MIS7_OCCUR        (0x00000001)
//--------

#define GPIOA_AHB_GPIOMIS_MIS0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIOMIS_OFFSET)*32)+(0*4))))
#define GPIOA_AHB_GPIOMIS_MIS1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIOMIS_OFFSET)*32)+(1*4))))
#define GPIOA_AHB_GPIOMIS_MIS2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIOMIS_OFFSET)*32)+(2*4))))
#define GPIOA_AHB_GPIOMIS_MIS3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIOMIS_OFFSET)*32)+(3*4))))
#define GPIOA_AHB_GPIOMIS_MIS4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIOMIS_OFFSET)*32)+(4*4))))
#define GPIOA_AHB_GPIOMIS_MIS5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIOMIS_OFFSET)*32)+(5*4))))
#define GPIOA_AHB_GPIOMIS_MIS6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIOMIS_OFFSET)*32)+(6*4))))
#define GPIOA_AHB_GPIOMIS_MIS7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIOMIS_OFFSET)*32)+(7*4))))

#define GPIOA_APB_GPIOMIS_MIS0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIOMIS_OFFSET)*32)+(0*4))))
#define GPIOA_APB_GPIOMIS_MIS1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIOMIS_OFFSET)*32)+(1*4))))
#define GPIOA_APB_GPIOMIS_MIS2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIOMIS_OFFSET)*32)+(2*4))))
#define GPIOA_APB_GPIOMIS_MIS3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIOMIS_OFFSET)*32)+(3*4))))
#define GPIOA_APB_GPIOMIS_MIS4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIOMIS_OFFSET)*32)+(4*4))))
#define GPIOA_APB_GPIOMIS_MIS5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIOMIS_OFFSET)*32)+(5*4))))
#define GPIOA_APB_GPIOMIS_MIS6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIOMIS_OFFSET)*32)+(6*4))))
#define GPIOA_APB_GPIOMIS_MIS7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIOMIS_OFFSET)*32)+(7*4))))


////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 0.9 GPIOICR ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOA_APB_GPIOICR            (((GPIOICR_TypeDef*)(GPIOA_APB_BASE+GPIO_APB_GPIOICR_OFFSET )))
#define GPIOA_APB_GPIOICR_R          (*((volatile uint32_t *)(GPIOA_APB_BASE+GPIO_APB_GPIOICR_OFFSET )))

#define GPIOA_AHB_GPIOICR            (((GPIOICR_TypeDef*)(GPIOA_AHB_BASE+GPIO_AHB_GPIOICR_OFFSET )))
#define GPIOA_AHB_GPIOICR_R          (*((volatile uint32_t *)(GPIOA_AHB_BASE+GPIO_AHB_GPIOICR_OFFSET )))


//--------
#define GPIOA_APB_GPIOICR_R_IC_MASK     (0x000000FF)
#define GPIOA_APB_GPIOICR_R_IC_BIT      (0)
#define GPIOA_APB_GPIOICR_R_IC0_CLEAR   (0x00000001)
#define GPIOA_APB_GPIOICR_R_IC1_CLEAR   (0x00000002)
#define GPIOA_APB_GPIOICR_R_IC2_CLEAR   (0x00000004)
#define GPIOA_APB_GPIOICR_R_IC3_CLEAR   (0x00000008)
#define GPIOA_APB_GPIOICR_R_IC4_CLEAR   (0x00000010)
#define GPIOA_APB_GPIOICR_R_IC5_CLEAR   (0x00000020)
#define GPIOA_APB_GPIOICR_R_IC6_CLEAR   (0x00000040)
#define GPIOA_APB_GPIOICR_R_IC7_CLEAR   (0x00000080)

#define GPIOA_APB_GPIOICR_IC_MASK       (0x00000001)
#define GPIOA_APB_GPIOICR_IC0_CLEAR     (0x00000001)
#define GPIOA_APB_GPIOICR_IC1_CLEAR     (0x00000001)
#define GPIOA_APB_GPIOICR_IC2_CLEAR     (0x00000001)
#define GPIOA_APB_GPIOICR_IC3_CLEAR     (0x00000001)
#define GPIOA_APB_GPIOICR_IC4_CLEAR     (0x00000001)
#define GPIOA_APB_GPIOICR_IC5_CLEAR     (0x00000001)
#define GPIOA_APB_GPIOICR_IC6_CLEAR     (0x00000001)
#define GPIOA_APB_GPIOICR_IC7_CLEAR     (0x00000001)
//--------

//--------
#define GPIOA_AHB_GPIOICR_R_IC_MASK     (0x000000FF)
#define GPIOA_AHB_GPIOICR_R_IC_BIT      (0)
#define GPIOA_AHB_GPIOICR_R_IC0_CLEAR   (0x00000001)
#define GPIOA_AHB_GPIOICR_R_IC1_CLEAR   (0x00000002)
#define GPIOA_AHB_GPIOICR_R_IC2_CLEAR   (0x00000004)
#define GPIOA_AHB_GPIOICR_R_IC3_CLEAR   (0x00000008)
#define GPIOA_AHB_GPIOICR_R_IC4_CLEAR   (0x00000010)
#define GPIOA_AHB_GPIOICR_R_IC5_CLEAR   (0x00000020)
#define GPIOA_AHB_GPIOICR_R_IC6_CLEAR   (0x00000040)
#define GPIOA_AHB_GPIOICR_R_IC7_CLEAR   (0x00000080)

#define GPIOA_AHB_GPIOICR_IC_MASK       (0x00000001)
#define GPIOA_AHB_GPIOICR_IC0_CLEAR     (0x00000001)
#define GPIOA_AHB_GPIOICR_IC1_CLEAR     (0x00000001)
#define GPIOA_AHB_GPIOICR_IC2_CLEAR     (0x00000001)
#define GPIOA_AHB_GPIOICR_IC3_CLEAR     (0x00000001)
#define GPIOA_AHB_GPIOICR_IC4_CLEAR     (0x00000001)
#define GPIOA_AHB_GPIOICR_IC5_CLEAR     (0x00000001)
#define GPIOA_AHB_GPIOICR_IC6_CLEAR     (0x00000001)
#define GPIOA_AHB_GPIOICR_IC7_CLEAR     (0x00000001)
//--------

#define GPIOA_AHB_GPIOICR_IC0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIOICR_OFFSET)*32)+(0*4))))
#define GPIOA_AHB_GPIOICR_IC1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIOICR_OFFSET)*32)+(1*4))))
#define GPIOA_AHB_GPIOICR_IC2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIOICR_OFFSET)*32)+(2*4))))
#define GPIOA_AHB_GPIOICR_IC3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIOICR_OFFSET)*32)+(3*4))))
#define GPIOA_AHB_GPIOICR_IC4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIOICR_OFFSET)*32)+(4*4))))
#define GPIOA_AHB_GPIOICR_IC5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIOICR_OFFSET)*32)+(5*4))))
#define GPIOA_AHB_GPIOICR_IC6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIOICR_OFFSET)*32)+(6*4))))
#define GPIOA_AHB_GPIOICR_IC7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIOICR_OFFSET)*32)+(7*4))))

#define GPIOA_APB_GPIOICR_IC0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIOICR_OFFSET)*32)+(0*4))))
#define GPIOA_APB_GPIOICR_IC1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIOICR_OFFSET)*32)+(1*4))))
#define GPIOA_APB_GPIOICR_IC2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIOICR_OFFSET)*32)+(2*4))))
#define GPIOA_APB_GPIOICR_IC3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIOICR_OFFSET)*32)+(3*4))))
#define GPIOA_APB_GPIOICR_IC4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIOICR_OFFSET)*32)+(4*4))))
#define GPIOA_APB_GPIOICR_IC5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIOICR_OFFSET)*32)+(5*4))))
#define GPIOA_APB_GPIOICR_IC6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIOICR_OFFSET)*32)+(6*4))))
#define GPIOA_APB_GPIOICR_IC7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIOICR_OFFSET)*32)+(7*4))))


////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 0.10 GPIOAFSEL ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOA_APB_GPIOAFSEL            (((GPIOAFSEL_TypeDef*)(GPIOA_APB_BASE+GPIO_APB_GPIOAFSEL_OFFSET )))
#define GPIOA_APB_GPIOAFSEL_R          (*((volatile uint32_t *)(GPIOA_APB_BASE+GPIO_APB_GPIOAFSEL_OFFSET )))

#define GPIOA_AHB_GPIOAFSEL            (((GPIOAFSEL_TypeDef*)(GPIOA_AHB_BASE+GPIO_AHB_GPIOAFSEL_OFFSET )))
#define GPIOA_AHB_GPIOAFSEL_R          (*((volatile uint32_t *)(GPIOA_AHB_BASE+GPIO_AHB_GPIOAFSEL_OFFSET )))


//--------
#define GPIOA_APB_GPIOAFSEL_R_AFSEL_MASK    (0x000000FF)
#define GPIOA_APB_GPIOAFSEL_R_AFSEL_BIT     (0)
#define GPIOA_APB_GPIOAFSEL_R_AFSEL0_GPIO   (0x00000000)
#define GPIOA_APB_GPIOAFSEL_R_AFSEL1_GPIO   (0x00000000)
#define GPIOA_APB_GPIOAFSEL_R_AFSEL2_GPIO   (0x00000000)
#define GPIOA_APB_GPIOAFSEL_R_AFSEL3_GPIO   (0x00000000)
#define GPIOA_APB_GPIOAFSEL_R_AFSEL4_GPIO   (0x00000000)
#define GPIOA_APB_GPIOAFSEL_R_AFSEL5_GPIO   (0x00000000)
#define GPIOA_APB_GPIOAFSEL_R_AFSEL6_GPIO   (0x00000000)
#define GPIOA_APB_GPIOAFSEL_R_AFSEL7_GPIO   (0x00000000)
#define GPIOA_APB_GPIOAFSEL_R_AFSEL0_ALT    (0x00000001)
#define GPIOA_APB_GPIOAFSEL_R_AFSEL1_ALT    (0x00000002)
#define GPIOA_APB_GPIOAFSEL_R_AFSEL2_ALT    (0x00000004)
#define GPIOA_APB_GPIOAFSEL_R_AFSEL3_ALT    (0x00000008)
#define GPIOA_APB_GPIOAFSEL_R_AFSEL4_ALT    (0x00000010)
#define GPIOA_APB_GPIOAFSEL_R_AFSEL5_ALT    (0x00000020)
#define GPIOA_APB_GPIOAFSEL_R_AFSEL6_ALT    (0x00000040)
#define GPIOA_APB_GPIOAFSEL_R_AFSEL7_ALT    (0x00000080)

#define GPIOA_APB_GPIOAFSEL_AFSEL_MASK      (0x00000001)
#define GPIOA_APB_GPIOAFSEL_AFSEL0_GPIO     (0x00000000)
#define GPIOA_APB_GPIOAFSEL_AFSEL1_GPIO     (0x00000000)
#define GPIOA_APB_GPIOAFSEL_AFSEL2_GPIO     (0x00000000)
#define GPIOA_APB_GPIOAFSEL_AFSEL3_GPIO     (0x00000000)
#define GPIOA_APB_GPIOAFSEL_AFSEL4_GPIO     (0x00000000)
#define GPIOA_APB_GPIOAFSEL_AFSEL5_GPIO     (0x00000000)
#define GPIOA_APB_GPIOAFSEL_AFSEL6_GPIO     (0x00000000)
#define GPIOA_APB_GPIOAFSEL_AFSEL7_GPIO     (0x00000000)
#define GPIOA_APB_GPIOAFSEL_AFSEL0_ALT      (0x00000001)
#define GPIOA_APB_GPIOAFSEL_AFSEL1_ALT      (0x00000001)
#define GPIOA_APB_GPIOAFSEL_AFSEL2_ALT      (0x00000001)
#define GPIOA_APB_GPIOAFSEL_AFSEL3_ALT      (0x00000001)
#define GPIOA_APB_GPIOAFSEL_AFSEL4_ALT      (0x00000001)
#define GPIOA_APB_GPIOAFSEL_AFSEL5_ALT      (0x00000001)
#define GPIOA_APB_GPIOAFSEL_AFSEL6_ALT      (0x00000001)
#define GPIOA_APB_GPIOAFSEL_AFSEL7_ALT      (0x00000001)
//--------

//--------
#define GPIOA_AHB_GPIOAFSEL_R_AFSEL_MASK    (0x000000FF)
#define GPIOA_AHB_GPIOAFSEL_R_AFSEL_BIT     (0)
#define GPIOA_AHB_GPIOAFSEL_R_AFSEL0_GPIO   (0x00000000)
#define GPIOA_AHB_GPIOAFSEL_R_AFSEL1_GPIO   (0x00000000)
#define GPIOA_AHB_GPIOAFSEL_R_AFSEL2_GPIO   (0x00000000)
#define GPIOA_AHB_GPIOAFSEL_R_AFSEL3_GPIO   (0x00000000)
#define GPIOA_AHB_GPIOAFSEL_R_AFSEL4_GPIO   (0x00000000)
#define GPIOA_AHB_GPIOAFSEL_R_AFSEL5_GPIO   (0x00000000)
#define GPIOA_AHB_GPIOAFSEL_R_AFSEL6_GPIO   (0x00000000)
#define GPIOA_AHB_GPIOAFSEL_R_AFSEL7_GPIO   (0x00000000)
#define GPIOA_AHB_GPIOAFSEL_R_AFSEL0_ALT    (0x00000001)
#define GPIOA_AHB_GPIOAFSEL_R_AFSEL1_ALT    (0x00000002)
#define GPIOA_AHB_GPIOAFSEL_R_AFSEL2_ALT    (0x00000004)
#define GPIOA_AHB_GPIOAFSEL_R_AFSEL3_ALT    (0x00000008)
#define GPIOA_AHB_GPIOAFSEL_R_AFSEL4_ALT    (0x00000010)
#define GPIOA_AHB_GPIOAFSEL_R_AFSEL5_ALT    (0x00000020)
#define GPIOA_AHB_GPIOAFSEL_R_AFSEL6_ALT    (0x00000040)
#define GPIOA_AHB_GPIOAFSEL_R_AFSEL7_ALT    (0x00000080)

#define GPIOA_AHB_GPIOAFSEL_AFSEL_MASK      (0x00000001)
#define GPIOA_AHB_GPIOAFSEL_AFSEL0_GPIO     (0x00000000)
#define GPIOA_AHB_GPIOAFSEL_AFSEL1_GPIO     (0x00000000)
#define GPIOA_AHB_GPIOAFSEL_AFSEL2_GPIO     (0x00000000)
#define GPIOA_AHB_GPIOAFSEL_AFSEL3_GPIO     (0x00000000)
#define GPIOA_AHB_GPIOAFSEL_AFSEL4_GPIO     (0x00000000)
#define GPIOA_AHB_GPIOAFSEL_AFSEL5_GPIO     (0x00000000)
#define GPIOA_AHB_GPIOAFSEL_AFSEL6_GPIO     (0x00000000)
#define GPIOA_AHB_GPIOAFSEL_AFSEL7_GPIO     (0x00000000)
#define GPIOA_AHB_GPIOAFSEL_AFSEL0_ALT      (0x00000001)
#define GPIOA_AHB_GPIOAFSEL_AFSEL1_ALT      (0x00000001)
#define GPIOA_AHB_GPIOAFSEL_AFSEL2_ALT      (0x00000001)
#define GPIOA_AHB_GPIOAFSEL_AFSEL3_ALT      (0x00000001)
#define GPIOA_AHB_GPIOAFSEL_AFSEL4_ALT      (0x00000001)
#define GPIOA_AHB_GPIOAFSEL_AFSEL5_ALT      (0x00000001)
#define GPIOA_AHB_GPIOAFSEL_AFSEL6_ALT      (0x00000001)
#define GPIOA_AHB_GPIOAFSEL_AFSEL7_ALT      (0x00000001)
//--------

#define GPIOA_AHB_GPIOAFSEL_AFSEL0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIOAFSEL_OFFSET)*32)+(0*4))))
#define GPIOA_AHB_GPIOAFSEL_AFSEL1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIOAFSEL_OFFSET)*32)+(1*4))))
#define GPIOA_AHB_GPIOAFSEL_AFSEL2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIOAFSEL_OFFSET)*32)+(2*4))))
#define GPIOA_AHB_GPIOAFSEL_AFSEL3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIOAFSEL_OFFSET)*32)+(3*4))))
#define GPIOA_AHB_GPIOAFSEL_AFSEL4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIOAFSEL_OFFSET)*32)+(4*4))))
#define GPIOA_AHB_GPIOAFSEL_AFSEL5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIOAFSEL_OFFSET)*32)+(5*4))))
#define GPIOA_AHB_GPIOAFSEL_AFSEL6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIOAFSEL_OFFSET)*32)+(6*4))))
#define GPIOA_AHB_GPIOAFSEL_AFSEL7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIOAFSEL_OFFSET)*32)+(7*4))))

#define GPIOA_APB_GPIOAFSEL_AFSEL0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIOAFSEL_OFFSET)*32)+(0*4))))
#define GPIOA_APB_GPIOAFSEL_AFSEL1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIOAFSEL_OFFSET)*32)+(1*4))))
#define GPIOA_APB_GPIOAFSEL_AFSEL2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIOAFSEL_OFFSET)*32)+(2*4))))
#define GPIOA_APB_GPIOAFSEL_AFSEL3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIOAFSEL_OFFSET)*32)+(3*4))))
#define GPIOA_APB_GPIOAFSEL_AFSEL4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIOAFSEL_OFFSET)*32)+(4*4))))
#define GPIOA_APB_GPIOAFSEL_AFSEL5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIOAFSEL_OFFSET)*32)+(5*4))))
#define GPIOA_APB_GPIOAFSEL_AFSEL6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIOAFSEL_OFFSET)*32)+(6*4))))
#define GPIOA_APB_GPIOAFSEL_AFSEL7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIOAFSEL_OFFSET)*32)+(7*4))))

////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 0.11 GPIODR2R ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOA_APB_GPIODR2R            (((GPIODR2R_TypeDef*)(GPIOA_APB_BASE+GPIO_APB_GPIODR2R_OFFSET )))
#define GPIOA_APB_GPIODR2R_R          (*((volatile uint32_t *)(GPIOA_APB_BASE+GPIO_APB_GPIODR2R_OFFSET )))

#define GPIOA_AHB_GPIODR2R            (((GPIODR2R_TypeDef*)(GPIOA_AHB_BASE+GPIO_AHB_GPIODR2R_OFFSET )))
#define GPIOA_AHB_GPIODR2R_R          (*((volatile uint32_t *)(GPIOA_AHB_BASE+GPIO_AHB_GPIODR2R_OFFSET )))


//--------
#define GPIOA_APB_GPIODR2R_R_DRV2_MASK   (0x000000FF)
#define GPIOA_APB_GPIODR2R_R_DRV2_BIT    (0)
#define GPIOA_APB_GPIODR2R_R_DRV20_DIS   (0x00000000)
#define GPIOA_APB_GPIODR2R_R_DRV21_DIS   (0x00000000)
#define GPIOA_APB_GPIODR2R_R_DRV22_DIS   (0x00000000)
#define GPIOA_APB_GPIODR2R_R_DRV23_DIS   (0x00000000)
#define GPIOA_APB_GPIODR2R_R_DRV24_DIS   (0x00000000)
#define GPIOA_APB_GPIODR2R_R_DRV25_DIS   (0x00000000)
#define GPIOA_APB_GPIODR2R_R_DRV26_DIS   (0x00000000)
#define GPIOA_APB_GPIODR2R_R_DRV27_DIS   (0x00000000)
#define GPIOA_APB_GPIODR2R_R_DRV20_EN    (0x00000001)
#define GPIOA_APB_GPIODR2R_R_DRV21_EN    (0x00000002)
#define GPIOA_APB_GPIODR2R_R_DRV22_EN    (0x00000004)
#define GPIOA_APB_GPIODR2R_R_DRV23_EN    (0x00000008)
#define GPIOA_APB_GPIODR2R_R_DRV24_EN    (0x00000010)
#define GPIOA_APB_GPIODR2R_R_DRV25_EN    (0x00000020)
#define GPIOA_APB_GPIODR2R_R_DRV26_EN    (0x00000040)
#define GPIOA_APB_GPIODR2R_R_DRV27_EN    (0x00000080)

#define GPIOA_APB_GPIODR2R_DRV2_MASK     (0x00000001)
#define GPIOA_APB_GPIODR2R_DRV20_DIS     (0x00000000)
#define GPIOA_APB_GPIODR2R_DRV21_DIS     (0x00000000)
#define GPIOA_APB_GPIODR2R_DRV22_DIS     (0x00000000)
#define GPIOA_APB_GPIODR2R_DRV23_DIS     (0x00000000)
#define GPIOA_APB_GPIODR2R_DRV24_DIS     (0x00000000)
#define GPIOA_APB_GPIODR2R_DRV25_DIS     (0x00000000)
#define GPIOA_APB_GPIODR2R_DRV26_DIS     (0x00000000)
#define GPIOA_APB_GPIODR2R_DRV27_DIS     (0x00000000)
#define GPIOA_APB_GPIODR2R_DRV20_EN      (0x00000001)
#define GPIOA_APB_GPIODR2R_DRV21_EN      (0x00000001)
#define GPIOA_APB_GPIODR2R_DRV22_EN      (0x00000001)
#define GPIOA_APB_GPIODR2R_DRV23_EN      (0x00000001)
#define GPIOA_APB_GPIODR2R_DRV24_EN      (0x00000001)
#define GPIOA_APB_GPIODR2R_DRV25_EN      (0x00000001)
#define GPIOA_APB_GPIODR2R_DRV26_EN      (0x00000001)
#define GPIOA_APB_GPIODR2R_DRV27_EN      (0x00000001)
//--------

//--------
#define GPIOA_AHB_GPIODR2R_R_DRV2_MASK   (0x000000FF)
#define GPIOA_AHB_GPIODR2R_R_DRV2_BIT    (0)
#define GPIOA_AHB_GPIODR2R_R_DRV20_DIS   (0x00000000)
#define GPIOA_AHB_GPIODR2R_R_DRV21_DIS   (0x00000000)
#define GPIOA_AHB_GPIODR2R_R_DRV22_DIS   (0x00000000)
#define GPIOA_AHB_GPIODR2R_R_DRV23_DIS   (0x00000000)
#define GPIOA_AHB_GPIODR2R_R_DRV24_DIS   (0x00000000)
#define GPIOA_AHB_GPIODR2R_R_DRV25_DIS   (0x00000000)
#define GPIOA_AHB_GPIODR2R_R_DRV26_DIS   (0x00000000)
#define GPIOA_AHB_GPIODR2R_R_DRV27_DIS   (0x00000000)
#define GPIOA_AHB_GPIODR2R_R_DRV20_EN    (0x00000001)
#define GPIOA_AHB_GPIODR2R_R_DRV21_EN    (0x00000002)
#define GPIOA_AHB_GPIODR2R_R_DRV22_EN    (0x00000004)
#define GPIOA_AHB_GPIODR2R_R_DRV23_EN    (0x00000008)
#define GPIOA_AHB_GPIODR2R_R_DRV24_EN    (0x00000010)
#define GPIOA_AHB_GPIODR2R_R_DRV25_EN    (0x00000020)
#define GPIOA_AHB_GPIODR2R_R_DRV26_EN    (0x00000040)
#define GPIOA_AHB_GPIODR2R_R_DRV27_EN    (0x00000080)

#define GPIOA_AHB_GPIODR2R_DRV2_MASK     (0x00000001)
#define GPIOA_AHB_GPIODR2R_DRV20_DIS     (0x00000000)
#define GPIOA_AHB_GPIODR2R_DRV21_DIS     (0x00000000)
#define GPIOA_AHB_GPIODR2R_DRV22_DIS     (0x00000000)
#define GPIOA_AHB_GPIODR2R_DRV23_DIS     (0x00000000)
#define GPIOA_AHB_GPIODR2R_DRV24_DIS     (0x00000000)
#define GPIOA_AHB_GPIODR2R_DRV25_DIS     (0x00000000)
#define GPIOA_AHB_GPIODR2R_DRV26_DIS     (0x00000000)
#define GPIOA_AHB_GPIODR2R_DRV27_DIS     (0x00000000)
#define GPIOA_AHB_GPIODR2R_DRV20_EN      (0x00000001)
#define GPIOA_AHB_GPIODR2R_DRV21_EN      (0x00000001)
#define GPIOA_AHB_GPIODR2R_DRV22_EN      (0x00000001)
#define GPIOA_AHB_GPIODR2R_DRV23_EN      (0x00000001)
#define GPIOA_AHB_GPIODR2R_DRV24_EN      (0x00000001)
#define GPIOA_AHB_GPIODR2R_DRV25_EN      (0x00000001)
#define GPIOA_AHB_GPIODR2R_DRV26_EN      (0x00000001)
#define GPIOA_AHB_GPIODR2R_DRV27_EN      (0x00000001)
//--------

#define GPIOA_AHB_GPIODR2R_DRV20_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIODR2R_OFFSET)*32)+(0*4))))
#define GPIOA_AHB_GPIODR2R_DRV21_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIODR2R_OFFSET)*32)+(1*4))))
#define GPIOA_AHB_GPIODR2R_DRV22_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIODR2R_OFFSET)*32)+(2*4))))
#define GPIOA_AHB_GPIODR2R_DRV23_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIODR2R_OFFSET)*32)+(3*4))))
#define GPIOA_AHB_GPIODR2R_DRV24_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIODR2R_OFFSET)*32)+(4*4))))
#define GPIOA_AHB_GPIODR2R_DRV25_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIODR2R_OFFSET)*32)+(5*4))))
#define GPIOA_AHB_GPIODR2R_DRV26_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIODR2R_OFFSET)*32)+(6*4))))
#define GPIOA_AHB_GPIODR2R_DRV27_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIODR2R_OFFSET)*32)+(7*4))))

#define GPIOA_APB_GPIODR2R_DRV20_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIODR2R_OFFSET)*32)+(0*4))))
#define GPIOA_APB_GPIODR2R_DRV21_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIODR2R_OFFSET)*32)+(1*4))))
#define GPIOA_APB_GPIODR2R_DRV22_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIODR2R_OFFSET)*32)+(2*4))))
#define GPIOA_APB_GPIODR2R_DRV23_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIODR2R_OFFSET)*32)+(3*4))))
#define GPIOA_APB_GPIODR2R_DRV24_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIODR2R_OFFSET)*32)+(4*4))))
#define GPIOA_APB_GPIODR2R_DRV25_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIODR2R_OFFSET)*32)+(5*4))))
#define GPIOA_APB_GPIODR2R_DRV26_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIODR2R_OFFSET)*32)+(6*4))))
#define GPIOA_APB_GPIODR2R_DRV27_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIODR2R_OFFSET)*32)+(7*4))))

////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 0.12 GPIODR4R ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOA_APB_GPIODR4R            (((GPIODR4R_TypeDef*)(GPIOA_APB_BASE+GPIO_APB_GPIODR4R_OFFSET )))
#define GPIOA_APB_GPIODR4R_R          (*((volatile uint32_t *)(GPIOA_APB_BASE+GPIO_APB_GPIODR4R_OFFSET )))

#define GPIOA_AHB_GPIODR4R            (((GPIODR4R_TypeDef*)(GPIOA_AHB_BASE+GPIO_AHB_GPIODR4R_OFFSET )))
#define GPIOA_AHB_GPIODR4R_R          (*((volatile uint32_t *)(GPIOA_AHB_BASE+GPIO_AHB_GPIODR4R_OFFSET )))

//--------
#define GPIOA_APB_GPIODR4R_R_DRV4_MASK      (0x000000FF)
#define GPIOA_APB_GPIODR4R_R_DRV4_BIT       (0)
#define GPIOA_APB_GPIODR4R_R_DRV40_DIS      (0x00000000)
#define GPIOA_APB_GPIODR4R_R_DRV41_DIS      (0x00000000)
#define GPIOA_APB_GPIODR4R_R_DRV42_DIS      (0x00000000)
#define GPIOA_APB_GPIODR4R_R_DRV43_DIS      (0x00000000)
#define GPIOA_APB_GPIODR4R_R_DRV44_DIS      (0x00000000)
#define GPIOA_APB_GPIODR4R_R_DRV45_DIS      (0x00000000)
#define GPIOA_APB_GPIODR4R_R_DRV46_DIS      (0x00000000)
#define GPIOA_APB_GPIODR4R_R_DRV47_DIS      (0x00000000)
#define GPIOA_APB_GPIODR4R_R_DRV40_EN       (0x00000001)
#define GPIOA_APB_GPIODR4R_R_DRV41_EN       (0x00000002)
#define GPIOA_APB_GPIODR4R_R_DRV42_EN       (0x00000004)
#define GPIOA_APB_GPIODR4R_R_DRV43_EN       (0x00000008)
#define GPIOA_APB_GPIODR4R_R_DRV44_EN       (0x00000010)
#define GPIOA_APB_GPIODR4R_R_DRV45_EN       (0x00000020)
#define GPIOA_APB_GPIODR4R_R_DRV46_EN       (0x00000040)
#define GPIOA_APB_GPIODR4R_R_DRV47_EN       (0x00000080)

#define GPIOA_APB_GPIODR4R_DRV4_MASK        (0x00000001)
#define GPIOA_APB_GPIODR4R_DRV40_DIS        (0x00000000)
#define GPIOA_APB_GPIODR4R_DRV41_DIS        (0x00000000)
#define GPIOA_APB_GPIODR4R_DRV42_DIS        (0x00000000)
#define GPIOA_APB_GPIODR4R_DRV43_DIS        (0x00000000)
#define GPIOA_APB_GPIODR4R_DRV44_DIS        (0x00000000)
#define GPIOA_APB_GPIODR4R_DRV45_DIS        (0x00000000)
#define GPIOA_APB_GPIODR4R_DRV46_DIS        (0x00000000)
#define GPIOA_APB_GPIODR4R_DRV47_DIS        (0x00000000)
#define GPIOA_APB_GPIODR4R_DRV40_EN         (0x00000001)
#define GPIOA_APB_GPIODR4R_DRV41_EN         (0x00000001)
#define GPIOA_APB_GPIODR4R_DRV42_EN         (0x00000001)
#define GPIOA_APB_GPIODR4R_DRV43_EN         (0x00000001)
#define GPIOA_APB_GPIODR4R_DRV44_EN         (0x00000001)
#define GPIOA_APB_GPIODR4R_DRV45_EN         (0x00000001)
#define GPIOA_APB_GPIODR4R_DRV46_EN         (0x00000001)
#define GPIOA_APB_GPIODR4R_DRV47_EN         (0x00000001)
//--------

//--------
#define GPIOA_AHB_GPIODR4R_R_DRV4_MASK      (0x000000FF)
#define GPIOA_AHB_GPIODR4R_R_DRV4_BIT       (0)
#define GPIOA_AHB_GPIODR4R_R_DRV40_DIS      (0x00000000)
#define GPIOA_AHB_GPIODR4R_R_DRV41_DIS      (0x00000000)
#define GPIOA_AHB_GPIODR4R_R_DRV42_DIS      (0x00000000)
#define GPIOA_AHB_GPIODR4R_R_DRV43_DIS      (0x00000000)
#define GPIOA_AHB_GPIODR4R_R_DRV44_DIS      (0x00000000)
#define GPIOA_AHB_GPIODR4R_R_DRV45_DIS      (0x00000000)
#define GPIOA_AHB_GPIODR4R_R_DRV46_DIS      (0x00000000)
#define GPIOA_AHB_GPIODR4R_R_DRV47_DIS      (0x00000000)
#define GPIOA_AHB_GPIODR4R_R_DRV40_EN       (0x00000001)
#define GPIOA_AHB_GPIODR4R_R_DRV41_EN       (0x00000002)
#define GPIOA_AHB_GPIODR4R_R_DRV42_EN       (0x00000004)
#define GPIOA_AHB_GPIODR4R_R_DRV43_EN       (0x00000008)
#define GPIOA_AHB_GPIODR4R_R_DRV44_EN       (0x00000010)
#define GPIOA_AHB_GPIODR4R_R_DRV45_EN       (0x00000020)
#define GPIOA_AHB_GPIODR4R_R_DRV46_EN       (0x00000040)
#define GPIOA_AHB_GPIODR4R_R_DRV47_EN       (0x00000080)

#define GPIOA_AHB_GPIODR4R_DRV4_MASK        (0x00000001)
#define GPIOA_AHB_GPIODR4R_DRV40_DIS        (0x00000000)
#define GPIOA_AHB_GPIODR4R_DRV41_DIS        (0x00000000)
#define GPIOA_AHB_GPIODR4R_DRV42_DIS        (0x00000000)
#define GPIOA_AHB_GPIODR4R_DRV43_DIS        (0x00000000)
#define GPIOA_AHB_GPIODR4R_DRV44_DIS        (0x00000000)
#define GPIOA_AHB_GPIODR4R_DRV45_DIS        (0x00000000)
#define GPIOA_AHB_GPIODR4R_DRV46_DIS        (0x00000000)
#define GPIOA_AHB_GPIODR4R_DRV47_DIS        (0x00000000)
#define GPIOA_AHB_GPIODR4R_DRV40_EN         (0x00000001)
#define GPIOA_AHB_GPIODR4R_DRV41_EN         (0x00000001)
#define GPIOA_AHB_GPIODR4R_DRV42_EN         (0x00000001)
#define GPIOA_AHB_GPIODR4R_DRV43_EN         (0x00000001)
#define GPIOA_AHB_GPIODR4R_DRV44_EN         (0x00000001)
#define GPIOA_AHB_GPIODR4R_DRV45_EN         (0x00000001)
#define GPIOA_AHB_GPIODR4R_DRV46_EN         (0x00000001)
#define GPIOA_AHB_GPIODR4R_DRV47_EN         (0x00000001)
//--------

#define GPIOA_AHB_GPIODR4R_DRV40_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIODR4R_OFFSET)*32)+(0*4))))
#define GPIOA_AHB_GPIODR4R_DRV41_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIODR4R_OFFSET)*32)+(1*4))))
#define GPIOA_AHB_GPIODR4R_DRV42_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIODR4R_OFFSET)*32)+(2*4))))
#define GPIOA_AHB_GPIODR4R_DRV43_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIODR4R_OFFSET)*32)+(3*4))))
#define GPIOA_AHB_GPIODR4R_DRV44_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIODR4R_OFFSET)*32)+(4*4))))
#define GPIOA_AHB_GPIODR4R_DRV45_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIODR4R_OFFSET)*32)+(5*4))))
#define GPIOA_AHB_GPIODR4R_DRV46_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIODR4R_OFFSET)*32)+(6*4))))
#define GPIOA_AHB_GPIODR4R_DRV47_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIODR4R_OFFSET)*32)+(7*4))))

#define GPIOA_APB_GPIODR4R_DRV40_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIODR4R_OFFSET)*32)+(0*4))))
#define GPIOA_APB_GPIODR4R_DRV41_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIODR4R_OFFSET)*32)+(1*4))))
#define GPIOA_APB_GPIODR4R_DRV42_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIODR4R_OFFSET)*32)+(2*4))))
#define GPIOA_APB_GPIODR4R_DRV43_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIODR4R_OFFSET)*32)+(3*4))))
#define GPIOA_APB_GPIODR4R_DRV44_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIODR4R_OFFSET)*32)+(4*4))))
#define GPIOA_APB_GPIODR4R_DRV45_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIODR4R_OFFSET)*32)+(5*4))))
#define GPIOA_APB_GPIODR4R_DRV46_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIODR4R_OFFSET)*32)+(6*4))))
#define GPIOA_APB_GPIODR4R_DRV47_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIODR4R_OFFSET)*32)+(7*4))))

////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 0.13 GPIODR8R ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOA_APB_GPIODR8R            (((GPIODR8R_TypeDef*)(GPIOA_APB_BASE+GPIO_APB_GPIODR8R_OFFSET )))
#define GPIOA_APB_GPIODR8R_R          (*((volatile uint32_t *)(GPIOA_APB_BASE+GPIO_APB_GPIODR8R_OFFSET )))

#define GPIOA_AHB_GPIODR8R            (((GPIODR8R_TypeDef*)(GPIOA_AHB_BASE+GPIO_AHB_GPIODR8R_OFFSET )))
#define GPIOA_AHB_GPIODR8R_R          (*((volatile uint32_t *)(GPIOA_AHB_BASE+GPIO_AHB_GPIODR8R_OFFSET )))

//--------
#define GPIOA_APB_GPIODR8R_R_DRV8_MASK    (0x000000FF)
#define GPIOA_APB_GPIODR8R_R_DRV8_BIT     (0)
#define GPIOA_APB_GPIODR8R_R_DRV80_DIS    (0x00000000)
#define GPIOA_APB_GPIODR8R_R_DRV81_DIS    (0x00000000)
#define GPIOA_APB_GPIODR8R_R_DRV82_DIS    (0x00000000)
#define GPIOA_APB_GPIODR8R_R_DRV83_DIS    (0x00000000)
#define GPIOA_APB_GPIODR8R_R_DRV84_DIS    (0x00000000)
#define GPIOA_APB_GPIODR8R_R_DRV85_DIS    (0x00000000)
#define GPIOA_APB_GPIODR8R_R_DRV86_DIS    (0x00000000)
#define GPIOA_APB_GPIODR8R_R_DRV87_DIS    (0x00000000)
#define GPIOA_APB_GPIODR8R_R_DRV80_EN     (0x00000001)
#define GPIOA_APB_GPIODR8R_R_DRV81_EN     (0x00000002)
#define GPIOA_APB_GPIODR8R_R_DRV82_EN     (0x00000004)
#define GPIOA_APB_GPIODR8R_R_DRV83_EN     (0x00000008)
#define GPIOA_APB_GPIODR8R_R_DRV84_EN     (0x00000010)
#define GPIOA_APB_GPIODR8R_R_DRV85_EN     (0x00000020)
#define GPIOA_APB_GPIODR8R_R_DRV86_EN     (0x00000040)
#define GPIOA_APB_GPIODR8R_R_DRV87_EN     (0x00000080)

#define GPIOA_APB_GPIODR8R_DRV8_MASK      (0x00000001)
#define GPIOA_APB_GPIODR8R_DRV80_DIS      (0x00000000)
#define GPIOA_APB_GPIODR8R_DRV81_DIS      (0x00000000)
#define GPIOA_APB_GPIODR8R_DRV82_DIS      (0x00000000)
#define GPIOA_APB_GPIODR8R_DRV83_DIS      (0x00000000)
#define GPIOA_APB_GPIODR8R_DRV84_DIS      (0x00000000)
#define GPIOA_APB_GPIODR8R_DRV85_DIS      (0x00000000)
#define GPIOA_APB_GPIODR8R_DRV86_DIS      (0x00000000)
#define GPIOA_APB_GPIODR8R_DRV87_DIS      (0x00000000)
#define GPIOA_APB_GPIODR8R_DRV80_EN       (0x00000001)
#define GPIOA_APB_GPIODR8R_DRV81_EN       (0x00000001)
#define GPIOA_APB_GPIODR8R_DRV82_EN       (0x00000001)
#define GPIOA_APB_GPIODR8R_DRV83_EN       (0x00000001)
#define GPIOA_APB_GPIODR8R_DRV84_EN       (0x00000001)
#define GPIOA_APB_GPIODR8R_DRV85_EN       (0x00000001)
#define GPIOA_APB_GPIODR8R_DRV86_EN       (0x00000001)
#define GPIOA_APB_GPIODR8R_DRV87_EN       (0x00000001)
//--------

//--------
#define GPIOA_AHB_GPIODR8R_R_DRV8_MASK    (0x000000FF)
#define GPIOA_AHB_GPIODR8R_R_DRV8_BIT     (0)
#define GPIOA_AHB_GPIODR8R_R_DRV80_DIS    (0x00000000)
#define GPIOA_AHB_GPIODR8R_R_DRV81_DIS    (0x00000000)
#define GPIOA_AHB_GPIODR8R_R_DRV82_DIS    (0x00000000)
#define GPIOA_AHB_GPIODR8R_R_DRV83_DIS    (0x00000000)
#define GPIOA_AHB_GPIODR8R_R_DRV84_DIS    (0x00000000)
#define GPIOA_AHB_GPIODR8R_R_DRV85_DIS    (0x00000000)
#define GPIOA_AHB_GPIODR8R_R_DRV86_DIS    (0x00000000)
#define GPIOA_AHB_GPIODR8R_R_DRV87_DIS    (0x00000000)
#define GPIOA_AHB_GPIODR8R_R_DRV80_EN     (0x00000001)
#define GPIOA_AHB_GPIODR8R_R_DRV81_EN     (0x00000002)
#define GPIOA_AHB_GPIODR8R_R_DRV82_EN     (0x00000004)
#define GPIOA_AHB_GPIODR8R_R_DRV83_EN     (0x00000008)
#define GPIOA_AHB_GPIODR8R_R_DRV84_EN     (0x00000010)
#define GPIOA_AHB_GPIODR8R_R_DRV85_EN     (0x00000020)
#define GPIOA_AHB_GPIODR8R_R_DRV86_EN     (0x00000040)
#define GPIOA_AHB_GPIODR8R_R_DRV87_EN     (0x00000080)

#define GPIOA_AHB_GPIODR8R_DRV8_MASK      (0x00000001)
#define GPIOA_AHB_GPIODR8R_DRV80_DIS      (0x00000000)
#define GPIOA_AHB_GPIODR8R_DRV81_DIS      (0x00000000)
#define GPIOA_AHB_GPIODR8R_DRV82_DIS      (0x00000000)
#define GPIOA_AHB_GPIODR8R_DRV83_DIS      (0x00000000)
#define GPIOA_AHB_GPIODR8R_DRV84_DIS      (0x00000000)
#define GPIOA_AHB_GPIODR8R_DRV85_DIS      (0x00000000)
#define GPIOA_AHB_GPIODR8R_DRV86_DIS      (0x00000000)
#define GPIOA_AHB_GPIODR8R_DRV87_DIS      (0x00000000)
#define GPIOA_AHB_GPIODR8R_DRV80_EN       (0x00000001)
#define GPIOA_AHB_GPIODR8R_DRV81_EN       (0x00000001)
#define GPIOA_AHB_GPIODR8R_DRV82_EN       (0x00000001)
#define GPIOA_AHB_GPIODR8R_DRV83_EN       (0x00000001)
#define GPIOA_AHB_GPIODR8R_DRV84_EN       (0x00000001)
#define GPIOA_AHB_GPIODR8R_DRV85_EN       (0x00000001)
#define GPIOA_AHB_GPIODR8R_DRV86_EN       (0x00000001)
#define GPIOA_AHB_GPIODR8R_DRV87_EN       (0x00000001)
//--------

#define GPIOA_AHB_GPIODR8R_DRV80_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIODR8R_OFFSET)*32)+(0*4))))
#define GPIOA_AHB_GPIODR8R_DRV81_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIODR8R_OFFSET)*32)+(1*4))))
#define GPIOA_AHB_GPIODR8R_DRV82_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIODR8R_OFFSET)*32)+(2*4))))
#define GPIOA_AHB_GPIODR8R_DRV83_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIODR8R_OFFSET)*32)+(3*4))))
#define GPIOA_AHB_GPIODR8R_DRV84_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIODR8R_OFFSET)*32)+(4*4))))
#define GPIOA_AHB_GPIODR8R_DRV85_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIODR8R_OFFSET)*32)+(5*4))))
#define GPIOA_AHB_GPIODR8R_DRV86_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIODR8R_OFFSET)*32)+(6*4))))
#define GPIOA_AHB_GPIODR8R_DRV87_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIODR8R_OFFSET)*32)+(7*4))))

#define GPIOA_APB_GPIODR8R_DRV80_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIODR8R_OFFSET)*32)+(0*4))))
#define GPIOA_APB_GPIODR8R_DRV81_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIODR8R_OFFSET)*32)+(1*4))))
#define GPIOA_APB_GPIODR8R_DRV82_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIODR8R_OFFSET)*32)+(2*4))))
#define GPIOA_APB_GPIODR8R_DRV83_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIODR8R_OFFSET)*32)+(3*4))))
#define GPIOA_APB_GPIODR8R_DRV84_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIODR8R_OFFSET)*32)+(4*4))))
#define GPIOA_APB_GPIODR8R_DRV85_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIODR8R_OFFSET)*32)+(5*4))))
#define GPIOA_APB_GPIODR8R_DRV86_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIODR8R_OFFSET)*32)+(6*4))))
#define GPIOA_APB_GPIODR8R_DRV87_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIODR8R_OFFSET)*32)+(7*4))))


////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 0.14 GPIOODR ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOA_APB_GPIOODR            (((GPIOODR_TypeDef*)(GPIOA_APB_BASE+GPIO_APB_GPIOODR_OFFSET )))
#define GPIOA_APB_GPIOODR_R          (*((volatile uint32_t *)(GPIOA_APB_BASE+GPIO_APB_GPIOODR_OFFSET )))

#define GPIOA_AHB_GPIOODR            (((GPIOODR_TypeDef*)(GPIOA_AHB_BASE+GPIO_AHB_GPIOODR_OFFSET )))
#define GPIOA_AHB_GPIOODR_R          (*((volatile uint32_t *)(GPIOA_AHB_BASE+GPIO_AHB_GPIOODR_OFFSET )))


//--------
#define GPIOA_APB_GPIOODR_R_ODE_MASK    (0x000000FF)
#define GPIOA_APB_GPIOODR_R_ODE_BIT     (0)
#define GPIOA_APB_GPIOODR_R_ODE0_PP     (0x00000000)
#define GPIOA_APB_GPIOODR_R_ODE1_PP     (0x00000000)
#define GPIOA_APB_GPIOODR_R_ODE2_PP     (0x00000000)
#define GPIOA_APB_GPIOODR_R_ODE3_PP     (0x00000000)
#define GPIOA_APB_GPIOODR_R_ODE4_PP     (0x00000000)
#define GPIOA_APB_GPIOODR_R_ODE5_PP     (0x00000000)
#define GPIOA_APB_GPIOODR_R_ODE6_PP     (0x00000000)
#define GPIOA_APB_GPIOODR_R_ODE7_PP     (0x00000000)
#define GPIOA_APB_GPIOODR_R_ODE0_OP     (0x00000001)
#define GPIOA_APB_GPIOODR_R_ODE1_OP     (0x00000002)
#define GPIOA_APB_GPIOODR_R_ODE2_OP     (0x00000004)
#define GPIOA_APB_GPIOODR_R_ODE3_OP     (0x00000008)
#define GPIOA_APB_GPIOODR_R_ODE4_OP     (0x00000010)
#define GPIOA_APB_GPIOODR_R_ODE5_OP     (0x00000020)
#define GPIOA_APB_GPIOODR_R_ODE6_OP     (0x00000040)
#define GPIOA_APB_GPIOODR_R_ODE7_OP     (0x00000080)

#define GPIOA_APB_GPIOODR_ODE_MASK      (0x00000001)
#define GPIOA_APB_GPIOODR_ODE0_PP       (0x00000000)
#define GPIOA_APB_GPIOODR_ODE1_PP       (0x00000000)
#define GPIOA_APB_GPIOODR_ODE2_PP       (0x00000000)
#define GPIOA_APB_GPIOODR_ODE3_PP       (0x00000000)
#define GPIOA_APB_GPIOODR_ODE4_PP       (0x00000000)
#define GPIOA_APB_GPIOODR_ODE5_PP       (0x00000000)
#define GPIOA_APB_GPIOODR_ODE6_PP       (0x00000000)
#define GPIOA_APB_GPIOODR_ODE7_PP       (0x00000000)
#define GPIOA_APB_GPIOODR_ODE0_OP       (0x00000001)
#define GPIOA_APB_GPIOODR_ODE1_OP       (0x00000001)
#define GPIOA_APB_GPIOODR_ODE2_OP       (0x00000001)
#define GPIOA_APB_GPIOODR_ODE3_OP       (0x00000001)
#define GPIOA_APB_GPIOODR_ODE4_OP       (0x00000001)
#define GPIOA_APB_GPIOODR_ODE5_OP       (0x00000001)
#define GPIOA_APB_GPIOODR_ODE6_OP       (0x00000001)
#define GPIOA_APB_GPIOODR_ODE7_OP       (0x00000001)
//--------

//--------
#define GPIOA_AHB_GPIOODR_R_ODE_MASK    (0x000000FF)
#define GPIOA_AHB_GPIOODR_R_ODE_BIT     (0)
#define GPIOA_AHB_GPIOODR_R_ODE0_PP     (0x00000000)
#define GPIOA_AHB_GPIOODR_R_ODE1_PP     (0x00000000)
#define GPIOA_AHB_GPIOODR_R_ODE2_PP     (0x00000000)
#define GPIOA_AHB_GPIOODR_R_ODE3_PP     (0x00000000)
#define GPIOA_AHB_GPIOODR_R_ODE4_PP     (0x00000000)
#define GPIOA_AHB_GPIOODR_R_ODE5_PP     (0x00000000)
#define GPIOA_AHB_GPIOODR_R_ODE6_PP     (0x00000000)
#define GPIOA_AHB_GPIOODR_R_ODE7_PP     (0x00000000)
#define GPIOA_AHB_GPIOODR_R_ODE0_OP     (0x00000001)
#define GPIOA_AHB_GPIOODR_R_ODE1_OP     (0x00000002)
#define GPIOA_AHB_GPIOODR_R_ODE2_OP     (0x00000004)
#define GPIOA_AHB_GPIOODR_R_ODE3_OP     (0x00000008)
#define GPIOA_AHB_GPIOODR_R_ODE4_OP     (0x00000010)
#define GPIOA_AHB_GPIOODR_R_ODE5_OP     (0x00000020)
#define GPIOA_AHB_GPIOODR_R_ODE6_OP     (0x00000040)
#define GPIOA_AHB_GPIOODR_R_ODE7_OP     (0x00000080)

#define GPIOA_AHB_GPIOODR_ODE_MASK      (0x00000001)
#define GPIOA_AHB_GPIOODR_ODE0_PP       (0x00000000)
#define GPIOA_AHB_GPIOODR_ODE1_PP       (0x00000000)
#define GPIOA_AHB_GPIOODR_ODE2_PP       (0x00000000)
#define GPIOA_AHB_GPIOODR_ODE3_PP       (0x00000000)
#define GPIOA_AHB_GPIOODR_ODE4_PP       (0x00000000)
#define GPIOA_AHB_GPIOODR_ODE5_PP       (0x00000000)
#define GPIOA_AHB_GPIOODR_ODE6_PP       (0x00000000)
#define GPIOA_AHB_GPIOODR_ODE7_PP       (0x00000000)
#define GPIOA_AHB_GPIOODR_ODE0_OP       (0x00000001)
#define GPIOA_AHB_GPIOODR_ODE1_OP       (0x00000001)
#define GPIOA_AHB_GPIOODR_ODE2_OP       (0x00000001)
#define GPIOA_AHB_GPIOODR_ODE3_OP       (0x00000001)
#define GPIOA_AHB_GPIOODR_ODE4_OP       (0x00000001)
#define GPIOA_AHB_GPIOODR_ODE5_OP       (0x00000001)
#define GPIOA_AHB_GPIOODR_ODE6_OP       (0x00000001)
#define GPIOA_AHB_GPIOODR_ODE7_OP       (0x00000001)
//--------

#define GPIOA_AHB_GPIOODR_ODE0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIOODR_OFFSET)*32)+(0*4))))
#define GPIOA_AHB_GPIOODR_ODE1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIOODR_OFFSET)*32)+(1*4))))
#define GPIOA_AHB_GPIOODR_ODE2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIOODR_OFFSET)*32)+(2*4))))
#define GPIOA_AHB_GPIOODR_ODE3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIOODR_OFFSET)*32)+(3*4))))
#define GPIOA_AHB_GPIOODR_ODE4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIOODR_OFFSET)*32)+(4*4))))
#define GPIOA_AHB_GPIOODR_ODE5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIOODR_OFFSET)*32)+(5*4))))
#define GPIOA_AHB_GPIOODR_ODE6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIOODR_OFFSET)*32)+(6*4))))
#define GPIOA_AHB_GPIOODR_ODE7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIOODR_OFFSET)*32)+(7*4))))

#define GPIOA_APB_GPIOODR_ODE0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIOODR_OFFSET)*32)+(0*4))))
#define GPIOA_APB_GPIOODR_ODE1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIOODR_OFFSET)*32)+(1*4))))
#define GPIOA_APB_GPIOODR_ODE2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIOODR_OFFSET)*32)+(2*4))))
#define GPIOA_APB_GPIOODR_ODE3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIOODR_OFFSET)*32)+(3*4))))
#define GPIOA_APB_GPIOODR_ODE4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIOODR_OFFSET)*32)+(4*4))))
#define GPIOA_APB_GPIOODR_ODE5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIOODR_OFFSET)*32)+(5*4))))
#define GPIOA_APB_GPIOODR_ODE6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIOODR_OFFSET)*32)+(6*4))))
#define GPIOA_APB_GPIOODR_ODE7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIOODR_OFFSET)*32)+(7*4))))

////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 0.15 GPIOPUR ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOA_APB_GPIOPUR            (((GPIOPUR_TypeDef*)(GPIOA_APB_BASE+GPIO_APB_GPIOPUR_OFFSET )))
#define GPIOA_APB_GPIOPUR_R          (*((volatile uint32_t *)(GPIOA_APB_BASE+GPIO_APB_GPIOPUR_OFFSET )))

#define GPIOA_AHB_GPIOPUR            (((GPIOPUR_TypeDef*)(GPIOA_AHB_BASE+GPIO_AHB_GPIOPUR_OFFSET )))
#define GPIOA_AHB_GPIOPUR_R          (*((volatile uint32_t *)(GPIOA_AHB_BASE+GPIO_AHB_GPIOPUR_OFFSET )))


//--------
#define GPIOA_APB_GPIOPUR_R_PUE_MASK    (0x000000FF)
#define GPIOA_APB_GPIOPUR_R_PUE_BIT     (0)
#define GPIOA_APB_GPIOPUR_R_PUE0_DIS    (0x00000000)
#define GPIOA_APB_GPIOPUR_R_PUE1_DIS    (0x00000000)
#define GPIOA_APB_GPIOPUR_R_PUE2_DIS    (0x00000000)
#define GPIOA_APB_GPIOPUR_R_PUE3_DIS    (0x00000000)
#define GPIOA_APB_GPIOPUR_R_PUE4_DIS    (0x00000000)
#define GPIOA_APB_GPIOPUR_R_PUE5_DIS    (0x00000000)
#define GPIOA_APB_GPIOPUR_R_PUE6_DIS    (0x00000000)
#define GPIOA_APB_GPIOPUR_R_PUE7_DIS    (0x00000000)
#define GPIOA_APB_GPIOPUR_R_PUE0_EN     (0x00000001)
#define GPIOA_APB_GPIOPUR_R_PUE1_EN     (0x00000002)
#define GPIOA_APB_GPIOPUR_R_PUE2_EN     (0x00000004)
#define GPIOA_APB_GPIOPUR_R_PUE3_EN     (0x00000008)
#define GPIOA_APB_GPIOPUR_R_PUE4_EN     (0x00000010)
#define GPIOA_APB_GPIOPUR_R_PUE5_EN     (0x00000020)
#define GPIOA_APB_GPIOPUR_R_PUE6_EN     (0x00000040)
#define GPIOA_APB_GPIOPUR_R_PUE7_EN     (0x00000080)

#define GPIOA_APB_GPIOPUR_PUE_MASK      (0x00000001)
#define GPIOA_APB_GPIOPUR_PUE0_DIS      (0x00000000)
#define GPIOA_APB_GPIOPUR_PUE1_DIS      (0x00000000)
#define GPIOA_APB_GPIOPUR_PUE2_DIS      (0x00000000)
#define GPIOA_APB_GPIOPUR_PUE3_DIS      (0x00000000)
#define GPIOA_APB_GPIOPUR_PUE4_DIS      (0x00000000)
#define GPIOA_APB_GPIOPUR_PUE5_DIS      (0x00000000)
#define GPIOA_APB_GPIOPUR_PUE6_DIS      (0x00000000)
#define GPIOA_APB_GPIOPUR_PUE7_DIS      (0x00000000)
#define GPIOA_APB_GPIOPUR_PUE0_EN       (0x00000001)
#define GPIOA_APB_GPIOPUR_PUE1_EN       (0x00000001)
#define GPIOA_APB_GPIOPUR_PUE2_EN       (0x00000001)
#define GPIOA_APB_GPIOPUR_PUE3_EN       (0x00000001)
#define GPIOA_APB_GPIOPUR_PUE4_EN       (0x00000001)
#define GPIOA_APB_GPIOPUR_PUE5_EN       (0x00000001)
#define GPIOA_APB_GPIOPUR_PUE6_EN       (0x00000001)
#define GPIOA_APB_GPIOPUR_PUE7_EN       (0x00000001)
//--------

//--------
#define GPIOA_AHB_GPIOPUR_R_PUE_MASK    (0x000000FF)
#define GPIOA_AHB_GPIOPUR_R_PUE_BIT     (0)
#define GPIOA_AHB_GPIOPUR_R_PUE0_DIS    (0x00000000)
#define GPIOA_AHB_GPIOPUR_R_PUE1_DIS    (0x00000000)
#define GPIOA_AHB_GPIOPUR_R_PUE2_DIS    (0x00000000)
#define GPIOA_AHB_GPIOPUR_R_PUE3_DIS    (0x00000000)
#define GPIOA_AHB_GPIOPUR_R_PUE4_DIS    (0x00000000)
#define GPIOA_AHB_GPIOPUR_R_PUE5_DIS    (0x00000000)
#define GPIOA_AHB_GPIOPUR_R_PUE6_DIS    (0x00000000)
#define GPIOA_AHB_GPIOPUR_R_PUE7_DIS    (0x00000000)
#define GPIOA_AHB_GPIOPUR_R_PUE0_EN     (0x00000001)
#define GPIOA_AHB_GPIOPUR_R_PUE1_EN     (0x00000002)
#define GPIOA_AHB_GPIOPUR_R_PUE2_EN     (0x00000004)
#define GPIOA_AHB_GPIOPUR_R_PUE3_EN     (0x00000008)
#define GPIOA_AHB_GPIOPUR_R_PUE4_EN     (0x00000010)
#define GPIOA_AHB_GPIOPUR_R_PUE5_EN     (0x00000020)
#define GPIOA_AHB_GPIOPUR_R_PUE6_EN     (0x00000040)
#define GPIOA_AHB_GPIOPUR_R_PUE7_EN     (0x00000080)

#define GPIOA_AHB_GPIOPUR_PUE_MASK      (0x00000001)
#define GPIOA_AHB_GPIOPUR_PUE0_DIS      (0x00000000)
#define GPIOA_AHB_GPIOPUR_PUE1_DIS      (0x00000000)
#define GPIOA_AHB_GPIOPUR_PUE2_DIS      (0x00000000)
#define GPIOA_AHB_GPIOPUR_PUE3_DIS      (0x00000000)
#define GPIOA_AHB_GPIOPUR_PUE4_DIS      (0x00000000)
#define GPIOA_AHB_GPIOPUR_PUE5_DIS      (0x00000000)
#define GPIOA_AHB_GPIOPUR_PUE6_DIS      (0x00000000)
#define GPIOA_AHB_GPIOPUR_PUE7_DIS      (0x00000000)
#define GPIOA_AHB_GPIOPUR_PUE0_EN       (0x00000001)
#define GPIOA_AHB_GPIOPUR_PUE1_EN       (0x00000001)
#define GPIOA_AHB_GPIOPUR_PUE2_EN       (0x00000001)
#define GPIOA_AHB_GPIOPUR_PUE3_EN       (0x00000001)
#define GPIOA_AHB_GPIOPUR_PUE4_EN       (0x00000001)
#define GPIOA_AHB_GPIOPUR_PUE5_EN       (0x00000001)
#define GPIOA_AHB_GPIOPUR_PUE6_EN       (0x00000001)
#define GPIOA_AHB_GPIOPUR_PUE7_EN       (0x00000001)
//--------

#define GPIOA_AHB_GPIOPUR_PUE0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIOPUR_OFFSET)*32)+(0*4))))
#define GPIOA_AHB_GPIOPUR_PUE1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIOPUR_OFFSET)*32)+(1*4))))
#define GPIOA_AHB_GPIOPUR_PUE2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIOPUR_OFFSET)*32)+(2*4))))
#define GPIOA_AHB_GPIOPUR_PUE3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIOPUR_OFFSET)*32)+(3*4))))
#define GPIOA_AHB_GPIOPUR_PUE4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIOPUR_OFFSET)*32)+(4*4))))
#define GPIOA_AHB_GPIOPUR_PUE5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIOPUR_OFFSET)*32)+(5*4))))
#define GPIOA_AHB_GPIOPUR_PUE6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIOPUR_OFFSET)*32)+(6*4))))
#define GPIOA_AHB_GPIOPUR_PUE7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIOPUR_OFFSET)*32)+(7*4))))

#define GPIOA_APB_GPIOPUR_PUE0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIOPUR_OFFSET)*32)+(0*4))))
#define GPIOA_APB_GPIOPUR_PUE1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIOPUR_OFFSET)*32)+(1*4))))
#define GPIOA_APB_GPIOPUR_PUE2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIOPUR_OFFSET)*32)+(2*4))))
#define GPIOA_APB_GPIOPUR_PUE3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIOPUR_OFFSET)*32)+(3*4))))
#define GPIOA_APB_GPIOPUR_PUE4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIOPUR_OFFSET)*32)+(4*4))))
#define GPIOA_APB_GPIOPUR_PUE5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIOPUR_OFFSET)*32)+(5*4))))
#define GPIOA_APB_GPIOPUR_PUE6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIOPUR_OFFSET)*32)+(6*4))))
#define GPIOA_APB_GPIOPUR_PUE7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIOPUR_OFFSET)*32)+(7*4))))

////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 0.16 GPIOPDR ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOA_APB_GPIOPDR            (((GPIOPDR_TypeDef*)(GPIOA_APB_BASE+GPIO_APB_GPIOPDR_OFFSET )))
#define GPIOA_APB_GPIOPDR_R          (*((volatile uint32_t *)(GPIOA_APB_BASE+GPIO_APB_GPIOPDR_OFFSET )))

#define GPIOA_AHB_GPIOPDR            (((GPIOPDR_TypeDef*)(GPIOA_AHB_BASE+GPIO_AHB_GPIOPDR_OFFSET )))
#define GPIOA_AHB_GPIOPDR_R          (*((volatile uint32_t *)(GPIOA_AHB_BASE+GPIO_AHB_GPIOPDR_OFFSET )))

//--------
#define GPIOA_APB_GPIOPDR_R_PDE_MASK    (0x000000FF)
#define GPIOA_APB_GPIOPDR_R_PDE_BIT     (0)
#define GPIOA_APB_GPIOPDR_R_PDE0_DIS    (0x00000000)
#define GPIOA_APB_GPIOPDR_R_PDE1_DIS    (0x00000000)
#define GPIOA_APB_GPIOPDR_R_PDE2_DIS    (0x00000000)
#define GPIOA_APB_GPIOPDR_R_PDE3_DIS    (0x00000000)
#define GPIOA_APB_GPIOPDR_R_PDE4_DIS    (0x00000000)
#define GPIOA_APB_GPIOPDR_R_PDE5_DIS    (0x00000000)
#define GPIOA_APB_GPIOPDR_R_PDE6_DIS    (0x00000000)
#define GPIOA_APB_GPIOPDR_R_PDE7_DIS    (0x00000000)
#define GPIOA_APB_GPIOPDR_R_PDE0_EN     (0x00000001)
#define GPIOA_APB_GPIOPDR_R_PDE1_EN     (0x00000002)
#define GPIOA_APB_GPIOPDR_R_PDE2_EN     (0x00000004)
#define GPIOA_APB_GPIOPDR_R_PDE3_EN     (0x00000008)
#define GPIOA_APB_GPIOPDR_R_PDE4_EN     (0x00000010)
#define GPIOA_APB_GPIOPDR_R_PDE5_EN     (0x00000020)
#define GPIOA_APB_GPIOPDR_R_PDE6_EN     (0x00000040)
#define GPIOA_APB_GPIOPDR_R_PDE7_EN     (0x00000080)

#define GPIOA_APB_GPIOPDR_PDE_MASK      (0x00000001)
#define GPIOA_APB_GPIOPDR_PDE0_DIS      (0x00000000)
#define GPIOA_APB_GPIOPDR_PDE1_DIS      (0x00000000)
#define GPIOA_APB_GPIOPDR_PDE2_DIS      (0x00000000)
#define GPIOA_APB_GPIOPDR_PDE3_DIS      (0x00000000)
#define GPIOA_APB_GPIOPDR_PDE4_DIS      (0x00000000)
#define GPIOA_APB_GPIOPDR_PDE5_DIS      (0x00000000)
#define GPIOA_APB_GPIOPDR_PDE6_DIS      (0x00000000)
#define GPIOA_APB_GPIOPDR_PDE7_DIS      (0x00000000)
#define GPIOA_APB_GPIOPDR_PDE0_EN       (0x00000001)
#define GPIOA_APB_GPIOPDR_PDE1_EN       (0x00000001)
#define GPIOA_APB_GPIOPDR_PDE2_EN       (0x00000001)
#define GPIOA_APB_GPIOPDR_PDE3_EN       (0x00000001)
#define GPIOA_APB_GPIOPDR_PDE4_EN       (0x00000001)
#define GPIOA_APB_GPIOPDR_PDE5_EN       (0x00000001)
#define GPIOA_APB_GPIOPDR_PDE6_EN       (0x00000001)
#define GPIOA_APB_GPIOPDR_PDE7_EN       (0x00000001)
//--------

//--------
#define GPIOA_AHB_GPIOPDR_R_PDE_MASK    (0x000000FF)
#define GPIOA_AHB_GPIOPDR_R_PDE_BIT     (0)
#define GPIOA_AHB_GPIOPDR_R_PDE0_DIS    (0x00000000)
#define GPIOA_AHB_GPIOPDR_R_PDE1_DIS    (0x00000000)
#define GPIOA_AHB_GPIOPDR_R_PDE2_DIS    (0x00000000)
#define GPIOA_AHB_GPIOPDR_R_PDE3_DIS    (0x00000000)
#define GPIOA_AHB_GPIOPDR_R_PDE4_DIS    (0x00000000)
#define GPIOA_AHB_GPIOPDR_R_PDE5_DIS    (0x00000000)
#define GPIOA_AHB_GPIOPDR_R_PDE6_DIS    (0x00000000)
#define GPIOA_AHB_GPIOPDR_R_PDE7_DIS    (0x00000000)
#define GPIOA_AHB_GPIOPDR_R_PDE0_EN     (0x00000001)
#define GPIOA_AHB_GPIOPDR_R_PDE1_EN     (0x00000002)
#define GPIOA_AHB_GPIOPDR_R_PDE2_EN     (0x00000004)
#define GPIOA_AHB_GPIOPDR_R_PDE3_EN     (0x00000008)
#define GPIOA_AHB_GPIOPDR_R_PDE4_EN     (0x00000010)
#define GPIOA_AHB_GPIOPDR_R_PDE5_EN     (0x00000020)
#define GPIOA_AHB_GPIOPDR_R_PDE6_EN     (0x00000040)
#define GPIOA_AHB_GPIOPDR_R_PDE7_EN     (0x00000080)

#define GPIOA_AHB_GPIOPDR_PDE_MASK      (0x00000001)
#define GPIOA_AHB_GPIOPDR_PDE0_DIS      (0x00000000)
#define GPIOA_AHB_GPIOPDR_PDE1_DIS      (0x00000000)
#define GPIOA_AHB_GPIOPDR_PDE2_DIS      (0x00000000)
#define GPIOA_AHB_GPIOPDR_PDE3_DIS      (0x00000000)
#define GPIOA_AHB_GPIOPDR_PDE4_DIS      (0x00000000)
#define GPIOA_AHB_GPIOPDR_PDE5_DIS      (0x00000000)
#define GPIOA_AHB_GPIOPDR_PDE6_DIS      (0x00000000)
#define GPIOA_AHB_GPIOPDR_PDE7_DIS      (0x00000000)
#define GPIOA_AHB_GPIOPDR_PDE0_EN       (0x00000001)
#define GPIOA_AHB_GPIOPDR_PDE1_EN       (0x00000001)
#define GPIOA_AHB_GPIOPDR_PDE2_EN       (0x00000001)
#define GPIOA_AHB_GPIOPDR_PDE3_EN       (0x00000001)
#define GPIOA_AHB_GPIOPDR_PDE4_EN       (0x00000001)
#define GPIOA_AHB_GPIOPDR_PDE5_EN       (0x00000001)
#define GPIOA_AHB_GPIOPDR_PDE6_EN       (0x00000001)
#define GPIOA_AHB_GPIOPDR_PDE7_EN       (0x00000001)
//--------

#define GPIOA_AHB_GPIOPDR_PDE0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIOPDR_OFFSET)*32)+(0*4))))
#define GPIOA_AHB_GPIOPDR_PDE1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIOPDR_OFFSET)*32)+(1*4))))
#define GPIOA_AHB_GPIOPDR_PDE2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIOPDR_OFFSET)*32)+(2*4))))
#define GPIOA_AHB_GPIOPDR_PDE3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIOPDR_OFFSET)*32)+(3*4))))
#define GPIOA_AHB_GPIOPDR_PDE4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIOPDR_OFFSET)*32)+(4*4))))
#define GPIOA_AHB_GPIOPDR_PDE5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIOPDR_OFFSET)*32)+(5*4))))
#define GPIOA_AHB_GPIOPDR_PDE6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIOPDR_OFFSET)*32)+(6*4))))
#define GPIOA_AHB_GPIOPDR_PDE7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIOPDR_OFFSET)*32)+(7*4))))

#define GPIOA_APB_GPIOPDR_PDE0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIOPDR_OFFSET)*32)+(0*4))))
#define GPIOA_APB_GPIOPDR_PDE1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIOPDR_OFFSET)*32)+(1*4))))
#define GPIOA_APB_GPIOPDR_PDE2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIOPDR_OFFSET)*32)+(2*4))))
#define GPIOA_APB_GPIOPDR_PDE3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIOPDR_OFFSET)*32)+(3*4))))
#define GPIOA_APB_GPIOPDR_PDE4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIOPDR_OFFSET)*32)+(4*4))))
#define GPIOA_APB_GPIOPDR_PDE5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIOPDR_OFFSET)*32)+(5*4))))
#define GPIOA_APB_GPIOPDR_PDE6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIOPDR_OFFSET)*32)+(6*4))))
#define GPIOA_APB_GPIOPDR_PDE7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIOPDR_OFFSET)*32)+(7*4))))

////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 0.17 GPIOSLR ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOA_APB_GPIOSLR            (((GPIOSLR_TypeDef*)(GPIOA_APB_BASE+GPIO_APB_GPIOSLR_OFFSET )))
#define GPIOA_APB_GPIOSLR_R          (*((volatile uint32_t *)(GPIOA_APB_BASE+GPIO_APB_GPIOSLR_OFFSET )))

#define GPIOA_AHB_GPIOSLR            (((GPIOSLR_TypeDef*)(GPIOA_AHB_BASE+GPIO_AHB_GPIOSLR_OFFSET )))
#define GPIOA_AHB_GPIOSLR_R          (*((volatile uint32_t *)(GPIOA_AHB_BASE+GPIO_AHB_GPIOSLR_OFFSET )))

//--------
#define GPIOA_APB_GPIOSLR_R_SRL_MASK    (0x000000FF)
#define GPIOA_APB_GPIOSLR_R_SRL_BIT     (0)
#define GPIOA_APB_GPIOSLR_R_SRL0_DIS    (0x00000000)
#define GPIOA_APB_GPIOSLR_R_SRL1_DIS    (0x00000000)
#define GPIOA_APB_GPIOSLR_R_SRL2_DIS    (0x00000000)
#define GPIOA_APB_GPIOSLR_R_SRL3_DIS    (0x00000000)
#define GPIOA_APB_GPIOSLR_R_SRL4_DIS    (0x00000000)
#define GPIOA_APB_GPIOSLR_R_SRL5_DIS    (0x00000000)
#define GPIOA_APB_GPIOSLR_R_SRL6_DIS    (0x00000000)
#define GPIOA_APB_GPIOSLR_R_SRL7_DIS    (0x00000000)
#define GPIOA_APB_GPIOSLR_R_SRL0_EN     (0x00000001)
#define GPIOA_APB_GPIOSLR_R_SRL1_EN     (0x00000002)
#define GPIOA_APB_GPIOSLR_R_SRL2_EN     (0x00000004)
#define GPIOA_APB_GPIOSLR_R_SRL3_EN     (0x00000008)
#define GPIOA_APB_GPIOSLR_R_SRL4_EN     (0x00000010)
#define GPIOA_APB_GPIOSLR_R_SRL5_EN     (0x00000020)
#define GPIOA_APB_GPIOSLR_R_SRL6_EN     (0x00000040)
#define GPIOA_APB_GPIOSLR_R_SRL7_EN     (0x00000080)

#define GPIOA_APB_GPIOSLR_SRL_MASK      (0x00000001)
#define GPIOA_APB_GPIOSLR_SRL0_DIS      (0x00000000)
#define GPIOA_APB_GPIOSLR_SRL1_DIS      (0x00000000)
#define GPIOA_APB_GPIOSLR_SRL2_DIS      (0x00000000)
#define GPIOA_APB_GPIOSLR_SRL3_DIS      (0x00000000)
#define GPIOA_APB_GPIOSLR_SRL4_DIS      (0x00000000)
#define GPIOA_APB_GPIOSLR_SRL5_DIS      (0x00000000)
#define GPIOA_APB_GPIOSLR_SRL6_DIS      (0x00000000)
#define GPIOA_APB_GPIOSLR_SRL7_DIS      (0x00000000)
#define GPIOA_APB_GPIOSLR_SRL0_EN       (0x00000001)
#define GPIOA_APB_GPIOSLR_SRL1_EN       (0x00000001)
#define GPIOA_APB_GPIOSLR_SRL2_EN       (0x00000001)
#define GPIOA_APB_GPIOSLR_SRL3_EN       (0x00000001)
#define GPIOA_APB_GPIOSLR_SRL4_EN       (0x00000001)
#define GPIOA_APB_GPIOSLR_SRL5_EN       (0x00000001)
#define GPIOA_APB_GPIOSLR_SRL6_EN       (0x00000001)
#define GPIOA_APB_GPIOSLR_SRL7_EN       (0x00000001)
//--------

//--------
#define GPIOA_AHB_GPIOSLR_R_SRL_MASK    (0x000000FF)
#define GPIOA_AHB_GPIOSLR_R_SRL_BIT     (0)
#define GPIOA_AHB_GPIOSLR_R_SRL0_DIS    (0x00000000)
#define GPIOA_AHB_GPIOSLR_R_SRL1_DIS    (0x00000000)
#define GPIOA_AHB_GPIOSLR_R_SRL2_DIS    (0x00000000)
#define GPIOA_AHB_GPIOSLR_R_SRL3_DIS    (0x00000000)
#define GPIOA_AHB_GPIOSLR_R_SRL4_DIS    (0x00000000)
#define GPIOA_AHB_GPIOSLR_R_SRL5_DIS    (0x00000000)
#define GPIOA_AHB_GPIOSLR_R_SRL6_DIS    (0x00000000)
#define GPIOA_AHB_GPIOSLR_R_SRL7_DIS    (0x00000000)
#define GPIOA_AHB_GPIOSLR_R_SRL0_EN     (0x00000001)
#define GPIOA_AHB_GPIOSLR_R_SRL1_EN     (0x00000002)
#define GPIOA_AHB_GPIOSLR_R_SRL2_EN     (0x00000004)
#define GPIOA_AHB_GPIOSLR_R_SRL3_EN     (0x00000008)
#define GPIOA_AHB_GPIOSLR_R_SRL4_EN     (0x00000010)
#define GPIOA_AHB_GPIOSLR_R_SRL5_EN     (0x00000020)
#define GPIOA_AHB_GPIOSLR_R_SRL6_EN     (0x00000040)
#define GPIOA_AHB_GPIOSLR_R_SRL7_EN     (0x00000080)

#define GPIOA_AHB_GPIOSLR_SRL_MASK      (0x00000001)
#define GPIOA_AHB_GPIOSLR_SRL0_DIS      (0x00000000)
#define GPIOA_AHB_GPIOSLR_SRL1_DIS      (0x00000000)
#define GPIOA_AHB_GPIOSLR_SRL2_DIS      (0x00000000)
#define GPIOA_AHB_GPIOSLR_SRL3_DIS      (0x00000000)
#define GPIOA_AHB_GPIOSLR_SRL4_DIS      (0x00000000)
#define GPIOA_AHB_GPIOSLR_SRL5_DIS      (0x00000000)
#define GPIOA_AHB_GPIOSLR_SRL6_DIS      (0x00000000)
#define GPIOA_AHB_GPIOSLR_SRL7_DIS      (0x00000000)
#define GPIOA_AHB_GPIOSLR_SRL0_EN       (0x00000001)
#define GPIOA_AHB_GPIOSLR_SRL1_EN       (0x00000001)
#define GPIOA_AHB_GPIOSLR_SRL2_EN       (0x00000001)
#define GPIOA_AHB_GPIOSLR_SRL3_EN       (0x00000001)
#define GPIOA_AHB_GPIOSLR_SRL4_EN       (0x00000001)
#define GPIOA_AHB_GPIOSLR_SRL5_EN       (0x00000001)
#define GPIOA_AHB_GPIOSLR_SRL6_EN       (0x00000001)
#define GPIOA_AHB_GPIOSLR_SRL7_EN       (0x00000001)
//--------

#define GPIOA_AHB_GPIOSLR_SRL0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIOSLR_OFFSET)*32)+(0*4))))
#define GPIOA_AHB_GPIOSLR_SRL1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIOSLR_OFFSET)*32)+(1*4))))
#define GPIOA_AHB_GPIOSLR_SRL2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIOSLR_OFFSET)*32)+(2*4))))
#define GPIOA_AHB_GPIOSLR_SRL3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIOSLR_OFFSET)*32)+(3*4))))
#define GPIOA_AHB_GPIOSLR_SRL4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIOSLR_OFFSET)*32)+(4*4))))
#define GPIOA_AHB_GPIOSLR_SRL5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIOSLR_OFFSET)*32)+(5*4))))
#define GPIOA_AHB_GPIOSLR_SRL6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIOSLR_OFFSET)*32)+(6*4))))
#define GPIOA_AHB_GPIOSLR_SRL7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIOSLR_OFFSET)*32)+(7*4))))

#define GPIOA_APB_GPIOSLR_SRL0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIOSLR_OFFSET)*32)+(0*4))))
#define GPIOA_APB_GPIOSLR_SRL1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIOSLR_OFFSET)*32)+(1*4))))
#define GPIOA_APB_GPIOSLR_SRL2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIOSLR_OFFSET)*32)+(2*4))))
#define GPIOA_APB_GPIOSLR_SRL3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIOSLR_OFFSET)*32)+(3*4))))
#define GPIOA_APB_GPIOSLR_SRL4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIOSLR_OFFSET)*32)+(4*4))))
#define GPIOA_APB_GPIOSLR_SRL5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIOSLR_OFFSET)*32)+(5*4))))
#define GPIOA_APB_GPIOSLR_SRL6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIOSLR_OFFSET)*32)+(6*4))))
#define GPIOA_APB_GPIOSLR_SRL7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIOSLR_OFFSET)*32)+(7*4))))

////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 0.18 GPIODEN ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOA_APB_GPIODEN            (((GPIODEN_TypeDef*)(GPIOA_APB_BASE+GPIO_APB_GPIODEN_OFFSET )))
#define GPIOA_APB_GPIODEN_R          (*((volatile uint32_t *)(GPIOA_APB_BASE+GPIO_APB_GPIODEN_OFFSET )))

#define GPIOA_AHB_GPIODEN            (((GPIODEN_TypeDef*)(GPIOA_AHB_BASE+GPIO_AHB_GPIODEN_OFFSET )))
#define GPIOA_AHB_GPIODEN_R          (*((volatile uint32_t *)(GPIOA_AHB_BASE+GPIO_AHB_GPIODEN_OFFSET )))


//--------
#define GPIOA_APB_GPIODEN_R_DEN_MASK    (0x000000FF)
#define GPIOA_APB_GPIODEN_R_DEN_BIT     (0)
#define GPIOA_APB_GPIODEN_R_DEN0_DIS    (0x00000000)
#define GPIOA_APB_GPIODEN_R_DEN1_DIS    (0x00000000)
#define GPIOA_APB_GPIODEN_R_DEN2_DIS    (0x00000000)
#define GPIOA_APB_GPIODEN_R_DEN3_DIS    (0x00000000)
#define GPIOA_APB_GPIODEN_R_DEN4_DIS    (0x00000000)
#define GPIOA_APB_GPIODEN_R_DEN5_DIS    (0x00000000)
#define GPIOA_APB_GPIODEN_R_DEN6_DIS    (0x00000000)
#define GPIOA_APB_GPIODEN_R_DEN7_DIS    (0x00000000)
#define GPIOA_APB_GPIODEN_R_DEN0_EN     (0x00000001)
#define GPIOA_APB_GPIODEN_R_DEN1_EN     (0x00000002)
#define GPIOA_APB_GPIODEN_R_DEN2_EN     (0x00000004)
#define GPIOA_APB_GPIODEN_R_DEN3_EN     (0x00000008)
#define GPIOA_APB_GPIODEN_R_DEN4_EN     (0x00000010)
#define GPIOA_APB_GPIODEN_R_DEN5_EN     (0x00000020)
#define GPIOA_APB_GPIODEN_R_DEN6_EN     (0x00000040)
#define GPIOA_APB_GPIODEN_R_DEN7_EN     (0x00000080)

#define GPIOA_APB_GPIODEN_DEN_MASK      (0x00000001)
#define GPIOA_APB_GPIODEN_DEN0_DIS      (0x00000000)
#define GPIOA_APB_GPIODEN_DEN1_DIS      (0x00000000)
#define GPIOA_APB_GPIODEN_DEN2_DIS      (0x00000000)
#define GPIOA_APB_GPIODEN_DEN3_DIS      (0x00000000)
#define GPIOA_APB_GPIODEN_DEN4_DIS      (0x00000000)
#define GPIOA_APB_GPIODEN_DEN5_DIS      (0x00000000)
#define GPIOA_APB_GPIODEN_DEN6_DIS      (0x00000000)
#define GPIOA_APB_GPIODEN_DEN7_DIS      (0x00000000)
#define GPIOA_APB_GPIODEN_DEN0_EN       (0x00000001)
#define GPIOA_APB_GPIODEN_DEN1_EN       (0x00000001)
#define GPIOA_APB_GPIODEN_DEN2_EN       (0x00000001)
#define GPIOA_APB_GPIODEN_DEN3_EN       (0x00000001)
#define GPIOA_APB_GPIODEN_DEN4_EN       (0x00000001)
#define GPIOA_APB_GPIODEN_DEN5_EN       (0x00000001)
#define GPIOA_APB_GPIODEN_DEN6_EN       (0x00000001)
#define GPIOA_APB_GPIODEN_DEN7_EN       (0x00000001)
//--------

//--------
#define GPIOA_AHB_GPIODEN_R_DEN_MASK    (0x000000FF)
#define GPIOA_AHB_GPIODEN_R_DEN_BIT     (0)
#define GPIOA_AHB_GPIODEN_R_DEN0_DIS    (0x00000000)
#define GPIOA_AHB_GPIODEN_R_DEN1_DIS    (0x00000000)
#define GPIOA_AHB_GPIODEN_R_DEN2_DIS    (0x00000000)
#define GPIOA_AHB_GPIODEN_R_DEN3_DIS    (0x00000000)
#define GPIOA_AHB_GPIODEN_R_DEN4_DIS    (0x00000000)
#define GPIOA_AHB_GPIODEN_R_DEN5_DIS    (0x00000000)
#define GPIOA_AHB_GPIODEN_R_DEN6_DIS    (0x00000000)
#define GPIOA_AHB_GPIODEN_R_DEN7_DIS    (0x00000000)
#define GPIOA_AHB_GPIODEN_R_DEN0_EN     (0x00000001)
#define GPIOA_AHB_GPIODEN_R_DEN1_EN     (0x00000002)
#define GPIOA_AHB_GPIODEN_R_DEN2_EN     (0x00000004)
#define GPIOA_AHB_GPIODEN_R_DEN3_EN     (0x00000008)
#define GPIOA_AHB_GPIODEN_R_DEN4_EN     (0x00000010)
#define GPIOA_AHB_GPIODEN_R_DEN5_EN     (0x00000020)
#define GPIOA_AHB_GPIODEN_R_DEN6_EN     (0x00000040)
#define GPIOA_AHB_GPIODEN_R_DEN7_EN     (0x00000080)

#define GPIOA_AHB_GPIODEN_DEN_MASK      (0x00000001)
#define GPIOA_AHB_GPIODEN_DEN0_DIS      (0x00000000)
#define GPIOA_AHB_GPIODEN_DEN1_DIS      (0x00000000)
#define GPIOA_AHB_GPIODEN_DEN2_DIS      (0x00000000)
#define GPIOA_AHB_GPIODEN_DEN3_DIS      (0x00000000)
#define GPIOA_AHB_GPIODEN_DEN4_DIS      (0x00000000)
#define GPIOA_AHB_GPIODEN_DEN5_DIS      (0x00000000)
#define GPIOA_AHB_GPIODEN_DEN6_DIS      (0x00000000)
#define GPIOA_AHB_GPIODEN_DEN7_DIS      (0x00000000)
#define GPIOA_AHB_GPIODEN_DEN0_EN       (0x00000001)
#define GPIOA_AHB_GPIODEN_DEN1_EN       (0x00000001)
#define GPIOA_AHB_GPIODEN_DEN2_EN       (0x00000001)
#define GPIOA_AHB_GPIODEN_DEN3_EN       (0x00000001)
#define GPIOA_AHB_GPIODEN_DEN4_EN       (0x00000001)
#define GPIOA_AHB_GPIODEN_DEN5_EN       (0x00000001)
#define GPIOA_AHB_GPIODEN_DEN6_EN       (0x00000001)
#define GPIOA_AHB_GPIODEN_DEN7_EN       (0x00000001)
//--------

#define GPIOA_AHB_GPIODEN_DEN0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIODEN_OFFSET)*32)+(0*4))))
#define GPIOA_AHB_GPIODEN_DEN1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIODEN_OFFSET)*32)+(1*4))))
#define GPIOA_AHB_GPIODEN_DEN2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIODEN_OFFSET)*32)+(2*4))))
#define GPIOA_AHB_GPIODEN_DEN3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIODEN_OFFSET)*32)+(3*4))))
#define GPIOA_AHB_GPIODEN_DEN4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIODEN_OFFSET)*32)+(4*4))))
#define GPIOA_AHB_GPIODEN_DEN5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIODEN_OFFSET)*32)+(5*4))))
#define GPIOA_AHB_GPIODEN_DEN6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIODEN_OFFSET)*32)+(6*4))))
#define GPIOA_AHB_GPIODEN_DEN7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIODEN_OFFSET)*32)+(7*4))))

#define GPIOA_APB_GPIODEN_DEN0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIODEN_OFFSET)*32)+(0*4))))
#define GPIOA_APB_GPIODEN_DEN1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIODEN_OFFSET)*32)+(1*4))))
#define GPIOA_APB_GPIODEN_DEN2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIODEN_OFFSET)*32)+(2*4))))
#define GPIOA_APB_GPIODEN_DEN3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIODEN_OFFSET)*32)+(3*4))))
#define GPIOA_APB_GPIODEN_DEN4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIODEN_OFFSET)*32)+(4*4))))
#define GPIOA_APB_GPIODEN_DEN5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIODEN_OFFSET)*32)+(5*4))))
#define GPIOA_APB_GPIODEN_DEN6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIODEN_OFFSET)*32)+(6*4))))
#define GPIOA_APB_GPIODEN_DEN7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIODEN_OFFSET)*32)+(7*4))))

////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 0.19 GPIOLOCK ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOA_APB_GPIOLOCK            (((GPIOLOCK_TypeDef*)(GPIOA_APB_BASE+GPIO_APB_GPIOLOCK_OFFSET )))
#define GPIOA_APB_GPIOLOCK_R          (*((volatile uint32_t *)(GPIOA_APB_BASE+GPIO_APB_GPIOLOCK_OFFSET )))

#define GPIOA_AHB_GPIOLOCK            (((GPIOLOCK_TypeDef*)(GPIOA_AHB_BASE+GPIO_AHB_GPIOLOCK_OFFSET )))
#define GPIOA_AHB_GPIOLOCK_R          (*((volatile uint32_t *)(GPIOA_AHB_BASE+GPIO_AHB_GPIOLOCK_OFFSET )))

//--------
#define GPIOA_APB_GPIOLOCK_R_LOCK_MASK     (0xFFFFFFFF)
#define GPIOA_APB_GPIOLOCK_R_LOCK_BIT      (0)
#define GPIOA_APB_GPIOLOCK_R_LOCK_KEY      (0x4C4F434B)
#define GPIOA_APB_GPIOLOCK_R_LOCK_UNLOCK   (0x00000000)
#define GPIOA_APB_GPIOLOCK_R_LOCK_LOCK     (0x00000001)

#define GPIOA_APB_GPIOLOCK_LOCK_MASK       (0xFFFFFFFF)
#define GPIOA_APB_GPIOLOCK_LOCK_KEY        (0x4C4F434B)
#define GPIOA_APB_GPIOLOCK_LOCK_UNLOCK     (0x00000000)
#define GPIOA_APB_GPIOLOCK_LOCK_LOCK       (0x00000001)
//--------

//--------
#define GPIOA_AHB_GPIOLOCK_R_LOCK_MASK     (0xFFFFFFFF)
#define GPIOA_AHB_GPIOLOCK_R_LOCK_BIT      (0)
#define GPIOA_AHB_GPIOLOCK_R_LOCK_KEY      (0x4C4F434B)
#define GPIOA_AHB_GPIOLOCK_R_LOCK_UNLOCK   (0x00000000)
#define GPIOA_AHB_GPIOLOCK_R_LOCK_LOCK     (0x00000001)

#define GPIOA_AHB_GPIOLOCK_LOCK_MASK       (0xFFFFFFFF)
#define GPIOA_AHB_GPIOLOCK_LOCK_KEY        (0x4C4F434B)
#define GPIOA_AHB_GPIOLOCK_LOCK_UNLOCK     (0x00000000)
#define GPIOA_AHB_GPIOLOCK_LOCK_LOCK       (0x00000001)
//--------

////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 0.20 GPIOCR ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOA_APB_GPIOCR            (((GPIOCR_TypeDef*)(GPIOA_APB_BASE+GPIO_APB_GPIOCR_OFFSET )))
#define GPIOA_APB_GPIOCR_R          (*((volatile uint32_t *)(GPIOA_APB_BASE+GPIO_APB_GPIOCR_OFFSET )))

#define GPIOA_AHB_GPIOCR            (((GPIOCR_TypeDef*)(GPIOA_AHB_BASE+GPIO_AHB_GPIOCR_OFFSET )))
#define GPIOA_AHB_GPIOCR_R          (*((volatile uint32_t *)(GPIOA_AHB_BASE+GPIO_AHB_GPIOCR_OFFSET )))


//--------
#define GPIOA_APB_GPIOCR_R_CR_MASK      (0x000000FF)
#define GPIOA_APB_GPIOCR_R_CR_BIT       (0)
#define GPIOA_APB_GPIOCR_R_CR0_DIS      (0x00000000)
#define GPIOA_APB_GPIOCR_R_CR1_DIS      (0x00000000)
#define GPIOA_APB_GPIOCR_R_CR2_DIS      (0x00000000)
#define GPIOA_APB_GPIOCR_R_CR3_DIS      (0x00000000)
#define GPIOA_APB_GPIOCR_R_CR4_DIS      (0x00000000)
#define GPIOA_APB_GPIOCR_R_CR5_DIS      (0x00000000)
#define GPIOA_APB_GPIOCR_R_CR6_DIS      (0x00000000)
#define GPIOA_APB_GPIOCR_R_CR7_DIS      (0x00000000)
#define GPIOA_APB_GPIOCR_R_CR0_EN       (0x00000001)
#define GPIOA_APB_GPIOCR_R_CR1_EN       (0x00000002)
#define GPIOA_APB_GPIOCR_R_CR2_EN       (0x00000004)
#define GPIOA_APB_GPIOCR_R_CR3_EN       (0x00000008)
#define GPIOA_APB_GPIOCR_R_CR4_EN       (0x00000010)
#define GPIOA_APB_GPIOCR_R_CR5_EN       (0x00000020)
#define GPIOA_APB_GPIOCR_R_CR6_EN       (0x00000040)
#define GPIOA_APB_GPIOCR_R_CR7_EN       (0x00000080)

#define GPIOA_APB_GPIOCR_CR_MASK        (0x00000001)
#define GPIOA_APB_GPIOCR_CR0_DIS        (0x00000000)
#define GPIOA_APB_GPIOCR_CR1_DIS        (0x00000000)
#define GPIOA_APB_GPIOCR_CR2_DIS        (0x00000000)
#define GPIOA_APB_GPIOCR_CR3_DIS        (0x00000000)
#define GPIOA_APB_GPIOCR_CR4_DIS        (0x00000000)
#define GPIOA_APB_GPIOCR_CR5_DIS        (0x00000000)
#define GPIOA_APB_GPIOCR_CR6_DIS        (0x00000000)
#define GPIOA_APB_GPIOCR_CR7_DIS        (0x00000000)
#define GPIOA_APB_GPIOCR_CR0_EN         (0x00000001)
#define GPIOA_APB_GPIOCR_CR1_EN         (0x00000001)
#define GPIOA_APB_GPIOCR_CR2_EN         (0x00000001)
#define GPIOA_APB_GPIOCR_CR3_EN         (0x00000001)
#define GPIOA_APB_GPIOCR_CR4_EN         (0x00000001)
#define GPIOA_APB_GPIOCR_CR5_EN         (0x00000001)
#define GPIOA_APB_GPIOCR_CR6_EN         (0x00000001)
#define GPIOA_APB_GPIOCR_CR7_EN         (0x00000001)
//--------

//--------
#define GPIOA_AHB_GPIOCR_R_CR_MASK      (0x000000FF)
#define GPIOA_AHB_GPIOCR_R_CR_BIT       (0)
#define GPIOA_AHB_GPIOCR_R_CR0_DIS      (0x00000000)
#define GPIOA_AHB_GPIOCR_R_CR1_DIS      (0x00000000)
#define GPIOA_AHB_GPIOCR_R_CR2_DIS      (0x00000000)
#define GPIOA_AHB_GPIOCR_R_CR3_DIS      (0x00000000)
#define GPIOA_AHB_GPIOCR_R_CR4_DIS      (0x00000000)
#define GPIOA_AHB_GPIOCR_R_CR5_DIS      (0x00000000)
#define GPIOA_AHB_GPIOCR_R_CR6_DIS      (0x00000000)
#define GPIOA_AHB_GPIOCR_R_CR7_DIS      (0x00000000)
#define GPIOA_AHB_GPIOCR_R_CR0_EN       (0x00000001)
#define GPIOA_AHB_GPIOCR_R_CR1_EN       (0x00000002)
#define GPIOA_AHB_GPIOCR_R_CR2_EN       (0x00000004)
#define GPIOA_AHB_GPIOCR_R_CR3_EN       (0x00000008)
#define GPIOA_AHB_GPIOCR_R_CR4_EN       (0x00000010)
#define GPIOA_AHB_GPIOCR_R_CR5_EN       (0x00000020)
#define GPIOA_AHB_GPIOCR_R_CR6_EN       (0x00000040)
#define GPIOA_AHB_GPIOCR_R_CR7_EN       (0x00000080)

#define GPIOA_AHB_GPIOCR_CR_MASK        (0x00000001)
#define GPIOA_AHB_GPIOCR_CR0_DIS        (0x00000000)
#define GPIOA_AHB_GPIOCR_CR1_DIS        (0x00000000)
#define GPIOA_AHB_GPIOCR_CR2_DIS        (0x00000000)
#define GPIOA_AHB_GPIOCR_CR3_DIS        (0x00000000)
#define GPIOA_AHB_GPIOCR_CR4_DIS        (0x00000000)
#define GPIOA_AHB_GPIOCR_CR5_DIS        (0x00000000)
#define GPIOA_AHB_GPIOCR_CR6_DIS        (0x00000000)
#define GPIOA_AHB_GPIOCR_CR7_DIS        (0x00000000)
#define GPIOA_AHB_GPIOCR_CR0_EN         (0x00000001)
#define GPIOA_AHB_GPIOCR_CR1_EN         (0x00000001)
#define GPIOA_AHB_GPIOCR_CR2_EN         (0x00000001)
#define GPIOA_AHB_GPIOCR_CR3_EN         (0x00000001)
#define GPIOA_AHB_GPIOCR_CR4_EN         (0x00000001)
#define GPIOA_AHB_GPIOCR_CR5_EN         (0x00000001)
#define GPIOA_AHB_GPIOCR_CR6_EN         (0x00000001)
#define GPIOA_AHB_GPIOCR_CR7_EN         (0x00000001)
//--------

#define GPIOA_AHB_GPIOCR_CR0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIOCR_OFFSET)*32)+(0*4))))
#define GPIOA_AHB_GPIOCR_CR1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIOCR_OFFSET)*32)+(1*4))))
#define GPIOA_AHB_GPIOCR_CR2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIOCR_OFFSET)*32)+(2*4))))
#define GPIOA_AHB_GPIOCR_CR3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIOCR_OFFSET)*32)+(3*4))))
#define GPIOA_AHB_GPIOCR_CR4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIOCR_OFFSET)*32)+(4*4))))
#define GPIOA_AHB_GPIOCR_CR5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIOCR_OFFSET)*32)+(5*4))))
#define GPIOA_AHB_GPIOCR_CR6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIOCR_OFFSET)*32)+(6*4))))
#define GPIOA_AHB_GPIOCR_CR7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIOCR_OFFSET)*32)+(7*4))))

#define GPIOA_APB_GPIOCR_CR0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIOCR_OFFSET)*32)+(0*4))))
#define GPIOA_APB_GPIOCR_CR1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIOCR_OFFSET)*32)+(1*4))))
#define GPIOA_APB_GPIOCR_CR2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIOCR_OFFSET)*32)+(2*4))))
#define GPIOA_APB_GPIOCR_CR3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIOCR_OFFSET)*32)+(3*4))))
#define GPIOA_APB_GPIOCR_CR4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIOCR_OFFSET)*32)+(4*4))))
#define GPIOA_APB_GPIOCR_CR5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIOCR_OFFSET)*32)+(5*4))))
#define GPIOA_APB_GPIOCR_CR6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIOCR_OFFSET)*32)+(6*4))))
#define GPIOA_APB_GPIOCR_CR7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIOCR_OFFSET)*32)+(7*4))))




////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 0.21 GPIOAMSEL ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOA_APB_GPIOAMSEL            (((GPIOAMSEL_TypeDef*)(GPIOA_APB_BASE+GPIO_APB_GPIOAMSEL_OFFSET )))
#define GPIOA_APB_GPIOAMSEL_R          (*((volatile uint32_t *)(GPIOA_APB_BASE+GPIO_APB_GPIOAMSEL_OFFSET )))

#define GPIOA_AHB_GPIOAMSEL            (((GPIOAMSEL_TypeDef*)(GPIOA_AHB_BASE+GPIO_AHB_GPIOAMSEL_OFFSET )))
#define GPIOA_AHB_GPIOAMSEL_R          (*((volatile uint32_t *)(GPIOA_AHB_BASE+GPIO_AHB_GPIOAMSEL_OFFSET )))


//--------
#define GPIOA_APB_GPIOAMSEL_R_GPIOAMSEL_MASK      (0x000000FF)
#define GPIOA_APB_GPIOAMSEL_R_GPIOAMSEL_BIT       (0)
#define GPIOA_APB_GPIOAMSEL_R_GPIOAMSEL0_DIS      (0x00000000)
#define GPIOA_APB_GPIOAMSEL_R_GPIOAMSEL1_DIS      (0x00000000)
#define GPIOA_APB_GPIOAMSEL_R_GPIOAMSEL2_DIS      (0x00000000)
#define GPIOA_APB_GPIOAMSEL_R_GPIOAMSEL3_DIS      (0x00000000)
#define GPIOA_APB_GPIOAMSEL_R_GPIOAMSEL4_DIS      (0x00000000)
#define GPIOA_APB_GPIOAMSEL_R_GPIOAMSEL5_DIS      (0x00000000)
#define GPIOA_APB_GPIOAMSEL_R_GPIOAMSEL6_DIS      (0x00000000)
#define GPIOA_APB_GPIOAMSEL_R_GPIOAMSEL7_DIS      (0x00000000)
#define GPIOA_APB_GPIOAMSEL_R_GPIOAMSEL0_EN       (0x00000001)
#define GPIOA_APB_GPIOAMSEL_R_GPIOAMSEL1_EN       (0x00000002)
#define GPIOA_APB_GPIOAMSEL_R_GPIOAMSEL2_EN       (0x00000004)
#define GPIOA_APB_GPIOAMSEL_R_GPIOAMSEL3_EN       (0x00000008)
#define GPIOA_APB_GPIOAMSEL_R_GPIOAMSEL4_EN       (0x00000010)
#define GPIOA_APB_GPIOAMSEL_R_GPIOAMSEL5_EN       (0x00000020)
#define GPIOA_APB_GPIOAMSEL_R_GPIOAMSEL6_EN       (0x00000040)
#define GPIOA_APB_GPIOAMSEL_R_GPIOAMSEL7_EN       (0x00000080)

#define GPIOA_APB_GPIOAMSEL_GPIOAMSEL_MASK        (0x00000001)
#define GPIOA_APB_GPIOAMSEL_GPIOAMSEL0_DIS        (0x00000000)
#define GPIOA_APB_GPIOAMSEL_GPIOAMSEL1_DIS        (0x00000000)
#define GPIOA_APB_GPIOAMSEL_GPIOAMSEL2_DIS        (0x00000000)
#define GPIOA_APB_GPIOAMSEL_GPIOAMSEL3_DIS        (0x00000000)
#define GPIOA_APB_GPIOAMSEL_GPIOAMSEL4_DIS        (0x00000000)
#define GPIOA_APB_GPIOAMSEL_GPIOAMSEL5_DIS        (0x00000000)
#define GPIOA_APB_GPIOAMSEL_GPIOAMSEL6_DIS        (0x00000000)
#define GPIOA_APB_GPIOAMSEL_GPIOAMSEL7_DIS        (0x00000000)
#define GPIOA_APB_GPIOAMSEL_GPIOAMSEL0_EN         (0x00000001)
#define GPIOA_APB_GPIOAMSEL_GPIOAMSEL1_EN         (0x00000001)
#define GPIOA_APB_GPIOAMSEL_GPIOAMSEL2_EN         (0x00000001)
#define GPIOA_APB_GPIOAMSEL_GPIOAMSEL3_EN         (0x00000001)
#define GPIOA_APB_GPIOAMSEL_GPIOAMSEL4_EN         (0x00000001)
#define GPIOA_APB_GPIOAMSEL_GPIOAMSEL5_EN         (0x00000001)
#define GPIOA_APB_GPIOAMSEL_GPIOAMSEL6_EN         (0x00000001)
#define GPIOA_APB_GPIOAMSEL_GPIOAMSEL7_EN         (0x00000001)
//--------

//--------
#define GPIOA_AHB_GPIOAMSEL_R_GPIOAMSEL_MASK      (0x000000FF)
#define GPIOA_AHB_GPIOAMSEL_R_GPIOAMSEL_BIT       (0)
#define GPIOA_AHB_GPIOAMSEL_R_GPIOAMSEL0_DIS      (0x00000000)
#define GPIOA_AHB_GPIOAMSEL_R_GPIOAMSEL1_DIS      (0x00000000)
#define GPIOA_AHB_GPIOAMSEL_R_GPIOAMSEL2_DIS      (0x00000000)
#define GPIOA_AHB_GPIOAMSEL_R_GPIOAMSEL3_DIS      (0x00000000)
#define GPIOA_AHB_GPIOAMSEL_R_GPIOAMSEL4_DIS      (0x00000000)
#define GPIOA_AHB_GPIOAMSEL_R_GPIOAMSEL5_DIS      (0x00000000)
#define GPIOA_AHB_GPIOAMSEL_R_GPIOAMSEL6_DIS      (0x00000000)
#define GPIOA_AHB_GPIOAMSEL_R_GPIOAMSEL7_DIS      (0x00000000)
#define GPIOA_AHB_GPIOAMSEL_R_GPIOAMSEL0_EN       (0x00000001)
#define GPIOA_AHB_GPIOAMSEL_R_GPIOAMSEL1_EN       (0x00000002)
#define GPIOA_AHB_GPIOAMSEL_R_GPIOAMSEL2_EN       (0x00000004)
#define GPIOA_AHB_GPIOAMSEL_R_GPIOAMSEL3_EN       (0x00000008)
#define GPIOA_AHB_GPIOAMSEL_R_GPIOAMSEL4_EN       (0x00000010)
#define GPIOA_AHB_GPIOAMSEL_R_GPIOAMSEL5_EN       (0x00000020)
#define GPIOA_AHB_GPIOAMSEL_R_GPIOAMSEL6_EN       (0x00000040)
#define GPIOA_AHB_GPIOAMSEL_R_GPIOAMSEL7_EN       (0x00000080)

#define GPIOA_AHB_GPIOAMSEL_GPIOAMSEL_MASK        (0x00000001)
#define GPIOA_AHB_GPIOAMSEL_GPIOAMSEL0_DIS        (0x00000000)
#define GPIOA_AHB_GPIOAMSEL_GPIOAMSEL1_DIS        (0x00000000)
#define GPIOA_AHB_GPIOAMSEL_GPIOAMSEL2_DIS        (0x00000000)
#define GPIOA_AHB_GPIOAMSEL_GPIOAMSEL3_DIS        (0x00000000)
#define GPIOA_AHB_GPIOAMSEL_GPIOAMSEL4_DIS        (0x00000000)
#define GPIOA_AHB_GPIOAMSEL_GPIOAMSEL5_DIS        (0x00000000)
#define GPIOA_AHB_GPIOAMSEL_GPIOAMSEL6_DIS        (0x00000000)
#define GPIOA_AHB_GPIOAMSEL_GPIOAMSEL7_DIS        (0x00000000)
#define GPIOA_AHB_GPIOAMSEL_GPIOAMSEL0_EN         (0x00000001)
#define GPIOA_AHB_GPIOAMSEL_GPIOAMSEL1_EN         (0x00000001)
#define GPIOA_AHB_GPIOAMSEL_GPIOAMSEL2_EN         (0x00000001)
#define GPIOA_AHB_GPIOAMSEL_GPIOAMSEL3_EN         (0x00000001)
#define GPIOA_AHB_GPIOAMSEL_GPIOAMSEL4_EN         (0x00000001)
#define GPIOA_AHB_GPIOAMSEL_GPIOAMSEL5_EN         (0x00000001)
#define GPIOA_AHB_GPIOAMSEL_GPIOAMSEL6_EN         (0x00000001)
#define GPIOA_AHB_GPIOAMSEL_GPIOAMSEL7_EN         (0x00000001)
//--------

#define GPIOA_AHB_GPIOAMSEL_GPIOAMSEL0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIOAMSEL_OFFSET)*32)+(0*4))))
#define GPIOA_AHB_GPIOAMSEL_GPIOAMSEL1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIOAMSEL_OFFSET)*32)+(1*4))))
#define GPIOA_AHB_GPIOAMSEL_GPIOAMSEL2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIOAMSEL_OFFSET)*32)+(2*4))))
#define GPIOA_AHB_GPIOAMSEL_GPIOAMSEL3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIOAMSEL_OFFSET)*32)+(3*4))))
#define GPIOA_AHB_GPIOAMSEL_GPIOAMSEL4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIOAMSEL_OFFSET)*32)+(4*4))))
#define GPIOA_AHB_GPIOAMSEL_GPIOAMSEL5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIOAMSEL_OFFSET)*32)+(5*4))))
#define GPIOA_AHB_GPIOAMSEL_GPIOAMSEL6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIOAMSEL_OFFSET)*32)+(6*4))))
#define GPIOA_AHB_GPIOAMSEL_GPIOAMSEL7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIOAMSEL_OFFSET)*32)+(7*4))))

#define GPIOA_APB_GPIOAMSEL_GPIOAMSEL0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIOAMSEL_OFFSET)*32)+(0*4))))
#define GPIOA_APB_GPIOAMSEL_GPIOAMSEL1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIOAMSEL_OFFSET)*32)+(1*4))))
#define GPIOA_APB_GPIOAMSEL_GPIOAMSEL2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIOAMSEL_OFFSET)*32)+(2*4))))
#define GPIOA_APB_GPIOAMSEL_GPIOAMSEL3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIOAMSEL_OFFSET)*32)+(3*4))))
#define GPIOA_APB_GPIOAMSEL_GPIOAMSEL4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIOAMSEL_OFFSET)*32)+(4*4))))
#define GPIOA_APB_GPIOAMSEL_GPIOAMSEL5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIOAMSEL_OFFSET)*32)+(5*4))))
#define GPIOA_APB_GPIOAMSEL_GPIOAMSEL6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIOAMSEL_OFFSET)*32)+(6*4))))
#define GPIOA_APB_GPIOAMSEL_GPIOAMSEL7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIOAMSEL_OFFSET)*32)+(7*4))))


////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 0.22 GPIOPCTL ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOA_APB_GPIOPCTL            (((GPIOPCTL_TypeDef*)(GPIOA_APB_BASE+GPIO_APB_GPIOPCTL_OFFSET )))
#define GPIOA_APB_GPIOPCTL_R          (*((volatile uint32_t *)(GPIOA_APB_BASE+GPIO_APB_GPIOPCTL_OFFSET )))

#define GPIOA_AHB_GPIOPCTL            (((GPIOPCTL_TypeDef*)(GPIOA_AHB_BASE+GPIO_AHB_GPIOPCTL_OFFSET )))
#define GPIOA_AHB_GPIOPCTL_R          (*((volatile uint32_t *)(GPIOA_AHB_BASE+GPIO_AHB_GPIOPCTL_OFFSET )))

//--------
#define GPIOA_APB_GPIOPCTL_R_PCM0_MASK   (0x0000000F)
#define GPIOA_APB_GPIOPCTL_R_PCM0_BIT    (0)
#define GPIOA_APB_GPIOPCTL_R_PCM0_GPIO   (0x00000000)
#define GPIOA_APB_GPIOPCTL_R_PCM0_U0Rx   (0x00000001)
#define GPIOA_APB_GPIOPCTL_R_PCM0_CAN1Rx (0x00000008)

#define GPIOA_APB_GPIOPCTL_PCM0_MASK     (0x0000000F)
#define GPIOA_APB_GPIOPCTL_PCM0_GPIO     (0x00000000)
#define GPIOA_APB_GPIOPCTL_PCM0_U0Rx     (0x00000001)
#define GPIOA_APB_GPIOPCTL_PCM0_CAN1Rx   (0x00000008)

#define GPIOA_AHB_GPIOPCTL_R_PCM0_MASK   (0x0000000F)
#define GPIOA_AHB_GPIOPCTL_R_PCM0_BIT    (0)
#define GPIOA_AHB_GPIOPCTL_R_PCM0_GPIO   (0x00000000)
#define GPIOA_AHB_GPIOPCTL_R_PCM0_U0Rx   (0x00000001)
#define GPIOA_AHB_GPIOPCTL_R_PCM0_CAN1Rx (0x00000008)

#define GPIOA_AHB_GPIOPCTL_PCM0_MASK     (0x0000000F)
#define GPIOA_AHB_GPIOPCTL_PCM0_GPIO     (0x00000000)
#define GPIOA_AHB_GPIOPCTL_PCM0_U0Rx     (0x00000001)
#define GPIOA_AHB_GPIOPCTL_PCM0_CAN1Rx   (0x00000008)
//--------

//--------
#define GPIOA_APB_GPIOPCTL_R_PCM1_MASK   (0x000000F0)
#define GPIOA_APB_GPIOPCTL_R_PCM1_BIT    (4)
#define GPIOA_APB_GPIOPCTL_R_PCM1_GPIO   (0x00000000)
#define GPIOA_APB_GPIOPCTL_R_PCM1_U0Tx   (0x00000010)
#define GPIOA_APB_GPIOPCTL_R_PCM1_CAN1Tx (0x00000080)

#define GPIOA_APB_GPIOPCTL_PCM1_MASK     (0x0000000F)
#define GPIOA_APB_GPIOPCTL_PCM1_GPIO     (0x00000000)
#define GPIOA_APB_GPIOPCTL_PCM1_U0Tx     (0x00000001)
#define GPIOA_APB_GPIOPCTL_PCM1_CAN1Tx   (0x00000008)

#define GPIOA_AHB_GPIOPCTL_R_PCM1_MASK   (0x000000F0)
#define GPIOA_AHB_GPIOPCTL_R_PCM1_BIT    (4)
#define GPIOA_AHB_GPIOPCTL_R_PCM1_GPIO   (0x00000000)
#define GPIOA_AHB_GPIOPCTL_R_PCM1_U0Tx   (0x00000010)
#define GPIOA_AHB_GPIOPCTL_R_PCM1_CAN1Tx (0x00000080)

#define GPIOA_AHB_GPIOPCTL_PCM1_MASK     (0x0000000F)
#define GPIOA_AHB_GPIOPCTL_PCM1_GPIO     (0x00000000)
#define GPIOA_AHB_GPIOPCTL_PCM1_U0Tx     (0x00000001)
#define GPIOA_AHB_GPIOPCTL_PCM1_CAN1Tx   (0x00000008)
//--------

//--------
#define GPIOA_APB_GPIOPCTL_R_PCM2_MASK    (0x00000F00)
#define GPIOA_APB_GPIOPCTL_R_PCM2_BIT     (8)
#define GPIOA_APB_GPIOPCTL_R_PCM2_GPIO    (0x00000000)
#define GPIOA_APB_GPIOPCTL_R_PCM2_SSI0Clk (0x00000200)

#define GPIOA_APB_GPIOPCTL_PCM2_MASK      (0x0000000F)
#define GPIOA_APB_GPIOPCTL_PCM2_GPIO      (0x00000000)
#define GPIOA_APB_GPIOPCTL_PCM2_SSI0Clk   (0x00000002)

#define GPIOA_AHB_GPIOPCTL_R_PCM2_MASK    (0x00000F00)
#define GPIOA_AHB_GPIOPCTL_R_PCM2_BIT     (8)
#define GPIOA_AHB_GPIOPCTL_R_PCM2_GPIO    (0x00000000)
#define GPIOA_AHB_GPIOPCTL_R_PCM2_SSI0Clk (0x00000200)

#define GPIOA_AHB_GPIOPCTL_PCM2_MASK      (0x0000000F)
#define GPIOA_AHB_GPIOPCTL_PCM2_GPIO      (0x00000000)
#define GPIOA_AHB_GPIOPCTL_PCM2_SSI0Clk   (0x00000002)
//--------

//--------
#define GPIOA_APB_GPIOPCTL_R_PCM3_MASK    (0x0000F000)
#define GPIOA_APB_GPIOPCTL_R_PCM3_BIT     (12)
#define GPIOA_APB_GPIOPCTL_R_PCM3_GPIO    (0x00000000)
#define GPIOA_APB_GPIOPCTL_R_PCM3_SSI0Fss (0x00002000)

#define GPIOA_APB_GPIOPCTL_PCM3_MASK      (0x0000000F)
#define GPIOA_APB_GPIOPCTL_PCM3_GPIO      (0x00000000)
#define GPIOA_APB_GPIOPCTL_PCM3_SSI0Fss   (0x00000002)

#define GPIOA_AHB_GPIOPCTL_R_PCM3_MASK    (0x0000F000)
#define GPIOA_AHB_GPIOPCTL_R_PCM3_BIT     (12)
#define GPIOA_AHB_GPIOPCTL_R_PCM3_GPIO    (0x00000000)
#define GPIOA_AHB_GPIOPCTL_R_PCM3_SSI0Fss (0x00002000)

#define GPIOA_AHB_GPIOPCTL_PCM3_MASK      (0x0000000F)
#define GPIOA_AHB_GPIOPCTL_PCM3_GPIO      (0x00000000)
#define GPIOA_AHB_GPIOPCTL_PCM3_SSI0Fss   (0x00000002)
//--------


//--------
#define GPIOA_APB_GPIOPCTL_R_PCM4_MASK    (0x000F0000)
#define GPIOA_APB_GPIOPCTL_R_PCM4_BIT     (16)
#define GPIOA_APB_GPIOPCTL_R_PCM4_GPIO    (0x00000000)
#define GPIOA_APB_GPIOPCTL_R_PCM4_SSI0Rx  (0x00020000)

#define GPIOA_APB_GPIOPCTL_PCM4_MASK      (0x0000000F)
#define GPIOA_APB_GPIOPCTL_PCM4_GPIO      (0x00000000)
#define GPIOA_APB_GPIOPCTL_PCM4_SSI0Rx    (0x00000002)

#define GPIOA_AHB_GPIOPCTL_R_PCM4_MASK    (0x000F0000)
#define GPIOA_AHB_GPIOPCTL_R_PCM4_BIT     (16)
#define GPIOA_AHB_GPIOPCTL_R_PCM4_GPIO    (0x00000000)
#define GPIOA_AHB_GPIOPCTL_R_PCM4_SSI0Rx  (0x00020000)

#define GPIOA_AHB_GPIOPCTL_PCM4_MASK      (0x0000000F)
#define GPIOA_AHB_GPIOPCTL_PCM4_GPIO      (0x00000000)
#define GPIOA_AHB_GPIOPCTL_PCM4_SSI0Rx    (0x00000002)
//--------

//--------
#define GPIOA_APB_GPIOPCTL_R_PCM5_MASK    (0x00F00000)
#define GPIOA_APB_GPIOPCTL_R_PCM5_BIT     (20)
#define GPIOA_APB_GPIOPCTL_R_PCM5_GPIO    (0x00000000)
#define GPIOA_APB_GPIOPCTL_R_PCM5_SSI0Tx  (0x00200000)

#define GPIOA_APB_GPIOPCTL_PCM5_MASK      (0x0000000F)
#define GPIOA_APB_GPIOPCTL_PCM5_GPIO      (0x00000000)
#define GPIOA_APB_GPIOPCTL_PCM5_SSI0Tx    (0x00000002)

#define GPIOA_AHB_GPIOPCTL_R_PCM5_MASK    (0x00F00000)
#define GPIOA_AHB_GPIOPCTL_R_PCM5_BIT     (20)
#define GPIOA_AHB_GPIOPCTL_R_PCM5_GPIO    (0x00000000)
#define GPIOA_AHB_GPIOPCTL_R_PCM5_SSI0Tx  (0x00200000)

#define GPIOA_AHB_GPIOPCTL_PCM5_MASK      (0x0000000F)
#define GPIOA_AHB_GPIOPCTL_PCM5_GPIO      (0x00000000)
#define GPIOA_AHB_GPIOPCTL_PCM5_SSI0Tx    (0x00000002)
//--------

//--------
#define GPIOA_APB_GPIOPCTL_R_PCM6_MASK    (0x0F000000)
#define GPIOA_APB_GPIOPCTL_R_PCM6_BIT     (24)
#define GPIOA_APB_GPIOPCTL_R_PCM6_GPIO    (0x00000000)
#define GPIOA_APB_GPIOPCTL_R_PCM6_I2C1SCL (0x03000000)
#define GPIOA_APB_GPIOPCTL_R_PCM6_M1PWM2  (0x05000000)

#define GPIOA_APB_GPIOPCTL_PCM6_MASK      (0x0000000F)
#define GPIOA_APB_GPIOPCTL_PCM6_GPIO      (0x00000000)
#define GPIOA_APB_GPIOPCTL_PCM6_I2C1SCL   (0x00000003)
#define GPIOA_APB_GPIOPCTL_PCM6_M1PWM2    (0x00000005)

#define GPIOA_AHB_GPIOPCTL_R_PCM6_MASK    (0x0F000000)
#define GPIOA_AHB_GPIOPCTL_R_PCM6_BIT     (24)
#define GPIOA_AHB_GPIOPCTL_R_PCM6_GPIO    (0x00000000)
#define GPIOA_AHB_GPIOPCTL_R_PCM6_I2C1SCL (0x03000000)
#define GPIOA_AHB_GPIOPCTL_R_PCM6_M1PWM2  (0x05000000)

#define GPIOA_AHB_GPIOPCTL_PCM6_MASK      (0x0000000F)
#define GPIOA_AHB_GPIOPCTL_PCM6_GPIO      (0x00000000)
#define GPIOA_AHB_GPIOPCTL_PCM6_I2C1SCL   (0x00000003)
#define GPIOA_AHB_GPIOPCTL_PCM6_M1PWM2    (0x00000005)
//--------

//--------
#define GPIOA_APB_GPIOPCTL_R_PCM7_MASK    (0xF0000000)
#define GPIOA_APB_GPIOPCTL_R_PCM7_BIT     (28)
#define GPIOA_APB_GPIOPCTL_R_PCM7_GPIO    (0x00000000)
#define GPIOA_APB_GPIOPCTL_R_PCM7_I2C1SDA (0x30000000)
#define GPIOA_APB_GPIOPCTL_R_PCM7_M1PWM3  (0x50000000)

#define GPIOA_APB_GPIOPCTL_PCM7_MASK      (0x0000000F)
#define GPIOA_APB_GPIOPCTL_PCM7_GPIO      (0x00000000)
#define GPIOA_APB_GPIOPCTL_PCM7_I2C1SDA   (0x00000003)
#define GPIOA_APB_GPIOPCTL_PCM7_M1PWM3    (0x00000005)

#define GPIOA_AHB_GPIOPCTL_R_PCM7_MASK    (0xF0000000)
#define GPIOA_AHB_GPIOPCTL_R_PCM7_BIT     (28)
#define GPIOA_AHB_GPIOPCTL_R_PCM7_GPIO    (0x00000000)
#define GPIOA_AHB_GPIOPCTL_R_PCM7_I2C1SDA (0x30000000)
#define GPIOA_AHB_GPIOPCTL_R_PCM7_M1PWM3  (0x50000000)

#define GPIOA_AHB_GPIOPCTL_PCM7_MASK      (0x0000000F)
#define GPIOA_AHB_GPIOPCTL_PCM7_GPIO      (0x00000000)
#define GPIOA_AHB_GPIOPCTL_PCM7_I2C1SDA   (0x00000003)
#define GPIOA_AHB_GPIOPCTL_PCM7_M1PWM3    (0x00000005)
//--------

////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 0.23 GPIOADCCTL ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOA_APB_GPIOADCCTL            (((GPIOADCCTL_TypeDef*)(GPIOA_APB_BASE+GPIO_APB_GPIOADCCTL_OFFSET )))
#define GPIOA_APB_GPIOADCCTL_R          (*((volatile uint32_t *)(GPIOA_APB_BASE+GPIO_APB_GPIOADCCTL_OFFSET )))

#define GPIOA_AHB_GPIOADCCTL            (((GPIOADCCTL_TypeDef*)(GPIOA_AHB_BASE+GPIO_AHB_GPIOADCCTL_OFFSET )))
#define GPIOA_AHB_GPIOADCCTL_R          (*((volatile uint32_t *)(GPIOA_AHB_BASE+GPIO_AHB_GPIOADCCTL_OFFSET )))

//--------
#define GPIOA_APB_GPIOADCCTL_R_ADCEN_MASK    (0x000000FF)
#define GPIOA_APB_GPIOADCCTL_R_ADCEN_BIT     (0)
#define GPIOA_APB_GPIOADCCTL_R_ADCEN0_DIS    (0x00000000)
#define GPIOA_APB_GPIOADCCTL_R_ADCEN1_DIS    (0x00000000)
#define GPIOA_APB_GPIOADCCTL_R_ADCEN2_DIS    (0x00000000)
#define GPIOA_APB_GPIOADCCTL_R_ADCEN3_DIS    (0x00000000)
#define GPIOA_APB_GPIOADCCTL_R_ADCEN4_DIS    (0x00000000)
#define GPIOA_APB_GPIOADCCTL_R_ADCEN5_DIS    (0x00000000)
#define GPIOA_APB_GPIOADCCTL_R_ADCEN6_DIS    (0x00000000)
#define GPIOA_APB_GPIOADCCTL_R_ADCEN7_DIS    (0x00000000)
#define GPIOA_APB_GPIOADCCTL_R_ADCEN0_EN     (0x00000001)
#define GPIOA_APB_GPIOADCCTL_R_ADCEN1_EN     (0x00000002)
#define GPIOA_APB_GPIOADCCTL_R_ADCEN2_EN     (0x00000004)
#define GPIOA_APB_GPIOADCCTL_R_ADCEN3_EN     (0x00000008)
#define GPIOA_APB_GPIOADCCTL_R_ADCEN4_EN     (0x00000010)
#define GPIOA_APB_GPIOADCCTL_R_ADCEN5_EN     (0x00000020)
#define GPIOA_APB_GPIOADCCTL_R_ADCEN6_EN     (0x00000040)
#define GPIOA_APB_GPIOADCCTL_R_ADCEN7_EN     (0x00000080)

#define GPIOA_APB_GPIOADCCTL_ADCEN_MASK      (0x00000001)
#define GPIOA_APB_GPIOADCCTL_ADCEN0_DIS      (0x00000000)
#define GPIOA_APB_GPIOADCCTL_ADCEN1_DIS      (0x00000000)
#define GPIOA_APB_GPIOADCCTL_ADCEN2_DIS      (0x00000000)
#define GPIOA_APB_GPIOADCCTL_ADCEN3_DIS      (0x00000000)
#define GPIOA_APB_GPIOADCCTL_ADCEN4_DIS      (0x00000000)
#define GPIOA_APB_GPIOADCCTL_ADCEN5_DIS      (0x00000000)
#define GPIOA_APB_GPIOADCCTL_ADCEN6_DIS      (0x00000000)
#define GPIOA_APB_GPIOADCCTL_ADCEN7_DIS      (0x00000000)
#define GPIOA_APB_GPIOADCCTL_ADCEN0_EN       (0x00000001)
#define GPIOA_APB_GPIOADCCTL_ADCEN1_EN       (0x00000001)
#define GPIOA_APB_GPIOADCCTL_ADCEN2_EN       (0x00000001)
#define GPIOA_APB_GPIOADCCTL_ADCEN3_EN       (0x00000001)
#define GPIOA_APB_GPIOADCCTL_ADCEN4_EN       (0x00000001)
#define GPIOA_APB_GPIOADCCTL_ADCEN5_EN       (0x00000001)
#define GPIOA_APB_GPIOADCCTL_ADCEN6_EN       (0x00000001)
#define GPIOA_APB_GPIOADCCTL_ADCEN7_EN       (0x00000001)
//--------

//--------
#define GPIOA_AHB_GPIOADCCTL_R_ADCEN_MASK    (0x000000FF)
#define GPIOA_AHB_GPIOADCCTL_R_ADCEN_BIT     (0)
#define GPIOA_AHB_GPIOADCCTL_R_ADCEN0_DIS    (0x00000000)
#define GPIOA_AHB_GPIOADCCTL_R_ADCEN1_DIS    (0x00000000)
#define GPIOA_AHB_GPIOADCCTL_R_ADCEN2_DIS    (0x00000000)
#define GPIOA_AHB_GPIOADCCTL_R_ADCEN3_DIS    (0x00000000)
#define GPIOA_AHB_GPIOADCCTL_R_ADCEN4_DIS    (0x00000000)
#define GPIOA_AHB_GPIOADCCTL_R_ADCEN5_DIS    (0x00000000)
#define GPIOA_AHB_GPIOADCCTL_R_ADCEN6_DIS    (0x00000000)
#define GPIOA_AHB_GPIOADCCTL_R_ADCEN7_DIS    (0x00000000)
#define GPIOA_AHB_GPIOADCCTL_R_ADCEN0_EN     (0x00000001)
#define GPIOA_AHB_GPIOADCCTL_R_ADCEN1_EN     (0x00000002)
#define GPIOA_AHB_GPIOADCCTL_R_ADCEN2_EN     (0x00000004)
#define GPIOA_AHB_GPIOADCCTL_R_ADCEN3_EN     (0x00000008)
#define GPIOA_AHB_GPIOADCCTL_R_ADCEN4_EN     (0x00000010)
#define GPIOA_AHB_GPIOADCCTL_R_ADCEN5_EN     (0x00000020)
#define GPIOA_AHB_GPIOADCCTL_R_ADCEN6_EN     (0x00000040)
#define GPIOA_AHB_GPIOADCCTL_R_ADCEN7_EN     (0x00000080)

#define GPIOA_AHB_GPIOADCCTL_ADCEN_MASK      (0x00000001)
#define GPIOA_AHB_GPIOADCCTL_ADCEN0_DIS      (0x00000000)
#define GPIOA_AHB_GPIOADCCTL_ADCEN1_DIS      (0x00000000)
#define GPIOA_AHB_GPIOADCCTL_ADCEN2_DIS      (0x00000000)
#define GPIOA_AHB_GPIOADCCTL_ADCEN3_DIS      (0x00000000)
#define GPIOA_AHB_GPIOADCCTL_ADCEN4_DIS      (0x00000000)
#define GPIOA_AHB_GPIOADCCTL_ADCEN5_DIS      (0x00000000)
#define GPIOA_AHB_GPIOADCCTL_ADCEN6_DIS      (0x00000000)
#define GPIOA_AHB_GPIOADCCTL_ADCEN7_DIS      (0x00000000)
#define GPIOA_AHB_GPIOADCCTL_ADCEN0_EN       (0x00000001)
#define GPIOA_AHB_GPIOADCCTL_ADCEN1_EN       (0x00000001)
#define GPIOA_AHB_GPIOADCCTL_ADCEN2_EN       (0x00000001)
#define GPIOA_AHB_GPIOADCCTL_ADCEN3_EN       (0x00000001)
#define GPIOA_AHB_GPIOADCCTL_ADCEN4_EN       (0x00000001)
#define GPIOA_AHB_GPIOADCCTL_ADCEN5_EN       (0x00000001)
#define GPIOA_AHB_GPIOADCCTL_ADCEN6_EN       (0x00000001)
#define GPIOA_AHB_GPIOADCCTL_ADCEN7_EN       (0x00000001)
//--------

#define GPIOA_AHB_GPIOADCCTL_ADCEN0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIOADCCTL_OFFSET)*32)+(0*4))))
#define GPIOA_AHB_GPIOADCCTL_ADCEN1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIOADCCTL_OFFSET)*32)+(1*4))))
#define GPIOA_AHB_GPIOADCCTL_ADCEN2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIOADCCTL_OFFSET)*32)+(2*4))))
#define GPIOA_AHB_GPIOADCCTL_ADCEN3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIOADCCTL_OFFSET)*32)+(3*4))))
#define GPIOA_AHB_GPIOADCCTL_ADCEN4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIOADCCTL_OFFSET)*32)+(4*4))))
#define GPIOA_AHB_GPIOADCCTL_ADCEN5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIOADCCTL_OFFSET)*32)+(5*4))))
#define GPIOA_AHB_GPIOADCCTL_ADCEN6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIOADCCTL_OFFSET)*32)+(6*4))))
#define GPIOA_AHB_GPIOADCCTL_ADCEN7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIOADCCTL_OFFSET)*32)+(7*4))))

#define GPIOA_APB_GPIOADCCTL_ADCEN0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIOADCCTL_OFFSET)*32)+(0*4))))
#define GPIOA_APB_GPIOADCCTL_ADCEN1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIOADCCTL_OFFSET)*32)+(1*4))))
#define GPIOA_APB_GPIOADCCTL_ADCEN2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIOADCCTL_OFFSET)*32)+(2*4))))
#define GPIOA_APB_GPIOADCCTL_ADCEN3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIOADCCTL_OFFSET)*32)+(3*4))))
#define GPIOA_APB_GPIOADCCTL_ADCEN4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIOADCCTL_OFFSET)*32)+(4*4))))
#define GPIOA_APB_GPIOADCCTL_ADCEN5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIOADCCTL_OFFSET)*32)+(5*4))))
#define GPIOA_APB_GPIOADCCTL_ADCEN6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIOADCCTL_OFFSET)*32)+(6*4))))
#define GPIOA_APB_GPIOADCCTL_ADCEN7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIOADCCTL_OFFSET)*32)+(7*4))))



////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 0.24 GPIODMACTL ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOA_APB_GPIODMACTL            (((GPIODMACTL_TypeDef*)(GPIOA_APB_BASE+GPIO_APB_GPIODMACTL_OFFSET )))
#define GPIOA_APB_GPIODMACTL_R          (*((volatile uint32_t *)(GPIOA_APB_BASE+GPIO_APB_GPIODMACTL_OFFSET )))

#define GPIOA_AHB_GPIODMACTL            (((GPIODMACTL_TypeDef*)(GPIOA_AHB_BASE+GPIO_AHB_GPIODMACTL_OFFSET )))
#define GPIOA_AHB_GPIODMACTL_R          (*((volatile uint32_t *)(GPIOA_AHB_BASE+GPIO_AHB_GPIODMACTL_OFFSET )))

//--------
#define GPIOA_APB_GPIODMACTL_R_DMAEN_MASK    (0x000000FF)
#define GPIOA_APB_GPIODMACTL_R_DMAEN_BIT     (0)
#define GPIOA_APB_GPIODMACTL_R_DMAEN0_DIS    (0x00000000)
#define GPIOA_APB_GPIODMACTL_R_DMAEN1_DIS    (0x00000000)
#define GPIOA_APB_GPIODMACTL_R_DMAEN2_DIS    (0x00000000)
#define GPIOA_APB_GPIODMACTL_R_DMAEN3_DIS    (0x00000000)
#define GPIOA_APB_GPIODMACTL_R_DMAEN4_DIS    (0x00000000)
#define GPIOA_APB_GPIODMACTL_R_DMAEN5_DIS    (0x00000000)
#define GPIOA_APB_GPIODMACTL_R_DMAEN6_DIS    (0x00000000)
#define GPIOA_APB_GPIODMACTL_R_DMAEN7_DIS    (0x00000000)
#define GPIOA_APB_GPIODMACTL_R_DMAEN0_EN     (0x00000001)
#define GPIOA_APB_GPIODMACTL_R_DMAEN1_EN     (0x00000002)
#define GPIOA_APB_GPIODMACTL_R_DMAEN2_EN     (0x00000004)
#define GPIOA_APB_GPIODMACTL_R_DMAEN3_EN     (0x00000008)
#define GPIOA_APB_GPIODMACTL_R_DMAEN4_EN     (0x00000010)
#define GPIOA_APB_GPIODMACTL_R_DMAEN5_EN     (0x00000020)
#define GPIOA_APB_GPIODMACTL_R_DMAEN6_EN     (0x00000040)
#define GPIOA_APB_GPIODMACTL_R_DMAEN7_EN     (0x00000080)

#define GPIOA_APB_GPIODMACTL_DMAEN_MASK      (0x00000001)
#define GPIOA_APB_GPIODMACTL_DMAEN0_DIS      (0x00000000)
#define GPIOA_APB_GPIODMACTL_DMAEN1_DIS      (0x00000000)
#define GPIOA_APB_GPIODMACTL_DMAEN2_DIS      (0x00000000)
#define GPIOA_APB_GPIODMACTL_DMAEN3_DIS      (0x00000000)
#define GPIOA_APB_GPIODMACTL_DMAEN4_DIS      (0x00000000)
#define GPIOA_APB_GPIODMACTL_DMAEN5_DIS      (0x00000000)
#define GPIOA_APB_GPIODMACTL_DMAEN6_DIS      (0x00000000)
#define GPIOA_APB_GPIODMACTL_DMAEN7_DIS      (0x00000000)
#define GPIOA_APB_GPIODMACTL_DMAEN0_EN       (0x00000001)
#define GPIOA_APB_GPIODMACTL_DMAEN1_EN       (0x00000001)
#define GPIOA_APB_GPIODMACTL_DMAEN2_EN       (0x00000001)
#define GPIOA_APB_GPIODMACTL_DMAEN3_EN       (0x00000001)
#define GPIOA_APB_GPIODMACTL_DMAEN4_EN       (0x00000001)
#define GPIOA_APB_GPIODMACTL_DMAEN5_EN       (0x00000001)
#define GPIOA_APB_GPIODMACTL_DMAEN6_EN       (0x00000001)
#define GPIOA_APB_GPIODMACTL_DMAEN7_EN       (0x00000001)
//--------

//--------
#define GPIOA_AHB_GPIODMACTL_R_DMAEN_MASK    (0x000000FF)
#define GPIOA_AHB_GPIODMACTL_R_DMAEN_BIT     (0)
#define GPIOA_AHB_GPIODMACTL_R_DMAEN0_DIS    (0x00000000)
#define GPIOA_AHB_GPIODMACTL_R_DMAEN1_DIS    (0x00000000)
#define GPIOA_AHB_GPIODMACTL_R_DMAEN2_DIS    (0x00000000)
#define GPIOA_AHB_GPIODMACTL_R_DMAEN3_DIS    (0x00000000)
#define GPIOA_AHB_GPIODMACTL_R_DMAEN4_DIS    (0x00000000)
#define GPIOA_AHB_GPIODMACTL_R_DMAEN5_DIS    (0x00000000)
#define GPIOA_AHB_GPIODMACTL_R_DMAEN6_DIS    (0x00000000)
#define GPIOA_AHB_GPIODMACTL_R_DMAEN7_DIS    (0x00000000)
#define GPIOA_AHB_GPIODMACTL_R_DMAEN0_EN     (0x00000001)
#define GPIOA_AHB_GPIODMACTL_R_DMAEN1_EN     (0x00000002)
#define GPIOA_AHB_GPIODMACTL_R_DMAEN2_EN     (0x00000004)
#define GPIOA_AHB_GPIODMACTL_R_DMAEN3_EN     (0x00000008)
#define GPIOA_AHB_GPIODMACTL_R_DMAEN4_EN     (0x00000010)
#define GPIOA_AHB_GPIODMACTL_R_DMAEN5_EN     (0x00000020)
#define GPIOA_AHB_GPIODMACTL_R_DMAEN6_EN     (0x00000040)
#define GPIOA_AHB_GPIODMACTL_R_DMAEN7_EN     (0x00000080)

#define GPIOA_AHB_GPIODMACTL_DMAEN_MASK      (0x00000001)
#define GPIOA_AHB_GPIODMACTL_DMAEN0_DIS      (0x00000000)
#define GPIOA_AHB_GPIODMACTL_DMAEN1_DIS      (0x00000000)
#define GPIOA_AHB_GPIODMACTL_DMAEN2_DIS      (0x00000000)
#define GPIOA_AHB_GPIODMACTL_DMAEN3_DIS      (0x00000000)
#define GPIOA_AHB_GPIODMACTL_DMAEN4_DIS      (0x00000000)
#define GPIOA_AHB_GPIODMACTL_DMAEN5_DIS      (0x00000000)
#define GPIOA_AHB_GPIODMACTL_DMAEN6_DIS      (0x00000000)
#define GPIOA_AHB_GPIODMACTL_DMAEN7_DIS      (0x00000000)
#define GPIOA_AHB_GPIODMACTL_DMAEN0_EN       (0x00000001)
#define GPIOA_AHB_GPIODMACTL_DMAEN1_EN       (0x00000001)
#define GPIOA_AHB_GPIODMACTL_DMAEN2_EN       (0x00000001)
#define GPIOA_AHB_GPIODMACTL_DMAEN3_EN       (0x00000001)
#define GPIOA_AHB_GPIODMACTL_DMAEN4_EN       (0x00000001)
#define GPIOA_AHB_GPIODMACTL_DMAEN5_EN       (0x00000001)
#define GPIOA_AHB_GPIODMACTL_DMAEN6_EN       (0x00000001)
#define GPIOA_AHB_GPIODMACTL_DMAEN7_EN       (0x00000001)
//--------

#define GPIOA_AHB_GPIODMACTL_DMAEN0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIODMACTL_OFFSET)*32)+(0*4))))
#define GPIOA_AHB_GPIODMACTL_DMAEN1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIODMACTL_OFFSET)*32)+(1*4))))
#define GPIOA_AHB_GPIODMACTL_DMAEN2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIODMACTL_OFFSET)*32)+(2*4))))
#define GPIOA_AHB_GPIODMACTL_DMAEN3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIODMACTL_OFFSET)*32)+(3*4))))
#define GPIOA_AHB_GPIODMACTL_DMAEN4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIODMACTL_OFFSET)*32)+(4*4))))
#define GPIOA_AHB_GPIODMACTL_DMAEN5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIODMACTL_OFFSET)*32)+(5*4))))
#define GPIOA_AHB_GPIODMACTL_DMAEN6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIODMACTL_OFFSET)*32)+(6*4))))
#define GPIOA_AHB_GPIODMACTL_DMAEN7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_AHB_OFFSET+GPIO_AHB_GPIODMACTL_OFFSET)*32)+(7*4))))

#define GPIOA_APB_GPIODMACTL_DMAEN0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIODMACTL_OFFSET)*32)+(0*4))))
#define GPIOA_APB_GPIODMACTL_DMAEN1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIODMACTL_OFFSET)*32)+(1*4))))
#define GPIOA_APB_GPIODMACTL_DMAEN2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIODMACTL_OFFSET)*32)+(2*4))))
#define GPIOA_APB_GPIODMACTL_DMAEN3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIODMACTL_OFFSET)*32)+(3*4))))
#define GPIOA_APB_GPIODMACTL_DMAEN4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIODMACTL_OFFSET)*32)+(4*4))))
#define GPIOA_APB_GPIODMACTL_DMAEN5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIODMACTL_OFFSET)*32)+(5*4))))
#define GPIOA_APB_GPIODMACTL_DMAEN6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIODMACTL_OFFSET)*32)+(6*4))))
#define GPIOA_APB_GPIODMACTL_DMAEN7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOA_APB_OFFSET+GPIO_APB_GPIODMACTL_OFFSET)*32)+(7*4))))


////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 0.25 GPIOPeriphID4 ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOA_APB_GPIOPeriphID4            (((GPIOPeriphID4_TypeDef*)(GPIOA_APB_BASE+GPIO_APB_GPIOPeriphID4_OFFSET )))
#define GPIOA_APB_GPIOPeriphID4_R          (*((volatile const uint32_t *)(GPIOA_APB_BASE+GPIO_APB_GPIOPeriphID4_OFFSET )))

#define GPIOA_AHB_GPIOPeriphID4            (((GPIOPeriphID4_TypeDef*)(GPIOA_AHB_BASE+GPIO_AHB_GPIOPeriphID4_OFFSET )))
#define GPIOA_AHB_GPIOPeriphID4_R          (*((volatile const uint32_t *)(GPIOA_AHB_BASE+GPIO_AHB_GPIOPeriphID4_OFFSET )))

//--------
#define GPIOA_APB_GPIOPeriphID4_R_PID4_MASK     (0x000000FF)
#define GPIOA_APB_GPIOPeriphID4_R_PID4_BIT      (0)
#define GPIOA_APB_GPIOPeriphID4_R_PID4_DEFAULT  (0x00000000)

#define GPIOA_APB_GPIOPeriphID4_PID4_MASK       (0x000000FF)
#define GPIOA_APB_GPIOPeriphID4_PID4_DEFAULT    (0x00000000)
//--------

//--------
#define GPIOA_AHB_GPIOPeriphID4_R_PID4_MASK     (0x000000FF)
#define GPIOA_AHB_GPIOPeriphID4_R_PID4_BIT      (0)
#define GPIOA_AHB_GPIOPeriphID4_R_PID4_DEFAULT  (0x00000000)

#define GPIOA_AHB_GPIOPeriphID4_PID4_MASK       (0x000000FF)
#define GPIOA_AHB_GPIOPeriphID4_PID4_DEFAULT    (0x00000000)
//--------

////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 0.26 GPIOPeriphID5 ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOA_APB_GPIOPeriphID5            (((GPIOPeriphID5_TypeDef*)(GPIOA_APB_BASE+GPIO_APB_GPIOPeriphID5_OFFSET )))
#define GPIOA_APB_GPIOPeriphID5_R          (*((volatile const uint32_t *)(GPIOA_APB_BASE+GPIO_APB_GPIOPeriphID5_OFFSET )))

#define GPIOA_AHB_GPIOPeriphID5            (((GPIOPeriphID5_TypeDef*)(GPIOA_AHB_BASE+GPIO_AHB_GPIOPeriphID5_OFFSET )))
#define GPIOA_AHB_GPIOPeriphID5_R          (*((volatile const uint32_t *)(GPIOA_AHB_BASE+GPIO_AHB_GPIOPeriphID5_OFFSET )))

//--------
#define GPIOA_APB_GPIOPeriphID5_R_PID5_MASK     (0x000000FF)
#define GPIOA_APB_GPIOPeriphID5_R_PID5_BIT      (0)
#define GPIOA_APB_GPIOPeriphID5_R_PID5_DEFAULT  (0x00000000)

#define GPIOA_APB_GPIOPeriphID5_PID5_MASK       (0x000000FF)
#define GPIOA_APB_GPIOPeriphID5_PID5_DEFAULT    (0x00000000)
//--------

//--------
#define GPIOA_AHB_GPIOPeriphID5_R_PID5_MASK     (0x000000FF)
#define GPIOA_AHB_GPIOPeriphID5_R_PID5_BIT      (0)
#define GPIOA_AHB_GPIOPeriphID5_R_PID5_DEFAULT  (0x00000000)

#define GPIOA_AHB_GPIOPeriphID5_PID5_MASK       (0x000000FF)
#define GPIOA_AHB_GPIOPeriphID5_PID5_DEFAULT    (0x00000000)
//--------



////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 0.27 GPIOPeriphID6 ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOA_APB_GPIOPeriphID6            (((GPIOPeriphID6_TypeDef*)(GPIOA_APB_BASE+GPIO_APB_GPIOPeriphID6_OFFSET )))
#define GPIOA_APB_GPIOPeriphID6_R          (*((volatile const uint32_t *)(GPIOA_APB_BASE+GPIO_APB_GPIOPeriphID6_OFFSET )))

#define GPIOA_AHB_GPIOPeriphID6            (((GPIOPeriphID6_TypeDef*)(GPIOA_AHB_BASE+GPIO_AHB_GPIOPeriphID6_OFFSET )))
#define GPIOA_AHB_GPIOPeriphID6_R          (*((volatile const uint32_t *)(GPIOA_AHB_BASE+GPIO_AHB_GPIOPeriphID6_OFFSET )))

//--------
#define GPIOA_APB_GPIOPeriphID6_R_PID6_MASK     (0x000000FF)
#define GPIOA_APB_GPIOPeriphID6_R_PID6_BIT      (0)
#define GPIOA_APB_GPIOPeriphID6_R_PID6_DEFAULT  (0x00000000)

#define GPIOA_APB_GPIOPeriphID6_PID6_MASK       (0x000000FF)
#define GPIOA_APB_GPIOPeriphID6_PID6_DEFAULT    (0x00000000)
//--------

//--------
#define GPIOA_AHB_GPIOPeriphID6_R_PID6_MASK     (0x000000FF)
#define GPIOA_AHB_GPIOPeriphID6_R_PID6_BIT      (0)
#define GPIOA_AHB_GPIOPeriphID6_R_PID6_DEFAULT  (0x00000000)

#define GPIOA_AHB_GPIOPeriphID6_PID6_MASK       (0x000000FF)
#define GPIOA_AHB_GPIOPeriphID6_PID6_DEFAULT    (0x00000000)
//--------


////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 0.28 GPIOPeriphID7 ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOA_APB_GPIOPeriphID7            (((GPIOPeriphID7_TypeDef*)(GPIOA_APB_BASE+GPIO_APB_GPIOPeriphID7_OFFSET )))
#define GPIOA_APB_GPIOPeriphID7_R          (*((volatile const uint32_t *)(GPIOA_APB_BASE+GPIO_APB_GPIOPeriphID7_OFFSET )))

#define GPIOA_AHB_GPIOPeriphID7            (((GPIOPeriphID7_TypeDef*)(GPIOA_AHB_BASE+GPIO_AHB_GPIOPeriphID7_OFFSET )))
#define GPIOA_AHB_GPIOPeriphID7_R          (*((volatile const uint32_t *)(GPIOA_AHB_BASE+GPIO_AHB_GPIOPeriphID7_OFFSET )))

//--------
#define GPIOA_APB_GPIOPeriphID7_R_PID7_MASK     (0x000000FF)
#define GPIOA_APB_GPIOPeriphID7_R_PID7_BIT      (0)
#define GPIOA_APB_GPIOPeriphID7_R_PID7_DEFAULT  (0x00000000)

#define GPIOA_APB_GPIOPeriphID7_PID7_MASK       (0x000000FF)
#define GPIOA_APB_GPIOPeriphID7_PID7_DEFAULT    (0x00000000)
//--------

//--------
#define GPIOA_AHB_GPIOPeriphID7_R_PID7_MASK     (0x000000FF)
#define GPIOA_AHB_GPIOPeriphID7_R_PID7_BIT      (0)
#define GPIOA_AHB_GPIOPeriphID7_R_PID7_DEFAULT  (0x00000000)

#define GPIOA_AHB_GPIOPeriphID7_PID7_MASK       (0x000000FF)
#define GPIOA_AHB_GPIOPeriphID7_PID7_DEFAULT    (0x00000000)
//--------


////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 0.29 GPIOPeriphID0 ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOA_APB_GPIOPeriphID0            (((GPIOPeriphID0_TypeDef*)(GPIOA_APB_BASE+GPIO_APB_GPIOPeriphID0_OFFSET )))
#define GPIOA_APB_GPIOPeriphID0_R          (*((volatile const uint32_t *)(GPIOA_APB_BASE+GPIO_APB_GPIOPeriphID0_OFFSET )))

#define GPIOA_AHB_GPIOPeriphID0            (((GPIOPeriphID0_TypeDef*)(GPIOA_AHB_BASE+GPIO_AHB_GPIOPeriphID0_OFFSET )))
#define GPIOA_AHB_GPIOPeriphID0_R          (*((volatile const uint32_t *)(GPIOA_AHB_BASE+GPIO_AHB_GPIOPeriphID0_OFFSET )))

//--------
#define GPIOA_APB_GPIOPeriphID0_R_PID0_MASK     (0x000000FF)
#define GPIOA_APB_GPIOPeriphID0_R_PID0_BIT      (0)
#define GPIOA_APB_GPIOPeriphID0_R_PID0_DEFAULT  (0x00000061)

#define GPIOA_APB_GPIOPeriphID0_PID0_MASK       (0x000000FF)
#define GPIOA_APB_GPIOPeriphID0_PID0_DEFAULT    (0x00000061)
//--------

//--------
#define GPIOA_AHB_GPIOPeriphID0_R_PID0_MASK     (0x000000FF)
#define GPIOA_AHB_GPIOPeriphID0_R_PID0_BIT      (0)
#define GPIOA_AHB_GPIOPeriphID0_R_PID0_DEFAULT  (0x00000061)

#define GPIOA_AHB_GPIOPeriphID0_PID0_MASK       (0x000000FF)
#define GPIOA_AHB_GPIOPeriphID0_PID0_DEFAULT    (0x00000061)
//--------

////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 0.30 GPIOPeriphID1 ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOA_APB_GPIOPeriphID1            (((GPIOPeriphID1_TypeDef*)(GPIOA_APB_BASE+GPIO_APB_GPIOPeriphID1_OFFSET )))
#define GPIOA_APB_GPIOPeriphID1_R          (*((volatile const uint32_t *)(GPIOA_APB_BASE+GPIO_APB_GPIOPeriphID1_OFFSET )))

#define GPIOA_AHB_GPIOPeriphID1            (((GPIOPeriphID1_TypeDef*)(GPIOA_AHB_BASE+GPIO_AHB_GPIOPeriphID1_OFFSET )))
#define GPIOA_AHB_GPIOPeriphID1_R          (*((volatile const uint32_t *)(GPIOA_AHB_BASE+GPIO_AHB_GPIOPeriphID1_OFFSET )))

//--------
#define GPIOA_APB_GPIOPeriphID1_R_PID1_MASK     (0x000000FF)
#define GPIOA_APB_GPIOPeriphID1_R_PID1_BIT      (0)
#define GPIOA_APB_GPIOPeriphID1_R_PID1_DEFAULT  (0x00000000)

#define GPIOA_APB_GPIOPeriphID1_PID1_MASK       (0x000000FF)
#define GPIOA_APB_GPIOPeriphID1_PID1_DEFAULT    (0x00000000)
//--------

//--------
#define GPIOA_AHB_GPIOPeriphID1_R_PID1_MASK     (0x000000FF)
#define GPIOA_AHB_GPIOPeriphID1_R_PID1_BIT      (0)
#define GPIOA_AHB_GPIOPeriphID1_R_PID1_DEFAULT  (0x00000000)

#define GPIOA_AHB_GPIOPeriphID1_PID1_MASK       (0x000000FF)
#define GPIOA_AHB_GPIOPeriphID1_PID1_DEFAULT    (0x00000000)
//--------


////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 0.31 GPIOPeriphID2 ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOA_APB_GPIOPeriphID2            (((GPIOPeriphID2_TypeDef*)(GPIOA_APB_BASE+GPIO_APB_GPIOPeriphID2_OFFSET )))
#define GPIOA_APB_GPIOPeriphID2_R          (*((volatile const uint32_t *)(GPIOA_APB_BASE+GPIO_APB_GPIOPeriphID2_OFFSET )))

#define GPIOA_AHB_GPIOPeriphID2            (((GPIOPeriphID2_TypeDef*)(GPIOA_AHB_BASE+GPIO_AHB_GPIOPeriphID2_OFFSET )))
#define GPIOA_AHB_GPIOPeriphID2_R          (*((volatile const uint32_t *)(GPIOA_AHB_BASE+GPIO_AHB_GPIOPeriphID2_OFFSET )))

//--------
#define GPIOA_APB_GPIOPeriphID2_R_PID2_MASK     (0x000000FF)
#define GPIOA_APB_GPIOPeriphID2_R_PID2_BIT      (0)
#define GPIOA_APB_GPIOPeriphID2_R_PID2_DEFAULT  (0x00000018)

#define GPIOA_APB_GPIOPeriphID2_PID2_MASK       (0x000000FF)
#define GPIOA_APB_GPIOPeriphID2_PID2_DEFAULT    (0x00000018)
//--------

//--------
#define GPIOA_AHB_GPIOPeriphID2_R_PID2_MASK     (0x000000FF)
#define GPIOA_AHB_GPIOPeriphID2_R_PID2_BIT      (0)
#define GPIOA_AHB_GPIOPeriphID2_R_PID2_DEFAULT  (0x00000018)

#define GPIOA_AHB_GPIOPeriphID2_PID2_MASK       (0x000000FF)
#define GPIOA_AHB_GPIOPeriphID2_PID2_DEFAULT    (0x00000018)
//--------


////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 0.32 GPIOPeriphID3 ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOA_APB_GPIOPeriphID3            (((GPIOPeriphID3_TypeDef*)(GPIOA_APB_BASE+GPIO_APB_GPIOPeriphID3_OFFSET )))
#define GPIOA_APB_GPIOPeriphID3_R          (*((volatile const uint32_t *)(GPIOA_APB_BASE+GPIO_APB_GPIOPeriphID3_OFFSET )))

#define GPIOA_AHB_GPIOPeriphID3            (((GPIOPeriphID3_TypeDef*)(GPIOA_AHB_BASE+GPIO_AHB_GPIOPeriphID3_OFFSET )))
#define GPIOA_AHB_GPIOPeriphID3_R          (*((volatile const uint32_t *)(GPIOA_AHB_BASE+GPIO_AHB_GPIOPeriphID3_OFFSET )))

//--------
#define GPIOA_APB_GPIOPeriphID3_R_PID3_MASK     (0x000000FF)
#define GPIOA_APB_GPIOPeriphID3_R_PID3_BIT      (0)
#define GPIOA_APB_GPIOPeriphID3_R_PID3_DEFAULT  (0x00000001)

#define GPIOA_APB_GPIOPeriphID3_PID3_MASK       (0x000000FF)
#define GPIOA_APB_GPIOPeriphID3_PID3_DEFAULT    (0x00000001)
//--------

//--------
#define GPIOA_AHB_GPIOPeriphID3_R_PID3_MASK     (0x000000FF)
#define GPIOA_AHB_GPIOPeriphID3_R_PID3_BIT      (0)
#define GPIOA_AHB_GPIOPeriphID3_R_PID3_DEFAULT  (0x00000001)

#define GPIOA_AHB_GPIOPeriphID3_PID3_MASK       (0x000000FF)
#define GPIOA_AHB_GPIOPeriphID3_PID3_DEFAULT    (0x00000001)
//--------

////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 0.33 GPIOPCellID0 ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOA_APB_GPIOPCellID0            (((GPIOPCellID0_TypeDef*)(GPIOA_APB_BASE+GPIO_APB_GPIOPCellID0_OFFSET )))
#define GPIOA_APB_GPIOPCellID0_R          (*((volatile const uint32_t *)(GPIOA_APB_BASE+GPIO_APB_GPIOPCellID0_OFFSET )))

#define GPIOA_AHB_GPIOPCellID0            (((GPIOPCellID0_TypeDef*)(GPIOA_AHB_BASE+GPIO_AHB_GPIOPCellID0_OFFSET )))
#define GPIOA_AHB_GPIOPCellID0_R          (*((volatile const uint32_t *)(GPIOA_AHB_BASE+GPIO_AHB_GPIOPCellID0_OFFSET )))

//--------
#define GPIOA_APB_GPIOPCellID0_R_CID0_MASK     (0x000000FF)
#define GPIOA_APB_GPIOPCellID0_R_CID0_BIT      (0)
#define GPIOA_APB_GPIOPCellID0_R_CID0_DEFAULT  (0x0000000D)

#define GPIOA_APB_GPIOPCellID0_CID0_MASK       (0x000000FF)
#define GPIOA_APB_GPIOPCellID0_CID0_DEFAULT    (0x0000000D)
//--------

//--------
#define GPIOA_AHB_GPIOPCellID0_R_CID0_MASK     (0x000000FF)
#define GPIOA_AHB_GPIOPCellID0_R_CID0_BIT      (0)
#define GPIOA_AHB_GPIOPCellID0_R_CID0_DEFAULT  (0x0000000D)

#define GPIOA_AHB_GPIOPCellID0_CID0_MASK       (0x000000FF)
#define GPIOA_AHB_GPIOPCellID0_CID0_DEFAULT    (0x0000000D)
//--------

////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 0.34 GPIOPCellID1 ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOA_APB_GPIOPCellID1            (((GPIOPCellID1_TypeDef*)(GPIOA_APB_BASE+GPIO_APB_GPIOPCellID1_OFFSET )))
#define GPIOA_APB_GPIOPCellID1_R          (*((volatile const uint32_t *)(GPIOA_APB_BASE+GPIO_APB_GPIOPCellID1_OFFSET )))

#define GPIOA_AHB_GPIOPCellID1            (((GPIOPCellID1_TypeDef*)(GPIOA_AHB_BASE+GPIO_AHB_GPIOPCellID1_OFFSET )))
#define GPIOA_AHB_GPIOPCellID1_R          (*((volatile const uint32_t *)(GPIOA_AHB_BASE+GPIO_AHB_GPIOPCellID1_OFFSET )))

//--------
#define GPIOA_APB_GPIOPCellID1_R_CID1_MASK     (0x000000FF)
#define GPIOA_APB_GPIOPCellID1_R_CID1_BIT      (0)
#define GPIOA_APB_GPIOPCellID1_R_CID1_DEFAULT  (0x000000F0)

#define GPIOA_APB_GPIOPCellID1_CID1_MASK       (0x000000FF)
#define GPIOA_APB_GPIOPCellID1_CID1_DEFAULT    (0x000000F0)
//--------

//--------
#define GPIOA_AHB_GPIOPCellID1_R_CID1_MASK     (0x000000FF)
#define GPIOA_AHB_GPIOPCellID1_R_CID1_BIT      (0)
#define GPIOA_AHB_GPIOPCellID1_R_CID1_DEFAULT  (0x000000F0)

#define GPIOA_AHB_GPIOPCellID1_CID1_MASK       (0x000000FF)
#define GPIOA_AHB_GPIOPCellID1_CID1_DEFAULT    (0x000000F0)
//--------


////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 0.35 GPIOPCellID2 ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOA_APB_GPIOPCellID2            (((GPIOPCellID2_TypeDef*)(GPIOA_APB_BASE+GPIO_APB_GPIOPCellID2_OFFSET )))
#define GPIOA_APB_GPIOPCellID2_R          (*((volatile const uint32_t *)(GPIOA_APB_BASE+GPIO_APB_GPIOPCellID2_OFFSET )))

#define GPIOA_AHB_GPIOPCellID2            (((GPIOPCellID2_TypeDef*)(GPIOA_AHB_BASE+GPIO_AHB_GPIOPCellID2_OFFSET )))
#define GPIOA_AHB_GPIOPCellID2_R          (*((volatile const uint32_t *)(GPIOA_AHB_BASE+GPIO_AHB_GPIOPCellID2_OFFSET )))

//--------
#define GPIOA_APB_GPIOPCellID2_R_CID2_MASK     (0x000000FF)
#define GPIOA_APB_GPIOPCellID2_R_CID2_BIT      (0)
#define GPIOA_APB_GPIOPCellID2_R_CID2_DEFAULT  (0x00000005)

#define GPIOA_APB_GPIOPCellID2_CID2_MASK       (0x000000FF)
#define GPIOA_APB_GPIOPCellID2_CID2_DEFAULT    (0x00000005)
//--------

//--------
#define GPIOA_AHB_GPIOPCellID2_R_CID2_MASK     (0x000000FF)
#define GPIOA_AHB_GPIOPCellID2_R_CID2_BIT      (0)
#define GPIOA_AHB_GPIOPCellID2_R_CID2_DEFAULT  (0x00000005)

#define GPIOA_AHB_GPIOPCellID2_CID2_MASK       (0x000000FF)
#define GPIOA_AHB_GPIOPCellID2_CID2_DEFAULT    (0x00000005)
//--------


////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 0.36 GPIOPCellID3 ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOA_APB_GPIOPCellID3            (((GPIOPCellID3_TypeDef*)(GPIOA_APB_BASE+GPIO_APB_GPIOPCellID3_OFFSET )))
#define GPIOA_APB_GPIOPCellID3_R          (*((volatile const uint32_t *)(GPIOA_APB_BASE+GPIO_APB_GPIOPCellID3_OFFSET )))

#define GPIOA_AHB_GPIOPCellID3            (((GPIOPCellID3_TypeDef*)(GPIOA_AHB_BASE+GPIO_AHB_GPIOPCellID3_OFFSET )))
#define GPIOA_AHB_GPIOPCellID3_R          (*((volatile const uint32_t *)(GPIOA_AHB_BASE+GPIO_AHB_GPIOPCellID3_OFFSET )))

//--------
#define GPIOA_APB_GPIOPCellID3_R_CID3_MASK     (0x000000FF)
#define GPIOA_APB_GPIOPCellID3_R_CID3_BIT      (0)
#define GPIOA_APB_GPIOPCellID3_R_CID3_DEFAULT  (0x000000B1)

#define GPIOA_APB_GPIOPCellID3_CID3_MASK       (0x000000FF)
#define GPIOA_APB_GPIOPCellID3_CID3_DEFAULT    (0x000000B1)
//--------

//--------
#define GPIOA_AHB_GPIOPCellID3_R_CID3_MASK     (0x000000FF)
#define GPIOA_AHB_GPIOPCellID3_R_CID3_BIT      (0)
#define GPIOA_AHB_GPIOPCellID3_R_CID3_DEFAULT  (0x000000B1)

#define GPIOA_AHB_GPIOPCellID3_CID3_MASK       (0x000000FF)
#define GPIOA_AHB_GPIOPCellID3_CID3_DEFAULT    (0x000000B1)
//--------




//todo
////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 1 GPIOB ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////


////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 1.1 GPIODATA ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOB_APB_GPIODATA            (((GPIODATA_TypeDef*)(GPIOB_APB_BASE+GPIO_APB_GPIODATA_OFFSET )))
#define GPIOB_APB_GPIODATA_R          (*((volatile uint32_t *)(GPIOB_APB_BASE+GPIO_APB_GPIODATA_OFFSET )))
#define GPIOB_APB_GPIODATA0_R          (*((volatile uint32_t *)(GPIOB_APB_BASE+GPIO_APB_GPIODATA0_OFFSET )))
#define GPIOB_APB_GPIODATA1_R          (*((volatile uint32_t *)(GPIOB_APB_BASE+GPIO_APB_GPIODATA1_OFFSET )))
#define GPIOB_APB_GPIODATA2_R          (*((volatile uint32_t *)(GPIOB_APB_BASE+GPIO_APB_GPIODATA2_OFFSET )))
#define GPIOB_APB_GPIODATA3_R          (*((volatile uint32_t *)(GPIOB_APB_BASE+GPIO_APB_GPIODATA3_OFFSET )))
#define GPIOB_APB_GPIODATA4_R          (*((volatile uint32_t *)(GPIOB_APB_BASE+GPIO_APB_GPIODATA4_OFFSET )))
#define GPIOB_APB_GPIODATA5_R          (*((volatile uint32_t *)(GPIOB_APB_BASE+GPIO_APB_GPIODATA5_OFFSET )))
#define GPIOB_APB_GPIODATA6_R          (*((volatile uint32_t *)(GPIOB_APB_BASE+GPIO_APB_GPIODATA6_OFFSET )))
#define GPIOB_APB_GPIODATA7_R          (*((volatile uint32_t *)(GPIOB_APB_BASE+GPIO_APB_GPIODATA7_OFFSET )))

#define GPIOB_AHB_GPIODATA            (((GPIODATA_TypeDef*)(GPIOB_AHB_BASE+GPIO_AHB_GPIODATA_OFFSET )))
#define GPIOB_AHB_GPIODATA_R          (*((volatile uint32_t *)(GPIOB_AHB_BASE+GPIO_AHB_GPIODATA_OFFSET )))
#define GPIOB_AHB_GPIODATA0_R         (*((volatile uint32_t *)(GPIOB_AHB_BASE+GPIO_AHB_GPIODATA0_OFFSET )))
#define GPIOB_AHB_GPIODATA1_R         (*((volatile uint32_t *)(GPIOB_AHB_BASE+GPIO_AHB_GPIODATA1_OFFSET )))
#define GPIOB_AHB_GPIODATA2_R         (*((volatile uint32_t *)(GPIOB_AHB_BASE+GPIO_AHB_GPIODATA2_OFFSET )))
#define GPIOB_AHB_GPIODATA3_R         (*((volatile uint32_t *)(GPIOB_AHB_BASE+GPIO_AHB_GPIODATA3_OFFSET )))
#define GPIOB_AHB_GPIODATA4_R         (*((volatile uint32_t *)(GPIOB_AHB_BASE+GPIO_AHB_GPIODATA4_OFFSET )))
#define GPIOB_AHB_GPIODATA5_R         (*((volatile uint32_t *)(GPIOB_AHB_BASE+GPIO_AHB_GPIODATA5_OFFSET )))
#define GPIOB_AHB_GPIODATA6_R         (*((volatile uint32_t *)(GPIOB_AHB_BASE+GPIO_AHB_GPIODATA6_OFFSET )))
#define GPIOB_AHB_GPIODATA7_R         (*((volatile uint32_t *)(GPIOB_AHB_BASE+GPIO_AHB_GPIODATA7_OFFSET )))

#define GPIOB_APB_GPIODAT            (((GPIODAT_TypeDef*)(GPIOB_APB_BASE+GPIO_APB_GPIODAT_OFFSET )))
#define GPIOB_APB_GPIODAT_R          (*((volatile uint32_t *)(GPIOB_APB_BASE+GPIO_APB_GPIODAT_OFFSET )))

#define GPIOB_AHB_GPIODAT            (((GPIODAT_TypeDef*)(GPIOB_AHB_BASE+GPIO_AHB_GPIODAT_OFFSET )))
#define GPIOB_AHB_GPIODAT_R          (*((volatile uint32_t *)(GPIOB_AHB_BASE+GPIO_AHB_GPIODAT_OFFSET )))


//--------
#define GPIOB_APB_GPIODATA_R_DATA_MASK      (0x000000FF)
#define GPIOB_APB_GPIODATA_R_DATA_BIT       (0)
#define GPIOB_APB_GPIODATA_R_DATA0_LOW      (0x00000000)
#define GPIOB_APB_GPIODATA_R_DATA1_LOW      (0x00000000)
#define GPIOB_APB_GPIODATA_R_DATA2_LOW      (0x00000000)
#define GPIOB_APB_GPIODATA_R_DATA3_LOW      (0x00000000)
#define GPIOB_APB_GPIODATA_R_DATA4_LOW      (0x00000000)
#define GPIOB_APB_GPIODATA_R_DATA5_LOW      (0x00000000)
#define GPIOB_APB_GPIODATA_R_DATA6_LOW      (0x00000000)
#define GPIOB_APB_GPIODATA_R_DATA7_LOW      (0x00000000)
#define GPIOB_APB_GPIODATA_R_DATA0_HIGH     (0x00000001)
#define GPIOB_APB_GPIODATA_R_DATA1_HIGH     (0x00000002)
#define GPIOB_APB_GPIODATA_R_DATA2_HIGH     (0x00000004)
#define GPIOB_APB_GPIODATA_R_DATA3_HIGH     (0x00000008)
#define GPIOB_APB_GPIODATA_R_DATA4_HIGH     (0x00000010)
#define GPIOB_APB_GPIODATA_R_DATA5_HIGH     (0x00000020)
#define GPIOB_APB_GPIODATA_R_DATA6_HIGH     (0x00000040)
#define GPIOB_APB_GPIODATA_R_DATA7_HIGH     (0x00000080)

#define GPIOB_APB_GPIODATA_DATA_MASK        (0x00000001)
#define GPIOB_APB_GPIODATA_DATA0_LOW        (0x00000000)
#define GPIOB_APB_GPIODATA_DATA1_LOW        (0x00000000)
#define GPIOB_APB_GPIODATA_DATA2_LOW        (0x00000000)
#define GPIOB_APB_GPIODATA_DATA3_LOW        (0x00000000)
#define GPIOB_APB_GPIODATA_DATA4_LOW        (0x00000000)
#define GPIOB_APB_GPIODATA_DATA5_LOW        (0x00000000)
#define GPIOB_APB_GPIODATA_DATA6_LOW        (0x00000000)
#define GPIOB_APB_GPIODATA_DATA7_LOW        (0x00000000)
#define GPIOB_APB_GPIODATA_DATA0_HIGH       (0x00000001)
#define GPIOB_APB_GPIODATA_DATA1_HIGH       (0x00000001)
#define GPIOB_APB_GPIODATA_DATA2_HIGH       (0x00000001)
#define GPIOB_APB_GPIODATA_DATA3_HIGH       (0x00000001)
#define GPIOB_APB_GPIODATA_DATA4_HIGH       (0x00000001)
#define GPIOB_APB_GPIODATA_DATA5_HIGH       (0x00000001)
#define GPIOB_APB_GPIODATA_DATA6_HIGH       (0x00000001)
#define GPIOB_APB_GPIODATA_DATA7_HIGH       (0x00000001)
//--------

//--------
#define GPIOB_AHB_GPIODATA_R_DATA_MASK      (0x000000FF)
#define GPIOB_AHB_GPIODATA_R_DATA_BIT       (0)
#define GPIOB_AHB_GPIODATA_R_DATA0_LOW      (0x00000000)
#define GPIOB_AHB_GPIODATA_R_DATA1_LOW      (0x00000000)
#define GPIOB_AHB_GPIODATA_R_DATA2_LOW      (0x00000000)
#define GPIOB_AHB_GPIODATA_R_DATA3_LOW      (0x00000000)
#define GPIOB_AHB_GPIODATA_R_DATA4_LOW      (0x00000000)
#define GPIOB_AHB_GPIODATA_R_DATA5_LOW      (0x00000000)
#define GPIOB_AHB_GPIODATA_R_DATA6_LOW      (0x00000000)
#define GPIOB_AHB_GPIODATA_R_DATA7_LOW      (0x00000000)
#define GPIOB_AHB_GPIODATA_R_DATA0_HIGH     (0x00000001)
#define GPIOB_AHB_GPIODATA_R_DATA1_HIGH     (0x00000002)
#define GPIOB_AHB_GPIODATA_R_DATA2_HIGH     (0x00000004)
#define GPIOB_AHB_GPIODATA_R_DATA3_HIGH     (0x00000008)
#define GPIOB_AHB_GPIODATA_R_DATA4_HIGH     (0x00000010)
#define GPIOB_AHB_GPIODATA_R_DATA5_HIGH     (0x00000020)
#define GPIOB_AHB_GPIODATA_R_DATA6_HIGH     (0x00000040)
#define GPIOB_AHB_GPIODATA_R_DATA7_HIGH     (0x00000080)

#define GPIOB_AHB_GPIODATA_DATA_MASK        (0x00000001)
#define GPIOB_AHB_GPIODATA_DATA0_LOW        (0x00000000)
#define GPIOB_AHB_GPIODATA_DATA1_LOW        (0x00000000)
#define GPIOB_AHB_GPIODATA_DATA2_LOW        (0x00000000)
#define GPIOB_AHB_GPIODATA_DATA3_LOW        (0x00000000)
#define GPIOB_AHB_GPIODATA_DATA4_LOW        (0x00000000)
#define GPIOB_AHB_GPIODATA_DATA5_LOW        (0x00000000)
#define GPIOB_AHB_GPIODATA_DATA6_LOW        (0x00000000)
#define GPIOB_AHB_GPIODATA_DATA7_LOW        (0x00000000)
#define GPIOB_AHB_GPIODATA_DATA0_HIGH       (0x00000001)
#define GPIOB_AHB_GPIODATA_DATA1_HIGH       (0x00000001)
#define GPIOB_AHB_GPIODATA_DATA2_HIGH       (0x00000001)
#define GPIOB_AHB_GPIODATA_DATA3_HIGH       (0x00000001)
#define GPIOB_AHB_GPIODATA_DATA4_HIGH       (0x00000001)
#define GPIOB_AHB_GPIODATA_DATA5_HIGH       (0x00000001)
#define GPIOB_AHB_GPIODATA_DATA6_HIGH       (0x00000001)
#define GPIOB_AHB_GPIODATA_DATA7_HIGH       (0x00000001)
//--------


//--------
#define GPIOB_APB_GPIODAT_R_DAT_MASK        (0x000000FF)
#define GPIOB_APB_GPIODAT_R_DAT_BIT         (0)
#define GPIOB_APB_GPIODAT_R_DAT0_LOW        (0x00000000)
#define GPIOB_APB_GPIODAT_R_DAT1_LOW        (0x00000000)
#define GPIOB_APB_GPIODAT_R_DAT2_LOW        (0x00000000)
#define GPIOB_APB_GPIODAT_R_DAT3_LOW        (0x00000000)
#define GPIOB_APB_GPIODAT_R_DAT4_LOW        (0x00000000)
#define GPIOB_APB_GPIODAT_R_DAT5_LOW        (0x00000000)
#define GPIOB_APB_GPIODAT_R_DAT6_LOW        (0x00000000)
#define GPIOB_APB_GPIODAT_R_DAT7_LOW        (0x00000000)
#define GPIOB_APB_GPIODAT_R_DAT0_HIGH       (0x00000001)
#define GPIOB_APB_GPIODAT_R_DAT1_HIGH       (0x00000002)
#define GPIOB_APB_GPIODAT_R_DAT2_HIGH       (0x00000004)
#define GPIOB_APB_GPIODAT_R_DAT3_HIGH       (0x00000008)
#define GPIOB_APB_GPIODAT_R_DAT4_HIGH       (0x00000010)
#define GPIOB_APB_GPIODAT_R_DAT5_HIGH       (0x00000020)
#define GPIOB_APB_GPIODAT_R_DAT6_HIGH       (0x00000040)
#define GPIOB_APB_GPIODAT_R_DAT7_HIGH       (0x00000080)

#define GPIOB_APB_GPIODAT_DAT_MASK          (0x00000001)
#define GPIOB_APB_GPIODAT_DAT0_LOW          (0x00000000)
#define GPIOB_APB_GPIODAT_DAT1_LOW          (0x00000000)
#define GPIOB_APB_GPIODAT_DAT2_LOW          (0x00000000)
#define GPIOB_APB_GPIODAT_DAT3_LOW          (0x00000000)
#define GPIOB_APB_GPIODAT_DAT4_LOW          (0x00000000)
#define GPIOB_APB_GPIODAT_DAT5_LOW          (0x00000000)
#define GPIOB_APB_GPIODAT_DAT6_LOW          (0x00000000)
#define GPIOB_APB_GPIODAT_DAT7_LOW          (0x00000000)
#define GPIOB_APB_GPIODAT_DAT0_HIGH         (0x00000001)
#define GPIOB_APB_GPIODAT_DAT1_HIGH         (0x00000001)
#define GPIOB_APB_GPIODAT_DAT2_HIGH         (0x00000001)
#define GPIOB_APB_GPIODAT_DAT3_HIGH         (0x00000001)
#define GPIOB_APB_GPIODAT_DAT4_HIGH         (0x00000001)
#define GPIOB_APB_GPIODAT_DAT5_HIGH         (0x00000001)
#define GPIOB_APB_GPIODAT_DAT6_HIGH         (0x00000001)
#define GPIOB_APB_GPIODAT_DAT7_HIGH         (0x00000001)
//--------

//--------
#define GPIOB_AHB_GPIODAT_R_DAT_MASK        (0x000000FF)
#define GPIOB_AHB_GPIODAT_R_DAT_BIT         (0)
#define GPIOB_AHB_GPIODAT_R_DAT0_LOW        (0x00000000)
#define GPIOB_AHB_GPIODAT_R_DAT1_LOW        (0x00000000)
#define GPIOB_AHB_GPIODAT_R_DAT2_LOW        (0x00000000)
#define GPIOB_AHB_GPIODAT_R_DAT3_LOW        (0x00000000)
#define GPIOB_AHB_GPIODAT_R_DAT4_LOW        (0x00000000)
#define GPIOB_AHB_GPIODAT_R_DAT5_LOW        (0x00000000)
#define GPIOB_AHB_GPIODAT_R_DAT6_LOW        (0x00000000)
#define GPIOB_AHB_GPIODAT_R_DAT7_LOW        (0x00000000)
#define GPIOB_AHB_GPIODAT_R_DAT0_HIGH       (0x00000001)
#define GPIOB_AHB_GPIODAT_R_DAT1_HIGH       (0x00000002)
#define GPIOB_AHB_GPIODAT_R_DAT2_HIGH       (0x00000004)
#define GPIOB_AHB_GPIODAT_R_DAT3_HIGH       (0x00000008)
#define GPIOB_AHB_GPIODAT_R_DAT4_HIGH       (0x00000010)
#define GPIOB_AHB_GPIODAT_R_DAT5_HIGH       (0x00000020)
#define GPIOB_AHB_GPIODAT_R_DAT6_HIGH       (0x00000040)
#define GPIOB_AHB_GPIODAT_R_DAT7_HIGH       (0x00000080)

#define GPIOB_AHB_GPIODAT_DAT_MASK          (0x00000001)
#define GPIOB_AHB_GPIODAT_DAT0_LOW          (0x00000000)
#define GPIOB_AHB_GPIODAT_DAT1_LOW          (0x00000000)
#define GPIOB_AHB_GPIODAT_DAT2_LOW          (0x00000000)
#define GPIOB_AHB_GPIODAT_DAT3_LOW          (0x00000000)
#define GPIOB_AHB_GPIODAT_DAT4_LOW          (0x00000000)
#define GPIOB_AHB_GPIODAT_DAT5_LOW          (0x00000000)
#define GPIOB_AHB_GPIODAT_DAT6_LOW          (0x00000000)
#define GPIOB_AHB_GPIODAT_DAT7_LOW          (0x00000000)
#define GPIOB_AHB_GPIODAT_DAT0_HIGH         (0x00000001)
#define GPIOB_AHB_GPIODAT_DAT1_HIGH         (0x00000001)
#define GPIOB_AHB_GPIODAT_DAT2_HIGH         (0x00000001)
#define GPIOB_AHB_GPIODAT_DAT3_HIGH         (0x00000001)
#define GPIOB_AHB_GPIODAT_DAT4_HIGH         (0x00000001)
#define GPIOB_AHB_GPIODAT_DAT5_HIGH         (0x00000001)
#define GPIOB_AHB_GPIODAT_DAT6_HIGH         (0x00000001)
#define GPIOB_AHB_GPIODAT_DAT7_HIGH         (0x00000001)
//--------



#define GPIOB_AHB_GPIODATA_DATA0_BB         (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIODATA_OFFSET)*32)+(0*4))))
#define GPIOB_AHB_GPIODATA_DATA1_BB         (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIODATA_OFFSET)*32)+(1*4))))
#define GPIOB_AHB_GPIODATA_DATA2_BB         (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIODATA_OFFSET)*32)+(2*4))))
#define GPIOB_AHB_GPIODATA_DATA3_BB         (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIODATA_OFFSET)*32)+(3*4))))
#define GPIOB_AHB_GPIODATA_DATA4_BB         (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIODATA_OFFSET)*32)+(4*4))))
#define GPIOB_AHB_GPIODATA_DATA5_BB         (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIODATA_OFFSET)*32)+(5*4))))
#define GPIOB_AHB_GPIODATA_DATA6_BB         (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIODATA_OFFSET)*32)+(6*4))))
#define GPIOB_AHB_GPIODATA_DATA7_BB         (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIODATA_OFFSET)*32)+(7*4))))

#define GPIOB_AHB_GPIODATA0_DATA0_BB        (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIODATA0_OFFSET)*32)+(0*4))))
#define GPIOB_AHB_GPIODATA1_DATA1_BB        (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIODATA1_OFFSET)*32)+(1*4))))
#define GPIOB_AHB_GPIODATA2_DATA2_BB        (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIODATA2_OFFSET)*32)+(2*4))))
#define GPIOB_AHB_GPIODATA3_DATA3_BB        (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIODATA3_OFFSET)*32)+(3*4))))
#define GPIOB_AHB_GPIODATA4_DATA4_BB        (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIODATA4_OFFSET)*32)+(4*4))))
#define GPIOB_AHB_GPIODATA5_DATA5_BB        (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIODATA5_OFFSET)*32)+(5*4))))
#define GPIOB_AHB_GPIODATA6_DATA6_BB        (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIODATA6_OFFSET)*32)+(6*4))))
#define GPIOB_AHB_GPIODATA7_DATA7_BB        (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIODATA7_OFFSET)*32)+(7*4))))

#define GPIOB_AHB_GPIODAT_DAT0_BB           (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIODAT_OFFSET)*32)+(0*4))))
#define GPIOB_AHB_GPIODAT_DAT1_BB           (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIODAT_OFFSET)*32)+(1*4))))
#define GPIOB_AHB_GPIODAT_DAT2_BB           (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIODAT_OFFSET)*32)+(2*4))))
#define GPIOB_AHB_GPIODAT_DAT3_BB           (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIODAT_OFFSET)*32)+(3*4))))
#define GPIOB_AHB_GPIODAT_DAT4_BB           (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIODAT_OFFSET)*32)+(4*4))))
#define GPIOB_AHB_GPIODAT_DAT5_BB           (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIODAT_OFFSET)*32)+(5*4))))
#define GPIOB_AHB_GPIODAT_DAT6_BB           (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIODAT_OFFSET)*32)+(6*4))))
#define GPIOB_AHB_GPIODAT_DAT7_BB           (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIODAT_OFFSET)*32)+(7*4))))


#define GPIOB_APB_GPIODATA_DATA0_BB         (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIODATA_OFFSET)*32)+(0*4))))
#define GPIOB_APB_GPIODATA_DATA1_BB         (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIODATA_OFFSET)*32)+(1*4))))
#define GPIOB_APB_GPIODATA_DATA2_BB         (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIODATA_OFFSET)*32)+(2*4))))
#define GPIOB_APB_GPIODATA_DATA3_BB         (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIODATA_OFFSET)*32)+(3*4))))
#define GPIOB_APB_GPIODATA_DATA4_BB         (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIODATA_OFFSET)*32)+(4*4))))
#define GPIOB_APB_GPIODATA_DATA5_BB         (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIODATA_OFFSET)*32)+(5*4))))
#define GPIOB_APB_GPIODATA_DATA6_BB         (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIODATA_OFFSET)*32)+(6*4))))
#define GPIOB_APB_GPIODATA_DATA7_BB         (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIODATA_OFFSET)*32)+(7*4))))

#define GPIOB_APB_GPIODATA0_DATA0_BB        (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIODATA0_OFFSET)*32)+(0*4))))
#define GPIOB_APB_GPIODATA1_DATA1_BB        (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIODATA1_OFFSET)*32)+(1*4))))
#define GPIOB_APB_GPIODATA2_DATA2_BB        (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIODATA2_OFFSET)*32)+(2*4))))
#define GPIOB_APB_GPIODATA3_DATA3_BB        (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIODATA3_OFFSET)*32)+(3*4))))
#define GPIOB_APB_GPIODATA4_DATA4_BB        (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIODATA4_OFFSET)*32)+(4*4))))
#define GPIOB_APB_GPIODATA5_DATA5_BB        (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIODATA5_OFFSET)*32)+(5*4))))
#define GPIOB_APB_GPIODATA6_DATA6_BB        (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIODATA6_OFFSET)*32)+(6*4))))
#define GPIOB_APB_GPIODATA7_DATA7_BB        (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIODATA7_OFFSET)*32)+(7*4))))

#define GPIOB_APB_GPIODAT_DAT0_BB           (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIODAT_OFFSET)*32)+(0*4))))
#define GPIOB_APB_GPIODAT_DAT1_BB           (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIODAT_OFFSET)*32)+(1*4))))
#define GPIOB_APB_GPIODAT_DAT2_BB           (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIODAT_OFFSET)*32)+(2*4))))
#define GPIOB_APB_GPIODAT_DAT3_BB           (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIODAT_OFFSET)*32)+(3*4))))
#define GPIOB_APB_GPIODAT_DAT4_BB           (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIODAT_OFFSET)*32)+(4*4))))
#define GPIOB_APB_GPIODAT_DAT5_BB           (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIODAT_OFFSET)*32)+(5*4))))
#define GPIOB_APB_GPIODAT_DAT6_BB           (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIODAT_OFFSET)*32)+(6*4))))
#define GPIOB_APB_GPIODAT_DAT7_BB           (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIODAT_OFFSET)*32)+(7*4))))

////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 1.2 GPIODIR ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOB_APB_GPIODIR            (((GPIODIR_TypeDef*)(GPIOB_APB_BASE+GPIO_APB_GPIODIR_OFFSET )))
#define GPIOB_APB_GPIODIR_R          (*((volatile uint32_t *)(GPIOB_APB_BASE+GPIO_APB_GPIODIR_OFFSET )))

#define GPIOB_AHB_GPIODIR            (((GPIODIR_TypeDef*)(GPIOB_AHB_BASE+GPIO_AHB_GPIODIR_OFFSET )))
#define GPIOB_AHB_GPIODIR_R          (*((volatile uint32_t *)(GPIOB_AHB_BASE+GPIO_AHB_GPIODIR_OFFSET )))

//--------
#define GPIOB_APB_GPIODIR_R_DIR_MASK            (0x000000FF)
#define GPIOB_APB_GPIODIR_R_DIR_BIT             (0)
#define GPIOB_APB_GPIODIR_R_DIR0_INPUT          (0x00000000)
#define GPIOB_APB_GPIODIR_R_DIR1_INPUT          (0x00000000)
#define GPIOB_APB_GPIODIR_R_DIR2_INPUT          (0x00000000)
#define GPIOB_APB_GPIODIR_R_DIR3_INPUT          (0x00000000)
#define GPIOB_APB_GPIODIR_R_DIR4_INPUT          (0x00000000)
#define GPIOB_APB_GPIODIR_R_DIR5_INPUT          (0x00000000)
#define GPIOB_APB_GPIODIR_R_DIR6_INPUT          (0x00000000)
#define GPIOB_APB_GPIODIR_R_DIR7_INPUT          (0x00000000)
#define GPIOB_APB_GPIODIR_R_DIR0_OUTPUT         (0x00000001)
#define GPIOB_APB_GPIODIR_R_DIR1_OUTPUT         (0x00000002)
#define GPIOB_APB_GPIODIR_R_DIR2_OUTPUT         (0x00000004)
#define GPIOB_APB_GPIODIR_R_DIR3_OUTPUT         (0x00000008)
#define GPIOB_APB_GPIODIR_R_DIR4_OUTPUT         (0x00000010)
#define GPIOB_APB_GPIODIR_R_DIR5_OUTPUT         (0x00000020)
#define GPIOB_APB_GPIODIR_R_DIR6_OUTPUT         (0x00000040)
#define GPIOB_APB_GPIODIR_R_DIR7_OUTPUT         (0x00000080)

#define GPIOB_APB_GPIODIR_DIR_MASK              (0x00000001)
#define GPIOB_APB_GPIODIR_DIR0_INPUT            (0x00000000)
#define GPIOB_APB_GPIODIR_DIR1_INPUT            (0x00000000)
#define GPIOB_APB_GPIODIR_DIR2_INPUT            (0x00000000)
#define GPIOB_APB_GPIODIR_DIR3_INPUT            (0x00000000)
#define GPIOB_APB_GPIODIR_DIR4_INPUT            (0x00000000)
#define GPIOB_APB_GPIODIR_DIR5_INPUT            (0x00000000)
#define GPIOB_APB_GPIODIR_DIR6_INPUT            (0x00000000)
#define GPIOB_APB_GPIODIR_DIR7_INPUT            (0x00000000)
#define GPIOB_APB_GPIODIR_DIR0_OUTPUT           (0x00000001)
#define GPIOB_APB_GPIODIR_DIR1_OUTPUT           (0x00000001)
#define GPIOB_APB_GPIODIR_DIR2_OUTPUT           (0x00000001)
#define GPIOB_APB_GPIODIR_DIR3_OUTPUT           (0x00000001)
#define GPIOB_APB_GPIODIR_DIR4_OUTPUT           (0x00000001)
#define GPIOB_APB_GPIODIR_DIR5_OUTPUT           (0x00000001)
#define GPIOB_APB_GPIODIR_DIR6_OUTPUT           (0x00000001)
#define GPIOB_APB_GPIODIR_DIR7_OUTPUT           (0x00000001)
//--------

//--------
#define GPIOB_AHB_GPIODIR_R_DIR_MASK            (0x000000FF)
#define GPIOB_AHB_GPIODIR_R_DIR_BIT             (0)
#define GPIOB_AHB_GPIODIR_R_DIR0_INPUT          (0x00000000)
#define GPIOB_AHB_GPIODIR_R_DIR1_INPUT          (0x00000000)
#define GPIOB_AHB_GPIODIR_R_DIR2_INPUT          (0x00000000)
#define GPIOB_AHB_GPIODIR_R_DIR3_INPUT          (0x00000000)
#define GPIOB_AHB_GPIODIR_R_DIR4_INPUT          (0x00000000)
#define GPIOB_AHB_GPIODIR_R_DIR5_INPUT          (0x00000000)
#define GPIOB_AHB_GPIODIR_R_DIR6_INPUT          (0x00000000)
#define GPIOB_AHB_GPIODIR_R_DIR7_INPUT          (0x00000000)
#define GPIOB_AHB_GPIODIR_R_DIR0_OUTPUT         (0x00000001)
#define GPIOB_AHB_GPIODIR_R_DIR1_OUTPUT         (0x00000002)
#define GPIOB_AHB_GPIODIR_R_DIR2_OUTPUT         (0x00000004)
#define GPIOB_AHB_GPIODIR_R_DIR3_OUTPUT         (0x00000008)
#define GPIOB_AHB_GPIODIR_R_DIR4_OUTPUT         (0x00000010)
#define GPIOB_AHB_GPIODIR_R_DIR5_OUTPUT         (0x00000020)
#define GPIOB_AHB_GPIODIR_R_DIR6_OUTPUT         (0x00000040)
#define GPIOB_AHB_GPIODIR_R_DIR7_OUTPUT         (0x00000080)

#define GPIOB_AHB_GPIODIR_DIR_MASK              (0x000000FF)
#define GPIOB_AHB_GPIODIR_DIR0_INPUT            (0x00000000)
#define GPIOB_AHB_GPIODIR_DIR1_INPUT            (0x00000000)
#define GPIOB_AHB_GPIODIR_DIR2_INPUT            (0x00000000)
#define GPIOB_AHB_GPIODIR_DIR3_INPUT            (0x00000000)
#define GPIOB_AHB_GPIODIR_DIR4_INPUT            (0x00000000)
#define GPIOB_AHB_GPIODIR_DIR5_INPUT            (0x00000000)
#define GPIOB_AHB_GPIODIR_DIR6_INPUT            (0x00000000)
#define GPIOB_AHB_GPIODIR_DIR7_INPUT            (0x00000000)
#define GPIOB_AHB_GPIODIR_DIR0_OUTPUT           (0x00000001)
#define GPIOB_AHB_GPIODIR_DIR1_OUTPUT           (0x00000001)
#define GPIOB_AHB_GPIODIR_DIR2_OUTPUT           (0x00000001)
#define GPIOB_AHB_GPIODIR_DIR3_OUTPUT           (0x00000001)
#define GPIOB_AHB_GPIODIR_DIR4_OUTPUT           (0x00000001)
#define GPIOB_AHB_GPIODIR_DIR5_OUTPUT           (0x00000001)
#define GPIOB_AHB_GPIODIR_DIR6_OUTPUT           (0x00000001)
#define GPIOB_AHB_GPIODIR_DIR7_OUTPUT           (0x00000001)
//--------

#define GPIOB_AHB_GPIODIR_DIR0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIODIR_OFFSET)*32)+(0*4))))
#define GPIOB_AHB_GPIODIR_DIR1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIODIR_OFFSET)*32)+(1*4))))
#define GPIOB_AHB_GPIODIR_DIR2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIODIR_OFFSET)*32)+(2*4))))
#define GPIOB_AHB_GPIODIR_DIR3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIODIR_OFFSET)*32)+(3*4))))
#define GPIOB_AHB_GPIODIR_DIR4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIODIR_OFFSET)*32)+(4*4))))
#define GPIOB_AHB_GPIODIR_DIR5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIODIR_OFFSET)*32)+(5*4))))
#define GPIOB_AHB_GPIODIR_DIR6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIODIR_OFFSET)*32)+(6*4))))
#define GPIOB_AHB_GPIODIR_DIR7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIODIR_OFFSET)*32)+(7*4))))

#define GPIOB_APB_GPIODIR_DIR0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIODIR_OFFSET)*32)+(0*4))))
#define GPIOB_APB_GPIODIR_DIR1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIODIR_OFFSET)*32)+(1*4))))
#define GPIOB_APB_GPIODIR_DIR2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIODIR_OFFSET)*32)+(2*4))))
#define GPIOB_APB_GPIODIR_DIR3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIODIR_OFFSET)*32)+(3*4))))
#define GPIOB_APB_GPIODIR_DIR4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIODIR_OFFSET)*32)+(4*4))))
#define GPIOB_APB_GPIODIR_DIR5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIODIR_OFFSET)*32)+(5*4))))
#define GPIOB_APB_GPIODIR_DIR6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIODIR_OFFSET)*32)+(6*4))))
#define GPIOB_APB_GPIODIR_DIR7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIODIR_OFFSET)*32)+(7*4))))

////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 1.3 GPIOIS ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOB_APB_GPIOIS            (((GPIOIS_TypeDef*)(GPIOB_APB_BASE+GPIO_APB_GPIOIS_OFFSET )))
#define GPIOB_APB_GPIOIS_R          (*((volatile uint32_t *)(GPIOB_APB_BASE+GPIO_APB_GPIOIS_OFFSET )))

#define GPIOB_AHB_GPIOIS            (((GPIOIS_TypeDef*)(GPIOB_AHB_BASE+GPIO_AHB_GPIOIS_OFFSET )))
#define GPIOB_AHB_GPIOIS_R          (*((volatile uint32_t *)(GPIOB_AHB_BASE+GPIO_AHB_GPIOIS_OFFSET )))

//--------
#define GPIOB_APB_GPIOIS_R_IS_MASK      (0x000000FF)
#define GPIOB_APB_GPIOIS_R_IS_BIT       (0)
#define GPIOB_APB_GPIOIS_R_IS0_EDGE     (0x00000000)
#define GPIOB_APB_GPIOIS_R_IS1_EDGE     (0x00000000)
#define GPIOB_APB_GPIOIS_R_IS2_EDGE     (0x00000000)
#define GPIOB_APB_GPIOIS_R_IS3_EDGE     (0x00000000)
#define GPIOB_APB_GPIOIS_R_IS4_EDGE     (0x00000000)
#define GPIOB_APB_GPIOIS_R_IS5_EDGE     (0x00000000)
#define GPIOB_APB_GPIOIS_R_IS6_EDGE     (0x00000000)
#define GPIOB_APB_GPIOIS_R_IS7_EDGE     (0x00000000)
#define GPIOB_APB_GPIOIS_R_IS0_LEVEL    (0x00000001)
#define GPIOB_APB_GPIOIS_R_IS1_LEVEL    (0x00000002)
#define GPIOB_APB_GPIOIS_R_IS2_LEVEL    (0x00000004)
#define GPIOB_APB_GPIOIS_R_IS3_LEVEL    (0x00000008)
#define GPIOB_APB_GPIOIS_R_IS4_LEVEL    (0x00000010)
#define GPIOB_APB_GPIOIS_R_IS5_LEVEL    (0x00000020)
#define GPIOB_APB_GPIOIS_R_IS6_LEVEL    (0x00000040)
#define GPIOB_APB_GPIOIS_R_IS7_LEVEL    (0x00000080)

#define GPIOB_APB_GPIOIS_IS_MASK        (0x00000001)
#define GPIOB_APB_GPIOIS_IS0_EDGE       (0x00000000)
#define GPIOB_APB_GPIOIS_IS1_EDGE       (0x00000000)
#define GPIOB_APB_GPIOIS_IS2_EDGE       (0x00000000)
#define GPIOB_APB_GPIOIS_IS3_EDGE       (0x00000000)
#define GPIOB_APB_GPIOIS_IS4_EDGE       (0x00000000)
#define GPIOB_APB_GPIOIS_IS5_EDGE       (0x00000000)
#define GPIOB_APB_GPIOIS_IS6_EDGE       (0x00000000)
#define GPIOB_APB_GPIOIS_IS7_EDGE       (0x00000000)
#define GPIOB_APB_GPIOIS_IS0_LEVEL      (0x00000001)
#define GPIOB_APB_GPIOIS_IS1_LEVEL      (0x00000001)
#define GPIOB_APB_GPIOIS_IS2_LEVEL      (0x00000001)
#define GPIOB_APB_GPIOIS_IS3_LEVEL      (0x00000001)
#define GPIOB_APB_GPIOIS_IS4_LEVEL      (0x00000001)
#define GPIOB_APB_GPIOIS_IS5_LEVEL      (0x00000001)
#define GPIOB_APB_GPIOIS_IS6_LEVEL      (0x00000001)
#define GPIOB_APB_GPIOIS_IS7_LEVEL      (0x00000080)
//--------

//--------
#define GPIOB_AHB_GPIOIS_R_IS_MASK      (0x000000FF)
#define GPIOB_AHB_GPIOIS_R_IS_BIT       (0)
#define GPIOB_AHB_GPIOIS_R_IS0_EDGE     (0x00000000)
#define GPIOB_AHB_GPIOIS_R_IS1_EDGE     (0x00000000)
#define GPIOB_AHB_GPIOIS_R_IS2_EDGE     (0x00000000)
#define GPIOB_AHB_GPIOIS_R_IS3_EDGE     (0x00000000)
#define GPIOB_AHB_GPIOIS_R_IS4_EDGE     (0x00000000)
#define GPIOB_AHB_GPIOIS_R_IS5_EDGE     (0x00000000)
#define GPIOB_AHB_GPIOIS_R_IS6_EDGE     (0x00000000)
#define GPIOB_AHB_GPIOIS_R_IS7_EDGE     (0x00000000)
#define GPIOB_AHB_GPIOIS_R_IS0_LEVEL    (0x00000001)
#define GPIOB_AHB_GPIOIS_R_IS1_LEVEL    (0x00000002)
#define GPIOB_AHB_GPIOIS_R_IS2_LEVEL    (0x00000004)
#define GPIOB_AHB_GPIOIS_R_IS3_LEVEL    (0x00000008)
#define GPIOB_AHB_GPIOIS_R_IS4_LEVEL    (0x00000010)
#define GPIOB_AHB_GPIOIS_R_IS5_LEVEL    (0x00000020)
#define GPIOB_AHB_GPIOIS_R_IS6_LEVEL    (0x00000040)
#define GPIOB_AHB_GPIOIS_R_IS7_LEVEL    (0x00000080)

#define GPIOB_AHB_GPIOIS_IS_MASK        (0x00000001)
#define GPIOB_AHB_GPIOIS_IS0_EDGE       (0x00000000)
#define GPIOB_AHB_GPIOIS_IS1_EDGE       (0x00000000)
#define GPIOB_AHB_GPIOIS_IS2_EDGE       (0x00000000)
#define GPIOB_AHB_GPIOIS_IS3_EDGE       (0x00000000)
#define GPIOB_AHB_GPIOIS_IS4_EDGE       (0x00000000)
#define GPIOB_AHB_GPIOIS_IS5_EDGE       (0x00000000)
#define GPIOB_AHB_GPIOIS_IS6_EDGE       (0x00000000)
#define GPIOB_AHB_GPIOIS_IS7_EDGE       (0x00000000)
#define GPIOB_AHB_GPIOIS_IS0_LEVEL      (0x00000001)
#define GPIOB_AHB_GPIOIS_IS1_LEVEL      (0x00000001)
#define GPIOB_AHB_GPIOIS_IS2_LEVEL      (0x00000001)
#define GPIOB_AHB_GPIOIS_IS3_LEVEL      (0x00000001)
#define GPIOB_AHB_GPIOIS_IS4_LEVEL      (0x00000001)
#define GPIOB_AHB_GPIOIS_IS5_LEVEL      (0x00000001)
#define GPIOB_AHB_GPIOIS_IS6_LEVEL      (0x00000001)
#define GPIOB_AHB_GPIOIS_IS7_LEVEL      (0x00000001)
//--------

#define GPIOB_AHB_GPIOIS_IS0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIOIS_OFFSET)*32)+(0*4))))
#define GPIOB_AHB_GPIOIS_IS1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIOIS_OFFSET)*32)+(1*4))))
#define GPIOB_AHB_GPIOIS_IS2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIOIS_OFFSET)*32)+(2*4))))
#define GPIOB_AHB_GPIOIS_IS3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIOIS_OFFSET)*32)+(3*4))))
#define GPIOB_AHB_GPIOIS_IS4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIOIS_OFFSET)*32)+(4*4))))
#define GPIOB_AHB_GPIOIS_IS5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIOIS_OFFSET)*32)+(5*4))))
#define GPIOB_AHB_GPIOIS_IS6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIOIS_OFFSET)*32)+(6*4))))
#define GPIOB_AHB_GPIOIS_IS7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIOIS_OFFSET)*32)+(7*4))))

#define GPIOB_APB_GPIOIS_IS0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIOIS_OFFSET)*32)+(0*4))))
#define GPIOB_APB_GPIOIS_IS1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIOIS_OFFSET)*32)+(1*4))))
#define GPIOB_APB_GPIOIS_IS2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIOIS_OFFSET)*32)+(2*4))))
#define GPIOB_APB_GPIOIS_IS3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIOIS_OFFSET)*32)+(3*4))))
#define GPIOB_APB_GPIOIS_IS4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIOIS_OFFSET)*32)+(4*4))))
#define GPIOB_APB_GPIOIS_IS5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIOIS_OFFSET)*32)+(5*4))))
#define GPIOB_APB_GPIOIS_IS6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIOIS_OFFSET)*32)+(6*4))))
#define GPIOB_APB_GPIOIS_IS7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIOIS_OFFSET)*32)+(7*4))))

////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 1.4 GPIOIBE ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOB_APB_GPIOIBE            (((GPIOIBE_TypeDef*)(GPIOB_APB_BASE+GPIO_APB_GPIOIBE_OFFSET )))
#define GPIOB_APB_GPIOIBE_R          (*((volatile uint32_t *)(GPIOB_APB_BASE+GPIO_APB_GPIOIBE_OFFSET )))

#define GPIOB_AHB_GPIOIBE            (((GPIOIBE_TypeDef*)(GPIOB_AHB_BASE+GPIO_AHB_GPIOIBE_OFFSET )))
#define GPIOB_AHB_GPIOIBE_R          (*((volatile uint32_t *)(GPIOB_AHB_BASE+GPIO_AHB_GPIOIBE_OFFSET )))


//--------
#define GPIOB_APB_GPIOIBE_R_IBE_MASK        (0x000000FF)
#define GPIOB_APB_GPIOIBE_R_IBE_BIT         (0)
#define GPIOB_APB_GPIOIBE_R_IBE0_SINGLE     (0x00000000)
#define GPIOB_APB_GPIOIBE_R_IBE1_SINGLE     (0x00000000)
#define GPIOB_APB_GPIOIBE_R_IBE2_SINGLE     (0x00000000)
#define GPIOB_APB_GPIOIBE_R_IBE3_SINGLE     (0x00000000)
#define GPIOB_APB_GPIOIBE_R_IBE4_SINGLE     (0x00000000)
#define GPIOB_APB_GPIOIBE_R_IBE5_SINGLE     (0x00000000)
#define GPIOB_APB_GPIOIBE_R_IBE6_SINGLE     (0x00000000)
#define GPIOB_APB_GPIOIBE_R_IBE7_SINGLE     (0x00000000)
#define GPIOB_APB_GPIOIBE_R_IBE0_BOTH       (0x00000001)
#define GPIOB_APB_GPIOIBE_R_IBE1_BOTH       (0x00000002)
#define GPIOB_APB_GPIOIBE_R_IBE2_BOTH       (0x00000004)
#define GPIOB_APB_GPIOIBE_R_IBE3_BOTH       (0x00000008)
#define GPIOB_APB_GPIOIBE_R_IBE4_BOTH       (0x00000010)
#define GPIOB_APB_GPIOIBE_R_IBE5_BOTH       (0x00000020)
#define GPIOB_APB_GPIOIBE_R_IBE6_BOTH       (0x00000040)
#define GPIOB_APB_GPIOIBE_R_IBE7_BOTH       (0x00000080)

#define GPIOB_APB_GPIOIBE_IBE_MASK          (0x00000001)
#define GPIOB_APB_GPIOIBE_IBE0_SINGLE       (0x00000000)
#define GPIOB_APB_GPIOIBE_IBE1_SINGLE       (0x00000000)
#define GPIOB_APB_GPIOIBE_IBE2_SINGLE       (0x00000000)
#define GPIOB_APB_GPIOIBE_IBE3_SINGLE       (0x00000000)
#define GPIOB_APB_GPIOIBE_IBE4_SINGLE       (0x00000000)
#define GPIOB_APB_GPIOIBE_IBE5_SINGLE       (0x00000000)
#define GPIOB_APB_GPIOIBE_IBE6_SINGLE       (0x00000000)
#define GPIOB_APB_GPIOIBE_IBE7_SINGLE       (0x00000000)
#define GPIOB_APB_GPIOIBE_IBE0_BOTH         (0x00000001)
#define GPIOB_APB_GPIOIBE_IBE1_BOTH         (0x00000001)
#define GPIOB_APB_GPIOIBE_IBE2_BOTH         (0x00000001)
#define GPIOB_APB_GPIOIBE_IBE3_BOTH         (0x00000001)
#define GPIOB_APB_GPIOIBE_IBE4_BOTH         (0x00000001)
#define GPIOB_APB_GPIOIBE_IBE5_BOTH         (0x00000001)
#define GPIOB_APB_GPIOIBE_IBE6_BOTH         (0x00000001)
#define GPIOB_APB_GPIOIBE_IBE7_BOTH         (0x00000001)
//--------

//--------
#define GPIOB_AHB_GPIOIBE_R_IBE_MASK        (0x000000FF)
#define GPIOB_AHB_GPIOIBE_R_IBE_BIT         (0)
#define GPIOB_AHB_GPIOIBE_R_IBE0_SINGLE     (0x00000000)
#define GPIOB_AHB_GPIOIBE_R_IBE1_SINGLE     (0x00000000)
#define GPIOB_AHB_GPIOIBE_R_IBE2_SINGLE     (0x00000000)
#define GPIOB_AHB_GPIOIBE_R_IBE3_SINGLE     (0x00000000)
#define GPIOB_AHB_GPIOIBE_R_IBE4_SINGLE     (0x00000000)
#define GPIOB_AHB_GPIOIBE_R_IBE5_SINGLE     (0x00000000)
#define GPIOB_AHB_GPIOIBE_R_IBE6_SINGLE     (0x00000000)
#define GPIOB_AHB_GPIOIBE_R_IBE7_SINGLE     (0x00000000)
#define GPIOB_AHB_GPIOIBE_R_IBE0_BOTH       (0x00000001)
#define GPIOB_AHB_GPIOIBE_R_IBE1_BOTH       (0x00000002)
#define GPIOB_AHB_GPIOIBE_R_IBE2_BOTH       (0x00000004)
#define GPIOB_AHB_GPIOIBE_R_IBE3_BOTH       (0x00000008)
#define GPIOB_AHB_GPIOIBE_R_IBE4_BOTH       (0x00000010)
#define GPIOB_AHB_GPIOIBE_R_IBE5_BOTH       (0x00000020)
#define GPIOB_AHB_GPIOIBE_R_IBE6_BOTH       (0x00000040)
#define GPIOB_AHB_GPIOIBE_R_IBE7_BOTH       (0x00000080)

#define GPIOB_AHB_GPIOIBE_IBE_MASK          (0x00000001)
#define GPIOB_AHB_GPIOIBE_IBE0_SINGLE       (0x00000000)
#define GPIOB_AHB_GPIOIBE_IBE1_SINGLE       (0x00000000)
#define GPIOB_AHB_GPIOIBE_IBE2_SINGLE       (0x00000000)
#define GPIOB_AHB_GPIOIBE_IBE3_SINGLE       (0x00000000)
#define GPIOB_AHB_GPIOIBE_IBE4_SINGLE       (0x00000000)
#define GPIOB_AHB_GPIOIBE_IBE5_SINGLE       (0x00000000)
#define GPIOB_AHB_GPIOIBE_IBE6_SINGLE       (0x00000000)
#define GPIOB_AHB_GPIOIBE_IBE7_SINGLE       (0x00000000)
#define GPIOB_AHB_GPIOIBE_IBE0_BOTH         (0x00000001)
#define GPIOB_AHB_GPIOIBE_IBE1_BOTH         (0x00000001)
#define GPIOB_AHB_GPIOIBE_IBE2_BOTH         (0x00000001)
#define GPIOB_AHB_GPIOIBE_IBE3_BOTH         (0x00000001)
#define GPIOB_AHB_GPIOIBE_IBE4_BOTH         (0x00000001)
#define GPIOB_AHB_GPIOIBE_IBE5_BOTH         (0x00000001)
#define GPIOB_AHB_GPIOIBE_IBE6_BOTH         (0x00000001)
#define GPIOB_AHB_GPIOIBE_IBE7_BOTH         (0x00000001)
//--------

#define GPIOB_AHB_GPIOIBE_IBE0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIOIBE_OFFSET)*32)+(0*4))))
#define GPIOB_AHB_GPIOIBE_IBE1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIOIBE_OFFSET)*32)+(1*4))))
#define GPIOB_AHB_GPIOIBE_IBE2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIOIBE_OFFSET)*32)+(2*4))))
#define GPIOB_AHB_GPIOIBE_IBE3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIOIBE_OFFSET)*32)+(3*4))))
#define GPIOB_AHB_GPIOIBE_IBE4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIOIBE_OFFSET)*32)+(4*4))))
#define GPIOB_AHB_GPIOIBE_IBE5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIOIBE_OFFSET)*32)+(5*4))))
#define GPIOB_AHB_GPIOIBE_IBE6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIOIBE_OFFSET)*32)+(6*4))))
#define GPIOB_AHB_GPIOIBE_IBE7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIOIBE_OFFSET)*32)+(7*4))))

#define GPIOB_APB_GPIOIBE_IBE0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIOIBE_OFFSET)*32)+(0*4))))
#define GPIOB_APB_GPIOIBE_IBE1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIOIBE_OFFSET)*32)+(1*4))))
#define GPIOB_APB_GPIOIBE_IBE2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIOIBE_OFFSET)*32)+(2*4))))
#define GPIOB_APB_GPIOIBE_IBE3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIOIBE_OFFSET)*32)+(3*4))))
#define GPIOB_APB_GPIOIBE_IBE4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIOIBE_OFFSET)*32)+(4*4))))
#define GPIOB_APB_GPIOIBE_IBE5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIOIBE_OFFSET)*32)+(5*4))))
#define GPIOB_APB_GPIOIBE_IBE6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIOIBE_OFFSET)*32)+(6*4))))
#define GPIOB_APB_GPIOIBE_IBE7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIOIBE_OFFSET)*32)+(7*4))))


////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 1.5 GPIOIEV ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOB_APB_GPIOIEV            (((GPIOIEV_TypeDef*)(GPIOB_APB_BASE+GPIO_APB_GPIOIEV_OFFSET )))
#define GPIOB_APB_GPIOIEV_R          (*((volatile uint32_t *)(GPIOB_APB_BASE+GPIO_APB_GPIOIEV_OFFSET )))

#define GPIOB_AHB_GPIOIEV            (((GPIOIEV_TypeDef*)(GPIOB_AHB_BASE+GPIO_AHB_GPIOIEV_OFFSET )))
#define GPIOB_AHB_GPIOIEV_R          (*((volatile uint32_t *)(GPIOB_AHB_BASE+GPIO_AHB_GPIOIEV_OFFSET )))


//--------
#define GPIOB_APB_GPIOIEV_R_IEV_MASK        (0x000000FF)
#define GPIOB_APB_GPIOIEV_R_IEV_BIT         (0)
#define GPIOB_APB_GPIOIEV_R_IEV0_FALLING    (0x00000000)
#define GPIOB_APB_GPIOIEV_R_IEV1_FALLING    (0x00000000)
#define GPIOB_APB_GPIOIEV_R_IEV2_FALLING    (0x00000000)
#define GPIOB_APB_GPIOIEV_R_IEV3_FALLING    (0x00000000)
#define GPIOB_APB_GPIOIEV_R_IEV4_FALLING    (0x00000000)
#define GPIOB_APB_GPIOIEV_R_IEV5_FALLING    (0x00000000)
#define GPIOB_APB_GPIOIEV_R_IEV6_FALLING    (0x00000000)
#define GPIOB_APB_GPIOIEV_R_IEV7_FALLING    (0x00000000)
#define GPIOB_APB_GPIOIEV_R_IEV0_RISING     (0x00000001)
#define GPIOB_APB_GPIOIEV_R_IEV1_RISING     (0x00000002)
#define GPIOB_APB_GPIOIEV_R_IEV2_RISING     (0x00000004)
#define GPIOB_APB_GPIOIEV_R_IEV3_RISING     (0x00000008)
#define GPIOB_APB_GPIOIEV_R_IEV4_RISING     (0x00000010)
#define GPIOB_APB_GPIOIEV_R_IEV5_RISING     (0x00000020)
#define GPIOB_APB_GPIOIEV_R_IEV6_RISING     (0x00000040)
#define GPIOB_APB_GPIOIEV_R_IEV7_RISING     (0x00000080)

#define GPIOB_APB_GPIOIEV_IEV_MASK          (0x00000001)
#define GPIOB_APB_GPIOIEV_IEV0_FALLING      (0x00000000)
#define GPIOB_APB_GPIOIEV_IEV1_FALLING      (0x00000000)
#define GPIOB_APB_GPIOIEV_IEV2_FALLING      (0x00000000)
#define GPIOB_APB_GPIOIEV_IEV3_FALLING      (0x00000000)
#define GPIOB_APB_GPIOIEV_IEV4_FALLING      (0x00000000)
#define GPIOB_APB_GPIOIEV_IEV5_FALLING      (0x00000000)
#define GPIOB_APB_GPIOIEV_IEV6_FALLING      (0x00000000)
#define GPIOB_APB_GPIOIEV_IEV7_FALLING      (0x00000000)
#define GPIOB_APB_GPIOIEV_IEV0_RISING       (0x00000001)
#define GPIOB_APB_GPIOIEV_IEV1_RISING       (0x00000001)
#define GPIOB_APB_GPIOIEV_IEV2_RISING       (0x00000001)
#define GPIOB_APB_GPIOIEV_IEV3_RISING       (0x00000001)
#define GPIOB_APB_GPIOIEV_IEV4_RISING       (0x00000001)
#define GPIOB_APB_GPIOIEV_IEV5_RISING       (0x00000001)
#define GPIOB_APB_GPIOIEV_IEV6_RISING       (0x00000001)
#define GPIOB_APB_GPIOIEV_IEV7_RISING       (0x00000001)
//--------

//--------
#define GPIOB_AHB_GPIOIEV_R_IEV_MASK        (0x000000FF)
#define GPIOB_AHB_GPIOIEV_R_IEV_BIT         (0)
#define GPIOB_AHB_GPIOIEV_R_IEV0_FALLING    (0x00000000)
#define GPIOB_AHB_GPIOIEV_R_IEV1_FALLING    (0x00000000)
#define GPIOB_AHB_GPIOIEV_R_IEV2_FALLING    (0x00000000)
#define GPIOB_AHB_GPIOIEV_R_IEV3_FALLING    (0x00000000)
#define GPIOB_AHB_GPIOIEV_R_IEV4_FALLING    (0x00000000)
#define GPIOB_AHB_GPIOIEV_R_IEV5_FALLING    (0x00000000)
#define GPIOB_AHB_GPIOIEV_R_IEV6_FALLING    (0x00000000)
#define GPIOB_AHB_GPIOIEV_R_IEV7_FALLING    (0x00000000)
#define GPIOB_AHB_GPIOIEV_R_IEV0_RISING     (0x00000001)
#define GPIOB_AHB_GPIOIEV_R_IEV1_RISING     (0x00000002)
#define GPIOB_AHB_GPIOIEV_R_IEV2_RISING     (0x00000004)
#define GPIOB_AHB_GPIOIEV_R_IEV3_RISING     (0x00000008)
#define GPIOB_AHB_GPIOIEV_R_IEV4_RISING     (0x00000010)
#define GPIOB_AHB_GPIOIEV_R_IEV5_RISING     (0x00000020)
#define GPIOB_AHB_GPIOIEV_R_IEV6_RISING     (0x00000040)
#define GPIOB_AHB_GPIOIEV_R_IEV7_RISING     (0x00000080)

#define GPIOB_AHB_GPIOIEV_IEV_MASK          (0x00000001)
#define GPIOB_AHB_GPIOIEV_IEV0_FALLING      (0x00000000)
#define GPIOB_AHB_GPIOIEV_IEV1_FALLING      (0x00000000)
#define GPIOB_AHB_GPIOIEV_IEV2_FALLING      (0x00000000)
#define GPIOB_AHB_GPIOIEV_IEV3_FALLING      (0x00000000)
#define GPIOB_AHB_GPIOIEV_IEV4_FALLING      (0x00000000)
#define GPIOB_AHB_GPIOIEV_IEV5_FALLING      (0x00000000)
#define GPIOB_AHB_GPIOIEV_IEV6_FALLING      (0x00000000)
#define GPIOB_AHB_GPIOIEV_IEV7_FALLING      (0x00000000)
#define GPIOB_AHB_GPIOIEV_IEV0_RISING       (0x00000001)
#define GPIOB_AHB_GPIOIEV_IEV1_RISING       (0x00000001)
#define GPIOB_AHB_GPIOIEV_IEV2_RISING       (0x00000001)
#define GPIOB_AHB_GPIOIEV_IEV3_RISING       (0x00000001)
#define GPIOB_AHB_GPIOIEV_IEV4_RISING       (0x00000001)
#define GPIOB_AHB_GPIOIEV_IEV5_RISING       (0x00000001)
#define GPIOB_AHB_GPIOIEV_IEV6_RISING       (0x00000001)
#define GPIOB_AHB_GPIOIEV_IEV7_RISING       (0x00000001)
//--------

#define GPIOB_AHB_GPIOIEV_IEV0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIOIEV_OFFSET)*32)+(0*4))))
#define GPIOB_AHB_GPIOIEV_IEV1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIOIEV_OFFSET)*32)+(1*4))))
#define GPIOB_AHB_GPIOIEV_IEV2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIOIEV_OFFSET)*32)+(2*4))))
#define GPIOB_AHB_GPIOIEV_IEV3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIOIEV_OFFSET)*32)+(3*4))))
#define GPIOB_AHB_GPIOIEV_IEV4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIOIEV_OFFSET)*32)+(4*4))))
#define GPIOB_AHB_GPIOIEV_IEV5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIOIEV_OFFSET)*32)+(5*4))))
#define GPIOB_AHB_GPIOIEV_IEV6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIOIEV_OFFSET)*32)+(6*4))))
#define GPIOB_AHB_GPIOIEV_IEV7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIOIEV_OFFSET)*32)+(7*4))))

#define GPIOB_APB_GPIOIEV_IEV0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIOIEV_OFFSET)*32)+(0*4))))
#define GPIOB_APB_GPIOIEV_IEV1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIOIEV_OFFSET)*32)+(1*4))))
#define GPIOB_APB_GPIOIEV_IEV2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIOIEV_OFFSET)*32)+(2*4))))
#define GPIOB_APB_GPIOIEV_IEV3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIOIEV_OFFSET)*32)+(3*4))))
#define GPIOB_APB_GPIOIEV_IEV4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIOIEV_OFFSET)*32)+(4*4))))
#define GPIOB_APB_GPIOIEV_IEV5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIOIEV_OFFSET)*32)+(5*4))))
#define GPIOB_APB_GPIOIEV_IEV6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIOIEV_OFFSET)*32)+(6*4))))
#define GPIOB_APB_GPIOIEV_IEV7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIOIEV_OFFSET)*32)+(7*4))))

////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 1.6 GPIOIM ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOB_APB_GPIOIM            (((GPIOIM_TypeDef*)(GPIOB_APB_BASE+GPIO_APB_GPIOIM_OFFSET )))
#define GPIOB_APB_GPIOIM_R          (*((volatile uint32_t *)(GPIOB_APB_BASE+GPIO_APB_GPIOIM_OFFSET )))

#define GPIOB_AHB_GPIOIM            (((GPIOIM_TypeDef*)(GPIOB_AHB_BASE+GPIO_AHB_GPIOIM_OFFSET )))
#define GPIOB_AHB_GPIOIM_R          (*((volatile uint32_t *)(GPIOB_AHB_BASE+GPIO_AHB_GPIOIM_OFFSET )))


//--------
#define GPIOB_APB_GPIOIM_R_IME_MASK     (0x000000FF)
#define GPIOB_APB_GPIOIM_R_IME_BIT      (0)
#define GPIOB_APB_GPIOIM_R_IME0_DIS     (0x00000000)
#define GPIOB_APB_GPIOIM_R_IME1_DIS     (0x00000000)
#define GPIOB_APB_GPIOIM_R_IME2_DIS     (0x00000000)
#define GPIOB_APB_GPIOIM_R_IME3_DIS     (0x00000000)
#define GPIOB_APB_GPIOIM_R_IME4_DIS     (0x00000000)
#define GPIOB_APB_GPIOIM_R_IME5_DIS     (0x00000000)
#define GPIOB_APB_GPIOIM_R_IME6_DIS     (0x00000000)
#define GPIOB_APB_GPIOIM_R_IME7_DIS     (0x00000000)
#define GPIOB_APB_GPIOIM_R_IME0_EN      (0x00000001)
#define GPIOB_APB_GPIOIM_R_IME1_EN      (0x00000002)
#define GPIOB_APB_GPIOIM_R_IME2_EN      (0x00000004)
#define GPIOB_APB_GPIOIM_R_IME3_EN      (0x00000008)
#define GPIOB_APB_GPIOIM_R_IME4_EN      (0x00000010)
#define GPIOB_APB_GPIOIM_R_IME5_EN      (0x00000020)
#define GPIOB_APB_GPIOIM_R_IME6_EN      (0x00000040)
#define GPIOB_APB_GPIOIM_R_IME7_EN      (0x00000080)

#define GPIOB_APB_GPIOIM_IME_MASK       (0x00000001)
#define GPIOB_APB_GPIOIM_IME0_DIS       (0x00000000)
#define GPIOB_APB_GPIOIM_IME1_DIS       (0x00000000)
#define GPIOB_APB_GPIOIM_IME2_DIS       (0x00000000)
#define GPIOB_APB_GPIOIM_IME3_DIS       (0x00000000)
#define GPIOB_APB_GPIOIM_IME4_DIS       (0x00000000)
#define GPIOB_APB_GPIOIM_IME5_DIS       (0x00000000)
#define GPIOB_APB_GPIOIM_IME6_DIS       (0x00000000)
#define GPIOB_APB_GPIOIM_IME7_DIS       (0x00000000)
#define GPIOB_APB_GPIOIM_IME0_EN        (0x00000001)
#define GPIOB_APB_GPIOIM_IME1_EN        (0x00000001)
#define GPIOB_APB_GPIOIM_IME2_EN        (0x00000001)
#define GPIOB_APB_GPIOIM_IME3_EN        (0x00000001)
#define GPIOB_APB_GPIOIM_IME4_EN        (0x00000001)
#define GPIOB_APB_GPIOIM_IME5_EN        (0x00000001)
#define GPIOB_APB_GPIOIM_IME6_EN        (0x00000001)
#define GPIOB_APB_GPIOIM_IME7_EN        (0x00000001)
//--------

//--------
#define GPIOB_AHB_GPIOIM_R_IME_MASK     (0x000000FF)
#define GPIOB_AHB_GPIOIM_R_IME_BIT      (0)
#define GPIOB_AHB_GPIOIM_R_IME0_DIS     (0x00000000)
#define GPIOB_AHB_GPIOIM_R_IME1_DIS     (0x00000000)
#define GPIOB_AHB_GPIOIM_R_IME2_DIS     (0x00000000)
#define GPIOB_AHB_GPIOIM_R_IME3_DIS     (0x00000000)
#define GPIOB_AHB_GPIOIM_R_IME4_DIS     (0x00000000)
#define GPIOB_AHB_GPIOIM_R_IME5_DIS     (0x00000000)
#define GPIOB_AHB_GPIOIM_R_IME6_DIS     (0x00000000)
#define GPIOB_AHB_GPIOIM_R_IME7_DIS     (0x00000000)
#define GPIOB_AHB_GPIOIM_R_IME0_EN      (0x00000001)
#define GPIOB_AHB_GPIOIM_R_IME1_EN      (0x00000002)
#define GPIOB_AHB_GPIOIM_R_IME2_EN      (0x00000004)
#define GPIOB_AHB_GPIOIM_R_IME3_EN      (0x00000008)
#define GPIOB_AHB_GPIOIM_R_IME4_EN      (0x00000010)
#define GPIOB_AHB_GPIOIM_R_IME5_EN      (0x00000020)
#define GPIOB_AHB_GPIOIM_R_IME6_EN      (0x00000040)
#define GPIOB_AHB_GPIOIM_R_IME7_EN      (0x00000080)

#define GPIOB_AHB_GPIOIM_IME_MASK       (0x00000001)
#define GPIOB_AHB_GPIOIM_IME0_DIS       (0x00000000)
#define GPIOB_AHB_GPIOIM_IME1_DIS       (0x00000000)
#define GPIOB_AHB_GPIOIM_IME2_DIS       (0x00000000)
#define GPIOB_AHB_GPIOIM_IME3_DIS       (0x00000000)
#define GPIOB_AHB_GPIOIM_IME4_DIS       (0x00000000)
#define GPIOB_AHB_GPIOIM_IME5_DIS       (0x00000000)
#define GPIOB_AHB_GPIOIM_IME6_DIS       (0x00000000)
#define GPIOB_AHB_GPIOIM_IME7_DIS       (0x00000000)
#define GPIOB_AHB_GPIOIM_IME0_EN        (0x00000001)
#define GPIOB_AHB_GPIOIM_IME1_EN        (0x00000001)
#define GPIOB_AHB_GPIOIM_IME2_EN        (0x00000001)
#define GPIOB_AHB_GPIOIM_IME3_EN        (0x00000001)
#define GPIOB_AHB_GPIOIM_IME4_EN        (0x00000001)
#define GPIOB_AHB_GPIOIM_IME5_EN        (0x00000001)
#define GPIOB_AHB_GPIOIM_IME6_EN        (0x00000001)
#define GPIOB_AHB_GPIOIM_IME7_EN        (0x00000001)
//--------

#define GPIOB_AHB_GPIOIM_IME0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIOIM_OFFSET)*32)+(0*4))))
#define GPIOB_AHB_GPIOIM_IME1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIOIM_OFFSET)*32)+(1*4))))
#define GPIOB_AHB_GPIOIM_IME2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIOIM_OFFSET)*32)+(2*4))))
#define GPIOB_AHB_GPIOIM_IME3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIOIM_OFFSET)*32)+(3*4))))
#define GPIOB_AHB_GPIOIM_IME4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIOIM_OFFSET)*32)+(4*4))))
#define GPIOB_AHB_GPIOIM_IME5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIOIM_OFFSET)*32)+(5*4))))
#define GPIOB_AHB_GPIOIM_IME6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIOIM_OFFSET)*32)+(6*4))))
#define GPIOB_AHB_GPIOIM_IME7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIOIM_OFFSET)*32)+(7*4))))

#define GPIOB_APB_GPIOIM_IME0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIOIM_OFFSET)*32)+(0*4))))
#define GPIOB_APB_GPIOIM_IME1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIOIM_OFFSET)*32)+(1*4))))
#define GPIOB_APB_GPIOIM_IME2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIOIM_OFFSET)*32)+(2*4))))
#define GPIOB_APB_GPIOIM_IME3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIOIM_OFFSET)*32)+(3*4))))
#define GPIOB_APB_GPIOIM_IME4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIOIM_OFFSET)*32)+(4*4))))
#define GPIOB_APB_GPIOIM_IME5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIOIM_OFFSET)*32)+(5*4))))
#define GPIOB_APB_GPIOIM_IME6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIOIM_OFFSET)*32)+(6*4))))
#define GPIOB_APB_GPIOIM_IME7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIOIM_OFFSET)*32)+(7*4))))

////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 1.7 GPIORIS ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOB_APB_GPIORIS            (((GPIORIS_TypeDef*)(GPIOB_APB_BASE+GPIO_APB_GPIORIS_OFFSET )))
#define GPIOB_APB_GPIORIS_R          (*((volatile uint32_t *)(GPIOB_APB_BASE+GPIO_APB_GPIORIS_OFFSET )))

#define GPIOB_AHB_GPIORIS            (((GPIORIS_TypeDef*)(GPIOB_AHB_BASE+GPIO_AHB_GPIORIS_OFFSET )))
#define GPIOB_AHB_GPIORIS_R          (*((volatile uint32_t *)(GPIOB_AHB_BASE+GPIO_AHB_GPIORIS_OFFSET )))


//--------
#define GPIOB_APB_GPIORIS_R_RIS_MASK       (0x000000FF)
#define GPIOB_APB_GPIORIS_R_RIS_BIT        (0)
#define GPIOB_APB_GPIORIS_R_RIS0_NOACTIVE  (0x00000000)
#define GPIOB_APB_GPIORIS_R_RIS1_NOACTIVE  (0x00000000)
#define GPIOB_APB_GPIORIS_R_RIS2_NOACTIVE  (0x00000000)
#define GPIOB_APB_GPIORIS_R_RIS3_NOACTIVE  (0x00000000)
#define GPIOB_APB_GPIORIS_R_RIS4_NOACTIVE  (0x00000000)
#define GPIOB_APB_GPIORIS_R_RIS5_NOACTIVE  (0x00000000)
#define GPIOB_APB_GPIORIS_R_RIS6_NOACTIVE  (0x00000000)
#define GPIOB_APB_GPIORIS_R_RIS7_NOACTIVE  (0x00000000)
#define GPIOB_APB_GPIORIS_R_RIS0_ACTIVE    (0x00000001)
#define GPIOB_APB_GPIORIS_R_RIS1_ACTIVE    (0x00000002)
#define GPIOB_APB_GPIORIS_R_RIS2_ACTIVE    (0x00000004)
#define GPIOB_APB_GPIORIS_R_RIS3_ACTIVE    (0x00000008)
#define GPIOB_APB_GPIORIS_R_RIS4_ACTIVE    (0x00000010)
#define GPIOB_APB_GPIORIS_R_RIS5_ACTIVE    (0x00000020)
#define GPIOB_APB_GPIORIS_R_RIS6_ACTIVE    (0x00000040)
#define GPIOB_APB_GPIORIS_R_RIS7_ACTIVE    (0x00000080)

#define GPIOB_APB_GPIORIS_RIS_MASK         (0x00000001)
#define GPIOB_APB_GPIORIS_RIS0_NOACTIVE    (0x00000000)
#define GPIOB_APB_GPIORIS_RIS1_NOACTIVE    (0x00000000)
#define GPIOB_APB_GPIORIS_RIS2_NOACTIVE    (0x00000000)
#define GPIOB_APB_GPIORIS_RIS3_NOACTIVE    (0x00000000)
#define GPIOB_APB_GPIORIS_RIS4_NOACTIVE    (0x00000000)
#define GPIOB_APB_GPIORIS_RIS5_NOACTIVE    (0x00000000)
#define GPIOB_APB_GPIORIS_RIS6_NOACTIVE    (0x00000000)
#define GPIOB_APB_GPIORIS_RIS7_NOACTIVE    (0x00000000)
#define GPIOB_APB_GPIORIS_RIS0_ACTIVE      (0x00000001)
#define GPIOB_APB_GPIORIS_RIS1_ACTIVE      (0x00000001)
#define GPIOB_APB_GPIORIS_RIS2_ACTIVE      (0x00000001)
#define GPIOB_APB_GPIORIS_RIS3_ACTIVE      (0x00000001)
#define GPIOB_APB_GPIORIS_RIS4_ACTIVE      (0x00000001)
#define GPIOB_APB_GPIORIS_RIS5_ACTIVE      (0x00000001)
#define GPIOB_APB_GPIORIS_RIS6_ACTIVE      (0x00000001)
#define GPIOB_APB_GPIORIS_RIS7_ACTIVE      (0x00000001)
//--------

//--------
#define GPIOB_AHB_GPIORIS_R_RIS_MASK       (0x000000FF)
#define GPIOB_AHB_GPIORIS_R_RIS_BIT        (0)
#define GPIOB_AHB_GPIORIS_R_RIS0_NOACTIVE  (0x00000000)
#define GPIOB_AHB_GPIORIS_R_RIS1_NOACTIVE  (0x00000000)
#define GPIOB_AHB_GPIORIS_R_RIS2_NOACTIVE  (0x00000000)
#define GPIOB_AHB_GPIORIS_R_RIS3_NOACTIVE  (0x00000000)
#define GPIOB_AHB_GPIORIS_R_RIS4_NOACTIVE  (0x00000000)
#define GPIOB_AHB_GPIORIS_R_RIS5_NOACTIVE  (0x00000000)
#define GPIOB_AHB_GPIORIS_R_RIS6_NOACTIVE  (0x00000000)
#define GPIOB_AHB_GPIORIS_R_RIS7_NOACTIVE  (0x00000000)
#define GPIOB_AHB_GPIORIS_R_RIS0_ACTIVE    (0x00000001)
#define GPIOB_AHB_GPIORIS_R_RIS1_ACTIVE    (0x00000002)
#define GPIOB_AHB_GPIORIS_R_RIS2_ACTIVE    (0x00000004)
#define GPIOB_AHB_GPIORIS_R_RIS3_ACTIVE    (0x00000008)
#define GPIOB_AHB_GPIORIS_R_RIS4_ACTIVE    (0x00000010)
#define GPIOB_AHB_GPIORIS_R_RIS5_ACTIVE    (0x00000020)
#define GPIOB_AHB_GPIORIS_R_RIS6_ACTIVE    (0x00000040)
#define GPIOB_AHB_GPIORIS_R_RIS7_ACTIVE    (0x00000080)

#define GPIOB_AHB_GPIORIS_RIS_MASK         (0x00000001)
#define GPIOB_AHB_GPIORIS_RIS0_NOACTIVE    (0x00000000)
#define GPIOB_AHB_GPIORIS_RIS1_NOACTIVE    (0x00000000)
#define GPIOB_AHB_GPIORIS_RIS2_NOACTIVE    (0x00000000)
#define GPIOB_AHB_GPIORIS_RIS3_NOACTIVE    (0x00000000)
#define GPIOB_AHB_GPIORIS_RIS4_NOACTIVE    (0x00000000)
#define GPIOB_AHB_GPIORIS_RIS5_NOACTIVE    (0x00000000)
#define GPIOB_AHB_GPIORIS_RIS6_NOACTIVE    (0x00000000)
#define GPIOB_AHB_GPIORIS_RIS7_NOACTIVE    (0x00000000)
#define GPIOB_AHB_GPIORIS_RIS0_ACTIVE      (0x00000001)
#define GPIOB_AHB_GPIORIS_RIS1_ACTIVE      (0x00000001)
#define GPIOB_AHB_GPIORIS_RIS2_ACTIVE      (0x00000001)
#define GPIOB_AHB_GPIORIS_RIS3_ACTIVE      (0x00000001)
#define GPIOB_AHB_GPIORIS_RIS4_ACTIVE      (0x00000001)
#define GPIOB_AHB_GPIORIS_RIS5_ACTIVE      (0x00000001)
#define GPIOB_AHB_GPIORIS_RIS6_ACTIVE      (0x00000001)
#define GPIOB_AHB_GPIORIS_RIS7_ACTIVE      (0x00000001)
//--------

#define GPIOB_AHB_GPIORIS_RIS0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIORIS_OFFSET)*32)+(0*4))))
#define GPIOB_AHB_GPIORIS_RIS1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIORIS_OFFSET)*32)+(1*4))))
#define GPIOB_AHB_GPIORIS_RIS2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIORIS_OFFSET)*32)+(2*4))))
#define GPIOB_AHB_GPIORIS_RIS3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIORIS_OFFSET)*32)+(3*4))))
#define GPIOB_AHB_GPIORIS_RIS4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIORIS_OFFSET)*32)+(4*4))))
#define GPIOB_AHB_GPIORIS_RIS5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIORIS_OFFSET)*32)+(5*4))))
#define GPIOB_AHB_GPIORIS_RIS6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIORIS_OFFSET)*32)+(6*4))))
#define GPIOB_AHB_GPIORIS_RIS7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIORIS_OFFSET)*32)+(7*4))))

#define GPIOB_APB_GPIORIS_RIS0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIORIS_OFFSET)*32)+(0*4))))
#define GPIOB_APB_GPIORIS_RIS1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIORIS_OFFSET)*32)+(1*4))))
#define GPIOB_APB_GPIORIS_RIS2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIORIS_OFFSET)*32)+(2*4))))
#define GPIOB_APB_GPIORIS_RIS3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIORIS_OFFSET)*32)+(3*4))))
#define GPIOB_APB_GPIORIS_RIS4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIORIS_OFFSET)*32)+(4*4))))
#define GPIOB_APB_GPIORIS_RIS5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIORIS_OFFSET)*32)+(5*4))))
#define GPIOB_APB_GPIORIS_RIS6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIORIS_OFFSET)*32)+(6*4))))
#define GPIOB_APB_GPIORIS_RIS7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIORIS_OFFSET)*32)+(7*4))))

////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 1.8 GPIOMIS ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOB_APB_GPIOMIS            (((GPIOMIS_TypeDef*)(GPIOB_APB_BASE+GPIO_APB_GPIOMIS_OFFSET )))
#define GPIOB_APB_GPIOMIS_R          (*((volatile uint32_t *)(GPIOB_APB_BASE+GPIO_APB_GPIOMIS_OFFSET )))

#define GPIOB_AHB_GPIOMIS            (((GPIOMIS_TypeDef*)(GPIOB_AHB_BASE+GPIO_AHB_GPIOMIS_OFFSET )))
#define GPIOB_AHB_GPIOMIS_R          (*((volatile uint32_t *)(GPIOB_AHB_BASE+GPIO_AHB_GPIOMIS_OFFSET )))


//--------
#define GPIOB_APB_GPIOMIS_R_MIS_MASK        (0x000000FF)
#define GPIOB_APB_GPIOMIS_R_MIS_BIT         (0)
#define GPIOB_APB_GPIOMIS_R_MIS0_NOOCCUR    (0x00000000)
#define GPIOB_APB_GPIOMIS_R_MIS1_NOOCCUR    (0x00000000)
#define GPIOB_APB_GPIOMIS_R_MIS2_NOOCCUR    (0x00000000)
#define GPIOB_APB_GPIOMIS_R_MIS3_NOOCCUR    (0x00000000)
#define GPIOB_APB_GPIOMIS_R_MIS4_NOOCCUR    (0x00000000)
#define GPIOB_APB_GPIOMIS_R_MIS5_NOOCCUR    (0x00000000)
#define GPIOB_APB_GPIOMIS_R_MIS6_NOOCCUR    (0x00000000)
#define GPIOB_APB_GPIOMIS_R_MIS7_NOOCCUR    (0x00000000)
#define GPIOB_APB_GPIOMIS_R_MIS0_OCCUR      (0x00000001)
#define GPIOB_APB_GPIOMIS_R_MIS1_OCCUR      (0x00000002)
#define GPIOB_APB_GPIOMIS_R_MIS2_OCCUR      (0x00000004)
#define GPIOB_APB_GPIOMIS_R_MIS3_OCCUR      (0x00000008)
#define GPIOB_APB_GPIOMIS_R_MIS4_OCCUR      (0x00000010)
#define GPIOB_APB_GPIOMIS_R_MIS5_OCCUR      (0x00000020)
#define GPIOB_APB_GPIOMIS_R_MIS6_OCCUR      (0x00000040)
#define GPIOB_APB_GPIOMIS_R_MIS7_OCCUR      (0x00000080)

#define GPIOB_APB_GPIOMIS_MIS_MASK          (0x00000001)
#define GPIOB_APB_GPIOMIS_MIS0_NOOCCUR      (0x00000000)
#define GPIOB_APB_GPIOMIS_MIS1_NOOCCUR      (0x00000000)
#define GPIOB_APB_GPIOMIS_MIS2_NOOCCUR      (0x00000000)
#define GPIOB_APB_GPIOMIS_MIS3_NOOCCUR      (0x00000000)
#define GPIOB_APB_GPIOMIS_MIS4_NOOCCUR      (0x00000000)
#define GPIOB_APB_GPIOMIS_MIS5_NOOCCUR      (0x00000000)
#define GPIOB_APB_GPIOMIS_MIS6_NOOCCUR      (0x00000000)
#define GPIOB_APB_GPIOMIS_MIS7_NOOCCUR      (0x00000000)
#define GPIOB_APB_GPIOMIS_MIS0_OCCUR        (0x00000001)
#define GPIOB_APB_GPIOMIS_MIS1_OCCUR        (0x00000001)
#define GPIOB_APB_GPIOMIS_MIS2_OCCUR        (0x00000001)
#define GPIOB_APB_GPIOMIS_MIS3_OCCUR        (0x00000001)
#define GPIOB_APB_GPIOMIS_MIS4_OCCUR        (0x00000001)
#define GPIOB_APB_GPIOMIS_MIS5_OCCUR        (0x00000001)
#define GPIOB_APB_GPIOMIS_MIS6_OCCUR        (0x00000001)
#define GPIOB_APB_GPIOMIS_MIS7_OCCUR        (0x00000001)
//--------

//--------
#define GPIOB_AHB_GPIOMIS_R_MIS_MASK        (0x000000FF)
#define GPIOB_AHB_GPIOMIS_R_MIS_BIT         (0)
#define GPIOB_AHB_GPIOMIS_R_MIS0_NOOCCUR    (0x00000000)
#define GPIOB_AHB_GPIOMIS_R_MIS1_NOOCCUR    (0x00000000)
#define GPIOB_AHB_GPIOMIS_R_MIS2_NOOCCUR    (0x00000000)
#define GPIOB_AHB_GPIOMIS_R_MIS3_NOOCCUR    (0x00000000)
#define GPIOB_AHB_GPIOMIS_R_MIS4_NOOCCUR    (0x00000000)
#define GPIOB_AHB_GPIOMIS_R_MIS5_NOOCCUR    (0x00000000)
#define GPIOB_AHB_GPIOMIS_R_MIS6_NOOCCUR    (0x00000000)
#define GPIOB_AHB_GPIOMIS_R_MIS7_NOOCCUR    (0x00000000)
#define GPIOB_AHB_GPIOMIS_R_MIS0_OCCUR      (0x00000001)
#define GPIOB_AHB_GPIOMIS_R_MIS1_OCCUR      (0x00000002)
#define GPIOB_AHB_GPIOMIS_R_MIS2_OCCUR      (0x00000004)
#define GPIOB_AHB_GPIOMIS_R_MIS3_OCCUR      (0x00000008)
#define GPIOB_AHB_GPIOMIS_R_MIS4_OCCUR      (0x00000010)
#define GPIOB_AHB_GPIOMIS_R_MIS5_OCCUR      (0x00000020)
#define GPIOB_AHB_GPIOMIS_R_MIS6_OCCUR      (0x00000040)
#define GPIOB_AHB_GPIOMIS_R_MIS7_OCCUR      (0x00000080)

#define GPIOB_AHB_GPIOMIS_MIS_MASK          (0x00000001)
#define GPIOB_AHB_GPIOMIS_MIS0_NOOCCUR      (0x00000000)
#define GPIOB_AHB_GPIOMIS_MIS1_NOOCCUR      (0x00000000)
#define GPIOB_AHB_GPIOMIS_MIS2_NOOCCUR      (0x00000000)
#define GPIOB_AHB_GPIOMIS_MIS3_NOOCCUR      (0x00000000)
#define GPIOB_AHB_GPIOMIS_MIS4_NOOCCUR      (0x00000000)
#define GPIOB_AHB_GPIOMIS_MIS5_NOOCCUR      (0x00000000)
#define GPIOB_AHB_GPIOMIS_MIS6_NOOCCUR      (0x00000000)
#define GPIOB_AHB_GPIOMIS_MIS7_NOOCCUR      (0x00000000)
#define GPIOB_AHB_GPIOMIS_MIS0_OCCUR        (0x00000001)
#define GPIOB_AHB_GPIOMIS_MIS1_OCCUR        (0x00000001)
#define GPIOB_AHB_GPIOMIS_MIS2_OCCUR        (0x00000001)
#define GPIOB_AHB_GPIOMIS_MIS3_OCCUR        (0x00000001)
#define GPIOB_AHB_GPIOMIS_MIS4_OCCUR        (0x00000001)
#define GPIOB_AHB_GPIOMIS_MIS5_OCCUR        (0x00000001)
#define GPIOB_AHB_GPIOMIS_MIS6_OCCUR        (0x00000001)
#define GPIOB_AHB_GPIOMIS_MIS7_OCCUR        (0x00000001)
//--------

#define GPIOB_AHB_GPIOMIS_MIS0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIOMIS_OFFSET)*32)+(0*4))))
#define GPIOB_AHB_GPIOMIS_MIS1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIOMIS_OFFSET)*32)+(1*4))))
#define GPIOB_AHB_GPIOMIS_MIS2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIOMIS_OFFSET)*32)+(2*4))))
#define GPIOB_AHB_GPIOMIS_MIS3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIOMIS_OFFSET)*32)+(3*4))))
#define GPIOB_AHB_GPIOMIS_MIS4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIOMIS_OFFSET)*32)+(4*4))))
#define GPIOB_AHB_GPIOMIS_MIS5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIOMIS_OFFSET)*32)+(5*4))))
#define GPIOB_AHB_GPIOMIS_MIS6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIOMIS_OFFSET)*32)+(6*4))))
#define GPIOB_AHB_GPIOMIS_MIS7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIOMIS_OFFSET)*32)+(7*4))))

#define GPIOB_APB_GPIOMIS_MIS0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIOMIS_OFFSET)*32)+(0*4))))
#define GPIOB_APB_GPIOMIS_MIS1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIOMIS_OFFSET)*32)+(1*4))))
#define GPIOB_APB_GPIOMIS_MIS2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIOMIS_OFFSET)*32)+(2*4))))
#define GPIOB_APB_GPIOMIS_MIS3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIOMIS_OFFSET)*32)+(3*4))))
#define GPIOB_APB_GPIOMIS_MIS4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIOMIS_OFFSET)*32)+(4*4))))
#define GPIOB_APB_GPIOMIS_MIS5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIOMIS_OFFSET)*32)+(5*4))))
#define GPIOB_APB_GPIOMIS_MIS6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIOMIS_OFFSET)*32)+(6*4))))
#define GPIOB_APB_GPIOMIS_MIS7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIOMIS_OFFSET)*32)+(7*4))))


////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 1.9 GPIOICR ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOB_APB_GPIOICR            (((GPIOICR_TypeDef*)(GPIOB_APB_BASE+GPIO_APB_GPIOICR_OFFSET )))
#define GPIOB_APB_GPIOICR_R          (*((volatile uint32_t *)(GPIOB_APB_BASE+GPIO_APB_GPIOICR_OFFSET )))

#define GPIOB_AHB_GPIOICR            (((GPIOICR_TypeDef*)(GPIOB_AHB_BASE+GPIO_AHB_GPIOICR_OFFSET )))
#define GPIOB_AHB_GPIOICR_R          (*((volatile uint32_t *)(GPIOB_AHB_BASE+GPIO_AHB_GPIOICR_OFFSET )))


//--------
#define GPIOB_APB_GPIOICR_R_IC_MASK     (0x000000FF)
#define GPIOB_APB_GPIOICR_R_IC_BIT      (0)
#define GPIOB_APB_GPIOICR_R_IC0_CLEAR   (0x00000001)
#define GPIOB_APB_GPIOICR_R_IC1_CLEAR   (0x00000002)
#define GPIOB_APB_GPIOICR_R_IC2_CLEAR   (0x00000004)
#define GPIOB_APB_GPIOICR_R_IC3_CLEAR   (0x00000008)
#define GPIOB_APB_GPIOICR_R_IC4_CLEAR   (0x00000010)
#define GPIOB_APB_GPIOICR_R_IC5_CLEAR   (0x00000020)
#define GPIOB_APB_GPIOICR_R_IC6_CLEAR   (0x00000040)
#define GPIOB_APB_GPIOICR_R_IC7_CLEAR   (0x00000080)

#define GPIOB_APB_GPIOICR_IC_MASK       (0x00000001)
#define GPIOB_APB_GPIOICR_IC0_CLEAR     (0x00000001)
#define GPIOB_APB_GPIOICR_IC1_CLEAR     (0x00000001)
#define GPIOB_APB_GPIOICR_IC2_CLEAR     (0x00000001)
#define GPIOB_APB_GPIOICR_IC3_CLEAR     (0x00000001)
#define GPIOB_APB_GPIOICR_IC4_CLEAR     (0x00000001)
#define GPIOB_APB_GPIOICR_IC5_CLEAR     (0x00000001)
#define GPIOB_APB_GPIOICR_IC6_CLEAR     (0x00000001)
#define GPIOB_APB_GPIOICR_IC7_CLEAR     (0x00000001)
//--------

//--------
#define GPIOB_AHB_GPIOICR_R_IC_MASK     (0x000000FF)
#define GPIOB_AHB_GPIOICR_R_IC_BIT      (0)
#define GPIOB_AHB_GPIOICR_R_IC0_CLEAR   (0x00000001)
#define GPIOB_AHB_GPIOICR_R_IC1_CLEAR   (0x00000002)
#define GPIOB_AHB_GPIOICR_R_IC2_CLEAR   (0x00000004)
#define GPIOB_AHB_GPIOICR_R_IC3_CLEAR   (0x00000008)
#define GPIOB_AHB_GPIOICR_R_IC4_CLEAR   (0x00000010)
#define GPIOB_AHB_GPIOICR_R_IC5_CLEAR   (0x00000020)
#define GPIOB_AHB_GPIOICR_R_IC6_CLEAR   (0x00000040)
#define GPIOB_AHB_GPIOICR_R_IC7_CLEAR   (0x00000080)

#define GPIOB_AHB_GPIOICR_IC_MASK       (0x00000001)
#define GPIOB_AHB_GPIOICR_IC0_CLEAR     (0x00000001)
#define GPIOB_AHB_GPIOICR_IC1_CLEAR     (0x00000001)
#define GPIOB_AHB_GPIOICR_IC2_CLEAR     (0x00000001)
#define GPIOB_AHB_GPIOICR_IC3_CLEAR     (0x00000001)
#define GPIOB_AHB_GPIOICR_IC4_CLEAR     (0x00000001)
#define GPIOB_AHB_GPIOICR_IC5_CLEAR     (0x00000001)
#define GPIOB_AHB_GPIOICR_IC6_CLEAR     (0x00000001)
#define GPIOB_AHB_GPIOICR_IC7_CLEAR     (0x00000001)
//--------

#define GPIOB_AHB_GPIOICR_IC0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIOICR_OFFSET)*32)+(0*4))))
#define GPIOB_AHB_GPIOICR_IC1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIOICR_OFFSET)*32)+(1*4))))
#define GPIOB_AHB_GPIOICR_IC2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIOICR_OFFSET)*32)+(2*4))))
#define GPIOB_AHB_GPIOICR_IC3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIOICR_OFFSET)*32)+(3*4))))
#define GPIOB_AHB_GPIOICR_IC4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIOICR_OFFSET)*32)+(4*4))))
#define GPIOB_AHB_GPIOICR_IC5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIOICR_OFFSET)*32)+(5*4))))
#define GPIOB_AHB_GPIOICR_IC6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIOICR_OFFSET)*32)+(6*4))))
#define GPIOB_AHB_GPIOICR_IC7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIOICR_OFFSET)*32)+(7*4))))

#define GPIOB_APB_GPIOICR_IC0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIOICR_OFFSET)*32)+(0*4))))
#define GPIOB_APB_GPIOICR_IC1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIOICR_OFFSET)*32)+(1*4))))
#define GPIOB_APB_GPIOICR_IC2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIOICR_OFFSET)*32)+(2*4))))
#define GPIOB_APB_GPIOICR_IC3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIOICR_OFFSET)*32)+(3*4))))
#define GPIOB_APB_GPIOICR_IC4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIOICR_OFFSET)*32)+(4*4))))
#define GPIOB_APB_GPIOICR_IC5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIOICR_OFFSET)*32)+(5*4))))
#define GPIOB_APB_GPIOICR_IC6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIOICR_OFFSET)*32)+(6*4))))
#define GPIOB_APB_GPIOICR_IC7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIOICR_OFFSET)*32)+(7*4))))


////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 1.10 GPIOAFSEL ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOB_APB_GPIOAFSEL            (((GPIOAFSEL_TypeDef*)(GPIOB_APB_BASE+GPIO_APB_GPIOAFSEL_OFFSET )))
#define GPIOB_APB_GPIOAFSEL_R          (*((volatile uint32_t *)(GPIOB_APB_BASE+GPIO_APB_GPIOAFSEL_OFFSET )))

#define GPIOB_AHB_GPIOAFSEL            (((GPIOAFSEL_TypeDef*)(GPIOB_AHB_BASE+GPIO_AHB_GPIOAFSEL_OFFSET )))
#define GPIOB_AHB_GPIOAFSEL_R          (*((volatile uint32_t *)(GPIOB_AHB_BASE+GPIO_AHB_GPIOAFSEL_OFFSET )))


//--------
#define GPIOB_APB_GPIOAFSEL_R_AFSEL_MASK    (0x000000FF)
#define GPIOB_APB_GPIOAFSEL_R_AFSEL_BIT     (0)
#define GPIOB_APB_GPIOAFSEL_R_AFSEL0_GPIO   (0x00000000)
#define GPIOB_APB_GPIOAFSEL_R_AFSEL1_GPIO   (0x00000000)
#define GPIOB_APB_GPIOAFSEL_R_AFSEL2_GPIO   (0x00000000)
#define GPIOB_APB_GPIOAFSEL_R_AFSEL3_GPIO   (0x00000000)
#define GPIOB_APB_GPIOAFSEL_R_AFSEL4_GPIO   (0x00000000)
#define GPIOB_APB_GPIOAFSEL_R_AFSEL5_GPIO   (0x00000000)
#define GPIOB_APB_GPIOAFSEL_R_AFSEL6_GPIO   (0x00000000)
#define GPIOB_APB_GPIOAFSEL_R_AFSEL7_GPIO   (0x00000000)
#define GPIOB_APB_GPIOAFSEL_R_AFSEL0_ALT    (0x00000001)
#define GPIOB_APB_GPIOAFSEL_R_AFSEL1_ALT    (0x00000002)
#define GPIOB_APB_GPIOAFSEL_R_AFSEL2_ALT    (0x00000004)
#define GPIOB_APB_GPIOAFSEL_R_AFSEL3_ALT    (0x00000008)
#define GPIOB_APB_GPIOAFSEL_R_AFSEL4_ALT    (0x00000010)
#define GPIOB_APB_GPIOAFSEL_R_AFSEL5_ALT    (0x00000020)
#define GPIOB_APB_GPIOAFSEL_R_AFSEL6_ALT    (0x00000040)
#define GPIOB_APB_GPIOAFSEL_R_AFSEL7_ALT    (0x00000080)

#define GPIOB_APB_GPIOAFSEL_AFSEL_MASK      (0x00000001)
#define GPIOB_APB_GPIOAFSEL_AFSEL0_GPIO     (0x00000000)
#define GPIOB_APB_GPIOAFSEL_AFSEL1_GPIO     (0x00000000)
#define GPIOB_APB_GPIOAFSEL_AFSEL2_GPIO     (0x00000000)
#define GPIOB_APB_GPIOAFSEL_AFSEL3_GPIO     (0x00000000)
#define GPIOB_APB_GPIOAFSEL_AFSEL4_GPIO     (0x00000000)
#define GPIOB_APB_GPIOAFSEL_AFSEL5_GPIO     (0x00000000)
#define GPIOB_APB_GPIOAFSEL_AFSEL6_GPIO     (0x00000000)
#define GPIOB_APB_GPIOAFSEL_AFSEL7_GPIO     (0x00000000)
#define GPIOB_APB_GPIOAFSEL_AFSEL0_ALT      (0x00000001)
#define GPIOB_APB_GPIOAFSEL_AFSEL1_ALT      (0x00000001)
#define GPIOB_APB_GPIOAFSEL_AFSEL2_ALT      (0x00000001)
#define GPIOB_APB_GPIOAFSEL_AFSEL3_ALT      (0x00000001)
#define GPIOB_APB_GPIOAFSEL_AFSEL4_ALT      (0x00000001)
#define GPIOB_APB_GPIOAFSEL_AFSEL5_ALT      (0x00000001)
#define GPIOB_APB_GPIOAFSEL_AFSEL6_ALT      (0x00000001)
#define GPIOB_APB_GPIOAFSEL_AFSEL7_ALT      (0x00000001)
//--------

//--------
#define GPIOB_AHB_GPIOAFSEL_R_AFSEL_MASK    (0x000000FF)
#define GPIOB_AHB_GPIOAFSEL_R_AFSEL_BIT     (0)
#define GPIOB_AHB_GPIOAFSEL_R_AFSEL0_GPIO   (0x00000000)
#define GPIOB_AHB_GPIOAFSEL_R_AFSEL1_GPIO   (0x00000000)
#define GPIOB_AHB_GPIOAFSEL_R_AFSEL2_GPIO   (0x00000000)
#define GPIOB_AHB_GPIOAFSEL_R_AFSEL3_GPIO   (0x00000000)
#define GPIOB_AHB_GPIOAFSEL_R_AFSEL4_GPIO   (0x00000000)
#define GPIOB_AHB_GPIOAFSEL_R_AFSEL5_GPIO   (0x00000000)
#define GPIOB_AHB_GPIOAFSEL_R_AFSEL6_GPIO   (0x00000000)
#define GPIOB_AHB_GPIOAFSEL_R_AFSEL7_GPIO   (0x00000000)
#define GPIOB_AHB_GPIOAFSEL_R_AFSEL0_ALT    (0x00000001)
#define GPIOB_AHB_GPIOAFSEL_R_AFSEL1_ALT    (0x00000002)
#define GPIOB_AHB_GPIOAFSEL_R_AFSEL2_ALT    (0x00000004)
#define GPIOB_AHB_GPIOAFSEL_R_AFSEL3_ALT    (0x00000008)
#define GPIOB_AHB_GPIOAFSEL_R_AFSEL4_ALT    (0x00000010)
#define GPIOB_AHB_GPIOAFSEL_R_AFSEL5_ALT    (0x00000020)
#define GPIOB_AHB_GPIOAFSEL_R_AFSEL6_ALT    (0x00000040)
#define GPIOB_AHB_GPIOAFSEL_R_AFSEL7_ALT    (0x00000080)

#define GPIOB_AHB_GPIOAFSEL_AFSEL_MASK      (0x00000001)
#define GPIOB_AHB_GPIOAFSEL_AFSEL0_GPIO     (0x00000000)
#define GPIOB_AHB_GPIOAFSEL_AFSEL1_GPIO     (0x00000000)
#define GPIOB_AHB_GPIOAFSEL_AFSEL2_GPIO     (0x00000000)
#define GPIOB_AHB_GPIOAFSEL_AFSEL3_GPIO     (0x00000000)
#define GPIOB_AHB_GPIOAFSEL_AFSEL4_GPIO     (0x00000000)
#define GPIOB_AHB_GPIOAFSEL_AFSEL5_GPIO     (0x00000000)
#define GPIOB_AHB_GPIOAFSEL_AFSEL6_GPIO     (0x00000000)
#define GPIOB_AHB_GPIOAFSEL_AFSEL7_GPIO     (0x00000000)
#define GPIOB_AHB_GPIOAFSEL_AFSEL0_ALT      (0x00000001)
#define GPIOB_AHB_GPIOAFSEL_AFSEL1_ALT      (0x00000001)
#define GPIOB_AHB_GPIOAFSEL_AFSEL2_ALT      (0x00000001)
#define GPIOB_AHB_GPIOAFSEL_AFSEL3_ALT      (0x00000001)
#define GPIOB_AHB_GPIOAFSEL_AFSEL4_ALT      (0x00000001)
#define GPIOB_AHB_GPIOAFSEL_AFSEL5_ALT      (0x00000001)
#define GPIOB_AHB_GPIOAFSEL_AFSEL6_ALT      (0x00000001)
#define GPIOB_AHB_GPIOAFSEL_AFSEL7_ALT      (0x00000001)
//--------

#define GPIOB_AHB_GPIOAFSEL_AFSEL0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIOAFSEL_OFFSET)*32)+(0*4))))
#define GPIOB_AHB_GPIOAFSEL_AFSEL1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIOAFSEL_OFFSET)*32)+(1*4))))
#define GPIOB_AHB_GPIOAFSEL_AFSEL2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIOAFSEL_OFFSET)*32)+(2*4))))
#define GPIOB_AHB_GPIOAFSEL_AFSEL3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIOAFSEL_OFFSET)*32)+(3*4))))
#define GPIOB_AHB_GPIOAFSEL_AFSEL4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIOAFSEL_OFFSET)*32)+(4*4))))
#define GPIOB_AHB_GPIOAFSEL_AFSEL5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIOAFSEL_OFFSET)*32)+(5*4))))
#define GPIOB_AHB_GPIOAFSEL_AFSEL6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIOAFSEL_OFFSET)*32)+(6*4))))
#define GPIOB_AHB_GPIOAFSEL_AFSEL7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIOAFSEL_OFFSET)*32)+(7*4))))

#define GPIOB_APB_GPIOAFSEL_AFSEL0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIOAFSEL_OFFSET)*32)+(0*4))))
#define GPIOB_APB_GPIOAFSEL_AFSEL1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIOAFSEL_OFFSET)*32)+(1*4))))
#define GPIOB_APB_GPIOAFSEL_AFSEL2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIOAFSEL_OFFSET)*32)+(2*4))))
#define GPIOB_APB_GPIOAFSEL_AFSEL3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIOAFSEL_OFFSET)*32)+(3*4))))
#define GPIOB_APB_GPIOAFSEL_AFSEL4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIOAFSEL_OFFSET)*32)+(4*4))))
#define GPIOB_APB_GPIOAFSEL_AFSEL5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIOAFSEL_OFFSET)*32)+(5*4))))
#define GPIOB_APB_GPIOAFSEL_AFSEL6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIOAFSEL_OFFSET)*32)+(6*4))))
#define GPIOB_APB_GPIOAFSEL_AFSEL7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIOAFSEL_OFFSET)*32)+(7*4))))

////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 1.11 GPIODR2R ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOB_APB_GPIODR2R            (((GPIODR2R_TypeDef*)(GPIOB_APB_BASE+GPIO_APB_GPIODR2R_OFFSET )))
#define GPIOB_APB_GPIODR2R_R          (*((volatile uint32_t *)(GPIOB_APB_BASE+GPIO_APB_GPIODR2R_OFFSET )))

#define GPIOB_AHB_GPIODR2R            (((GPIODR2R_TypeDef*)(GPIOB_AHB_BASE+GPIO_AHB_GPIODR2R_OFFSET )))
#define GPIOB_AHB_GPIODR2R_R          (*((volatile uint32_t *)(GPIOB_AHB_BASE+GPIO_AHB_GPIODR2R_OFFSET )))


//--------
#define GPIOB_APB_GPIODR2R_R_DRV2_MASK   (0x000000FF)
#define GPIOB_APB_GPIODR2R_R_DRV2_BIT    (0)
#define GPIOB_APB_GPIODR2R_R_DRV20_DIS   (0x00000000)
#define GPIOB_APB_GPIODR2R_R_DRV21_DIS   (0x00000000)
#define GPIOB_APB_GPIODR2R_R_DRV22_DIS   (0x00000000)
#define GPIOB_APB_GPIODR2R_R_DRV23_DIS   (0x00000000)
#define GPIOB_APB_GPIODR2R_R_DRV24_DIS   (0x00000000)
#define GPIOB_APB_GPIODR2R_R_DRV25_DIS   (0x00000000)
#define GPIOB_APB_GPIODR2R_R_DRV26_DIS   (0x00000000)
#define GPIOB_APB_GPIODR2R_R_DRV27_DIS   (0x00000000)
#define GPIOB_APB_GPIODR2R_R_DRV20_EN    (0x00000001)
#define GPIOB_APB_GPIODR2R_R_DRV21_EN    (0x00000002)
#define GPIOB_APB_GPIODR2R_R_DRV22_EN    (0x00000004)
#define GPIOB_APB_GPIODR2R_R_DRV23_EN    (0x00000008)
#define GPIOB_APB_GPIODR2R_R_DRV24_EN    (0x00000010)
#define GPIOB_APB_GPIODR2R_R_DRV25_EN    (0x00000020)
#define GPIOB_APB_GPIODR2R_R_DRV26_EN    (0x00000040)
#define GPIOB_APB_GPIODR2R_R_DRV27_EN    (0x00000080)

#define GPIOB_APB_GPIODR2R_DRV2_MASK     (0x00000001)
#define GPIOB_APB_GPIODR2R_DRV20_DIS     (0x00000000)
#define GPIOB_APB_GPIODR2R_DRV21_DIS     (0x00000000)
#define GPIOB_APB_GPIODR2R_DRV22_DIS     (0x00000000)
#define GPIOB_APB_GPIODR2R_DRV23_DIS     (0x00000000)
#define GPIOB_APB_GPIODR2R_DRV24_DIS     (0x00000000)
#define GPIOB_APB_GPIODR2R_DRV25_DIS     (0x00000000)
#define GPIOB_APB_GPIODR2R_DRV26_DIS     (0x00000000)
#define GPIOB_APB_GPIODR2R_DRV27_DIS     (0x00000000)
#define GPIOB_APB_GPIODR2R_DRV20_EN      (0x00000001)
#define GPIOB_APB_GPIODR2R_DRV21_EN      (0x00000001)
#define GPIOB_APB_GPIODR2R_DRV22_EN      (0x00000001)
#define GPIOB_APB_GPIODR2R_DRV23_EN      (0x00000001)
#define GPIOB_APB_GPIODR2R_DRV24_EN      (0x00000001)
#define GPIOB_APB_GPIODR2R_DRV25_EN      (0x00000001)
#define GPIOB_APB_GPIODR2R_DRV26_EN      (0x00000001)
#define GPIOB_APB_GPIODR2R_DRV27_EN      (0x00000001)
//--------

//--------
#define GPIOB_AHB_GPIODR2R_R_DRV2_MASK   (0x000000FF)
#define GPIOB_AHB_GPIODR2R_R_DRV2_BIT    (0)
#define GPIOB_AHB_GPIODR2R_R_DRV20_DIS   (0x00000000)
#define GPIOB_AHB_GPIODR2R_R_DRV21_DIS   (0x00000000)
#define GPIOB_AHB_GPIODR2R_R_DRV22_DIS   (0x00000000)
#define GPIOB_AHB_GPIODR2R_R_DRV23_DIS   (0x00000000)
#define GPIOB_AHB_GPIODR2R_R_DRV24_DIS   (0x00000000)
#define GPIOB_AHB_GPIODR2R_R_DRV25_DIS   (0x00000000)
#define GPIOB_AHB_GPIODR2R_R_DRV26_DIS   (0x00000000)
#define GPIOB_AHB_GPIODR2R_R_DRV27_DIS   (0x00000000)
#define GPIOB_AHB_GPIODR2R_R_DRV20_EN    (0x00000001)
#define GPIOB_AHB_GPIODR2R_R_DRV21_EN    (0x00000002)
#define GPIOB_AHB_GPIODR2R_R_DRV22_EN    (0x00000004)
#define GPIOB_AHB_GPIODR2R_R_DRV23_EN    (0x00000008)
#define GPIOB_AHB_GPIODR2R_R_DRV24_EN    (0x00000010)
#define GPIOB_AHB_GPIODR2R_R_DRV25_EN    (0x00000020)
#define GPIOB_AHB_GPIODR2R_R_DRV26_EN    (0x00000040)
#define GPIOB_AHB_GPIODR2R_R_DRV27_EN    (0x00000080)

#define GPIOB_AHB_GPIODR2R_DRV2_MASK     (0x00000001)
#define GPIOB_AHB_GPIODR2R_DRV20_DIS     (0x00000000)
#define GPIOB_AHB_GPIODR2R_DRV21_DIS     (0x00000000)
#define GPIOB_AHB_GPIODR2R_DRV22_DIS     (0x00000000)
#define GPIOB_AHB_GPIODR2R_DRV23_DIS     (0x00000000)
#define GPIOB_AHB_GPIODR2R_DRV24_DIS     (0x00000000)
#define GPIOB_AHB_GPIODR2R_DRV25_DIS     (0x00000000)
#define GPIOB_AHB_GPIODR2R_DRV26_DIS     (0x00000000)
#define GPIOB_AHB_GPIODR2R_DRV27_DIS     (0x00000000)
#define GPIOB_AHB_GPIODR2R_DRV20_EN      (0x00000001)
#define GPIOB_AHB_GPIODR2R_DRV21_EN      (0x00000001)
#define GPIOB_AHB_GPIODR2R_DRV22_EN      (0x00000001)
#define GPIOB_AHB_GPIODR2R_DRV23_EN      (0x00000001)
#define GPIOB_AHB_GPIODR2R_DRV24_EN      (0x00000001)
#define GPIOB_AHB_GPIODR2R_DRV25_EN      (0x00000001)
#define GPIOB_AHB_GPIODR2R_DRV26_EN      (0x00000001)
#define GPIOB_AHB_GPIODR2R_DRV27_EN      (0x00000001)
//--------

#define GPIOB_AHB_GPIODR2R_DRV20_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIODR2R_OFFSET)*32)+(0*4))))
#define GPIOB_AHB_GPIODR2R_DRV21_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIODR2R_OFFSET)*32)+(1*4))))
#define GPIOB_AHB_GPIODR2R_DRV22_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIODR2R_OFFSET)*32)+(2*4))))
#define GPIOB_AHB_GPIODR2R_DRV23_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIODR2R_OFFSET)*32)+(3*4))))
#define GPIOB_AHB_GPIODR2R_DRV24_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIODR2R_OFFSET)*32)+(4*4))))
#define GPIOB_AHB_GPIODR2R_DRV25_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIODR2R_OFFSET)*32)+(5*4))))
#define GPIOB_AHB_GPIODR2R_DRV26_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIODR2R_OFFSET)*32)+(6*4))))
#define GPIOB_AHB_GPIODR2R_DRV27_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIODR2R_OFFSET)*32)+(7*4))))

#define GPIOB_APB_GPIODR2R_DRV20_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIODR2R_OFFSET)*32)+(0*4))))
#define GPIOB_APB_GPIODR2R_DRV21_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIODR2R_OFFSET)*32)+(1*4))))
#define GPIOB_APB_GPIODR2R_DRV22_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIODR2R_OFFSET)*32)+(2*4))))
#define GPIOB_APB_GPIODR2R_DRV23_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIODR2R_OFFSET)*32)+(3*4))))
#define GPIOB_APB_GPIODR2R_DRV24_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIODR2R_OFFSET)*32)+(4*4))))
#define GPIOB_APB_GPIODR2R_DRV25_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIODR2R_OFFSET)*32)+(5*4))))
#define GPIOB_APB_GPIODR2R_DRV26_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIODR2R_OFFSET)*32)+(6*4))))
#define GPIOB_APB_GPIODR2R_DRV27_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIODR2R_OFFSET)*32)+(7*4))))

////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 1.12 GPIODR4R ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOB_APB_GPIODR4R            (((GPIODR4R_TypeDef*)(GPIOB_APB_BASE+GPIO_APB_GPIODR4R_OFFSET )))
#define GPIOB_APB_GPIODR4R_R          (*((volatile uint32_t *)(GPIOB_APB_BASE+GPIO_APB_GPIODR4R_OFFSET )))

#define GPIOB_AHB_GPIODR4R            (((GPIODR4R_TypeDef*)(GPIOB_AHB_BASE+GPIO_AHB_GPIODR4R_OFFSET )))
#define GPIOB_AHB_GPIODR4R_R          (*((volatile uint32_t *)(GPIOB_AHB_BASE+GPIO_AHB_GPIODR4R_OFFSET )))

//--------
#define GPIOB_APB_GPIODR4R_R_DRV4_MASK      (0x000000FF)
#define GPIOB_APB_GPIODR4R_R_DRV4_BIT       (0)
#define GPIOB_APB_GPIODR4R_R_DRV40_DIS      (0x00000000)
#define GPIOB_APB_GPIODR4R_R_DRV41_DIS      (0x00000000)
#define GPIOB_APB_GPIODR4R_R_DRV42_DIS      (0x00000000)
#define GPIOB_APB_GPIODR4R_R_DRV43_DIS      (0x00000000)
#define GPIOB_APB_GPIODR4R_R_DRV44_DIS      (0x00000000)
#define GPIOB_APB_GPIODR4R_R_DRV45_DIS      (0x00000000)
#define GPIOB_APB_GPIODR4R_R_DRV46_DIS      (0x00000000)
#define GPIOB_APB_GPIODR4R_R_DRV47_DIS      (0x00000000)
#define GPIOB_APB_GPIODR4R_R_DRV40_EN       (0x00000001)
#define GPIOB_APB_GPIODR4R_R_DRV41_EN       (0x00000002)
#define GPIOB_APB_GPIODR4R_R_DRV42_EN       (0x00000004)
#define GPIOB_APB_GPIODR4R_R_DRV43_EN       (0x00000008)
#define GPIOB_APB_GPIODR4R_R_DRV44_EN       (0x00000010)
#define GPIOB_APB_GPIODR4R_R_DRV45_EN       (0x00000020)
#define GPIOB_APB_GPIODR4R_R_DRV46_EN       (0x00000040)
#define GPIOB_APB_GPIODR4R_R_DRV47_EN       (0x00000080)

#define GPIOB_APB_GPIODR4R_DRV4_MASK        (0x00000001)
#define GPIOB_APB_GPIODR4R_DRV40_DIS        (0x00000000)
#define GPIOB_APB_GPIODR4R_DRV41_DIS        (0x00000000)
#define GPIOB_APB_GPIODR4R_DRV42_DIS        (0x00000000)
#define GPIOB_APB_GPIODR4R_DRV43_DIS        (0x00000000)
#define GPIOB_APB_GPIODR4R_DRV44_DIS        (0x00000000)
#define GPIOB_APB_GPIODR4R_DRV45_DIS        (0x00000000)
#define GPIOB_APB_GPIODR4R_DRV46_DIS        (0x00000000)
#define GPIOB_APB_GPIODR4R_DRV47_DIS        (0x00000000)
#define GPIOB_APB_GPIODR4R_DRV40_EN         (0x00000001)
#define GPIOB_APB_GPIODR4R_DRV41_EN         (0x00000001)
#define GPIOB_APB_GPIODR4R_DRV42_EN         (0x00000001)
#define GPIOB_APB_GPIODR4R_DRV43_EN         (0x00000001)
#define GPIOB_APB_GPIODR4R_DRV44_EN         (0x00000001)
#define GPIOB_APB_GPIODR4R_DRV45_EN         (0x00000001)
#define GPIOB_APB_GPIODR4R_DRV46_EN         (0x00000001)
#define GPIOB_APB_GPIODR4R_DRV47_EN         (0x00000001)
//--------

//--------
#define GPIOB_AHB_GPIODR4R_R_DRV4_MASK      (0x000000FF)
#define GPIOB_AHB_GPIODR4R_R_DRV4_BIT       (0)
#define GPIOB_AHB_GPIODR4R_R_DRV40_DIS      (0x00000000)
#define GPIOB_AHB_GPIODR4R_R_DRV41_DIS      (0x00000000)
#define GPIOB_AHB_GPIODR4R_R_DRV42_DIS      (0x00000000)
#define GPIOB_AHB_GPIODR4R_R_DRV43_DIS      (0x00000000)
#define GPIOB_AHB_GPIODR4R_R_DRV44_DIS      (0x00000000)
#define GPIOB_AHB_GPIODR4R_R_DRV45_DIS      (0x00000000)
#define GPIOB_AHB_GPIODR4R_R_DRV46_DIS      (0x00000000)
#define GPIOB_AHB_GPIODR4R_R_DRV47_DIS      (0x00000000)
#define GPIOB_AHB_GPIODR4R_R_DRV40_EN       (0x00000001)
#define GPIOB_AHB_GPIODR4R_R_DRV41_EN       (0x00000002)
#define GPIOB_AHB_GPIODR4R_R_DRV42_EN       (0x00000004)
#define GPIOB_AHB_GPIODR4R_R_DRV43_EN       (0x00000008)
#define GPIOB_AHB_GPIODR4R_R_DRV44_EN       (0x00000010)
#define GPIOB_AHB_GPIODR4R_R_DRV45_EN       (0x00000020)
#define GPIOB_AHB_GPIODR4R_R_DRV46_EN       (0x00000040)
#define GPIOB_AHB_GPIODR4R_R_DRV47_EN       (0x00000080)

#define GPIOB_AHB_GPIODR4R_DRV4_MASK        (0x00000001)
#define GPIOB_AHB_GPIODR4R_DRV40_DIS        (0x00000000)
#define GPIOB_AHB_GPIODR4R_DRV41_DIS        (0x00000000)
#define GPIOB_AHB_GPIODR4R_DRV42_DIS        (0x00000000)
#define GPIOB_AHB_GPIODR4R_DRV43_DIS        (0x00000000)
#define GPIOB_AHB_GPIODR4R_DRV44_DIS        (0x00000000)
#define GPIOB_AHB_GPIODR4R_DRV45_DIS        (0x00000000)
#define GPIOB_AHB_GPIODR4R_DRV46_DIS        (0x00000000)
#define GPIOB_AHB_GPIODR4R_DRV47_DIS        (0x00000000)
#define GPIOB_AHB_GPIODR4R_DRV40_EN         (0x00000001)
#define GPIOB_AHB_GPIODR4R_DRV41_EN         (0x00000001)
#define GPIOB_AHB_GPIODR4R_DRV42_EN         (0x00000001)
#define GPIOB_AHB_GPIODR4R_DRV43_EN         (0x00000001)
#define GPIOB_AHB_GPIODR4R_DRV44_EN         (0x00000001)
#define GPIOB_AHB_GPIODR4R_DRV45_EN         (0x00000001)
#define GPIOB_AHB_GPIODR4R_DRV46_EN         (0x00000001)
#define GPIOB_AHB_GPIODR4R_DRV47_EN         (0x00000001)
//--------

#define GPIOB_AHB_GPIODR4R_DRV40_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIODR4R_OFFSET)*32)+(0*4))))
#define GPIOB_AHB_GPIODR4R_DRV41_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIODR4R_OFFSET)*32)+(1*4))))
#define GPIOB_AHB_GPIODR4R_DRV42_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIODR4R_OFFSET)*32)+(2*4))))
#define GPIOB_AHB_GPIODR4R_DRV43_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIODR4R_OFFSET)*32)+(3*4))))
#define GPIOB_AHB_GPIODR4R_DRV44_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIODR4R_OFFSET)*32)+(4*4))))
#define GPIOB_AHB_GPIODR4R_DRV45_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIODR4R_OFFSET)*32)+(5*4))))
#define GPIOB_AHB_GPIODR4R_DRV46_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIODR4R_OFFSET)*32)+(6*4))))
#define GPIOB_AHB_GPIODR4R_DRV47_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIODR4R_OFFSET)*32)+(7*4))))

#define GPIOB_APB_GPIODR4R_DRV40_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIODR4R_OFFSET)*32)+(0*4))))
#define GPIOB_APB_GPIODR4R_DRV41_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIODR4R_OFFSET)*32)+(1*4))))
#define GPIOB_APB_GPIODR4R_DRV42_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIODR4R_OFFSET)*32)+(2*4))))
#define GPIOB_APB_GPIODR4R_DRV43_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIODR4R_OFFSET)*32)+(3*4))))
#define GPIOB_APB_GPIODR4R_DRV44_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIODR4R_OFFSET)*32)+(4*4))))
#define GPIOB_APB_GPIODR4R_DRV45_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIODR4R_OFFSET)*32)+(5*4))))
#define GPIOB_APB_GPIODR4R_DRV46_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIODR4R_OFFSET)*32)+(6*4))))
#define GPIOB_APB_GPIODR4R_DRV47_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIODR4R_OFFSET)*32)+(7*4))))

////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 1.13 GPIODR8R ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOB_APB_GPIODR8R            (((GPIODR8R_TypeDef*)(GPIOB_APB_BASE+GPIO_APB_GPIODR8R_OFFSET )))
#define GPIOB_APB_GPIODR8R_R          (*((volatile uint32_t *)(GPIOB_APB_BASE+GPIO_APB_GPIODR8R_OFFSET )))

#define GPIOB_AHB_GPIODR8R            (((GPIODR8R_TypeDef*)(GPIOB_AHB_BASE+GPIO_AHB_GPIODR8R_OFFSET )))
#define GPIOB_AHB_GPIODR8R_R          (*((volatile uint32_t *)(GPIOB_AHB_BASE+GPIO_AHB_GPIODR8R_OFFSET )))

//--------
#define GPIOB_APB_GPIODR8R_R_DRV8_MASK    (0x000000FF)
#define GPIOB_APB_GPIODR8R_R_DRV8_BIT     (0)
#define GPIOB_APB_GPIODR8R_R_DRV80_DIS    (0x00000000)
#define GPIOB_APB_GPIODR8R_R_DRV81_DIS    (0x00000000)
#define GPIOB_APB_GPIODR8R_R_DRV82_DIS    (0x00000000)
#define GPIOB_APB_GPIODR8R_R_DRV83_DIS    (0x00000000)
#define GPIOB_APB_GPIODR8R_R_DRV84_DIS    (0x00000000)
#define GPIOB_APB_GPIODR8R_R_DRV85_DIS    (0x00000000)
#define GPIOB_APB_GPIODR8R_R_DRV86_DIS    (0x00000000)
#define GPIOB_APB_GPIODR8R_R_DRV87_DIS    (0x00000000)
#define GPIOB_APB_GPIODR8R_R_DRV80_EN     (0x00000001)
#define GPIOB_APB_GPIODR8R_R_DRV81_EN     (0x00000002)
#define GPIOB_APB_GPIODR8R_R_DRV82_EN     (0x00000004)
#define GPIOB_APB_GPIODR8R_R_DRV83_EN     (0x00000008)
#define GPIOB_APB_GPIODR8R_R_DRV84_EN     (0x00000010)
#define GPIOB_APB_GPIODR8R_R_DRV85_EN     (0x00000020)
#define GPIOB_APB_GPIODR8R_R_DRV86_EN     (0x00000040)
#define GPIOB_APB_GPIODR8R_R_DRV87_EN     (0x00000080)

#define GPIOB_APB_GPIODR8R_DRV8_MASK      (0x00000001)
#define GPIOB_APB_GPIODR8R_DRV80_DIS      (0x00000000)
#define GPIOB_APB_GPIODR8R_DRV81_DIS      (0x00000000)
#define GPIOB_APB_GPIODR8R_DRV82_DIS      (0x00000000)
#define GPIOB_APB_GPIODR8R_DRV83_DIS      (0x00000000)
#define GPIOB_APB_GPIODR8R_DRV84_DIS      (0x00000000)
#define GPIOB_APB_GPIODR8R_DRV85_DIS      (0x00000000)
#define GPIOB_APB_GPIODR8R_DRV86_DIS      (0x00000000)
#define GPIOB_APB_GPIODR8R_DRV87_DIS      (0x00000000)
#define GPIOB_APB_GPIODR8R_DRV80_EN       (0x00000001)
#define GPIOB_APB_GPIODR8R_DRV81_EN       (0x00000001)
#define GPIOB_APB_GPIODR8R_DRV82_EN       (0x00000001)
#define GPIOB_APB_GPIODR8R_DRV83_EN       (0x00000001)
#define GPIOB_APB_GPIODR8R_DRV84_EN       (0x00000001)
#define GPIOB_APB_GPIODR8R_DRV85_EN       (0x00000001)
#define GPIOB_APB_GPIODR8R_DRV86_EN       (0x00000001)
#define GPIOB_APB_GPIODR8R_DRV87_EN       (0x00000001)
//--------

//--------
#define GPIOB_AHB_GPIODR8R_R_DRV8_MASK    (0x000000FF)
#define GPIOB_AHB_GPIODR8R_R_DRV8_BIT     (0)
#define GPIOB_AHB_GPIODR8R_R_DRV80_DIS    (0x00000000)
#define GPIOB_AHB_GPIODR8R_R_DRV81_DIS    (0x00000000)
#define GPIOB_AHB_GPIODR8R_R_DRV82_DIS    (0x00000000)
#define GPIOB_AHB_GPIODR8R_R_DRV83_DIS    (0x00000000)
#define GPIOB_AHB_GPIODR8R_R_DRV84_DIS    (0x00000000)
#define GPIOB_AHB_GPIODR8R_R_DRV85_DIS    (0x00000000)
#define GPIOB_AHB_GPIODR8R_R_DRV86_DIS    (0x00000000)
#define GPIOB_AHB_GPIODR8R_R_DRV87_DIS    (0x00000000)
#define GPIOB_AHB_GPIODR8R_R_DRV80_EN     (0x00000001)
#define GPIOB_AHB_GPIODR8R_R_DRV81_EN     (0x00000002)
#define GPIOB_AHB_GPIODR8R_R_DRV82_EN     (0x00000004)
#define GPIOB_AHB_GPIODR8R_R_DRV83_EN     (0x00000008)
#define GPIOB_AHB_GPIODR8R_R_DRV84_EN     (0x00000010)
#define GPIOB_AHB_GPIODR8R_R_DRV85_EN     (0x00000020)
#define GPIOB_AHB_GPIODR8R_R_DRV86_EN     (0x00000040)
#define GPIOB_AHB_GPIODR8R_R_DRV87_EN     (0x00000080)

#define GPIOB_AHB_GPIODR8R_DRV8_MASK      (0x00000001)
#define GPIOB_AHB_GPIODR8R_DRV80_DIS      (0x00000000)
#define GPIOB_AHB_GPIODR8R_DRV81_DIS      (0x00000000)
#define GPIOB_AHB_GPIODR8R_DRV82_DIS      (0x00000000)
#define GPIOB_AHB_GPIODR8R_DRV83_DIS      (0x00000000)
#define GPIOB_AHB_GPIODR8R_DRV84_DIS      (0x00000000)
#define GPIOB_AHB_GPIODR8R_DRV85_DIS      (0x00000000)
#define GPIOB_AHB_GPIODR8R_DRV86_DIS      (0x00000000)
#define GPIOB_AHB_GPIODR8R_DRV87_DIS      (0x00000000)
#define GPIOB_AHB_GPIODR8R_DRV80_EN       (0x00000001)
#define GPIOB_AHB_GPIODR8R_DRV81_EN       (0x00000001)
#define GPIOB_AHB_GPIODR8R_DRV82_EN       (0x00000001)
#define GPIOB_AHB_GPIODR8R_DRV83_EN       (0x00000001)
#define GPIOB_AHB_GPIODR8R_DRV84_EN       (0x00000001)
#define GPIOB_AHB_GPIODR8R_DRV85_EN       (0x00000001)
#define GPIOB_AHB_GPIODR8R_DRV86_EN       (0x00000001)
#define GPIOB_AHB_GPIODR8R_DRV87_EN       (0x00000001)
//--------

#define GPIOB_AHB_GPIODR8R_DRV80_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIODR8R_OFFSET)*32)+(0*4))))
#define GPIOB_AHB_GPIODR8R_DRV81_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIODR8R_OFFSET)*32)+(1*4))))
#define GPIOB_AHB_GPIODR8R_DRV82_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIODR8R_OFFSET)*32)+(2*4))))
#define GPIOB_AHB_GPIODR8R_DRV83_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIODR8R_OFFSET)*32)+(3*4))))
#define GPIOB_AHB_GPIODR8R_DRV84_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIODR8R_OFFSET)*32)+(4*4))))
#define GPIOB_AHB_GPIODR8R_DRV85_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIODR8R_OFFSET)*32)+(5*4))))
#define GPIOB_AHB_GPIODR8R_DRV86_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIODR8R_OFFSET)*32)+(6*4))))
#define GPIOB_AHB_GPIODR8R_DRV87_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIODR8R_OFFSET)*32)+(7*4))))

#define GPIOB_APB_GPIODR8R_DRV80_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIODR8R_OFFSET)*32)+(0*4))))
#define GPIOB_APB_GPIODR8R_DRV81_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIODR8R_OFFSET)*32)+(1*4))))
#define GPIOB_APB_GPIODR8R_DRV82_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIODR8R_OFFSET)*32)+(2*4))))
#define GPIOB_APB_GPIODR8R_DRV83_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIODR8R_OFFSET)*32)+(3*4))))
#define GPIOB_APB_GPIODR8R_DRV84_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIODR8R_OFFSET)*32)+(4*4))))
#define GPIOB_APB_GPIODR8R_DRV85_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIODR8R_OFFSET)*32)+(5*4))))
#define GPIOB_APB_GPIODR8R_DRV86_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIODR8R_OFFSET)*32)+(6*4))))
#define GPIOB_APB_GPIODR8R_DRV87_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIODR8R_OFFSET)*32)+(7*4))))


////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 1.14 GPIOODR ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOB_APB_GPIOODR            (((GPIOODR_TypeDef*)(GPIOB_APB_BASE+GPIO_APB_GPIOODR_OFFSET )))
#define GPIOB_APB_GPIOODR_R          (*((volatile uint32_t *)(GPIOB_APB_BASE+GPIO_APB_GPIOODR_OFFSET )))

#define GPIOB_AHB_GPIOODR            (((GPIOODR_TypeDef*)(GPIOB_AHB_BASE+GPIO_AHB_GPIOODR_OFFSET )))
#define GPIOB_AHB_GPIOODR_R          (*((volatile uint32_t *)(GPIOB_AHB_BASE+GPIO_AHB_GPIOODR_OFFSET )))


//--------
#define GPIOB_APB_GPIOODR_R_ODE_MASK    (0x000000FF)
#define GPIOB_APB_GPIOODR_R_ODE_BIT     (0)
#define GPIOB_APB_GPIOODR_R_ODE0_PP     (0x00000000)
#define GPIOB_APB_GPIOODR_R_ODE1_PP     (0x00000000)
#define GPIOB_APB_GPIOODR_R_ODE2_PP     (0x00000000)
#define GPIOB_APB_GPIOODR_R_ODE3_PP     (0x00000000)
#define GPIOB_APB_GPIOODR_R_ODE4_PP     (0x00000000)
#define GPIOB_APB_GPIOODR_R_ODE5_PP     (0x00000000)
#define GPIOB_APB_GPIOODR_R_ODE6_PP     (0x00000000)
#define GPIOB_APB_GPIOODR_R_ODE7_PP     (0x00000000)
#define GPIOB_APB_GPIOODR_R_ODE0_OP     (0x00000001)
#define GPIOB_APB_GPIOODR_R_ODE1_OP     (0x00000002)
#define GPIOB_APB_GPIOODR_R_ODE2_OP     (0x00000004)
#define GPIOB_APB_GPIOODR_R_ODE3_OP     (0x00000008)
#define GPIOB_APB_GPIOODR_R_ODE4_OP     (0x00000010)
#define GPIOB_APB_GPIOODR_R_ODE5_OP     (0x00000020)
#define GPIOB_APB_GPIOODR_R_ODE6_OP     (0x00000040)
#define GPIOB_APB_GPIOODR_R_ODE7_OP     (0x00000080)

#define GPIOB_APB_GPIOODR_ODE_MASK      (0x00000001)
#define GPIOB_APB_GPIOODR_ODE0_PP       (0x00000000)
#define GPIOB_APB_GPIOODR_ODE1_PP       (0x00000000)
#define GPIOB_APB_GPIOODR_ODE2_PP       (0x00000000)
#define GPIOB_APB_GPIOODR_ODE3_PP       (0x00000000)
#define GPIOB_APB_GPIOODR_ODE4_PP       (0x00000000)
#define GPIOB_APB_GPIOODR_ODE5_PP       (0x00000000)
#define GPIOB_APB_GPIOODR_ODE6_PP       (0x00000000)
#define GPIOB_APB_GPIOODR_ODE7_PP       (0x00000000)
#define GPIOB_APB_GPIOODR_ODE0_OP       (0x00000001)
#define GPIOB_APB_GPIOODR_ODE1_OP       (0x00000001)
#define GPIOB_APB_GPIOODR_ODE2_OP       (0x00000001)
#define GPIOB_APB_GPIOODR_ODE3_OP       (0x00000001)
#define GPIOB_APB_GPIOODR_ODE4_OP       (0x00000001)
#define GPIOB_APB_GPIOODR_ODE5_OP       (0x00000001)
#define GPIOB_APB_GPIOODR_ODE6_OP       (0x00000001)
#define GPIOB_APB_GPIOODR_ODE7_OP       (0x00000001)
//--------

//--------
#define GPIOB_AHB_GPIOODR_R_ODE_MASK    (0x000000FF)
#define GPIOB_AHB_GPIOODR_R_ODE_BIT     (0)
#define GPIOB_AHB_GPIOODR_R_ODE0_PP     (0x00000000)
#define GPIOB_AHB_GPIOODR_R_ODE1_PP     (0x00000000)
#define GPIOB_AHB_GPIOODR_R_ODE2_PP     (0x00000000)
#define GPIOB_AHB_GPIOODR_R_ODE3_PP     (0x00000000)
#define GPIOB_AHB_GPIOODR_R_ODE4_PP     (0x00000000)
#define GPIOB_AHB_GPIOODR_R_ODE5_PP     (0x00000000)
#define GPIOB_AHB_GPIOODR_R_ODE6_PP     (0x00000000)
#define GPIOB_AHB_GPIOODR_R_ODE7_PP     (0x00000000)
#define GPIOB_AHB_GPIOODR_R_ODE0_OP     (0x00000001)
#define GPIOB_AHB_GPIOODR_R_ODE1_OP     (0x00000002)
#define GPIOB_AHB_GPIOODR_R_ODE2_OP     (0x00000004)
#define GPIOB_AHB_GPIOODR_R_ODE3_OP     (0x00000008)
#define GPIOB_AHB_GPIOODR_R_ODE4_OP     (0x00000010)
#define GPIOB_AHB_GPIOODR_R_ODE5_OP     (0x00000020)
#define GPIOB_AHB_GPIOODR_R_ODE6_OP     (0x00000040)
#define GPIOB_AHB_GPIOODR_R_ODE7_OP     (0x00000080)

#define GPIOB_AHB_GPIOODR_ODE_MASK      (0x00000001)
#define GPIOB_AHB_GPIOODR_ODE0_PP       (0x00000000)
#define GPIOB_AHB_GPIOODR_ODE1_PP       (0x00000000)
#define GPIOB_AHB_GPIOODR_ODE2_PP       (0x00000000)
#define GPIOB_AHB_GPIOODR_ODE3_PP       (0x00000000)
#define GPIOB_AHB_GPIOODR_ODE4_PP       (0x00000000)
#define GPIOB_AHB_GPIOODR_ODE5_PP       (0x00000000)
#define GPIOB_AHB_GPIOODR_ODE6_PP       (0x00000000)
#define GPIOB_AHB_GPIOODR_ODE7_PP       (0x00000000)
#define GPIOB_AHB_GPIOODR_ODE0_OP       (0x00000001)
#define GPIOB_AHB_GPIOODR_ODE1_OP       (0x00000001)
#define GPIOB_AHB_GPIOODR_ODE2_OP       (0x00000001)
#define GPIOB_AHB_GPIOODR_ODE3_OP       (0x00000001)
#define GPIOB_AHB_GPIOODR_ODE4_OP       (0x00000001)
#define GPIOB_AHB_GPIOODR_ODE5_OP       (0x00000001)
#define GPIOB_AHB_GPIOODR_ODE6_OP       (0x00000001)
#define GPIOB_AHB_GPIOODR_ODE7_OP       (0x00000001)
//--------

#define GPIOB_AHB_GPIOODR_ODE0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIOODR_OFFSET)*32)+(0*4))))
#define GPIOB_AHB_GPIOODR_ODE1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIOODR_OFFSET)*32)+(1*4))))
#define GPIOB_AHB_GPIOODR_ODE2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIOODR_OFFSET)*32)+(2*4))))
#define GPIOB_AHB_GPIOODR_ODE3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIOODR_OFFSET)*32)+(3*4))))
#define GPIOB_AHB_GPIOODR_ODE4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIOODR_OFFSET)*32)+(4*4))))
#define GPIOB_AHB_GPIOODR_ODE5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIOODR_OFFSET)*32)+(5*4))))
#define GPIOB_AHB_GPIOODR_ODE6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIOODR_OFFSET)*32)+(6*4))))
#define GPIOB_AHB_GPIOODR_ODE7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIOODR_OFFSET)*32)+(7*4))))

#define GPIOB_APB_GPIOODR_ODE0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIOODR_OFFSET)*32)+(0*4))))
#define GPIOB_APB_GPIOODR_ODE1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIOODR_OFFSET)*32)+(1*4))))
#define GPIOB_APB_GPIOODR_ODE2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIOODR_OFFSET)*32)+(2*4))))
#define GPIOB_APB_GPIOODR_ODE3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIOODR_OFFSET)*32)+(3*4))))
#define GPIOB_APB_GPIOODR_ODE4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIOODR_OFFSET)*32)+(4*4))))
#define GPIOB_APB_GPIOODR_ODE5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIOODR_OFFSET)*32)+(5*4))))
#define GPIOB_APB_GPIOODR_ODE6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIOODR_OFFSET)*32)+(6*4))))
#define GPIOB_APB_GPIOODR_ODE7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIOODR_OFFSET)*32)+(7*4))))

////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 1.15 GPIOPUR ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOB_APB_GPIOPUR            (((GPIOPUR_TypeDef*)(GPIOB_APB_BASE+GPIO_APB_GPIOPUR_OFFSET )))
#define GPIOB_APB_GPIOPUR_R          (*((volatile uint32_t *)(GPIOB_APB_BASE+GPIO_APB_GPIOPUR_OFFSET )))

#define GPIOB_AHB_GPIOPUR            (((GPIOPUR_TypeDef*)(GPIOB_AHB_BASE+GPIO_AHB_GPIOPUR_OFFSET )))
#define GPIOB_AHB_GPIOPUR_R          (*((volatile uint32_t *)(GPIOB_AHB_BASE+GPIO_AHB_GPIOPUR_OFFSET )))


//--------
#define GPIOB_APB_GPIOPUR_R_PUE_MASK    (0x000000FF)
#define GPIOB_APB_GPIOPUR_R_PUE_BIT     (0)
#define GPIOB_APB_GPIOPUR_R_PUE0_DIS    (0x00000000)
#define GPIOB_APB_GPIOPUR_R_PUE1_DIS    (0x00000000)
#define GPIOB_APB_GPIOPUR_R_PUE2_DIS    (0x00000000)
#define GPIOB_APB_GPIOPUR_R_PUE3_DIS    (0x00000000)
#define GPIOB_APB_GPIOPUR_R_PUE4_DIS    (0x00000000)
#define GPIOB_APB_GPIOPUR_R_PUE5_DIS    (0x00000000)
#define GPIOB_APB_GPIOPUR_R_PUE6_DIS    (0x00000000)
#define GPIOB_APB_GPIOPUR_R_PUE7_DIS    (0x00000000)
#define GPIOB_APB_GPIOPUR_R_PUE0_EN     (0x00000001)
#define GPIOB_APB_GPIOPUR_R_PUE1_EN     (0x00000002)
#define GPIOB_APB_GPIOPUR_R_PUE2_EN     (0x00000004)
#define GPIOB_APB_GPIOPUR_R_PUE3_EN     (0x00000008)
#define GPIOB_APB_GPIOPUR_R_PUE4_EN     (0x00000010)
#define GPIOB_APB_GPIOPUR_R_PUE5_EN     (0x00000020)
#define GPIOB_APB_GPIOPUR_R_PUE6_EN     (0x00000040)
#define GPIOB_APB_GPIOPUR_R_PUE7_EN     (0x00000080)

#define GPIOB_APB_GPIOPUR_PUE_MASK      (0x00000001)
#define GPIOB_APB_GPIOPUR_PUE0_DIS      (0x00000000)
#define GPIOB_APB_GPIOPUR_PUE1_DIS      (0x00000000)
#define GPIOB_APB_GPIOPUR_PUE2_DIS      (0x00000000)
#define GPIOB_APB_GPIOPUR_PUE3_DIS      (0x00000000)
#define GPIOB_APB_GPIOPUR_PUE4_DIS      (0x00000000)
#define GPIOB_APB_GPIOPUR_PUE5_DIS      (0x00000000)
#define GPIOB_APB_GPIOPUR_PUE6_DIS      (0x00000000)
#define GPIOB_APB_GPIOPUR_PUE7_DIS      (0x00000000)
#define GPIOB_APB_GPIOPUR_PUE0_EN       (0x00000001)
#define GPIOB_APB_GPIOPUR_PUE1_EN       (0x00000001)
#define GPIOB_APB_GPIOPUR_PUE2_EN       (0x00000001)
#define GPIOB_APB_GPIOPUR_PUE3_EN       (0x00000001)
#define GPIOB_APB_GPIOPUR_PUE4_EN       (0x00000001)
#define GPIOB_APB_GPIOPUR_PUE5_EN       (0x00000001)
#define GPIOB_APB_GPIOPUR_PUE6_EN       (0x00000001)
#define GPIOB_APB_GPIOPUR_PUE7_EN       (0x00000001)
//--------

//--------
#define GPIOB_AHB_GPIOPUR_R_PUE_MASK    (0x000000FF)
#define GPIOB_AHB_GPIOPUR_R_PUE_BIT     (0)
#define GPIOB_AHB_GPIOPUR_R_PUE0_DIS    (0x00000000)
#define GPIOB_AHB_GPIOPUR_R_PUE1_DIS    (0x00000000)
#define GPIOB_AHB_GPIOPUR_R_PUE2_DIS    (0x00000000)
#define GPIOB_AHB_GPIOPUR_R_PUE3_DIS    (0x00000000)
#define GPIOB_AHB_GPIOPUR_R_PUE4_DIS    (0x00000000)
#define GPIOB_AHB_GPIOPUR_R_PUE5_DIS    (0x00000000)
#define GPIOB_AHB_GPIOPUR_R_PUE6_DIS    (0x00000000)
#define GPIOB_AHB_GPIOPUR_R_PUE7_DIS    (0x00000000)
#define GPIOB_AHB_GPIOPUR_R_PUE0_EN     (0x00000001)
#define GPIOB_AHB_GPIOPUR_R_PUE1_EN     (0x00000002)
#define GPIOB_AHB_GPIOPUR_R_PUE2_EN     (0x00000004)
#define GPIOB_AHB_GPIOPUR_R_PUE3_EN     (0x00000008)
#define GPIOB_AHB_GPIOPUR_R_PUE4_EN     (0x00000010)
#define GPIOB_AHB_GPIOPUR_R_PUE5_EN     (0x00000020)
#define GPIOB_AHB_GPIOPUR_R_PUE6_EN     (0x00000040)
#define GPIOB_AHB_GPIOPUR_R_PUE7_EN     (0x00000080)

#define GPIOB_AHB_GPIOPUR_PUE_MASK      (0x00000001)
#define GPIOB_AHB_GPIOPUR_PUE0_DIS      (0x00000000)
#define GPIOB_AHB_GPIOPUR_PUE1_DIS      (0x00000000)
#define GPIOB_AHB_GPIOPUR_PUE2_DIS      (0x00000000)
#define GPIOB_AHB_GPIOPUR_PUE3_DIS      (0x00000000)
#define GPIOB_AHB_GPIOPUR_PUE4_DIS      (0x00000000)
#define GPIOB_AHB_GPIOPUR_PUE5_DIS      (0x00000000)
#define GPIOB_AHB_GPIOPUR_PUE6_DIS      (0x00000000)
#define GPIOB_AHB_GPIOPUR_PUE7_DIS      (0x00000000)
#define GPIOB_AHB_GPIOPUR_PUE0_EN       (0x00000001)
#define GPIOB_AHB_GPIOPUR_PUE1_EN       (0x00000001)
#define GPIOB_AHB_GPIOPUR_PUE2_EN       (0x00000001)
#define GPIOB_AHB_GPIOPUR_PUE3_EN       (0x00000001)
#define GPIOB_AHB_GPIOPUR_PUE4_EN       (0x00000001)
#define GPIOB_AHB_GPIOPUR_PUE5_EN       (0x00000001)
#define GPIOB_AHB_GPIOPUR_PUE6_EN       (0x00000001)
#define GPIOB_AHB_GPIOPUR_PUE7_EN       (0x00000001)
//--------

#define GPIOB_AHB_GPIOPUR_PUE0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIOPUR_OFFSET)*32)+(0*4))))
#define GPIOB_AHB_GPIOPUR_PUE1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIOPUR_OFFSET)*32)+(1*4))))
#define GPIOB_AHB_GPIOPUR_PUE2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIOPUR_OFFSET)*32)+(2*4))))
#define GPIOB_AHB_GPIOPUR_PUE3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIOPUR_OFFSET)*32)+(3*4))))
#define GPIOB_AHB_GPIOPUR_PUE4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIOPUR_OFFSET)*32)+(4*4))))
#define GPIOB_AHB_GPIOPUR_PUE5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIOPUR_OFFSET)*32)+(5*4))))
#define GPIOB_AHB_GPIOPUR_PUE6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIOPUR_OFFSET)*32)+(6*4))))
#define GPIOB_AHB_GPIOPUR_PUE7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIOPUR_OFFSET)*32)+(7*4))))

#define GPIOB_APB_GPIOPUR_PUE0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIOPUR_OFFSET)*32)+(0*4))))
#define GPIOB_APB_GPIOPUR_PUE1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIOPUR_OFFSET)*32)+(1*4))))
#define GPIOB_APB_GPIOPUR_PUE2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIOPUR_OFFSET)*32)+(2*4))))
#define GPIOB_APB_GPIOPUR_PUE3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIOPUR_OFFSET)*32)+(3*4))))
#define GPIOB_APB_GPIOPUR_PUE4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIOPUR_OFFSET)*32)+(4*4))))
#define GPIOB_APB_GPIOPUR_PUE5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIOPUR_OFFSET)*32)+(5*4))))
#define GPIOB_APB_GPIOPUR_PUE6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIOPUR_OFFSET)*32)+(6*4))))
#define GPIOB_APB_GPIOPUR_PUE7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIOPUR_OFFSET)*32)+(7*4))))

////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 1.16 GPIOPDR ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOB_APB_GPIOPDR            (((GPIOPDR_TypeDef*)(GPIOB_APB_BASE+GPIO_APB_GPIOPDR_OFFSET )))
#define GPIOB_APB_GPIOPDR_R          (*((volatile uint32_t *)(GPIOB_APB_BASE+GPIO_APB_GPIOPDR_OFFSET )))

#define GPIOB_AHB_GPIOPDR            (((GPIOPDR_TypeDef*)(GPIOB_AHB_BASE+GPIO_AHB_GPIOPDR_OFFSET )))
#define GPIOB_AHB_GPIOPDR_R          (*((volatile uint32_t *)(GPIOB_AHB_BASE+GPIO_AHB_GPIOPDR_OFFSET )))

//--------
#define GPIOB_APB_GPIOPDR_R_PDE_MASK    (0x000000FF)
#define GPIOB_APB_GPIOPDR_R_PDE_BIT     (0)
#define GPIOB_APB_GPIOPDR_R_PDE0_DIS    (0x00000000)
#define GPIOB_APB_GPIOPDR_R_PDE1_DIS    (0x00000000)
#define GPIOB_APB_GPIOPDR_R_PDE2_DIS    (0x00000000)
#define GPIOB_APB_GPIOPDR_R_PDE3_DIS    (0x00000000)
#define GPIOB_APB_GPIOPDR_R_PDE4_DIS    (0x00000000)
#define GPIOB_APB_GPIOPDR_R_PDE5_DIS    (0x00000000)
#define GPIOB_APB_GPIOPDR_R_PDE6_DIS    (0x00000000)
#define GPIOB_APB_GPIOPDR_R_PDE7_DIS    (0x00000000)
#define GPIOB_APB_GPIOPDR_R_PDE0_EN     (0x00000001)
#define GPIOB_APB_GPIOPDR_R_PDE1_EN     (0x00000002)
#define GPIOB_APB_GPIOPDR_R_PDE2_EN     (0x00000004)
#define GPIOB_APB_GPIOPDR_R_PDE3_EN     (0x00000008)
#define GPIOB_APB_GPIOPDR_R_PDE4_EN     (0x00000010)
#define GPIOB_APB_GPIOPDR_R_PDE5_EN     (0x00000020)
#define GPIOB_APB_GPIOPDR_R_PDE6_EN     (0x00000040)
#define GPIOB_APB_GPIOPDR_R_PDE7_EN     (0x00000080)

#define GPIOB_APB_GPIOPDR_PDE_MASK      (0x00000001)
#define GPIOB_APB_GPIOPDR_PDE0_DIS      (0x00000000)
#define GPIOB_APB_GPIOPDR_PDE1_DIS      (0x00000000)
#define GPIOB_APB_GPIOPDR_PDE2_DIS      (0x00000000)
#define GPIOB_APB_GPIOPDR_PDE3_DIS      (0x00000000)
#define GPIOB_APB_GPIOPDR_PDE4_DIS      (0x00000000)
#define GPIOB_APB_GPIOPDR_PDE5_DIS      (0x00000000)
#define GPIOB_APB_GPIOPDR_PDE6_DIS      (0x00000000)
#define GPIOB_APB_GPIOPDR_PDE7_DIS      (0x00000000)
#define GPIOB_APB_GPIOPDR_PDE0_EN       (0x00000001)
#define GPIOB_APB_GPIOPDR_PDE1_EN       (0x00000001)
#define GPIOB_APB_GPIOPDR_PDE2_EN       (0x00000001)
#define GPIOB_APB_GPIOPDR_PDE3_EN       (0x00000001)
#define GPIOB_APB_GPIOPDR_PDE4_EN       (0x00000001)
#define GPIOB_APB_GPIOPDR_PDE5_EN       (0x00000001)
#define GPIOB_APB_GPIOPDR_PDE6_EN       (0x00000001)
#define GPIOB_APB_GPIOPDR_PDE7_EN       (0x00000001)
//--------

//--------
#define GPIOB_AHB_GPIOPDR_R_PDE_MASK    (0x000000FF)
#define GPIOB_AHB_GPIOPDR_R_PDE_BIT     (0)
#define GPIOB_AHB_GPIOPDR_R_PDE0_DIS    (0x00000000)
#define GPIOB_AHB_GPIOPDR_R_PDE1_DIS    (0x00000000)
#define GPIOB_AHB_GPIOPDR_R_PDE2_DIS    (0x00000000)
#define GPIOB_AHB_GPIOPDR_R_PDE3_DIS    (0x00000000)
#define GPIOB_AHB_GPIOPDR_R_PDE4_DIS    (0x00000000)
#define GPIOB_AHB_GPIOPDR_R_PDE5_DIS    (0x00000000)
#define GPIOB_AHB_GPIOPDR_R_PDE6_DIS    (0x00000000)
#define GPIOB_AHB_GPIOPDR_R_PDE7_DIS    (0x00000000)
#define GPIOB_AHB_GPIOPDR_R_PDE0_EN     (0x00000001)
#define GPIOB_AHB_GPIOPDR_R_PDE1_EN     (0x00000002)
#define GPIOB_AHB_GPIOPDR_R_PDE2_EN     (0x00000004)
#define GPIOB_AHB_GPIOPDR_R_PDE3_EN     (0x00000008)
#define GPIOB_AHB_GPIOPDR_R_PDE4_EN     (0x00000010)
#define GPIOB_AHB_GPIOPDR_R_PDE5_EN     (0x00000020)
#define GPIOB_AHB_GPIOPDR_R_PDE6_EN     (0x00000040)
#define GPIOB_AHB_GPIOPDR_R_PDE7_EN     (0x00000080)

#define GPIOB_AHB_GPIOPDR_PDE_MASK      (0x00000001)
#define GPIOB_AHB_GPIOPDR_PDE0_DIS      (0x00000000)
#define GPIOB_AHB_GPIOPDR_PDE1_DIS      (0x00000000)
#define GPIOB_AHB_GPIOPDR_PDE2_DIS      (0x00000000)
#define GPIOB_AHB_GPIOPDR_PDE3_DIS      (0x00000000)
#define GPIOB_AHB_GPIOPDR_PDE4_DIS      (0x00000000)
#define GPIOB_AHB_GPIOPDR_PDE5_DIS      (0x00000000)
#define GPIOB_AHB_GPIOPDR_PDE6_DIS      (0x00000000)
#define GPIOB_AHB_GPIOPDR_PDE7_DIS      (0x00000000)
#define GPIOB_AHB_GPIOPDR_PDE0_EN       (0x00000001)
#define GPIOB_AHB_GPIOPDR_PDE1_EN       (0x00000001)
#define GPIOB_AHB_GPIOPDR_PDE2_EN       (0x00000001)
#define GPIOB_AHB_GPIOPDR_PDE3_EN       (0x00000001)
#define GPIOB_AHB_GPIOPDR_PDE4_EN       (0x00000001)
#define GPIOB_AHB_GPIOPDR_PDE5_EN       (0x00000001)
#define GPIOB_AHB_GPIOPDR_PDE6_EN       (0x00000001)
#define GPIOB_AHB_GPIOPDR_PDE7_EN       (0x00000001)
//--------

#define GPIOB_AHB_GPIOPDR_PDE0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIOPDR_OFFSET)*32)+(0*4))))
#define GPIOB_AHB_GPIOPDR_PDE1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIOPDR_OFFSET)*32)+(1*4))))
#define GPIOB_AHB_GPIOPDR_PDE2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIOPDR_OFFSET)*32)+(2*4))))
#define GPIOB_AHB_GPIOPDR_PDE3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIOPDR_OFFSET)*32)+(3*4))))
#define GPIOB_AHB_GPIOPDR_PDE4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIOPDR_OFFSET)*32)+(4*4))))
#define GPIOB_AHB_GPIOPDR_PDE5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIOPDR_OFFSET)*32)+(5*4))))
#define GPIOB_AHB_GPIOPDR_PDE6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIOPDR_OFFSET)*32)+(6*4))))
#define GPIOB_AHB_GPIOPDR_PDE7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIOPDR_OFFSET)*32)+(7*4))))

#define GPIOB_APB_GPIOPDR_PDE0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIOPDR_OFFSET)*32)+(0*4))))
#define GPIOB_APB_GPIOPDR_PDE1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIOPDR_OFFSET)*32)+(1*4))))
#define GPIOB_APB_GPIOPDR_PDE2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIOPDR_OFFSET)*32)+(2*4))))
#define GPIOB_APB_GPIOPDR_PDE3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIOPDR_OFFSET)*32)+(3*4))))
#define GPIOB_APB_GPIOPDR_PDE4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIOPDR_OFFSET)*32)+(4*4))))
#define GPIOB_APB_GPIOPDR_PDE5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIOPDR_OFFSET)*32)+(5*4))))
#define GPIOB_APB_GPIOPDR_PDE6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIOPDR_OFFSET)*32)+(6*4))))
#define GPIOB_APB_GPIOPDR_PDE7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIOPDR_OFFSET)*32)+(7*4))))

////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 1.17 GPIOSLR ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOB_APB_GPIOSLR            (((GPIOSLR_TypeDef*)(GPIOB_APB_BASE+GPIO_APB_GPIOSLR_OFFSET )))
#define GPIOB_APB_GPIOSLR_R          (*((volatile uint32_t *)(GPIOB_APB_BASE+GPIO_APB_GPIOSLR_OFFSET )))

#define GPIOB_AHB_GPIOSLR            (((GPIOSLR_TypeDef*)(GPIOB_AHB_BASE+GPIO_AHB_GPIOSLR_OFFSET )))
#define GPIOB_AHB_GPIOSLR_R          (*((volatile uint32_t *)(GPIOB_AHB_BASE+GPIO_AHB_GPIOSLR_OFFSET )))

//--------
#define GPIOB_APB_GPIOSLR_R_SRL_MASK    (0x000000FF)
#define GPIOB_APB_GPIOSLR_R_SRL_BIT     (0)
#define GPIOB_APB_GPIOSLR_R_SRL0_DIS    (0x00000000)
#define GPIOB_APB_GPIOSLR_R_SRL1_DIS    (0x00000000)
#define GPIOB_APB_GPIOSLR_R_SRL2_DIS    (0x00000000)
#define GPIOB_APB_GPIOSLR_R_SRL3_DIS    (0x00000000)
#define GPIOB_APB_GPIOSLR_R_SRL4_DIS    (0x00000000)
#define GPIOB_APB_GPIOSLR_R_SRL5_DIS    (0x00000000)
#define GPIOB_APB_GPIOSLR_R_SRL6_DIS    (0x00000000)
#define GPIOB_APB_GPIOSLR_R_SRL7_DIS    (0x00000000)
#define GPIOB_APB_GPIOSLR_R_SRL0_EN     (0x00000001)
#define GPIOB_APB_GPIOSLR_R_SRL1_EN     (0x00000002)
#define GPIOB_APB_GPIOSLR_R_SRL2_EN     (0x00000004)
#define GPIOB_APB_GPIOSLR_R_SRL3_EN     (0x00000008)
#define GPIOB_APB_GPIOSLR_R_SRL4_EN     (0x00000010)
#define GPIOB_APB_GPIOSLR_R_SRL5_EN     (0x00000020)
#define GPIOB_APB_GPIOSLR_R_SRL6_EN     (0x00000040)
#define GPIOB_APB_GPIOSLR_R_SRL7_EN     (0x00000080)

#define GPIOB_APB_GPIOSLR_SRL_MASK      (0x00000001)
#define GPIOB_APB_GPIOSLR_SRL0_DIS      (0x00000000)
#define GPIOB_APB_GPIOSLR_SRL1_DIS      (0x00000000)
#define GPIOB_APB_GPIOSLR_SRL2_DIS      (0x00000000)
#define GPIOB_APB_GPIOSLR_SRL3_DIS      (0x00000000)
#define GPIOB_APB_GPIOSLR_SRL4_DIS      (0x00000000)
#define GPIOB_APB_GPIOSLR_SRL5_DIS      (0x00000000)
#define GPIOB_APB_GPIOSLR_SRL6_DIS      (0x00000000)
#define GPIOB_APB_GPIOSLR_SRL7_DIS      (0x00000000)
#define GPIOB_APB_GPIOSLR_SRL0_EN       (0x00000001)
#define GPIOB_APB_GPIOSLR_SRL1_EN       (0x00000001)
#define GPIOB_APB_GPIOSLR_SRL2_EN       (0x00000001)
#define GPIOB_APB_GPIOSLR_SRL3_EN       (0x00000001)
#define GPIOB_APB_GPIOSLR_SRL4_EN       (0x00000001)
#define GPIOB_APB_GPIOSLR_SRL5_EN       (0x00000001)
#define GPIOB_APB_GPIOSLR_SRL6_EN       (0x00000001)
#define GPIOB_APB_GPIOSLR_SRL7_EN       (0x00000001)
//--------

//--------
#define GPIOB_AHB_GPIOSLR_R_SRL_MASK    (0x000000FF)
#define GPIOB_AHB_GPIOSLR_R_SRL_BIT     (0)
#define GPIOB_AHB_GPIOSLR_R_SRL0_DIS    (0x00000000)
#define GPIOB_AHB_GPIOSLR_R_SRL1_DIS    (0x00000000)
#define GPIOB_AHB_GPIOSLR_R_SRL2_DIS    (0x00000000)
#define GPIOB_AHB_GPIOSLR_R_SRL3_DIS    (0x00000000)
#define GPIOB_AHB_GPIOSLR_R_SRL4_DIS    (0x00000000)
#define GPIOB_AHB_GPIOSLR_R_SRL5_DIS    (0x00000000)
#define GPIOB_AHB_GPIOSLR_R_SRL6_DIS    (0x00000000)
#define GPIOB_AHB_GPIOSLR_R_SRL7_DIS    (0x00000000)
#define GPIOB_AHB_GPIOSLR_R_SRL0_EN     (0x00000001)
#define GPIOB_AHB_GPIOSLR_R_SRL1_EN     (0x00000002)
#define GPIOB_AHB_GPIOSLR_R_SRL2_EN     (0x00000004)
#define GPIOB_AHB_GPIOSLR_R_SRL3_EN     (0x00000008)
#define GPIOB_AHB_GPIOSLR_R_SRL4_EN     (0x00000010)
#define GPIOB_AHB_GPIOSLR_R_SRL5_EN     (0x00000020)
#define GPIOB_AHB_GPIOSLR_R_SRL6_EN     (0x00000040)
#define GPIOB_AHB_GPIOSLR_R_SRL7_EN     (0x00000080)

#define GPIOB_AHB_GPIOSLR_SRL_MASK      (0x00000001)
#define GPIOB_AHB_GPIOSLR_SRL0_DIS      (0x00000000)
#define GPIOB_AHB_GPIOSLR_SRL1_DIS      (0x00000000)
#define GPIOB_AHB_GPIOSLR_SRL2_DIS      (0x00000000)
#define GPIOB_AHB_GPIOSLR_SRL3_DIS      (0x00000000)
#define GPIOB_AHB_GPIOSLR_SRL4_DIS      (0x00000000)
#define GPIOB_AHB_GPIOSLR_SRL5_DIS      (0x00000000)
#define GPIOB_AHB_GPIOSLR_SRL6_DIS      (0x00000000)
#define GPIOB_AHB_GPIOSLR_SRL7_DIS      (0x00000000)
#define GPIOB_AHB_GPIOSLR_SRL0_EN       (0x00000001)
#define GPIOB_AHB_GPIOSLR_SRL1_EN       (0x00000001)
#define GPIOB_AHB_GPIOSLR_SRL2_EN       (0x00000001)
#define GPIOB_AHB_GPIOSLR_SRL3_EN       (0x00000001)
#define GPIOB_AHB_GPIOSLR_SRL4_EN       (0x00000001)
#define GPIOB_AHB_GPIOSLR_SRL5_EN       (0x00000001)
#define GPIOB_AHB_GPIOSLR_SRL6_EN       (0x00000001)
#define GPIOB_AHB_GPIOSLR_SRL7_EN       (0x00000001)
//--------

#define GPIOB_AHB_GPIOSLR_SRL0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIOSLR_OFFSET)*32)+(0*4))))
#define GPIOB_AHB_GPIOSLR_SRL1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIOSLR_OFFSET)*32)+(1*4))))
#define GPIOB_AHB_GPIOSLR_SRL2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIOSLR_OFFSET)*32)+(2*4))))
#define GPIOB_AHB_GPIOSLR_SRL3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIOSLR_OFFSET)*32)+(3*4))))
#define GPIOB_AHB_GPIOSLR_SRL4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIOSLR_OFFSET)*32)+(4*4))))
#define GPIOB_AHB_GPIOSLR_SRL5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIOSLR_OFFSET)*32)+(5*4))))
#define GPIOB_AHB_GPIOSLR_SRL6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIOSLR_OFFSET)*32)+(6*4))))
#define GPIOB_AHB_GPIOSLR_SRL7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIOSLR_OFFSET)*32)+(7*4))))

#define GPIOB_APB_GPIOSLR_SRL0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIOSLR_OFFSET)*32)+(0*4))))
#define GPIOB_APB_GPIOSLR_SRL1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIOSLR_OFFSET)*32)+(1*4))))
#define GPIOB_APB_GPIOSLR_SRL2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIOSLR_OFFSET)*32)+(2*4))))
#define GPIOB_APB_GPIOSLR_SRL3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIOSLR_OFFSET)*32)+(3*4))))
#define GPIOB_APB_GPIOSLR_SRL4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIOSLR_OFFSET)*32)+(4*4))))
#define GPIOB_APB_GPIOSLR_SRL5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIOSLR_OFFSET)*32)+(5*4))))
#define GPIOB_APB_GPIOSLR_SRL6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIOSLR_OFFSET)*32)+(6*4))))
#define GPIOB_APB_GPIOSLR_SRL7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIOSLR_OFFSET)*32)+(7*4))))

////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 1.18 GPIODEN ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOB_APB_GPIODEN            (((GPIODEN_TypeDef*)(GPIOB_APB_BASE+GPIO_APB_GPIODEN_OFFSET )))
#define GPIOB_APB_GPIODEN_R          (*((volatile uint32_t *)(GPIOB_APB_BASE+GPIO_APB_GPIODEN_OFFSET )))

#define GPIOB_AHB_GPIODEN            (((GPIODEN_TypeDef*)(GPIOB_AHB_BASE+GPIO_AHB_GPIODEN_OFFSET )))
#define GPIOB_AHB_GPIODEN_R          (*((volatile uint32_t *)(GPIOB_AHB_BASE+GPIO_AHB_GPIODEN_OFFSET )))


//--------
#define GPIOB_APB_GPIODEN_R_DEN_MASK    (0x000000FF)
#define GPIOB_APB_GPIODEN_R_DEN_BIT     (0)
#define GPIOB_APB_GPIODEN_R_DEN0_DIS    (0x00000000)
#define GPIOB_APB_GPIODEN_R_DEN1_DIS    (0x00000000)
#define GPIOB_APB_GPIODEN_R_DEN2_DIS    (0x00000000)
#define GPIOB_APB_GPIODEN_R_DEN3_DIS    (0x00000000)
#define GPIOB_APB_GPIODEN_R_DEN4_DIS    (0x00000000)
#define GPIOB_APB_GPIODEN_R_DEN5_DIS    (0x00000000)
#define GPIOB_APB_GPIODEN_R_DEN6_DIS    (0x00000000)
#define GPIOB_APB_GPIODEN_R_DEN7_DIS    (0x00000000)
#define GPIOB_APB_GPIODEN_R_DEN0_EN     (0x00000001)
#define GPIOB_APB_GPIODEN_R_DEN1_EN     (0x00000002)
#define GPIOB_APB_GPIODEN_R_DEN2_EN     (0x00000004)
#define GPIOB_APB_GPIODEN_R_DEN3_EN     (0x00000008)
#define GPIOB_APB_GPIODEN_R_DEN4_EN     (0x00000010)
#define GPIOB_APB_GPIODEN_R_DEN5_EN     (0x00000020)
#define GPIOB_APB_GPIODEN_R_DEN6_EN     (0x00000040)
#define GPIOB_APB_GPIODEN_R_DEN7_EN     (0x00000080)

#define GPIOB_APB_GPIODEN_DEN_MASK      (0x00000001)
#define GPIOB_APB_GPIODEN_DEN0_DIS      (0x00000000)
#define GPIOB_APB_GPIODEN_DEN1_DIS      (0x00000000)
#define GPIOB_APB_GPIODEN_DEN2_DIS      (0x00000000)
#define GPIOB_APB_GPIODEN_DEN3_DIS      (0x00000000)
#define GPIOB_APB_GPIODEN_DEN4_DIS      (0x00000000)
#define GPIOB_APB_GPIODEN_DEN5_DIS      (0x00000000)
#define GPIOB_APB_GPIODEN_DEN6_DIS      (0x00000000)
#define GPIOB_APB_GPIODEN_DEN7_DIS      (0x00000000)
#define GPIOB_APB_GPIODEN_DEN0_EN       (0x00000001)
#define GPIOB_APB_GPIODEN_DEN1_EN       (0x00000001)
#define GPIOB_APB_GPIODEN_DEN2_EN       (0x00000001)
#define GPIOB_APB_GPIODEN_DEN3_EN       (0x00000001)
#define GPIOB_APB_GPIODEN_DEN4_EN       (0x00000001)
#define GPIOB_APB_GPIODEN_DEN5_EN       (0x00000001)
#define GPIOB_APB_GPIODEN_DEN6_EN       (0x00000001)
#define GPIOB_APB_GPIODEN_DEN7_EN       (0x00000001)
//--------

//--------
#define GPIOB_AHB_GPIODEN_R_DEN_MASK    (0x000000FF)
#define GPIOB_AHB_GPIODEN_R_DEN_BIT     (0)
#define GPIOB_AHB_GPIODEN_R_DEN0_DIS    (0x00000000)
#define GPIOB_AHB_GPIODEN_R_DEN1_DIS    (0x00000000)
#define GPIOB_AHB_GPIODEN_R_DEN2_DIS    (0x00000000)
#define GPIOB_AHB_GPIODEN_R_DEN3_DIS    (0x00000000)
#define GPIOB_AHB_GPIODEN_R_DEN4_DIS    (0x00000000)
#define GPIOB_AHB_GPIODEN_R_DEN5_DIS    (0x00000000)
#define GPIOB_AHB_GPIODEN_R_DEN6_DIS    (0x00000000)
#define GPIOB_AHB_GPIODEN_R_DEN7_DIS    (0x00000000)
#define GPIOB_AHB_GPIODEN_R_DEN0_EN     (0x00000001)
#define GPIOB_AHB_GPIODEN_R_DEN1_EN     (0x00000002)
#define GPIOB_AHB_GPIODEN_R_DEN2_EN     (0x00000004)
#define GPIOB_AHB_GPIODEN_R_DEN3_EN     (0x00000008)
#define GPIOB_AHB_GPIODEN_R_DEN4_EN     (0x00000010)
#define GPIOB_AHB_GPIODEN_R_DEN5_EN     (0x00000020)
#define GPIOB_AHB_GPIODEN_R_DEN6_EN     (0x00000040)
#define GPIOB_AHB_GPIODEN_R_DEN7_EN     (0x00000080)

#define GPIOB_AHB_GPIODEN_DEN_MASK      (0x00000001)
#define GPIOB_AHB_GPIODEN_DEN0_DIS      (0x00000000)
#define GPIOB_AHB_GPIODEN_DEN1_DIS      (0x00000000)
#define GPIOB_AHB_GPIODEN_DEN2_DIS      (0x00000000)
#define GPIOB_AHB_GPIODEN_DEN3_DIS      (0x00000000)
#define GPIOB_AHB_GPIODEN_DEN4_DIS      (0x00000000)
#define GPIOB_AHB_GPIODEN_DEN5_DIS      (0x00000000)
#define GPIOB_AHB_GPIODEN_DEN6_DIS      (0x00000000)
#define GPIOB_AHB_GPIODEN_DEN7_DIS      (0x00000000)
#define GPIOB_AHB_GPIODEN_DEN0_EN       (0x00000001)
#define GPIOB_AHB_GPIODEN_DEN1_EN       (0x00000001)
#define GPIOB_AHB_GPIODEN_DEN2_EN       (0x00000001)
#define GPIOB_AHB_GPIODEN_DEN3_EN       (0x00000001)
#define GPIOB_AHB_GPIODEN_DEN4_EN       (0x00000001)
#define GPIOB_AHB_GPIODEN_DEN5_EN       (0x00000001)
#define GPIOB_AHB_GPIODEN_DEN6_EN       (0x00000001)
#define GPIOB_AHB_GPIODEN_DEN7_EN       (0x00000001)
//--------

#define GPIOB_AHB_GPIODEN_DEN0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIODEN_OFFSET)*32)+(0*4))))
#define GPIOB_AHB_GPIODEN_DEN1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIODEN_OFFSET)*32)+(1*4))))
#define GPIOB_AHB_GPIODEN_DEN2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIODEN_OFFSET)*32)+(2*4))))
#define GPIOB_AHB_GPIODEN_DEN3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIODEN_OFFSET)*32)+(3*4))))
#define GPIOB_AHB_GPIODEN_DEN4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIODEN_OFFSET)*32)+(4*4))))
#define GPIOB_AHB_GPIODEN_DEN5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIODEN_OFFSET)*32)+(5*4))))
#define GPIOB_AHB_GPIODEN_DEN6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIODEN_OFFSET)*32)+(6*4))))
#define GPIOB_AHB_GPIODEN_DEN7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIODEN_OFFSET)*32)+(7*4))))

#define GPIOB_APB_GPIODEN_DEN0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIODEN_OFFSET)*32)+(0*4))))
#define GPIOB_APB_GPIODEN_DEN1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIODEN_OFFSET)*32)+(1*4))))
#define GPIOB_APB_GPIODEN_DEN2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIODEN_OFFSET)*32)+(2*4))))
#define GPIOB_APB_GPIODEN_DEN3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIODEN_OFFSET)*32)+(3*4))))
#define GPIOB_APB_GPIODEN_DEN4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIODEN_OFFSET)*32)+(4*4))))
#define GPIOB_APB_GPIODEN_DEN5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIODEN_OFFSET)*32)+(5*4))))
#define GPIOB_APB_GPIODEN_DEN6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIODEN_OFFSET)*32)+(6*4))))
#define GPIOB_APB_GPIODEN_DEN7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIODEN_OFFSET)*32)+(7*4))))

////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 1.19 GPIOLOCK ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOB_APB_GPIOLOCK            (((GPIOLOCK_TypeDef*)(GPIOB_APB_BASE+GPIO_APB_GPIOLOCK_OFFSET )))
#define GPIOB_APB_GPIOLOCK_R          (*((volatile uint32_t *)(GPIOB_APB_BASE+GPIO_APB_GPIOLOCK_OFFSET )))

#define GPIOB_AHB_GPIOLOCK            (((GPIOLOCK_TypeDef*)(GPIOB_AHB_BASE+GPIO_AHB_GPIOLOCK_OFFSET )))
#define GPIOB_AHB_GPIOLOCK_R          (*((volatile uint32_t *)(GPIOB_AHB_BASE+GPIO_AHB_GPIOLOCK_OFFSET )))

//--------
#define GPIOB_APB_GPIOLOCK_R_LOCK_MASK     (0xFFFFFFFF)
#define GPIOB_APB_GPIOLOCK_R_LOCK_BIT      (0)
#define GPIOB_APB_GPIOLOCK_R_LOCK_KEY      (0x4C4F434B)
#define GPIOB_APB_GPIOLOCK_R_LOCK_UNLOCK   (0x00000000)
#define GPIOB_APB_GPIOLOCK_R_LOCK_LOCK     (0x00000001)

#define GPIOB_APB_GPIOLOCK_LOCK_MASK       (0xFFFFFFFF)
#define GPIOB_APB_GPIOLOCK_LOCK_KEY        (0x4C4F434B)
#define GPIOB_APB_GPIOLOCK_LOCK_UNLOCK     (0x00000000)
#define GPIOB_APB_GPIOLOCK_LOCK_LOCK       (0x00000001)
//--------

//--------
#define GPIOB_AHB_GPIOLOCK_R_LOCK_MASK     (0xFFFFFFFF)
#define GPIOB_AHB_GPIOLOCK_R_LOCK_BIT      (0)
#define GPIOB_AHB_GPIOLOCK_R_LOCK_KEY      (0x4C4F434B)
#define GPIOB_AHB_GPIOLOCK_R_LOCK_UNLOCK   (0x00000000)
#define GPIOB_AHB_GPIOLOCK_R_LOCK_LOCK     (0x00000001)

#define GPIOB_AHB_GPIOLOCK_LOCK_MASK       (0xFFFFFFFF)
#define GPIOB_AHB_GPIOLOCK_LOCK_KEY        (0x4C4F434B)
#define GPIOB_AHB_GPIOLOCK_LOCK_UNLOCK     (0x00000000)
#define GPIOB_AHB_GPIOLOCK_LOCK_LOCK       (0x00000001)
//--------

////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 1.20 GPIOCR ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOB_APB_GPIOCR            (((GPIOCR_TypeDef*)(GPIOB_APB_BASE+GPIO_APB_GPIOCR_OFFSET )))
#define GPIOB_APB_GPIOCR_R          (*((volatile uint32_t *)(GPIOB_APB_BASE+GPIO_APB_GPIOCR_OFFSET )))

#define GPIOB_AHB_GPIOCR            (((GPIOCR_TypeDef*)(GPIOB_AHB_BASE+GPIO_AHB_GPIOCR_OFFSET )))
#define GPIOB_AHB_GPIOCR_R          (*((volatile uint32_t *)(GPIOB_AHB_BASE+GPIO_AHB_GPIOCR_OFFSET )))


//--------
#define GPIOB_APB_GPIOCR_R_CR_MASK      (0x000000FF)
#define GPIOB_APB_GPIOCR_R_CR_BIT       (0)
#define GPIOB_APB_GPIOCR_R_CR0_DIS      (0x00000000)
#define GPIOB_APB_GPIOCR_R_CR1_DIS      (0x00000000)
#define GPIOB_APB_GPIOCR_R_CR2_DIS      (0x00000000)
#define GPIOB_APB_GPIOCR_R_CR3_DIS      (0x00000000)
#define GPIOB_APB_GPIOCR_R_CR4_DIS      (0x00000000)
#define GPIOB_APB_GPIOCR_R_CR5_DIS      (0x00000000)
#define GPIOB_APB_GPIOCR_R_CR6_DIS      (0x00000000)
#define GPIOB_APB_GPIOCR_R_CR7_DIS      (0x00000000)
#define GPIOB_APB_GPIOCR_R_CR0_EN       (0x00000001)
#define GPIOB_APB_GPIOCR_R_CR1_EN       (0x00000002)
#define GPIOB_APB_GPIOCR_R_CR2_EN       (0x00000004)
#define GPIOB_APB_GPIOCR_R_CR3_EN       (0x00000008)
#define GPIOB_APB_GPIOCR_R_CR4_EN       (0x00000010)
#define GPIOB_APB_GPIOCR_R_CR5_EN       (0x00000020)
#define GPIOB_APB_GPIOCR_R_CR6_EN       (0x00000040)
#define GPIOB_APB_GPIOCR_R_CR7_EN       (0x00000080)

#define GPIOB_APB_GPIOCR_CR_MASK        (0x00000001)
#define GPIOB_APB_GPIOCR_CR0_DIS        (0x00000000)
#define GPIOB_APB_GPIOCR_CR1_DIS        (0x00000000)
#define GPIOB_APB_GPIOCR_CR2_DIS        (0x00000000)
#define GPIOB_APB_GPIOCR_CR3_DIS        (0x00000000)
#define GPIOB_APB_GPIOCR_CR4_DIS        (0x00000000)
#define GPIOB_APB_GPIOCR_CR5_DIS        (0x00000000)
#define GPIOB_APB_GPIOCR_CR6_DIS        (0x00000000)
#define GPIOB_APB_GPIOCR_CR7_DIS        (0x00000000)
#define GPIOB_APB_GPIOCR_CR0_EN         (0x00000001)
#define GPIOB_APB_GPIOCR_CR1_EN         (0x00000001)
#define GPIOB_APB_GPIOCR_CR2_EN         (0x00000001)
#define GPIOB_APB_GPIOCR_CR3_EN         (0x00000001)
#define GPIOB_APB_GPIOCR_CR4_EN         (0x00000001)
#define GPIOB_APB_GPIOCR_CR5_EN         (0x00000001)
#define GPIOB_APB_GPIOCR_CR6_EN         (0x00000001)
#define GPIOB_APB_GPIOCR_CR7_EN         (0x00000001)
//--------

//--------
#define GPIOB_AHB_GPIOCR_R_CR_MASK      (0x000000FF)
#define GPIOB_AHB_GPIOCR_R_CR_BIT       (0)
#define GPIOB_AHB_GPIOCR_R_CR0_DIS      (0x00000000)
#define GPIOB_AHB_GPIOCR_R_CR1_DIS      (0x00000000)
#define GPIOB_AHB_GPIOCR_R_CR2_DIS      (0x00000000)
#define GPIOB_AHB_GPIOCR_R_CR3_DIS      (0x00000000)
#define GPIOB_AHB_GPIOCR_R_CR4_DIS      (0x00000000)
#define GPIOB_AHB_GPIOCR_R_CR5_DIS      (0x00000000)
#define GPIOB_AHB_GPIOCR_R_CR6_DIS      (0x00000000)
#define GPIOB_AHB_GPIOCR_R_CR7_DIS      (0x00000000)
#define GPIOB_AHB_GPIOCR_R_CR0_EN       (0x00000001)
#define GPIOB_AHB_GPIOCR_R_CR1_EN       (0x00000002)
#define GPIOB_AHB_GPIOCR_R_CR2_EN       (0x00000004)
#define GPIOB_AHB_GPIOCR_R_CR3_EN       (0x00000008)
#define GPIOB_AHB_GPIOCR_R_CR4_EN       (0x00000010)
#define GPIOB_AHB_GPIOCR_R_CR5_EN       (0x00000020)
#define GPIOB_AHB_GPIOCR_R_CR6_EN       (0x00000040)
#define GPIOB_AHB_GPIOCR_R_CR7_EN       (0x00000080)

#define GPIOB_AHB_GPIOCR_CR_MASK        (0x00000001)
#define GPIOB_AHB_GPIOCR_CR0_DIS        (0x00000000)
#define GPIOB_AHB_GPIOCR_CR1_DIS        (0x00000000)
#define GPIOB_AHB_GPIOCR_CR2_DIS        (0x00000000)
#define GPIOB_AHB_GPIOCR_CR3_DIS        (0x00000000)
#define GPIOB_AHB_GPIOCR_CR4_DIS        (0x00000000)
#define GPIOB_AHB_GPIOCR_CR5_DIS        (0x00000000)
#define GPIOB_AHB_GPIOCR_CR6_DIS        (0x00000000)
#define GPIOB_AHB_GPIOCR_CR7_DIS        (0x00000000)
#define GPIOB_AHB_GPIOCR_CR0_EN         (0x00000001)
#define GPIOB_AHB_GPIOCR_CR1_EN         (0x00000001)
#define GPIOB_AHB_GPIOCR_CR2_EN         (0x00000001)
#define GPIOB_AHB_GPIOCR_CR3_EN         (0x00000001)
#define GPIOB_AHB_GPIOCR_CR4_EN         (0x00000001)
#define GPIOB_AHB_GPIOCR_CR5_EN         (0x00000001)
#define GPIOB_AHB_GPIOCR_CR6_EN         (0x00000001)
#define GPIOB_AHB_GPIOCR_CR7_EN         (0x00000001)
//--------

#define GPIOB_AHB_GPIOCR_CR0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIOCR_OFFSET)*32)+(0*4))))
#define GPIOB_AHB_GPIOCR_CR1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIOCR_OFFSET)*32)+(1*4))))
#define GPIOB_AHB_GPIOCR_CR2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIOCR_OFFSET)*32)+(2*4))))
#define GPIOB_AHB_GPIOCR_CR3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIOCR_OFFSET)*32)+(3*4))))
#define GPIOB_AHB_GPIOCR_CR4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIOCR_OFFSET)*32)+(4*4))))
#define GPIOB_AHB_GPIOCR_CR5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIOCR_OFFSET)*32)+(5*4))))
#define GPIOB_AHB_GPIOCR_CR6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIOCR_OFFSET)*32)+(6*4))))
#define GPIOB_AHB_GPIOCR_CR7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIOCR_OFFSET)*32)+(7*4))))

#define GPIOB_APB_GPIOCR_CR0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIOCR_OFFSET)*32)+(0*4))))
#define GPIOB_APB_GPIOCR_CR1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIOCR_OFFSET)*32)+(1*4))))
#define GPIOB_APB_GPIOCR_CR2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIOCR_OFFSET)*32)+(2*4))))
#define GPIOB_APB_GPIOCR_CR3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIOCR_OFFSET)*32)+(3*4))))
#define GPIOB_APB_GPIOCR_CR4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIOCR_OFFSET)*32)+(4*4))))
#define GPIOB_APB_GPIOCR_CR5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIOCR_OFFSET)*32)+(5*4))))
#define GPIOB_APB_GPIOCR_CR6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIOCR_OFFSET)*32)+(6*4))))
#define GPIOB_APB_GPIOCR_CR7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIOCR_OFFSET)*32)+(7*4))))




////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 1.21 GPIOAMSEL ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOB_APB_GPIOAMSEL            (((GPIOAMSEL_TypeDef*)(GPIOB_APB_BASE+GPIO_APB_GPIOAMSEL_OFFSET )))
#define GPIOB_APB_GPIOAMSEL_R          (*((volatile uint32_t *)(GPIOB_APB_BASE+GPIO_APB_GPIOAMSEL_OFFSET )))

#define GPIOB_AHB_GPIOAMSEL            (((GPIOAMSEL_TypeDef*)(GPIOB_AHB_BASE+GPIO_AHB_GPIOAMSEL_OFFSET )))
#define GPIOB_AHB_GPIOAMSEL_R          (*((volatile uint32_t *)(GPIOB_AHB_BASE+GPIO_AHB_GPIOAMSEL_OFFSET )))


//--------
#define GPIOB_APB_GPIOAMSEL_R_GPIOAMSEL_MASK      (0x000000FF)
#define GPIOB_APB_GPIOAMSEL_R_GPIOAMSEL_BIT       (0)
#define GPIOB_APB_GPIOAMSEL_R_GPIOAMSEL0_DIS      (0x00000000)
#define GPIOB_APB_GPIOAMSEL_R_GPIOAMSEL1_DIS      (0x00000000)
#define GPIOB_APB_GPIOAMSEL_R_GPIOAMSEL2_DIS      (0x00000000)
#define GPIOB_APB_GPIOAMSEL_R_GPIOAMSEL3_DIS      (0x00000000)
#define GPIOB_APB_GPIOAMSEL_R_GPIOAMSEL4_DIS      (0x00000000)
#define GPIOB_APB_GPIOAMSEL_R_GPIOAMSEL5_DIS      (0x00000000)
#define GPIOB_APB_GPIOAMSEL_R_GPIOAMSEL6_DIS      (0x00000000)
#define GPIOB_APB_GPIOAMSEL_R_GPIOAMSEL7_DIS      (0x00000000)
#define GPIOB_APB_GPIOAMSEL_R_GPIOAMSEL0_EN       (0x00000001)
#define GPIOB_APB_GPIOAMSEL_R_GPIOAMSEL1_EN       (0x00000002)
#define GPIOB_APB_GPIOAMSEL_R_GPIOAMSEL2_EN       (0x00000004)
#define GPIOB_APB_GPIOAMSEL_R_GPIOAMSEL3_EN       (0x00000008)
#define GPIOB_APB_GPIOAMSEL_R_GPIOAMSEL4_EN       (0x00000010)
#define GPIOB_APB_GPIOAMSEL_R_GPIOAMSEL5_EN       (0x00000020)
#define GPIOB_APB_GPIOAMSEL_R_GPIOAMSEL6_EN       (0x00000040)
#define GPIOB_APB_GPIOAMSEL_R_GPIOAMSEL7_EN       (0x00000080)

#define GPIOB_APB_GPIOAMSEL_GPIOAMSEL_MASK        (0x00000001)
#define GPIOB_APB_GPIOAMSEL_GPIOAMSEL0_DIS        (0x00000000)
#define GPIOB_APB_GPIOAMSEL_GPIOAMSEL1_DIS        (0x00000000)
#define GPIOB_APB_GPIOAMSEL_GPIOAMSEL2_DIS        (0x00000000)
#define GPIOB_APB_GPIOAMSEL_GPIOAMSEL3_DIS        (0x00000000)
#define GPIOB_APB_GPIOAMSEL_GPIOAMSEL4_DIS        (0x00000000)
#define GPIOB_APB_GPIOAMSEL_GPIOAMSEL5_DIS        (0x00000000)
#define GPIOB_APB_GPIOAMSEL_GPIOAMSEL6_DIS        (0x00000000)
#define GPIOB_APB_GPIOAMSEL_GPIOAMSEL7_DIS        (0x00000000)
#define GPIOB_APB_GPIOAMSEL_GPIOAMSEL0_EN         (0x00000001)
#define GPIOB_APB_GPIOAMSEL_GPIOAMSEL1_EN         (0x00000001)
#define GPIOB_APB_GPIOAMSEL_GPIOAMSEL2_EN         (0x00000001)
#define GPIOB_APB_GPIOAMSEL_GPIOAMSEL3_EN         (0x00000001)
#define GPIOB_APB_GPIOAMSEL_GPIOAMSEL4_EN         (0x00000001)
#define GPIOB_APB_GPIOAMSEL_GPIOAMSEL5_EN         (0x00000001)
#define GPIOB_APB_GPIOAMSEL_GPIOAMSEL6_EN         (0x00000001)
#define GPIOB_APB_GPIOAMSEL_GPIOAMSEL7_EN         (0x00000001)
//--------

//--------
#define GPIOB_AHB_GPIOAMSEL_R_GPIOAMSEL_MASK      (0x000000FF)
#define GPIOB_AHB_GPIOAMSEL_R_GPIOAMSEL_BIT       (0)
#define GPIOB_AHB_GPIOAMSEL_R_GPIOAMSEL0_DIS      (0x00000000)
#define GPIOB_AHB_GPIOAMSEL_R_GPIOAMSEL1_DIS      (0x00000000)
#define GPIOB_AHB_GPIOAMSEL_R_GPIOAMSEL2_DIS      (0x00000000)
#define GPIOB_AHB_GPIOAMSEL_R_GPIOAMSEL3_DIS      (0x00000000)
#define GPIOB_AHB_GPIOAMSEL_R_GPIOAMSEL4_DIS      (0x00000000)
#define GPIOB_AHB_GPIOAMSEL_R_GPIOAMSEL5_DIS      (0x00000000)
#define GPIOB_AHB_GPIOAMSEL_R_GPIOAMSEL6_DIS      (0x00000000)
#define GPIOB_AHB_GPIOAMSEL_R_GPIOAMSEL7_DIS      (0x00000000)
#define GPIOB_AHB_GPIOAMSEL_R_GPIOAMSEL0_EN       (0x00000001)
#define GPIOB_AHB_GPIOAMSEL_R_GPIOAMSEL1_EN       (0x00000002)
#define GPIOB_AHB_GPIOAMSEL_R_GPIOAMSEL2_EN       (0x00000004)
#define GPIOB_AHB_GPIOAMSEL_R_GPIOAMSEL3_EN       (0x00000008)
#define GPIOB_AHB_GPIOAMSEL_R_GPIOAMSEL4_EN       (0x00000010)
#define GPIOB_AHB_GPIOAMSEL_R_GPIOAMSEL5_EN       (0x00000020)
#define GPIOB_AHB_GPIOAMSEL_R_GPIOAMSEL6_EN       (0x00000040)
#define GPIOB_AHB_GPIOAMSEL_R_GPIOAMSEL7_EN       (0x00000080)

#define GPIOB_AHB_GPIOAMSEL_GPIOAMSEL_MASK        (0x00000001)
#define GPIOB_AHB_GPIOAMSEL_GPIOAMSEL0_DIS        (0x00000000)
#define GPIOB_AHB_GPIOAMSEL_GPIOAMSEL1_DIS        (0x00000000)
#define GPIOB_AHB_GPIOAMSEL_GPIOAMSEL2_DIS        (0x00000000)
#define GPIOB_AHB_GPIOAMSEL_GPIOAMSEL3_DIS        (0x00000000)
#define GPIOB_AHB_GPIOAMSEL_GPIOAMSEL4_DIS        (0x00000000)
#define GPIOB_AHB_GPIOAMSEL_GPIOAMSEL5_DIS        (0x00000000)
#define GPIOB_AHB_GPIOAMSEL_GPIOAMSEL6_DIS        (0x00000000)
#define GPIOB_AHB_GPIOAMSEL_GPIOAMSEL7_DIS        (0x00000000)
#define GPIOB_AHB_GPIOAMSEL_GPIOAMSEL0_EN         (0x00000001)
#define GPIOB_AHB_GPIOAMSEL_GPIOAMSEL1_EN         (0x00000001)
#define GPIOB_AHB_GPIOAMSEL_GPIOAMSEL2_EN         (0x00000001)
#define GPIOB_AHB_GPIOAMSEL_GPIOAMSEL3_EN         (0x00000001)
#define GPIOB_AHB_GPIOAMSEL_GPIOAMSEL4_EN         (0x00000001)
#define GPIOB_AHB_GPIOAMSEL_GPIOAMSEL5_EN         (0x00000001)
#define GPIOB_AHB_GPIOAMSEL_GPIOAMSEL6_EN         (0x00000001)
#define GPIOB_AHB_GPIOAMSEL_GPIOAMSEL7_EN         (0x00000001)
//--------

#define GPIOB_AHB_GPIOAMSEL_GPIOAMSEL0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIOAMSEL_OFFSET)*32)+(0*4))))
#define GPIOB_AHB_GPIOAMSEL_GPIOAMSEL1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIOAMSEL_OFFSET)*32)+(1*4))))
#define GPIOB_AHB_GPIOAMSEL_GPIOAMSEL2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIOAMSEL_OFFSET)*32)+(2*4))))
#define GPIOB_AHB_GPIOAMSEL_GPIOAMSEL3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIOAMSEL_OFFSET)*32)+(3*4))))
#define GPIOB_AHB_GPIOAMSEL_GPIOAMSEL4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIOAMSEL_OFFSET)*32)+(4*4))))
#define GPIOB_AHB_GPIOAMSEL_GPIOAMSEL5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIOAMSEL_OFFSET)*32)+(5*4))))
#define GPIOB_AHB_GPIOAMSEL_GPIOAMSEL6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIOAMSEL_OFFSET)*32)+(6*4))))
#define GPIOB_AHB_GPIOAMSEL_GPIOAMSEL7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIOAMSEL_OFFSET)*32)+(7*4))))

#define GPIOB_APB_GPIOAMSEL_GPIOAMSEL0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIOAMSEL_OFFSET)*32)+(0*4))))
#define GPIOB_APB_GPIOAMSEL_GPIOAMSEL1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIOAMSEL_OFFSET)*32)+(1*4))))
#define GPIOB_APB_GPIOAMSEL_GPIOAMSEL2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIOAMSEL_OFFSET)*32)+(2*4))))
#define GPIOB_APB_GPIOAMSEL_GPIOAMSEL3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIOAMSEL_OFFSET)*32)+(3*4))))
#define GPIOB_APB_GPIOAMSEL_GPIOAMSEL4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIOAMSEL_OFFSET)*32)+(4*4))))
#define GPIOB_APB_GPIOAMSEL_GPIOAMSEL5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIOAMSEL_OFFSET)*32)+(5*4))))
#define GPIOB_APB_GPIOAMSEL_GPIOAMSEL6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIOAMSEL_OFFSET)*32)+(6*4))))
#define GPIOB_APB_GPIOAMSEL_GPIOAMSEL7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIOAMSEL_OFFSET)*32)+(7*4))))


////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 1.22 GPIOPCTL ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOB_APB_GPIOPCTL            (((GPIOPCTL_TypeDef*)(GPIOB_APB_BASE+GPIO_APB_GPIOPCTL_OFFSET )))
#define GPIOB_APB_GPIOPCTL_R          (*((volatile uint32_t *)(GPIOB_APB_BASE+GPIO_APB_GPIOPCTL_OFFSET )))

#define GPIOB_AHB_GPIOPCTL            (((GPIOPCTL_TypeDef*)(GPIOB_AHB_BASE+GPIO_AHB_GPIOPCTL_OFFSET )))
#define GPIOB_AHB_GPIOPCTL_R          (*((volatile uint32_t *)(GPIOB_AHB_BASE+GPIO_AHB_GPIOPCTL_OFFSET )))


//--------
#define GPIOB_APB_GPIOPCTL_R_PCM0_MASK   (0x0000000F)
#define GPIOB_APB_GPIOPCTL_R_PCM0_BIT    (0)
#define GPIOB_APB_GPIOPCTL_R_PCM0_GPIO   (0x00000000)
#define GPIOB_APB_GPIOPCTL_R_PCM0_U1Rx   (0x00000001)
#define GPIOB_APB_GPIOPCTL_R_PCM0_T2CCP0 (0x00000007)

#define GPIOB_APB_GPIOPCTL_PCM0_MASK     (0x0000000F)
#define GPIOB_APB_GPIOPCTL_PCM0_GPIO     (0x00000000)
#define GPIOB_APB_GPIOPCTL_PCM0_U1Rx     (0x00000001)
#define GPIOB_APB_GPIOPCTL_PCM0_T2CCP0   (0x00000007)

#define GPIOB_AHB_GPIOPCTL_R_PCM0_MASK   (0x0000000F)
#define GPIOB_AHB_GPIOPCTL_R_PCM0_BIT    (0)
#define GPIOB_AHB_GPIOPCTL_R_PCM0_GPIO   (0x00000000)
#define GPIOB_AHB_GPIOPCTL_R_PCM0_U1Rx   (0x00000001)
#define GPIOB_AHB_GPIOPCTL_R_PCM0_T2CCP0 (0x00000007)

#define GPIOB_AHB_GPIOPCTL_PCM0_MASK     (0x0000000F)
#define GPIOB_AHB_GPIOPCTL_PCM0_GPIO     (0x00000000)
#define GPIOB_AHB_GPIOPCTL_PCM0_U1Rx     (0x00000001)
#define GPIOB_AHB_GPIOPCTL_PCM0_T2CCP0   (0x00000007)
//--------

//--------
#define GPIOB_APB_GPIOPCTL_R_PCM1_MASK   (0x000000F0)
#define GPIOB_APB_GPIOPCTL_R_PCM1_BIT    (4)
#define GPIOB_APB_GPIOPCTL_R_PCM1_GPIO   (0x00000000)
#define GPIOB_APB_GPIOPCTL_R_PCM1_U1Tx   (0x00000010)
#define GPIOB_APB_GPIOPCTL_R_PCM1_T2CCP1 (0x00000070)

#define GPIOB_APB_GPIOPCTL_PCM1_MASK     (0x0000000F)
#define GPIOB_APB_GPIOPCTL_PCM1_GPIO     (0x00000000)
#define GPIOB_APB_GPIOPCTL_PCM1_U1Tx     (0x00000001)
#define GPIOB_APB_GPIOPCTL_PCM1_T2CCP1   (0x00000007)

#define GPIOB_AHB_GPIOPCTL_R_PCM1_MASK   (0x000000F0)
#define GPIOB_AHB_GPIOPCTL_R_PCM1_BIT    (4)
#define GPIOB_AHB_GPIOPCTL_R_PCM1_GPIO   (0x00000000)
#define GPIOB_AHB_GPIOPCTL_R_PCM1_U1Tx   (0x00000010)
#define GPIOB_AHB_GPIOPCTL_R_PCM1_T2CCP1 (0x00000070)

#define GPIOB_AHB_GPIOPCTL_PCM1_MASK     (0x0000000F)
#define GPIOB_AHB_GPIOPCTL_PCM1_GPIO     (0x00000000)
#define GPIOB_AHB_GPIOPCTL_PCM1_U1Tx     (0x00000001)
#define GPIOB_AHB_GPIOPCTL_PCM1_T2CCP1   (0x00000007)
//--------

//--------
#define GPIOB_APB_GPIOPCTL_R_PCM2_MASK    (0x00000F00)
#define GPIOB_APB_GPIOPCTL_R_PCM2_BIT     (8)
#define GPIOB_APB_GPIOPCTL_R_PCM2_GPIO    (0x00000000)
#define GPIOB_APB_GPIOPCTL_R_PCM2_I2C0SCL (0x00000300)
#define GPIOB_APB_GPIOPCTL_R_PCM2_T3CCP0  (0x00000700)

#define GPIOB_APB_GPIOPCTL_PCM2_MASK      (0x0000000F)
#define GPIOB_APB_GPIOPCTL_PCM2_GPIO      (0x00000000)
#define GPIOB_APB_GPIOPCTL_PCM2_I2C0SCL   (0x00000003)
#define GPIOB_APB_GPIOPCTL_PCM2_T3CCP0    (0x00000007)

#define GPIOB_AHB_GPIOPCTL_R_PCM2_MASK    (0x00000F00)
#define GPIOB_AHB_GPIOPCTL_R_PCM2_BIT     (8)
#define GPIOB_AHB_GPIOPCTL_R_PCM2_GPIO    (0x00000000)
#define GPIOB_AHB_GPIOPCTL_R_PCM2_I2C0SCL (0x00000300)
#define GPIOB_AHB_GPIOPCTL_R_PCM2_T3CCP0  (0x00000700)

#define GPIOB_AHB_GPIOPCTL_PCM2_MASK      (0x0000000F)
#define GPIOB_AHB_GPIOPCTL_PCM2_GPIO      (0x00000000)
#define GPIOB_AHB_GPIOPCTL_PCM2_I2C0SCL   (0x00000003)
#define GPIOB_AHB_GPIOPCTL_PCM2_T3CCP0    (0x00000007)
//--------

//--------
#define GPIOB_APB_GPIOPCTL_R_PCM3_MASK    (0x0000F000)
#define GPIOB_APB_GPIOPCTL_R_PCM3_BIT     (12)
#define GPIOB_APB_GPIOPCTL_R_PCM3_GPIO    (0x00000000)
#define GPIOB_APB_GPIOPCTL_R_PCM3_I2C0SDA (0x00003000)
#define GPIOB_APB_GPIOPCTL_R_PCM3_T3CCP1  (0x00007000)

#define GPIOB_APB_GPIOPCTL_PCM3_MASK      (0x0000000F)
#define GPIOB_APB_GPIOPCTL_PCM3_GPIO      (0x00000000)
#define GPIOB_APB_GPIOPCTL_PCM3_I2C0SDA   (0x00000003)
#define GPIOB_APB_GPIOPCTL_PCM3_T3CCP1    (0x00000007)

#define GPIOB_AHB_GPIOPCTL_R_PCM3_MASK    (0x0000F000)
#define GPIOB_AHB_GPIOPCTL_R_PCM3_BIT     (12)
#define GPIOB_AHB_GPIOPCTL_R_PCM3_GPIO    (0x00000000)
#define GPIOB_AHB_GPIOPCTL_R_PCM3_I2C0SDA (0x00003000)
#define GPIOB_AHB_GPIOPCTL_R_PCM3_T3CCP1  (0x00007000)

#define GPIOB_AHB_GPIOPCTL_PCM3_MASK      (0x0000000F)
#define GPIOB_AHB_GPIOPCTL_PCM3_GPIO      (0x00000000)
#define GPIOB_AHB_GPIOPCTL_PCM3_I2C0SDA   (0x00000003)
#define GPIOB_AHB_GPIOPCTL_PCM3_T3CCP1    (0x00000007)
//--------

//--------
#define GPIOB_APB_GPIOPCTL_R_PCM4_MASK    (0x000F0000)
#define GPIOB_APB_GPIOPCTL_R_PCM4_BIT     (16)
#define GPIOB_APB_GPIOPCTL_R_PCM4_GPIO    (0x00000000)
#define GPIOB_APB_GPIOPCTL_R_PCM4_SSI2Clk (0x00020000)
#define GPIOB_APB_GPIOPCTL_R_PCM4_M0PWM2  (0x00040000)
#define GPIOB_APB_GPIOPCTL_R_PCM4_T1CCP0  (0x00070000)
#define GPIOB_APB_GPIOPCTL_R_PCM4_CAN0Rx  (0x00080000)

#define GPIOB_APB_GPIOPCTL_PCM4_MASK      (0x0000000F)
#define GPIOB_APB_GPIOPCTL_PCM4_GPIO      (0x00000000)
#define GPIOB_APB_GPIOPCTL_PCM4_SSSI2Clk  (0x00000002)
#define GPIOB_APB_GPIOPCTL_PCM4_M0PWM2    (0x00000004)
#define GPIOB_APB_GPIOPCTL_PCM4_T1CCP0    (0x00000007)
#define GPIOB_APB_GPIOPCTL_PCM4_CAN0Rx    (0x00000008)

#define GPIOB_AHB_GPIOPCTL_R_PCM4_MASK    (0x000F0000)
#define GPIOB_AHB_GPIOPCTL_R_PCM4_BIT     (16)
#define GPIOB_AHB_GPIOPCTL_R_PCM4_GPIO    (0x00000000)
#define GPIOB_AHB_GPIOPCTL_R_PCM4_SSI2Clk (0x00020000)
#define GPIOB_AHB_GPIOPCTL_R_PCM4_M0PWM2  (0x00040000)
#define GPIOB_AHB_GPIOPCTL_R_PCM4_T1CCP0  (0x00070000)
#define GPIOB_AHB_GPIOPCTL_R_PCM4_CAN0Rx  (0x00080000)

#define GPIOB_AHB_GPIOPCTL_PCM4_MASK      (0x0000000F)
#define GPIOB_AHB_GPIOPCTL_PCM4_GPIO      (0x00000000)
#define GPIOB_AHB_GPIOPCTL_PCM4_SSI2Clk   (0x00000002)
#define GPIOB_AHB_GPIOPCTL_PCM4_M0PWM2    (0x00000004)
#define GPIOB_AHB_GPIOPCTL_PCM4_T1CCP0    (0x00000007)
#define GPIOB_AHB_GPIOPCTL_PCM4_CAN0Rx    (0x00000008)
//--------

//--------
#define GPIOB_APB_GPIOPCTL_R_PCM5_MASK    (0x00F00000)
#define GPIOB_APB_GPIOPCTL_R_PCM5_BIT     (20)
#define GPIOB_APB_GPIOPCTL_R_PCM5_GPIO    (0x00000000)
#define GPIOB_APB_GPIOPCTL_R_PCM5_SSI2Fss (0x00200000)
#define GPIOB_APB_GPIOPCTL_R_PCM5_M0PWM3  (0x00400000)
#define GPIOB_APB_GPIOPCTL_R_PCM5_T1CCP1  (0x00700000)
#define GPIOB_APB_GPIOPCTL_R_PCM5_CAN0Tx  (0x00800000)

#define GPIOB_APB_GPIOPCTL_PCM5_MASK      (0x0000000F)
#define GPIOB_APB_GPIOPCTL_PCM5_GPIO      (0x00000000)
#define GPIOB_APB_GPIOPCTL_PCM5_SSI2Fss   (0x00000002)
#define GPIOB_APB_GPIOPCTL_PCM5_M0PWM3    (0x00000004)
#define GPIOB_APB_GPIOPCTL_PCM5_T1CCP1    (0x00000007)
#define GPIOB_APB_GPIOPCTL_PCM5_CAN0Tx    (0x00000008)

#define GPIOB_AHB_GPIOPCTL_R_PCM5_MASK    (0x00F00000)
#define GPIOB_AHB_GPIOPCTL_R_PCM5_BIT     (20)
#define GPIOB_AHB_GPIOPCTL_R_PCM5_GPIO    (0x00000000)
#define GPIOB_AHB_GPIOPCTL_R_PCM5_SSI2Fss (0x00200000)
#define GPIOB_AHB_GPIOPCTL_R_PCM5_M0PWM3  (0x00400000)
#define GPIOB_AHB_GPIOPCTL_R_PCM5_T1CCP1  (0x00700000)
#define GPIOB_AHB_GPIOPCTL_R_PCM5_CAN0Tx  (0x00800000)

#define GPIOB_AHB_GPIOPCTL_PCM5_MASK      (0x0000000F)
#define GPIOB_AHB_GPIOPCTL_PCM5_GPIO      (0x00000000)
#define GPIOB_AHB_GPIOPCTL_PCM5_SSI2Fss   (0x00000002)
#define GPIOB_AHB_GPIOPCTL_PCM5_M0PWM3    (0x00000004)
#define GPIOB_AHB_GPIOPCTL_PCM5_T1CCP1    (0x00000007)
#define GPIOB_AHB_GPIOPCTL_PCM5_CAN0Tx    (0x00000008)
//--------

//--------
#define GPIOB_APB_GPIOPCTL_R_PCM6_MASK    (0x0F000000)
#define GPIOB_APB_GPIOPCTL_R_PCM6_BIT     (24)
#define GPIOB_APB_GPIOPCTL_R_PCM6_GPIO    (0x00000000)
#define GPIOB_APB_GPIOPCTL_R_PCM6_SSI2Rx  (0x02000000)
#define GPIOB_APB_GPIOPCTL_R_PCM6_M0PWM0  (0x04000000)
#define GPIOB_APB_GPIOPCTL_R_PCM6_T0CCP0  (0x07000000)

#define GPIOB_APB_GPIOPCTL_PCM6_MASK      (0x0000000F)
#define GPIOB_APB_GPIOPCTL_PCM6_GPIO      (0x00000000)
#define GPIOB_APB_GPIOPCTL_PCM6_SSI2Rx    (0x00000002)
#define GPIOB_APB_GPIOPCTL_PCM6_M0PWM0    (0x00000004)
#define GPIOB_APB_GPIOPCTL_PCM6_T0CCP0    (0x00000007)

#define GPIOB_AHB_GPIOPCTL_R_PCM6_MASK    (0x0F000000)
#define GPIOB_AHB_GPIOPCTL_R_PCM6_BIT     (24)
#define GPIOB_AHB_GPIOPCTL_R_PCM6_GPIO    (0x00000000)
#define GPIOB_AHB_GPIOPCTL_R_PCM6_SSI2Rx  (0x02000000)
#define GPIOB_AHB_GPIOPCTL_R_PCM6_M0PWM0  (0x04000000)
#define GPIOB_AHB_GPIOPCTL_R_PCM6_T0CCP0  (0x07000000)

#define GPIOB_AHB_GPIOPCTL_PCM6_MASK      (0x0000000F)
#define GPIOB_AHB_GPIOPCTL_PCM6_GPIO      (0x00000000)
#define GPIOB_AHB_GPIOPCTL_PCM6_SSI2Rx    (0x00000002)
#define GPIOB_AHB_GPIOPCTL_PCM6_M0PWM0    (0x00000004)
#define GPIOB_AHB_GPIOPCTL_PCM6_T0CCP0    (0x00000007)
//--------

//--------
#define GPIOB_APB_GPIOPCTL_R_PCM7_MASK    (0xF0000000)
#define GPIOB_APB_GPIOPCTL_R_PCM7_BIT     (28)
#define GPIOB_APB_GPIOPCTL_R_PCM7_GPIO    (0x00000000)
#define GPIOB_APB_GPIOPCTL_R_PCM7_SSI2Tx  (0x20000000)
#define GPIOB_APB_GPIOPCTL_R_PCM7_M0PWM1  (0x40000000)
#define GPIOB_APB_GPIOPCTL_R_PCM7_T0CCP1  (0x70000000)

#define GPIOB_APB_GPIOPCTL_PCM7_MASK      (0x0000000F)
#define GPIOB_APB_GPIOPCTL_PCM7_GPIO      (0x00000000)
#define GPIOB_APB_GPIOPCTL_PCM7_SSI2Tx    (0x00000002)
#define GPIOB_APB_GPIOPCTL_PCM7_M0PWM1    (0x00000004)
#define GPIOB_APB_GPIOPCTL_PCM7_T0CCP1    (0x00000007)

#define GPIOB_AHB_GPIOPCTL_R_PCM7_MASK    (0xF0000000)
#define GPIOB_AHB_GPIOPCTL_R_PCM7_BIT     (28)
#define GPIOB_AHB_GPIOPCTL_R_PCM7_GPIO    (0x00000000)
#define GPIOB_AHB_GPIOPCTL_R_PCM7_SSI2Tx  (0x20000000)
#define GPIOB_AHB_GPIOPCTL_R_PCM7_M0PWM1  (0x40000000)
#define GPIOB_AHB_GPIOPCTL_R_PCM7_T0CCP1  (0x70000000)

#define GPIOB_AHB_GPIOPCTL_PCM7_MASK      (0x0000000F)
#define GPIOB_AHB_GPIOPCTL_PCM7_GPIO      (0x00000000)
#define GPIOB_AHB_GPIOPCTL_PCM7_SSI2Tx    (0x00000002)
#define GPIOB_AHB_GPIOPCTL_PCM7_M0PWM1    (0x00000004)
#define GPIOB_AHB_GPIOPCTL_PCM7_T0CCP1    (0x00000007)
//--------
////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 1.23 GPIOADCCTL ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOB_APB_GPIOADCCTL            (((GPIOADCCTL_TypeDef*)(GPIOB_APB_BASE+GPIO_APB_GPIOADCCTL_OFFSET )))
#define GPIOB_APB_GPIOADCCTL_R          (*((volatile uint32_t *)(GPIOB_APB_BASE+GPIO_APB_GPIOADCCTL_OFFSET )))

#define GPIOB_AHB_GPIOADCCTL            (((GPIOADCCTL_TypeDef*)(GPIOB_AHB_BASE+GPIO_AHB_GPIOADCCTL_OFFSET )))
#define GPIOB_AHB_GPIOADCCTL_R          (*((volatile uint32_t *)(GPIOB_AHB_BASE+GPIO_AHB_GPIOADCCTL_OFFSET )))

//--------
#define GPIOB_APB_GPIOADCCTL_R_ADCEN_MASK    (0x000000FF)
#define GPIOB_APB_GPIOADCCTL_R_ADCEN_BIT     (0)
#define GPIOB_APB_GPIOADCCTL_R_ADCEN0_DIS    (0x00000000)
#define GPIOB_APB_GPIOADCCTL_R_ADCEN1_DIS    (0x00000000)
#define GPIOB_APB_GPIOADCCTL_R_ADCEN2_DIS    (0x00000000)
#define GPIOB_APB_GPIOADCCTL_R_ADCEN3_DIS    (0x00000000)
#define GPIOB_APB_GPIOADCCTL_R_ADCEN4_DIS    (0x00000000)
#define GPIOB_APB_GPIOADCCTL_R_ADCEN5_DIS    (0x00000000)
#define GPIOB_APB_GPIOADCCTL_R_ADCEN6_DIS    (0x00000000)
#define GPIOB_APB_GPIOADCCTL_R_ADCEN7_DIS    (0x00000000)
#define GPIOB_APB_GPIOADCCTL_R_ADCEN0_EN     (0x00000001)
#define GPIOB_APB_GPIOADCCTL_R_ADCEN1_EN     (0x00000002)
#define GPIOB_APB_GPIOADCCTL_R_ADCEN2_EN     (0x00000004)
#define GPIOB_APB_GPIOADCCTL_R_ADCEN3_EN     (0x00000008)
#define GPIOB_APB_GPIOADCCTL_R_ADCEN4_EN     (0x00000010)
#define GPIOB_APB_GPIOADCCTL_R_ADCEN5_EN     (0x00000020)
#define GPIOB_APB_GPIOADCCTL_R_ADCEN6_EN     (0x00000040)
#define GPIOB_APB_GPIOADCCTL_R_ADCEN7_EN     (0x00000080)

#define GPIOB_APB_GPIOADCCTL_ADCEN_MASK      (0x00000001)
#define GPIOB_APB_GPIOADCCTL_ADCEN0_DIS      (0x00000000)
#define GPIOB_APB_GPIOADCCTL_ADCEN1_DIS      (0x00000000)
#define GPIOB_APB_GPIOADCCTL_ADCEN2_DIS      (0x00000000)
#define GPIOB_APB_GPIOADCCTL_ADCEN3_DIS      (0x00000000)
#define GPIOB_APB_GPIOADCCTL_ADCEN4_DIS      (0x00000000)
#define GPIOB_APB_GPIOADCCTL_ADCEN5_DIS      (0x00000000)
#define GPIOB_APB_GPIOADCCTL_ADCEN6_DIS      (0x00000000)
#define GPIOB_APB_GPIOADCCTL_ADCEN7_DIS      (0x00000000)
#define GPIOB_APB_GPIOADCCTL_ADCEN0_EN       (0x00000001)
#define GPIOB_APB_GPIOADCCTL_ADCEN1_EN       (0x00000001)
#define GPIOB_APB_GPIOADCCTL_ADCEN2_EN       (0x00000001)
#define GPIOB_APB_GPIOADCCTL_ADCEN3_EN       (0x00000001)
#define GPIOB_APB_GPIOADCCTL_ADCEN4_EN       (0x00000001)
#define GPIOB_APB_GPIOADCCTL_ADCEN5_EN       (0x00000001)
#define GPIOB_APB_GPIOADCCTL_ADCEN6_EN       (0x00000001)
#define GPIOB_APB_GPIOADCCTL_ADCEN7_EN       (0x00000001)
//--------

//--------
#define GPIOB_AHB_GPIOADCCTL_R_ADCEN_MASK    (0x000000FF)
#define GPIOB_AHB_GPIOADCCTL_R_ADCEN_BIT     (0)
#define GPIOB_AHB_GPIOADCCTL_R_ADCEN0_DIS    (0x00000000)
#define GPIOB_AHB_GPIOADCCTL_R_ADCEN1_DIS    (0x00000000)
#define GPIOB_AHB_GPIOADCCTL_R_ADCEN2_DIS    (0x00000000)
#define GPIOB_AHB_GPIOADCCTL_R_ADCEN3_DIS    (0x00000000)
#define GPIOB_AHB_GPIOADCCTL_R_ADCEN4_DIS    (0x00000000)
#define GPIOB_AHB_GPIOADCCTL_R_ADCEN5_DIS    (0x00000000)
#define GPIOB_AHB_GPIOADCCTL_R_ADCEN6_DIS    (0x00000000)
#define GPIOB_AHB_GPIOADCCTL_R_ADCEN7_DIS    (0x00000000)
#define GPIOB_AHB_GPIOADCCTL_R_ADCEN0_EN     (0x00000001)
#define GPIOB_AHB_GPIOADCCTL_R_ADCEN1_EN     (0x00000002)
#define GPIOB_AHB_GPIOADCCTL_R_ADCEN2_EN     (0x00000004)
#define GPIOB_AHB_GPIOADCCTL_R_ADCEN3_EN     (0x00000008)
#define GPIOB_AHB_GPIOADCCTL_R_ADCEN4_EN     (0x00000010)
#define GPIOB_AHB_GPIOADCCTL_R_ADCEN5_EN     (0x00000020)
#define GPIOB_AHB_GPIOADCCTL_R_ADCEN6_EN     (0x00000040)
#define GPIOB_AHB_GPIOADCCTL_R_ADCEN7_EN     (0x00000080)

#define GPIOB_AHB_GPIOADCCTL_ADCEN_MASK      (0x00000001)
#define GPIOB_AHB_GPIOADCCTL_ADCEN0_DIS      (0x00000000)
#define GPIOB_AHB_GPIOADCCTL_ADCEN1_DIS      (0x00000000)
#define GPIOB_AHB_GPIOADCCTL_ADCEN2_DIS      (0x00000000)
#define GPIOB_AHB_GPIOADCCTL_ADCEN3_DIS      (0x00000000)
#define GPIOB_AHB_GPIOADCCTL_ADCEN4_DIS      (0x00000000)
#define GPIOB_AHB_GPIOADCCTL_ADCEN5_DIS      (0x00000000)
#define GPIOB_AHB_GPIOADCCTL_ADCEN6_DIS      (0x00000000)
#define GPIOB_AHB_GPIOADCCTL_ADCEN7_DIS      (0x00000000)
#define GPIOB_AHB_GPIOADCCTL_ADCEN0_EN       (0x00000001)
#define GPIOB_AHB_GPIOADCCTL_ADCEN1_EN       (0x00000001)
#define GPIOB_AHB_GPIOADCCTL_ADCEN2_EN       (0x00000001)
#define GPIOB_AHB_GPIOADCCTL_ADCEN3_EN       (0x00000001)
#define GPIOB_AHB_GPIOADCCTL_ADCEN4_EN       (0x00000001)
#define GPIOB_AHB_GPIOADCCTL_ADCEN5_EN       (0x00000001)
#define GPIOB_AHB_GPIOADCCTL_ADCEN6_EN       (0x00000001)
#define GPIOB_AHB_GPIOADCCTL_ADCEN7_EN       (0x00000001)
//--------

#define GPIOB_AHB_GPIOADCCTL_ADCEN0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIOADCCTL_OFFSET)*32)+(0*4))))
#define GPIOB_AHB_GPIOADCCTL_ADCEN1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIOADCCTL_OFFSET)*32)+(1*4))))
#define GPIOB_AHB_GPIOADCCTL_ADCEN2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIOADCCTL_OFFSET)*32)+(2*4))))
#define GPIOB_AHB_GPIOADCCTL_ADCEN3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIOADCCTL_OFFSET)*32)+(3*4))))
#define GPIOB_AHB_GPIOADCCTL_ADCEN4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIOADCCTL_OFFSET)*32)+(4*4))))
#define GPIOB_AHB_GPIOADCCTL_ADCEN5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIOADCCTL_OFFSET)*32)+(5*4))))
#define GPIOB_AHB_GPIOADCCTL_ADCEN6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIOADCCTL_OFFSET)*32)+(6*4))))
#define GPIOB_AHB_GPIOADCCTL_ADCEN7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIOADCCTL_OFFSET)*32)+(7*4))))

#define GPIOB_APB_GPIOADCCTL_ADCEN0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIOADCCTL_OFFSET)*32)+(0*4))))
#define GPIOB_APB_GPIOADCCTL_ADCEN1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIOADCCTL_OFFSET)*32)+(1*4))))
#define GPIOB_APB_GPIOADCCTL_ADCEN2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIOADCCTL_OFFSET)*32)+(2*4))))
#define GPIOB_APB_GPIOADCCTL_ADCEN3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIOADCCTL_OFFSET)*32)+(3*4))))
#define GPIOB_APB_GPIOADCCTL_ADCEN4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIOADCCTL_OFFSET)*32)+(4*4))))
#define GPIOB_APB_GPIOADCCTL_ADCEN5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIOADCCTL_OFFSET)*32)+(5*4))))
#define GPIOB_APB_GPIOADCCTL_ADCEN6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIOADCCTL_OFFSET)*32)+(6*4))))
#define GPIOB_APB_GPIOADCCTL_ADCEN7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIOADCCTL_OFFSET)*32)+(7*4))))



////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 1.24 GPIODMACTL ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOB_APB_GPIODMACTL            (((GPIODMACTL_TypeDef*)(GPIOB_APB_BASE+GPIO_APB_GPIODMACTL_OFFSET )))
#define GPIOB_APB_GPIODMACTL_R          (*((volatile uint32_t *)(GPIOB_APB_BASE+GPIO_APB_GPIODMACTL_OFFSET )))

#define GPIOB_AHB_GPIODMACTL            (((GPIODMACTL_TypeDef*)(GPIOB_AHB_BASE+GPIO_AHB_GPIODMACTL_OFFSET )))
#define GPIOB_AHB_GPIODMACTL_R          (*((volatile uint32_t *)(GPIOB_AHB_BASE+GPIO_AHB_GPIODMACTL_OFFSET )))

//--------
#define GPIOB_APB_GPIODMACTL_R_DMAEN_MASK    (0x000000FF)
#define GPIOB_APB_GPIODMACTL_R_DMAEN_BIT     (0)
#define GPIOB_APB_GPIODMACTL_R_DMAEN0_DIS    (0x00000000)
#define GPIOB_APB_GPIODMACTL_R_DMAEN1_DIS    (0x00000000)
#define GPIOB_APB_GPIODMACTL_R_DMAEN2_DIS    (0x00000000)
#define GPIOB_APB_GPIODMACTL_R_DMAEN3_DIS    (0x00000000)
#define GPIOB_APB_GPIODMACTL_R_DMAEN4_DIS    (0x00000000)
#define GPIOB_APB_GPIODMACTL_R_DMAEN5_DIS    (0x00000000)
#define GPIOB_APB_GPIODMACTL_R_DMAEN6_DIS    (0x00000000)
#define GPIOB_APB_GPIODMACTL_R_DMAEN7_DIS    (0x00000000)
#define GPIOB_APB_GPIODMACTL_R_DMAEN0_EN     (0x00000001)
#define GPIOB_APB_GPIODMACTL_R_DMAEN1_EN     (0x00000002)
#define GPIOB_APB_GPIODMACTL_R_DMAEN2_EN     (0x00000004)
#define GPIOB_APB_GPIODMACTL_R_DMAEN3_EN     (0x00000008)
#define GPIOB_APB_GPIODMACTL_R_DMAEN4_EN     (0x00000010)
#define GPIOB_APB_GPIODMACTL_R_DMAEN5_EN     (0x00000020)
#define GPIOB_APB_GPIODMACTL_R_DMAEN6_EN     (0x00000040)
#define GPIOB_APB_GPIODMACTL_R_DMAEN7_EN     (0x00000080)

#define GPIOB_APB_GPIODMACTL_DMAEN_MASK      (0x00000001)
#define GPIOB_APB_GPIODMACTL_DMAEN0_DIS      (0x00000000)
#define GPIOB_APB_GPIODMACTL_DMAEN1_DIS      (0x00000000)
#define GPIOB_APB_GPIODMACTL_DMAEN2_DIS      (0x00000000)
#define GPIOB_APB_GPIODMACTL_DMAEN3_DIS      (0x00000000)
#define GPIOB_APB_GPIODMACTL_DMAEN4_DIS      (0x00000000)
#define GPIOB_APB_GPIODMACTL_DMAEN5_DIS      (0x00000000)
#define GPIOB_APB_GPIODMACTL_DMAEN6_DIS      (0x00000000)
#define GPIOB_APB_GPIODMACTL_DMAEN7_DIS      (0x00000000)
#define GPIOB_APB_GPIODMACTL_DMAEN0_EN       (0x00000001)
#define GPIOB_APB_GPIODMACTL_DMAEN1_EN       (0x00000001)
#define GPIOB_APB_GPIODMACTL_DMAEN2_EN       (0x00000001)
#define GPIOB_APB_GPIODMACTL_DMAEN3_EN       (0x00000001)
#define GPIOB_APB_GPIODMACTL_DMAEN4_EN       (0x00000001)
#define GPIOB_APB_GPIODMACTL_DMAEN5_EN       (0x00000001)
#define GPIOB_APB_GPIODMACTL_DMAEN6_EN       (0x00000001)
#define GPIOB_APB_GPIODMACTL_DMAEN7_EN       (0x00000001)
//--------

//--------
#define GPIOB_AHB_GPIODMACTL_R_DMAEN_MASK    (0x000000FF)
#define GPIOB_AHB_GPIODMACTL_R_DMAEN_BIT     (0)
#define GPIOB_AHB_GPIODMACTL_R_DMAEN0_DIS    (0x00000000)
#define GPIOB_AHB_GPIODMACTL_R_DMAEN1_DIS    (0x00000000)
#define GPIOB_AHB_GPIODMACTL_R_DMAEN2_DIS    (0x00000000)
#define GPIOB_AHB_GPIODMACTL_R_DMAEN3_DIS    (0x00000000)
#define GPIOB_AHB_GPIODMACTL_R_DMAEN4_DIS    (0x00000000)
#define GPIOB_AHB_GPIODMACTL_R_DMAEN5_DIS    (0x00000000)
#define GPIOB_AHB_GPIODMACTL_R_DMAEN6_DIS    (0x00000000)
#define GPIOB_AHB_GPIODMACTL_R_DMAEN7_DIS    (0x00000000)
#define GPIOB_AHB_GPIODMACTL_R_DMAEN0_EN     (0x00000001)
#define GPIOB_AHB_GPIODMACTL_R_DMAEN1_EN     (0x00000002)
#define GPIOB_AHB_GPIODMACTL_R_DMAEN2_EN     (0x00000004)
#define GPIOB_AHB_GPIODMACTL_R_DMAEN3_EN     (0x00000008)
#define GPIOB_AHB_GPIODMACTL_R_DMAEN4_EN     (0x00000010)
#define GPIOB_AHB_GPIODMACTL_R_DMAEN5_EN     (0x00000020)
#define GPIOB_AHB_GPIODMACTL_R_DMAEN6_EN     (0x00000040)
#define GPIOB_AHB_GPIODMACTL_R_DMAEN7_EN     (0x00000080)

#define GPIOB_AHB_GPIODMACTL_DMAEN_MASK      (0x00000001)
#define GPIOB_AHB_GPIODMACTL_DMAEN0_DIS      (0x00000000)
#define GPIOB_AHB_GPIODMACTL_DMAEN1_DIS      (0x00000000)
#define GPIOB_AHB_GPIODMACTL_DMAEN2_DIS      (0x00000000)
#define GPIOB_AHB_GPIODMACTL_DMAEN3_DIS      (0x00000000)
#define GPIOB_AHB_GPIODMACTL_DMAEN4_DIS      (0x00000000)
#define GPIOB_AHB_GPIODMACTL_DMAEN5_DIS      (0x00000000)
#define GPIOB_AHB_GPIODMACTL_DMAEN6_DIS      (0x00000000)
#define GPIOB_AHB_GPIODMACTL_DMAEN7_DIS      (0x00000000)
#define GPIOB_AHB_GPIODMACTL_DMAEN0_EN       (0x00000001)
#define GPIOB_AHB_GPIODMACTL_DMAEN1_EN       (0x00000001)
#define GPIOB_AHB_GPIODMACTL_DMAEN2_EN       (0x00000001)
#define GPIOB_AHB_GPIODMACTL_DMAEN3_EN       (0x00000001)
#define GPIOB_AHB_GPIODMACTL_DMAEN4_EN       (0x00000001)
#define GPIOB_AHB_GPIODMACTL_DMAEN5_EN       (0x00000001)
#define GPIOB_AHB_GPIODMACTL_DMAEN6_EN       (0x00000001)
#define GPIOB_AHB_GPIODMACTL_DMAEN7_EN       (0x00000001)
//--------

#define GPIOB_AHB_GPIODMACTL_DMAEN0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIODMACTL_OFFSET)*32)+(0*4))))
#define GPIOB_AHB_GPIODMACTL_DMAEN1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIODMACTL_OFFSET)*32)+(1*4))))
#define GPIOB_AHB_GPIODMACTL_DMAEN2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIODMACTL_OFFSET)*32)+(2*4))))
#define GPIOB_AHB_GPIODMACTL_DMAEN3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIODMACTL_OFFSET)*32)+(3*4))))
#define GPIOB_AHB_GPIODMACTL_DMAEN4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIODMACTL_OFFSET)*32)+(4*4))))
#define GPIOB_AHB_GPIODMACTL_DMAEN5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIODMACTL_OFFSET)*32)+(5*4))))
#define GPIOB_AHB_GPIODMACTL_DMAEN6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIODMACTL_OFFSET)*32)+(6*4))))
#define GPIOB_AHB_GPIODMACTL_DMAEN7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_AHB_OFFSET+GPIO_AHB_GPIODMACTL_OFFSET)*32)+(7*4))))

#define GPIOB_APB_GPIODMACTL_DMAEN0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIODMACTL_OFFSET)*32)+(0*4))))
#define GPIOB_APB_GPIODMACTL_DMAEN1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIODMACTL_OFFSET)*32)+(1*4))))
#define GPIOB_APB_GPIODMACTL_DMAEN2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIODMACTL_OFFSET)*32)+(2*4))))
#define GPIOB_APB_GPIODMACTL_DMAEN3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIODMACTL_OFFSET)*32)+(3*4))))
#define GPIOB_APB_GPIODMACTL_DMAEN4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIODMACTL_OFFSET)*32)+(4*4))))
#define GPIOB_APB_GPIODMACTL_DMAEN5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIODMACTL_OFFSET)*32)+(5*4))))
#define GPIOB_APB_GPIODMACTL_DMAEN6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIODMACTL_OFFSET)*32)+(6*4))))
#define GPIOB_APB_GPIODMACTL_DMAEN7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOB_APB_OFFSET+GPIO_APB_GPIODMACTL_OFFSET)*32)+(7*4))))


////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 1.25 GPIOPeriphID4 ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOB_APB_GPIOPeriphID4            (((GPIOPeriphID4_TypeDef*)(GPIOB_APB_BASE+GPIO_APB_GPIOPeriphID4_OFFSET )))
#define GPIOB_APB_GPIOPeriphID4_R          (*((volatile const uint32_t *)(GPIOB_APB_BASE+GPIO_APB_GPIOPeriphID4_OFFSET )))

#define GPIOB_AHB_GPIOPeriphID4            (((GPIOPeriphID4_TypeDef*)(GPIOB_AHB_BASE+GPIO_AHB_GPIOPeriphID4_OFFSET )))
#define GPIOB_AHB_GPIOPeriphID4_R          (*((volatile const uint32_t *)(GPIOB_AHB_BASE+GPIO_AHB_GPIOPeriphID4_OFFSET )))

//--------
#define GPIOB_APB_GPIOPeriphID4_R_PID4_MASK     (0x000000FF)
#define GPIOB_APB_GPIOPeriphID4_R_PID4_BIT      (0)
#define GPIOB_APB_GPIOPeriphID4_R_PID4_DEFAULT  (0x00000000)

#define GPIOB_APB_GPIOPeriphID4_PID4_MASK       (0x000000FF)
#define GPIOB_APB_GPIOPeriphID4_PID4_DEFAULT    (0x00000000)
//--------

//--------
#define GPIOB_AHB_GPIOPeriphID4_R_PID4_MASK     (0x000000FF)
#define GPIOB_AHB_GPIOPeriphID4_R_PID4_BIT      (0)
#define GPIOB_AHB_GPIOPeriphID4_R_PID4_DEFAULT  (0x00000000)

#define GPIOB_AHB_GPIOPeriphID4_PID4_MASK       (0x000000FF)
#define GPIOB_AHB_GPIOPeriphID4_PID4_DEFAULT    (0x00000000)
//--------

////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 1.26 GPIOPeriphID5 ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOB_APB_GPIOPeriphID5            (((GPIOPeriphID5_TypeDef*)(GPIOB_APB_BASE+GPIO_APB_GPIOPeriphID5_OFFSET )))
#define GPIOB_APB_GPIOPeriphID5_R          (*((volatile const uint32_t *)(GPIOB_APB_BASE+GPIO_APB_GPIOPeriphID5_OFFSET )))

#define GPIOB_AHB_GPIOPeriphID5            (((GPIOPeriphID5_TypeDef*)(GPIOB_AHB_BASE+GPIO_AHB_GPIOPeriphID5_OFFSET )))
#define GPIOB_AHB_GPIOPeriphID5_R          (*((volatile const uint32_t *)(GPIOB_AHB_BASE+GPIO_AHB_GPIOPeriphID5_OFFSET )))

//--------
#define GPIOB_APB_GPIOPeriphID5_R_PID5_MASK     (0x000000FF)
#define GPIOB_APB_GPIOPeriphID5_R_PID5_BIT      (0)
#define GPIOB_APB_GPIOPeriphID5_R_PID5_DEFAULT  (0x00000000)

#define GPIOB_APB_GPIOPeriphID5_PID5_MASK       (0x000000FF)
#define GPIOB_APB_GPIOPeriphID5_PID5_DEFAULT    (0x00000000)
//--------

//--------
#define GPIOB_AHB_GPIOPeriphID5_R_PID5_MASK     (0x000000FF)
#define GPIOB_AHB_GPIOPeriphID5_R_PID5_BIT      (0)
#define GPIOB_AHB_GPIOPeriphID5_R_PID5_DEFAULT  (0x00000000)

#define GPIOB_AHB_GPIOPeriphID5_PID5_MASK       (0x000000FF)
#define GPIOB_AHB_GPIOPeriphID5_PID5_DEFAULT    (0x00000000)
//--------



////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 1.27 GPIOPeriphID6 ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOB_APB_GPIOPeriphID6            (((GPIOPeriphID6_TypeDef*)(GPIOB_APB_BASE+GPIO_APB_GPIOPeriphID6_OFFSET )))
#define GPIOB_APB_GPIOPeriphID6_R          (*((volatile const uint32_t *)(GPIOB_APB_BASE+GPIO_APB_GPIOPeriphID6_OFFSET )))

#define GPIOB_AHB_GPIOPeriphID6            (((GPIOPeriphID6_TypeDef*)(GPIOB_AHB_BASE+GPIO_AHB_GPIOPeriphID6_OFFSET )))
#define GPIOB_AHB_GPIOPeriphID6_R          (*((volatile const uint32_t *)(GPIOB_AHB_BASE+GPIO_AHB_GPIOPeriphID6_OFFSET )))

//--------
#define GPIOB_APB_GPIOPeriphID6_R_PID6_MASK     (0x000000FF)
#define GPIOB_APB_GPIOPeriphID6_R_PID6_BIT      (0)
#define GPIOB_APB_GPIOPeriphID6_R_PID6_DEFAULT  (0x00000000)

#define GPIOB_APB_GPIOPeriphID6_PID6_MASK       (0x000000FF)
#define GPIOB_APB_GPIOPeriphID6_PID6_DEFAULT    (0x00000000)
//--------

//--------
#define GPIOB_AHB_GPIOPeriphID6_R_PID6_MASK     (0x000000FF)
#define GPIOB_AHB_GPIOPeriphID6_R_PID6_BIT      (0)
#define GPIOB_AHB_GPIOPeriphID6_R_PID6_DEFAULT  (0x00000000)

#define GPIOB_AHB_GPIOPeriphID6_PID6_MASK       (0x000000FF)
#define GPIOB_AHB_GPIOPeriphID6_PID6_DEFAULT    (0x00000000)
//--------


////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 1.28 GPIOPeriphID7 ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOB_APB_GPIOPeriphID7            (((GPIOPeriphID7_TypeDef*)(GPIOB_APB_BASE+GPIO_APB_GPIOPeriphID7_OFFSET )))
#define GPIOB_APB_GPIOPeriphID7_R          (*((volatile const uint32_t *)(GPIOB_APB_BASE+GPIO_APB_GPIOPeriphID7_OFFSET )))

#define GPIOB_AHB_GPIOPeriphID7            (((GPIOPeriphID7_TypeDef*)(GPIOB_AHB_BASE+GPIO_AHB_GPIOPeriphID7_OFFSET )))
#define GPIOB_AHB_GPIOPeriphID7_R          (*((volatile const uint32_t *)(GPIOB_AHB_BASE+GPIO_AHB_GPIOPeriphID7_OFFSET )))

//--------
#define GPIOB_APB_GPIOPeriphID7_R_PID7_MASK     (0x000000FF)
#define GPIOB_APB_GPIOPeriphID7_R_PID7_BIT      (0)
#define GPIOB_APB_GPIOPeriphID7_R_PID7_DEFAULT  (0x00000000)

#define GPIOB_APB_GPIOPeriphID7_PID7_MASK       (0x000000FF)
#define GPIOB_APB_GPIOPeriphID7_PID7_DEFAULT    (0x00000000)
//--------

//--------
#define GPIOB_AHB_GPIOPeriphID7_R_PID7_MASK     (0x000000FF)
#define GPIOB_AHB_GPIOPeriphID7_R_PID7_BIT      (0)
#define GPIOB_AHB_GPIOPeriphID7_R_PID7_DEFAULT  (0x00000000)

#define GPIOB_AHB_GPIOPeriphID7_PID7_MASK       (0x000000FF)
#define GPIOB_AHB_GPIOPeriphID7_PID7_DEFAULT    (0x00000000)
//--------


////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 1.29 GPIOPeriphID0 ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOB_APB_GPIOPeriphID0            (((GPIOPeriphID0_TypeDef*)(GPIOB_APB_BASE+GPIO_APB_GPIOPeriphID0_OFFSET )))
#define GPIOB_APB_GPIOPeriphID0_R          (*((volatile const uint32_t *)(GPIOB_APB_BASE+GPIO_APB_GPIOPeriphID0_OFFSET )))

#define GPIOB_AHB_GPIOPeriphID0            (((GPIOPeriphID0_TypeDef*)(GPIOB_AHB_BASE+GPIO_AHB_GPIOPeriphID0_OFFSET )))
#define GPIOB_AHB_GPIOPeriphID0_R          (*((volatile const uint32_t *)(GPIOB_AHB_BASE+GPIO_AHB_GPIOPeriphID0_OFFSET )))

//--------
#define GPIOB_APB_GPIOPeriphID0_R_PID0_MASK     (0x000000FF)
#define GPIOB_APB_GPIOPeriphID0_R_PID0_BIT      (0)
#define GPIOB_APB_GPIOPeriphID0_R_PID0_DEFAULT  (0x00000061)

#define GPIOB_APB_GPIOPeriphID0_PID0_MASK       (0x000000FF)
#define GPIOB_APB_GPIOPeriphID0_PID0_DEFAULT    (0x00000061)
//--------

//--------
#define GPIOB_AHB_GPIOPeriphID0_R_PID0_MASK     (0x000000FF)
#define GPIOB_AHB_GPIOPeriphID0_R_PID0_BIT      (0)
#define GPIOB_AHB_GPIOPeriphID0_R_PID0_DEFAULT  (0x00000061)

#define GPIOB_AHB_GPIOPeriphID0_PID0_MASK       (0x000000FF)
#define GPIOB_AHB_GPIOPeriphID0_PID0_DEFAULT    (0x00000061)
//--------

////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 1.30 GPIOPeriphID1 ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOB_APB_GPIOPeriphID1            (((GPIOPeriphID1_TypeDef*)(GPIOB_APB_BASE+GPIO_APB_GPIOPeriphID1_OFFSET )))
#define GPIOB_APB_GPIOPeriphID1_R          (*((volatile const uint32_t *)(GPIOB_APB_BASE+GPIO_APB_GPIOPeriphID1_OFFSET )))

#define GPIOB_AHB_GPIOPeriphID1            (((GPIOPeriphID1_TypeDef*)(GPIOB_AHB_BASE+GPIO_AHB_GPIOPeriphID1_OFFSET )))
#define GPIOB_AHB_GPIOPeriphID1_R          (*((volatile const uint32_t *)(GPIOB_AHB_BASE+GPIO_AHB_GPIOPeriphID1_OFFSET )))

//--------
#define GPIOB_APB_GPIOPeriphID1_R_PID1_MASK     (0x000000FF)
#define GPIOB_APB_GPIOPeriphID1_R_PID1_BIT      (0)
#define GPIOB_APB_GPIOPeriphID1_R_PID1_DEFAULT  (0x00000000)

#define GPIOB_APB_GPIOPeriphID1_PID1_MASK       (0x000000FF)
#define GPIOB_APB_GPIOPeriphID1_PID1_DEFAULT    (0x00000000)
//--------

//--------
#define GPIOB_AHB_GPIOPeriphID1_R_PID1_MASK     (0x000000FF)
#define GPIOB_AHB_GPIOPeriphID1_R_PID1_BIT      (0)
#define GPIOB_AHB_GPIOPeriphID1_R_PID1_DEFAULT  (0x00000000)

#define GPIOB_AHB_GPIOPeriphID1_PID1_MASK       (0x000000FF)
#define GPIOB_AHB_GPIOPeriphID1_PID1_DEFAULT    (0x00000000)
//--------


////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 1.31 GPIOPeriphID2 ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOB_APB_GPIOPeriphID2            (((GPIOPeriphID2_TypeDef*)(GPIOB_APB_BASE+GPIO_APB_GPIOPeriphID2_OFFSET )))
#define GPIOB_APB_GPIOPeriphID2_R          (*((volatile const uint32_t *)(GPIOB_APB_BASE+GPIO_APB_GPIOPeriphID2_OFFSET )))

#define GPIOB_AHB_GPIOPeriphID2            (((GPIOPeriphID2_TypeDef*)(GPIOB_AHB_BASE+GPIO_AHB_GPIOPeriphID2_OFFSET )))
#define GPIOB_AHB_GPIOPeriphID2_R          (*((volatile const uint32_t *)(GPIOB_AHB_BASE+GPIO_AHB_GPIOPeriphID2_OFFSET )))

//--------
#define GPIOB_APB_GPIOPeriphID2_R_PID2_MASK     (0x000000FF)
#define GPIOB_APB_GPIOPeriphID2_R_PID2_BIT      (0)
#define GPIOB_APB_GPIOPeriphID2_R_PID2_DEFAULT  (0x00000018)

#define GPIOB_APB_GPIOPeriphID2_PID2_MASK       (0x000000FF)
#define GPIOB_APB_GPIOPeriphID2_PID2_DEFAULT    (0x00000018)
//--------

//--------
#define GPIOB_AHB_GPIOPeriphID2_R_PID2_MASK     (0x000000FF)
#define GPIOB_AHB_GPIOPeriphID2_R_PID2_BIT      (0)
#define GPIOB_AHB_GPIOPeriphID2_R_PID2_DEFAULT  (0x00000018)

#define GPIOB_AHB_GPIOPeriphID2_PID2_MASK       (0x000000FF)
#define GPIOB_AHB_GPIOPeriphID2_PID2_DEFAULT    (0x00000018)
//--------


////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 1.32 GPIOPeriphID3 ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOB_APB_GPIOPeriphID3            (((GPIOPeriphID3_TypeDef*)(GPIOB_APB_BASE+GPIO_APB_GPIOPeriphID3_OFFSET )))
#define GPIOB_APB_GPIOPeriphID3_R          (*((volatile const uint32_t *)(GPIOB_APB_BASE+GPIO_APB_GPIOPeriphID3_OFFSET )))

#define GPIOB_AHB_GPIOPeriphID3            (((GPIOPeriphID3_TypeDef*)(GPIOB_AHB_BASE+GPIO_AHB_GPIOPeriphID3_OFFSET )))
#define GPIOB_AHB_GPIOPeriphID3_R          (*((volatile const uint32_t *)(GPIOB_AHB_BASE+GPIO_AHB_GPIOPeriphID3_OFFSET )))

//--------
#define GPIOB_APB_GPIOPeriphID3_R_PID3_MASK     (0x000000FF)
#define GPIOB_APB_GPIOPeriphID3_R_PID3_BIT      (0)
#define GPIOB_APB_GPIOPeriphID3_R_PID3_DEFAULT  (0x00000001)

#define GPIOB_APB_GPIOPeriphID3_PID3_MASK       (0x000000FF)
#define GPIOB_APB_GPIOPeriphID3_PID3_DEFAULT    (0x00000001)
//--------

//--------
#define GPIOB_AHB_GPIOPeriphID3_R_PID3_MASK     (0x000000FF)
#define GPIOB_AHB_GPIOPeriphID3_R_PID3_BIT      (0)
#define GPIOB_AHB_GPIOPeriphID3_R_PID3_DEFAULT  (0x00000001)

#define GPIOB_AHB_GPIOPeriphID3_PID3_MASK       (0x000000FF)
#define GPIOB_AHB_GPIOPeriphID3_PID3_DEFAULT    (0x00000001)
//--------

////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 1.33 GPIOPCellID0 ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOB_APB_GPIOPCellID0            (((GPIOPCellID0_TypeDef*)(GPIOB_APB_BASE+GPIO_APB_GPIOPCellID0_OFFSET )))
#define GPIOB_APB_GPIOPCellID0_R          (*((volatile const uint32_t *)(GPIOB_APB_BASE+GPIO_APB_GPIOPCellID0_OFFSET )))

#define GPIOB_AHB_GPIOPCellID0            (((GPIOPCellID0_TypeDef*)(GPIOB_AHB_BASE+GPIO_AHB_GPIOPCellID0_OFFSET )))
#define GPIOB_AHB_GPIOPCellID0_R          (*((volatile const uint32_t *)(GPIOB_AHB_BASE+GPIO_AHB_GPIOPCellID0_OFFSET )))

//--------
#define GPIOB_APB_GPIOPCellID0_R_CID0_MASK     (0x000000FF)
#define GPIOB_APB_GPIOPCellID0_R_CID0_BIT      (0)
#define GPIOB_APB_GPIOPCellID0_R_CID0_DEFAULT  (0x0000000D)

#define GPIOB_APB_GPIOPCellID0_CID0_MASK       (0x000000FF)
#define GPIOB_APB_GPIOPCellID0_CID0_DEFAULT    (0x0000000D)
//--------

//--------
#define GPIOB_AHB_GPIOPCellID0_R_CID0_MASK     (0x000000FF)
#define GPIOB_AHB_GPIOPCellID0_R_CID0_BIT      (0)
#define GPIOB_AHB_GPIOPCellID0_R_CID0_DEFAULT  (0x0000000D)

#define GPIOB_AHB_GPIOPCellID0_CID0_MASK       (0x000000FF)
#define GPIOB_AHB_GPIOPCellID0_CID0_DEFAULT    (0x0000000D)
//--------

////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 1.34 GPIOPCellID1 ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOB_APB_GPIOPCellID1            (((GPIOPCellID1_TypeDef*)(GPIOB_APB_BASE+GPIO_APB_GPIOPCellID1_OFFSET )))
#define GPIOB_APB_GPIOPCellID1_R          (*((volatile const uint32_t *)(GPIOB_APB_BASE+GPIO_APB_GPIOPCellID1_OFFSET )))

#define GPIOB_AHB_GPIOPCellID1            (((GPIOPCellID1_TypeDef*)(GPIOB_AHB_BASE+GPIO_AHB_GPIOPCellID1_OFFSET )))
#define GPIOB_AHB_GPIOPCellID1_R          (*((volatile const uint32_t *)(GPIOB_AHB_BASE+GPIO_AHB_GPIOPCellID1_OFFSET )))

//--------
#define GPIOB_APB_GPIOPCellID1_R_CID1_MASK     (0x000000FF)
#define GPIOB_APB_GPIOPCellID1_R_CID1_BIT      (0)
#define GPIOB_APB_GPIOPCellID1_R_CID1_DEFAULT  (0x000000F0)

#define GPIOB_APB_GPIOPCellID1_CID1_MASK       (0x000000FF)
#define GPIOB_APB_GPIOPCellID1_CID1_DEFAULT    (0x000000F0)
//--------

//--------
#define GPIOB_AHB_GPIOPCellID1_R_CID1_MASK     (0x000000FF)
#define GPIOB_AHB_GPIOPCellID1_R_CID1_BIT      (0)
#define GPIOB_AHB_GPIOPCellID1_R_CID1_DEFAULT  (0x000000F0)

#define GPIOB_AHB_GPIOPCellID1_CID1_MASK       (0x000000FF)
#define GPIOB_AHB_GPIOPCellID1_CID1_DEFAULT    (0x000000F0)
//--------


////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 1.35 GPIOPCellID2 ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOB_APB_GPIOPCellID2            (((GPIOPCellID2_TypeDef*)(GPIOB_APB_BASE+GPIO_APB_GPIOPCellID2_OFFSET )))
#define GPIOB_APB_GPIOPCellID2_R          (*((volatile const uint32_t *)(GPIOB_APB_BASE+GPIO_APB_GPIOPCellID2_OFFSET )))

#define GPIOB_AHB_GPIOPCellID2            (((GPIOPCellID2_TypeDef*)(GPIOB_AHB_BASE+GPIO_AHB_GPIOPCellID2_OFFSET )))
#define GPIOB_AHB_GPIOPCellID2_R          (*((volatile const uint32_t *)(GPIOB_AHB_BASE+GPIO_AHB_GPIOPCellID2_OFFSET )))

//--------
#define GPIOB_APB_GPIOPCellID2_R_CID2_MASK     (0x000000FF)
#define GPIOB_APB_GPIOPCellID2_R_CID2_BIT      (0)
#define GPIOB_APB_GPIOPCellID2_R_CID2_DEFAULT  (0x00000005)

#define GPIOB_APB_GPIOPCellID2_CID2_MASK       (0x000000FF)
#define GPIOB_APB_GPIOPCellID2_CID2_DEFAULT    (0x00000005)
//--------

//--------
#define GPIOB_AHB_GPIOPCellID2_R_CID2_MASK     (0x000000FF)
#define GPIOB_AHB_GPIOPCellID2_R_CID2_BIT      (0)
#define GPIOB_AHB_GPIOPCellID2_R_CID2_DEFAULT  (0x00000005)

#define GPIOB_AHB_GPIOPCellID2_CID2_MASK       (0x000000FF)
#define GPIOB_AHB_GPIOPCellID2_CID2_DEFAULT    (0x00000005)
//--------


////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 1.36 GPIOPCellID3 ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOB_APB_GPIOPCellID3            (((GPIOPCellID3_TypeDef*)(GPIOB_APB_BASE+GPIO_APB_GPIOPCellID3_OFFSET )))
#define GPIOB_APB_GPIOPCellID3_R          (*((volatile const uint32_t *)(GPIOB_APB_BASE+GPIO_APB_GPIOPCellID3_OFFSET )))

#define GPIOB_AHB_GPIOPCellID3            (((GPIOPCellID3_TypeDef*)(GPIOB_AHB_BASE+GPIO_AHB_GPIOPCellID3_OFFSET )))
#define GPIOB_AHB_GPIOPCellID3_R          (*((volatile const uint32_t *)(GPIOB_AHB_BASE+GPIO_AHB_GPIOPCellID3_OFFSET )))

//--------
#define GPIOB_APB_GPIOPCellID3_R_CID3_MASK     (0x000000FF)
#define GPIOB_APB_GPIOPCellID3_R_CID3_BIT      (0)
#define GPIOB_APB_GPIOPCellID3_R_CID3_DEFAULT  (0x000000B1)

#define GPIOB_APB_GPIOPCellID3_CID3_MASK       (0x000000FF)
#define GPIOB_APB_GPIOPCellID3_CID3_DEFAULT    (0x000000B1)
//--------

//--------
#define GPIOB_AHB_GPIOPCellID3_R_CID3_MASK     (0x000000FF)
#define GPIOB_AHB_GPIOPCellID3_R_CID3_BIT      (0)
#define GPIOB_AHB_GPIOPCellID3_R_CID3_DEFAULT  (0x000000B1)

#define GPIOB_AHB_GPIOPCellID3_CID3_MASK       (0x000000FF)
#define GPIOB_AHB_GPIOPCellID3_CID3_DEFAULT    (0x000000B1)
//--------





//todo
////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 2 GPIOC ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////


////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 2.1 GPIODATA ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOC_APB_GPIODATA            (((GPIODATA_TypeDef*)(GPIOC_APB_BASE+GPIO_APB_GPIODATA_OFFSET )))
#define GPIOC_APB_GPIODATA_R          (*((volatile uint32_t *)(GPIOC_APB_BASE+GPIO_APB_GPIODATA_OFFSET )))
#define GPIOC_APB_GPIODATA0_R          (*((volatile uint32_t *)(GPIOC_APB_BASE+GPIO_APB_GPIODATA0_OFFSET )))
#define GPIOC_APB_GPIODATA1_R          (*((volatile uint32_t *)(GPIOC_APB_BASE+GPIO_APB_GPIODATA1_OFFSET )))
#define GPIOC_APB_GPIODATA2_R          (*((volatile uint32_t *)(GPIOC_APB_BASE+GPIO_APB_GPIODATA2_OFFSET )))
#define GPIOC_APB_GPIODATA3_R          (*((volatile uint32_t *)(GPIOC_APB_BASE+GPIO_APB_GPIODATA3_OFFSET )))
#define GPIOC_APB_GPIODATA4_R          (*((volatile uint32_t *)(GPIOC_APB_BASE+GPIO_APB_GPIODATA4_OFFSET )))
#define GPIOC_APB_GPIODATA5_R          (*((volatile uint32_t *)(GPIOC_APB_BASE+GPIO_APB_GPIODATA5_OFFSET )))
#define GPIOC_APB_GPIODATA6_R          (*((volatile uint32_t *)(GPIOC_APB_BASE+GPIO_APB_GPIODATA6_OFFSET )))
#define GPIOC_APB_GPIODATA7_R          (*((volatile uint32_t *)(GPIOC_APB_BASE+GPIO_APB_GPIODATA7_OFFSET )))

#define GPIOC_AHB_GPIODATA            (((GPIODATA_TypeDef*)(GPIOC_AHB_BASE+GPIO_AHB_GPIODATA_OFFSET )))
#define GPIOC_AHB_GPIODATA_R          (*((volatile uint32_t *)(GPIOC_AHB_BASE+GPIO_AHB_GPIODATA_OFFSET )))
#define GPIOC_AHB_GPIODATA0_R         (*((volatile uint32_t *)(GPIOC_AHB_BASE+GPIO_AHB_GPIODATA0_OFFSET )))
#define GPIOC_AHB_GPIODATA1_R         (*((volatile uint32_t *)(GPIOC_AHB_BASE+GPIO_AHB_GPIODATA1_OFFSET )))
#define GPIOC_AHB_GPIODATA2_R         (*((volatile uint32_t *)(GPIOC_AHB_BASE+GPIO_AHB_GPIODATA2_OFFSET )))
#define GPIOC_AHB_GPIODATA3_R         (*((volatile uint32_t *)(GPIOC_AHB_BASE+GPIO_AHB_GPIODATA3_OFFSET )))
#define GPIOC_AHB_GPIODATA4_R         (*((volatile uint32_t *)(GPIOC_AHB_BASE+GPIO_AHB_GPIODATA4_OFFSET )))
#define GPIOC_AHB_GPIODATA5_R         (*((volatile uint32_t *)(GPIOC_AHB_BASE+GPIO_AHB_GPIODATA5_OFFSET )))
#define GPIOC_AHB_GPIODATA6_R         (*((volatile uint32_t *)(GPIOC_AHB_BASE+GPIO_AHB_GPIODATA6_OFFSET )))
#define GPIOC_AHB_GPIODATA7_R         (*((volatile uint32_t *)(GPIOC_AHB_BASE+GPIO_AHB_GPIODATA7_OFFSET )))

#define GPIOC_APB_GPIODAT            (((GPIODAT_TypeDef*)(GPIOC_APB_BASE+GPIO_APB_GPIODAT_OFFSET )))
#define GPIOC_APB_GPIODAT_R          (*((volatile uint32_t *)(GPIOC_APB_BASE+GPIO_APB_GPIODAT_OFFSET )))

#define GPIOC_AHB_GPIODAT            (((GPIODAT_TypeDef*)(GPIOC_AHB_BASE+GPIO_AHB_GPIODAT_OFFSET )))
#define GPIOC_AHB_GPIODAT_R          (*((volatile uint32_t *)(GPIOC_AHB_BASE+GPIO_AHB_GPIODAT_OFFSET )))


//--------
#define GPIOC_APB_GPIODATA_R_DATA_MASK      (0x000000FF)
#define GPIOC_APB_GPIODATA_R_DATA_BIT       (0)
#define GPIOC_APB_GPIODATA_R_DATA0_LOW      (0x00000000)
#define GPIOC_APB_GPIODATA_R_DATA1_LOW      (0x00000000)
#define GPIOC_APB_GPIODATA_R_DATA2_LOW      (0x00000000)
#define GPIOC_APB_GPIODATA_R_DATA3_LOW      (0x00000000)
#define GPIOC_APB_GPIODATA_R_DATA4_LOW      (0x00000000)
#define GPIOC_APB_GPIODATA_R_DATA5_LOW      (0x00000000)
#define GPIOC_APB_GPIODATA_R_DATA6_LOW      (0x00000000)
#define GPIOC_APB_GPIODATA_R_DATA7_LOW      (0x00000000)
#define GPIOC_APB_GPIODATA_R_DATA0_HIGH     (0x00000001)
#define GPIOC_APB_GPIODATA_R_DATA1_HIGH     (0x00000002)
#define GPIOC_APB_GPIODATA_R_DATA2_HIGH     (0x00000004)
#define GPIOC_APB_GPIODATA_R_DATA3_HIGH     (0x00000008)
#define GPIOC_APB_GPIODATA_R_DATA4_HIGH     (0x00000010)
#define GPIOC_APB_GPIODATA_R_DATA5_HIGH     (0x00000020)
#define GPIOC_APB_GPIODATA_R_DATA6_HIGH     (0x00000040)
#define GPIOC_APB_GPIODATA_R_DATA7_HIGH     (0x00000080)

#define GPIOC_APB_GPIODATA_DATA_MASK        (0x00000001)
#define GPIOC_APB_GPIODATA_DATA0_LOW        (0x00000000)
#define GPIOC_APB_GPIODATA_DATA1_LOW        (0x00000000)
#define GPIOC_APB_GPIODATA_DATA2_LOW        (0x00000000)
#define GPIOC_APB_GPIODATA_DATA3_LOW        (0x00000000)
#define GPIOC_APB_GPIODATA_DATA4_LOW        (0x00000000)
#define GPIOC_APB_GPIODATA_DATA5_LOW        (0x00000000)
#define GPIOC_APB_GPIODATA_DATA6_LOW        (0x00000000)
#define GPIOC_APB_GPIODATA_DATA7_LOW        (0x00000000)
#define GPIOC_APB_GPIODATA_DATA0_HIGH       (0x00000001)
#define GPIOC_APB_GPIODATA_DATA1_HIGH       (0x00000001)
#define GPIOC_APB_GPIODATA_DATA2_HIGH       (0x00000001)
#define GPIOC_APB_GPIODATA_DATA3_HIGH       (0x00000001)
#define GPIOC_APB_GPIODATA_DATA4_HIGH       (0x00000001)
#define GPIOC_APB_GPIODATA_DATA5_HIGH       (0x00000001)
#define GPIOC_APB_GPIODATA_DATA6_HIGH       (0x00000001)
#define GPIOC_APB_GPIODATA_DATA7_HIGH       (0x00000001)
//--------

//--------
#define GPIOC_AHB_GPIODATA_R_DATA_MASK      (0x000000FF)
#define GPIOC_AHB_GPIODATA_R_DATA_BIT       (0)
#define GPIOC_AHB_GPIODATA_R_DATA0_LOW      (0x00000000)
#define GPIOC_AHB_GPIODATA_R_DATA1_LOW      (0x00000000)
#define GPIOC_AHB_GPIODATA_R_DATA2_LOW      (0x00000000)
#define GPIOC_AHB_GPIODATA_R_DATA3_LOW      (0x00000000)
#define GPIOC_AHB_GPIODATA_R_DATA4_LOW      (0x00000000)
#define GPIOC_AHB_GPIODATA_R_DATA5_LOW      (0x00000000)
#define GPIOC_AHB_GPIODATA_R_DATA6_LOW      (0x00000000)
#define GPIOC_AHB_GPIODATA_R_DATA7_LOW      (0x00000000)
#define GPIOC_AHB_GPIODATA_R_DATA0_HIGH     (0x00000001)
#define GPIOC_AHB_GPIODATA_R_DATA1_HIGH     (0x00000002)
#define GPIOC_AHB_GPIODATA_R_DATA2_HIGH     (0x00000004)
#define GPIOC_AHB_GPIODATA_R_DATA3_HIGH     (0x00000008)
#define GPIOC_AHB_GPIODATA_R_DATA4_HIGH     (0x00000010)
#define GPIOC_AHB_GPIODATA_R_DATA5_HIGH     (0x00000020)
#define GPIOC_AHB_GPIODATA_R_DATA6_HIGH     (0x00000040)
#define GPIOC_AHB_GPIODATA_R_DATA7_HIGH     (0x00000080)

#define GPIOC_AHB_GPIODATA_DATA_MASK        (0x00000001)
#define GPIOC_AHB_GPIODATA_DATA0_LOW        (0x00000000)
#define GPIOC_AHB_GPIODATA_DATA1_LOW        (0x00000000)
#define GPIOC_AHB_GPIODATA_DATA2_LOW        (0x00000000)
#define GPIOC_AHB_GPIODATA_DATA3_LOW        (0x00000000)
#define GPIOC_AHB_GPIODATA_DATA4_LOW        (0x00000000)
#define GPIOC_AHB_GPIODATA_DATA5_LOW        (0x00000000)
#define GPIOC_AHB_GPIODATA_DATA6_LOW        (0x00000000)
#define GPIOC_AHB_GPIODATA_DATA7_LOW        (0x00000000)
#define GPIOC_AHB_GPIODATA_DATA0_HIGH       (0x00000001)
#define GPIOC_AHB_GPIODATA_DATA1_HIGH       (0x00000001)
#define GPIOC_AHB_GPIODATA_DATA2_HIGH       (0x00000001)
#define GPIOC_AHB_GPIODATA_DATA3_HIGH       (0x00000001)
#define GPIOC_AHB_GPIODATA_DATA4_HIGH       (0x00000001)
#define GPIOC_AHB_GPIODATA_DATA5_HIGH       (0x00000001)
#define GPIOC_AHB_GPIODATA_DATA6_HIGH       (0x00000001)
#define GPIOC_AHB_GPIODATA_DATA7_HIGH       (0x00000001)
//--------


//--------
#define GPIOC_APB_GPIODAT_R_DAT_MASK        (0x000000FF)
#define GPIOC_APB_GPIODAT_R_DAT_BIT         (0)
#define GPIOC_APB_GPIODAT_R_DAT0_LOW        (0x00000000)
#define GPIOC_APB_GPIODAT_R_DAT1_LOW        (0x00000000)
#define GPIOC_APB_GPIODAT_R_DAT2_LOW        (0x00000000)
#define GPIOC_APB_GPIODAT_R_DAT3_LOW        (0x00000000)
#define GPIOC_APB_GPIODAT_R_DAT4_LOW        (0x00000000)
#define GPIOC_APB_GPIODAT_R_DAT5_LOW        (0x00000000)
#define GPIOC_APB_GPIODAT_R_DAT6_LOW        (0x00000000)
#define GPIOC_APB_GPIODAT_R_DAT7_LOW        (0x00000000)
#define GPIOC_APB_GPIODAT_R_DAT0_HIGH       (0x00000001)
#define GPIOC_APB_GPIODAT_R_DAT1_HIGH       (0x00000002)
#define GPIOC_APB_GPIODAT_R_DAT2_HIGH       (0x00000004)
#define GPIOC_APB_GPIODAT_R_DAT3_HIGH       (0x00000008)
#define GPIOC_APB_GPIODAT_R_DAT4_HIGH       (0x00000010)
#define GPIOC_APB_GPIODAT_R_DAT5_HIGH       (0x00000020)
#define GPIOC_APB_GPIODAT_R_DAT6_HIGH       (0x00000040)
#define GPIOC_APB_GPIODAT_R_DAT7_HIGH       (0x00000080)

#define GPIOC_APB_GPIODAT_DAT_MASK          (0x00000001)
#define GPIOC_APB_GPIODAT_DAT0_LOW          (0x00000000)
#define GPIOC_APB_GPIODAT_DAT1_LOW          (0x00000000)
#define GPIOC_APB_GPIODAT_DAT2_LOW          (0x00000000)
#define GPIOC_APB_GPIODAT_DAT3_LOW          (0x00000000)
#define GPIOC_APB_GPIODAT_DAT4_LOW          (0x00000000)
#define GPIOC_APB_GPIODAT_DAT5_LOW          (0x00000000)
#define GPIOC_APB_GPIODAT_DAT6_LOW          (0x00000000)
#define GPIOC_APB_GPIODAT_DAT7_LOW          (0x00000000)
#define GPIOC_APB_GPIODAT_DAT0_HIGH         (0x00000001)
#define GPIOC_APB_GPIODAT_DAT1_HIGH         (0x00000001)
#define GPIOC_APB_GPIODAT_DAT2_HIGH         (0x00000001)
#define GPIOC_APB_GPIODAT_DAT3_HIGH         (0x00000001)
#define GPIOC_APB_GPIODAT_DAT4_HIGH         (0x00000001)
#define GPIOC_APB_GPIODAT_DAT5_HIGH         (0x00000001)
#define GPIOC_APB_GPIODAT_DAT6_HIGH         (0x00000001)
#define GPIOC_APB_GPIODAT_DAT7_HIGH         (0x00000001)
//--------

//--------
#define GPIOC_AHB_GPIODAT_R_DAT_MASK        (0x000000FF)
#define GPIOC_AHB_GPIODAT_R_DAT_BIT         (0)
#define GPIOC_AHB_GPIODAT_R_DAT0_LOW        (0x00000000)
#define GPIOC_AHB_GPIODAT_R_DAT1_LOW        (0x00000000)
#define GPIOC_AHB_GPIODAT_R_DAT2_LOW        (0x00000000)
#define GPIOC_AHB_GPIODAT_R_DAT3_LOW        (0x00000000)
#define GPIOC_AHB_GPIODAT_R_DAT4_LOW        (0x00000000)
#define GPIOC_AHB_GPIODAT_R_DAT5_LOW        (0x00000000)
#define GPIOC_AHB_GPIODAT_R_DAT6_LOW        (0x00000000)
#define GPIOC_AHB_GPIODAT_R_DAT7_LOW        (0x00000000)
#define GPIOC_AHB_GPIODAT_R_DAT0_HIGH       (0x00000001)
#define GPIOC_AHB_GPIODAT_R_DAT1_HIGH       (0x00000002)
#define GPIOC_AHB_GPIODAT_R_DAT2_HIGH       (0x00000004)
#define GPIOC_AHB_GPIODAT_R_DAT3_HIGH       (0x00000008)
#define GPIOC_AHB_GPIODAT_R_DAT4_HIGH       (0x00000010)
#define GPIOC_AHB_GPIODAT_R_DAT5_HIGH       (0x00000020)
#define GPIOC_AHB_GPIODAT_R_DAT6_HIGH       (0x00000040)
#define GPIOC_AHB_GPIODAT_R_DAT7_HIGH       (0x00000080)

#define GPIOC_AHB_GPIODAT_DAT_MASK          (0x00000001)
#define GPIOC_AHB_GPIODAT_DAT0_LOW          (0x00000000)
#define GPIOC_AHB_GPIODAT_DAT1_LOW          (0x00000000)
#define GPIOC_AHB_GPIODAT_DAT2_LOW          (0x00000000)
#define GPIOC_AHB_GPIODAT_DAT3_LOW          (0x00000000)
#define GPIOC_AHB_GPIODAT_DAT4_LOW          (0x00000000)
#define GPIOC_AHB_GPIODAT_DAT5_LOW          (0x00000000)
#define GPIOC_AHB_GPIODAT_DAT6_LOW          (0x00000000)
#define GPIOC_AHB_GPIODAT_DAT7_LOW          (0x00000000)
#define GPIOC_AHB_GPIODAT_DAT0_HIGH         (0x00000001)
#define GPIOC_AHB_GPIODAT_DAT1_HIGH         (0x00000001)
#define GPIOC_AHB_GPIODAT_DAT2_HIGH         (0x00000001)
#define GPIOC_AHB_GPIODAT_DAT3_HIGH         (0x00000001)
#define GPIOC_AHB_GPIODAT_DAT4_HIGH         (0x00000001)
#define GPIOC_AHB_GPIODAT_DAT5_HIGH         (0x00000001)
#define GPIOC_AHB_GPIODAT_DAT6_HIGH         (0x00000001)
#define GPIOC_AHB_GPIODAT_DAT7_HIGH         (0x00000001)
//--------



#define GPIOC_AHB_GPIODATA_DATA0_BB         (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIODATA_OFFSET)*32)+(0*4))))
#define GPIOC_AHB_GPIODATA_DATA1_BB         (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIODATA_OFFSET)*32)+(1*4))))
#define GPIOC_AHB_GPIODATA_DATA2_BB         (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIODATA_OFFSET)*32)+(2*4))))
#define GPIOC_AHB_GPIODATA_DATA3_BB         (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIODATA_OFFSET)*32)+(3*4))))
#define GPIOC_AHB_GPIODATA_DATA4_BB         (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIODATA_OFFSET)*32)+(4*4))))
#define GPIOC_AHB_GPIODATA_DATA5_BB         (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIODATA_OFFSET)*32)+(5*4))))
#define GPIOC_AHB_GPIODATA_DATA6_BB         (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIODATA_OFFSET)*32)+(6*4))))
#define GPIOC_AHB_GPIODATA_DATA7_BB         (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIODATA_OFFSET)*32)+(7*4))))

#define GPIOC_AHB_GPIODATA0_DATA0_BB        (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIODATA0_OFFSET)*32)+(0*4))))
#define GPIOC_AHB_GPIODATA1_DATA1_BB        (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIODATA1_OFFSET)*32)+(1*4))))
#define GPIOC_AHB_GPIODATA2_DATA2_BB        (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIODATA2_OFFSET)*32)+(2*4))))
#define GPIOC_AHB_GPIODATA3_DATA3_BB        (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIODATA3_OFFSET)*32)+(3*4))))
#define GPIOC_AHB_GPIODATA4_DATA4_BB        (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIODATA4_OFFSET)*32)+(4*4))))
#define GPIOC_AHB_GPIODATA5_DATA5_BB        (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIODATA5_OFFSET)*32)+(5*4))))
#define GPIOC_AHB_GPIODATA6_DATA6_BB        (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIODATA6_OFFSET)*32)+(6*4))))
#define GPIOC_AHB_GPIODATA7_DATA7_BB        (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIODATA7_OFFSET)*32)+(7*4))))

#define GPIOC_AHB_GPIODAT_DAT0_BB           (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIODAT_OFFSET)*32)+(0*4))))
#define GPIOC_AHB_GPIODAT_DAT1_BB           (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIODAT_OFFSET)*32)+(1*4))))
#define GPIOC_AHB_GPIODAT_DAT2_BB           (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIODAT_OFFSET)*32)+(2*4))))
#define GPIOC_AHB_GPIODAT_DAT3_BB           (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIODAT_OFFSET)*32)+(3*4))))
#define GPIOC_AHB_GPIODAT_DAT4_BB           (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIODAT_OFFSET)*32)+(4*4))))
#define GPIOC_AHB_GPIODAT_DAT5_BB           (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIODAT_OFFSET)*32)+(5*4))))
#define GPIOC_AHB_GPIODAT_DAT6_BB           (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIODAT_OFFSET)*32)+(6*4))))
#define GPIOC_AHB_GPIODAT_DAT7_BB           (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIODAT_OFFSET)*32)+(7*4))))


#define GPIOC_APB_GPIODATA_DATA0_BB         (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIODATA_OFFSET)*32)+(0*4))))
#define GPIOC_APB_GPIODATA_DATA1_BB         (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIODATA_OFFSET)*32)+(1*4))))
#define GPIOC_APB_GPIODATA_DATA2_BB         (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIODATA_OFFSET)*32)+(2*4))))
#define GPIOC_APB_GPIODATA_DATA3_BB         (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIODATA_OFFSET)*32)+(3*4))))
#define GPIOC_APB_GPIODATA_DATA4_BB         (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIODATA_OFFSET)*32)+(4*4))))
#define GPIOC_APB_GPIODATA_DATA5_BB         (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIODATA_OFFSET)*32)+(5*4))))
#define GPIOC_APB_GPIODATA_DATA6_BB         (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIODATA_OFFSET)*32)+(6*4))))
#define GPIOC_APB_GPIODATA_DATA7_BB         (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIODATA_OFFSET)*32)+(7*4))))

#define GPIOC_APB_GPIODATA0_DATA0_BB        (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIODATA0_OFFSET)*32)+(0*4))))
#define GPIOC_APB_GPIODATA1_DATA1_BB        (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIODATA1_OFFSET)*32)+(1*4))))
#define GPIOC_APB_GPIODATA2_DATA2_BB        (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIODATA2_OFFSET)*32)+(2*4))))
#define GPIOC_APB_GPIODATA3_DATA3_BB        (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIODATA3_OFFSET)*32)+(3*4))))
#define GPIOC_APB_GPIODATA4_DATA4_BB        (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIODATA4_OFFSET)*32)+(4*4))))
#define GPIOC_APB_GPIODATA5_DATA5_BB        (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIODATA5_OFFSET)*32)+(5*4))))
#define GPIOC_APB_GPIODATA6_DATA6_BB        (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIODATA6_OFFSET)*32)+(6*4))))
#define GPIOC_APB_GPIODATA7_DATA7_BB        (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIODATA7_OFFSET)*32)+(7*4))))

#define GPIOC_APB_GPIODAT_DAT0_BB           (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIODAT_OFFSET)*32)+(0*4))))
#define GPIOC_APB_GPIODAT_DAT1_BB           (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIODAT_OFFSET)*32)+(1*4))))
#define GPIOC_APB_GPIODAT_DAT2_BB           (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIODAT_OFFSET)*32)+(2*4))))
#define GPIOC_APB_GPIODAT_DAT3_BB           (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIODAT_OFFSET)*32)+(3*4))))
#define GPIOC_APB_GPIODAT_DAT4_BB           (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIODAT_OFFSET)*32)+(4*4))))
#define GPIOC_APB_GPIODAT_DAT5_BB           (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIODAT_OFFSET)*32)+(5*4))))
#define GPIOC_APB_GPIODAT_DAT6_BB           (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIODAT_OFFSET)*32)+(6*4))))
#define GPIOC_APB_GPIODAT_DAT7_BB           (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIODAT_OFFSET)*32)+(7*4))))

////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 2.2 GPIODIR ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOC_APB_GPIODIR            (((GPIODIR_TypeDef*)(GPIOC_APB_BASE+GPIO_APB_GPIODIR_OFFSET )))
#define GPIOC_APB_GPIODIR_R          (*((volatile uint32_t *)(GPIOC_APB_BASE+GPIO_APB_GPIODIR_OFFSET )))

#define GPIOC_AHB_GPIODIR            (((GPIODIR_TypeDef*)(GPIOC_AHB_BASE+GPIO_AHB_GPIODIR_OFFSET )))
#define GPIOC_AHB_GPIODIR_R          (*((volatile uint32_t *)(GPIOC_AHB_BASE+GPIO_AHB_GPIODIR_OFFSET )))

//--------
#define GPIOC_APB_GPIODIR_R_DIR_MASK            (0x000000FF)
#define GPIOC_APB_GPIODIR_R_DIR_BIT             (0)
#define GPIOC_APB_GPIODIR_R_DIR0_INPUT          (0x00000000)
#define GPIOC_APB_GPIODIR_R_DIR1_INPUT          (0x00000000)
#define GPIOC_APB_GPIODIR_R_DIR2_INPUT          (0x00000000)
#define GPIOC_APB_GPIODIR_R_DIR3_INPUT          (0x00000000)
#define GPIOC_APB_GPIODIR_R_DIR4_INPUT          (0x00000000)
#define GPIOC_APB_GPIODIR_R_DIR5_INPUT          (0x00000000)
#define GPIOC_APB_GPIODIR_R_DIR6_INPUT          (0x00000000)
#define GPIOC_APB_GPIODIR_R_DIR7_INPUT          (0x00000000)
#define GPIOC_APB_GPIODIR_R_DIR0_OUTPUT         (0x00000001)
#define GPIOC_APB_GPIODIR_R_DIR1_OUTPUT         (0x00000002)
#define GPIOC_APB_GPIODIR_R_DIR2_OUTPUT         (0x00000004)
#define GPIOC_APB_GPIODIR_R_DIR3_OUTPUT         (0x00000008)
#define GPIOC_APB_GPIODIR_R_DIR4_OUTPUT         (0x00000010)
#define GPIOC_APB_GPIODIR_R_DIR5_OUTPUT         (0x00000020)
#define GPIOC_APB_GPIODIR_R_DIR6_OUTPUT         (0x00000040)
#define GPIOC_APB_GPIODIR_R_DIR7_OUTPUT         (0x00000080)

#define GPIOC_APB_GPIODIR_DIR_MASK              (0x00000001)
#define GPIOC_APB_GPIODIR_DIR0_INPUT            (0x00000000)
#define GPIOC_APB_GPIODIR_DIR1_INPUT            (0x00000000)
#define GPIOC_APB_GPIODIR_DIR2_INPUT            (0x00000000)
#define GPIOC_APB_GPIODIR_DIR3_INPUT            (0x00000000)
#define GPIOC_APB_GPIODIR_DIR4_INPUT            (0x00000000)
#define GPIOC_APB_GPIODIR_DIR5_INPUT            (0x00000000)
#define GPIOC_APB_GPIODIR_DIR6_INPUT            (0x00000000)
#define GPIOC_APB_GPIODIR_DIR7_INPUT            (0x00000000)
#define GPIOC_APB_GPIODIR_DIR0_OUTPUT           (0x00000001)
#define GPIOC_APB_GPIODIR_DIR1_OUTPUT           (0x00000001)
#define GPIOC_APB_GPIODIR_DIR2_OUTPUT           (0x00000001)
#define GPIOC_APB_GPIODIR_DIR3_OUTPUT           (0x00000001)
#define GPIOC_APB_GPIODIR_DIR4_OUTPUT           (0x00000001)
#define GPIOC_APB_GPIODIR_DIR5_OUTPUT           (0x00000001)
#define GPIOC_APB_GPIODIR_DIR6_OUTPUT           (0x00000001)
#define GPIOC_APB_GPIODIR_DIR7_OUTPUT           (0x00000001)
//--------

//--------
#define GPIOC_AHB_GPIODIR_R_DIR_MASK            (0x000000FF)
#define GPIOC_AHB_GPIODIR_R_DIR_BIT             (0)
#define GPIOC_AHB_GPIODIR_R_DIR0_INPUT          (0x00000000)
#define GPIOC_AHB_GPIODIR_R_DIR1_INPUT          (0x00000000)
#define GPIOC_AHB_GPIODIR_R_DIR2_INPUT          (0x00000000)
#define GPIOC_AHB_GPIODIR_R_DIR3_INPUT          (0x00000000)
#define GPIOC_AHB_GPIODIR_R_DIR4_INPUT          (0x00000000)
#define GPIOC_AHB_GPIODIR_R_DIR5_INPUT          (0x00000000)
#define GPIOC_AHB_GPIODIR_R_DIR6_INPUT          (0x00000000)
#define GPIOC_AHB_GPIODIR_R_DIR7_INPUT          (0x00000000)
#define GPIOC_AHB_GPIODIR_R_DIR0_OUTPUT         (0x00000001)
#define GPIOC_AHB_GPIODIR_R_DIR1_OUTPUT         (0x00000002)
#define GPIOC_AHB_GPIODIR_R_DIR2_OUTPUT         (0x00000004)
#define GPIOC_AHB_GPIODIR_R_DIR3_OUTPUT         (0x00000008)
#define GPIOC_AHB_GPIODIR_R_DIR4_OUTPUT         (0x00000010)
#define GPIOC_AHB_GPIODIR_R_DIR5_OUTPUT         (0x00000020)
#define GPIOC_AHB_GPIODIR_R_DIR6_OUTPUT         (0x00000040)
#define GPIOC_AHB_GPIODIR_R_DIR7_OUTPUT         (0x00000080)

#define GPIOC_AHB_GPIODIR_DIR_MASK              (0x000000FF)
#define GPIOC_AHB_GPIODIR_DIR0_INPUT            (0x00000000)
#define GPIOC_AHB_GPIODIR_DIR1_INPUT            (0x00000000)
#define GPIOC_AHB_GPIODIR_DIR2_INPUT            (0x00000000)
#define GPIOC_AHB_GPIODIR_DIR3_INPUT            (0x00000000)
#define GPIOC_AHB_GPIODIR_DIR4_INPUT            (0x00000000)
#define GPIOC_AHB_GPIODIR_DIR5_INPUT            (0x00000000)
#define GPIOC_AHB_GPIODIR_DIR6_INPUT            (0x00000000)
#define GPIOC_AHB_GPIODIR_DIR7_INPUT            (0x00000000)
#define GPIOC_AHB_GPIODIR_DIR0_OUTPUT           (0x00000001)
#define GPIOC_AHB_GPIODIR_DIR1_OUTPUT           (0x00000001)
#define GPIOC_AHB_GPIODIR_DIR2_OUTPUT           (0x00000001)
#define GPIOC_AHB_GPIODIR_DIR3_OUTPUT           (0x00000001)
#define GPIOC_AHB_GPIODIR_DIR4_OUTPUT           (0x00000001)
#define GPIOC_AHB_GPIODIR_DIR5_OUTPUT           (0x00000001)
#define GPIOC_AHB_GPIODIR_DIR6_OUTPUT           (0x00000001)
#define GPIOC_AHB_GPIODIR_DIR7_OUTPUT           (0x00000001)
//--------

#define GPIOC_AHB_GPIODIR_DIR0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIODIR_OFFSET)*32)+(0*4))))
#define GPIOC_AHB_GPIODIR_DIR1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIODIR_OFFSET)*32)+(1*4))))
#define GPIOC_AHB_GPIODIR_DIR2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIODIR_OFFSET)*32)+(2*4))))
#define GPIOC_AHB_GPIODIR_DIR3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIODIR_OFFSET)*32)+(3*4))))
#define GPIOC_AHB_GPIODIR_DIR4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIODIR_OFFSET)*32)+(4*4))))
#define GPIOC_AHB_GPIODIR_DIR5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIODIR_OFFSET)*32)+(5*4))))
#define GPIOC_AHB_GPIODIR_DIR6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIODIR_OFFSET)*32)+(6*4))))
#define GPIOC_AHB_GPIODIR_DIR7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIODIR_OFFSET)*32)+(7*4))))

#define GPIOC_APB_GPIODIR_DIR0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIODIR_OFFSET)*32)+(0*4))))
#define GPIOC_APB_GPIODIR_DIR1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIODIR_OFFSET)*32)+(1*4))))
#define GPIOC_APB_GPIODIR_DIR2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIODIR_OFFSET)*32)+(2*4))))
#define GPIOC_APB_GPIODIR_DIR3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIODIR_OFFSET)*32)+(3*4))))
#define GPIOC_APB_GPIODIR_DIR4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIODIR_OFFSET)*32)+(4*4))))
#define GPIOC_APB_GPIODIR_DIR5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIODIR_OFFSET)*32)+(5*4))))
#define GPIOC_APB_GPIODIR_DIR6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIODIR_OFFSET)*32)+(6*4))))
#define GPIOC_APB_GPIODIR_DIR7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIODIR_OFFSET)*32)+(7*4))))

////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 2.3 GPIOIS ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOC_APB_GPIOIS            (((GPIOIS_TypeDef*)(GPIOC_APB_BASE+GPIO_APB_GPIOIS_OFFSET )))
#define GPIOC_APB_GPIOIS_R          (*((volatile uint32_t *)(GPIOC_APB_BASE+GPIO_APB_GPIOIS_OFFSET )))

#define GPIOC_AHB_GPIOIS            (((GPIOIS_TypeDef*)(GPIOC_AHB_BASE+GPIO_AHB_GPIOIS_OFFSET )))
#define GPIOC_AHB_GPIOIS_R          (*((volatile uint32_t *)(GPIOC_AHB_BASE+GPIO_AHB_GPIOIS_OFFSET )))

//--------
#define GPIOC_APB_GPIOIS_R_IS_MASK      (0x000000FF)
#define GPIOC_APB_GPIOIS_R_IS_BIT       (0)
#define GPIOC_APB_GPIOIS_R_IS0_EDGE     (0x00000000)
#define GPIOC_APB_GPIOIS_R_IS1_EDGE     (0x00000000)
#define GPIOC_APB_GPIOIS_R_IS2_EDGE     (0x00000000)
#define GPIOC_APB_GPIOIS_R_IS3_EDGE     (0x00000000)
#define GPIOC_APB_GPIOIS_R_IS4_EDGE     (0x00000000)
#define GPIOC_APB_GPIOIS_R_IS5_EDGE     (0x00000000)
#define GPIOC_APB_GPIOIS_R_IS6_EDGE     (0x00000000)
#define GPIOC_APB_GPIOIS_R_IS7_EDGE     (0x00000000)
#define GPIOC_APB_GPIOIS_R_IS0_LEVEL    (0x00000001)
#define GPIOC_APB_GPIOIS_R_IS1_LEVEL    (0x00000002)
#define GPIOC_APB_GPIOIS_R_IS2_LEVEL    (0x00000004)
#define GPIOC_APB_GPIOIS_R_IS3_LEVEL    (0x00000008)
#define GPIOC_APB_GPIOIS_R_IS4_LEVEL    (0x00000010)
#define GPIOC_APB_GPIOIS_R_IS5_LEVEL    (0x00000020)
#define GPIOC_APB_GPIOIS_R_IS6_LEVEL    (0x00000040)
#define GPIOC_APB_GPIOIS_R_IS7_LEVEL    (0x00000080)

#define GPIOC_APB_GPIOIS_IS_MASK        (0x00000001)
#define GPIOC_APB_GPIOIS_IS0_EDGE       (0x00000000)
#define GPIOC_APB_GPIOIS_IS1_EDGE       (0x00000000)
#define GPIOC_APB_GPIOIS_IS2_EDGE       (0x00000000)
#define GPIOC_APB_GPIOIS_IS3_EDGE       (0x00000000)
#define GPIOC_APB_GPIOIS_IS4_EDGE       (0x00000000)
#define GPIOC_APB_GPIOIS_IS5_EDGE       (0x00000000)
#define GPIOC_APB_GPIOIS_IS6_EDGE       (0x00000000)
#define GPIOC_APB_GPIOIS_IS7_EDGE       (0x00000000)
#define GPIOC_APB_GPIOIS_IS0_LEVEL      (0x00000001)
#define GPIOC_APB_GPIOIS_IS1_LEVEL      (0x00000001)
#define GPIOC_APB_GPIOIS_IS2_LEVEL      (0x00000001)
#define GPIOC_APB_GPIOIS_IS3_LEVEL      (0x00000001)
#define GPIOC_APB_GPIOIS_IS4_LEVEL      (0x00000001)
#define GPIOC_APB_GPIOIS_IS5_LEVEL      (0x00000001)
#define GPIOC_APB_GPIOIS_IS6_LEVEL      (0x00000001)
#define GPIOC_APB_GPIOIS_IS7_LEVEL      (0x00000080)
//--------

//--------
#define GPIOC_AHB_GPIOIS_R_IS_MASK      (0x000000FF)
#define GPIOC_AHB_GPIOIS_R_IS_BIT       (0)
#define GPIOC_AHB_GPIOIS_R_IS0_EDGE     (0x00000000)
#define GPIOC_AHB_GPIOIS_R_IS1_EDGE     (0x00000000)
#define GPIOC_AHB_GPIOIS_R_IS2_EDGE     (0x00000000)
#define GPIOC_AHB_GPIOIS_R_IS3_EDGE     (0x00000000)
#define GPIOC_AHB_GPIOIS_R_IS4_EDGE     (0x00000000)
#define GPIOC_AHB_GPIOIS_R_IS5_EDGE     (0x00000000)
#define GPIOC_AHB_GPIOIS_R_IS6_EDGE     (0x00000000)
#define GPIOC_AHB_GPIOIS_R_IS7_EDGE     (0x00000000)
#define GPIOC_AHB_GPIOIS_R_IS0_LEVEL    (0x00000001)
#define GPIOC_AHB_GPIOIS_R_IS1_LEVEL    (0x00000002)
#define GPIOC_AHB_GPIOIS_R_IS2_LEVEL    (0x00000004)
#define GPIOC_AHB_GPIOIS_R_IS3_LEVEL    (0x00000008)
#define GPIOC_AHB_GPIOIS_R_IS4_LEVEL    (0x00000010)
#define GPIOC_AHB_GPIOIS_R_IS5_LEVEL    (0x00000020)
#define GPIOC_AHB_GPIOIS_R_IS6_LEVEL    (0x00000040)
#define GPIOC_AHB_GPIOIS_R_IS7_LEVEL    (0x00000080)

#define GPIOC_AHB_GPIOIS_IS_MASK        (0x00000001)
#define GPIOC_AHB_GPIOIS_IS0_EDGE       (0x00000000)
#define GPIOC_AHB_GPIOIS_IS1_EDGE       (0x00000000)
#define GPIOC_AHB_GPIOIS_IS2_EDGE       (0x00000000)
#define GPIOC_AHB_GPIOIS_IS3_EDGE       (0x00000000)
#define GPIOC_AHB_GPIOIS_IS4_EDGE       (0x00000000)
#define GPIOC_AHB_GPIOIS_IS5_EDGE       (0x00000000)
#define GPIOC_AHB_GPIOIS_IS6_EDGE       (0x00000000)
#define GPIOC_AHB_GPIOIS_IS7_EDGE       (0x00000000)
#define GPIOC_AHB_GPIOIS_IS0_LEVEL      (0x00000001)
#define GPIOC_AHB_GPIOIS_IS1_LEVEL      (0x00000001)
#define GPIOC_AHB_GPIOIS_IS2_LEVEL      (0x00000001)
#define GPIOC_AHB_GPIOIS_IS3_LEVEL      (0x00000001)
#define GPIOC_AHB_GPIOIS_IS4_LEVEL      (0x00000001)
#define GPIOC_AHB_GPIOIS_IS5_LEVEL      (0x00000001)
#define GPIOC_AHB_GPIOIS_IS6_LEVEL      (0x00000001)
#define GPIOC_AHB_GPIOIS_IS7_LEVEL      (0x00000001)
//--------

#define GPIOC_AHB_GPIOIS_IS0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIOIS_OFFSET)*32)+(0*4))))
#define GPIOC_AHB_GPIOIS_IS1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIOIS_OFFSET)*32)+(1*4))))
#define GPIOC_AHB_GPIOIS_IS2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIOIS_OFFSET)*32)+(2*4))))
#define GPIOC_AHB_GPIOIS_IS3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIOIS_OFFSET)*32)+(3*4))))
#define GPIOC_AHB_GPIOIS_IS4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIOIS_OFFSET)*32)+(4*4))))
#define GPIOC_AHB_GPIOIS_IS5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIOIS_OFFSET)*32)+(5*4))))
#define GPIOC_AHB_GPIOIS_IS6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIOIS_OFFSET)*32)+(6*4))))
#define GPIOC_AHB_GPIOIS_IS7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIOIS_OFFSET)*32)+(7*4))))

#define GPIOC_APB_GPIOIS_IS0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIOIS_OFFSET)*32)+(0*4))))
#define GPIOC_APB_GPIOIS_IS1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIOIS_OFFSET)*32)+(1*4))))
#define GPIOC_APB_GPIOIS_IS2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIOIS_OFFSET)*32)+(2*4))))
#define GPIOC_APB_GPIOIS_IS3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIOIS_OFFSET)*32)+(3*4))))
#define GPIOC_APB_GPIOIS_IS4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIOIS_OFFSET)*32)+(4*4))))
#define GPIOC_APB_GPIOIS_IS5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIOIS_OFFSET)*32)+(5*4))))
#define GPIOC_APB_GPIOIS_IS6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIOIS_OFFSET)*32)+(6*4))))
#define GPIOC_APB_GPIOIS_IS7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIOIS_OFFSET)*32)+(7*4))))

////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 2.4 GPIOIBE ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOC_APB_GPIOIBE            (((GPIOIBE_TypeDef*)(GPIOC_APB_BASE+GPIO_APB_GPIOIBE_OFFSET )))
#define GPIOC_APB_GPIOIBE_R          (*((volatile uint32_t *)(GPIOC_APB_BASE+GPIO_APB_GPIOIBE_OFFSET )))

#define GPIOC_AHB_GPIOIBE            (((GPIOIBE_TypeDef*)(GPIOC_AHB_BASE+GPIO_AHB_GPIOIBE_OFFSET )))
#define GPIOC_AHB_GPIOIBE_R          (*((volatile uint32_t *)(GPIOC_AHB_BASE+GPIO_AHB_GPIOIBE_OFFSET )))


//--------
#define GPIOC_APB_GPIOIBE_R_IBE_MASK        (0x000000FF)
#define GPIOC_APB_GPIOIBE_R_IBE_BIT         (0)
#define GPIOC_APB_GPIOIBE_R_IBE0_SINGLE     (0x00000000)
#define GPIOC_APB_GPIOIBE_R_IBE1_SINGLE     (0x00000000)
#define GPIOC_APB_GPIOIBE_R_IBE2_SINGLE     (0x00000000)
#define GPIOC_APB_GPIOIBE_R_IBE3_SINGLE     (0x00000000)
#define GPIOC_APB_GPIOIBE_R_IBE4_SINGLE     (0x00000000)
#define GPIOC_APB_GPIOIBE_R_IBE5_SINGLE     (0x00000000)
#define GPIOC_APB_GPIOIBE_R_IBE6_SINGLE     (0x00000000)
#define GPIOC_APB_GPIOIBE_R_IBE7_SINGLE     (0x00000000)
#define GPIOC_APB_GPIOIBE_R_IBE0_BOTH       (0x00000001)
#define GPIOC_APB_GPIOIBE_R_IBE1_BOTH       (0x00000002)
#define GPIOC_APB_GPIOIBE_R_IBE2_BOTH       (0x00000004)
#define GPIOC_APB_GPIOIBE_R_IBE3_BOTH       (0x00000008)
#define GPIOC_APB_GPIOIBE_R_IBE4_BOTH       (0x00000010)
#define GPIOC_APB_GPIOIBE_R_IBE5_BOTH       (0x00000020)
#define GPIOC_APB_GPIOIBE_R_IBE6_BOTH       (0x00000040)
#define GPIOC_APB_GPIOIBE_R_IBE7_BOTH       (0x00000080)

#define GPIOC_APB_GPIOIBE_IBE_MASK          (0x00000001)
#define GPIOC_APB_GPIOIBE_IBE0_SINGLE       (0x00000000)
#define GPIOC_APB_GPIOIBE_IBE1_SINGLE       (0x00000000)
#define GPIOC_APB_GPIOIBE_IBE2_SINGLE       (0x00000000)
#define GPIOC_APB_GPIOIBE_IBE3_SINGLE       (0x00000000)
#define GPIOC_APB_GPIOIBE_IBE4_SINGLE       (0x00000000)
#define GPIOC_APB_GPIOIBE_IBE5_SINGLE       (0x00000000)
#define GPIOC_APB_GPIOIBE_IBE6_SINGLE       (0x00000000)
#define GPIOC_APB_GPIOIBE_IBE7_SINGLE       (0x00000000)
#define GPIOC_APB_GPIOIBE_IBE0_BOTH         (0x00000001)
#define GPIOC_APB_GPIOIBE_IBE1_BOTH         (0x00000001)
#define GPIOC_APB_GPIOIBE_IBE2_BOTH         (0x00000001)
#define GPIOC_APB_GPIOIBE_IBE3_BOTH         (0x00000001)
#define GPIOC_APB_GPIOIBE_IBE4_BOTH         (0x00000001)
#define GPIOC_APB_GPIOIBE_IBE5_BOTH         (0x00000001)
#define GPIOC_APB_GPIOIBE_IBE6_BOTH         (0x00000001)
#define GPIOC_APB_GPIOIBE_IBE7_BOTH         (0x00000001)
//--------

//--------
#define GPIOC_AHB_GPIOIBE_R_IBE_MASK        (0x000000FF)
#define GPIOC_AHB_GPIOIBE_R_IBE_BIT         (0)
#define GPIOC_AHB_GPIOIBE_R_IBE0_SINGLE     (0x00000000)
#define GPIOC_AHB_GPIOIBE_R_IBE1_SINGLE     (0x00000000)
#define GPIOC_AHB_GPIOIBE_R_IBE2_SINGLE     (0x00000000)
#define GPIOC_AHB_GPIOIBE_R_IBE3_SINGLE     (0x00000000)
#define GPIOC_AHB_GPIOIBE_R_IBE4_SINGLE     (0x00000000)
#define GPIOC_AHB_GPIOIBE_R_IBE5_SINGLE     (0x00000000)
#define GPIOC_AHB_GPIOIBE_R_IBE6_SINGLE     (0x00000000)
#define GPIOC_AHB_GPIOIBE_R_IBE7_SINGLE     (0x00000000)
#define GPIOC_AHB_GPIOIBE_R_IBE0_BOTH       (0x00000001)
#define GPIOC_AHB_GPIOIBE_R_IBE1_BOTH       (0x00000002)
#define GPIOC_AHB_GPIOIBE_R_IBE2_BOTH       (0x00000004)
#define GPIOC_AHB_GPIOIBE_R_IBE3_BOTH       (0x00000008)
#define GPIOC_AHB_GPIOIBE_R_IBE4_BOTH       (0x00000010)
#define GPIOC_AHB_GPIOIBE_R_IBE5_BOTH       (0x00000020)
#define GPIOC_AHB_GPIOIBE_R_IBE6_BOTH       (0x00000040)
#define GPIOC_AHB_GPIOIBE_R_IBE7_BOTH       (0x00000080)

#define GPIOC_AHB_GPIOIBE_IBE_MASK          (0x00000001)
#define GPIOC_AHB_GPIOIBE_IBE0_SINGLE       (0x00000000)
#define GPIOC_AHB_GPIOIBE_IBE1_SINGLE       (0x00000000)
#define GPIOC_AHB_GPIOIBE_IBE2_SINGLE       (0x00000000)
#define GPIOC_AHB_GPIOIBE_IBE3_SINGLE       (0x00000000)
#define GPIOC_AHB_GPIOIBE_IBE4_SINGLE       (0x00000000)
#define GPIOC_AHB_GPIOIBE_IBE5_SINGLE       (0x00000000)
#define GPIOC_AHB_GPIOIBE_IBE6_SINGLE       (0x00000000)
#define GPIOC_AHB_GPIOIBE_IBE7_SINGLE       (0x00000000)
#define GPIOC_AHB_GPIOIBE_IBE0_BOTH         (0x00000001)
#define GPIOC_AHB_GPIOIBE_IBE1_BOTH         (0x00000001)
#define GPIOC_AHB_GPIOIBE_IBE2_BOTH         (0x00000001)
#define GPIOC_AHB_GPIOIBE_IBE3_BOTH         (0x00000001)
#define GPIOC_AHB_GPIOIBE_IBE4_BOTH         (0x00000001)
#define GPIOC_AHB_GPIOIBE_IBE5_BOTH         (0x00000001)
#define GPIOC_AHB_GPIOIBE_IBE6_BOTH         (0x00000001)
#define GPIOC_AHB_GPIOIBE_IBE7_BOTH         (0x00000001)
//--------

#define GPIOC_AHB_GPIOIBE_IBE0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIOIBE_OFFSET)*32)+(0*4))))
#define GPIOC_AHB_GPIOIBE_IBE1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIOIBE_OFFSET)*32)+(1*4))))
#define GPIOC_AHB_GPIOIBE_IBE2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIOIBE_OFFSET)*32)+(2*4))))
#define GPIOC_AHB_GPIOIBE_IBE3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIOIBE_OFFSET)*32)+(3*4))))
#define GPIOC_AHB_GPIOIBE_IBE4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIOIBE_OFFSET)*32)+(4*4))))
#define GPIOC_AHB_GPIOIBE_IBE5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIOIBE_OFFSET)*32)+(5*4))))
#define GPIOC_AHB_GPIOIBE_IBE6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIOIBE_OFFSET)*32)+(6*4))))
#define GPIOC_AHB_GPIOIBE_IBE7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIOIBE_OFFSET)*32)+(7*4))))

#define GPIOC_APB_GPIOIBE_IBE0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIOIBE_OFFSET)*32)+(0*4))))
#define GPIOC_APB_GPIOIBE_IBE1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIOIBE_OFFSET)*32)+(1*4))))
#define GPIOC_APB_GPIOIBE_IBE2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIOIBE_OFFSET)*32)+(2*4))))
#define GPIOC_APB_GPIOIBE_IBE3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIOIBE_OFFSET)*32)+(3*4))))
#define GPIOC_APB_GPIOIBE_IBE4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIOIBE_OFFSET)*32)+(4*4))))
#define GPIOC_APB_GPIOIBE_IBE5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIOIBE_OFFSET)*32)+(5*4))))
#define GPIOC_APB_GPIOIBE_IBE6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIOIBE_OFFSET)*32)+(6*4))))
#define GPIOC_APB_GPIOIBE_IBE7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIOIBE_OFFSET)*32)+(7*4))))


////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 2.5 GPIOIEV ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOC_APB_GPIOIEV            (((GPIOIEV_TypeDef*)(GPIOC_APB_BASE+GPIO_APB_GPIOIEV_OFFSET )))
#define GPIOC_APB_GPIOIEV_R          (*((volatile uint32_t *)(GPIOC_APB_BASE+GPIO_APB_GPIOIEV_OFFSET )))

#define GPIOC_AHB_GPIOIEV            (((GPIOIEV_TypeDef*)(GPIOC_AHB_BASE+GPIO_AHB_GPIOIEV_OFFSET )))
#define GPIOC_AHB_GPIOIEV_R          (*((volatile uint32_t *)(GPIOC_AHB_BASE+GPIO_AHB_GPIOIEV_OFFSET )))


//--------
#define GPIOC_APB_GPIOIEV_R_IEV_MASK        (0x000000FF)
#define GPIOC_APB_GPIOIEV_R_IEV_BIT         (0)
#define GPIOC_APB_GPIOIEV_R_IEV0_FALLING    (0x00000000)
#define GPIOC_APB_GPIOIEV_R_IEV1_FALLING    (0x00000000)
#define GPIOC_APB_GPIOIEV_R_IEV2_FALLING    (0x00000000)
#define GPIOC_APB_GPIOIEV_R_IEV3_FALLING    (0x00000000)
#define GPIOC_APB_GPIOIEV_R_IEV4_FALLING    (0x00000000)
#define GPIOC_APB_GPIOIEV_R_IEV5_FALLING    (0x00000000)
#define GPIOC_APB_GPIOIEV_R_IEV6_FALLING    (0x00000000)
#define GPIOC_APB_GPIOIEV_R_IEV7_FALLING    (0x00000000)
#define GPIOC_APB_GPIOIEV_R_IEV0_RISING     (0x00000001)
#define GPIOC_APB_GPIOIEV_R_IEV1_RISING     (0x00000002)
#define GPIOC_APB_GPIOIEV_R_IEV2_RISING     (0x00000004)
#define GPIOC_APB_GPIOIEV_R_IEV3_RISING     (0x00000008)
#define GPIOC_APB_GPIOIEV_R_IEV4_RISING     (0x00000010)
#define GPIOC_APB_GPIOIEV_R_IEV5_RISING     (0x00000020)
#define GPIOC_APB_GPIOIEV_R_IEV6_RISING     (0x00000040)
#define GPIOC_APB_GPIOIEV_R_IEV7_RISING     (0x00000080)

#define GPIOC_APB_GPIOIEV_IEV_MASK          (0x00000001)
#define GPIOC_APB_GPIOIEV_IEV0_FALLING      (0x00000000)
#define GPIOC_APB_GPIOIEV_IEV1_FALLING      (0x00000000)
#define GPIOC_APB_GPIOIEV_IEV2_FALLING      (0x00000000)
#define GPIOC_APB_GPIOIEV_IEV3_FALLING      (0x00000000)
#define GPIOC_APB_GPIOIEV_IEV4_FALLING      (0x00000000)
#define GPIOC_APB_GPIOIEV_IEV5_FALLING      (0x00000000)
#define GPIOC_APB_GPIOIEV_IEV6_FALLING      (0x00000000)
#define GPIOC_APB_GPIOIEV_IEV7_FALLING      (0x00000000)
#define GPIOC_APB_GPIOIEV_IEV0_RISING       (0x00000001)
#define GPIOC_APB_GPIOIEV_IEV1_RISING       (0x00000001)
#define GPIOC_APB_GPIOIEV_IEV2_RISING       (0x00000001)
#define GPIOC_APB_GPIOIEV_IEV3_RISING       (0x00000001)
#define GPIOC_APB_GPIOIEV_IEV4_RISING       (0x00000001)
#define GPIOC_APB_GPIOIEV_IEV5_RISING       (0x00000001)
#define GPIOC_APB_GPIOIEV_IEV6_RISING       (0x00000001)
#define GPIOC_APB_GPIOIEV_IEV7_RISING       (0x00000001)
//--------

//--------
#define GPIOC_AHB_GPIOIEV_R_IEV_MASK        (0x000000FF)
#define GPIOC_AHB_GPIOIEV_R_IEV_BIT         (0)
#define GPIOC_AHB_GPIOIEV_R_IEV0_FALLING    (0x00000000)
#define GPIOC_AHB_GPIOIEV_R_IEV1_FALLING    (0x00000000)
#define GPIOC_AHB_GPIOIEV_R_IEV2_FALLING    (0x00000000)
#define GPIOC_AHB_GPIOIEV_R_IEV3_FALLING    (0x00000000)
#define GPIOC_AHB_GPIOIEV_R_IEV4_FALLING    (0x00000000)
#define GPIOC_AHB_GPIOIEV_R_IEV5_FALLING    (0x00000000)
#define GPIOC_AHB_GPIOIEV_R_IEV6_FALLING    (0x00000000)
#define GPIOC_AHB_GPIOIEV_R_IEV7_FALLING    (0x00000000)
#define GPIOC_AHB_GPIOIEV_R_IEV0_RISING     (0x00000001)
#define GPIOC_AHB_GPIOIEV_R_IEV1_RISING     (0x00000002)
#define GPIOC_AHB_GPIOIEV_R_IEV2_RISING     (0x00000004)
#define GPIOC_AHB_GPIOIEV_R_IEV3_RISING     (0x00000008)
#define GPIOC_AHB_GPIOIEV_R_IEV4_RISING     (0x00000010)
#define GPIOC_AHB_GPIOIEV_R_IEV5_RISING     (0x00000020)
#define GPIOC_AHB_GPIOIEV_R_IEV6_RISING     (0x00000040)
#define GPIOC_AHB_GPIOIEV_R_IEV7_RISING     (0x00000080)

#define GPIOC_AHB_GPIOIEV_IEV_MASK          (0x00000001)
#define GPIOC_AHB_GPIOIEV_IEV0_FALLING      (0x00000000)
#define GPIOC_AHB_GPIOIEV_IEV1_FALLING      (0x00000000)
#define GPIOC_AHB_GPIOIEV_IEV2_FALLING      (0x00000000)
#define GPIOC_AHB_GPIOIEV_IEV3_FALLING      (0x00000000)
#define GPIOC_AHB_GPIOIEV_IEV4_FALLING      (0x00000000)
#define GPIOC_AHB_GPIOIEV_IEV5_FALLING      (0x00000000)
#define GPIOC_AHB_GPIOIEV_IEV6_FALLING      (0x00000000)
#define GPIOC_AHB_GPIOIEV_IEV7_FALLING      (0x00000000)
#define GPIOC_AHB_GPIOIEV_IEV0_RISING       (0x00000001)
#define GPIOC_AHB_GPIOIEV_IEV1_RISING       (0x00000001)
#define GPIOC_AHB_GPIOIEV_IEV2_RISING       (0x00000001)
#define GPIOC_AHB_GPIOIEV_IEV3_RISING       (0x00000001)
#define GPIOC_AHB_GPIOIEV_IEV4_RISING       (0x00000001)
#define GPIOC_AHB_GPIOIEV_IEV5_RISING       (0x00000001)
#define GPIOC_AHB_GPIOIEV_IEV6_RISING       (0x00000001)
#define GPIOC_AHB_GPIOIEV_IEV7_RISING       (0x00000001)
//--------

#define GPIOC_AHB_GPIOIEV_IEV0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIOIEV_OFFSET)*32)+(0*4))))
#define GPIOC_AHB_GPIOIEV_IEV1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIOIEV_OFFSET)*32)+(1*4))))
#define GPIOC_AHB_GPIOIEV_IEV2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIOIEV_OFFSET)*32)+(2*4))))
#define GPIOC_AHB_GPIOIEV_IEV3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIOIEV_OFFSET)*32)+(3*4))))
#define GPIOC_AHB_GPIOIEV_IEV4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIOIEV_OFFSET)*32)+(4*4))))
#define GPIOC_AHB_GPIOIEV_IEV5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIOIEV_OFFSET)*32)+(5*4))))
#define GPIOC_AHB_GPIOIEV_IEV6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIOIEV_OFFSET)*32)+(6*4))))
#define GPIOC_AHB_GPIOIEV_IEV7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIOIEV_OFFSET)*32)+(7*4))))

#define GPIOC_APB_GPIOIEV_IEV0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIOIEV_OFFSET)*32)+(0*4))))
#define GPIOC_APB_GPIOIEV_IEV1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIOIEV_OFFSET)*32)+(1*4))))
#define GPIOC_APB_GPIOIEV_IEV2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIOIEV_OFFSET)*32)+(2*4))))
#define GPIOC_APB_GPIOIEV_IEV3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIOIEV_OFFSET)*32)+(3*4))))
#define GPIOC_APB_GPIOIEV_IEV4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIOIEV_OFFSET)*32)+(4*4))))
#define GPIOC_APB_GPIOIEV_IEV5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIOIEV_OFFSET)*32)+(5*4))))
#define GPIOC_APB_GPIOIEV_IEV6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIOIEV_OFFSET)*32)+(6*4))))
#define GPIOC_APB_GPIOIEV_IEV7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIOIEV_OFFSET)*32)+(7*4))))

////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 2.6 GPIOIM ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOC_APB_GPIOIM            (((GPIOIM_TypeDef*)(GPIOC_APB_BASE+GPIO_APB_GPIOIM_OFFSET )))
#define GPIOC_APB_GPIOIM_R          (*((volatile uint32_t *)(GPIOC_APB_BASE+GPIO_APB_GPIOIM_OFFSET )))

#define GPIOC_AHB_GPIOIM            (((GPIOIM_TypeDef*)(GPIOC_AHB_BASE+GPIO_AHB_GPIOIM_OFFSET )))
#define GPIOC_AHB_GPIOIM_R          (*((volatile uint32_t *)(GPIOC_AHB_BASE+GPIO_AHB_GPIOIM_OFFSET )))


//--------
#define GPIOC_APB_GPIOIM_R_IME_MASK     (0x000000FF)
#define GPIOC_APB_GPIOIM_R_IME_BIT      (0)
#define GPIOC_APB_GPIOIM_R_IME0_DIS     (0x00000000)
#define GPIOC_APB_GPIOIM_R_IME1_DIS     (0x00000000)
#define GPIOC_APB_GPIOIM_R_IME2_DIS     (0x00000000)
#define GPIOC_APB_GPIOIM_R_IME3_DIS     (0x00000000)
#define GPIOC_APB_GPIOIM_R_IME4_DIS     (0x00000000)
#define GPIOC_APB_GPIOIM_R_IME5_DIS     (0x00000000)
#define GPIOC_APB_GPIOIM_R_IME6_DIS     (0x00000000)
#define GPIOC_APB_GPIOIM_R_IME7_DIS     (0x00000000)
#define GPIOC_APB_GPIOIM_R_IME0_EN      (0x00000001)
#define GPIOC_APB_GPIOIM_R_IME1_EN      (0x00000002)
#define GPIOC_APB_GPIOIM_R_IME2_EN      (0x00000004)
#define GPIOC_APB_GPIOIM_R_IME3_EN      (0x00000008)
#define GPIOC_APB_GPIOIM_R_IME4_EN      (0x00000010)
#define GPIOC_APB_GPIOIM_R_IME5_EN      (0x00000020)
#define GPIOC_APB_GPIOIM_R_IME6_EN      (0x00000040)
#define GPIOC_APB_GPIOIM_R_IME7_EN      (0x00000080)

#define GPIOC_APB_GPIOIM_IME_MASK       (0x00000001)
#define GPIOC_APB_GPIOIM_IME0_DIS       (0x00000000)
#define GPIOC_APB_GPIOIM_IME1_DIS       (0x00000000)
#define GPIOC_APB_GPIOIM_IME2_DIS       (0x00000000)
#define GPIOC_APB_GPIOIM_IME3_DIS       (0x00000000)
#define GPIOC_APB_GPIOIM_IME4_DIS       (0x00000000)
#define GPIOC_APB_GPIOIM_IME5_DIS       (0x00000000)
#define GPIOC_APB_GPIOIM_IME6_DIS       (0x00000000)
#define GPIOC_APB_GPIOIM_IME7_DIS       (0x00000000)
#define GPIOC_APB_GPIOIM_IME0_EN        (0x00000001)
#define GPIOC_APB_GPIOIM_IME1_EN        (0x00000001)
#define GPIOC_APB_GPIOIM_IME2_EN        (0x00000001)
#define GPIOC_APB_GPIOIM_IME3_EN        (0x00000001)
#define GPIOC_APB_GPIOIM_IME4_EN        (0x00000001)
#define GPIOC_APB_GPIOIM_IME5_EN        (0x00000001)
#define GPIOC_APB_GPIOIM_IME6_EN        (0x00000001)
#define GPIOC_APB_GPIOIM_IME7_EN        (0x00000001)
//--------

//--------
#define GPIOC_AHB_GPIOIM_R_IME_MASK     (0x000000FF)
#define GPIOC_AHB_GPIOIM_R_IME_BIT      (0)
#define GPIOC_AHB_GPIOIM_R_IME0_DIS     (0x00000000)
#define GPIOC_AHB_GPIOIM_R_IME1_DIS     (0x00000000)
#define GPIOC_AHB_GPIOIM_R_IME2_DIS     (0x00000000)
#define GPIOC_AHB_GPIOIM_R_IME3_DIS     (0x00000000)
#define GPIOC_AHB_GPIOIM_R_IME4_DIS     (0x00000000)
#define GPIOC_AHB_GPIOIM_R_IME5_DIS     (0x00000000)
#define GPIOC_AHB_GPIOIM_R_IME6_DIS     (0x00000000)
#define GPIOC_AHB_GPIOIM_R_IME7_DIS     (0x00000000)
#define GPIOC_AHB_GPIOIM_R_IME0_EN      (0x00000001)
#define GPIOC_AHB_GPIOIM_R_IME1_EN      (0x00000002)
#define GPIOC_AHB_GPIOIM_R_IME2_EN      (0x00000004)
#define GPIOC_AHB_GPIOIM_R_IME3_EN      (0x00000008)
#define GPIOC_AHB_GPIOIM_R_IME4_EN      (0x00000010)
#define GPIOC_AHB_GPIOIM_R_IME5_EN      (0x00000020)
#define GPIOC_AHB_GPIOIM_R_IME6_EN      (0x00000040)
#define GPIOC_AHB_GPIOIM_R_IME7_EN      (0x00000080)

#define GPIOC_AHB_GPIOIM_IME_MASK       (0x00000001)
#define GPIOC_AHB_GPIOIM_IME0_DIS       (0x00000000)
#define GPIOC_AHB_GPIOIM_IME1_DIS       (0x00000000)
#define GPIOC_AHB_GPIOIM_IME2_DIS       (0x00000000)
#define GPIOC_AHB_GPIOIM_IME3_DIS       (0x00000000)
#define GPIOC_AHB_GPIOIM_IME4_DIS       (0x00000000)
#define GPIOC_AHB_GPIOIM_IME5_DIS       (0x00000000)
#define GPIOC_AHB_GPIOIM_IME6_DIS       (0x00000000)
#define GPIOC_AHB_GPIOIM_IME7_DIS       (0x00000000)
#define GPIOC_AHB_GPIOIM_IME0_EN        (0x00000001)
#define GPIOC_AHB_GPIOIM_IME1_EN        (0x00000001)
#define GPIOC_AHB_GPIOIM_IME2_EN        (0x00000001)
#define GPIOC_AHB_GPIOIM_IME3_EN        (0x00000001)
#define GPIOC_AHB_GPIOIM_IME4_EN        (0x00000001)
#define GPIOC_AHB_GPIOIM_IME5_EN        (0x00000001)
#define GPIOC_AHB_GPIOIM_IME6_EN        (0x00000001)
#define GPIOC_AHB_GPIOIM_IME7_EN        (0x00000001)
//--------

#define GPIOC_AHB_GPIOIM_IME0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIOIM_OFFSET)*32)+(0*4))))
#define GPIOC_AHB_GPIOIM_IME1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIOIM_OFFSET)*32)+(1*4))))
#define GPIOC_AHB_GPIOIM_IME2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIOIM_OFFSET)*32)+(2*4))))
#define GPIOC_AHB_GPIOIM_IME3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIOIM_OFFSET)*32)+(3*4))))
#define GPIOC_AHB_GPIOIM_IME4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIOIM_OFFSET)*32)+(4*4))))
#define GPIOC_AHB_GPIOIM_IME5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIOIM_OFFSET)*32)+(5*4))))
#define GPIOC_AHB_GPIOIM_IME6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIOIM_OFFSET)*32)+(6*4))))
#define GPIOC_AHB_GPIOIM_IME7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIOIM_OFFSET)*32)+(7*4))))

#define GPIOC_APB_GPIOIM_IME0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIOIM_OFFSET)*32)+(0*4))))
#define GPIOC_APB_GPIOIM_IME1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIOIM_OFFSET)*32)+(1*4))))
#define GPIOC_APB_GPIOIM_IME2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIOIM_OFFSET)*32)+(2*4))))
#define GPIOC_APB_GPIOIM_IME3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIOIM_OFFSET)*32)+(3*4))))
#define GPIOC_APB_GPIOIM_IME4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIOIM_OFFSET)*32)+(4*4))))
#define GPIOC_APB_GPIOIM_IME5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIOIM_OFFSET)*32)+(5*4))))
#define GPIOC_APB_GPIOIM_IME6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIOIM_OFFSET)*32)+(6*4))))
#define GPIOC_APB_GPIOIM_IME7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIOIM_OFFSET)*32)+(7*4))))

////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 2.7 GPIORIS ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOC_APB_GPIORIS            (((GPIORIS_TypeDef*)(GPIOC_APB_BASE+GPIO_APB_GPIORIS_OFFSET )))
#define GPIOC_APB_GPIORIS_R          (*((volatile uint32_t *)(GPIOC_APB_BASE+GPIO_APB_GPIORIS_OFFSET )))

#define GPIOC_AHB_GPIORIS            (((GPIORIS_TypeDef*)(GPIOC_AHB_BASE+GPIO_AHB_GPIORIS_OFFSET )))
#define GPIOC_AHB_GPIORIS_R          (*((volatile uint32_t *)(GPIOC_AHB_BASE+GPIO_AHB_GPIORIS_OFFSET )))


//--------
#define GPIOC_APB_GPIORIS_R_RIS_MASK       (0x000000FF)
#define GPIOC_APB_GPIORIS_R_RIS_BIT        (0)
#define GPIOC_APB_GPIORIS_R_RIS0_NOACTIVE  (0x00000000)
#define GPIOC_APB_GPIORIS_R_RIS1_NOACTIVE  (0x00000000)
#define GPIOC_APB_GPIORIS_R_RIS2_NOACTIVE  (0x00000000)
#define GPIOC_APB_GPIORIS_R_RIS3_NOACTIVE  (0x00000000)
#define GPIOC_APB_GPIORIS_R_RIS4_NOACTIVE  (0x00000000)
#define GPIOC_APB_GPIORIS_R_RIS5_NOACTIVE  (0x00000000)
#define GPIOC_APB_GPIORIS_R_RIS6_NOACTIVE  (0x00000000)
#define GPIOC_APB_GPIORIS_R_RIS7_NOACTIVE  (0x00000000)
#define GPIOC_APB_GPIORIS_R_RIS0_ACTIVE    (0x00000001)
#define GPIOC_APB_GPIORIS_R_RIS1_ACTIVE    (0x00000002)
#define GPIOC_APB_GPIORIS_R_RIS2_ACTIVE    (0x00000004)
#define GPIOC_APB_GPIORIS_R_RIS3_ACTIVE    (0x00000008)
#define GPIOC_APB_GPIORIS_R_RIS4_ACTIVE    (0x00000010)
#define GPIOC_APB_GPIORIS_R_RIS5_ACTIVE    (0x00000020)
#define GPIOC_APB_GPIORIS_R_RIS6_ACTIVE    (0x00000040)
#define GPIOC_APB_GPIORIS_R_RIS7_ACTIVE    (0x00000080)

#define GPIOC_APB_GPIORIS_RIS_MASK         (0x00000001)
#define GPIOC_APB_GPIORIS_RIS0_NOACTIVE    (0x00000000)
#define GPIOC_APB_GPIORIS_RIS1_NOACTIVE    (0x00000000)
#define GPIOC_APB_GPIORIS_RIS2_NOACTIVE    (0x00000000)
#define GPIOC_APB_GPIORIS_RIS3_NOACTIVE    (0x00000000)
#define GPIOC_APB_GPIORIS_RIS4_NOACTIVE    (0x00000000)
#define GPIOC_APB_GPIORIS_RIS5_NOACTIVE    (0x00000000)
#define GPIOC_APB_GPIORIS_RIS6_NOACTIVE    (0x00000000)
#define GPIOC_APB_GPIORIS_RIS7_NOACTIVE    (0x00000000)
#define GPIOC_APB_GPIORIS_RIS0_ACTIVE      (0x00000001)
#define GPIOC_APB_GPIORIS_RIS1_ACTIVE      (0x00000001)
#define GPIOC_APB_GPIORIS_RIS2_ACTIVE      (0x00000001)
#define GPIOC_APB_GPIORIS_RIS3_ACTIVE      (0x00000001)
#define GPIOC_APB_GPIORIS_RIS4_ACTIVE      (0x00000001)
#define GPIOC_APB_GPIORIS_RIS5_ACTIVE      (0x00000001)
#define GPIOC_APB_GPIORIS_RIS6_ACTIVE      (0x00000001)
#define GPIOC_APB_GPIORIS_RIS7_ACTIVE      (0x00000001)
//--------

//--------
#define GPIOC_AHB_GPIORIS_R_RIS_MASK       (0x000000FF)
#define GPIOC_AHB_GPIORIS_R_RIS_BIT        (0)
#define GPIOC_AHB_GPIORIS_R_RIS0_NOACTIVE  (0x00000000)
#define GPIOC_AHB_GPIORIS_R_RIS1_NOACTIVE  (0x00000000)
#define GPIOC_AHB_GPIORIS_R_RIS2_NOACTIVE  (0x00000000)
#define GPIOC_AHB_GPIORIS_R_RIS3_NOACTIVE  (0x00000000)
#define GPIOC_AHB_GPIORIS_R_RIS4_NOACTIVE  (0x00000000)
#define GPIOC_AHB_GPIORIS_R_RIS5_NOACTIVE  (0x00000000)
#define GPIOC_AHB_GPIORIS_R_RIS6_NOACTIVE  (0x00000000)
#define GPIOC_AHB_GPIORIS_R_RIS7_NOACTIVE  (0x00000000)
#define GPIOC_AHB_GPIORIS_R_RIS0_ACTIVE    (0x00000001)
#define GPIOC_AHB_GPIORIS_R_RIS1_ACTIVE    (0x00000002)
#define GPIOC_AHB_GPIORIS_R_RIS2_ACTIVE    (0x00000004)
#define GPIOC_AHB_GPIORIS_R_RIS3_ACTIVE    (0x00000008)
#define GPIOC_AHB_GPIORIS_R_RIS4_ACTIVE    (0x00000010)
#define GPIOC_AHB_GPIORIS_R_RIS5_ACTIVE    (0x00000020)
#define GPIOC_AHB_GPIORIS_R_RIS6_ACTIVE    (0x00000040)
#define GPIOC_AHB_GPIORIS_R_RIS7_ACTIVE    (0x00000080)

#define GPIOC_AHB_GPIORIS_RIS_MASK         (0x00000001)
#define GPIOC_AHB_GPIORIS_RIS0_NOACTIVE    (0x00000000)
#define GPIOC_AHB_GPIORIS_RIS1_NOACTIVE    (0x00000000)
#define GPIOC_AHB_GPIORIS_RIS2_NOACTIVE    (0x00000000)
#define GPIOC_AHB_GPIORIS_RIS3_NOACTIVE    (0x00000000)
#define GPIOC_AHB_GPIORIS_RIS4_NOACTIVE    (0x00000000)
#define GPIOC_AHB_GPIORIS_RIS5_NOACTIVE    (0x00000000)
#define GPIOC_AHB_GPIORIS_RIS6_NOACTIVE    (0x00000000)
#define GPIOC_AHB_GPIORIS_RIS7_NOACTIVE    (0x00000000)
#define GPIOC_AHB_GPIORIS_RIS0_ACTIVE      (0x00000001)
#define GPIOC_AHB_GPIORIS_RIS1_ACTIVE      (0x00000001)
#define GPIOC_AHB_GPIORIS_RIS2_ACTIVE      (0x00000001)
#define GPIOC_AHB_GPIORIS_RIS3_ACTIVE      (0x00000001)
#define GPIOC_AHB_GPIORIS_RIS4_ACTIVE      (0x00000001)
#define GPIOC_AHB_GPIORIS_RIS5_ACTIVE      (0x00000001)
#define GPIOC_AHB_GPIORIS_RIS6_ACTIVE      (0x00000001)
#define GPIOC_AHB_GPIORIS_RIS7_ACTIVE      (0x00000001)
//--------

#define GPIOC_AHB_GPIORIS_RIS0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIORIS_OFFSET)*32)+(0*4))))
#define GPIOC_AHB_GPIORIS_RIS1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIORIS_OFFSET)*32)+(1*4))))
#define GPIOC_AHB_GPIORIS_RIS2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIORIS_OFFSET)*32)+(2*4))))
#define GPIOC_AHB_GPIORIS_RIS3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIORIS_OFFSET)*32)+(3*4))))
#define GPIOC_AHB_GPIORIS_RIS4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIORIS_OFFSET)*32)+(4*4))))
#define GPIOC_AHB_GPIORIS_RIS5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIORIS_OFFSET)*32)+(5*4))))
#define GPIOC_AHB_GPIORIS_RIS6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIORIS_OFFSET)*32)+(6*4))))
#define GPIOC_AHB_GPIORIS_RIS7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIORIS_OFFSET)*32)+(7*4))))

#define GPIOC_APB_GPIORIS_RIS0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIORIS_OFFSET)*32)+(0*4))))
#define GPIOC_APB_GPIORIS_RIS1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIORIS_OFFSET)*32)+(1*4))))
#define GPIOC_APB_GPIORIS_RIS2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIORIS_OFFSET)*32)+(2*4))))
#define GPIOC_APB_GPIORIS_RIS3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIORIS_OFFSET)*32)+(3*4))))
#define GPIOC_APB_GPIORIS_RIS4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIORIS_OFFSET)*32)+(4*4))))
#define GPIOC_APB_GPIORIS_RIS5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIORIS_OFFSET)*32)+(5*4))))
#define GPIOC_APB_GPIORIS_RIS6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIORIS_OFFSET)*32)+(6*4))))
#define GPIOC_APB_GPIORIS_RIS7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIORIS_OFFSET)*32)+(7*4))))

////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 2.8 GPIOMIS ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOC_APB_GPIOMIS            (((GPIOMIS_TypeDef*)(GPIOC_APB_BASE+GPIO_APB_GPIOMIS_OFFSET )))
#define GPIOC_APB_GPIOMIS_R          (*((volatile uint32_t *)(GPIOC_APB_BASE+GPIO_APB_GPIOMIS_OFFSET )))

#define GPIOC_AHB_GPIOMIS            (((GPIOMIS_TypeDef*)(GPIOC_AHB_BASE+GPIO_AHB_GPIOMIS_OFFSET )))
#define GPIOC_AHB_GPIOMIS_R          (*((volatile uint32_t *)(GPIOC_AHB_BASE+GPIO_AHB_GPIOMIS_OFFSET )))


//--------
#define GPIOC_APB_GPIOMIS_R_MIS_MASK        (0x000000FF)
#define GPIOC_APB_GPIOMIS_R_MIS_BIT         (0)
#define GPIOC_APB_GPIOMIS_R_MIS0_NOOCCUR    (0x00000000)
#define GPIOC_APB_GPIOMIS_R_MIS1_NOOCCUR    (0x00000000)
#define GPIOC_APB_GPIOMIS_R_MIS2_NOOCCUR    (0x00000000)
#define GPIOC_APB_GPIOMIS_R_MIS3_NOOCCUR    (0x00000000)
#define GPIOC_APB_GPIOMIS_R_MIS4_NOOCCUR    (0x00000000)
#define GPIOC_APB_GPIOMIS_R_MIS5_NOOCCUR    (0x00000000)
#define GPIOC_APB_GPIOMIS_R_MIS6_NOOCCUR    (0x00000000)
#define GPIOC_APB_GPIOMIS_R_MIS7_NOOCCUR    (0x00000000)
#define GPIOC_APB_GPIOMIS_R_MIS0_OCCUR      (0x00000001)
#define GPIOC_APB_GPIOMIS_R_MIS1_OCCUR      (0x00000002)
#define GPIOC_APB_GPIOMIS_R_MIS2_OCCUR      (0x00000004)
#define GPIOC_APB_GPIOMIS_R_MIS3_OCCUR      (0x00000008)
#define GPIOC_APB_GPIOMIS_R_MIS4_OCCUR      (0x00000010)
#define GPIOC_APB_GPIOMIS_R_MIS5_OCCUR      (0x00000020)
#define GPIOC_APB_GPIOMIS_R_MIS6_OCCUR      (0x00000040)
#define GPIOC_APB_GPIOMIS_R_MIS7_OCCUR      (0x00000080)

#define GPIOC_APB_GPIOMIS_MIS_MASK          (0x00000001)
#define GPIOC_APB_GPIOMIS_MIS0_NOOCCUR      (0x00000000)
#define GPIOC_APB_GPIOMIS_MIS1_NOOCCUR      (0x00000000)
#define GPIOC_APB_GPIOMIS_MIS2_NOOCCUR      (0x00000000)
#define GPIOC_APB_GPIOMIS_MIS3_NOOCCUR      (0x00000000)
#define GPIOC_APB_GPIOMIS_MIS4_NOOCCUR      (0x00000000)
#define GPIOC_APB_GPIOMIS_MIS5_NOOCCUR      (0x00000000)
#define GPIOC_APB_GPIOMIS_MIS6_NOOCCUR      (0x00000000)
#define GPIOC_APB_GPIOMIS_MIS7_NOOCCUR      (0x00000000)
#define GPIOC_APB_GPIOMIS_MIS0_OCCUR        (0x00000001)
#define GPIOC_APB_GPIOMIS_MIS1_OCCUR        (0x00000001)
#define GPIOC_APB_GPIOMIS_MIS2_OCCUR        (0x00000001)
#define GPIOC_APB_GPIOMIS_MIS3_OCCUR        (0x00000001)
#define GPIOC_APB_GPIOMIS_MIS4_OCCUR        (0x00000001)
#define GPIOC_APB_GPIOMIS_MIS5_OCCUR        (0x00000001)
#define GPIOC_APB_GPIOMIS_MIS6_OCCUR        (0x00000001)
#define GPIOC_APB_GPIOMIS_MIS7_OCCUR        (0x00000001)
//--------

//--------
#define GPIOC_AHB_GPIOMIS_R_MIS_MASK        (0x000000FF)
#define GPIOC_AHB_GPIOMIS_R_MIS_BIT         (0)
#define GPIOC_AHB_GPIOMIS_R_MIS0_NOOCCUR    (0x00000000)
#define GPIOC_AHB_GPIOMIS_R_MIS1_NOOCCUR    (0x00000000)
#define GPIOC_AHB_GPIOMIS_R_MIS2_NOOCCUR    (0x00000000)
#define GPIOC_AHB_GPIOMIS_R_MIS3_NOOCCUR    (0x00000000)
#define GPIOC_AHB_GPIOMIS_R_MIS4_NOOCCUR    (0x00000000)
#define GPIOC_AHB_GPIOMIS_R_MIS5_NOOCCUR    (0x00000000)
#define GPIOC_AHB_GPIOMIS_R_MIS6_NOOCCUR    (0x00000000)
#define GPIOC_AHB_GPIOMIS_R_MIS7_NOOCCUR    (0x00000000)
#define GPIOC_AHB_GPIOMIS_R_MIS0_OCCUR      (0x00000001)
#define GPIOC_AHB_GPIOMIS_R_MIS1_OCCUR      (0x00000002)
#define GPIOC_AHB_GPIOMIS_R_MIS2_OCCUR      (0x00000004)
#define GPIOC_AHB_GPIOMIS_R_MIS3_OCCUR      (0x00000008)
#define GPIOC_AHB_GPIOMIS_R_MIS4_OCCUR      (0x00000010)
#define GPIOC_AHB_GPIOMIS_R_MIS5_OCCUR      (0x00000020)
#define GPIOC_AHB_GPIOMIS_R_MIS6_OCCUR      (0x00000040)
#define GPIOC_AHB_GPIOMIS_R_MIS7_OCCUR      (0x00000080)

#define GPIOC_AHB_GPIOMIS_MIS_MASK          (0x00000001)
#define GPIOC_AHB_GPIOMIS_MIS0_NOOCCUR      (0x00000000)
#define GPIOC_AHB_GPIOMIS_MIS1_NOOCCUR      (0x00000000)
#define GPIOC_AHB_GPIOMIS_MIS2_NOOCCUR      (0x00000000)
#define GPIOC_AHB_GPIOMIS_MIS3_NOOCCUR      (0x00000000)
#define GPIOC_AHB_GPIOMIS_MIS4_NOOCCUR      (0x00000000)
#define GPIOC_AHB_GPIOMIS_MIS5_NOOCCUR      (0x00000000)
#define GPIOC_AHB_GPIOMIS_MIS6_NOOCCUR      (0x00000000)
#define GPIOC_AHB_GPIOMIS_MIS7_NOOCCUR      (0x00000000)
#define GPIOC_AHB_GPIOMIS_MIS0_OCCUR        (0x00000001)
#define GPIOC_AHB_GPIOMIS_MIS1_OCCUR        (0x00000001)
#define GPIOC_AHB_GPIOMIS_MIS2_OCCUR        (0x00000001)
#define GPIOC_AHB_GPIOMIS_MIS3_OCCUR        (0x00000001)
#define GPIOC_AHB_GPIOMIS_MIS4_OCCUR        (0x00000001)
#define GPIOC_AHB_GPIOMIS_MIS5_OCCUR        (0x00000001)
#define GPIOC_AHB_GPIOMIS_MIS6_OCCUR        (0x00000001)
#define GPIOC_AHB_GPIOMIS_MIS7_OCCUR        (0x00000001)
//--------

#define GPIOC_AHB_GPIOMIS_MIS0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIOMIS_OFFSET)*32)+(0*4))))
#define GPIOC_AHB_GPIOMIS_MIS1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIOMIS_OFFSET)*32)+(1*4))))
#define GPIOC_AHB_GPIOMIS_MIS2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIOMIS_OFFSET)*32)+(2*4))))
#define GPIOC_AHB_GPIOMIS_MIS3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIOMIS_OFFSET)*32)+(3*4))))
#define GPIOC_AHB_GPIOMIS_MIS4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIOMIS_OFFSET)*32)+(4*4))))
#define GPIOC_AHB_GPIOMIS_MIS5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIOMIS_OFFSET)*32)+(5*4))))
#define GPIOC_AHB_GPIOMIS_MIS6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIOMIS_OFFSET)*32)+(6*4))))
#define GPIOC_AHB_GPIOMIS_MIS7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIOMIS_OFFSET)*32)+(7*4))))

#define GPIOC_APB_GPIOMIS_MIS0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIOMIS_OFFSET)*32)+(0*4))))
#define GPIOC_APB_GPIOMIS_MIS1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIOMIS_OFFSET)*32)+(1*4))))
#define GPIOC_APB_GPIOMIS_MIS2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIOMIS_OFFSET)*32)+(2*4))))
#define GPIOC_APB_GPIOMIS_MIS3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIOMIS_OFFSET)*32)+(3*4))))
#define GPIOC_APB_GPIOMIS_MIS4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIOMIS_OFFSET)*32)+(4*4))))
#define GPIOC_APB_GPIOMIS_MIS5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIOMIS_OFFSET)*32)+(5*4))))
#define GPIOC_APB_GPIOMIS_MIS6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIOMIS_OFFSET)*32)+(6*4))))
#define GPIOC_APB_GPIOMIS_MIS7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIOMIS_OFFSET)*32)+(7*4))))


////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 2.9 GPIOICR ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOC_APB_GPIOICR            (((GPIOICR_TypeDef*)(GPIOC_APB_BASE+GPIO_APB_GPIOICR_OFFSET )))
#define GPIOC_APB_GPIOICR_R          (*((volatile uint32_t *)(GPIOC_APB_BASE+GPIO_APB_GPIOICR_OFFSET )))

#define GPIOC_AHB_GPIOICR            (((GPIOICR_TypeDef*)(GPIOC_AHB_BASE+GPIO_AHB_GPIOICR_OFFSET )))
#define GPIOC_AHB_GPIOICR_R          (*((volatile uint32_t *)(GPIOC_AHB_BASE+GPIO_AHB_GPIOICR_OFFSET )))


//--------
#define GPIOC_APB_GPIOICR_R_IC_MASK     (0x000000FF)
#define GPIOC_APB_GPIOICR_R_IC_BIT      (0)
#define GPIOC_APB_GPIOICR_R_IC0_CLEAR   (0x00000001)
#define GPIOC_APB_GPIOICR_R_IC1_CLEAR   (0x00000002)
#define GPIOC_APB_GPIOICR_R_IC2_CLEAR   (0x00000004)
#define GPIOC_APB_GPIOICR_R_IC3_CLEAR   (0x00000008)
#define GPIOC_APB_GPIOICR_R_IC4_CLEAR   (0x00000010)
#define GPIOC_APB_GPIOICR_R_IC5_CLEAR   (0x00000020)
#define GPIOC_APB_GPIOICR_R_IC6_CLEAR   (0x00000040)
#define GPIOC_APB_GPIOICR_R_IC7_CLEAR   (0x00000080)

#define GPIOC_APB_GPIOICR_IC_MASK       (0x00000001)
#define GPIOC_APB_GPIOICR_IC0_CLEAR     (0x00000001)
#define GPIOC_APB_GPIOICR_IC1_CLEAR     (0x00000001)
#define GPIOC_APB_GPIOICR_IC2_CLEAR     (0x00000001)
#define GPIOC_APB_GPIOICR_IC3_CLEAR     (0x00000001)
#define GPIOC_APB_GPIOICR_IC4_CLEAR     (0x00000001)
#define GPIOC_APB_GPIOICR_IC5_CLEAR     (0x00000001)
#define GPIOC_APB_GPIOICR_IC6_CLEAR     (0x00000001)
#define GPIOC_APB_GPIOICR_IC7_CLEAR     (0x00000001)
//--------

//--------
#define GPIOC_AHB_GPIOICR_R_IC_MASK     (0x000000FF)
#define GPIOC_AHB_GPIOICR_R_IC_BIT      (0)
#define GPIOC_AHB_GPIOICR_R_IC0_CLEAR   (0x00000001)
#define GPIOC_AHB_GPIOICR_R_IC1_CLEAR   (0x00000002)
#define GPIOC_AHB_GPIOICR_R_IC2_CLEAR   (0x00000004)
#define GPIOC_AHB_GPIOICR_R_IC3_CLEAR   (0x00000008)
#define GPIOC_AHB_GPIOICR_R_IC4_CLEAR   (0x00000010)
#define GPIOC_AHB_GPIOICR_R_IC5_CLEAR   (0x00000020)
#define GPIOC_AHB_GPIOICR_R_IC6_CLEAR   (0x00000040)
#define GPIOC_AHB_GPIOICR_R_IC7_CLEAR   (0x00000080)

#define GPIOC_AHB_GPIOICR_IC_MASK       (0x00000001)
#define GPIOC_AHB_GPIOICR_IC0_CLEAR     (0x00000001)
#define GPIOC_AHB_GPIOICR_IC1_CLEAR     (0x00000001)
#define GPIOC_AHB_GPIOICR_IC2_CLEAR     (0x00000001)
#define GPIOC_AHB_GPIOICR_IC3_CLEAR     (0x00000001)
#define GPIOC_AHB_GPIOICR_IC4_CLEAR     (0x00000001)
#define GPIOC_AHB_GPIOICR_IC5_CLEAR     (0x00000001)
#define GPIOC_AHB_GPIOICR_IC6_CLEAR     (0x00000001)
#define GPIOC_AHB_GPIOICR_IC7_CLEAR     (0x00000001)
//--------

#define GPIOC_AHB_GPIOICR_IC0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIOICR_OFFSET)*32)+(0*4))))
#define GPIOC_AHB_GPIOICR_IC1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIOICR_OFFSET)*32)+(1*4))))
#define GPIOC_AHB_GPIOICR_IC2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIOICR_OFFSET)*32)+(2*4))))
#define GPIOC_AHB_GPIOICR_IC3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIOICR_OFFSET)*32)+(3*4))))
#define GPIOC_AHB_GPIOICR_IC4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIOICR_OFFSET)*32)+(4*4))))
#define GPIOC_AHB_GPIOICR_IC5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIOICR_OFFSET)*32)+(5*4))))
#define GPIOC_AHB_GPIOICR_IC6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIOICR_OFFSET)*32)+(6*4))))
#define GPIOC_AHB_GPIOICR_IC7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIOICR_OFFSET)*32)+(7*4))))

#define GPIOC_APB_GPIOICR_IC0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIOICR_OFFSET)*32)+(0*4))))
#define GPIOC_APB_GPIOICR_IC1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIOICR_OFFSET)*32)+(1*4))))
#define GPIOC_APB_GPIOICR_IC2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIOICR_OFFSET)*32)+(2*4))))
#define GPIOC_APB_GPIOICR_IC3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIOICR_OFFSET)*32)+(3*4))))
#define GPIOC_APB_GPIOICR_IC4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIOICR_OFFSET)*32)+(4*4))))
#define GPIOC_APB_GPIOICR_IC5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIOICR_OFFSET)*32)+(5*4))))
#define GPIOC_APB_GPIOICR_IC6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIOICR_OFFSET)*32)+(6*4))))
#define GPIOC_APB_GPIOICR_IC7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIOICR_OFFSET)*32)+(7*4))))


////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 2.10 GPIOAFSEL ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOC_APB_GPIOAFSEL            (((GPIOAFSEL_TypeDef*)(GPIOC_APB_BASE+GPIO_APB_GPIOAFSEL_OFFSET )))
#define GPIOC_APB_GPIOAFSEL_R          (*((volatile uint32_t *)(GPIOC_APB_BASE+GPIO_APB_GPIOAFSEL_OFFSET )))

#define GPIOC_AHB_GPIOAFSEL            (((GPIOAFSEL_TypeDef*)(GPIOC_AHB_BASE+GPIO_AHB_GPIOAFSEL_OFFSET )))
#define GPIOC_AHB_GPIOAFSEL_R          (*((volatile uint32_t *)(GPIOC_AHB_BASE+GPIO_AHB_GPIOAFSEL_OFFSET )))


//--------
#define GPIOC_APB_GPIOAFSEL_R_AFSEL_MASK    (0x000000FF)
#define GPIOC_APB_GPIOAFSEL_R_AFSEL_BIT     (0)
#define GPIOC_APB_GPIOAFSEL_R_AFSEL0_GPIO   (0x00000000)
#define GPIOC_APB_GPIOAFSEL_R_AFSEL1_GPIO   (0x00000000)
#define GPIOC_APB_GPIOAFSEL_R_AFSEL2_GPIO   (0x00000000)
#define GPIOC_APB_GPIOAFSEL_R_AFSEL3_GPIO   (0x00000000)
#define GPIOC_APB_GPIOAFSEL_R_AFSEL4_GPIO   (0x00000000)
#define GPIOC_APB_GPIOAFSEL_R_AFSEL5_GPIO   (0x00000000)
#define GPIOC_APB_GPIOAFSEL_R_AFSEL6_GPIO   (0x00000000)
#define GPIOC_APB_GPIOAFSEL_R_AFSEL7_GPIO   (0x00000000)
#define GPIOC_APB_GPIOAFSEL_R_AFSEL0_ALT    (0x00000001)
#define GPIOC_APB_GPIOAFSEL_R_AFSEL1_ALT    (0x00000002)
#define GPIOC_APB_GPIOAFSEL_R_AFSEL2_ALT    (0x00000004)
#define GPIOC_APB_GPIOAFSEL_R_AFSEL3_ALT    (0x00000008)
#define GPIOC_APB_GPIOAFSEL_R_AFSEL4_ALT    (0x00000010)
#define GPIOC_APB_GPIOAFSEL_R_AFSEL5_ALT    (0x00000020)
#define GPIOC_APB_GPIOAFSEL_R_AFSEL6_ALT    (0x00000040)
#define GPIOC_APB_GPIOAFSEL_R_AFSEL7_ALT    (0x00000080)

#define GPIOC_APB_GPIOAFSEL_AFSEL_MASK      (0x00000001)
#define GPIOC_APB_GPIOAFSEL_AFSEL0_GPIO     (0x00000000)
#define GPIOC_APB_GPIOAFSEL_AFSEL1_GPIO     (0x00000000)
#define GPIOC_APB_GPIOAFSEL_AFSEL2_GPIO     (0x00000000)
#define GPIOC_APB_GPIOAFSEL_AFSEL3_GPIO     (0x00000000)
#define GPIOC_APB_GPIOAFSEL_AFSEL4_GPIO     (0x00000000)
#define GPIOC_APB_GPIOAFSEL_AFSEL5_GPIO     (0x00000000)
#define GPIOC_APB_GPIOAFSEL_AFSEL6_GPIO     (0x00000000)
#define GPIOC_APB_GPIOAFSEL_AFSEL7_GPIO     (0x00000000)
#define GPIOC_APB_GPIOAFSEL_AFSEL0_ALT      (0x00000001)
#define GPIOC_APB_GPIOAFSEL_AFSEL1_ALT      (0x00000001)
#define GPIOC_APB_GPIOAFSEL_AFSEL2_ALT      (0x00000001)
#define GPIOC_APB_GPIOAFSEL_AFSEL3_ALT      (0x00000001)
#define GPIOC_APB_GPIOAFSEL_AFSEL4_ALT      (0x00000001)
#define GPIOC_APB_GPIOAFSEL_AFSEL5_ALT      (0x00000001)
#define GPIOC_APB_GPIOAFSEL_AFSEL6_ALT      (0x00000001)
#define GPIOC_APB_GPIOAFSEL_AFSEL7_ALT      (0x00000001)
//--------

//--------
#define GPIOC_AHB_GPIOAFSEL_R_AFSEL_MASK    (0x000000FF)
#define GPIOC_AHB_GPIOAFSEL_R_AFSEL_BIT     (0)
#define GPIOC_AHB_GPIOAFSEL_R_AFSEL0_GPIO   (0x00000000)
#define GPIOC_AHB_GPIOAFSEL_R_AFSEL1_GPIO   (0x00000000)
#define GPIOC_AHB_GPIOAFSEL_R_AFSEL2_GPIO   (0x00000000)
#define GPIOC_AHB_GPIOAFSEL_R_AFSEL3_GPIO   (0x00000000)
#define GPIOC_AHB_GPIOAFSEL_R_AFSEL4_GPIO   (0x00000000)
#define GPIOC_AHB_GPIOAFSEL_R_AFSEL5_GPIO   (0x00000000)
#define GPIOC_AHB_GPIOAFSEL_R_AFSEL6_GPIO   (0x00000000)
#define GPIOC_AHB_GPIOAFSEL_R_AFSEL7_GPIO   (0x00000000)
#define GPIOC_AHB_GPIOAFSEL_R_AFSEL0_ALT    (0x00000001)
#define GPIOC_AHB_GPIOAFSEL_R_AFSEL1_ALT    (0x00000002)
#define GPIOC_AHB_GPIOAFSEL_R_AFSEL2_ALT    (0x00000004)
#define GPIOC_AHB_GPIOAFSEL_R_AFSEL3_ALT    (0x00000008)
#define GPIOC_AHB_GPIOAFSEL_R_AFSEL4_ALT    (0x00000010)
#define GPIOC_AHB_GPIOAFSEL_R_AFSEL5_ALT    (0x00000020)
#define GPIOC_AHB_GPIOAFSEL_R_AFSEL6_ALT    (0x00000040)
#define GPIOC_AHB_GPIOAFSEL_R_AFSEL7_ALT    (0x00000080)

#define GPIOC_AHB_GPIOAFSEL_AFSEL_MASK      (0x00000001)
#define GPIOC_AHB_GPIOAFSEL_AFSEL0_GPIO     (0x00000000)
#define GPIOC_AHB_GPIOAFSEL_AFSEL1_GPIO     (0x00000000)
#define GPIOC_AHB_GPIOAFSEL_AFSEL2_GPIO     (0x00000000)
#define GPIOC_AHB_GPIOAFSEL_AFSEL3_GPIO     (0x00000000)
#define GPIOC_AHB_GPIOAFSEL_AFSEL4_GPIO     (0x00000000)
#define GPIOC_AHB_GPIOAFSEL_AFSEL5_GPIO     (0x00000000)
#define GPIOC_AHB_GPIOAFSEL_AFSEL6_GPIO     (0x00000000)
#define GPIOC_AHB_GPIOAFSEL_AFSEL7_GPIO     (0x00000000)
#define GPIOC_AHB_GPIOAFSEL_AFSEL0_ALT      (0x00000001)
#define GPIOC_AHB_GPIOAFSEL_AFSEL1_ALT      (0x00000001)
#define GPIOC_AHB_GPIOAFSEL_AFSEL2_ALT      (0x00000001)
#define GPIOC_AHB_GPIOAFSEL_AFSEL3_ALT      (0x00000001)
#define GPIOC_AHB_GPIOAFSEL_AFSEL4_ALT      (0x00000001)
#define GPIOC_AHB_GPIOAFSEL_AFSEL5_ALT      (0x00000001)
#define GPIOC_AHB_GPIOAFSEL_AFSEL6_ALT      (0x00000001)
#define GPIOC_AHB_GPIOAFSEL_AFSEL7_ALT      (0x00000001)
//--------

#define GPIOC_AHB_GPIOAFSEL_AFSEL0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIOAFSEL_OFFSET)*32)+(0*4))))
#define GPIOC_AHB_GPIOAFSEL_AFSEL1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIOAFSEL_OFFSET)*32)+(1*4))))
#define GPIOC_AHB_GPIOAFSEL_AFSEL2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIOAFSEL_OFFSET)*32)+(2*4))))
#define GPIOC_AHB_GPIOAFSEL_AFSEL3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIOAFSEL_OFFSET)*32)+(3*4))))
#define GPIOC_AHB_GPIOAFSEL_AFSEL4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIOAFSEL_OFFSET)*32)+(4*4))))
#define GPIOC_AHB_GPIOAFSEL_AFSEL5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIOAFSEL_OFFSET)*32)+(5*4))))
#define GPIOC_AHB_GPIOAFSEL_AFSEL6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIOAFSEL_OFFSET)*32)+(6*4))))
#define GPIOC_AHB_GPIOAFSEL_AFSEL7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIOAFSEL_OFFSET)*32)+(7*4))))

#define GPIOC_APB_GPIOAFSEL_AFSEL0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIOAFSEL_OFFSET)*32)+(0*4))))
#define GPIOC_APB_GPIOAFSEL_AFSEL1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIOAFSEL_OFFSET)*32)+(1*4))))
#define GPIOC_APB_GPIOAFSEL_AFSEL2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIOAFSEL_OFFSET)*32)+(2*4))))
#define GPIOC_APB_GPIOAFSEL_AFSEL3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIOAFSEL_OFFSET)*32)+(3*4))))
#define GPIOC_APB_GPIOAFSEL_AFSEL4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIOAFSEL_OFFSET)*32)+(4*4))))
#define GPIOC_APB_GPIOAFSEL_AFSEL5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIOAFSEL_OFFSET)*32)+(5*4))))
#define GPIOC_APB_GPIOAFSEL_AFSEL6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIOAFSEL_OFFSET)*32)+(6*4))))
#define GPIOC_APB_GPIOAFSEL_AFSEL7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIOAFSEL_OFFSET)*32)+(7*4))))

////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 2.11 GPIODR2R ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOC_APB_GPIODR2R            (((GPIODR2R_TypeDef*)(GPIOC_APB_BASE+GPIO_APB_GPIODR2R_OFFSET )))
#define GPIOC_APB_GPIODR2R_R          (*((volatile uint32_t *)(GPIOC_APB_BASE+GPIO_APB_GPIODR2R_OFFSET )))

#define GPIOC_AHB_GPIODR2R            (((GPIODR2R_TypeDef*)(GPIOC_AHB_BASE+GPIO_AHB_GPIODR2R_OFFSET )))
#define GPIOC_AHB_GPIODR2R_R          (*((volatile uint32_t *)(GPIOC_AHB_BASE+GPIO_AHB_GPIODR2R_OFFSET )))


//--------
#define GPIOC_APB_GPIODR2R_R_DRV2_MASK   (0x000000FF)
#define GPIOC_APB_GPIODR2R_R_DRV2_BIT    (0)
#define GPIOC_APB_GPIODR2R_R_DRV20_DIS   (0x00000000)
#define GPIOC_APB_GPIODR2R_R_DRV21_DIS   (0x00000000)
#define GPIOC_APB_GPIODR2R_R_DRV22_DIS   (0x00000000)
#define GPIOC_APB_GPIODR2R_R_DRV23_DIS   (0x00000000)
#define GPIOC_APB_GPIODR2R_R_DRV24_DIS   (0x00000000)
#define GPIOC_APB_GPIODR2R_R_DRV25_DIS   (0x00000000)
#define GPIOC_APB_GPIODR2R_R_DRV26_DIS   (0x00000000)
#define GPIOC_APB_GPIODR2R_R_DRV27_DIS   (0x00000000)
#define GPIOC_APB_GPIODR2R_R_DRV20_EN    (0x00000001)
#define GPIOC_APB_GPIODR2R_R_DRV21_EN    (0x00000002)
#define GPIOC_APB_GPIODR2R_R_DRV22_EN    (0x00000004)
#define GPIOC_APB_GPIODR2R_R_DRV23_EN    (0x00000008)
#define GPIOC_APB_GPIODR2R_R_DRV24_EN    (0x00000010)
#define GPIOC_APB_GPIODR2R_R_DRV25_EN    (0x00000020)
#define GPIOC_APB_GPIODR2R_R_DRV26_EN    (0x00000040)
#define GPIOC_APB_GPIODR2R_R_DRV27_EN    (0x00000080)

#define GPIOC_APB_GPIODR2R_DRV2_MASK     (0x00000001)
#define GPIOC_APB_GPIODR2R_DRV20_DIS     (0x00000000)
#define GPIOC_APB_GPIODR2R_DRV21_DIS     (0x00000000)
#define GPIOC_APB_GPIODR2R_DRV22_DIS     (0x00000000)
#define GPIOC_APB_GPIODR2R_DRV23_DIS     (0x00000000)
#define GPIOC_APB_GPIODR2R_DRV24_DIS     (0x00000000)
#define GPIOC_APB_GPIODR2R_DRV25_DIS     (0x00000000)
#define GPIOC_APB_GPIODR2R_DRV26_DIS     (0x00000000)
#define GPIOC_APB_GPIODR2R_DRV27_DIS     (0x00000000)
#define GPIOC_APB_GPIODR2R_DRV20_EN      (0x00000001)
#define GPIOC_APB_GPIODR2R_DRV21_EN      (0x00000001)
#define GPIOC_APB_GPIODR2R_DRV22_EN      (0x00000001)
#define GPIOC_APB_GPIODR2R_DRV23_EN      (0x00000001)
#define GPIOC_APB_GPIODR2R_DRV24_EN      (0x00000001)
#define GPIOC_APB_GPIODR2R_DRV25_EN      (0x00000001)
#define GPIOC_APB_GPIODR2R_DRV26_EN      (0x00000001)
#define GPIOC_APB_GPIODR2R_DRV27_EN      (0x00000001)
//--------

//--------
#define GPIOC_AHB_GPIODR2R_R_DRV2_MASK   (0x000000FF)
#define GPIOC_AHB_GPIODR2R_R_DRV2_BIT    (0)
#define GPIOC_AHB_GPIODR2R_R_DRV20_DIS   (0x00000000)
#define GPIOC_AHB_GPIODR2R_R_DRV21_DIS   (0x00000000)
#define GPIOC_AHB_GPIODR2R_R_DRV22_DIS   (0x00000000)
#define GPIOC_AHB_GPIODR2R_R_DRV23_DIS   (0x00000000)
#define GPIOC_AHB_GPIODR2R_R_DRV24_DIS   (0x00000000)
#define GPIOC_AHB_GPIODR2R_R_DRV25_DIS   (0x00000000)
#define GPIOC_AHB_GPIODR2R_R_DRV26_DIS   (0x00000000)
#define GPIOC_AHB_GPIODR2R_R_DRV27_DIS   (0x00000000)
#define GPIOC_AHB_GPIODR2R_R_DRV20_EN    (0x00000001)
#define GPIOC_AHB_GPIODR2R_R_DRV21_EN    (0x00000002)
#define GPIOC_AHB_GPIODR2R_R_DRV22_EN    (0x00000004)
#define GPIOC_AHB_GPIODR2R_R_DRV23_EN    (0x00000008)
#define GPIOC_AHB_GPIODR2R_R_DRV24_EN    (0x00000010)
#define GPIOC_AHB_GPIODR2R_R_DRV25_EN    (0x00000020)
#define GPIOC_AHB_GPIODR2R_R_DRV26_EN    (0x00000040)
#define GPIOC_AHB_GPIODR2R_R_DRV27_EN    (0x00000080)

#define GPIOC_AHB_GPIODR2R_DRV2_MASK     (0x00000001)
#define GPIOC_AHB_GPIODR2R_DRV20_DIS     (0x00000000)
#define GPIOC_AHB_GPIODR2R_DRV21_DIS     (0x00000000)
#define GPIOC_AHB_GPIODR2R_DRV22_DIS     (0x00000000)
#define GPIOC_AHB_GPIODR2R_DRV23_DIS     (0x00000000)
#define GPIOC_AHB_GPIODR2R_DRV24_DIS     (0x00000000)
#define GPIOC_AHB_GPIODR2R_DRV25_DIS     (0x00000000)
#define GPIOC_AHB_GPIODR2R_DRV26_DIS     (0x00000000)
#define GPIOC_AHB_GPIODR2R_DRV27_DIS     (0x00000000)
#define GPIOC_AHB_GPIODR2R_DRV20_EN      (0x00000001)
#define GPIOC_AHB_GPIODR2R_DRV21_EN      (0x00000001)
#define GPIOC_AHB_GPIODR2R_DRV22_EN      (0x00000001)
#define GPIOC_AHB_GPIODR2R_DRV23_EN      (0x00000001)
#define GPIOC_AHB_GPIODR2R_DRV24_EN      (0x00000001)
#define GPIOC_AHB_GPIODR2R_DRV25_EN      (0x00000001)
#define GPIOC_AHB_GPIODR2R_DRV26_EN      (0x00000001)
#define GPIOC_AHB_GPIODR2R_DRV27_EN      (0x00000001)
//--------

#define GPIOC_AHB_GPIODR2R_DRV20_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIODR2R_OFFSET)*32)+(0*4))))
#define GPIOC_AHB_GPIODR2R_DRV21_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIODR2R_OFFSET)*32)+(1*4))))
#define GPIOC_AHB_GPIODR2R_DRV22_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIODR2R_OFFSET)*32)+(2*4))))
#define GPIOC_AHB_GPIODR2R_DRV23_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIODR2R_OFFSET)*32)+(3*4))))
#define GPIOC_AHB_GPIODR2R_DRV24_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIODR2R_OFFSET)*32)+(4*4))))
#define GPIOC_AHB_GPIODR2R_DRV25_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIODR2R_OFFSET)*32)+(5*4))))
#define GPIOC_AHB_GPIODR2R_DRV26_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIODR2R_OFFSET)*32)+(6*4))))
#define GPIOC_AHB_GPIODR2R_DRV27_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIODR2R_OFFSET)*32)+(7*4))))

#define GPIOC_APB_GPIODR2R_DRV20_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIODR2R_OFFSET)*32)+(0*4))))
#define GPIOC_APB_GPIODR2R_DRV21_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIODR2R_OFFSET)*32)+(1*4))))
#define GPIOC_APB_GPIODR2R_DRV22_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIODR2R_OFFSET)*32)+(2*4))))
#define GPIOC_APB_GPIODR2R_DRV23_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIODR2R_OFFSET)*32)+(3*4))))
#define GPIOC_APB_GPIODR2R_DRV24_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIODR2R_OFFSET)*32)+(4*4))))
#define GPIOC_APB_GPIODR2R_DRV25_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIODR2R_OFFSET)*32)+(5*4))))
#define GPIOC_APB_GPIODR2R_DRV26_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIODR2R_OFFSET)*32)+(6*4))))
#define GPIOC_APB_GPIODR2R_DRV27_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIODR2R_OFFSET)*32)+(7*4))))

////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 2.12 GPIODR4R ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOC_APB_GPIODR4R            (((GPIODR4R_TypeDef*)(GPIOC_APB_BASE+GPIO_APB_GPIODR4R_OFFSET )))
#define GPIOC_APB_GPIODR4R_R          (*((volatile uint32_t *)(GPIOC_APB_BASE+GPIO_APB_GPIODR4R_OFFSET )))

#define GPIOC_AHB_GPIODR4R            (((GPIODR4R_TypeDef*)(GPIOC_AHB_BASE+GPIO_AHB_GPIODR4R_OFFSET )))
#define GPIOC_AHB_GPIODR4R_R          (*((volatile uint32_t *)(GPIOC_AHB_BASE+GPIO_AHB_GPIODR4R_OFFSET )))

//--------
#define GPIOC_APB_GPIODR4R_R_DRV4_MASK      (0x000000FF)
#define GPIOC_APB_GPIODR4R_R_DRV4_BIT       (0)
#define GPIOC_APB_GPIODR4R_R_DRV40_DIS      (0x00000000)
#define GPIOC_APB_GPIODR4R_R_DRV41_DIS      (0x00000000)
#define GPIOC_APB_GPIODR4R_R_DRV42_DIS      (0x00000000)
#define GPIOC_APB_GPIODR4R_R_DRV43_DIS      (0x00000000)
#define GPIOC_APB_GPIODR4R_R_DRV44_DIS      (0x00000000)
#define GPIOC_APB_GPIODR4R_R_DRV45_DIS      (0x00000000)
#define GPIOC_APB_GPIODR4R_R_DRV46_DIS      (0x00000000)
#define GPIOC_APB_GPIODR4R_R_DRV47_DIS      (0x00000000)
#define GPIOC_APB_GPIODR4R_R_DRV40_EN       (0x00000001)
#define GPIOC_APB_GPIODR4R_R_DRV41_EN       (0x00000002)
#define GPIOC_APB_GPIODR4R_R_DRV42_EN       (0x00000004)
#define GPIOC_APB_GPIODR4R_R_DRV43_EN       (0x00000008)
#define GPIOC_APB_GPIODR4R_R_DRV44_EN       (0x00000010)
#define GPIOC_APB_GPIODR4R_R_DRV45_EN       (0x00000020)
#define GPIOC_APB_GPIODR4R_R_DRV46_EN       (0x00000040)
#define GPIOC_APB_GPIODR4R_R_DRV47_EN       (0x00000080)

#define GPIOC_APB_GPIODR4R_DRV4_MASK        (0x00000001)
#define GPIOC_APB_GPIODR4R_DRV40_DIS        (0x00000000)
#define GPIOC_APB_GPIODR4R_DRV41_DIS        (0x00000000)
#define GPIOC_APB_GPIODR4R_DRV42_DIS        (0x00000000)
#define GPIOC_APB_GPIODR4R_DRV43_DIS        (0x00000000)
#define GPIOC_APB_GPIODR4R_DRV44_DIS        (0x00000000)
#define GPIOC_APB_GPIODR4R_DRV45_DIS        (0x00000000)
#define GPIOC_APB_GPIODR4R_DRV46_DIS        (0x00000000)
#define GPIOC_APB_GPIODR4R_DRV47_DIS        (0x00000000)
#define GPIOC_APB_GPIODR4R_DRV40_EN         (0x00000001)
#define GPIOC_APB_GPIODR4R_DRV41_EN         (0x00000001)
#define GPIOC_APB_GPIODR4R_DRV42_EN         (0x00000001)
#define GPIOC_APB_GPIODR4R_DRV43_EN         (0x00000001)
#define GPIOC_APB_GPIODR4R_DRV44_EN         (0x00000001)
#define GPIOC_APB_GPIODR4R_DRV45_EN         (0x00000001)
#define GPIOC_APB_GPIODR4R_DRV46_EN         (0x00000001)
#define GPIOC_APB_GPIODR4R_DRV47_EN         (0x00000001)
//--------

//--------
#define GPIOC_AHB_GPIODR4R_R_DRV4_MASK      (0x000000FF)
#define GPIOC_AHB_GPIODR4R_R_DRV4_BIT       (0)
#define GPIOC_AHB_GPIODR4R_R_DRV40_DIS      (0x00000000)
#define GPIOC_AHB_GPIODR4R_R_DRV41_DIS      (0x00000000)
#define GPIOC_AHB_GPIODR4R_R_DRV42_DIS      (0x00000000)
#define GPIOC_AHB_GPIODR4R_R_DRV43_DIS      (0x00000000)
#define GPIOC_AHB_GPIODR4R_R_DRV44_DIS      (0x00000000)
#define GPIOC_AHB_GPIODR4R_R_DRV45_DIS      (0x00000000)
#define GPIOC_AHB_GPIODR4R_R_DRV46_DIS      (0x00000000)
#define GPIOC_AHB_GPIODR4R_R_DRV47_DIS      (0x00000000)
#define GPIOC_AHB_GPIODR4R_R_DRV40_EN       (0x00000001)
#define GPIOC_AHB_GPIODR4R_R_DRV41_EN       (0x00000002)
#define GPIOC_AHB_GPIODR4R_R_DRV42_EN       (0x00000004)
#define GPIOC_AHB_GPIODR4R_R_DRV43_EN       (0x00000008)
#define GPIOC_AHB_GPIODR4R_R_DRV44_EN       (0x00000010)
#define GPIOC_AHB_GPIODR4R_R_DRV45_EN       (0x00000020)
#define GPIOC_AHB_GPIODR4R_R_DRV46_EN       (0x00000040)
#define GPIOC_AHB_GPIODR4R_R_DRV47_EN       (0x00000080)

#define GPIOC_AHB_GPIODR4R_DRV4_MASK        (0x00000001)
#define GPIOC_AHB_GPIODR4R_DRV40_DIS        (0x00000000)
#define GPIOC_AHB_GPIODR4R_DRV41_DIS        (0x00000000)
#define GPIOC_AHB_GPIODR4R_DRV42_DIS        (0x00000000)
#define GPIOC_AHB_GPIODR4R_DRV43_DIS        (0x00000000)
#define GPIOC_AHB_GPIODR4R_DRV44_DIS        (0x00000000)
#define GPIOC_AHB_GPIODR4R_DRV45_DIS        (0x00000000)
#define GPIOC_AHB_GPIODR4R_DRV46_DIS        (0x00000000)
#define GPIOC_AHB_GPIODR4R_DRV47_DIS        (0x00000000)
#define GPIOC_AHB_GPIODR4R_DRV40_EN         (0x00000001)
#define GPIOC_AHB_GPIODR4R_DRV41_EN         (0x00000001)
#define GPIOC_AHB_GPIODR4R_DRV42_EN         (0x00000001)
#define GPIOC_AHB_GPIODR4R_DRV43_EN         (0x00000001)
#define GPIOC_AHB_GPIODR4R_DRV44_EN         (0x00000001)
#define GPIOC_AHB_GPIODR4R_DRV45_EN         (0x00000001)
#define GPIOC_AHB_GPIODR4R_DRV46_EN         (0x00000001)
#define GPIOC_AHB_GPIODR4R_DRV47_EN         (0x00000001)
//--------

#define GPIOC_AHB_GPIODR4R_DRV40_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIODR4R_OFFSET)*32)+(0*4))))
#define GPIOC_AHB_GPIODR4R_DRV41_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIODR4R_OFFSET)*32)+(1*4))))
#define GPIOC_AHB_GPIODR4R_DRV42_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIODR4R_OFFSET)*32)+(2*4))))
#define GPIOC_AHB_GPIODR4R_DRV43_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIODR4R_OFFSET)*32)+(3*4))))
#define GPIOC_AHB_GPIODR4R_DRV44_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIODR4R_OFFSET)*32)+(4*4))))
#define GPIOC_AHB_GPIODR4R_DRV45_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIODR4R_OFFSET)*32)+(5*4))))
#define GPIOC_AHB_GPIODR4R_DRV46_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIODR4R_OFFSET)*32)+(6*4))))
#define GPIOC_AHB_GPIODR4R_DRV47_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIODR4R_OFFSET)*32)+(7*4))))

#define GPIOC_APB_GPIODR4R_DRV40_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIODR4R_OFFSET)*32)+(0*4))))
#define GPIOC_APB_GPIODR4R_DRV41_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIODR4R_OFFSET)*32)+(1*4))))
#define GPIOC_APB_GPIODR4R_DRV42_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIODR4R_OFFSET)*32)+(2*4))))
#define GPIOC_APB_GPIODR4R_DRV43_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIODR4R_OFFSET)*32)+(3*4))))
#define GPIOC_APB_GPIODR4R_DRV44_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIODR4R_OFFSET)*32)+(4*4))))
#define GPIOC_APB_GPIODR4R_DRV45_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIODR4R_OFFSET)*32)+(5*4))))
#define GPIOC_APB_GPIODR4R_DRV46_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIODR4R_OFFSET)*32)+(6*4))))
#define GPIOC_APB_GPIODR4R_DRV47_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIODR4R_OFFSET)*32)+(7*4))))

////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 2.13 GPIODR8R ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOC_APB_GPIODR8R            (((GPIODR8R_TypeDef*)(GPIOC_APB_BASE+GPIO_APB_GPIODR8R_OFFSET )))
#define GPIOC_APB_GPIODR8R_R          (*((volatile uint32_t *)(GPIOC_APB_BASE+GPIO_APB_GPIODR8R_OFFSET )))

#define GPIOC_AHB_GPIODR8R            (((GPIODR8R_TypeDef*)(GPIOC_AHB_BASE+GPIO_AHB_GPIODR8R_OFFSET )))
#define GPIOC_AHB_GPIODR8R_R          (*((volatile uint32_t *)(GPIOC_AHB_BASE+GPIO_AHB_GPIODR8R_OFFSET )))

//--------
#define GPIOC_APB_GPIODR8R_R_DRV8_MASK    (0x000000FF)
#define GPIOC_APB_GPIODR8R_R_DRV8_BIT     (0)
#define GPIOC_APB_GPIODR8R_R_DRV80_DIS    (0x00000000)
#define GPIOC_APB_GPIODR8R_R_DRV81_DIS    (0x00000000)
#define GPIOC_APB_GPIODR8R_R_DRV82_DIS    (0x00000000)
#define GPIOC_APB_GPIODR8R_R_DRV83_DIS    (0x00000000)
#define GPIOC_APB_GPIODR8R_R_DRV84_DIS    (0x00000000)
#define GPIOC_APB_GPIODR8R_R_DRV85_DIS    (0x00000000)
#define GPIOC_APB_GPIODR8R_R_DRV86_DIS    (0x00000000)
#define GPIOC_APB_GPIODR8R_R_DRV87_DIS    (0x00000000)
#define GPIOC_APB_GPIODR8R_R_DRV80_EN     (0x00000001)
#define GPIOC_APB_GPIODR8R_R_DRV81_EN     (0x00000002)
#define GPIOC_APB_GPIODR8R_R_DRV82_EN     (0x00000004)
#define GPIOC_APB_GPIODR8R_R_DRV83_EN     (0x00000008)
#define GPIOC_APB_GPIODR8R_R_DRV84_EN     (0x00000010)
#define GPIOC_APB_GPIODR8R_R_DRV85_EN     (0x00000020)
#define GPIOC_APB_GPIODR8R_R_DRV86_EN     (0x00000040)
#define GPIOC_APB_GPIODR8R_R_DRV87_EN     (0x00000080)

#define GPIOC_APB_GPIODR8R_DRV8_MASK      (0x00000001)
#define GPIOC_APB_GPIODR8R_DRV80_DIS      (0x00000000)
#define GPIOC_APB_GPIODR8R_DRV81_DIS      (0x00000000)
#define GPIOC_APB_GPIODR8R_DRV82_DIS      (0x00000000)
#define GPIOC_APB_GPIODR8R_DRV83_DIS      (0x00000000)
#define GPIOC_APB_GPIODR8R_DRV84_DIS      (0x00000000)
#define GPIOC_APB_GPIODR8R_DRV85_DIS      (0x00000000)
#define GPIOC_APB_GPIODR8R_DRV86_DIS      (0x00000000)
#define GPIOC_APB_GPIODR8R_DRV87_DIS      (0x00000000)
#define GPIOC_APB_GPIODR8R_DRV80_EN       (0x00000001)
#define GPIOC_APB_GPIODR8R_DRV81_EN       (0x00000001)
#define GPIOC_APB_GPIODR8R_DRV82_EN       (0x00000001)
#define GPIOC_APB_GPIODR8R_DRV83_EN       (0x00000001)
#define GPIOC_APB_GPIODR8R_DRV84_EN       (0x00000001)
#define GPIOC_APB_GPIODR8R_DRV85_EN       (0x00000001)
#define GPIOC_APB_GPIODR8R_DRV86_EN       (0x00000001)
#define GPIOC_APB_GPIODR8R_DRV87_EN       (0x00000001)
//--------

//--------
#define GPIOC_AHB_GPIODR8R_R_DRV8_MASK    (0x000000FF)
#define GPIOC_AHB_GPIODR8R_R_DRV8_BIT     (0)
#define GPIOC_AHB_GPIODR8R_R_DRV80_DIS    (0x00000000)
#define GPIOC_AHB_GPIODR8R_R_DRV81_DIS    (0x00000000)
#define GPIOC_AHB_GPIODR8R_R_DRV82_DIS    (0x00000000)
#define GPIOC_AHB_GPIODR8R_R_DRV83_DIS    (0x00000000)
#define GPIOC_AHB_GPIODR8R_R_DRV84_DIS    (0x00000000)
#define GPIOC_AHB_GPIODR8R_R_DRV85_DIS    (0x00000000)
#define GPIOC_AHB_GPIODR8R_R_DRV86_DIS    (0x00000000)
#define GPIOC_AHB_GPIODR8R_R_DRV87_DIS    (0x00000000)
#define GPIOC_AHB_GPIODR8R_R_DRV80_EN     (0x00000001)
#define GPIOC_AHB_GPIODR8R_R_DRV81_EN     (0x00000002)
#define GPIOC_AHB_GPIODR8R_R_DRV82_EN     (0x00000004)
#define GPIOC_AHB_GPIODR8R_R_DRV83_EN     (0x00000008)
#define GPIOC_AHB_GPIODR8R_R_DRV84_EN     (0x00000010)
#define GPIOC_AHB_GPIODR8R_R_DRV85_EN     (0x00000020)
#define GPIOC_AHB_GPIODR8R_R_DRV86_EN     (0x00000040)
#define GPIOC_AHB_GPIODR8R_R_DRV87_EN     (0x00000080)

#define GPIOC_AHB_GPIODR8R_DRV8_MASK      (0x00000001)
#define GPIOC_AHB_GPIODR8R_DRV80_DIS      (0x00000000)
#define GPIOC_AHB_GPIODR8R_DRV81_DIS      (0x00000000)
#define GPIOC_AHB_GPIODR8R_DRV82_DIS      (0x00000000)
#define GPIOC_AHB_GPIODR8R_DRV83_DIS      (0x00000000)
#define GPIOC_AHB_GPIODR8R_DRV84_DIS      (0x00000000)
#define GPIOC_AHB_GPIODR8R_DRV85_DIS      (0x00000000)
#define GPIOC_AHB_GPIODR8R_DRV86_DIS      (0x00000000)
#define GPIOC_AHB_GPIODR8R_DRV87_DIS      (0x00000000)
#define GPIOC_AHB_GPIODR8R_DRV80_EN       (0x00000001)
#define GPIOC_AHB_GPIODR8R_DRV81_EN       (0x00000001)
#define GPIOC_AHB_GPIODR8R_DRV82_EN       (0x00000001)
#define GPIOC_AHB_GPIODR8R_DRV83_EN       (0x00000001)
#define GPIOC_AHB_GPIODR8R_DRV84_EN       (0x00000001)
#define GPIOC_AHB_GPIODR8R_DRV85_EN       (0x00000001)
#define GPIOC_AHB_GPIODR8R_DRV86_EN       (0x00000001)
#define GPIOC_AHB_GPIODR8R_DRV87_EN       (0x00000001)
//--------

#define GPIOC_AHB_GPIODR8R_DRV80_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIODR8R_OFFSET)*32)+(0*4))))
#define GPIOC_AHB_GPIODR8R_DRV81_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIODR8R_OFFSET)*32)+(1*4))))
#define GPIOC_AHB_GPIODR8R_DRV82_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIODR8R_OFFSET)*32)+(2*4))))
#define GPIOC_AHB_GPIODR8R_DRV83_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIODR8R_OFFSET)*32)+(3*4))))
#define GPIOC_AHB_GPIODR8R_DRV84_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIODR8R_OFFSET)*32)+(4*4))))
#define GPIOC_AHB_GPIODR8R_DRV85_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIODR8R_OFFSET)*32)+(5*4))))
#define GPIOC_AHB_GPIODR8R_DRV86_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIODR8R_OFFSET)*32)+(6*4))))
#define GPIOC_AHB_GPIODR8R_DRV87_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIODR8R_OFFSET)*32)+(7*4))))

#define GPIOC_APB_GPIODR8R_DRV80_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIODR8R_OFFSET)*32)+(0*4))))
#define GPIOC_APB_GPIODR8R_DRV81_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIODR8R_OFFSET)*32)+(1*4))))
#define GPIOC_APB_GPIODR8R_DRV82_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIODR8R_OFFSET)*32)+(2*4))))
#define GPIOC_APB_GPIODR8R_DRV83_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIODR8R_OFFSET)*32)+(3*4))))
#define GPIOC_APB_GPIODR8R_DRV84_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIODR8R_OFFSET)*32)+(4*4))))
#define GPIOC_APB_GPIODR8R_DRV85_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIODR8R_OFFSET)*32)+(5*4))))
#define GPIOC_APB_GPIODR8R_DRV86_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIODR8R_OFFSET)*32)+(6*4))))
#define GPIOC_APB_GPIODR8R_DRV87_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIODR8R_OFFSET)*32)+(7*4))))


////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 2.14 GPIOODR ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOC_APB_GPIOODR            (((GPIOODR_TypeDef*)(GPIOC_APB_BASE+GPIO_APB_GPIOODR_OFFSET )))
#define GPIOC_APB_GPIOODR_R          (*((volatile uint32_t *)(GPIOC_APB_BASE+GPIO_APB_GPIOODR_OFFSET )))

#define GPIOC_AHB_GPIOODR            (((GPIOODR_TypeDef*)(GPIOC_AHB_BASE+GPIO_AHB_GPIOODR_OFFSET )))
#define GPIOC_AHB_GPIOODR_R          (*((volatile uint32_t *)(GPIOC_AHB_BASE+GPIO_AHB_GPIOODR_OFFSET )))


//--------
#define GPIOC_APB_GPIOODR_R_ODE_MASK    (0x000000FF)
#define GPIOC_APB_GPIOODR_R_ODE_BIT     (0)
#define GPIOC_APB_GPIOODR_R_ODE0_PP     (0x00000000)
#define GPIOC_APB_GPIOODR_R_ODE1_PP     (0x00000000)
#define GPIOC_APB_GPIOODR_R_ODE2_PP     (0x00000000)
#define GPIOC_APB_GPIOODR_R_ODE3_PP     (0x00000000)
#define GPIOC_APB_GPIOODR_R_ODE4_PP     (0x00000000)
#define GPIOC_APB_GPIOODR_R_ODE5_PP     (0x00000000)
#define GPIOC_APB_GPIOODR_R_ODE6_PP     (0x00000000)
#define GPIOC_APB_GPIOODR_R_ODE7_PP     (0x00000000)
#define GPIOC_APB_GPIOODR_R_ODE0_OP     (0x00000001)
#define GPIOC_APB_GPIOODR_R_ODE1_OP     (0x00000002)
#define GPIOC_APB_GPIOODR_R_ODE2_OP     (0x00000004)
#define GPIOC_APB_GPIOODR_R_ODE3_OP     (0x00000008)
#define GPIOC_APB_GPIOODR_R_ODE4_OP     (0x00000010)
#define GPIOC_APB_GPIOODR_R_ODE5_OP     (0x00000020)
#define GPIOC_APB_GPIOODR_R_ODE6_OP     (0x00000040)
#define GPIOC_APB_GPIOODR_R_ODE7_OP     (0x00000080)

#define GPIOC_APB_GPIOODR_ODE_MASK      (0x00000001)
#define GPIOC_APB_GPIOODR_ODE0_PP       (0x00000000)
#define GPIOC_APB_GPIOODR_ODE1_PP       (0x00000000)
#define GPIOC_APB_GPIOODR_ODE2_PP       (0x00000000)
#define GPIOC_APB_GPIOODR_ODE3_PP       (0x00000000)
#define GPIOC_APB_GPIOODR_ODE4_PP       (0x00000000)
#define GPIOC_APB_GPIOODR_ODE5_PP       (0x00000000)
#define GPIOC_APB_GPIOODR_ODE6_PP       (0x00000000)
#define GPIOC_APB_GPIOODR_ODE7_PP       (0x00000000)
#define GPIOC_APB_GPIOODR_ODE0_OP       (0x00000001)
#define GPIOC_APB_GPIOODR_ODE1_OP       (0x00000001)
#define GPIOC_APB_GPIOODR_ODE2_OP       (0x00000001)
#define GPIOC_APB_GPIOODR_ODE3_OP       (0x00000001)
#define GPIOC_APB_GPIOODR_ODE4_OP       (0x00000001)
#define GPIOC_APB_GPIOODR_ODE5_OP       (0x00000001)
#define GPIOC_APB_GPIOODR_ODE6_OP       (0x00000001)
#define GPIOC_APB_GPIOODR_ODE7_OP       (0x00000001)
//--------

//--------
#define GPIOC_AHB_GPIOODR_R_ODE_MASK    (0x000000FF)
#define GPIOC_AHB_GPIOODR_R_ODE_BIT     (0)
#define GPIOC_AHB_GPIOODR_R_ODE0_PP     (0x00000000)
#define GPIOC_AHB_GPIOODR_R_ODE1_PP     (0x00000000)
#define GPIOC_AHB_GPIOODR_R_ODE2_PP     (0x00000000)
#define GPIOC_AHB_GPIOODR_R_ODE3_PP     (0x00000000)
#define GPIOC_AHB_GPIOODR_R_ODE4_PP     (0x00000000)
#define GPIOC_AHB_GPIOODR_R_ODE5_PP     (0x00000000)
#define GPIOC_AHB_GPIOODR_R_ODE6_PP     (0x00000000)
#define GPIOC_AHB_GPIOODR_R_ODE7_PP     (0x00000000)
#define GPIOC_AHB_GPIOODR_R_ODE0_OP     (0x00000001)
#define GPIOC_AHB_GPIOODR_R_ODE1_OP     (0x00000002)
#define GPIOC_AHB_GPIOODR_R_ODE2_OP     (0x00000004)
#define GPIOC_AHB_GPIOODR_R_ODE3_OP     (0x00000008)
#define GPIOC_AHB_GPIOODR_R_ODE4_OP     (0x00000010)
#define GPIOC_AHB_GPIOODR_R_ODE5_OP     (0x00000020)
#define GPIOC_AHB_GPIOODR_R_ODE6_OP     (0x00000040)
#define GPIOC_AHB_GPIOODR_R_ODE7_OP     (0x00000080)

#define GPIOC_AHB_GPIOODR_ODE_MASK      (0x00000001)
#define GPIOC_AHB_GPIOODR_ODE0_PP       (0x00000000)
#define GPIOC_AHB_GPIOODR_ODE1_PP       (0x00000000)
#define GPIOC_AHB_GPIOODR_ODE2_PP       (0x00000000)
#define GPIOC_AHB_GPIOODR_ODE3_PP       (0x00000000)
#define GPIOC_AHB_GPIOODR_ODE4_PP       (0x00000000)
#define GPIOC_AHB_GPIOODR_ODE5_PP       (0x00000000)
#define GPIOC_AHB_GPIOODR_ODE6_PP       (0x00000000)
#define GPIOC_AHB_GPIOODR_ODE7_PP       (0x00000000)
#define GPIOC_AHB_GPIOODR_ODE0_OP       (0x00000001)
#define GPIOC_AHB_GPIOODR_ODE1_OP       (0x00000001)
#define GPIOC_AHB_GPIOODR_ODE2_OP       (0x00000001)
#define GPIOC_AHB_GPIOODR_ODE3_OP       (0x00000001)
#define GPIOC_AHB_GPIOODR_ODE4_OP       (0x00000001)
#define GPIOC_AHB_GPIOODR_ODE5_OP       (0x00000001)
#define GPIOC_AHB_GPIOODR_ODE6_OP       (0x00000001)
#define GPIOC_AHB_GPIOODR_ODE7_OP       (0x00000001)
//--------

#define GPIOC_AHB_GPIOODR_ODE0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIOODR_OFFSET)*32)+(0*4))))
#define GPIOC_AHB_GPIOODR_ODE1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIOODR_OFFSET)*32)+(1*4))))
#define GPIOC_AHB_GPIOODR_ODE2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIOODR_OFFSET)*32)+(2*4))))
#define GPIOC_AHB_GPIOODR_ODE3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIOODR_OFFSET)*32)+(3*4))))
#define GPIOC_AHB_GPIOODR_ODE4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIOODR_OFFSET)*32)+(4*4))))
#define GPIOC_AHB_GPIOODR_ODE5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIOODR_OFFSET)*32)+(5*4))))
#define GPIOC_AHB_GPIOODR_ODE6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIOODR_OFFSET)*32)+(6*4))))
#define GPIOC_AHB_GPIOODR_ODE7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIOODR_OFFSET)*32)+(7*4))))

#define GPIOC_APB_GPIOODR_ODE0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIOODR_OFFSET)*32)+(0*4))))
#define GPIOC_APB_GPIOODR_ODE1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIOODR_OFFSET)*32)+(1*4))))
#define GPIOC_APB_GPIOODR_ODE2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIOODR_OFFSET)*32)+(2*4))))
#define GPIOC_APB_GPIOODR_ODE3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIOODR_OFFSET)*32)+(3*4))))
#define GPIOC_APB_GPIOODR_ODE4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIOODR_OFFSET)*32)+(4*4))))
#define GPIOC_APB_GPIOODR_ODE5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIOODR_OFFSET)*32)+(5*4))))
#define GPIOC_APB_GPIOODR_ODE6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIOODR_OFFSET)*32)+(6*4))))
#define GPIOC_APB_GPIOODR_ODE7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIOODR_OFFSET)*32)+(7*4))))

////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 2.15 GPIOPUR ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOC_APB_GPIOPUR            (((GPIOPUR_TypeDef*)(GPIOC_APB_BASE+GPIO_APB_GPIOPUR_OFFSET )))
#define GPIOC_APB_GPIOPUR_R          (*((volatile uint32_t *)(GPIOC_APB_BASE+GPIO_APB_GPIOPUR_OFFSET )))

#define GPIOC_AHB_GPIOPUR            (((GPIOPUR_TypeDef*)(GPIOC_AHB_BASE+GPIO_AHB_GPIOPUR_OFFSET )))
#define GPIOC_AHB_GPIOPUR_R          (*((volatile uint32_t *)(GPIOC_AHB_BASE+GPIO_AHB_GPIOPUR_OFFSET )))


//--------
#define GPIOC_APB_GPIOPUR_R_PUE_MASK    (0x000000FF)
#define GPIOC_APB_GPIOPUR_R_PUE_BIT     (0)
#define GPIOC_APB_GPIOPUR_R_PUE0_DIS    (0x00000000)
#define GPIOC_APB_GPIOPUR_R_PUE1_DIS    (0x00000000)
#define GPIOC_APB_GPIOPUR_R_PUE2_DIS    (0x00000000)
#define GPIOC_APB_GPIOPUR_R_PUE3_DIS    (0x00000000)
#define GPIOC_APB_GPIOPUR_R_PUE4_DIS    (0x00000000)
#define GPIOC_APB_GPIOPUR_R_PUE5_DIS    (0x00000000)
#define GPIOC_APB_GPIOPUR_R_PUE6_DIS    (0x00000000)
#define GPIOC_APB_GPIOPUR_R_PUE7_DIS    (0x00000000)
#define GPIOC_APB_GPIOPUR_R_PUE0_EN     (0x00000001)
#define GPIOC_APB_GPIOPUR_R_PUE1_EN     (0x00000002)
#define GPIOC_APB_GPIOPUR_R_PUE2_EN     (0x00000004)
#define GPIOC_APB_GPIOPUR_R_PUE3_EN     (0x00000008)
#define GPIOC_APB_GPIOPUR_R_PUE4_EN     (0x00000010)
#define GPIOC_APB_GPIOPUR_R_PUE5_EN     (0x00000020)
#define GPIOC_APB_GPIOPUR_R_PUE6_EN     (0x00000040)
#define GPIOC_APB_GPIOPUR_R_PUE7_EN     (0x00000080)

#define GPIOC_APB_GPIOPUR_PUE_MASK      (0x00000001)
#define GPIOC_APB_GPIOPUR_PUE0_DIS      (0x00000000)
#define GPIOC_APB_GPIOPUR_PUE1_DIS      (0x00000000)
#define GPIOC_APB_GPIOPUR_PUE2_DIS      (0x00000000)
#define GPIOC_APB_GPIOPUR_PUE3_DIS      (0x00000000)
#define GPIOC_APB_GPIOPUR_PUE4_DIS      (0x00000000)
#define GPIOC_APB_GPIOPUR_PUE5_DIS      (0x00000000)
#define GPIOC_APB_GPIOPUR_PUE6_DIS      (0x00000000)
#define GPIOC_APB_GPIOPUR_PUE7_DIS      (0x00000000)
#define GPIOC_APB_GPIOPUR_PUE0_EN       (0x00000001)
#define GPIOC_APB_GPIOPUR_PUE1_EN       (0x00000001)
#define GPIOC_APB_GPIOPUR_PUE2_EN       (0x00000001)
#define GPIOC_APB_GPIOPUR_PUE3_EN       (0x00000001)
#define GPIOC_APB_GPIOPUR_PUE4_EN       (0x00000001)
#define GPIOC_APB_GPIOPUR_PUE5_EN       (0x00000001)
#define GPIOC_APB_GPIOPUR_PUE6_EN       (0x00000001)
#define GPIOC_APB_GPIOPUR_PUE7_EN       (0x00000001)
//--------

//--------
#define GPIOC_AHB_GPIOPUR_R_PUE_MASK    (0x000000FF)
#define GPIOC_AHB_GPIOPUR_R_PUE_BIT     (0)
#define GPIOC_AHB_GPIOPUR_R_PUE0_DIS    (0x00000000)
#define GPIOC_AHB_GPIOPUR_R_PUE1_DIS    (0x00000000)
#define GPIOC_AHB_GPIOPUR_R_PUE2_DIS    (0x00000000)
#define GPIOC_AHB_GPIOPUR_R_PUE3_DIS    (0x00000000)
#define GPIOC_AHB_GPIOPUR_R_PUE4_DIS    (0x00000000)
#define GPIOC_AHB_GPIOPUR_R_PUE5_DIS    (0x00000000)
#define GPIOC_AHB_GPIOPUR_R_PUE6_DIS    (0x00000000)
#define GPIOC_AHB_GPIOPUR_R_PUE7_DIS    (0x00000000)
#define GPIOC_AHB_GPIOPUR_R_PUE0_EN     (0x00000001)
#define GPIOC_AHB_GPIOPUR_R_PUE1_EN     (0x00000002)
#define GPIOC_AHB_GPIOPUR_R_PUE2_EN     (0x00000004)
#define GPIOC_AHB_GPIOPUR_R_PUE3_EN     (0x00000008)
#define GPIOC_AHB_GPIOPUR_R_PUE4_EN     (0x00000010)
#define GPIOC_AHB_GPIOPUR_R_PUE5_EN     (0x00000020)
#define GPIOC_AHB_GPIOPUR_R_PUE6_EN     (0x00000040)
#define GPIOC_AHB_GPIOPUR_R_PUE7_EN     (0x00000080)

#define GPIOC_AHB_GPIOPUR_PUE_MASK      (0x00000001)
#define GPIOC_AHB_GPIOPUR_PUE0_DIS      (0x00000000)
#define GPIOC_AHB_GPIOPUR_PUE1_DIS      (0x00000000)
#define GPIOC_AHB_GPIOPUR_PUE2_DIS      (0x00000000)
#define GPIOC_AHB_GPIOPUR_PUE3_DIS      (0x00000000)
#define GPIOC_AHB_GPIOPUR_PUE4_DIS      (0x00000000)
#define GPIOC_AHB_GPIOPUR_PUE5_DIS      (0x00000000)
#define GPIOC_AHB_GPIOPUR_PUE6_DIS      (0x00000000)
#define GPIOC_AHB_GPIOPUR_PUE7_DIS      (0x00000000)
#define GPIOC_AHB_GPIOPUR_PUE0_EN       (0x00000001)
#define GPIOC_AHB_GPIOPUR_PUE1_EN       (0x00000001)
#define GPIOC_AHB_GPIOPUR_PUE2_EN       (0x00000001)
#define GPIOC_AHB_GPIOPUR_PUE3_EN       (0x00000001)
#define GPIOC_AHB_GPIOPUR_PUE4_EN       (0x00000001)
#define GPIOC_AHB_GPIOPUR_PUE5_EN       (0x00000001)
#define GPIOC_AHB_GPIOPUR_PUE6_EN       (0x00000001)
#define GPIOC_AHB_GPIOPUR_PUE7_EN       (0x00000001)
//--------

#define GPIOC_AHB_GPIOPUR_PUE0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIOPUR_OFFSET)*32)+(0*4))))
#define GPIOC_AHB_GPIOPUR_PUE1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIOPUR_OFFSET)*32)+(1*4))))
#define GPIOC_AHB_GPIOPUR_PUE2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIOPUR_OFFSET)*32)+(2*4))))
#define GPIOC_AHB_GPIOPUR_PUE3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIOPUR_OFFSET)*32)+(3*4))))
#define GPIOC_AHB_GPIOPUR_PUE4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIOPUR_OFFSET)*32)+(4*4))))
#define GPIOC_AHB_GPIOPUR_PUE5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIOPUR_OFFSET)*32)+(5*4))))
#define GPIOC_AHB_GPIOPUR_PUE6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIOPUR_OFFSET)*32)+(6*4))))
#define GPIOC_AHB_GPIOPUR_PUE7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIOPUR_OFFSET)*32)+(7*4))))

#define GPIOC_APB_GPIOPUR_PUE0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIOPUR_OFFSET)*32)+(0*4))))
#define GPIOC_APB_GPIOPUR_PUE1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIOPUR_OFFSET)*32)+(1*4))))
#define GPIOC_APB_GPIOPUR_PUE2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIOPUR_OFFSET)*32)+(2*4))))
#define GPIOC_APB_GPIOPUR_PUE3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIOPUR_OFFSET)*32)+(3*4))))
#define GPIOC_APB_GPIOPUR_PUE4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIOPUR_OFFSET)*32)+(4*4))))
#define GPIOC_APB_GPIOPUR_PUE5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIOPUR_OFFSET)*32)+(5*4))))
#define GPIOC_APB_GPIOPUR_PUE6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIOPUR_OFFSET)*32)+(6*4))))
#define GPIOC_APB_GPIOPUR_PUE7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIOPUR_OFFSET)*32)+(7*4))))

////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 2.16 GPIOPDR ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOC_APB_GPIOPDR            (((GPIOPDR_TypeDef*)(GPIOC_APB_BASE+GPIO_APB_GPIOPDR_OFFSET )))
#define GPIOC_APB_GPIOPDR_R          (*((volatile uint32_t *)(GPIOC_APB_BASE+GPIO_APB_GPIOPDR_OFFSET )))

#define GPIOC_AHB_GPIOPDR            (((GPIOPDR_TypeDef*)(GPIOC_AHB_BASE+GPIO_AHB_GPIOPDR_OFFSET )))
#define GPIOC_AHB_GPIOPDR_R          (*((volatile uint32_t *)(GPIOC_AHB_BASE+GPIO_AHB_GPIOPDR_OFFSET )))

//--------
#define GPIOC_APB_GPIOPDR_R_PDE_MASK    (0x000000FF)
#define GPIOC_APB_GPIOPDR_R_PDE_BIT     (0)
#define GPIOC_APB_GPIOPDR_R_PDE0_DIS    (0x00000000)
#define GPIOC_APB_GPIOPDR_R_PDE1_DIS    (0x00000000)
#define GPIOC_APB_GPIOPDR_R_PDE2_DIS    (0x00000000)
#define GPIOC_APB_GPIOPDR_R_PDE3_DIS    (0x00000000)
#define GPIOC_APB_GPIOPDR_R_PDE4_DIS    (0x00000000)
#define GPIOC_APB_GPIOPDR_R_PDE5_DIS    (0x00000000)
#define GPIOC_APB_GPIOPDR_R_PDE6_DIS    (0x00000000)
#define GPIOC_APB_GPIOPDR_R_PDE7_DIS    (0x00000000)
#define GPIOC_APB_GPIOPDR_R_PDE0_EN     (0x00000001)
#define GPIOC_APB_GPIOPDR_R_PDE1_EN     (0x00000002)
#define GPIOC_APB_GPIOPDR_R_PDE2_EN     (0x00000004)
#define GPIOC_APB_GPIOPDR_R_PDE3_EN     (0x00000008)
#define GPIOC_APB_GPIOPDR_R_PDE4_EN     (0x00000010)
#define GPIOC_APB_GPIOPDR_R_PDE5_EN     (0x00000020)
#define GPIOC_APB_GPIOPDR_R_PDE6_EN     (0x00000040)
#define GPIOC_APB_GPIOPDR_R_PDE7_EN     (0x00000080)

#define GPIOC_APB_GPIOPDR_PDE_MASK      (0x00000001)
#define GPIOC_APB_GPIOPDR_PDE0_DIS      (0x00000000)
#define GPIOC_APB_GPIOPDR_PDE1_DIS      (0x00000000)
#define GPIOC_APB_GPIOPDR_PDE2_DIS      (0x00000000)
#define GPIOC_APB_GPIOPDR_PDE3_DIS      (0x00000000)
#define GPIOC_APB_GPIOPDR_PDE4_DIS      (0x00000000)
#define GPIOC_APB_GPIOPDR_PDE5_DIS      (0x00000000)
#define GPIOC_APB_GPIOPDR_PDE6_DIS      (0x00000000)
#define GPIOC_APB_GPIOPDR_PDE7_DIS      (0x00000000)
#define GPIOC_APB_GPIOPDR_PDE0_EN       (0x00000001)
#define GPIOC_APB_GPIOPDR_PDE1_EN       (0x00000001)
#define GPIOC_APB_GPIOPDR_PDE2_EN       (0x00000001)
#define GPIOC_APB_GPIOPDR_PDE3_EN       (0x00000001)
#define GPIOC_APB_GPIOPDR_PDE4_EN       (0x00000001)
#define GPIOC_APB_GPIOPDR_PDE5_EN       (0x00000001)
#define GPIOC_APB_GPIOPDR_PDE6_EN       (0x00000001)
#define GPIOC_APB_GPIOPDR_PDE7_EN       (0x00000001)
//--------

//--------
#define GPIOC_AHB_GPIOPDR_R_PDE_MASK    (0x000000FF)
#define GPIOC_AHB_GPIOPDR_R_PDE_BIT     (0)
#define GPIOC_AHB_GPIOPDR_R_PDE0_DIS    (0x00000000)
#define GPIOC_AHB_GPIOPDR_R_PDE1_DIS    (0x00000000)
#define GPIOC_AHB_GPIOPDR_R_PDE2_DIS    (0x00000000)
#define GPIOC_AHB_GPIOPDR_R_PDE3_DIS    (0x00000000)
#define GPIOC_AHB_GPIOPDR_R_PDE4_DIS    (0x00000000)
#define GPIOC_AHB_GPIOPDR_R_PDE5_DIS    (0x00000000)
#define GPIOC_AHB_GPIOPDR_R_PDE6_DIS    (0x00000000)
#define GPIOC_AHB_GPIOPDR_R_PDE7_DIS    (0x00000000)
#define GPIOC_AHB_GPIOPDR_R_PDE0_EN     (0x00000001)
#define GPIOC_AHB_GPIOPDR_R_PDE1_EN     (0x00000002)
#define GPIOC_AHB_GPIOPDR_R_PDE2_EN     (0x00000004)
#define GPIOC_AHB_GPIOPDR_R_PDE3_EN     (0x00000008)
#define GPIOC_AHB_GPIOPDR_R_PDE4_EN     (0x00000010)
#define GPIOC_AHB_GPIOPDR_R_PDE5_EN     (0x00000020)
#define GPIOC_AHB_GPIOPDR_R_PDE6_EN     (0x00000040)
#define GPIOC_AHB_GPIOPDR_R_PDE7_EN     (0x00000080)

#define GPIOC_AHB_GPIOPDR_PDE_MASK      (0x00000001)
#define GPIOC_AHB_GPIOPDR_PDE0_DIS      (0x00000000)
#define GPIOC_AHB_GPIOPDR_PDE1_DIS      (0x00000000)
#define GPIOC_AHB_GPIOPDR_PDE2_DIS      (0x00000000)
#define GPIOC_AHB_GPIOPDR_PDE3_DIS      (0x00000000)
#define GPIOC_AHB_GPIOPDR_PDE4_DIS      (0x00000000)
#define GPIOC_AHB_GPIOPDR_PDE5_DIS      (0x00000000)
#define GPIOC_AHB_GPIOPDR_PDE6_DIS      (0x00000000)
#define GPIOC_AHB_GPIOPDR_PDE7_DIS      (0x00000000)
#define GPIOC_AHB_GPIOPDR_PDE0_EN       (0x00000001)
#define GPIOC_AHB_GPIOPDR_PDE1_EN       (0x00000001)
#define GPIOC_AHB_GPIOPDR_PDE2_EN       (0x00000001)
#define GPIOC_AHB_GPIOPDR_PDE3_EN       (0x00000001)
#define GPIOC_AHB_GPIOPDR_PDE4_EN       (0x00000001)
#define GPIOC_AHB_GPIOPDR_PDE5_EN       (0x00000001)
#define GPIOC_AHB_GPIOPDR_PDE6_EN       (0x00000001)
#define GPIOC_AHB_GPIOPDR_PDE7_EN       (0x00000001)
//--------

#define GPIOC_AHB_GPIOPDR_PDE0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIOPDR_OFFSET)*32)+(0*4))))
#define GPIOC_AHB_GPIOPDR_PDE1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIOPDR_OFFSET)*32)+(1*4))))
#define GPIOC_AHB_GPIOPDR_PDE2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIOPDR_OFFSET)*32)+(2*4))))
#define GPIOC_AHB_GPIOPDR_PDE3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIOPDR_OFFSET)*32)+(3*4))))
#define GPIOC_AHB_GPIOPDR_PDE4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIOPDR_OFFSET)*32)+(4*4))))
#define GPIOC_AHB_GPIOPDR_PDE5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIOPDR_OFFSET)*32)+(5*4))))
#define GPIOC_AHB_GPIOPDR_PDE6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIOPDR_OFFSET)*32)+(6*4))))
#define GPIOC_AHB_GPIOPDR_PDE7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIOPDR_OFFSET)*32)+(7*4))))

#define GPIOC_APB_GPIOPDR_PDE0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIOPDR_OFFSET)*32)+(0*4))))
#define GPIOC_APB_GPIOPDR_PDE1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIOPDR_OFFSET)*32)+(1*4))))
#define GPIOC_APB_GPIOPDR_PDE2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIOPDR_OFFSET)*32)+(2*4))))
#define GPIOC_APB_GPIOPDR_PDE3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIOPDR_OFFSET)*32)+(3*4))))
#define GPIOC_APB_GPIOPDR_PDE4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIOPDR_OFFSET)*32)+(4*4))))
#define GPIOC_APB_GPIOPDR_PDE5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIOPDR_OFFSET)*32)+(5*4))))
#define GPIOC_APB_GPIOPDR_PDE6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIOPDR_OFFSET)*32)+(6*4))))
#define GPIOC_APB_GPIOPDR_PDE7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIOPDR_OFFSET)*32)+(7*4))))

////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 2.17 GPIOSLR ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOC_APB_GPIOSLR            (((GPIOSLR_TypeDef*)(GPIOC_APB_BASE+GPIO_APB_GPIOSLR_OFFSET )))
#define GPIOC_APB_GPIOSLR_R          (*((volatile uint32_t *)(GPIOC_APB_BASE+GPIO_APB_GPIOSLR_OFFSET )))

#define GPIOC_AHB_GPIOSLR            (((GPIOSLR_TypeDef*)(GPIOC_AHB_BASE+GPIO_AHB_GPIOSLR_OFFSET )))
#define GPIOC_AHB_GPIOSLR_R          (*((volatile uint32_t *)(GPIOC_AHB_BASE+GPIO_AHB_GPIOSLR_OFFSET )))

//--------
#define GPIOC_APB_GPIOSLR_R_SRL_MASK    (0x000000FF)
#define GPIOC_APB_GPIOSLR_R_SRL_BIT     (0)
#define GPIOC_APB_GPIOSLR_R_SRL0_DIS    (0x00000000)
#define GPIOC_APB_GPIOSLR_R_SRL1_DIS    (0x00000000)
#define GPIOC_APB_GPIOSLR_R_SRL2_DIS    (0x00000000)
#define GPIOC_APB_GPIOSLR_R_SRL3_DIS    (0x00000000)
#define GPIOC_APB_GPIOSLR_R_SRL4_DIS    (0x00000000)
#define GPIOC_APB_GPIOSLR_R_SRL5_DIS    (0x00000000)
#define GPIOC_APB_GPIOSLR_R_SRL6_DIS    (0x00000000)
#define GPIOC_APB_GPIOSLR_R_SRL7_DIS    (0x00000000)
#define GPIOC_APB_GPIOSLR_R_SRL0_EN     (0x00000001)
#define GPIOC_APB_GPIOSLR_R_SRL1_EN     (0x00000002)
#define GPIOC_APB_GPIOSLR_R_SRL2_EN     (0x00000004)
#define GPIOC_APB_GPIOSLR_R_SRL3_EN     (0x00000008)
#define GPIOC_APB_GPIOSLR_R_SRL4_EN     (0x00000010)
#define GPIOC_APB_GPIOSLR_R_SRL5_EN     (0x00000020)
#define GPIOC_APB_GPIOSLR_R_SRL6_EN     (0x00000040)
#define GPIOC_APB_GPIOSLR_R_SRL7_EN     (0x00000080)

#define GPIOC_APB_GPIOSLR_SRL_MASK      (0x00000001)
#define GPIOC_APB_GPIOSLR_SRL0_DIS      (0x00000000)
#define GPIOC_APB_GPIOSLR_SRL1_DIS      (0x00000000)
#define GPIOC_APB_GPIOSLR_SRL2_DIS      (0x00000000)
#define GPIOC_APB_GPIOSLR_SRL3_DIS      (0x00000000)
#define GPIOC_APB_GPIOSLR_SRL4_DIS      (0x00000000)
#define GPIOC_APB_GPIOSLR_SRL5_DIS      (0x00000000)
#define GPIOC_APB_GPIOSLR_SRL6_DIS      (0x00000000)
#define GPIOC_APB_GPIOSLR_SRL7_DIS      (0x00000000)
#define GPIOC_APB_GPIOSLR_SRL0_EN       (0x00000001)
#define GPIOC_APB_GPIOSLR_SRL1_EN       (0x00000001)
#define GPIOC_APB_GPIOSLR_SRL2_EN       (0x00000001)
#define GPIOC_APB_GPIOSLR_SRL3_EN       (0x00000001)
#define GPIOC_APB_GPIOSLR_SRL4_EN       (0x00000001)
#define GPIOC_APB_GPIOSLR_SRL5_EN       (0x00000001)
#define GPIOC_APB_GPIOSLR_SRL6_EN       (0x00000001)
#define GPIOC_APB_GPIOSLR_SRL7_EN       (0x00000001)
//--------

//--------
#define GPIOC_AHB_GPIOSLR_R_SRL_MASK    (0x000000FF)
#define GPIOC_AHB_GPIOSLR_R_SRL_BIT     (0)
#define GPIOC_AHB_GPIOSLR_R_SRL0_DIS    (0x00000000)
#define GPIOC_AHB_GPIOSLR_R_SRL1_DIS    (0x00000000)
#define GPIOC_AHB_GPIOSLR_R_SRL2_DIS    (0x00000000)
#define GPIOC_AHB_GPIOSLR_R_SRL3_DIS    (0x00000000)
#define GPIOC_AHB_GPIOSLR_R_SRL4_DIS    (0x00000000)
#define GPIOC_AHB_GPIOSLR_R_SRL5_DIS    (0x00000000)
#define GPIOC_AHB_GPIOSLR_R_SRL6_DIS    (0x00000000)
#define GPIOC_AHB_GPIOSLR_R_SRL7_DIS    (0x00000000)
#define GPIOC_AHB_GPIOSLR_R_SRL0_EN     (0x00000001)
#define GPIOC_AHB_GPIOSLR_R_SRL1_EN     (0x00000002)
#define GPIOC_AHB_GPIOSLR_R_SRL2_EN     (0x00000004)
#define GPIOC_AHB_GPIOSLR_R_SRL3_EN     (0x00000008)
#define GPIOC_AHB_GPIOSLR_R_SRL4_EN     (0x00000010)
#define GPIOC_AHB_GPIOSLR_R_SRL5_EN     (0x00000020)
#define GPIOC_AHB_GPIOSLR_R_SRL6_EN     (0x00000040)
#define GPIOC_AHB_GPIOSLR_R_SRL7_EN     (0x00000080)

#define GPIOC_AHB_GPIOSLR_SRL_MASK      (0x00000001)
#define GPIOC_AHB_GPIOSLR_SRL0_DIS      (0x00000000)
#define GPIOC_AHB_GPIOSLR_SRL1_DIS      (0x00000000)
#define GPIOC_AHB_GPIOSLR_SRL2_DIS      (0x00000000)
#define GPIOC_AHB_GPIOSLR_SRL3_DIS      (0x00000000)
#define GPIOC_AHB_GPIOSLR_SRL4_DIS      (0x00000000)
#define GPIOC_AHB_GPIOSLR_SRL5_DIS      (0x00000000)
#define GPIOC_AHB_GPIOSLR_SRL6_DIS      (0x00000000)
#define GPIOC_AHB_GPIOSLR_SRL7_DIS      (0x00000000)
#define GPIOC_AHB_GPIOSLR_SRL0_EN       (0x00000001)
#define GPIOC_AHB_GPIOSLR_SRL1_EN       (0x00000001)
#define GPIOC_AHB_GPIOSLR_SRL2_EN       (0x00000001)
#define GPIOC_AHB_GPIOSLR_SRL3_EN       (0x00000001)
#define GPIOC_AHB_GPIOSLR_SRL4_EN       (0x00000001)
#define GPIOC_AHB_GPIOSLR_SRL5_EN       (0x00000001)
#define GPIOC_AHB_GPIOSLR_SRL6_EN       (0x00000001)
#define GPIOC_AHB_GPIOSLR_SRL7_EN       (0x00000001)
//--------

#define GPIOC_AHB_GPIOSLR_SRL0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIOSLR_OFFSET)*32)+(0*4))))
#define GPIOC_AHB_GPIOSLR_SRL1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIOSLR_OFFSET)*32)+(1*4))))
#define GPIOC_AHB_GPIOSLR_SRL2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIOSLR_OFFSET)*32)+(2*4))))
#define GPIOC_AHB_GPIOSLR_SRL3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIOSLR_OFFSET)*32)+(3*4))))
#define GPIOC_AHB_GPIOSLR_SRL4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIOSLR_OFFSET)*32)+(4*4))))
#define GPIOC_AHB_GPIOSLR_SRL5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIOSLR_OFFSET)*32)+(5*4))))
#define GPIOC_AHB_GPIOSLR_SRL6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIOSLR_OFFSET)*32)+(6*4))))
#define GPIOC_AHB_GPIOSLR_SRL7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIOSLR_OFFSET)*32)+(7*4))))

#define GPIOC_APB_GPIOSLR_SRL0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIOSLR_OFFSET)*32)+(0*4))))
#define GPIOC_APB_GPIOSLR_SRL1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIOSLR_OFFSET)*32)+(1*4))))
#define GPIOC_APB_GPIOSLR_SRL2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIOSLR_OFFSET)*32)+(2*4))))
#define GPIOC_APB_GPIOSLR_SRL3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIOSLR_OFFSET)*32)+(3*4))))
#define GPIOC_APB_GPIOSLR_SRL4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIOSLR_OFFSET)*32)+(4*4))))
#define GPIOC_APB_GPIOSLR_SRL5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIOSLR_OFFSET)*32)+(5*4))))
#define GPIOC_APB_GPIOSLR_SRL6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIOSLR_OFFSET)*32)+(6*4))))
#define GPIOC_APB_GPIOSLR_SRL7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIOSLR_OFFSET)*32)+(7*4))))

////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 2.18 GPIODEN ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOC_APB_GPIODEN            (((GPIODEN_TypeDef*)(GPIOC_APB_BASE+GPIO_APB_GPIODEN_OFFSET )))
#define GPIOC_APB_GPIODEN_R          (*((volatile uint32_t *)(GPIOC_APB_BASE+GPIO_APB_GPIODEN_OFFSET )))

#define GPIOC_AHB_GPIODEN            (((GPIODEN_TypeDef*)(GPIOC_AHB_BASE+GPIO_AHB_GPIODEN_OFFSET )))
#define GPIOC_AHB_GPIODEN_R          (*((volatile uint32_t *)(GPIOC_AHB_BASE+GPIO_AHB_GPIODEN_OFFSET )))


//--------
#define GPIOC_APB_GPIODEN_R_DEN_MASK    (0x000000FF)
#define GPIOC_APB_GPIODEN_R_DEN_BIT     (0)
#define GPIOC_APB_GPIODEN_R_DEN0_DIS    (0x00000000)
#define GPIOC_APB_GPIODEN_R_DEN1_DIS    (0x00000000)
#define GPIOC_APB_GPIODEN_R_DEN2_DIS    (0x00000000)
#define GPIOC_APB_GPIODEN_R_DEN3_DIS    (0x00000000)
#define GPIOC_APB_GPIODEN_R_DEN4_DIS    (0x00000000)
#define GPIOC_APB_GPIODEN_R_DEN5_DIS    (0x00000000)
#define GPIOC_APB_GPIODEN_R_DEN6_DIS    (0x00000000)
#define GPIOC_APB_GPIODEN_R_DEN7_DIS    (0x00000000)
#define GPIOC_APB_GPIODEN_R_DEN0_EN     (0x00000001)
#define GPIOC_APB_GPIODEN_R_DEN1_EN     (0x00000002)
#define GPIOC_APB_GPIODEN_R_DEN2_EN     (0x00000004)
#define GPIOC_APB_GPIODEN_R_DEN3_EN     (0x00000008)
#define GPIOC_APB_GPIODEN_R_DEN4_EN     (0x00000010)
#define GPIOC_APB_GPIODEN_R_DEN5_EN     (0x00000020)
#define GPIOC_APB_GPIODEN_R_DEN6_EN     (0x00000040)
#define GPIOC_APB_GPIODEN_R_DEN7_EN     (0x00000080)

#define GPIOC_APB_GPIODEN_DEN_MASK      (0x00000001)
#define GPIOC_APB_GPIODEN_DEN0_DIS      (0x00000000)
#define GPIOC_APB_GPIODEN_DEN1_DIS      (0x00000000)
#define GPIOC_APB_GPIODEN_DEN2_DIS      (0x00000000)
#define GPIOC_APB_GPIODEN_DEN3_DIS      (0x00000000)
#define GPIOC_APB_GPIODEN_DEN4_DIS      (0x00000000)
#define GPIOC_APB_GPIODEN_DEN5_DIS      (0x00000000)
#define GPIOC_APB_GPIODEN_DEN6_DIS      (0x00000000)
#define GPIOC_APB_GPIODEN_DEN7_DIS      (0x00000000)
#define GPIOC_APB_GPIODEN_DEN0_EN       (0x00000001)
#define GPIOC_APB_GPIODEN_DEN1_EN       (0x00000001)
#define GPIOC_APB_GPIODEN_DEN2_EN       (0x00000001)
#define GPIOC_APB_GPIODEN_DEN3_EN       (0x00000001)
#define GPIOC_APB_GPIODEN_DEN4_EN       (0x00000001)
#define GPIOC_APB_GPIODEN_DEN5_EN       (0x00000001)
#define GPIOC_APB_GPIODEN_DEN6_EN       (0x00000001)
#define GPIOC_APB_GPIODEN_DEN7_EN       (0x00000001)
//--------

//--------
#define GPIOC_AHB_GPIODEN_R_DEN_MASK    (0x000000FF)
#define GPIOC_AHB_GPIODEN_R_DEN_BIT     (0)
#define GPIOC_AHB_GPIODEN_R_DEN0_DIS    (0x00000000)
#define GPIOC_AHB_GPIODEN_R_DEN1_DIS    (0x00000000)
#define GPIOC_AHB_GPIODEN_R_DEN2_DIS    (0x00000000)
#define GPIOC_AHB_GPIODEN_R_DEN3_DIS    (0x00000000)
#define GPIOC_AHB_GPIODEN_R_DEN4_DIS    (0x00000000)
#define GPIOC_AHB_GPIODEN_R_DEN5_DIS    (0x00000000)
#define GPIOC_AHB_GPIODEN_R_DEN6_DIS    (0x00000000)
#define GPIOC_AHB_GPIODEN_R_DEN7_DIS    (0x00000000)
#define GPIOC_AHB_GPIODEN_R_DEN0_EN     (0x00000001)
#define GPIOC_AHB_GPIODEN_R_DEN1_EN     (0x00000002)
#define GPIOC_AHB_GPIODEN_R_DEN2_EN     (0x00000004)
#define GPIOC_AHB_GPIODEN_R_DEN3_EN     (0x00000008)
#define GPIOC_AHB_GPIODEN_R_DEN4_EN     (0x00000010)
#define GPIOC_AHB_GPIODEN_R_DEN5_EN     (0x00000020)
#define GPIOC_AHB_GPIODEN_R_DEN6_EN     (0x00000040)
#define GPIOC_AHB_GPIODEN_R_DEN7_EN     (0x00000080)

#define GPIOC_AHB_GPIODEN_DEN_MASK      (0x00000001)
#define GPIOC_AHB_GPIODEN_DEN0_DIS      (0x00000000)
#define GPIOC_AHB_GPIODEN_DEN1_DIS      (0x00000000)
#define GPIOC_AHB_GPIODEN_DEN2_DIS      (0x00000000)
#define GPIOC_AHB_GPIODEN_DEN3_DIS      (0x00000000)
#define GPIOC_AHB_GPIODEN_DEN4_DIS      (0x00000000)
#define GPIOC_AHB_GPIODEN_DEN5_DIS      (0x00000000)
#define GPIOC_AHB_GPIODEN_DEN6_DIS      (0x00000000)
#define GPIOC_AHB_GPIODEN_DEN7_DIS      (0x00000000)
#define GPIOC_AHB_GPIODEN_DEN0_EN       (0x00000001)
#define GPIOC_AHB_GPIODEN_DEN1_EN       (0x00000001)
#define GPIOC_AHB_GPIODEN_DEN2_EN       (0x00000001)
#define GPIOC_AHB_GPIODEN_DEN3_EN       (0x00000001)
#define GPIOC_AHB_GPIODEN_DEN4_EN       (0x00000001)
#define GPIOC_AHB_GPIODEN_DEN5_EN       (0x00000001)
#define GPIOC_AHB_GPIODEN_DEN6_EN       (0x00000001)
#define GPIOC_AHB_GPIODEN_DEN7_EN       (0x00000001)
//--------

#define GPIOC_AHB_GPIODEN_DEN0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIODEN_OFFSET)*32)+(0*4))))
#define GPIOC_AHB_GPIODEN_DEN1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIODEN_OFFSET)*32)+(1*4))))
#define GPIOC_AHB_GPIODEN_DEN2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIODEN_OFFSET)*32)+(2*4))))
#define GPIOC_AHB_GPIODEN_DEN3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIODEN_OFFSET)*32)+(3*4))))
#define GPIOC_AHB_GPIODEN_DEN4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIODEN_OFFSET)*32)+(4*4))))
#define GPIOC_AHB_GPIODEN_DEN5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIODEN_OFFSET)*32)+(5*4))))
#define GPIOC_AHB_GPIODEN_DEN6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIODEN_OFFSET)*32)+(6*4))))
#define GPIOC_AHB_GPIODEN_DEN7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIODEN_OFFSET)*32)+(7*4))))

#define GPIOC_APB_GPIODEN_DEN0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIODEN_OFFSET)*32)+(0*4))))
#define GPIOC_APB_GPIODEN_DEN1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIODEN_OFFSET)*32)+(1*4))))
#define GPIOC_APB_GPIODEN_DEN2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIODEN_OFFSET)*32)+(2*4))))
#define GPIOC_APB_GPIODEN_DEN3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIODEN_OFFSET)*32)+(3*4))))
#define GPIOC_APB_GPIODEN_DEN4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIODEN_OFFSET)*32)+(4*4))))
#define GPIOC_APB_GPIODEN_DEN5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIODEN_OFFSET)*32)+(5*4))))
#define GPIOC_APB_GPIODEN_DEN6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIODEN_OFFSET)*32)+(6*4))))
#define GPIOC_APB_GPIODEN_DEN7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIODEN_OFFSET)*32)+(7*4))))

////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 2.19 GPIOLOCK ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOC_APB_GPIOLOCK            (((GPIOLOCK_TypeDef*)(GPIOC_APB_BASE+GPIO_APB_GPIOLOCK_OFFSET )))
#define GPIOC_APB_GPIOLOCK_R          (*((volatile uint32_t *)(GPIOC_APB_BASE+GPIO_APB_GPIOLOCK_OFFSET )))

#define GPIOC_AHB_GPIOLOCK            (((GPIOLOCK_TypeDef*)(GPIOC_AHB_BASE+GPIO_AHB_GPIOLOCK_OFFSET )))
#define GPIOC_AHB_GPIOLOCK_R          (*((volatile uint32_t *)(GPIOC_AHB_BASE+GPIO_AHB_GPIOLOCK_OFFSET )))

//--------
#define GPIOC_APB_GPIOLOCK_R_LOCK_MASK     (0xFFFFFFFF)
#define GPIOC_APB_GPIOLOCK_R_LOCK_BIT      (0)
#define GPIOC_APB_GPIOLOCK_R_LOCK_KEY      (0x4C4F434B)
#define GPIOC_APB_GPIOLOCK_R_LOCK_UNLOCK   (0x00000000)
#define GPIOC_APB_GPIOLOCK_R_LOCK_LOCK     (0x00000001)

#define GPIOC_APB_GPIOLOCK_LOCK_MASK       (0xFFFFFFFF)
#define GPIOC_APB_GPIOLOCK_LOCK_KEY        (0x4C4F434B)
#define GPIOC_APB_GPIOLOCK_LOCK_UNLOCK     (0x00000000)
#define GPIOC_APB_GPIOLOCK_LOCK_LOCK       (0x00000001)
//--------

//--------
#define GPIOC_AHB_GPIOLOCK_R_LOCK_MASK     (0xFFFFFFFF)
#define GPIOC_AHB_GPIOLOCK_R_LOCK_BIT      (0)
#define GPIOC_AHB_GPIOLOCK_R_LOCK_KEY      (0x4C4F434B)
#define GPIOC_AHB_GPIOLOCK_R_LOCK_UNLOCK   (0x00000000)
#define GPIOC_AHB_GPIOLOCK_R_LOCK_LOCK     (0x00000001)

#define GPIOC_AHB_GPIOLOCK_LOCK_MASK       (0xFFFFFFFF)
#define GPIOC_AHB_GPIOLOCK_LOCK_KEY        (0x4C4F434B)
#define GPIOC_AHB_GPIOLOCK_LOCK_UNLOCK     (0x00000000)
#define GPIOC_AHB_GPIOLOCK_LOCK_LOCK       (0x00000001)
//--------

////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 2.20 GPIOCR ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOC_APB_GPIOCR            (((GPIOCR_TypeDef*)(GPIOC_APB_BASE+GPIO_APB_GPIOCR_OFFSET )))
#define GPIOC_APB_GPIOCR_R          (*((volatile uint32_t *)(GPIOC_APB_BASE+GPIO_APB_GPIOCR_OFFSET )))

#define GPIOC_AHB_GPIOCR            (((GPIOCR_TypeDef*)(GPIOC_AHB_BASE+GPIO_AHB_GPIOCR_OFFSET )))
#define GPIOC_AHB_GPIOCR_R          (*((volatile uint32_t *)(GPIOC_AHB_BASE+GPIO_AHB_GPIOCR_OFFSET )))


//--------
#define GPIOC_APB_GPIOCR_R_CR_MASK      (0x000000FF)
#define GPIOC_APB_GPIOCR_R_CR_BIT       (0)
#define GPIOC_APB_GPIOCR_R_CR0_DIS      (0x00000000)
#define GPIOC_APB_GPIOCR_R_CR1_DIS      (0x00000000)
#define GPIOC_APB_GPIOCR_R_CR2_DIS      (0x00000000)
#define GPIOC_APB_GPIOCR_R_CR3_DIS      (0x00000000)
#define GPIOC_APB_GPIOCR_R_CR4_DIS      (0x00000000)
#define GPIOC_APB_GPIOCR_R_CR5_DIS      (0x00000000)
#define GPIOC_APB_GPIOCR_R_CR6_DIS      (0x00000000)
#define GPIOC_APB_GPIOCR_R_CR7_DIS      (0x00000000)
#define GPIOC_APB_GPIOCR_R_CR0_EN       (0x00000001)
#define GPIOC_APB_GPIOCR_R_CR1_EN       (0x00000002)
#define GPIOC_APB_GPIOCR_R_CR2_EN       (0x00000004)
#define GPIOC_APB_GPIOCR_R_CR3_EN       (0x00000008)
#define GPIOC_APB_GPIOCR_R_CR4_EN       (0x00000010)
#define GPIOC_APB_GPIOCR_R_CR5_EN       (0x00000020)
#define GPIOC_APB_GPIOCR_R_CR6_EN       (0x00000040)
#define GPIOC_APB_GPIOCR_R_CR7_EN       (0x00000080)

#define GPIOC_APB_GPIOCR_CR_MASK        (0x00000001)
#define GPIOC_APB_GPIOCR_CR0_DIS        (0x00000000)
#define GPIOC_APB_GPIOCR_CR1_DIS        (0x00000000)
#define GPIOC_APB_GPIOCR_CR2_DIS        (0x00000000)
#define GPIOC_APB_GPIOCR_CR3_DIS        (0x00000000)
#define GPIOC_APB_GPIOCR_CR4_DIS        (0x00000000)
#define GPIOC_APB_GPIOCR_CR5_DIS        (0x00000000)
#define GPIOC_APB_GPIOCR_CR6_DIS        (0x00000000)
#define GPIOC_APB_GPIOCR_CR7_DIS        (0x00000000)
#define GPIOC_APB_GPIOCR_CR0_EN         (0x00000001)
#define GPIOC_APB_GPIOCR_CR1_EN         (0x00000001)
#define GPIOC_APB_GPIOCR_CR2_EN         (0x00000001)
#define GPIOC_APB_GPIOCR_CR3_EN         (0x00000001)
#define GPIOC_APB_GPIOCR_CR4_EN         (0x00000001)
#define GPIOC_APB_GPIOCR_CR5_EN         (0x00000001)
#define GPIOC_APB_GPIOCR_CR6_EN         (0x00000001)
#define GPIOC_APB_GPIOCR_CR7_EN         (0x00000001)
//--------

//--------
#define GPIOC_AHB_GPIOCR_R_CR_MASK      (0x000000FF)
#define GPIOC_AHB_GPIOCR_R_CR_BIT       (0)
#define GPIOC_AHB_GPIOCR_R_CR0_DIS      (0x00000000)
#define GPIOC_AHB_GPIOCR_R_CR1_DIS      (0x00000000)
#define GPIOC_AHB_GPIOCR_R_CR2_DIS      (0x00000000)
#define GPIOC_AHB_GPIOCR_R_CR3_DIS      (0x00000000)
#define GPIOC_AHB_GPIOCR_R_CR4_DIS      (0x00000000)
#define GPIOC_AHB_GPIOCR_R_CR5_DIS      (0x00000000)
#define GPIOC_AHB_GPIOCR_R_CR6_DIS      (0x00000000)
#define GPIOC_AHB_GPIOCR_R_CR7_DIS      (0x00000000)
#define GPIOC_AHB_GPIOCR_R_CR0_EN       (0x00000001)
#define GPIOC_AHB_GPIOCR_R_CR1_EN       (0x00000002)
#define GPIOC_AHB_GPIOCR_R_CR2_EN       (0x00000004)
#define GPIOC_AHB_GPIOCR_R_CR3_EN       (0x00000008)
#define GPIOC_AHB_GPIOCR_R_CR4_EN       (0x00000010)
#define GPIOC_AHB_GPIOCR_R_CR5_EN       (0x00000020)
#define GPIOC_AHB_GPIOCR_R_CR6_EN       (0x00000040)
#define GPIOC_AHB_GPIOCR_R_CR7_EN       (0x00000080)

#define GPIOC_AHB_GPIOCR_CR_MASK        (0x00000001)
#define GPIOC_AHB_GPIOCR_CR0_DIS        (0x00000000)
#define GPIOC_AHB_GPIOCR_CR1_DIS        (0x00000000)
#define GPIOC_AHB_GPIOCR_CR2_DIS        (0x00000000)
#define GPIOC_AHB_GPIOCR_CR3_DIS        (0x00000000)
#define GPIOC_AHB_GPIOCR_CR4_DIS        (0x00000000)
#define GPIOC_AHB_GPIOCR_CR5_DIS        (0x00000000)
#define GPIOC_AHB_GPIOCR_CR6_DIS        (0x00000000)
#define GPIOC_AHB_GPIOCR_CR7_DIS        (0x00000000)
#define GPIOC_AHB_GPIOCR_CR0_EN         (0x00000001)
#define GPIOC_AHB_GPIOCR_CR1_EN         (0x00000001)
#define GPIOC_AHB_GPIOCR_CR2_EN         (0x00000001)
#define GPIOC_AHB_GPIOCR_CR3_EN         (0x00000001)
#define GPIOC_AHB_GPIOCR_CR4_EN         (0x00000001)
#define GPIOC_AHB_GPIOCR_CR5_EN         (0x00000001)
#define GPIOC_AHB_GPIOCR_CR6_EN         (0x00000001)
#define GPIOC_AHB_GPIOCR_CR7_EN         (0x00000001)
//--------

#define GPIOC_AHB_GPIOCR_CR0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIOCR_OFFSET)*32)+(0*4))))
#define GPIOC_AHB_GPIOCR_CR1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIOCR_OFFSET)*32)+(1*4))))
#define GPIOC_AHB_GPIOCR_CR2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIOCR_OFFSET)*32)+(2*4))))
#define GPIOC_AHB_GPIOCR_CR3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIOCR_OFFSET)*32)+(3*4))))
#define GPIOC_AHB_GPIOCR_CR4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIOCR_OFFSET)*32)+(4*4))))
#define GPIOC_AHB_GPIOCR_CR5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIOCR_OFFSET)*32)+(5*4))))
#define GPIOC_AHB_GPIOCR_CR6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIOCR_OFFSET)*32)+(6*4))))
#define GPIOC_AHB_GPIOCR_CR7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIOCR_OFFSET)*32)+(7*4))))

#define GPIOC_APB_GPIOCR_CR0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIOCR_OFFSET)*32)+(0*4))))
#define GPIOC_APB_GPIOCR_CR1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIOCR_OFFSET)*32)+(1*4))))
#define GPIOC_APB_GPIOCR_CR2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIOCR_OFFSET)*32)+(2*4))))
#define GPIOC_APB_GPIOCR_CR3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIOCR_OFFSET)*32)+(3*4))))
#define GPIOC_APB_GPIOCR_CR4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIOCR_OFFSET)*32)+(4*4))))
#define GPIOC_APB_GPIOCR_CR5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIOCR_OFFSET)*32)+(5*4))))
#define GPIOC_APB_GPIOCR_CR6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIOCR_OFFSET)*32)+(6*4))))
#define GPIOC_APB_GPIOCR_CR7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIOCR_OFFSET)*32)+(7*4))))




////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 2.21 GPIOAMSEL ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOC_APB_GPIOAMSEL            (((GPIOAMSEL_TypeDef*)(GPIOC_APB_BASE+GPIO_APB_GPIOAMSEL_OFFSET )))
#define GPIOC_APB_GPIOAMSEL_R          (*((volatile uint32_t *)(GPIOC_APB_BASE+GPIO_APB_GPIOAMSEL_OFFSET )))

#define GPIOC_AHB_GPIOAMSEL            (((GPIOAMSEL_TypeDef*)(GPIOC_AHB_BASE+GPIO_AHB_GPIOAMSEL_OFFSET )))
#define GPIOC_AHB_GPIOAMSEL_R          (*((volatile uint32_t *)(GPIOC_AHB_BASE+GPIO_AHB_GPIOAMSEL_OFFSET )))


//--------
#define GPIOC_APB_GPIOAMSEL_R_GPIOAMSEL_MASK      (0x000000FF)
#define GPIOC_APB_GPIOAMSEL_R_GPIOAMSEL_BIT       (0)
#define GPIOC_APB_GPIOAMSEL_R_GPIOAMSEL0_DIS      (0x00000000)
#define GPIOC_APB_GPIOAMSEL_R_GPIOAMSEL1_DIS      (0x00000000)
#define GPIOC_APB_GPIOAMSEL_R_GPIOAMSEL2_DIS      (0x00000000)
#define GPIOC_APB_GPIOAMSEL_R_GPIOAMSEL3_DIS      (0x00000000)
#define GPIOC_APB_GPIOAMSEL_R_GPIOAMSEL4_DIS      (0x00000000)
#define GPIOC_APB_GPIOAMSEL_R_GPIOAMSEL5_DIS      (0x00000000)
#define GPIOC_APB_GPIOAMSEL_R_GPIOAMSEL6_DIS      (0x00000000)
#define GPIOC_APB_GPIOAMSEL_R_GPIOAMSEL7_DIS      (0x00000000)
#define GPIOC_APB_GPIOAMSEL_R_GPIOAMSEL0_EN       (0x00000001)
#define GPIOC_APB_GPIOAMSEL_R_GPIOAMSEL1_EN       (0x00000002)
#define GPIOC_APB_GPIOAMSEL_R_GPIOAMSEL2_EN       (0x00000004)
#define GPIOC_APB_GPIOAMSEL_R_GPIOAMSEL3_EN       (0x00000008)
#define GPIOC_APB_GPIOAMSEL_R_GPIOAMSEL4_EN       (0x00000010)
#define GPIOC_APB_GPIOAMSEL_R_GPIOAMSEL5_EN       (0x00000020)
#define GPIOC_APB_GPIOAMSEL_R_GPIOAMSEL6_EN       (0x00000040)
#define GPIOC_APB_GPIOAMSEL_R_GPIOAMSEL7_EN       (0x00000080)

#define GPIOC_APB_GPIOAMSEL_GPIOAMSEL_MASK        (0x00000001)
#define GPIOC_APB_GPIOAMSEL_GPIOAMSEL0_DIS        (0x00000000)
#define GPIOC_APB_GPIOAMSEL_GPIOAMSEL1_DIS        (0x00000000)
#define GPIOC_APB_GPIOAMSEL_GPIOAMSEL2_DIS        (0x00000000)
#define GPIOC_APB_GPIOAMSEL_GPIOAMSEL3_DIS        (0x00000000)
#define GPIOC_APB_GPIOAMSEL_GPIOAMSEL4_DIS        (0x00000000)
#define GPIOC_APB_GPIOAMSEL_GPIOAMSEL5_DIS        (0x00000000)
#define GPIOC_APB_GPIOAMSEL_GPIOAMSEL6_DIS        (0x00000000)
#define GPIOC_APB_GPIOAMSEL_GPIOAMSEL7_DIS        (0x00000000)
#define GPIOC_APB_GPIOAMSEL_GPIOAMSEL0_EN         (0x00000001)
#define GPIOC_APB_GPIOAMSEL_GPIOAMSEL1_EN         (0x00000001)
#define GPIOC_APB_GPIOAMSEL_GPIOAMSEL2_EN         (0x00000001)
#define GPIOC_APB_GPIOAMSEL_GPIOAMSEL3_EN         (0x00000001)
#define GPIOC_APB_GPIOAMSEL_GPIOAMSEL4_EN         (0x00000001)
#define GPIOC_APB_GPIOAMSEL_GPIOAMSEL5_EN         (0x00000001)
#define GPIOC_APB_GPIOAMSEL_GPIOAMSEL6_EN         (0x00000001)
#define GPIOC_APB_GPIOAMSEL_GPIOAMSEL7_EN         (0x00000001)
//--------

//--------
#define GPIOC_AHB_GPIOAMSEL_R_GPIOAMSEL_MASK      (0x000000FF)
#define GPIOC_AHB_GPIOAMSEL_R_GPIOAMSEL_BIT       (0)
#define GPIOC_AHB_GPIOAMSEL_R_GPIOAMSEL0_DIS      (0x00000000)
#define GPIOC_AHB_GPIOAMSEL_R_GPIOAMSEL1_DIS      (0x00000000)
#define GPIOC_AHB_GPIOAMSEL_R_GPIOAMSEL2_DIS      (0x00000000)
#define GPIOC_AHB_GPIOAMSEL_R_GPIOAMSEL3_DIS      (0x00000000)
#define GPIOC_AHB_GPIOAMSEL_R_GPIOAMSEL4_DIS      (0x00000000)
#define GPIOC_AHB_GPIOAMSEL_R_GPIOAMSEL5_DIS      (0x00000000)
#define GPIOC_AHB_GPIOAMSEL_R_GPIOAMSEL6_DIS      (0x00000000)
#define GPIOC_AHB_GPIOAMSEL_R_GPIOAMSEL7_DIS      (0x00000000)
#define GPIOC_AHB_GPIOAMSEL_R_GPIOAMSEL0_EN       (0x00000001)
#define GPIOC_AHB_GPIOAMSEL_R_GPIOAMSEL1_EN       (0x00000002)
#define GPIOC_AHB_GPIOAMSEL_R_GPIOAMSEL2_EN       (0x00000004)
#define GPIOC_AHB_GPIOAMSEL_R_GPIOAMSEL3_EN       (0x00000008)
#define GPIOC_AHB_GPIOAMSEL_R_GPIOAMSEL4_EN       (0x00000010)
#define GPIOC_AHB_GPIOAMSEL_R_GPIOAMSEL5_EN       (0x00000020)
#define GPIOC_AHB_GPIOAMSEL_R_GPIOAMSEL6_EN       (0x00000040)
#define GPIOC_AHB_GPIOAMSEL_R_GPIOAMSEL7_EN       (0x00000080)

#define GPIOC_AHB_GPIOAMSEL_GPIOAMSEL_MASK        (0x00000001)
#define GPIOC_AHB_GPIOAMSEL_GPIOAMSEL0_DIS        (0x00000000)
#define GPIOC_AHB_GPIOAMSEL_GPIOAMSEL1_DIS        (0x00000000)
#define GPIOC_AHB_GPIOAMSEL_GPIOAMSEL2_DIS        (0x00000000)
#define GPIOC_AHB_GPIOAMSEL_GPIOAMSEL3_DIS        (0x00000000)
#define GPIOC_AHB_GPIOAMSEL_GPIOAMSEL4_DIS        (0x00000000)
#define GPIOC_AHB_GPIOAMSEL_GPIOAMSEL5_DIS        (0x00000000)
#define GPIOC_AHB_GPIOAMSEL_GPIOAMSEL6_DIS        (0x00000000)
#define GPIOC_AHB_GPIOAMSEL_GPIOAMSEL7_DIS        (0x00000000)
#define GPIOC_AHB_GPIOAMSEL_GPIOAMSEL0_EN         (0x00000001)
#define GPIOC_AHB_GPIOAMSEL_GPIOAMSEL1_EN         (0x00000001)
#define GPIOC_AHB_GPIOAMSEL_GPIOAMSEL2_EN         (0x00000001)
#define GPIOC_AHB_GPIOAMSEL_GPIOAMSEL3_EN         (0x00000001)
#define GPIOC_AHB_GPIOAMSEL_GPIOAMSEL4_EN         (0x00000001)
#define GPIOC_AHB_GPIOAMSEL_GPIOAMSEL5_EN         (0x00000001)
#define GPIOC_AHB_GPIOAMSEL_GPIOAMSEL6_EN         (0x00000001)
#define GPIOC_AHB_GPIOAMSEL_GPIOAMSEL7_EN         (0x00000001)
//--------

#define GPIOC_AHB_GPIOAMSEL_GPIOAMSEL0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIOAMSEL_OFFSET)*32)+(0*4))))
#define GPIOC_AHB_GPIOAMSEL_GPIOAMSEL1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIOAMSEL_OFFSET)*32)+(1*4))))
#define GPIOC_AHB_GPIOAMSEL_GPIOAMSEL2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIOAMSEL_OFFSET)*32)+(2*4))))
#define GPIOC_AHB_GPIOAMSEL_GPIOAMSEL3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIOAMSEL_OFFSET)*32)+(3*4))))
#define GPIOC_AHB_GPIOAMSEL_GPIOAMSEL4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIOAMSEL_OFFSET)*32)+(4*4))))
#define GPIOC_AHB_GPIOAMSEL_GPIOAMSEL5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIOAMSEL_OFFSET)*32)+(5*4))))
#define GPIOC_AHB_GPIOAMSEL_GPIOAMSEL6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIOAMSEL_OFFSET)*32)+(6*4))))
#define GPIOC_AHB_GPIOAMSEL_GPIOAMSEL7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIOAMSEL_OFFSET)*32)+(7*4))))

#define GPIOC_APB_GPIOAMSEL_GPIOAMSEL0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIOAMSEL_OFFSET)*32)+(0*4))))
#define GPIOC_APB_GPIOAMSEL_GPIOAMSEL1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIOAMSEL_OFFSET)*32)+(1*4))))
#define GPIOC_APB_GPIOAMSEL_GPIOAMSEL2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIOAMSEL_OFFSET)*32)+(2*4))))
#define GPIOC_APB_GPIOAMSEL_GPIOAMSEL3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIOAMSEL_OFFSET)*32)+(3*4))))
#define GPIOC_APB_GPIOAMSEL_GPIOAMSEL4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIOAMSEL_OFFSET)*32)+(4*4))))
#define GPIOC_APB_GPIOAMSEL_GPIOAMSEL5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIOAMSEL_OFFSET)*32)+(5*4))))
#define GPIOC_APB_GPIOAMSEL_GPIOAMSEL6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIOAMSEL_OFFSET)*32)+(6*4))))
#define GPIOC_APB_GPIOAMSEL_GPIOAMSEL7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIOAMSEL_OFFSET)*32)+(7*4))))


////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 2.22 GPIOPCTL ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOC_APB_GPIOPCTL            (((GPIOPCTL_TypeDef*)(GPIOC_APB_BASE+GPIO_APB_GPIOPCTL_OFFSET )))
#define GPIOC_APB_GPIOPCTL_R          (*((volatile uint32_t *)(GPIOC_APB_BASE+GPIO_APB_GPIOPCTL_OFFSET )))

#define GPIOC_AHB_GPIOPCTL            (((GPIOPCTL_TypeDef*)(GPIOC_AHB_BASE+GPIO_AHB_GPIOPCTL_OFFSET )))
#define GPIOC_AHB_GPIOPCTL_R          (*((volatile uint32_t *)(GPIOC_AHB_BASE+GPIO_AHB_GPIOPCTL_OFFSET )))


//--------
#define GPIOC_APB_GPIOPCTL_R_PCM0_MASK   (0x0000000F)
#define GPIOC_APB_GPIOPCTL_R_PCM0_BIT    (0)
#define GPIOC_APB_GPIOPCTL_R_PCM0_GPIO   (0x00000000)
#define GPIOC_APB_GPIOPCTL_R_PCM0_TCK    (0x00000001)
#define GPIOC_APB_GPIOPCTL_R_PCM0_T4CCP0 (0x00000007)

#define GPIOC_APB_GPIOPCTL_PCM0_MASK     (0x0000000F)
#define GPIOC_APB_GPIOPCTL_PCM0_GPIO     (0x00000000)
#define GPIOC_APB_GPIOPCTL_PCM0_TCK      (0x00000001)
#define GPIOC_APB_GPIOPCTL_PCM0_T4CCP0   (0x00000007)

#define GPIOC_AHB_GPIOPCTL_R_PCM0_MASK   (0x0000000F)
#define GPIOC_AHB_GPIOPCTL_R_PCM0_BIT    (0)
#define GPIOC_AHB_GPIOPCTL_R_PCM0_GPIO   (0x00000000)
#define GPIOC_AHB_GPIOPCTL_R_PCM0_TCK    (0x00000001)
#define GPIOC_AHB_GPIOPCTL_R_PCM0_T4CCP0 (0x00000007)

#define GPIOC_AHB_GPIOPCTL_PCM0_MASK     (0x0000000F)
#define GPIOC_AHB_GPIOPCTL_PCM0_GPIO     (0x00000000)
#define GPIOC_AHB_GPIOPCTL_PCM0_TCK      (0x00000001)
#define GPIOC_AHB_GPIOPCTL_PCM0_T4CCP0   (0x00000007)
//--------

//--------
#define GPIOC_APB_GPIOPCTL_R_PCM1_MASK   (0x000000F0)
#define GPIOC_APB_GPIOPCTL_R_PCM1_BIT    (4)
#define GPIOC_APB_GPIOPCTL_R_PCM1_GPIO   (0x00000000)
#define GPIOC_APB_GPIOPCTL_R_PCM1_TMS    (0x00000010)
#define GPIOC_APB_GPIOPCTL_R_PCM1_T4CCP1 (0x00000070)

#define GPIOC_APB_GPIOPCTL_PCM1_MASK     (0x0000000F)
#define GPIOC_APB_GPIOPCTL_PCM1_GPIO     (0x00000000)
#define GPIOC_APB_GPIOPCTL_PCM1_TMS      (0x00000001)
#define GPIOC_APB_GPIOPCTL_PCM1_T4CCP1   (0x00000007)

#define GPIOC_AHB_GPIOPCTL_R_PCM1_MASK   (0x000000F0)
#define GPIOC_AHB_GPIOPCTL_R_PCM1_BIT    (4)
#define GPIOC_AHB_GPIOPCTL_R_PCM1_GPIO   (0x00000000)
#define GPIOC_AHB_GPIOPCTL_R_PCM1_TMS    (0x00000010)
#define GPIOC_AHB_GPIOPCTL_R_PCM1_T4CCP1 (0x00000070)

#define GPIOC_AHB_GPIOPCTL_PCM1_MASK     (0x0000000F)
#define GPIOC_AHB_GPIOPCTL_PCM1_GPIO     (0x00000000)
#define GPIOC_AHB_GPIOPCTL_PCM1_TMS      (0x00000001)
#define GPIOC_AHB_GPIOPCTL_PCM1_T4CCP1   (0x00000007)
//--------

//--------
#define GPIOC_APB_GPIOPCTL_R_PCM2_MASK    (0x00000F00)
#define GPIOC_APB_GPIOPCTL_R_PCM2_BIT     (8)
#define GPIOC_APB_GPIOPCTL_R_PCM2_GPIO    (0x00000000)
#define GPIOC_APB_GPIOPCTL_R_PCM2_TDI     (0x00000100)
#define GPIOC_APB_GPIOPCTL_R_PCM2_T5CCP0  (0x00000700)

#define GPIOC_APB_GPIOPCTL_PCM2_MASK      (0x0000000F)
#define GPIOC_APB_GPIOPCTL_PCM2_GPIO      (0x00000000)
#define GPIOC_APB_GPIOPCTL_PCM2_TDI       (0x00000001)
#define GPIOC_APB_GPIOPCTL_PCM2_T5CCP0    (0x00000007)

#define GPIOC_AHB_GPIOPCTL_R_PCM2_MASK    (0x00000F00)
#define GPIOC_AHB_GPIOPCTL_R_PCM2_BIT     (8)
#define GPIOC_AHB_GPIOPCTL_R_PCM2_GPIO    (0x00000000)
#define GPIOC_AHB_GPIOPCTL_R_PCM2_TDI     (0x00000100)
#define GPIOC_AHB_GPIOPCTL_R_PCM2_T5CCP0  (0x00000700)

#define GPIOC_AHB_GPIOPCTL_PCM2_MASK      (0x0000000F)
#define GPIOC_AHB_GPIOPCTL_PCM2_GPIO      (0x00000000)
#define GPIOC_AHB_GPIOPCTL_PCM2_TDI       (0x00000001)
#define GPIOC_AHB_GPIOPCTL_PCM2_T5CCP0    (0x00000007)
//--------

//--------
#define GPIOC_APB_GPIOPCTL_R_PCM3_MASK    (0x0000F000)
#define GPIOC_APB_GPIOPCTL_R_PCM3_BIT     (12)
#define GPIOC_APB_GPIOPCTL_R_PCM3_GPIO    (0x00000000)
#define GPIOC_APB_GPIOPCTL_R_PCM3_TDO     (0x00001000)
#define GPIOC_APB_GPIOPCTL_R_PCM3_T5CCP1  (0x00007000)

#define GPIOC_APB_GPIOPCTL_PCM3_MASK      (0x0000000F)
#define GPIOC_APB_GPIOPCTL_PCM3_GPIO      (0x00000000)
#define GPIOC_APB_GPIOPCTL_PCM3_TDO       (0x00000001)
#define GPIOC_APB_GPIOPCTL_PCM3_T5CCP1    (0x00000007)

#define GPIOC_AHB_GPIOPCTL_R_PCM3_MASK    (0x0000F000)
#define GPIOC_AHB_GPIOPCTL_R_PCM3_BIT     (12)
#define GPIOC_AHB_GPIOPCTL_R_PCM3_GPIO    (0x00000000)
#define GPIOC_AHB_GPIOPCTL_R_PCM3_TDO     (0x00001000)
#define GPIOC_AHB_GPIOPCTL_R_PCM3_T5CCP1  (0x00007000)

#define GPIOC_AHB_GPIOPCTL_PCM3_MASK      (0x0000000F)
#define GPIOC_AHB_GPIOPCTL_PCM3_GPIO      (0x00000000)
#define GPIOC_AHB_GPIOPCTL_PCM3_TDO       (0x00000001)
#define GPIOC_AHB_GPIOPCTL_PCM3_T5CCP1    (0x00000007)
//--------

//--------
#define GPIOC_APB_GPIOPCTL_R_PCM4_MASK    (0x000F0000)
#define GPIOC_APB_GPIOPCTL_R_PCM4_BIT     (16)
#define GPIOC_APB_GPIOPCTL_R_PCM4_GPIO    (0x00000000)
#define GPIOC_APB_GPIOPCTL_R_PCM4_U4Rx    (0x00010000)
#define GPIOC_APB_GPIOPCTL_R_PCM4_U1Rx    (0x00020000)
#define GPIOC_APB_GPIOPCTL_R_PCM4_M0PWM6  (0x00040000)
#define GPIOC_APB_GPIOPCTL_R_PCM4_IDX1    (0x00060000)
#define GPIOC_APB_GPIOPCTL_R_PCM4_WT0CCP0 (0x00070000)
#define GPIOC_APB_GPIOPCTL_R_PCM4_U1RTS   (0x00080000)

#define GPIOC_APB_GPIOPCTL_PCM4_MASK      (0x0000000F)
#define GPIOC_APB_GPIOPCTL_PCM4_GPIO      (0x00000000)
#define GPIOC_APB_GPIOPCTL_PCM4_U4Rx      (0x00000001)
#define GPIOC_APB_GPIOPCTL_PCM4_U1Rx      (0x00000002)
#define GPIOC_APB_GPIOPCTL_PCM4_M0PWM6    (0x00000004)
#define GPIOC_APB_GPIOPCTL_PCM4_IDX1      (0x00000006)
#define GPIOC_APB_GPIOPCTL_PCM4_WT0CCP0   (0x00000007)
#define GPIOC_APB_GPIOPCTL_PCM4_U1RTS     (0x00000008)

#define GPIOC_AHB_GPIOPCTL_R_PCM4_MASK    (0x000F0000)
#define GPIOC_AHB_GPIOPCTL_R_PCM4_BIT     (16)
#define GPIOC_AHB_GPIOPCTL_R_PCM4_GPIO    (0x00000000)
#define GPIOC_AHB_GPIOPCTL_R_PCM4_U4Rx    (0x00010000)
#define GPIOC_AHB_GPIOPCTL_R_PCM4_U1Rx    (0x00020000)
#define GPIOC_AHB_GPIOPCTL_R_PCM4_M0PWM6  (0x00040000)
#define GPIOC_AHB_GPIOPCTL_R_PCM4_IDX1    (0x00060000)
#define GPIOC_AHB_GPIOPCTL_R_PCM4_WT0CCP0 (0x00070000)
#define GPIOC_AHB_GPIOPCTL_R_PCM4_U1RTS   (0x00080000)

#define GPIOC_AHB_GPIOPCTL_PCM4_MASK      (0x0000000F)
#define GPIOC_AHB_GPIOPCTL_PCM4_GPIO      (0x00000000)
#define GPIOC_AHB_GPIOPCTL_PCM4_U4Rx      (0x00000001)
#define GPIOC_AHB_GPIOPCTL_PCM4_U1Rx      (0x00000002)
#define GPIOC_AHB_GPIOPCTL_PCM4_M0PWM6    (0x00000004)
#define GPIOC_AHB_GPIOPCTL_PCM4_IDX1      (0x00000006)
#define GPIOC_AHB_GPIOPCTL_PCM4_WT0CCP0   (0x00000007)
#define GPIOC_AHB_GPIOPCTL_PCM4_U1RTS     (0x00000008)
//--------

//--------
#define GPIOC_APB_GPIOPCTL_R_PCM5_MASK    (0x00F00000)
#define GPIOC_APB_GPIOPCTL_R_PCM5_BIT     (20)
#define GPIOC_APB_GPIOPCTL_R_PCM5_GPIO    (0x00000000)
#define GPIOC_APB_GPIOPCTL_R_PCM5_U4Tx    (0x00100000)
#define GPIOC_APB_GPIOPCTL_R_PCM5_U1Tx    (0x00200000)
#define GPIOC_APB_GPIOPCTL_R_PCM5_M0PWM7  (0x00400000)
#define GPIOC_APB_GPIOPCTL_R_PCM5_PhA1    (0x00600000)
#define GPIOC_APB_GPIOPCTL_R_PCM5_WT0CCP1 (0x00700000)
#define GPIOC_APB_GPIOPCTL_R_PCM5_U1CTS   (0x00800000)

#define GPIOC_APB_GPIOPCTL_PCM5_MASK      (0x0000000F)
#define GPIOC_APB_GPIOPCTL_PCM5_GPIO      (0x00000000)
#define GPIOC_APB_GPIOPCTL_PCM5_U4Tx      (0x00000001)
#define GPIOC_APB_GPIOPCTL_PCM5_U1Tx      (0x00000002)
#define GPIOC_APB_GPIOPCTL_PCM5_M0PWM7    (0x00000004)
#define GPIOC_APB_GPIOPCTL_PCM5_PhA1      (0x00000006)
#define GPIOC_APB_GPIOPCTL_PCM5_WT0CCP1   (0x00000007)
#define GPIOC_APB_GPIOPCTL_PCM5_U1CTS     (0x00000008)

#define GPIOC_AHB_GPIOPCTL_R_PCM5_MASK    (0x00F00000)
#define GPIOC_AHB_GPIOPCTL_R_PCM5_BIT     (20)
#define GPIOC_AHB_GPIOPCTL_R_PCM5_GPIO    (0x00000000)
#define GPIOC_AHB_GPIOPCTL_R_PCM5_U4Tx    (0x00100000)
#define GPIOC_AHB_GPIOPCTL_R_PCM5_U1Tx    (0x00200000)
#define GPIOC_AHB_GPIOPCTL_R_PCM5_M0PWM7  (0x00400000)
#define GPIOC_AHB_GPIOPCTL_R_PCM5_PhA1    (0x00600000)
#define GPIOC_AHB_GPIOPCTL_R_PCM5_WT0CCP1 (0x00700000)
#define GPIOC_AHB_GPIOPCTL_R_PCM5_U1CTS   (0x00800000)

#define GPIOC_AHB_GPIOPCTL_PCM5_MASK      (0x0000000F)
#define GPIOC_AHB_GPIOPCTL_PCM5_GPIO      (0x00000000)
#define GPIOC_AHB_GPIOPCTL_PCM5_U4Tx      (0x00000001)
#define GPIOC_AHB_GPIOPCTL_PCM5_U1Tx      (0x00000002)
#define GPIOC_AHB_GPIOPCTL_PCM5_M0PWM7    (0x00000004)
#define GPIOC_AHB_GPIOPCTL_PCM5_PhA1      (0x00000006)
#define GPIOC_AHB_GPIOPCTL_PCM5_WT0CCP1   (0x00000007)
#define GPIOC_AHB_GPIOPCTL_PCM5_U1CTS     (0x00000008)
//--------

//--------
#define GPIOC_APB_GPIOPCTL_R_PCM6_MASK     (0x0F000000)
#define GPIOC_APB_GPIOPCTL_R_PCM6_BIT      (24)
#define GPIOC_APB_GPIOPCTL_R_PCM6_GPIO     (0x00000000)
#define GPIOC_APB_GPIOPCTL_R_PCM6_U3Rx     (0x01000000)
#define GPIOC_APB_GPIOPCTL_R_PCM6_PhB1     (0x06000000)
#define GPIOC_APB_GPIOPCTL_R_PCM6_WT1CCP0  (0x07000000)
#define GPIOC_APB_GPIOPCTL_R_PCM6_USB0EPEN (0x08000000)

#define GPIOC_APB_GPIOPCTL_PCM6_MASK      (0x0000000F)
#define GPIOC_APB_GPIOPCTL_PCM6_GPIO      (0x00000000)
#define GPIOC_APB_GPIOPCTL_PCM6_U3Rx      (0x00000001)
#define GPIOC_APB_GPIOPCTL_PCM6_PhB1      (0x00000006)
#define GPIOC_APB_GPIOPCTL_PCM6_WT1CCP0   (0x00000007)
#define GPIOC_APB_GPIOPCTL_PCM6_USB0EPEN  (0x00000008)

#define GPIOC_AHB_GPIOPCTL_R_PCM6_MASK     (0x0F000000)
#define GPIOC_AHB_GPIOPCTL_R_PCM6_BIT      (24)
#define GPIOC_AHB_GPIOPCTL_R_PCM6_GPIO     (0x00000000)
#define GPIOC_AHB_GPIOPCTL_R_PCM6_U3Rx     (0x01000000)
#define GPIOC_AHB_GPIOPCTL_R_PCM6_PhB1     (0x06000000)
#define GPIOC_AHB_GPIOPCTL_R_PCM6_WT1CCP0  (0x07000000)
#define GPIOC_AHB_GPIOPCTL_R_PCM6_USB0EPEN (0x08000000)

#define GPIOC_AHB_GPIOPCTL_PCM6_MASK      (0x0000000F)
#define GPIOC_AHB_GPIOPCTL_PCM6_GPIO      (0x00000000)
#define GPIOC_AHB_GPIOPCTL_PCM6_U3Rx      (0x00000001)
#define GPIOC_AHB_GPIOPCTL_PCM6_PhB1      (0x00000006)
#define GPIOC_AHB_GPIOPCTL_PCM6_WT1CCP0   (0x00000007)
#define GPIOC_AHB_GPIOPCTL_PCM6_USB0EPEN  (0x00000008)
//--------

//--------
#define GPIOC_APB_GPIOPCTL_R_PCM7_MASK     (0xF000000)
#define GPIOC_APB_GPIOPCTL_R_PCM7_BIT      (28)
#define GPIOC_APB_GPIOPCTL_R_PCM7_GPIO     (0x00000000)
#define GPIOC_APB_GPIOPCTL_R_PCM7_U3Tx     (0x10000000)
#define GPIOC_APB_GPIOPCTL_R_PCM7_WT1CCP1  (0x70000000)
#define GPIOC_APB_GPIOPCTL_R_PCM7_USB0PFLT (0x80000000)

#define GPIOC_APB_GPIOPCTL_PCM7_MASK      (0x0000000F)
#define GPIOC_APB_GPIOPCTL_PCM7_GPIO      (0x00000000)
#define GPIOC_APB_GPIOPCTL_PCM7_U3Tx      (0x00000001)
#define GPIOC_APB_GPIOPCTL_PCM7_WT1CCP1   (0x00000007)
#define GPIOC_APB_GPIOPCTL_PCM7_USB0PFLT  (0x00000008)

#define GPIOC_AHB_GPIOPCTL_R_PCM7_MASK     (0x0F000000)
#define GPIOC_AHB_GPIOPCTL_R_PCM7_BIT      (28)
#define GPIOC_AHB_GPIOPCTL_R_PCM7_GPIO     (0x00000000)
#define GPIOC_AHB_GPIOPCTL_R_PCM7_U3Tx     (0x10000000)
#define GPIOC_AHB_GPIOPCTL_R_PCM7_WT1CCP1  (0x70000000)
#define GPIOC_AHB_GPIOPCTL_R_PCM7_USB0PFLT (0x80000000)

#define GPIOC_AHB_GPIOPCTL_PCM7_MASK      (0x0000000F)
#define GPIOC_AHB_GPIOPCTL_PCM7_GPIO      (0x00000000)
#define GPIOC_AHB_GPIOPCTL_PCM7_U3Tx      (0x00000001)
#define GPIOC_AHB_GPIOPCTL_PCM7_WT1CCP1   (0x00000007)
#define GPIOC_AHB_GPIOPCTL_PCM7_USB0PFLT  (0x00000008)
//--------

////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 2.23 GPIOADCCTL ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOC_APB_GPIOADCCTL            (((GPIOADCCTL_TypeDef*)(GPIOC_APB_BASE+GPIO_APB_GPIOADCCTL_OFFSET )))
#define GPIOC_APB_GPIOADCCTL_R          (*((volatile uint32_t *)(GPIOC_APB_BASE+GPIO_APB_GPIOADCCTL_OFFSET )))

#define GPIOC_AHB_GPIOADCCTL            (((GPIOADCCTL_TypeDef*)(GPIOC_AHB_BASE+GPIO_AHB_GPIOADCCTL_OFFSET )))
#define GPIOC_AHB_GPIOADCCTL_R          (*((volatile uint32_t *)(GPIOC_AHB_BASE+GPIO_AHB_GPIOADCCTL_OFFSET )))

//--------
#define GPIOC_APB_GPIOADCCTL_R_ADCEN_MASK    (0x000000FF)
#define GPIOC_APB_GPIOADCCTL_R_ADCEN_BIT     (0)
#define GPIOC_APB_GPIOADCCTL_R_ADCEN0_DIS    (0x00000000)
#define GPIOC_APB_GPIOADCCTL_R_ADCEN1_DIS    (0x00000000)
#define GPIOC_APB_GPIOADCCTL_R_ADCEN2_DIS    (0x00000000)
#define GPIOC_APB_GPIOADCCTL_R_ADCEN3_DIS    (0x00000000)
#define GPIOC_APB_GPIOADCCTL_R_ADCEN4_DIS    (0x00000000)
#define GPIOC_APB_GPIOADCCTL_R_ADCEN5_DIS    (0x00000000)
#define GPIOC_APB_GPIOADCCTL_R_ADCEN6_DIS    (0x00000000)
#define GPIOC_APB_GPIOADCCTL_R_ADCEN7_DIS    (0x00000000)
#define GPIOC_APB_GPIOADCCTL_R_ADCEN0_EN     (0x00000001)
#define GPIOC_APB_GPIOADCCTL_R_ADCEN1_EN     (0x00000002)
#define GPIOC_APB_GPIOADCCTL_R_ADCEN2_EN     (0x00000004)
#define GPIOC_APB_GPIOADCCTL_R_ADCEN3_EN     (0x00000008)
#define GPIOC_APB_GPIOADCCTL_R_ADCEN4_EN     (0x00000010)
#define GPIOC_APB_GPIOADCCTL_R_ADCEN5_EN     (0x00000020)
#define GPIOC_APB_GPIOADCCTL_R_ADCEN6_EN     (0x00000040)
#define GPIOC_APB_GPIOADCCTL_R_ADCEN7_EN     (0x00000080)

#define GPIOC_APB_GPIOADCCTL_ADCEN_MASK      (0x00000001)
#define GPIOC_APB_GPIOADCCTL_ADCEN0_DIS      (0x00000000)
#define GPIOC_APB_GPIOADCCTL_ADCEN1_DIS      (0x00000000)
#define GPIOC_APB_GPIOADCCTL_ADCEN2_DIS      (0x00000000)
#define GPIOC_APB_GPIOADCCTL_ADCEN3_DIS      (0x00000000)
#define GPIOC_APB_GPIOADCCTL_ADCEN4_DIS      (0x00000000)
#define GPIOC_APB_GPIOADCCTL_ADCEN5_DIS      (0x00000000)
#define GPIOC_APB_GPIOADCCTL_ADCEN6_DIS      (0x00000000)
#define GPIOC_APB_GPIOADCCTL_ADCEN7_DIS      (0x00000000)
#define GPIOC_APB_GPIOADCCTL_ADCEN0_EN       (0x00000001)
#define GPIOC_APB_GPIOADCCTL_ADCEN1_EN       (0x00000001)
#define GPIOC_APB_GPIOADCCTL_ADCEN2_EN       (0x00000001)
#define GPIOC_APB_GPIOADCCTL_ADCEN3_EN       (0x00000001)
#define GPIOC_APB_GPIOADCCTL_ADCEN4_EN       (0x00000001)
#define GPIOC_APB_GPIOADCCTL_ADCEN5_EN       (0x00000001)
#define GPIOC_APB_GPIOADCCTL_ADCEN6_EN       (0x00000001)
#define GPIOC_APB_GPIOADCCTL_ADCEN7_EN       (0x00000001)
//--------

//--------
#define GPIOC_AHB_GPIOADCCTL_R_ADCEN_MASK    (0x000000FF)
#define GPIOC_AHB_GPIOADCCTL_R_ADCEN_BIT     (0)
#define GPIOC_AHB_GPIOADCCTL_R_ADCEN0_DIS    (0x00000000)
#define GPIOC_AHB_GPIOADCCTL_R_ADCEN1_DIS    (0x00000000)
#define GPIOC_AHB_GPIOADCCTL_R_ADCEN2_DIS    (0x00000000)
#define GPIOC_AHB_GPIOADCCTL_R_ADCEN3_DIS    (0x00000000)
#define GPIOC_AHB_GPIOADCCTL_R_ADCEN4_DIS    (0x00000000)
#define GPIOC_AHB_GPIOADCCTL_R_ADCEN5_DIS    (0x00000000)
#define GPIOC_AHB_GPIOADCCTL_R_ADCEN6_DIS    (0x00000000)
#define GPIOC_AHB_GPIOADCCTL_R_ADCEN7_DIS    (0x00000000)
#define GPIOC_AHB_GPIOADCCTL_R_ADCEN0_EN     (0x00000001)
#define GPIOC_AHB_GPIOADCCTL_R_ADCEN1_EN     (0x00000002)
#define GPIOC_AHB_GPIOADCCTL_R_ADCEN2_EN     (0x00000004)
#define GPIOC_AHB_GPIOADCCTL_R_ADCEN3_EN     (0x00000008)
#define GPIOC_AHB_GPIOADCCTL_R_ADCEN4_EN     (0x00000010)
#define GPIOC_AHB_GPIOADCCTL_R_ADCEN5_EN     (0x00000020)
#define GPIOC_AHB_GPIOADCCTL_R_ADCEN6_EN     (0x00000040)
#define GPIOC_AHB_GPIOADCCTL_R_ADCEN7_EN     (0x00000080)

#define GPIOC_AHB_GPIOADCCTL_ADCEN_MASK      (0x00000001)
#define GPIOC_AHB_GPIOADCCTL_ADCEN0_DIS      (0x00000000)
#define GPIOC_AHB_GPIOADCCTL_ADCEN1_DIS      (0x00000000)
#define GPIOC_AHB_GPIOADCCTL_ADCEN2_DIS      (0x00000000)
#define GPIOC_AHB_GPIOADCCTL_ADCEN3_DIS      (0x00000000)
#define GPIOC_AHB_GPIOADCCTL_ADCEN4_DIS      (0x00000000)
#define GPIOC_AHB_GPIOADCCTL_ADCEN5_DIS      (0x00000000)
#define GPIOC_AHB_GPIOADCCTL_ADCEN6_DIS      (0x00000000)
#define GPIOC_AHB_GPIOADCCTL_ADCEN7_DIS      (0x00000000)
#define GPIOC_AHB_GPIOADCCTL_ADCEN0_EN       (0x00000001)
#define GPIOC_AHB_GPIOADCCTL_ADCEN1_EN       (0x00000001)
#define GPIOC_AHB_GPIOADCCTL_ADCEN2_EN       (0x00000001)
#define GPIOC_AHB_GPIOADCCTL_ADCEN3_EN       (0x00000001)
#define GPIOC_AHB_GPIOADCCTL_ADCEN4_EN       (0x00000001)
#define GPIOC_AHB_GPIOADCCTL_ADCEN5_EN       (0x00000001)
#define GPIOC_AHB_GPIOADCCTL_ADCEN6_EN       (0x00000001)
#define GPIOC_AHB_GPIOADCCTL_ADCEN7_EN       (0x00000001)
//--------

#define GPIOC_AHB_GPIOADCCTL_ADCEN0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIOADCCTL_OFFSET)*32)+(0*4))))
#define GPIOC_AHB_GPIOADCCTL_ADCEN1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIOADCCTL_OFFSET)*32)+(1*4))))
#define GPIOC_AHB_GPIOADCCTL_ADCEN2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIOADCCTL_OFFSET)*32)+(2*4))))
#define GPIOC_AHB_GPIOADCCTL_ADCEN3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIOADCCTL_OFFSET)*32)+(3*4))))
#define GPIOC_AHB_GPIOADCCTL_ADCEN4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIOADCCTL_OFFSET)*32)+(4*4))))
#define GPIOC_AHB_GPIOADCCTL_ADCEN5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIOADCCTL_OFFSET)*32)+(5*4))))
#define GPIOC_AHB_GPIOADCCTL_ADCEN6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIOADCCTL_OFFSET)*32)+(6*4))))
#define GPIOC_AHB_GPIOADCCTL_ADCEN7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIOADCCTL_OFFSET)*32)+(7*4))))

#define GPIOC_APB_GPIOADCCTL_ADCEN0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIOADCCTL_OFFSET)*32)+(0*4))))
#define GPIOC_APB_GPIOADCCTL_ADCEN1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIOADCCTL_OFFSET)*32)+(1*4))))
#define GPIOC_APB_GPIOADCCTL_ADCEN2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIOADCCTL_OFFSET)*32)+(2*4))))
#define GPIOC_APB_GPIOADCCTL_ADCEN3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIOADCCTL_OFFSET)*32)+(3*4))))
#define GPIOC_APB_GPIOADCCTL_ADCEN4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIOADCCTL_OFFSET)*32)+(4*4))))
#define GPIOC_APB_GPIOADCCTL_ADCEN5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIOADCCTL_OFFSET)*32)+(5*4))))
#define GPIOC_APB_GPIOADCCTL_ADCEN6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIOADCCTL_OFFSET)*32)+(6*4))))
#define GPIOC_APB_GPIOADCCTL_ADCEN7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIOADCCTL_OFFSET)*32)+(7*4))))



////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 2.24 GPIODMACTL ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOC_APB_GPIODMACTL            (((GPIODMACTL_TypeDef*)(GPIOC_APB_BASE+GPIO_APB_GPIODMACTL_OFFSET )))
#define GPIOC_APB_GPIODMACTL_R          (*((volatile uint32_t *)(GPIOC_APB_BASE+GPIO_APB_GPIODMACTL_OFFSET )))

#define GPIOC_AHB_GPIODMACTL            (((GPIODMACTL_TypeDef*)(GPIOC_AHB_BASE+GPIO_AHB_GPIODMACTL_OFFSET )))
#define GPIOC_AHB_GPIODMACTL_R          (*((volatile uint32_t *)(GPIOC_AHB_BASE+GPIO_AHB_GPIODMACTL_OFFSET )))

//--------
#define GPIOC_APB_GPIODMACTL_R_DMAEN_MASK    (0x000000FF)
#define GPIOC_APB_GPIODMACTL_R_DMAEN_BIT     (0)
#define GPIOC_APB_GPIODMACTL_R_DMAEN0_DIS    (0x00000000)
#define GPIOC_APB_GPIODMACTL_R_DMAEN1_DIS    (0x00000000)
#define GPIOC_APB_GPIODMACTL_R_DMAEN2_DIS    (0x00000000)
#define GPIOC_APB_GPIODMACTL_R_DMAEN3_DIS    (0x00000000)
#define GPIOC_APB_GPIODMACTL_R_DMAEN4_DIS    (0x00000000)
#define GPIOC_APB_GPIODMACTL_R_DMAEN5_DIS    (0x00000000)
#define GPIOC_APB_GPIODMACTL_R_DMAEN6_DIS    (0x00000000)
#define GPIOC_APB_GPIODMACTL_R_DMAEN7_DIS    (0x00000000)
#define GPIOC_APB_GPIODMACTL_R_DMAEN0_EN     (0x00000001)
#define GPIOC_APB_GPIODMACTL_R_DMAEN1_EN     (0x00000002)
#define GPIOC_APB_GPIODMACTL_R_DMAEN2_EN     (0x00000004)
#define GPIOC_APB_GPIODMACTL_R_DMAEN3_EN     (0x00000008)
#define GPIOC_APB_GPIODMACTL_R_DMAEN4_EN     (0x00000010)
#define GPIOC_APB_GPIODMACTL_R_DMAEN5_EN     (0x00000020)
#define GPIOC_APB_GPIODMACTL_R_DMAEN6_EN     (0x00000040)
#define GPIOC_APB_GPIODMACTL_R_DMAEN7_EN     (0x00000080)

#define GPIOC_APB_GPIODMACTL_DMAEN_MASK      (0x00000001)
#define GPIOC_APB_GPIODMACTL_DMAEN0_DIS      (0x00000000)
#define GPIOC_APB_GPIODMACTL_DMAEN1_DIS      (0x00000000)
#define GPIOC_APB_GPIODMACTL_DMAEN2_DIS      (0x00000000)
#define GPIOC_APB_GPIODMACTL_DMAEN3_DIS      (0x00000000)
#define GPIOC_APB_GPIODMACTL_DMAEN4_DIS      (0x00000000)
#define GPIOC_APB_GPIODMACTL_DMAEN5_DIS      (0x00000000)
#define GPIOC_APB_GPIODMACTL_DMAEN6_DIS      (0x00000000)
#define GPIOC_APB_GPIODMACTL_DMAEN7_DIS      (0x00000000)
#define GPIOC_APB_GPIODMACTL_DMAEN0_EN       (0x00000001)
#define GPIOC_APB_GPIODMACTL_DMAEN1_EN       (0x00000001)
#define GPIOC_APB_GPIODMACTL_DMAEN2_EN       (0x00000001)
#define GPIOC_APB_GPIODMACTL_DMAEN3_EN       (0x00000001)
#define GPIOC_APB_GPIODMACTL_DMAEN4_EN       (0x00000001)
#define GPIOC_APB_GPIODMACTL_DMAEN5_EN       (0x00000001)
#define GPIOC_APB_GPIODMACTL_DMAEN6_EN       (0x00000001)
#define GPIOC_APB_GPIODMACTL_DMAEN7_EN       (0x00000001)
//--------

//--------
#define GPIOC_AHB_GPIODMACTL_R_DMAEN_MASK    (0x000000FF)
#define GPIOC_AHB_GPIODMACTL_R_DMAEN_BIT     (0)
#define GPIOC_AHB_GPIODMACTL_R_DMAEN0_DIS    (0x00000000)
#define GPIOC_AHB_GPIODMACTL_R_DMAEN1_DIS    (0x00000000)
#define GPIOC_AHB_GPIODMACTL_R_DMAEN2_DIS    (0x00000000)
#define GPIOC_AHB_GPIODMACTL_R_DMAEN3_DIS    (0x00000000)
#define GPIOC_AHB_GPIODMACTL_R_DMAEN4_DIS    (0x00000000)
#define GPIOC_AHB_GPIODMACTL_R_DMAEN5_DIS    (0x00000000)
#define GPIOC_AHB_GPIODMACTL_R_DMAEN6_DIS    (0x00000000)
#define GPIOC_AHB_GPIODMACTL_R_DMAEN7_DIS    (0x00000000)
#define GPIOC_AHB_GPIODMACTL_R_DMAEN0_EN     (0x00000001)
#define GPIOC_AHB_GPIODMACTL_R_DMAEN1_EN     (0x00000002)
#define GPIOC_AHB_GPIODMACTL_R_DMAEN2_EN     (0x00000004)
#define GPIOC_AHB_GPIODMACTL_R_DMAEN3_EN     (0x00000008)
#define GPIOC_AHB_GPIODMACTL_R_DMAEN4_EN     (0x00000010)
#define GPIOC_AHB_GPIODMACTL_R_DMAEN5_EN     (0x00000020)
#define GPIOC_AHB_GPIODMACTL_R_DMAEN6_EN     (0x00000040)
#define GPIOC_AHB_GPIODMACTL_R_DMAEN7_EN     (0x00000080)

#define GPIOC_AHB_GPIODMACTL_DMAEN_MASK      (0x00000001)
#define GPIOC_AHB_GPIODMACTL_DMAEN0_DIS      (0x00000000)
#define GPIOC_AHB_GPIODMACTL_DMAEN1_DIS      (0x00000000)
#define GPIOC_AHB_GPIODMACTL_DMAEN2_DIS      (0x00000000)
#define GPIOC_AHB_GPIODMACTL_DMAEN3_DIS      (0x00000000)
#define GPIOC_AHB_GPIODMACTL_DMAEN4_DIS      (0x00000000)
#define GPIOC_AHB_GPIODMACTL_DMAEN5_DIS      (0x00000000)
#define GPIOC_AHB_GPIODMACTL_DMAEN6_DIS      (0x00000000)
#define GPIOC_AHB_GPIODMACTL_DMAEN7_DIS      (0x00000000)
#define GPIOC_AHB_GPIODMACTL_DMAEN0_EN       (0x00000001)
#define GPIOC_AHB_GPIODMACTL_DMAEN1_EN       (0x00000001)
#define GPIOC_AHB_GPIODMACTL_DMAEN2_EN       (0x00000001)
#define GPIOC_AHB_GPIODMACTL_DMAEN3_EN       (0x00000001)
#define GPIOC_AHB_GPIODMACTL_DMAEN4_EN       (0x00000001)
#define GPIOC_AHB_GPIODMACTL_DMAEN5_EN       (0x00000001)
#define GPIOC_AHB_GPIODMACTL_DMAEN6_EN       (0x00000001)
#define GPIOC_AHB_GPIODMACTL_DMAEN7_EN       (0x00000001)
//--------

#define GPIOC_AHB_GPIODMACTL_DMAEN0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIODMACTL_OFFSET)*32)+(0*4))))
#define GPIOC_AHB_GPIODMACTL_DMAEN1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIODMACTL_OFFSET)*32)+(1*4))))
#define GPIOC_AHB_GPIODMACTL_DMAEN2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIODMACTL_OFFSET)*32)+(2*4))))
#define GPIOC_AHB_GPIODMACTL_DMAEN3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIODMACTL_OFFSET)*32)+(3*4))))
#define GPIOC_AHB_GPIODMACTL_DMAEN4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIODMACTL_OFFSET)*32)+(4*4))))
#define GPIOC_AHB_GPIODMACTL_DMAEN5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIODMACTL_OFFSET)*32)+(5*4))))
#define GPIOC_AHB_GPIODMACTL_DMAEN6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIODMACTL_OFFSET)*32)+(6*4))))
#define GPIOC_AHB_GPIODMACTL_DMAEN7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_AHB_OFFSET+GPIO_AHB_GPIODMACTL_OFFSET)*32)+(7*4))))

#define GPIOC_APB_GPIODMACTL_DMAEN0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIODMACTL_OFFSET)*32)+(0*4))))
#define GPIOC_APB_GPIODMACTL_DMAEN1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIODMACTL_OFFSET)*32)+(1*4))))
#define GPIOC_APB_GPIODMACTL_DMAEN2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIODMACTL_OFFSET)*32)+(2*4))))
#define GPIOC_APB_GPIODMACTL_DMAEN3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIODMACTL_OFFSET)*32)+(3*4))))
#define GPIOC_APB_GPIODMACTL_DMAEN4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIODMACTL_OFFSET)*32)+(4*4))))
#define GPIOC_APB_GPIODMACTL_DMAEN5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIODMACTL_OFFSET)*32)+(5*4))))
#define GPIOC_APB_GPIODMACTL_DMAEN6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIODMACTL_OFFSET)*32)+(6*4))))
#define GPIOC_APB_GPIODMACTL_DMAEN7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOC_APB_OFFSET+GPIO_APB_GPIODMACTL_OFFSET)*32)+(7*4))))


////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 2.25 GPIOPeriphID4 ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOC_APB_GPIOPeriphID4            (((GPIOPeriphID4_TypeDef*)(GPIOC_APB_BASE+GPIO_APB_GPIOPeriphID4_OFFSET )))
#define GPIOC_APB_GPIOPeriphID4_R          (*((volatile const uint32_t *)(GPIOC_APB_BASE+GPIO_APB_GPIOPeriphID4_OFFSET )))

#define GPIOC_AHB_GPIOPeriphID4            (((GPIOPeriphID4_TypeDef*)(GPIOC_AHB_BASE+GPIO_AHB_GPIOPeriphID4_OFFSET )))
#define GPIOC_AHB_GPIOPeriphID4_R          (*((volatile const uint32_t *)(GPIOC_AHB_BASE+GPIO_AHB_GPIOPeriphID4_OFFSET )))

//--------
#define GPIOC_APB_GPIOPeriphID4_R_PID4_MASK     (0x000000FF)
#define GPIOC_APB_GPIOPeriphID4_R_PID4_BIT      (0)
#define GPIOC_APB_GPIOPeriphID4_R_PID4_DEFAULT  (0x00000000)

#define GPIOC_APB_GPIOPeriphID4_PID4_MASK       (0x000000FF)
#define GPIOC_APB_GPIOPeriphID4_PID4_DEFAULT    (0x00000000)
//--------

//--------
#define GPIOC_AHB_GPIOPeriphID4_R_PID4_MASK     (0x000000FF)
#define GPIOC_AHB_GPIOPeriphID4_R_PID4_BIT      (0)
#define GPIOC_AHB_GPIOPeriphID4_R_PID4_DEFAULT  (0x00000000)

#define GPIOC_AHB_GPIOPeriphID4_PID4_MASK       (0x000000FF)
#define GPIOC_AHB_GPIOPeriphID4_PID4_DEFAULT    (0x00000000)
//--------

////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 2.26 GPIOPeriphID5 ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOC_APB_GPIOPeriphID5            (((GPIOPeriphID5_TypeDef*)(GPIOC_APB_BASE+GPIO_APB_GPIOPeriphID5_OFFSET )))
#define GPIOC_APB_GPIOPeriphID5_R          (*((volatile const uint32_t *)(GPIOC_APB_BASE+GPIO_APB_GPIOPeriphID5_OFFSET )))

#define GPIOC_AHB_GPIOPeriphID5            (((GPIOPeriphID5_TypeDef*)(GPIOC_AHB_BASE+GPIO_AHB_GPIOPeriphID5_OFFSET )))
#define GPIOC_AHB_GPIOPeriphID5_R          (*((volatile const uint32_t *)(GPIOC_AHB_BASE+GPIO_AHB_GPIOPeriphID5_OFFSET )))

//--------
#define GPIOC_APB_GPIOPeriphID5_R_PID5_MASK     (0x000000FF)
#define GPIOC_APB_GPIOPeriphID5_R_PID5_BIT      (0)
#define GPIOC_APB_GPIOPeriphID5_R_PID5_DEFAULT  (0x00000000)

#define GPIOC_APB_GPIOPeriphID5_PID5_MASK       (0x000000FF)
#define GPIOC_APB_GPIOPeriphID5_PID5_DEFAULT    (0x00000000)
//--------

//--------
#define GPIOC_AHB_GPIOPeriphID5_R_PID5_MASK     (0x000000FF)
#define GPIOC_AHB_GPIOPeriphID5_R_PID5_BIT      (0)
#define GPIOC_AHB_GPIOPeriphID5_R_PID5_DEFAULT  (0x00000000)

#define GPIOC_AHB_GPIOPeriphID5_PID5_MASK       (0x000000FF)
#define GPIOC_AHB_GPIOPeriphID5_PID5_DEFAULT    (0x00000000)
//--------



////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 2.27 GPIOPeriphID6 ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOC_APB_GPIOPeriphID6            (((GPIOPeriphID6_TypeDef*)(GPIOC_APB_BASE+GPIO_APB_GPIOPeriphID6_OFFSET )))
#define GPIOC_APB_GPIOPeriphID6_R          (*((volatile const uint32_t *)(GPIOC_APB_BASE+GPIO_APB_GPIOPeriphID6_OFFSET )))

#define GPIOC_AHB_GPIOPeriphID6            (((GPIOPeriphID6_TypeDef*)(GPIOC_AHB_BASE+GPIO_AHB_GPIOPeriphID6_OFFSET )))
#define GPIOC_AHB_GPIOPeriphID6_R          (*((volatile const uint32_t *)(GPIOC_AHB_BASE+GPIO_AHB_GPIOPeriphID6_OFFSET )))

//--------
#define GPIOC_APB_GPIOPeriphID6_R_PID6_MASK     (0x000000FF)
#define GPIOC_APB_GPIOPeriphID6_R_PID6_BIT      (0)
#define GPIOC_APB_GPIOPeriphID6_R_PID6_DEFAULT  (0x00000000)

#define GPIOC_APB_GPIOPeriphID6_PID6_MASK       (0x000000FF)
#define GPIOC_APB_GPIOPeriphID6_PID6_DEFAULT    (0x00000000)
//--------

//--------
#define GPIOC_AHB_GPIOPeriphID6_R_PID6_MASK     (0x000000FF)
#define GPIOC_AHB_GPIOPeriphID6_R_PID6_BIT      (0)
#define GPIOC_AHB_GPIOPeriphID6_R_PID6_DEFAULT  (0x00000000)

#define GPIOC_AHB_GPIOPeriphID6_PID6_MASK       (0x000000FF)
#define GPIOC_AHB_GPIOPeriphID6_PID6_DEFAULT    (0x00000000)
//--------


////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 2.28 GPIOPeriphID7 ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOC_APB_GPIOPeriphID7            (((GPIOPeriphID7_TypeDef*)(GPIOC_APB_BASE+GPIO_APB_GPIOPeriphID7_OFFSET )))
#define GPIOC_APB_GPIOPeriphID7_R          (*((volatile const uint32_t *)(GPIOC_APB_BASE+GPIO_APB_GPIOPeriphID7_OFFSET )))

#define GPIOC_AHB_GPIOPeriphID7            (((GPIOPeriphID7_TypeDef*)(GPIOC_AHB_BASE+GPIO_AHB_GPIOPeriphID7_OFFSET )))
#define GPIOC_AHB_GPIOPeriphID7_R          (*((volatile const uint32_t *)(GPIOC_AHB_BASE+GPIO_AHB_GPIOPeriphID7_OFFSET )))

//--------
#define GPIOC_APB_GPIOPeriphID7_R_PID7_MASK     (0x000000FF)
#define GPIOC_APB_GPIOPeriphID7_R_PID7_BIT      (0)
#define GPIOC_APB_GPIOPeriphID7_R_PID7_DEFAULT  (0x00000000)

#define GPIOC_APB_GPIOPeriphID7_PID7_MASK       (0x000000FF)
#define GPIOC_APB_GPIOPeriphID7_PID7_DEFAULT    (0x00000000)
//--------

//--------
#define GPIOC_AHB_GPIOPeriphID7_R_PID7_MASK     (0x000000FF)
#define GPIOC_AHB_GPIOPeriphID7_R_PID7_BIT      (0)
#define GPIOC_AHB_GPIOPeriphID7_R_PID7_DEFAULT  (0x00000000)

#define GPIOC_AHB_GPIOPeriphID7_PID7_MASK       (0x000000FF)
#define GPIOC_AHB_GPIOPeriphID7_PID7_DEFAULT    (0x00000000)
//--------


////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 2.29 GPIOPeriphID0 ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOC_APB_GPIOPeriphID0            (((GPIOPeriphID0_TypeDef*)(GPIOC_APB_BASE+GPIO_APB_GPIOPeriphID0_OFFSET )))
#define GPIOC_APB_GPIOPeriphID0_R          (*((volatile const uint32_t *)(GPIOC_APB_BASE+GPIO_APB_GPIOPeriphID0_OFFSET )))

#define GPIOC_AHB_GPIOPeriphID0            (((GPIOPeriphID0_TypeDef*)(GPIOC_AHB_BASE+GPIO_AHB_GPIOPeriphID0_OFFSET )))
#define GPIOC_AHB_GPIOPeriphID0_R          (*((volatile const uint32_t *)(GPIOC_AHB_BASE+GPIO_AHB_GPIOPeriphID0_OFFSET )))

//--------
#define GPIOC_APB_GPIOPeriphID0_R_PID0_MASK     (0x000000FF)
#define GPIOC_APB_GPIOPeriphID0_R_PID0_BIT      (0)
#define GPIOC_APB_GPIOPeriphID0_R_PID0_DEFAULT  (0x00000061)

#define GPIOC_APB_GPIOPeriphID0_PID0_MASK       (0x000000FF)
#define GPIOC_APB_GPIOPeriphID0_PID0_DEFAULT    (0x00000061)
//--------

//--------
#define GPIOC_AHB_GPIOPeriphID0_R_PID0_MASK     (0x000000FF)
#define GPIOC_AHB_GPIOPeriphID0_R_PID0_BIT      (0)
#define GPIOC_AHB_GPIOPeriphID0_R_PID0_DEFAULT  (0x00000061)

#define GPIOC_AHB_GPIOPeriphID0_PID0_MASK       (0x000000FF)
#define GPIOC_AHB_GPIOPeriphID0_PID0_DEFAULT    (0x00000061)
//--------

////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 2.30 GPIOPeriphID1 ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOC_APB_GPIOPeriphID1            (((GPIOPeriphID1_TypeDef*)(GPIOC_APB_BASE+GPIO_APB_GPIOPeriphID1_OFFSET )))
#define GPIOC_APB_GPIOPeriphID1_R          (*((volatile const uint32_t *)(GPIOC_APB_BASE+GPIO_APB_GPIOPeriphID1_OFFSET )))

#define GPIOC_AHB_GPIOPeriphID1            (((GPIOPeriphID1_TypeDef*)(GPIOC_AHB_BASE+GPIO_AHB_GPIOPeriphID1_OFFSET )))
#define GPIOC_AHB_GPIOPeriphID1_R          (*((volatile const uint32_t *)(GPIOC_AHB_BASE+GPIO_AHB_GPIOPeriphID1_OFFSET )))

//--------
#define GPIOC_APB_GPIOPeriphID1_R_PID1_MASK     (0x000000FF)
#define GPIOC_APB_GPIOPeriphID1_R_PID1_BIT      (0)
#define GPIOC_APB_GPIOPeriphID1_R_PID1_DEFAULT  (0x00000000)

#define GPIOC_APB_GPIOPeriphID1_PID1_MASK       (0x000000FF)
#define GPIOC_APB_GPIOPeriphID1_PID1_DEFAULT    (0x00000000)
//--------

//--------
#define GPIOC_AHB_GPIOPeriphID1_R_PID1_MASK     (0x000000FF)
#define GPIOC_AHB_GPIOPeriphID1_R_PID1_BIT      (0)
#define GPIOC_AHB_GPIOPeriphID1_R_PID1_DEFAULT  (0x00000000)

#define GPIOC_AHB_GPIOPeriphID1_PID1_MASK       (0x000000FF)
#define GPIOC_AHB_GPIOPeriphID1_PID1_DEFAULT    (0x00000000)
//--------


////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 2.31 GPIOPeriphID2 ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOC_APB_GPIOPeriphID2            (((GPIOPeriphID2_TypeDef*)(GPIOC_APB_BASE+GPIO_APB_GPIOPeriphID2_OFFSET )))
#define GPIOC_APB_GPIOPeriphID2_R          (*((volatile const uint32_t *)(GPIOC_APB_BASE+GPIO_APB_GPIOPeriphID2_OFFSET )))

#define GPIOC_AHB_GPIOPeriphID2            (((GPIOPeriphID2_TypeDef*)(GPIOC_AHB_BASE+GPIO_AHB_GPIOPeriphID2_OFFSET )))
#define GPIOC_AHB_GPIOPeriphID2_R          (*((volatile const uint32_t *)(GPIOC_AHB_BASE+GPIO_AHB_GPIOPeriphID2_OFFSET )))

//--------
#define GPIOC_APB_GPIOPeriphID2_R_PID2_MASK     (0x000000FF)
#define GPIOC_APB_GPIOPeriphID2_R_PID2_BIT      (0)
#define GPIOC_APB_GPIOPeriphID2_R_PID2_DEFAULT  (0x00000018)

#define GPIOC_APB_GPIOPeriphID2_PID2_MASK       (0x000000FF)
#define GPIOC_APB_GPIOPeriphID2_PID2_DEFAULT    (0x00000018)
//--------

//--------
#define GPIOC_AHB_GPIOPeriphID2_R_PID2_MASK     (0x000000FF)
#define GPIOC_AHB_GPIOPeriphID2_R_PID2_BIT      (0)
#define GPIOC_AHB_GPIOPeriphID2_R_PID2_DEFAULT  (0x00000018)

#define GPIOC_AHB_GPIOPeriphID2_PID2_MASK       (0x000000FF)
#define GPIOC_AHB_GPIOPeriphID2_PID2_DEFAULT    (0x00000018)
//--------


////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 2.32 GPIOPeriphID3 ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOC_APB_GPIOPeriphID3            (((GPIOPeriphID3_TypeDef*)(GPIOC_APB_BASE+GPIO_APB_GPIOPeriphID3_OFFSET )))
#define GPIOC_APB_GPIOPeriphID3_R          (*((volatile const uint32_t *)(GPIOC_APB_BASE+GPIO_APB_GPIOPeriphID3_OFFSET )))

#define GPIOC_AHB_GPIOPeriphID3            (((GPIOPeriphID3_TypeDef*)(GPIOC_AHB_BASE+GPIO_AHB_GPIOPeriphID3_OFFSET )))
#define GPIOC_AHB_GPIOPeriphID3_R          (*((volatile const uint32_t *)(GPIOC_AHB_BASE+GPIO_AHB_GPIOPeriphID3_OFFSET )))

//--------
#define GPIOC_APB_GPIOPeriphID3_R_PID3_MASK     (0x000000FF)
#define GPIOC_APB_GPIOPeriphID3_R_PID3_BIT      (0)
#define GPIOC_APB_GPIOPeriphID3_R_PID3_DEFAULT  (0x00000001)

#define GPIOC_APB_GPIOPeriphID3_PID3_MASK       (0x000000FF)
#define GPIOC_APB_GPIOPeriphID3_PID3_DEFAULT    (0x00000001)
//--------

//--------
#define GPIOC_AHB_GPIOPeriphID3_R_PID3_MASK     (0x000000FF)
#define GPIOC_AHB_GPIOPeriphID3_R_PID3_BIT      (0)
#define GPIOC_AHB_GPIOPeriphID3_R_PID3_DEFAULT  (0x00000001)

#define GPIOC_AHB_GPIOPeriphID3_PID3_MASK       (0x000000FF)
#define GPIOC_AHB_GPIOPeriphID3_PID3_DEFAULT    (0x00000001)
//--------

////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 2.33 GPIOPCellID0 ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOC_APB_GPIOPCellID0            (((GPIOPCellID0_TypeDef*)(GPIOC_APB_BASE+GPIO_APB_GPIOPCellID0_OFFSET )))
#define GPIOC_APB_GPIOPCellID0_R          (*((volatile const uint32_t *)(GPIOC_APB_BASE+GPIO_APB_GPIOPCellID0_OFFSET )))

#define GPIOC_AHB_GPIOPCellID0            (((GPIOPCellID0_TypeDef*)(GPIOC_AHB_BASE+GPIO_AHB_GPIOPCellID0_OFFSET )))
#define GPIOC_AHB_GPIOPCellID0_R          (*((volatile const uint32_t *)(GPIOC_AHB_BASE+GPIO_AHB_GPIOPCellID0_OFFSET )))

//--------
#define GPIOC_APB_GPIOPCellID0_R_CID0_MASK     (0x000000FF)
#define GPIOC_APB_GPIOPCellID0_R_CID0_BIT      (0)
#define GPIOC_APB_GPIOPCellID0_R_CID0_DEFAULT  (0x0000000D)

#define GPIOC_APB_GPIOPCellID0_CID0_MASK       (0x000000FF)
#define GPIOC_APB_GPIOPCellID0_CID0_DEFAULT    (0x0000000D)
//--------

//--------
#define GPIOC_AHB_GPIOPCellID0_R_CID0_MASK     (0x000000FF)
#define GPIOC_AHB_GPIOPCellID0_R_CID0_BIT      (0)
#define GPIOC_AHB_GPIOPCellID0_R_CID0_DEFAULT  (0x0000000D)

#define GPIOC_AHB_GPIOPCellID0_CID0_MASK       (0x000000FF)
#define GPIOC_AHB_GPIOPCellID0_CID0_DEFAULT    (0x0000000D)
//--------

////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 2.34 GPIOPCellID1 ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOC_APB_GPIOPCellID1            (((GPIOPCellID1_TypeDef*)(GPIOC_APB_BASE+GPIO_APB_GPIOPCellID1_OFFSET )))
#define GPIOC_APB_GPIOPCellID1_R          (*((volatile const uint32_t *)(GPIOC_APB_BASE+GPIO_APB_GPIOPCellID1_OFFSET )))

#define GPIOC_AHB_GPIOPCellID1            (((GPIOPCellID1_TypeDef*)(GPIOC_AHB_BASE+GPIO_AHB_GPIOPCellID1_OFFSET )))
#define GPIOC_AHB_GPIOPCellID1_R          (*((volatile const uint32_t *)(GPIOC_AHB_BASE+GPIO_AHB_GPIOPCellID1_OFFSET )))

//--------
#define GPIOC_APB_GPIOPCellID1_R_CID1_MASK     (0x000000FF)
#define GPIOC_APB_GPIOPCellID1_R_CID1_BIT      (0)
#define GPIOC_APB_GPIOPCellID1_R_CID1_DEFAULT  (0x000000F0)

#define GPIOC_APB_GPIOPCellID1_CID1_MASK       (0x000000FF)
#define GPIOC_APB_GPIOPCellID1_CID1_DEFAULT    (0x000000F0)
//--------

//--------
#define GPIOC_AHB_GPIOPCellID1_R_CID1_MASK     (0x000000FF)
#define GPIOC_AHB_GPIOPCellID1_R_CID1_BIT      (0)
#define GPIOC_AHB_GPIOPCellID1_R_CID1_DEFAULT  (0x000000F0)

#define GPIOC_AHB_GPIOPCellID1_CID1_MASK       (0x000000FF)
#define GPIOC_AHB_GPIOPCellID1_CID1_DEFAULT    (0x000000F0)
//--------


////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 2.35 GPIOPCellID2 ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOC_APB_GPIOPCellID2            (((GPIOPCellID2_TypeDef*)(GPIOC_APB_BASE+GPIO_APB_GPIOPCellID2_OFFSET )))
#define GPIOC_APB_GPIOPCellID2_R          (*((volatile const uint32_t *)(GPIOC_APB_BASE+GPIO_APB_GPIOPCellID2_OFFSET )))

#define GPIOC_AHB_GPIOPCellID2            (((GPIOPCellID2_TypeDef*)(GPIOC_AHB_BASE+GPIO_AHB_GPIOPCellID2_OFFSET )))
#define GPIOC_AHB_GPIOPCellID2_R          (*((volatile const uint32_t *)(GPIOC_AHB_BASE+GPIO_AHB_GPIOPCellID2_OFFSET )))

//--------
#define GPIOC_APB_GPIOPCellID2_R_CID2_MASK     (0x000000FF)
#define GPIOC_APB_GPIOPCellID2_R_CID2_BIT      (0)
#define GPIOC_APB_GPIOPCellID2_R_CID2_DEFAULT  (0x00000005)

#define GPIOC_APB_GPIOPCellID2_CID2_MASK       (0x000000FF)
#define GPIOC_APB_GPIOPCellID2_CID2_DEFAULT    (0x00000005)
//--------

//--------
#define GPIOC_AHB_GPIOPCellID2_R_CID2_MASK     (0x000000FF)
#define GPIOC_AHB_GPIOPCellID2_R_CID2_BIT      (0)
#define GPIOC_AHB_GPIOPCellID2_R_CID2_DEFAULT  (0x00000005)

#define GPIOC_AHB_GPIOPCellID2_CID2_MASK       (0x000000FF)
#define GPIOC_AHB_GPIOPCellID2_CID2_DEFAULT    (0x00000005)
//--------


////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 2.36 GPIOPCellID3 ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOC_APB_GPIOPCellID3            (((GPIOPCellID3_TypeDef*)(GPIOC_APB_BASE+GPIO_APB_GPIOPCellID3_OFFSET )))
#define GPIOC_APB_GPIOPCellID3_R          (*((volatile const uint32_t *)(GPIOC_APB_BASE+GPIO_APB_GPIOPCellID3_OFFSET )))

#define GPIOC_AHB_GPIOPCellID3            (((GPIOPCellID3_TypeDef*)(GPIOC_AHB_BASE+GPIO_AHB_GPIOPCellID3_OFFSET )))
#define GPIOC_AHB_GPIOPCellID3_R          (*((volatile const uint32_t *)(GPIOC_AHB_BASE+GPIO_AHB_GPIOPCellID3_OFFSET )))

//--------
#define GPIOC_APB_GPIOPCellID3_R_CID3_MASK     (0x000000FF)
#define GPIOC_APB_GPIOPCellID3_R_CID3_BIT      (0)
#define GPIOC_APB_GPIOPCellID3_R_CID3_DEFAULT  (0x000000B1)

#define GPIOC_APB_GPIOPCellID3_CID3_MASK       (0x000000FF)
#define GPIOC_APB_GPIOPCellID3_CID3_DEFAULT    (0x000000B1)
//--------

//--------
#define GPIOC_AHB_GPIOPCellID3_R_CID3_MASK     (0x000000FF)
#define GPIOC_AHB_GPIOPCellID3_R_CID3_BIT      (0)
#define GPIOC_AHB_GPIOPCellID3_R_CID3_DEFAULT  (0x000000B1)

#define GPIOC_AHB_GPIOPCellID3_CID3_MASK       (0x000000FF)
#define GPIOC_AHB_GPIOPCellID3_CID3_DEFAULT    (0x000000B1)
//--------




//todo
////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 3 GPIOD ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////


////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 3.1 GPIODATA ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOD_APB_GPIODATA            (((GPIODATA_TypeDef*)(GPIOD_APB_BASE+GPIO_APB_GPIODATA_OFFSET )))
#define GPIOD_APB_GPIODATA_R          (*((volatile uint32_t *)(GPIOD_APB_BASE+GPIO_APB_GPIODATA_OFFSET )))
#define GPIOD_APB_GPIODATA0_R          (*((volatile uint32_t *)(GPIOD_APB_BASE+GPIO_APB_GPIODATA0_OFFSET )))
#define GPIOD_APB_GPIODATA1_R          (*((volatile uint32_t *)(GPIOD_APB_BASE+GPIO_APB_GPIODATA1_OFFSET )))
#define GPIOD_APB_GPIODATA2_R          (*((volatile uint32_t *)(GPIOD_APB_BASE+GPIO_APB_GPIODATA2_OFFSET )))
#define GPIOD_APB_GPIODATA3_R          (*((volatile uint32_t *)(GPIOD_APB_BASE+GPIO_APB_GPIODATA3_OFFSET )))
#define GPIOD_APB_GPIODATA4_R          (*((volatile uint32_t *)(GPIOD_APB_BASE+GPIO_APB_GPIODATA4_OFFSET )))
#define GPIOD_APB_GPIODATA5_R          (*((volatile uint32_t *)(GPIOD_APB_BASE+GPIO_APB_GPIODATA5_OFFSET )))
#define GPIOD_APB_GPIODATA6_R          (*((volatile uint32_t *)(GPIOD_APB_BASE+GPIO_APB_GPIODATA6_OFFSET )))
#define GPIOD_APB_GPIODATA7_R          (*((volatile uint32_t *)(GPIOD_APB_BASE+GPIO_APB_GPIODATA7_OFFSET )))

#define GPIOD_AHB_GPIODATA            (((GPIODATA_TypeDef*)(GPIOD_AHB_BASE+GPIO_AHB_GPIODATA_OFFSET )))
#define GPIOD_AHB_GPIODATA_R          (*((volatile uint32_t *)(GPIOD_AHB_BASE+GPIO_AHB_GPIODATA_OFFSET )))
#define GPIOD_AHB_GPIODATA0_R         (*((volatile uint32_t *)(GPIOD_AHB_BASE+GPIO_AHB_GPIODATA0_OFFSET )))
#define GPIOD_AHB_GPIODATA1_R         (*((volatile uint32_t *)(GPIOD_AHB_BASE+GPIO_AHB_GPIODATA1_OFFSET )))
#define GPIOD_AHB_GPIODATA2_R         (*((volatile uint32_t *)(GPIOD_AHB_BASE+GPIO_AHB_GPIODATA2_OFFSET )))
#define GPIOD_AHB_GPIODATA3_R         (*((volatile uint32_t *)(GPIOD_AHB_BASE+GPIO_AHB_GPIODATA3_OFFSET )))
#define GPIOD_AHB_GPIODATA4_R         (*((volatile uint32_t *)(GPIOD_AHB_BASE+GPIO_AHB_GPIODATA4_OFFSET )))
#define GPIOD_AHB_GPIODATA5_R         (*((volatile uint32_t *)(GPIOD_AHB_BASE+GPIO_AHB_GPIODATA5_OFFSET )))
#define GPIOD_AHB_GPIODATA6_R         (*((volatile uint32_t *)(GPIOD_AHB_BASE+GPIO_AHB_GPIODATA6_OFFSET )))
#define GPIOD_AHB_GPIODATA7_R         (*((volatile uint32_t *)(GPIOD_AHB_BASE+GPIO_AHB_GPIODATA7_OFFSET )))

#define GPIOD_APB_GPIODAT            (((GPIODAT_TypeDef*)(GPIOD_APB_BASE+GPIO_APB_GPIODAT_OFFSET )))
#define GPIOD_APB_GPIODAT_R          (*((volatile uint32_t *)(GPIOD_APB_BASE+GPIO_APB_GPIODAT_OFFSET )))

#define GPIOD_AHB_GPIODAT            (((GPIODAT_TypeDef*)(GPIOD_AHB_BASE+GPIO_AHB_GPIODAT_OFFSET )))
#define GPIOD_AHB_GPIODAT_R          (*((volatile uint32_t *)(GPIOD_AHB_BASE+GPIO_AHB_GPIODAT_OFFSET )))


//--------
#define GPIOD_APB_GPIODATA_R_DATA_MASK      (0x000000FF)
#define GPIOD_APB_GPIODATA_R_DATA_BIT       (0)
#define GPIOD_APB_GPIODATA_R_DATA0_LOW      (0x00000000)
#define GPIOD_APB_GPIODATA_R_DATA1_LOW      (0x00000000)
#define GPIOD_APB_GPIODATA_R_DATA2_LOW      (0x00000000)
#define GPIOD_APB_GPIODATA_R_DATA3_LOW      (0x00000000)
#define GPIOD_APB_GPIODATA_R_DATA4_LOW      (0x00000000)
#define GPIOD_APB_GPIODATA_R_DATA5_LOW      (0x00000000)
#define GPIOD_APB_GPIODATA_R_DATA6_LOW      (0x00000000)
#define GPIOD_APB_GPIODATA_R_DATA7_LOW      (0x00000000)
#define GPIOD_APB_GPIODATA_R_DATA0_HIGH     (0x00000001)
#define GPIOD_APB_GPIODATA_R_DATA1_HIGH     (0x00000002)
#define GPIOD_APB_GPIODATA_R_DATA2_HIGH     (0x00000004)
#define GPIOD_APB_GPIODATA_R_DATA3_HIGH     (0x00000008)
#define GPIOD_APB_GPIODATA_R_DATA4_HIGH     (0x00000010)
#define GPIOD_APB_GPIODATA_R_DATA5_HIGH     (0x00000020)
#define GPIOD_APB_GPIODATA_R_DATA6_HIGH     (0x00000040)
#define GPIOD_APB_GPIODATA_R_DATA7_HIGH     (0x00000080)

#define GPIOD_APB_GPIODATA_DATA_MASK        (0x00000001)
#define GPIOD_APB_GPIODATA_DATA0_LOW        (0x00000000)
#define GPIOD_APB_GPIODATA_DATA1_LOW        (0x00000000)
#define GPIOD_APB_GPIODATA_DATA2_LOW        (0x00000000)
#define GPIOD_APB_GPIODATA_DATA3_LOW        (0x00000000)
#define GPIOD_APB_GPIODATA_DATA4_LOW        (0x00000000)
#define GPIOD_APB_GPIODATA_DATA5_LOW        (0x00000000)
#define GPIOD_APB_GPIODATA_DATA6_LOW        (0x00000000)
#define GPIOD_APB_GPIODATA_DATA7_LOW        (0x00000000)
#define GPIOD_APB_GPIODATA_DATA0_HIGH       (0x00000001)
#define GPIOD_APB_GPIODATA_DATA1_HIGH       (0x00000001)
#define GPIOD_APB_GPIODATA_DATA2_HIGH       (0x00000001)
#define GPIOD_APB_GPIODATA_DATA3_HIGH       (0x00000001)
#define GPIOD_APB_GPIODATA_DATA4_HIGH       (0x00000001)
#define GPIOD_APB_GPIODATA_DATA5_HIGH       (0x00000001)
#define GPIOD_APB_GPIODATA_DATA6_HIGH       (0x00000001)
#define GPIOD_APB_GPIODATA_DATA7_HIGH       (0x00000001)
//--------

//--------
#define GPIOD_AHB_GPIODATA_R_DATA_MASK      (0x000000FF)
#define GPIOD_AHB_GPIODATA_R_DATA_BIT       (0)
#define GPIOD_AHB_GPIODATA_R_DATA0_LOW      (0x00000000)
#define GPIOD_AHB_GPIODATA_R_DATA1_LOW      (0x00000000)
#define GPIOD_AHB_GPIODATA_R_DATA2_LOW      (0x00000000)
#define GPIOD_AHB_GPIODATA_R_DATA3_LOW      (0x00000000)
#define GPIOD_AHB_GPIODATA_R_DATA4_LOW      (0x00000000)
#define GPIOD_AHB_GPIODATA_R_DATA5_LOW      (0x00000000)
#define GPIOD_AHB_GPIODATA_R_DATA6_LOW      (0x00000000)
#define GPIOD_AHB_GPIODATA_R_DATA7_LOW      (0x00000000)
#define GPIOD_AHB_GPIODATA_R_DATA0_HIGH     (0x00000001)
#define GPIOD_AHB_GPIODATA_R_DATA1_HIGH     (0x00000002)
#define GPIOD_AHB_GPIODATA_R_DATA2_HIGH     (0x00000004)
#define GPIOD_AHB_GPIODATA_R_DATA3_HIGH     (0x00000008)
#define GPIOD_AHB_GPIODATA_R_DATA4_HIGH     (0x00000010)
#define GPIOD_AHB_GPIODATA_R_DATA5_HIGH     (0x00000020)
#define GPIOD_AHB_GPIODATA_R_DATA6_HIGH     (0x00000040)
#define GPIOD_AHB_GPIODATA_R_DATA7_HIGH     (0x00000080)

#define GPIOD_AHB_GPIODATA_DATA_MASK        (0x00000001)
#define GPIOD_AHB_GPIODATA_DATA0_LOW        (0x00000000)
#define GPIOD_AHB_GPIODATA_DATA1_LOW        (0x00000000)
#define GPIOD_AHB_GPIODATA_DATA2_LOW        (0x00000000)
#define GPIOD_AHB_GPIODATA_DATA3_LOW        (0x00000000)
#define GPIOD_AHB_GPIODATA_DATA4_LOW        (0x00000000)
#define GPIOD_AHB_GPIODATA_DATA5_LOW        (0x00000000)
#define GPIOD_AHB_GPIODATA_DATA6_LOW        (0x00000000)
#define GPIOD_AHB_GPIODATA_DATA7_LOW        (0x00000000)
#define GPIOD_AHB_GPIODATA_DATA0_HIGH       (0x00000001)
#define GPIOD_AHB_GPIODATA_DATA1_HIGH       (0x00000001)
#define GPIOD_AHB_GPIODATA_DATA2_HIGH       (0x00000001)
#define GPIOD_AHB_GPIODATA_DATA3_HIGH       (0x00000001)
#define GPIOD_AHB_GPIODATA_DATA4_HIGH       (0x00000001)
#define GPIOD_AHB_GPIODATA_DATA5_HIGH       (0x00000001)
#define GPIOD_AHB_GPIODATA_DATA6_HIGH       (0x00000001)
#define GPIOD_AHB_GPIODATA_DATA7_HIGH       (0x00000001)
//--------


//--------
#define GPIOD_APB_GPIODAT_R_DAT_MASK        (0x000000FF)
#define GPIOD_APB_GPIODAT_R_DAT_BIT         (0)
#define GPIOD_APB_GPIODAT_R_DAT0_LOW        (0x00000000)
#define GPIOD_APB_GPIODAT_R_DAT1_LOW        (0x00000000)
#define GPIOD_APB_GPIODAT_R_DAT2_LOW        (0x00000000)
#define GPIOD_APB_GPIODAT_R_DAT3_LOW        (0x00000000)
#define GPIOD_APB_GPIODAT_R_DAT4_LOW        (0x00000000)
#define GPIOD_APB_GPIODAT_R_DAT5_LOW        (0x00000000)
#define GPIOD_APB_GPIODAT_R_DAT6_LOW        (0x00000000)
#define GPIOD_APB_GPIODAT_R_DAT7_LOW        (0x00000000)
#define GPIOD_APB_GPIODAT_R_DAT0_HIGH       (0x00000001)
#define GPIOD_APB_GPIODAT_R_DAT1_HIGH       (0x00000002)
#define GPIOD_APB_GPIODAT_R_DAT2_HIGH       (0x00000004)
#define GPIOD_APB_GPIODAT_R_DAT3_HIGH       (0x00000008)
#define GPIOD_APB_GPIODAT_R_DAT4_HIGH       (0x00000010)
#define GPIOD_APB_GPIODAT_R_DAT5_HIGH       (0x00000020)
#define GPIOD_APB_GPIODAT_R_DAT6_HIGH       (0x00000040)
#define GPIOD_APB_GPIODAT_R_DAT7_HIGH       (0x00000080)

#define GPIOD_APB_GPIODAT_DAT_MASK          (0x00000001)
#define GPIOD_APB_GPIODAT_DAT0_LOW          (0x00000000)
#define GPIOD_APB_GPIODAT_DAT1_LOW          (0x00000000)
#define GPIOD_APB_GPIODAT_DAT2_LOW          (0x00000000)
#define GPIOD_APB_GPIODAT_DAT3_LOW          (0x00000000)
#define GPIOD_APB_GPIODAT_DAT4_LOW          (0x00000000)
#define GPIOD_APB_GPIODAT_DAT5_LOW          (0x00000000)
#define GPIOD_APB_GPIODAT_DAT6_LOW          (0x00000000)
#define GPIOD_APB_GPIODAT_DAT7_LOW          (0x00000000)
#define GPIOD_APB_GPIODAT_DAT0_HIGH         (0x00000001)
#define GPIOD_APB_GPIODAT_DAT1_HIGH         (0x00000001)
#define GPIOD_APB_GPIODAT_DAT2_HIGH         (0x00000001)
#define GPIOD_APB_GPIODAT_DAT3_HIGH         (0x00000001)
#define GPIOD_APB_GPIODAT_DAT4_HIGH         (0x00000001)
#define GPIOD_APB_GPIODAT_DAT5_HIGH         (0x00000001)
#define GPIOD_APB_GPIODAT_DAT6_HIGH         (0x00000001)
#define GPIOD_APB_GPIODAT_DAT7_HIGH         (0x00000001)
//--------

//--------
#define GPIOD_AHB_GPIODAT_R_DAT_MASK        (0x000000FF)
#define GPIOD_AHB_GPIODAT_R_DAT_BIT         (0)
#define GPIOD_AHB_GPIODAT_R_DAT0_LOW        (0x00000000)
#define GPIOD_AHB_GPIODAT_R_DAT1_LOW        (0x00000000)
#define GPIOD_AHB_GPIODAT_R_DAT2_LOW        (0x00000000)
#define GPIOD_AHB_GPIODAT_R_DAT3_LOW        (0x00000000)
#define GPIOD_AHB_GPIODAT_R_DAT4_LOW        (0x00000000)
#define GPIOD_AHB_GPIODAT_R_DAT5_LOW        (0x00000000)
#define GPIOD_AHB_GPIODAT_R_DAT6_LOW        (0x00000000)
#define GPIOD_AHB_GPIODAT_R_DAT7_LOW        (0x00000000)
#define GPIOD_AHB_GPIODAT_R_DAT0_HIGH       (0x00000001)
#define GPIOD_AHB_GPIODAT_R_DAT1_HIGH       (0x00000002)
#define GPIOD_AHB_GPIODAT_R_DAT2_HIGH       (0x00000004)
#define GPIOD_AHB_GPIODAT_R_DAT3_HIGH       (0x00000008)
#define GPIOD_AHB_GPIODAT_R_DAT4_HIGH       (0x00000010)
#define GPIOD_AHB_GPIODAT_R_DAT5_HIGH       (0x00000020)
#define GPIOD_AHB_GPIODAT_R_DAT6_HIGH       (0x00000040)
#define GPIOD_AHB_GPIODAT_R_DAT7_HIGH       (0x00000080)

#define GPIOD_AHB_GPIODAT_DAT_MASK          (0x00000001)
#define GPIOD_AHB_GPIODAT_DAT0_LOW          (0x00000000)
#define GPIOD_AHB_GPIODAT_DAT1_LOW          (0x00000000)
#define GPIOD_AHB_GPIODAT_DAT2_LOW          (0x00000000)
#define GPIOD_AHB_GPIODAT_DAT3_LOW          (0x00000000)
#define GPIOD_AHB_GPIODAT_DAT4_LOW          (0x00000000)
#define GPIOD_AHB_GPIODAT_DAT5_LOW          (0x00000000)
#define GPIOD_AHB_GPIODAT_DAT6_LOW          (0x00000000)
#define GPIOD_AHB_GPIODAT_DAT7_LOW          (0x00000000)
#define GPIOD_AHB_GPIODAT_DAT0_HIGH         (0x00000001)
#define GPIOD_AHB_GPIODAT_DAT1_HIGH         (0x00000001)
#define GPIOD_AHB_GPIODAT_DAT2_HIGH         (0x00000001)
#define GPIOD_AHB_GPIODAT_DAT3_HIGH         (0x00000001)
#define GPIOD_AHB_GPIODAT_DAT4_HIGH         (0x00000001)
#define GPIOD_AHB_GPIODAT_DAT5_HIGH         (0x00000001)
#define GPIOD_AHB_GPIODAT_DAT6_HIGH         (0x00000001)
#define GPIOD_AHB_GPIODAT_DAT7_HIGH         (0x00000001)
//--------



#define GPIOD_AHB_GPIODATA_DATA0_BB         (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIODATA_OFFSET)*32)+(0*4))))
#define GPIOD_AHB_GPIODATA_DATA1_BB         (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIODATA_OFFSET)*32)+(1*4))))
#define GPIOD_AHB_GPIODATA_DATA2_BB         (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIODATA_OFFSET)*32)+(2*4))))
#define GPIOD_AHB_GPIODATA_DATA3_BB         (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIODATA_OFFSET)*32)+(3*4))))
#define GPIOD_AHB_GPIODATA_DATA4_BB         (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIODATA_OFFSET)*32)+(4*4))))
#define GPIOD_AHB_GPIODATA_DATA5_BB         (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIODATA_OFFSET)*32)+(5*4))))
#define GPIOD_AHB_GPIODATA_DATA6_BB         (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIODATA_OFFSET)*32)+(6*4))))
#define GPIOD_AHB_GPIODATA_DATA7_BB         (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIODATA_OFFSET)*32)+(7*4))))

#define GPIOD_AHB_GPIODATA0_DATA0_BB        (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIODATA0_OFFSET)*32)+(0*4))))
#define GPIOD_AHB_GPIODATA1_DATA1_BB        (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIODATA1_OFFSET)*32)+(1*4))))
#define GPIOD_AHB_GPIODATA2_DATA2_BB        (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIODATA2_OFFSET)*32)+(2*4))))
#define GPIOD_AHB_GPIODATA3_DATA3_BB        (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIODATA3_OFFSET)*32)+(3*4))))
#define GPIOD_AHB_GPIODATA4_DATA4_BB        (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIODATA4_OFFSET)*32)+(4*4))))
#define GPIOD_AHB_GPIODATA5_DATA5_BB        (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIODATA5_OFFSET)*32)+(5*4))))
#define GPIOD_AHB_GPIODATA6_DATA6_BB        (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIODATA6_OFFSET)*32)+(6*4))))
#define GPIOD_AHB_GPIODATA7_DATA7_BB        (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIODATA7_OFFSET)*32)+(7*4))))

#define GPIOD_AHB_GPIODAT_DAT0_BB           (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIODAT_OFFSET)*32)+(0*4))))
#define GPIOD_AHB_GPIODAT_DAT1_BB           (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIODAT_OFFSET)*32)+(1*4))))
#define GPIOD_AHB_GPIODAT_DAT2_BB           (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIODAT_OFFSET)*32)+(2*4))))
#define GPIOD_AHB_GPIODAT_DAT3_BB           (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIODAT_OFFSET)*32)+(3*4))))
#define GPIOD_AHB_GPIODAT_DAT4_BB           (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIODAT_OFFSET)*32)+(4*4))))
#define GPIOD_AHB_GPIODAT_DAT5_BB           (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIODAT_OFFSET)*32)+(5*4))))
#define GPIOD_AHB_GPIODAT_DAT6_BB           (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIODAT_OFFSET)*32)+(6*4))))
#define GPIOD_AHB_GPIODAT_DAT7_BB           (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIODAT_OFFSET)*32)+(7*4))))


#define GPIOD_APB_GPIODATA_DATA0_BB         (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIODATA_OFFSET)*32)+(0*4))))
#define GPIOD_APB_GPIODATA_DATA1_BB         (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIODATA_OFFSET)*32)+(1*4))))
#define GPIOD_APB_GPIODATA_DATA2_BB         (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIODATA_OFFSET)*32)+(2*4))))
#define GPIOD_APB_GPIODATA_DATA3_BB         (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIODATA_OFFSET)*32)+(3*4))))
#define GPIOD_APB_GPIODATA_DATA4_BB         (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIODATA_OFFSET)*32)+(4*4))))
#define GPIOD_APB_GPIODATA_DATA5_BB         (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIODATA_OFFSET)*32)+(5*4))))
#define GPIOD_APB_GPIODATA_DATA6_BB         (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIODATA_OFFSET)*32)+(6*4))))
#define GPIOD_APB_GPIODATA_DATA7_BB         (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIODATA_OFFSET)*32)+(7*4))))

#define GPIOD_APB_GPIODATA0_DATA0_BB        (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIODATA0_OFFSET)*32)+(0*4))))
#define GPIOD_APB_GPIODATA1_DATA1_BB        (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIODATA1_OFFSET)*32)+(1*4))))
#define GPIOD_APB_GPIODATA2_DATA2_BB        (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIODATA2_OFFSET)*32)+(2*4))))
#define GPIOD_APB_GPIODATA3_DATA3_BB        (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIODATA3_OFFSET)*32)+(3*4))))
#define GPIOD_APB_GPIODATA4_DATA4_BB        (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIODATA4_OFFSET)*32)+(4*4))))
#define GPIOD_APB_GPIODATA5_DATA5_BB        (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIODATA5_OFFSET)*32)+(5*4))))
#define GPIOD_APB_GPIODATA6_DATA6_BB        (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIODATA6_OFFSET)*32)+(6*4))))
#define GPIOD_APB_GPIODATA7_DATA7_BB        (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIODATA7_OFFSET)*32)+(7*4))))

#define GPIOD_APB_GPIODAT_DAT0_BB           (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIODAT_OFFSET)*32)+(0*4))))
#define GPIOD_APB_GPIODAT_DAT1_BB           (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIODAT_OFFSET)*32)+(1*4))))
#define GPIOD_APB_GPIODAT_DAT2_BB           (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIODAT_OFFSET)*32)+(2*4))))
#define GPIOD_APB_GPIODAT_DAT3_BB           (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIODAT_OFFSET)*32)+(3*4))))
#define GPIOD_APB_GPIODAT_DAT4_BB           (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIODAT_OFFSET)*32)+(4*4))))
#define GPIOD_APB_GPIODAT_DAT5_BB           (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIODAT_OFFSET)*32)+(5*4))))
#define GPIOD_APB_GPIODAT_DAT6_BB           (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIODAT_OFFSET)*32)+(6*4))))
#define GPIOD_APB_GPIODAT_DAT7_BB           (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIODAT_OFFSET)*32)+(7*4))))

////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 3.2 GPIODIR ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOD_APB_GPIODIR            (((GPIODIR_TypeDef*)(GPIOD_APB_BASE+GPIO_APB_GPIODIR_OFFSET )))
#define GPIOD_APB_GPIODIR_R          (*((volatile uint32_t *)(GPIOD_APB_BASE+GPIO_APB_GPIODIR_OFFSET )))

#define GPIOD_AHB_GPIODIR            (((GPIODIR_TypeDef*)(GPIOD_AHB_BASE+GPIO_AHB_GPIODIR_OFFSET )))
#define GPIOD_AHB_GPIODIR_R          (*((volatile uint32_t *)(GPIOD_AHB_BASE+GPIO_AHB_GPIODIR_OFFSET )))

//--------
#define GPIOD_APB_GPIODIR_R_DIR_MASK            (0x000000FF)
#define GPIOD_APB_GPIODIR_R_DIR_BIT             (0)
#define GPIOD_APB_GPIODIR_R_DIR0_INPUT          (0x00000000)
#define GPIOD_APB_GPIODIR_R_DIR1_INPUT          (0x00000000)
#define GPIOD_APB_GPIODIR_R_DIR2_INPUT          (0x00000000)
#define GPIOD_APB_GPIODIR_R_DIR3_INPUT          (0x00000000)
#define GPIOD_APB_GPIODIR_R_DIR4_INPUT          (0x00000000)
#define GPIOD_APB_GPIODIR_R_DIR5_INPUT          (0x00000000)
#define GPIOD_APB_GPIODIR_R_DIR6_INPUT          (0x00000000)
#define GPIOD_APB_GPIODIR_R_DIR7_INPUT          (0x00000000)
#define GPIOD_APB_GPIODIR_R_DIR0_OUTPUT         (0x00000001)
#define GPIOD_APB_GPIODIR_R_DIR1_OUTPUT         (0x00000002)
#define GPIOD_APB_GPIODIR_R_DIR2_OUTPUT         (0x00000004)
#define GPIOD_APB_GPIODIR_R_DIR3_OUTPUT         (0x00000008)
#define GPIOD_APB_GPIODIR_R_DIR4_OUTPUT         (0x00000010)
#define GPIOD_APB_GPIODIR_R_DIR5_OUTPUT         (0x00000020)
#define GPIOD_APB_GPIODIR_R_DIR6_OUTPUT         (0x00000040)
#define GPIOD_APB_GPIODIR_R_DIR7_OUTPUT         (0x00000080)

#define GPIOD_APB_GPIODIR_DIR_MASK              (0x00000001)
#define GPIOD_APB_GPIODIR_DIR0_INPUT            (0x00000000)
#define GPIOD_APB_GPIODIR_DIR1_INPUT            (0x00000000)
#define GPIOD_APB_GPIODIR_DIR2_INPUT            (0x00000000)
#define GPIOD_APB_GPIODIR_DIR3_INPUT            (0x00000000)
#define GPIOD_APB_GPIODIR_DIR4_INPUT            (0x00000000)
#define GPIOD_APB_GPIODIR_DIR5_INPUT            (0x00000000)
#define GPIOD_APB_GPIODIR_DIR6_INPUT            (0x00000000)
#define GPIOD_APB_GPIODIR_DIR7_INPUT            (0x00000000)
#define GPIOD_APB_GPIODIR_DIR0_OUTPUT           (0x00000001)
#define GPIOD_APB_GPIODIR_DIR1_OUTPUT           (0x00000001)
#define GPIOD_APB_GPIODIR_DIR2_OUTPUT           (0x00000001)
#define GPIOD_APB_GPIODIR_DIR3_OUTPUT           (0x00000001)
#define GPIOD_APB_GPIODIR_DIR4_OUTPUT           (0x00000001)
#define GPIOD_APB_GPIODIR_DIR5_OUTPUT           (0x00000001)
#define GPIOD_APB_GPIODIR_DIR6_OUTPUT           (0x00000001)
#define GPIOD_APB_GPIODIR_DIR7_OUTPUT           (0x00000001)
//--------

//--------
#define GPIOD_AHB_GPIODIR_R_DIR_MASK            (0x000000FF)
#define GPIOD_AHB_GPIODIR_R_DIR_BIT             (0)
#define GPIOD_AHB_GPIODIR_R_DIR0_INPUT          (0x00000000)
#define GPIOD_AHB_GPIODIR_R_DIR1_INPUT          (0x00000000)
#define GPIOD_AHB_GPIODIR_R_DIR2_INPUT          (0x00000000)
#define GPIOD_AHB_GPIODIR_R_DIR3_INPUT          (0x00000000)
#define GPIOD_AHB_GPIODIR_R_DIR4_INPUT          (0x00000000)
#define GPIOD_AHB_GPIODIR_R_DIR5_INPUT          (0x00000000)
#define GPIOD_AHB_GPIODIR_R_DIR6_INPUT          (0x00000000)
#define GPIOD_AHB_GPIODIR_R_DIR7_INPUT          (0x00000000)
#define GPIOD_AHB_GPIODIR_R_DIR0_OUTPUT         (0x00000001)
#define GPIOD_AHB_GPIODIR_R_DIR1_OUTPUT         (0x00000002)
#define GPIOD_AHB_GPIODIR_R_DIR2_OUTPUT         (0x00000004)
#define GPIOD_AHB_GPIODIR_R_DIR3_OUTPUT         (0x00000008)
#define GPIOD_AHB_GPIODIR_R_DIR4_OUTPUT         (0x00000010)
#define GPIOD_AHB_GPIODIR_R_DIR5_OUTPUT         (0x00000020)
#define GPIOD_AHB_GPIODIR_R_DIR6_OUTPUT         (0x00000040)
#define GPIOD_AHB_GPIODIR_R_DIR7_OUTPUT         (0x00000080)

#define GPIOD_AHB_GPIODIR_DIR_MASK              (0x000000FF)
#define GPIOD_AHB_GPIODIR_DIR0_INPUT            (0x00000000)
#define GPIOD_AHB_GPIODIR_DIR1_INPUT            (0x00000000)
#define GPIOD_AHB_GPIODIR_DIR2_INPUT            (0x00000000)
#define GPIOD_AHB_GPIODIR_DIR3_INPUT            (0x00000000)
#define GPIOD_AHB_GPIODIR_DIR4_INPUT            (0x00000000)
#define GPIOD_AHB_GPIODIR_DIR5_INPUT            (0x00000000)
#define GPIOD_AHB_GPIODIR_DIR6_INPUT            (0x00000000)
#define GPIOD_AHB_GPIODIR_DIR7_INPUT            (0x00000000)
#define GPIOD_AHB_GPIODIR_DIR0_OUTPUT           (0x00000001)
#define GPIOD_AHB_GPIODIR_DIR1_OUTPUT           (0x00000001)
#define GPIOD_AHB_GPIODIR_DIR2_OUTPUT           (0x00000001)
#define GPIOD_AHB_GPIODIR_DIR3_OUTPUT           (0x00000001)
#define GPIOD_AHB_GPIODIR_DIR4_OUTPUT           (0x00000001)
#define GPIOD_AHB_GPIODIR_DIR5_OUTPUT           (0x00000001)
#define GPIOD_AHB_GPIODIR_DIR6_OUTPUT           (0x00000001)
#define GPIOD_AHB_GPIODIR_DIR7_OUTPUT           (0x00000001)
//--------

#define GPIOD_AHB_GPIODIR_DIR0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIODIR_OFFSET)*32)+(0*4))))
#define GPIOD_AHB_GPIODIR_DIR1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIODIR_OFFSET)*32)+(1*4))))
#define GPIOD_AHB_GPIODIR_DIR2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIODIR_OFFSET)*32)+(2*4))))
#define GPIOD_AHB_GPIODIR_DIR3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIODIR_OFFSET)*32)+(3*4))))
#define GPIOD_AHB_GPIODIR_DIR4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIODIR_OFFSET)*32)+(4*4))))
#define GPIOD_AHB_GPIODIR_DIR5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIODIR_OFFSET)*32)+(5*4))))
#define GPIOD_AHB_GPIODIR_DIR6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIODIR_OFFSET)*32)+(6*4))))
#define GPIOD_AHB_GPIODIR_DIR7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIODIR_OFFSET)*32)+(7*4))))

#define GPIOD_APB_GPIODIR_DIR0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIODIR_OFFSET)*32)+(0*4))))
#define GPIOD_APB_GPIODIR_DIR1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIODIR_OFFSET)*32)+(1*4))))
#define GPIOD_APB_GPIODIR_DIR2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIODIR_OFFSET)*32)+(2*4))))
#define GPIOD_APB_GPIODIR_DIR3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIODIR_OFFSET)*32)+(3*4))))
#define GPIOD_APB_GPIODIR_DIR4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIODIR_OFFSET)*32)+(4*4))))
#define GPIOD_APB_GPIODIR_DIR5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIODIR_OFFSET)*32)+(5*4))))
#define GPIOD_APB_GPIODIR_DIR6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIODIR_OFFSET)*32)+(6*4))))
#define GPIOD_APB_GPIODIR_DIR7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIODIR_OFFSET)*32)+(7*4))))

////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 3.3 GPIOIS ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOD_APB_GPIOIS            (((GPIOIS_TypeDef*)(GPIOD_APB_BASE+GPIO_APB_GPIOIS_OFFSET )))
#define GPIOD_APB_GPIOIS_R          (*((volatile uint32_t *)(GPIOD_APB_BASE+GPIO_APB_GPIOIS_OFFSET )))

#define GPIOD_AHB_GPIOIS            (((GPIOIS_TypeDef*)(GPIOD_AHB_BASE+GPIO_AHB_GPIOIS_OFFSET )))
#define GPIOD_AHB_GPIOIS_R          (*((volatile uint32_t *)(GPIOD_AHB_BASE+GPIO_AHB_GPIOIS_OFFSET )))

//--------
#define GPIOD_APB_GPIOIS_R_IS_MASK      (0x000000FF)
#define GPIOD_APB_GPIOIS_R_IS_BIT       (0)
#define GPIOD_APB_GPIOIS_R_IS0_EDGE     (0x00000000)
#define GPIOD_APB_GPIOIS_R_IS1_EDGE     (0x00000000)
#define GPIOD_APB_GPIOIS_R_IS2_EDGE     (0x00000000)
#define GPIOD_APB_GPIOIS_R_IS3_EDGE     (0x00000000)
#define GPIOD_APB_GPIOIS_R_IS4_EDGE     (0x00000000)
#define GPIOD_APB_GPIOIS_R_IS5_EDGE     (0x00000000)
#define GPIOD_APB_GPIOIS_R_IS6_EDGE     (0x00000000)
#define GPIOD_APB_GPIOIS_R_IS7_EDGE     (0x00000000)
#define GPIOD_APB_GPIOIS_R_IS0_LEVEL    (0x00000001)
#define GPIOD_APB_GPIOIS_R_IS1_LEVEL    (0x00000002)
#define GPIOD_APB_GPIOIS_R_IS2_LEVEL    (0x00000004)
#define GPIOD_APB_GPIOIS_R_IS3_LEVEL    (0x00000008)
#define GPIOD_APB_GPIOIS_R_IS4_LEVEL    (0x00000010)
#define GPIOD_APB_GPIOIS_R_IS5_LEVEL    (0x00000020)
#define GPIOD_APB_GPIOIS_R_IS6_LEVEL    (0x00000040)
#define GPIOD_APB_GPIOIS_R_IS7_LEVEL    (0x00000080)

#define GPIOD_APB_GPIOIS_IS_MASK        (0x00000001)
#define GPIOD_APB_GPIOIS_IS0_EDGE       (0x00000000)
#define GPIOD_APB_GPIOIS_IS1_EDGE       (0x00000000)
#define GPIOD_APB_GPIOIS_IS2_EDGE       (0x00000000)
#define GPIOD_APB_GPIOIS_IS3_EDGE       (0x00000000)
#define GPIOD_APB_GPIOIS_IS4_EDGE       (0x00000000)
#define GPIOD_APB_GPIOIS_IS5_EDGE       (0x00000000)
#define GPIOD_APB_GPIOIS_IS6_EDGE       (0x00000000)
#define GPIOD_APB_GPIOIS_IS7_EDGE       (0x00000000)
#define GPIOD_APB_GPIOIS_IS0_LEVEL      (0x00000001)
#define GPIOD_APB_GPIOIS_IS1_LEVEL      (0x00000001)
#define GPIOD_APB_GPIOIS_IS2_LEVEL      (0x00000001)
#define GPIOD_APB_GPIOIS_IS3_LEVEL      (0x00000001)
#define GPIOD_APB_GPIOIS_IS4_LEVEL      (0x00000001)
#define GPIOD_APB_GPIOIS_IS5_LEVEL      (0x00000001)
#define GPIOD_APB_GPIOIS_IS6_LEVEL      (0x00000001)
#define GPIOD_APB_GPIOIS_IS7_LEVEL      (0x00000080)
//--------

//--------
#define GPIOD_AHB_GPIOIS_R_IS_MASK      (0x000000FF)
#define GPIOD_AHB_GPIOIS_R_IS_BIT       (0)
#define GPIOD_AHB_GPIOIS_R_IS0_EDGE     (0x00000000)
#define GPIOD_AHB_GPIOIS_R_IS1_EDGE     (0x00000000)
#define GPIOD_AHB_GPIOIS_R_IS2_EDGE     (0x00000000)
#define GPIOD_AHB_GPIOIS_R_IS3_EDGE     (0x00000000)
#define GPIOD_AHB_GPIOIS_R_IS4_EDGE     (0x00000000)
#define GPIOD_AHB_GPIOIS_R_IS5_EDGE     (0x00000000)
#define GPIOD_AHB_GPIOIS_R_IS6_EDGE     (0x00000000)
#define GPIOD_AHB_GPIOIS_R_IS7_EDGE     (0x00000000)
#define GPIOD_AHB_GPIOIS_R_IS0_LEVEL    (0x00000001)
#define GPIOD_AHB_GPIOIS_R_IS1_LEVEL    (0x00000002)
#define GPIOD_AHB_GPIOIS_R_IS2_LEVEL    (0x00000004)
#define GPIOD_AHB_GPIOIS_R_IS3_LEVEL    (0x00000008)
#define GPIOD_AHB_GPIOIS_R_IS4_LEVEL    (0x00000010)
#define GPIOD_AHB_GPIOIS_R_IS5_LEVEL    (0x00000020)
#define GPIOD_AHB_GPIOIS_R_IS6_LEVEL    (0x00000040)
#define GPIOD_AHB_GPIOIS_R_IS7_LEVEL    (0x00000080)

#define GPIOD_AHB_GPIOIS_IS_MASK        (0x00000001)
#define GPIOD_AHB_GPIOIS_IS0_EDGE       (0x00000000)
#define GPIOD_AHB_GPIOIS_IS1_EDGE       (0x00000000)
#define GPIOD_AHB_GPIOIS_IS2_EDGE       (0x00000000)
#define GPIOD_AHB_GPIOIS_IS3_EDGE       (0x00000000)
#define GPIOD_AHB_GPIOIS_IS4_EDGE       (0x00000000)
#define GPIOD_AHB_GPIOIS_IS5_EDGE       (0x00000000)
#define GPIOD_AHB_GPIOIS_IS6_EDGE       (0x00000000)
#define GPIOD_AHB_GPIOIS_IS7_EDGE       (0x00000000)
#define GPIOD_AHB_GPIOIS_IS0_LEVEL      (0x00000001)
#define GPIOD_AHB_GPIOIS_IS1_LEVEL      (0x00000001)
#define GPIOD_AHB_GPIOIS_IS2_LEVEL      (0x00000001)
#define GPIOD_AHB_GPIOIS_IS3_LEVEL      (0x00000001)
#define GPIOD_AHB_GPIOIS_IS4_LEVEL      (0x00000001)
#define GPIOD_AHB_GPIOIS_IS5_LEVEL      (0x00000001)
#define GPIOD_AHB_GPIOIS_IS6_LEVEL      (0x00000001)
#define GPIOD_AHB_GPIOIS_IS7_LEVEL      (0x00000001)
//--------

#define GPIOD_AHB_GPIOIS_IS0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIOIS_OFFSET)*32)+(0*4))))
#define GPIOD_AHB_GPIOIS_IS1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIOIS_OFFSET)*32)+(1*4))))
#define GPIOD_AHB_GPIOIS_IS2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIOIS_OFFSET)*32)+(2*4))))
#define GPIOD_AHB_GPIOIS_IS3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIOIS_OFFSET)*32)+(3*4))))
#define GPIOD_AHB_GPIOIS_IS4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIOIS_OFFSET)*32)+(4*4))))
#define GPIOD_AHB_GPIOIS_IS5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIOIS_OFFSET)*32)+(5*4))))
#define GPIOD_AHB_GPIOIS_IS6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIOIS_OFFSET)*32)+(6*4))))
#define GPIOD_AHB_GPIOIS_IS7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIOIS_OFFSET)*32)+(7*4))))

#define GPIOD_APB_GPIOIS_IS0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIOIS_OFFSET)*32)+(0*4))))
#define GPIOD_APB_GPIOIS_IS1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIOIS_OFFSET)*32)+(1*4))))
#define GPIOD_APB_GPIOIS_IS2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIOIS_OFFSET)*32)+(2*4))))
#define GPIOD_APB_GPIOIS_IS3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIOIS_OFFSET)*32)+(3*4))))
#define GPIOD_APB_GPIOIS_IS4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIOIS_OFFSET)*32)+(4*4))))
#define GPIOD_APB_GPIOIS_IS5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIOIS_OFFSET)*32)+(5*4))))
#define GPIOD_APB_GPIOIS_IS6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIOIS_OFFSET)*32)+(6*4))))
#define GPIOD_APB_GPIOIS_IS7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIOIS_OFFSET)*32)+(7*4))))

////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 3.4 GPIOIBE ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOD_APB_GPIOIBE            (((GPIOIBE_TypeDef*)(GPIOD_APB_BASE+GPIO_APB_GPIOIBE_OFFSET )))
#define GPIOD_APB_GPIOIBE_R          (*((volatile uint32_t *)(GPIOD_APB_BASE+GPIO_APB_GPIOIBE_OFFSET )))

#define GPIOD_AHB_GPIOIBE            (((GPIOIBE_TypeDef*)(GPIOD_AHB_BASE+GPIO_AHB_GPIOIBE_OFFSET )))
#define GPIOD_AHB_GPIOIBE_R          (*((volatile uint32_t *)(GPIOD_AHB_BASE+GPIO_AHB_GPIOIBE_OFFSET )))


//--------
#define GPIOD_APB_GPIOIBE_R_IBE_MASK        (0x000000FF)
#define GPIOD_APB_GPIOIBE_R_IBE_BIT         (0)
#define GPIOD_APB_GPIOIBE_R_IBE0_SINGLE     (0x00000000)
#define GPIOD_APB_GPIOIBE_R_IBE1_SINGLE     (0x00000000)
#define GPIOD_APB_GPIOIBE_R_IBE2_SINGLE     (0x00000000)
#define GPIOD_APB_GPIOIBE_R_IBE3_SINGLE     (0x00000000)
#define GPIOD_APB_GPIOIBE_R_IBE4_SINGLE     (0x00000000)
#define GPIOD_APB_GPIOIBE_R_IBE5_SINGLE     (0x00000000)
#define GPIOD_APB_GPIOIBE_R_IBE6_SINGLE     (0x00000000)
#define GPIOD_APB_GPIOIBE_R_IBE7_SINGLE     (0x00000000)
#define GPIOD_APB_GPIOIBE_R_IBE0_BOTH       (0x00000001)
#define GPIOD_APB_GPIOIBE_R_IBE1_BOTH       (0x00000002)
#define GPIOD_APB_GPIOIBE_R_IBE2_BOTH       (0x00000004)
#define GPIOD_APB_GPIOIBE_R_IBE3_BOTH       (0x00000008)
#define GPIOD_APB_GPIOIBE_R_IBE4_BOTH       (0x00000010)
#define GPIOD_APB_GPIOIBE_R_IBE5_BOTH       (0x00000020)
#define GPIOD_APB_GPIOIBE_R_IBE6_BOTH       (0x00000040)
#define GPIOD_APB_GPIOIBE_R_IBE7_BOTH       (0x00000080)

#define GPIOD_APB_GPIOIBE_IBE_MASK          (0x00000001)
#define GPIOD_APB_GPIOIBE_IBE0_SINGLE       (0x00000000)
#define GPIOD_APB_GPIOIBE_IBE1_SINGLE       (0x00000000)
#define GPIOD_APB_GPIOIBE_IBE2_SINGLE       (0x00000000)
#define GPIOD_APB_GPIOIBE_IBE3_SINGLE       (0x00000000)
#define GPIOD_APB_GPIOIBE_IBE4_SINGLE       (0x00000000)
#define GPIOD_APB_GPIOIBE_IBE5_SINGLE       (0x00000000)
#define GPIOD_APB_GPIOIBE_IBE6_SINGLE       (0x00000000)
#define GPIOD_APB_GPIOIBE_IBE7_SINGLE       (0x00000000)
#define GPIOD_APB_GPIOIBE_IBE0_BOTH         (0x00000001)
#define GPIOD_APB_GPIOIBE_IBE1_BOTH         (0x00000001)
#define GPIOD_APB_GPIOIBE_IBE2_BOTH         (0x00000001)
#define GPIOD_APB_GPIOIBE_IBE3_BOTH         (0x00000001)
#define GPIOD_APB_GPIOIBE_IBE4_BOTH         (0x00000001)
#define GPIOD_APB_GPIOIBE_IBE5_BOTH         (0x00000001)
#define GPIOD_APB_GPIOIBE_IBE6_BOTH         (0x00000001)
#define GPIOD_APB_GPIOIBE_IBE7_BOTH         (0x00000001)
//--------

//--------
#define GPIOD_AHB_GPIOIBE_R_IBE_MASK        (0x000000FF)
#define GPIOD_AHB_GPIOIBE_R_IBE_BIT         (0)
#define GPIOD_AHB_GPIOIBE_R_IBE0_SINGLE     (0x00000000)
#define GPIOD_AHB_GPIOIBE_R_IBE1_SINGLE     (0x00000000)
#define GPIOD_AHB_GPIOIBE_R_IBE2_SINGLE     (0x00000000)
#define GPIOD_AHB_GPIOIBE_R_IBE3_SINGLE     (0x00000000)
#define GPIOD_AHB_GPIOIBE_R_IBE4_SINGLE     (0x00000000)
#define GPIOD_AHB_GPIOIBE_R_IBE5_SINGLE     (0x00000000)
#define GPIOD_AHB_GPIOIBE_R_IBE6_SINGLE     (0x00000000)
#define GPIOD_AHB_GPIOIBE_R_IBE7_SINGLE     (0x00000000)
#define GPIOD_AHB_GPIOIBE_R_IBE0_BOTH       (0x00000001)
#define GPIOD_AHB_GPIOIBE_R_IBE1_BOTH       (0x00000002)
#define GPIOD_AHB_GPIOIBE_R_IBE2_BOTH       (0x00000004)
#define GPIOD_AHB_GPIOIBE_R_IBE3_BOTH       (0x00000008)
#define GPIOD_AHB_GPIOIBE_R_IBE4_BOTH       (0x00000010)
#define GPIOD_AHB_GPIOIBE_R_IBE5_BOTH       (0x00000020)
#define GPIOD_AHB_GPIOIBE_R_IBE6_BOTH       (0x00000040)
#define GPIOD_AHB_GPIOIBE_R_IBE7_BOTH       (0x00000080)

#define GPIOD_AHB_GPIOIBE_IBE_MASK          (0x00000001)
#define GPIOD_AHB_GPIOIBE_IBE0_SINGLE       (0x00000000)
#define GPIOD_AHB_GPIOIBE_IBE1_SINGLE       (0x00000000)
#define GPIOD_AHB_GPIOIBE_IBE2_SINGLE       (0x00000000)
#define GPIOD_AHB_GPIOIBE_IBE3_SINGLE       (0x00000000)
#define GPIOD_AHB_GPIOIBE_IBE4_SINGLE       (0x00000000)
#define GPIOD_AHB_GPIOIBE_IBE5_SINGLE       (0x00000000)
#define GPIOD_AHB_GPIOIBE_IBE6_SINGLE       (0x00000000)
#define GPIOD_AHB_GPIOIBE_IBE7_SINGLE       (0x00000000)
#define GPIOD_AHB_GPIOIBE_IBE0_BOTH         (0x00000001)
#define GPIOD_AHB_GPIOIBE_IBE1_BOTH         (0x00000001)
#define GPIOD_AHB_GPIOIBE_IBE2_BOTH         (0x00000001)
#define GPIOD_AHB_GPIOIBE_IBE3_BOTH         (0x00000001)
#define GPIOD_AHB_GPIOIBE_IBE4_BOTH         (0x00000001)
#define GPIOD_AHB_GPIOIBE_IBE5_BOTH         (0x00000001)
#define GPIOD_AHB_GPIOIBE_IBE6_BOTH         (0x00000001)
#define GPIOD_AHB_GPIOIBE_IBE7_BOTH         (0x00000001)
//--------

#define GPIOD_AHB_GPIOIBE_IBE0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIOIBE_OFFSET)*32)+(0*4))))
#define GPIOD_AHB_GPIOIBE_IBE1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIOIBE_OFFSET)*32)+(1*4))))
#define GPIOD_AHB_GPIOIBE_IBE2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIOIBE_OFFSET)*32)+(2*4))))
#define GPIOD_AHB_GPIOIBE_IBE3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIOIBE_OFFSET)*32)+(3*4))))
#define GPIOD_AHB_GPIOIBE_IBE4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIOIBE_OFFSET)*32)+(4*4))))
#define GPIOD_AHB_GPIOIBE_IBE5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIOIBE_OFFSET)*32)+(5*4))))
#define GPIOD_AHB_GPIOIBE_IBE6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIOIBE_OFFSET)*32)+(6*4))))
#define GPIOD_AHB_GPIOIBE_IBE7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIOIBE_OFFSET)*32)+(7*4))))

#define GPIOD_APB_GPIOIBE_IBE0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIOIBE_OFFSET)*32)+(0*4))))
#define GPIOD_APB_GPIOIBE_IBE1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIOIBE_OFFSET)*32)+(1*4))))
#define GPIOD_APB_GPIOIBE_IBE2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIOIBE_OFFSET)*32)+(2*4))))
#define GPIOD_APB_GPIOIBE_IBE3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIOIBE_OFFSET)*32)+(3*4))))
#define GPIOD_APB_GPIOIBE_IBE4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIOIBE_OFFSET)*32)+(4*4))))
#define GPIOD_APB_GPIOIBE_IBE5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIOIBE_OFFSET)*32)+(5*4))))
#define GPIOD_APB_GPIOIBE_IBE6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIOIBE_OFFSET)*32)+(6*4))))
#define GPIOD_APB_GPIOIBE_IBE7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIOIBE_OFFSET)*32)+(7*4))))


////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 3.5 GPIOIEV ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOD_APB_GPIOIEV            (((GPIOIEV_TypeDef*)(GPIOD_APB_BASE+GPIO_APB_GPIOIEV_OFFSET )))
#define GPIOD_APB_GPIOIEV_R          (*((volatile uint32_t *)(GPIOD_APB_BASE+GPIO_APB_GPIOIEV_OFFSET )))

#define GPIOD_AHB_GPIOIEV            (((GPIOIEV_TypeDef*)(GPIOD_AHB_BASE+GPIO_AHB_GPIOIEV_OFFSET )))
#define GPIOD_AHB_GPIOIEV_R          (*((volatile uint32_t *)(GPIOD_AHB_BASE+GPIO_AHB_GPIOIEV_OFFSET )))


//--------
#define GPIOD_APB_GPIOIEV_R_IEV_MASK        (0x000000FF)
#define GPIOD_APB_GPIOIEV_R_IEV_BIT         (0)
#define GPIOD_APB_GPIOIEV_R_IEV0_FALLING    (0x00000000)
#define GPIOD_APB_GPIOIEV_R_IEV1_FALLING    (0x00000000)
#define GPIOD_APB_GPIOIEV_R_IEV2_FALLING    (0x00000000)
#define GPIOD_APB_GPIOIEV_R_IEV3_FALLING    (0x00000000)
#define GPIOD_APB_GPIOIEV_R_IEV4_FALLING    (0x00000000)
#define GPIOD_APB_GPIOIEV_R_IEV5_FALLING    (0x00000000)
#define GPIOD_APB_GPIOIEV_R_IEV6_FALLING    (0x00000000)
#define GPIOD_APB_GPIOIEV_R_IEV7_FALLING    (0x00000000)
#define GPIOD_APB_GPIOIEV_R_IEV0_RISING     (0x00000001)
#define GPIOD_APB_GPIOIEV_R_IEV1_RISING     (0x00000002)
#define GPIOD_APB_GPIOIEV_R_IEV2_RISING     (0x00000004)
#define GPIOD_APB_GPIOIEV_R_IEV3_RISING     (0x00000008)
#define GPIOD_APB_GPIOIEV_R_IEV4_RISING     (0x00000010)
#define GPIOD_APB_GPIOIEV_R_IEV5_RISING     (0x00000020)
#define GPIOD_APB_GPIOIEV_R_IEV6_RISING     (0x00000040)
#define GPIOD_APB_GPIOIEV_R_IEV7_RISING     (0x00000080)

#define GPIOD_APB_GPIOIEV_IEV_MASK          (0x00000001)
#define GPIOD_APB_GPIOIEV_IEV0_FALLING      (0x00000000)
#define GPIOD_APB_GPIOIEV_IEV1_FALLING      (0x00000000)
#define GPIOD_APB_GPIOIEV_IEV2_FALLING      (0x00000000)
#define GPIOD_APB_GPIOIEV_IEV3_FALLING      (0x00000000)
#define GPIOD_APB_GPIOIEV_IEV4_FALLING      (0x00000000)
#define GPIOD_APB_GPIOIEV_IEV5_FALLING      (0x00000000)
#define GPIOD_APB_GPIOIEV_IEV6_FALLING      (0x00000000)
#define GPIOD_APB_GPIOIEV_IEV7_FALLING      (0x00000000)
#define GPIOD_APB_GPIOIEV_IEV0_RISING       (0x00000001)
#define GPIOD_APB_GPIOIEV_IEV1_RISING       (0x00000001)
#define GPIOD_APB_GPIOIEV_IEV2_RISING       (0x00000001)
#define GPIOD_APB_GPIOIEV_IEV3_RISING       (0x00000001)
#define GPIOD_APB_GPIOIEV_IEV4_RISING       (0x00000001)
#define GPIOD_APB_GPIOIEV_IEV5_RISING       (0x00000001)
#define GPIOD_APB_GPIOIEV_IEV6_RISING       (0x00000001)
#define GPIOD_APB_GPIOIEV_IEV7_RISING       (0x00000001)
//--------

//--------
#define GPIOD_AHB_GPIOIEV_R_IEV_MASK        (0x000000FF)
#define GPIOD_AHB_GPIOIEV_R_IEV_BIT         (0)
#define GPIOD_AHB_GPIOIEV_R_IEV0_FALLING    (0x00000000)
#define GPIOD_AHB_GPIOIEV_R_IEV1_FALLING    (0x00000000)
#define GPIOD_AHB_GPIOIEV_R_IEV2_FALLING    (0x00000000)
#define GPIOD_AHB_GPIOIEV_R_IEV3_FALLING    (0x00000000)
#define GPIOD_AHB_GPIOIEV_R_IEV4_FALLING    (0x00000000)
#define GPIOD_AHB_GPIOIEV_R_IEV5_FALLING    (0x00000000)
#define GPIOD_AHB_GPIOIEV_R_IEV6_FALLING    (0x00000000)
#define GPIOD_AHB_GPIOIEV_R_IEV7_FALLING    (0x00000000)
#define GPIOD_AHB_GPIOIEV_R_IEV0_RISING     (0x00000001)
#define GPIOD_AHB_GPIOIEV_R_IEV1_RISING     (0x00000002)
#define GPIOD_AHB_GPIOIEV_R_IEV2_RISING     (0x00000004)
#define GPIOD_AHB_GPIOIEV_R_IEV3_RISING     (0x00000008)
#define GPIOD_AHB_GPIOIEV_R_IEV4_RISING     (0x00000010)
#define GPIOD_AHB_GPIOIEV_R_IEV5_RISING     (0x00000020)
#define GPIOD_AHB_GPIOIEV_R_IEV6_RISING     (0x00000040)
#define GPIOD_AHB_GPIOIEV_R_IEV7_RISING     (0x00000080)

#define GPIOD_AHB_GPIOIEV_IEV_MASK          (0x00000001)
#define GPIOD_AHB_GPIOIEV_IEV0_FALLING      (0x00000000)
#define GPIOD_AHB_GPIOIEV_IEV1_FALLING      (0x00000000)
#define GPIOD_AHB_GPIOIEV_IEV2_FALLING      (0x00000000)
#define GPIOD_AHB_GPIOIEV_IEV3_FALLING      (0x00000000)
#define GPIOD_AHB_GPIOIEV_IEV4_FALLING      (0x00000000)
#define GPIOD_AHB_GPIOIEV_IEV5_FALLING      (0x00000000)
#define GPIOD_AHB_GPIOIEV_IEV6_FALLING      (0x00000000)
#define GPIOD_AHB_GPIOIEV_IEV7_FALLING      (0x00000000)
#define GPIOD_AHB_GPIOIEV_IEV0_RISING       (0x00000001)
#define GPIOD_AHB_GPIOIEV_IEV1_RISING       (0x00000001)
#define GPIOD_AHB_GPIOIEV_IEV2_RISING       (0x00000001)
#define GPIOD_AHB_GPIOIEV_IEV3_RISING       (0x00000001)
#define GPIOD_AHB_GPIOIEV_IEV4_RISING       (0x00000001)
#define GPIOD_AHB_GPIOIEV_IEV5_RISING       (0x00000001)
#define GPIOD_AHB_GPIOIEV_IEV6_RISING       (0x00000001)
#define GPIOD_AHB_GPIOIEV_IEV7_RISING       (0x00000001)
//--------

#define GPIOD_AHB_GPIOIEV_IEV0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIOIEV_OFFSET)*32)+(0*4))))
#define GPIOD_AHB_GPIOIEV_IEV1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIOIEV_OFFSET)*32)+(1*4))))
#define GPIOD_AHB_GPIOIEV_IEV2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIOIEV_OFFSET)*32)+(2*4))))
#define GPIOD_AHB_GPIOIEV_IEV3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIOIEV_OFFSET)*32)+(3*4))))
#define GPIOD_AHB_GPIOIEV_IEV4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIOIEV_OFFSET)*32)+(4*4))))
#define GPIOD_AHB_GPIOIEV_IEV5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIOIEV_OFFSET)*32)+(5*4))))
#define GPIOD_AHB_GPIOIEV_IEV6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIOIEV_OFFSET)*32)+(6*4))))
#define GPIOD_AHB_GPIOIEV_IEV7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIOIEV_OFFSET)*32)+(7*4))))

#define GPIOD_APB_GPIOIEV_IEV0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIOIEV_OFFSET)*32)+(0*4))))
#define GPIOD_APB_GPIOIEV_IEV1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIOIEV_OFFSET)*32)+(1*4))))
#define GPIOD_APB_GPIOIEV_IEV2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIOIEV_OFFSET)*32)+(2*4))))
#define GPIOD_APB_GPIOIEV_IEV3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIOIEV_OFFSET)*32)+(3*4))))
#define GPIOD_APB_GPIOIEV_IEV4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIOIEV_OFFSET)*32)+(4*4))))
#define GPIOD_APB_GPIOIEV_IEV5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIOIEV_OFFSET)*32)+(5*4))))
#define GPIOD_APB_GPIOIEV_IEV6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIOIEV_OFFSET)*32)+(6*4))))
#define GPIOD_APB_GPIOIEV_IEV7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIOIEV_OFFSET)*32)+(7*4))))

////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 3.6 GPIOIM ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOD_APB_GPIOIM            (((GPIOIM_TypeDef*)(GPIOD_APB_BASE+GPIO_APB_GPIOIM_OFFSET )))
#define GPIOD_APB_GPIOIM_R          (*((volatile uint32_t *)(GPIOD_APB_BASE+GPIO_APB_GPIOIM_OFFSET )))

#define GPIOD_AHB_GPIOIM            (((GPIOIM_TypeDef*)(GPIOD_AHB_BASE+GPIO_AHB_GPIOIM_OFFSET )))
#define GPIOD_AHB_GPIOIM_R          (*((volatile uint32_t *)(GPIOD_AHB_BASE+GPIO_AHB_GPIOIM_OFFSET )))


//--------
#define GPIOD_APB_GPIOIM_R_IME_MASK     (0x000000FF)
#define GPIOD_APB_GPIOIM_R_IME_BIT      (0)
#define GPIOD_APB_GPIOIM_R_IME0_DIS     (0x00000000)
#define GPIOD_APB_GPIOIM_R_IME1_DIS     (0x00000000)
#define GPIOD_APB_GPIOIM_R_IME2_DIS     (0x00000000)
#define GPIOD_APB_GPIOIM_R_IME3_DIS     (0x00000000)
#define GPIOD_APB_GPIOIM_R_IME4_DIS     (0x00000000)
#define GPIOD_APB_GPIOIM_R_IME5_DIS     (0x00000000)
#define GPIOD_APB_GPIOIM_R_IME6_DIS     (0x00000000)
#define GPIOD_APB_GPIOIM_R_IME7_DIS     (0x00000000)
#define GPIOD_APB_GPIOIM_R_IME0_EN      (0x00000001)
#define GPIOD_APB_GPIOIM_R_IME1_EN      (0x00000002)
#define GPIOD_APB_GPIOIM_R_IME2_EN      (0x00000004)
#define GPIOD_APB_GPIOIM_R_IME3_EN      (0x00000008)
#define GPIOD_APB_GPIOIM_R_IME4_EN      (0x00000010)
#define GPIOD_APB_GPIOIM_R_IME5_EN      (0x00000020)
#define GPIOD_APB_GPIOIM_R_IME6_EN      (0x00000040)
#define GPIOD_APB_GPIOIM_R_IME7_EN      (0x00000080)

#define GPIOD_APB_GPIOIM_IME_MASK       (0x00000001)
#define GPIOD_APB_GPIOIM_IME0_DIS       (0x00000000)
#define GPIOD_APB_GPIOIM_IME1_DIS       (0x00000000)
#define GPIOD_APB_GPIOIM_IME2_DIS       (0x00000000)
#define GPIOD_APB_GPIOIM_IME3_DIS       (0x00000000)
#define GPIOD_APB_GPIOIM_IME4_DIS       (0x00000000)
#define GPIOD_APB_GPIOIM_IME5_DIS       (0x00000000)
#define GPIOD_APB_GPIOIM_IME6_DIS       (0x00000000)
#define GPIOD_APB_GPIOIM_IME7_DIS       (0x00000000)
#define GPIOD_APB_GPIOIM_IME0_EN        (0x00000001)
#define GPIOD_APB_GPIOIM_IME1_EN        (0x00000001)
#define GPIOD_APB_GPIOIM_IME2_EN        (0x00000001)
#define GPIOD_APB_GPIOIM_IME3_EN        (0x00000001)
#define GPIOD_APB_GPIOIM_IME4_EN        (0x00000001)
#define GPIOD_APB_GPIOIM_IME5_EN        (0x00000001)
#define GPIOD_APB_GPIOIM_IME6_EN        (0x00000001)
#define GPIOD_APB_GPIOIM_IME7_EN        (0x00000001)
//--------

//--------
#define GPIOD_AHB_GPIOIM_R_IME_MASK     (0x000000FF)
#define GPIOD_AHB_GPIOIM_R_IME_BIT      (0)
#define GPIOD_AHB_GPIOIM_R_IME0_DIS     (0x00000000)
#define GPIOD_AHB_GPIOIM_R_IME1_DIS     (0x00000000)
#define GPIOD_AHB_GPIOIM_R_IME2_DIS     (0x00000000)
#define GPIOD_AHB_GPIOIM_R_IME3_DIS     (0x00000000)
#define GPIOD_AHB_GPIOIM_R_IME4_DIS     (0x00000000)
#define GPIOD_AHB_GPIOIM_R_IME5_DIS     (0x00000000)
#define GPIOD_AHB_GPIOIM_R_IME6_DIS     (0x00000000)
#define GPIOD_AHB_GPIOIM_R_IME7_DIS     (0x00000000)
#define GPIOD_AHB_GPIOIM_R_IME0_EN      (0x00000001)
#define GPIOD_AHB_GPIOIM_R_IME1_EN      (0x00000002)
#define GPIOD_AHB_GPIOIM_R_IME2_EN      (0x00000004)
#define GPIOD_AHB_GPIOIM_R_IME3_EN      (0x00000008)
#define GPIOD_AHB_GPIOIM_R_IME4_EN      (0x00000010)
#define GPIOD_AHB_GPIOIM_R_IME5_EN      (0x00000020)
#define GPIOD_AHB_GPIOIM_R_IME6_EN      (0x00000040)
#define GPIOD_AHB_GPIOIM_R_IME7_EN      (0x00000080)

#define GPIOD_AHB_GPIOIM_IME_MASK       (0x00000001)
#define GPIOD_AHB_GPIOIM_IME0_DIS       (0x00000000)
#define GPIOD_AHB_GPIOIM_IME1_DIS       (0x00000000)
#define GPIOD_AHB_GPIOIM_IME2_DIS       (0x00000000)
#define GPIOD_AHB_GPIOIM_IME3_DIS       (0x00000000)
#define GPIOD_AHB_GPIOIM_IME4_DIS       (0x00000000)
#define GPIOD_AHB_GPIOIM_IME5_DIS       (0x00000000)
#define GPIOD_AHB_GPIOIM_IME6_DIS       (0x00000000)
#define GPIOD_AHB_GPIOIM_IME7_DIS       (0x00000000)
#define GPIOD_AHB_GPIOIM_IME0_EN        (0x00000001)
#define GPIOD_AHB_GPIOIM_IME1_EN        (0x00000001)
#define GPIOD_AHB_GPIOIM_IME2_EN        (0x00000001)
#define GPIOD_AHB_GPIOIM_IME3_EN        (0x00000001)
#define GPIOD_AHB_GPIOIM_IME4_EN        (0x00000001)
#define GPIOD_AHB_GPIOIM_IME5_EN        (0x00000001)
#define GPIOD_AHB_GPIOIM_IME6_EN        (0x00000001)
#define GPIOD_AHB_GPIOIM_IME7_EN        (0x00000001)
//--------

#define GPIOD_AHB_GPIOIM_IME0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIOIM_OFFSET)*32)+(0*4))))
#define GPIOD_AHB_GPIOIM_IME1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIOIM_OFFSET)*32)+(1*4))))
#define GPIOD_AHB_GPIOIM_IME2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIOIM_OFFSET)*32)+(2*4))))
#define GPIOD_AHB_GPIOIM_IME3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIOIM_OFFSET)*32)+(3*4))))
#define GPIOD_AHB_GPIOIM_IME4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIOIM_OFFSET)*32)+(4*4))))
#define GPIOD_AHB_GPIOIM_IME5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIOIM_OFFSET)*32)+(5*4))))
#define GPIOD_AHB_GPIOIM_IME6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIOIM_OFFSET)*32)+(6*4))))
#define GPIOD_AHB_GPIOIM_IME7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIOIM_OFFSET)*32)+(7*4))))

#define GPIOD_APB_GPIOIM_IME0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIOIM_OFFSET)*32)+(0*4))))
#define GPIOD_APB_GPIOIM_IME1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIOIM_OFFSET)*32)+(1*4))))
#define GPIOD_APB_GPIOIM_IME2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIOIM_OFFSET)*32)+(2*4))))
#define GPIOD_APB_GPIOIM_IME3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIOIM_OFFSET)*32)+(3*4))))
#define GPIOD_APB_GPIOIM_IME4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIOIM_OFFSET)*32)+(4*4))))
#define GPIOD_APB_GPIOIM_IME5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIOIM_OFFSET)*32)+(5*4))))
#define GPIOD_APB_GPIOIM_IME6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIOIM_OFFSET)*32)+(6*4))))
#define GPIOD_APB_GPIOIM_IME7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIOIM_OFFSET)*32)+(7*4))))

////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 3.7 GPIORIS ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOD_APB_GPIORIS            (((GPIORIS_TypeDef*)(GPIOD_APB_BASE+GPIO_APB_GPIORIS_OFFSET )))
#define GPIOD_APB_GPIORIS_R          (*((volatile uint32_t *)(GPIOD_APB_BASE+GPIO_APB_GPIORIS_OFFSET )))

#define GPIOD_AHB_GPIORIS            (((GPIORIS_TypeDef*)(GPIOD_AHB_BASE+GPIO_AHB_GPIORIS_OFFSET )))
#define GPIOD_AHB_GPIORIS_R          (*((volatile uint32_t *)(GPIOD_AHB_BASE+GPIO_AHB_GPIORIS_OFFSET )))


//--------
#define GPIOD_APB_GPIORIS_R_RIS_MASK       (0x000000FF)
#define GPIOD_APB_GPIORIS_R_RIS_BIT        (0)
#define GPIOD_APB_GPIORIS_R_RIS0_NOACTIVE  (0x00000000)
#define GPIOD_APB_GPIORIS_R_RIS1_NOACTIVE  (0x00000000)
#define GPIOD_APB_GPIORIS_R_RIS2_NOACTIVE  (0x00000000)
#define GPIOD_APB_GPIORIS_R_RIS3_NOACTIVE  (0x00000000)
#define GPIOD_APB_GPIORIS_R_RIS4_NOACTIVE  (0x00000000)
#define GPIOD_APB_GPIORIS_R_RIS5_NOACTIVE  (0x00000000)
#define GPIOD_APB_GPIORIS_R_RIS6_NOACTIVE  (0x00000000)
#define GPIOD_APB_GPIORIS_R_RIS7_NOACTIVE  (0x00000000)
#define GPIOD_APB_GPIORIS_R_RIS0_ACTIVE    (0x00000001)
#define GPIOD_APB_GPIORIS_R_RIS1_ACTIVE    (0x00000002)
#define GPIOD_APB_GPIORIS_R_RIS2_ACTIVE    (0x00000004)
#define GPIOD_APB_GPIORIS_R_RIS3_ACTIVE    (0x00000008)
#define GPIOD_APB_GPIORIS_R_RIS4_ACTIVE    (0x00000010)
#define GPIOD_APB_GPIORIS_R_RIS5_ACTIVE    (0x00000020)
#define GPIOD_APB_GPIORIS_R_RIS6_ACTIVE    (0x00000040)
#define GPIOD_APB_GPIORIS_R_RIS7_ACTIVE    (0x00000080)

#define GPIOD_APB_GPIORIS_RIS_MASK         (0x00000001)
#define GPIOD_APB_GPIORIS_RIS0_NOACTIVE    (0x00000000)
#define GPIOD_APB_GPIORIS_RIS1_NOACTIVE    (0x00000000)
#define GPIOD_APB_GPIORIS_RIS2_NOACTIVE    (0x00000000)
#define GPIOD_APB_GPIORIS_RIS3_NOACTIVE    (0x00000000)
#define GPIOD_APB_GPIORIS_RIS4_NOACTIVE    (0x00000000)
#define GPIOD_APB_GPIORIS_RIS5_NOACTIVE    (0x00000000)
#define GPIOD_APB_GPIORIS_RIS6_NOACTIVE    (0x00000000)
#define GPIOD_APB_GPIORIS_RIS7_NOACTIVE    (0x00000000)
#define GPIOD_APB_GPIORIS_RIS0_ACTIVE      (0x00000001)
#define GPIOD_APB_GPIORIS_RIS1_ACTIVE      (0x00000001)
#define GPIOD_APB_GPIORIS_RIS2_ACTIVE      (0x00000001)
#define GPIOD_APB_GPIORIS_RIS3_ACTIVE      (0x00000001)
#define GPIOD_APB_GPIORIS_RIS4_ACTIVE      (0x00000001)
#define GPIOD_APB_GPIORIS_RIS5_ACTIVE      (0x00000001)
#define GPIOD_APB_GPIORIS_RIS6_ACTIVE      (0x00000001)
#define GPIOD_APB_GPIORIS_RIS7_ACTIVE      (0x00000001)
//--------

//--------
#define GPIOD_AHB_GPIORIS_R_RIS_MASK       (0x000000FF)
#define GPIOD_AHB_GPIORIS_R_RIS_BIT        (0)
#define GPIOD_AHB_GPIORIS_R_RIS0_NOACTIVE  (0x00000000)
#define GPIOD_AHB_GPIORIS_R_RIS1_NOACTIVE  (0x00000000)
#define GPIOD_AHB_GPIORIS_R_RIS2_NOACTIVE  (0x00000000)
#define GPIOD_AHB_GPIORIS_R_RIS3_NOACTIVE  (0x00000000)
#define GPIOD_AHB_GPIORIS_R_RIS4_NOACTIVE  (0x00000000)
#define GPIOD_AHB_GPIORIS_R_RIS5_NOACTIVE  (0x00000000)
#define GPIOD_AHB_GPIORIS_R_RIS6_NOACTIVE  (0x00000000)
#define GPIOD_AHB_GPIORIS_R_RIS7_NOACTIVE  (0x00000000)
#define GPIOD_AHB_GPIORIS_R_RIS0_ACTIVE    (0x00000001)
#define GPIOD_AHB_GPIORIS_R_RIS1_ACTIVE    (0x00000002)
#define GPIOD_AHB_GPIORIS_R_RIS2_ACTIVE    (0x00000004)
#define GPIOD_AHB_GPIORIS_R_RIS3_ACTIVE    (0x00000008)
#define GPIOD_AHB_GPIORIS_R_RIS4_ACTIVE    (0x00000010)
#define GPIOD_AHB_GPIORIS_R_RIS5_ACTIVE    (0x00000020)
#define GPIOD_AHB_GPIORIS_R_RIS6_ACTIVE    (0x00000040)
#define GPIOD_AHB_GPIORIS_R_RIS7_ACTIVE    (0x00000080)

#define GPIOD_AHB_GPIORIS_RIS_MASK         (0x00000001)
#define GPIOD_AHB_GPIORIS_RIS0_NOACTIVE    (0x00000000)
#define GPIOD_AHB_GPIORIS_RIS1_NOACTIVE    (0x00000000)
#define GPIOD_AHB_GPIORIS_RIS2_NOACTIVE    (0x00000000)
#define GPIOD_AHB_GPIORIS_RIS3_NOACTIVE    (0x00000000)
#define GPIOD_AHB_GPIORIS_RIS4_NOACTIVE    (0x00000000)
#define GPIOD_AHB_GPIORIS_RIS5_NOACTIVE    (0x00000000)
#define GPIOD_AHB_GPIORIS_RIS6_NOACTIVE    (0x00000000)
#define GPIOD_AHB_GPIORIS_RIS7_NOACTIVE    (0x00000000)
#define GPIOD_AHB_GPIORIS_RIS0_ACTIVE      (0x00000001)
#define GPIOD_AHB_GPIORIS_RIS1_ACTIVE      (0x00000001)
#define GPIOD_AHB_GPIORIS_RIS2_ACTIVE      (0x00000001)
#define GPIOD_AHB_GPIORIS_RIS3_ACTIVE      (0x00000001)
#define GPIOD_AHB_GPIORIS_RIS4_ACTIVE      (0x00000001)
#define GPIOD_AHB_GPIORIS_RIS5_ACTIVE      (0x00000001)
#define GPIOD_AHB_GPIORIS_RIS6_ACTIVE      (0x00000001)
#define GPIOD_AHB_GPIORIS_RIS7_ACTIVE      (0x00000001)
//--------

#define GPIOD_AHB_GPIORIS_RIS0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIORIS_OFFSET)*32)+(0*4))))
#define GPIOD_AHB_GPIORIS_RIS1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIORIS_OFFSET)*32)+(1*4))))
#define GPIOD_AHB_GPIORIS_RIS2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIORIS_OFFSET)*32)+(2*4))))
#define GPIOD_AHB_GPIORIS_RIS3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIORIS_OFFSET)*32)+(3*4))))
#define GPIOD_AHB_GPIORIS_RIS4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIORIS_OFFSET)*32)+(4*4))))
#define GPIOD_AHB_GPIORIS_RIS5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIORIS_OFFSET)*32)+(5*4))))
#define GPIOD_AHB_GPIORIS_RIS6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIORIS_OFFSET)*32)+(6*4))))
#define GPIOD_AHB_GPIORIS_RIS7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIORIS_OFFSET)*32)+(7*4))))

#define GPIOD_APB_GPIORIS_RIS0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIORIS_OFFSET)*32)+(0*4))))
#define GPIOD_APB_GPIORIS_RIS1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIORIS_OFFSET)*32)+(1*4))))
#define GPIOD_APB_GPIORIS_RIS2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIORIS_OFFSET)*32)+(2*4))))
#define GPIOD_APB_GPIORIS_RIS3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIORIS_OFFSET)*32)+(3*4))))
#define GPIOD_APB_GPIORIS_RIS4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIORIS_OFFSET)*32)+(4*4))))
#define GPIOD_APB_GPIORIS_RIS5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIORIS_OFFSET)*32)+(5*4))))
#define GPIOD_APB_GPIORIS_RIS6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIORIS_OFFSET)*32)+(6*4))))
#define GPIOD_APB_GPIORIS_RIS7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIORIS_OFFSET)*32)+(7*4))))

////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 3.8 GPIOMIS ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOD_APB_GPIOMIS            (((GPIOMIS_TypeDef*)(GPIOD_APB_BASE+GPIO_APB_GPIOMIS_OFFSET )))
#define GPIOD_APB_GPIOMIS_R          (*((volatile uint32_t *)(GPIOD_APB_BASE+GPIO_APB_GPIOMIS_OFFSET )))

#define GPIOD_AHB_GPIOMIS            (((GPIOMIS_TypeDef*)(GPIOD_AHB_BASE+GPIO_AHB_GPIOMIS_OFFSET )))
#define GPIOD_AHB_GPIOMIS_R          (*((volatile uint32_t *)(GPIOD_AHB_BASE+GPIO_AHB_GPIOMIS_OFFSET )))


//--------
#define GPIOD_APB_GPIOMIS_R_MIS_MASK        (0x000000FF)
#define GPIOD_APB_GPIOMIS_R_MIS_BIT         (0)
#define GPIOD_APB_GPIOMIS_R_MIS0_NOOCCUR    (0x00000000)
#define GPIOD_APB_GPIOMIS_R_MIS1_NOOCCUR    (0x00000000)
#define GPIOD_APB_GPIOMIS_R_MIS2_NOOCCUR    (0x00000000)
#define GPIOD_APB_GPIOMIS_R_MIS3_NOOCCUR    (0x00000000)
#define GPIOD_APB_GPIOMIS_R_MIS4_NOOCCUR    (0x00000000)
#define GPIOD_APB_GPIOMIS_R_MIS5_NOOCCUR    (0x00000000)
#define GPIOD_APB_GPIOMIS_R_MIS6_NOOCCUR    (0x00000000)
#define GPIOD_APB_GPIOMIS_R_MIS7_NOOCCUR    (0x00000000)
#define GPIOD_APB_GPIOMIS_R_MIS0_OCCUR      (0x00000001)
#define GPIOD_APB_GPIOMIS_R_MIS1_OCCUR      (0x00000002)
#define GPIOD_APB_GPIOMIS_R_MIS2_OCCUR      (0x00000004)
#define GPIOD_APB_GPIOMIS_R_MIS3_OCCUR      (0x00000008)
#define GPIOD_APB_GPIOMIS_R_MIS4_OCCUR      (0x00000010)
#define GPIOD_APB_GPIOMIS_R_MIS5_OCCUR      (0x00000020)
#define GPIOD_APB_GPIOMIS_R_MIS6_OCCUR      (0x00000040)
#define GPIOD_APB_GPIOMIS_R_MIS7_OCCUR      (0x00000080)

#define GPIOD_APB_GPIOMIS_MIS_MASK          (0x00000001)
#define GPIOD_APB_GPIOMIS_MIS0_NOOCCUR      (0x00000000)
#define GPIOD_APB_GPIOMIS_MIS1_NOOCCUR      (0x00000000)
#define GPIOD_APB_GPIOMIS_MIS2_NOOCCUR      (0x00000000)
#define GPIOD_APB_GPIOMIS_MIS3_NOOCCUR      (0x00000000)
#define GPIOD_APB_GPIOMIS_MIS4_NOOCCUR      (0x00000000)
#define GPIOD_APB_GPIOMIS_MIS5_NOOCCUR      (0x00000000)
#define GPIOD_APB_GPIOMIS_MIS6_NOOCCUR      (0x00000000)
#define GPIOD_APB_GPIOMIS_MIS7_NOOCCUR      (0x00000000)
#define GPIOD_APB_GPIOMIS_MIS0_OCCUR        (0x00000001)
#define GPIOD_APB_GPIOMIS_MIS1_OCCUR        (0x00000001)
#define GPIOD_APB_GPIOMIS_MIS2_OCCUR        (0x00000001)
#define GPIOD_APB_GPIOMIS_MIS3_OCCUR        (0x00000001)
#define GPIOD_APB_GPIOMIS_MIS4_OCCUR        (0x00000001)
#define GPIOD_APB_GPIOMIS_MIS5_OCCUR        (0x00000001)
#define GPIOD_APB_GPIOMIS_MIS6_OCCUR        (0x00000001)
#define GPIOD_APB_GPIOMIS_MIS7_OCCUR        (0x00000001)
//--------

//--------
#define GPIOD_AHB_GPIOMIS_R_MIS_MASK        (0x000000FF)
#define GPIOD_AHB_GPIOMIS_R_MIS_BIT         (0)
#define GPIOD_AHB_GPIOMIS_R_MIS0_NOOCCUR    (0x00000000)
#define GPIOD_AHB_GPIOMIS_R_MIS1_NOOCCUR    (0x00000000)
#define GPIOD_AHB_GPIOMIS_R_MIS2_NOOCCUR    (0x00000000)
#define GPIOD_AHB_GPIOMIS_R_MIS3_NOOCCUR    (0x00000000)
#define GPIOD_AHB_GPIOMIS_R_MIS4_NOOCCUR    (0x00000000)
#define GPIOD_AHB_GPIOMIS_R_MIS5_NOOCCUR    (0x00000000)
#define GPIOD_AHB_GPIOMIS_R_MIS6_NOOCCUR    (0x00000000)
#define GPIOD_AHB_GPIOMIS_R_MIS7_NOOCCUR    (0x00000000)
#define GPIOD_AHB_GPIOMIS_R_MIS0_OCCUR      (0x00000001)
#define GPIOD_AHB_GPIOMIS_R_MIS1_OCCUR      (0x00000002)
#define GPIOD_AHB_GPIOMIS_R_MIS2_OCCUR      (0x00000004)
#define GPIOD_AHB_GPIOMIS_R_MIS3_OCCUR      (0x00000008)
#define GPIOD_AHB_GPIOMIS_R_MIS4_OCCUR      (0x00000010)
#define GPIOD_AHB_GPIOMIS_R_MIS5_OCCUR      (0x00000020)
#define GPIOD_AHB_GPIOMIS_R_MIS6_OCCUR      (0x00000040)
#define GPIOD_AHB_GPIOMIS_R_MIS7_OCCUR      (0x00000080)

#define GPIOD_AHB_GPIOMIS_MIS_MASK          (0x00000001)
#define GPIOD_AHB_GPIOMIS_MIS0_NOOCCUR      (0x00000000)
#define GPIOD_AHB_GPIOMIS_MIS1_NOOCCUR      (0x00000000)
#define GPIOD_AHB_GPIOMIS_MIS2_NOOCCUR      (0x00000000)
#define GPIOD_AHB_GPIOMIS_MIS3_NOOCCUR      (0x00000000)
#define GPIOD_AHB_GPIOMIS_MIS4_NOOCCUR      (0x00000000)
#define GPIOD_AHB_GPIOMIS_MIS5_NOOCCUR      (0x00000000)
#define GPIOD_AHB_GPIOMIS_MIS6_NOOCCUR      (0x00000000)
#define GPIOD_AHB_GPIOMIS_MIS7_NOOCCUR      (0x00000000)
#define GPIOD_AHB_GPIOMIS_MIS0_OCCUR        (0x00000001)
#define GPIOD_AHB_GPIOMIS_MIS1_OCCUR        (0x00000001)
#define GPIOD_AHB_GPIOMIS_MIS2_OCCUR        (0x00000001)
#define GPIOD_AHB_GPIOMIS_MIS3_OCCUR        (0x00000001)
#define GPIOD_AHB_GPIOMIS_MIS4_OCCUR        (0x00000001)
#define GPIOD_AHB_GPIOMIS_MIS5_OCCUR        (0x00000001)
#define GPIOD_AHB_GPIOMIS_MIS6_OCCUR        (0x00000001)
#define GPIOD_AHB_GPIOMIS_MIS7_OCCUR        (0x00000001)
//--------

#define GPIOD_AHB_GPIOMIS_MIS0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIOMIS_OFFSET)*32)+(0*4))))
#define GPIOD_AHB_GPIOMIS_MIS1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIOMIS_OFFSET)*32)+(1*4))))
#define GPIOD_AHB_GPIOMIS_MIS2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIOMIS_OFFSET)*32)+(2*4))))
#define GPIOD_AHB_GPIOMIS_MIS3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIOMIS_OFFSET)*32)+(3*4))))
#define GPIOD_AHB_GPIOMIS_MIS4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIOMIS_OFFSET)*32)+(4*4))))
#define GPIOD_AHB_GPIOMIS_MIS5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIOMIS_OFFSET)*32)+(5*4))))
#define GPIOD_AHB_GPIOMIS_MIS6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIOMIS_OFFSET)*32)+(6*4))))
#define GPIOD_AHB_GPIOMIS_MIS7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIOMIS_OFFSET)*32)+(7*4))))

#define GPIOD_APB_GPIOMIS_MIS0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIOMIS_OFFSET)*32)+(0*4))))
#define GPIOD_APB_GPIOMIS_MIS1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIOMIS_OFFSET)*32)+(1*4))))
#define GPIOD_APB_GPIOMIS_MIS2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIOMIS_OFFSET)*32)+(2*4))))
#define GPIOD_APB_GPIOMIS_MIS3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIOMIS_OFFSET)*32)+(3*4))))
#define GPIOD_APB_GPIOMIS_MIS4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIOMIS_OFFSET)*32)+(4*4))))
#define GPIOD_APB_GPIOMIS_MIS5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIOMIS_OFFSET)*32)+(5*4))))
#define GPIOD_APB_GPIOMIS_MIS6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIOMIS_OFFSET)*32)+(6*4))))
#define GPIOD_APB_GPIOMIS_MIS7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIOMIS_OFFSET)*32)+(7*4))))


////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 3.9 GPIOICR ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOD_APB_GPIOICR            (((GPIOICR_TypeDef*)(GPIOD_APB_BASE+GPIO_APB_GPIOICR_OFFSET )))
#define GPIOD_APB_GPIOICR_R          (*((volatile uint32_t *)(GPIOD_APB_BASE+GPIO_APB_GPIOICR_OFFSET )))

#define GPIOD_AHB_GPIOICR            (((GPIOICR_TypeDef*)(GPIOD_AHB_BASE+GPIO_AHB_GPIOICR_OFFSET )))
#define GPIOD_AHB_GPIOICR_R          (*((volatile uint32_t *)(GPIOD_AHB_BASE+GPIO_AHB_GPIOICR_OFFSET )))


//--------
#define GPIOD_APB_GPIOICR_R_IC_MASK     (0x000000FF)
#define GPIOD_APB_GPIOICR_R_IC_BIT      (0)
#define GPIOD_APB_GPIOICR_R_IC0_CLEAR   (0x00000001)
#define GPIOD_APB_GPIOICR_R_IC1_CLEAR   (0x00000002)
#define GPIOD_APB_GPIOICR_R_IC2_CLEAR   (0x00000004)
#define GPIOD_APB_GPIOICR_R_IC3_CLEAR   (0x00000008)
#define GPIOD_APB_GPIOICR_R_IC4_CLEAR   (0x00000010)
#define GPIOD_APB_GPIOICR_R_IC5_CLEAR   (0x00000020)
#define GPIOD_APB_GPIOICR_R_IC6_CLEAR   (0x00000040)
#define GPIOD_APB_GPIOICR_R_IC7_CLEAR   (0x00000080)

#define GPIOD_APB_GPIOICR_IC_MASK       (0x00000001)
#define GPIOD_APB_GPIOICR_IC0_CLEAR     (0x00000001)
#define GPIOD_APB_GPIOICR_IC1_CLEAR     (0x00000001)
#define GPIOD_APB_GPIOICR_IC2_CLEAR     (0x00000001)
#define GPIOD_APB_GPIOICR_IC3_CLEAR     (0x00000001)
#define GPIOD_APB_GPIOICR_IC4_CLEAR     (0x00000001)
#define GPIOD_APB_GPIOICR_IC5_CLEAR     (0x00000001)
#define GPIOD_APB_GPIOICR_IC6_CLEAR     (0x00000001)
#define GPIOD_APB_GPIOICR_IC7_CLEAR     (0x00000001)
//--------

//--------
#define GPIOD_AHB_GPIOICR_R_IC_MASK     (0x000000FF)
#define GPIOD_AHB_GPIOICR_R_IC_BIT      (0)
#define GPIOD_AHB_GPIOICR_R_IC0_CLEAR   (0x00000001)
#define GPIOD_AHB_GPIOICR_R_IC1_CLEAR   (0x00000002)
#define GPIOD_AHB_GPIOICR_R_IC2_CLEAR   (0x00000004)
#define GPIOD_AHB_GPIOICR_R_IC3_CLEAR   (0x00000008)
#define GPIOD_AHB_GPIOICR_R_IC4_CLEAR   (0x00000010)
#define GPIOD_AHB_GPIOICR_R_IC5_CLEAR   (0x00000020)
#define GPIOD_AHB_GPIOICR_R_IC6_CLEAR   (0x00000040)
#define GPIOD_AHB_GPIOICR_R_IC7_CLEAR   (0x00000080)

#define GPIOD_AHB_GPIOICR_IC_MASK       (0x00000001)
#define GPIOD_AHB_GPIOICR_IC0_CLEAR     (0x00000001)
#define GPIOD_AHB_GPIOICR_IC1_CLEAR     (0x00000001)
#define GPIOD_AHB_GPIOICR_IC2_CLEAR     (0x00000001)
#define GPIOD_AHB_GPIOICR_IC3_CLEAR     (0x00000001)
#define GPIOD_AHB_GPIOICR_IC4_CLEAR     (0x00000001)
#define GPIOD_AHB_GPIOICR_IC5_CLEAR     (0x00000001)
#define GPIOD_AHB_GPIOICR_IC6_CLEAR     (0x00000001)
#define GPIOD_AHB_GPIOICR_IC7_CLEAR     (0x00000001)
//--------

#define GPIOD_AHB_GPIOICR_IC0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIOICR_OFFSET)*32)+(0*4))))
#define GPIOD_AHB_GPIOICR_IC1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIOICR_OFFSET)*32)+(1*4))))
#define GPIOD_AHB_GPIOICR_IC2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIOICR_OFFSET)*32)+(2*4))))
#define GPIOD_AHB_GPIOICR_IC3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIOICR_OFFSET)*32)+(3*4))))
#define GPIOD_AHB_GPIOICR_IC4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIOICR_OFFSET)*32)+(4*4))))
#define GPIOD_AHB_GPIOICR_IC5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIOICR_OFFSET)*32)+(5*4))))
#define GPIOD_AHB_GPIOICR_IC6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIOICR_OFFSET)*32)+(6*4))))
#define GPIOD_AHB_GPIOICR_IC7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIOICR_OFFSET)*32)+(7*4))))

#define GPIOD_APB_GPIOICR_IC0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIOICR_OFFSET)*32)+(0*4))))
#define GPIOD_APB_GPIOICR_IC1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIOICR_OFFSET)*32)+(1*4))))
#define GPIOD_APB_GPIOICR_IC2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIOICR_OFFSET)*32)+(2*4))))
#define GPIOD_APB_GPIOICR_IC3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIOICR_OFFSET)*32)+(3*4))))
#define GPIOD_APB_GPIOICR_IC4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIOICR_OFFSET)*32)+(4*4))))
#define GPIOD_APB_GPIOICR_IC5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIOICR_OFFSET)*32)+(5*4))))
#define GPIOD_APB_GPIOICR_IC6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIOICR_OFFSET)*32)+(6*4))))
#define GPIOD_APB_GPIOICR_IC7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIOICR_OFFSET)*32)+(7*4))))


////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 3.10 GPIOAFSEL ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOD_APB_GPIOAFSEL            (((GPIOAFSEL_TypeDef*)(GPIOD_APB_BASE+GPIO_APB_GPIOAFSEL_OFFSET )))
#define GPIOD_APB_GPIOAFSEL_R          (*((volatile uint32_t *)(GPIOD_APB_BASE+GPIO_APB_GPIOAFSEL_OFFSET )))

#define GPIOD_AHB_GPIOAFSEL            (((GPIOAFSEL_TypeDef*)(GPIOD_AHB_BASE+GPIO_AHB_GPIOAFSEL_OFFSET )))
#define GPIOD_AHB_GPIOAFSEL_R          (*((volatile uint32_t *)(GPIOD_AHB_BASE+GPIO_AHB_GPIOAFSEL_OFFSET )))


//--------
#define GPIOD_APB_GPIOAFSEL_R_AFSEL_MASK    (0x000000FF)
#define GPIOD_APB_GPIOAFSEL_R_AFSEL_BIT     (0)
#define GPIOD_APB_GPIOAFSEL_R_AFSEL0_GPIO   (0x00000000)
#define GPIOD_APB_GPIOAFSEL_R_AFSEL1_GPIO   (0x00000000)
#define GPIOD_APB_GPIOAFSEL_R_AFSEL2_GPIO   (0x00000000)
#define GPIOD_APB_GPIOAFSEL_R_AFSEL3_GPIO   (0x00000000)
#define GPIOD_APB_GPIOAFSEL_R_AFSEL4_GPIO   (0x00000000)
#define GPIOD_APB_GPIOAFSEL_R_AFSEL5_GPIO   (0x00000000)
#define GPIOD_APB_GPIOAFSEL_R_AFSEL6_GPIO   (0x00000000)
#define GPIOD_APB_GPIOAFSEL_R_AFSEL7_GPIO   (0x00000000)
#define GPIOD_APB_GPIOAFSEL_R_AFSEL0_ALT    (0x00000001)
#define GPIOD_APB_GPIOAFSEL_R_AFSEL1_ALT    (0x00000002)
#define GPIOD_APB_GPIOAFSEL_R_AFSEL2_ALT    (0x00000004)
#define GPIOD_APB_GPIOAFSEL_R_AFSEL3_ALT    (0x00000008)
#define GPIOD_APB_GPIOAFSEL_R_AFSEL4_ALT    (0x00000010)
#define GPIOD_APB_GPIOAFSEL_R_AFSEL5_ALT    (0x00000020)
#define GPIOD_APB_GPIOAFSEL_R_AFSEL6_ALT    (0x00000040)
#define GPIOD_APB_GPIOAFSEL_R_AFSEL7_ALT    (0x00000080)

#define GPIOD_APB_GPIOAFSEL_AFSEL_MASK      (0x00000001)
#define GPIOD_APB_GPIOAFSEL_AFSEL0_GPIO     (0x00000000)
#define GPIOD_APB_GPIOAFSEL_AFSEL1_GPIO     (0x00000000)
#define GPIOD_APB_GPIOAFSEL_AFSEL2_GPIO     (0x00000000)
#define GPIOD_APB_GPIOAFSEL_AFSEL3_GPIO     (0x00000000)
#define GPIOD_APB_GPIOAFSEL_AFSEL4_GPIO     (0x00000000)
#define GPIOD_APB_GPIOAFSEL_AFSEL5_GPIO     (0x00000000)
#define GPIOD_APB_GPIOAFSEL_AFSEL6_GPIO     (0x00000000)
#define GPIOD_APB_GPIOAFSEL_AFSEL7_GPIO     (0x00000000)
#define GPIOD_APB_GPIOAFSEL_AFSEL0_ALT      (0x00000001)
#define GPIOD_APB_GPIOAFSEL_AFSEL1_ALT      (0x00000001)
#define GPIOD_APB_GPIOAFSEL_AFSEL2_ALT      (0x00000001)
#define GPIOD_APB_GPIOAFSEL_AFSEL3_ALT      (0x00000001)
#define GPIOD_APB_GPIOAFSEL_AFSEL4_ALT      (0x00000001)
#define GPIOD_APB_GPIOAFSEL_AFSEL5_ALT      (0x00000001)
#define GPIOD_APB_GPIOAFSEL_AFSEL6_ALT      (0x00000001)
#define GPIOD_APB_GPIOAFSEL_AFSEL7_ALT      (0x00000001)
//--------

//--------
#define GPIOD_AHB_GPIOAFSEL_R_AFSEL_MASK    (0x000000FF)
#define GPIOD_AHB_GPIOAFSEL_R_AFSEL_BIT     (0)
#define GPIOD_AHB_GPIOAFSEL_R_AFSEL0_GPIO   (0x00000000)
#define GPIOD_AHB_GPIOAFSEL_R_AFSEL1_GPIO   (0x00000000)
#define GPIOD_AHB_GPIOAFSEL_R_AFSEL2_GPIO   (0x00000000)
#define GPIOD_AHB_GPIOAFSEL_R_AFSEL3_GPIO   (0x00000000)
#define GPIOD_AHB_GPIOAFSEL_R_AFSEL4_GPIO   (0x00000000)
#define GPIOD_AHB_GPIOAFSEL_R_AFSEL5_GPIO   (0x00000000)
#define GPIOD_AHB_GPIOAFSEL_R_AFSEL6_GPIO   (0x00000000)
#define GPIOD_AHB_GPIOAFSEL_R_AFSEL7_GPIO   (0x00000000)
#define GPIOD_AHB_GPIOAFSEL_R_AFSEL0_ALT    (0x00000001)
#define GPIOD_AHB_GPIOAFSEL_R_AFSEL1_ALT    (0x00000002)
#define GPIOD_AHB_GPIOAFSEL_R_AFSEL2_ALT    (0x00000004)
#define GPIOD_AHB_GPIOAFSEL_R_AFSEL3_ALT    (0x00000008)
#define GPIOD_AHB_GPIOAFSEL_R_AFSEL4_ALT    (0x00000010)
#define GPIOD_AHB_GPIOAFSEL_R_AFSEL5_ALT    (0x00000020)
#define GPIOD_AHB_GPIOAFSEL_R_AFSEL6_ALT    (0x00000040)
#define GPIOD_AHB_GPIOAFSEL_R_AFSEL7_ALT    (0x00000080)

#define GPIOD_AHB_GPIOAFSEL_AFSEL_MASK      (0x00000001)
#define GPIOD_AHB_GPIOAFSEL_AFSEL0_GPIO     (0x00000000)
#define GPIOD_AHB_GPIOAFSEL_AFSEL1_GPIO     (0x00000000)
#define GPIOD_AHB_GPIOAFSEL_AFSEL2_GPIO     (0x00000000)
#define GPIOD_AHB_GPIOAFSEL_AFSEL3_GPIO     (0x00000000)
#define GPIOD_AHB_GPIOAFSEL_AFSEL4_GPIO     (0x00000000)
#define GPIOD_AHB_GPIOAFSEL_AFSEL5_GPIO     (0x00000000)
#define GPIOD_AHB_GPIOAFSEL_AFSEL6_GPIO     (0x00000000)
#define GPIOD_AHB_GPIOAFSEL_AFSEL7_GPIO     (0x00000000)
#define GPIOD_AHB_GPIOAFSEL_AFSEL0_ALT      (0x00000001)
#define GPIOD_AHB_GPIOAFSEL_AFSEL1_ALT      (0x00000001)
#define GPIOD_AHB_GPIOAFSEL_AFSEL2_ALT      (0x00000001)
#define GPIOD_AHB_GPIOAFSEL_AFSEL3_ALT      (0x00000001)
#define GPIOD_AHB_GPIOAFSEL_AFSEL4_ALT      (0x00000001)
#define GPIOD_AHB_GPIOAFSEL_AFSEL5_ALT      (0x00000001)
#define GPIOD_AHB_GPIOAFSEL_AFSEL6_ALT      (0x00000001)
#define GPIOD_AHB_GPIOAFSEL_AFSEL7_ALT      (0x00000001)
//--------

#define GPIOD_AHB_GPIOAFSEL_AFSEL0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIOAFSEL_OFFSET)*32)+(0*4))))
#define GPIOD_AHB_GPIOAFSEL_AFSEL1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIOAFSEL_OFFSET)*32)+(1*4))))
#define GPIOD_AHB_GPIOAFSEL_AFSEL2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIOAFSEL_OFFSET)*32)+(2*4))))
#define GPIOD_AHB_GPIOAFSEL_AFSEL3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIOAFSEL_OFFSET)*32)+(3*4))))
#define GPIOD_AHB_GPIOAFSEL_AFSEL4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIOAFSEL_OFFSET)*32)+(4*4))))
#define GPIOD_AHB_GPIOAFSEL_AFSEL5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIOAFSEL_OFFSET)*32)+(5*4))))
#define GPIOD_AHB_GPIOAFSEL_AFSEL6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIOAFSEL_OFFSET)*32)+(6*4))))
#define GPIOD_AHB_GPIOAFSEL_AFSEL7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIOAFSEL_OFFSET)*32)+(7*4))))

#define GPIOD_APB_GPIOAFSEL_AFSEL0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIOAFSEL_OFFSET)*32)+(0*4))))
#define GPIOD_APB_GPIOAFSEL_AFSEL1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIOAFSEL_OFFSET)*32)+(1*4))))
#define GPIOD_APB_GPIOAFSEL_AFSEL2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIOAFSEL_OFFSET)*32)+(2*4))))
#define GPIOD_APB_GPIOAFSEL_AFSEL3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIOAFSEL_OFFSET)*32)+(3*4))))
#define GPIOD_APB_GPIOAFSEL_AFSEL4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIOAFSEL_OFFSET)*32)+(4*4))))
#define GPIOD_APB_GPIOAFSEL_AFSEL5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIOAFSEL_OFFSET)*32)+(5*4))))
#define GPIOD_APB_GPIOAFSEL_AFSEL6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIOAFSEL_OFFSET)*32)+(6*4))))
#define GPIOD_APB_GPIOAFSEL_AFSEL7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIOAFSEL_OFFSET)*32)+(7*4))))

////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 3.11 GPIODR2R ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOD_APB_GPIODR2R            (((GPIODR2R_TypeDef*)(GPIOD_APB_BASE+GPIO_APB_GPIODR2R_OFFSET )))
#define GPIOD_APB_GPIODR2R_R          (*((volatile uint32_t *)(GPIOD_APB_BASE+GPIO_APB_GPIODR2R_OFFSET )))

#define GPIOD_AHB_GPIODR2R            (((GPIODR2R_TypeDef*)(GPIOD_AHB_BASE+GPIO_AHB_GPIODR2R_OFFSET )))
#define GPIOD_AHB_GPIODR2R_R          (*((volatile uint32_t *)(GPIOD_AHB_BASE+GPIO_AHB_GPIODR2R_OFFSET )))


//--------
#define GPIOD_APB_GPIODR2R_R_DRV2_MASK   (0x000000FF)
#define GPIOD_APB_GPIODR2R_R_DRV2_BIT    (0)
#define GPIOD_APB_GPIODR2R_R_DRV20_DIS   (0x00000000)
#define GPIOD_APB_GPIODR2R_R_DRV21_DIS   (0x00000000)
#define GPIOD_APB_GPIODR2R_R_DRV22_DIS   (0x00000000)
#define GPIOD_APB_GPIODR2R_R_DRV23_DIS   (0x00000000)
#define GPIOD_APB_GPIODR2R_R_DRV24_DIS   (0x00000000)
#define GPIOD_APB_GPIODR2R_R_DRV25_DIS   (0x00000000)
#define GPIOD_APB_GPIODR2R_R_DRV26_DIS   (0x00000000)
#define GPIOD_APB_GPIODR2R_R_DRV27_DIS   (0x00000000)
#define GPIOD_APB_GPIODR2R_R_DRV20_EN    (0x00000001)
#define GPIOD_APB_GPIODR2R_R_DRV21_EN    (0x00000002)
#define GPIOD_APB_GPIODR2R_R_DRV22_EN    (0x00000004)
#define GPIOD_APB_GPIODR2R_R_DRV23_EN    (0x00000008)
#define GPIOD_APB_GPIODR2R_R_DRV24_EN    (0x00000010)
#define GPIOD_APB_GPIODR2R_R_DRV25_EN    (0x00000020)
#define GPIOD_APB_GPIODR2R_R_DRV26_EN    (0x00000040)
#define GPIOD_APB_GPIODR2R_R_DRV27_EN    (0x00000080)

#define GPIOD_APB_GPIODR2R_DRV2_MASK     (0x00000001)
#define GPIOD_APB_GPIODR2R_DRV20_DIS     (0x00000000)
#define GPIOD_APB_GPIODR2R_DRV21_DIS     (0x00000000)
#define GPIOD_APB_GPIODR2R_DRV22_DIS     (0x00000000)
#define GPIOD_APB_GPIODR2R_DRV23_DIS     (0x00000000)
#define GPIOD_APB_GPIODR2R_DRV24_DIS     (0x00000000)
#define GPIOD_APB_GPIODR2R_DRV25_DIS     (0x00000000)
#define GPIOD_APB_GPIODR2R_DRV26_DIS     (0x00000000)
#define GPIOD_APB_GPIODR2R_DRV27_DIS     (0x00000000)
#define GPIOD_APB_GPIODR2R_DRV20_EN      (0x00000001)
#define GPIOD_APB_GPIODR2R_DRV21_EN      (0x00000001)
#define GPIOD_APB_GPIODR2R_DRV22_EN      (0x00000001)
#define GPIOD_APB_GPIODR2R_DRV23_EN      (0x00000001)
#define GPIOD_APB_GPIODR2R_DRV24_EN      (0x00000001)
#define GPIOD_APB_GPIODR2R_DRV25_EN      (0x00000001)
#define GPIOD_APB_GPIODR2R_DRV26_EN      (0x00000001)
#define GPIOD_APB_GPIODR2R_DRV27_EN      (0x00000001)
//--------

//--------
#define GPIOD_AHB_GPIODR2R_R_DRV2_MASK   (0x000000FF)
#define GPIOD_AHB_GPIODR2R_R_DRV2_BIT    (0)
#define GPIOD_AHB_GPIODR2R_R_DRV20_DIS   (0x00000000)
#define GPIOD_AHB_GPIODR2R_R_DRV21_DIS   (0x00000000)
#define GPIOD_AHB_GPIODR2R_R_DRV22_DIS   (0x00000000)
#define GPIOD_AHB_GPIODR2R_R_DRV23_DIS   (0x00000000)
#define GPIOD_AHB_GPIODR2R_R_DRV24_DIS   (0x00000000)
#define GPIOD_AHB_GPIODR2R_R_DRV25_DIS   (0x00000000)
#define GPIOD_AHB_GPIODR2R_R_DRV26_DIS   (0x00000000)
#define GPIOD_AHB_GPIODR2R_R_DRV27_DIS   (0x00000000)
#define GPIOD_AHB_GPIODR2R_R_DRV20_EN    (0x00000001)
#define GPIOD_AHB_GPIODR2R_R_DRV21_EN    (0x00000002)
#define GPIOD_AHB_GPIODR2R_R_DRV22_EN    (0x00000004)
#define GPIOD_AHB_GPIODR2R_R_DRV23_EN    (0x00000008)
#define GPIOD_AHB_GPIODR2R_R_DRV24_EN    (0x00000010)
#define GPIOD_AHB_GPIODR2R_R_DRV25_EN    (0x00000020)
#define GPIOD_AHB_GPIODR2R_R_DRV26_EN    (0x00000040)
#define GPIOD_AHB_GPIODR2R_R_DRV27_EN    (0x00000080)

#define GPIOD_AHB_GPIODR2R_DRV2_MASK     (0x00000001)
#define GPIOD_AHB_GPIODR2R_DRV20_DIS     (0x00000000)
#define GPIOD_AHB_GPIODR2R_DRV21_DIS     (0x00000000)
#define GPIOD_AHB_GPIODR2R_DRV22_DIS     (0x00000000)
#define GPIOD_AHB_GPIODR2R_DRV23_DIS     (0x00000000)
#define GPIOD_AHB_GPIODR2R_DRV24_DIS     (0x00000000)
#define GPIOD_AHB_GPIODR2R_DRV25_DIS     (0x00000000)
#define GPIOD_AHB_GPIODR2R_DRV26_DIS     (0x00000000)
#define GPIOD_AHB_GPIODR2R_DRV27_DIS     (0x00000000)
#define GPIOD_AHB_GPIODR2R_DRV20_EN      (0x00000001)
#define GPIOD_AHB_GPIODR2R_DRV21_EN      (0x00000001)
#define GPIOD_AHB_GPIODR2R_DRV22_EN      (0x00000001)
#define GPIOD_AHB_GPIODR2R_DRV23_EN      (0x00000001)
#define GPIOD_AHB_GPIODR2R_DRV24_EN      (0x00000001)
#define GPIOD_AHB_GPIODR2R_DRV25_EN      (0x00000001)
#define GPIOD_AHB_GPIODR2R_DRV26_EN      (0x00000001)
#define GPIOD_AHB_GPIODR2R_DRV27_EN      (0x00000001)
//--------

#define GPIOD_AHB_GPIODR2R_DRV20_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIODR2R_OFFSET)*32)+(0*4))))
#define GPIOD_AHB_GPIODR2R_DRV21_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIODR2R_OFFSET)*32)+(1*4))))
#define GPIOD_AHB_GPIODR2R_DRV22_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIODR2R_OFFSET)*32)+(2*4))))
#define GPIOD_AHB_GPIODR2R_DRV23_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIODR2R_OFFSET)*32)+(3*4))))
#define GPIOD_AHB_GPIODR2R_DRV24_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIODR2R_OFFSET)*32)+(4*4))))
#define GPIOD_AHB_GPIODR2R_DRV25_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIODR2R_OFFSET)*32)+(5*4))))
#define GPIOD_AHB_GPIODR2R_DRV26_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIODR2R_OFFSET)*32)+(6*4))))
#define GPIOD_AHB_GPIODR2R_DRV27_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIODR2R_OFFSET)*32)+(7*4))))

#define GPIOD_APB_GPIODR2R_DRV20_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIODR2R_OFFSET)*32)+(0*4))))
#define GPIOD_APB_GPIODR2R_DRV21_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIODR2R_OFFSET)*32)+(1*4))))
#define GPIOD_APB_GPIODR2R_DRV22_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIODR2R_OFFSET)*32)+(2*4))))
#define GPIOD_APB_GPIODR2R_DRV23_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIODR2R_OFFSET)*32)+(3*4))))
#define GPIOD_APB_GPIODR2R_DRV24_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIODR2R_OFFSET)*32)+(4*4))))
#define GPIOD_APB_GPIODR2R_DRV25_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIODR2R_OFFSET)*32)+(5*4))))
#define GPIOD_APB_GPIODR2R_DRV26_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIODR2R_OFFSET)*32)+(6*4))))
#define GPIOD_APB_GPIODR2R_DRV27_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIODR2R_OFFSET)*32)+(7*4))))

////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 3.12 GPIODR4R ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOD_APB_GPIODR4R            (((GPIODR4R_TypeDef*)(GPIOD_APB_BASE+GPIO_APB_GPIODR4R_OFFSET )))
#define GPIOD_APB_GPIODR4R_R          (*((volatile uint32_t *)(GPIOD_APB_BASE+GPIO_APB_GPIODR4R_OFFSET )))

#define GPIOD_AHB_GPIODR4R            (((GPIODR4R_TypeDef*)(GPIOD_AHB_BASE+GPIO_AHB_GPIODR4R_OFFSET )))
#define GPIOD_AHB_GPIODR4R_R          (*((volatile uint32_t *)(GPIOD_AHB_BASE+GPIO_AHB_GPIODR4R_OFFSET )))

//--------
#define GPIOD_APB_GPIODR4R_R_DRV4_MASK      (0x000000FF)
#define GPIOD_APB_GPIODR4R_R_DRV4_BIT       (0)
#define GPIOD_APB_GPIODR4R_R_DRV40_DIS      (0x00000000)
#define GPIOD_APB_GPIODR4R_R_DRV41_DIS      (0x00000000)
#define GPIOD_APB_GPIODR4R_R_DRV42_DIS      (0x00000000)
#define GPIOD_APB_GPIODR4R_R_DRV43_DIS      (0x00000000)
#define GPIOD_APB_GPIODR4R_R_DRV44_DIS      (0x00000000)
#define GPIOD_APB_GPIODR4R_R_DRV45_DIS      (0x00000000)
#define GPIOD_APB_GPIODR4R_R_DRV46_DIS      (0x00000000)
#define GPIOD_APB_GPIODR4R_R_DRV47_DIS      (0x00000000)
#define GPIOD_APB_GPIODR4R_R_DRV40_EN       (0x00000001)
#define GPIOD_APB_GPIODR4R_R_DRV41_EN       (0x00000002)
#define GPIOD_APB_GPIODR4R_R_DRV42_EN       (0x00000004)
#define GPIOD_APB_GPIODR4R_R_DRV43_EN       (0x00000008)
#define GPIOD_APB_GPIODR4R_R_DRV44_EN       (0x00000010)
#define GPIOD_APB_GPIODR4R_R_DRV45_EN       (0x00000020)
#define GPIOD_APB_GPIODR4R_R_DRV46_EN       (0x00000040)
#define GPIOD_APB_GPIODR4R_R_DRV47_EN       (0x00000080)

#define GPIOD_APB_GPIODR4R_DRV4_MASK        (0x00000001)
#define GPIOD_APB_GPIODR4R_DRV40_DIS        (0x00000000)
#define GPIOD_APB_GPIODR4R_DRV41_DIS        (0x00000000)
#define GPIOD_APB_GPIODR4R_DRV42_DIS        (0x00000000)
#define GPIOD_APB_GPIODR4R_DRV43_DIS        (0x00000000)
#define GPIOD_APB_GPIODR4R_DRV44_DIS        (0x00000000)
#define GPIOD_APB_GPIODR4R_DRV45_DIS        (0x00000000)
#define GPIOD_APB_GPIODR4R_DRV46_DIS        (0x00000000)
#define GPIOD_APB_GPIODR4R_DRV47_DIS        (0x00000000)
#define GPIOD_APB_GPIODR4R_DRV40_EN         (0x00000001)
#define GPIOD_APB_GPIODR4R_DRV41_EN         (0x00000001)
#define GPIOD_APB_GPIODR4R_DRV42_EN         (0x00000001)
#define GPIOD_APB_GPIODR4R_DRV43_EN         (0x00000001)
#define GPIOD_APB_GPIODR4R_DRV44_EN         (0x00000001)
#define GPIOD_APB_GPIODR4R_DRV45_EN         (0x00000001)
#define GPIOD_APB_GPIODR4R_DRV46_EN         (0x00000001)
#define GPIOD_APB_GPIODR4R_DRV47_EN         (0x00000001)
//--------

//--------
#define GPIOD_AHB_GPIODR4R_R_DRV4_MASK      (0x000000FF)
#define GPIOD_AHB_GPIODR4R_R_DRV4_BIT       (0)
#define GPIOD_AHB_GPIODR4R_R_DRV40_DIS      (0x00000000)
#define GPIOD_AHB_GPIODR4R_R_DRV41_DIS      (0x00000000)
#define GPIOD_AHB_GPIODR4R_R_DRV42_DIS      (0x00000000)
#define GPIOD_AHB_GPIODR4R_R_DRV43_DIS      (0x00000000)
#define GPIOD_AHB_GPIODR4R_R_DRV44_DIS      (0x00000000)
#define GPIOD_AHB_GPIODR4R_R_DRV45_DIS      (0x00000000)
#define GPIOD_AHB_GPIODR4R_R_DRV46_DIS      (0x00000000)
#define GPIOD_AHB_GPIODR4R_R_DRV47_DIS      (0x00000000)
#define GPIOD_AHB_GPIODR4R_R_DRV40_EN       (0x00000001)
#define GPIOD_AHB_GPIODR4R_R_DRV41_EN       (0x00000002)
#define GPIOD_AHB_GPIODR4R_R_DRV42_EN       (0x00000004)
#define GPIOD_AHB_GPIODR4R_R_DRV43_EN       (0x00000008)
#define GPIOD_AHB_GPIODR4R_R_DRV44_EN       (0x00000010)
#define GPIOD_AHB_GPIODR4R_R_DRV45_EN       (0x00000020)
#define GPIOD_AHB_GPIODR4R_R_DRV46_EN       (0x00000040)
#define GPIOD_AHB_GPIODR4R_R_DRV47_EN       (0x00000080)

#define GPIOD_AHB_GPIODR4R_DRV4_MASK        (0x00000001)
#define GPIOD_AHB_GPIODR4R_DRV40_DIS        (0x00000000)
#define GPIOD_AHB_GPIODR4R_DRV41_DIS        (0x00000000)
#define GPIOD_AHB_GPIODR4R_DRV42_DIS        (0x00000000)
#define GPIOD_AHB_GPIODR4R_DRV43_DIS        (0x00000000)
#define GPIOD_AHB_GPIODR4R_DRV44_DIS        (0x00000000)
#define GPIOD_AHB_GPIODR4R_DRV45_DIS        (0x00000000)
#define GPIOD_AHB_GPIODR4R_DRV46_DIS        (0x00000000)
#define GPIOD_AHB_GPIODR4R_DRV47_DIS        (0x00000000)
#define GPIOD_AHB_GPIODR4R_DRV40_EN         (0x00000001)
#define GPIOD_AHB_GPIODR4R_DRV41_EN         (0x00000001)
#define GPIOD_AHB_GPIODR4R_DRV42_EN         (0x00000001)
#define GPIOD_AHB_GPIODR4R_DRV43_EN         (0x00000001)
#define GPIOD_AHB_GPIODR4R_DRV44_EN         (0x00000001)
#define GPIOD_AHB_GPIODR4R_DRV45_EN         (0x00000001)
#define GPIOD_AHB_GPIODR4R_DRV46_EN         (0x00000001)
#define GPIOD_AHB_GPIODR4R_DRV47_EN         (0x00000001)
//--------

#define GPIOD_AHB_GPIODR4R_DRV40_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIODR4R_OFFSET)*32)+(0*4))))
#define GPIOD_AHB_GPIODR4R_DRV41_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIODR4R_OFFSET)*32)+(1*4))))
#define GPIOD_AHB_GPIODR4R_DRV42_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIODR4R_OFFSET)*32)+(2*4))))
#define GPIOD_AHB_GPIODR4R_DRV43_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIODR4R_OFFSET)*32)+(3*4))))
#define GPIOD_AHB_GPIODR4R_DRV44_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIODR4R_OFFSET)*32)+(4*4))))
#define GPIOD_AHB_GPIODR4R_DRV45_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIODR4R_OFFSET)*32)+(5*4))))
#define GPIOD_AHB_GPIODR4R_DRV46_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIODR4R_OFFSET)*32)+(6*4))))
#define GPIOD_AHB_GPIODR4R_DRV47_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIODR4R_OFFSET)*32)+(7*4))))

#define GPIOD_APB_GPIODR4R_DRV40_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIODR4R_OFFSET)*32)+(0*4))))
#define GPIOD_APB_GPIODR4R_DRV41_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIODR4R_OFFSET)*32)+(1*4))))
#define GPIOD_APB_GPIODR4R_DRV42_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIODR4R_OFFSET)*32)+(2*4))))
#define GPIOD_APB_GPIODR4R_DRV43_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIODR4R_OFFSET)*32)+(3*4))))
#define GPIOD_APB_GPIODR4R_DRV44_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIODR4R_OFFSET)*32)+(4*4))))
#define GPIOD_APB_GPIODR4R_DRV45_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIODR4R_OFFSET)*32)+(5*4))))
#define GPIOD_APB_GPIODR4R_DRV46_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIODR4R_OFFSET)*32)+(6*4))))
#define GPIOD_APB_GPIODR4R_DRV47_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIODR4R_OFFSET)*32)+(7*4))))

////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 3.13 GPIODR8R ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOD_APB_GPIODR8R            (((GPIODR8R_TypeDef*)(GPIOD_APB_BASE+GPIO_APB_GPIODR8R_OFFSET )))
#define GPIOD_APB_GPIODR8R_R          (*((volatile uint32_t *)(GPIOD_APB_BASE+GPIO_APB_GPIODR8R_OFFSET )))

#define GPIOD_AHB_GPIODR8R            (((GPIODR8R_TypeDef*)(GPIOD_AHB_BASE+GPIO_AHB_GPIODR8R_OFFSET )))
#define GPIOD_AHB_GPIODR8R_R          (*((volatile uint32_t *)(GPIOD_AHB_BASE+GPIO_AHB_GPIODR8R_OFFSET )))

//--------
#define GPIOD_APB_GPIODR8R_R_DRV8_MASK    (0x000000FF)
#define GPIOD_APB_GPIODR8R_R_DRV8_BIT     (0)
#define GPIOD_APB_GPIODR8R_R_DRV80_DIS    (0x00000000)
#define GPIOD_APB_GPIODR8R_R_DRV81_DIS    (0x00000000)
#define GPIOD_APB_GPIODR8R_R_DRV82_DIS    (0x00000000)
#define GPIOD_APB_GPIODR8R_R_DRV83_DIS    (0x00000000)
#define GPIOD_APB_GPIODR8R_R_DRV84_DIS    (0x00000000)
#define GPIOD_APB_GPIODR8R_R_DRV85_DIS    (0x00000000)
#define GPIOD_APB_GPIODR8R_R_DRV86_DIS    (0x00000000)
#define GPIOD_APB_GPIODR8R_R_DRV87_DIS    (0x00000000)
#define GPIOD_APB_GPIODR8R_R_DRV80_EN     (0x00000001)
#define GPIOD_APB_GPIODR8R_R_DRV81_EN     (0x00000002)
#define GPIOD_APB_GPIODR8R_R_DRV82_EN     (0x00000004)
#define GPIOD_APB_GPIODR8R_R_DRV83_EN     (0x00000008)
#define GPIOD_APB_GPIODR8R_R_DRV84_EN     (0x00000010)
#define GPIOD_APB_GPIODR8R_R_DRV85_EN     (0x00000020)
#define GPIOD_APB_GPIODR8R_R_DRV86_EN     (0x00000040)
#define GPIOD_APB_GPIODR8R_R_DRV87_EN     (0x00000080)

#define GPIOD_APB_GPIODR8R_DRV8_MASK      (0x00000001)
#define GPIOD_APB_GPIODR8R_DRV80_DIS      (0x00000000)
#define GPIOD_APB_GPIODR8R_DRV81_DIS      (0x00000000)
#define GPIOD_APB_GPIODR8R_DRV82_DIS      (0x00000000)
#define GPIOD_APB_GPIODR8R_DRV83_DIS      (0x00000000)
#define GPIOD_APB_GPIODR8R_DRV84_DIS      (0x00000000)
#define GPIOD_APB_GPIODR8R_DRV85_DIS      (0x00000000)
#define GPIOD_APB_GPIODR8R_DRV86_DIS      (0x00000000)
#define GPIOD_APB_GPIODR8R_DRV87_DIS      (0x00000000)
#define GPIOD_APB_GPIODR8R_DRV80_EN       (0x00000001)
#define GPIOD_APB_GPIODR8R_DRV81_EN       (0x00000001)
#define GPIOD_APB_GPIODR8R_DRV82_EN       (0x00000001)
#define GPIOD_APB_GPIODR8R_DRV83_EN       (0x00000001)
#define GPIOD_APB_GPIODR8R_DRV84_EN       (0x00000001)
#define GPIOD_APB_GPIODR8R_DRV85_EN       (0x00000001)
#define GPIOD_APB_GPIODR8R_DRV86_EN       (0x00000001)
#define GPIOD_APB_GPIODR8R_DRV87_EN       (0x00000001)
//--------

//--------
#define GPIOD_AHB_GPIODR8R_R_DRV8_MASK    (0x000000FF)
#define GPIOD_AHB_GPIODR8R_R_DRV8_BIT     (0)
#define GPIOD_AHB_GPIODR8R_R_DRV80_DIS    (0x00000000)
#define GPIOD_AHB_GPIODR8R_R_DRV81_DIS    (0x00000000)
#define GPIOD_AHB_GPIODR8R_R_DRV82_DIS    (0x00000000)
#define GPIOD_AHB_GPIODR8R_R_DRV83_DIS    (0x00000000)
#define GPIOD_AHB_GPIODR8R_R_DRV84_DIS    (0x00000000)
#define GPIOD_AHB_GPIODR8R_R_DRV85_DIS    (0x00000000)
#define GPIOD_AHB_GPIODR8R_R_DRV86_DIS    (0x00000000)
#define GPIOD_AHB_GPIODR8R_R_DRV87_DIS    (0x00000000)
#define GPIOD_AHB_GPIODR8R_R_DRV80_EN     (0x00000001)
#define GPIOD_AHB_GPIODR8R_R_DRV81_EN     (0x00000002)
#define GPIOD_AHB_GPIODR8R_R_DRV82_EN     (0x00000004)
#define GPIOD_AHB_GPIODR8R_R_DRV83_EN     (0x00000008)
#define GPIOD_AHB_GPIODR8R_R_DRV84_EN     (0x00000010)
#define GPIOD_AHB_GPIODR8R_R_DRV85_EN     (0x00000020)
#define GPIOD_AHB_GPIODR8R_R_DRV86_EN     (0x00000040)
#define GPIOD_AHB_GPIODR8R_R_DRV87_EN     (0x00000080)

#define GPIOD_AHB_GPIODR8R_DRV8_MASK      (0x00000001)
#define GPIOD_AHB_GPIODR8R_DRV80_DIS      (0x00000000)
#define GPIOD_AHB_GPIODR8R_DRV81_DIS      (0x00000000)
#define GPIOD_AHB_GPIODR8R_DRV82_DIS      (0x00000000)
#define GPIOD_AHB_GPIODR8R_DRV83_DIS      (0x00000000)
#define GPIOD_AHB_GPIODR8R_DRV84_DIS      (0x00000000)
#define GPIOD_AHB_GPIODR8R_DRV85_DIS      (0x00000000)
#define GPIOD_AHB_GPIODR8R_DRV86_DIS      (0x00000000)
#define GPIOD_AHB_GPIODR8R_DRV87_DIS      (0x00000000)
#define GPIOD_AHB_GPIODR8R_DRV80_EN       (0x00000001)
#define GPIOD_AHB_GPIODR8R_DRV81_EN       (0x00000001)
#define GPIOD_AHB_GPIODR8R_DRV82_EN       (0x00000001)
#define GPIOD_AHB_GPIODR8R_DRV83_EN       (0x00000001)
#define GPIOD_AHB_GPIODR8R_DRV84_EN       (0x00000001)
#define GPIOD_AHB_GPIODR8R_DRV85_EN       (0x00000001)
#define GPIOD_AHB_GPIODR8R_DRV86_EN       (0x00000001)
#define GPIOD_AHB_GPIODR8R_DRV87_EN       (0x00000001)
//--------

#define GPIOD_AHB_GPIODR8R_DRV80_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIODR8R_OFFSET)*32)+(0*4))))
#define GPIOD_AHB_GPIODR8R_DRV81_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIODR8R_OFFSET)*32)+(1*4))))
#define GPIOD_AHB_GPIODR8R_DRV82_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIODR8R_OFFSET)*32)+(2*4))))
#define GPIOD_AHB_GPIODR8R_DRV83_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIODR8R_OFFSET)*32)+(3*4))))
#define GPIOD_AHB_GPIODR8R_DRV84_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIODR8R_OFFSET)*32)+(4*4))))
#define GPIOD_AHB_GPIODR8R_DRV85_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIODR8R_OFFSET)*32)+(5*4))))
#define GPIOD_AHB_GPIODR8R_DRV86_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIODR8R_OFFSET)*32)+(6*4))))
#define GPIOD_AHB_GPIODR8R_DRV87_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIODR8R_OFFSET)*32)+(7*4))))

#define GPIOD_APB_GPIODR8R_DRV80_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIODR8R_OFFSET)*32)+(0*4))))
#define GPIOD_APB_GPIODR8R_DRV81_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIODR8R_OFFSET)*32)+(1*4))))
#define GPIOD_APB_GPIODR8R_DRV82_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIODR8R_OFFSET)*32)+(2*4))))
#define GPIOD_APB_GPIODR8R_DRV83_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIODR8R_OFFSET)*32)+(3*4))))
#define GPIOD_APB_GPIODR8R_DRV84_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIODR8R_OFFSET)*32)+(4*4))))
#define GPIOD_APB_GPIODR8R_DRV85_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIODR8R_OFFSET)*32)+(5*4))))
#define GPIOD_APB_GPIODR8R_DRV86_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIODR8R_OFFSET)*32)+(6*4))))
#define GPIOD_APB_GPIODR8R_DRV87_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIODR8R_OFFSET)*32)+(7*4))))


////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 3.14 GPIOODR ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOD_APB_GPIOODR            (((GPIOODR_TypeDef*)(GPIOD_APB_BASE+GPIO_APB_GPIOODR_OFFSET )))
#define GPIOD_APB_GPIOODR_R          (*((volatile uint32_t *)(GPIOD_APB_BASE+GPIO_APB_GPIOODR_OFFSET )))

#define GPIOD_AHB_GPIOODR            (((GPIOODR_TypeDef*)(GPIOD_AHB_BASE+GPIO_AHB_GPIOODR_OFFSET )))
#define GPIOD_AHB_GPIOODR_R          (*((volatile uint32_t *)(GPIOD_AHB_BASE+GPIO_AHB_GPIOODR_OFFSET )))


//--------
#define GPIOD_APB_GPIOODR_R_ODE_MASK    (0x000000FF)
#define GPIOD_APB_GPIOODR_R_ODE_BIT     (0)
#define GPIOD_APB_GPIOODR_R_ODE0_PP     (0x00000000)
#define GPIOD_APB_GPIOODR_R_ODE1_PP     (0x00000000)
#define GPIOD_APB_GPIOODR_R_ODE2_PP     (0x00000000)
#define GPIOD_APB_GPIOODR_R_ODE3_PP     (0x00000000)
#define GPIOD_APB_GPIOODR_R_ODE4_PP     (0x00000000)
#define GPIOD_APB_GPIOODR_R_ODE5_PP     (0x00000000)
#define GPIOD_APB_GPIOODR_R_ODE6_PP     (0x00000000)
#define GPIOD_APB_GPIOODR_R_ODE7_PP     (0x00000000)
#define GPIOD_APB_GPIOODR_R_ODE0_OP     (0x00000001)
#define GPIOD_APB_GPIOODR_R_ODE1_OP     (0x00000002)
#define GPIOD_APB_GPIOODR_R_ODE2_OP     (0x00000004)
#define GPIOD_APB_GPIOODR_R_ODE3_OP     (0x00000008)
#define GPIOD_APB_GPIOODR_R_ODE4_OP     (0x00000010)
#define GPIOD_APB_GPIOODR_R_ODE5_OP     (0x00000020)
#define GPIOD_APB_GPIOODR_R_ODE6_OP     (0x00000040)
#define GPIOD_APB_GPIOODR_R_ODE7_OP     (0x00000080)

#define GPIOD_APB_GPIOODR_ODE_MASK      (0x00000001)
#define GPIOD_APB_GPIOODR_ODE0_PP       (0x00000000)
#define GPIOD_APB_GPIOODR_ODE1_PP       (0x00000000)
#define GPIOD_APB_GPIOODR_ODE2_PP       (0x00000000)
#define GPIOD_APB_GPIOODR_ODE3_PP       (0x00000000)
#define GPIOD_APB_GPIOODR_ODE4_PP       (0x00000000)
#define GPIOD_APB_GPIOODR_ODE5_PP       (0x00000000)
#define GPIOD_APB_GPIOODR_ODE6_PP       (0x00000000)
#define GPIOD_APB_GPIOODR_ODE7_PP       (0x00000000)
#define GPIOD_APB_GPIOODR_ODE0_OP       (0x00000001)
#define GPIOD_APB_GPIOODR_ODE1_OP       (0x00000001)
#define GPIOD_APB_GPIOODR_ODE2_OP       (0x00000001)
#define GPIOD_APB_GPIOODR_ODE3_OP       (0x00000001)
#define GPIOD_APB_GPIOODR_ODE4_OP       (0x00000001)
#define GPIOD_APB_GPIOODR_ODE5_OP       (0x00000001)
#define GPIOD_APB_GPIOODR_ODE6_OP       (0x00000001)
#define GPIOD_APB_GPIOODR_ODE7_OP       (0x00000001)
//--------

//--------
#define GPIOD_AHB_GPIOODR_R_ODE_MASK    (0x000000FF)
#define GPIOD_AHB_GPIOODR_R_ODE_BIT     (0)
#define GPIOD_AHB_GPIOODR_R_ODE0_PP     (0x00000000)
#define GPIOD_AHB_GPIOODR_R_ODE1_PP     (0x00000000)
#define GPIOD_AHB_GPIOODR_R_ODE2_PP     (0x00000000)
#define GPIOD_AHB_GPIOODR_R_ODE3_PP     (0x00000000)
#define GPIOD_AHB_GPIOODR_R_ODE4_PP     (0x00000000)
#define GPIOD_AHB_GPIOODR_R_ODE5_PP     (0x00000000)
#define GPIOD_AHB_GPIOODR_R_ODE6_PP     (0x00000000)
#define GPIOD_AHB_GPIOODR_R_ODE7_PP     (0x00000000)
#define GPIOD_AHB_GPIOODR_R_ODE0_OP     (0x00000001)
#define GPIOD_AHB_GPIOODR_R_ODE1_OP     (0x00000002)
#define GPIOD_AHB_GPIOODR_R_ODE2_OP     (0x00000004)
#define GPIOD_AHB_GPIOODR_R_ODE3_OP     (0x00000008)
#define GPIOD_AHB_GPIOODR_R_ODE4_OP     (0x00000010)
#define GPIOD_AHB_GPIOODR_R_ODE5_OP     (0x00000020)
#define GPIOD_AHB_GPIOODR_R_ODE6_OP     (0x00000040)
#define GPIOD_AHB_GPIOODR_R_ODE7_OP     (0x00000080)

#define GPIOD_AHB_GPIOODR_ODE_MASK      (0x00000001)
#define GPIOD_AHB_GPIOODR_ODE0_PP       (0x00000000)
#define GPIOD_AHB_GPIOODR_ODE1_PP       (0x00000000)
#define GPIOD_AHB_GPIOODR_ODE2_PP       (0x00000000)
#define GPIOD_AHB_GPIOODR_ODE3_PP       (0x00000000)
#define GPIOD_AHB_GPIOODR_ODE4_PP       (0x00000000)
#define GPIOD_AHB_GPIOODR_ODE5_PP       (0x00000000)
#define GPIOD_AHB_GPIOODR_ODE6_PP       (0x00000000)
#define GPIOD_AHB_GPIOODR_ODE7_PP       (0x00000000)
#define GPIOD_AHB_GPIOODR_ODE0_OP       (0x00000001)
#define GPIOD_AHB_GPIOODR_ODE1_OP       (0x00000001)
#define GPIOD_AHB_GPIOODR_ODE2_OP       (0x00000001)
#define GPIOD_AHB_GPIOODR_ODE3_OP       (0x00000001)
#define GPIOD_AHB_GPIOODR_ODE4_OP       (0x00000001)
#define GPIOD_AHB_GPIOODR_ODE5_OP       (0x00000001)
#define GPIOD_AHB_GPIOODR_ODE6_OP       (0x00000001)
#define GPIOD_AHB_GPIOODR_ODE7_OP       (0x00000001)
//--------

#define GPIOD_AHB_GPIOODR_ODE0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIOODR_OFFSET)*32)+(0*4))))
#define GPIOD_AHB_GPIOODR_ODE1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIOODR_OFFSET)*32)+(1*4))))
#define GPIOD_AHB_GPIOODR_ODE2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIOODR_OFFSET)*32)+(2*4))))
#define GPIOD_AHB_GPIOODR_ODE3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIOODR_OFFSET)*32)+(3*4))))
#define GPIOD_AHB_GPIOODR_ODE4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIOODR_OFFSET)*32)+(4*4))))
#define GPIOD_AHB_GPIOODR_ODE5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIOODR_OFFSET)*32)+(5*4))))
#define GPIOD_AHB_GPIOODR_ODE6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIOODR_OFFSET)*32)+(6*4))))
#define GPIOD_AHB_GPIOODR_ODE7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIOODR_OFFSET)*32)+(7*4))))

#define GPIOD_APB_GPIOODR_ODE0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIOODR_OFFSET)*32)+(0*4))))
#define GPIOD_APB_GPIOODR_ODE1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIOODR_OFFSET)*32)+(1*4))))
#define GPIOD_APB_GPIOODR_ODE2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIOODR_OFFSET)*32)+(2*4))))
#define GPIOD_APB_GPIOODR_ODE3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIOODR_OFFSET)*32)+(3*4))))
#define GPIOD_APB_GPIOODR_ODE4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIOODR_OFFSET)*32)+(4*4))))
#define GPIOD_APB_GPIOODR_ODE5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIOODR_OFFSET)*32)+(5*4))))
#define GPIOD_APB_GPIOODR_ODE6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIOODR_OFFSET)*32)+(6*4))))
#define GPIOD_APB_GPIOODR_ODE7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIOODR_OFFSET)*32)+(7*4))))

////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 3.15 GPIOPUR ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOD_APB_GPIOPUR            (((GPIOPUR_TypeDef*)(GPIOD_APB_BASE+GPIO_APB_GPIOPUR_OFFSET )))
#define GPIOD_APB_GPIOPUR_R          (*((volatile uint32_t *)(GPIOD_APB_BASE+GPIO_APB_GPIOPUR_OFFSET )))

#define GPIOD_AHB_GPIOPUR            (((GPIOPUR_TypeDef*)(GPIOD_AHB_BASE+GPIO_AHB_GPIOPUR_OFFSET )))
#define GPIOD_AHB_GPIOPUR_R          (*((volatile uint32_t *)(GPIOD_AHB_BASE+GPIO_AHB_GPIOPUR_OFFSET )))


//--------
#define GPIOD_APB_GPIOPUR_R_PUE_MASK    (0x000000FF)
#define GPIOD_APB_GPIOPUR_R_PUE_BIT     (0)
#define GPIOD_APB_GPIOPUR_R_PUE0_DIS    (0x00000000)
#define GPIOD_APB_GPIOPUR_R_PUE1_DIS    (0x00000000)
#define GPIOD_APB_GPIOPUR_R_PUE2_DIS    (0x00000000)
#define GPIOD_APB_GPIOPUR_R_PUE3_DIS    (0x00000000)
#define GPIOD_APB_GPIOPUR_R_PUE4_DIS    (0x00000000)
#define GPIOD_APB_GPIOPUR_R_PUE5_DIS    (0x00000000)
#define GPIOD_APB_GPIOPUR_R_PUE6_DIS    (0x00000000)
#define GPIOD_APB_GPIOPUR_R_PUE7_DIS    (0x00000000)
#define GPIOD_APB_GPIOPUR_R_PUE0_EN     (0x00000001)
#define GPIOD_APB_GPIOPUR_R_PUE1_EN     (0x00000002)
#define GPIOD_APB_GPIOPUR_R_PUE2_EN     (0x00000004)
#define GPIOD_APB_GPIOPUR_R_PUE3_EN     (0x00000008)
#define GPIOD_APB_GPIOPUR_R_PUE4_EN     (0x00000010)
#define GPIOD_APB_GPIOPUR_R_PUE5_EN     (0x00000020)
#define GPIOD_APB_GPIOPUR_R_PUE6_EN     (0x00000040)
#define GPIOD_APB_GPIOPUR_R_PUE7_EN     (0x00000080)

#define GPIOD_APB_GPIOPUR_PUE_MASK      (0x00000001)
#define GPIOD_APB_GPIOPUR_PUE0_DIS      (0x00000000)
#define GPIOD_APB_GPIOPUR_PUE1_DIS      (0x00000000)
#define GPIOD_APB_GPIOPUR_PUE2_DIS      (0x00000000)
#define GPIOD_APB_GPIOPUR_PUE3_DIS      (0x00000000)
#define GPIOD_APB_GPIOPUR_PUE4_DIS      (0x00000000)
#define GPIOD_APB_GPIOPUR_PUE5_DIS      (0x00000000)
#define GPIOD_APB_GPIOPUR_PUE6_DIS      (0x00000000)
#define GPIOD_APB_GPIOPUR_PUE7_DIS      (0x00000000)
#define GPIOD_APB_GPIOPUR_PUE0_EN       (0x00000001)
#define GPIOD_APB_GPIOPUR_PUE1_EN       (0x00000001)
#define GPIOD_APB_GPIOPUR_PUE2_EN       (0x00000001)
#define GPIOD_APB_GPIOPUR_PUE3_EN       (0x00000001)
#define GPIOD_APB_GPIOPUR_PUE4_EN       (0x00000001)
#define GPIOD_APB_GPIOPUR_PUE5_EN       (0x00000001)
#define GPIOD_APB_GPIOPUR_PUE6_EN       (0x00000001)
#define GPIOD_APB_GPIOPUR_PUE7_EN       (0x00000001)
//--------

//--------
#define GPIOD_AHB_GPIOPUR_R_PUE_MASK    (0x000000FF)
#define GPIOD_AHB_GPIOPUR_R_PUE_BIT     (0)
#define GPIOD_AHB_GPIOPUR_R_PUE0_DIS    (0x00000000)
#define GPIOD_AHB_GPIOPUR_R_PUE1_DIS    (0x00000000)
#define GPIOD_AHB_GPIOPUR_R_PUE2_DIS    (0x00000000)
#define GPIOD_AHB_GPIOPUR_R_PUE3_DIS    (0x00000000)
#define GPIOD_AHB_GPIOPUR_R_PUE4_DIS    (0x00000000)
#define GPIOD_AHB_GPIOPUR_R_PUE5_DIS    (0x00000000)
#define GPIOD_AHB_GPIOPUR_R_PUE6_DIS    (0x00000000)
#define GPIOD_AHB_GPIOPUR_R_PUE7_DIS    (0x00000000)
#define GPIOD_AHB_GPIOPUR_R_PUE0_EN     (0x00000001)
#define GPIOD_AHB_GPIOPUR_R_PUE1_EN     (0x00000002)
#define GPIOD_AHB_GPIOPUR_R_PUE2_EN     (0x00000004)
#define GPIOD_AHB_GPIOPUR_R_PUE3_EN     (0x00000008)
#define GPIOD_AHB_GPIOPUR_R_PUE4_EN     (0x00000010)
#define GPIOD_AHB_GPIOPUR_R_PUE5_EN     (0x00000020)
#define GPIOD_AHB_GPIOPUR_R_PUE6_EN     (0x00000040)
#define GPIOD_AHB_GPIOPUR_R_PUE7_EN     (0x00000080)

#define GPIOD_AHB_GPIOPUR_PUE_MASK      (0x00000001)
#define GPIOD_AHB_GPIOPUR_PUE0_DIS      (0x00000000)
#define GPIOD_AHB_GPIOPUR_PUE1_DIS      (0x00000000)
#define GPIOD_AHB_GPIOPUR_PUE2_DIS      (0x00000000)
#define GPIOD_AHB_GPIOPUR_PUE3_DIS      (0x00000000)
#define GPIOD_AHB_GPIOPUR_PUE4_DIS      (0x00000000)
#define GPIOD_AHB_GPIOPUR_PUE5_DIS      (0x00000000)
#define GPIOD_AHB_GPIOPUR_PUE6_DIS      (0x00000000)
#define GPIOD_AHB_GPIOPUR_PUE7_DIS      (0x00000000)
#define GPIOD_AHB_GPIOPUR_PUE0_EN       (0x00000001)
#define GPIOD_AHB_GPIOPUR_PUE1_EN       (0x00000001)
#define GPIOD_AHB_GPIOPUR_PUE2_EN       (0x00000001)
#define GPIOD_AHB_GPIOPUR_PUE3_EN       (0x00000001)
#define GPIOD_AHB_GPIOPUR_PUE4_EN       (0x00000001)
#define GPIOD_AHB_GPIOPUR_PUE5_EN       (0x00000001)
#define GPIOD_AHB_GPIOPUR_PUE6_EN       (0x00000001)
#define GPIOD_AHB_GPIOPUR_PUE7_EN       (0x00000001)
//--------

#define GPIOD_AHB_GPIOPUR_PUE0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIOPUR_OFFSET)*32)+(0*4))))
#define GPIOD_AHB_GPIOPUR_PUE1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIOPUR_OFFSET)*32)+(1*4))))
#define GPIOD_AHB_GPIOPUR_PUE2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIOPUR_OFFSET)*32)+(2*4))))
#define GPIOD_AHB_GPIOPUR_PUE3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIOPUR_OFFSET)*32)+(3*4))))
#define GPIOD_AHB_GPIOPUR_PUE4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIOPUR_OFFSET)*32)+(4*4))))
#define GPIOD_AHB_GPIOPUR_PUE5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIOPUR_OFFSET)*32)+(5*4))))
#define GPIOD_AHB_GPIOPUR_PUE6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIOPUR_OFFSET)*32)+(6*4))))
#define GPIOD_AHB_GPIOPUR_PUE7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIOPUR_OFFSET)*32)+(7*4))))

#define GPIOD_APB_GPIOPUR_PUE0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIOPUR_OFFSET)*32)+(0*4))))
#define GPIOD_APB_GPIOPUR_PUE1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIOPUR_OFFSET)*32)+(1*4))))
#define GPIOD_APB_GPIOPUR_PUE2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIOPUR_OFFSET)*32)+(2*4))))
#define GPIOD_APB_GPIOPUR_PUE3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIOPUR_OFFSET)*32)+(3*4))))
#define GPIOD_APB_GPIOPUR_PUE4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIOPUR_OFFSET)*32)+(4*4))))
#define GPIOD_APB_GPIOPUR_PUE5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIOPUR_OFFSET)*32)+(5*4))))
#define GPIOD_APB_GPIOPUR_PUE6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIOPUR_OFFSET)*32)+(6*4))))
#define GPIOD_APB_GPIOPUR_PUE7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIOPUR_OFFSET)*32)+(7*4))))

////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 3.16 GPIOPDR ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOD_APB_GPIOPDR            (((GPIOPDR_TypeDef*)(GPIOD_APB_BASE+GPIO_APB_GPIOPDR_OFFSET )))
#define GPIOD_APB_GPIOPDR_R          (*((volatile uint32_t *)(GPIOD_APB_BASE+GPIO_APB_GPIOPDR_OFFSET )))

#define GPIOD_AHB_GPIOPDR            (((GPIOPDR_TypeDef*)(GPIOD_AHB_BASE+GPIO_AHB_GPIOPDR_OFFSET )))
#define GPIOD_AHB_GPIOPDR_R          (*((volatile uint32_t *)(GPIOD_AHB_BASE+GPIO_AHB_GPIOPDR_OFFSET )))

//--------
#define GPIOD_APB_GPIOPDR_R_PDE_MASK    (0x000000FF)
#define GPIOD_APB_GPIOPDR_R_PDE_BIT     (0)
#define GPIOD_APB_GPIOPDR_R_PDE0_DIS    (0x00000000)
#define GPIOD_APB_GPIOPDR_R_PDE1_DIS    (0x00000000)
#define GPIOD_APB_GPIOPDR_R_PDE2_DIS    (0x00000000)
#define GPIOD_APB_GPIOPDR_R_PDE3_DIS    (0x00000000)
#define GPIOD_APB_GPIOPDR_R_PDE4_DIS    (0x00000000)
#define GPIOD_APB_GPIOPDR_R_PDE5_DIS    (0x00000000)
#define GPIOD_APB_GPIOPDR_R_PDE6_DIS    (0x00000000)
#define GPIOD_APB_GPIOPDR_R_PDE7_DIS    (0x00000000)
#define GPIOD_APB_GPIOPDR_R_PDE0_EN     (0x00000001)
#define GPIOD_APB_GPIOPDR_R_PDE1_EN     (0x00000002)
#define GPIOD_APB_GPIOPDR_R_PDE2_EN     (0x00000004)
#define GPIOD_APB_GPIOPDR_R_PDE3_EN     (0x00000008)
#define GPIOD_APB_GPIOPDR_R_PDE4_EN     (0x00000010)
#define GPIOD_APB_GPIOPDR_R_PDE5_EN     (0x00000020)
#define GPIOD_APB_GPIOPDR_R_PDE6_EN     (0x00000040)
#define GPIOD_APB_GPIOPDR_R_PDE7_EN     (0x00000080)

#define GPIOD_APB_GPIOPDR_PDE_MASK      (0x00000001)
#define GPIOD_APB_GPIOPDR_PDE0_DIS      (0x00000000)
#define GPIOD_APB_GPIOPDR_PDE1_DIS      (0x00000000)
#define GPIOD_APB_GPIOPDR_PDE2_DIS      (0x00000000)
#define GPIOD_APB_GPIOPDR_PDE3_DIS      (0x00000000)
#define GPIOD_APB_GPIOPDR_PDE4_DIS      (0x00000000)
#define GPIOD_APB_GPIOPDR_PDE5_DIS      (0x00000000)
#define GPIOD_APB_GPIOPDR_PDE6_DIS      (0x00000000)
#define GPIOD_APB_GPIOPDR_PDE7_DIS      (0x00000000)
#define GPIOD_APB_GPIOPDR_PDE0_EN       (0x00000001)
#define GPIOD_APB_GPIOPDR_PDE1_EN       (0x00000001)
#define GPIOD_APB_GPIOPDR_PDE2_EN       (0x00000001)
#define GPIOD_APB_GPIOPDR_PDE3_EN       (0x00000001)
#define GPIOD_APB_GPIOPDR_PDE4_EN       (0x00000001)
#define GPIOD_APB_GPIOPDR_PDE5_EN       (0x00000001)
#define GPIOD_APB_GPIOPDR_PDE6_EN       (0x00000001)
#define GPIOD_APB_GPIOPDR_PDE7_EN       (0x00000001)
//--------

//--------
#define GPIOD_AHB_GPIOPDR_R_PDE_MASK    (0x000000FF)
#define GPIOD_AHB_GPIOPDR_R_PDE_BIT     (0)
#define GPIOD_AHB_GPIOPDR_R_PDE0_DIS    (0x00000000)
#define GPIOD_AHB_GPIOPDR_R_PDE1_DIS    (0x00000000)
#define GPIOD_AHB_GPIOPDR_R_PDE2_DIS    (0x00000000)
#define GPIOD_AHB_GPIOPDR_R_PDE3_DIS    (0x00000000)
#define GPIOD_AHB_GPIOPDR_R_PDE4_DIS    (0x00000000)
#define GPIOD_AHB_GPIOPDR_R_PDE5_DIS    (0x00000000)
#define GPIOD_AHB_GPIOPDR_R_PDE6_DIS    (0x00000000)
#define GPIOD_AHB_GPIOPDR_R_PDE7_DIS    (0x00000000)
#define GPIOD_AHB_GPIOPDR_R_PDE0_EN     (0x00000001)
#define GPIOD_AHB_GPIOPDR_R_PDE1_EN     (0x00000002)
#define GPIOD_AHB_GPIOPDR_R_PDE2_EN     (0x00000004)
#define GPIOD_AHB_GPIOPDR_R_PDE3_EN     (0x00000008)
#define GPIOD_AHB_GPIOPDR_R_PDE4_EN     (0x00000010)
#define GPIOD_AHB_GPIOPDR_R_PDE5_EN     (0x00000020)
#define GPIOD_AHB_GPIOPDR_R_PDE6_EN     (0x00000040)
#define GPIOD_AHB_GPIOPDR_R_PDE7_EN     (0x00000080)

#define GPIOD_AHB_GPIOPDR_PDE_MASK      (0x00000001)
#define GPIOD_AHB_GPIOPDR_PDE0_DIS      (0x00000000)
#define GPIOD_AHB_GPIOPDR_PDE1_DIS      (0x00000000)
#define GPIOD_AHB_GPIOPDR_PDE2_DIS      (0x00000000)
#define GPIOD_AHB_GPIOPDR_PDE3_DIS      (0x00000000)
#define GPIOD_AHB_GPIOPDR_PDE4_DIS      (0x00000000)
#define GPIOD_AHB_GPIOPDR_PDE5_DIS      (0x00000000)
#define GPIOD_AHB_GPIOPDR_PDE6_DIS      (0x00000000)
#define GPIOD_AHB_GPIOPDR_PDE7_DIS      (0x00000000)
#define GPIOD_AHB_GPIOPDR_PDE0_EN       (0x00000001)
#define GPIOD_AHB_GPIOPDR_PDE1_EN       (0x00000001)
#define GPIOD_AHB_GPIOPDR_PDE2_EN       (0x00000001)
#define GPIOD_AHB_GPIOPDR_PDE3_EN       (0x00000001)
#define GPIOD_AHB_GPIOPDR_PDE4_EN       (0x00000001)
#define GPIOD_AHB_GPIOPDR_PDE5_EN       (0x00000001)
#define GPIOD_AHB_GPIOPDR_PDE6_EN       (0x00000001)
#define GPIOD_AHB_GPIOPDR_PDE7_EN       (0x00000001)
//--------

#define GPIOD_AHB_GPIOPDR_PDE0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIOPDR_OFFSET)*32)+(0*4))))
#define GPIOD_AHB_GPIOPDR_PDE1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIOPDR_OFFSET)*32)+(1*4))))
#define GPIOD_AHB_GPIOPDR_PDE2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIOPDR_OFFSET)*32)+(2*4))))
#define GPIOD_AHB_GPIOPDR_PDE3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIOPDR_OFFSET)*32)+(3*4))))
#define GPIOD_AHB_GPIOPDR_PDE4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIOPDR_OFFSET)*32)+(4*4))))
#define GPIOD_AHB_GPIOPDR_PDE5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIOPDR_OFFSET)*32)+(5*4))))
#define GPIOD_AHB_GPIOPDR_PDE6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIOPDR_OFFSET)*32)+(6*4))))
#define GPIOD_AHB_GPIOPDR_PDE7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIOPDR_OFFSET)*32)+(7*4))))

#define GPIOD_APB_GPIOPDR_PDE0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIOPDR_OFFSET)*32)+(0*4))))
#define GPIOD_APB_GPIOPDR_PDE1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIOPDR_OFFSET)*32)+(1*4))))
#define GPIOD_APB_GPIOPDR_PDE2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIOPDR_OFFSET)*32)+(2*4))))
#define GPIOD_APB_GPIOPDR_PDE3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIOPDR_OFFSET)*32)+(3*4))))
#define GPIOD_APB_GPIOPDR_PDE4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIOPDR_OFFSET)*32)+(4*4))))
#define GPIOD_APB_GPIOPDR_PDE5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIOPDR_OFFSET)*32)+(5*4))))
#define GPIOD_APB_GPIOPDR_PDE6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIOPDR_OFFSET)*32)+(6*4))))
#define GPIOD_APB_GPIOPDR_PDE7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIOPDR_OFFSET)*32)+(7*4))))

////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 3.17 GPIOSLR ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOD_APB_GPIOSLR            (((GPIOSLR_TypeDef*)(GPIOD_APB_BASE+GPIO_APB_GPIOSLR_OFFSET )))
#define GPIOD_APB_GPIOSLR_R          (*((volatile uint32_t *)(GPIOD_APB_BASE+GPIO_APB_GPIOSLR_OFFSET )))

#define GPIOD_AHB_GPIOSLR            (((GPIOSLR_TypeDef*)(GPIOD_AHB_BASE+GPIO_AHB_GPIOSLR_OFFSET )))
#define GPIOD_AHB_GPIOSLR_R          (*((volatile uint32_t *)(GPIOD_AHB_BASE+GPIO_AHB_GPIOSLR_OFFSET )))

//--------
#define GPIOD_APB_GPIOSLR_R_SRL_MASK    (0x000000FF)
#define GPIOD_APB_GPIOSLR_R_SRL_BIT     (0)
#define GPIOD_APB_GPIOSLR_R_SRL0_DIS    (0x00000000)
#define GPIOD_APB_GPIOSLR_R_SRL1_DIS    (0x00000000)
#define GPIOD_APB_GPIOSLR_R_SRL2_DIS    (0x00000000)
#define GPIOD_APB_GPIOSLR_R_SRL3_DIS    (0x00000000)
#define GPIOD_APB_GPIOSLR_R_SRL4_DIS    (0x00000000)
#define GPIOD_APB_GPIOSLR_R_SRL5_DIS    (0x00000000)
#define GPIOD_APB_GPIOSLR_R_SRL6_DIS    (0x00000000)
#define GPIOD_APB_GPIOSLR_R_SRL7_DIS    (0x00000000)
#define GPIOD_APB_GPIOSLR_R_SRL0_EN     (0x00000001)
#define GPIOD_APB_GPIOSLR_R_SRL1_EN     (0x00000002)
#define GPIOD_APB_GPIOSLR_R_SRL2_EN     (0x00000004)
#define GPIOD_APB_GPIOSLR_R_SRL3_EN     (0x00000008)
#define GPIOD_APB_GPIOSLR_R_SRL4_EN     (0x00000010)
#define GPIOD_APB_GPIOSLR_R_SRL5_EN     (0x00000020)
#define GPIOD_APB_GPIOSLR_R_SRL6_EN     (0x00000040)
#define GPIOD_APB_GPIOSLR_R_SRL7_EN     (0x00000080)

#define GPIOD_APB_GPIOSLR_SRL_MASK      (0x00000001)
#define GPIOD_APB_GPIOSLR_SRL0_DIS      (0x00000000)
#define GPIOD_APB_GPIOSLR_SRL1_DIS      (0x00000000)
#define GPIOD_APB_GPIOSLR_SRL2_DIS      (0x00000000)
#define GPIOD_APB_GPIOSLR_SRL3_DIS      (0x00000000)
#define GPIOD_APB_GPIOSLR_SRL4_DIS      (0x00000000)
#define GPIOD_APB_GPIOSLR_SRL5_DIS      (0x00000000)
#define GPIOD_APB_GPIOSLR_SRL6_DIS      (0x00000000)
#define GPIOD_APB_GPIOSLR_SRL7_DIS      (0x00000000)
#define GPIOD_APB_GPIOSLR_SRL0_EN       (0x00000001)
#define GPIOD_APB_GPIOSLR_SRL1_EN       (0x00000001)
#define GPIOD_APB_GPIOSLR_SRL2_EN       (0x00000001)
#define GPIOD_APB_GPIOSLR_SRL3_EN       (0x00000001)
#define GPIOD_APB_GPIOSLR_SRL4_EN       (0x00000001)
#define GPIOD_APB_GPIOSLR_SRL5_EN       (0x00000001)
#define GPIOD_APB_GPIOSLR_SRL6_EN       (0x00000001)
#define GPIOD_APB_GPIOSLR_SRL7_EN       (0x00000001)
//--------

//--------
#define GPIOD_AHB_GPIOSLR_R_SRL_MASK    (0x000000FF)
#define GPIOD_AHB_GPIOSLR_R_SRL_BIT     (0)
#define GPIOD_AHB_GPIOSLR_R_SRL0_DIS    (0x00000000)
#define GPIOD_AHB_GPIOSLR_R_SRL1_DIS    (0x00000000)
#define GPIOD_AHB_GPIOSLR_R_SRL2_DIS    (0x00000000)
#define GPIOD_AHB_GPIOSLR_R_SRL3_DIS    (0x00000000)
#define GPIOD_AHB_GPIOSLR_R_SRL4_DIS    (0x00000000)
#define GPIOD_AHB_GPIOSLR_R_SRL5_DIS    (0x00000000)
#define GPIOD_AHB_GPIOSLR_R_SRL6_DIS    (0x00000000)
#define GPIOD_AHB_GPIOSLR_R_SRL7_DIS    (0x00000000)
#define GPIOD_AHB_GPIOSLR_R_SRL0_EN     (0x00000001)
#define GPIOD_AHB_GPIOSLR_R_SRL1_EN     (0x00000002)
#define GPIOD_AHB_GPIOSLR_R_SRL2_EN     (0x00000004)
#define GPIOD_AHB_GPIOSLR_R_SRL3_EN     (0x00000008)
#define GPIOD_AHB_GPIOSLR_R_SRL4_EN     (0x00000010)
#define GPIOD_AHB_GPIOSLR_R_SRL5_EN     (0x00000020)
#define GPIOD_AHB_GPIOSLR_R_SRL6_EN     (0x00000040)
#define GPIOD_AHB_GPIOSLR_R_SRL7_EN     (0x00000080)

#define GPIOD_AHB_GPIOSLR_SRL_MASK      (0x00000001)
#define GPIOD_AHB_GPIOSLR_SRL0_DIS      (0x00000000)
#define GPIOD_AHB_GPIOSLR_SRL1_DIS      (0x00000000)
#define GPIOD_AHB_GPIOSLR_SRL2_DIS      (0x00000000)
#define GPIOD_AHB_GPIOSLR_SRL3_DIS      (0x00000000)
#define GPIOD_AHB_GPIOSLR_SRL4_DIS      (0x00000000)
#define GPIOD_AHB_GPIOSLR_SRL5_DIS      (0x00000000)
#define GPIOD_AHB_GPIOSLR_SRL6_DIS      (0x00000000)
#define GPIOD_AHB_GPIOSLR_SRL7_DIS      (0x00000000)
#define GPIOD_AHB_GPIOSLR_SRL0_EN       (0x00000001)
#define GPIOD_AHB_GPIOSLR_SRL1_EN       (0x00000001)
#define GPIOD_AHB_GPIOSLR_SRL2_EN       (0x00000001)
#define GPIOD_AHB_GPIOSLR_SRL3_EN       (0x00000001)
#define GPIOD_AHB_GPIOSLR_SRL4_EN       (0x00000001)
#define GPIOD_AHB_GPIOSLR_SRL5_EN       (0x00000001)
#define GPIOD_AHB_GPIOSLR_SRL6_EN       (0x00000001)
#define GPIOD_AHB_GPIOSLR_SRL7_EN       (0x00000001)
//--------

#define GPIOD_AHB_GPIOSLR_SRL0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIOSLR_OFFSET)*32)+(0*4))))
#define GPIOD_AHB_GPIOSLR_SRL1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIOSLR_OFFSET)*32)+(1*4))))
#define GPIOD_AHB_GPIOSLR_SRL2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIOSLR_OFFSET)*32)+(2*4))))
#define GPIOD_AHB_GPIOSLR_SRL3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIOSLR_OFFSET)*32)+(3*4))))
#define GPIOD_AHB_GPIOSLR_SRL4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIOSLR_OFFSET)*32)+(4*4))))
#define GPIOD_AHB_GPIOSLR_SRL5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIOSLR_OFFSET)*32)+(5*4))))
#define GPIOD_AHB_GPIOSLR_SRL6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIOSLR_OFFSET)*32)+(6*4))))
#define GPIOD_AHB_GPIOSLR_SRL7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIOSLR_OFFSET)*32)+(7*4))))

#define GPIOD_APB_GPIOSLR_SRL0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIOSLR_OFFSET)*32)+(0*4))))
#define GPIOD_APB_GPIOSLR_SRL1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIOSLR_OFFSET)*32)+(1*4))))
#define GPIOD_APB_GPIOSLR_SRL2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIOSLR_OFFSET)*32)+(2*4))))
#define GPIOD_APB_GPIOSLR_SRL3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIOSLR_OFFSET)*32)+(3*4))))
#define GPIOD_APB_GPIOSLR_SRL4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIOSLR_OFFSET)*32)+(4*4))))
#define GPIOD_APB_GPIOSLR_SRL5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIOSLR_OFFSET)*32)+(5*4))))
#define GPIOD_APB_GPIOSLR_SRL6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIOSLR_OFFSET)*32)+(6*4))))
#define GPIOD_APB_GPIOSLR_SRL7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIOSLR_OFFSET)*32)+(7*4))))

////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 3.18 GPIODEN ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOD_APB_GPIODEN            (((GPIODEN_TypeDef*)(GPIOD_APB_BASE+GPIO_APB_GPIODEN_OFFSET )))
#define GPIOD_APB_GPIODEN_R          (*((volatile uint32_t *)(GPIOD_APB_BASE+GPIO_APB_GPIODEN_OFFSET )))

#define GPIOD_AHB_GPIODEN            (((GPIODEN_TypeDef*)(GPIOD_AHB_BASE+GPIO_AHB_GPIODEN_OFFSET )))
#define GPIOD_AHB_GPIODEN_R          (*((volatile uint32_t *)(GPIOD_AHB_BASE+GPIO_AHB_GPIODEN_OFFSET )))


//--------
#define GPIOD_APB_GPIODEN_R_DEN_MASK    (0x000000FF)
#define GPIOD_APB_GPIODEN_R_DEN_BIT     (0)
#define GPIOD_APB_GPIODEN_R_DEN0_DIS    (0x00000000)
#define GPIOD_APB_GPIODEN_R_DEN1_DIS    (0x00000000)
#define GPIOD_APB_GPIODEN_R_DEN2_DIS    (0x00000000)
#define GPIOD_APB_GPIODEN_R_DEN3_DIS    (0x00000000)
#define GPIOD_APB_GPIODEN_R_DEN4_DIS    (0x00000000)
#define GPIOD_APB_GPIODEN_R_DEN5_DIS    (0x00000000)
#define GPIOD_APB_GPIODEN_R_DEN6_DIS    (0x00000000)
#define GPIOD_APB_GPIODEN_R_DEN7_DIS    (0x00000000)
#define GPIOD_APB_GPIODEN_R_DEN0_EN     (0x00000001)
#define GPIOD_APB_GPIODEN_R_DEN1_EN     (0x00000002)
#define GPIOD_APB_GPIODEN_R_DEN2_EN     (0x00000004)
#define GPIOD_APB_GPIODEN_R_DEN3_EN     (0x00000008)
#define GPIOD_APB_GPIODEN_R_DEN4_EN     (0x00000010)
#define GPIOD_APB_GPIODEN_R_DEN5_EN     (0x00000020)
#define GPIOD_APB_GPIODEN_R_DEN6_EN     (0x00000040)
#define GPIOD_APB_GPIODEN_R_DEN7_EN     (0x00000080)

#define GPIOD_APB_GPIODEN_DEN_MASK      (0x00000001)
#define GPIOD_APB_GPIODEN_DEN0_DIS      (0x00000000)
#define GPIOD_APB_GPIODEN_DEN1_DIS      (0x00000000)
#define GPIOD_APB_GPIODEN_DEN2_DIS      (0x00000000)
#define GPIOD_APB_GPIODEN_DEN3_DIS      (0x00000000)
#define GPIOD_APB_GPIODEN_DEN4_DIS      (0x00000000)
#define GPIOD_APB_GPIODEN_DEN5_DIS      (0x00000000)
#define GPIOD_APB_GPIODEN_DEN6_DIS      (0x00000000)
#define GPIOD_APB_GPIODEN_DEN7_DIS      (0x00000000)
#define GPIOD_APB_GPIODEN_DEN0_EN       (0x00000001)
#define GPIOD_APB_GPIODEN_DEN1_EN       (0x00000001)
#define GPIOD_APB_GPIODEN_DEN2_EN       (0x00000001)
#define GPIOD_APB_GPIODEN_DEN3_EN       (0x00000001)
#define GPIOD_APB_GPIODEN_DEN4_EN       (0x00000001)
#define GPIOD_APB_GPIODEN_DEN5_EN       (0x00000001)
#define GPIOD_APB_GPIODEN_DEN6_EN       (0x00000001)
#define GPIOD_APB_GPIODEN_DEN7_EN       (0x00000001)
//--------

//--------
#define GPIOD_AHB_GPIODEN_R_DEN_MASK    (0x000000FF)
#define GPIOD_AHB_GPIODEN_R_DEN_BIT     (0)
#define GPIOD_AHB_GPIODEN_R_DEN0_DIS    (0x00000000)
#define GPIOD_AHB_GPIODEN_R_DEN1_DIS    (0x00000000)
#define GPIOD_AHB_GPIODEN_R_DEN2_DIS    (0x00000000)
#define GPIOD_AHB_GPIODEN_R_DEN3_DIS    (0x00000000)
#define GPIOD_AHB_GPIODEN_R_DEN4_DIS    (0x00000000)
#define GPIOD_AHB_GPIODEN_R_DEN5_DIS    (0x00000000)
#define GPIOD_AHB_GPIODEN_R_DEN6_DIS    (0x00000000)
#define GPIOD_AHB_GPIODEN_R_DEN7_DIS    (0x00000000)
#define GPIOD_AHB_GPIODEN_R_DEN0_EN     (0x00000001)
#define GPIOD_AHB_GPIODEN_R_DEN1_EN     (0x00000002)
#define GPIOD_AHB_GPIODEN_R_DEN2_EN     (0x00000004)
#define GPIOD_AHB_GPIODEN_R_DEN3_EN     (0x00000008)
#define GPIOD_AHB_GPIODEN_R_DEN4_EN     (0x00000010)
#define GPIOD_AHB_GPIODEN_R_DEN5_EN     (0x00000020)
#define GPIOD_AHB_GPIODEN_R_DEN6_EN     (0x00000040)
#define GPIOD_AHB_GPIODEN_R_DEN7_EN     (0x00000080)

#define GPIOD_AHB_GPIODEN_DEN_MASK      (0x00000001)
#define GPIOD_AHB_GPIODEN_DEN0_DIS      (0x00000000)
#define GPIOD_AHB_GPIODEN_DEN1_DIS      (0x00000000)
#define GPIOD_AHB_GPIODEN_DEN2_DIS      (0x00000000)
#define GPIOD_AHB_GPIODEN_DEN3_DIS      (0x00000000)
#define GPIOD_AHB_GPIODEN_DEN4_DIS      (0x00000000)
#define GPIOD_AHB_GPIODEN_DEN5_DIS      (0x00000000)
#define GPIOD_AHB_GPIODEN_DEN6_DIS      (0x00000000)
#define GPIOD_AHB_GPIODEN_DEN7_DIS      (0x00000000)
#define GPIOD_AHB_GPIODEN_DEN0_EN       (0x00000001)
#define GPIOD_AHB_GPIODEN_DEN1_EN       (0x00000001)
#define GPIOD_AHB_GPIODEN_DEN2_EN       (0x00000001)
#define GPIOD_AHB_GPIODEN_DEN3_EN       (0x00000001)
#define GPIOD_AHB_GPIODEN_DEN4_EN       (0x00000001)
#define GPIOD_AHB_GPIODEN_DEN5_EN       (0x00000001)
#define GPIOD_AHB_GPIODEN_DEN6_EN       (0x00000001)
#define GPIOD_AHB_GPIODEN_DEN7_EN       (0x00000001)
//--------

#define GPIOD_AHB_GPIODEN_DEN0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIODEN_OFFSET)*32)+(0*4))))
#define GPIOD_AHB_GPIODEN_DEN1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIODEN_OFFSET)*32)+(1*4))))
#define GPIOD_AHB_GPIODEN_DEN2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIODEN_OFFSET)*32)+(2*4))))
#define GPIOD_AHB_GPIODEN_DEN3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIODEN_OFFSET)*32)+(3*4))))
#define GPIOD_AHB_GPIODEN_DEN4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIODEN_OFFSET)*32)+(4*4))))
#define GPIOD_AHB_GPIODEN_DEN5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIODEN_OFFSET)*32)+(5*4))))
#define GPIOD_AHB_GPIODEN_DEN6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIODEN_OFFSET)*32)+(6*4))))
#define GPIOD_AHB_GPIODEN_DEN7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIODEN_OFFSET)*32)+(7*4))))

#define GPIOD_APB_GPIODEN_DEN0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIODEN_OFFSET)*32)+(0*4))))
#define GPIOD_APB_GPIODEN_DEN1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIODEN_OFFSET)*32)+(1*4))))
#define GPIOD_APB_GPIODEN_DEN2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIODEN_OFFSET)*32)+(2*4))))
#define GPIOD_APB_GPIODEN_DEN3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIODEN_OFFSET)*32)+(3*4))))
#define GPIOD_APB_GPIODEN_DEN4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIODEN_OFFSET)*32)+(4*4))))
#define GPIOD_APB_GPIODEN_DEN5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIODEN_OFFSET)*32)+(5*4))))
#define GPIOD_APB_GPIODEN_DEN6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIODEN_OFFSET)*32)+(6*4))))
#define GPIOD_APB_GPIODEN_DEN7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIODEN_OFFSET)*32)+(7*4))))

////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 3.19 GPIOLOCK ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOD_APB_GPIOLOCK            (((GPIOLOCK_TypeDef*)(GPIOD_APB_BASE+GPIO_APB_GPIOLOCK_OFFSET )))
#define GPIOD_APB_GPIOLOCK_R          (*((volatile uint32_t *)(GPIOD_APB_BASE+GPIO_APB_GPIOLOCK_OFFSET )))

#define GPIOD_AHB_GPIOLOCK            (((GPIOLOCK_TypeDef*)(GPIOD_AHB_BASE+GPIO_AHB_GPIOLOCK_OFFSET )))
#define GPIOD_AHB_GPIOLOCK_R          (*((volatile uint32_t *)(GPIOD_AHB_BASE+GPIO_AHB_GPIOLOCK_OFFSET )))

//--------
#define GPIOD_APB_GPIOLOCK_R_LOCK_MASK     (0xFFFFFFFF)
#define GPIOD_APB_GPIOLOCK_R_LOCK_BIT      (0)
#define GPIOD_APB_GPIOLOCK_R_LOCK_KEY      (0x4C4F434B)
#define GPIOD_APB_GPIOLOCK_R_LOCK_UNLOCK   (0x00000000)
#define GPIOD_APB_GPIOLOCK_R_LOCK_LOCK     (0x00000001)

#define GPIOD_APB_GPIOLOCK_LOCK_MASK       (0xFFFFFFFF)
#define GPIOD_APB_GPIOLOCK_LOCK_KEY        (0x4C4F434B)
#define GPIOD_APB_GPIOLOCK_LOCK_UNLOCK     (0x00000000)
#define GPIOD_APB_GPIOLOCK_LOCK_LOCK       (0x00000001)
//--------

//--------
#define GPIOD_AHB_GPIOLOCK_R_LOCK_MASK     (0xFFFFFFFF)
#define GPIOD_AHB_GPIOLOCK_R_LOCK_BIT      (0)
#define GPIOD_AHB_GPIOLOCK_R_LOCK_KEY      (0x4C4F434B)
#define GPIOD_AHB_GPIOLOCK_R_LOCK_UNLOCK   (0x00000000)
#define GPIOD_AHB_GPIOLOCK_R_LOCK_LOCK     (0x00000001)

#define GPIOD_AHB_GPIOLOCK_LOCK_MASK       (0xFFFFFFFF)
#define GPIOD_AHB_GPIOLOCK_LOCK_KEY        (0x4C4F434B)
#define GPIOD_AHB_GPIOLOCK_LOCK_UNLOCK     (0x00000000)
#define GPIOD_AHB_GPIOLOCK_LOCK_LOCK       (0x00000001)
//--------

////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 3.20 GPIOCR ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOD_APB_GPIOCR            (((GPIOCR_TypeDef*)(GPIOD_APB_BASE+GPIO_APB_GPIOCR_OFFSET )))
#define GPIOD_APB_GPIOCR_R          (*((volatile uint32_t *)(GPIOD_APB_BASE+GPIO_APB_GPIOCR_OFFSET )))

#define GPIOD_AHB_GPIOCR            (((GPIOCR_TypeDef*)(GPIOD_AHB_BASE+GPIO_AHB_GPIOCR_OFFSET )))
#define GPIOD_AHB_GPIOCR_R          (*((volatile uint32_t *)(GPIOD_AHB_BASE+GPIO_AHB_GPIOCR_OFFSET )))


//--------
#define GPIOD_APB_GPIOCR_R_CR_MASK      (0x000000FF)
#define GPIOD_APB_GPIOCR_R_CR_BIT       (0)
#define GPIOD_APB_GPIOCR_R_CR0_DIS      (0x00000000)
#define GPIOD_APB_GPIOCR_R_CR1_DIS      (0x00000000)
#define GPIOD_APB_GPIOCR_R_CR2_DIS      (0x00000000)
#define GPIOD_APB_GPIOCR_R_CR3_DIS      (0x00000000)
#define GPIOD_APB_GPIOCR_R_CR4_DIS      (0x00000000)
#define GPIOD_APB_GPIOCR_R_CR5_DIS      (0x00000000)
#define GPIOD_APB_GPIOCR_R_CR6_DIS      (0x00000000)
#define GPIOD_APB_GPIOCR_R_CR7_DIS      (0x00000000)
#define GPIOD_APB_GPIOCR_R_CR0_EN       (0x00000001)
#define GPIOD_APB_GPIOCR_R_CR1_EN       (0x00000002)
#define GPIOD_APB_GPIOCR_R_CR2_EN       (0x00000004)
#define GPIOD_APB_GPIOCR_R_CR3_EN       (0x00000008)
#define GPIOD_APB_GPIOCR_R_CR4_EN       (0x00000010)
#define GPIOD_APB_GPIOCR_R_CR5_EN       (0x00000020)
#define GPIOD_APB_GPIOCR_R_CR6_EN       (0x00000040)
#define GPIOD_APB_GPIOCR_R_CR7_EN       (0x00000080)

#define GPIOD_APB_GPIOCR_CR_MASK        (0x00000001)
#define GPIOD_APB_GPIOCR_CR0_DIS        (0x00000000)
#define GPIOD_APB_GPIOCR_CR1_DIS        (0x00000000)
#define GPIOD_APB_GPIOCR_CR2_DIS        (0x00000000)
#define GPIOD_APB_GPIOCR_CR3_DIS        (0x00000000)
#define GPIOD_APB_GPIOCR_CR4_DIS        (0x00000000)
#define GPIOD_APB_GPIOCR_CR5_DIS        (0x00000000)
#define GPIOD_APB_GPIOCR_CR6_DIS        (0x00000000)
#define GPIOD_APB_GPIOCR_CR7_DIS        (0x00000000)
#define GPIOD_APB_GPIOCR_CR0_EN         (0x00000001)
#define GPIOD_APB_GPIOCR_CR1_EN         (0x00000001)
#define GPIOD_APB_GPIOCR_CR2_EN         (0x00000001)
#define GPIOD_APB_GPIOCR_CR3_EN         (0x00000001)
#define GPIOD_APB_GPIOCR_CR4_EN         (0x00000001)
#define GPIOD_APB_GPIOCR_CR5_EN         (0x00000001)
#define GPIOD_APB_GPIOCR_CR6_EN         (0x00000001)
#define GPIOD_APB_GPIOCR_CR7_EN         (0x00000001)
//--------

//--------
#define GPIOD_AHB_GPIOCR_R_CR_MASK      (0x000000FF)
#define GPIOD_AHB_GPIOCR_R_CR_BIT       (0)
#define GPIOD_AHB_GPIOCR_R_CR0_DIS      (0x00000000)
#define GPIOD_AHB_GPIOCR_R_CR1_DIS      (0x00000000)
#define GPIOD_AHB_GPIOCR_R_CR2_DIS      (0x00000000)
#define GPIOD_AHB_GPIOCR_R_CR3_DIS      (0x00000000)
#define GPIOD_AHB_GPIOCR_R_CR4_DIS      (0x00000000)
#define GPIOD_AHB_GPIOCR_R_CR5_DIS      (0x00000000)
#define GPIOD_AHB_GPIOCR_R_CR6_DIS      (0x00000000)
#define GPIOD_AHB_GPIOCR_R_CR7_DIS      (0x00000000)
#define GPIOD_AHB_GPIOCR_R_CR0_EN       (0x00000001)
#define GPIOD_AHB_GPIOCR_R_CR1_EN       (0x00000002)
#define GPIOD_AHB_GPIOCR_R_CR2_EN       (0x00000004)
#define GPIOD_AHB_GPIOCR_R_CR3_EN       (0x00000008)
#define GPIOD_AHB_GPIOCR_R_CR4_EN       (0x00000010)
#define GPIOD_AHB_GPIOCR_R_CR5_EN       (0x00000020)
#define GPIOD_AHB_GPIOCR_R_CR6_EN       (0x00000040)
#define GPIOD_AHB_GPIOCR_R_CR7_EN       (0x00000080)

#define GPIOD_AHB_GPIOCR_CR_MASK        (0x00000001)
#define GPIOD_AHB_GPIOCR_CR0_DIS        (0x00000000)
#define GPIOD_AHB_GPIOCR_CR1_DIS        (0x00000000)
#define GPIOD_AHB_GPIOCR_CR2_DIS        (0x00000000)
#define GPIOD_AHB_GPIOCR_CR3_DIS        (0x00000000)
#define GPIOD_AHB_GPIOCR_CR4_DIS        (0x00000000)
#define GPIOD_AHB_GPIOCR_CR5_DIS        (0x00000000)
#define GPIOD_AHB_GPIOCR_CR6_DIS        (0x00000000)
#define GPIOD_AHB_GPIOCR_CR7_DIS        (0x00000000)
#define GPIOD_AHB_GPIOCR_CR0_EN         (0x00000001)
#define GPIOD_AHB_GPIOCR_CR1_EN         (0x00000001)
#define GPIOD_AHB_GPIOCR_CR2_EN         (0x00000001)
#define GPIOD_AHB_GPIOCR_CR3_EN         (0x00000001)
#define GPIOD_AHB_GPIOCR_CR4_EN         (0x00000001)
#define GPIOD_AHB_GPIOCR_CR5_EN         (0x00000001)
#define GPIOD_AHB_GPIOCR_CR6_EN         (0x00000001)
#define GPIOD_AHB_GPIOCR_CR7_EN         (0x00000001)
//--------

#define GPIOD_AHB_GPIOCR_CR0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIOCR_OFFSET)*32)+(0*4))))
#define GPIOD_AHB_GPIOCR_CR1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIOCR_OFFSET)*32)+(1*4))))
#define GPIOD_AHB_GPIOCR_CR2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIOCR_OFFSET)*32)+(2*4))))
#define GPIOD_AHB_GPIOCR_CR3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIOCR_OFFSET)*32)+(3*4))))
#define GPIOD_AHB_GPIOCR_CR4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIOCR_OFFSET)*32)+(4*4))))
#define GPIOD_AHB_GPIOCR_CR5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIOCR_OFFSET)*32)+(5*4))))
#define GPIOD_AHB_GPIOCR_CR6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIOCR_OFFSET)*32)+(6*4))))
#define GPIOD_AHB_GPIOCR_CR7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIOCR_OFFSET)*32)+(7*4))))

#define GPIOD_APB_GPIOCR_CR0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIOCR_OFFSET)*32)+(0*4))))
#define GPIOD_APB_GPIOCR_CR1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIOCR_OFFSET)*32)+(1*4))))
#define GPIOD_APB_GPIOCR_CR2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIOCR_OFFSET)*32)+(2*4))))
#define GPIOD_APB_GPIOCR_CR3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIOCR_OFFSET)*32)+(3*4))))
#define GPIOD_APB_GPIOCR_CR4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIOCR_OFFSET)*32)+(4*4))))
#define GPIOD_APB_GPIOCR_CR5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIOCR_OFFSET)*32)+(5*4))))
#define GPIOD_APB_GPIOCR_CR6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIOCR_OFFSET)*32)+(6*4))))
#define GPIOD_APB_GPIOCR_CR7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIOCR_OFFSET)*32)+(7*4))))




////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 3.21 GPIOAMSEL ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOD_APB_GPIOAMSEL            (((GPIOAMSEL_TypeDef*)(GPIOD_APB_BASE+GPIO_APB_GPIOAMSEL_OFFSET )))
#define GPIOD_APB_GPIOAMSEL_R          (*((volatile uint32_t *)(GPIOD_APB_BASE+GPIO_APB_GPIOAMSEL_OFFSET )))

#define GPIOD_AHB_GPIOAMSEL            (((GPIOAMSEL_TypeDef*)(GPIOD_AHB_BASE+GPIO_AHB_GPIOAMSEL_OFFSET )))
#define GPIOD_AHB_GPIOAMSEL_R          (*((volatile uint32_t *)(GPIOD_AHB_BASE+GPIO_AHB_GPIOAMSEL_OFFSET )))


//--------
#define GPIOD_APB_GPIOAMSEL_R_GPIOAMSEL_MASK      (0x000000FF)
#define GPIOD_APB_GPIOAMSEL_R_GPIOAMSEL_BIT       (0)
#define GPIOD_APB_GPIOAMSEL_R_GPIOAMSEL0_DIS      (0x00000000)
#define GPIOD_APB_GPIOAMSEL_R_GPIOAMSEL1_DIS      (0x00000000)
#define GPIOD_APB_GPIOAMSEL_R_GPIOAMSEL2_DIS      (0x00000000)
#define GPIOD_APB_GPIOAMSEL_R_GPIOAMSEL3_DIS      (0x00000000)
#define GPIOD_APB_GPIOAMSEL_R_GPIOAMSEL4_DIS      (0x00000000)
#define GPIOD_APB_GPIOAMSEL_R_GPIOAMSEL5_DIS      (0x00000000)
#define GPIOD_APB_GPIOAMSEL_R_GPIOAMSEL6_DIS      (0x00000000)
#define GPIOD_APB_GPIOAMSEL_R_GPIOAMSEL7_DIS      (0x00000000)
#define GPIOD_APB_GPIOAMSEL_R_GPIOAMSEL0_EN       (0x00000001)
#define GPIOD_APB_GPIOAMSEL_R_GPIOAMSEL1_EN       (0x00000002)
#define GPIOD_APB_GPIOAMSEL_R_GPIOAMSEL2_EN       (0x00000004)
#define GPIOD_APB_GPIOAMSEL_R_GPIOAMSEL3_EN       (0x00000008)
#define GPIOD_APB_GPIOAMSEL_R_GPIOAMSEL4_EN       (0x00000010)
#define GPIOD_APB_GPIOAMSEL_R_GPIOAMSEL5_EN       (0x00000020)
#define GPIOD_APB_GPIOAMSEL_R_GPIOAMSEL6_EN       (0x00000040)
#define GPIOD_APB_GPIOAMSEL_R_GPIOAMSEL7_EN       (0x00000080)

#define GPIOD_APB_GPIOAMSEL_GPIOAMSEL_MASK        (0x00000001)
#define GPIOD_APB_GPIOAMSEL_GPIOAMSEL0_DIS        (0x00000000)
#define GPIOD_APB_GPIOAMSEL_GPIOAMSEL1_DIS        (0x00000000)
#define GPIOD_APB_GPIOAMSEL_GPIOAMSEL2_DIS        (0x00000000)
#define GPIOD_APB_GPIOAMSEL_GPIOAMSEL3_DIS        (0x00000000)
#define GPIOD_APB_GPIOAMSEL_GPIOAMSEL4_DIS        (0x00000000)
#define GPIOD_APB_GPIOAMSEL_GPIOAMSEL5_DIS        (0x00000000)
#define GPIOD_APB_GPIOAMSEL_GPIOAMSEL6_DIS        (0x00000000)
#define GPIOD_APB_GPIOAMSEL_GPIOAMSEL7_DIS        (0x00000000)
#define GPIOD_APB_GPIOAMSEL_GPIOAMSEL0_EN         (0x00000001)
#define GPIOD_APB_GPIOAMSEL_GPIOAMSEL1_EN         (0x00000001)
#define GPIOD_APB_GPIOAMSEL_GPIOAMSEL2_EN         (0x00000001)
#define GPIOD_APB_GPIOAMSEL_GPIOAMSEL3_EN         (0x00000001)
#define GPIOD_APB_GPIOAMSEL_GPIOAMSEL4_EN         (0x00000001)
#define GPIOD_APB_GPIOAMSEL_GPIOAMSEL5_EN         (0x00000001)
#define GPIOD_APB_GPIOAMSEL_GPIOAMSEL6_EN         (0x00000001)
#define GPIOD_APB_GPIOAMSEL_GPIOAMSEL7_EN         (0x00000001)
//--------

//--------
#define GPIOD_AHB_GPIOAMSEL_R_GPIOAMSEL_MASK      (0x000000FF)
#define GPIOD_AHB_GPIOAMSEL_R_GPIOAMSEL_BIT       (0)
#define GPIOD_AHB_GPIOAMSEL_R_GPIOAMSEL0_DIS      (0x00000000)
#define GPIOD_AHB_GPIOAMSEL_R_GPIOAMSEL1_DIS      (0x00000000)
#define GPIOD_AHB_GPIOAMSEL_R_GPIOAMSEL2_DIS      (0x00000000)
#define GPIOD_AHB_GPIOAMSEL_R_GPIOAMSEL3_DIS      (0x00000000)
#define GPIOD_AHB_GPIOAMSEL_R_GPIOAMSEL4_DIS      (0x00000000)
#define GPIOD_AHB_GPIOAMSEL_R_GPIOAMSEL5_DIS      (0x00000000)
#define GPIOD_AHB_GPIOAMSEL_R_GPIOAMSEL6_DIS      (0x00000000)
#define GPIOD_AHB_GPIOAMSEL_R_GPIOAMSEL7_DIS      (0x00000000)
#define GPIOD_AHB_GPIOAMSEL_R_GPIOAMSEL0_EN       (0x00000001)
#define GPIOD_AHB_GPIOAMSEL_R_GPIOAMSEL1_EN       (0x00000002)
#define GPIOD_AHB_GPIOAMSEL_R_GPIOAMSEL2_EN       (0x00000004)
#define GPIOD_AHB_GPIOAMSEL_R_GPIOAMSEL3_EN       (0x00000008)
#define GPIOD_AHB_GPIOAMSEL_R_GPIOAMSEL4_EN       (0x00000010)
#define GPIOD_AHB_GPIOAMSEL_R_GPIOAMSEL5_EN       (0x00000020)
#define GPIOD_AHB_GPIOAMSEL_R_GPIOAMSEL6_EN       (0x00000040)
#define GPIOD_AHB_GPIOAMSEL_R_GPIOAMSEL7_EN       (0x00000080)

#define GPIOD_AHB_GPIOAMSEL_GPIOAMSEL_MASK        (0x00000001)
#define GPIOD_AHB_GPIOAMSEL_GPIOAMSEL0_DIS        (0x00000000)
#define GPIOD_AHB_GPIOAMSEL_GPIOAMSEL1_DIS        (0x00000000)
#define GPIOD_AHB_GPIOAMSEL_GPIOAMSEL2_DIS        (0x00000000)
#define GPIOD_AHB_GPIOAMSEL_GPIOAMSEL3_DIS        (0x00000000)
#define GPIOD_AHB_GPIOAMSEL_GPIOAMSEL4_DIS        (0x00000000)
#define GPIOD_AHB_GPIOAMSEL_GPIOAMSEL5_DIS        (0x00000000)
#define GPIOD_AHB_GPIOAMSEL_GPIOAMSEL6_DIS        (0x00000000)
#define GPIOD_AHB_GPIOAMSEL_GPIOAMSEL7_DIS        (0x00000000)
#define GPIOD_AHB_GPIOAMSEL_GPIOAMSEL0_EN         (0x00000001)
#define GPIOD_AHB_GPIOAMSEL_GPIOAMSEL1_EN         (0x00000001)
#define GPIOD_AHB_GPIOAMSEL_GPIOAMSEL2_EN         (0x00000001)
#define GPIOD_AHB_GPIOAMSEL_GPIOAMSEL3_EN         (0x00000001)
#define GPIOD_AHB_GPIOAMSEL_GPIOAMSEL4_EN         (0x00000001)
#define GPIOD_AHB_GPIOAMSEL_GPIOAMSEL5_EN         (0x00000001)
#define GPIOD_AHB_GPIOAMSEL_GPIOAMSEL6_EN         (0x00000001)
#define GPIOD_AHB_GPIOAMSEL_GPIOAMSEL7_EN         (0x00000001)
//--------

#define GPIOD_AHB_GPIOAMSEL_GPIOAMSEL0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIOAMSEL_OFFSET)*32)+(0*4))))
#define GPIOD_AHB_GPIOAMSEL_GPIOAMSEL1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIOAMSEL_OFFSET)*32)+(1*4))))
#define GPIOD_AHB_GPIOAMSEL_GPIOAMSEL2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIOAMSEL_OFFSET)*32)+(2*4))))
#define GPIOD_AHB_GPIOAMSEL_GPIOAMSEL3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIOAMSEL_OFFSET)*32)+(3*4))))
#define GPIOD_AHB_GPIOAMSEL_GPIOAMSEL4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIOAMSEL_OFFSET)*32)+(4*4))))
#define GPIOD_AHB_GPIOAMSEL_GPIOAMSEL5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIOAMSEL_OFFSET)*32)+(5*4))))
#define GPIOD_AHB_GPIOAMSEL_GPIOAMSEL6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIOAMSEL_OFFSET)*32)+(6*4))))
#define GPIOD_AHB_GPIOAMSEL_GPIOAMSEL7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIOAMSEL_OFFSET)*32)+(7*4))))

#define GPIOD_APB_GPIOAMSEL_GPIOAMSEL0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIOAMSEL_OFFSET)*32)+(0*4))))
#define GPIOD_APB_GPIOAMSEL_GPIOAMSEL1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIOAMSEL_OFFSET)*32)+(1*4))))
#define GPIOD_APB_GPIOAMSEL_GPIOAMSEL2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIOAMSEL_OFFSET)*32)+(2*4))))
#define GPIOD_APB_GPIOAMSEL_GPIOAMSEL3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIOAMSEL_OFFSET)*32)+(3*4))))
#define GPIOD_APB_GPIOAMSEL_GPIOAMSEL4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIOAMSEL_OFFSET)*32)+(4*4))))
#define GPIOD_APB_GPIOAMSEL_GPIOAMSEL5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIOAMSEL_OFFSET)*32)+(5*4))))
#define GPIOD_APB_GPIOAMSEL_GPIOAMSEL6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIOAMSEL_OFFSET)*32)+(6*4))))
#define GPIOD_APB_GPIOAMSEL_GPIOAMSEL7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIOAMSEL_OFFSET)*32)+(7*4))))


////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 3.22 GPIOPCTL ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOD_APB_GPIOPCTL            (((GPIOPCTL_TypeDef*)(GPIOD_APB_BASE+GPIO_APB_GPIOPCTL_OFFSET )))
#define GPIOD_APB_GPIOPCTL_R          (*((volatile uint32_t *)(GPIOD_APB_BASE+GPIO_APB_GPIOPCTL_OFFSET )))

#define GPIOD_AHB_GPIOPCTL            (((GPIOPCTL_TypeDef*)(GPIOD_AHB_BASE+GPIO_AHB_GPIOPCTL_OFFSET )))
#define GPIOD_AHB_GPIOPCTL_R          (*((volatile uint32_t *)(GPIOD_AHB_BASE+GPIO_AHB_GPIOPCTL_OFFSET )))


//--------
#define GPIOD_APB_GPIOPCTL_R_PCM0_MASK    (0x0000000F)
#define GPIOD_APB_GPIOPCTL_R_PCM0_BIT     (0)
#define GPIOD_APB_GPIOPCTL_R_PCM0_GPIO    (0x00000000)
#define GPIOD_APB_GPIOPCTL_R_PCM0_SSI3Clk (0x00000001)
#define GPIOD_APB_GPIOPCTL_R_PCM0_SSI1Clk (0x00000002)
#define GPIOD_APB_GPIOPCTL_R_PCM0_I2C3SCL (0x00000003)
#define GPIOD_APB_GPIOPCTL_R_PCM0_M0PWM6  (0x00000004)
#define GPIOD_APB_GPIOPCTL_R_PCM0_M1PWM0  (0x00000005)
#define GPIOD_APB_GPIOPCTL_R_PCM0_WT2CCP0 (0x00000007)

#define GPIOD_APB_GPIOPCTL_PCM0_MASK     (0x0000000F)
#define GPIOD_APB_GPIOPCTL_PCM0_GPIO     (0x00000000)
#define GPIOD_APB_GPIOPCTL_PCM0_SSI3Clk  (0x00000001)
#define GPIOD_APB_GPIOPCTL_PCM0_SSI1Clk  (0x00000002)
#define GPIOD_APB_GPIOPCTL_PCM0_I2C3SCL  (0x00000003)
#define GPIOD_APB_GPIOPCTL_PCM0_M0PWM6   (0x00000004)
#define GPIOD_APB_GPIOPCTL_PCM0_M1PWM0   (0x00000005)
#define GPIOD_APB_GPIOPCTL_PCM0_WT2CCP0  (0x00000007)

#define GPIOD_AHB_GPIOPCTL_R_PCM0_MASK    (0x0000000F)
#define GPIOD_AHB_GPIOPCTL_R_PCM0_BIT     (0)
#define GPIOD_AHB_GPIOPCTL_R_PCM0_GPIO    (0x00000000)
#define GPIOD_AHB_GPIOPCTL_R_PCM0_SSI3Clk (0x00000001)
#define GPIOD_AHB_GPIOPCTL_R_PCM0_SSI1Clk (0x00000002)
#define GPIOD_AHB_GPIOPCTL_R_PCM0_I2C3SCL (0x00000003)
#define GPIOD_AHB_GPIOPCTL_R_PCM0_M0PWM6  (0x00000004)
#define GPIOD_AHB_GPIOPCTL_R_PCM0_M1PWM0  (0x00000005)
#define GPIOD_AHB_GPIOPCTL_R_PCM0_WT2CCP0 (0x00000007)

#define GPIOD_AHB_GPIOPCTL_PCM0_MASK     (0x0000000F)
#define GPIOD_AHB_GPIOPCTL_PCM0_GPIO     (0x00000000)
#define GPIOD_AHB_GPIOPCTL_PCM0_SSI3Clk  (0x00000001)
#define GPIOD_AHB_GPIOPCTL_PCM0_SSI1Clk  (0x00000002)
#define GPIOD_AHB_GPIOPCTL_PCM0_I2C3SCL  (0x00000003)
#define GPIOD_AHB_GPIOPCTL_PCM0_M0PWM6   (0x00000004)
#define GPIOD_AHB_GPIOPCTL_PCM0_M1PWM0   (0x00000005)
#define GPIOD_AHB_GPIOPCTL_PCM0_WT2CCP0  (0x00000007)
//--------

//--------
#define GPIOD_APB_GPIOPCTL_R_PCM1_MASK    (0x000000F0)
#define GPIOD_APB_GPIOPCTL_R_PCM1_BIT     (4)
#define GPIOD_APB_GPIOPCTL_R_PCM1_GPIO    (0x00000000)
#define GPIOD_APB_GPIOPCTL_R_PCM1_SSI3Fss (0x00000010)
#define GPIOD_APB_GPIOPCTL_R_PCM1_SSI1Fss (0x00000020)
#define GPIOD_APB_GPIOPCTL_R_PCM1_I2C3SDA (0x00000030)
#define GPIOD_APB_GPIOPCTL_R_PCM1_M0PWM7  (0x00000040)
#define GPIOD_APB_GPIOPCTL_R_PCM1_M1PWM1  (0x00000050)
#define GPIOD_APB_GPIOPCTL_R_PCM1_WT2CCP1 (0x00000070)

#define GPIOD_APB_GPIOPCTL_PCM1_MASK     (0x0000000F)
#define GPIOD_APB_GPIOPCTL_PCM1_GPIO     (0x00000000)
#define GPIOD_APB_GPIOPCTL_PCM1_SSI3Fss  (0x00000001)
#define GPIOD_APB_GPIOPCTL_PCM1_SSI1Fss  (0x00000002)
#define GPIOD_APB_GPIOPCTL_PCM1_I2C3SDA  (0x00000003)
#define GPIOD_APB_GPIOPCTL_PCM1_M0PWM7   (0x00000004)
#define GPIOD_APB_GPIOPCTL_PCM1_M1PWM1   (0x00000005)
#define GPIOD_APB_GPIOPCTL_PCM1_WT2CCP1  (0x00000007)

#define GPIOD_AHB_GPIOPCTL_R_PCM1_MASK    (0x000000F0)
#define GPIOD_AHB_GPIOPCTL_R_PCM1_BIT     (4)
#define GPIOD_AHB_GPIOPCTL_R_PCM1_GPIO    (0x00000000)
#define GPIOD_AHB_GPIOPCTL_R_PCM1_SSI3Fss (0x00000010)
#define GPIOD_AHB_GPIOPCTL_R_PCM1_SSI1Fss (0x00000020)
#define GPIOD_AHB_GPIOPCTL_R_PCM1_I2C3SDA (0x00000030)
#define GPIOD_AHB_GPIOPCTL_R_PCM1_M0PWM7  (0x00000040)
#define GPIOD_AHB_GPIOPCTL_R_PCM1_M1PWM1  (0x00000050)
#define GPIOD_AHB_GPIOPCTL_R_PCM1_WT2CCP1 (0x00000070)

#define GPIOD_AHB_GPIOPCTL_PCM1_MASK     (0x0000000F)
#define GPIOD_AHB_GPIOPCTL_PCM1_GPIO     (0x00000000)
#define GPIOD_AHB_GPIOPCTL_PCM1_SSI3Fss  (0x00000001)
#define GPIOD_AHB_GPIOPCTL_PCM1_SSI1Fss  (0x00000002)
#define GPIOD_AHB_GPIOPCTL_PCM1_I2C3SDA  (0x00000003)
#define GPIOD_AHB_GPIOPCTL_PCM1_M0PWM7   (0x00000004)
#define GPIOD_AHB_GPIOPCTL_PCM1_M1PWM1   (0x00000005)
#define GPIOD_AHB_GPIOPCTL_PCM1_WT2CCP1  (0x00000007)
//--------

//--------
#define GPIOD_APB_GPIOPCTL_R_PCM2_MASK     (0x00000F00)
#define GPIOD_APB_GPIOPCTL_R_PCM2_BIT      (8)
#define GPIOD_APB_GPIOPCTL_R_PCM2_GPIO     (0x00000000)
#define GPIOD_APB_GPIOPCTL_R_PCM2_SSI3Rx   (0x00000100)
#define GPIOD_APB_GPIOPCTL_R_PCM2_SSI1Rx   (0x00000200)
#define GPIOD_APB_GPIOPCTL_R_PCM2_M0FAULT0 (0x00000400)
#define GPIOD_APB_GPIOPCTL_R_PCM2_WT3CCP0  (0x00000700)
#define GPIOD_APB_GPIOPCTL_R_PCM2_USB0EPEN (0x00000800)

#define GPIOD_APB_GPIOPCTL_PCM2_MASK     (0x0000000F)
#define GPIOD_APB_GPIOPCTL_PCM2_GPIO     (0x00000000)
#define GPIOD_APB_GPIOPCTL_PCM2_SSI3Rx   (0x00000001)
#define GPIOD_APB_GPIOPCTL_PCM2_SSI1Rx   (0x00000002)
#define GPIOD_APB_GPIOPCTL_PCM2_M0FAULT0 (0x00000004)
#define GPIOD_APB_GPIOPCTL_PCM2_WT3CCP0  (0x00000007)
#define GPIOD_APB_GPIOPCTL_PCM2_USB0EPEN (0x00000008)

#define GPIOD_AHB_GPIOPCTL_R_PCM2_MASK      (0x00000F00)
#define GPIOD_AHB_GPIOPCTL_R_PCM2_BIT       (8)
#define GPIOD_AHB_GPIOPCTL_R_PCM2_GPIO      (0x00000000)
#define GPIOD_AHB_GPIOPCTL_R_PCM2_SSI3Rx    (0x00000100)
#define GPIOD_AHB_GPIOPCTL_R_PCM2_SSI1Rx    (0x00000200)
#define GPIOD_AHB_GPIOPCTL_R_PCM2_M0FAULT0  (0x00000400)
#define GPIOD_AHB_GPIOPCTL_R_PCM2_WT3CCP0   (0x00000700)
#define GPIOD_AHB_GPIOPCTL_R_PCM2_WUSB0EPEN (0x00000800)

#define GPIOD_AHB_GPIOPCTL_PCM2_MASK     (0x0000000F)
#define GPIOD_AHB_GPIOPCTL_PCM2_GPIO     (0x00000000)
#define GPIOD_AHB_GPIOPCTL_PCM2_SSI3Rx   (0x00000001)
#define GPIOD_AHB_GPIOPCTL_PCM2_SSI1Rx   (0x00000002)
#define GPIOD_AHB_GPIOPCTL_PCM2_M0FAULT0 (0x00000004)
#define GPIOD_AHB_GPIOPCTL_PCM2_WT3CCP0  (0x00000007)
#define GPIOD_AHB_GPIOPCTL_PCM2_USB0EPEN (0x00000008)
//--------

//--------
#define GPIOD_APB_GPIOPCTL_R_PCM3_MASK     (0x0000F000)
#define GPIOD_APB_GPIOPCTL_R_PCM3_BIT      (12)
#define GPIOD_APB_GPIOPCTL_R_PCM3_GPIO     (0x00000000)
#define GPIOD_APB_GPIOPCTL_R_PCM3_SSI3Tx   (0x00001000)
#define GPIOD_APB_GPIOPCTL_R_PCM3_SSI1Tx   (0x00002000)
#define GPIOD_APB_GPIOPCTL_R_PCM3_IDX0     (0x00006000)
#define GPIOD_APB_GPIOPCTL_R_PCM3_WT3CCP1  (0x00007000)
#define GPIOD_APB_GPIOPCTL_R_PCM3_USB0PFLT (0x00008000)

#define GPIOD_APB_GPIOPCTL_PCM3_MASK     (0x0000000F)
#define GPIOD_APB_GPIOPCTL_PCM3_GPIO     (0x00000000)
#define GPIOD_APB_GPIOPCTL_PCM3_SSI3Tx   (0x00000001)
#define GPIOD_APB_GPIOPCTL_PCM3_SSI1Tx   (0x00000002)
#define GPIOD_APB_GPIOPCTL_PCM3_IDX0     (0x00000006)
#define GPIOD_APB_GPIOPCTL_PCM3_WT3CCP1  (0x00000007)
#define GPIOD_APB_GPIOPCTL_PCM3_USB0PFLT (0x00000008)

#define GPIOD_AHB_GPIOPCTL_R_PCM3_MASK      (0x0000F000)
#define GPIOD_AHB_GPIOPCTL_R_PCM3_BIT       (12)
#define GPIOD_AHB_GPIOPCTL_R_PCM3_GPIO      (0x00000000)
#define GPIOD_AHB_GPIOPCTL_R_PCM3_SSI3Tx    (0x00001000)
#define GPIOD_AHB_GPIOPCTL_R_PCM3_SSI1Tx    (0x00002000)
#define GPIOD_AHB_GPIOPCTL_R_PCM3_IDX0      (0x00006000)
#define GPIOD_AHB_GPIOPCTL_R_PCM3_WT3CCP1   (0x00007000)
#define GPIOD_AHB_GPIOPCTL_R_PCM3_USB0PFLT (0x00008000)

#define GPIOD_AHB_GPIOPCTL_PCM3_MASK     (0x0000000F)
#define GPIOD_AHB_GPIOPCTL_PCM3_GPIO     (0x00000000)
#define GPIOD_AHB_GPIOPCTL_PCM3_SSI3Tx   (0x00000001)
#define GPIOD_AHB_GPIOPCTL_PCM3_SSI1Tx   (0x00000002)
#define GPIOD_AHB_GPIOPCTL_PCM3_IDX0     (0x00000006)
#define GPIOD_AHB_GPIOPCTL_PCM3_WT3CCP1  (0x00000007)
#define GPIOD_AHB_GPIOPCTL_PCM3_USB0PFLT (0x00000008)
//--------

//--------
#define GPIOD_APB_GPIOPCTL_R_PCM4_MASK    (0x000F0000)
#define GPIOD_APB_GPIOPCTL_R_PCM4_BIT     (16)
#define GPIOD_APB_GPIOPCTL_R_PCM4_GPIO    (0x00000000)
#define GPIOD_APB_GPIOPCTL_R_PCM4_U6Rx    (0x00010000)
#define GPIOD_APB_GPIOPCTL_R_PCM4_WT4CCP0 (0x00070000)

#define GPIOD_APB_GPIOPCTL_PCM4_MASK      (0x0000000F)
#define GPIOD_APB_GPIOPCTL_PCM4_GPIO      (0x00000000)
#define GPIOD_APB_GPIOPCTL_PCM4_U6Rx      (0x00000001)
#define GPIOD_APB_GPIOPCTL_PCM4_WT4CCP0   (0x00000007)

#define GPIOD_AHB_GPIOPCTL_R_PCM4_MASK    (0x000F0000)
#define GPIOD_AHB_GPIOPCTL_R_PCM4_BIT     (16)
#define GPIOD_AHB_GPIOPCTL_R_PCM4_GPIO    (0x00000000)
#define GPIOD_AHB_GPIOPCTL_R_PCM4_U6Rx    (0x00010000)
#define GPIOD_AHB_GPIOPCTL_R_PCM4_WT4CCP0 (0x00070000)

#define GPIOD_AHB_GPIOPCTL_PCM4_MASK      (0x0000000F)
#define GPIOD_AHB_GPIOPCTL_PCM4_GPIO      (0x00000000)
#define GPIOD_AHB_GPIOPCTL_PCM4_U6Rx      (0x00000001)
#define GPIOD_AHB_GPIOPCTL_PCM4_WT4CCP0   (0x00000007)
//--------

//--------
#define GPIOD_APB_GPIOPCTL_R_PCM5_MASK    (0x00F00000)
#define GPIOD_APB_GPIOPCTL_R_PCM5_BIT     (20)
#define GPIOD_APB_GPIOPCTL_R_PCM5_GPIO    (0x00000000)
#define GPIOD_APB_GPIOPCTL_R_PCM5_U6Tx    (0x00100000)
#define GPIOD_APB_GPIOPCTL_R_PCM5_WT4CCP1 (0x00700000)

#define GPIOD_APB_GPIOPCTL_PCM5_MASK      (0x0000000F)
#define GPIOD_APB_GPIOPCTL_PCM5_GPIO      (0x00000000)
#define GPIOD_APB_GPIOPCTL_PCM5_U6Tx      (0x00000001)
#define GPIOD_APB_GPIOPCTL_PCM5_WT4CCP1   (0x00000007)

#define GPIOD_AHB_GPIOPCTL_R_PCM5_MASK    (0x00F00000)
#define GPIOD_AHB_GPIOPCTL_R_PCM5_BIT     (20)
#define GPIOD_AHB_GPIOPCTL_R_PCM5_GPIO    (0x00000000)
#define GPIOD_AHB_GPIOPCTL_R_PCM5_U6Tx    (0x00100000)
#define GPIOD_AHB_GPIOPCTL_R_PCM5_WT4CCP1 (0x00700000)

#define GPIOD_AHB_GPIOPCTL_PCM5_MASK      (0x0000000F)
#define GPIOD_AHB_GPIOPCTL_PCM5_GPIO      (0x00000000)
#define GPIOD_AHB_GPIOPCTL_PCM5_U6Tx      (0x00000001)
#define GPIOD_AHB_GPIOPCTL_PCM5_WT4CCP1   (0x00000007)
//--------

//--------
#define GPIOD_APB_GPIOPCTL_R_PCM6_MASK     (0x0F000000)
#define GPIOD_APB_GPIOPCTL_R_PCM6_BIT      (24)
#define GPIOD_APB_GPIOPCTL_R_PCM6_GPIO     (0x00000000)
#define GPIOD_APB_GPIOPCTL_R_PCM6_U2Rx     (0x01000000)
#define GPIOD_APB_GPIOPCTL_R_PCM6_M0FAULT0 (0x04000000)
#define GPIOD_APB_GPIOPCTL_R_PCM6_PhA0     (0x06000000)
#define GPIOD_APB_GPIOPCTL_R_PCM6_WT5CCP0  (0x07000000)

#define GPIOD_APB_GPIOPCTL_PCM6_MASK      (0x0000000F)
#define GPIOD_APB_GPIOPCTL_PCM6_GPIO      (0x00000000)
#define GPIOD_APB_GPIOPCTL_PCM6_U2Rx      (0x00000001)
#define GPIOD_APB_GPIOPCTL_PCM6_M0FAULT0  (0x00000004)
#define GPIOD_APB_GPIOPCTL_PCM6_PhA0      (0x00000006)
#define GPIOD_APB_GPIOPCTL_PCM6_WT5CCP0   (0x00000007)

#define GPIOD_AHB_GPIOPCTL_R_PCM6_MASK     (0x0F000000)
#define GPIOD_AHB_GPIOPCTL_R_PCM6_BIT      (24)
#define GPIOD_AHB_GPIOPCTL_R_PCM6_GPIO     (0x00000000)
#define GPIOD_AHB_GPIOPCTL_R_PCM6_U2Rx     (0x01000000)
#define GPIOD_AHB_GPIOPCTL_R_PCM6_M0FAULT0 (0x04000000)
#define GPIOD_AHB_GPIOPCTL_R_PCM6_PhA0     (0x06000000)
#define GPIOD_AHB_GPIOPCTL_R_PCM6_WT5CCP0  (0x07000000)

#define GPIOD_AHB_GPIOPCTL_PCM6_MASK      (0x0000000F)
#define GPIOD_AHB_GPIOPCTL_PCM6_GPIO      (0x00000000)
#define GPIOD_AHB_GPIOPCTL_PCM6_U2Rx      (0x00000001)
#define GPIOD_AHB_GPIOPCTL_PCM6_M0FAULT0  (0x00000004)
#define GPIOD_AHB_GPIOPCTL_PCM6_PhA0      (0x00000006)
#define GPIOD_AHB_GPIOPCTL_PCM6_WT5CCP0   (0x00000007)
//--------

//--------
#define GPIOD_APB_GPIOPCTL_R_PCM7_MASK     (0xF000000)
#define GPIOD_APB_GPIOPCTL_R_PCM7_BIT      (28)
#define GPIOD_APB_GPIOPCTL_R_PCM7_GPIO     (0x00000000)
#define GPIOD_APB_GPIOPCTL_R_PCM7_U2Tx     (0x10000000)
#define GPIOD_APB_GPIOPCTL_R_PCM7_PhB0     (0x60000000)
#define GPIOD_APB_GPIOPCTL_R_PCM7_WT5CCP1  (0x70000000)
#define GPIOD_APB_GPIOPCTL_R_PCM7_NMI      (0x80000000)

#define GPIOD_APB_GPIOPCTL_PCM7_MASK      (0x0000000F)
#define GPIOD_APB_GPIOPCTL_PCM7_GPIO      (0x00000000)
#define GPIOD_APB_GPIOPCTL_PCM7_U2Tx      (0x00000001)
#define GPIOD_APB_GPIOPCTL_PCM7_PhB0      (0x00000006)
#define GPIOD_APB_GPIOPCTL_PCM7_WT5CCP1   (0x00000007)
#define GPIOD_APB_GPIOPCTL_PCM7_NMI       (0x00000008)

#define GPIOD_AHB_GPIOPCTL_R_PCM7_MASK     (0x0F000000)
#define GPIOD_AHB_GPIOPCTL_R_PCM7_BIT      (28)
#define GPIOD_AHB_GPIOPCTL_R_PCM7_GPIO     (0x00000000)
#define GPIOD_AHB_GPIOPCTL_R_PCM7_U2Tx     (0x10000000)
#define GPIOD_AHB_GPIOPCTL_R_PCM7_PhB0     (0x60000000)
#define GPIOD_AHB_GPIOPCTL_R_PCM7_WT5CCP1  (0x70000000)
#define GPIOD_AHB_GPIOPCTL_R_PCM7_NMI      (0x80000000)

#define GPIOD_AHB_GPIOPCTL_PCM7_MASK      (0x0000000F)
#define GPIOD_AHB_GPIOPCTL_PCM7_GPIO      (0x00000000)
#define GPIOD_AHB_GPIOPCTL_PCM7_U2Tx      (0x00000001)
#define GPIOD_AHB_GPIOPCTL_PCM7_PhB0      (0x00000006)
#define GPIOD_AHB_GPIOPCTL_PCM7_WT5CCP1   (0x00000007)
#define GPIOD_AHB_GPIOPCTL_PCM7_NMI       (0x00000008)
//--------

////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 3.23 GPIOADCCTL ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOD_APB_GPIOADCCTL            (((GPIOADCCTL_TypeDef*)(GPIOD_APB_BASE+GPIO_APB_GPIOADCCTL_OFFSET )))
#define GPIOD_APB_GPIOADCCTL_R          (*((volatile uint32_t *)(GPIOD_APB_BASE+GPIO_APB_GPIOADCCTL_OFFSET )))

#define GPIOD_AHB_GPIOADCCTL            (((GPIOADCCTL_TypeDef*)(GPIOD_AHB_BASE+GPIO_AHB_GPIOADCCTL_OFFSET )))
#define GPIOD_AHB_GPIOADCCTL_R          (*((volatile uint32_t *)(GPIOD_AHB_BASE+GPIO_AHB_GPIOADCCTL_OFFSET )))

//--------
#define GPIOD_APB_GPIOADCCTL_R_ADCEN_MASK    (0x000000FF)
#define GPIOD_APB_GPIOADCCTL_R_ADCEN_BIT     (0)
#define GPIOD_APB_GPIOADCCTL_R_ADCEN0_DIS    (0x00000000)
#define GPIOD_APB_GPIOADCCTL_R_ADCEN1_DIS    (0x00000000)
#define GPIOD_APB_GPIOADCCTL_R_ADCEN2_DIS    (0x00000000)
#define GPIOD_APB_GPIOADCCTL_R_ADCEN3_DIS    (0x00000000)
#define GPIOD_APB_GPIOADCCTL_R_ADCEN4_DIS    (0x00000000)
#define GPIOD_APB_GPIOADCCTL_R_ADCEN5_DIS    (0x00000000)
#define GPIOD_APB_GPIOADCCTL_R_ADCEN6_DIS    (0x00000000)
#define GPIOD_APB_GPIOADCCTL_R_ADCEN7_DIS    (0x00000000)
#define GPIOD_APB_GPIOADCCTL_R_ADCEN0_EN     (0x00000001)
#define GPIOD_APB_GPIOADCCTL_R_ADCEN1_EN     (0x00000002)
#define GPIOD_APB_GPIOADCCTL_R_ADCEN2_EN     (0x00000004)
#define GPIOD_APB_GPIOADCCTL_R_ADCEN3_EN     (0x00000008)
#define GPIOD_APB_GPIOADCCTL_R_ADCEN4_EN     (0x00000010)
#define GPIOD_APB_GPIOADCCTL_R_ADCEN5_EN     (0x00000020)
#define GPIOD_APB_GPIOADCCTL_R_ADCEN6_EN     (0x00000040)
#define GPIOD_APB_GPIOADCCTL_R_ADCEN7_EN     (0x00000080)

#define GPIOD_APB_GPIOADCCTL_ADCEN_MASK      (0x00000001)
#define GPIOD_APB_GPIOADCCTL_ADCEN0_DIS      (0x00000000)
#define GPIOD_APB_GPIOADCCTL_ADCEN1_DIS      (0x00000000)
#define GPIOD_APB_GPIOADCCTL_ADCEN2_DIS      (0x00000000)
#define GPIOD_APB_GPIOADCCTL_ADCEN3_DIS      (0x00000000)
#define GPIOD_APB_GPIOADCCTL_ADCEN4_DIS      (0x00000000)
#define GPIOD_APB_GPIOADCCTL_ADCEN5_DIS      (0x00000000)
#define GPIOD_APB_GPIOADCCTL_ADCEN6_DIS      (0x00000000)
#define GPIOD_APB_GPIOADCCTL_ADCEN7_DIS      (0x00000000)
#define GPIOD_APB_GPIOADCCTL_ADCEN0_EN       (0x00000001)
#define GPIOD_APB_GPIOADCCTL_ADCEN1_EN       (0x00000001)
#define GPIOD_APB_GPIOADCCTL_ADCEN2_EN       (0x00000001)
#define GPIOD_APB_GPIOADCCTL_ADCEN3_EN       (0x00000001)
#define GPIOD_APB_GPIOADCCTL_ADCEN4_EN       (0x00000001)
#define GPIOD_APB_GPIOADCCTL_ADCEN5_EN       (0x00000001)
#define GPIOD_APB_GPIOADCCTL_ADCEN6_EN       (0x00000001)
#define GPIOD_APB_GPIOADCCTL_ADCEN7_EN       (0x00000001)
//--------

//--------
#define GPIOD_AHB_GPIOADCCTL_R_ADCEN_MASK    (0x000000FF)
#define GPIOD_AHB_GPIOADCCTL_R_ADCEN_BIT     (0)
#define GPIOD_AHB_GPIOADCCTL_R_ADCEN0_DIS    (0x00000000)
#define GPIOD_AHB_GPIOADCCTL_R_ADCEN1_DIS    (0x00000000)
#define GPIOD_AHB_GPIOADCCTL_R_ADCEN2_DIS    (0x00000000)
#define GPIOD_AHB_GPIOADCCTL_R_ADCEN3_DIS    (0x00000000)
#define GPIOD_AHB_GPIOADCCTL_R_ADCEN4_DIS    (0x00000000)
#define GPIOD_AHB_GPIOADCCTL_R_ADCEN5_DIS    (0x00000000)
#define GPIOD_AHB_GPIOADCCTL_R_ADCEN6_DIS    (0x00000000)
#define GPIOD_AHB_GPIOADCCTL_R_ADCEN7_DIS    (0x00000000)
#define GPIOD_AHB_GPIOADCCTL_R_ADCEN0_EN     (0x00000001)
#define GPIOD_AHB_GPIOADCCTL_R_ADCEN1_EN     (0x00000002)
#define GPIOD_AHB_GPIOADCCTL_R_ADCEN2_EN     (0x00000004)
#define GPIOD_AHB_GPIOADCCTL_R_ADCEN3_EN     (0x00000008)
#define GPIOD_AHB_GPIOADCCTL_R_ADCEN4_EN     (0x00000010)
#define GPIOD_AHB_GPIOADCCTL_R_ADCEN5_EN     (0x00000020)
#define GPIOD_AHB_GPIOADCCTL_R_ADCEN6_EN     (0x00000040)
#define GPIOD_AHB_GPIOADCCTL_R_ADCEN7_EN     (0x00000080)

#define GPIOD_AHB_GPIOADCCTL_ADCEN_MASK      (0x00000001)
#define GPIOD_AHB_GPIOADCCTL_ADCEN0_DIS      (0x00000000)
#define GPIOD_AHB_GPIOADCCTL_ADCEN1_DIS      (0x00000000)
#define GPIOD_AHB_GPIOADCCTL_ADCEN2_DIS      (0x00000000)
#define GPIOD_AHB_GPIOADCCTL_ADCEN3_DIS      (0x00000000)
#define GPIOD_AHB_GPIOADCCTL_ADCEN4_DIS      (0x00000000)
#define GPIOD_AHB_GPIOADCCTL_ADCEN5_DIS      (0x00000000)
#define GPIOD_AHB_GPIOADCCTL_ADCEN6_DIS      (0x00000000)
#define GPIOD_AHB_GPIOADCCTL_ADCEN7_DIS      (0x00000000)
#define GPIOD_AHB_GPIOADCCTL_ADCEN0_EN       (0x00000001)
#define GPIOD_AHB_GPIOADCCTL_ADCEN1_EN       (0x00000001)
#define GPIOD_AHB_GPIOADCCTL_ADCEN2_EN       (0x00000001)
#define GPIOD_AHB_GPIOADCCTL_ADCEN3_EN       (0x00000001)
#define GPIOD_AHB_GPIOADCCTL_ADCEN4_EN       (0x00000001)
#define GPIOD_AHB_GPIOADCCTL_ADCEN5_EN       (0x00000001)
#define GPIOD_AHB_GPIOADCCTL_ADCEN6_EN       (0x00000001)
#define GPIOD_AHB_GPIOADCCTL_ADCEN7_EN       (0x00000001)
//--------

#define GPIOD_AHB_GPIOADCCTL_ADCEN0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIOADCCTL_OFFSET)*32)+(0*4))))
#define GPIOD_AHB_GPIOADCCTL_ADCEN1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIOADCCTL_OFFSET)*32)+(1*4))))
#define GPIOD_AHB_GPIOADCCTL_ADCEN2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIOADCCTL_OFFSET)*32)+(2*4))))
#define GPIOD_AHB_GPIOADCCTL_ADCEN3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIOADCCTL_OFFSET)*32)+(3*4))))
#define GPIOD_AHB_GPIOADCCTL_ADCEN4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIOADCCTL_OFFSET)*32)+(4*4))))
#define GPIOD_AHB_GPIOADCCTL_ADCEN5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIOADCCTL_OFFSET)*32)+(5*4))))
#define GPIOD_AHB_GPIOADCCTL_ADCEN6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIOADCCTL_OFFSET)*32)+(6*4))))
#define GPIOD_AHB_GPIOADCCTL_ADCEN7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIOADCCTL_OFFSET)*32)+(7*4))))

#define GPIOD_APB_GPIOADCCTL_ADCEN0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIOADCCTL_OFFSET)*32)+(0*4))))
#define GPIOD_APB_GPIOADCCTL_ADCEN1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIOADCCTL_OFFSET)*32)+(1*4))))
#define GPIOD_APB_GPIOADCCTL_ADCEN2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIOADCCTL_OFFSET)*32)+(2*4))))
#define GPIOD_APB_GPIOADCCTL_ADCEN3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIOADCCTL_OFFSET)*32)+(3*4))))
#define GPIOD_APB_GPIOADCCTL_ADCEN4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIOADCCTL_OFFSET)*32)+(4*4))))
#define GPIOD_APB_GPIOADCCTL_ADCEN5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIOADCCTL_OFFSET)*32)+(5*4))))
#define GPIOD_APB_GPIOADCCTL_ADCEN6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIOADCCTL_OFFSET)*32)+(6*4))))
#define GPIOD_APB_GPIOADCCTL_ADCEN7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIOADCCTL_OFFSET)*32)+(7*4))))



////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 3.24 GPIODMACTL ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOD_APB_GPIODMACTL            (((GPIODMACTL_TypeDef*)(GPIOD_APB_BASE+GPIO_APB_GPIODMACTL_OFFSET )))
#define GPIOD_APB_GPIODMACTL_R          (*((volatile uint32_t *)(GPIOD_APB_BASE+GPIO_APB_GPIODMACTL_OFFSET )))

#define GPIOD_AHB_GPIODMACTL            (((GPIODMACTL_TypeDef*)(GPIOD_AHB_BASE+GPIO_AHB_GPIODMACTL_OFFSET )))
#define GPIOD_AHB_GPIODMACTL_R          (*((volatile uint32_t *)(GPIOD_AHB_BASE+GPIO_AHB_GPIODMACTL_OFFSET )))

//--------
#define GPIOD_APB_GPIODMACTL_R_DMAEN_MASK    (0x000000FF)
#define GPIOD_APB_GPIODMACTL_R_DMAEN_BIT     (0)
#define GPIOD_APB_GPIODMACTL_R_DMAEN0_DIS    (0x00000000)
#define GPIOD_APB_GPIODMACTL_R_DMAEN1_DIS    (0x00000000)
#define GPIOD_APB_GPIODMACTL_R_DMAEN2_DIS    (0x00000000)
#define GPIOD_APB_GPIODMACTL_R_DMAEN3_DIS    (0x00000000)
#define GPIOD_APB_GPIODMACTL_R_DMAEN4_DIS    (0x00000000)
#define GPIOD_APB_GPIODMACTL_R_DMAEN5_DIS    (0x00000000)
#define GPIOD_APB_GPIODMACTL_R_DMAEN6_DIS    (0x00000000)
#define GPIOD_APB_GPIODMACTL_R_DMAEN7_DIS    (0x00000000)
#define GPIOD_APB_GPIODMACTL_R_DMAEN0_EN     (0x00000001)
#define GPIOD_APB_GPIODMACTL_R_DMAEN1_EN     (0x00000002)
#define GPIOD_APB_GPIODMACTL_R_DMAEN2_EN     (0x00000004)
#define GPIOD_APB_GPIODMACTL_R_DMAEN3_EN     (0x00000008)
#define GPIOD_APB_GPIODMACTL_R_DMAEN4_EN     (0x00000010)
#define GPIOD_APB_GPIODMACTL_R_DMAEN5_EN     (0x00000020)
#define GPIOD_APB_GPIODMACTL_R_DMAEN6_EN     (0x00000040)
#define GPIOD_APB_GPIODMACTL_R_DMAEN7_EN     (0x00000080)

#define GPIOD_APB_GPIODMACTL_DMAEN_MASK      (0x00000001)
#define GPIOD_APB_GPIODMACTL_DMAEN0_DIS      (0x00000000)
#define GPIOD_APB_GPIODMACTL_DMAEN1_DIS      (0x00000000)
#define GPIOD_APB_GPIODMACTL_DMAEN2_DIS      (0x00000000)
#define GPIOD_APB_GPIODMACTL_DMAEN3_DIS      (0x00000000)
#define GPIOD_APB_GPIODMACTL_DMAEN4_DIS      (0x00000000)
#define GPIOD_APB_GPIODMACTL_DMAEN5_DIS      (0x00000000)
#define GPIOD_APB_GPIODMACTL_DMAEN6_DIS      (0x00000000)
#define GPIOD_APB_GPIODMACTL_DMAEN7_DIS      (0x00000000)
#define GPIOD_APB_GPIODMACTL_DMAEN0_EN       (0x00000001)
#define GPIOD_APB_GPIODMACTL_DMAEN1_EN       (0x00000001)
#define GPIOD_APB_GPIODMACTL_DMAEN2_EN       (0x00000001)
#define GPIOD_APB_GPIODMACTL_DMAEN3_EN       (0x00000001)
#define GPIOD_APB_GPIODMACTL_DMAEN4_EN       (0x00000001)
#define GPIOD_APB_GPIODMACTL_DMAEN5_EN       (0x00000001)
#define GPIOD_APB_GPIODMACTL_DMAEN6_EN       (0x00000001)
#define GPIOD_APB_GPIODMACTL_DMAEN7_EN       (0x00000001)
//--------

//--------
#define GPIOD_AHB_GPIODMACTL_R_DMAEN_MASK    (0x000000FF)
#define GPIOD_AHB_GPIODMACTL_R_DMAEN_BIT     (0)
#define GPIOD_AHB_GPIODMACTL_R_DMAEN0_DIS    (0x00000000)
#define GPIOD_AHB_GPIODMACTL_R_DMAEN1_DIS    (0x00000000)
#define GPIOD_AHB_GPIODMACTL_R_DMAEN2_DIS    (0x00000000)
#define GPIOD_AHB_GPIODMACTL_R_DMAEN3_DIS    (0x00000000)
#define GPIOD_AHB_GPIODMACTL_R_DMAEN4_DIS    (0x00000000)
#define GPIOD_AHB_GPIODMACTL_R_DMAEN5_DIS    (0x00000000)
#define GPIOD_AHB_GPIODMACTL_R_DMAEN6_DIS    (0x00000000)
#define GPIOD_AHB_GPIODMACTL_R_DMAEN7_DIS    (0x00000000)
#define GPIOD_AHB_GPIODMACTL_R_DMAEN0_EN     (0x00000001)
#define GPIOD_AHB_GPIODMACTL_R_DMAEN1_EN     (0x00000002)
#define GPIOD_AHB_GPIODMACTL_R_DMAEN2_EN     (0x00000004)
#define GPIOD_AHB_GPIODMACTL_R_DMAEN3_EN     (0x00000008)
#define GPIOD_AHB_GPIODMACTL_R_DMAEN4_EN     (0x00000010)
#define GPIOD_AHB_GPIODMACTL_R_DMAEN5_EN     (0x00000020)
#define GPIOD_AHB_GPIODMACTL_R_DMAEN6_EN     (0x00000040)
#define GPIOD_AHB_GPIODMACTL_R_DMAEN7_EN     (0x00000080)

#define GPIOD_AHB_GPIODMACTL_DMAEN_MASK      (0x00000001)
#define GPIOD_AHB_GPIODMACTL_DMAEN0_DIS      (0x00000000)
#define GPIOD_AHB_GPIODMACTL_DMAEN1_DIS      (0x00000000)
#define GPIOD_AHB_GPIODMACTL_DMAEN2_DIS      (0x00000000)
#define GPIOD_AHB_GPIODMACTL_DMAEN3_DIS      (0x00000000)
#define GPIOD_AHB_GPIODMACTL_DMAEN4_DIS      (0x00000000)
#define GPIOD_AHB_GPIODMACTL_DMAEN5_DIS      (0x00000000)
#define GPIOD_AHB_GPIODMACTL_DMAEN6_DIS      (0x00000000)
#define GPIOD_AHB_GPIODMACTL_DMAEN7_DIS      (0x00000000)
#define GPIOD_AHB_GPIODMACTL_DMAEN0_EN       (0x00000001)
#define GPIOD_AHB_GPIODMACTL_DMAEN1_EN       (0x00000001)
#define GPIOD_AHB_GPIODMACTL_DMAEN2_EN       (0x00000001)
#define GPIOD_AHB_GPIODMACTL_DMAEN3_EN       (0x00000001)
#define GPIOD_AHB_GPIODMACTL_DMAEN4_EN       (0x00000001)
#define GPIOD_AHB_GPIODMACTL_DMAEN5_EN       (0x00000001)
#define GPIOD_AHB_GPIODMACTL_DMAEN6_EN       (0x00000001)
#define GPIOD_AHB_GPIODMACTL_DMAEN7_EN       (0x00000001)
//--------

#define GPIOD_AHB_GPIODMACTL_DMAEN0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIODMACTL_OFFSET)*32)+(0*4))))
#define GPIOD_AHB_GPIODMACTL_DMAEN1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIODMACTL_OFFSET)*32)+(1*4))))
#define GPIOD_AHB_GPIODMACTL_DMAEN2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIODMACTL_OFFSET)*32)+(2*4))))
#define GPIOD_AHB_GPIODMACTL_DMAEN3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIODMACTL_OFFSET)*32)+(3*4))))
#define GPIOD_AHB_GPIODMACTL_DMAEN4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIODMACTL_OFFSET)*32)+(4*4))))
#define GPIOD_AHB_GPIODMACTL_DMAEN5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIODMACTL_OFFSET)*32)+(5*4))))
#define GPIOD_AHB_GPIODMACTL_DMAEN6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIODMACTL_OFFSET)*32)+(6*4))))
#define GPIOD_AHB_GPIODMACTL_DMAEN7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_AHB_OFFSET+GPIO_AHB_GPIODMACTL_OFFSET)*32)+(7*4))))

#define GPIOD_APB_GPIODMACTL_DMAEN0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIODMACTL_OFFSET)*32)+(0*4))))
#define GPIOD_APB_GPIODMACTL_DMAEN1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIODMACTL_OFFSET)*32)+(1*4))))
#define GPIOD_APB_GPIODMACTL_DMAEN2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIODMACTL_OFFSET)*32)+(2*4))))
#define GPIOD_APB_GPIODMACTL_DMAEN3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIODMACTL_OFFSET)*32)+(3*4))))
#define GPIOD_APB_GPIODMACTL_DMAEN4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIODMACTL_OFFSET)*32)+(4*4))))
#define GPIOD_APB_GPIODMACTL_DMAEN5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIODMACTL_OFFSET)*32)+(5*4))))
#define GPIOD_APB_GPIODMACTL_DMAEN6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIODMACTL_OFFSET)*32)+(6*4))))
#define GPIOD_APB_GPIODMACTL_DMAEN7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOD_APB_OFFSET+GPIO_APB_GPIODMACTL_OFFSET)*32)+(7*4))))


////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 3.25 GPIOPeriphID4 ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOD_APB_GPIOPeriphID4            (((GPIOPeriphID4_TypeDef*)(GPIOD_APB_BASE+GPIO_APB_GPIOPeriphID4_OFFSET )))
#define GPIOD_APB_GPIOPeriphID4_R          (*((volatile const uint32_t *)(GPIOD_APB_BASE+GPIO_APB_GPIOPeriphID4_OFFSET )))

#define GPIOD_AHB_GPIOPeriphID4            (((GPIOPeriphID4_TypeDef*)(GPIOD_AHB_BASE+GPIO_AHB_GPIOPeriphID4_OFFSET )))
#define GPIOD_AHB_GPIOPeriphID4_R          (*((volatile const uint32_t *)(GPIOD_AHB_BASE+GPIO_AHB_GPIOPeriphID4_OFFSET )))

//--------
#define GPIOD_APB_GPIOPeriphID4_R_PID4_MASK     (0x000000FF)
#define GPIOD_APB_GPIOPeriphID4_R_PID4_BIT      (0)
#define GPIOD_APB_GPIOPeriphID4_R_PID4_DEFAULT  (0x00000000)

#define GPIOD_APB_GPIOPeriphID4_PID4_MASK       (0x000000FF)
#define GPIOD_APB_GPIOPeriphID4_PID4_DEFAULT    (0x00000000)
//--------

//--------
#define GPIOD_AHB_GPIOPeriphID4_R_PID4_MASK     (0x000000FF)
#define GPIOD_AHB_GPIOPeriphID4_R_PID4_BIT      (0)
#define GPIOD_AHB_GPIOPeriphID4_R_PID4_DEFAULT  (0x00000000)

#define GPIOD_AHB_GPIOPeriphID4_PID4_MASK       (0x000000FF)
#define GPIOD_AHB_GPIOPeriphID4_PID4_DEFAULT    (0x00000000)
//--------

////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 3.26 GPIOPeriphID5 ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOD_APB_GPIOPeriphID5            (((GPIOPeriphID5_TypeDef*)(GPIOD_APB_BASE+GPIO_APB_GPIOPeriphID5_OFFSET )))
#define GPIOD_APB_GPIOPeriphID5_R          (*((volatile const uint32_t *)(GPIOD_APB_BASE+GPIO_APB_GPIOPeriphID5_OFFSET )))

#define GPIOD_AHB_GPIOPeriphID5            (((GPIOPeriphID5_TypeDef*)(GPIOD_AHB_BASE+GPIO_AHB_GPIOPeriphID5_OFFSET )))
#define GPIOD_AHB_GPIOPeriphID5_R          (*((volatile const uint32_t *)(GPIOD_AHB_BASE+GPIO_AHB_GPIOPeriphID5_OFFSET )))

//--------
#define GPIOD_APB_GPIOPeriphID5_R_PID5_MASK     (0x000000FF)
#define GPIOD_APB_GPIOPeriphID5_R_PID5_BIT      (0)
#define GPIOD_APB_GPIOPeriphID5_R_PID5_DEFAULT  (0x00000000)

#define GPIOD_APB_GPIOPeriphID5_PID5_MASK       (0x000000FF)
#define GPIOD_APB_GPIOPeriphID5_PID5_DEFAULT    (0x00000000)
//--------

//--------
#define GPIOD_AHB_GPIOPeriphID5_R_PID5_MASK     (0x000000FF)
#define GPIOD_AHB_GPIOPeriphID5_R_PID5_BIT      (0)
#define GPIOD_AHB_GPIOPeriphID5_R_PID5_DEFAULT  (0x00000000)

#define GPIOD_AHB_GPIOPeriphID5_PID5_MASK       (0x000000FF)
#define GPIOD_AHB_GPIOPeriphID5_PID5_DEFAULT    (0x00000000)
//--------



////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 3.27 GPIOPeriphID6 ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOD_APB_GPIOPeriphID6            (((GPIOPeriphID6_TypeDef*)(GPIOD_APB_BASE+GPIO_APB_GPIOPeriphID6_OFFSET )))
#define GPIOD_APB_GPIOPeriphID6_R          (*((volatile const uint32_t *)(GPIOD_APB_BASE+GPIO_APB_GPIOPeriphID6_OFFSET )))

#define GPIOD_AHB_GPIOPeriphID6            (((GPIOPeriphID6_TypeDef*)(GPIOD_AHB_BASE+GPIO_AHB_GPIOPeriphID6_OFFSET )))
#define GPIOD_AHB_GPIOPeriphID6_R          (*((volatile const uint32_t *)(GPIOD_AHB_BASE+GPIO_AHB_GPIOPeriphID6_OFFSET )))

//--------
#define GPIOD_APB_GPIOPeriphID6_R_PID6_MASK     (0x000000FF)
#define GPIOD_APB_GPIOPeriphID6_R_PID6_BIT      (0)
#define GPIOD_APB_GPIOPeriphID6_R_PID6_DEFAULT  (0x00000000)

#define GPIOD_APB_GPIOPeriphID6_PID6_MASK       (0x000000FF)
#define GPIOD_APB_GPIOPeriphID6_PID6_DEFAULT    (0x00000000)
//--------

//--------
#define GPIOD_AHB_GPIOPeriphID6_R_PID6_MASK     (0x000000FF)
#define GPIOD_AHB_GPIOPeriphID6_R_PID6_BIT      (0)
#define GPIOD_AHB_GPIOPeriphID6_R_PID6_DEFAULT  (0x00000000)

#define GPIOD_AHB_GPIOPeriphID6_PID6_MASK       (0x000000FF)
#define GPIOD_AHB_GPIOPeriphID6_PID6_DEFAULT    (0x00000000)
//--------


////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 3.28 GPIOPeriphID7 ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOD_APB_GPIOPeriphID7            (((GPIOPeriphID7_TypeDef*)(GPIOD_APB_BASE+GPIO_APB_GPIOPeriphID7_OFFSET )))
#define GPIOD_APB_GPIOPeriphID7_R          (*((volatile const uint32_t *)(GPIOD_APB_BASE+GPIO_APB_GPIOPeriphID7_OFFSET )))

#define GPIOD_AHB_GPIOPeriphID7            (((GPIOPeriphID7_TypeDef*)(GPIOD_AHB_BASE+GPIO_AHB_GPIOPeriphID7_OFFSET )))
#define GPIOD_AHB_GPIOPeriphID7_R          (*((volatile const uint32_t *)(GPIOD_AHB_BASE+GPIO_AHB_GPIOPeriphID7_OFFSET )))

//--------
#define GPIOD_APB_GPIOPeriphID7_R_PID7_MASK     (0x000000FF)
#define GPIOD_APB_GPIOPeriphID7_R_PID7_BIT      (0)
#define GPIOD_APB_GPIOPeriphID7_R_PID7_DEFAULT  (0x00000000)

#define GPIOD_APB_GPIOPeriphID7_PID7_MASK       (0x000000FF)
#define GPIOD_APB_GPIOPeriphID7_PID7_DEFAULT    (0x00000000)
//--------

//--------
#define GPIOD_AHB_GPIOPeriphID7_R_PID7_MASK     (0x000000FF)
#define GPIOD_AHB_GPIOPeriphID7_R_PID7_BIT      (0)
#define GPIOD_AHB_GPIOPeriphID7_R_PID7_DEFAULT  (0x00000000)

#define GPIOD_AHB_GPIOPeriphID7_PID7_MASK       (0x000000FF)
#define GPIOD_AHB_GPIOPeriphID7_PID7_DEFAULT    (0x00000000)
//--------


////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 3.29 GPIOPeriphID0 ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOD_APB_GPIOPeriphID0            (((GPIOPeriphID0_TypeDef*)(GPIOD_APB_BASE+GPIO_APB_GPIOPeriphID0_OFFSET )))
#define GPIOD_APB_GPIOPeriphID0_R          (*((volatile const uint32_t *)(GPIOD_APB_BASE+GPIO_APB_GPIOPeriphID0_OFFSET )))

#define GPIOD_AHB_GPIOPeriphID0            (((GPIOPeriphID0_TypeDef*)(GPIOD_AHB_BASE+GPIO_AHB_GPIOPeriphID0_OFFSET )))
#define GPIOD_AHB_GPIOPeriphID0_R          (*((volatile const uint32_t *)(GPIOD_AHB_BASE+GPIO_AHB_GPIOPeriphID0_OFFSET )))

//--------
#define GPIOD_APB_GPIOPeriphID0_R_PID0_MASK     (0x000000FF)
#define GPIOD_APB_GPIOPeriphID0_R_PID0_BIT      (0)
#define GPIOD_APB_GPIOPeriphID0_R_PID0_DEFAULT  (0x00000061)

#define GPIOD_APB_GPIOPeriphID0_PID0_MASK       (0x000000FF)
#define GPIOD_APB_GPIOPeriphID0_PID0_DEFAULT    (0x00000061)
//--------

//--------
#define GPIOD_AHB_GPIOPeriphID0_R_PID0_MASK     (0x000000FF)
#define GPIOD_AHB_GPIOPeriphID0_R_PID0_BIT      (0)
#define GPIOD_AHB_GPIOPeriphID0_R_PID0_DEFAULT  (0x00000061)

#define GPIOD_AHB_GPIOPeriphID0_PID0_MASK       (0x000000FF)
#define GPIOD_AHB_GPIOPeriphID0_PID0_DEFAULT    (0x00000061)
//--------

////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 3.30 GPIOPeriphID1 ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOD_APB_GPIOPeriphID1            (((GPIOPeriphID1_TypeDef*)(GPIOD_APB_BASE+GPIO_APB_GPIOPeriphID1_OFFSET )))
#define GPIOD_APB_GPIOPeriphID1_R          (*((volatile const uint32_t *)(GPIOD_APB_BASE+GPIO_APB_GPIOPeriphID1_OFFSET )))

#define GPIOD_AHB_GPIOPeriphID1            (((GPIOPeriphID1_TypeDef*)(GPIOD_AHB_BASE+GPIO_AHB_GPIOPeriphID1_OFFSET )))
#define GPIOD_AHB_GPIOPeriphID1_R          (*((volatile const uint32_t *)(GPIOD_AHB_BASE+GPIO_AHB_GPIOPeriphID1_OFFSET )))

//--------
#define GPIOD_APB_GPIOPeriphID1_R_PID1_MASK     (0x000000FF)
#define GPIOD_APB_GPIOPeriphID1_R_PID1_BIT      (0)
#define GPIOD_APB_GPIOPeriphID1_R_PID1_DEFAULT  (0x00000000)

#define GPIOD_APB_GPIOPeriphID1_PID1_MASK       (0x000000FF)
#define GPIOD_APB_GPIOPeriphID1_PID1_DEFAULT    (0x00000000)
//--------

//--------
#define GPIOD_AHB_GPIOPeriphID1_R_PID1_MASK     (0x000000FF)
#define GPIOD_AHB_GPIOPeriphID1_R_PID1_BIT      (0)
#define GPIOD_AHB_GPIOPeriphID1_R_PID1_DEFAULT  (0x00000000)

#define GPIOD_AHB_GPIOPeriphID1_PID1_MASK       (0x000000FF)
#define GPIOD_AHB_GPIOPeriphID1_PID1_DEFAULT    (0x00000000)
//--------


////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 3.31 GPIOPeriphID2 ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOD_APB_GPIOPeriphID2            (((GPIOPeriphID2_TypeDef*)(GPIOD_APB_BASE+GPIO_APB_GPIOPeriphID2_OFFSET )))
#define GPIOD_APB_GPIOPeriphID2_R          (*((volatile const uint32_t *)(GPIOD_APB_BASE+GPIO_APB_GPIOPeriphID2_OFFSET )))

#define GPIOD_AHB_GPIOPeriphID2            (((GPIOPeriphID2_TypeDef*)(GPIOD_AHB_BASE+GPIO_AHB_GPIOPeriphID2_OFFSET )))
#define GPIOD_AHB_GPIOPeriphID2_R          (*((volatile const uint32_t *)(GPIOD_AHB_BASE+GPIO_AHB_GPIOPeriphID2_OFFSET )))

//--------
#define GPIOD_APB_GPIOPeriphID2_R_PID2_MASK     (0x000000FF)
#define GPIOD_APB_GPIOPeriphID2_R_PID2_BIT      (0)
#define GPIOD_APB_GPIOPeriphID2_R_PID2_DEFAULT  (0x00000018)

#define GPIOD_APB_GPIOPeriphID2_PID2_MASK       (0x000000FF)
#define GPIOD_APB_GPIOPeriphID2_PID2_DEFAULT    (0x00000018)
//--------

//--------
#define GPIOD_AHB_GPIOPeriphID2_R_PID2_MASK     (0x000000FF)
#define GPIOD_AHB_GPIOPeriphID2_R_PID2_BIT      (0)
#define GPIOD_AHB_GPIOPeriphID2_R_PID2_DEFAULT  (0x00000018)

#define GPIOD_AHB_GPIOPeriphID2_PID2_MASK       (0x000000FF)
#define GPIOD_AHB_GPIOPeriphID2_PID2_DEFAULT    (0x00000018)
//--------


////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 3.32 GPIOPeriphID3 ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOD_APB_GPIOPeriphID3            (((GPIOPeriphID3_TypeDef*)(GPIOD_APB_BASE+GPIO_APB_GPIOPeriphID3_OFFSET )))
#define GPIOD_APB_GPIOPeriphID3_R          (*((volatile const uint32_t *)(GPIOD_APB_BASE+GPIO_APB_GPIOPeriphID3_OFFSET )))

#define GPIOD_AHB_GPIOPeriphID3            (((GPIOPeriphID3_TypeDef*)(GPIOD_AHB_BASE+GPIO_AHB_GPIOPeriphID3_OFFSET )))
#define GPIOD_AHB_GPIOPeriphID3_R          (*((volatile const uint32_t *)(GPIOD_AHB_BASE+GPIO_AHB_GPIOPeriphID3_OFFSET )))

//--------
#define GPIOD_APB_GPIOPeriphID3_R_PID3_MASK     (0x000000FF)
#define GPIOD_APB_GPIOPeriphID3_R_PID3_BIT      (0)
#define GPIOD_APB_GPIOPeriphID3_R_PID3_DEFAULT  (0x00000001)

#define GPIOD_APB_GPIOPeriphID3_PID3_MASK       (0x000000FF)
#define GPIOD_APB_GPIOPeriphID3_PID3_DEFAULT    (0x00000001)
//--------

//--------
#define GPIOD_AHB_GPIOPeriphID3_R_PID3_MASK     (0x000000FF)
#define GPIOD_AHB_GPIOPeriphID3_R_PID3_BIT      (0)
#define GPIOD_AHB_GPIOPeriphID3_R_PID3_DEFAULT  (0x00000001)

#define GPIOD_AHB_GPIOPeriphID3_PID3_MASK       (0x000000FF)
#define GPIOD_AHB_GPIOPeriphID3_PID3_DEFAULT    (0x00000001)
//--------

////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 3.33 GPIOPCellID0 ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOD_APB_GPIOPCellID0            (((GPIOPCellID0_TypeDef*)(GPIOD_APB_BASE+GPIO_APB_GPIOPCellID0_OFFSET )))
#define GPIOD_APB_GPIOPCellID0_R          (*((volatile const uint32_t *)(GPIOD_APB_BASE+GPIO_APB_GPIOPCellID0_OFFSET )))

#define GPIOD_AHB_GPIOPCellID0            (((GPIOPCellID0_TypeDef*)(GPIOD_AHB_BASE+GPIO_AHB_GPIOPCellID0_OFFSET )))
#define GPIOD_AHB_GPIOPCellID0_R          (*((volatile const uint32_t *)(GPIOD_AHB_BASE+GPIO_AHB_GPIOPCellID0_OFFSET )))

//--------
#define GPIOD_APB_GPIOPCellID0_R_CID0_MASK     (0x000000FF)
#define GPIOD_APB_GPIOPCellID0_R_CID0_BIT      (0)
#define GPIOD_APB_GPIOPCellID0_R_CID0_DEFAULT  (0x0000000D)

#define GPIOD_APB_GPIOPCellID0_CID0_MASK       (0x000000FF)
#define GPIOD_APB_GPIOPCellID0_CID0_DEFAULT    (0x0000000D)
//--------

//--------
#define GPIOD_AHB_GPIOPCellID0_R_CID0_MASK     (0x000000FF)
#define GPIOD_AHB_GPIOPCellID0_R_CID0_BIT      (0)
#define GPIOD_AHB_GPIOPCellID0_R_CID0_DEFAULT  (0x0000000D)

#define GPIOD_AHB_GPIOPCellID0_CID0_MASK       (0x000000FF)
#define GPIOD_AHB_GPIOPCellID0_CID0_DEFAULT    (0x0000000D)
//--------

////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 3.34 GPIOPCellID1 ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOD_APB_GPIOPCellID1            (((GPIOPCellID1_TypeDef*)(GPIOD_APB_BASE+GPIO_APB_GPIOPCellID1_OFFSET )))
#define GPIOD_APB_GPIOPCellID1_R          (*((volatile const uint32_t *)(GPIOD_APB_BASE+GPIO_APB_GPIOPCellID1_OFFSET )))

#define GPIOD_AHB_GPIOPCellID1            (((GPIOPCellID1_TypeDef*)(GPIOD_AHB_BASE+GPIO_AHB_GPIOPCellID1_OFFSET )))
#define GPIOD_AHB_GPIOPCellID1_R          (*((volatile const uint32_t *)(GPIOD_AHB_BASE+GPIO_AHB_GPIOPCellID1_OFFSET )))

//--------
#define GPIOD_APB_GPIOPCellID1_R_CID1_MASK     (0x000000FF)
#define GPIOD_APB_GPIOPCellID1_R_CID1_BIT      (0)
#define GPIOD_APB_GPIOPCellID1_R_CID1_DEFAULT  (0x000000F0)

#define GPIOD_APB_GPIOPCellID1_CID1_MASK       (0x000000FF)
#define GPIOD_APB_GPIOPCellID1_CID1_DEFAULT    (0x000000F0)
//--------

//--------
#define GPIOD_AHB_GPIOPCellID1_R_CID1_MASK     (0x000000FF)
#define GPIOD_AHB_GPIOPCellID1_R_CID1_BIT      (0)
#define GPIOD_AHB_GPIOPCellID1_R_CID1_DEFAULT  (0x000000F0)

#define GPIOD_AHB_GPIOPCellID1_CID1_MASK       (0x000000FF)
#define GPIOD_AHB_GPIOPCellID1_CID1_DEFAULT    (0x000000F0)
//--------


////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 3.35 GPIOPCellID2 ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOD_APB_GPIOPCellID2            (((GPIOPCellID2_TypeDef*)(GPIOD_APB_BASE+GPIO_APB_GPIOPCellID2_OFFSET )))
#define GPIOD_APB_GPIOPCellID2_R          (*((volatile const uint32_t *)(GPIOD_APB_BASE+GPIO_APB_GPIOPCellID2_OFFSET )))

#define GPIOD_AHB_GPIOPCellID2            (((GPIOPCellID2_TypeDef*)(GPIOD_AHB_BASE+GPIO_AHB_GPIOPCellID2_OFFSET )))
#define GPIOD_AHB_GPIOPCellID2_R          (*((volatile const uint32_t *)(GPIOD_AHB_BASE+GPIO_AHB_GPIOPCellID2_OFFSET )))

//--------
#define GPIOD_APB_GPIOPCellID2_R_CID2_MASK     (0x000000FF)
#define GPIOD_APB_GPIOPCellID2_R_CID2_BIT      (0)
#define GPIOD_APB_GPIOPCellID2_R_CID2_DEFAULT  (0x00000005)

#define GPIOD_APB_GPIOPCellID2_CID2_MASK       (0x000000FF)
#define GPIOD_APB_GPIOPCellID2_CID2_DEFAULT    (0x00000005)
//--------

//--------
#define GPIOD_AHB_GPIOPCellID2_R_CID2_MASK     (0x000000FF)
#define GPIOD_AHB_GPIOPCellID2_R_CID2_BIT      (0)
#define GPIOD_AHB_GPIOPCellID2_R_CID2_DEFAULT  (0x00000005)

#define GPIOD_AHB_GPIOPCellID2_CID2_MASK       (0x000000FF)
#define GPIOD_AHB_GPIOPCellID2_CID2_DEFAULT    (0x00000005)
//--------


////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 3.36 GPIOPCellID3 ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOD_APB_GPIOPCellID3            (((GPIOPCellID3_TypeDef*)(GPIOD_APB_BASE+GPIO_APB_GPIOPCellID3_OFFSET )))
#define GPIOD_APB_GPIOPCellID3_R          (*((volatile const uint32_t *)(GPIOD_APB_BASE+GPIO_APB_GPIOPCellID3_OFFSET )))

#define GPIOD_AHB_GPIOPCellID3            (((GPIOPCellID3_TypeDef*)(GPIOD_AHB_BASE+GPIO_AHB_GPIOPCellID3_OFFSET )))
#define GPIOD_AHB_GPIOPCellID3_R          (*((volatile const uint32_t *)(GPIOD_AHB_BASE+GPIO_AHB_GPIOPCellID3_OFFSET )))

//--------
#define GPIOD_APB_GPIOPCellID3_R_CID3_MASK     (0x000000FF)
#define GPIOD_APB_GPIOPCellID3_R_CID3_BIT      (0)
#define GPIOD_APB_GPIOPCellID3_R_CID3_DEFAULT  (0x000000B1)

#define GPIOD_APB_GPIOPCellID3_CID3_MASK       (0x000000FF)
#define GPIOD_APB_GPIOPCellID3_CID3_DEFAULT    (0x000000B1)
//--------

//--------
#define GPIOD_AHB_GPIOPCellID3_R_CID3_MASK     (0x000000FF)
#define GPIOD_AHB_GPIOPCellID3_R_CID3_BIT      (0)
#define GPIOD_AHB_GPIOPCellID3_R_CID3_DEFAULT  (0x000000B1)

#define GPIOD_AHB_GPIOPCellID3_CID3_MASK       (0x000000FF)
#define GPIOD_AHB_GPIOPCellID3_CID3_DEFAULT    (0x000000B1)
//--------






//todo
////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 4 GPIOE ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////


////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 4.1 GPIODATA ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOE_APB_GPIODATA            (((GPIODATA_TypeDef*)(GPIOE_APB_BASE+GPIO_APB_GPIODATA_OFFSET )))
#define GPIOE_APB_GPIODATA_R          (*((volatile uint32_t *)(GPIOE_APB_BASE+GPIO_APB_GPIODATA_OFFSET )))
#define GPIOE_APB_GPIODATA0_R          (*((volatile uint32_t *)(GPIOE_APB_BASE+GPIO_APB_GPIODATA0_OFFSET )))
#define GPIOE_APB_GPIODATA1_R          (*((volatile uint32_t *)(GPIOE_APB_BASE+GPIO_APB_GPIODATA1_OFFSET )))
#define GPIOE_APB_GPIODATA2_R          (*((volatile uint32_t *)(GPIOE_APB_BASE+GPIO_APB_GPIODATA2_OFFSET )))
#define GPIOE_APB_GPIODATA3_R          (*((volatile uint32_t *)(GPIOE_APB_BASE+GPIO_APB_GPIODATA3_OFFSET )))
#define GPIOE_APB_GPIODATA4_R          (*((volatile uint32_t *)(GPIOE_APB_BASE+GPIO_APB_GPIODATA4_OFFSET )))
#define GPIOE_APB_GPIODATA5_R          (*((volatile uint32_t *)(GPIOE_APB_BASE+GPIO_APB_GPIODATA5_OFFSET )))
#define GPIOE_APB_GPIODATA6_R          (*((volatile uint32_t *)(GPIOE_APB_BASE+GPIO_APB_GPIODATA6_OFFSET )))
#define GPIOE_APB_GPIODATA7_R          (*((volatile uint32_t *)(GPIOE_APB_BASE+GPIO_APB_GPIODATA7_OFFSET )))

#define GPIOE_AHB_GPIODATA            (((GPIODATA_TypeDef*)(GPIOE_AHB_BASE+GPIO_AHB_GPIODATA_OFFSET )))
#define GPIOE_AHB_GPIODATA_R          (*((volatile uint32_t *)(GPIOE_AHB_BASE+GPIO_AHB_GPIODATA_OFFSET )))
#define GPIOE_AHB_GPIODATA0_R         (*((volatile uint32_t *)(GPIOE_AHB_BASE+GPIO_AHB_GPIODATA0_OFFSET )))
#define GPIOE_AHB_GPIODATA1_R         (*((volatile uint32_t *)(GPIOE_AHB_BASE+GPIO_AHB_GPIODATA1_OFFSET )))
#define GPIOE_AHB_GPIODATA2_R         (*((volatile uint32_t *)(GPIOE_AHB_BASE+GPIO_AHB_GPIODATA2_OFFSET )))
#define GPIOE_AHB_GPIODATA3_R         (*((volatile uint32_t *)(GPIOE_AHB_BASE+GPIO_AHB_GPIODATA3_OFFSET )))
#define GPIOE_AHB_GPIODATA4_R         (*((volatile uint32_t *)(GPIOE_AHB_BASE+GPIO_AHB_GPIODATA4_OFFSET )))
#define GPIOE_AHB_GPIODATA5_R         (*((volatile uint32_t *)(GPIOE_AHB_BASE+GPIO_AHB_GPIODATA5_OFFSET )))
#define GPIOE_AHB_GPIODATA6_R         (*((volatile uint32_t *)(GPIOE_AHB_BASE+GPIO_AHB_GPIODATA6_OFFSET )))
#define GPIOE_AHB_GPIODATA7_R         (*((volatile uint32_t *)(GPIOE_AHB_BASE+GPIO_AHB_GPIODATA7_OFFSET )))

#define GPIOE_APB_GPIODAT            (((GPIODAT_TypeDef*)(GPIOE_APB_BASE+GPIO_APB_GPIODAT_OFFSET )))
#define GPIOE_APB_GPIODAT_R          (*((volatile uint32_t *)(GPIOE_APB_BASE+GPIO_APB_GPIODAT_OFFSET )))

#define GPIOE_AHB_GPIODAT            (((GPIODAT_TypeDef*)(GPIOE_AHB_BASE+GPIO_AHB_GPIODAT_OFFSET )))
#define GPIOE_AHB_GPIODAT_R          (*((volatile uint32_t *)(GPIOE_AHB_BASE+GPIO_AHB_GPIODAT_OFFSET )))


//--------
#define GPIOE_APB_GPIODATA_R_DATA_MASK      (0x000000FF)
#define GPIOE_APB_GPIODATA_R_DATA_BIT       (0)
#define GPIOE_APB_GPIODATA_R_DATA0_LOW      (0x00000000)
#define GPIOE_APB_GPIODATA_R_DATA1_LOW      (0x00000000)
#define GPIOE_APB_GPIODATA_R_DATA2_LOW      (0x00000000)
#define GPIOE_APB_GPIODATA_R_DATA3_LOW      (0x00000000)
#define GPIOE_APB_GPIODATA_R_DATA4_LOW      (0x00000000)
#define GPIOE_APB_GPIODATA_R_DATA5_LOW      (0x00000000)
#define GPIOE_APB_GPIODATA_R_DATA6_LOW      (0x00000000)
#define GPIOE_APB_GPIODATA_R_DATA7_LOW      (0x00000000)
#define GPIOE_APB_GPIODATA_R_DATA0_HIGH     (0x00000001)
#define GPIOE_APB_GPIODATA_R_DATA1_HIGH     (0x00000002)
#define GPIOE_APB_GPIODATA_R_DATA2_HIGH     (0x00000004)
#define GPIOE_APB_GPIODATA_R_DATA3_HIGH     (0x00000008)
#define GPIOE_APB_GPIODATA_R_DATA4_HIGH     (0x00000010)
#define GPIOE_APB_GPIODATA_R_DATA5_HIGH     (0x00000020)
#define GPIOE_APB_GPIODATA_R_DATA6_HIGH     (0x00000040)
#define GPIOE_APB_GPIODATA_R_DATA7_HIGH     (0x00000080)

#define GPIOE_APB_GPIODATA_DATA_MASK        (0x00000001)
#define GPIOE_APB_GPIODATA_DATA0_LOW        (0x00000000)
#define GPIOE_APB_GPIODATA_DATA1_LOW        (0x00000000)
#define GPIOE_APB_GPIODATA_DATA2_LOW        (0x00000000)
#define GPIOE_APB_GPIODATA_DATA3_LOW        (0x00000000)
#define GPIOE_APB_GPIODATA_DATA4_LOW        (0x00000000)
#define GPIOE_APB_GPIODATA_DATA5_LOW        (0x00000000)
#define GPIOE_APB_GPIODATA_DATA6_LOW        (0x00000000)
#define GPIOE_APB_GPIODATA_DATA7_LOW        (0x00000000)
#define GPIOE_APB_GPIODATA_DATA0_HIGH       (0x00000001)
#define GPIOE_APB_GPIODATA_DATA1_HIGH       (0x00000001)
#define GPIOE_APB_GPIODATA_DATA2_HIGH       (0x00000001)
#define GPIOE_APB_GPIODATA_DATA3_HIGH       (0x00000001)
#define GPIOE_APB_GPIODATA_DATA4_HIGH       (0x00000001)
#define GPIOE_APB_GPIODATA_DATA5_HIGH       (0x00000001)
#define GPIOE_APB_GPIODATA_DATA6_HIGH       (0x00000001)
#define GPIOE_APB_GPIODATA_DATA7_HIGH       (0x00000001)
//--------

//--------
#define GPIOE_AHB_GPIODATA_R_DATA_MASK      (0x000000FF)
#define GPIOE_AHB_GPIODATA_R_DATA_BIT       (0)
#define GPIOE_AHB_GPIODATA_R_DATA0_LOW      (0x00000000)
#define GPIOE_AHB_GPIODATA_R_DATA1_LOW      (0x00000000)
#define GPIOE_AHB_GPIODATA_R_DATA2_LOW      (0x00000000)
#define GPIOE_AHB_GPIODATA_R_DATA3_LOW      (0x00000000)
#define GPIOE_AHB_GPIODATA_R_DATA4_LOW      (0x00000000)
#define GPIOE_AHB_GPIODATA_R_DATA5_LOW      (0x00000000)
#define GPIOE_AHB_GPIODATA_R_DATA6_LOW      (0x00000000)
#define GPIOE_AHB_GPIODATA_R_DATA7_LOW      (0x00000000)
#define GPIOE_AHB_GPIODATA_R_DATA0_HIGH     (0x00000001)
#define GPIOE_AHB_GPIODATA_R_DATA1_HIGH     (0x00000002)
#define GPIOE_AHB_GPIODATA_R_DATA2_HIGH     (0x00000004)
#define GPIOE_AHB_GPIODATA_R_DATA3_HIGH     (0x00000008)
#define GPIOE_AHB_GPIODATA_R_DATA4_HIGH     (0x00000010)
#define GPIOE_AHB_GPIODATA_R_DATA5_HIGH     (0x00000020)
#define GPIOE_AHB_GPIODATA_R_DATA6_HIGH     (0x00000040)
#define GPIOE_AHB_GPIODATA_R_DATA7_HIGH     (0x00000080)

#define GPIOE_AHB_GPIODATA_DATA_MASK        (0x00000001)
#define GPIOE_AHB_GPIODATA_DATA0_LOW        (0x00000000)
#define GPIOE_AHB_GPIODATA_DATA1_LOW        (0x00000000)
#define GPIOE_AHB_GPIODATA_DATA2_LOW        (0x00000000)
#define GPIOE_AHB_GPIODATA_DATA3_LOW        (0x00000000)
#define GPIOE_AHB_GPIODATA_DATA4_LOW        (0x00000000)
#define GPIOE_AHB_GPIODATA_DATA5_LOW        (0x00000000)
#define GPIOE_AHB_GPIODATA_DATA6_LOW        (0x00000000)
#define GPIOE_AHB_GPIODATA_DATA7_LOW        (0x00000000)
#define GPIOE_AHB_GPIODATA_DATA0_HIGH       (0x00000001)
#define GPIOE_AHB_GPIODATA_DATA1_HIGH       (0x00000001)
#define GPIOE_AHB_GPIODATA_DATA2_HIGH       (0x00000001)
#define GPIOE_AHB_GPIODATA_DATA3_HIGH       (0x00000001)
#define GPIOE_AHB_GPIODATA_DATA4_HIGH       (0x00000001)
#define GPIOE_AHB_GPIODATA_DATA5_HIGH       (0x00000001)
#define GPIOE_AHB_GPIODATA_DATA6_HIGH       (0x00000001)
#define GPIOE_AHB_GPIODATA_DATA7_HIGH       (0x00000001)
//--------


//--------
#define GPIOE_APB_GPIODAT_R_DAT_MASK        (0x000000FF)
#define GPIOE_APB_GPIODAT_R_DAT_BIT         (0)
#define GPIOE_APB_GPIODAT_R_DAT0_LOW        (0x00000000)
#define GPIOE_APB_GPIODAT_R_DAT1_LOW        (0x00000000)
#define GPIOE_APB_GPIODAT_R_DAT2_LOW        (0x00000000)
#define GPIOE_APB_GPIODAT_R_DAT3_LOW        (0x00000000)
#define GPIOE_APB_GPIODAT_R_DAT4_LOW        (0x00000000)
#define GPIOE_APB_GPIODAT_R_DAT5_LOW        (0x00000000)
#define GPIOE_APB_GPIODAT_R_DAT6_LOW        (0x00000000)
#define GPIOE_APB_GPIODAT_R_DAT7_LOW        (0x00000000)
#define GPIOE_APB_GPIODAT_R_DAT0_HIGH       (0x00000001)
#define GPIOE_APB_GPIODAT_R_DAT1_HIGH       (0x00000002)
#define GPIOE_APB_GPIODAT_R_DAT2_HIGH       (0x00000004)
#define GPIOE_APB_GPIODAT_R_DAT3_HIGH       (0x00000008)
#define GPIOE_APB_GPIODAT_R_DAT4_HIGH       (0x00000010)
#define GPIOE_APB_GPIODAT_R_DAT5_HIGH       (0x00000020)
#define GPIOE_APB_GPIODAT_R_DAT6_HIGH       (0x00000040)
#define GPIOE_APB_GPIODAT_R_DAT7_HIGH       (0x00000080)

#define GPIOE_APB_GPIODAT_DAT_MASK          (0x00000001)
#define GPIOE_APB_GPIODAT_DAT0_LOW          (0x00000000)
#define GPIOE_APB_GPIODAT_DAT1_LOW          (0x00000000)
#define GPIOE_APB_GPIODAT_DAT2_LOW          (0x00000000)
#define GPIOE_APB_GPIODAT_DAT3_LOW          (0x00000000)
#define GPIOE_APB_GPIODAT_DAT4_LOW          (0x00000000)
#define GPIOE_APB_GPIODAT_DAT5_LOW          (0x00000000)
#define GPIOE_APB_GPIODAT_DAT6_LOW          (0x00000000)
#define GPIOE_APB_GPIODAT_DAT7_LOW          (0x00000000)
#define GPIOE_APB_GPIODAT_DAT0_HIGH         (0x00000001)
#define GPIOE_APB_GPIODAT_DAT1_HIGH         (0x00000001)
#define GPIOE_APB_GPIODAT_DAT2_HIGH         (0x00000001)
#define GPIOE_APB_GPIODAT_DAT3_HIGH         (0x00000001)
#define GPIOE_APB_GPIODAT_DAT4_HIGH         (0x00000001)
#define GPIOE_APB_GPIODAT_DAT5_HIGH         (0x00000001)
#define GPIOE_APB_GPIODAT_DAT6_HIGH         (0x00000001)
#define GPIOE_APB_GPIODAT_DAT7_HIGH         (0x00000001)
//--------

//--------
#define GPIOE_AHB_GPIODAT_R_DAT_MASK        (0x000000FF)
#define GPIOE_AHB_GPIODAT_R_DAT_BIT         (0)
#define GPIOE_AHB_GPIODAT_R_DAT0_LOW        (0x00000000)
#define GPIOE_AHB_GPIODAT_R_DAT1_LOW        (0x00000000)
#define GPIOE_AHB_GPIODAT_R_DAT2_LOW        (0x00000000)
#define GPIOE_AHB_GPIODAT_R_DAT3_LOW        (0x00000000)
#define GPIOE_AHB_GPIODAT_R_DAT4_LOW        (0x00000000)
#define GPIOE_AHB_GPIODAT_R_DAT5_LOW        (0x00000000)
#define GPIOE_AHB_GPIODAT_R_DAT6_LOW        (0x00000000)
#define GPIOE_AHB_GPIODAT_R_DAT7_LOW        (0x00000000)
#define GPIOE_AHB_GPIODAT_R_DAT0_HIGH       (0x00000001)
#define GPIOE_AHB_GPIODAT_R_DAT1_HIGH       (0x00000002)
#define GPIOE_AHB_GPIODAT_R_DAT2_HIGH       (0x00000004)
#define GPIOE_AHB_GPIODAT_R_DAT3_HIGH       (0x00000008)
#define GPIOE_AHB_GPIODAT_R_DAT4_HIGH       (0x00000010)
#define GPIOE_AHB_GPIODAT_R_DAT5_HIGH       (0x00000020)
#define GPIOE_AHB_GPIODAT_R_DAT6_HIGH       (0x00000040)
#define GPIOE_AHB_GPIODAT_R_DAT7_HIGH       (0x00000080)

#define GPIOE_AHB_GPIODAT_DAT_MASK          (0x00000001)
#define GPIOE_AHB_GPIODAT_DAT0_LOW          (0x00000000)
#define GPIOE_AHB_GPIODAT_DAT1_LOW          (0x00000000)
#define GPIOE_AHB_GPIODAT_DAT2_LOW          (0x00000000)
#define GPIOE_AHB_GPIODAT_DAT3_LOW          (0x00000000)
#define GPIOE_AHB_GPIODAT_DAT4_LOW          (0x00000000)
#define GPIOE_AHB_GPIODAT_DAT5_LOW          (0x00000000)
#define GPIOE_AHB_GPIODAT_DAT6_LOW          (0x00000000)
#define GPIOE_AHB_GPIODAT_DAT7_LOW          (0x00000000)
#define GPIOE_AHB_GPIODAT_DAT0_HIGH         (0x00000001)
#define GPIOE_AHB_GPIODAT_DAT1_HIGH         (0x00000001)
#define GPIOE_AHB_GPIODAT_DAT2_HIGH         (0x00000001)
#define GPIOE_AHB_GPIODAT_DAT3_HIGH         (0x00000001)
#define GPIOE_AHB_GPIODAT_DAT4_HIGH         (0x00000001)
#define GPIOE_AHB_GPIODAT_DAT5_HIGH         (0x00000001)
#define GPIOE_AHB_GPIODAT_DAT6_HIGH         (0x00000001)
#define GPIOE_AHB_GPIODAT_DAT7_HIGH         (0x00000001)
//--------



#define GPIOE_AHB_GPIODATA_DATA0_BB         (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIODATA_OFFSET)*32)+(0*4))))
#define GPIOE_AHB_GPIODATA_DATA1_BB         (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIODATA_OFFSET)*32)+(1*4))))
#define GPIOE_AHB_GPIODATA_DATA2_BB         (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIODATA_OFFSET)*32)+(2*4))))
#define GPIOE_AHB_GPIODATA_DATA3_BB         (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIODATA_OFFSET)*32)+(3*4))))
#define GPIOE_AHB_GPIODATA_DATA4_BB         (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIODATA_OFFSET)*32)+(4*4))))
#define GPIOE_AHB_GPIODATA_DATA5_BB         (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIODATA_OFFSET)*32)+(5*4))))
#define GPIOE_AHB_GPIODATA_DATA6_BB         (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIODATA_OFFSET)*32)+(6*4))))
#define GPIOE_AHB_GPIODATA_DATA7_BB         (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIODATA_OFFSET)*32)+(7*4))))

#define GPIOE_AHB_GPIODATA0_DATA0_BB        (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIODATA0_OFFSET)*32)+(0*4))))
#define GPIOE_AHB_GPIODATA1_DATA1_BB        (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIODATA1_OFFSET)*32)+(1*4))))
#define GPIOE_AHB_GPIODATA2_DATA2_BB        (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIODATA2_OFFSET)*32)+(2*4))))
#define GPIOE_AHB_GPIODATA3_DATA3_BB        (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIODATA3_OFFSET)*32)+(3*4))))
#define GPIOE_AHB_GPIODATA4_DATA4_BB        (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIODATA4_OFFSET)*32)+(4*4))))
#define GPIOE_AHB_GPIODATA5_DATA5_BB        (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIODATA5_OFFSET)*32)+(5*4))))
#define GPIOE_AHB_GPIODATA6_DATA6_BB        (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIODATA6_OFFSET)*32)+(6*4))))
#define GPIOE_AHB_GPIODATA7_DATA7_BB        (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIODATA7_OFFSET)*32)+(7*4))))

#define GPIOE_AHB_GPIODAT_DAT0_BB           (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIODAT_OFFSET)*32)+(0*4))))
#define GPIOE_AHB_GPIODAT_DAT1_BB           (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIODAT_OFFSET)*32)+(1*4))))
#define GPIOE_AHB_GPIODAT_DAT2_BB           (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIODAT_OFFSET)*32)+(2*4))))
#define GPIOE_AHB_GPIODAT_DAT3_BB           (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIODAT_OFFSET)*32)+(3*4))))
#define GPIOE_AHB_GPIODAT_DAT4_BB           (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIODAT_OFFSET)*32)+(4*4))))
#define GPIOE_AHB_GPIODAT_DAT5_BB           (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIODAT_OFFSET)*32)+(5*4))))
#define GPIOE_AHB_GPIODAT_DAT6_BB           (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIODAT_OFFSET)*32)+(6*4))))
#define GPIOE_AHB_GPIODAT_DAT7_BB           (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIODAT_OFFSET)*32)+(7*4))))


#define GPIOE_APB_GPIODATA_DATA0_BB         (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIODATA_OFFSET)*32)+(0*4))))
#define GPIOE_APB_GPIODATA_DATA1_BB         (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIODATA_OFFSET)*32)+(1*4))))
#define GPIOE_APB_GPIODATA_DATA2_BB         (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIODATA_OFFSET)*32)+(2*4))))
#define GPIOE_APB_GPIODATA_DATA3_BB         (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIODATA_OFFSET)*32)+(3*4))))
#define GPIOE_APB_GPIODATA_DATA4_BB         (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIODATA_OFFSET)*32)+(4*4))))
#define GPIOE_APB_GPIODATA_DATA5_BB         (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIODATA_OFFSET)*32)+(5*4))))
#define GPIOE_APB_GPIODATA_DATA6_BB         (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIODATA_OFFSET)*32)+(6*4))))
#define GPIOE_APB_GPIODATA_DATA7_BB         (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIODATA_OFFSET)*32)+(7*4))))

#define GPIOE_APB_GPIODATA0_DATA0_BB        (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIODATA0_OFFSET)*32)+(0*4))))
#define GPIOE_APB_GPIODATA1_DATA1_BB        (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIODATA1_OFFSET)*32)+(1*4))))
#define GPIOE_APB_GPIODATA2_DATA2_BB        (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIODATA2_OFFSET)*32)+(2*4))))
#define GPIOE_APB_GPIODATA3_DATA3_BB        (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIODATA3_OFFSET)*32)+(3*4))))
#define GPIOE_APB_GPIODATA4_DATA4_BB        (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIODATA4_OFFSET)*32)+(4*4))))
#define GPIOE_APB_GPIODATA5_DATA5_BB        (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIODATA5_OFFSET)*32)+(5*4))))
#define GPIOE_APB_GPIODATA6_DATA6_BB        (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIODATA6_OFFSET)*32)+(6*4))))
#define GPIOE_APB_GPIODATA7_DATA7_BB        (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIODATA7_OFFSET)*32)+(7*4))))

#define GPIOE_APB_GPIODAT_DAT0_BB           (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIODAT_OFFSET)*32)+(0*4))))
#define GPIOE_APB_GPIODAT_DAT1_BB           (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIODAT_OFFSET)*32)+(1*4))))
#define GPIOE_APB_GPIODAT_DAT2_BB           (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIODAT_OFFSET)*32)+(2*4))))
#define GPIOE_APB_GPIODAT_DAT3_BB           (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIODAT_OFFSET)*32)+(3*4))))
#define GPIOE_APB_GPIODAT_DAT4_BB           (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIODAT_OFFSET)*32)+(4*4))))
#define GPIOE_APB_GPIODAT_DAT5_BB           (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIODAT_OFFSET)*32)+(5*4))))
#define GPIOE_APB_GPIODAT_DAT6_BB           (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIODAT_OFFSET)*32)+(6*4))))
#define GPIOE_APB_GPIODAT_DAT7_BB           (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIODAT_OFFSET)*32)+(7*4))))

////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 4.2 GPIODIR ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOE_APB_GPIODIR            (((GPIODIR_TypeDef*)(GPIOE_APB_BASE+GPIO_APB_GPIODIR_OFFSET )))
#define GPIOE_APB_GPIODIR_R          (*((volatile uint32_t *)(GPIOE_APB_BASE+GPIO_APB_GPIODIR_OFFSET )))

#define GPIOE_AHB_GPIODIR            (((GPIODIR_TypeDef*)(GPIOE_AHB_BASE+GPIO_AHB_GPIODIR_OFFSET )))
#define GPIOE_AHB_GPIODIR_R          (*((volatile uint32_t *)(GPIOE_AHB_BASE+GPIO_AHB_GPIODIR_OFFSET )))

//--------
#define GPIOE_APB_GPIODIR_R_DIR_MASK            (0x000000FF)
#define GPIOE_APB_GPIODIR_R_DIR_BIT             (0)
#define GPIOE_APB_GPIODIR_R_DIR0_INPUT          (0x00000000)
#define GPIOE_APB_GPIODIR_R_DIR1_INPUT          (0x00000000)
#define GPIOE_APB_GPIODIR_R_DIR2_INPUT          (0x00000000)
#define GPIOE_APB_GPIODIR_R_DIR3_INPUT          (0x00000000)
#define GPIOE_APB_GPIODIR_R_DIR4_INPUT          (0x00000000)
#define GPIOE_APB_GPIODIR_R_DIR5_INPUT          (0x00000000)
#define GPIOE_APB_GPIODIR_R_DIR6_INPUT          (0x00000000)
#define GPIOE_APB_GPIODIR_R_DIR7_INPUT          (0x00000000)
#define GPIOE_APB_GPIODIR_R_DIR0_OUTPUT         (0x00000001)
#define GPIOE_APB_GPIODIR_R_DIR1_OUTPUT         (0x00000002)
#define GPIOE_APB_GPIODIR_R_DIR2_OUTPUT         (0x00000004)
#define GPIOE_APB_GPIODIR_R_DIR3_OUTPUT         (0x00000008)
#define GPIOE_APB_GPIODIR_R_DIR4_OUTPUT         (0x00000010)
#define GPIOE_APB_GPIODIR_R_DIR5_OUTPUT         (0x00000020)
#define GPIOE_APB_GPIODIR_R_DIR6_OUTPUT         (0x00000040)
#define GPIOE_APB_GPIODIR_R_DIR7_OUTPUT         (0x00000080)

#define GPIOE_APB_GPIODIR_DIR_MASK              (0x00000001)
#define GPIOE_APB_GPIODIR_DIR0_INPUT            (0x00000000)
#define GPIOE_APB_GPIODIR_DIR1_INPUT            (0x00000000)
#define GPIOE_APB_GPIODIR_DIR2_INPUT            (0x00000000)
#define GPIOE_APB_GPIODIR_DIR3_INPUT            (0x00000000)
#define GPIOE_APB_GPIODIR_DIR4_INPUT            (0x00000000)
#define GPIOE_APB_GPIODIR_DIR5_INPUT            (0x00000000)
#define GPIOE_APB_GPIODIR_DIR6_INPUT            (0x00000000)
#define GPIOE_APB_GPIODIR_DIR7_INPUT            (0x00000000)
#define GPIOE_APB_GPIODIR_DIR0_OUTPUT           (0x00000001)
#define GPIOE_APB_GPIODIR_DIR1_OUTPUT           (0x00000001)
#define GPIOE_APB_GPIODIR_DIR2_OUTPUT           (0x00000001)
#define GPIOE_APB_GPIODIR_DIR3_OUTPUT           (0x00000001)
#define GPIOE_APB_GPIODIR_DIR4_OUTPUT           (0x00000001)
#define GPIOE_APB_GPIODIR_DIR5_OUTPUT           (0x00000001)
#define GPIOE_APB_GPIODIR_DIR6_OUTPUT           (0x00000001)
#define GPIOE_APB_GPIODIR_DIR7_OUTPUT           (0x00000001)
//--------

//--------
#define GPIOE_AHB_GPIODIR_R_DIR_MASK            (0x000000FF)
#define GPIOE_AHB_GPIODIR_R_DIR_BIT             (0)
#define GPIOE_AHB_GPIODIR_R_DIR0_INPUT          (0x00000000)
#define GPIOE_AHB_GPIODIR_R_DIR1_INPUT          (0x00000000)
#define GPIOE_AHB_GPIODIR_R_DIR2_INPUT          (0x00000000)
#define GPIOE_AHB_GPIODIR_R_DIR3_INPUT          (0x00000000)
#define GPIOE_AHB_GPIODIR_R_DIR4_INPUT          (0x00000000)
#define GPIOE_AHB_GPIODIR_R_DIR5_INPUT          (0x00000000)
#define GPIOE_AHB_GPIODIR_R_DIR6_INPUT          (0x00000000)
#define GPIOE_AHB_GPIODIR_R_DIR7_INPUT          (0x00000000)
#define GPIOE_AHB_GPIODIR_R_DIR0_OUTPUT         (0x00000001)
#define GPIOE_AHB_GPIODIR_R_DIR1_OUTPUT         (0x00000002)
#define GPIOE_AHB_GPIODIR_R_DIR2_OUTPUT         (0x00000004)
#define GPIOE_AHB_GPIODIR_R_DIR3_OUTPUT         (0x00000008)
#define GPIOE_AHB_GPIODIR_R_DIR4_OUTPUT         (0x00000010)
#define GPIOE_AHB_GPIODIR_R_DIR5_OUTPUT         (0x00000020)
#define GPIOE_AHB_GPIODIR_R_DIR6_OUTPUT         (0x00000040)
#define GPIOE_AHB_GPIODIR_R_DIR7_OUTPUT         (0x00000080)

#define GPIOE_AHB_GPIODIR_DIR_MASK              (0x000000FF)
#define GPIOE_AHB_GPIODIR_DIR0_INPUT            (0x00000000)
#define GPIOE_AHB_GPIODIR_DIR1_INPUT            (0x00000000)
#define GPIOE_AHB_GPIODIR_DIR2_INPUT            (0x00000000)
#define GPIOE_AHB_GPIODIR_DIR3_INPUT            (0x00000000)
#define GPIOE_AHB_GPIODIR_DIR4_INPUT            (0x00000000)
#define GPIOE_AHB_GPIODIR_DIR5_INPUT            (0x00000000)
#define GPIOE_AHB_GPIODIR_DIR6_INPUT            (0x00000000)
#define GPIOE_AHB_GPIODIR_DIR7_INPUT            (0x00000000)
#define GPIOE_AHB_GPIODIR_DIR0_OUTPUT           (0x00000001)
#define GPIOE_AHB_GPIODIR_DIR1_OUTPUT           (0x00000001)
#define GPIOE_AHB_GPIODIR_DIR2_OUTPUT           (0x00000001)
#define GPIOE_AHB_GPIODIR_DIR3_OUTPUT           (0x00000001)
#define GPIOE_AHB_GPIODIR_DIR4_OUTPUT           (0x00000001)
#define GPIOE_AHB_GPIODIR_DIR5_OUTPUT           (0x00000001)
#define GPIOE_AHB_GPIODIR_DIR6_OUTPUT           (0x00000001)
#define GPIOE_AHB_GPIODIR_DIR7_OUTPUT           (0x00000001)
//--------

#define GPIOE_AHB_GPIODIR_DIR0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIODIR_OFFSET)*32)+(0*4))))
#define GPIOE_AHB_GPIODIR_DIR1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIODIR_OFFSET)*32)+(1*4))))
#define GPIOE_AHB_GPIODIR_DIR2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIODIR_OFFSET)*32)+(2*4))))
#define GPIOE_AHB_GPIODIR_DIR3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIODIR_OFFSET)*32)+(3*4))))
#define GPIOE_AHB_GPIODIR_DIR4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIODIR_OFFSET)*32)+(4*4))))
#define GPIOE_AHB_GPIODIR_DIR5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIODIR_OFFSET)*32)+(5*4))))
#define GPIOE_AHB_GPIODIR_DIR6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIODIR_OFFSET)*32)+(6*4))))
#define GPIOE_AHB_GPIODIR_DIR7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIODIR_OFFSET)*32)+(7*4))))

#define GPIOE_APB_GPIODIR_DIR0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIODIR_OFFSET)*32)+(0*4))))
#define GPIOE_APB_GPIODIR_DIR1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIODIR_OFFSET)*32)+(1*4))))
#define GPIOE_APB_GPIODIR_DIR2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIODIR_OFFSET)*32)+(2*4))))
#define GPIOE_APB_GPIODIR_DIR3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIODIR_OFFSET)*32)+(3*4))))
#define GPIOE_APB_GPIODIR_DIR4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIODIR_OFFSET)*32)+(4*4))))
#define GPIOE_APB_GPIODIR_DIR5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIODIR_OFFSET)*32)+(5*4))))
#define GPIOE_APB_GPIODIR_DIR6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIODIR_OFFSET)*32)+(6*4))))
#define GPIOE_APB_GPIODIR_DIR7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIODIR_OFFSET)*32)+(7*4))))

////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 4.3 GPIOIS ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOE_APB_GPIOIS            (((GPIOIS_TypeDef*)(GPIOE_APB_BASE+GPIO_APB_GPIOIS_OFFSET )))
#define GPIOE_APB_GPIOIS_R          (*((volatile uint32_t *)(GPIOE_APB_BASE+GPIO_APB_GPIOIS_OFFSET )))

#define GPIOE_AHB_GPIOIS            (((GPIOIS_TypeDef*)(GPIOE_AHB_BASE+GPIO_AHB_GPIOIS_OFFSET )))
#define GPIOE_AHB_GPIOIS_R          (*((volatile uint32_t *)(GPIOE_AHB_BASE+GPIO_AHB_GPIOIS_OFFSET )))

//--------
#define GPIOE_APB_GPIOIS_R_IS_MASK      (0x000000FF)
#define GPIOE_APB_GPIOIS_R_IS_BIT       (0)
#define GPIOE_APB_GPIOIS_R_IS0_EDGE     (0x00000000)
#define GPIOE_APB_GPIOIS_R_IS1_EDGE     (0x00000000)
#define GPIOE_APB_GPIOIS_R_IS2_EDGE     (0x00000000)
#define GPIOE_APB_GPIOIS_R_IS3_EDGE     (0x00000000)
#define GPIOE_APB_GPIOIS_R_IS4_EDGE     (0x00000000)
#define GPIOE_APB_GPIOIS_R_IS5_EDGE     (0x00000000)
#define GPIOE_APB_GPIOIS_R_IS6_EDGE     (0x00000000)
#define GPIOE_APB_GPIOIS_R_IS7_EDGE     (0x00000000)
#define GPIOE_APB_GPIOIS_R_IS0_LEVEL    (0x00000001)
#define GPIOE_APB_GPIOIS_R_IS1_LEVEL    (0x00000002)
#define GPIOE_APB_GPIOIS_R_IS2_LEVEL    (0x00000004)
#define GPIOE_APB_GPIOIS_R_IS3_LEVEL    (0x00000008)
#define GPIOE_APB_GPIOIS_R_IS4_LEVEL    (0x00000010)
#define GPIOE_APB_GPIOIS_R_IS5_LEVEL    (0x00000020)
#define GPIOE_APB_GPIOIS_R_IS6_LEVEL    (0x00000040)
#define GPIOE_APB_GPIOIS_R_IS7_LEVEL    (0x00000080)

#define GPIOE_APB_GPIOIS_IS_MASK        (0x00000001)
#define GPIOE_APB_GPIOIS_IS0_EDGE       (0x00000000)
#define GPIOE_APB_GPIOIS_IS1_EDGE       (0x00000000)
#define GPIOE_APB_GPIOIS_IS2_EDGE       (0x00000000)
#define GPIOE_APB_GPIOIS_IS3_EDGE       (0x00000000)
#define GPIOE_APB_GPIOIS_IS4_EDGE       (0x00000000)
#define GPIOE_APB_GPIOIS_IS5_EDGE       (0x00000000)
#define GPIOE_APB_GPIOIS_IS6_EDGE       (0x00000000)
#define GPIOE_APB_GPIOIS_IS7_EDGE       (0x00000000)
#define GPIOE_APB_GPIOIS_IS0_LEVEL      (0x00000001)
#define GPIOE_APB_GPIOIS_IS1_LEVEL      (0x00000001)
#define GPIOE_APB_GPIOIS_IS2_LEVEL      (0x00000001)
#define GPIOE_APB_GPIOIS_IS3_LEVEL      (0x00000001)
#define GPIOE_APB_GPIOIS_IS4_LEVEL      (0x00000001)
#define GPIOE_APB_GPIOIS_IS5_LEVEL      (0x00000001)
#define GPIOE_APB_GPIOIS_IS6_LEVEL      (0x00000001)
#define GPIOE_APB_GPIOIS_IS7_LEVEL      (0x00000080)
//--------

//--------
#define GPIOE_AHB_GPIOIS_R_IS_MASK      (0x000000FF)
#define GPIOE_AHB_GPIOIS_R_IS_BIT       (0)
#define GPIOE_AHB_GPIOIS_R_IS0_EDGE     (0x00000000)
#define GPIOE_AHB_GPIOIS_R_IS1_EDGE     (0x00000000)
#define GPIOE_AHB_GPIOIS_R_IS2_EDGE     (0x00000000)
#define GPIOE_AHB_GPIOIS_R_IS3_EDGE     (0x00000000)
#define GPIOE_AHB_GPIOIS_R_IS4_EDGE     (0x00000000)
#define GPIOE_AHB_GPIOIS_R_IS5_EDGE     (0x00000000)
#define GPIOE_AHB_GPIOIS_R_IS6_EDGE     (0x00000000)
#define GPIOE_AHB_GPIOIS_R_IS7_EDGE     (0x00000000)
#define GPIOE_AHB_GPIOIS_R_IS0_LEVEL    (0x00000001)
#define GPIOE_AHB_GPIOIS_R_IS1_LEVEL    (0x00000002)
#define GPIOE_AHB_GPIOIS_R_IS2_LEVEL    (0x00000004)
#define GPIOE_AHB_GPIOIS_R_IS3_LEVEL    (0x00000008)
#define GPIOE_AHB_GPIOIS_R_IS4_LEVEL    (0x00000010)
#define GPIOE_AHB_GPIOIS_R_IS5_LEVEL    (0x00000020)
#define GPIOE_AHB_GPIOIS_R_IS6_LEVEL    (0x00000040)
#define GPIOE_AHB_GPIOIS_R_IS7_LEVEL    (0x00000080)

#define GPIOE_AHB_GPIOIS_IS_MASK        (0x00000001)
#define GPIOE_AHB_GPIOIS_IS0_EDGE       (0x00000000)
#define GPIOE_AHB_GPIOIS_IS1_EDGE       (0x00000000)
#define GPIOE_AHB_GPIOIS_IS2_EDGE       (0x00000000)
#define GPIOE_AHB_GPIOIS_IS3_EDGE       (0x00000000)
#define GPIOE_AHB_GPIOIS_IS4_EDGE       (0x00000000)
#define GPIOE_AHB_GPIOIS_IS5_EDGE       (0x00000000)
#define GPIOE_AHB_GPIOIS_IS6_EDGE       (0x00000000)
#define GPIOE_AHB_GPIOIS_IS7_EDGE       (0x00000000)
#define GPIOE_AHB_GPIOIS_IS0_LEVEL      (0x00000001)
#define GPIOE_AHB_GPIOIS_IS1_LEVEL      (0x00000001)
#define GPIOE_AHB_GPIOIS_IS2_LEVEL      (0x00000001)
#define GPIOE_AHB_GPIOIS_IS3_LEVEL      (0x00000001)
#define GPIOE_AHB_GPIOIS_IS4_LEVEL      (0x00000001)
#define GPIOE_AHB_GPIOIS_IS5_LEVEL      (0x00000001)
#define GPIOE_AHB_GPIOIS_IS6_LEVEL      (0x00000001)
#define GPIOE_AHB_GPIOIS_IS7_LEVEL      (0x00000001)
//--------

#define GPIOE_AHB_GPIOIS_IS0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIOIS_OFFSET)*32)+(0*4))))
#define GPIOE_AHB_GPIOIS_IS1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIOIS_OFFSET)*32)+(1*4))))
#define GPIOE_AHB_GPIOIS_IS2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIOIS_OFFSET)*32)+(2*4))))
#define GPIOE_AHB_GPIOIS_IS3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIOIS_OFFSET)*32)+(3*4))))
#define GPIOE_AHB_GPIOIS_IS4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIOIS_OFFSET)*32)+(4*4))))
#define GPIOE_AHB_GPIOIS_IS5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIOIS_OFFSET)*32)+(5*4))))
#define GPIOE_AHB_GPIOIS_IS6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIOIS_OFFSET)*32)+(6*4))))
#define GPIOE_AHB_GPIOIS_IS7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIOIS_OFFSET)*32)+(7*4))))

#define GPIOE_APB_GPIOIS_IS0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIOIS_OFFSET)*32)+(0*4))))
#define GPIOE_APB_GPIOIS_IS1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIOIS_OFFSET)*32)+(1*4))))
#define GPIOE_APB_GPIOIS_IS2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIOIS_OFFSET)*32)+(2*4))))
#define GPIOE_APB_GPIOIS_IS3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIOIS_OFFSET)*32)+(3*4))))
#define GPIOE_APB_GPIOIS_IS4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIOIS_OFFSET)*32)+(4*4))))
#define GPIOE_APB_GPIOIS_IS5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIOIS_OFFSET)*32)+(5*4))))
#define GPIOE_APB_GPIOIS_IS6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIOIS_OFFSET)*32)+(6*4))))
#define GPIOE_APB_GPIOIS_IS7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIOIS_OFFSET)*32)+(7*4))))

////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 4.4 GPIOIBE ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOE_APB_GPIOIBE            (((GPIOIBE_TypeDef*)(GPIOE_APB_BASE+GPIO_APB_GPIOIBE_OFFSET )))
#define GPIOE_APB_GPIOIBE_R          (*((volatile uint32_t *)(GPIOE_APB_BASE+GPIO_APB_GPIOIBE_OFFSET )))

#define GPIOE_AHB_GPIOIBE            (((GPIOIBE_TypeDef*)(GPIOE_AHB_BASE+GPIO_AHB_GPIOIBE_OFFSET )))
#define GPIOE_AHB_GPIOIBE_R          (*((volatile uint32_t *)(GPIOE_AHB_BASE+GPIO_AHB_GPIOIBE_OFFSET )))


//--------
#define GPIOE_APB_GPIOIBE_R_IBE_MASK        (0x000000FF)
#define GPIOE_APB_GPIOIBE_R_IBE_BIT         (0)
#define GPIOE_APB_GPIOIBE_R_IBE0_SINGLE     (0x00000000)
#define GPIOE_APB_GPIOIBE_R_IBE1_SINGLE     (0x00000000)
#define GPIOE_APB_GPIOIBE_R_IBE2_SINGLE     (0x00000000)
#define GPIOE_APB_GPIOIBE_R_IBE3_SINGLE     (0x00000000)
#define GPIOE_APB_GPIOIBE_R_IBE4_SINGLE     (0x00000000)
#define GPIOE_APB_GPIOIBE_R_IBE5_SINGLE     (0x00000000)
#define GPIOE_APB_GPIOIBE_R_IBE6_SINGLE     (0x00000000)
#define GPIOE_APB_GPIOIBE_R_IBE7_SINGLE     (0x00000000)
#define GPIOE_APB_GPIOIBE_R_IBE0_BOTH       (0x00000001)
#define GPIOE_APB_GPIOIBE_R_IBE1_BOTH       (0x00000002)
#define GPIOE_APB_GPIOIBE_R_IBE2_BOTH       (0x00000004)
#define GPIOE_APB_GPIOIBE_R_IBE3_BOTH       (0x00000008)
#define GPIOE_APB_GPIOIBE_R_IBE4_BOTH       (0x00000010)
#define GPIOE_APB_GPIOIBE_R_IBE5_BOTH       (0x00000020)
#define GPIOE_APB_GPIOIBE_R_IBE6_BOTH       (0x00000040)
#define GPIOE_APB_GPIOIBE_R_IBE7_BOTH       (0x00000080)

#define GPIOE_APB_GPIOIBE_IBE_MASK          (0x00000001)
#define GPIOE_APB_GPIOIBE_IBE0_SINGLE       (0x00000000)
#define GPIOE_APB_GPIOIBE_IBE1_SINGLE       (0x00000000)
#define GPIOE_APB_GPIOIBE_IBE2_SINGLE       (0x00000000)
#define GPIOE_APB_GPIOIBE_IBE3_SINGLE       (0x00000000)
#define GPIOE_APB_GPIOIBE_IBE4_SINGLE       (0x00000000)
#define GPIOE_APB_GPIOIBE_IBE5_SINGLE       (0x00000000)
#define GPIOE_APB_GPIOIBE_IBE6_SINGLE       (0x00000000)
#define GPIOE_APB_GPIOIBE_IBE7_SINGLE       (0x00000000)
#define GPIOE_APB_GPIOIBE_IBE0_BOTH         (0x00000001)
#define GPIOE_APB_GPIOIBE_IBE1_BOTH         (0x00000001)
#define GPIOE_APB_GPIOIBE_IBE2_BOTH         (0x00000001)
#define GPIOE_APB_GPIOIBE_IBE3_BOTH         (0x00000001)
#define GPIOE_APB_GPIOIBE_IBE4_BOTH         (0x00000001)
#define GPIOE_APB_GPIOIBE_IBE5_BOTH         (0x00000001)
#define GPIOE_APB_GPIOIBE_IBE6_BOTH         (0x00000001)
#define GPIOE_APB_GPIOIBE_IBE7_BOTH         (0x00000001)
//--------

//--------
#define GPIOE_AHB_GPIOIBE_R_IBE_MASK        (0x000000FF)
#define GPIOE_AHB_GPIOIBE_R_IBE_BIT         (0)
#define GPIOE_AHB_GPIOIBE_R_IBE0_SINGLE     (0x00000000)
#define GPIOE_AHB_GPIOIBE_R_IBE1_SINGLE     (0x00000000)
#define GPIOE_AHB_GPIOIBE_R_IBE2_SINGLE     (0x00000000)
#define GPIOE_AHB_GPIOIBE_R_IBE3_SINGLE     (0x00000000)
#define GPIOE_AHB_GPIOIBE_R_IBE4_SINGLE     (0x00000000)
#define GPIOE_AHB_GPIOIBE_R_IBE5_SINGLE     (0x00000000)
#define GPIOE_AHB_GPIOIBE_R_IBE6_SINGLE     (0x00000000)
#define GPIOE_AHB_GPIOIBE_R_IBE7_SINGLE     (0x00000000)
#define GPIOE_AHB_GPIOIBE_R_IBE0_BOTH       (0x00000001)
#define GPIOE_AHB_GPIOIBE_R_IBE1_BOTH       (0x00000002)
#define GPIOE_AHB_GPIOIBE_R_IBE2_BOTH       (0x00000004)
#define GPIOE_AHB_GPIOIBE_R_IBE3_BOTH       (0x00000008)
#define GPIOE_AHB_GPIOIBE_R_IBE4_BOTH       (0x00000010)
#define GPIOE_AHB_GPIOIBE_R_IBE5_BOTH       (0x00000020)
#define GPIOE_AHB_GPIOIBE_R_IBE6_BOTH       (0x00000040)
#define GPIOE_AHB_GPIOIBE_R_IBE7_BOTH       (0x00000080)

#define GPIOE_AHB_GPIOIBE_IBE_MASK          (0x00000001)
#define GPIOE_AHB_GPIOIBE_IBE0_SINGLE       (0x00000000)
#define GPIOE_AHB_GPIOIBE_IBE1_SINGLE       (0x00000000)
#define GPIOE_AHB_GPIOIBE_IBE2_SINGLE       (0x00000000)
#define GPIOE_AHB_GPIOIBE_IBE3_SINGLE       (0x00000000)
#define GPIOE_AHB_GPIOIBE_IBE4_SINGLE       (0x00000000)
#define GPIOE_AHB_GPIOIBE_IBE5_SINGLE       (0x00000000)
#define GPIOE_AHB_GPIOIBE_IBE6_SINGLE       (0x00000000)
#define GPIOE_AHB_GPIOIBE_IBE7_SINGLE       (0x00000000)
#define GPIOE_AHB_GPIOIBE_IBE0_BOTH         (0x00000001)
#define GPIOE_AHB_GPIOIBE_IBE1_BOTH         (0x00000001)
#define GPIOE_AHB_GPIOIBE_IBE2_BOTH         (0x00000001)
#define GPIOE_AHB_GPIOIBE_IBE3_BOTH         (0x00000001)
#define GPIOE_AHB_GPIOIBE_IBE4_BOTH         (0x00000001)
#define GPIOE_AHB_GPIOIBE_IBE5_BOTH         (0x00000001)
#define GPIOE_AHB_GPIOIBE_IBE6_BOTH         (0x00000001)
#define GPIOE_AHB_GPIOIBE_IBE7_BOTH         (0x00000001)
//--------

#define GPIOE_AHB_GPIOIBE_IBE0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIOIBE_OFFSET)*32)+(0*4))))
#define GPIOE_AHB_GPIOIBE_IBE1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIOIBE_OFFSET)*32)+(1*4))))
#define GPIOE_AHB_GPIOIBE_IBE2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIOIBE_OFFSET)*32)+(2*4))))
#define GPIOE_AHB_GPIOIBE_IBE3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIOIBE_OFFSET)*32)+(3*4))))
#define GPIOE_AHB_GPIOIBE_IBE4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIOIBE_OFFSET)*32)+(4*4))))
#define GPIOE_AHB_GPIOIBE_IBE5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIOIBE_OFFSET)*32)+(5*4))))
#define GPIOE_AHB_GPIOIBE_IBE6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIOIBE_OFFSET)*32)+(6*4))))
#define GPIOE_AHB_GPIOIBE_IBE7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIOIBE_OFFSET)*32)+(7*4))))

#define GPIOE_APB_GPIOIBE_IBE0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIOIBE_OFFSET)*32)+(0*4))))
#define GPIOE_APB_GPIOIBE_IBE1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIOIBE_OFFSET)*32)+(1*4))))
#define GPIOE_APB_GPIOIBE_IBE2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIOIBE_OFFSET)*32)+(2*4))))
#define GPIOE_APB_GPIOIBE_IBE3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIOIBE_OFFSET)*32)+(3*4))))
#define GPIOE_APB_GPIOIBE_IBE4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIOIBE_OFFSET)*32)+(4*4))))
#define GPIOE_APB_GPIOIBE_IBE5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIOIBE_OFFSET)*32)+(5*4))))
#define GPIOE_APB_GPIOIBE_IBE6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIOIBE_OFFSET)*32)+(6*4))))
#define GPIOE_APB_GPIOIBE_IBE7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIOIBE_OFFSET)*32)+(7*4))))


////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 4.5 GPIOIEV ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOE_APB_GPIOIEV            (((GPIOIEV_TypeDef*)(GPIOE_APB_BASE+GPIO_APB_GPIOIEV_OFFSET )))
#define GPIOE_APB_GPIOIEV_R          (*((volatile uint32_t *)(GPIOE_APB_BASE+GPIO_APB_GPIOIEV_OFFSET )))

#define GPIOE_AHB_GPIOIEV            (((GPIOIEV_TypeDef*)(GPIOE_AHB_BASE+GPIO_AHB_GPIOIEV_OFFSET )))
#define GPIOE_AHB_GPIOIEV_R          (*((volatile uint32_t *)(GPIOE_AHB_BASE+GPIO_AHB_GPIOIEV_OFFSET )))


//--------
#define GPIOE_APB_GPIOIEV_R_IEV_MASK        (0x000000FF)
#define GPIOE_APB_GPIOIEV_R_IEV_BIT         (0)
#define GPIOE_APB_GPIOIEV_R_IEV0_FALLING    (0x00000000)
#define GPIOE_APB_GPIOIEV_R_IEV1_FALLING    (0x00000000)
#define GPIOE_APB_GPIOIEV_R_IEV2_FALLING    (0x00000000)
#define GPIOE_APB_GPIOIEV_R_IEV3_FALLING    (0x00000000)
#define GPIOE_APB_GPIOIEV_R_IEV4_FALLING    (0x00000000)
#define GPIOE_APB_GPIOIEV_R_IEV5_FALLING    (0x00000000)
#define GPIOE_APB_GPIOIEV_R_IEV6_FALLING    (0x00000000)
#define GPIOE_APB_GPIOIEV_R_IEV7_FALLING    (0x00000000)
#define GPIOE_APB_GPIOIEV_R_IEV0_RISING     (0x00000001)
#define GPIOE_APB_GPIOIEV_R_IEV1_RISING     (0x00000002)
#define GPIOE_APB_GPIOIEV_R_IEV2_RISING     (0x00000004)
#define GPIOE_APB_GPIOIEV_R_IEV3_RISING     (0x00000008)
#define GPIOE_APB_GPIOIEV_R_IEV4_RISING     (0x00000010)
#define GPIOE_APB_GPIOIEV_R_IEV5_RISING     (0x00000020)
#define GPIOE_APB_GPIOIEV_R_IEV6_RISING     (0x00000040)
#define GPIOE_APB_GPIOIEV_R_IEV7_RISING     (0x00000080)

#define GPIOE_APB_GPIOIEV_IEV_MASK          (0x00000001)
#define GPIOE_APB_GPIOIEV_IEV0_FALLING      (0x00000000)
#define GPIOE_APB_GPIOIEV_IEV1_FALLING      (0x00000000)
#define GPIOE_APB_GPIOIEV_IEV2_FALLING      (0x00000000)
#define GPIOE_APB_GPIOIEV_IEV3_FALLING      (0x00000000)
#define GPIOE_APB_GPIOIEV_IEV4_FALLING      (0x00000000)
#define GPIOE_APB_GPIOIEV_IEV5_FALLING      (0x00000000)
#define GPIOE_APB_GPIOIEV_IEV6_FALLING      (0x00000000)
#define GPIOE_APB_GPIOIEV_IEV7_FALLING      (0x00000000)
#define GPIOE_APB_GPIOIEV_IEV0_RISING       (0x00000001)
#define GPIOE_APB_GPIOIEV_IEV1_RISING       (0x00000001)
#define GPIOE_APB_GPIOIEV_IEV2_RISING       (0x00000001)
#define GPIOE_APB_GPIOIEV_IEV3_RISING       (0x00000001)
#define GPIOE_APB_GPIOIEV_IEV4_RISING       (0x00000001)
#define GPIOE_APB_GPIOIEV_IEV5_RISING       (0x00000001)
#define GPIOE_APB_GPIOIEV_IEV6_RISING       (0x00000001)
#define GPIOE_APB_GPIOIEV_IEV7_RISING       (0x00000001)
//--------

//--------
#define GPIOE_AHB_GPIOIEV_R_IEV_MASK        (0x000000FF)
#define GPIOE_AHB_GPIOIEV_R_IEV_BIT         (0)
#define GPIOE_AHB_GPIOIEV_R_IEV0_FALLING    (0x00000000)
#define GPIOE_AHB_GPIOIEV_R_IEV1_FALLING    (0x00000000)
#define GPIOE_AHB_GPIOIEV_R_IEV2_FALLING    (0x00000000)
#define GPIOE_AHB_GPIOIEV_R_IEV3_FALLING    (0x00000000)
#define GPIOE_AHB_GPIOIEV_R_IEV4_FALLING    (0x00000000)
#define GPIOE_AHB_GPIOIEV_R_IEV5_FALLING    (0x00000000)
#define GPIOE_AHB_GPIOIEV_R_IEV6_FALLING    (0x00000000)
#define GPIOE_AHB_GPIOIEV_R_IEV7_FALLING    (0x00000000)
#define GPIOE_AHB_GPIOIEV_R_IEV0_RISING     (0x00000001)
#define GPIOE_AHB_GPIOIEV_R_IEV1_RISING     (0x00000002)
#define GPIOE_AHB_GPIOIEV_R_IEV2_RISING     (0x00000004)
#define GPIOE_AHB_GPIOIEV_R_IEV3_RISING     (0x00000008)
#define GPIOE_AHB_GPIOIEV_R_IEV4_RISING     (0x00000010)
#define GPIOE_AHB_GPIOIEV_R_IEV5_RISING     (0x00000020)
#define GPIOE_AHB_GPIOIEV_R_IEV6_RISING     (0x00000040)
#define GPIOE_AHB_GPIOIEV_R_IEV7_RISING     (0x00000080)

#define GPIOE_AHB_GPIOIEV_IEV_MASK          (0x00000001)
#define GPIOE_AHB_GPIOIEV_IEV0_FALLING      (0x00000000)
#define GPIOE_AHB_GPIOIEV_IEV1_FALLING      (0x00000000)
#define GPIOE_AHB_GPIOIEV_IEV2_FALLING      (0x00000000)
#define GPIOE_AHB_GPIOIEV_IEV3_FALLING      (0x00000000)
#define GPIOE_AHB_GPIOIEV_IEV4_FALLING      (0x00000000)
#define GPIOE_AHB_GPIOIEV_IEV5_FALLING      (0x00000000)
#define GPIOE_AHB_GPIOIEV_IEV6_FALLING      (0x00000000)
#define GPIOE_AHB_GPIOIEV_IEV7_FALLING      (0x00000000)
#define GPIOE_AHB_GPIOIEV_IEV0_RISING       (0x00000001)
#define GPIOE_AHB_GPIOIEV_IEV1_RISING       (0x00000001)
#define GPIOE_AHB_GPIOIEV_IEV2_RISING       (0x00000001)
#define GPIOE_AHB_GPIOIEV_IEV3_RISING       (0x00000001)
#define GPIOE_AHB_GPIOIEV_IEV4_RISING       (0x00000001)
#define GPIOE_AHB_GPIOIEV_IEV5_RISING       (0x00000001)
#define GPIOE_AHB_GPIOIEV_IEV6_RISING       (0x00000001)
#define GPIOE_AHB_GPIOIEV_IEV7_RISING       (0x00000001)
//--------

#define GPIOE_AHB_GPIOIEV_IEV0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIOIEV_OFFSET)*32)+(0*4))))
#define GPIOE_AHB_GPIOIEV_IEV1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIOIEV_OFFSET)*32)+(1*4))))
#define GPIOE_AHB_GPIOIEV_IEV2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIOIEV_OFFSET)*32)+(2*4))))
#define GPIOE_AHB_GPIOIEV_IEV3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIOIEV_OFFSET)*32)+(3*4))))
#define GPIOE_AHB_GPIOIEV_IEV4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIOIEV_OFFSET)*32)+(4*4))))
#define GPIOE_AHB_GPIOIEV_IEV5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIOIEV_OFFSET)*32)+(5*4))))
#define GPIOE_AHB_GPIOIEV_IEV6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIOIEV_OFFSET)*32)+(6*4))))
#define GPIOE_AHB_GPIOIEV_IEV7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIOIEV_OFFSET)*32)+(7*4))))

#define GPIOE_APB_GPIOIEV_IEV0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIOIEV_OFFSET)*32)+(0*4))))
#define GPIOE_APB_GPIOIEV_IEV1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIOIEV_OFFSET)*32)+(1*4))))
#define GPIOE_APB_GPIOIEV_IEV2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIOIEV_OFFSET)*32)+(2*4))))
#define GPIOE_APB_GPIOIEV_IEV3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIOIEV_OFFSET)*32)+(3*4))))
#define GPIOE_APB_GPIOIEV_IEV4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIOIEV_OFFSET)*32)+(4*4))))
#define GPIOE_APB_GPIOIEV_IEV5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIOIEV_OFFSET)*32)+(5*4))))
#define GPIOE_APB_GPIOIEV_IEV6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIOIEV_OFFSET)*32)+(6*4))))
#define GPIOE_APB_GPIOIEV_IEV7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIOIEV_OFFSET)*32)+(7*4))))

////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 4.6 GPIOIM ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOE_APB_GPIOIM            (((GPIOIM_TypeDef*)(GPIOE_APB_BASE+GPIO_APB_GPIOIM_OFFSET )))
#define GPIOE_APB_GPIOIM_R          (*((volatile uint32_t *)(GPIOE_APB_BASE+GPIO_APB_GPIOIM_OFFSET )))

#define GPIOE_AHB_GPIOIM            (((GPIOIM_TypeDef*)(GPIOE_AHB_BASE+GPIO_AHB_GPIOIM_OFFSET )))
#define GPIOE_AHB_GPIOIM_R          (*((volatile uint32_t *)(GPIOE_AHB_BASE+GPIO_AHB_GPIOIM_OFFSET )))


//--------
#define GPIOE_APB_GPIOIM_R_IME_MASK     (0x000000FF)
#define GPIOE_APB_GPIOIM_R_IME_BIT      (0)
#define GPIOE_APB_GPIOIM_R_IME0_DIS     (0x00000000)
#define GPIOE_APB_GPIOIM_R_IME1_DIS     (0x00000000)
#define GPIOE_APB_GPIOIM_R_IME2_DIS     (0x00000000)
#define GPIOE_APB_GPIOIM_R_IME3_DIS     (0x00000000)
#define GPIOE_APB_GPIOIM_R_IME4_DIS     (0x00000000)
#define GPIOE_APB_GPIOIM_R_IME5_DIS     (0x00000000)
#define GPIOE_APB_GPIOIM_R_IME6_DIS     (0x00000000)
#define GPIOE_APB_GPIOIM_R_IME7_DIS     (0x00000000)
#define GPIOE_APB_GPIOIM_R_IME0_EN      (0x00000001)
#define GPIOE_APB_GPIOIM_R_IME1_EN      (0x00000002)
#define GPIOE_APB_GPIOIM_R_IME2_EN      (0x00000004)
#define GPIOE_APB_GPIOIM_R_IME3_EN      (0x00000008)
#define GPIOE_APB_GPIOIM_R_IME4_EN      (0x00000010)
#define GPIOE_APB_GPIOIM_R_IME5_EN      (0x00000020)
#define GPIOE_APB_GPIOIM_R_IME6_EN      (0x00000040)
#define GPIOE_APB_GPIOIM_R_IME7_EN      (0x00000080)

#define GPIOE_APB_GPIOIM_IME_MASK       (0x00000001)
#define GPIOE_APB_GPIOIM_IME0_DIS       (0x00000000)
#define GPIOE_APB_GPIOIM_IME1_DIS       (0x00000000)
#define GPIOE_APB_GPIOIM_IME2_DIS       (0x00000000)
#define GPIOE_APB_GPIOIM_IME3_DIS       (0x00000000)
#define GPIOE_APB_GPIOIM_IME4_DIS       (0x00000000)
#define GPIOE_APB_GPIOIM_IME5_DIS       (0x00000000)
#define GPIOE_APB_GPIOIM_IME6_DIS       (0x00000000)
#define GPIOE_APB_GPIOIM_IME7_DIS       (0x00000000)
#define GPIOE_APB_GPIOIM_IME0_EN        (0x00000001)
#define GPIOE_APB_GPIOIM_IME1_EN        (0x00000001)
#define GPIOE_APB_GPIOIM_IME2_EN        (0x00000001)
#define GPIOE_APB_GPIOIM_IME3_EN        (0x00000001)
#define GPIOE_APB_GPIOIM_IME4_EN        (0x00000001)
#define GPIOE_APB_GPIOIM_IME5_EN        (0x00000001)
#define GPIOE_APB_GPIOIM_IME6_EN        (0x00000001)
#define GPIOE_APB_GPIOIM_IME7_EN        (0x00000001)
//--------

//--------
#define GPIOE_AHB_GPIOIM_R_IME_MASK     (0x000000FF)
#define GPIOE_AHB_GPIOIM_R_IME_BIT      (0)
#define GPIOE_AHB_GPIOIM_R_IME0_DIS     (0x00000000)
#define GPIOE_AHB_GPIOIM_R_IME1_DIS     (0x00000000)
#define GPIOE_AHB_GPIOIM_R_IME2_DIS     (0x00000000)
#define GPIOE_AHB_GPIOIM_R_IME3_DIS     (0x00000000)
#define GPIOE_AHB_GPIOIM_R_IME4_DIS     (0x00000000)
#define GPIOE_AHB_GPIOIM_R_IME5_DIS     (0x00000000)
#define GPIOE_AHB_GPIOIM_R_IME6_DIS     (0x00000000)
#define GPIOE_AHB_GPIOIM_R_IME7_DIS     (0x00000000)
#define GPIOE_AHB_GPIOIM_R_IME0_EN      (0x00000001)
#define GPIOE_AHB_GPIOIM_R_IME1_EN      (0x00000002)
#define GPIOE_AHB_GPIOIM_R_IME2_EN      (0x00000004)
#define GPIOE_AHB_GPIOIM_R_IME3_EN      (0x00000008)
#define GPIOE_AHB_GPIOIM_R_IME4_EN      (0x00000010)
#define GPIOE_AHB_GPIOIM_R_IME5_EN      (0x00000020)
#define GPIOE_AHB_GPIOIM_R_IME6_EN      (0x00000040)
#define GPIOE_AHB_GPIOIM_R_IME7_EN      (0x00000080)

#define GPIOE_AHB_GPIOIM_IME_MASK       (0x00000001)
#define GPIOE_AHB_GPIOIM_IME0_DIS       (0x00000000)
#define GPIOE_AHB_GPIOIM_IME1_DIS       (0x00000000)
#define GPIOE_AHB_GPIOIM_IME2_DIS       (0x00000000)
#define GPIOE_AHB_GPIOIM_IME3_DIS       (0x00000000)
#define GPIOE_AHB_GPIOIM_IME4_DIS       (0x00000000)
#define GPIOE_AHB_GPIOIM_IME5_DIS       (0x00000000)
#define GPIOE_AHB_GPIOIM_IME6_DIS       (0x00000000)
#define GPIOE_AHB_GPIOIM_IME7_DIS       (0x00000000)
#define GPIOE_AHB_GPIOIM_IME0_EN        (0x00000001)
#define GPIOE_AHB_GPIOIM_IME1_EN        (0x00000001)
#define GPIOE_AHB_GPIOIM_IME2_EN        (0x00000001)
#define GPIOE_AHB_GPIOIM_IME3_EN        (0x00000001)
#define GPIOE_AHB_GPIOIM_IME4_EN        (0x00000001)
#define GPIOE_AHB_GPIOIM_IME5_EN        (0x00000001)
#define GPIOE_AHB_GPIOIM_IME6_EN        (0x00000001)
#define GPIOE_AHB_GPIOIM_IME7_EN        (0x00000001)
//--------

#define GPIOE_AHB_GPIOIM_IME0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIOIM_OFFSET)*32)+(0*4))))
#define GPIOE_AHB_GPIOIM_IME1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIOIM_OFFSET)*32)+(1*4))))
#define GPIOE_AHB_GPIOIM_IME2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIOIM_OFFSET)*32)+(2*4))))
#define GPIOE_AHB_GPIOIM_IME3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIOIM_OFFSET)*32)+(3*4))))
#define GPIOE_AHB_GPIOIM_IME4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIOIM_OFFSET)*32)+(4*4))))
#define GPIOE_AHB_GPIOIM_IME5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIOIM_OFFSET)*32)+(5*4))))
#define GPIOE_AHB_GPIOIM_IME6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIOIM_OFFSET)*32)+(6*4))))
#define GPIOE_AHB_GPIOIM_IME7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIOIM_OFFSET)*32)+(7*4))))

#define GPIOE_APB_GPIOIM_IME0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIOIM_OFFSET)*32)+(0*4))))
#define GPIOE_APB_GPIOIM_IME1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIOIM_OFFSET)*32)+(1*4))))
#define GPIOE_APB_GPIOIM_IME2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIOIM_OFFSET)*32)+(2*4))))
#define GPIOE_APB_GPIOIM_IME3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIOIM_OFFSET)*32)+(3*4))))
#define GPIOE_APB_GPIOIM_IME4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIOIM_OFFSET)*32)+(4*4))))
#define GPIOE_APB_GPIOIM_IME5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIOIM_OFFSET)*32)+(5*4))))
#define GPIOE_APB_GPIOIM_IME6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIOIM_OFFSET)*32)+(6*4))))
#define GPIOE_APB_GPIOIM_IME7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIOIM_OFFSET)*32)+(7*4))))

////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 4.7 GPIORIS ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOE_APB_GPIORIS            (((GPIORIS_TypeDef*)(GPIOE_APB_BASE+GPIO_APB_GPIORIS_OFFSET )))
#define GPIOE_APB_GPIORIS_R          (*((volatile uint32_t *)(GPIOE_APB_BASE+GPIO_APB_GPIORIS_OFFSET )))

#define GPIOE_AHB_GPIORIS            (((GPIORIS_TypeDef*)(GPIOE_AHB_BASE+GPIO_AHB_GPIORIS_OFFSET )))
#define GPIOE_AHB_GPIORIS_R          (*((volatile uint32_t *)(GPIOE_AHB_BASE+GPIO_AHB_GPIORIS_OFFSET )))


//--------
#define GPIOE_APB_GPIORIS_R_RIS_MASK       (0x000000FF)
#define GPIOE_APB_GPIORIS_R_RIS_BIT        (0)
#define GPIOE_APB_GPIORIS_R_RIS0_NOACTIVE  (0x00000000)
#define GPIOE_APB_GPIORIS_R_RIS1_NOACTIVE  (0x00000000)
#define GPIOE_APB_GPIORIS_R_RIS2_NOACTIVE  (0x00000000)
#define GPIOE_APB_GPIORIS_R_RIS3_NOACTIVE  (0x00000000)
#define GPIOE_APB_GPIORIS_R_RIS4_NOACTIVE  (0x00000000)
#define GPIOE_APB_GPIORIS_R_RIS5_NOACTIVE  (0x00000000)
#define GPIOE_APB_GPIORIS_R_RIS6_NOACTIVE  (0x00000000)
#define GPIOE_APB_GPIORIS_R_RIS7_NOACTIVE  (0x00000000)
#define GPIOE_APB_GPIORIS_R_RIS0_ACTIVE    (0x00000001)
#define GPIOE_APB_GPIORIS_R_RIS1_ACTIVE    (0x00000002)
#define GPIOE_APB_GPIORIS_R_RIS2_ACTIVE    (0x00000004)
#define GPIOE_APB_GPIORIS_R_RIS3_ACTIVE    (0x00000008)
#define GPIOE_APB_GPIORIS_R_RIS4_ACTIVE    (0x00000010)
#define GPIOE_APB_GPIORIS_R_RIS5_ACTIVE    (0x00000020)
#define GPIOE_APB_GPIORIS_R_RIS6_ACTIVE    (0x00000040)
#define GPIOE_APB_GPIORIS_R_RIS7_ACTIVE    (0x00000080)

#define GPIOE_APB_GPIORIS_RIS_MASK         (0x00000001)
#define GPIOE_APB_GPIORIS_RIS0_NOACTIVE    (0x00000000)
#define GPIOE_APB_GPIORIS_RIS1_NOACTIVE    (0x00000000)
#define GPIOE_APB_GPIORIS_RIS2_NOACTIVE    (0x00000000)
#define GPIOE_APB_GPIORIS_RIS3_NOACTIVE    (0x00000000)
#define GPIOE_APB_GPIORIS_RIS4_NOACTIVE    (0x00000000)
#define GPIOE_APB_GPIORIS_RIS5_NOACTIVE    (0x00000000)
#define GPIOE_APB_GPIORIS_RIS6_NOACTIVE    (0x00000000)
#define GPIOE_APB_GPIORIS_RIS7_NOACTIVE    (0x00000000)
#define GPIOE_APB_GPIORIS_RIS0_ACTIVE      (0x00000001)
#define GPIOE_APB_GPIORIS_RIS1_ACTIVE      (0x00000001)
#define GPIOE_APB_GPIORIS_RIS2_ACTIVE      (0x00000001)
#define GPIOE_APB_GPIORIS_RIS3_ACTIVE      (0x00000001)
#define GPIOE_APB_GPIORIS_RIS4_ACTIVE      (0x00000001)
#define GPIOE_APB_GPIORIS_RIS5_ACTIVE      (0x00000001)
#define GPIOE_APB_GPIORIS_RIS6_ACTIVE      (0x00000001)
#define GPIOE_APB_GPIORIS_RIS7_ACTIVE      (0x00000001)
//--------

//--------
#define GPIOE_AHB_GPIORIS_R_RIS_MASK       (0x000000FF)
#define GPIOE_AHB_GPIORIS_R_RIS_BIT        (0)
#define GPIOE_AHB_GPIORIS_R_RIS0_NOACTIVE  (0x00000000)
#define GPIOE_AHB_GPIORIS_R_RIS1_NOACTIVE  (0x00000000)
#define GPIOE_AHB_GPIORIS_R_RIS2_NOACTIVE  (0x00000000)
#define GPIOE_AHB_GPIORIS_R_RIS3_NOACTIVE  (0x00000000)
#define GPIOE_AHB_GPIORIS_R_RIS4_NOACTIVE  (0x00000000)
#define GPIOE_AHB_GPIORIS_R_RIS5_NOACTIVE  (0x00000000)
#define GPIOE_AHB_GPIORIS_R_RIS6_NOACTIVE  (0x00000000)
#define GPIOE_AHB_GPIORIS_R_RIS7_NOACTIVE  (0x00000000)
#define GPIOE_AHB_GPIORIS_R_RIS0_ACTIVE    (0x00000001)
#define GPIOE_AHB_GPIORIS_R_RIS1_ACTIVE    (0x00000002)
#define GPIOE_AHB_GPIORIS_R_RIS2_ACTIVE    (0x00000004)
#define GPIOE_AHB_GPIORIS_R_RIS3_ACTIVE    (0x00000008)
#define GPIOE_AHB_GPIORIS_R_RIS4_ACTIVE    (0x00000010)
#define GPIOE_AHB_GPIORIS_R_RIS5_ACTIVE    (0x00000020)
#define GPIOE_AHB_GPIORIS_R_RIS6_ACTIVE    (0x00000040)
#define GPIOE_AHB_GPIORIS_R_RIS7_ACTIVE    (0x00000080)

#define GPIOE_AHB_GPIORIS_RIS_MASK         (0x00000001)
#define GPIOE_AHB_GPIORIS_RIS0_NOACTIVE    (0x00000000)
#define GPIOE_AHB_GPIORIS_RIS1_NOACTIVE    (0x00000000)
#define GPIOE_AHB_GPIORIS_RIS2_NOACTIVE    (0x00000000)
#define GPIOE_AHB_GPIORIS_RIS3_NOACTIVE    (0x00000000)
#define GPIOE_AHB_GPIORIS_RIS4_NOACTIVE    (0x00000000)
#define GPIOE_AHB_GPIORIS_RIS5_NOACTIVE    (0x00000000)
#define GPIOE_AHB_GPIORIS_RIS6_NOACTIVE    (0x00000000)
#define GPIOE_AHB_GPIORIS_RIS7_NOACTIVE    (0x00000000)
#define GPIOE_AHB_GPIORIS_RIS0_ACTIVE      (0x00000001)
#define GPIOE_AHB_GPIORIS_RIS1_ACTIVE      (0x00000001)
#define GPIOE_AHB_GPIORIS_RIS2_ACTIVE      (0x00000001)
#define GPIOE_AHB_GPIORIS_RIS3_ACTIVE      (0x00000001)
#define GPIOE_AHB_GPIORIS_RIS4_ACTIVE      (0x00000001)
#define GPIOE_AHB_GPIORIS_RIS5_ACTIVE      (0x00000001)
#define GPIOE_AHB_GPIORIS_RIS6_ACTIVE      (0x00000001)
#define GPIOE_AHB_GPIORIS_RIS7_ACTIVE      (0x00000001)
//--------

#define GPIOE_AHB_GPIORIS_RIS0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIORIS_OFFSET)*32)+(0*4))))
#define GPIOE_AHB_GPIORIS_RIS1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIORIS_OFFSET)*32)+(1*4))))
#define GPIOE_AHB_GPIORIS_RIS2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIORIS_OFFSET)*32)+(2*4))))
#define GPIOE_AHB_GPIORIS_RIS3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIORIS_OFFSET)*32)+(3*4))))
#define GPIOE_AHB_GPIORIS_RIS4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIORIS_OFFSET)*32)+(4*4))))
#define GPIOE_AHB_GPIORIS_RIS5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIORIS_OFFSET)*32)+(5*4))))
#define GPIOE_AHB_GPIORIS_RIS6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIORIS_OFFSET)*32)+(6*4))))
#define GPIOE_AHB_GPIORIS_RIS7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIORIS_OFFSET)*32)+(7*4))))

#define GPIOE_APB_GPIORIS_RIS0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIORIS_OFFSET)*32)+(0*4))))
#define GPIOE_APB_GPIORIS_RIS1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIORIS_OFFSET)*32)+(1*4))))
#define GPIOE_APB_GPIORIS_RIS2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIORIS_OFFSET)*32)+(2*4))))
#define GPIOE_APB_GPIORIS_RIS3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIORIS_OFFSET)*32)+(3*4))))
#define GPIOE_APB_GPIORIS_RIS4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIORIS_OFFSET)*32)+(4*4))))
#define GPIOE_APB_GPIORIS_RIS5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIORIS_OFFSET)*32)+(5*4))))
#define GPIOE_APB_GPIORIS_RIS6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIORIS_OFFSET)*32)+(6*4))))
#define GPIOE_APB_GPIORIS_RIS7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIORIS_OFFSET)*32)+(7*4))))

////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 4.8 GPIOMIS ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOE_APB_GPIOMIS            (((GPIOMIS_TypeDef*)(GPIOE_APB_BASE+GPIO_APB_GPIOMIS_OFFSET )))
#define GPIOE_APB_GPIOMIS_R          (*((volatile uint32_t *)(GPIOE_APB_BASE+GPIO_APB_GPIOMIS_OFFSET )))

#define GPIOE_AHB_GPIOMIS            (((GPIOMIS_TypeDef*)(GPIOE_AHB_BASE+GPIO_AHB_GPIOMIS_OFFSET )))
#define GPIOE_AHB_GPIOMIS_R          (*((volatile uint32_t *)(GPIOE_AHB_BASE+GPIO_AHB_GPIOMIS_OFFSET )))


//--------
#define GPIOE_APB_GPIOMIS_R_MIS_MASK        (0x000000FF)
#define GPIOE_APB_GPIOMIS_R_MIS_BIT         (0)
#define GPIOE_APB_GPIOMIS_R_MIS0_NOOCCUR    (0x00000000)
#define GPIOE_APB_GPIOMIS_R_MIS1_NOOCCUR    (0x00000000)
#define GPIOE_APB_GPIOMIS_R_MIS2_NOOCCUR    (0x00000000)
#define GPIOE_APB_GPIOMIS_R_MIS3_NOOCCUR    (0x00000000)
#define GPIOE_APB_GPIOMIS_R_MIS4_NOOCCUR    (0x00000000)
#define GPIOE_APB_GPIOMIS_R_MIS5_NOOCCUR    (0x00000000)
#define GPIOE_APB_GPIOMIS_R_MIS6_NOOCCUR    (0x00000000)
#define GPIOE_APB_GPIOMIS_R_MIS7_NOOCCUR    (0x00000000)
#define GPIOE_APB_GPIOMIS_R_MIS0_OCCUR      (0x00000001)
#define GPIOE_APB_GPIOMIS_R_MIS1_OCCUR      (0x00000002)
#define GPIOE_APB_GPIOMIS_R_MIS2_OCCUR      (0x00000004)
#define GPIOE_APB_GPIOMIS_R_MIS3_OCCUR      (0x00000008)
#define GPIOE_APB_GPIOMIS_R_MIS4_OCCUR      (0x00000010)
#define GPIOE_APB_GPIOMIS_R_MIS5_OCCUR      (0x00000020)
#define GPIOE_APB_GPIOMIS_R_MIS6_OCCUR      (0x00000040)
#define GPIOE_APB_GPIOMIS_R_MIS7_OCCUR      (0x00000080)

#define GPIOE_APB_GPIOMIS_MIS_MASK          (0x00000001)
#define GPIOE_APB_GPIOMIS_MIS0_NOOCCUR      (0x00000000)
#define GPIOE_APB_GPIOMIS_MIS1_NOOCCUR      (0x00000000)
#define GPIOE_APB_GPIOMIS_MIS2_NOOCCUR      (0x00000000)
#define GPIOE_APB_GPIOMIS_MIS3_NOOCCUR      (0x00000000)
#define GPIOE_APB_GPIOMIS_MIS4_NOOCCUR      (0x00000000)
#define GPIOE_APB_GPIOMIS_MIS5_NOOCCUR      (0x00000000)
#define GPIOE_APB_GPIOMIS_MIS6_NOOCCUR      (0x00000000)
#define GPIOE_APB_GPIOMIS_MIS7_NOOCCUR      (0x00000000)
#define GPIOE_APB_GPIOMIS_MIS0_OCCUR        (0x00000001)
#define GPIOE_APB_GPIOMIS_MIS1_OCCUR        (0x00000001)
#define GPIOE_APB_GPIOMIS_MIS2_OCCUR        (0x00000001)
#define GPIOE_APB_GPIOMIS_MIS3_OCCUR        (0x00000001)
#define GPIOE_APB_GPIOMIS_MIS4_OCCUR        (0x00000001)
#define GPIOE_APB_GPIOMIS_MIS5_OCCUR        (0x00000001)
#define GPIOE_APB_GPIOMIS_MIS6_OCCUR        (0x00000001)
#define GPIOE_APB_GPIOMIS_MIS7_OCCUR        (0x00000001)
//--------

//--------
#define GPIOE_AHB_GPIOMIS_R_MIS_MASK        (0x000000FF)
#define GPIOE_AHB_GPIOMIS_R_MIS_BIT         (0)
#define GPIOE_AHB_GPIOMIS_R_MIS0_NOOCCUR    (0x00000000)
#define GPIOE_AHB_GPIOMIS_R_MIS1_NOOCCUR    (0x00000000)
#define GPIOE_AHB_GPIOMIS_R_MIS2_NOOCCUR    (0x00000000)
#define GPIOE_AHB_GPIOMIS_R_MIS3_NOOCCUR    (0x00000000)
#define GPIOE_AHB_GPIOMIS_R_MIS4_NOOCCUR    (0x00000000)
#define GPIOE_AHB_GPIOMIS_R_MIS5_NOOCCUR    (0x00000000)
#define GPIOE_AHB_GPIOMIS_R_MIS6_NOOCCUR    (0x00000000)
#define GPIOE_AHB_GPIOMIS_R_MIS7_NOOCCUR    (0x00000000)
#define GPIOE_AHB_GPIOMIS_R_MIS0_OCCUR      (0x00000001)
#define GPIOE_AHB_GPIOMIS_R_MIS1_OCCUR      (0x00000002)
#define GPIOE_AHB_GPIOMIS_R_MIS2_OCCUR      (0x00000004)
#define GPIOE_AHB_GPIOMIS_R_MIS3_OCCUR      (0x00000008)
#define GPIOE_AHB_GPIOMIS_R_MIS4_OCCUR      (0x00000010)
#define GPIOE_AHB_GPIOMIS_R_MIS5_OCCUR      (0x00000020)
#define GPIOE_AHB_GPIOMIS_R_MIS6_OCCUR      (0x00000040)
#define GPIOE_AHB_GPIOMIS_R_MIS7_OCCUR      (0x00000080)

#define GPIOE_AHB_GPIOMIS_MIS_MASK          (0x00000001)
#define GPIOE_AHB_GPIOMIS_MIS0_NOOCCUR      (0x00000000)
#define GPIOE_AHB_GPIOMIS_MIS1_NOOCCUR      (0x00000000)
#define GPIOE_AHB_GPIOMIS_MIS2_NOOCCUR      (0x00000000)
#define GPIOE_AHB_GPIOMIS_MIS3_NOOCCUR      (0x00000000)
#define GPIOE_AHB_GPIOMIS_MIS4_NOOCCUR      (0x00000000)
#define GPIOE_AHB_GPIOMIS_MIS5_NOOCCUR      (0x00000000)
#define GPIOE_AHB_GPIOMIS_MIS6_NOOCCUR      (0x00000000)
#define GPIOE_AHB_GPIOMIS_MIS7_NOOCCUR      (0x00000000)
#define GPIOE_AHB_GPIOMIS_MIS0_OCCUR        (0x00000001)
#define GPIOE_AHB_GPIOMIS_MIS1_OCCUR        (0x00000001)
#define GPIOE_AHB_GPIOMIS_MIS2_OCCUR        (0x00000001)
#define GPIOE_AHB_GPIOMIS_MIS3_OCCUR        (0x00000001)
#define GPIOE_AHB_GPIOMIS_MIS4_OCCUR        (0x00000001)
#define GPIOE_AHB_GPIOMIS_MIS5_OCCUR        (0x00000001)
#define GPIOE_AHB_GPIOMIS_MIS6_OCCUR        (0x00000001)
#define GPIOE_AHB_GPIOMIS_MIS7_OCCUR        (0x00000001)
//--------

#define GPIOE_AHB_GPIOMIS_MIS0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIOMIS_OFFSET)*32)+(0*4))))
#define GPIOE_AHB_GPIOMIS_MIS1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIOMIS_OFFSET)*32)+(1*4))))
#define GPIOE_AHB_GPIOMIS_MIS2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIOMIS_OFFSET)*32)+(2*4))))
#define GPIOE_AHB_GPIOMIS_MIS3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIOMIS_OFFSET)*32)+(3*4))))
#define GPIOE_AHB_GPIOMIS_MIS4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIOMIS_OFFSET)*32)+(4*4))))
#define GPIOE_AHB_GPIOMIS_MIS5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIOMIS_OFFSET)*32)+(5*4))))
#define GPIOE_AHB_GPIOMIS_MIS6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIOMIS_OFFSET)*32)+(6*4))))
#define GPIOE_AHB_GPIOMIS_MIS7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIOMIS_OFFSET)*32)+(7*4))))

#define GPIOE_APB_GPIOMIS_MIS0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIOMIS_OFFSET)*32)+(0*4))))
#define GPIOE_APB_GPIOMIS_MIS1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIOMIS_OFFSET)*32)+(1*4))))
#define GPIOE_APB_GPIOMIS_MIS2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIOMIS_OFFSET)*32)+(2*4))))
#define GPIOE_APB_GPIOMIS_MIS3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIOMIS_OFFSET)*32)+(3*4))))
#define GPIOE_APB_GPIOMIS_MIS4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIOMIS_OFFSET)*32)+(4*4))))
#define GPIOE_APB_GPIOMIS_MIS5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIOMIS_OFFSET)*32)+(5*4))))
#define GPIOE_APB_GPIOMIS_MIS6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIOMIS_OFFSET)*32)+(6*4))))
#define GPIOE_APB_GPIOMIS_MIS7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIOMIS_OFFSET)*32)+(7*4))))


////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 4.9 GPIOICR ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOE_APB_GPIOICR            (((GPIOICR_TypeDef*)(GPIOE_APB_BASE+GPIO_APB_GPIOICR_OFFSET )))
#define GPIOE_APB_GPIOICR_R          (*((volatile uint32_t *)(GPIOE_APB_BASE+GPIO_APB_GPIOICR_OFFSET )))

#define GPIOE_AHB_GPIOICR            (((GPIOICR_TypeDef*)(GPIOE_AHB_BASE+GPIO_AHB_GPIOICR_OFFSET )))
#define GPIOE_AHB_GPIOICR_R          (*((volatile uint32_t *)(GPIOE_AHB_BASE+GPIO_AHB_GPIOICR_OFFSET )))


//--------
#define GPIOE_APB_GPIOICR_R_IC_MASK     (0x000000FF)
#define GPIOE_APB_GPIOICR_R_IC_BIT      (0)
#define GPIOE_APB_GPIOICR_R_IC0_CLEAR   (0x00000001)
#define GPIOE_APB_GPIOICR_R_IC1_CLEAR   (0x00000002)
#define GPIOE_APB_GPIOICR_R_IC2_CLEAR   (0x00000004)
#define GPIOE_APB_GPIOICR_R_IC3_CLEAR   (0x00000008)
#define GPIOE_APB_GPIOICR_R_IC4_CLEAR   (0x00000010)
#define GPIOE_APB_GPIOICR_R_IC5_CLEAR   (0x00000020)
#define GPIOE_APB_GPIOICR_R_IC6_CLEAR   (0x00000040)
#define GPIOE_APB_GPIOICR_R_IC7_CLEAR   (0x00000080)

#define GPIOE_APB_GPIOICR_IC_MASK       (0x00000001)
#define GPIOE_APB_GPIOICR_IC0_CLEAR     (0x00000001)
#define GPIOE_APB_GPIOICR_IC1_CLEAR     (0x00000001)
#define GPIOE_APB_GPIOICR_IC2_CLEAR     (0x00000001)
#define GPIOE_APB_GPIOICR_IC3_CLEAR     (0x00000001)
#define GPIOE_APB_GPIOICR_IC4_CLEAR     (0x00000001)
#define GPIOE_APB_GPIOICR_IC5_CLEAR     (0x00000001)
#define GPIOE_APB_GPIOICR_IC6_CLEAR     (0x00000001)
#define GPIOE_APB_GPIOICR_IC7_CLEAR     (0x00000001)
//--------

//--------
#define GPIOE_AHB_GPIOICR_R_IC_MASK     (0x000000FF)
#define GPIOE_AHB_GPIOICR_R_IC_BIT      (0)
#define GPIOE_AHB_GPIOICR_R_IC0_CLEAR   (0x00000001)
#define GPIOE_AHB_GPIOICR_R_IC1_CLEAR   (0x00000002)
#define GPIOE_AHB_GPIOICR_R_IC2_CLEAR   (0x00000004)
#define GPIOE_AHB_GPIOICR_R_IC3_CLEAR   (0x00000008)
#define GPIOE_AHB_GPIOICR_R_IC4_CLEAR   (0x00000010)
#define GPIOE_AHB_GPIOICR_R_IC5_CLEAR   (0x00000020)
#define GPIOE_AHB_GPIOICR_R_IC6_CLEAR   (0x00000040)
#define GPIOE_AHB_GPIOICR_R_IC7_CLEAR   (0x00000080)

#define GPIOE_AHB_GPIOICR_IC_MASK       (0x00000001)
#define GPIOE_AHB_GPIOICR_IC0_CLEAR     (0x00000001)
#define GPIOE_AHB_GPIOICR_IC1_CLEAR     (0x00000001)
#define GPIOE_AHB_GPIOICR_IC2_CLEAR     (0x00000001)
#define GPIOE_AHB_GPIOICR_IC3_CLEAR     (0x00000001)
#define GPIOE_AHB_GPIOICR_IC4_CLEAR     (0x00000001)
#define GPIOE_AHB_GPIOICR_IC5_CLEAR     (0x00000001)
#define GPIOE_AHB_GPIOICR_IC6_CLEAR     (0x00000001)
#define GPIOE_AHB_GPIOICR_IC7_CLEAR     (0x00000001)
//--------

#define GPIOE_AHB_GPIOICR_IC0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIOICR_OFFSET)*32)+(0*4))))
#define GPIOE_AHB_GPIOICR_IC1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIOICR_OFFSET)*32)+(1*4))))
#define GPIOE_AHB_GPIOICR_IC2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIOICR_OFFSET)*32)+(2*4))))
#define GPIOE_AHB_GPIOICR_IC3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIOICR_OFFSET)*32)+(3*4))))
#define GPIOE_AHB_GPIOICR_IC4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIOICR_OFFSET)*32)+(4*4))))
#define GPIOE_AHB_GPIOICR_IC5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIOICR_OFFSET)*32)+(5*4))))
#define GPIOE_AHB_GPIOICR_IC6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIOICR_OFFSET)*32)+(6*4))))
#define GPIOE_AHB_GPIOICR_IC7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIOICR_OFFSET)*32)+(7*4))))

#define GPIOE_APB_GPIOICR_IC0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIOICR_OFFSET)*32)+(0*4))))
#define GPIOE_APB_GPIOICR_IC1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIOICR_OFFSET)*32)+(1*4))))
#define GPIOE_APB_GPIOICR_IC2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIOICR_OFFSET)*32)+(2*4))))
#define GPIOE_APB_GPIOICR_IC3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIOICR_OFFSET)*32)+(3*4))))
#define GPIOE_APB_GPIOICR_IC4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIOICR_OFFSET)*32)+(4*4))))
#define GPIOE_APB_GPIOICR_IC5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIOICR_OFFSET)*32)+(5*4))))
#define GPIOE_APB_GPIOICR_IC6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIOICR_OFFSET)*32)+(6*4))))
#define GPIOE_APB_GPIOICR_IC7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIOICR_OFFSET)*32)+(7*4))))


////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 4.10 GPIOAFSEL ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOE_APB_GPIOAFSEL            (((GPIOAFSEL_TypeDef*)(GPIOE_APB_BASE+GPIO_APB_GPIOAFSEL_OFFSET )))
#define GPIOE_APB_GPIOAFSEL_R          (*((volatile uint32_t *)(GPIOE_APB_BASE+GPIO_APB_GPIOAFSEL_OFFSET )))

#define GPIOE_AHB_GPIOAFSEL            (((GPIOAFSEL_TypeDef*)(GPIOE_AHB_BASE+GPIO_AHB_GPIOAFSEL_OFFSET )))
#define GPIOE_AHB_GPIOAFSEL_R          (*((volatile uint32_t *)(GPIOE_AHB_BASE+GPIO_AHB_GPIOAFSEL_OFFSET )))


//--------
#define GPIOE_APB_GPIOAFSEL_R_AFSEL_MASK    (0x000000FF)
#define GPIOE_APB_GPIOAFSEL_R_AFSEL_BIT     (0)
#define GPIOE_APB_GPIOAFSEL_R_AFSEL0_GPIO   (0x00000000)
#define GPIOE_APB_GPIOAFSEL_R_AFSEL1_GPIO   (0x00000000)
#define GPIOE_APB_GPIOAFSEL_R_AFSEL2_GPIO   (0x00000000)
#define GPIOE_APB_GPIOAFSEL_R_AFSEL3_GPIO   (0x00000000)
#define GPIOE_APB_GPIOAFSEL_R_AFSEL4_GPIO   (0x00000000)
#define GPIOE_APB_GPIOAFSEL_R_AFSEL5_GPIO   (0x00000000)
#define GPIOE_APB_GPIOAFSEL_R_AFSEL6_GPIO   (0x00000000)
#define GPIOE_APB_GPIOAFSEL_R_AFSEL7_GPIO   (0x00000000)
#define GPIOE_APB_GPIOAFSEL_R_AFSEL0_ALT    (0x00000001)
#define GPIOE_APB_GPIOAFSEL_R_AFSEL1_ALT    (0x00000002)
#define GPIOE_APB_GPIOAFSEL_R_AFSEL2_ALT    (0x00000004)
#define GPIOE_APB_GPIOAFSEL_R_AFSEL3_ALT    (0x00000008)
#define GPIOE_APB_GPIOAFSEL_R_AFSEL4_ALT    (0x00000010)
#define GPIOE_APB_GPIOAFSEL_R_AFSEL5_ALT    (0x00000020)
#define GPIOE_APB_GPIOAFSEL_R_AFSEL6_ALT    (0x00000040)
#define GPIOE_APB_GPIOAFSEL_R_AFSEL7_ALT    (0x00000080)

#define GPIOE_APB_GPIOAFSEL_AFSEL_MASK      (0x00000001)
#define GPIOE_APB_GPIOAFSEL_AFSEL0_GPIO     (0x00000000)
#define GPIOE_APB_GPIOAFSEL_AFSEL1_GPIO     (0x00000000)
#define GPIOE_APB_GPIOAFSEL_AFSEL2_GPIO     (0x00000000)
#define GPIOE_APB_GPIOAFSEL_AFSEL3_GPIO     (0x00000000)
#define GPIOE_APB_GPIOAFSEL_AFSEL4_GPIO     (0x00000000)
#define GPIOE_APB_GPIOAFSEL_AFSEL5_GPIO     (0x00000000)
#define GPIOE_APB_GPIOAFSEL_AFSEL6_GPIO     (0x00000000)
#define GPIOE_APB_GPIOAFSEL_AFSEL7_GPIO     (0x00000000)
#define GPIOE_APB_GPIOAFSEL_AFSEL0_ALT      (0x00000001)
#define GPIOE_APB_GPIOAFSEL_AFSEL1_ALT      (0x00000001)
#define GPIOE_APB_GPIOAFSEL_AFSEL2_ALT      (0x00000001)
#define GPIOE_APB_GPIOAFSEL_AFSEL3_ALT      (0x00000001)
#define GPIOE_APB_GPIOAFSEL_AFSEL4_ALT      (0x00000001)
#define GPIOE_APB_GPIOAFSEL_AFSEL5_ALT      (0x00000001)
#define GPIOE_APB_GPIOAFSEL_AFSEL6_ALT      (0x00000001)
#define GPIOE_APB_GPIOAFSEL_AFSEL7_ALT      (0x00000001)
//--------

//--------
#define GPIOE_AHB_GPIOAFSEL_R_AFSEL_MASK    (0x000000FF)
#define GPIOE_AHB_GPIOAFSEL_R_AFSEL_BIT     (0)
#define GPIOE_AHB_GPIOAFSEL_R_AFSEL0_GPIO   (0x00000000)
#define GPIOE_AHB_GPIOAFSEL_R_AFSEL1_GPIO   (0x00000000)
#define GPIOE_AHB_GPIOAFSEL_R_AFSEL2_GPIO   (0x00000000)
#define GPIOE_AHB_GPIOAFSEL_R_AFSEL3_GPIO   (0x00000000)
#define GPIOE_AHB_GPIOAFSEL_R_AFSEL4_GPIO   (0x00000000)
#define GPIOE_AHB_GPIOAFSEL_R_AFSEL5_GPIO   (0x00000000)
#define GPIOE_AHB_GPIOAFSEL_R_AFSEL6_GPIO   (0x00000000)
#define GPIOE_AHB_GPIOAFSEL_R_AFSEL7_GPIO   (0x00000000)
#define GPIOE_AHB_GPIOAFSEL_R_AFSEL0_ALT    (0x00000001)
#define GPIOE_AHB_GPIOAFSEL_R_AFSEL1_ALT    (0x00000002)
#define GPIOE_AHB_GPIOAFSEL_R_AFSEL2_ALT    (0x00000004)
#define GPIOE_AHB_GPIOAFSEL_R_AFSEL3_ALT    (0x00000008)
#define GPIOE_AHB_GPIOAFSEL_R_AFSEL4_ALT    (0x00000010)
#define GPIOE_AHB_GPIOAFSEL_R_AFSEL5_ALT    (0x00000020)
#define GPIOE_AHB_GPIOAFSEL_R_AFSEL6_ALT    (0x00000040)
#define GPIOE_AHB_GPIOAFSEL_R_AFSEL7_ALT    (0x00000080)

#define GPIOE_AHB_GPIOAFSEL_AFSEL_MASK      (0x00000001)
#define GPIOE_AHB_GPIOAFSEL_AFSEL0_GPIO     (0x00000000)
#define GPIOE_AHB_GPIOAFSEL_AFSEL1_GPIO     (0x00000000)
#define GPIOE_AHB_GPIOAFSEL_AFSEL2_GPIO     (0x00000000)
#define GPIOE_AHB_GPIOAFSEL_AFSEL3_GPIO     (0x00000000)
#define GPIOE_AHB_GPIOAFSEL_AFSEL4_GPIO     (0x00000000)
#define GPIOE_AHB_GPIOAFSEL_AFSEL5_GPIO     (0x00000000)
#define GPIOE_AHB_GPIOAFSEL_AFSEL6_GPIO     (0x00000000)
#define GPIOE_AHB_GPIOAFSEL_AFSEL7_GPIO     (0x00000000)
#define GPIOE_AHB_GPIOAFSEL_AFSEL0_ALT      (0x00000001)
#define GPIOE_AHB_GPIOAFSEL_AFSEL1_ALT      (0x00000001)
#define GPIOE_AHB_GPIOAFSEL_AFSEL2_ALT      (0x00000001)
#define GPIOE_AHB_GPIOAFSEL_AFSEL3_ALT      (0x00000001)
#define GPIOE_AHB_GPIOAFSEL_AFSEL4_ALT      (0x00000001)
#define GPIOE_AHB_GPIOAFSEL_AFSEL5_ALT      (0x00000001)
#define GPIOE_AHB_GPIOAFSEL_AFSEL6_ALT      (0x00000001)
#define GPIOE_AHB_GPIOAFSEL_AFSEL7_ALT      (0x00000001)
//--------

#define GPIOE_AHB_GPIOAFSEL_AFSEL0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIOAFSEL_OFFSET)*32)+(0*4))))
#define GPIOE_AHB_GPIOAFSEL_AFSEL1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIOAFSEL_OFFSET)*32)+(1*4))))
#define GPIOE_AHB_GPIOAFSEL_AFSEL2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIOAFSEL_OFFSET)*32)+(2*4))))
#define GPIOE_AHB_GPIOAFSEL_AFSEL3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIOAFSEL_OFFSET)*32)+(3*4))))
#define GPIOE_AHB_GPIOAFSEL_AFSEL4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIOAFSEL_OFFSET)*32)+(4*4))))
#define GPIOE_AHB_GPIOAFSEL_AFSEL5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIOAFSEL_OFFSET)*32)+(5*4))))
#define GPIOE_AHB_GPIOAFSEL_AFSEL6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIOAFSEL_OFFSET)*32)+(6*4))))
#define GPIOE_AHB_GPIOAFSEL_AFSEL7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIOAFSEL_OFFSET)*32)+(7*4))))

#define GPIOE_APB_GPIOAFSEL_AFSEL0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIOAFSEL_OFFSET)*32)+(0*4))))
#define GPIOE_APB_GPIOAFSEL_AFSEL1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIOAFSEL_OFFSET)*32)+(1*4))))
#define GPIOE_APB_GPIOAFSEL_AFSEL2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIOAFSEL_OFFSET)*32)+(2*4))))
#define GPIOE_APB_GPIOAFSEL_AFSEL3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIOAFSEL_OFFSET)*32)+(3*4))))
#define GPIOE_APB_GPIOAFSEL_AFSEL4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIOAFSEL_OFFSET)*32)+(4*4))))
#define GPIOE_APB_GPIOAFSEL_AFSEL5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIOAFSEL_OFFSET)*32)+(5*4))))
#define GPIOE_APB_GPIOAFSEL_AFSEL6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIOAFSEL_OFFSET)*32)+(6*4))))
#define GPIOE_APB_GPIOAFSEL_AFSEL7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIOAFSEL_OFFSET)*32)+(7*4))))

////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 4.11 GPIODR2R ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOE_APB_GPIODR2R            (((GPIODR2R_TypeDef*)(GPIOE_APB_BASE+GPIO_APB_GPIODR2R_OFFSET )))
#define GPIOE_APB_GPIODR2R_R          (*((volatile uint32_t *)(GPIOE_APB_BASE+GPIO_APB_GPIODR2R_OFFSET )))

#define GPIOE_AHB_GPIODR2R            (((GPIODR2R_TypeDef*)(GPIOE_AHB_BASE+GPIO_AHB_GPIODR2R_OFFSET )))
#define GPIOE_AHB_GPIODR2R_R          (*((volatile uint32_t *)(GPIOE_AHB_BASE+GPIO_AHB_GPIODR2R_OFFSET )))


//--------
#define GPIOE_APB_GPIODR2R_R_DRV2_MASK   (0x000000FF)
#define GPIOE_APB_GPIODR2R_R_DRV2_BIT    (0)
#define GPIOE_APB_GPIODR2R_R_DRV20_DIS   (0x00000000)
#define GPIOE_APB_GPIODR2R_R_DRV21_DIS   (0x00000000)
#define GPIOE_APB_GPIODR2R_R_DRV22_DIS   (0x00000000)
#define GPIOE_APB_GPIODR2R_R_DRV23_DIS   (0x00000000)
#define GPIOE_APB_GPIODR2R_R_DRV24_DIS   (0x00000000)
#define GPIOE_APB_GPIODR2R_R_DRV25_DIS   (0x00000000)
#define GPIOE_APB_GPIODR2R_R_DRV26_DIS   (0x00000000)
#define GPIOE_APB_GPIODR2R_R_DRV27_DIS   (0x00000000)
#define GPIOE_APB_GPIODR2R_R_DRV20_EN    (0x00000001)
#define GPIOE_APB_GPIODR2R_R_DRV21_EN    (0x00000002)
#define GPIOE_APB_GPIODR2R_R_DRV22_EN    (0x00000004)
#define GPIOE_APB_GPIODR2R_R_DRV23_EN    (0x00000008)
#define GPIOE_APB_GPIODR2R_R_DRV24_EN    (0x00000010)
#define GPIOE_APB_GPIODR2R_R_DRV25_EN    (0x00000020)
#define GPIOE_APB_GPIODR2R_R_DRV26_EN    (0x00000040)
#define GPIOE_APB_GPIODR2R_R_DRV27_EN    (0x00000080)

#define GPIOE_APB_GPIODR2R_DRV2_MASK     (0x00000001)
#define GPIOE_APB_GPIODR2R_DRV20_DIS     (0x00000000)
#define GPIOE_APB_GPIODR2R_DRV21_DIS     (0x00000000)
#define GPIOE_APB_GPIODR2R_DRV22_DIS     (0x00000000)
#define GPIOE_APB_GPIODR2R_DRV23_DIS     (0x00000000)
#define GPIOE_APB_GPIODR2R_DRV24_DIS     (0x00000000)
#define GPIOE_APB_GPIODR2R_DRV25_DIS     (0x00000000)
#define GPIOE_APB_GPIODR2R_DRV26_DIS     (0x00000000)
#define GPIOE_APB_GPIODR2R_DRV27_DIS     (0x00000000)
#define GPIOE_APB_GPIODR2R_DRV20_EN      (0x00000001)
#define GPIOE_APB_GPIODR2R_DRV21_EN      (0x00000001)
#define GPIOE_APB_GPIODR2R_DRV22_EN      (0x00000001)
#define GPIOE_APB_GPIODR2R_DRV23_EN      (0x00000001)
#define GPIOE_APB_GPIODR2R_DRV24_EN      (0x00000001)
#define GPIOE_APB_GPIODR2R_DRV25_EN      (0x00000001)
#define GPIOE_APB_GPIODR2R_DRV26_EN      (0x00000001)
#define GPIOE_APB_GPIODR2R_DRV27_EN      (0x00000001)
//--------

//--------
#define GPIOE_AHB_GPIODR2R_R_DRV2_MASK   (0x000000FF)
#define GPIOE_AHB_GPIODR2R_R_DRV2_BIT    (0)
#define GPIOE_AHB_GPIODR2R_R_DRV20_DIS   (0x00000000)
#define GPIOE_AHB_GPIODR2R_R_DRV21_DIS   (0x00000000)
#define GPIOE_AHB_GPIODR2R_R_DRV22_DIS   (0x00000000)
#define GPIOE_AHB_GPIODR2R_R_DRV23_DIS   (0x00000000)
#define GPIOE_AHB_GPIODR2R_R_DRV24_DIS   (0x00000000)
#define GPIOE_AHB_GPIODR2R_R_DRV25_DIS   (0x00000000)
#define GPIOE_AHB_GPIODR2R_R_DRV26_DIS   (0x00000000)
#define GPIOE_AHB_GPIODR2R_R_DRV27_DIS   (0x00000000)
#define GPIOE_AHB_GPIODR2R_R_DRV20_EN    (0x00000001)
#define GPIOE_AHB_GPIODR2R_R_DRV21_EN    (0x00000002)
#define GPIOE_AHB_GPIODR2R_R_DRV22_EN    (0x00000004)
#define GPIOE_AHB_GPIODR2R_R_DRV23_EN    (0x00000008)
#define GPIOE_AHB_GPIODR2R_R_DRV24_EN    (0x00000010)
#define GPIOE_AHB_GPIODR2R_R_DRV25_EN    (0x00000020)
#define GPIOE_AHB_GPIODR2R_R_DRV26_EN    (0x00000040)
#define GPIOE_AHB_GPIODR2R_R_DRV27_EN    (0x00000080)

#define GPIOE_AHB_GPIODR2R_DRV2_MASK     (0x00000001)
#define GPIOE_AHB_GPIODR2R_DRV20_DIS     (0x00000000)
#define GPIOE_AHB_GPIODR2R_DRV21_DIS     (0x00000000)
#define GPIOE_AHB_GPIODR2R_DRV22_DIS     (0x00000000)
#define GPIOE_AHB_GPIODR2R_DRV23_DIS     (0x00000000)
#define GPIOE_AHB_GPIODR2R_DRV24_DIS     (0x00000000)
#define GPIOE_AHB_GPIODR2R_DRV25_DIS     (0x00000000)
#define GPIOE_AHB_GPIODR2R_DRV26_DIS     (0x00000000)
#define GPIOE_AHB_GPIODR2R_DRV27_DIS     (0x00000000)
#define GPIOE_AHB_GPIODR2R_DRV20_EN      (0x00000001)
#define GPIOE_AHB_GPIODR2R_DRV21_EN      (0x00000001)
#define GPIOE_AHB_GPIODR2R_DRV22_EN      (0x00000001)
#define GPIOE_AHB_GPIODR2R_DRV23_EN      (0x00000001)
#define GPIOE_AHB_GPIODR2R_DRV24_EN      (0x00000001)
#define GPIOE_AHB_GPIODR2R_DRV25_EN      (0x00000001)
#define GPIOE_AHB_GPIODR2R_DRV26_EN      (0x00000001)
#define GPIOE_AHB_GPIODR2R_DRV27_EN      (0x00000001)
//--------

#define GPIOE_AHB_GPIODR2R_DRV20_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIODR2R_OFFSET)*32)+(0*4))))
#define GPIOE_AHB_GPIODR2R_DRV21_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIODR2R_OFFSET)*32)+(1*4))))
#define GPIOE_AHB_GPIODR2R_DRV22_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIODR2R_OFFSET)*32)+(2*4))))
#define GPIOE_AHB_GPIODR2R_DRV23_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIODR2R_OFFSET)*32)+(3*4))))
#define GPIOE_AHB_GPIODR2R_DRV24_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIODR2R_OFFSET)*32)+(4*4))))
#define GPIOE_AHB_GPIODR2R_DRV25_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIODR2R_OFFSET)*32)+(5*4))))
#define GPIOE_AHB_GPIODR2R_DRV26_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIODR2R_OFFSET)*32)+(6*4))))
#define GPIOE_AHB_GPIODR2R_DRV27_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIODR2R_OFFSET)*32)+(7*4))))

#define GPIOE_APB_GPIODR2R_DRV20_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIODR2R_OFFSET)*32)+(0*4))))
#define GPIOE_APB_GPIODR2R_DRV21_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIODR2R_OFFSET)*32)+(1*4))))
#define GPIOE_APB_GPIODR2R_DRV22_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIODR2R_OFFSET)*32)+(2*4))))
#define GPIOE_APB_GPIODR2R_DRV23_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIODR2R_OFFSET)*32)+(3*4))))
#define GPIOE_APB_GPIODR2R_DRV24_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIODR2R_OFFSET)*32)+(4*4))))
#define GPIOE_APB_GPIODR2R_DRV25_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIODR2R_OFFSET)*32)+(5*4))))
#define GPIOE_APB_GPIODR2R_DRV26_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIODR2R_OFFSET)*32)+(6*4))))
#define GPIOE_APB_GPIODR2R_DRV27_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIODR2R_OFFSET)*32)+(7*4))))

////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 4.12 GPIODR4R ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOE_APB_GPIODR4R            (((GPIODR4R_TypeDef*)(GPIOE_APB_BASE+GPIO_APB_GPIODR4R_OFFSET )))
#define GPIOE_APB_GPIODR4R_R          (*((volatile uint32_t *)(GPIOE_APB_BASE+GPIO_APB_GPIODR4R_OFFSET )))

#define GPIOE_AHB_GPIODR4R            (((GPIODR4R_TypeDef*)(GPIOE_AHB_BASE+GPIO_AHB_GPIODR4R_OFFSET )))
#define GPIOE_AHB_GPIODR4R_R          (*((volatile uint32_t *)(GPIOE_AHB_BASE+GPIO_AHB_GPIODR4R_OFFSET )))

//--------
#define GPIOE_APB_GPIODR4R_R_DRV4_MASK      (0x000000FF)
#define GPIOE_APB_GPIODR4R_R_DRV4_BIT       (0)
#define GPIOE_APB_GPIODR4R_R_DRV40_DIS      (0x00000000)
#define GPIOE_APB_GPIODR4R_R_DRV41_DIS      (0x00000000)
#define GPIOE_APB_GPIODR4R_R_DRV42_DIS      (0x00000000)
#define GPIOE_APB_GPIODR4R_R_DRV43_DIS      (0x00000000)
#define GPIOE_APB_GPIODR4R_R_DRV44_DIS      (0x00000000)
#define GPIOE_APB_GPIODR4R_R_DRV45_DIS      (0x00000000)
#define GPIOE_APB_GPIODR4R_R_DRV46_DIS      (0x00000000)
#define GPIOE_APB_GPIODR4R_R_DRV47_DIS      (0x00000000)
#define GPIOE_APB_GPIODR4R_R_DRV40_EN       (0x00000001)
#define GPIOE_APB_GPIODR4R_R_DRV41_EN       (0x00000002)
#define GPIOE_APB_GPIODR4R_R_DRV42_EN       (0x00000004)
#define GPIOE_APB_GPIODR4R_R_DRV43_EN       (0x00000008)
#define GPIOE_APB_GPIODR4R_R_DRV44_EN       (0x00000010)
#define GPIOE_APB_GPIODR4R_R_DRV45_EN       (0x00000020)
#define GPIOE_APB_GPIODR4R_R_DRV46_EN       (0x00000040)
#define GPIOE_APB_GPIODR4R_R_DRV47_EN       (0x00000080)

#define GPIOE_APB_GPIODR4R_DRV4_MASK        (0x00000001)
#define GPIOE_APB_GPIODR4R_DRV40_DIS        (0x00000000)
#define GPIOE_APB_GPIODR4R_DRV41_DIS        (0x00000000)
#define GPIOE_APB_GPIODR4R_DRV42_DIS        (0x00000000)
#define GPIOE_APB_GPIODR4R_DRV43_DIS        (0x00000000)
#define GPIOE_APB_GPIODR4R_DRV44_DIS        (0x00000000)
#define GPIOE_APB_GPIODR4R_DRV45_DIS        (0x00000000)
#define GPIOE_APB_GPIODR4R_DRV46_DIS        (0x00000000)
#define GPIOE_APB_GPIODR4R_DRV47_DIS        (0x00000000)
#define GPIOE_APB_GPIODR4R_DRV40_EN         (0x00000001)
#define GPIOE_APB_GPIODR4R_DRV41_EN         (0x00000001)
#define GPIOE_APB_GPIODR4R_DRV42_EN         (0x00000001)
#define GPIOE_APB_GPIODR4R_DRV43_EN         (0x00000001)
#define GPIOE_APB_GPIODR4R_DRV44_EN         (0x00000001)
#define GPIOE_APB_GPIODR4R_DRV45_EN         (0x00000001)
#define GPIOE_APB_GPIODR4R_DRV46_EN         (0x00000001)
#define GPIOE_APB_GPIODR4R_DRV47_EN         (0x00000001)
//--------

//--------
#define GPIOE_AHB_GPIODR4R_R_DRV4_MASK      (0x000000FF)
#define GPIOE_AHB_GPIODR4R_R_DRV4_BIT       (0)
#define GPIOE_AHB_GPIODR4R_R_DRV40_DIS      (0x00000000)
#define GPIOE_AHB_GPIODR4R_R_DRV41_DIS      (0x00000000)
#define GPIOE_AHB_GPIODR4R_R_DRV42_DIS      (0x00000000)
#define GPIOE_AHB_GPIODR4R_R_DRV43_DIS      (0x00000000)
#define GPIOE_AHB_GPIODR4R_R_DRV44_DIS      (0x00000000)
#define GPIOE_AHB_GPIODR4R_R_DRV45_DIS      (0x00000000)
#define GPIOE_AHB_GPIODR4R_R_DRV46_DIS      (0x00000000)
#define GPIOE_AHB_GPIODR4R_R_DRV47_DIS      (0x00000000)
#define GPIOE_AHB_GPIODR4R_R_DRV40_EN       (0x00000001)
#define GPIOE_AHB_GPIODR4R_R_DRV41_EN       (0x00000002)
#define GPIOE_AHB_GPIODR4R_R_DRV42_EN       (0x00000004)
#define GPIOE_AHB_GPIODR4R_R_DRV43_EN       (0x00000008)
#define GPIOE_AHB_GPIODR4R_R_DRV44_EN       (0x00000010)
#define GPIOE_AHB_GPIODR4R_R_DRV45_EN       (0x00000020)
#define GPIOE_AHB_GPIODR4R_R_DRV46_EN       (0x00000040)
#define GPIOE_AHB_GPIODR4R_R_DRV47_EN       (0x00000080)

#define GPIOE_AHB_GPIODR4R_DRV4_MASK        (0x00000001)
#define GPIOE_AHB_GPIODR4R_DRV40_DIS        (0x00000000)
#define GPIOE_AHB_GPIODR4R_DRV41_DIS        (0x00000000)
#define GPIOE_AHB_GPIODR4R_DRV42_DIS        (0x00000000)
#define GPIOE_AHB_GPIODR4R_DRV43_DIS        (0x00000000)
#define GPIOE_AHB_GPIODR4R_DRV44_DIS        (0x00000000)
#define GPIOE_AHB_GPIODR4R_DRV45_DIS        (0x00000000)
#define GPIOE_AHB_GPIODR4R_DRV46_DIS        (0x00000000)
#define GPIOE_AHB_GPIODR4R_DRV47_DIS        (0x00000000)
#define GPIOE_AHB_GPIODR4R_DRV40_EN         (0x00000001)
#define GPIOE_AHB_GPIODR4R_DRV41_EN         (0x00000001)
#define GPIOE_AHB_GPIODR4R_DRV42_EN         (0x00000001)
#define GPIOE_AHB_GPIODR4R_DRV43_EN         (0x00000001)
#define GPIOE_AHB_GPIODR4R_DRV44_EN         (0x00000001)
#define GPIOE_AHB_GPIODR4R_DRV45_EN         (0x00000001)
#define GPIOE_AHB_GPIODR4R_DRV46_EN         (0x00000001)
#define GPIOE_AHB_GPIODR4R_DRV47_EN         (0x00000001)
//--------

#define GPIOE_AHB_GPIODR4R_DRV40_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIODR4R_OFFSET)*32)+(0*4))))
#define GPIOE_AHB_GPIODR4R_DRV41_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIODR4R_OFFSET)*32)+(1*4))))
#define GPIOE_AHB_GPIODR4R_DRV42_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIODR4R_OFFSET)*32)+(2*4))))
#define GPIOE_AHB_GPIODR4R_DRV43_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIODR4R_OFFSET)*32)+(3*4))))
#define GPIOE_AHB_GPIODR4R_DRV44_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIODR4R_OFFSET)*32)+(4*4))))
#define GPIOE_AHB_GPIODR4R_DRV45_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIODR4R_OFFSET)*32)+(5*4))))
#define GPIOE_AHB_GPIODR4R_DRV46_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIODR4R_OFFSET)*32)+(6*4))))
#define GPIOE_AHB_GPIODR4R_DRV47_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIODR4R_OFFSET)*32)+(7*4))))

#define GPIOE_APB_GPIODR4R_DRV40_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIODR4R_OFFSET)*32)+(0*4))))
#define GPIOE_APB_GPIODR4R_DRV41_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIODR4R_OFFSET)*32)+(1*4))))
#define GPIOE_APB_GPIODR4R_DRV42_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIODR4R_OFFSET)*32)+(2*4))))
#define GPIOE_APB_GPIODR4R_DRV43_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIODR4R_OFFSET)*32)+(3*4))))
#define GPIOE_APB_GPIODR4R_DRV44_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIODR4R_OFFSET)*32)+(4*4))))
#define GPIOE_APB_GPIODR4R_DRV45_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIODR4R_OFFSET)*32)+(5*4))))
#define GPIOE_APB_GPIODR4R_DRV46_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIODR4R_OFFSET)*32)+(6*4))))
#define GPIOE_APB_GPIODR4R_DRV47_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIODR4R_OFFSET)*32)+(7*4))))

////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 4.13 GPIODR8R ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOE_APB_GPIODR8R            (((GPIODR8R_TypeDef*)(GPIOE_APB_BASE+GPIO_APB_GPIODR8R_OFFSET )))
#define GPIOE_APB_GPIODR8R_R          (*((volatile uint32_t *)(GPIOE_APB_BASE+GPIO_APB_GPIODR8R_OFFSET )))

#define GPIOE_AHB_GPIODR8R            (((GPIODR8R_TypeDef*)(GPIOE_AHB_BASE+GPIO_AHB_GPIODR8R_OFFSET )))
#define GPIOE_AHB_GPIODR8R_R          (*((volatile uint32_t *)(GPIOE_AHB_BASE+GPIO_AHB_GPIODR8R_OFFSET )))

//--------
#define GPIOE_APB_GPIODR8R_R_DRV8_MASK    (0x000000FF)
#define GPIOE_APB_GPIODR8R_R_DRV8_BIT     (0)
#define GPIOE_APB_GPIODR8R_R_DRV80_DIS    (0x00000000)
#define GPIOE_APB_GPIODR8R_R_DRV81_DIS    (0x00000000)
#define GPIOE_APB_GPIODR8R_R_DRV82_DIS    (0x00000000)
#define GPIOE_APB_GPIODR8R_R_DRV83_DIS    (0x00000000)
#define GPIOE_APB_GPIODR8R_R_DRV84_DIS    (0x00000000)
#define GPIOE_APB_GPIODR8R_R_DRV85_DIS    (0x00000000)
#define GPIOE_APB_GPIODR8R_R_DRV86_DIS    (0x00000000)
#define GPIOE_APB_GPIODR8R_R_DRV87_DIS    (0x00000000)
#define GPIOE_APB_GPIODR8R_R_DRV80_EN     (0x00000001)
#define GPIOE_APB_GPIODR8R_R_DRV81_EN     (0x00000002)
#define GPIOE_APB_GPIODR8R_R_DRV82_EN     (0x00000004)
#define GPIOE_APB_GPIODR8R_R_DRV83_EN     (0x00000008)
#define GPIOE_APB_GPIODR8R_R_DRV84_EN     (0x00000010)
#define GPIOE_APB_GPIODR8R_R_DRV85_EN     (0x00000020)
#define GPIOE_APB_GPIODR8R_R_DRV86_EN     (0x00000040)
#define GPIOE_APB_GPIODR8R_R_DRV87_EN     (0x00000080)

#define GPIOE_APB_GPIODR8R_DRV8_MASK      (0x00000001)
#define GPIOE_APB_GPIODR8R_DRV80_DIS      (0x00000000)
#define GPIOE_APB_GPIODR8R_DRV81_DIS      (0x00000000)
#define GPIOE_APB_GPIODR8R_DRV82_DIS      (0x00000000)
#define GPIOE_APB_GPIODR8R_DRV83_DIS      (0x00000000)
#define GPIOE_APB_GPIODR8R_DRV84_DIS      (0x00000000)
#define GPIOE_APB_GPIODR8R_DRV85_DIS      (0x00000000)
#define GPIOE_APB_GPIODR8R_DRV86_DIS      (0x00000000)
#define GPIOE_APB_GPIODR8R_DRV87_DIS      (0x00000000)
#define GPIOE_APB_GPIODR8R_DRV80_EN       (0x00000001)
#define GPIOE_APB_GPIODR8R_DRV81_EN       (0x00000001)
#define GPIOE_APB_GPIODR8R_DRV82_EN       (0x00000001)
#define GPIOE_APB_GPIODR8R_DRV83_EN       (0x00000001)
#define GPIOE_APB_GPIODR8R_DRV84_EN       (0x00000001)
#define GPIOE_APB_GPIODR8R_DRV85_EN       (0x00000001)
#define GPIOE_APB_GPIODR8R_DRV86_EN       (0x00000001)
#define GPIOE_APB_GPIODR8R_DRV87_EN       (0x00000001)
//--------

//--------
#define GPIOE_AHB_GPIODR8R_R_DRV8_MASK    (0x000000FF)
#define GPIOE_AHB_GPIODR8R_R_DRV8_BIT     (0)
#define GPIOE_AHB_GPIODR8R_R_DRV80_DIS    (0x00000000)
#define GPIOE_AHB_GPIODR8R_R_DRV81_DIS    (0x00000000)
#define GPIOE_AHB_GPIODR8R_R_DRV82_DIS    (0x00000000)
#define GPIOE_AHB_GPIODR8R_R_DRV83_DIS    (0x00000000)
#define GPIOE_AHB_GPIODR8R_R_DRV84_DIS    (0x00000000)
#define GPIOE_AHB_GPIODR8R_R_DRV85_DIS    (0x00000000)
#define GPIOE_AHB_GPIODR8R_R_DRV86_DIS    (0x00000000)
#define GPIOE_AHB_GPIODR8R_R_DRV87_DIS    (0x00000000)
#define GPIOE_AHB_GPIODR8R_R_DRV80_EN     (0x00000001)
#define GPIOE_AHB_GPIODR8R_R_DRV81_EN     (0x00000002)
#define GPIOE_AHB_GPIODR8R_R_DRV82_EN     (0x00000004)
#define GPIOE_AHB_GPIODR8R_R_DRV83_EN     (0x00000008)
#define GPIOE_AHB_GPIODR8R_R_DRV84_EN     (0x00000010)
#define GPIOE_AHB_GPIODR8R_R_DRV85_EN     (0x00000020)
#define GPIOE_AHB_GPIODR8R_R_DRV86_EN     (0x00000040)
#define GPIOE_AHB_GPIODR8R_R_DRV87_EN     (0x00000080)

#define GPIOE_AHB_GPIODR8R_DRV8_MASK      (0x00000001)
#define GPIOE_AHB_GPIODR8R_DRV80_DIS      (0x00000000)
#define GPIOE_AHB_GPIODR8R_DRV81_DIS      (0x00000000)
#define GPIOE_AHB_GPIODR8R_DRV82_DIS      (0x00000000)
#define GPIOE_AHB_GPIODR8R_DRV83_DIS      (0x00000000)
#define GPIOE_AHB_GPIODR8R_DRV84_DIS      (0x00000000)
#define GPIOE_AHB_GPIODR8R_DRV85_DIS      (0x00000000)
#define GPIOE_AHB_GPIODR8R_DRV86_DIS      (0x00000000)
#define GPIOE_AHB_GPIODR8R_DRV87_DIS      (0x00000000)
#define GPIOE_AHB_GPIODR8R_DRV80_EN       (0x00000001)
#define GPIOE_AHB_GPIODR8R_DRV81_EN       (0x00000001)
#define GPIOE_AHB_GPIODR8R_DRV82_EN       (0x00000001)
#define GPIOE_AHB_GPIODR8R_DRV83_EN       (0x00000001)
#define GPIOE_AHB_GPIODR8R_DRV84_EN       (0x00000001)
#define GPIOE_AHB_GPIODR8R_DRV85_EN       (0x00000001)
#define GPIOE_AHB_GPIODR8R_DRV86_EN       (0x00000001)
#define GPIOE_AHB_GPIODR8R_DRV87_EN       (0x00000001)
//--------

#define GPIOE_AHB_GPIODR8R_DRV80_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIODR8R_OFFSET)*32)+(0*4))))
#define GPIOE_AHB_GPIODR8R_DRV81_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIODR8R_OFFSET)*32)+(1*4))))
#define GPIOE_AHB_GPIODR8R_DRV82_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIODR8R_OFFSET)*32)+(2*4))))
#define GPIOE_AHB_GPIODR8R_DRV83_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIODR8R_OFFSET)*32)+(3*4))))
#define GPIOE_AHB_GPIODR8R_DRV84_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIODR8R_OFFSET)*32)+(4*4))))
#define GPIOE_AHB_GPIODR8R_DRV85_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIODR8R_OFFSET)*32)+(5*4))))
#define GPIOE_AHB_GPIODR8R_DRV86_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIODR8R_OFFSET)*32)+(6*4))))
#define GPIOE_AHB_GPIODR8R_DRV87_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIODR8R_OFFSET)*32)+(7*4))))

#define GPIOE_APB_GPIODR8R_DRV80_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIODR8R_OFFSET)*32)+(0*4))))
#define GPIOE_APB_GPIODR8R_DRV81_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIODR8R_OFFSET)*32)+(1*4))))
#define GPIOE_APB_GPIODR8R_DRV82_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIODR8R_OFFSET)*32)+(2*4))))
#define GPIOE_APB_GPIODR8R_DRV83_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIODR8R_OFFSET)*32)+(3*4))))
#define GPIOE_APB_GPIODR8R_DRV84_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIODR8R_OFFSET)*32)+(4*4))))
#define GPIOE_APB_GPIODR8R_DRV85_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIODR8R_OFFSET)*32)+(5*4))))
#define GPIOE_APB_GPIODR8R_DRV86_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIODR8R_OFFSET)*32)+(6*4))))
#define GPIOE_APB_GPIODR8R_DRV87_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIODR8R_OFFSET)*32)+(7*4))))


////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 4.14 GPIOODR ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOE_APB_GPIOODR            (((GPIOODR_TypeDef*)(GPIOE_APB_BASE+GPIO_APB_GPIOODR_OFFSET )))
#define GPIOE_APB_GPIOODR_R          (*((volatile uint32_t *)(GPIOE_APB_BASE+GPIO_APB_GPIOODR_OFFSET )))

#define GPIOE_AHB_GPIOODR            (((GPIOODR_TypeDef*)(GPIOE_AHB_BASE+GPIO_AHB_GPIOODR_OFFSET )))
#define GPIOE_AHB_GPIOODR_R          (*((volatile uint32_t *)(GPIOE_AHB_BASE+GPIO_AHB_GPIOODR_OFFSET )))


//--------
#define GPIOE_APB_GPIOODR_R_ODE_MASK    (0x000000FF)
#define GPIOE_APB_GPIOODR_R_ODE_BIT     (0)
#define GPIOE_APB_GPIOODR_R_ODE0_PP     (0x00000000)
#define GPIOE_APB_GPIOODR_R_ODE1_PP     (0x00000000)
#define GPIOE_APB_GPIOODR_R_ODE2_PP     (0x00000000)
#define GPIOE_APB_GPIOODR_R_ODE3_PP     (0x00000000)
#define GPIOE_APB_GPIOODR_R_ODE4_PP     (0x00000000)
#define GPIOE_APB_GPIOODR_R_ODE5_PP     (0x00000000)
#define GPIOE_APB_GPIOODR_R_ODE6_PP     (0x00000000)
#define GPIOE_APB_GPIOODR_R_ODE7_PP     (0x00000000)
#define GPIOE_APB_GPIOODR_R_ODE0_OP     (0x00000001)
#define GPIOE_APB_GPIOODR_R_ODE1_OP     (0x00000002)
#define GPIOE_APB_GPIOODR_R_ODE2_OP     (0x00000004)
#define GPIOE_APB_GPIOODR_R_ODE3_OP     (0x00000008)
#define GPIOE_APB_GPIOODR_R_ODE4_OP     (0x00000010)
#define GPIOE_APB_GPIOODR_R_ODE5_OP     (0x00000020)
#define GPIOE_APB_GPIOODR_R_ODE6_OP     (0x00000040)
#define GPIOE_APB_GPIOODR_R_ODE7_OP     (0x00000080)

#define GPIOE_APB_GPIOODR_ODE_MASK      (0x00000001)
#define GPIOE_APB_GPIOODR_ODE0_PP       (0x00000000)
#define GPIOE_APB_GPIOODR_ODE1_PP       (0x00000000)
#define GPIOE_APB_GPIOODR_ODE2_PP       (0x00000000)
#define GPIOE_APB_GPIOODR_ODE3_PP       (0x00000000)
#define GPIOE_APB_GPIOODR_ODE4_PP       (0x00000000)
#define GPIOE_APB_GPIOODR_ODE5_PP       (0x00000000)
#define GPIOE_APB_GPIOODR_ODE6_PP       (0x00000000)
#define GPIOE_APB_GPIOODR_ODE7_PP       (0x00000000)
#define GPIOE_APB_GPIOODR_ODE0_OP       (0x00000001)
#define GPIOE_APB_GPIOODR_ODE1_OP       (0x00000001)
#define GPIOE_APB_GPIOODR_ODE2_OP       (0x00000001)
#define GPIOE_APB_GPIOODR_ODE3_OP       (0x00000001)
#define GPIOE_APB_GPIOODR_ODE4_OP       (0x00000001)
#define GPIOE_APB_GPIOODR_ODE5_OP       (0x00000001)
#define GPIOE_APB_GPIOODR_ODE6_OP       (0x00000001)
#define GPIOE_APB_GPIOODR_ODE7_OP       (0x00000001)
//--------

//--------
#define GPIOE_AHB_GPIOODR_R_ODE_MASK    (0x000000FF)
#define GPIOE_AHB_GPIOODR_R_ODE_BIT     (0)
#define GPIOE_AHB_GPIOODR_R_ODE0_PP     (0x00000000)
#define GPIOE_AHB_GPIOODR_R_ODE1_PP     (0x00000000)
#define GPIOE_AHB_GPIOODR_R_ODE2_PP     (0x00000000)
#define GPIOE_AHB_GPIOODR_R_ODE3_PP     (0x00000000)
#define GPIOE_AHB_GPIOODR_R_ODE4_PP     (0x00000000)
#define GPIOE_AHB_GPIOODR_R_ODE5_PP     (0x00000000)
#define GPIOE_AHB_GPIOODR_R_ODE6_PP     (0x00000000)
#define GPIOE_AHB_GPIOODR_R_ODE7_PP     (0x00000000)
#define GPIOE_AHB_GPIOODR_R_ODE0_OP     (0x00000001)
#define GPIOE_AHB_GPIOODR_R_ODE1_OP     (0x00000002)
#define GPIOE_AHB_GPIOODR_R_ODE2_OP     (0x00000004)
#define GPIOE_AHB_GPIOODR_R_ODE3_OP     (0x00000008)
#define GPIOE_AHB_GPIOODR_R_ODE4_OP     (0x00000010)
#define GPIOE_AHB_GPIOODR_R_ODE5_OP     (0x00000020)
#define GPIOE_AHB_GPIOODR_R_ODE6_OP     (0x00000040)
#define GPIOE_AHB_GPIOODR_R_ODE7_OP     (0x00000080)

#define GPIOE_AHB_GPIOODR_ODE_MASK      (0x00000001)
#define GPIOE_AHB_GPIOODR_ODE0_PP       (0x00000000)
#define GPIOE_AHB_GPIOODR_ODE1_PP       (0x00000000)
#define GPIOE_AHB_GPIOODR_ODE2_PP       (0x00000000)
#define GPIOE_AHB_GPIOODR_ODE3_PP       (0x00000000)
#define GPIOE_AHB_GPIOODR_ODE4_PP       (0x00000000)
#define GPIOE_AHB_GPIOODR_ODE5_PP       (0x00000000)
#define GPIOE_AHB_GPIOODR_ODE6_PP       (0x00000000)
#define GPIOE_AHB_GPIOODR_ODE7_PP       (0x00000000)
#define GPIOE_AHB_GPIOODR_ODE0_OP       (0x00000001)
#define GPIOE_AHB_GPIOODR_ODE1_OP       (0x00000001)
#define GPIOE_AHB_GPIOODR_ODE2_OP       (0x00000001)
#define GPIOE_AHB_GPIOODR_ODE3_OP       (0x00000001)
#define GPIOE_AHB_GPIOODR_ODE4_OP       (0x00000001)
#define GPIOE_AHB_GPIOODR_ODE5_OP       (0x00000001)
#define GPIOE_AHB_GPIOODR_ODE6_OP       (0x00000001)
#define GPIOE_AHB_GPIOODR_ODE7_OP       (0x00000001)
//--------

#define GPIOE_AHB_GPIOODR_ODE0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIOODR_OFFSET)*32)+(0*4))))
#define GPIOE_AHB_GPIOODR_ODE1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIOODR_OFFSET)*32)+(1*4))))
#define GPIOE_AHB_GPIOODR_ODE2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIOODR_OFFSET)*32)+(2*4))))
#define GPIOE_AHB_GPIOODR_ODE3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIOODR_OFFSET)*32)+(3*4))))
#define GPIOE_AHB_GPIOODR_ODE4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIOODR_OFFSET)*32)+(4*4))))
#define GPIOE_AHB_GPIOODR_ODE5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIOODR_OFFSET)*32)+(5*4))))
#define GPIOE_AHB_GPIOODR_ODE6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIOODR_OFFSET)*32)+(6*4))))
#define GPIOE_AHB_GPIOODR_ODE7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIOODR_OFFSET)*32)+(7*4))))

#define GPIOE_APB_GPIOODR_ODE0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIOODR_OFFSET)*32)+(0*4))))
#define GPIOE_APB_GPIOODR_ODE1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIOODR_OFFSET)*32)+(1*4))))
#define GPIOE_APB_GPIOODR_ODE2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIOODR_OFFSET)*32)+(2*4))))
#define GPIOE_APB_GPIOODR_ODE3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIOODR_OFFSET)*32)+(3*4))))
#define GPIOE_APB_GPIOODR_ODE4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIOODR_OFFSET)*32)+(4*4))))
#define GPIOE_APB_GPIOODR_ODE5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIOODR_OFFSET)*32)+(5*4))))
#define GPIOE_APB_GPIOODR_ODE6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIOODR_OFFSET)*32)+(6*4))))
#define GPIOE_APB_GPIOODR_ODE7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIOODR_OFFSET)*32)+(7*4))))

////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 4.15 GPIOPUR ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOE_APB_GPIOPUR            (((GPIOPUR_TypeDef*)(GPIOE_APB_BASE+GPIO_APB_GPIOPUR_OFFSET )))
#define GPIOE_APB_GPIOPUR_R          (*((volatile uint32_t *)(GPIOE_APB_BASE+GPIO_APB_GPIOPUR_OFFSET )))

#define GPIOE_AHB_GPIOPUR            (((GPIOPUR_TypeDef*)(GPIOE_AHB_BASE+GPIO_AHB_GPIOPUR_OFFSET )))
#define GPIOE_AHB_GPIOPUR_R          (*((volatile uint32_t *)(GPIOE_AHB_BASE+GPIO_AHB_GPIOPUR_OFFSET )))


//--------
#define GPIOE_APB_GPIOPUR_R_PUE_MASK    (0x000000FF)
#define GPIOE_APB_GPIOPUR_R_PUE_BIT     (0)
#define GPIOE_APB_GPIOPUR_R_PUE0_DIS    (0x00000000)
#define GPIOE_APB_GPIOPUR_R_PUE1_DIS    (0x00000000)
#define GPIOE_APB_GPIOPUR_R_PUE2_DIS    (0x00000000)
#define GPIOE_APB_GPIOPUR_R_PUE3_DIS    (0x00000000)
#define GPIOE_APB_GPIOPUR_R_PUE4_DIS    (0x00000000)
#define GPIOE_APB_GPIOPUR_R_PUE5_DIS    (0x00000000)
#define GPIOE_APB_GPIOPUR_R_PUE6_DIS    (0x00000000)
#define GPIOE_APB_GPIOPUR_R_PUE7_DIS    (0x00000000)
#define GPIOE_APB_GPIOPUR_R_PUE0_EN     (0x00000001)
#define GPIOE_APB_GPIOPUR_R_PUE1_EN     (0x00000002)
#define GPIOE_APB_GPIOPUR_R_PUE2_EN     (0x00000004)
#define GPIOE_APB_GPIOPUR_R_PUE3_EN     (0x00000008)
#define GPIOE_APB_GPIOPUR_R_PUE4_EN     (0x00000010)
#define GPIOE_APB_GPIOPUR_R_PUE5_EN     (0x00000020)
#define GPIOE_APB_GPIOPUR_R_PUE6_EN     (0x00000040)
#define GPIOE_APB_GPIOPUR_R_PUE7_EN     (0x00000080)

#define GPIOE_APB_GPIOPUR_PUE_MASK      (0x00000001)
#define GPIOE_APB_GPIOPUR_PUE0_DIS      (0x00000000)
#define GPIOE_APB_GPIOPUR_PUE1_DIS      (0x00000000)
#define GPIOE_APB_GPIOPUR_PUE2_DIS      (0x00000000)
#define GPIOE_APB_GPIOPUR_PUE3_DIS      (0x00000000)
#define GPIOE_APB_GPIOPUR_PUE4_DIS      (0x00000000)
#define GPIOE_APB_GPIOPUR_PUE5_DIS      (0x00000000)
#define GPIOE_APB_GPIOPUR_PUE6_DIS      (0x00000000)
#define GPIOE_APB_GPIOPUR_PUE7_DIS      (0x00000000)
#define GPIOE_APB_GPIOPUR_PUE0_EN       (0x00000001)
#define GPIOE_APB_GPIOPUR_PUE1_EN       (0x00000001)
#define GPIOE_APB_GPIOPUR_PUE2_EN       (0x00000001)
#define GPIOE_APB_GPIOPUR_PUE3_EN       (0x00000001)
#define GPIOE_APB_GPIOPUR_PUE4_EN       (0x00000001)
#define GPIOE_APB_GPIOPUR_PUE5_EN       (0x00000001)
#define GPIOE_APB_GPIOPUR_PUE6_EN       (0x00000001)
#define GPIOE_APB_GPIOPUR_PUE7_EN       (0x00000001)
//--------

//--------
#define GPIOE_AHB_GPIOPUR_R_PUE_MASK    (0x000000FF)
#define GPIOE_AHB_GPIOPUR_R_PUE_BIT     (0)
#define GPIOE_AHB_GPIOPUR_R_PUE0_DIS    (0x00000000)
#define GPIOE_AHB_GPIOPUR_R_PUE1_DIS    (0x00000000)
#define GPIOE_AHB_GPIOPUR_R_PUE2_DIS    (0x00000000)
#define GPIOE_AHB_GPIOPUR_R_PUE3_DIS    (0x00000000)
#define GPIOE_AHB_GPIOPUR_R_PUE4_DIS    (0x00000000)
#define GPIOE_AHB_GPIOPUR_R_PUE5_DIS    (0x00000000)
#define GPIOE_AHB_GPIOPUR_R_PUE6_DIS    (0x00000000)
#define GPIOE_AHB_GPIOPUR_R_PUE7_DIS    (0x00000000)
#define GPIOE_AHB_GPIOPUR_R_PUE0_EN     (0x00000001)
#define GPIOE_AHB_GPIOPUR_R_PUE1_EN     (0x00000002)
#define GPIOE_AHB_GPIOPUR_R_PUE2_EN     (0x00000004)
#define GPIOE_AHB_GPIOPUR_R_PUE3_EN     (0x00000008)
#define GPIOE_AHB_GPIOPUR_R_PUE4_EN     (0x00000010)
#define GPIOE_AHB_GPIOPUR_R_PUE5_EN     (0x00000020)
#define GPIOE_AHB_GPIOPUR_R_PUE6_EN     (0x00000040)
#define GPIOE_AHB_GPIOPUR_R_PUE7_EN     (0x00000080)

#define GPIOE_AHB_GPIOPUR_PUE_MASK      (0x00000001)
#define GPIOE_AHB_GPIOPUR_PUE0_DIS      (0x00000000)
#define GPIOE_AHB_GPIOPUR_PUE1_DIS      (0x00000000)
#define GPIOE_AHB_GPIOPUR_PUE2_DIS      (0x00000000)
#define GPIOE_AHB_GPIOPUR_PUE3_DIS      (0x00000000)
#define GPIOE_AHB_GPIOPUR_PUE4_DIS      (0x00000000)
#define GPIOE_AHB_GPIOPUR_PUE5_DIS      (0x00000000)
#define GPIOE_AHB_GPIOPUR_PUE6_DIS      (0x00000000)
#define GPIOE_AHB_GPIOPUR_PUE7_DIS      (0x00000000)
#define GPIOE_AHB_GPIOPUR_PUE0_EN       (0x00000001)
#define GPIOE_AHB_GPIOPUR_PUE1_EN       (0x00000001)
#define GPIOE_AHB_GPIOPUR_PUE2_EN       (0x00000001)
#define GPIOE_AHB_GPIOPUR_PUE3_EN       (0x00000001)
#define GPIOE_AHB_GPIOPUR_PUE4_EN       (0x00000001)
#define GPIOE_AHB_GPIOPUR_PUE5_EN       (0x00000001)
#define GPIOE_AHB_GPIOPUR_PUE6_EN       (0x00000001)
#define GPIOE_AHB_GPIOPUR_PUE7_EN       (0x00000001)
//--------

#define GPIOE_AHB_GPIOPUR_PUE0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIOPUR_OFFSET)*32)+(0*4))))
#define GPIOE_AHB_GPIOPUR_PUE1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIOPUR_OFFSET)*32)+(1*4))))
#define GPIOE_AHB_GPIOPUR_PUE2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIOPUR_OFFSET)*32)+(2*4))))
#define GPIOE_AHB_GPIOPUR_PUE3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIOPUR_OFFSET)*32)+(3*4))))
#define GPIOE_AHB_GPIOPUR_PUE4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIOPUR_OFFSET)*32)+(4*4))))
#define GPIOE_AHB_GPIOPUR_PUE5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIOPUR_OFFSET)*32)+(5*4))))
#define GPIOE_AHB_GPIOPUR_PUE6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIOPUR_OFFSET)*32)+(6*4))))
#define GPIOE_AHB_GPIOPUR_PUE7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIOPUR_OFFSET)*32)+(7*4))))

#define GPIOE_APB_GPIOPUR_PUE0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIOPUR_OFFSET)*32)+(0*4))))
#define GPIOE_APB_GPIOPUR_PUE1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIOPUR_OFFSET)*32)+(1*4))))
#define GPIOE_APB_GPIOPUR_PUE2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIOPUR_OFFSET)*32)+(2*4))))
#define GPIOE_APB_GPIOPUR_PUE3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIOPUR_OFFSET)*32)+(3*4))))
#define GPIOE_APB_GPIOPUR_PUE4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIOPUR_OFFSET)*32)+(4*4))))
#define GPIOE_APB_GPIOPUR_PUE5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIOPUR_OFFSET)*32)+(5*4))))
#define GPIOE_APB_GPIOPUR_PUE6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIOPUR_OFFSET)*32)+(6*4))))
#define GPIOE_APB_GPIOPUR_PUE7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIOPUR_OFFSET)*32)+(7*4))))

////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 4.16 GPIOPDR ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOE_APB_GPIOPDR            (((GPIOPDR_TypeDef*)(GPIOE_APB_BASE+GPIO_APB_GPIOPDR_OFFSET )))
#define GPIOE_APB_GPIOPDR_R          (*((volatile uint32_t *)(GPIOE_APB_BASE+GPIO_APB_GPIOPDR_OFFSET )))

#define GPIOE_AHB_GPIOPDR            (((GPIOPDR_TypeDef*)(GPIOE_AHB_BASE+GPIO_AHB_GPIOPDR_OFFSET )))
#define GPIOE_AHB_GPIOPDR_R          (*((volatile uint32_t *)(GPIOE_AHB_BASE+GPIO_AHB_GPIOPDR_OFFSET )))

//--------
#define GPIOE_APB_GPIOPDR_R_PDE_MASK    (0x000000FF)
#define GPIOE_APB_GPIOPDR_R_PDE_BIT     (0)
#define GPIOE_APB_GPIOPDR_R_PDE0_DIS    (0x00000000)
#define GPIOE_APB_GPIOPDR_R_PDE1_DIS    (0x00000000)
#define GPIOE_APB_GPIOPDR_R_PDE2_DIS    (0x00000000)
#define GPIOE_APB_GPIOPDR_R_PDE3_DIS    (0x00000000)
#define GPIOE_APB_GPIOPDR_R_PDE4_DIS    (0x00000000)
#define GPIOE_APB_GPIOPDR_R_PDE5_DIS    (0x00000000)
#define GPIOE_APB_GPIOPDR_R_PDE6_DIS    (0x00000000)
#define GPIOE_APB_GPIOPDR_R_PDE7_DIS    (0x00000000)
#define GPIOE_APB_GPIOPDR_R_PDE0_EN     (0x00000001)
#define GPIOE_APB_GPIOPDR_R_PDE1_EN     (0x00000002)
#define GPIOE_APB_GPIOPDR_R_PDE2_EN     (0x00000004)
#define GPIOE_APB_GPIOPDR_R_PDE3_EN     (0x00000008)
#define GPIOE_APB_GPIOPDR_R_PDE4_EN     (0x00000010)
#define GPIOE_APB_GPIOPDR_R_PDE5_EN     (0x00000020)
#define GPIOE_APB_GPIOPDR_R_PDE6_EN     (0x00000040)
#define GPIOE_APB_GPIOPDR_R_PDE7_EN     (0x00000080)

#define GPIOE_APB_GPIOPDR_PDE_MASK      (0x00000001)
#define GPIOE_APB_GPIOPDR_PDE0_DIS      (0x00000000)
#define GPIOE_APB_GPIOPDR_PDE1_DIS      (0x00000000)
#define GPIOE_APB_GPIOPDR_PDE2_DIS      (0x00000000)
#define GPIOE_APB_GPIOPDR_PDE3_DIS      (0x00000000)
#define GPIOE_APB_GPIOPDR_PDE4_DIS      (0x00000000)
#define GPIOE_APB_GPIOPDR_PDE5_DIS      (0x00000000)
#define GPIOE_APB_GPIOPDR_PDE6_DIS      (0x00000000)
#define GPIOE_APB_GPIOPDR_PDE7_DIS      (0x00000000)
#define GPIOE_APB_GPIOPDR_PDE0_EN       (0x00000001)
#define GPIOE_APB_GPIOPDR_PDE1_EN       (0x00000001)
#define GPIOE_APB_GPIOPDR_PDE2_EN       (0x00000001)
#define GPIOE_APB_GPIOPDR_PDE3_EN       (0x00000001)
#define GPIOE_APB_GPIOPDR_PDE4_EN       (0x00000001)
#define GPIOE_APB_GPIOPDR_PDE5_EN       (0x00000001)
#define GPIOE_APB_GPIOPDR_PDE6_EN       (0x00000001)
#define GPIOE_APB_GPIOPDR_PDE7_EN       (0x00000001)
//--------

//--------
#define GPIOE_AHB_GPIOPDR_R_PDE_MASK    (0x000000FF)
#define GPIOE_AHB_GPIOPDR_R_PDE_BIT     (0)
#define GPIOE_AHB_GPIOPDR_R_PDE0_DIS    (0x00000000)
#define GPIOE_AHB_GPIOPDR_R_PDE1_DIS    (0x00000000)
#define GPIOE_AHB_GPIOPDR_R_PDE2_DIS    (0x00000000)
#define GPIOE_AHB_GPIOPDR_R_PDE3_DIS    (0x00000000)
#define GPIOE_AHB_GPIOPDR_R_PDE4_DIS    (0x00000000)
#define GPIOE_AHB_GPIOPDR_R_PDE5_DIS    (0x00000000)
#define GPIOE_AHB_GPIOPDR_R_PDE6_DIS    (0x00000000)
#define GPIOE_AHB_GPIOPDR_R_PDE7_DIS    (0x00000000)
#define GPIOE_AHB_GPIOPDR_R_PDE0_EN     (0x00000001)
#define GPIOE_AHB_GPIOPDR_R_PDE1_EN     (0x00000002)
#define GPIOE_AHB_GPIOPDR_R_PDE2_EN     (0x00000004)
#define GPIOE_AHB_GPIOPDR_R_PDE3_EN     (0x00000008)
#define GPIOE_AHB_GPIOPDR_R_PDE4_EN     (0x00000010)
#define GPIOE_AHB_GPIOPDR_R_PDE5_EN     (0x00000020)
#define GPIOE_AHB_GPIOPDR_R_PDE6_EN     (0x00000040)
#define GPIOE_AHB_GPIOPDR_R_PDE7_EN     (0x00000080)

#define GPIOE_AHB_GPIOPDR_PDE_MASK      (0x00000001)
#define GPIOE_AHB_GPIOPDR_PDE0_DIS      (0x00000000)
#define GPIOE_AHB_GPIOPDR_PDE1_DIS      (0x00000000)
#define GPIOE_AHB_GPIOPDR_PDE2_DIS      (0x00000000)
#define GPIOE_AHB_GPIOPDR_PDE3_DIS      (0x00000000)
#define GPIOE_AHB_GPIOPDR_PDE4_DIS      (0x00000000)
#define GPIOE_AHB_GPIOPDR_PDE5_DIS      (0x00000000)
#define GPIOE_AHB_GPIOPDR_PDE6_DIS      (0x00000000)
#define GPIOE_AHB_GPIOPDR_PDE7_DIS      (0x00000000)
#define GPIOE_AHB_GPIOPDR_PDE0_EN       (0x00000001)
#define GPIOE_AHB_GPIOPDR_PDE1_EN       (0x00000001)
#define GPIOE_AHB_GPIOPDR_PDE2_EN       (0x00000001)
#define GPIOE_AHB_GPIOPDR_PDE3_EN       (0x00000001)
#define GPIOE_AHB_GPIOPDR_PDE4_EN       (0x00000001)
#define GPIOE_AHB_GPIOPDR_PDE5_EN       (0x00000001)
#define GPIOE_AHB_GPIOPDR_PDE6_EN       (0x00000001)
#define GPIOE_AHB_GPIOPDR_PDE7_EN       (0x00000001)
//--------

#define GPIOE_AHB_GPIOPDR_PDE0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIOPDR_OFFSET)*32)+(0*4))))
#define GPIOE_AHB_GPIOPDR_PDE1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIOPDR_OFFSET)*32)+(1*4))))
#define GPIOE_AHB_GPIOPDR_PDE2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIOPDR_OFFSET)*32)+(2*4))))
#define GPIOE_AHB_GPIOPDR_PDE3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIOPDR_OFFSET)*32)+(3*4))))
#define GPIOE_AHB_GPIOPDR_PDE4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIOPDR_OFFSET)*32)+(4*4))))
#define GPIOE_AHB_GPIOPDR_PDE5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIOPDR_OFFSET)*32)+(5*4))))
#define GPIOE_AHB_GPIOPDR_PDE6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIOPDR_OFFSET)*32)+(6*4))))
#define GPIOE_AHB_GPIOPDR_PDE7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIOPDR_OFFSET)*32)+(7*4))))

#define GPIOE_APB_GPIOPDR_PDE0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIOPDR_OFFSET)*32)+(0*4))))
#define GPIOE_APB_GPIOPDR_PDE1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIOPDR_OFFSET)*32)+(1*4))))
#define GPIOE_APB_GPIOPDR_PDE2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIOPDR_OFFSET)*32)+(2*4))))
#define GPIOE_APB_GPIOPDR_PDE3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIOPDR_OFFSET)*32)+(3*4))))
#define GPIOE_APB_GPIOPDR_PDE4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIOPDR_OFFSET)*32)+(4*4))))
#define GPIOE_APB_GPIOPDR_PDE5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIOPDR_OFFSET)*32)+(5*4))))
#define GPIOE_APB_GPIOPDR_PDE6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIOPDR_OFFSET)*32)+(6*4))))
#define GPIOE_APB_GPIOPDR_PDE7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIOPDR_OFFSET)*32)+(7*4))))

////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 4.17 GPIOSLR ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOE_APB_GPIOSLR            (((GPIOSLR_TypeDef*)(GPIOE_APB_BASE+GPIO_APB_GPIOSLR_OFFSET )))
#define GPIOE_APB_GPIOSLR_R          (*((volatile uint32_t *)(GPIOE_APB_BASE+GPIO_APB_GPIOSLR_OFFSET )))

#define GPIOE_AHB_GPIOSLR            (((GPIOSLR_TypeDef*)(GPIOE_AHB_BASE+GPIO_AHB_GPIOSLR_OFFSET )))
#define GPIOE_AHB_GPIOSLR_R          (*((volatile uint32_t *)(GPIOE_AHB_BASE+GPIO_AHB_GPIOSLR_OFFSET )))

//--------
#define GPIOE_APB_GPIOSLR_R_SRL_MASK    (0x000000FF)
#define GPIOE_APB_GPIOSLR_R_SRL_BIT     (0)
#define GPIOE_APB_GPIOSLR_R_SRL0_DIS    (0x00000000)
#define GPIOE_APB_GPIOSLR_R_SRL1_DIS    (0x00000000)
#define GPIOE_APB_GPIOSLR_R_SRL2_DIS    (0x00000000)
#define GPIOE_APB_GPIOSLR_R_SRL3_DIS    (0x00000000)
#define GPIOE_APB_GPIOSLR_R_SRL4_DIS    (0x00000000)
#define GPIOE_APB_GPIOSLR_R_SRL5_DIS    (0x00000000)
#define GPIOE_APB_GPIOSLR_R_SRL6_DIS    (0x00000000)
#define GPIOE_APB_GPIOSLR_R_SRL7_DIS    (0x00000000)
#define GPIOE_APB_GPIOSLR_R_SRL0_EN     (0x00000001)
#define GPIOE_APB_GPIOSLR_R_SRL1_EN     (0x00000002)
#define GPIOE_APB_GPIOSLR_R_SRL2_EN     (0x00000004)
#define GPIOE_APB_GPIOSLR_R_SRL3_EN     (0x00000008)
#define GPIOE_APB_GPIOSLR_R_SRL4_EN     (0x00000010)
#define GPIOE_APB_GPIOSLR_R_SRL5_EN     (0x00000020)
#define GPIOE_APB_GPIOSLR_R_SRL6_EN     (0x00000040)
#define GPIOE_APB_GPIOSLR_R_SRL7_EN     (0x00000080)

#define GPIOE_APB_GPIOSLR_SRL_MASK      (0x00000001)
#define GPIOE_APB_GPIOSLR_SRL0_DIS      (0x00000000)
#define GPIOE_APB_GPIOSLR_SRL1_DIS      (0x00000000)
#define GPIOE_APB_GPIOSLR_SRL2_DIS      (0x00000000)
#define GPIOE_APB_GPIOSLR_SRL3_DIS      (0x00000000)
#define GPIOE_APB_GPIOSLR_SRL4_DIS      (0x00000000)
#define GPIOE_APB_GPIOSLR_SRL5_DIS      (0x00000000)
#define GPIOE_APB_GPIOSLR_SRL6_DIS      (0x00000000)
#define GPIOE_APB_GPIOSLR_SRL7_DIS      (0x00000000)
#define GPIOE_APB_GPIOSLR_SRL0_EN       (0x00000001)
#define GPIOE_APB_GPIOSLR_SRL1_EN       (0x00000001)
#define GPIOE_APB_GPIOSLR_SRL2_EN       (0x00000001)
#define GPIOE_APB_GPIOSLR_SRL3_EN       (0x00000001)
#define GPIOE_APB_GPIOSLR_SRL4_EN       (0x00000001)
#define GPIOE_APB_GPIOSLR_SRL5_EN       (0x00000001)
#define GPIOE_APB_GPIOSLR_SRL6_EN       (0x00000001)
#define GPIOE_APB_GPIOSLR_SRL7_EN       (0x00000001)
//--------

//--------
#define GPIOE_AHB_GPIOSLR_R_SRL_MASK    (0x000000FF)
#define GPIOE_AHB_GPIOSLR_R_SRL_BIT     (0)
#define GPIOE_AHB_GPIOSLR_R_SRL0_DIS    (0x00000000)
#define GPIOE_AHB_GPIOSLR_R_SRL1_DIS    (0x00000000)
#define GPIOE_AHB_GPIOSLR_R_SRL2_DIS    (0x00000000)
#define GPIOE_AHB_GPIOSLR_R_SRL3_DIS    (0x00000000)
#define GPIOE_AHB_GPIOSLR_R_SRL4_DIS    (0x00000000)
#define GPIOE_AHB_GPIOSLR_R_SRL5_DIS    (0x00000000)
#define GPIOE_AHB_GPIOSLR_R_SRL6_DIS    (0x00000000)
#define GPIOE_AHB_GPIOSLR_R_SRL7_DIS    (0x00000000)
#define GPIOE_AHB_GPIOSLR_R_SRL0_EN     (0x00000001)
#define GPIOE_AHB_GPIOSLR_R_SRL1_EN     (0x00000002)
#define GPIOE_AHB_GPIOSLR_R_SRL2_EN     (0x00000004)
#define GPIOE_AHB_GPIOSLR_R_SRL3_EN     (0x00000008)
#define GPIOE_AHB_GPIOSLR_R_SRL4_EN     (0x00000010)
#define GPIOE_AHB_GPIOSLR_R_SRL5_EN     (0x00000020)
#define GPIOE_AHB_GPIOSLR_R_SRL6_EN     (0x00000040)
#define GPIOE_AHB_GPIOSLR_R_SRL7_EN     (0x00000080)

#define GPIOE_AHB_GPIOSLR_SRL_MASK      (0x00000001)
#define GPIOE_AHB_GPIOSLR_SRL0_DIS      (0x00000000)
#define GPIOE_AHB_GPIOSLR_SRL1_DIS      (0x00000000)
#define GPIOE_AHB_GPIOSLR_SRL2_DIS      (0x00000000)
#define GPIOE_AHB_GPIOSLR_SRL3_DIS      (0x00000000)
#define GPIOE_AHB_GPIOSLR_SRL4_DIS      (0x00000000)
#define GPIOE_AHB_GPIOSLR_SRL5_DIS      (0x00000000)
#define GPIOE_AHB_GPIOSLR_SRL6_DIS      (0x00000000)
#define GPIOE_AHB_GPIOSLR_SRL7_DIS      (0x00000000)
#define GPIOE_AHB_GPIOSLR_SRL0_EN       (0x00000001)
#define GPIOE_AHB_GPIOSLR_SRL1_EN       (0x00000001)
#define GPIOE_AHB_GPIOSLR_SRL2_EN       (0x00000001)
#define GPIOE_AHB_GPIOSLR_SRL3_EN       (0x00000001)
#define GPIOE_AHB_GPIOSLR_SRL4_EN       (0x00000001)
#define GPIOE_AHB_GPIOSLR_SRL5_EN       (0x00000001)
#define GPIOE_AHB_GPIOSLR_SRL6_EN       (0x00000001)
#define GPIOE_AHB_GPIOSLR_SRL7_EN       (0x00000001)
//--------

#define GPIOE_AHB_GPIOSLR_SRL0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIOSLR_OFFSET)*32)+(0*4))))
#define GPIOE_AHB_GPIOSLR_SRL1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIOSLR_OFFSET)*32)+(1*4))))
#define GPIOE_AHB_GPIOSLR_SRL2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIOSLR_OFFSET)*32)+(2*4))))
#define GPIOE_AHB_GPIOSLR_SRL3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIOSLR_OFFSET)*32)+(3*4))))
#define GPIOE_AHB_GPIOSLR_SRL4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIOSLR_OFFSET)*32)+(4*4))))
#define GPIOE_AHB_GPIOSLR_SRL5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIOSLR_OFFSET)*32)+(5*4))))
#define GPIOE_AHB_GPIOSLR_SRL6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIOSLR_OFFSET)*32)+(6*4))))
#define GPIOE_AHB_GPIOSLR_SRL7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIOSLR_OFFSET)*32)+(7*4))))

#define GPIOE_APB_GPIOSLR_SRL0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIOSLR_OFFSET)*32)+(0*4))))
#define GPIOE_APB_GPIOSLR_SRL1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIOSLR_OFFSET)*32)+(1*4))))
#define GPIOE_APB_GPIOSLR_SRL2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIOSLR_OFFSET)*32)+(2*4))))
#define GPIOE_APB_GPIOSLR_SRL3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIOSLR_OFFSET)*32)+(3*4))))
#define GPIOE_APB_GPIOSLR_SRL4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIOSLR_OFFSET)*32)+(4*4))))
#define GPIOE_APB_GPIOSLR_SRL5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIOSLR_OFFSET)*32)+(5*4))))
#define GPIOE_APB_GPIOSLR_SRL6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIOSLR_OFFSET)*32)+(6*4))))
#define GPIOE_APB_GPIOSLR_SRL7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIOSLR_OFFSET)*32)+(7*4))))

////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 4.18 GPIODEN ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOE_APB_GPIODEN            (((GPIODEN_TypeDef*)(GPIOE_APB_BASE+GPIO_APB_GPIODEN_OFFSET )))
#define GPIOE_APB_GPIODEN_R          (*((volatile uint32_t *)(GPIOE_APB_BASE+GPIO_APB_GPIODEN_OFFSET )))

#define GPIOE_AHB_GPIODEN            (((GPIODEN_TypeDef*)(GPIOE_AHB_BASE+GPIO_AHB_GPIODEN_OFFSET )))
#define GPIOE_AHB_GPIODEN_R          (*((volatile uint32_t *)(GPIOE_AHB_BASE+GPIO_AHB_GPIODEN_OFFSET )))


//--------
#define GPIOE_APB_GPIODEN_R_DEN_MASK    (0x000000FF)
#define GPIOE_APB_GPIODEN_R_DEN_BIT     (0)
#define GPIOE_APB_GPIODEN_R_DEN0_DIS    (0x00000000)
#define GPIOE_APB_GPIODEN_R_DEN1_DIS    (0x00000000)
#define GPIOE_APB_GPIODEN_R_DEN2_DIS    (0x00000000)
#define GPIOE_APB_GPIODEN_R_DEN3_DIS    (0x00000000)
#define GPIOE_APB_GPIODEN_R_DEN4_DIS    (0x00000000)
#define GPIOE_APB_GPIODEN_R_DEN5_DIS    (0x00000000)
#define GPIOE_APB_GPIODEN_R_DEN6_DIS    (0x00000000)
#define GPIOE_APB_GPIODEN_R_DEN7_DIS    (0x00000000)
#define GPIOE_APB_GPIODEN_R_DEN0_EN     (0x00000001)
#define GPIOE_APB_GPIODEN_R_DEN1_EN     (0x00000002)
#define GPIOE_APB_GPIODEN_R_DEN2_EN     (0x00000004)
#define GPIOE_APB_GPIODEN_R_DEN3_EN     (0x00000008)
#define GPIOE_APB_GPIODEN_R_DEN4_EN     (0x00000010)
#define GPIOE_APB_GPIODEN_R_DEN5_EN     (0x00000020)
#define GPIOE_APB_GPIODEN_R_DEN6_EN     (0x00000040)
#define GPIOE_APB_GPIODEN_R_DEN7_EN     (0x00000080)

#define GPIOE_APB_GPIODEN_DEN_MASK      (0x00000001)
#define GPIOE_APB_GPIODEN_DEN0_DIS      (0x00000000)
#define GPIOE_APB_GPIODEN_DEN1_DIS      (0x00000000)
#define GPIOE_APB_GPIODEN_DEN2_DIS      (0x00000000)
#define GPIOE_APB_GPIODEN_DEN3_DIS      (0x00000000)
#define GPIOE_APB_GPIODEN_DEN4_DIS      (0x00000000)
#define GPIOE_APB_GPIODEN_DEN5_DIS      (0x00000000)
#define GPIOE_APB_GPIODEN_DEN6_DIS      (0x00000000)
#define GPIOE_APB_GPIODEN_DEN7_DIS      (0x00000000)
#define GPIOE_APB_GPIODEN_DEN0_EN       (0x00000001)
#define GPIOE_APB_GPIODEN_DEN1_EN       (0x00000001)
#define GPIOE_APB_GPIODEN_DEN2_EN       (0x00000001)
#define GPIOE_APB_GPIODEN_DEN3_EN       (0x00000001)
#define GPIOE_APB_GPIODEN_DEN4_EN       (0x00000001)
#define GPIOE_APB_GPIODEN_DEN5_EN       (0x00000001)
#define GPIOE_APB_GPIODEN_DEN6_EN       (0x00000001)
#define GPIOE_APB_GPIODEN_DEN7_EN       (0x00000001)
//--------

//--------
#define GPIOE_AHB_GPIODEN_R_DEN_MASK    (0x000000FF)
#define GPIOE_AHB_GPIODEN_R_DEN_BIT     (0)
#define GPIOE_AHB_GPIODEN_R_DEN0_DIS    (0x00000000)
#define GPIOE_AHB_GPIODEN_R_DEN1_DIS    (0x00000000)
#define GPIOE_AHB_GPIODEN_R_DEN2_DIS    (0x00000000)
#define GPIOE_AHB_GPIODEN_R_DEN3_DIS    (0x00000000)
#define GPIOE_AHB_GPIODEN_R_DEN4_DIS    (0x00000000)
#define GPIOE_AHB_GPIODEN_R_DEN5_DIS    (0x00000000)
#define GPIOE_AHB_GPIODEN_R_DEN6_DIS    (0x00000000)
#define GPIOE_AHB_GPIODEN_R_DEN7_DIS    (0x00000000)
#define GPIOE_AHB_GPIODEN_R_DEN0_EN     (0x00000001)
#define GPIOE_AHB_GPIODEN_R_DEN1_EN     (0x00000002)
#define GPIOE_AHB_GPIODEN_R_DEN2_EN     (0x00000004)
#define GPIOE_AHB_GPIODEN_R_DEN3_EN     (0x00000008)
#define GPIOE_AHB_GPIODEN_R_DEN4_EN     (0x00000010)
#define GPIOE_AHB_GPIODEN_R_DEN5_EN     (0x00000020)
#define GPIOE_AHB_GPIODEN_R_DEN6_EN     (0x00000040)
#define GPIOE_AHB_GPIODEN_R_DEN7_EN     (0x00000080)

#define GPIOE_AHB_GPIODEN_DEN_MASK      (0x00000001)
#define GPIOE_AHB_GPIODEN_DEN0_DIS      (0x00000000)
#define GPIOE_AHB_GPIODEN_DEN1_DIS      (0x00000000)
#define GPIOE_AHB_GPIODEN_DEN2_DIS      (0x00000000)
#define GPIOE_AHB_GPIODEN_DEN3_DIS      (0x00000000)
#define GPIOE_AHB_GPIODEN_DEN4_DIS      (0x00000000)
#define GPIOE_AHB_GPIODEN_DEN5_DIS      (0x00000000)
#define GPIOE_AHB_GPIODEN_DEN6_DIS      (0x00000000)
#define GPIOE_AHB_GPIODEN_DEN7_DIS      (0x00000000)
#define GPIOE_AHB_GPIODEN_DEN0_EN       (0x00000001)
#define GPIOE_AHB_GPIODEN_DEN1_EN       (0x00000001)
#define GPIOE_AHB_GPIODEN_DEN2_EN       (0x00000001)
#define GPIOE_AHB_GPIODEN_DEN3_EN       (0x00000001)
#define GPIOE_AHB_GPIODEN_DEN4_EN       (0x00000001)
#define GPIOE_AHB_GPIODEN_DEN5_EN       (0x00000001)
#define GPIOE_AHB_GPIODEN_DEN6_EN       (0x00000001)
#define GPIOE_AHB_GPIODEN_DEN7_EN       (0x00000001)
//--------

#define GPIOE_AHB_GPIODEN_DEN0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIODEN_OFFSET)*32)+(0*4))))
#define GPIOE_AHB_GPIODEN_DEN1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIODEN_OFFSET)*32)+(1*4))))
#define GPIOE_AHB_GPIODEN_DEN2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIODEN_OFFSET)*32)+(2*4))))
#define GPIOE_AHB_GPIODEN_DEN3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIODEN_OFFSET)*32)+(3*4))))
#define GPIOE_AHB_GPIODEN_DEN4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIODEN_OFFSET)*32)+(4*4))))
#define GPIOE_AHB_GPIODEN_DEN5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIODEN_OFFSET)*32)+(5*4))))
#define GPIOE_AHB_GPIODEN_DEN6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIODEN_OFFSET)*32)+(6*4))))
#define GPIOE_AHB_GPIODEN_DEN7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIODEN_OFFSET)*32)+(7*4))))

#define GPIOE_APB_GPIODEN_DEN0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIODEN_OFFSET)*32)+(0*4))))
#define GPIOE_APB_GPIODEN_DEN1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIODEN_OFFSET)*32)+(1*4))))
#define GPIOE_APB_GPIODEN_DEN2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIODEN_OFFSET)*32)+(2*4))))
#define GPIOE_APB_GPIODEN_DEN3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIODEN_OFFSET)*32)+(3*4))))
#define GPIOE_APB_GPIODEN_DEN4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIODEN_OFFSET)*32)+(4*4))))
#define GPIOE_APB_GPIODEN_DEN5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIODEN_OFFSET)*32)+(5*4))))
#define GPIOE_APB_GPIODEN_DEN6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIODEN_OFFSET)*32)+(6*4))))
#define GPIOE_APB_GPIODEN_DEN7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIODEN_OFFSET)*32)+(7*4))))

////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 4.19 GPIOLOCK ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOE_APB_GPIOLOCK            (((GPIOLOCK_TypeDef*)(GPIOE_APB_BASE+GPIO_APB_GPIOLOCK_OFFSET )))
#define GPIOE_APB_GPIOLOCK_R          (*((volatile uint32_t *)(GPIOE_APB_BASE+GPIO_APB_GPIOLOCK_OFFSET )))

#define GPIOE_AHB_GPIOLOCK            (((GPIOLOCK_TypeDef*)(GPIOE_AHB_BASE+GPIO_AHB_GPIOLOCK_OFFSET )))
#define GPIOE_AHB_GPIOLOCK_R          (*((volatile uint32_t *)(GPIOE_AHB_BASE+GPIO_AHB_GPIOLOCK_OFFSET )))

//--------
#define GPIOE_APB_GPIOLOCK_R_LOCK_MASK     (0xFFFFFFFF)
#define GPIOE_APB_GPIOLOCK_R_LOCK_BIT      (0)
#define GPIOE_APB_GPIOLOCK_R_LOCK_KEY      (0x4C4F434B)
#define GPIOE_APB_GPIOLOCK_R_LOCK_UNLOCK   (0x00000000)
#define GPIOE_APB_GPIOLOCK_R_LOCK_LOCK     (0x00000001)

#define GPIOE_APB_GPIOLOCK_LOCK_MASK       (0xFFFFFFFF)
#define GPIOE_APB_GPIOLOCK_LOCK_KEY        (0x4C4F434B)
#define GPIOE_APB_GPIOLOCK_LOCK_UNLOCK     (0x00000000)
#define GPIOE_APB_GPIOLOCK_LOCK_LOCK       (0x00000001)
//--------

//--------
#define GPIOE_AHB_GPIOLOCK_R_LOCK_MASK     (0xFFFFFFFF)
#define GPIOE_AHB_GPIOLOCK_R_LOCK_BIT      (0)
#define GPIOE_AHB_GPIOLOCK_R_LOCK_KEY      (0x4C4F434B)
#define GPIOE_AHB_GPIOLOCK_R_LOCK_UNLOCK   (0x00000000)
#define GPIOE_AHB_GPIOLOCK_R_LOCK_LOCK     (0x00000001)

#define GPIOE_AHB_GPIOLOCK_LOCK_MASK       (0xFFFFFFFF)
#define GPIOE_AHB_GPIOLOCK_LOCK_KEY        (0x4C4F434B)
#define GPIOE_AHB_GPIOLOCK_LOCK_UNLOCK     (0x00000000)
#define GPIOE_AHB_GPIOLOCK_LOCK_LOCK       (0x00000001)
//--------

////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 4.20 GPIOCR ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOE_APB_GPIOCR            (((GPIOCR_TypeDef*)(GPIOE_APB_BASE+GPIO_APB_GPIOCR_OFFSET )))
#define GPIOE_APB_GPIOCR_R          (*((volatile uint32_t *)(GPIOE_APB_BASE+GPIO_APB_GPIOCR_OFFSET )))

#define GPIOE_AHB_GPIOCR            (((GPIOCR_TypeDef*)(GPIOE_AHB_BASE+GPIO_AHB_GPIOCR_OFFSET )))
#define GPIOE_AHB_GPIOCR_R          (*((volatile uint32_t *)(GPIOE_AHB_BASE+GPIO_AHB_GPIOCR_OFFSET )))


//--------
#define GPIOE_APB_GPIOCR_R_CR_MASK      (0x000000FF)
#define GPIOE_APB_GPIOCR_R_CR_BIT       (0)
#define GPIOE_APB_GPIOCR_R_CR0_DIS      (0x00000000)
#define GPIOE_APB_GPIOCR_R_CR1_DIS      (0x00000000)
#define GPIOE_APB_GPIOCR_R_CR2_DIS      (0x00000000)
#define GPIOE_APB_GPIOCR_R_CR3_DIS      (0x00000000)
#define GPIOE_APB_GPIOCR_R_CR4_DIS      (0x00000000)
#define GPIOE_APB_GPIOCR_R_CR5_DIS      (0x00000000)
#define GPIOE_APB_GPIOCR_R_CR6_DIS      (0x00000000)
#define GPIOE_APB_GPIOCR_R_CR7_DIS      (0x00000000)
#define GPIOE_APB_GPIOCR_R_CR0_EN       (0x00000001)
#define GPIOE_APB_GPIOCR_R_CR1_EN       (0x00000002)
#define GPIOE_APB_GPIOCR_R_CR2_EN       (0x00000004)
#define GPIOE_APB_GPIOCR_R_CR3_EN       (0x00000008)
#define GPIOE_APB_GPIOCR_R_CR4_EN       (0x00000010)
#define GPIOE_APB_GPIOCR_R_CR5_EN       (0x00000020)
#define GPIOE_APB_GPIOCR_R_CR6_EN       (0x00000040)
#define GPIOE_APB_GPIOCR_R_CR7_EN       (0x00000080)

#define GPIOE_APB_GPIOCR_CR_MASK        (0x00000001)
#define GPIOE_APB_GPIOCR_CR0_DIS        (0x00000000)
#define GPIOE_APB_GPIOCR_CR1_DIS        (0x00000000)
#define GPIOE_APB_GPIOCR_CR2_DIS        (0x00000000)
#define GPIOE_APB_GPIOCR_CR3_DIS        (0x00000000)
#define GPIOE_APB_GPIOCR_CR4_DIS        (0x00000000)
#define GPIOE_APB_GPIOCR_CR5_DIS        (0x00000000)
#define GPIOE_APB_GPIOCR_CR6_DIS        (0x00000000)
#define GPIOE_APB_GPIOCR_CR7_DIS        (0x00000000)
#define GPIOE_APB_GPIOCR_CR0_EN         (0x00000001)
#define GPIOE_APB_GPIOCR_CR1_EN         (0x00000001)
#define GPIOE_APB_GPIOCR_CR2_EN         (0x00000001)
#define GPIOE_APB_GPIOCR_CR3_EN         (0x00000001)
#define GPIOE_APB_GPIOCR_CR4_EN         (0x00000001)
#define GPIOE_APB_GPIOCR_CR5_EN         (0x00000001)
#define GPIOE_APB_GPIOCR_CR6_EN         (0x00000001)
#define GPIOE_APB_GPIOCR_CR7_EN         (0x00000001)
//--------

//--------
#define GPIOE_AHB_GPIOCR_R_CR_MASK      (0x000000FF)
#define GPIOE_AHB_GPIOCR_R_CR_BIT       (0)
#define GPIOE_AHB_GPIOCR_R_CR0_DIS      (0x00000000)
#define GPIOE_AHB_GPIOCR_R_CR1_DIS      (0x00000000)
#define GPIOE_AHB_GPIOCR_R_CR2_DIS      (0x00000000)
#define GPIOE_AHB_GPIOCR_R_CR3_DIS      (0x00000000)
#define GPIOE_AHB_GPIOCR_R_CR4_DIS      (0x00000000)
#define GPIOE_AHB_GPIOCR_R_CR5_DIS      (0x00000000)
#define GPIOE_AHB_GPIOCR_R_CR6_DIS      (0x00000000)
#define GPIOE_AHB_GPIOCR_R_CR7_DIS      (0x00000000)
#define GPIOE_AHB_GPIOCR_R_CR0_EN       (0x00000001)
#define GPIOE_AHB_GPIOCR_R_CR1_EN       (0x00000002)
#define GPIOE_AHB_GPIOCR_R_CR2_EN       (0x00000004)
#define GPIOE_AHB_GPIOCR_R_CR3_EN       (0x00000008)
#define GPIOE_AHB_GPIOCR_R_CR4_EN       (0x00000010)
#define GPIOE_AHB_GPIOCR_R_CR5_EN       (0x00000020)
#define GPIOE_AHB_GPIOCR_R_CR6_EN       (0x00000040)
#define GPIOE_AHB_GPIOCR_R_CR7_EN       (0x00000080)

#define GPIOE_AHB_GPIOCR_CR_MASK        (0x00000001)
#define GPIOE_AHB_GPIOCR_CR0_DIS        (0x00000000)
#define GPIOE_AHB_GPIOCR_CR1_DIS        (0x00000000)
#define GPIOE_AHB_GPIOCR_CR2_DIS        (0x00000000)
#define GPIOE_AHB_GPIOCR_CR3_DIS        (0x00000000)
#define GPIOE_AHB_GPIOCR_CR4_DIS        (0x00000000)
#define GPIOE_AHB_GPIOCR_CR5_DIS        (0x00000000)
#define GPIOE_AHB_GPIOCR_CR6_DIS        (0x00000000)
#define GPIOE_AHB_GPIOCR_CR7_DIS        (0x00000000)
#define GPIOE_AHB_GPIOCR_CR0_EN         (0x00000001)
#define GPIOE_AHB_GPIOCR_CR1_EN         (0x00000001)
#define GPIOE_AHB_GPIOCR_CR2_EN         (0x00000001)
#define GPIOE_AHB_GPIOCR_CR3_EN         (0x00000001)
#define GPIOE_AHB_GPIOCR_CR4_EN         (0x00000001)
#define GPIOE_AHB_GPIOCR_CR5_EN         (0x00000001)
#define GPIOE_AHB_GPIOCR_CR6_EN         (0x00000001)
#define GPIOE_AHB_GPIOCR_CR7_EN         (0x00000001)
//--------

#define GPIOE_AHB_GPIOCR_CR0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIOCR_OFFSET)*32)+(0*4))))
#define GPIOE_AHB_GPIOCR_CR1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIOCR_OFFSET)*32)+(1*4))))
#define GPIOE_AHB_GPIOCR_CR2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIOCR_OFFSET)*32)+(2*4))))
#define GPIOE_AHB_GPIOCR_CR3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIOCR_OFFSET)*32)+(3*4))))
#define GPIOE_AHB_GPIOCR_CR4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIOCR_OFFSET)*32)+(4*4))))
#define GPIOE_AHB_GPIOCR_CR5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIOCR_OFFSET)*32)+(5*4))))
#define GPIOE_AHB_GPIOCR_CR6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIOCR_OFFSET)*32)+(6*4))))
#define GPIOE_AHB_GPIOCR_CR7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIOCR_OFFSET)*32)+(7*4))))

#define GPIOE_APB_GPIOCR_CR0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIOCR_OFFSET)*32)+(0*4))))
#define GPIOE_APB_GPIOCR_CR1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIOCR_OFFSET)*32)+(1*4))))
#define GPIOE_APB_GPIOCR_CR2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIOCR_OFFSET)*32)+(2*4))))
#define GPIOE_APB_GPIOCR_CR3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIOCR_OFFSET)*32)+(3*4))))
#define GPIOE_APB_GPIOCR_CR4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIOCR_OFFSET)*32)+(4*4))))
#define GPIOE_APB_GPIOCR_CR5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIOCR_OFFSET)*32)+(5*4))))
#define GPIOE_APB_GPIOCR_CR6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIOCR_OFFSET)*32)+(6*4))))
#define GPIOE_APB_GPIOCR_CR7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIOCR_OFFSET)*32)+(7*4))))




////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 4.21 GPIOAMSEL ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOE_APB_GPIOAMSEL            (((GPIOAMSEL_TypeDef*)(GPIOE_APB_BASE+GPIO_APB_GPIOAMSEL_OFFSET )))
#define GPIOE_APB_GPIOAMSEL_R          (*((volatile uint32_t *)(GPIOE_APB_BASE+GPIO_APB_GPIOAMSEL_OFFSET )))

#define GPIOE_AHB_GPIOAMSEL            (((GPIOAMSEL_TypeDef*)(GPIOE_AHB_BASE+GPIO_AHB_GPIOAMSEL_OFFSET )))
#define GPIOE_AHB_GPIOAMSEL_R          (*((volatile uint32_t *)(GPIOE_AHB_BASE+GPIO_AHB_GPIOAMSEL_OFFSET )))


//--------
#define GPIOE_APB_GPIOAMSEL_R_GPIOAMSEL_MASK      (0x000000FF)
#define GPIOE_APB_GPIOAMSEL_R_GPIOAMSEL_BIT       (0)
#define GPIOE_APB_GPIOAMSEL_R_GPIOAMSEL0_DIS      (0x00000000)
#define GPIOE_APB_GPIOAMSEL_R_GPIOAMSEL1_DIS      (0x00000000)
#define GPIOE_APB_GPIOAMSEL_R_GPIOAMSEL2_DIS      (0x00000000)
#define GPIOE_APB_GPIOAMSEL_R_GPIOAMSEL3_DIS      (0x00000000)
#define GPIOE_APB_GPIOAMSEL_R_GPIOAMSEL4_DIS      (0x00000000)
#define GPIOE_APB_GPIOAMSEL_R_GPIOAMSEL5_DIS      (0x00000000)
#define GPIOE_APB_GPIOAMSEL_R_GPIOAMSEL6_DIS      (0x00000000)
#define GPIOE_APB_GPIOAMSEL_R_GPIOAMSEL7_DIS      (0x00000000)
#define GPIOE_APB_GPIOAMSEL_R_GPIOAMSEL0_EN       (0x00000001)
#define GPIOE_APB_GPIOAMSEL_R_GPIOAMSEL1_EN       (0x00000002)
#define GPIOE_APB_GPIOAMSEL_R_GPIOAMSEL2_EN       (0x00000004)
#define GPIOE_APB_GPIOAMSEL_R_GPIOAMSEL3_EN       (0x00000008)
#define GPIOE_APB_GPIOAMSEL_R_GPIOAMSEL4_EN       (0x00000010)
#define GPIOE_APB_GPIOAMSEL_R_GPIOAMSEL5_EN       (0x00000020)
#define GPIOE_APB_GPIOAMSEL_R_GPIOAMSEL6_EN       (0x00000040)
#define GPIOE_APB_GPIOAMSEL_R_GPIOAMSEL7_EN       (0x00000080)

#define GPIOE_APB_GPIOAMSEL_GPIOAMSEL_MASK        (0x00000001)
#define GPIOE_APB_GPIOAMSEL_GPIOAMSEL0_DIS        (0x00000000)
#define GPIOE_APB_GPIOAMSEL_GPIOAMSEL1_DIS        (0x00000000)
#define GPIOE_APB_GPIOAMSEL_GPIOAMSEL2_DIS        (0x00000000)
#define GPIOE_APB_GPIOAMSEL_GPIOAMSEL3_DIS        (0x00000000)
#define GPIOE_APB_GPIOAMSEL_GPIOAMSEL4_DIS        (0x00000000)
#define GPIOE_APB_GPIOAMSEL_GPIOAMSEL5_DIS        (0x00000000)
#define GPIOE_APB_GPIOAMSEL_GPIOAMSEL6_DIS        (0x00000000)
#define GPIOE_APB_GPIOAMSEL_GPIOAMSEL7_DIS        (0x00000000)
#define GPIOE_APB_GPIOAMSEL_GPIOAMSEL0_EN         (0x00000001)
#define GPIOE_APB_GPIOAMSEL_GPIOAMSEL1_EN         (0x00000001)
#define GPIOE_APB_GPIOAMSEL_GPIOAMSEL2_EN         (0x00000001)
#define GPIOE_APB_GPIOAMSEL_GPIOAMSEL3_EN         (0x00000001)
#define GPIOE_APB_GPIOAMSEL_GPIOAMSEL4_EN         (0x00000001)
#define GPIOE_APB_GPIOAMSEL_GPIOAMSEL5_EN         (0x00000001)
#define GPIOE_APB_GPIOAMSEL_GPIOAMSEL6_EN         (0x00000001)
#define GPIOE_APB_GPIOAMSEL_GPIOAMSEL7_EN         (0x00000001)
//--------

//--------
#define GPIOE_AHB_GPIOAMSEL_R_GPIOAMSEL_MASK      (0x000000FF)
#define GPIOE_AHB_GPIOAMSEL_R_GPIOAMSEL_BIT       (0)
#define GPIOE_AHB_GPIOAMSEL_R_GPIOAMSEL0_DIS      (0x00000000)
#define GPIOE_AHB_GPIOAMSEL_R_GPIOAMSEL1_DIS      (0x00000000)
#define GPIOE_AHB_GPIOAMSEL_R_GPIOAMSEL2_DIS      (0x00000000)
#define GPIOE_AHB_GPIOAMSEL_R_GPIOAMSEL3_DIS      (0x00000000)
#define GPIOE_AHB_GPIOAMSEL_R_GPIOAMSEL4_DIS      (0x00000000)
#define GPIOE_AHB_GPIOAMSEL_R_GPIOAMSEL5_DIS      (0x00000000)
#define GPIOE_AHB_GPIOAMSEL_R_GPIOAMSEL6_DIS      (0x00000000)
#define GPIOE_AHB_GPIOAMSEL_R_GPIOAMSEL7_DIS      (0x00000000)
#define GPIOE_AHB_GPIOAMSEL_R_GPIOAMSEL0_EN       (0x00000001)
#define GPIOE_AHB_GPIOAMSEL_R_GPIOAMSEL1_EN       (0x00000002)
#define GPIOE_AHB_GPIOAMSEL_R_GPIOAMSEL2_EN       (0x00000004)
#define GPIOE_AHB_GPIOAMSEL_R_GPIOAMSEL3_EN       (0x00000008)
#define GPIOE_AHB_GPIOAMSEL_R_GPIOAMSEL4_EN       (0x00000010)
#define GPIOE_AHB_GPIOAMSEL_R_GPIOAMSEL5_EN       (0x00000020)
#define GPIOE_AHB_GPIOAMSEL_R_GPIOAMSEL6_EN       (0x00000040)
#define GPIOE_AHB_GPIOAMSEL_R_GPIOAMSEL7_EN       (0x00000080)

#define GPIOE_AHB_GPIOAMSEL_GPIOAMSEL_MASK        (0x00000001)
#define GPIOE_AHB_GPIOAMSEL_GPIOAMSEL0_DIS        (0x00000000)
#define GPIOE_AHB_GPIOAMSEL_GPIOAMSEL1_DIS        (0x00000000)
#define GPIOE_AHB_GPIOAMSEL_GPIOAMSEL2_DIS        (0x00000000)
#define GPIOE_AHB_GPIOAMSEL_GPIOAMSEL3_DIS        (0x00000000)
#define GPIOE_AHB_GPIOAMSEL_GPIOAMSEL4_DIS        (0x00000000)
#define GPIOE_AHB_GPIOAMSEL_GPIOAMSEL5_DIS        (0x00000000)
#define GPIOE_AHB_GPIOAMSEL_GPIOAMSEL6_DIS        (0x00000000)
#define GPIOE_AHB_GPIOAMSEL_GPIOAMSEL7_DIS        (0x00000000)
#define GPIOE_AHB_GPIOAMSEL_GPIOAMSEL0_EN         (0x00000001)
#define GPIOE_AHB_GPIOAMSEL_GPIOAMSEL1_EN         (0x00000001)
#define GPIOE_AHB_GPIOAMSEL_GPIOAMSEL2_EN         (0x00000001)
#define GPIOE_AHB_GPIOAMSEL_GPIOAMSEL3_EN         (0x00000001)
#define GPIOE_AHB_GPIOAMSEL_GPIOAMSEL4_EN         (0x00000001)
#define GPIOE_AHB_GPIOAMSEL_GPIOAMSEL5_EN         (0x00000001)
#define GPIOE_AHB_GPIOAMSEL_GPIOAMSEL6_EN         (0x00000001)
#define GPIOE_AHB_GPIOAMSEL_GPIOAMSEL7_EN         (0x00000001)
//--------

#define GPIOE_AHB_GPIOAMSEL_GPIOAMSEL0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIOAMSEL_OFFSET)*32)+(0*4))))
#define GPIOE_AHB_GPIOAMSEL_GPIOAMSEL1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIOAMSEL_OFFSET)*32)+(1*4))))
#define GPIOE_AHB_GPIOAMSEL_GPIOAMSEL2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIOAMSEL_OFFSET)*32)+(2*4))))
#define GPIOE_AHB_GPIOAMSEL_GPIOAMSEL3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIOAMSEL_OFFSET)*32)+(3*4))))
#define GPIOE_AHB_GPIOAMSEL_GPIOAMSEL4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIOAMSEL_OFFSET)*32)+(4*4))))
#define GPIOE_AHB_GPIOAMSEL_GPIOAMSEL5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIOAMSEL_OFFSET)*32)+(5*4))))
#define GPIOE_AHB_GPIOAMSEL_GPIOAMSEL6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIOAMSEL_OFFSET)*32)+(6*4))))
#define GPIOE_AHB_GPIOAMSEL_GPIOAMSEL7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIOAMSEL_OFFSET)*32)+(7*4))))

#define GPIOE_APB_GPIOAMSEL_GPIOAMSEL0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIOAMSEL_OFFSET)*32)+(0*4))))
#define GPIOE_APB_GPIOAMSEL_GPIOAMSEL1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIOAMSEL_OFFSET)*32)+(1*4))))
#define GPIOE_APB_GPIOAMSEL_GPIOAMSEL2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIOAMSEL_OFFSET)*32)+(2*4))))
#define GPIOE_APB_GPIOAMSEL_GPIOAMSEL3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIOAMSEL_OFFSET)*32)+(3*4))))
#define GPIOE_APB_GPIOAMSEL_GPIOAMSEL4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIOAMSEL_OFFSET)*32)+(4*4))))
#define GPIOE_APB_GPIOAMSEL_GPIOAMSEL5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIOAMSEL_OFFSET)*32)+(5*4))))
#define GPIOE_APB_GPIOAMSEL_GPIOAMSEL6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIOAMSEL_OFFSET)*32)+(6*4))))
#define GPIOE_APB_GPIOAMSEL_GPIOAMSEL7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIOAMSEL_OFFSET)*32)+(7*4))))


////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 4.22 GPIOPCTL ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOE_APB_GPIOPCTL            (((GPIOPCTL_TypeDef*)(GPIOE_APB_BASE+GPIO_APB_GPIOPCTL_OFFSET )))
#define GPIOE_APB_GPIOPCTL_R          (*((volatile uint32_t *)(GPIOE_APB_BASE+GPIO_APB_GPIOPCTL_OFFSET )))

#define GPIOE_AHB_GPIOPCTL            (((GPIOPCTL_TypeDef*)(GPIOE_AHB_BASE+GPIO_AHB_GPIOPCTL_OFFSET )))
#define GPIOE_AHB_GPIOPCTL_R          (*((volatile uint32_t *)(GPIOE_AHB_BASE+GPIO_AHB_GPIOPCTL_OFFSET )))


//--------
#define GPIOE_APB_GPIOPCTL_R_PCM0_MASK    (0x0000000F)
#define GPIOE_APB_GPIOPCTL_R_PCM0_BIT     (0)
#define GPIOE_APB_GPIOPCTL_R_PCM0_GPIO    (0x00000000)
#define GPIOE_APB_GPIOPCTL_R_PCM0_U7Rx    (0x00000001)

#define GPIOE_APB_GPIOPCTL_PCM0_MASK     (0x0000000F)
#define GPIOE_APB_GPIOPCTL_PCM0_GPIO     (0x00000000)
#define GPIOE_APB_GPIOPCTL_PCM0_U7Rx     (0x00000001)

#define GPIOE_AHB_GPIOPCTL_R_PCM0_MASK    (0x0000000F)
#define GPIOE_AHB_GPIOPCTL_R_PCM0_BIT     (0)
#define GPIOE_AHB_GPIOPCTL_R_PCM0_GPIO    (0x00000000)
#define GPIOE_AHB_GPIOPCTL_R_PCM0_U7Rx    (0x00000001)

#define GPIOE_AHB_GPIOPCTL_PCM0_MASK     (0x0000000F)
#define GPIOE_AHB_GPIOPCTL_PCM0_GPIO     (0x00000000)
#define GPIOE_AHB_GPIOPCTL_PCM0_U7Rx     (0x00000001)
//--------

//--------
#define GPIOE_APB_GPIOPCTL_R_PCM1_MASK    (0x000000F0)
#define GPIOE_APB_GPIOPCTL_R_PCM1_BIT     (4)
#define GPIOE_APB_GPIOPCTL_R_PCM1_GPIO    (0x00000000)
#define GPIOE_APB_GPIOPCTL_R_PCM1_U7Tx    (0x00000010)

#define GPIOE_APB_GPIOPCTL_PCM1_MASK     (0x0000000F)
#define GPIOE_APB_GPIOPCTL_PCM1_GPIO     (0x00000000)
#define GPIOE_APB_GPIOPCTL_PCM1_U7Tx     (0x00000001)

#define GPIOE_AHB_GPIOPCTL_R_PCM1_MASK    (0x000000F0)
#define GPIOE_AHB_GPIOPCTL_R_PCM1_BIT     (4)
#define GPIOE_AHB_GPIOPCTL_R_PCM1_GPIO    (0x00000000)
#define GPIOE_AHB_GPIOPCTL_R_PCM1_U7Tx    (0x00000010)

#define GPIOE_AHB_GPIOPCTL_PCM1_MASK     (0x0000000F)
#define GPIOE_AHB_GPIOPCTL_PCM1_GPIO     (0x00000000)
#define GPIOE_AHB_GPIOPCTL_PCM1_U7Tx     (0x00000001)
//--------

//--------
#define GPIOE_APB_GPIOPCTL_R_PCM2_MASK     (0x00000F00)
#define GPIOE_APB_GPIOPCTL_R_PCM2_BIT      (8)
#define GPIOE_APB_GPIOPCTL_R_PCM2_GPIO     (0x00000000)

#define GPIOE_APB_GPIOPCTL_PCM2_MASK     (0x0000000F)
#define GPIOE_APB_GPIOPCTL_PCM2_GPIO     (0x00000000)

#define GPIOE_AHB_GPIOPCTL_R_PCM2_MASK      (0x00000F00)
#define GPIOE_AHB_GPIOPCTL_R_PCM2_BIT       (8)
#define GPIOE_AHB_GPIOPCTL_R_PCM2_GPIO      (0x00000000)

#define GPIOE_AHB_GPIOPCTL_PCM2_MASK     (0x0000000F)
#define GPIOE_AHB_GPIOPCTL_PCM2_GPIO     (0x00000000)
//--------

//--------
#define GPIOE_APB_GPIOPCTL_R_PCM3_MASK     (0x0000F000)
#define GPIOE_APB_GPIOPCTL_R_PCM3_BIT      (12)
#define GPIOE_APB_GPIOPCTL_R_PCM3_GPIO     (0x00000000)

#define GPIOE_APB_GPIOPCTL_PCM3_MASK     (0x0000000F)
#define GPIOE_APB_GPIOPCTL_PCM3_GPIO     (0x00000000)

#define GPIOE_AHB_GPIOPCTL_R_PCM3_MASK      (0x0000F000)
#define GPIOE_AHB_GPIOPCTL_R_PCM3_BIT       (12)
#define GPIOE_AHB_GPIOPCTL_R_PCM3_GPIO      (0x00000000)

#define GPIOE_AHB_GPIOPCTL_PCM3_MASK     (0x0000000F)
#define GPIOE_AHB_GPIOPCTL_PCM3_GPIO     (0x00000000)
//--------

//--------
#define GPIOE_APB_GPIOPCTL_R_PCM4_MASK    (0x000F0000)
#define GPIOE_APB_GPIOPCTL_R_PCM4_BIT     (16)
#define GPIOE_APB_GPIOPCTL_R_PCM4_GPIO    (0x00000000)
#define GPIOE_APB_GPIOPCTL_R_PCM4_U5Rx    (0x00010000)
#define GPIOE_APB_GPIOPCTL_R_PCM4_I2C2SCL (0x00030000)
#define GPIOE_APB_GPIOPCTL_R_PCM4_M0PWM4  (0x00040000)
#define GPIOE_APB_GPIOPCTL_R_PCM4_M1PWM2  (0x00050000)
#define GPIOE_APB_GPIOPCTL_R_PCM4_CAN0Rx  (0x00080000)

#define GPIOE_APB_GPIOPCTL_PCM4_MASK      (0x0000000F)
#define GPIOE_APB_GPIOPCTL_PCM4_GPIO      (0x00000000)
#define GPIOE_APB_GPIOPCTL_PCM4_U5Rx      (0x00000001)
#define GPIOE_APB_GPIOPCTL_PCM4_I2C2SCL   (0x00000003)
#define GPIOE_APB_GPIOPCTL_PCM4_M0PWM4    (0x00000004)
#define GPIOE_APB_GPIOPCTL_PCM4_M1PWM2    (0x00000005)
#define GPIOE_APB_GPIOPCTL_PCM4_CAN0Rx    (0x00000008)

#define GPIOE_AHB_GPIOPCTL_R_PCM4_MASK    (0x000F0000)
#define GPIOE_AHB_GPIOPCTL_R_PCM4_BIT     (16)
#define GPIOE_AHB_GPIOPCTL_R_PCM4_GPIO    (0x00000000)
#define GPIOE_AHB_GPIOPCTL_R_PCM4_U5Rx    (0x00010000)
#define GPIOE_AHB_GPIOPCTL_R_PCM4_I2C2SCL (0x00030000)
#define GPIOE_AHB_GPIOPCTL_R_PCM4_M0PWM4  (0x00040000)
#define GPIOE_AHB_GPIOPCTL_R_PCM4_M1PWM2  (0x00050000)
#define GPIOE_AHB_GPIOPCTL_R_PCM4_CAN0Rx  (0x00080000)

#define GPIOE_AHB_GPIOPCTL_PCM4_MASK      (0x0000000F)
#define GPIOE_AHB_GPIOPCTL_PCM4_GPIO      (0x00000000)
#define GPIOE_AHB_GPIOPCTL_PCM4_U5Rx      (0x00000001)
#define GPIOE_AHB_GPIOPCTL_PCM4_I2C2SCL   (0x00000003)
#define GPIOE_AHB_GPIOPCTL_PCM4_M0PWM4    (0x00000004)
#define GPIOE_AHB_GPIOPCTL_PCM4_M1PWM2    (0x00000005)
#define GPIOE_AHB_GPIOPCTL_PCM4_CAN0Rx    (0x00000008)
//--------

//--------
#define GPIOE_APB_GPIOPCTL_R_PCM5_MASK    (0x00F00000)
#define GPIOE_APB_GPIOPCTL_R_PCM5_BIT     (20)
#define GPIOE_APB_GPIOPCTL_R_PCM5_GPIO    (0x00000000)
#define GPIOE_APB_GPIOPCTL_R_PCM5_U5Tx    (0x00100000)
#define GPIOE_APB_GPIOPCTL_R_PCM5_I2C2SDA (0x00300000)
#define GPIOE_APB_GPIOPCTL_R_PCM5_M0PWM5  (0x00400000)
#define GPIOE_APB_GPIOPCTL_R_PCM5_M1PWM3  (0x00500000)
#define GPIOE_APB_GPIOPCTL_R_PCM5_CAN0Tx  (0x00800000)

#define GPIOE_APB_GPIOPCTL_PCM5_MASK      (0x0000000F)
#define GPIOE_APB_GPIOPCTL_PCM5_GPIO      (0x00000000)
#define GPIOE_APB_GPIOPCTL_PCM5_U5Tx      (0x00000001)
#define GPIOE_APB_GPIOPCTL_PCM5_I2C2SDA   (0x00000003)
#define GPIOE_APB_GPIOPCTL_PCM5_M0PWM5    (0x00000004)
#define GPIOE_APB_GPIOPCTL_PCM5_M1PWM3    (0x00000005)
#define GPIOE_APB_GPIOPCTL_PCM5_CAN0Tx    (0x00000008)

#define GPIOE_AHB_GPIOPCTL_R_PCM5_MASK    (0x00F00000)
#define GPIOE_AHB_GPIOPCTL_R_PCM5_BIT     (20)
#define GPIOE_AHB_GPIOPCTL_R_PCM5_GPIO    (0x00000000)
#define GPIOE_AHB_GPIOPCTL_R_PCM5_U5Tx    (0x00100000)
#define GPIOE_AHB_GPIOPCTL_R_PCM5_I2C2SDA (0x00300000)
#define GPIOE_AHB_GPIOPCTL_R_PCM5_M0PWM5  (0x00400000)
#define GPIOE_AHB_GPIOPCTL_R_PCM5_M1PWM3  (0x00500000)
#define GPIOE_AHB_GPIOPCTL_R_PCM5_CAN0Tx  (0x00800000)

#define GPIOE_AHB_GPIOPCTL_PCM5_MASK      (0x0000000F)
#define GPIOE_AHB_GPIOPCTL_PCM5_GPIO      (0x00000000)
#define GPIOE_AHB_GPIOPCTL_PCM5_U5Tx      (0x00000001)
#define GPIOE_AHB_GPIOPCTL_PCM5_I2C2SDA   (0x00000003)
#define GPIOE_AHB_GPIOPCTL_PCM5_M0PWM5    (0x00000004)
#define GPIOE_AHB_GPIOPCTL_PCM5_M1PWM3    (0x00000005)
#define GPIOE_AHB_GPIOPCTL_PCM5_CAN0Tx    (0x00000008)
//--------
////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 4.23 GPIOADCCTL ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOE_APB_GPIOADCCTL            (((GPIOADCCTL_TypeDef*)(GPIOE_APB_BASE+GPIO_APB_GPIOADCCTL_OFFSET )))
#define GPIOE_APB_GPIOADCCTL_R          (*((volatile uint32_t *)(GPIOE_APB_BASE+GPIO_APB_GPIOADCCTL_OFFSET )))

#define GPIOE_AHB_GPIOADCCTL            (((GPIOADCCTL_TypeDef*)(GPIOE_AHB_BASE+GPIO_AHB_GPIOADCCTL_OFFSET )))
#define GPIOE_AHB_GPIOADCCTL_R          (*((volatile uint32_t *)(GPIOE_AHB_BASE+GPIO_AHB_GPIOADCCTL_OFFSET )))

//--------
#define GPIOE_APB_GPIOADCCTL_R_ADCEN_MASK    (0x000000FF)
#define GPIOE_APB_GPIOADCCTL_R_ADCEN_BIT     (0)
#define GPIOE_APB_GPIOADCCTL_R_ADCEN0_DIS    (0x00000000)
#define GPIOE_APB_GPIOADCCTL_R_ADCEN1_DIS    (0x00000000)
#define GPIOE_APB_GPIOADCCTL_R_ADCEN2_DIS    (0x00000000)
#define GPIOE_APB_GPIOADCCTL_R_ADCEN3_DIS    (0x00000000)
#define GPIOE_APB_GPIOADCCTL_R_ADCEN4_DIS    (0x00000000)
#define GPIOE_APB_GPIOADCCTL_R_ADCEN5_DIS    (0x00000000)
#define GPIOE_APB_GPIOADCCTL_R_ADCEN6_DIS    (0x00000000)
#define GPIOE_APB_GPIOADCCTL_R_ADCEN7_DIS    (0x00000000)
#define GPIOE_APB_GPIOADCCTL_R_ADCEN0_EN     (0x00000001)
#define GPIOE_APB_GPIOADCCTL_R_ADCEN1_EN     (0x00000002)
#define GPIOE_APB_GPIOADCCTL_R_ADCEN2_EN     (0x00000004)
#define GPIOE_APB_GPIOADCCTL_R_ADCEN3_EN     (0x00000008)
#define GPIOE_APB_GPIOADCCTL_R_ADCEN4_EN     (0x00000010)
#define GPIOE_APB_GPIOADCCTL_R_ADCEN5_EN     (0x00000020)
#define GPIOE_APB_GPIOADCCTL_R_ADCEN6_EN     (0x00000040)
#define GPIOE_APB_GPIOADCCTL_R_ADCEN7_EN     (0x00000080)

#define GPIOE_APB_GPIOADCCTL_ADCEN_MASK      (0x00000001)
#define GPIOE_APB_GPIOADCCTL_ADCEN0_DIS      (0x00000000)
#define GPIOE_APB_GPIOADCCTL_ADCEN1_DIS      (0x00000000)
#define GPIOE_APB_GPIOADCCTL_ADCEN2_DIS      (0x00000000)
#define GPIOE_APB_GPIOADCCTL_ADCEN3_DIS      (0x00000000)
#define GPIOE_APB_GPIOADCCTL_ADCEN4_DIS      (0x00000000)
#define GPIOE_APB_GPIOADCCTL_ADCEN5_DIS      (0x00000000)
#define GPIOE_APB_GPIOADCCTL_ADCEN6_DIS      (0x00000000)
#define GPIOE_APB_GPIOADCCTL_ADCEN7_DIS      (0x00000000)
#define GPIOE_APB_GPIOADCCTL_ADCEN0_EN       (0x00000001)
#define GPIOE_APB_GPIOADCCTL_ADCEN1_EN       (0x00000001)
#define GPIOE_APB_GPIOADCCTL_ADCEN2_EN       (0x00000001)
#define GPIOE_APB_GPIOADCCTL_ADCEN3_EN       (0x00000001)
#define GPIOE_APB_GPIOADCCTL_ADCEN4_EN       (0x00000001)
#define GPIOE_APB_GPIOADCCTL_ADCEN5_EN       (0x00000001)
#define GPIOE_APB_GPIOADCCTL_ADCEN6_EN       (0x00000001)
#define GPIOE_APB_GPIOADCCTL_ADCEN7_EN       (0x00000001)
//--------

//--------
#define GPIOE_AHB_GPIOADCCTL_R_ADCEN_MASK    (0x000000FF)
#define GPIOE_AHB_GPIOADCCTL_R_ADCEN_BIT     (0)
#define GPIOE_AHB_GPIOADCCTL_R_ADCEN0_DIS    (0x00000000)
#define GPIOE_AHB_GPIOADCCTL_R_ADCEN1_DIS    (0x00000000)
#define GPIOE_AHB_GPIOADCCTL_R_ADCEN2_DIS    (0x00000000)
#define GPIOE_AHB_GPIOADCCTL_R_ADCEN3_DIS    (0x00000000)
#define GPIOE_AHB_GPIOADCCTL_R_ADCEN4_DIS    (0x00000000)
#define GPIOE_AHB_GPIOADCCTL_R_ADCEN5_DIS    (0x00000000)
#define GPIOE_AHB_GPIOADCCTL_R_ADCEN6_DIS    (0x00000000)
#define GPIOE_AHB_GPIOADCCTL_R_ADCEN7_DIS    (0x00000000)
#define GPIOE_AHB_GPIOADCCTL_R_ADCEN0_EN     (0x00000001)
#define GPIOE_AHB_GPIOADCCTL_R_ADCEN1_EN     (0x00000002)
#define GPIOE_AHB_GPIOADCCTL_R_ADCEN2_EN     (0x00000004)
#define GPIOE_AHB_GPIOADCCTL_R_ADCEN3_EN     (0x00000008)
#define GPIOE_AHB_GPIOADCCTL_R_ADCEN4_EN     (0x00000010)
#define GPIOE_AHB_GPIOADCCTL_R_ADCEN5_EN     (0x00000020)
#define GPIOE_AHB_GPIOADCCTL_R_ADCEN6_EN     (0x00000040)
#define GPIOE_AHB_GPIOADCCTL_R_ADCEN7_EN     (0x00000080)

#define GPIOE_AHB_GPIOADCCTL_ADCEN_MASK      (0x00000001)
#define GPIOE_AHB_GPIOADCCTL_ADCEN0_DIS      (0x00000000)
#define GPIOE_AHB_GPIOADCCTL_ADCEN1_DIS      (0x00000000)
#define GPIOE_AHB_GPIOADCCTL_ADCEN2_DIS      (0x00000000)
#define GPIOE_AHB_GPIOADCCTL_ADCEN3_DIS      (0x00000000)
#define GPIOE_AHB_GPIOADCCTL_ADCEN4_DIS      (0x00000000)
#define GPIOE_AHB_GPIOADCCTL_ADCEN5_DIS      (0x00000000)
#define GPIOE_AHB_GPIOADCCTL_ADCEN6_DIS      (0x00000000)
#define GPIOE_AHB_GPIOADCCTL_ADCEN7_DIS      (0x00000000)
#define GPIOE_AHB_GPIOADCCTL_ADCEN0_EN       (0x00000001)
#define GPIOE_AHB_GPIOADCCTL_ADCEN1_EN       (0x00000001)
#define GPIOE_AHB_GPIOADCCTL_ADCEN2_EN       (0x00000001)
#define GPIOE_AHB_GPIOADCCTL_ADCEN3_EN       (0x00000001)
#define GPIOE_AHB_GPIOADCCTL_ADCEN4_EN       (0x00000001)
#define GPIOE_AHB_GPIOADCCTL_ADCEN5_EN       (0x00000001)
#define GPIOE_AHB_GPIOADCCTL_ADCEN6_EN       (0x00000001)
#define GPIOE_AHB_GPIOADCCTL_ADCEN7_EN       (0x00000001)
//--------

#define GPIOE_AHB_GPIOADCCTL_ADCEN0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIOADCCTL_OFFSET)*32)+(0*4))))
#define GPIOE_AHB_GPIOADCCTL_ADCEN1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIOADCCTL_OFFSET)*32)+(1*4))))
#define GPIOE_AHB_GPIOADCCTL_ADCEN2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIOADCCTL_OFFSET)*32)+(2*4))))
#define GPIOE_AHB_GPIOADCCTL_ADCEN3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIOADCCTL_OFFSET)*32)+(3*4))))
#define GPIOE_AHB_GPIOADCCTL_ADCEN4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIOADCCTL_OFFSET)*32)+(4*4))))
#define GPIOE_AHB_GPIOADCCTL_ADCEN5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIOADCCTL_OFFSET)*32)+(5*4))))
#define GPIOE_AHB_GPIOADCCTL_ADCEN6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIOADCCTL_OFFSET)*32)+(6*4))))
#define GPIOE_AHB_GPIOADCCTL_ADCEN7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIOADCCTL_OFFSET)*32)+(7*4))))

#define GPIOE_APB_GPIOADCCTL_ADCEN0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIOADCCTL_OFFSET)*32)+(0*4))))
#define GPIOE_APB_GPIOADCCTL_ADCEN1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIOADCCTL_OFFSET)*32)+(1*4))))
#define GPIOE_APB_GPIOADCCTL_ADCEN2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIOADCCTL_OFFSET)*32)+(2*4))))
#define GPIOE_APB_GPIOADCCTL_ADCEN3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIOADCCTL_OFFSET)*32)+(3*4))))
#define GPIOE_APB_GPIOADCCTL_ADCEN4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIOADCCTL_OFFSET)*32)+(4*4))))
#define GPIOE_APB_GPIOADCCTL_ADCEN5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIOADCCTL_OFFSET)*32)+(5*4))))
#define GPIOE_APB_GPIOADCCTL_ADCEN6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIOADCCTL_OFFSET)*32)+(6*4))))
#define GPIOE_APB_GPIOADCCTL_ADCEN7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIOADCCTL_OFFSET)*32)+(7*4))))



////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 4.24 GPIODMACTL ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOE_APB_GPIODMACTL            (((GPIODMACTL_TypeDef*)(GPIOE_APB_BASE+GPIO_APB_GPIODMACTL_OFFSET )))
#define GPIOE_APB_GPIODMACTL_R          (*((volatile uint32_t *)(GPIOE_APB_BASE+GPIO_APB_GPIODMACTL_OFFSET )))

#define GPIOE_AHB_GPIODMACTL            (((GPIODMACTL_TypeDef*)(GPIOE_AHB_BASE+GPIO_AHB_GPIODMACTL_OFFSET )))
#define GPIOE_AHB_GPIODMACTL_R          (*((volatile uint32_t *)(GPIOE_AHB_BASE+GPIO_AHB_GPIODMACTL_OFFSET )))

//--------
#define GPIOE_APB_GPIODMACTL_R_DMAEN_MASK    (0x000000FF)
#define GPIOE_APB_GPIODMACTL_R_DMAEN_BIT     (0)
#define GPIOE_APB_GPIODMACTL_R_DMAEN0_DIS    (0x00000000)
#define GPIOE_APB_GPIODMACTL_R_DMAEN1_DIS    (0x00000000)
#define GPIOE_APB_GPIODMACTL_R_DMAEN2_DIS    (0x00000000)
#define GPIOE_APB_GPIODMACTL_R_DMAEN3_DIS    (0x00000000)
#define GPIOE_APB_GPIODMACTL_R_DMAEN4_DIS    (0x00000000)
#define GPIOE_APB_GPIODMACTL_R_DMAEN5_DIS    (0x00000000)
#define GPIOE_APB_GPIODMACTL_R_DMAEN6_DIS    (0x00000000)
#define GPIOE_APB_GPIODMACTL_R_DMAEN7_DIS    (0x00000000)
#define GPIOE_APB_GPIODMACTL_R_DMAEN0_EN     (0x00000001)
#define GPIOE_APB_GPIODMACTL_R_DMAEN1_EN     (0x00000002)
#define GPIOE_APB_GPIODMACTL_R_DMAEN2_EN     (0x00000004)
#define GPIOE_APB_GPIODMACTL_R_DMAEN3_EN     (0x00000008)
#define GPIOE_APB_GPIODMACTL_R_DMAEN4_EN     (0x00000010)
#define GPIOE_APB_GPIODMACTL_R_DMAEN5_EN     (0x00000020)
#define GPIOE_APB_GPIODMACTL_R_DMAEN6_EN     (0x00000040)
#define GPIOE_APB_GPIODMACTL_R_DMAEN7_EN     (0x00000080)

#define GPIOE_APB_GPIODMACTL_DMAEN_MASK      (0x00000001)
#define GPIOE_APB_GPIODMACTL_DMAEN0_DIS      (0x00000000)
#define GPIOE_APB_GPIODMACTL_DMAEN1_DIS      (0x00000000)
#define GPIOE_APB_GPIODMACTL_DMAEN2_DIS      (0x00000000)
#define GPIOE_APB_GPIODMACTL_DMAEN3_DIS      (0x00000000)
#define GPIOE_APB_GPIODMACTL_DMAEN4_DIS      (0x00000000)
#define GPIOE_APB_GPIODMACTL_DMAEN5_DIS      (0x00000000)
#define GPIOE_APB_GPIODMACTL_DMAEN6_DIS      (0x00000000)
#define GPIOE_APB_GPIODMACTL_DMAEN7_DIS      (0x00000000)
#define GPIOE_APB_GPIODMACTL_DMAEN0_EN       (0x00000001)
#define GPIOE_APB_GPIODMACTL_DMAEN1_EN       (0x00000001)
#define GPIOE_APB_GPIODMACTL_DMAEN2_EN       (0x00000001)
#define GPIOE_APB_GPIODMACTL_DMAEN3_EN       (0x00000001)
#define GPIOE_APB_GPIODMACTL_DMAEN4_EN       (0x00000001)
#define GPIOE_APB_GPIODMACTL_DMAEN5_EN       (0x00000001)
#define GPIOE_APB_GPIODMACTL_DMAEN6_EN       (0x00000001)
#define GPIOE_APB_GPIODMACTL_DMAEN7_EN       (0x00000001)
//--------

//--------
#define GPIOE_AHB_GPIODMACTL_R_DMAEN_MASK    (0x000000FF)
#define GPIOE_AHB_GPIODMACTL_R_DMAEN_BIT     (0)
#define GPIOE_AHB_GPIODMACTL_R_DMAEN0_DIS    (0x00000000)
#define GPIOE_AHB_GPIODMACTL_R_DMAEN1_DIS    (0x00000000)
#define GPIOE_AHB_GPIODMACTL_R_DMAEN2_DIS    (0x00000000)
#define GPIOE_AHB_GPIODMACTL_R_DMAEN3_DIS    (0x00000000)
#define GPIOE_AHB_GPIODMACTL_R_DMAEN4_DIS    (0x00000000)
#define GPIOE_AHB_GPIODMACTL_R_DMAEN5_DIS    (0x00000000)
#define GPIOE_AHB_GPIODMACTL_R_DMAEN6_DIS    (0x00000000)
#define GPIOE_AHB_GPIODMACTL_R_DMAEN7_DIS    (0x00000000)
#define GPIOE_AHB_GPIODMACTL_R_DMAEN0_EN     (0x00000001)
#define GPIOE_AHB_GPIODMACTL_R_DMAEN1_EN     (0x00000002)
#define GPIOE_AHB_GPIODMACTL_R_DMAEN2_EN     (0x00000004)
#define GPIOE_AHB_GPIODMACTL_R_DMAEN3_EN     (0x00000008)
#define GPIOE_AHB_GPIODMACTL_R_DMAEN4_EN     (0x00000010)
#define GPIOE_AHB_GPIODMACTL_R_DMAEN5_EN     (0x00000020)
#define GPIOE_AHB_GPIODMACTL_R_DMAEN6_EN     (0x00000040)
#define GPIOE_AHB_GPIODMACTL_R_DMAEN7_EN     (0x00000080)

#define GPIOE_AHB_GPIODMACTL_DMAEN_MASK      (0x00000001)
#define GPIOE_AHB_GPIODMACTL_DMAEN0_DIS      (0x00000000)
#define GPIOE_AHB_GPIODMACTL_DMAEN1_DIS      (0x00000000)
#define GPIOE_AHB_GPIODMACTL_DMAEN2_DIS      (0x00000000)
#define GPIOE_AHB_GPIODMACTL_DMAEN3_DIS      (0x00000000)
#define GPIOE_AHB_GPIODMACTL_DMAEN4_DIS      (0x00000000)
#define GPIOE_AHB_GPIODMACTL_DMAEN5_DIS      (0x00000000)
#define GPIOE_AHB_GPIODMACTL_DMAEN6_DIS      (0x00000000)
#define GPIOE_AHB_GPIODMACTL_DMAEN7_DIS      (0x00000000)
#define GPIOE_AHB_GPIODMACTL_DMAEN0_EN       (0x00000001)
#define GPIOE_AHB_GPIODMACTL_DMAEN1_EN       (0x00000001)
#define GPIOE_AHB_GPIODMACTL_DMAEN2_EN       (0x00000001)
#define GPIOE_AHB_GPIODMACTL_DMAEN3_EN       (0x00000001)
#define GPIOE_AHB_GPIODMACTL_DMAEN4_EN       (0x00000001)
#define GPIOE_AHB_GPIODMACTL_DMAEN5_EN       (0x00000001)
#define GPIOE_AHB_GPIODMACTL_DMAEN6_EN       (0x00000001)
#define GPIOE_AHB_GPIODMACTL_DMAEN7_EN       (0x00000001)
//--------

#define GPIOE_AHB_GPIODMACTL_DMAEN0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIODMACTL_OFFSET)*32)+(0*4))))
#define GPIOE_AHB_GPIODMACTL_DMAEN1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIODMACTL_OFFSET)*32)+(1*4))))
#define GPIOE_AHB_GPIODMACTL_DMAEN2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIODMACTL_OFFSET)*32)+(2*4))))
#define GPIOE_AHB_GPIODMACTL_DMAEN3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIODMACTL_OFFSET)*32)+(3*4))))
#define GPIOE_AHB_GPIODMACTL_DMAEN4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIODMACTL_OFFSET)*32)+(4*4))))
#define GPIOE_AHB_GPIODMACTL_DMAEN5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIODMACTL_OFFSET)*32)+(5*4))))
#define GPIOE_AHB_GPIODMACTL_DMAEN6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIODMACTL_OFFSET)*32)+(6*4))))
#define GPIOE_AHB_GPIODMACTL_DMAEN7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_AHB_OFFSET+GPIO_AHB_GPIODMACTL_OFFSET)*32)+(7*4))))

#define GPIOE_APB_GPIODMACTL_DMAEN0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIODMACTL_OFFSET)*32)+(0*4))))
#define GPIOE_APB_GPIODMACTL_DMAEN1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIODMACTL_OFFSET)*32)+(1*4))))
#define GPIOE_APB_GPIODMACTL_DMAEN2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIODMACTL_OFFSET)*32)+(2*4))))
#define GPIOE_APB_GPIODMACTL_DMAEN3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIODMACTL_OFFSET)*32)+(3*4))))
#define GPIOE_APB_GPIODMACTL_DMAEN4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIODMACTL_OFFSET)*32)+(4*4))))
#define GPIOE_APB_GPIODMACTL_DMAEN5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIODMACTL_OFFSET)*32)+(5*4))))
#define GPIOE_APB_GPIODMACTL_DMAEN6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIODMACTL_OFFSET)*32)+(6*4))))
#define GPIOE_APB_GPIODMACTL_DMAEN7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOE_APB_OFFSET+GPIO_APB_GPIODMACTL_OFFSET)*32)+(7*4))))


////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 4.25 GPIOPeriphID4 ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOE_APB_GPIOPeriphID4            (((GPIOPeriphID4_TypeDef*)(GPIOE_APB_BASE+GPIO_APB_GPIOPeriphID4_OFFSET )))
#define GPIOE_APB_GPIOPeriphID4_R          (*((volatile const uint32_t *)(GPIOE_APB_BASE+GPIO_APB_GPIOPeriphID4_OFFSET )))

#define GPIOE_AHB_GPIOPeriphID4            (((GPIOPeriphID4_TypeDef*)(GPIOE_AHB_BASE+GPIO_AHB_GPIOPeriphID4_OFFSET )))
#define GPIOE_AHB_GPIOPeriphID4_R          (*((volatile const uint32_t *)(GPIOE_AHB_BASE+GPIO_AHB_GPIOPeriphID4_OFFSET )))

//--------
#define GPIOE_APB_GPIOPeriphID4_R_PID4_MASK     (0x000000FF)
#define GPIOE_APB_GPIOPeriphID4_R_PID4_BIT      (0)
#define GPIOE_APB_GPIOPeriphID4_R_PID4_DEFAULT  (0x00000000)

#define GPIOE_APB_GPIOPeriphID4_PID4_MASK       (0x000000FF)
#define GPIOE_APB_GPIOPeriphID4_PID4_DEFAULT    (0x00000000)
//--------

//--------
#define GPIOE_AHB_GPIOPeriphID4_R_PID4_MASK     (0x000000FF)
#define GPIOE_AHB_GPIOPeriphID4_R_PID4_BIT      (0)
#define GPIOE_AHB_GPIOPeriphID4_R_PID4_DEFAULT  (0x00000000)

#define GPIOE_AHB_GPIOPeriphID4_PID4_MASK       (0x000000FF)
#define GPIOE_AHB_GPIOPeriphID4_PID4_DEFAULT    (0x00000000)
//--------

////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 4.26 GPIOPeriphID5 ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOE_APB_GPIOPeriphID5            (((GPIOPeriphID5_TypeDef*)(GPIOE_APB_BASE+GPIO_APB_GPIOPeriphID5_OFFSET )))
#define GPIOE_APB_GPIOPeriphID5_R          (*((volatile const uint32_t *)(GPIOE_APB_BASE+GPIO_APB_GPIOPeriphID5_OFFSET )))

#define GPIOE_AHB_GPIOPeriphID5            (((GPIOPeriphID5_TypeDef*)(GPIOE_AHB_BASE+GPIO_AHB_GPIOPeriphID5_OFFSET )))
#define GPIOE_AHB_GPIOPeriphID5_R          (*((volatile const uint32_t *)(GPIOE_AHB_BASE+GPIO_AHB_GPIOPeriphID5_OFFSET )))

//--------
#define GPIOE_APB_GPIOPeriphID5_R_PID5_MASK     (0x000000FF)
#define GPIOE_APB_GPIOPeriphID5_R_PID5_BIT      (0)
#define GPIOE_APB_GPIOPeriphID5_R_PID5_DEFAULT  (0x00000000)

#define GPIOE_APB_GPIOPeriphID5_PID5_MASK       (0x000000FF)
#define GPIOE_APB_GPIOPeriphID5_PID5_DEFAULT    (0x00000000)
//--------

//--------
#define GPIOE_AHB_GPIOPeriphID5_R_PID5_MASK     (0x000000FF)
#define GPIOE_AHB_GPIOPeriphID5_R_PID5_BIT      (0)
#define GPIOE_AHB_GPIOPeriphID5_R_PID5_DEFAULT  (0x00000000)

#define GPIOE_AHB_GPIOPeriphID5_PID5_MASK       (0x000000FF)
#define GPIOE_AHB_GPIOPeriphID5_PID5_DEFAULT    (0x00000000)
//--------



////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 4.27 GPIOPeriphID6 ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOE_APB_GPIOPeriphID6            (((GPIOPeriphID6_TypeDef*)(GPIOE_APB_BASE+GPIO_APB_GPIOPeriphID6_OFFSET )))
#define GPIOE_APB_GPIOPeriphID6_R          (*((volatile const uint32_t *)(GPIOE_APB_BASE+GPIO_APB_GPIOPeriphID6_OFFSET )))

#define GPIOE_AHB_GPIOPeriphID6            (((GPIOPeriphID6_TypeDef*)(GPIOE_AHB_BASE+GPIO_AHB_GPIOPeriphID6_OFFSET )))
#define GPIOE_AHB_GPIOPeriphID6_R          (*((volatile const uint32_t *)(GPIOE_AHB_BASE+GPIO_AHB_GPIOPeriphID6_OFFSET )))

//--------
#define GPIOE_APB_GPIOPeriphID6_R_PID6_MASK     (0x000000FF)
#define GPIOE_APB_GPIOPeriphID6_R_PID6_BIT      (0)
#define GPIOE_APB_GPIOPeriphID6_R_PID6_DEFAULT  (0x00000000)

#define GPIOE_APB_GPIOPeriphID6_PID6_MASK       (0x000000FF)
#define GPIOE_APB_GPIOPeriphID6_PID6_DEFAULT    (0x00000000)
//--------

//--------
#define GPIOE_AHB_GPIOPeriphID6_R_PID6_MASK     (0x000000FF)
#define GPIOE_AHB_GPIOPeriphID6_R_PID6_BIT      (0)
#define GPIOE_AHB_GPIOPeriphID6_R_PID6_DEFAULT  (0x00000000)

#define GPIOE_AHB_GPIOPeriphID6_PID6_MASK       (0x000000FF)
#define GPIOE_AHB_GPIOPeriphID6_PID6_DEFAULT    (0x00000000)
//--------


////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 4.28 GPIOPeriphID7 ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOE_APB_GPIOPeriphID7            (((GPIOPeriphID7_TypeDef*)(GPIOE_APB_BASE+GPIO_APB_GPIOPeriphID7_OFFSET )))
#define GPIOE_APB_GPIOPeriphID7_R          (*((volatile const uint32_t *)(GPIOE_APB_BASE+GPIO_APB_GPIOPeriphID7_OFFSET )))

#define GPIOE_AHB_GPIOPeriphID7            (((GPIOPeriphID7_TypeDef*)(GPIOE_AHB_BASE+GPIO_AHB_GPIOPeriphID7_OFFSET )))
#define GPIOE_AHB_GPIOPeriphID7_R          (*((volatile const uint32_t *)(GPIOE_AHB_BASE+GPIO_AHB_GPIOPeriphID7_OFFSET )))

//--------
#define GPIOE_APB_GPIOPeriphID7_R_PID7_MASK     (0x000000FF)
#define GPIOE_APB_GPIOPeriphID7_R_PID7_BIT      (0)
#define GPIOE_APB_GPIOPeriphID7_R_PID7_DEFAULT  (0x00000000)

#define GPIOE_APB_GPIOPeriphID7_PID7_MASK       (0x000000FF)
#define GPIOE_APB_GPIOPeriphID7_PID7_DEFAULT    (0x00000000)
//--------

//--------
#define GPIOE_AHB_GPIOPeriphID7_R_PID7_MASK     (0x000000FF)
#define GPIOE_AHB_GPIOPeriphID7_R_PID7_BIT      (0)
#define GPIOE_AHB_GPIOPeriphID7_R_PID7_DEFAULT  (0x00000000)

#define GPIOE_AHB_GPIOPeriphID7_PID7_MASK       (0x000000FF)
#define GPIOE_AHB_GPIOPeriphID7_PID7_DEFAULT    (0x00000000)
//--------


////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 4.29 GPIOPeriphID0 ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOE_APB_GPIOPeriphID0            (((GPIOPeriphID0_TypeDef*)(GPIOE_APB_BASE+GPIO_APB_GPIOPeriphID0_OFFSET )))
#define GPIOE_APB_GPIOPeriphID0_R          (*((volatile const uint32_t *)(GPIOE_APB_BASE+GPIO_APB_GPIOPeriphID0_OFFSET )))

#define GPIOE_AHB_GPIOPeriphID0            (((GPIOPeriphID0_TypeDef*)(GPIOE_AHB_BASE+GPIO_AHB_GPIOPeriphID0_OFFSET )))
#define GPIOE_AHB_GPIOPeriphID0_R          (*((volatile const uint32_t *)(GPIOE_AHB_BASE+GPIO_AHB_GPIOPeriphID0_OFFSET )))

//--------
#define GPIOE_APB_GPIOPeriphID0_R_PID0_MASK     (0x000000FF)
#define GPIOE_APB_GPIOPeriphID0_R_PID0_BIT      (0)
#define GPIOE_APB_GPIOPeriphID0_R_PID0_DEFAULT  (0x00000061)

#define GPIOE_APB_GPIOPeriphID0_PID0_MASK       (0x000000FF)
#define GPIOE_APB_GPIOPeriphID0_PID0_DEFAULT    (0x00000061)
//--------

//--------
#define GPIOE_AHB_GPIOPeriphID0_R_PID0_MASK     (0x000000FF)
#define GPIOE_AHB_GPIOPeriphID0_R_PID0_BIT      (0)
#define GPIOE_AHB_GPIOPeriphID0_R_PID0_DEFAULT  (0x00000061)

#define GPIOE_AHB_GPIOPeriphID0_PID0_MASK       (0x000000FF)
#define GPIOE_AHB_GPIOPeriphID0_PID0_DEFAULT    (0x00000061)
//--------

////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 4.30 GPIOPeriphID1 ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOE_APB_GPIOPeriphID1            (((GPIOPeriphID1_TypeDef*)(GPIOE_APB_BASE+GPIO_APB_GPIOPeriphID1_OFFSET )))
#define GPIOE_APB_GPIOPeriphID1_R          (*((volatile const uint32_t *)(GPIOE_APB_BASE+GPIO_APB_GPIOPeriphID1_OFFSET )))

#define GPIOE_AHB_GPIOPeriphID1            (((GPIOPeriphID1_TypeDef*)(GPIOE_AHB_BASE+GPIO_AHB_GPIOPeriphID1_OFFSET )))
#define GPIOE_AHB_GPIOPeriphID1_R          (*((volatile const uint32_t *)(GPIOE_AHB_BASE+GPIO_AHB_GPIOPeriphID1_OFFSET )))

//--------
#define GPIOE_APB_GPIOPeriphID1_R_PID1_MASK     (0x000000FF)
#define GPIOE_APB_GPIOPeriphID1_R_PID1_BIT      (0)
#define GPIOE_APB_GPIOPeriphID1_R_PID1_DEFAULT  (0x00000000)

#define GPIOE_APB_GPIOPeriphID1_PID1_MASK       (0x000000FF)
#define GPIOE_APB_GPIOPeriphID1_PID1_DEFAULT    (0x00000000)
//--------

//--------
#define GPIOE_AHB_GPIOPeriphID1_R_PID1_MASK     (0x000000FF)
#define GPIOE_AHB_GPIOPeriphID1_R_PID1_BIT      (0)
#define GPIOE_AHB_GPIOPeriphID1_R_PID1_DEFAULT  (0x00000000)

#define GPIOE_AHB_GPIOPeriphID1_PID1_MASK       (0x000000FF)
#define GPIOE_AHB_GPIOPeriphID1_PID1_DEFAULT    (0x00000000)
//--------


////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 4.31 GPIOPeriphID2 ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOE_APB_GPIOPeriphID2            (((GPIOPeriphID2_TypeDef*)(GPIOE_APB_BASE+GPIO_APB_GPIOPeriphID2_OFFSET )))
#define GPIOE_APB_GPIOPeriphID2_R          (*((volatile const uint32_t *)(GPIOE_APB_BASE+GPIO_APB_GPIOPeriphID2_OFFSET )))

#define GPIOE_AHB_GPIOPeriphID2            (((GPIOPeriphID2_TypeDef*)(GPIOE_AHB_BASE+GPIO_AHB_GPIOPeriphID2_OFFSET )))
#define GPIOE_AHB_GPIOPeriphID2_R          (*((volatile const uint32_t *)(GPIOE_AHB_BASE+GPIO_AHB_GPIOPeriphID2_OFFSET )))

//--------
#define GPIOE_APB_GPIOPeriphID2_R_PID2_MASK     (0x000000FF)
#define GPIOE_APB_GPIOPeriphID2_R_PID2_BIT      (0)
#define GPIOE_APB_GPIOPeriphID2_R_PID2_DEFAULT  (0x00000018)

#define GPIOE_APB_GPIOPeriphID2_PID2_MASK       (0x000000FF)
#define GPIOE_APB_GPIOPeriphID2_PID2_DEFAULT    (0x00000018)
//--------

//--------
#define GPIOE_AHB_GPIOPeriphID2_R_PID2_MASK     (0x000000FF)
#define GPIOE_AHB_GPIOPeriphID2_R_PID2_BIT      (0)
#define GPIOE_AHB_GPIOPeriphID2_R_PID2_DEFAULT  (0x00000018)

#define GPIOE_AHB_GPIOPeriphID2_PID2_MASK       (0x000000FF)
#define GPIOE_AHB_GPIOPeriphID2_PID2_DEFAULT    (0x00000018)
//--------


////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 4.32 GPIOPeriphID3 ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOE_APB_GPIOPeriphID3            (((GPIOPeriphID3_TypeDef*)(GPIOE_APB_BASE+GPIO_APB_GPIOPeriphID3_OFFSET )))
#define GPIOE_APB_GPIOPeriphID3_R          (*((volatile const uint32_t *)(GPIOE_APB_BASE+GPIO_APB_GPIOPeriphID3_OFFSET )))

#define GPIOE_AHB_GPIOPeriphID3            (((GPIOPeriphID3_TypeDef*)(GPIOE_AHB_BASE+GPIO_AHB_GPIOPeriphID3_OFFSET )))
#define GPIOE_AHB_GPIOPeriphID3_R          (*((volatile const uint32_t *)(GPIOE_AHB_BASE+GPIO_AHB_GPIOPeriphID3_OFFSET )))

//--------
#define GPIOE_APB_GPIOPeriphID3_R_PID3_MASK     (0x000000FF)
#define GPIOE_APB_GPIOPeriphID3_R_PID3_BIT      (0)
#define GPIOE_APB_GPIOPeriphID3_R_PID3_DEFAULT  (0x00000001)

#define GPIOE_APB_GPIOPeriphID3_PID3_MASK       (0x000000FF)
#define GPIOE_APB_GPIOPeriphID3_PID3_DEFAULT    (0x00000001)
//--------

//--------
#define GPIOE_AHB_GPIOPeriphID3_R_PID3_MASK     (0x000000FF)
#define GPIOE_AHB_GPIOPeriphID3_R_PID3_BIT      (0)
#define GPIOE_AHB_GPIOPeriphID3_R_PID3_DEFAULT  (0x00000001)

#define GPIOE_AHB_GPIOPeriphID3_PID3_MASK       (0x000000FF)
#define GPIOE_AHB_GPIOPeriphID3_PID3_DEFAULT    (0x00000001)
//--------

////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 4.33 GPIOPCellID0 ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOE_APB_GPIOPCellID0            (((GPIOPCellID0_TypeDef*)(GPIOE_APB_BASE+GPIO_APB_GPIOPCellID0_OFFSET )))
#define GPIOE_APB_GPIOPCellID0_R          (*((volatile const uint32_t *)(GPIOE_APB_BASE+GPIO_APB_GPIOPCellID0_OFFSET )))

#define GPIOE_AHB_GPIOPCellID0            (((GPIOPCellID0_TypeDef*)(GPIOE_AHB_BASE+GPIO_AHB_GPIOPCellID0_OFFSET )))
#define GPIOE_AHB_GPIOPCellID0_R          (*((volatile const uint32_t *)(GPIOE_AHB_BASE+GPIO_AHB_GPIOPCellID0_OFFSET )))

//--------
#define GPIOE_APB_GPIOPCellID0_R_CID0_MASK     (0x000000FF)
#define GPIOE_APB_GPIOPCellID0_R_CID0_BIT      (0)
#define GPIOE_APB_GPIOPCellID0_R_CID0_DEFAULT  (0x0000000D)

#define GPIOE_APB_GPIOPCellID0_CID0_MASK       (0x000000FF)
#define GPIOE_APB_GPIOPCellID0_CID0_DEFAULT    (0x0000000D)
//--------

//--------
#define GPIOE_AHB_GPIOPCellID0_R_CID0_MASK     (0x000000FF)
#define GPIOE_AHB_GPIOPCellID0_R_CID0_BIT      (0)
#define GPIOE_AHB_GPIOPCellID0_R_CID0_DEFAULT  (0x0000000D)

#define GPIOE_AHB_GPIOPCellID0_CID0_MASK       (0x000000FF)
#define GPIOE_AHB_GPIOPCellID0_CID0_DEFAULT    (0x0000000D)
//--------

////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 4.34 GPIOPCellID1 ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOE_APB_GPIOPCellID1            (((GPIOPCellID1_TypeDef*)(GPIOE_APB_BASE+GPIO_APB_GPIOPCellID1_OFFSET )))
#define GPIOE_APB_GPIOPCellID1_R          (*((volatile const uint32_t *)(GPIOE_APB_BASE+GPIO_APB_GPIOPCellID1_OFFSET )))

#define GPIOE_AHB_GPIOPCellID1            (((GPIOPCellID1_TypeDef*)(GPIOE_AHB_BASE+GPIO_AHB_GPIOPCellID1_OFFSET )))
#define GPIOE_AHB_GPIOPCellID1_R          (*((volatile const uint32_t *)(GPIOE_AHB_BASE+GPIO_AHB_GPIOPCellID1_OFFSET )))

//--------
#define GPIOE_APB_GPIOPCellID1_R_CID1_MASK     (0x000000FF)
#define GPIOE_APB_GPIOPCellID1_R_CID1_BIT      (0)
#define GPIOE_APB_GPIOPCellID1_R_CID1_DEFAULT  (0x000000F0)

#define GPIOE_APB_GPIOPCellID1_CID1_MASK       (0x000000FF)
#define GPIOE_APB_GPIOPCellID1_CID1_DEFAULT    (0x000000F0)
//--------

//--------
#define GPIOE_AHB_GPIOPCellID1_R_CID1_MASK     (0x000000FF)
#define GPIOE_AHB_GPIOPCellID1_R_CID1_BIT      (0)
#define GPIOE_AHB_GPIOPCellID1_R_CID1_DEFAULT  (0x000000F0)

#define GPIOE_AHB_GPIOPCellID1_CID1_MASK       (0x000000FF)
#define GPIOE_AHB_GPIOPCellID1_CID1_DEFAULT    (0x000000F0)
//--------


////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 4.35 GPIOPCellID2 ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOE_APB_GPIOPCellID2            (((GPIOPCellID2_TypeDef*)(GPIOE_APB_BASE+GPIO_APB_GPIOPCellID2_OFFSET )))
#define GPIOE_APB_GPIOPCellID2_R          (*((volatile const uint32_t *)(GPIOE_APB_BASE+GPIO_APB_GPIOPCellID2_OFFSET )))

#define GPIOE_AHB_GPIOPCellID2            (((GPIOPCellID2_TypeDef*)(GPIOE_AHB_BASE+GPIO_AHB_GPIOPCellID2_OFFSET )))
#define GPIOE_AHB_GPIOPCellID2_R          (*((volatile const uint32_t *)(GPIOE_AHB_BASE+GPIO_AHB_GPIOPCellID2_OFFSET )))

//--------
#define GPIOE_APB_GPIOPCellID2_R_CID2_MASK     (0x000000FF)
#define GPIOE_APB_GPIOPCellID2_R_CID2_BIT      (0)
#define GPIOE_APB_GPIOPCellID2_R_CID2_DEFAULT  (0x00000005)

#define GPIOE_APB_GPIOPCellID2_CID2_MASK       (0x000000FF)
#define GPIOE_APB_GPIOPCellID2_CID2_DEFAULT    (0x00000005)
//--------

//--------
#define GPIOE_AHB_GPIOPCellID2_R_CID2_MASK     (0x000000FF)
#define GPIOE_AHB_GPIOPCellID2_R_CID2_BIT      (0)
#define GPIOE_AHB_GPIOPCellID2_R_CID2_DEFAULT  (0x00000005)

#define GPIOE_AHB_GPIOPCellID2_CID2_MASK       (0x000000FF)
#define GPIOE_AHB_GPIOPCellID2_CID2_DEFAULT    (0x00000005)
//--------


////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 4.36 GPIOPCellID3 ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOE_APB_GPIOPCellID3            (((GPIOPCellID3_TypeDef*)(GPIOE_APB_BASE+GPIO_APB_GPIOPCellID3_OFFSET )))
#define GPIOE_APB_GPIOPCellID3_R          (*((volatile const uint32_t *)(GPIOE_APB_BASE+GPIO_APB_GPIOPCellID3_OFFSET )))

#define GPIOE_AHB_GPIOPCellID3            (((GPIOPCellID3_TypeDef*)(GPIOE_AHB_BASE+GPIO_AHB_GPIOPCellID3_OFFSET )))
#define GPIOE_AHB_GPIOPCellID3_R          (*((volatile const uint32_t *)(GPIOE_AHB_BASE+GPIO_AHB_GPIOPCellID3_OFFSET )))

//--------
#define GPIOE_APB_GPIOPCellID3_R_CID3_MASK     (0x000000FF)
#define GPIOE_APB_GPIOPCellID3_R_CID3_BIT      (0)
#define GPIOE_APB_GPIOPCellID3_R_CID3_DEFAULT  (0x000000B1)

#define GPIOE_APB_GPIOPCellID3_CID3_MASK       (0x000000FF)
#define GPIOE_APB_GPIOPCellID3_CID3_DEFAULT    (0x000000B1)
//--------

//--------
#define GPIOE_AHB_GPIOPCellID3_R_CID3_MASK     (0x000000FF)
#define GPIOE_AHB_GPIOPCellID3_R_CID3_BIT      (0)
#define GPIOE_AHB_GPIOPCellID3_R_CID3_DEFAULT  (0x000000B1)

#define GPIOE_AHB_GPIOPCellID3_CID3_MASK       (0x000000FF)
#define GPIOE_AHB_GPIOPCellID3_CID3_DEFAULT    (0x000000B1)
//--------







//todo
////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 5 GPIOF ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////


////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 5.1 GPIODATA ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOF_APB_GPIODATA            (((GPIODATA_TypeDef*)(GPIOF_APB_BASE+GPIO_APB_GPIODATA_OFFSET )))
#define GPIOF_APB_GPIODATA_R          (*((volatile uint32_t *)(GPIOF_APB_BASE+GPIO_APB_GPIODATA_OFFSET )))
#define GPIOF_APB_GPIODATA0_R          (*((volatile uint32_t *)(GPIOF_APB_BASE+GPIO_APB_GPIODATA0_OFFSET )))
#define GPIOF_APB_GPIODATA1_R          (*((volatile uint32_t *)(GPIOF_APB_BASE+GPIO_APB_GPIODATA1_OFFSET )))
#define GPIOF_APB_GPIODATA2_R          (*((volatile uint32_t *)(GPIOF_APB_BASE+GPIO_APB_GPIODATA2_OFFSET )))
#define GPIOF_APB_GPIODATA3_R          (*((volatile uint32_t *)(GPIOF_APB_BASE+GPIO_APB_GPIODATA3_OFFSET )))
#define GPIOF_APB_GPIODATA4_R          (*((volatile uint32_t *)(GPIOF_APB_BASE+GPIO_APB_GPIODATA4_OFFSET )))
#define GPIOF_APB_GPIODATA5_R          (*((volatile uint32_t *)(GPIOF_APB_BASE+GPIO_APB_GPIODATA5_OFFSET )))
#define GPIOF_APB_GPIODATA6_R          (*((volatile uint32_t *)(GPIOF_APB_BASE+GPIO_APB_GPIODATA6_OFFSET )))
#define GPIOF_APB_GPIODATA7_R          (*((volatile uint32_t *)(GPIOF_APB_BASE+GPIO_APB_GPIODATA7_OFFSET )))

#define GPIOF_AHB_GPIODATA            (((GPIODATA_TypeDef*)(GPIOF_AHB_BASE+GPIO_AHB_GPIODATA_OFFSET )))
#define GPIOF_AHB_GPIODATA_R          (*((volatile uint32_t *)(GPIOF_AHB_BASE+GPIO_AHB_GPIODATA_OFFSET )))
#define GPIOF_AHB_GPIODATA0_R         (*((volatile uint32_t *)(GPIOF_AHB_BASE+GPIO_AHB_GPIODATA0_OFFSET )))
#define GPIOF_AHB_GPIODATA1_R         (*((volatile uint32_t *)(GPIOF_AHB_BASE+GPIO_AHB_GPIODATA1_OFFSET )))
#define GPIOF_AHB_GPIODATA2_R         (*((volatile uint32_t *)(GPIOF_AHB_BASE+GPIO_AHB_GPIODATA2_OFFSET )))
#define GPIOF_AHB_GPIODATA3_R         (*((volatile uint32_t *)(GPIOF_AHB_BASE+GPIO_AHB_GPIODATA3_OFFSET )))
#define GPIOF_AHB_GPIODATA4_R         (*((volatile uint32_t *)(GPIOF_AHB_BASE+GPIO_AHB_GPIODATA4_OFFSET )))
#define GPIOF_AHB_GPIODATA5_R         (*((volatile uint32_t *)(GPIOF_AHB_BASE+GPIO_AHB_GPIODATA5_OFFSET )))
#define GPIOF_AHB_GPIODATA6_R         (*((volatile uint32_t *)(GPIOF_AHB_BASE+GPIO_AHB_GPIODATA6_OFFSET )))
#define GPIOF_AHB_GPIODATA7_R         (*((volatile uint32_t *)(GPIOF_AHB_BASE+GPIO_AHB_GPIODATA7_OFFSET )))

#define GPIOF_APB_GPIODAT            (((GPIODAT_TypeDef*)(GPIOF_APB_BASE+GPIO_APB_GPIODAT_OFFSET )))
#define GPIOF_APB_GPIODAT_R          (*((volatile uint32_t *)(GPIOF_APB_BASE+GPIO_APB_GPIODAT_OFFSET )))

#define GPIOF_AHB_GPIODAT            (((GPIODAT_TypeDef*)(GPIOF_AHB_BASE+GPIO_AHB_GPIODAT_OFFSET )))
#define GPIOF_AHB_GPIODAT_R          (*((volatile uint32_t *)(GPIOF_AHB_BASE+GPIO_AHB_GPIODAT_OFFSET )))


//--------
#define GPIOF_APB_GPIODATA_R_DATA_MASK      (0x000000FF)
#define GPIOF_APB_GPIODATA_R_DATA_BIT       (0)
#define GPIOF_APB_GPIODATA_R_DATA0_LOW      (0x00000000)
#define GPIOF_APB_GPIODATA_R_DATA1_LOW      (0x00000000)
#define GPIOF_APB_GPIODATA_R_DATA2_LOW      (0x00000000)
#define GPIOF_APB_GPIODATA_R_DATA3_LOW      (0x00000000)
#define GPIOF_APB_GPIODATA_R_DATA4_LOW      (0x00000000)
#define GPIOF_APB_GPIODATA_R_DATA5_LOW      (0x00000000)
#define GPIOF_APB_GPIODATA_R_DATA6_LOW      (0x00000000)
#define GPIOF_APB_GPIODATA_R_DATA7_LOW      (0x00000000)
#define GPIOF_APB_GPIODATA_R_DATA0_HIGH     (0x00000001)
#define GPIOF_APB_GPIODATA_R_DATA1_HIGH     (0x00000002)
#define GPIOF_APB_GPIODATA_R_DATA2_HIGH     (0x00000004)
#define GPIOF_APB_GPIODATA_R_DATA3_HIGH     (0x00000008)
#define GPIOF_APB_GPIODATA_R_DATA4_HIGH     (0x00000010)
#define GPIOF_APB_GPIODATA_R_DATA5_HIGH     (0x00000020)
#define GPIOF_APB_GPIODATA_R_DATA6_HIGH     (0x00000040)
#define GPIOF_APB_GPIODATA_R_DATA7_HIGH     (0x00000080)

#define GPIOF_APB_GPIODATA_DATA_MASK        (0x00000001)
#define GPIOF_APB_GPIODATA_DATA0_LOW        (0x00000000)
#define GPIOF_APB_GPIODATA_DATA1_LOW        (0x00000000)
#define GPIOF_APB_GPIODATA_DATA2_LOW        (0x00000000)
#define GPIOF_APB_GPIODATA_DATA3_LOW        (0x00000000)
#define GPIOF_APB_GPIODATA_DATA4_LOW        (0x00000000)
#define GPIOF_APB_GPIODATA_DATA5_LOW        (0x00000000)
#define GPIOF_APB_GPIODATA_DATA6_LOW        (0x00000000)
#define GPIOF_APB_GPIODATA_DATA7_LOW        (0x00000000)
#define GPIOF_APB_GPIODATA_DATA0_HIGH       (0x00000001)
#define GPIOF_APB_GPIODATA_DATA1_HIGH       (0x00000001)
#define GPIOF_APB_GPIODATA_DATA2_HIGH       (0x00000001)
#define GPIOF_APB_GPIODATA_DATA3_HIGH       (0x00000001)
#define GPIOF_APB_GPIODATA_DATA4_HIGH       (0x00000001)
#define GPIOF_APB_GPIODATA_DATA5_HIGH       (0x00000001)
#define GPIOF_APB_GPIODATA_DATA6_HIGH       (0x00000001)
#define GPIOF_APB_GPIODATA_DATA7_HIGH       (0x00000001)
//--------

//--------
#define GPIOF_AHB_GPIODATA_R_DATA_MASK      (0x000000FF)
#define GPIOF_AHB_GPIODATA_R_DATA_BIT       (0)
#define GPIOF_AHB_GPIODATA_R_DATA0_LOW      (0x00000000)
#define GPIOF_AHB_GPIODATA_R_DATA1_LOW      (0x00000000)
#define GPIOF_AHB_GPIODATA_R_DATA2_LOW      (0x00000000)
#define GPIOF_AHB_GPIODATA_R_DATA3_LOW      (0x00000000)
#define GPIOF_AHB_GPIODATA_R_DATA4_LOW      (0x00000000)
#define GPIOF_AHB_GPIODATA_R_DATA5_LOW      (0x00000000)
#define GPIOF_AHB_GPIODATA_R_DATA6_LOW      (0x00000000)
#define GPIOF_AHB_GPIODATA_R_DATA7_LOW      (0x00000000)
#define GPIOF_AHB_GPIODATA_R_DATA0_HIGH     (0x00000001)
#define GPIOF_AHB_GPIODATA_R_DATA1_HIGH     (0x00000002)
#define GPIOF_AHB_GPIODATA_R_DATA2_HIGH     (0x00000004)
#define GPIOF_AHB_GPIODATA_R_DATA3_HIGH     (0x00000008)
#define GPIOF_AHB_GPIODATA_R_DATA4_HIGH     (0x00000010)
#define GPIOF_AHB_GPIODATA_R_DATA5_HIGH     (0x00000020)
#define GPIOF_AHB_GPIODATA_R_DATA6_HIGH     (0x00000040)
#define GPIOF_AHB_GPIODATA_R_DATA7_HIGH     (0x00000080)

#define GPIOF_AHB_GPIODATA_DATA_MASK        (0x00000001)
#define GPIOF_AHB_GPIODATA_DATA0_LOW        (0x00000000)
#define GPIOF_AHB_GPIODATA_DATA1_LOW        (0x00000000)
#define GPIOF_AHB_GPIODATA_DATA2_LOW        (0x00000000)
#define GPIOF_AHB_GPIODATA_DATA3_LOW        (0x00000000)
#define GPIOF_AHB_GPIODATA_DATA4_LOW        (0x00000000)
#define GPIOF_AHB_GPIODATA_DATA5_LOW        (0x00000000)
#define GPIOF_AHB_GPIODATA_DATA6_LOW        (0x00000000)
#define GPIOF_AHB_GPIODATA_DATA7_LOW        (0x00000000)
#define GPIOF_AHB_GPIODATA_DATA0_HIGH       (0x00000001)
#define GPIOF_AHB_GPIODATA_DATA1_HIGH       (0x00000001)
#define GPIOF_AHB_GPIODATA_DATA2_HIGH       (0x00000001)
#define GPIOF_AHB_GPIODATA_DATA3_HIGH       (0x00000001)
#define GPIOF_AHB_GPIODATA_DATA4_HIGH       (0x00000001)
#define GPIOF_AHB_GPIODATA_DATA5_HIGH       (0x00000001)
#define GPIOF_AHB_GPIODATA_DATA6_HIGH       (0x00000001)
#define GPIOF_AHB_GPIODATA_DATA7_HIGH       (0x00000001)
//--------


//--------
#define GPIOF_APB_GPIODAT_R_DAT_MASK        (0x000000FF)
#define GPIOF_APB_GPIODAT_R_DAT_BIT         (0)
#define GPIOF_APB_GPIODAT_R_DAT0_LOW        (0x00000000)
#define GPIOF_APB_GPIODAT_R_DAT1_LOW        (0x00000000)
#define GPIOF_APB_GPIODAT_R_DAT2_LOW        (0x00000000)
#define GPIOF_APB_GPIODAT_R_DAT3_LOW        (0x00000000)
#define GPIOF_APB_GPIODAT_R_DAT4_LOW        (0x00000000)
#define GPIOF_APB_GPIODAT_R_DAT5_LOW        (0x00000000)
#define GPIOF_APB_GPIODAT_R_DAT6_LOW        (0x00000000)
#define GPIOF_APB_GPIODAT_R_DAT7_LOW        (0x00000000)
#define GPIOF_APB_GPIODAT_R_DAT0_HIGH       (0x00000001)
#define GPIOF_APB_GPIODAT_R_DAT1_HIGH       (0x00000002)
#define GPIOF_APB_GPIODAT_R_DAT2_HIGH       (0x00000004)
#define GPIOF_APB_GPIODAT_R_DAT3_HIGH       (0x00000008)
#define GPIOF_APB_GPIODAT_R_DAT4_HIGH       (0x00000010)
#define GPIOF_APB_GPIODAT_R_DAT5_HIGH       (0x00000020)
#define GPIOF_APB_GPIODAT_R_DAT6_HIGH       (0x00000040)
#define GPIOF_APB_GPIODAT_R_DAT7_HIGH       (0x00000080)

#define GPIOF_APB_GPIODAT_DAT_MASK          (0x00000001)
#define GPIOF_APB_GPIODAT_DAT0_LOW          (0x00000000)
#define GPIOF_APB_GPIODAT_DAT1_LOW          (0x00000000)
#define GPIOF_APB_GPIODAT_DAT2_LOW          (0x00000000)
#define GPIOF_APB_GPIODAT_DAT3_LOW          (0x00000000)
#define GPIOF_APB_GPIODAT_DAT4_LOW          (0x00000000)
#define GPIOF_APB_GPIODAT_DAT5_LOW          (0x00000000)
#define GPIOF_APB_GPIODAT_DAT6_LOW          (0x00000000)
#define GPIOF_APB_GPIODAT_DAT7_LOW          (0x00000000)
#define GPIOF_APB_GPIODAT_DAT0_HIGH         (0x00000001)
#define GPIOF_APB_GPIODAT_DAT1_HIGH         (0x00000001)
#define GPIOF_APB_GPIODAT_DAT2_HIGH         (0x00000001)
#define GPIOF_APB_GPIODAT_DAT3_HIGH         (0x00000001)
#define GPIOF_APB_GPIODAT_DAT4_HIGH         (0x00000001)
#define GPIOF_APB_GPIODAT_DAT5_HIGH         (0x00000001)
#define GPIOF_APB_GPIODAT_DAT6_HIGH         (0x00000001)
#define GPIOF_APB_GPIODAT_DAT7_HIGH         (0x00000001)
//--------

//--------
#define GPIOF_AHB_GPIODAT_R_DAT_MASK        (0x000000FF)
#define GPIOF_AHB_GPIODAT_R_DAT_BIT         (0)
#define GPIOF_AHB_GPIODAT_R_DAT0_LOW        (0x00000000)
#define GPIOF_AHB_GPIODAT_R_DAT1_LOW        (0x00000000)
#define GPIOF_AHB_GPIODAT_R_DAT2_LOW        (0x00000000)
#define GPIOF_AHB_GPIODAT_R_DAT3_LOW        (0x00000000)
#define GPIOF_AHB_GPIODAT_R_DAT4_LOW        (0x00000000)
#define GPIOF_AHB_GPIODAT_R_DAT5_LOW        (0x00000000)
#define GPIOF_AHB_GPIODAT_R_DAT6_LOW        (0x00000000)
#define GPIOF_AHB_GPIODAT_R_DAT7_LOW        (0x00000000)
#define GPIOF_AHB_GPIODAT_R_DAT0_HIGH       (0x00000001)
#define GPIOF_AHB_GPIODAT_R_DAT1_HIGH       (0x00000002)
#define GPIOF_AHB_GPIODAT_R_DAT2_HIGH       (0x00000004)
#define GPIOF_AHB_GPIODAT_R_DAT3_HIGH       (0x00000008)
#define GPIOF_AHB_GPIODAT_R_DAT4_HIGH       (0x00000010)
#define GPIOF_AHB_GPIODAT_R_DAT5_HIGH       (0x00000020)
#define GPIOF_AHB_GPIODAT_R_DAT6_HIGH       (0x00000040)
#define GPIOF_AHB_GPIODAT_R_DAT7_HIGH       (0x00000080)

#define GPIOF_AHB_GPIODAT_DAT_MASK          (0x00000001)
#define GPIOF_AHB_GPIODAT_DAT0_LOW          (0x00000000)
#define GPIOF_AHB_GPIODAT_DAT1_LOW          (0x00000000)
#define GPIOF_AHB_GPIODAT_DAT2_LOW          (0x00000000)
#define GPIOF_AHB_GPIODAT_DAT3_LOW          (0x00000000)
#define GPIOF_AHB_GPIODAT_DAT4_LOW          (0x00000000)
#define GPIOF_AHB_GPIODAT_DAT5_LOW          (0x00000000)
#define GPIOF_AHB_GPIODAT_DAT6_LOW          (0x00000000)
#define GPIOF_AHB_GPIODAT_DAT7_LOW          (0x00000000)
#define GPIOF_AHB_GPIODAT_DAT0_HIGH         (0x00000001)
#define GPIOF_AHB_GPIODAT_DAT1_HIGH         (0x00000001)
#define GPIOF_AHB_GPIODAT_DAT2_HIGH         (0x00000001)
#define GPIOF_AHB_GPIODAT_DAT3_HIGH         (0x00000001)
#define GPIOF_AHB_GPIODAT_DAT4_HIGH         (0x00000001)
#define GPIOF_AHB_GPIODAT_DAT5_HIGH         (0x00000001)
#define GPIOF_AHB_GPIODAT_DAT6_HIGH         (0x00000001)
#define GPIOF_AHB_GPIODAT_DAT7_HIGH         (0x00000001)
//--------



#define GPIOF_AHB_GPIODATA_DATA0_BB         (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIODATA_OFFSET)*32)+(0*4))))
#define GPIOF_AHB_GPIODATA_DATA1_BB         (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIODATA_OFFSET)*32)+(1*4))))
#define GPIOF_AHB_GPIODATA_DATA2_BB         (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIODATA_OFFSET)*32)+(2*4))))
#define GPIOF_AHB_GPIODATA_DATA3_BB         (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIODATA_OFFSET)*32)+(3*4))))
#define GPIOF_AHB_GPIODATA_DATA4_BB         (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIODATA_OFFSET)*32)+(4*4))))
#define GPIOF_AHB_GPIODATA_DATA5_BB         (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIODATA_OFFSET)*32)+(5*4))))
#define GPIOF_AHB_GPIODATA_DATA6_BB         (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIODATA_OFFSET)*32)+(6*4))))
#define GPIOF_AHB_GPIODATA_DATA7_BB         (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIODATA_OFFSET)*32)+(7*4))))

#define GPIOF_AHB_GPIODATA0_DATA0_BB        (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIODATA0_OFFSET)*32)+(0*4))))
#define GPIOF_AHB_GPIODATA1_DATA1_BB        (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIODATA1_OFFSET)*32)+(1*4))))
#define GPIOF_AHB_GPIODATA2_DATA2_BB        (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIODATA2_OFFSET)*32)+(2*4))))
#define GPIOF_AHB_GPIODATA3_DATA3_BB        (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIODATA3_OFFSET)*32)+(3*4))))
#define GPIOF_AHB_GPIODATA4_DATA4_BB        (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIODATA4_OFFSET)*32)+(4*4))))
#define GPIOF_AHB_GPIODATA5_DATA5_BB        (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIODATA5_OFFSET)*32)+(5*4))))
#define GPIOF_AHB_GPIODATA6_DATA6_BB        (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIODATA6_OFFSET)*32)+(6*4))))
#define GPIOF_AHB_GPIODATA7_DATA7_BB        (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIODATA7_OFFSET)*32)+(7*4))))

#define GPIOF_AHB_GPIODAT_DAT0_BB           (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIODAT_OFFSET)*32)+(0*4))))
#define GPIOF_AHB_GPIODAT_DAT1_BB           (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIODAT_OFFSET)*32)+(1*4))))
#define GPIOF_AHB_GPIODAT_DAT2_BB           (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIODAT_OFFSET)*32)+(2*4))))
#define GPIOF_AHB_GPIODAT_DAT3_BB           (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIODAT_OFFSET)*32)+(3*4))))
#define GPIOF_AHB_GPIODAT_DAT4_BB           (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIODAT_OFFSET)*32)+(4*4))))
#define GPIOF_AHB_GPIODAT_DAT5_BB           (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIODAT_OFFSET)*32)+(5*4))))
#define GPIOF_AHB_GPIODAT_DAT6_BB           (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIODAT_OFFSET)*32)+(6*4))))
#define GPIOF_AHB_GPIODAT_DAT7_BB           (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIODAT_OFFSET)*32)+(7*4))))


#define GPIOF_APB_GPIODATA_DATA0_BB         (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIODATA_OFFSET)*32)+(0*4))))
#define GPIOF_APB_GPIODATA_DATA1_BB         (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIODATA_OFFSET)*32)+(1*4))))
#define GPIOF_APB_GPIODATA_DATA2_BB         (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIODATA_OFFSET)*32)+(2*4))))
#define GPIOF_APB_GPIODATA_DATA3_BB         (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIODATA_OFFSET)*32)+(3*4))))
#define GPIOF_APB_GPIODATA_DATA4_BB         (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIODATA_OFFSET)*32)+(4*4))))
#define GPIOF_APB_GPIODATA_DATA5_BB         (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIODATA_OFFSET)*32)+(5*4))))
#define GPIOF_APB_GPIODATA_DATA6_BB         (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIODATA_OFFSET)*32)+(6*4))))
#define GPIOF_APB_GPIODATA_DATA7_BB         (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIODATA_OFFSET)*32)+(7*4))))

#define GPIOF_APB_GPIODATA0_DATA0_BB        (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIODATA0_OFFSET)*32)+(0*4))))
#define GPIOF_APB_GPIODATA1_DATA1_BB        (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIODATA1_OFFSET)*32)+(1*4))))
#define GPIOF_APB_GPIODATA2_DATA2_BB        (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIODATA2_OFFSET)*32)+(2*4))))
#define GPIOF_APB_GPIODATA3_DATA3_BB        (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIODATA3_OFFSET)*32)+(3*4))))
#define GPIOF_APB_GPIODATA4_DATA4_BB        (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIODATA4_OFFSET)*32)+(4*4))))
#define GPIOF_APB_GPIODATA5_DATA5_BB        (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIODATA5_OFFSET)*32)+(5*4))))
#define GPIOF_APB_GPIODATA6_DATA6_BB        (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIODATA6_OFFSET)*32)+(6*4))))
#define GPIOF_APB_GPIODATA7_DATA7_BB        (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIODATA7_OFFSET)*32)+(7*4))))

#define GPIOF_APB_GPIODAT_DAT0_BB           (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIODAT_OFFSET)*32)+(0*4))))
#define GPIOF_APB_GPIODAT_DAT1_BB           (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIODAT_OFFSET)*32)+(1*4))))
#define GPIOF_APB_GPIODAT_DAT2_BB           (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIODAT_OFFSET)*32)+(2*4))))
#define GPIOF_APB_GPIODAT_DAT3_BB           (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIODAT_OFFSET)*32)+(3*4))))
#define GPIOF_APB_GPIODAT_DAT4_BB           (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIODAT_OFFSET)*32)+(4*4))))
#define GPIOF_APB_GPIODAT_DAT5_BB           (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIODAT_OFFSET)*32)+(5*4))))
#define GPIOF_APB_GPIODAT_DAT6_BB           (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIODAT_OFFSET)*32)+(6*4))))
#define GPIOF_APB_GPIODAT_DAT7_BB           (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIODAT_OFFSET)*32)+(7*4))))

////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 5.2 GPIODIR ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOF_APB_GPIODIR            (((GPIODIR_TypeDef*)(GPIOF_APB_BASE+GPIO_APB_GPIODIR_OFFSET )))
#define GPIOF_APB_GPIODIR_R          (*((volatile uint32_t *)(GPIOF_APB_BASE+GPIO_APB_GPIODIR_OFFSET )))

#define GPIOF_AHB_GPIODIR            (((GPIODIR_TypeDef*)(GPIOF_AHB_BASE+GPIO_AHB_GPIODIR_OFFSET )))
#define GPIOF_AHB_GPIODIR_R          (*((volatile uint32_t *)(GPIOF_AHB_BASE+GPIO_AHB_GPIODIR_OFFSET )))

//--------
#define GPIOF_APB_GPIODIR_R_DIR_MASK            (0x000000FF)
#define GPIOF_APB_GPIODIR_R_DIR_BIT             (0)
#define GPIOF_APB_GPIODIR_R_DIR0_INPUT          (0x00000000)
#define GPIOF_APB_GPIODIR_R_DIR1_INPUT          (0x00000000)
#define GPIOF_APB_GPIODIR_R_DIR2_INPUT          (0x00000000)
#define GPIOF_APB_GPIODIR_R_DIR3_INPUT          (0x00000000)
#define GPIOF_APB_GPIODIR_R_DIR4_INPUT          (0x00000000)
#define GPIOF_APB_GPIODIR_R_DIR5_INPUT          (0x00000000)
#define GPIOF_APB_GPIODIR_R_DIR6_INPUT          (0x00000000)
#define GPIOF_APB_GPIODIR_R_DIR7_INPUT          (0x00000000)
#define GPIOF_APB_GPIODIR_R_DIR0_OUTPUT         (0x00000001)
#define GPIOF_APB_GPIODIR_R_DIR1_OUTPUT         (0x00000002)
#define GPIOF_APB_GPIODIR_R_DIR2_OUTPUT         (0x00000004)
#define GPIOF_APB_GPIODIR_R_DIR3_OUTPUT         (0x00000008)
#define GPIOF_APB_GPIODIR_R_DIR4_OUTPUT         (0x00000010)
#define GPIOF_APB_GPIODIR_R_DIR5_OUTPUT         (0x00000020)
#define GPIOF_APB_GPIODIR_R_DIR6_OUTPUT         (0x00000040)
#define GPIOF_APB_GPIODIR_R_DIR7_OUTPUT         (0x00000080)

#define GPIOF_APB_GPIODIR_DIR_MASK              (0x00000001)
#define GPIOF_APB_GPIODIR_DIR0_INPUT            (0x00000000)
#define GPIOF_APB_GPIODIR_DIR1_INPUT            (0x00000000)
#define GPIOF_APB_GPIODIR_DIR2_INPUT            (0x00000000)
#define GPIOF_APB_GPIODIR_DIR3_INPUT            (0x00000000)
#define GPIOF_APB_GPIODIR_DIR4_INPUT            (0x00000000)
#define GPIOF_APB_GPIODIR_DIR5_INPUT            (0x00000000)
#define GPIOF_APB_GPIODIR_DIR6_INPUT            (0x00000000)
#define GPIOF_APB_GPIODIR_DIR7_INPUT            (0x00000000)
#define GPIOF_APB_GPIODIR_DIR0_OUTPUT           (0x00000001)
#define GPIOF_APB_GPIODIR_DIR1_OUTPUT           (0x00000001)
#define GPIOF_APB_GPIODIR_DIR2_OUTPUT           (0x00000001)
#define GPIOF_APB_GPIODIR_DIR3_OUTPUT           (0x00000001)
#define GPIOF_APB_GPIODIR_DIR4_OUTPUT           (0x00000001)
#define GPIOF_APB_GPIODIR_DIR5_OUTPUT           (0x00000001)
#define GPIOF_APB_GPIODIR_DIR6_OUTPUT           (0x00000001)
#define GPIOF_APB_GPIODIR_DIR7_OUTPUT           (0x00000001)
//--------

//--------
#define GPIOF_AHB_GPIODIR_R_DIR_MASK            (0x000000FF)
#define GPIOF_AHB_GPIODIR_R_DIR_BIT             (0)
#define GPIOF_AHB_GPIODIR_R_DIR0_INPUT          (0x00000000)
#define GPIOF_AHB_GPIODIR_R_DIR1_INPUT          (0x00000000)
#define GPIOF_AHB_GPIODIR_R_DIR2_INPUT          (0x00000000)
#define GPIOF_AHB_GPIODIR_R_DIR3_INPUT          (0x00000000)
#define GPIOF_AHB_GPIODIR_R_DIR4_INPUT          (0x00000000)
#define GPIOF_AHB_GPIODIR_R_DIR5_INPUT          (0x00000000)
#define GPIOF_AHB_GPIODIR_R_DIR6_INPUT          (0x00000000)
#define GPIOF_AHB_GPIODIR_R_DIR7_INPUT          (0x00000000)
#define GPIOF_AHB_GPIODIR_R_DIR0_OUTPUT         (0x00000001)
#define GPIOF_AHB_GPIODIR_R_DIR1_OUTPUT         (0x00000002)
#define GPIOF_AHB_GPIODIR_R_DIR2_OUTPUT         (0x00000004)
#define GPIOF_AHB_GPIODIR_R_DIR3_OUTPUT         (0x00000008)
#define GPIOF_AHB_GPIODIR_R_DIR4_OUTPUT         (0x00000010)
#define GPIOF_AHB_GPIODIR_R_DIR5_OUTPUT         (0x00000020)
#define GPIOF_AHB_GPIODIR_R_DIR6_OUTPUT         (0x00000040)
#define GPIOF_AHB_GPIODIR_R_DIR7_OUTPUT         (0x00000080)

#define GPIOF_AHB_GPIODIR_DIR_MASK              (0x000000FF)
#define GPIOF_AHB_GPIODIR_DIR0_INPUT            (0x00000000)
#define GPIOF_AHB_GPIODIR_DIR1_INPUT            (0x00000000)
#define GPIOF_AHB_GPIODIR_DIR2_INPUT            (0x00000000)
#define GPIOF_AHB_GPIODIR_DIR3_INPUT            (0x00000000)
#define GPIOF_AHB_GPIODIR_DIR4_INPUT            (0x00000000)
#define GPIOF_AHB_GPIODIR_DIR5_INPUT            (0x00000000)
#define GPIOF_AHB_GPIODIR_DIR6_INPUT            (0x00000000)
#define GPIOF_AHB_GPIODIR_DIR7_INPUT            (0x00000000)
#define GPIOF_AHB_GPIODIR_DIR0_OUTPUT           (0x00000001)
#define GPIOF_AHB_GPIODIR_DIR1_OUTPUT           (0x00000001)
#define GPIOF_AHB_GPIODIR_DIR2_OUTPUT           (0x00000001)
#define GPIOF_AHB_GPIODIR_DIR3_OUTPUT           (0x00000001)
#define GPIOF_AHB_GPIODIR_DIR4_OUTPUT           (0x00000001)
#define GPIOF_AHB_GPIODIR_DIR5_OUTPUT           (0x00000001)
#define GPIOF_AHB_GPIODIR_DIR6_OUTPUT           (0x00000001)
#define GPIOF_AHB_GPIODIR_DIR7_OUTPUT           (0x00000001)
//--------

#define GPIOF_AHB_GPIODIR_DIR0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIODIR_OFFSET)*32)+(0*4))))
#define GPIOF_AHB_GPIODIR_DIR1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIODIR_OFFSET)*32)+(1*4))))
#define GPIOF_AHB_GPIODIR_DIR2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIODIR_OFFSET)*32)+(2*4))))
#define GPIOF_AHB_GPIODIR_DIR3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIODIR_OFFSET)*32)+(3*4))))
#define GPIOF_AHB_GPIODIR_DIR4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIODIR_OFFSET)*32)+(4*4))))
#define GPIOF_AHB_GPIODIR_DIR5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIODIR_OFFSET)*32)+(5*4))))
#define GPIOF_AHB_GPIODIR_DIR6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIODIR_OFFSET)*32)+(6*4))))
#define GPIOF_AHB_GPIODIR_DIR7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIODIR_OFFSET)*32)+(7*4))))

#define GPIOF_APB_GPIODIR_DIR0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIODIR_OFFSET)*32)+(0*4))))
#define GPIOF_APB_GPIODIR_DIR1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIODIR_OFFSET)*32)+(1*4))))
#define GPIOF_APB_GPIODIR_DIR2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIODIR_OFFSET)*32)+(2*4))))
#define GPIOF_APB_GPIODIR_DIR3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIODIR_OFFSET)*32)+(3*4))))
#define GPIOF_APB_GPIODIR_DIR4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIODIR_OFFSET)*32)+(4*4))))
#define GPIOF_APB_GPIODIR_DIR5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIODIR_OFFSET)*32)+(5*4))))
#define GPIOF_APB_GPIODIR_DIR6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIODIR_OFFSET)*32)+(6*4))))
#define GPIOF_APB_GPIODIR_DIR7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIODIR_OFFSET)*32)+(7*4))))

////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 5.3 GPIOIS ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOF_APB_GPIOIS            (((GPIOIS_TypeDef*)(GPIOF_APB_BASE+GPIO_APB_GPIOIS_OFFSET )))
#define GPIOF_APB_GPIOIS_R          (*((volatile uint32_t *)(GPIOF_APB_BASE+GPIO_APB_GPIOIS_OFFSET )))

#define GPIOF_AHB_GPIOIS            (((GPIOIS_TypeDef*)(GPIOF_AHB_BASE+GPIO_AHB_GPIOIS_OFFSET )))
#define GPIOF_AHB_GPIOIS_R          (*((volatile uint32_t *)(GPIOF_AHB_BASE+GPIO_AHB_GPIOIS_OFFSET )))

//--------
#define GPIOF_APB_GPIOIS_R_IS_MASK      (0x000000FF)
#define GPIOF_APB_GPIOIS_R_IS_BIT       (0)
#define GPIOF_APB_GPIOIS_R_IS0_EDGE     (0x00000000)
#define GPIOF_APB_GPIOIS_R_IS1_EDGE     (0x00000000)
#define GPIOF_APB_GPIOIS_R_IS2_EDGE     (0x00000000)
#define GPIOF_APB_GPIOIS_R_IS3_EDGE     (0x00000000)
#define GPIOF_APB_GPIOIS_R_IS4_EDGE     (0x00000000)
#define GPIOF_APB_GPIOIS_R_IS5_EDGE     (0x00000000)
#define GPIOF_APB_GPIOIS_R_IS6_EDGE     (0x00000000)
#define GPIOF_APB_GPIOIS_R_IS7_EDGE     (0x00000000)
#define GPIOF_APB_GPIOIS_R_IS0_LEVEL    (0x00000001)
#define GPIOF_APB_GPIOIS_R_IS1_LEVEL    (0x00000002)
#define GPIOF_APB_GPIOIS_R_IS2_LEVEL    (0x00000004)
#define GPIOF_APB_GPIOIS_R_IS3_LEVEL    (0x00000008)
#define GPIOF_APB_GPIOIS_R_IS4_LEVEL    (0x00000010)
#define GPIOF_APB_GPIOIS_R_IS5_LEVEL    (0x00000020)
#define GPIOF_APB_GPIOIS_R_IS6_LEVEL    (0x00000040)
#define GPIOF_APB_GPIOIS_R_IS7_LEVEL    (0x00000080)

#define GPIOF_APB_GPIOIS_IS_MASK        (0x00000001)
#define GPIOF_APB_GPIOIS_IS0_EDGE       (0x00000000)
#define GPIOF_APB_GPIOIS_IS1_EDGE       (0x00000000)
#define GPIOF_APB_GPIOIS_IS2_EDGE       (0x00000000)
#define GPIOF_APB_GPIOIS_IS3_EDGE       (0x00000000)
#define GPIOF_APB_GPIOIS_IS4_EDGE       (0x00000000)
#define GPIOF_APB_GPIOIS_IS5_EDGE       (0x00000000)
#define GPIOF_APB_GPIOIS_IS6_EDGE       (0x00000000)
#define GPIOF_APB_GPIOIS_IS7_EDGE       (0x00000000)
#define GPIOF_APB_GPIOIS_IS0_LEVEL      (0x00000001)
#define GPIOF_APB_GPIOIS_IS1_LEVEL      (0x00000001)
#define GPIOF_APB_GPIOIS_IS2_LEVEL      (0x00000001)
#define GPIOF_APB_GPIOIS_IS3_LEVEL      (0x00000001)
#define GPIOF_APB_GPIOIS_IS4_LEVEL      (0x00000001)
#define GPIOF_APB_GPIOIS_IS5_LEVEL      (0x00000001)
#define GPIOF_APB_GPIOIS_IS6_LEVEL      (0x00000001)
#define GPIOF_APB_GPIOIS_IS7_LEVEL      (0x00000080)
//--------

//--------
#define GPIOF_AHB_GPIOIS_R_IS_MASK      (0x000000FF)
#define GPIOF_AHB_GPIOIS_R_IS_BIT       (0)
#define GPIOF_AHB_GPIOIS_R_IS0_EDGE     (0x00000000)
#define GPIOF_AHB_GPIOIS_R_IS1_EDGE     (0x00000000)
#define GPIOF_AHB_GPIOIS_R_IS2_EDGE     (0x00000000)
#define GPIOF_AHB_GPIOIS_R_IS3_EDGE     (0x00000000)
#define GPIOF_AHB_GPIOIS_R_IS4_EDGE     (0x00000000)
#define GPIOF_AHB_GPIOIS_R_IS5_EDGE     (0x00000000)
#define GPIOF_AHB_GPIOIS_R_IS6_EDGE     (0x00000000)
#define GPIOF_AHB_GPIOIS_R_IS7_EDGE     (0x00000000)
#define GPIOF_AHB_GPIOIS_R_IS0_LEVEL    (0x00000001)
#define GPIOF_AHB_GPIOIS_R_IS1_LEVEL    (0x00000002)
#define GPIOF_AHB_GPIOIS_R_IS2_LEVEL    (0x00000004)
#define GPIOF_AHB_GPIOIS_R_IS3_LEVEL    (0x00000008)
#define GPIOF_AHB_GPIOIS_R_IS4_LEVEL    (0x00000010)
#define GPIOF_AHB_GPIOIS_R_IS5_LEVEL    (0x00000020)
#define GPIOF_AHB_GPIOIS_R_IS6_LEVEL    (0x00000040)
#define GPIOF_AHB_GPIOIS_R_IS7_LEVEL    (0x00000080)

#define GPIOF_AHB_GPIOIS_IS_MASK        (0x00000001)
#define GPIOF_AHB_GPIOIS_IS0_EDGE       (0x00000000)
#define GPIOF_AHB_GPIOIS_IS1_EDGE       (0x00000000)
#define GPIOF_AHB_GPIOIS_IS2_EDGE       (0x00000000)
#define GPIOF_AHB_GPIOIS_IS3_EDGE       (0x00000000)
#define GPIOF_AHB_GPIOIS_IS4_EDGE       (0x00000000)
#define GPIOF_AHB_GPIOIS_IS5_EDGE       (0x00000000)
#define GPIOF_AHB_GPIOIS_IS6_EDGE       (0x00000000)
#define GPIOF_AHB_GPIOIS_IS7_EDGE       (0x00000000)
#define GPIOF_AHB_GPIOIS_IS0_LEVEL      (0x00000001)
#define GPIOF_AHB_GPIOIS_IS1_LEVEL      (0x00000001)
#define GPIOF_AHB_GPIOIS_IS2_LEVEL      (0x00000001)
#define GPIOF_AHB_GPIOIS_IS3_LEVEL      (0x00000001)
#define GPIOF_AHB_GPIOIS_IS4_LEVEL      (0x00000001)
#define GPIOF_AHB_GPIOIS_IS5_LEVEL      (0x00000001)
#define GPIOF_AHB_GPIOIS_IS6_LEVEL      (0x00000001)
#define GPIOF_AHB_GPIOIS_IS7_LEVEL      (0x00000001)
//--------

#define GPIOF_AHB_GPIOIS_IS0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIOIS_OFFSET)*32)+(0*4))))
#define GPIOF_AHB_GPIOIS_IS1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIOIS_OFFSET)*32)+(1*4))))
#define GPIOF_AHB_GPIOIS_IS2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIOIS_OFFSET)*32)+(2*4))))
#define GPIOF_AHB_GPIOIS_IS3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIOIS_OFFSET)*32)+(3*4))))
#define GPIOF_AHB_GPIOIS_IS4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIOIS_OFFSET)*32)+(4*4))))
#define GPIOF_AHB_GPIOIS_IS5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIOIS_OFFSET)*32)+(5*4))))
#define GPIOF_AHB_GPIOIS_IS6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIOIS_OFFSET)*32)+(6*4))))
#define GPIOF_AHB_GPIOIS_IS7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIOIS_OFFSET)*32)+(7*4))))

#define GPIOF_APB_GPIOIS_IS0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIOIS_OFFSET)*32)+(0*4))))
#define GPIOF_APB_GPIOIS_IS1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIOIS_OFFSET)*32)+(1*4))))
#define GPIOF_APB_GPIOIS_IS2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIOIS_OFFSET)*32)+(2*4))))
#define GPIOF_APB_GPIOIS_IS3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIOIS_OFFSET)*32)+(3*4))))
#define GPIOF_APB_GPIOIS_IS4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIOIS_OFFSET)*32)+(4*4))))
#define GPIOF_APB_GPIOIS_IS5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIOIS_OFFSET)*32)+(5*4))))
#define GPIOF_APB_GPIOIS_IS6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIOIS_OFFSET)*32)+(6*4))))
#define GPIOF_APB_GPIOIS_IS7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIOIS_OFFSET)*32)+(7*4))))

////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 5.4 GPIOIBE ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOF_APB_GPIOIBE            (((GPIOIBE_TypeDef*)(GPIOF_APB_BASE+GPIO_APB_GPIOIBE_OFFSET )))
#define GPIOF_APB_GPIOIBE_R          (*((volatile uint32_t *)(GPIOF_APB_BASE+GPIO_APB_GPIOIBE_OFFSET )))

#define GPIOF_AHB_GPIOIBE            (((GPIOIBE_TypeDef*)(GPIOF_AHB_BASE+GPIO_AHB_GPIOIBE_OFFSET )))
#define GPIOF_AHB_GPIOIBE_R          (*((volatile uint32_t *)(GPIOF_AHB_BASE+GPIO_AHB_GPIOIBE_OFFSET )))


//--------
#define GPIOF_APB_GPIOIBE_R_IBE_MASK        (0x000000FF)
#define GPIOF_APB_GPIOIBE_R_IBE_BIT         (0)
#define GPIOF_APB_GPIOIBE_R_IBE0_SINGLE     (0x00000000)
#define GPIOF_APB_GPIOIBE_R_IBE1_SINGLE     (0x00000000)
#define GPIOF_APB_GPIOIBE_R_IBE2_SINGLE     (0x00000000)
#define GPIOF_APB_GPIOIBE_R_IBE3_SINGLE     (0x00000000)
#define GPIOF_APB_GPIOIBE_R_IBE4_SINGLE     (0x00000000)
#define GPIOF_APB_GPIOIBE_R_IBE5_SINGLE     (0x00000000)
#define GPIOF_APB_GPIOIBE_R_IBE6_SINGLE     (0x00000000)
#define GPIOF_APB_GPIOIBE_R_IBE7_SINGLE     (0x00000000)
#define GPIOF_APB_GPIOIBE_R_IBE0_BOTH       (0x00000001)
#define GPIOF_APB_GPIOIBE_R_IBE1_BOTH       (0x00000002)
#define GPIOF_APB_GPIOIBE_R_IBE2_BOTH       (0x00000004)
#define GPIOF_APB_GPIOIBE_R_IBE3_BOTH       (0x00000008)
#define GPIOF_APB_GPIOIBE_R_IBE4_BOTH       (0x00000010)
#define GPIOF_APB_GPIOIBE_R_IBE5_BOTH       (0x00000020)
#define GPIOF_APB_GPIOIBE_R_IBE6_BOTH       (0x00000040)
#define GPIOF_APB_GPIOIBE_R_IBE7_BOTH       (0x00000080)

#define GPIOF_APB_GPIOIBE_IBE_MASK          (0x00000001)
#define GPIOF_APB_GPIOIBE_IBE0_SINGLE       (0x00000000)
#define GPIOF_APB_GPIOIBE_IBE1_SINGLE       (0x00000000)
#define GPIOF_APB_GPIOIBE_IBE2_SINGLE       (0x00000000)
#define GPIOF_APB_GPIOIBE_IBE3_SINGLE       (0x00000000)
#define GPIOF_APB_GPIOIBE_IBE4_SINGLE       (0x00000000)
#define GPIOF_APB_GPIOIBE_IBE5_SINGLE       (0x00000000)
#define GPIOF_APB_GPIOIBE_IBE6_SINGLE       (0x00000000)
#define GPIOF_APB_GPIOIBE_IBE7_SINGLE       (0x00000000)
#define GPIOF_APB_GPIOIBE_IBE0_BOTH         (0x00000001)
#define GPIOF_APB_GPIOIBE_IBE1_BOTH         (0x00000001)
#define GPIOF_APB_GPIOIBE_IBE2_BOTH         (0x00000001)
#define GPIOF_APB_GPIOIBE_IBE3_BOTH         (0x00000001)
#define GPIOF_APB_GPIOIBE_IBE4_BOTH         (0x00000001)
#define GPIOF_APB_GPIOIBE_IBE5_BOTH         (0x00000001)
#define GPIOF_APB_GPIOIBE_IBE6_BOTH         (0x00000001)
#define GPIOF_APB_GPIOIBE_IBE7_BOTH         (0x00000001)
//--------

//--------
#define GPIOF_AHB_GPIOIBE_R_IBE_MASK        (0x000000FF)
#define GPIOF_AHB_GPIOIBE_R_IBE_BIT         (0)
#define GPIOF_AHB_GPIOIBE_R_IBE0_SINGLE     (0x00000000)
#define GPIOF_AHB_GPIOIBE_R_IBE1_SINGLE     (0x00000000)
#define GPIOF_AHB_GPIOIBE_R_IBE2_SINGLE     (0x00000000)
#define GPIOF_AHB_GPIOIBE_R_IBE3_SINGLE     (0x00000000)
#define GPIOF_AHB_GPIOIBE_R_IBE4_SINGLE     (0x00000000)
#define GPIOF_AHB_GPIOIBE_R_IBE5_SINGLE     (0x00000000)
#define GPIOF_AHB_GPIOIBE_R_IBE6_SINGLE     (0x00000000)
#define GPIOF_AHB_GPIOIBE_R_IBE7_SINGLE     (0x00000000)
#define GPIOF_AHB_GPIOIBE_R_IBE0_BOTH       (0x00000001)
#define GPIOF_AHB_GPIOIBE_R_IBE1_BOTH       (0x00000002)
#define GPIOF_AHB_GPIOIBE_R_IBE2_BOTH       (0x00000004)
#define GPIOF_AHB_GPIOIBE_R_IBE3_BOTH       (0x00000008)
#define GPIOF_AHB_GPIOIBE_R_IBE4_BOTH       (0x00000010)
#define GPIOF_AHB_GPIOIBE_R_IBE5_BOTH       (0x00000020)
#define GPIOF_AHB_GPIOIBE_R_IBE6_BOTH       (0x00000040)
#define GPIOF_AHB_GPIOIBE_R_IBE7_BOTH       (0x00000080)

#define GPIOF_AHB_GPIOIBE_IBE_MASK          (0x00000001)
#define GPIOF_AHB_GPIOIBE_IBE0_SINGLE       (0x00000000)
#define GPIOF_AHB_GPIOIBE_IBE1_SINGLE       (0x00000000)
#define GPIOF_AHB_GPIOIBE_IBE2_SINGLE       (0x00000000)
#define GPIOF_AHB_GPIOIBE_IBE3_SINGLE       (0x00000000)
#define GPIOF_AHB_GPIOIBE_IBE4_SINGLE       (0x00000000)
#define GPIOF_AHB_GPIOIBE_IBE5_SINGLE       (0x00000000)
#define GPIOF_AHB_GPIOIBE_IBE6_SINGLE       (0x00000000)
#define GPIOF_AHB_GPIOIBE_IBE7_SINGLE       (0x00000000)
#define GPIOF_AHB_GPIOIBE_IBE0_BOTH         (0x00000001)
#define GPIOF_AHB_GPIOIBE_IBE1_BOTH         (0x00000001)
#define GPIOF_AHB_GPIOIBE_IBE2_BOTH         (0x00000001)
#define GPIOF_AHB_GPIOIBE_IBE3_BOTH         (0x00000001)
#define GPIOF_AHB_GPIOIBE_IBE4_BOTH         (0x00000001)
#define GPIOF_AHB_GPIOIBE_IBE5_BOTH         (0x00000001)
#define GPIOF_AHB_GPIOIBE_IBE6_BOTH         (0x00000001)
#define GPIOF_AHB_GPIOIBE_IBE7_BOTH         (0x00000001)
//--------

#define GPIOF_AHB_GPIOIBE_IBE0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIOIBE_OFFSET)*32)+(0*4))))
#define GPIOF_AHB_GPIOIBE_IBE1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIOIBE_OFFSET)*32)+(1*4))))
#define GPIOF_AHB_GPIOIBE_IBE2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIOIBE_OFFSET)*32)+(2*4))))
#define GPIOF_AHB_GPIOIBE_IBE3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIOIBE_OFFSET)*32)+(3*4))))
#define GPIOF_AHB_GPIOIBE_IBE4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIOIBE_OFFSET)*32)+(4*4))))
#define GPIOF_AHB_GPIOIBE_IBE5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIOIBE_OFFSET)*32)+(5*4))))
#define GPIOF_AHB_GPIOIBE_IBE6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIOIBE_OFFSET)*32)+(6*4))))
#define GPIOF_AHB_GPIOIBE_IBE7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIOIBE_OFFSET)*32)+(7*4))))

#define GPIOF_APB_GPIOIBE_IBE0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIOIBE_OFFSET)*32)+(0*4))))
#define GPIOF_APB_GPIOIBE_IBE1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIOIBE_OFFSET)*32)+(1*4))))
#define GPIOF_APB_GPIOIBE_IBE2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIOIBE_OFFSET)*32)+(2*4))))
#define GPIOF_APB_GPIOIBE_IBE3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIOIBE_OFFSET)*32)+(3*4))))
#define GPIOF_APB_GPIOIBE_IBE4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIOIBE_OFFSET)*32)+(4*4))))
#define GPIOF_APB_GPIOIBE_IBE5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIOIBE_OFFSET)*32)+(5*4))))
#define GPIOF_APB_GPIOIBE_IBE6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIOIBE_OFFSET)*32)+(6*4))))
#define GPIOF_APB_GPIOIBE_IBE7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIOIBE_OFFSET)*32)+(7*4))))


////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 5.5 GPIOIEV ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOF_APB_GPIOIEV            (((GPIOIEV_TypeDef*)(GPIOF_APB_BASE+GPIO_APB_GPIOIEV_OFFSET )))
#define GPIOF_APB_GPIOIEV_R          (*((volatile uint32_t *)(GPIOF_APB_BASE+GPIO_APB_GPIOIEV_OFFSET )))

#define GPIOF_AHB_GPIOIEV            (((GPIOIEV_TypeDef*)(GPIOF_AHB_BASE+GPIO_AHB_GPIOIEV_OFFSET )))
#define GPIOF_AHB_GPIOIEV_R          (*((volatile uint32_t *)(GPIOF_AHB_BASE+GPIO_AHB_GPIOIEV_OFFSET )))


//--------
#define GPIOF_APB_GPIOIEV_R_IEV_MASK        (0x000000FF)
#define GPIOF_APB_GPIOIEV_R_IEV_BIT         (0)
#define GPIOF_APB_GPIOIEV_R_IEV0_FALLING    (0x00000000)
#define GPIOF_APB_GPIOIEV_R_IEV1_FALLING    (0x00000000)
#define GPIOF_APB_GPIOIEV_R_IEV2_FALLING    (0x00000000)
#define GPIOF_APB_GPIOIEV_R_IEV3_FALLING    (0x00000000)
#define GPIOF_APB_GPIOIEV_R_IEV4_FALLING    (0x00000000)
#define GPIOF_APB_GPIOIEV_R_IEV5_FALLING    (0x00000000)
#define GPIOF_APB_GPIOIEV_R_IEV6_FALLING    (0x00000000)
#define GPIOF_APB_GPIOIEV_R_IEV7_FALLING    (0x00000000)
#define GPIOF_APB_GPIOIEV_R_IEV0_RISING     (0x00000001)
#define GPIOF_APB_GPIOIEV_R_IEV1_RISING     (0x00000002)
#define GPIOF_APB_GPIOIEV_R_IEV2_RISING     (0x00000004)
#define GPIOF_APB_GPIOIEV_R_IEV3_RISING     (0x00000008)
#define GPIOF_APB_GPIOIEV_R_IEV4_RISING     (0x00000010)
#define GPIOF_APB_GPIOIEV_R_IEV5_RISING     (0x00000020)
#define GPIOF_APB_GPIOIEV_R_IEV6_RISING     (0x00000040)
#define GPIOF_APB_GPIOIEV_R_IEV7_RISING     (0x00000080)

#define GPIOF_APB_GPIOIEV_IEV_MASK          (0x00000001)
#define GPIOF_APB_GPIOIEV_IEV0_FALLING      (0x00000000)
#define GPIOF_APB_GPIOIEV_IEV1_FALLING      (0x00000000)
#define GPIOF_APB_GPIOIEV_IEV2_FALLING      (0x00000000)
#define GPIOF_APB_GPIOIEV_IEV3_FALLING      (0x00000000)
#define GPIOF_APB_GPIOIEV_IEV4_FALLING      (0x00000000)
#define GPIOF_APB_GPIOIEV_IEV5_FALLING      (0x00000000)
#define GPIOF_APB_GPIOIEV_IEV6_FALLING      (0x00000000)
#define GPIOF_APB_GPIOIEV_IEV7_FALLING      (0x00000000)
#define GPIOF_APB_GPIOIEV_IEV0_RISING       (0x00000001)
#define GPIOF_APB_GPIOIEV_IEV1_RISING       (0x00000001)
#define GPIOF_APB_GPIOIEV_IEV2_RISING       (0x00000001)
#define GPIOF_APB_GPIOIEV_IEV3_RISING       (0x00000001)
#define GPIOF_APB_GPIOIEV_IEV4_RISING       (0x00000001)
#define GPIOF_APB_GPIOIEV_IEV5_RISING       (0x00000001)
#define GPIOF_APB_GPIOIEV_IEV6_RISING       (0x00000001)
#define GPIOF_APB_GPIOIEV_IEV7_RISING       (0x00000001)
//--------

//--------
#define GPIOF_AHB_GPIOIEV_R_IEV_MASK        (0x000000FF)
#define GPIOF_AHB_GPIOIEV_R_IEV_BIT         (0)
#define GPIOF_AHB_GPIOIEV_R_IEV0_FALLING    (0x00000000)
#define GPIOF_AHB_GPIOIEV_R_IEV1_FALLING    (0x00000000)
#define GPIOF_AHB_GPIOIEV_R_IEV2_FALLING    (0x00000000)
#define GPIOF_AHB_GPIOIEV_R_IEV3_FALLING    (0x00000000)
#define GPIOF_AHB_GPIOIEV_R_IEV4_FALLING    (0x00000000)
#define GPIOF_AHB_GPIOIEV_R_IEV5_FALLING    (0x00000000)
#define GPIOF_AHB_GPIOIEV_R_IEV6_FALLING    (0x00000000)
#define GPIOF_AHB_GPIOIEV_R_IEV7_FALLING    (0x00000000)
#define GPIOF_AHB_GPIOIEV_R_IEV0_RISING     (0x00000001)
#define GPIOF_AHB_GPIOIEV_R_IEV1_RISING     (0x00000002)
#define GPIOF_AHB_GPIOIEV_R_IEV2_RISING     (0x00000004)
#define GPIOF_AHB_GPIOIEV_R_IEV3_RISING     (0x00000008)
#define GPIOF_AHB_GPIOIEV_R_IEV4_RISING     (0x00000010)
#define GPIOF_AHB_GPIOIEV_R_IEV5_RISING     (0x00000020)
#define GPIOF_AHB_GPIOIEV_R_IEV6_RISING     (0x00000040)
#define GPIOF_AHB_GPIOIEV_R_IEV7_RISING     (0x00000080)

#define GPIOF_AHB_GPIOIEV_IEV_MASK          (0x00000001)
#define GPIOF_AHB_GPIOIEV_IEV0_FALLING      (0x00000000)
#define GPIOF_AHB_GPIOIEV_IEV1_FALLING      (0x00000000)
#define GPIOF_AHB_GPIOIEV_IEV2_FALLING      (0x00000000)
#define GPIOF_AHB_GPIOIEV_IEV3_FALLING      (0x00000000)
#define GPIOF_AHB_GPIOIEV_IEV4_FALLING      (0x00000000)
#define GPIOF_AHB_GPIOIEV_IEV5_FALLING      (0x00000000)
#define GPIOF_AHB_GPIOIEV_IEV6_FALLING      (0x00000000)
#define GPIOF_AHB_GPIOIEV_IEV7_FALLING      (0x00000000)
#define GPIOF_AHB_GPIOIEV_IEV0_RISING       (0x00000001)
#define GPIOF_AHB_GPIOIEV_IEV1_RISING       (0x00000001)
#define GPIOF_AHB_GPIOIEV_IEV2_RISING       (0x00000001)
#define GPIOF_AHB_GPIOIEV_IEV3_RISING       (0x00000001)
#define GPIOF_AHB_GPIOIEV_IEV4_RISING       (0x00000001)
#define GPIOF_AHB_GPIOIEV_IEV5_RISING       (0x00000001)
#define GPIOF_AHB_GPIOIEV_IEV6_RISING       (0x00000001)
#define GPIOF_AHB_GPIOIEV_IEV7_RISING       (0x00000001)
//--------

#define GPIOF_AHB_GPIOIEV_IEV0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIOIEV_OFFSET)*32)+(0*4))))
#define GPIOF_AHB_GPIOIEV_IEV1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIOIEV_OFFSET)*32)+(1*4))))
#define GPIOF_AHB_GPIOIEV_IEV2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIOIEV_OFFSET)*32)+(2*4))))
#define GPIOF_AHB_GPIOIEV_IEV3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIOIEV_OFFSET)*32)+(3*4))))
#define GPIOF_AHB_GPIOIEV_IEV4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIOIEV_OFFSET)*32)+(4*4))))
#define GPIOF_AHB_GPIOIEV_IEV5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIOIEV_OFFSET)*32)+(5*4))))
#define GPIOF_AHB_GPIOIEV_IEV6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIOIEV_OFFSET)*32)+(6*4))))
#define GPIOF_AHB_GPIOIEV_IEV7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIOIEV_OFFSET)*32)+(7*4))))

#define GPIOF_APB_GPIOIEV_IEV0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIOIEV_OFFSET)*32)+(0*4))))
#define GPIOF_APB_GPIOIEV_IEV1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIOIEV_OFFSET)*32)+(1*4))))
#define GPIOF_APB_GPIOIEV_IEV2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIOIEV_OFFSET)*32)+(2*4))))
#define GPIOF_APB_GPIOIEV_IEV3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIOIEV_OFFSET)*32)+(3*4))))
#define GPIOF_APB_GPIOIEV_IEV4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIOIEV_OFFSET)*32)+(4*4))))
#define GPIOF_APB_GPIOIEV_IEV5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIOIEV_OFFSET)*32)+(5*4))))
#define GPIOF_APB_GPIOIEV_IEV6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIOIEV_OFFSET)*32)+(6*4))))
#define GPIOF_APB_GPIOIEV_IEV7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIOIEV_OFFSET)*32)+(7*4))))

////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 5.6 GPIOIM ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOF_APB_GPIOIM            (((GPIOIM_TypeDef*)(GPIOF_APB_BASE+GPIO_APB_GPIOIM_OFFSET )))
#define GPIOF_APB_GPIOIM_R          (*((volatile uint32_t *)(GPIOF_APB_BASE+GPIO_APB_GPIOIM_OFFSET )))

#define GPIOF_AHB_GPIOIM            (((GPIOIM_TypeDef*)(GPIOF_AHB_BASE+GPIO_AHB_GPIOIM_OFFSET )))
#define GPIOF_AHB_GPIOIM_R          (*((volatile uint32_t *)(GPIOF_AHB_BASE+GPIO_AHB_GPIOIM_OFFSET )))


//--------
#define GPIOF_APB_GPIOIM_R_IME_MASK     (0x000000FF)
#define GPIOF_APB_GPIOIM_R_IME_BIT      (0)
#define GPIOF_APB_GPIOIM_R_IME0_DIS     (0x00000000)
#define GPIOF_APB_GPIOIM_R_IME1_DIS     (0x00000000)
#define GPIOF_APB_GPIOIM_R_IME2_DIS     (0x00000000)
#define GPIOF_APB_GPIOIM_R_IME3_DIS     (0x00000000)
#define GPIOF_APB_GPIOIM_R_IME4_DIS     (0x00000000)
#define GPIOF_APB_GPIOIM_R_IME5_DIS     (0x00000000)
#define GPIOF_APB_GPIOIM_R_IME6_DIS     (0x00000000)
#define GPIOF_APB_GPIOIM_R_IME7_DIS     (0x00000000)
#define GPIOF_APB_GPIOIM_R_IME0_EN      (0x00000001)
#define GPIOF_APB_GPIOIM_R_IME1_EN      (0x00000002)
#define GPIOF_APB_GPIOIM_R_IME2_EN      (0x00000004)
#define GPIOF_APB_GPIOIM_R_IME3_EN      (0x00000008)
#define GPIOF_APB_GPIOIM_R_IME4_EN      (0x00000010)
#define GPIOF_APB_GPIOIM_R_IME5_EN      (0x00000020)
#define GPIOF_APB_GPIOIM_R_IME6_EN      (0x00000040)
#define GPIOF_APB_GPIOIM_R_IME7_EN      (0x00000080)

#define GPIOF_APB_GPIOIM_IME_MASK       (0x00000001)
#define GPIOF_APB_GPIOIM_IME0_DIS       (0x00000000)
#define GPIOF_APB_GPIOIM_IME1_DIS       (0x00000000)
#define GPIOF_APB_GPIOIM_IME2_DIS       (0x00000000)
#define GPIOF_APB_GPIOIM_IME3_DIS       (0x00000000)
#define GPIOF_APB_GPIOIM_IME4_DIS       (0x00000000)
#define GPIOF_APB_GPIOIM_IME5_DIS       (0x00000000)
#define GPIOF_APB_GPIOIM_IME6_DIS       (0x00000000)
#define GPIOF_APB_GPIOIM_IME7_DIS       (0x00000000)
#define GPIOF_APB_GPIOIM_IME0_EN        (0x00000001)
#define GPIOF_APB_GPIOIM_IME1_EN        (0x00000001)
#define GPIOF_APB_GPIOIM_IME2_EN        (0x00000001)
#define GPIOF_APB_GPIOIM_IME3_EN        (0x00000001)
#define GPIOF_APB_GPIOIM_IME4_EN        (0x00000001)
#define GPIOF_APB_GPIOIM_IME5_EN        (0x00000001)
#define GPIOF_APB_GPIOIM_IME6_EN        (0x00000001)
#define GPIOF_APB_GPIOIM_IME7_EN        (0x00000001)
//--------

//--------
#define GPIOF_AHB_GPIOIM_R_IME_MASK     (0x000000FF)
#define GPIOF_AHB_GPIOIM_R_IME_BIT      (0)
#define GPIOF_AHB_GPIOIM_R_IME0_DIS     (0x00000000)
#define GPIOF_AHB_GPIOIM_R_IME1_DIS     (0x00000000)
#define GPIOF_AHB_GPIOIM_R_IME2_DIS     (0x00000000)
#define GPIOF_AHB_GPIOIM_R_IME3_DIS     (0x00000000)
#define GPIOF_AHB_GPIOIM_R_IME4_DIS     (0x00000000)
#define GPIOF_AHB_GPIOIM_R_IME5_DIS     (0x00000000)
#define GPIOF_AHB_GPIOIM_R_IME6_DIS     (0x00000000)
#define GPIOF_AHB_GPIOIM_R_IME7_DIS     (0x00000000)
#define GPIOF_AHB_GPIOIM_R_IME0_EN      (0x00000001)
#define GPIOF_AHB_GPIOIM_R_IME1_EN      (0x00000002)
#define GPIOF_AHB_GPIOIM_R_IME2_EN      (0x00000004)
#define GPIOF_AHB_GPIOIM_R_IME3_EN      (0x00000008)
#define GPIOF_AHB_GPIOIM_R_IME4_EN      (0x00000010)
#define GPIOF_AHB_GPIOIM_R_IME5_EN      (0x00000020)
#define GPIOF_AHB_GPIOIM_R_IME6_EN      (0x00000040)
#define GPIOF_AHB_GPIOIM_R_IME7_EN      (0x00000080)

#define GPIOF_AHB_GPIOIM_IME_MASK       (0x00000001)
#define GPIOF_AHB_GPIOIM_IME0_DIS       (0x00000000)
#define GPIOF_AHB_GPIOIM_IME1_DIS       (0x00000000)
#define GPIOF_AHB_GPIOIM_IME2_DIS       (0x00000000)
#define GPIOF_AHB_GPIOIM_IME3_DIS       (0x00000000)
#define GPIOF_AHB_GPIOIM_IME4_DIS       (0x00000000)
#define GPIOF_AHB_GPIOIM_IME5_DIS       (0x00000000)
#define GPIOF_AHB_GPIOIM_IME6_DIS       (0x00000000)
#define GPIOF_AHB_GPIOIM_IME7_DIS       (0x00000000)
#define GPIOF_AHB_GPIOIM_IME0_EN        (0x00000001)
#define GPIOF_AHB_GPIOIM_IME1_EN        (0x00000001)
#define GPIOF_AHB_GPIOIM_IME2_EN        (0x00000001)
#define GPIOF_AHB_GPIOIM_IME3_EN        (0x00000001)
#define GPIOF_AHB_GPIOIM_IME4_EN        (0x00000001)
#define GPIOF_AHB_GPIOIM_IME5_EN        (0x00000001)
#define GPIOF_AHB_GPIOIM_IME6_EN        (0x00000001)
#define GPIOF_AHB_GPIOIM_IME7_EN        (0x00000001)
//--------

#define GPIOF_AHB_GPIOIM_IME0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIOIM_OFFSET)*32)+(0*4))))
#define GPIOF_AHB_GPIOIM_IME1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIOIM_OFFSET)*32)+(1*4))))
#define GPIOF_AHB_GPIOIM_IME2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIOIM_OFFSET)*32)+(2*4))))
#define GPIOF_AHB_GPIOIM_IME3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIOIM_OFFSET)*32)+(3*4))))
#define GPIOF_AHB_GPIOIM_IME4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIOIM_OFFSET)*32)+(4*4))))
#define GPIOF_AHB_GPIOIM_IME5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIOIM_OFFSET)*32)+(5*4))))
#define GPIOF_AHB_GPIOIM_IME6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIOIM_OFFSET)*32)+(6*4))))
#define GPIOF_AHB_GPIOIM_IME7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIOIM_OFFSET)*32)+(7*4))))

#define GPIOF_APB_GPIOIM_IME0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIOIM_OFFSET)*32)+(0*4))))
#define GPIOF_APB_GPIOIM_IME1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIOIM_OFFSET)*32)+(1*4))))
#define GPIOF_APB_GPIOIM_IME2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIOIM_OFFSET)*32)+(2*4))))
#define GPIOF_APB_GPIOIM_IME3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIOIM_OFFSET)*32)+(3*4))))
#define GPIOF_APB_GPIOIM_IME4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIOIM_OFFSET)*32)+(4*4))))
#define GPIOF_APB_GPIOIM_IME5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIOIM_OFFSET)*32)+(5*4))))
#define GPIOF_APB_GPIOIM_IME6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIOIM_OFFSET)*32)+(6*4))))
#define GPIOF_APB_GPIOIM_IME7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIOIM_OFFSET)*32)+(7*4))))

////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 5.7 GPIORIS ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOF_APB_GPIORIS            (((GPIORIS_TypeDef*)(GPIOF_APB_BASE+GPIO_APB_GPIORIS_OFFSET )))
#define GPIOF_APB_GPIORIS_R          (*((volatile uint32_t *)(GPIOF_APB_BASE+GPIO_APB_GPIORIS_OFFSET )))

#define GPIOF_AHB_GPIORIS            (((GPIORIS_TypeDef*)(GPIOF_AHB_BASE+GPIO_AHB_GPIORIS_OFFSET )))
#define GPIOF_AHB_GPIORIS_R          (*((volatile uint32_t *)(GPIOF_AHB_BASE+GPIO_AHB_GPIORIS_OFFSET )))


//--------
#define GPIOF_APB_GPIORIS_R_RIS_MASK       (0x000000FF)
#define GPIOF_APB_GPIORIS_R_RIS_BIT        (0)
#define GPIOF_APB_GPIORIS_R_RIS0_NOACTIVE  (0x00000000)
#define GPIOF_APB_GPIORIS_R_RIS1_NOACTIVE  (0x00000000)
#define GPIOF_APB_GPIORIS_R_RIS2_NOACTIVE  (0x00000000)
#define GPIOF_APB_GPIORIS_R_RIS3_NOACTIVE  (0x00000000)
#define GPIOF_APB_GPIORIS_R_RIS4_NOACTIVE  (0x00000000)
#define GPIOF_APB_GPIORIS_R_RIS5_NOACTIVE  (0x00000000)
#define GPIOF_APB_GPIORIS_R_RIS6_NOACTIVE  (0x00000000)
#define GPIOF_APB_GPIORIS_R_RIS7_NOACTIVE  (0x00000000)
#define GPIOF_APB_GPIORIS_R_RIS0_ACTIVE    (0x00000001)
#define GPIOF_APB_GPIORIS_R_RIS1_ACTIVE    (0x00000002)
#define GPIOF_APB_GPIORIS_R_RIS2_ACTIVE    (0x00000004)
#define GPIOF_APB_GPIORIS_R_RIS3_ACTIVE    (0x00000008)
#define GPIOF_APB_GPIORIS_R_RIS4_ACTIVE    (0x00000010)
#define GPIOF_APB_GPIORIS_R_RIS5_ACTIVE    (0x00000020)
#define GPIOF_APB_GPIORIS_R_RIS6_ACTIVE    (0x00000040)
#define GPIOF_APB_GPIORIS_R_RIS7_ACTIVE    (0x00000080)

#define GPIOF_APB_GPIORIS_RIS_MASK         (0x00000001)
#define GPIOF_APB_GPIORIS_RIS0_NOACTIVE    (0x00000000)
#define GPIOF_APB_GPIORIS_RIS1_NOACTIVE    (0x00000000)
#define GPIOF_APB_GPIORIS_RIS2_NOACTIVE    (0x00000000)
#define GPIOF_APB_GPIORIS_RIS3_NOACTIVE    (0x00000000)
#define GPIOF_APB_GPIORIS_RIS4_NOACTIVE    (0x00000000)
#define GPIOF_APB_GPIORIS_RIS5_NOACTIVE    (0x00000000)
#define GPIOF_APB_GPIORIS_RIS6_NOACTIVE    (0x00000000)
#define GPIOF_APB_GPIORIS_RIS7_NOACTIVE    (0x00000000)
#define GPIOF_APB_GPIORIS_RIS0_ACTIVE      (0x00000001)
#define GPIOF_APB_GPIORIS_RIS1_ACTIVE      (0x00000001)
#define GPIOF_APB_GPIORIS_RIS2_ACTIVE      (0x00000001)
#define GPIOF_APB_GPIORIS_RIS3_ACTIVE      (0x00000001)
#define GPIOF_APB_GPIORIS_RIS4_ACTIVE      (0x00000001)
#define GPIOF_APB_GPIORIS_RIS5_ACTIVE      (0x00000001)
#define GPIOF_APB_GPIORIS_RIS6_ACTIVE      (0x00000001)
#define GPIOF_APB_GPIORIS_RIS7_ACTIVE      (0x00000001)
//--------

//--------
#define GPIOF_AHB_GPIORIS_R_RIS_MASK       (0x000000FF)
#define GPIOF_AHB_GPIORIS_R_RIS_BIT        (0)
#define GPIOF_AHB_GPIORIS_R_RIS0_NOACTIVE  (0x00000000)
#define GPIOF_AHB_GPIORIS_R_RIS1_NOACTIVE  (0x00000000)
#define GPIOF_AHB_GPIORIS_R_RIS2_NOACTIVE  (0x00000000)
#define GPIOF_AHB_GPIORIS_R_RIS3_NOACTIVE  (0x00000000)
#define GPIOF_AHB_GPIORIS_R_RIS4_NOACTIVE  (0x00000000)
#define GPIOF_AHB_GPIORIS_R_RIS5_NOACTIVE  (0x00000000)
#define GPIOF_AHB_GPIORIS_R_RIS6_NOACTIVE  (0x00000000)
#define GPIOF_AHB_GPIORIS_R_RIS7_NOACTIVE  (0x00000000)
#define GPIOF_AHB_GPIORIS_R_RIS0_ACTIVE    (0x00000001)
#define GPIOF_AHB_GPIORIS_R_RIS1_ACTIVE    (0x00000002)
#define GPIOF_AHB_GPIORIS_R_RIS2_ACTIVE    (0x00000004)
#define GPIOF_AHB_GPIORIS_R_RIS3_ACTIVE    (0x00000008)
#define GPIOF_AHB_GPIORIS_R_RIS4_ACTIVE    (0x00000010)
#define GPIOF_AHB_GPIORIS_R_RIS5_ACTIVE    (0x00000020)
#define GPIOF_AHB_GPIORIS_R_RIS6_ACTIVE    (0x00000040)
#define GPIOF_AHB_GPIORIS_R_RIS7_ACTIVE    (0x00000080)

#define GPIOF_AHB_GPIORIS_RIS_MASK         (0x00000001)
#define GPIOF_AHB_GPIORIS_RIS0_NOACTIVE    (0x00000000)
#define GPIOF_AHB_GPIORIS_RIS1_NOACTIVE    (0x00000000)
#define GPIOF_AHB_GPIORIS_RIS2_NOACTIVE    (0x00000000)
#define GPIOF_AHB_GPIORIS_RIS3_NOACTIVE    (0x00000000)
#define GPIOF_AHB_GPIORIS_RIS4_NOACTIVE    (0x00000000)
#define GPIOF_AHB_GPIORIS_RIS5_NOACTIVE    (0x00000000)
#define GPIOF_AHB_GPIORIS_RIS6_NOACTIVE    (0x00000000)
#define GPIOF_AHB_GPIORIS_RIS7_NOACTIVE    (0x00000000)
#define GPIOF_AHB_GPIORIS_RIS0_ACTIVE      (0x00000001)
#define GPIOF_AHB_GPIORIS_RIS1_ACTIVE      (0x00000001)
#define GPIOF_AHB_GPIORIS_RIS2_ACTIVE      (0x00000001)
#define GPIOF_AHB_GPIORIS_RIS3_ACTIVE      (0x00000001)
#define GPIOF_AHB_GPIORIS_RIS4_ACTIVE      (0x00000001)
#define GPIOF_AHB_GPIORIS_RIS5_ACTIVE      (0x00000001)
#define GPIOF_AHB_GPIORIS_RIS6_ACTIVE      (0x00000001)
#define GPIOF_AHB_GPIORIS_RIS7_ACTIVE      (0x00000001)
//--------

#define GPIOF_AHB_GPIORIS_RIS0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIORIS_OFFSET)*32)+(0*4))))
#define GPIOF_AHB_GPIORIS_RIS1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIORIS_OFFSET)*32)+(1*4))))
#define GPIOF_AHB_GPIORIS_RIS2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIORIS_OFFSET)*32)+(2*4))))
#define GPIOF_AHB_GPIORIS_RIS3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIORIS_OFFSET)*32)+(3*4))))
#define GPIOF_AHB_GPIORIS_RIS4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIORIS_OFFSET)*32)+(4*4))))
#define GPIOF_AHB_GPIORIS_RIS5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIORIS_OFFSET)*32)+(5*4))))
#define GPIOF_AHB_GPIORIS_RIS6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIORIS_OFFSET)*32)+(6*4))))
#define GPIOF_AHB_GPIORIS_RIS7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIORIS_OFFSET)*32)+(7*4))))

#define GPIOF_APB_GPIORIS_RIS0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIORIS_OFFSET)*32)+(0*4))))
#define GPIOF_APB_GPIORIS_RIS1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIORIS_OFFSET)*32)+(1*4))))
#define GPIOF_APB_GPIORIS_RIS2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIORIS_OFFSET)*32)+(2*4))))
#define GPIOF_APB_GPIORIS_RIS3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIORIS_OFFSET)*32)+(3*4))))
#define GPIOF_APB_GPIORIS_RIS4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIORIS_OFFSET)*32)+(4*4))))
#define GPIOF_APB_GPIORIS_RIS5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIORIS_OFFSET)*32)+(5*4))))
#define GPIOF_APB_GPIORIS_RIS6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIORIS_OFFSET)*32)+(6*4))))
#define GPIOF_APB_GPIORIS_RIS7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIORIS_OFFSET)*32)+(7*4))))

////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 5.8 GPIOMIS ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOF_APB_GPIOMIS            (((GPIOMIS_TypeDef*)(GPIOF_APB_BASE+GPIO_APB_GPIOMIS_OFFSET )))
#define GPIOF_APB_GPIOMIS_R          (*((volatile uint32_t *)(GPIOF_APB_BASE+GPIO_APB_GPIOMIS_OFFSET )))

#define GPIOF_AHB_GPIOMIS            (((GPIOMIS_TypeDef*)(GPIOF_AHB_BASE+GPIO_AHB_GPIOMIS_OFFSET )))
#define GPIOF_AHB_GPIOMIS_R          (*((volatile uint32_t *)(GPIOF_AHB_BASE+GPIO_AHB_GPIOMIS_OFFSET )))


//--------
#define GPIOF_APB_GPIOMIS_R_MIS_MASK        (0x000000FF)
#define GPIOF_APB_GPIOMIS_R_MIS_BIT         (0)
#define GPIOF_APB_GPIOMIS_R_MIS0_NOOCCUR    (0x00000000)
#define GPIOF_APB_GPIOMIS_R_MIS1_NOOCCUR    (0x00000000)
#define GPIOF_APB_GPIOMIS_R_MIS2_NOOCCUR    (0x00000000)
#define GPIOF_APB_GPIOMIS_R_MIS3_NOOCCUR    (0x00000000)
#define GPIOF_APB_GPIOMIS_R_MIS4_NOOCCUR    (0x00000000)
#define GPIOF_APB_GPIOMIS_R_MIS5_NOOCCUR    (0x00000000)
#define GPIOF_APB_GPIOMIS_R_MIS6_NOOCCUR    (0x00000000)
#define GPIOF_APB_GPIOMIS_R_MIS7_NOOCCUR    (0x00000000)
#define GPIOF_APB_GPIOMIS_R_MIS0_OCCUR      (0x00000001)
#define GPIOF_APB_GPIOMIS_R_MIS1_OCCUR      (0x00000002)
#define GPIOF_APB_GPIOMIS_R_MIS2_OCCUR      (0x00000004)
#define GPIOF_APB_GPIOMIS_R_MIS3_OCCUR      (0x00000008)
#define GPIOF_APB_GPIOMIS_R_MIS4_OCCUR      (0x00000010)
#define GPIOF_APB_GPIOMIS_R_MIS5_OCCUR      (0x00000020)
#define GPIOF_APB_GPIOMIS_R_MIS6_OCCUR      (0x00000040)
#define GPIOF_APB_GPIOMIS_R_MIS7_OCCUR      (0x00000080)

#define GPIOF_APB_GPIOMIS_MIS_MASK          (0x00000001)
#define GPIOF_APB_GPIOMIS_MIS0_NOOCCUR      (0x00000000)
#define GPIOF_APB_GPIOMIS_MIS1_NOOCCUR      (0x00000000)
#define GPIOF_APB_GPIOMIS_MIS2_NOOCCUR      (0x00000000)
#define GPIOF_APB_GPIOMIS_MIS3_NOOCCUR      (0x00000000)
#define GPIOF_APB_GPIOMIS_MIS4_NOOCCUR      (0x00000000)
#define GPIOF_APB_GPIOMIS_MIS5_NOOCCUR      (0x00000000)
#define GPIOF_APB_GPIOMIS_MIS6_NOOCCUR      (0x00000000)
#define GPIOF_APB_GPIOMIS_MIS7_NOOCCUR      (0x00000000)
#define GPIOF_APB_GPIOMIS_MIS0_OCCUR        (0x00000001)
#define GPIOF_APB_GPIOMIS_MIS1_OCCUR        (0x00000001)
#define GPIOF_APB_GPIOMIS_MIS2_OCCUR        (0x00000001)
#define GPIOF_APB_GPIOMIS_MIS3_OCCUR        (0x00000001)
#define GPIOF_APB_GPIOMIS_MIS4_OCCUR        (0x00000001)
#define GPIOF_APB_GPIOMIS_MIS5_OCCUR        (0x00000001)
#define GPIOF_APB_GPIOMIS_MIS6_OCCUR        (0x00000001)
#define GPIOF_APB_GPIOMIS_MIS7_OCCUR        (0x00000001)
//--------

//--------
#define GPIOF_AHB_GPIOMIS_R_MIS_MASK        (0x000000FF)
#define GPIOF_AHB_GPIOMIS_R_MIS_BIT         (0)
#define GPIOF_AHB_GPIOMIS_R_MIS0_NOOCCUR    (0x00000000)
#define GPIOF_AHB_GPIOMIS_R_MIS1_NOOCCUR    (0x00000000)
#define GPIOF_AHB_GPIOMIS_R_MIS2_NOOCCUR    (0x00000000)
#define GPIOF_AHB_GPIOMIS_R_MIS3_NOOCCUR    (0x00000000)
#define GPIOF_AHB_GPIOMIS_R_MIS4_NOOCCUR    (0x00000000)
#define GPIOF_AHB_GPIOMIS_R_MIS5_NOOCCUR    (0x00000000)
#define GPIOF_AHB_GPIOMIS_R_MIS6_NOOCCUR    (0x00000000)
#define GPIOF_AHB_GPIOMIS_R_MIS7_NOOCCUR    (0x00000000)
#define GPIOF_AHB_GPIOMIS_R_MIS0_OCCUR      (0x00000001)
#define GPIOF_AHB_GPIOMIS_R_MIS1_OCCUR      (0x00000002)
#define GPIOF_AHB_GPIOMIS_R_MIS2_OCCUR      (0x00000004)
#define GPIOF_AHB_GPIOMIS_R_MIS3_OCCUR      (0x00000008)
#define GPIOF_AHB_GPIOMIS_R_MIS4_OCCUR      (0x00000010)
#define GPIOF_AHB_GPIOMIS_R_MIS5_OCCUR      (0x00000020)
#define GPIOF_AHB_GPIOMIS_R_MIS6_OCCUR      (0x00000040)
#define GPIOF_AHB_GPIOMIS_R_MIS7_OCCUR      (0x00000080)

#define GPIOF_AHB_GPIOMIS_MIS_MASK          (0x00000001)
#define GPIOF_AHB_GPIOMIS_MIS0_NOOCCUR      (0x00000000)
#define GPIOF_AHB_GPIOMIS_MIS1_NOOCCUR      (0x00000000)
#define GPIOF_AHB_GPIOMIS_MIS2_NOOCCUR      (0x00000000)
#define GPIOF_AHB_GPIOMIS_MIS3_NOOCCUR      (0x00000000)
#define GPIOF_AHB_GPIOMIS_MIS4_NOOCCUR      (0x00000000)
#define GPIOF_AHB_GPIOMIS_MIS5_NOOCCUR      (0x00000000)
#define GPIOF_AHB_GPIOMIS_MIS6_NOOCCUR      (0x00000000)
#define GPIOF_AHB_GPIOMIS_MIS7_NOOCCUR      (0x00000000)
#define GPIOF_AHB_GPIOMIS_MIS0_OCCUR        (0x00000001)
#define GPIOF_AHB_GPIOMIS_MIS1_OCCUR        (0x00000001)
#define GPIOF_AHB_GPIOMIS_MIS2_OCCUR        (0x00000001)
#define GPIOF_AHB_GPIOMIS_MIS3_OCCUR        (0x00000001)
#define GPIOF_AHB_GPIOMIS_MIS4_OCCUR        (0x00000001)
#define GPIOF_AHB_GPIOMIS_MIS5_OCCUR        (0x00000001)
#define GPIOF_AHB_GPIOMIS_MIS6_OCCUR        (0x00000001)
#define GPIOF_AHB_GPIOMIS_MIS7_OCCUR        (0x00000001)
//--------

#define GPIOF_AHB_GPIOMIS_MIS0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIOMIS_OFFSET)*32)+(0*4))))
#define GPIOF_AHB_GPIOMIS_MIS1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIOMIS_OFFSET)*32)+(1*4))))
#define GPIOF_AHB_GPIOMIS_MIS2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIOMIS_OFFSET)*32)+(2*4))))
#define GPIOF_AHB_GPIOMIS_MIS3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIOMIS_OFFSET)*32)+(3*4))))
#define GPIOF_AHB_GPIOMIS_MIS4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIOMIS_OFFSET)*32)+(4*4))))
#define GPIOF_AHB_GPIOMIS_MIS5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIOMIS_OFFSET)*32)+(5*4))))
#define GPIOF_AHB_GPIOMIS_MIS6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIOMIS_OFFSET)*32)+(6*4))))
#define GPIOF_AHB_GPIOMIS_MIS7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIOMIS_OFFSET)*32)+(7*4))))

#define GPIOF_APB_GPIOMIS_MIS0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIOMIS_OFFSET)*32)+(0*4))))
#define GPIOF_APB_GPIOMIS_MIS1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIOMIS_OFFSET)*32)+(1*4))))
#define GPIOF_APB_GPIOMIS_MIS2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIOMIS_OFFSET)*32)+(2*4))))
#define GPIOF_APB_GPIOMIS_MIS3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIOMIS_OFFSET)*32)+(3*4))))
#define GPIOF_APB_GPIOMIS_MIS4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIOMIS_OFFSET)*32)+(4*4))))
#define GPIOF_APB_GPIOMIS_MIS5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIOMIS_OFFSET)*32)+(5*4))))
#define GPIOF_APB_GPIOMIS_MIS6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIOMIS_OFFSET)*32)+(6*4))))
#define GPIOF_APB_GPIOMIS_MIS7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIOMIS_OFFSET)*32)+(7*4))))


////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 5.9 GPIOICR ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOF_APB_GPIOICR            (((GPIOICR_TypeDef*)(GPIOF_APB_BASE+GPIO_APB_GPIOICR_OFFSET )))
#define GPIOF_APB_GPIOICR_R          (*((volatile uint32_t *)(GPIOF_APB_BASE+GPIO_APB_GPIOICR_OFFSET )))

#define GPIOF_AHB_GPIOICR            (((GPIOICR_TypeDef*)(GPIOF_AHB_BASE+GPIO_AHB_GPIOICR_OFFSET )))
#define GPIOF_AHB_GPIOICR_R          (*((volatile uint32_t *)(GPIOF_AHB_BASE+GPIO_AHB_GPIOICR_OFFSET )))


//--------
#define GPIOF_APB_GPIOICR_R_IC_MASK     (0x000000FF)
#define GPIOF_APB_GPIOICR_R_IC_BIT      (0)
#define GPIOF_APB_GPIOICR_R_IC0_CLEAR   (0x00000001)
#define GPIOF_APB_GPIOICR_R_IC1_CLEAR   (0x00000002)
#define GPIOF_APB_GPIOICR_R_IC2_CLEAR   (0x00000004)
#define GPIOF_APB_GPIOICR_R_IC3_CLEAR   (0x00000008)
#define GPIOF_APB_GPIOICR_R_IC4_CLEAR   (0x00000010)
#define GPIOF_APB_GPIOICR_R_IC5_CLEAR   (0x00000020)
#define GPIOF_APB_GPIOICR_R_IC6_CLEAR   (0x00000040)
#define GPIOF_APB_GPIOICR_R_IC7_CLEAR   (0x00000080)

#define GPIOF_APB_GPIOICR_IC_MASK       (0x00000001)
#define GPIOF_APB_GPIOICR_IC0_CLEAR     (0x00000001)
#define GPIOF_APB_GPIOICR_IC1_CLEAR     (0x00000001)
#define GPIOF_APB_GPIOICR_IC2_CLEAR     (0x00000001)
#define GPIOF_APB_GPIOICR_IC3_CLEAR     (0x00000001)
#define GPIOF_APB_GPIOICR_IC4_CLEAR     (0x00000001)
#define GPIOF_APB_GPIOICR_IC5_CLEAR     (0x00000001)
#define GPIOF_APB_GPIOICR_IC6_CLEAR     (0x00000001)
#define GPIOF_APB_GPIOICR_IC7_CLEAR     (0x00000001)
//--------

//--------
#define GPIOF_AHB_GPIOICR_R_IC_MASK     (0x000000FF)
#define GPIOF_AHB_GPIOICR_R_IC_BIT      (0)
#define GPIOF_AHB_GPIOICR_R_IC0_CLEAR   (0x00000001)
#define GPIOF_AHB_GPIOICR_R_IC1_CLEAR   (0x00000002)
#define GPIOF_AHB_GPIOICR_R_IC2_CLEAR   (0x00000004)
#define GPIOF_AHB_GPIOICR_R_IC3_CLEAR   (0x00000008)
#define GPIOF_AHB_GPIOICR_R_IC4_CLEAR   (0x00000010)
#define GPIOF_AHB_GPIOICR_R_IC5_CLEAR   (0x00000020)
#define GPIOF_AHB_GPIOICR_R_IC6_CLEAR   (0x00000040)
#define GPIOF_AHB_GPIOICR_R_IC7_CLEAR   (0x00000080)

#define GPIOF_AHB_GPIOICR_IC_MASK       (0x00000001)
#define GPIOF_AHB_GPIOICR_IC0_CLEAR     (0x00000001)
#define GPIOF_AHB_GPIOICR_IC1_CLEAR     (0x00000001)
#define GPIOF_AHB_GPIOICR_IC2_CLEAR     (0x00000001)
#define GPIOF_AHB_GPIOICR_IC3_CLEAR     (0x00000001)
#define GPIOF_AHB_GPIOICR_IC4_CLEAR     (0x00000001)
#define GPIOF_AHB_GPIOICR_IC5_CLEAR     (0x00000001)
#define GPIOF_AHB_GPIOICR_IC6_CLEAR     (0x00000001)
#define GPIOF_AHB_GPIOICR_IC7_CLEAR     (0x00000001)
//--------

#define GPIOF_AHB_GPIOICR_IC0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIOICR_OFFSET)*32)+(0*4))))
#define GPIOF_AHB_GPIOICR_IC1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIOICR_OFFSET)*32)+(1*4))))
#define GPIOF_AHB_GPIOICR_IC2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIOICR_OFFSET)*32)+(2*4))))
#define GPIOF_AHB_GPIOICR_IC3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIOICR_OFFSET)*32)+(3*4))))
#define GPIOF_AHB_GPIOICR_IC4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIOICR_OFFSET)*32)+(4*4))))
#define GPIOF_AHB_GPIOICR_IC5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIOICR_OFFSET)*32)+(5*4))))
#define GPIOF_AHB_GPIOICR_IC6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIOICR_OFFSET)*32)+(6*4))))
#define GPIOF_AHB_GPIOICR_IC7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIOICR_OFFSET)*32)+(7*4))))

#define GPIOF_APB_GPIOICR_IC0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIOICR_OFFSET)*32)+(0*4))))
#define GPIOF_APB_GPIOICR_IC1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIOICR_OFFSET)*32)+(1*4))))
#define GPIOF_APB_GPIOICR_IC2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIOICR_OFFSET)*32)+(2*4))))
#define GPIOF_APB_GPIOICR_IC3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIOICR_OFFSET)*32)+(3*4))))
#define GPIOF_APB_GPIOICR_IC4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIOICR_OFFSET)*32)+(4*4))))
#define GPIOF_APB_GPIOICR_IC5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIOICR_OFFSET)*32)+(5*4))))
#define GPIOF_APB_GPIOICR_IC6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIOICR_OFFSET)*32)+(6*4))))
#define GPIOF_APB_GPIOICR_IC7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIOICR_OFFSET)*32)+(7*4))))


////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 5.10 GPIOAFSEL ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOF_APB_GPIOAFSEL            (((GPIOAFSEL_TypeDef*)(GPIOF_APB_BASE+GPIO_APB_GPIOAFSEL_OFFSET )))
#define GPIOF_APB_GPIOAFSEL_R          (*((volatile uint32_t *)(GPIOF_APB_BASE+GPIO_APB_GPIOAFSEL_OFFSET )))

#define GPIOF_AHB_GPIOAFSEL            (((GPIOAFSEL_TypeDef*)(GPIOF_AHB_BASE+GPIO_AHB_GPIOAFSEL_OFFSET )))
#define GPIOF_AHB_GPIOAFSEL_R          (*((volatile uint32_t *)(GPIOF_AHB_BASE+GPIO_AHB_GPIOAFSEL_OFFSET )))


//--------
#define GPIOF_APB_GPIOAFSEL_R_AFSEL_MASK    (0x000000FF)
#define GPIOF_APB_GPIOAFSEL_R_AFSEL_BIT     (0)
#define GPIOF_APB_GPIOAFSEL_R_AFSEL0_GPIO   (0x00000000)
#define GPIOF_APB_GPIOAFSEL_R_AFSEL1_GPIO   (0x00000000)
#define GPIOF_APB_GPIOAFSEL_R_AFSEL2_GPIO   (0x00000000)
#define GPIOF_APB_GPIOAFSEL_R_AFSEL3_GPIO   (0x00000000)
#define GPIOF_APB_GPIOAFSEL_R_AFSEL4_GPIO   (0x00000000)
#define GPIOF_APB_GPIOAFSEL_R_AFSEL5_GPIO   (0x00000000)
#define GPIOF_APB_GPIOAFSEL_R_AFSEL6_GPIO   (0x00000000)
#define GPIOF_APB_GPIOAFSEL_R_AFSEL7_GPIO   (0x00000000)
#define GPIOF_APB_GPIOAFSEL_R_AFSEL0_ALT    (0x00000001)
#define GPIOF_APB_GPIOAFSEL_R_AFSEL1_ALT    (0x00000002)
#define GPIOF_APB_GPIOAFSEL_R_AFSEL2_ALT    (0x00000004)
#define GPIOF_APB_GPIOAFSEL_R_AFSEL3_ALT    (0x00000008)
#define GPIOF_APB_GPIOAFSEL_R_AFSEL4_ALT    (0x00000010)
#define GPIOF_APB_GPIOAFSEL_R_AFSEL5_ALT    (0x00000020)
#define GPIOF_APB_GPIOAFSEL_R_AFSEL6_ALT    (0x00000040)
#define GPIOF_APB_GPIOAFSEL_R_AFSEL7_ALT    (0x00000080)

#define GPIOF_APB_GPIOAFSEL_AFSEL_MASK      (0x00000001)
#define GPIOF_APB_GPIOAFSEL_AFSEL0_GPIO     (0x00000000)
#define GPIOF_APB_GPIOAFSEL_AFSEL1_GPIO     (0x00000000)
#define GPIOF_APB_GPIOAFSEL_AFSEL2_GPIO     (0x00000000)
#define GPIOF_APB_GPIOAFSEL_AFSEL3_GPIO     (0x00000000)
#define GPIOF_APB_GPIOAFSEL_AFSEL4_GPIO     (0x00000000)
#define GPIOF_APB_GPIOAFSEL_AFSEL5_GPIO     (0x00000000)
#define GPIOF_APB_GPIOAFSEL_AFSEL6_GPIO     (0x00000000)
#define GPIOF_APB_GPIOAFSEL_AFSEL7_GPIO     (0x00000000)
#define GPIOF_APB_GPIOAFSEL_AFSEL0_ALT      (0x00000001)
#define GPIOF_APB_GPIOAFSEL_AFSEL1_ALT      (0x00000001)
#define GPIOF_APB_GPIOAFSEL_AFSEL2_ALT      (0x00000001)
#define GPIOF_APB_GPIOAFSEL_AFSEL3_ALT      (0x00000001)
#define GPIOF_APB_GPIOAFSEL_AFSEL4_ALT      (0x00000001)
#define GPIOF_APB_GPIOAFSEL_AFSEL5_ALT      (0x00000001)
#define GPIOF_APB_GPIOAFSEL_AFSEL6_ALT      (0x00000001)
#define GPIOF_APB_GPIOAFSEL_AFSEL7_ALT      (0x00000001)
//--------

//--------
#define GPIOF_AHB_GPIOAFSEL_R_AFSEL_MASK    (0x000000FF)
#define GPIOF_AHB_GPIOAFSEL_R_AFSEL_BIT     (0)
#define GPIOF_AHB_GPIOAFSEL_R_AFSEL0_GPIO   (0x00000000)
#define GPIOF_AHB_GPIOAFSEL_R_AFSEL1_GPIO   (0x00000000)
#define GPIOF_AHB_GPIOAFSEL_R_AFSEL2_GPIO   (0x00000000)
#define GPIOF_AHB_GPIOAFSEL_R_AFSEL3_GPIO   (0x00000000)
#define GPIOF_AHB_GPIOAFSEL_R_AFSEL4_GPIO   (0x00000000)
#define GPIOF_AHB_GPIOAFSEL_R_AFSEL5_GPIO   (0x00000000)
#define GPIOF_AHB_GPIOAFSEL_R_AFSEL6_GPIO   (0x00000000)
#define GPIOF_AHB_GPIOAFSEL_R_AFSEL7_GPIO   (0x00000000)
#define GPIOF_AHB_GPIOAFSEL_R_AFSEL0_ALT    (0x00000001)
#define GPIOF_AHB_GPIOAFSEL_R_AFSEL1_ALT    (0x00000002)
#define GPIOF_AHB_GPIOAFSEL_R_AFSEL2_ALT    (0x00000004)
#define GPIOF_AHB_GPIOAFSEL_R_AFSEL3_ALT    (0x00000008)
#define GPIOF_AHB_GPIOAFSEL_R_AFSEL4_ALT    (0x00000010)
#define GPIOF_AHB_GPIOAFSEL_R_AFSEL5_ALT    (0x00000020)
#define GPIOF_AHB_GPIOAFSEL_R_AFSEL6_ALT    (0x00000040)
#define GPIOF_AHB_GPIOAFSEL_R_AFSEL7_ALT    (0x00000080)

#define GPIOF_AHB_GPIOAFSEL_AFSEL_MASK      (0x00000001)
#define GPIOF_AHB_GPIOAFSEL_AFSEL0_GPIO     (0x00000000)
#define GPIOF_AHB_GPIOAFSEL_AFSEL1_GPIO     (0x00000000)
#define GPIOF_AHB_GPIOAFSEL_AFSEL2_GPIO     (0x00000000)
#define GPIOF_AHB_GPIOAFSEL_AFSEL3_GPIO     (0x00000000)
#define GPIOF_AHB_GPIOAFSEL_AFSEL4_GPIO     (0x00000000)
#define GPIOF_AHB_GPIOAFSEL_AFSEL5_GPIO     (0x00000000)
#define GPIOF_AHB_GPIOAFSEL_AFSEL6_GPIO     (0x00000000)
#define GPIOF_AHB_GPIOAFSEL_AFSEL7_GPIO     (0x00000000)
#define GPIOF_AHB_GPIOAFSEL_AFSEL0_ALT      (0x00000001)
#define GPIOF_AHB_GPIOAFSEL_AFSEL1_ALT      (0x00000001)
#define GPIOF_AHB_GPIOAFSEL_AFSEL2_ALT      (0x00000001)
#define GPIOF_AHB_GPIOAFSEL_AFSEL3_ALT      (0x00000001)
#define GPIOF_AHB_GPIOAFSEL_AFSEL4_ALT      (0x00000001)
#define GPIOF_AHB_GPIOAFSEL_AFSEL5_ALT      (0x00000001)
#define GPIOF_AHB_GPIOAFSEL_AFSEL6_ALT      (0x00000001)
#define GPIOF_AHB_GPIOAFSEL_AFSEL7_ALT      (0x00000001)
//--------

#define GPIOF_AHB_GPIOAFSEL_AFSEL0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIOAFSEL_OFFSET)*32)+(0*4))))
#define GPIOF_AHB_GPIOAFSEL_AFSEL1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIOAFSEL_OFFSET)*32)+(1*4))))
#define GPIOF_AHB_GPIOAFSEL_AFSEL2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIOAFSEL_OFFSET)*32)+(2*4))))
#define GPIOF_AHB_GPIOAFSEL_AFSEL3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIOAFSEL_OFFSET)*32)+(3*4))))
#define GPIOF_AHB_GPIOAFSEL_AFSEL4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIOAFSEL_OFFSET)*32)+(4*4))))
#define GPIOF_AHB_GPIOAFSEL_AFSEL5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIOAFSEL_OFFSET)*32)+(5*4))))
#define GPIOF_AHB_GPIOAFSEL_AFSEL6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIOAFSEL_OFFSET)*32)+(6*4))))
#define GPIOF_AHB_GPIOAFSEL_AFSEL7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIOAFSEL_OFFSET)*32)+(7*4))))

#define GPIOF_APB_GPIOAFSEL_AFSEL0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIOAFSEL_OFFSET)*32)+(0*4))))
#define GPIOF_APB_GPIOAFSEL_AFSEL1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIOAFSEL_OFFSET)*32)+(1*4))))
#define GPIOF_APB_GPIOAFSEL_AFSEL2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIOAFSEL_OFFSET)*32)+(2*4))))
#define GPIOF_APB_GPIOAFSEL_AFSEL3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIOAFSEL_OFFSET)*32)+(3*4))))
#define GPIOF_APB_GPIOAFSEL_AFSEL4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIOAFSEL_OFFSET)*32)+(4*4))))
#define GPIOF_APB_GPIOAFSEL_AFSEL5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIOAFSEL_OFFSET)*32)+(5*4))))
#define GPIOF_APB_GPIOAFSEL_AFSEL6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIOAFSEL_OFFSET)*32)+(6*4))))
#define GPIOF_APB_GPIOAFSEL_AFSEL7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIOAFSEL_OFFSET)*32)+(7*4))))

////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 5.11 GPIODR2R ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOF_APB_GPIODR2R            (((GPIODR2R_TypeDef*)(GPIOF_APB_BASE+GPIO_APB_GPIODR2R_OFFSET )))
#define GPIOF_APB_GPIODR2R_R          (*((volatile uint32_t *)(GPIOF_APB_BASE+GPIO_APB_GPIODR2R_OFFSET )))

#define GPIOF_AHB_GPIODR2R            (((GPIODR2R_TypeDef*)(GPIOF_AHB_BASE+GPIO_AHB_GPIODR2R_OFFSET )))
#define GPIOF_AHB_GPIODR2R_R          (*((volatile uint32_t *)(GPIOF_AHB_BASE+GPIO_AHB_GPIODR2R_OFFSET )))


//--------
#define GPIOF_APB_GPIODR2R_R_DRV2_MASK   (0x000000FF)
#define GPIOF_APB_GPIODR2R_R_DRV2_BIT    (0)
#define GPIOF_APB_GPIODR2R_R_DRV20_DIS   (0x00000000)
#define GPIOF_APB_GPIODR2R_R_DRV21_DIS   (0x00000000)
#define GPIOF_APB_GPIODR2R_R_DRV22_DIS   (0x00000000)
#define GPIOF_APB_GPIODR2R_R_DRV23_DIS   (0x00000000)
#define GPIOF_APB_GPIODR2R_R_DRV24_DIS   (0x00000000)
#define GPIOF_APB_GPIODR2R_R_DRV25_DIS   (0x00000000)
#define GPIOF_APB_GPIODR2R_R_DRV26_DIS   (0x00000000)
#define GPIOF_APB_GPIODR2R_R_DRV27_DIS   (0x00000000)
#define GPIOF_APB_GPIODR2R_R_DRV20_EN    (0x00000001)
#define GPIOF_APB_GPIODR2R_R_DRV21_EN    (0x00000002)
#define GPIOF_APB_GPIODR2R_R_DRV22_EN    (0x00000004)
#define GPIOF_APB_GPIODR2R_R_DRV23_EN    (0x00000008)
#define GPIOF_APB_GPIODR2R_R_DRV24_EN    (0x00000010)
#define GPIOF_APB_GPIODR2R_R_DRV25_EN    (0x00000020)
#define GPIOF_APB_GPIODR2R_R_DRV26_EN    (0x00000040)
#define GPIOF_APB_GPIODR2R_R_DRV27_EN    (0x00000080)

#define GPIOF_APB_GPIODR2R_DRV2_MASK     (0x00000001)
#define GPIOF_APB_GPIODR2R_DRV20_DIS     (0x00000000)
#define GPIOF_APB_GPIODR2R_DRV21_DIS     (0x00000000)
#define GPIOF_APB_GPIODR2R_DRV22_DIS     (0x00000000)
#define GPIOF_APB_GPIODR2R_DRV23_DIS     (0x00000000)
#define GPIOF_APB_GPIODR2R_DRV24_DIS     (0x00000000)
#define GPIOF_APB_GPIODR2R_DRV25_DIS     (0x00000000)
#define GPIOF_APB_GPIODR2R_DRV26_DIS     (0x00000000)
#define GPIOF_APB_GPIODR2R_DRV27_DIS     (0x00000000)
#define GPIOF_APB_GPIODR2R_DRV20_EN      (0x00000001)
#define GPIOF_APB_GPIODR2R_DRV21_EN      (0x00000001)
#define GPIOF_APB_GPIODR2R_DRV22_EN      (0x00000001)
#define GPIOF_APB_GPIODR2R_DRV23_EN      (0x00000001)
#define GPIOF_APB_GPIODR2R_DRV24_EN      (0x00000001)
#define GPIOF_APB_GPIODR2R_DRV25_EN      (0x00000001)
#define GPIOF_APB_GPIODR2R_DRV26_EN      (0x00000001)
#define GPIOF_APB_GPIODR2R_DRV27_EN      (0x00000001)
//--------

//--------
#define GPIOF_AHB_GPIODR2R_R_DRV2_MASK   (0x000000FF)
#define GPIOF_AHB_GPIODR2R_R_DRV2_BIT    (0)
#define GPIOF_AHB_GPIODR2R_R_DRV20_DIS   (0x00000000)
#define GPIOF_AHB_GPIODR2R_R_DRV21_DIS   (0x00000000)
#define GPIOF_AHB_GPIODR2R_R_DRV22_DIS   (0x00000000)
#define GPIOF_AHB_GPIODR2R_R_DRV23_DIS   (0x00000000)
#define GPIOF_AHB_GPIODR2R_R_DRV24_DIS   (0x00000000)
#define GPIOF_AHB_GPIODR2R_R_DRV25_DIS   (0x00000000)
#define GPIOF_AHB_GPIODR2R_R_DRV26_DIS   (0x00000000)
#define GPIOF_AHB_GPIODR2R_R_DRV27_DIS   (0x00000000)
#define GPIOF_AHB_GPIODR2R_R_DRV20_EN    (0x00000001)
#define GPIOF_AHB_GPIODR2R_R_DRV21_EN    (0x00000002)
#define GPIOF_AHB_GPIODR2R_R_DRV22_EN    (0x00000004)
#define GPIOF_AHB_GPIODR2R_R_DRV23_EN    (0x00000008)
#define GPIOF_AHB_GPIODR2R_R_DRV24_EN    (0x00000010)
#define GPIOF_AHB_GPIODR2R_R_DRV25_EN    (0x00000020)
#define GPIOF_AHB_GPIODR2R_R_DRV26_EN    (0x00000040)
#define GPIOF_AHB_GPIODR2R_R_DRV27_EN    (0x00000080)

#define GPIOF_AHB_GPIODR2R_DRV2_MASK     (0x00000001)
#define GPIOF_AHB_GPIODR2R_DRV20_DIS     (0x00000000)
#define GPIOF_AHB_GPIODR2R_DRV21_DIS     (0x00000000)
#define GPIOF_AHB_GPIODR2R_DRV22_DIS     (0x00000000)
#define GPIOF_AHB_GPIODR2R_DRV23_DIS     (0x00000000)
#define GPIOF_AHB_GPIODR2R_DRV24_DIS     (0x00000000)
#define GPIOF_AHB_GPIODR2R_DRV25_DIS     (0x00000000)
#define GPIOF_AHB_GPIODR2R_DRV26_DIS     (0x00000000)
#define GPIOF_AHB_GPIODR2R_DRV27_DIS     (0x00000000)
#define GPIOF_AHB_GPIODR2R_DRV20_EN      (0x00000001)
#define GPIOF_AHB_GPIODR2R_DRV21_EN      (0x00000001)
#define GPIOF_AHB_GPIODR2R_DRV22_EN      (0x00000001)
#define GPIOF_AHB_GPIODR2R_DRV23_EN      (0x00000001)
#define GPIOF_AHB_GPIODR2R_DRV24_EN      (0x00000001)
#define GPIOF_AHB_GPIODR2R_DRV25_EN      (0x00000001)
#define GPIOF_AHB_GPIODR2R_DRV26_EN      (0x00000001)
#define GPIOF_AHB_GPIODR2R_DRV27_EN      (0x00000001)
//--------

#define GPIOF_AHB_GPIODR2R_DRV20_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIODR2R_OFFSET)*32)+(0*4))))
#define GPIOF_AHB_GPIODR2R_DRV21_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIODR2R_OFFSET)*32)+(1*4))))
#define GPIOF_AHB_GPIODR2R_DRV22_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIODR2R_OFFSET)*32)+(2*4))))
#define GPIOF_AHB_GPIODR2R_DRV23_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIODR2R_OFFSET)*32)+(3*4))))
#define GPIOF_AHB_GPIODR2R_DRV24_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIODR2R_OFFSET)*32)+(4*4))))
#define GPIOF_AHB_GPIODR2R_DRV25_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIODR2R_OFFSET)*32)+(5*4))))
#define GPIOF_AHB_GPIODR2R_DRV26_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIODR2R_OFFSET)*32)+(6*4))))
#define GPIOF_AHB_GPIODR2R_DRV27_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIODR2R_OFFSET)*32)+(7*4))))

#define GPIOF_APB_GPIODR2R_DRV20_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIODR2R_OFFSET)*32)+(0*4))))
#define GPIOF_APB_GPIODR2R_DRV21_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIODR2R_OFFSET)*32)+(1*4))))
#define GPIOF_APB_GPIODR2R_DRV22_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIODR2R_OFFSET)*32)+(2*4))))
#define GPIOF_APB_GPIODR2R_DRV23_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIODR2R_OFFSET)*32)+(3*4))))
#define GPIOF_APB_GPIODR2R_DRV24_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIODR2R_OFFSET)*32)+(4*4))))
#define GPIOF_APB_GPIODR2R_DRV25_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIODR2R_OFFSET)*32)+(5*4))))
#define GPIOF_APB_GPIODR2R_DRV26_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIODR2R_OFFSET)*32)+(6*4))))
#define GPIOF_APB_GPIODR2R_DRV27_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIODR2R_OFFSET)*32)+(7*4))))

////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 5.12 GPIODR4R ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOF_APB_GPIODR4R            (((GPIODR4R_TypeDef*)(GPIOF_APB_BASE+GPIO_APB_GPIODR4R_OFFSET )))
#define GPIOF_APB_GPIODR4R_R          (*((volatile uint32_t *)(GPIOF_APB_BASE+GPIO_APB_GPIODR4R_OFFSET )))

#define GPIOF_AHB_GPIODR4R            (((GPIODR4R_TypeDef*)(GPIOF_AHB_BASE+GPIO_AHB_GPIODR4R_OFFSET )))
#define GPIOF_AHB_GPIODR4R_R          (*((volatile uint32_t *)(GPIOF_AHB_BASE+GPIO_AHB_GPIODR4R_OFFSET )))

//--------
#define GPIOF_APB_GPIODR4R_R_DRV4_MASK      (0x000000FF)
#define GPIOF_APB_GPIODR4R_R_DRV4_BIT       (0)
#define GPIOF_APB_GPIODR4R_R_DRV40_DIS      (0x00000000)
#define GPIOF_APB_GPIODR4R_R_DRV41_DIS      (0x00000000)
#define GPIOF_APB_GPIODR4R_R_DRV42_DIS      (0x00000000)
#define GPIOF_APB_GPIODR4R_R_DRV43_DIS      (0x00000000)
#define GPIOF_APB_GPIODR4R_R_DRV44_DIS      (0x00000000)
#define GPIOF_APB_GPIODR4R_R_DRV45_DIS      (0x00000000)
#define GPIOF_APB_GPIODR4R_R_DRV46_DIS      (0x00000000)
#define GPIOF_APB_GPIODR4R_R_DRV47_DIS      (0x00000000)
#define GPIOF_APB_GPIODR4R_R_DRV40_EN       (0x00000001)
#define GPIOF_APB_GPIODR4R_R_DRV41_EN       (0x00000002)
#define GPIOF_APB_GPIODR4R_R_DRV42_EN       (0x00000004)
#define GPIOF_APB_GPIODR4R_R_DRV43_EN       (0x00000008)
#define GPIOF_APB_GPIODR4R_R_DRV44_EN       (0x00000010)
#define GPIOF_APB_GPIODR4R_R_DRV45_EN       (0x00000020)
#define GPIOF_APB_GPIODR4R_R_DRV46_EN       (0x00000040)
#define GPIOF_APB_GPIODR4R_R_DRV47_EN       (0x00000080)

#define GPIOF_APB_GPIODR4R_DRV4_MASK        (0x00000001)
#define GPIOF_APB_GPIODR4R_DRV40_DIS        (0x00000000)
#define GPIOF_APB_GPIODR4R_DRV41_DIS        (0x00000000)
#define GPIOF_APB_GPIODR4R_DRV42_DIS        (0x00000000)
#define GPIOF_APB_GPIODR4R_DRV43_DIS        (0x00000000)
#define GPIOF_APB_GPIODR4R_DRV44_DIS        (0x00000000)
#define GPIOF_APB_GPIODR4R_DRV45_DIS        (0x00000000)
#define GPIOF_APB_GPIODR4R_DRV46_DIS        (0x00000000)
#define GPIOF_APB_GPIODR4R_DRV47_DIS        (0x00000000)
#define GPIOF_APB_GPIODR4R_DRV40_EN         (0x00000001)
#define GPIOF_APB_GPIODR4R_DRV41_EN         (0x00000001)
#define GPIOF_APB_GPIODR4R_DRV42_EN         (0x00000001)
#define GPIOF_APB_GPIODR4R_DRV43_EN         (0x00000001)
#define GPIOF_APB_GPIODR4R_DRV44_EN         (0x00000001)
#define GPIOF_APB_GPIODR4R_DRV45_EN         (0x00000001)
#define GPIOF_APB_GPIODR4R_DRV46_EN         (0x00000001)
#define GPIOF_APB_GPIODR4R_DRV47_EN         (0x00000001)
//--------

//--------
#define GPIOF_AHB_GPIODR4R_R_DRV4_MASK      (0x000000FF)
#define GPIOF_AHB_GPIODR4R_R_DRV4_BIT       (0)
#define GPIOF_AHB_GPIODR4R_R_DRV40_DIS      (0x00000000)
#define GPIOF_AHB_GPIODR4R_R_DRV41_DIS      (0x00000000)
#define GPIOF_AHB_GPIODR4R_R_DRV42_DIS      (0x00000000)
#define GPIOF_AHB_GPIODR4R_R_DRV43_DIS      (0x00000000)
#define GPIOF_AHB_GPIODR4R_R_DRV44_DIS      (0x00000000)
#define GPIOF_AHB_GPIODR4R_R_DRV45_DIS      (0x00000000)
#define GPIOF_AHB_GPIODR4R_R_DRV46_DIS      (0x00000000)
#define GPIOF_AHB_GPIODR4R_R_DRV47_DIS      (0x00000000)
#define GPIOF_AHB_GPIODR4R_R_DRV40_EN       (0x00000001)
#define GPIOF_AHB_GPIODR4R_R_DRV41_EN       (0x00000002)
#define GPIOF_AHB_GPIODR4R_R_DRV42_EN       (0x00000004)
#define GPIOF_AHB_GPIODR4R_R_DRV43_EN       (0x00000008)
#define GPIOF_AHB_GPIODR4R_R_DRV44_EN       (0x00000010)
#define GPIOF_AHB_GPIODR4R_R_DRV45_EN       (0x00000020)
#define GPIOF_AHB_GPIODR4R_R_DRV46_EN       (0x00000040)
#define GPIOF_AHB_GPIODR4R_R_DRV47_EN       (0x00000080)

#define GPIOF_AHB_GPIODR4R_DRV4_MASK        (0x00000001)
#define GPIOF_AHB_GPIODR4R_DRV40_DIS        (0x00000000)
#define GPIOF_AHB_GPIODR4R_DRV41_DIS        (0x00000000)
#define GPIOF_AHB_GPIODR4R_DRV42_DIS        (0x00000000)
#define GPIOF_AHB_GPIODR4R_DRV43_DIS        (0x00000000)
#define GPIOF_AHB_GPIODR4R_DRV44_DIS        (0x00000000)
#define GPIOF_AHB_GPIODR4R_DRV45_DIS        (0x00000000)
#define GPIOF_AHB_GPIODR4R_DRV46_DIS        (0x00000000)
#define GPIOF_AHB_GPIODR4R_DRV47_DIS        (0x00000000)
#define GPIOF_AHB_GPIODR4R_DRV40_EN         (0x00000001)
#define GPIOF_AHB_GPIODR4R_DRV41_EN         (0x00000001)
#define GPIOF_AHB_GPIODR4R_DRV42_EN         (0x00000001)
#define GPIOF_AHB_GPIODR4R_DRV43_EN         (0x00000001)
#define GPIOF_AHB_GPIODR4R_DRV44_EN         (0x00000001)
#define GPIOF_AHB_GPIODR4R_DRV45_EN         (0x00000001)
#define GPIOF_AHB_GPIODR4R_DRV46_EN         (0x00000001)
#define GPIOF_AHB_GPIODR4R_DRV47_EN         (0x00000001)
//--------

#define GPIOF_AHB_GPIODR4R_DRV40_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIODR4R_OFFSET)*32)+(0*4))))
#define GPIOF_AHB_GPIODR4R_DRV41_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIODR4R_OFFSET)*32)+(1*4))))
#define GPIOF_AHB_GPIODR4R_DRV42_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIODR4R_OFFSET)*32)+(2*4))))
#define GPIOF_AHB_GPIODR4R_DRV43_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIODR4R_OFFSET)*32)+(3*4))))
#define GPIOF_AHB_GPIODR4R_DRV44_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIODR4R_OFFSET)*32)+(4*4))))
#define GPIOF_AHB_GPIODR4R_DRV45_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIODR4R_OFFSET)*32)+(5*4))))
#define GPIOF_AHB_GPIODR4R_DRV46_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIODR4R_OFFSET)*32)+(6*4))))
#define GPIOF_AHB_GPIODR4R_DRV47_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIODR4R_OFFSET)*32)+(7*4))))

#define GPIOF_APB_GPIODR4R_DRV40_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIODR4R_OFFSET)*32)+(0*4))))
#define GPIOF_APB_GPIODR4R_DRV41_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIODR4R_OFFSET)*32)+(1*4))))
#define GPIOF_APB_GPIODR4R_DRV42_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIODR4R_OFFSET)*32)+(2*4))))
#define GPIOF_APB_GPIODR4R_DRV43_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIODR4R_OFFSET)*32)+(3*4))))
#define GPIOF_APB_GPIODR4R_DRV44_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIODR4R_OFFSET)*32)+(4*4))))
#define GPIOF_APB_GPIODR4R_DRV45_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIODR4R_OFFSET)*32)+(5*4))))
#define GPIOF_APB_GPIODR4R_DRV46_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIODR4R_OFFSET)*32)+(6*4))))
#define GPIOF_APB_GPIODR4R_DRV47_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIODR4R_OFFSET)*32)+(7*4))))

////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 5.13 GPIODR8R ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOF_APB_GPIODR8R            (((GPIODR8R_TypeDef*)(GPIOF_APB_BASE+GPIO_APB_GPIODR8R_OFFSET )))
#define GPIOF_APB_GPIODR8R_R          (*((volatile uint32_t *)(GPIOF_APB_BASE+GPIO_APB_GPIODR8R_OFFSET )))

#define GPIOF_AHB_GPIODR8R            (((GPIODR8R_TypeDef*)(GPIOF_AHB_BASE+GPIO_AHB_GPIODR8R_OFFSET )))
#define GPIOF_AHB_GPIODR8R_R          (*((volatile uint32_t *)(GPIOF_AHB_BASE+GPIO_AHB_GPIODR8R_OFFSET )))

//--------
#define GPIOF_APB_GPIODR8R_R_DRV8_MASK    (0x000000FF)
#define GPIOF_APB_GPIODR8R_R_DRV8_BIT     (0)
#define GPIOF_APB_GPIODR8R_R_DRV80_DIS    (0x00000000)
#define GPIOF_APB_GPIODR8R_R_DRV81_DIS    (0x00000000)
#define GPIOF_APB_GPIODR8R_R_DRV82_DIS    (0x00000000)
#define GPIOF_APB_GPIODR8R_R_DRV83_DIS    (0x00000000)
#define GPIOF_APB_GPIODR8R_R_DRV84_DIS    (0x00000000)
#define GPIOF_APB_GPIODR8R_R_DRV85_DIS    (0x00000000)
#define GPIOF_APB_GPIODR8R_R_DRV86_DIS    (0x00000000)
#define GPIOF_APB_GPIODR8R_R_DRV87_DIS    (0x00000000)
#define GPIOF_APB_GPIODR8R_R_DRV80_EN     (0x00000001)
#define GPIOF_APB_GPIODR8R_R_DRV81_EN     (0x00000002)
#define GPIOF_APB_GPIODR8R_R_DRV82_EN     (0x00000004)
#define GPIOF_APB_GPIODR8R_R_DRV83_EN     (0x00000008)
#define GPIOF_APB_GPIODR8R_R_DRV84_EN     (0x00000010)
#define GPIOF_APB_GPIODR8R_R_DRV85_EN     (0x00000020)
#define GPIOF_APB_GPIODR8R_R_DRV86_EN     (0x00000040)
#define GPIOF_APB_GPIODR8R_R_DRV87_EN     (0x00000080)

#define GPIOF_APB_GPIODR8R_DRV8_MASK      (0x00000001)
#define GPIOF_APB_GPIODR8R_DRV80_DIS      (0x00000000)
#define GPIOF_APB_GPIODR8R_DRV81_DIS      (0x00000000)
#define GPIOF_APB_GPIODR8R_DRV82_DIS      (0x00000000)
#define GPIOF_APB_GPIODR8R_DRV83_DIS      (0x00000000)
#define GPIOF_APB_GPIODR8R_DRV84_DIS      (0x00000000)
#define GPIOF_APB_GPIODR8R_DRV85_DIS      (0x00000000)
#define GPIOF_APB_GPIODR8R_DRV86_DIS      (0x00000000)
#define GPIOF_APB_GPIODR8R_DRV87_DIS      (0x00000000)
#define GPIOF_APB_GPIODR8R_DRV80_EN       (0x00000001)
#define GPIOF_APB_GPIODR8R_DRV81_EN       (0x00000001)
#define GPIOF_APB_GPIODR8R_DRV82_EN       (0x00000001)
#define GPIOF_APB_GPIODR8R_DRV83_EN       (0x00000001)
#define GPIOF_APB_GPIODR8R_DRV84_EN       (0x00000001)
#define GPIOF_APB_GPIODR8R_DRV85_EN       (0x00000001)
#define GPIOF_APB_GPIODR8R_DRV86_EN       (0x00000001)
#define GPIOF_APB_GPIODR8R_DRV87_EN       (0x00000001)
//--------

//--------
#define GPIOF_AHB_GPIODR8R_R_DRV8_MASK    (0x000000FF)
#define GPIOF_AHB_GPIODR8R_R_DRV8_BIT     (0)
#define GPIOF_AHB_GPIODR8R_R_DRV80_DIS    (0x00000000)
#define GPIOF_AHB_GPIODR8R_R_DRV81_DIS    (0x00000000)
#define GPIOF_AHB_GPIODR8R_R_DRV82_DIS    (0x00000000)
#define GPIOF_AHB_GPIODR8R_R_DRV83_DIS    (0x00000000)
#define GPIOF_AHB_GPIODR8R_R_DRV84_DIS    (0x00000000)
#define GPIOF_AHB_GPIODR8R_R_DRV85_DIS    (0x00000000)
#define GPIOF_AHB_GPIODR8R_R_DRV86_DIS    (0x00000000)
#define GPIOF_AHB_GPIODR8R_R_DRV87_DIS    (0x00000000)
#define GPIOF_AHB_GPIODR8R_R_DRV80_EN     (0x00000001)
#define GPIOF_AHB_GPIODR8R_R_DRV81_EN     (0x00000002)
#define GPIOF_AHB_GPIODR8R_R_DRV82_EN     (0x00000004)
#define GPIOF_AHB_GPIODR8R_R_DRV83_EN     (0x00000008)
#define GPIOF_AHB_GPIODR8R_R_DRV84_EN     (0x00000010)
#define GPIOF_AHB_GPIODR8R_R_DRV85_EN     (0x00000020)
#define GPIOF_AHB_GPIODR8R_R_DRV86_EN     (0x00000040)
#define GPIOF_AHB_GPIODR8R_R_DRV87_EN     (0x00000080)

#define GPIOF_AHB_GPIODR8R_DRV8_MASK      (0x00000001)
#define GPIOF_AHB_GPIODR8R_DRV80_DIS      (0x00000000)
#define GPIOF_AHB_GPIODR8R_DRV81_DIS      (0x00000000)
#define GPIOF_AHB_GPIODR8R_DRV82_DIS      (0x00000000)
#define GPIOF_AHB_GPIODR8R_DRV83_DIS      (0x00000000)
#define GPIOF_AHB_GPIODR8R_DRV84_DIS      (0x00000000)
#define GPIOF_AHB_GPIODR8R_DRV85_DIS      (0x00000000)
#define GPIOF_AHB_GPIODR8R_DRV86_DIS      (0x00000000)
#define GPIOF_AHB_GPIODR8R_DRV87_DIS      (0x00000000)
#define GPIOF_AHB_GPIODR8R_DRV80_EN       (0x00000001)
#define GPIOF_AHB_GPIODR8R_DRV81_EN       (0x00000001)
#define GPIOF_AHB_GPIODR8R_DRV82_EN       (0x00000001)
#define GPIOF_AHB_GPIODR8R_DRV83_EN       (0x00000001)
#define GPIOF_AHB_GPIODR8R_DRV84_EN       (0x00000001)
#define GPIOF_AHB_GPIODR8R_DRV85_EN       (0x00000001)
#define GPIOF_AHB_GPIODR8R_DRV86_EN       (0x00000001)
#define GPIOF_AHB_GPIODR8R_DRV87_EN       (0x00000001)
//--------

#define GPIOF_AHB_GPIODR8R_DRV80_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIODR8R_OFFSET)*32)+(0*4))))
#define GPIOF_AHB_GPIODR8R_DRV81_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIODR8R_OFFSET)*32)+(1*4))))
#define GPIOF_AHB_GPIODR8R_DRV82_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIODR8R_OFFSET)*32)+(2*4))))
#define GPIOF_AHB_GPIODR8R_DRV83_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIODR8R_OFFSET)*32)+(3*4))))
#define GPIOF_AHB_GPIODR8R_DRV84_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIODR8R_OFFSET)*32)+(4*4))))
#define GPIOF_AHB_GPIODR8R_DRV85_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIODR8R_OFFSET)*32)+(5*4))))
#define GPIOF_AHB_GPIODR8R_DRV86_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIODR8R_OFFSET)*32)+(6*4))))
#define GPIOF_AHB_GPIODR8R_DRV87_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIODR8R_OFFSET)*32)+(7*4))))

#define GPIOF_APB_GPIODR8R_DRV80_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIODR8R_OFFSET)*32)+(0*4))))
#define GPIOF_APB_GPIODR8R_DRV81_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIODR8R_OFFSET)*32)+(1*4))))
#define GPIOF_APB_GPIODR8R_DRV82_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIODR8R_OFFSET)*32)+(2*4))))
#define GPIOF_APB_GPIODR8R_DRV83_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIODR8R_OFFSET)*32)+(3*4))))
#define GPIOF_APB_GPIODR8R_DRV84_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIODR8R_OFFSET)*32)+(4*4))))
#define GPIOF_APB_GPIODR8R_DRV85_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIODR8R_OFFSET)*32)+(5*4))))
#define GPIOF_APB_GPIODR8R_DRV86_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIODR8R_OFFSET)*32)+(6*4))))
#define GPIOF_APB_GPIODR8R_DRV87_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIODR8R_OFFSET)*32)+(7*4))))


////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 5.14 GPIOODR ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOF_APB_GPIOODR            (((GPIOODR_TypeDef*)(GPIOF_APB_BASE+GPIO_APB_GPIOODR_OFFSET )))
#define GPIOF_APB_GPIOODR_R          (*((volatile uint32_t *)(GPIOF_APB_BASE+GPIO_APB_GPIOODR_OFFSET )))

#define GPIOF_AHB_GPIOODR            (((GPIOODR_TypeDef*)(GPIOF_AHB_BASE+GPIO_AHB_GPIOODR_OFFSET )))
#define GPIOF_AHB_GPIOODR_R          (*((volatile uint32_t *)(GPIOF_AHB_BASE+GPIO_AHB_GPIOODR_OFFSET )))


//--------
#define GPIOF_APB_GPIOODR_R_ODE_MASK    (0x000000FF)
#define GPIOF_APB_GPIOODR_R_ODE_BIT     (0)
#define GPIOF_APB_GPIOODR_R_ODE0_PP     (0x00000000)
#define GPIOF_APB_GPIOODR_R_ODE1_PP     (0x00000000)
#define GPIOF_APB_GPIOODR_R_ODE2_PP     (0x00000000)
#define GPIOF_APB_GPIOODR_R_ODE3_PP     (0x00000000)
#define GPIOF_APB_GPIOODR_R_ODE4_PP     (0x00000000)
#define GPIOF_APB_GPIOODR_R_ODE5_PP     (0x00000000)
#define GPIOF_APB_GPIOODR_R_ODE6_PP     (0x00000000)
#define GPIOF_APB_GPIOODR_R_ODE7_PP     (0x00000000)
#define GPIOF_APB_GPIOODR_R_ODE0_OP     (0x00000001)
#define GPIOF_APB_GPIOODR_R_ODE1_OP     (0x00000002)
#define GPIOF_APB_GPIOODR_R_ODE2_OP     (0x00000004)
#define GPIOF_APB_GPIOODR_R_ODE3_OP     (0x00000008)
#define GPIOF_APB_GPIOODR_R_ODE4_OP     (0x00000010)
#define GPIOF_APB_GPIOODR_R_ODE5_OP     (0x00000020)
#define GPIOF_APB_GPIOODR_R_ODE6_OP     (0x00000040)
#define GPIOF_APB_GPIOODR_R_ODE7_OP     (0x00000080)

#define GPIOF_APB_GPIOODR_ODE_MASK      (0x00000001)
#define GPIOF_APB_GPIOODR_ODE0_PP       (0x00000000)
#define GPIOF_APB_GPIOODR_ODE1_PP       (0x00000000)
#define GPIOF_APB_GPIOODR_ODE2_PP       (0x00000000)
#define GPIOF_APB_GPIOODR_ODE3_PP       (0x00000000)
#define GPIOF_APB_GPIOODR_ODE4_PP       (0x00000000)
#define GPIOF_APB_GPIOODR_ODE5_PP       (0x00000000)
#define GPIOF_APB_GPIOODR_ODE6_PP       (0x00000000)
#define GPIOF_APB_GPIOODR_ODE7_PP       (0x00000000)
#define GPIOF_APB_GPIOODR_ODE0_OP       (0x00000001)
#define GPIOF_APB_GPIOODR_ODE1_OP       (0x00000001)
#define GPIOF_APB_GPIOODR_ODE2_OP       (0x00000001)
#define GPIOF_APB_GPIOODR_ODE3_OP       (0x00000001)
#define GPIOF_APB_GPIOODR_ODE4_OP       (0x00000001)
#define GPIOF_APB_GPIOODR_ODE5_OP       (0x00000001)
#define GPIOF_APB_GPIOODR_ODE6_OP       (0x00000001)
#define GPIOF_APB_GPIOODR_ODE7_OP       (0x00000001)
//--------

//--------
#define GPIOF_AHB_GPIOODR_R_ODE_MASK    (0x000000FF)
#define GPIOF_AHB_GPIOODR_R_ODE_BIT     (0)
#define GPIOF_AHB_GPIOODR_R_ODE0_PP     (0x00000000)
#define GPIOF_AHB_GPIOODR_R_ODE1_PP     (0x00000000)
#define GPIOF_AHB_GPIOODR_R_ODE2_PP     (0x00000000)
#define GPIOF_AHB_GPIOODR_R_ODE3_PP     (0x00000000)
#define GPIOF_AHB_GPIOODR_R_ODE4_PP     (0x00000000)
#define GPIOF_AHB_GPIOODR_R_ODE5_PP     (0x00000000)
#define GPIOF_AHB_GPIOODR_R_ODE6_PP     (0x00000000)
#define GPIOF_AHB_GPIOODR_R_ODE7_PP     (0x00000000)
#define GPIOF_AHB_GPIOODR_R_ODE0_OP     (0x00000001)
#define GPIOF_AHB_GPIOODR_R_ODE1_OP     (0x00000002)
#define GPIOF_AHB_GPIOODR_R_ODE2_OP     (0x00000004)
#define GPIOF_AHB_GPIOODR_R_ODE3_OP     (0x00000008)
#define GPIOF_AHB_GPIOODR_R_ODE4_OP     (0x00000010)
#define GPIOF_AHB_GPIOODR_R_ODE5_OP     (0x00000020)
#define GPIOF_AHB_GPIOODR_R_ODE6_OP     (0x00000040)
#define GPIOF_AHB_GPIOODR_R_ODE7_OP     (0x00000080)

#define GPIOF_AHB_GPIOODR_ODE_MASK      (0x00000001)
#define GPIOF_AHB_GPIOODR_ODE0_PP       (0x00000000)
#define GPIOF_AHB_GPIOODR_ODE1_PP       (0x00000000)
#define GPIOF_AHB_GPIOODR_ODE2_PP       (0x00000000)
#define GPIOF_AHB_GPIOODR_ODE3_PP       (0x00000000)
#define GPIOF_AHB_GPIOODR_ODE4_PP       (0x00000000)
#define GPIOF_AHB_GPIOODR_ODE5_PP       (0x00000000)
#define GPIOF_AHB_GPIOODR_ODE6_PP       (0x00000000)
#define GPIOF_AHB_GPIOODR_ODE7_PP       (0x00000000)
#define GPIOF_AHB_GPIOODR_ODE0_OP       (0x00000001)
#define GPIOF_AHB_GPIOODR_ODE1_OP       (0x00000001)
#define GPIOF_AHB_GPIOODR_ODE2_OP       (0x00000001)
#define GPIOF_AHB_GPIOODR_ODE3_OP       (0x00000001)
#define GPIOF_AHB_GPIOODR_ODE4_OP       (0x00000001)
#define GPIOF_AHB_GPIOODR_ODE5_OP       (0x00000001)
#define GPIOF_AHB_GPIOODR_ODE6_OP       (0x00000001)
#define GPIOF_AHB_GPIOODR_ODE7_OP       (0x00000001)
//--------

#define GPIOF_AHB_GPIOODR_ODE0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIOODR_OFFSET)*32)+(0*4))))
#define GPIOF_AHB_GPIOODR_ODE1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIOODR_OFFSET)*32)+(1*4))))
#define GPIOF_AHB_GPIOODR_ODE2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIOODR_OFFSET)*32)+(2*4))))
#define GPIOF_AHB_GPIOODR_ODE3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIOODR_OFFSET)*32)+(3*4))))
#define GPIOF_AHB_GPIOODR_ODE4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIOODR_OFFSET)*32)+(4*4))))
#define GPIOF_AHB_GPIOODR_ODE5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIOODR_OFFSET)*32)+(5*4))))
#define GPIOF_AHB_GPIOODR_ODE6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIOODR_OFFSET)*32)+(6*4))))
#define GPIOF_AHB_GPIOODR_ODE7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIOODR_OFFSET)*32)+(7*4))))

#define GPIOF_APB_GPIOODR_ODE0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIOODR_OFFSET)*32)+(0*4))))
#define GPIOF_APB_GPIOODR_ODE1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIOODR_OFFSET)*32)+(1*4))))
#define GPIOF_APB_GPIOODR_ODE2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIOODR_OFFSET)*32)+(2*4))))
#define GPIOF_APB_GPIOODR_ODE3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIOODR_OFFSET)*32)+(3*4))))
#define GPIOF_APB_GPIOODR_ODE4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIOODR_OFFSET)*32)+(4*4))))
#define GPIOF_APB_GPIOODR_ODE5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIOODR_OFFSET)*32)+(5*4))))
#define GPIOF_APB_GPIOODR_ODE6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIOODR_OFFSET)*32)+(6*4))))
#define GPIOF_APB_GPIOODR_ODE7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIOODR_OFFSET)*32)+(7*4))))

////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 5.15 GPIOPUR ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOF_APB_GPIOPUR            (((GPIOPUR_TypeDef*)(GPIOF_APB_BASE+GPIO_APB_GPIOPUR_OFFSET )))
#define GPIOF_APB_GPIOPUR_R          (*((volatile uint32_t *)(GPIOF_APB_BASE+GPIO_APB_GPIOPUR_OFFSET )))

#define GPIOF_AHB_GPIOPUR            (((GPIOPUR_TypeDef*)(GPIOF_AHB_BASE+GPIO_AHB_GPIOPUR_OFFSET )))
#define GPIOF_AHB_GPIOPUR_R          (*((volatile uint32_t *)(GPIOF_AHB_BASE+GPIO_AHB_GPIOPUR_OFFSET )))


//--------
#define GPIOF_APB_GPIOPUR_R_PUE_MASK    (0x000000FF)
#define GPIOF_APB_GPIOPUR_R_PUE_BIT     (0)
#define GPIOF_APB_GPIOPUR_R_PUE0_DIS    (0x00000000)
#define GPIOF_APB_GPIOPUR_R_PUE1_DIS    (0x00000000)
#define GPIOF_APB_GPIOPUR_R_PUE2_DIS    (0x00000000)
#define GPIOF_APB_GPIOPUR_R_PUE3_DIS    (0x00000000)
#define GPIOF_APB_GPIOPUR_R_PUE4_DIS    (0x00000000)
#define GPIOF_APB_GPIOPUR_R_PUE5_DIS    (0x00000000)
#define GPIOF_APB_GPIOPUR_R_PUE6_DIS    (0x00000000)
#define GPIOF_APB_GPIOPUR_R_PUE7_DIS    (0x00000000)
#define GPIOF_APB_GPIOPUR_R_PUE0_EN     (0x00000001)
#define GPIOF_APB_GPIOPUR_R_PUE1_EN     (0x00000002)
#define GPIOF_APB_GPIOPUR_R_PUE2_EN     (0x00000004)
#define GPIOF_APB_GPIOPUR_R_PUE3_EN     (0x00000008)
#define GPIOF_APB_GPIOPUR_R_PUE4_EN     (0x00000010)
#define GPIOF_APB_GPIOPUR_R_PUE5_EN     (0x00000020)
#define GPIOF_APB_GPIOPUR_R_PUE6_EN     (0x00000040)
#define GPIOF_APB_GPIOPUR_R_PUE7_EN     (0x00000080)

#define GPIOF_APB_GPIOPUR_PUE_MASK      (0x00000001)
#define GPIOF_APB_GPIOPUR_PUE0_DIS      (0x00000000)
#define GPIOF_APB_GPIOPUR_PUE1_DIS      (0x00000000)
#define GPIOF_APB_GPIOPUR_PUE2_DIS      (0x00000000)
#define GPIOF_APB_GPIOPUR_PUE3_DIS      (0x00000000)
#define GPIOF_APB_GPIOPUR_PUE4_DIS      (0x00000000)
#define GPIOF_APB_GPIOPUR_PUE5_DIS      (0x00000000)
#define GPIOF_APB_GPIOPUR_PUE6_DIS      (0x00000000)
#define GPIOF_APB_GPIOPUR_PUE7_DIS      (0x00000000)
#define GPIOF_APB_GPIOPUR_PUE0_EN       (0x00000001)
#define GPIOF_APB_GPIOPUR_PUE1_EN       (0x00000001)
#define GPIOF_APB_GPIOPUR_PUE2_EN       (0x00000001)
#define GPIOF_APB_GPIOPUR_PUE3_EN       (0x00000001)
#define GPIOF_APB_GPIOPUR_PUE4_EN       (0x00000001)
#define GPIOF_APB_GPIOPUR_PUE5_EN       (0x00000001)
#define GPIOF_APB_GPIOPUR_PUE6_EN       (0x00000001)
#define GPIOF_APB_GPIOPUR_PUE7_EN       (0x00000001)
//--------

//--------
#define GPIOF_AHB_GPIOPUR_R_PUE_MASK    (0x000000FF)
#define GPIOF_AHB_GPIOPUR_R_PUE_BIT     (0)
#define GPIOF_AHB_GPIOPUR_R_PUE0_DIS    (0x00000000)
#define GPIOF_AHB_GPIOPUR_R_PUE1_DIS    (0x00000000)
#define GPIOF_AHB_GPIOPUR_R_PUE2_DIS    (0x00000000)
#define GPIOF_AHB_GPIOPUR_R_PUE3_DIS    (0x00000000)
#define GPIOF_AHB_GPIOPUR_R_PUE4_DIS    (0x00000000)
#define GPIOF_AHB_GPIOPUR_R_PUE5_DIS    (0x00000000)
#define GPIOF_AHB_GPIOPUR_R_PUE6_DIS    (0x00000000)
#define GPIOF_AHB_GPIOPUR_R_PUE7_DIS    (0x00000000)
#define GPIOF_AHB_GPIOPUR_R_PUE0_EN     (0x00000001)
#define GPIOF_AHB_GPIOPUR_R_PUE1_EN     (0x00000002)
#define GPIOF_AHB_GPIOPUR_R_PUE2_EN     (0x00000004)
#define GPIOF_AHB_GPIOPUR_R_PUE3_EN     (0x00000008)
#define GPIOF_AHB_GPIOPUR_R_PUE4_EN     (0x00000010)
#define GPIOF_AHB_GPIOPUR_R_PUE5_EN     (0x00000020)
#define GPIOF_AHB_GPIOPUR_R_PUE6_EN     (0x00000040)
#define GPIOF_AHB_GPIOPUR_R_PUE7_EN     (0x00000080)

#define GPIOF_AHB_GPIOPUR_PUE_MASK      (0x00000001)
#define GPIOF_AHB_GPIOPUR_PUE0_DIS      (0x00000000)
#define GPIOF_AHB_GPIOPUR_PUE1_DIS      (0x00000000)
#define GPIOF_AHB_GPIOPUR_PUE2_DIS      (0x00000000)
#define GPIOF_AHB_GPIOPUR_PUE3_DIS      (0x00000000)
#define GPIOF_AHB_GPIOPUR_PUE4_DIS      (0x00000000)
#define GPIOF_AHB_GPIOPUR_PUE5_DIS      (0x00000000)
#define GPIOF_AHB_GPIOPUR_PUE6_DIS      (0x00000000)
#define GPIOF_AHB_GPIOPUR_PUE7_DIS      (0x00000000)
#define GPIOF_AHB_GPIOPUR_PUE0_EN       (0x00000001)
#define GPIOF_AHB_GPIOPUR_PUE1_EN       (0x00000001)
#define GPIOF_AHB_GPIOPUR_PUE2_EN       (0x00000001)
#define GPIOF_AHB_GPIOPUR_PUE3_EN       (0x00000001)
#define GPIOF_AHB_GPIOPUR_PUE4_EN       (0x00000001)
#define GPIOF_AHB_GPIOPUR_PUE5_EN       (0x00000001)
#define GPIOF_AHB_GPIOPUR_PUE6_EN       (0x00000001)
#define GPIOF_AHB_GPIOPUR_PUE7_EN       (0x00000001)
//--------

#define GPIOF_AHB_GPIOPUR_PUE0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIOPUR_OFFSET)*32)+(0*4))))
#define GPIOF_AHB_GPIOPUR_PUE1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIOPUR_OFFSET)*32)+(1*4))))
#define GPIOF_AHB_GPIOPUR_PUE2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIOPUR_OFFSET)*32)+(2*4))))
#define GPIOF_AHB_GPIOPUR_PUE3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIOPUR_OFFSET)*32)+(3*4))))
#define GPIOF_AHB_GPIOPUR_PUE4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIOPUR_OFFSET)*32)+(4*4))))
#define GPIOF_AHB_GPIOPUR_PUE5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIOPUR_OFFSET)*32)+(5*4))))
#define GPIOF_AHB_GPIOPUR_PUE6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIOPUR_OFFSET)*32)+(6*4))))
#define GPIOF_AHB_GPIOPUR_PUE7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIOPUR_OFFSET)*32)+(7*4))))

#define GPIOF_APB_GPIOPUR_PUE0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIOPUR_OFFSET)*32)+(0*4))))
#define GPIOF_APB_GPIOPUR_PUE1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIOPUR_OFFSET)*32)+(1*4))))
#define GPIOF_APB_GPIOPUR_PUE2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIOPUR_OFFSET)*32)+(2*4))))
#define GPIOF_APB_GPIOPUR_PUE3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIOPUR_OFFSET)*32)+(3*4))))
#define GPIOF_APB_GPIOPUR_PUE4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIOPUR_OFFSET)*32)+(4*4))))
#define GPIOF_APB_GPIOPUR_PUE5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIOPUR_OFFSET)*32)+(5*4))))
#define GPIOF_APB_GPIOPUR_PUE6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIOPUR_OFFSET)*32)+(6*4))))
#define GPIOF_APB_GPIOPUR_PUE7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIOPUR_OFFSET)*32)+(7*4))))

////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 5.16 GPIOPDR ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOF_APB_GPIOPDR            (((GPIOPDR_TypeDef*)(GPIOF_APB_BASE+GPIO_APB_GPIOPDR_OFFSET )))
#define GPIOF_APB_GPIOPDR_R          (*((volatile uint32_t *)(GPIOF_APB_BASE+GPIO_APB_GPIOPDR_OFFSET )))

#define GPIOF_AHB_GPIOPDR            (((GPIOPDR_TypeDef*)(GPIOF_AHB_BASE+GPIO_AHB_GPIOPDR_OFFSET )))
#define GPIOF_AHB_GPIOPDR_R          (*((volatile uint32_t *)(GPIOF_AHB_BASE+GPIO_AHB_GPIOPDR_OFFSET )))

//--------
#define GPIOF_APB_GPIOPDR_R_PDE_MASK    (0x000000FF)
#define GPIOF_APB_GPIOPDR_R_PDE_BIT     (0)
#define GPIOF_APB_GPIOPDR_R_PDE0_DIS    (0x00000000)
#define GPIOF_APB_GPIOPDR_R_PDE1_DIS    (0x00000000)
#define GPIOF_APB_GPIOPDR_R_PDE2_DIS    (0x00000000)
#define GPIOF_APB_GPIOPDR_R_PDE3_DIS    (0x00000000)
#define GPIOF_APB_GPIOPDR_R_PDE4_DIS    (0x00000000)
#define GPIOF_APB_GPIOPDR_R_PDE5_DIS    (0x00000000)
#define GPIOF_APB_GPIOPDR_R_PDE6_DIS    (0x00000000)
#define GPIOF_APB_GPIOPDR_R_PDE7_DIS    (0x00000000)
#define GPIOF_APB_GPIOPDR_R_PDE0_EN     (0x00000001)
#define GPIOF_APB_GPIOPDR_R_PDE1_EN     (0x00000002)
#define GPIOF_APB_GPIOPDR_R_PDE2_EN     (0x00000004)
#define GPIOF_APB_GPIOPDR_R_PDE3_EN     (0x00000008)
#define GPIOF_APB_GPIOPDR_R_PDE4_EN     (0x00000010)
#define GPIOF_APB_GPIOPDR_R_PDE5_EN     (0x00000020)
#define GPIOF_APB_GPIOPDR_R_PDE6_EN     (0x00000040)
#define GPIOF_APB_GPIOPDR_R_PDE7_EN     (0x00000080)

#define GPIOF_APB_GPIOPDR_PDE_MASK      (0x00000001)
#define GPIOF_APB_GPIOPDR_PDE0_DIS      (0x00000000)
#define GPIOF_APB_GPIOPDR_PDE1_DIS      (0x00000000)
#define GPIOF_APB_GPIOPDR_PDE2_DIS      (0x00000000)
#define GPIOF_APB_GPIOPDR_PDE3_DIS      (0x00000000)
#define GPIOF_APB_GPIOPDR_PDE4_DIS      (0x00000000)
#define GPIOF_APB_GPIOPDR_PDE5_DIS      (0x00000000)
#define GPIOF_APB_GPIOPDR_PDE6_DIS      (0x00000000)
#define GPIOF_APB_GPIOPDR_PDE7_DIS      (0x00000000)
#define GPIOF_APB_GPIOPDR_PDE0_EN       (0x00000001)
#define GPIOF_APB_GPIOPDR_PDE1_EN       (0x00000001)
#define GPIOF_APB_GPIOPDR_PDE2_EN       (0x00000001)
#define GPIOF_APB_GPIOPDR_PDE3_EN       (0x00000001)
#define GPIOF_APB_GPIOPDR_PDE4_EN       (0x00000001)
#define GPIOF_APB_GPIOPDR_PDE5_EN       (0x00000001)
#define GPIOF_APB_GPIOPDR_PDE6_EN       (0x00000001)
#define GPIOF_APB_GPIOPDR_PDE7_EN       (0x00000001)
//--------

//--------
#define GPIOF_AHB_GPIOPDR_R_PDE_MASK    (0x000000FF)
#define GPIOF_AHB_GPIOPDR_R_PDE_BIT     (0)
#define GPIOF_AHB_GPIOPDR_R_PDE0_DIS    (0x00000000)
#define GPIOF_AHB_GPIOPDR_R_PDE1_DIS    (0x00000000)
#define GPIOF_AHB_GPIOPDR_R_PDE2_DIS    (0x00000000)
#define GPIOF_AHB_GPIOPDR_R_PDE3_DIS    (0x00000000)
#define GPIOF_AHB_GPIOPDR_R_PDE4_DIS    (0x00000000)
#define GPIOF_AHB_GPIOPDR_R_PDE5_DIS    (0x00000000)
#define GPIOF_AHB_GPIOPDR_R_PDE6_DIS    (0x00000000)
#define GPIOF_AHB_GPIOPDR_R_PDE7_DIS    (0x00000000)
#define GPIOF_AHB_GPIOPDR_R_PDE0_EN     (0x00000001)
#define GPIOF_AHB_GPIOPDR_R_PDE1_EN     (0x00000002)
#define GPIOF_AHB_GPIOPDR_R_PDE2_EN     (0x00000004)
#define GPIOF_AHB_GPIOPDR_R_PDE3_EN     (0x00000008)
#define GPIOF_AHB_GPIOPDR_R_PDE4_EN     (0x00000010)
#define GPIOF_AHB_GPIOPDR_R_PDE5_EN     (0x00000020)
#define GPIOF_AHB_GPIOPDR_R_PDE6_EN     (0x00000040)
#define GPIOF_AHB_GPIOPDR_R_PDE7_EN     (0x00000080)

#define GPIOF_AHB_GPIOPDR_PDE_MASK      (0x00000001)
#define GPIOF_AHB_GPIOPDR_PDE0_DIS      (0x00000000)
#define GPIOF_AHB_GPIOPDR_PDE1_DIS      (0x00000000)
#define GPIOF_AHB_GPIOPDR_PDE2_DIS      (0x00000000)
#define GPIOF_AHB_GPIOPDR_PDE3_DIS      (0x00000000)
#define GPIOF_AHB_GPIOPDR_PDE4_DIS      (0x00000000)
#define GPIOF_AHB_GPIOPDR_PDE5_DIS      (0x00000000)
#define GPIOF_AHB_GPIOPDR_PDE6_DIS      (0x00000000)
#define GPIOF_AHB_GPIOPDR_PDE7_DIS      (0x00000000)
#define GPIOF_AHB_GPIOPDR_PDE0_EN       (0x00000001)
#define GPIOF_AHB_GPIOPDR_PDE1_EN       (0x00000001)
#define GPIOF_AHB_GPIOPDR_PDE2_EN       (0x00000001)
#define GPIOF_AHB_GPIOPDR_PDE3_EN       (0x00000001)
#define GPIOF_AHB_GPIOPDR_PDE4_EN       (0x00000001)
#define GPIOF_AHB_GPIOPDR_PDE5_EN       (0x00000001)
#define GPIOF_AHB_GPIOPDR_PDE6_EN       (0x00000001)
#define GPIOF_AHB_GPIOPDR_PDE7_EN       (0x00000001)
//--------

#define GPIOF_AHB_GPIOPDR_PDE0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIOPDR_OFFSET)*32)+(0*4))))
#define GPIOF_AHB_GPIOPDR_PDE1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIOPDR_OFFSET)*32)+(1*4))))
#define GPIOF_AHB_GPIOPDR_PDE2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIOPDR_OFFSET)*32)+(2*4))))
#define GPIOF_AHB_GPIOPDR_PDE3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIOPDR_OFFSET)*32)+(3*4))))
#define GPIOF_AHB_GPIOPDR_PDE4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIOPDR_OFFSET)*32)+(4*4))))
#define GPIOF_AHB_GPIOPDR_PDE5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIOPDR_OFFSET)*32)+(5*4))))
#define GPIOF_AHB_GPIOPDR_PDE6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIOPDR_OFFSET)*32)+(6*4))))
#define GPIOF_AHB_GPIOPDR_PDE7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIOPDR_OFFSET)*32)+(7*4))))

#define GPIOF_APB_GPIOPDR_PDE0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIOPDR_OFFSET)*32)+(0*4))))
#define GPIOF_APB_GPIOPDR_PDE1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIOPDR_OFFSET)*32)+(1*4))))
#define GPIOF_APB_GPIOPDR_PDE2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIOPDR_OFFSET)*32)+(2*4))))
#define GPIOF_APB_GPIOPDR_PDE3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIOPDR_OFFSET)*32)+(3*4))))
#define GPIOF_APB_GPIOPDR_PDE4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIOPDR_OFFSET)*32)+(4*4))))
#define GPIOF_APB_GPIOPDR_PDE5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIOPDR_OFFSET)*32)+(5*4))))
#define GPIOF_APB_GPIOPDR_PDE6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIOPDR_OFFSET)*32)+(6*4))))
#define GPIOF_APB_GPIOPDR_PDE7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIOPDR_OFFSET)*32)+(7*4))))

////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 5.17 GPIOSLR ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOF_APB_GPIOSLR            (((GPIOSLR_TypeDef*)(GPIOF_APB_BASE+GPIO_APB_GPIOSLR_OFFSET )))
#define GPIOF_APB_GPIOSLR_R          (*((volatile uint32_t *)(GPIOF_APB_BASE+GPIO_APB_GPIOSLR_OFFSET )))

#define GPIOF_AHB_GPIOSLR            (((GPIOSLR_TypeDef*)(GPIOF_AHB_BASE+GPIO_AHB_GPIOSLR_OFFSET )))
#define GPIOF_AHB_GPIOSLR_R          (*((volatile uint32_t *)(GPIOF_AHB_BASE+GPIO_AHB_GPIOSLR_OFFSET )))

//--------
#define GPIOF_APB_GPIOSLR_R_SRL_MASK    (0x000000FF)
#define GPIOF_APB_GPIOSLR_R_SRL_BIT     (0)
#define GPIOF_APB_GPIOSLR_R_SRL0_DIS    (0x00000000)
#define GPIOF_APB_GPIOSLR_R_SRL1_DIS    (0x00000000)
#define GPIOF_APB_GPIOSLR_R_SRL2_DIS    (0x00000000)
#define GPIOF_APB_GPIOSLR_R_SRL3_DIS    (0x00000000)
#define GPIOF_APB_GPIOSLR_R_SRL4_DIS    (0x00000000)
#define GPIOF_APB_GPIOSLR_R_SRL5_DIS    (0x00000000)
#define GPIOF_APB_GPIOSLR_R_SRL6_DIS    (0x00000000)
#define GPIOF_APB_GPIOSLR_R_SRL7_DIS    (0x00000000)
#define GPIOF_APB_GPIOSLR_R_SRL0_EN     (0x00000001)
#define GPIOF_APB_GPIOSLR_R_SRL1_EN     (0x00000002)
#define GPIOF_APB_GPIOSLR_R_SRL2_EN     (0x00000004)
#define GPIOF_APB_GPIOSLR_R_SRL3_EN     (0x00000008)
#define GPIOF_APB_GPIOSLR_R_SRL4_EN     (0x00000010)
#define GPIOF_APB_GPIOSLR_R_SRL5_EN     (0x00000020)
#define GPIOF_APB_GPIOSLR_R_SRL6_EN     (0x00000040)
#define GPIOF_APB_GPIOSLR_R_SRL7_EN     (0x00000080)

#define GPIOF_APB_GPIOSLR_SRL_MASK      (0x00000001)
#define GPIOF_APB_GPIOSLR_SRL0_DIS      (0x00000000)
#define GPIOF_APB_GPIOSLR_SRL1_DIS      (0x00000000)
#define GPIOF_APB_GPIOSLR_SRL2_DIS      (0x00000000)
#define GPIOF_APB_GPIOSLR_SRL3_DIS      (0x00000000)
#define GPIOF_APB_GPIOSLR_SRL4_DIS      (0x00000000)
#define GPIOF_APB_GPIOSLR_SRL5_DIS      (0x00000000)
#define GPIOF_APB_GPIOSLR_SRL6_DIS      (0x00000000)
#define GPIOF_APB_GPIOSLR_SRL7_DIS      (0x00000000)
#define GPIOF_APB_GPIOSLR_SRL0_EN       (0x00000001)
#define GPIOF_APB_GPIOSLR_SRL1_EN       (0x00000001)
#define GPIOF_APB_GPIOSLR_SRL2_EN       (0x00000001)
#define GPIOF_APB_GPIOSLR_SRL3_EN       (0x00000001)
#define GPIOF_APB_GPIOSLR_SRL4_EN       (0x00000001)
#define GPIOF_APB_GPIOSLR_SRL5_EN       (0x00000001)
#define GPIOF_APB_GPIOSLR_SRL6_EN       (0x00000001)
#define GPIOF_APB_GPIOSLR_SRL7_EN       (0x00000001)
//--------

//--------
#define GPIOF_AHB_GPIOSLR_R_SRL_MASK    (0x000000FF)
#define GPIOF_AHB_GPIOSLR_R_SRL_BIT     (0)
#define GPIOF_AHB_GPIOSLR_R_SRL0_DIS    (0x00000000)
#define GPIOF_AHB_GPIOSLR_R_SRL1_DIS    (0x00000000)
#define GPIOF_AHB_GPIOSLR_R_SRL2_DIS    (0x00000000)
#define GPIOF_AHB_GPIOSLR_R_SRL3_DIS    (0x00000000)
#define GPIOF_AHB_GPIOSLR_R_SRL4_DIS    (0x00000000)
#define GPIOF_AHB_GPIOSLR_R_SRL5_DIS    (0x00000000)
#define GPIOF_AHB_GPIOSLR_R_SRL6_DIS    (0x00000000)
#define GPIOF_AHB_GPIOSLR_R_SRL7_DIS    (0x00000000)
#define GPIOF_AHB_GPIOSLR_R_SRL0_EN     (0x00000001)
#define GPIOF_AHB_GPIOSLR_R_SRL1_EN     (0x00000002)
#define GPIOF_AHB_GPIOSLR_R_SRL2_EN     (0x00000004)
#define GPIOF_AHB_GPIOSLR_R_SRL3_EN     (0x00000008)
#define GPIOF_AHB_GPIOSLR_R_SRL4_EN     (0x00000010)
#define GPIOF_AHB_GPIOSLR_R_SRL5_EN     (0x00000020)
#define GPIOF_AHB_GPIOSLR_R_SRL6_EN     (0x00000040)
#define GPIOF_AHB_GPIOSLR_R_SRL7_EN     (0x00000080)

#define GPIOF_AHB_GPIOSLR_SRL_MASK      (0x00000001)
#define GPIOF_AHB_GPIOSLR_SRL0_DIS      (0x00000000)
#define GPIOF_AHB_GPIOSLR_SRL1_DIS      (0x00000000)
#define GPIOF_AHB_GPIOSLR_SRL2_DIS      (0x00000000)
#define GPIOF_AHB_GPIOSLR_SRL3_DIS      (0x00000000)
#define GPIOF_AHB_GPIOSLR_SRL4_DIS      (0x00000000)
#define GPIOF_AHB_GPIOSLR_SRL5_DIS      (0x00000000)
#define GPIOF_AHB_GPIOSLR_SRL6_DIS      (0x00000000)
#define GPIOF_AHB_GPIOSLR_SRL7_DIS      (0x00000000)
#define GPIOF_AHB_GPIOSLR_SRL0_EN       (0x00000001)
#define GPIOF_AHB_GPIOSLR_SRL1_EN       (0x00000001)
#define GPIOF_AHB_GPIOSLR_SRL2_EN       (0x00000001)
#define GPIOF_AHB_GPIOSLR_SRL3_EN       (0x00000001)
#define GPIOF_AHB_GPIOSLR_SRL4_EN       (0x00000001)
#define GPIOF_AHB_GPIOSLR_SRL5_EN       (0x00000001)
#define GPIOF_AHB_GPIOSLR_SRL6_EN       (0x00000001)
#define GPIOF_AHB_GPIOSLR_SRL7_EN       (0x00000001)
//--------

#define GPIOF_AHB_GPIOSLR_SRL0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIOSLR_OFFSET)*32)+(0*4))))
#define GPIOF_AHB_GPIOSLR_SRL1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIOSLR_OFFSET)*32)+(1*4))))
#define GPIOF_AHB_GPIOSLR_SRL2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIOSLR_OFFSET)*32)+(2*4))))
#define GPIOF_AHB_GPIOSLR_SRL3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIOSLR_OFFSET)*32)+(3*4))))
#define GPIOF_AHB_GPIOSLR_SRL4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIOSLR_OFFSET)*32)+(4*4))))
#define GPIOF_AHB_GPIOSLR_SRL5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIOSLR_OFFSET)*32)+(5*4))))
#define GPIOF_AHB_GPIOSLR_SRL6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIOSLR_OFFSET)*32)+(6*4))))
#define GPIOF_AHB_GPIOSLR_SRL7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIOSLR_OFFSET)*32)+(7*4))))

#define GPIOF_APB_GPIOSLR_SRL0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIOSLR_OFFSET)*32)+(0*4))))
#define GPIOF_APB_GPIOSLR_SRL1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIOSLR_OFFSET)*32)+(1*4))))
#define GPIOF_APB_GPIOSLR_SRL2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIOSLR_OFFSET)*32)+(2*4))))
#define GPIOF_APB_GPIOSLR_SRL3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIOSLR_OFFSET)*32)+(3*4))))
#define GPIOF_APB_GPIOSLR_SRL4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIOSLR_OFFSET)*32)+(4*4))))
#define GPIOF_APB_GPIOSLR_SRL5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIOSLR_OFFSET)*32)+(5*4))))
#define GPIOF_APB_GPIOSLR_SRL6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIOSLR_OFFSET)*32)+(6*4))))
#define GPIOF_APB_GPIOSLR_SRL7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIOSLR_OFFSET)*32)+(7*4))))

////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 5.18 GPIODEN ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOF_APB_GPIODEN            (((GPIODEN_TypeDef*)(GPIOF_APB_BASE+GPIO_APB_GPIODEN_OFFSET )))
#define GPIOF_APB_GPIODEN_R          (*((volatile uint32_t *)(GPIOF_APB_BASE+GPIO_APB_GPIODEN_OFFSET )))

#define GPIOF_AHB_GPIODEN            (((GPIODEN_TypeDef*)(GPIOF_AHB_BASE+GPIO_AHB_GPIODEN_OFFSET )))
#define GPIOF_AHB_GPIODEN_R          (*((volatile uint32_t *)(GPIOF_AHB_BASE+GPIO_AHB_GPIODEN_OFFSET )))


//--------
#define GPIOF_APB_GPIODEN_R_DEN_MASK    (0x000000FF)
#define GPIOF_APB_GPIODEN_R_DEN_BIT     (0)
#define GPIOF_APB_GPIODEN_R_DEN0_DIS    (0x00000000)
#define GPIOF_APB_GPIODEN_R_DEN1_DIS    (0x00000000)
#define GPIOF_APB_GPIODEN_R_DEN2_DIS    (0x00000000)
#define GPIOF_APB_GPIODEN_R_DEN3_DIS    (0x00000000)
#define GPIOF_APB_GPIODEN_R_DEN4_DIS    (0x00000000)
#define GPIOF_APB_GPIODEN_R_DEN5_DIS    (0x00000000)
#define GPIOF_APB_GPIODEN_R_DEN6_DIS    (0x00000000)
#define GPIOF_APB_GPIODEN_R_DEN7_DIS    (0x00000000)
#define GPIOF_APB_GPIODEN_R_DEN0_EN     (0x00000001)
#define GPIOF_APB_GPIODEN_R_DEN1_EN     (0x00000002)
#define GPIOF_APB_GPIODEN_R_DEN2_EN     (0x00000004)
#define GPIOF_APB_GPIODEN_R_DEN3_EN     (0x00000008)
#define GPIOF_APB_GPIODEN_R_DEN4_EN     (0x00000010)
#define GPIOF_APB_GPIODEN_R_DEN5_EN     (0x00000020)
#define GPIOF_APB_GPIODEN_R_DEN6_EN     (0x00000040)
#define GPIOF_APB_GPIODEN_R_DEN7_EN     (0x00000080)

#define GPIOF_APB_GPIODEN_DEN_MASK      (0x00000001)
#define GPIOF_APB_GPIODEN_DEN0_DIS      (0x00000000)
#define GPIOF_APB_GPIODEN_DEN1_DIS      (0x00000000)
#define GPIOF_APB_GPIODEN_DEN2_DIS      (0x00000000)
#define GPIOF_APB_GPIODEN_DEN3_DIS      (0x00000000)
#define GPIOF_APB_GPIODEN_DEN4_DIS      (0x00000000)
#define GPIOF_APB_GPIODEN_DEN5_DIS      (0x00000000)
#define GPIOF_APB_GPIODEN_DEN6_DIS      (0x00000000)
#define GPIOF_APB_GPIODEN_DEN7_DIS      (0x00000000)
#define GPIOF_APB_GPIODEN_DEN0_EN       (0x00000001)
#define GPIOF_APB_GPIODEN_DEN1_EN       (0x00000001)
#define GPIOF_APB_GPIODEN_DEN2_EN       (0x00000001)
#define GPIOF_APB_GPIODEN_DEN3_EN       (0x00000001)
#define GPIOF_APB_GPIODEN_DEN4_EN       (0x00000001)
#define GPIOF_APB_GPIODEN_DEN5_EN       (0x00000001)
#define GPIOF_APB_GPIODEN_DEN6_EN       (0x00000001)
#define GPIOF_APB_GPIODEN_DEN7_EN       (0x00000001)
//--------

//--------
#define GPIOF_AHB_GPIODEN_R_DEN_MASK    (0x000000FF)
#define GPIOF_AHB_GPIODEN_R_DEN_BIT     (0)
#define GPIOF_AHB_GPIODEN_R_DEN0_DIS    (0x00000000)
#define GPIOF_AHB_GPIODEN_R_DEN1_DIS    (0x00000000)
#define GPIOF_AHB_GPIODEN_R_DEN2_DIS    (0x00000000)
#define GPIOF_AHB_GPIODEN_R_DEN3_DIS    (0x00000000)
#define GPIOF_AHB_GPIODEN_R_DEN4_DIS    (0x00000000)
#define GPIOF_AHB_GPIODEN_R_DEN5_DIS    (0x00000000)
#define GPIOF_AHB_GPIODEN_R_DEN6_DIS    (0x00000000)
#define GPIOF_AHB_GPIODEN_R_DEN7_DIS    (0x00000000)
#define GPIOF_AHB_GPIODEN_R_DEN0_EN     (0x00000001)
#define GPIOF_AHB_GPIODEN_R_DEN1_EN     (0x00000002)
#define GPIOF_AHB_GPIODEN_R_DEN2_EN     (0x00000004)
#define GPIOF_AHB_GPIODEN_R_DEN3_EN     (0x00000008)
#define GPIOF_AHB_GPIODEN_R_DEN4_EN     (0x00000010)
#define GPIOF_AHB_GPIODEN_R_DEN5_EN     (0x00000020)
#define GPIOF_AHB_GPIODEN_R_DEN6_EN     (0x00000040)
#define GPIOF_AHB_GPIODEN_R_DEN7_EN     (0x00000080)

#define GPIOF_AHB_GPIODEN_DEN_MASK      (0x00000001)
#define GPIOF_AHB_GPIODEN_DEN0_DIS      (0x00000000)
#define GPIOF_AHB_GPIODEN_DEN1_DIS      (0x00000000)
#define GPIOF_AHB_GPIODEN_DEN2_DIS      (0x00000000)
#define GPIOF_AHB_GPIODEN_DEN3_DIS      (0x00000000)
#define GPIOF_AHB_GPIODEN_DEN4_DIS      (0x00000000)
#define GPIOF_AHB_GPIODEN_DEN5_DIS      (0x00000000)
#define GPIOF_AHB_GPIODEN_DEN6_DIS      (0x00000000)
#define GPIOF_AHB_GPIODEN_DEN7_DIS      (0x00000000)
#define GPIOF_AHB_GPIODEN_DEN0_EN       (0x00000001)
#define GPIOF_AHB_GPIODEN_DEN1_EN       (0x00000001)
#define GPIOF_AHB_GPIODEN_DEN2_EN       (0x00000001)
#define GPIOF_AHB_GPIODEN_DEN3_EN       (0x00000001)
#define GPIOF_AHB_GPIODEN_DEN4_EN       (0x00000001)
#define GPIOF_AHB_GPIODEN_DEN5_EN       (0x00000001)
#define GPIOF_AHB_GPIODEN_DEN6_EN       (0x00000001)
#define GPIOF_AHB_GPIODEN_DEN7_EN       (0x00000001)
//--------

#define GPIOF_AHB_GPIODEN_DEN0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIODEN_OFFSET)*32)+(0*4))))
#define GPIOF_AHB_GPIODEN_DEN1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIODEN_OFFSET)*32)+(1*4))))
#define GPIOF_AHB_GPIODEN_DEN2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIODEN_OFFSET)*32)+(2*4))))
#define GPIOF_AHB_GPIODEN_DEN3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIODEN_OFFSET)*32)+(3*4))))
#define GPIOF_AHB_GPIODEN_DEN4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIODEN_OFFSET)*32)+(4*4))))
#define GPIOF_AHB_GPIODEN_DEN5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIODEN_OFFSET)*32)+(5*4))))
#define GPIOF_AHB_GPIODEN_DEN6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIODEN_OFFSET)*32)+(6*4))))
#define GPIOF_AHB_GPIODEN_DEN7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIODEN_OFFSET)*32)+(7*4))))

#define GPIOF_APB_GPIODEN_DEN0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIODEN_OFFSET)*32)+(0*4))))
#define GPIOF_APB_GPIODEN_DEN1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIODEN_OFFSET)*32)+(1*4))))
#define GPIOF_APB_GPIODEN_DEN2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIODEN_OFFSET)*32)+(2*4))))
#define GPIOF_APB_GPIODEN_DEN3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIODEN_OFFSET)*32)+(3*4))))
#define GPIOF_APB_GPIODEN_DEN4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIODEN_OFFSET)*32)+(4*4))))
#define GPIOF_APB_GPIODEN_DEN5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIODEN_OFFSET)*32)+(5*4))))
#define GPIOF_APB_GPIODEN_DEN6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIODEN_OFFSET)*32)+(6*4))))
#define GPIOF_APB_GPIODEN_DEN7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIODEN_OFFSET)*32)+(7*4))))

////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 5.19 GPIOLOCK ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOF_APB_GPIOLOCK            (((GPIOLOCK_TypeDef*)(GPIOF_APB_BASE+GPIO_APB_GPIOLOCK_OFFSET )))
#define GPIOF_APB_GPIOLOCK_R          (*((volatile uint32_t *)(GPIOF_APB_BASE+GPIO_APB_GPIOLOCK_OFFSET )))

#define GPIOF_AHB_GPIOLOCK            (((GPIOLOCK_TypeDef*)(GPIOF_AHB_BASE+GPIO_AHB_GPIOLOCK_OFFSET )))
#define GPIOF_AHB_GPIOLOCK_R          (*((volatile uint32_t *)(GPIOF_AHB_BASE+GPIO_AHB_GPIOLOCK_OFFSET )))

//--------
#define GPIOF_APB_GPIOLOCK_R_LOCK_MASK     (0xFFFFFFFF)
#define GPIOF_APB_GPIOLOCK_R_LOCK_BIT      (0)
#define GPIOF_APB_GPIOLOCK_R_LOCK_KEY      (0x4C4F434B)
#define GPIOF_APB_GPIOLOCK_R_LOCK_UNLOCK   (0x00000000)
#define GPIOF_APB_GPIOLOCK_R_LOCK_LOCK     (0x00000001)

#define GPIOF_APB_GPIOLOCK_LOCK_MASK       (0xFFFFFFFF)
#define GPIOF_APB_GPIOLOCK_LOCK_KEY        (0x4C4F434B)
#define GPIOF_APB_GPIOLOCK_LOCK_UNLOCK     (0x00000000)
#define GPIOF_APB_GPIOLOCK_LOCK_LOCK       (0x00000001)
//--------

//--------
#define GPIOF_AHB_GPIOLOCK_R_LOCK_MASK     (0xFFFFFFFF)
#define GPIOF_AHB_GPIOLOCK_R_LOCK_BIT      (0)
#define GPIOF_AHB_GPIOLOCK_R_LOCK_KEY      (0x4C4F434B)
#define GPIOF_AHB_GPIOLOCK_R_LOCK_UNLOCK   (0x00000000)
#define GPIOF_AHB_GPIOLOCK_R_LOCK_LOCK     (0x00000001)

#define GPIOF_AHB_GPIOLOCK_LOCK_MASK       (0xFFFFFFFF)
#define GPIOF_AHB_GPIOLOCK_LOCK_KEY        (0x4C4F434B)
#define GPIOF_AHB_GPIOLOCK_LOCK_UNLOCK     (0x00000000)
#define GPIOF_AHB_GPIOLOCK_LOCK_LOCK       (0x00000001)
//--------

////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 5.20 GPIOCR ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOF_APB_GPIOCR            (((GPIOCR_TypeDef*)(GPIOF_APB_BASE+GPIO_APB_GPIOCR_OFFSET )))
#define GPIOF_APB_GPIOCR_R          (*((volatile uint32_t *)(GPIOF_APB_BASE+GPIO_APB_GPIOCR_OFFSET )))

#define GPIOF_AHB_GPIOCR            (((GPIOCR_TypeDef*)(GPIOF_AHB_BASE+GPIO_AHB_GPIOCR_OFFSET )))
#define GPIOF_AHB_GPIOCR_R          (*((volatile uint32_t *)(GPIOF_AHB_BASE+GPIO_AHB_GPIOCR_OFFSET )))


//--------
#define GPIOF_APB_GPIOCR_R_CR_MASK      (0x000000FF)
#define GPIOF_APB_GPIOCR_R_CR_BIT       (0)
#define GPIOF_APB_GPIOCR_R_CR0_DIS      (0x00000000)
#define GPIOF_APB_GPIOCR_R_CR1_DIS      (0x00000000)
#define GPIOF_APB_GPIOCR_R_CR2_DIS      (0x00000000)
#define GPIOF_APB_GPIOCR_R_CR3_DIS      (0x00000000)
#define GPIOF_APB_GPIOCR_R_CR4_DIS      (0x00000000)
#define GPIOF_APB_GPIOCR_R_CR5_DIS      (0x00000000)
#define GPIOF_APB_GPIOCR_R_CR6_DIS      (0x00000000)
#define GPIOF_APB_GPIOCR_R_CR7_DIS      (0x00000000)
#define GPIOF_APB_GPIOCR_R_CR0_EN       (0x00000001)
#define GPIOF_APB_GPIOCR_R_CR1_EN       (0x00000002)
#define GPIOF_APB_GPIOCR_R_CR2_EN       (0x00000004)
#define GPIOF_APB_GPIOCR_R_CR3_EN       (0x00000008)
#define GPIOF_APB_GPIOCR_R_CR4_EN       (0x00000010)
#define GPIOF_APB_GPIOCR_R_CR5_EN       (0x00000020)
#define GPIOF_APB_GPIOCR_R_CR6_EN       (0x00000040)
#define GPIOF_APB_GPIOCR_R_CR7_EN       (0x00000080)

#define GPIOF_APB_GPIOCR_CR_MASK        (0x00000001)
#define GPIOF_APB_GPIOCR_CR0_DIS        (0x00000000)
#define GPIOF_APB_GPIOCR_CR1_DIS        (0x00000000)
#define GPIOF_APB_GPIOCR_CR2_DIS        (0x00000000)
#define GPIOF_APB_GPIOCR_CR3_DIS        (0x00000000)
#define GPIOF_APB_GPIOCR_CR4_DIS        (0x00000000)
#define GPIOF_APB_GPIOCR_CR5_DIS        (0x00000000)
#define GPIOF_APB_GPIOCR_CR6_DIS        (0x00000000)
#define GPIOF_APB_GPIOCR_CR7_DIS        (0x00000000)
#define GPIOF_APB_GPIOCR_CR0_EN         (0x00000001)
#define GPIOF_APB_GPIOCR_CR1_EN         (0x00000001)
#define GPIOF_APB_GPIOCR_CR2_EN         (0x00000001)
#define GPIOF_APB_GPIOCR_CR3_EN         (0x00000001)
#define GPIOF_APB_GPIOCR_CR4_EN         (0x00000001)
#define GPIOF_APB_GPIOCR_CR5_EN         (0x00000001)
#define GPIOF_APB_GPIOCR_CR6_EN         (0x00000001)
#define GPIOF_APB_GPIOCR_CR7_EN         (0x00000001)
//--------

//--------
#define GPIOF_AHB_GPIOCR_R_CR_MASK      (0x000000FF)
#define GPIOF_AHB_GPIOCR_R_CR_BIT       (0)
#define GPIOF_AHB_GPIOCR_R_CR0_DIS      (0x00000000)
#define GPIOF_AHB_GPIOCR_R_CR1_DIS      (0x00000000)
#define GPIOF_AHB_GPIOCR_R_CR2_DIS      (0x00000000)
#define GPIOF_AHB_GPIOCR_R_CR3_DIS      (0x00000000)
#define GPIOF_AHB_GPIOCR_R_CR4_DIS      (0x00000000)
#define GPIOF_AHB_GPIOCR_R_CR5_DIS      (0x00000000)
#define GPIOF_AHB_GPIOCR_R_CR6_DIS      (0x00000000)
#define GPIOF_AHB_GPIOCR_R_CR7_DIS      (0x00000000)
#define GPIOF_AHB_GPIOCR_R_CR0_EN       (0x00000001)
#define GPIOF_AHB_GPIOCR_R_CR1_EN       (0x00000002)
#define GPIOF_AHB_GPIOCR_R_CR2_EN       (0x00000004)
#define GPIOF_AHB_GPIOCR_R_CR3_EN       (0x00000008)
#define GPIOF_AHB_GPIOCR_R_CR4_EN       (0x00000010)
#define GPIOF_AHB_GPIOCR_R_CR5_EN       (0x00000020)
#define GPIOF_AHB_GPIOCR_R_CR6_EN       (0x00000040)
#define GPIOF_AHB_GPIOCR_R_CR7_EN       (0x00000080)

#define GPIOF_AHB_GPIOCR_CR_MASK        (0x00000001)
#define GPIOF_AHB_GPIOCR_CR0_DIS        (0x00000000)
#define GPIOF_AHB_GPIOCR_CR1_DIS        (0x00000000)
#define GPIOF_AHB_GPIOCR_CR2_DIS        (0x00000000)
#define GPIOF_AHB_GPIOCR_CR3_DIS        (0x00000000)
#define GPIOF_AHB_GPIOCR_CR4_DIS        (0x00000000)
#define GPIOF_AHB_GPIOCR_CR5_DIS        (0x00000000)
#define GPIOF_AHB_GPIOCR_CR6_DIS        (0x00000000)
#define GPIOF_AHB_GPIOCR_CR7_DIS        (0x00000000)
#define GPIOF_AHB_GPIOCR_CR0_EN         (0x00000001)
#define GPIOF_AHB_GPIOCR_CR1_EN         (0x00000001)
#define GPIOF_AHB_GPIOCR_CR2_EN         (0x00000001)
#define GPIOF_AHB_GPIOCR_CR3_EN         (0x00000001)
#define GPIOF_AHB_GPIOCR_CR4_EN         (0x00000001)
#define GPIOF_AHB_GPIOCR_CR5_EN         (0x00000001)
#define GPIOF_AHB_GPIOCR_CR6_EN         (0x00000001)
#define GPIOF_AHB_GPIOCR_CR7_EN         (0x00000001)
//--------

#define GPIOF_AHB_GPIOCR_CR0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIOCR_OFFSET)*32)+(0*4))))
#define GPIOF_AHB_GPIOCR_CR1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIOCR_OFFSET)*32)+(1*4))))
#define GPIOF_AHB_GPIOCR_CR2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIOCR_OFFSET)*32)+(2*4))))
#define GPIOF_AHB_GPIOCR_CR3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIOCR_OFFSET)*32)+(3*4))))
#define GPIOF_AHB_GPIOCR_CR4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIOCR_OFFSET)*32)+(4*4))))
#define GPIOF_AHB_GPIOCR_CR5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIOCR_OFFSET)*32)+(5*4))))
#define GPIOF_AHB_GPIOCR_CR6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIOCR_OFFSET)*32)+(6*4))))
#define GPIOF_AHB_GPIOCR_CR7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIOCR_OFFSET)*32)+(7*4))))

#define GPIOF_APB_GPIOCR_CR0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIOCR_OFFSET)*32)+(0*4))))
#define GPIOF_APB_GPIOCR_CR1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIOCR_OFFSET)*32)+(1*4))))
#define GPIOF_APB_GPIOCR_CR2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIOCR_OFFSET)*32)+(2*4))))
#define GPIOF_APB_GPIOCR_CR3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIOCR_OFFSET)*32)+(3*4))))
#define GPIOF_APB_GPIOCR_CR4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIOCR_OFFSET)*32)+(4*4))))
#define GPIOF_APB_GPIOCR_CR5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIOCR_OFFSET)*32)+(5*4))))
#define GPIOF_APB_GPIOCR_CR6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIOCR_OFFSET)*32)+(6*4))))
#define GPIOF_APB_GPIOCR_CR7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIOCR_OFFSET)*32)+(7*4))))




////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 5.21 GPIOAMSEL ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOF_APB_GPIOAMSEL            (((GPIOAMSEL_TypeDef*)(GPIOF_APB_BASE+GPIO_APB_GPIOAMSEL_OFFSET )))
#define GPIOF_APB_GPIOAMSEL_R          (*((volatile uint32_t *)(GPIOF_APB_BASE+GPIO_APB_GPIOAMSEL_OFFSET )))

#define GPIOF_AHB_GPIOAMSEL            (((GPIOAMSEL_TypeDef*)(GPIOF_AHB_BASE+GPIO_AHB_GPIOAMSEL_OFFSET )))
#define GPIOF_AHB_GPIOAMSEL_R          (*((volatile uint32_t *)(GPIOF_AHB_BASE+GPIO_AHB_GPIOAMSEL_OFFSET )))


//--------
#define GPIOF_APB_GPIOAMSEL_R_GPIOAMSEL_MASK      (0x000000FF)
#define GPIOF_APB_GPIOAMSEL_R_GPIOAMSEL_BIT       (0)
#define GPIOF_APB_GPIOAMSEL_R_GPIOAMSEL0_DIS      (0x00000000)
#define GPIOF_APB_GPIOAMSEL_R_GPIOAMSEL1_DIS      (0x00000000)
#define GPIOF_APB_GPIOAMSEL_R_GPIOAMSEL2_DIS      (0x00000000)
#define GPIOF_APB_GPIOAMSEL_R_GPIOAMSEL3_DIS      (0x00000000)
#define GPIOF_APB_GPIOAMSEL_R_GPIOAMSEL4_DIS      (0x00000000)
#define GPIOF_APB_GPIOAMSEL_R_GPIOAMSEL5_DIS      (0x00000000)
#define GPIOF_APB_GPIOAMSEL_R_GPIOAMSEL6_DIS      (0x00000000)
#define GPIOF_APB_GPIOAMSEL_R_GPIOAMSEL7_DIS      (0x00000000)
#define GPIOF_APB_GPIOAMSEL_R_GPIOAMSEL0_EN       (0x00000001)
#define GPIOF_APB_GPIOAMSEL_R_GPIOAMSEL1_EN       (0x00000002)
#define GPIOF_APB_GPIOAMSEL_R_GPIOAMSEL2_EN       (0x00000004)
#define GPIOF_APB_GPIOAMSEL_R_GPIOAMSEL3_EN       (0x00000008)
#define GPIOF_APB_GPIOAMSEL_R_GPIOAMSEL4_EN       (0x00000010)
#define GPIOF_APB_GPIOAMSEL_R_GPIOAMSEL5_EN       (0x00000020)
#define GPIOF_APB_GPIOAMSEL_R_GPIOAMSEL6_EN       (0x00000040)
#define GPIOF_APB_GPIOAMSEL_R_GPIOAMSEL7_EN       (0x00000080)

#define GPIOF_APB_GPIOAMSEL_GPIOAMSEL_MASK        (0x00000001)
#define GPIOF_APB_GPIOAMSEL_GPIOAMSEL0_DIS        (0x00000000)
#define GPIOF_APB_GPIOAMSEL_GPIOAMSEL1_DIS        (0x00000000)
#define GPIOF_APB_GPIOAMSEL_GPIOAMSEL2_DIS        (0x00000000)
#define GPIOF_APB_GPIOAMSEL_GPIOAMSEL3_DIS        (0x00000000)
#define GPIOF_APB_GPIOAMSEL_GPIOAMSEL4_DIS        (0x00000000)
#define GPIOF_APB_GPIOAMSEL_GPIOAMSEL5_DIS        (0x00000000)
#define GPIOF_APB_GPIOAMSEL_GPIOAMSEL6_DIS        (0x00000000)
#define GPIOF_APB_GPIOAMSEL_GPIOAMSEL7_DIS        (0x00000000)
#define GPIOF_APB_GPIOAMSEL_GPIOAMSEL0_EN         (0x00000001)
#define GPIOF_APB_GPIOAMSEL_GPIOAMSEL1_EN         (0x00000001)
#define GPIOF_APB_GPIOAMSEL_GPIOAMSEL2_EN         (0x00000001)
#define GPIOF_APB_GPIOAMSEL_GPIOAMSEL3_EN         (0x00000001)
#define GPIOF_APB_GPIOAMSEL_GPIOAMSEL4_EN         (0x00000001)
#define GPIOF_APB_GPIOAMSEL_GPIOAMSEL5_EN         (0x00000001)
#define GPIOF_APB_GPIOAMSEL_GPIOAMSEL6_EN         (0x00000001)
#define GPIOF_APB_GPIOAMSEL_GPIOAMSEL7_EN         (0x00000001)
//--------

//--------
#define GPIOF_AHB_GPIOAMSEL_R_GPIOAMSEL_MASK      (0x000000FF)
#define GPIOF_AHB_GPIOAMSEL_R_GPIOAMSEL_BIT       (0)
#define GPIOF_AHB_GPIOAMSEL_R_GPIOAMSEL0_DIS      (0x00000000)
#define GPIOF_AHB_GPIOAMSEL_R_GPIOAMSEL1_DIS      (0x00000000)
#define GPIOF_AHB_GPIOAMSEL_R_GPIOAMSEL2_DIS      (0x00000000)
#define GPIOF_AHB_GPIOAMSEL_R_GPIOAMSEL3_DIS      (0x00000000)
#define GPIOF_AHB_GPIOAMSEL_R_GPIOAMSEL4_DIS      (0x00000000)
#define GPIOF_AHB_GPIOAMSEL_R_GPIOAMSEL5_DIS      (0x00000000)
#define GPIOF_AHB_GPIOAMSEL_R_GPIOAMSEL6_DIS      (0x00000000)
#define GPIOF_AHB_GPIOAMSEL_R_GPIOAMSEL7_DIS      (0x00000000)
#define GPIOF_AHB_GPIOAMSEL_R_GPIOAMSEL0_EN       (0x00000001)
#define GPIOF_AHB_GPIOAMSEL_R_GPIOAMSEL1_EN       (0x00000002)
#define GPIOF_AHB_GPIOAMSEL_R_GPIOAMSEL2_EN       (0x00000004)
#define GPIOF_AHB_GPIOAMSEL_R_GPIOAMSEL3_EN       (0x00000008)
#define GPIOF_AHB_GPIOAMSEL_R_GPIOAMSEL4_EN       (0x00000010)
#define GPIOF_AHB_GPIOAMSEL_R_GPIOAMSEL5_EN       (0x00000020)
#define GPIOF_AHB_GPIOAMSEL_R_GPIOAMSEL6_EN       (0x00000040)
#define GPIOF_AHB_GPIOAMSEL_R_GPIOAMSEL7_EN       (0x00000080)

#define GPIOF_AHB_GPIOAMSEL_GPIOAMSEL_MASK        (0x00000001)
#define GPIOF_AHB_GPIOAMSEL_GPIOAMSEL0_DIS        (0x00000000)
#define GPIOF_AHB_GPIOAMSEL_GPIOAMSEL1_DIS        (0x00000000)
#define GPIOF_AHB_GPIOAMSEL_GPIOAMSEL2_DIS        (0x00000000)
#define GPIOF_AHB_GPIOAMSEL_GPIOAMSEL3_DIS        (0x00000000)
#define GPIOF_AHB_GPIOAMSEL_GPIOAMSEL4_DIS        (0x00000000)
#define GPIOF_AHB_GPIOAMSEL_GPIOAMSEL5_DIS        (0x00000000)
#define GPIOF_AHB_GPIOAMSEL_GPIOAMSEL6_DIS        (0x00000000)
#define GPIOF_AHB_GPIOAMSEL_GPIOAMSEL7_DIS        (0x00000000)
#define GPIOF_AHB_GPIOAMSEL_GPIOAMSEL0_EN         (0x00000001)
#define GPIOF_AHB_GPIOAMSEL_GPIOAMSEL1_EN         (0x00000001)
#define GPIOF_AHB_GPIOAMSEL_GPIOAMSEL2_EN         (0x00000001)
#define GPIOF_AHB_GPIOAMSEL_GPIOAMSEL3_EN         (0x00000001)
#define GPIOF_AHB_GPIOAMSEL_GPIOAMSEL4_EN         (0x00000001)
#define GPIOF_AHB_GPIOAMSEL_GPIOAMSEL5_EN         (0x00000001)
#define GPIOF_AHB_GPIOAMSEL_GPIOAMSEL6_EN         (0x00000001)
#define GPIOF_AHB_GPIOAMSEL_GPIOAMSEL7_EN         (0x00000001)
//--------

#define GPIOF_AHB_GPIOAMSEL_GPIOAMSEL0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIOAMSEL_OFFSET)*32)+(0*4))))
#define GPIOF_AHB_GPIOAMSEL_GPIOAMSEL1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIOAMSEL_OFFSET)*32)+(1*4))))
#define GPIOF_AHB_GPIOAMSEL_GPIOAMSEL2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIOAMSEL_OFFSET)*32)+(2*4))))
#define GPIOF_AHB_GPIOAMSEL_GPIOAMSEL3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIOAMSEL_OFFSET)*32)+(3*4))))
#define GPIOF_AHB_GPIOAMSEL_GPIOAMSEL4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIOAMSEL_OFFSET)*32)+(4*4))))
#define GPIOF_AHB_GPIOAMSEL_GPIOAMSEL5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIOAMSEL_OFFSET)*32)+(5*4))))
#define GPIOF_AHB_GPIOAMSEL_GPIOAMSEL6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIOAMSEL_OFFSET)*32)+(6*4))))
#define GPIOF_AHB_GPIOAMSEL_GPIOAMSEL7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIOAMSEL_OFFSET)*32)+(7*4))))

#define GPIOF_APB_GPIOAMSEL_GPIOAMSEL0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIOAMSEL_OFFSET)*32)+(0*4))))
#define GPIOF_APB_GPIOAMSEL_GPIOAMSEL1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIOAMSEL_OFFSET)*32)+(1*4))))
#define GPIOF_APB_GPIOAMSEL_GPIOAMSEL2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIOAMSEL_OFFSET)*32)+(2*4))))
#define GPIOF_APB_GPIOAMSEL_GPIOAMSEL3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIOAMSEL_OFFSET)*32)+(3*4))))
#define GPIOF_APB_GPIOAMSEL_GPIOAMSEL4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIOAMSEL_OFFSET)*32)+(4*4))))
#define GPIOF_APB_GPIOAMSEL_GPIOAMSEL5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIOAMSEL_OFFSET)*32)+(5*4))))
#define GPIOF_APB_GPIOAMSEL_GPIOAMSEL6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIOAMSEL_OFFSET)*32)+(6*4))))
#define GPIOF_APB_GPIOAMSEL_GPIOAMSEL7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIOAMSEL_OFFSET)*32)+(7*4))))


////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 5.22 GPIOPCTL ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOF_APB_GPIOPCTL            (((GPIOPCTL_TypeDef*)(GPIOF_APB_BASE+GPIO_APB_GPIOPCTL_OFFSET )))
#define GPIOF_APB_GPIOPCTL_R          (*((volatile uint32_t *)(GPIOF_APB_BASE+GPIO_APB_GPIOPCTL_OFFSET )))

#define GPIOF_AHB_GPIOPCTL            (((GPIOPCTL_TypeDef*)(GPIOF_AHB_BASE+GPIO_AHB_GPIOPCTL_OFFSET )))
#define GPIOF_AHB_GPIOPCTL_R          (*((volatile uint32_t *)(GPIOF_AHB_BASE+GPIO_AHB_GPIOPCTL_OFFSET )))


//--------
#define GPIOF_APB_GPIOPCTL_R_PCM0_MASK    (0x0000000F)
#define GPIOF_APB_GPIOPCTL_R_PCM0_BIT     (0)
#define GPIOF_APB_GPIOPCTL_R_PCM0_GPIO    (0x00000000)
#define GPIOF_APB_GPIOPCTL_R_PCM0_U1RTS   (0x00000001)
#define GPIOF_APB_GPIOPCTL_R_PCM0_SSI1Rx  (0x00000002)
#define GPIOF_APB_GPIOPCTL_R_PCM0_CAN0Rx  (0x00000003)
#define GPIOF_APB_GPIOPCTL_R_PCM0_M1PWM4  (0x00000005)
#define GPIOF_APB_GPIOPCTL_R_PCM0_PhA0    (0x00000006)
#define GPIOF_APB_GPIOPCTL_R_PCM0_T0CCP0  (0x00000007)
#define GPIOF_APB_GPIOPCTL_R_PCM0_NMI     (0x00000008)
#define GPIOF_APB_GPIOPCTL_R_PCM0_C0o     (0x00000009)

#define GPIOF_APB_GPIOPCTL_PCM0_MASK     (0x0000000F)
#define GPIOF_APB_GPIOPCTL_PCM0_GPIO     (0x00000000)
#define GPIOF_APB_GPIOPCTL_PCM0_U1RTS    (0x00000001)
#define GPIOF_APB_GPIOPCTL_PCM0_SSI1Rx   (0x00000002)
#define GPIOF_APB_GPIOPCTL_PCM0_CAN0Rx   (0x00000003)
#define GPIOF_APB_GPIOPCTL_PCM0_M1PWM4   (0x00000005)
#define GPIOF_APB_GPIOPCTL_PCM0_PhA0     (0x00000006)
#define GPIOF_APB_GPIOPCTL_PCM0_T0CCP0   (0x00000007)
#define GPIOF_APB_GPIOPCTL_PCM0_NMI      (0x00000008)
#define GPIOF_APB_GPIOPCTL_PCM0_C0o      (0x00000009)

#define GPIOF_AHB_GPIOPCTL_R_PCM0_MASK    (0x0000000F)
#define GPIOF_AHB_GPIOPCTL_R_PCM0_BIT     (0)
#define GPIOF_AHB_GPIOPCTL_R_PCM0_GPIO    (0x00000000)
#define GPIOF_AHB_GPIOPCTL_R_PCM0_U1RTS   (0x00000001)
#define GPIOF_AHB_GPIOPCTL_R_PCM0_SSI1Rx  (0x00000002)
#define GPIOF_AHB_GPIOPCTL_R_PCM0_CAN0Rx  (0x00000003)
#define GPIOF_AHB_GPIOPCTL_R_PCM0_M1PWM4  (0x00000005)
#define GPIOF_AHB_GPIOPCTL_R_PCM0_PhA0    (0x00000006)
#define GPIOF_AHB_GPIOPCTL_R_PCM0_T0CCP0  (0x00000007)
#define GPIOF_AHB_GPIOPCTL_R_PCM0_NMI     (0x00000008)
#define GPIOF_AHB_GPIOPCTL_R_PCM0_C0o     (0x00000009)

#define GPIOF_AHB_GPIOPCTL_PCM0_MASK     (0x0000000F)
#define GPIOF_AHB_GPIOPCTL_PCM0_GPIO     (0x00000000)
#define GPIOF_AHB_GPIOPCTL_PCM0_U1RTS    (0x00000001)
#define GPIOF_AHB_GPIOPCTL_PCM0_SSI1Rx   (0x00000002)
#define GPIOF_AHB_GPIOPCTL_PCM0_CAN0Rx   (0x00000003)
#define GPIOF_AHB_GPIOPCTL_PCM0_M1PWM4   (0x00000005)
#define GPIOF_AHB_GPIOPCTL_PCM0_PhA0     (0x00000006)
#define GPIOF_AHB_GPIOPCTL_PCM0_T0CCP0   (0x00000007)
#define GPIOF_AHB_GPIOPCTL_PCM0_NMI      (0x00000008)
#define GPIOF_AHB_GPIOPCTL_PCM0_C0o      (0x00000009)
//--------

//--------
#define GPIOF_APB_GPIOPCTL_R_PCM1_MASK    (0x000000F0)
#define GPIOF_APB_GPIOPCTL_R_PCM1_BIT     (4)
#define GPIOF_APB_GPIOPCTL_R_PCM1_GPIO    (0x00000000)
#define GPIOF_APB_GPIOPCTL_R_PCM1_U1CTS   (0x00000010)
#define GPIOF_APB_GPIOPCTL_R_PCM1_SSI1Tx  (0x00000020)
#define GPIOF_APB_GPIOPCTL_R_PCM1_M1PWM5  (0x00000050)
#define GPIOF_APB_GPIOPCTL_R_PCM1_PhB0    (0x00000060)
#define GPIOF_APB_GPIOPCTL_R_PCM1_T0CCP1  (0x00000070)
#define GPIOF_APB_GPIOPCTL_R_PCM1_C1o     (0x00000090)
#define GPIOF_APB_GPIOPCTL_R_PCM1_TRD1    (0x000000E0)

#define GPIOF_APB_GPIOPCTL_PCM1_MASK     (0x0000000F)
#define GPIOF_APB_GPIOPCTL_PCM1_GPIO     (0x00000000)
#define GPIOF_APB_GPIOPCTL_PCM1_U1CTS    (0x00000001)
#define GPIOF_APB_GPIOPCTL_PCM1_SSI1Tx   (0x00000002)
#define GPIOF_APB_GPIOPCTL_PCM1_M1PWM5   (0x00000005)
#define GPIOF_APB_GPIOPCTL_PCM1_PhB0     (0x00000006)
#define GPIOF_APB_GPIOPCTL_PCM1_T0CCP1   (0x00000007)
#define GPIOF_APB_GPIOPCTL_PCM1_C1o      (0x00000009)
#define GPIOF_APB_GPIOPCTL_PCM1_TRD1     (0x0000000E)

#define GPIOF_AHB_GPIOPCTL_R_PCM1_MASK    (0x000000F0)
#define GPIOF_AHB_GPIOPCTL_R_PCM1_BIT     (4)
#define GPIOF_AHB_GPIOPCTL_R_PCM1_GPIO    (0x00000000)
#define GPIOF_AHB_GPIOPCTL_R_PCM1_U1CTS   (0x00000010)
#define GPIOF_AHB_GPIOPCTL_R_PCM1_SSI1Tx  (0x00000020)
#define GPIOF_AHB_GPIOPCTL_R_PCM1_M1PWM5  (0x00000050)
#define GPIOF_AHB_GPIOPCTL_R_PCM1_PhB0    (0x00000060)
#define GPIOF_AHB_GPIOPCTL_R_PCM1_T0CCP1  (0x00000070)
#define GPIOF_AHB_GPIOPCTL_R_PCM1_C1o     (0x00000090)
#define GPIOF_AHB_GPIOPCTL_R_PCM1_TRD1    (0x000000E0)

#define GPIOF_AHB_GPIOPCTL_PCM1_MASK     (0x0000000F)
#define GPIOF_AHB_GPIOPCTL_PCM1_GPIO     (0x00000000)
#define GPIOF_AHB_GPIOPCTL_PCM1_U1CTS    (0x00000001)
#define GPIOF_AHB_GPIOPCTL_PCM1_SSI1Tx   (0x00000002)
#define GPIOF_AHB_GPIOPCTL_PCM1_M1PWM5   (0x00000005)
#define GPIOF_AHB_GPIOPCTL_PCM1_PhB0     (0x00000006)
#define GPIOF_AHB_GPIOPCTL_PCM1_T0CCP1   (0x00000007)
#define GPIOF_AHB_GPIOPCTL_PCM1_C1o      (0x00000009)
#define GPIOF_AHB_GPIOPCTL_PCM1_TRD1     (0x0000000E)
//--------

//--------
#define GPIOF_APB_GPIOPCTL_R_PCM2_MASK     (0x00000F00)
#define GPIOF_APB_GPIOPCTL_R_PCM2_BIT      (8)
#define GPIOF_APB_GPIOPCTL_R_PCM2_GPIO     (0x00000000)
#define GPIOF_APB_GPIOPCTL_R_PCM2_SSI1Clk  (0x00000200)
#define GPIOF_APB_GPIOPCTL_R_PCM2_M0FAULT0 (0x00000400)
#define GPIOF_APB_GPIOPCTL_R_PCM2_M1PWM6   (0x00000500)
#define GPIOF_APB_GPIOPCTL_R_PCM2_T1CCP0   (0x00000700)
#define GPIOF_APB_GPIOPCTL_R_PCM2_TRD0     (0x00000E00)

#define GPIOF_APB_GPIOPCTL_PCM2_MASK     (0x0000000F)
#define GPIOF_APB_GPIOPCTL_PCM2_GPIO     (0x00000000)
#define GPIOF_APB_GPIOPCTL_PCM2_SSI1Clk  (0x00000002)
#define GPIOF_APB_GPIOPCTL_PCM2_M0FAULT0 (0x00000004)
#define GPIOF_APB_GPIOPCTL_PCM2_M1PWM6   (0x00000005)
#define GPIOF_APB_GPIOPCTL_PCM2_T1CCP0   (0x00000007)
#define GPIOF_APB_GPIOPCTL_PCM2_TRD0     (0x0000000E)

#define GPIOF_AHB_GPIOPCTL_R_PCM2_MASK     (0x00000F00)
#define GPIOF_AHB_GPIOPCTL_R_PCM2_BIT      (8)
#define GPIOF_AHB_GPIOPCTL_R_PCM2_GPIO     (0x00000000)
#define GPIOF_AHB_GPIOPCTL_R_PCM2_SSI1Clk  (0x00000200)
#define GPIOF_AHB_GPIOPCTL_R_PCM2_M0FAULT0 (0x00000400)
#define GPIOF_AHB_GPIOPCTL_R_PCM2_M1PWM6   (0x00000500)
#define GPIOF_AHB_GPIOPCTL_R_PCM2_T1CCP0   (0x00000700)
#define GPIOF_AHB_GPIOPCTL_R_PCM2_TRD0     (0x00000E00)

#define GPIOF_AHB_GPIOPCTL_PCM2_MASK     (0x0000000F)
#define GPIOF_AHB_GPIOPCTL_PCM2_GPIO     (0x00000000)
#define GPIOF_AHB_GPIOPCTL_PCM2_SSI1Clk  (0x00000002)
#define GPIOF_AHB_GPIOPCTL_PCM2_M0FAULT0 (0x00000004)
#define GPIOF_AHB_GPIOPCTL_PCM2_M1PWM6   (0x00000005)
#define GPIOF_AHB_GPIOPCTL_PCM2_T1CCP0   (0x00000007)
#define GPIOF_AHB_GPIOPCTL_PCM2_TRD0     (0x0000000E)
//--------

//--------
#define GPIOF_APB_GPIOPCTL_R_PCM3_MASK     (0x0000F000)
#define GPIOF_APB_GPIOPCTL_R_PCM3_BIT      (12)
#define GPIOF_APB_GPIOPCTL_R_PCM3_GPIO     (0x00000000)
#define GPIOF_APB_GPIOPCTL_R_PCM3_SSI1Fss  (0x00002000)
#define GPIOF_APB_GPIOPCTL_R_PCM3_CAN0Tx   (0x00003000)
#define GPIOF_APB_GPIOPCTL_R_PCM3_M1PWM7   (0x00005000)
#define GPIOF_APB_GPIOPCTL_R_PCM3_T1CCP1   (0x00007000)
#define GPIOF_APB_GPIOPCTL_R_PCM3_TRCLK    (0x0000E000)

#define GPIOF_APB_GPIOPCTL_PCM3_MASK     (0x0000000F)
#define GPIOF_APB_GPIOPCTL_PCM3_GPIO     (0x00000000)
#define GPIOF_APB_GPIOPCTL_PCM3_SSI1Fss  (0x00000002)
#define GPIOF_APB_GPIOPCTL_PCM3_CAN0Tx   (0x00000003)
#define GPIOF_APB_GPIOPCTL_PCM3_M1PWM7   (0x00000005)
#define GPIOF_APB_GPIOPCTL_PCM3_T1CCP1   (0x00000007)
#define GPIOF_APB_GPIOPCTL_PCM3_TRCLK    (0x0000000E)

#define GPIOF_AHB_GPIOPCTL_R_PCM3_MASK     (0x0000F000)
#define GPIOF_AHB_GPIOPCTL_R_PCM3_BIT      (12)
#define GPIOF_AHB_GPIOPCTL_R_PCM3_GPIO     (0x00000000)
#define GPIOF_AHB_GPIOPCTL_R_PCM3_SSI1Fss  (0x00002000)
#define GPIOF_AHB_GPIOPCTL_R_PCM3_CAN0Tx   (0x00003000)
#define GPIOF_AHB_GPIOPCTL_R_PCM3_M1PWM7   (0x00005000)
#define GPIOF_AHB_GPIOPCTL_R_PCM3_T1CCP1   (0x00007000)
#define GPIOF_AHB_GPIOPCTL_R_PCM3_TRCLK    (0x0000E000)

#define GPIOF_AHB_GPIOPCTL_PCM3_MASK     (0x0000000F)
#define GPIOF_AHB_GPIOPCTL_PCM3_GPIO     (0x00000000)
#define GPIOF_AHB_GPIOPCTL_PCM3_SSSI1Fss (0x00000002)
#define GPIOF_AHB_GPIOPCTL_PCM3_CAN0Tx   (0x00000003)
#define GPIOF_AHB_GPIOPCTL_PCM3_M1PWM7   (0x00000005)
#define GPIOF_AHB_GPIOPCTL_PCM3_T1CCP1   (0x00000007)
#define GPIOF_AHB_GPIOPCTL_PCM3_TRCLK    (0x0000000E)
//--------

//--------
#define GPIOF_APB_GPIOPCTL_R_PCM4_MASK     (0x000F0000)
#define GPIOF_APB_GPIOPCTL_R_PCM4_BIT      (16)
#define GPIOF_APB_GPIOPCTL_R_PCM4_GPIO     (0x00000000)
#define GPIOF_APB_GPIOPCTL_R_PCM4_M1FAULT0 (0x00050000)
#define GPIOF_APB_GPIOPCTL_R_PCM4_IDX0     (0x00060000)
#define GPIOF_APB_GPIOPCTL_R_PCM4_T2CCP0   (0x00070000)
#define GPIOF_APB_GPIOPCTL_R_PCM4_USB0EPEN (0x00080000)

#define GPIOF_APB_GPIOPCTL_PCM4_MASK      (0x0000000F)
#define GPIOF_APB_GPIOPCTL_PCM4_GPIO      (0x00000000)
#define GPIOF_APB_GPIOPCTL_PCM4_M1FAULT0  (0x00000005)
#define GPIOF_APB_GPIOPCTL_PCM4_IDX0      (0x00000006)
#define GPIOF_APB_GPIOPCTL_PCM4_T2CCP0    (0x00000007)
#define GPIOF_APB_GPIOPCTL_PCM4_USB0EPEN  (0x00000008)

#define GPIOF_AHB_GPIOPCTL_R_PCM4_MASK     (0x000F0000)
#define GPIOF_AHB_GPIOPCTL_R_PCM4_BIT      (16)
#define GPIOF_AHB_GPIOPCTL_R_PCM4_GPIO     (0x00000000)
#define GPIOF_AHB_GPIOPCTL_R_PCM4_M1FAULT0 (0x00050000)
#define GPIOF_AHB_GPIOPCTL_R_PCM4_IDX0     (0x00060000)
#define GPIOF_AHB_GPIOPCTL_R_PCM4_T2CCP0   (0x00070000)
#define GPIOF_AHB_GPIOPCTL_R_PCM4_USB0EPEN (0x00080000)

#define GPIOF_AHB_GPIOPCTL_PCM4_MASK      (0x0000000F)
#define GPIOF_AHB_GPIOPCTL_PCM4_GPIO      (0x00000000)
#define GPIOF_AHB_GPIOPCTL_PCM4_M1FAULT0  (0x00000005)
#define GPIOF_AHB_GPIOPCTL_PCM4_IDX0      (0x00000006)
#define GPIOF_AHB_GPIOPCTL_PCM4_T2CCP0    (0x00000007)
#define GPIOF_AHB_GPIOPCTL_PCM4_USB0EPEN  (0x00000008)
//--------
////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 5.23 GPIOADCCTL ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOF_APB_GPIOADCCTL            (((GPIOADCCTL_TypeDef*)(GPIOF_APB_BASE+GPIO_APB_GPIOADCCTL_OFFSET )))
#define GPIOF_APB_GPIOADCCTL_R          (*((volatile uint32_t *)(GPIOF_APB_BASE+GPIO_APB_GPIOADCCTL_OFFSET )))

#define GPIOF_AHB_GPIOADCCTL            (((GPIOADCCTL_TypeDef*)(GPIOF_AHB_BASE+GPIO_AHB_GPIOADCCTL_OFFSET )))
#define GPIOF_AHB_GPIOADCCTL_R          (*((volatile uint32_t *)(GPIOF_AHB_BASE+GPIO_AHB_GPIOADCCTL_OFFSET )))

//--------
#define GPIOF_APB_GPIOADCCTL_R_ADCEN_MASK    (0x000000FF)
#define GPIOF_APB_GPIOADCCTL_R_ADCEN_BIT     (0)
#define GPIOF_APB_GPIOADCCTL_R_ADCEN0_DIS    (0x00000000)
#define GPIOF_APB_GPIOADCCTL_R_ADCEN1_DIS    (0x00000000)
#define GPIOF_APB_GPIOADCCTL_R_ADCEN2_DIS    (0x00000000)
#define GPIOF_APB_GPIOADCCTL_R_ADCEN3_DIS    (0x00000000)
#define GPIOF_APB_GPIOADCCTL_R_ADCEN4_DIS    (0x00000000)
#define GPIOF_APB_GPIOADCCTL_R_ADCEN5_DIS    (0x00000000)
#define GPIOF_APB_GPIOADCCTL_R_ADCEN6_DIS    (0x00000000)
#define GPIOF_APB_GPIOADCCTL_R_ADCEN7_DIS    (0x00000000)
#define GPIOF_APB_GPIOADCCTL_R_ADCEN0_EN     (0x00000001)
#define GPIOF_APB_GPIOADCCTL_R_ADCEN1_EN     (0x00000002)
#define GPIOF_APB_GPIOADCCTL_R_ADCEN2_EN     (0x00000004)
#define GPIOF_APB_GPIOADCCTL_R_ADCEN3_EN     (0x00000008)
#define GPIOF_APB_GPIOADCCTL_R_ADCEN4_EN     (0x00000010)
#define GPIOF_APB_GPIOADCCTL_R_ADCEN5_EN     (0x00000020)
#define GPIOF_APB_GPIOADCCTL_R_ADCEN6_EN     (0x00000040)
#define GPIOF_APB_GPIOADCCTL_R_ADCEN7_EN     (0x00000080)

#define GPIOF_APB_GPIOADCCTL_ADCEN_MASK      (0x00000001)
#define GPIOF_APB_GPIOADCCTL_ADCEN0_DIS      (0x00000000)
#define GPIOF_APB_GPIOADCCTL_ADCEN1_DIS      (0x00000000)
#define GPIOF_APB_GPIOADCCTL_ADCEN2_DIS      (0x00000000)
#define GPIOF_APB_GPIOADCCTL_ADCEN3_DIS      (0x00000000)
#define GPIOF_APB_GPIOADCCTL_ADCEN4_DIS      (0x00000000)
#define GPIOF_APB_GPIOADCCTL_ADCEN5_DIS      (0x00000000)
#define GPIOF_APB_GPIOADCCTL_ADCEN6_DIS      (0x00000000)
#define GPIOF_APB_GPIOADCCTL_ADCEN7_DIS      (0x00000000)
#define GPIOF_APB_GPIOADCCTL_ADCEN0_EN       (0x00000001)
#define GPIOF_APB_GPIOADCCTL_ADCEN1_EN       (0x00000001)
#define GPIOF_APB_GPIOADCCTL_ADCEN2_EN       (0x00000001)
#define GPIOF_APB_GPIOADCCTL_ADCEN3_EN       (0x00000001)
#define GPIOF_APB_GPIOADCCTL_ADCEN4_EN       (0x00000001)
#define GPIOF_APB_GPIOADCCTL_ADCEN5_EN       (0x00000001)
#define GPIOF_APB_GPIOADCCTL_ADCEN6_EN       (0x00000001)
#define GPIOF_APB_GPIOADCCTL_ADCEN7_EN       (0x00000001)
//--------

//--------
#define GPIOF_AHB_GPIOADCCTL_R_ADCEN_MASK    (0x000000FF)
#define GPIOF_AHB_GPIOADCCTL_R_ADCEN_BIT     (0)
#define GPIOF_AHB_GPIOADCCTL_R_ADCEN0_DIS    (0x00000000)
#define GPIOF_AHB_GPIOADCCTL_R_ADCEN1_DIS    (0x00000000)
#define GPIOF_AHB_GPIOADCCTL_R_ADCEN2_DIS    (0x00000000)
#define GPIOF_AHB_GPIOADCCTL_R_ADCEN3_DIS    (0x00000000)
#define GPIOF_AHB_GPIOADCCTL_R_ADCEN4_DIS    (0x00000000)
#define GPIOF_AHB_GPIOADCCTL_R_ADCEN5_DIS    (0x00000000)
#define GPIOF_AHB_GPIOADCCTL_R_ADCEN6_DIS    (0x00000000)
#define GPIOF_AHB_GPIOADCCTL_R_ADCEN7_DIS    (0x00000000)
#define GPIOF_AHB_GPIOADCCTL_R_ADCEN0_EN     (0x00000001)
#define GPIOF_AHB_GPIOADCCTL_R_ADCEN1_EN     (0x00000002)
#define GPIOF_AHB_GPIOADCCTL_R_ADCEN2_EN     (0x00000004)
#define GPIOF_AHB_GPIOADCCTL_R_ADCEN3_EN     (0x00000008)
#define GPIOF_AHB_GPIOADCCTL_R_ADCEN4_EN     (0x00000010)
#define GPIOF_AHB_GPIOADCCTL_R_ADCEN5_EN     (0x00000020)
#define GPIOF_AHB_GPIOADCCTL_R_ADCEN6_EN     (0x00000040)
#define GPIOF_AHB_GPIOADCCTL_R_ADCEN7_EN     (0x00000080)

#define GPIOF_AHB_GPIOADCCTL_ADCEN_MASK      (0x00000001)
#define GPIOF_AHB_GPIOADCCTL_ADCEN0_DIS      (0x00000000)
#define GPIOF_AHB_GPIOADCCTL_ADCEN1_DIS      (0x00000000)
#define GPIOF_AHB_GPIOADCCTL_ADCEN2_DIS      (0x00000000)
#define GPIOF_AHB_GPIOADCCTL_ADCEN3_DIS      (0x00000000)
#define GPIOF_AHB_GPIOADCCTL_ADCEN4_DIS      (0x00000000)
#define GPIOF_AHB_GPIOADCCTL_ADCEN5_DIS      (0x00000000)
#define GPIOF_AHB_GPIOADCCTL_ADCEN6_DIS      (0x00000000)
#define GPIOF_AHB_GPIOADCCTL_ADCEN7_DIS      (0x00000000)
#define GPIOF_AHB_GPIOADCCTL_ADCEN0_EN       (0x00000001)
#define GPIOF_AHB_GPIOADCCTL_ADCEN1_EN       (0x00000001)
#define GPIOF_AHB_GPIOADCCTL_ADCEN2_EN       (0x00000001)
#define GPIOF_AHB_GPIOADCCTL_ADCEN3_EN       (0x00000001)
#define GPIOF_AHB_GPIOADCCTL_ADCEN4_EN       (0x00000001)
#define GPIOF_AHB_GPIOADCCTL_ADCEN5_EN       (0x00000001)
#define GPIOF_AHB_GPIOADCCTL_ADCEN6_EN       (0x00000001)
#define GPIOF_AHB_GPIOADCCTL_ADCEN7_EN       (0x00000001)
//--------

#define GPIOF_AHB_GPIOADCCTL_ADCEN0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIOADCCTL_OFFSET)*32)+(0*4))))
#define GPIOF_AHB_GPIOADCCTL_ADCEN1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIOADCCTL_OFFSET)*32)+(1*4))))
#define GPIOF_AHB_GPIOADCCTL_ADCEN2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIOADCCTL_OFFSET)*32)+(2*4))))
#define GPIOF_AHB_GPIOADCCTL_ADCEN3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIOADCCTL_OFFSET)*32)+(3*4))))
#define GPIOF_AHB_GPIOADCCTL_ADCEN4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIOADCCTL_OFFSET)*32)+(4*4))))
#define GPIOF_AHB_GPIOADCCTL_ADCEN5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIOADCCTL_OFFSET)*32)+(5*4))))
#define GPIOF_AHB_GPIOADCCTL_ADCEN6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIOADCCTL_OFFSET)*32)+(6*4))))
#define GPIOF_AHB_GPIOADCCTL_ADCEN7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIOADCCTL_OFFSET)*32)+(7*4))))

#define GPIOF_APB_GPIOADCCTL_ADCEN0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIOADCCTL_OFFSET)*32)+(0*4))))
#define GPIOF_APB_GPIOADCCTL_ADCEN1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIOADCCTL_OFFSET)*32)+(1*4))))
#define GPIOF_APB_GPIOADCCTL_ADCEN2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIOADCCTL_OFFSET)*32)+(2*4))))
#define GPIOF_APB_GPIOADCCTL_ADCEN3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIOADCCTL_OFFSET)*32)+(3*4))))
#define GPIOF_APB_GPIOADCCTL_ADCEN4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIOADCCTL_OFFSET)*32)+(4*4))))
#define GPIOF_APB_GPIOADCCTL_ADCEN5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIOADCCTL_OFFSET)*32)+(5*4))))
#define GPIOF_APB_GPIOADCCTL_ADCEN6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIOADCCTL_OFFSET)*32)+(6*4))))
#define GPIOF_APB_GPIOADCCTL_ADCEN7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIOADCCTL_OFFSET)*32)+(7*4))))



////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 5.24 GPIODMACTL ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOF_APB_GPIODMACTL            (((GPIODMACTL_TypeDef*)(GPIOF_APB_BASE+GPIO_APB_GPIODMACTL_OFFSET )))
#define GPIOF_APB_GPIODMACTL_R          (*((volatile uint32_t *)(GPIOF_APB_BASE+GPIO_APB_GPIODMACTL_OFFSET )))

#define GPIOF_AHB_GPIODMACTL            (((GPIODMACTL_TypeDef*)(GPIOF_AHB_BASE+GPIO_AHB_GPIODMACTL_OFFSET )))
#define GPIOF_AHB_GPIODMACTL_R          (*((volatile uint32_t *)(GPIOF_AHB_BASE+GPIO_AHB_GPIODMACTL_OFFSET )))

//--------
#define GPIOF_APB_GPIODMACTL_R_DMAEN_MASK    (0x000000FF)
#define GPIOF_APB_GPIODMACTL_R_DMAEN_BIT     (0)
#define GPIOF_APB_GPIODMACTL_R_DMAEN0_DIS    (0x00000000)
#define GPIOF_APB_GPIODMACTL_R_DMAEN1_DIS    (0x00000000)
#define GPIOF_APB_GPIODMACTL_R_DMAEN2_DIS    (0x00000000)
#define GPIOF_APB_GPIODMACTL_R_DMAEN3_DIS    (0x00000000)
#define GPIOF_APB_GPIODMACTL_R_DMAEN4_DIS    (0x00000000)
#define GPIOF_APB_GPIODMACTL_R_DMAEN5_DIS    (0x00000000)
#define GPIOF_APB_GPIODMACTL_R_DMAEN6_DIS    (0x00000000)
#define GPIOF_APB_GPIODMACTL_R_DMAEN7_DIS    (0x00000000)
#define GPIOF_APB_GPIODMACTL_R_DMAEN0_EN     (0x00000001)
#define GPIOF_APB_GPIODMACTL_R_DMAEN1_EN     (0x00000002)
#define GPIOF_APB_GPIODMACTL_R_DMAEN2_EN     (0x00000004)
#define GPIOF_APB_GPIODMACTL_R_DMAEN3_EN     (0x00000008)
#define GPIOF_APB_GPIODMACTL_R_DMAEN4_EN     (0x00000010)
#define GPIOF_APB_GPIODMACTL_R_DMAEN5_EN     (0x00000020)
#define GPIOF_APB_GPIODMACTL_R_DMAEN6_EN     (0x00000040)
#define GPIOF_APB_GPIODMACTL_R_DMAEN7_EN     (0x00000080)

#define GPIOF_APB_GPIODMACTL_DMAEN_MASK      (0x00000001)
#define GPIOF_APB_GPIODMACTL_DMAEN0_DIS      (0x00000000)
#define GPIOF_APB_GPIODMACTL_DMAEN1_DIS      (0x00000000)
#define GPIOF_APB_GPIODMACTL_DMAEN2_DIS      (0x00000000)
#define GPIOF_APB_GPIODMACTL_DMAEN3_DIS      (0x00000000)
#define GPIOF_APB_GPIODMACTL_DMAEN4_DIS      (0x00000000)
#define GPIOF_APB_GPIODMACTL_DMAEN5_DIS      (0x00000000)
#define GPIOF_APB_GPIODMACTL_DMAEN6_DIS      (0x00000000)
#define GPIOF_APB_GPIODMACTL_DMAEN7_DIS      (0x00000000)
#define GPIOF_APB_GPIODMACTL_DMAEN0_EN       (0x00000001)
#define GPIOF_APB_GPIODMACTL_DMAEN1_EN       (0x00000001)
#define GPIOF_APB_GPIODMACTL_DMAEN2_EN       (0x00000001)
#define GPIOF_APB_GPIODMACTL_DMAEN3_EN       (0x00000001)
#define GPIOF_APB_GPIODMACTL_DMAEN4_EN       (0x00000001)
#define GPIOF_APB_GPIODMACTL_DMAEN5_EN       (0x00000001)
#define GPIOF_APB_GPIODMACTL_DMAEN6_EN       (0x00000001)
#define GPIOF_APB_GPIODMACTL_DMAEN7_EN       (0x00000001)
//--------

//--------
#define GPIOF_AHB_GPIODMACTL_R_DMAEN_MASK    (0x000000FF)
#define GPIOF_AHB_GPIODMACTL_R_DMAEN_BIT     (0)
#define GPIOF_AHB_GPIODMACTL_R_DMAEN0_DIS    (0x00000000)
#define GPIOF_AHB_GPIODMACTL_R_DMAEN1_DIS    (0x00000000)
#define GPIOF_AHB_GPIODMACTL_R_DMAEN2_DIS    (0x00000000)
#define GPIOF_AHB_GPIODMACTL_R_DMAEN3_DIS    (0x00000000)
#define GPIOF_AHB_GPIODMACTL_R_DMAEN4_DIS    (0x00000000)
#define GPIOF_AHB_GPIODMACTL_R_DMAEN5_DIS    (0x00000000)
#define GPIOF_AHB_GPIODMACTL_R_DMAEN6_DIS    (0x00000000)
#define GPIOF_AHB_GPIODMACTL_R_DMAEN7_DIS    (0x00000000)
#define GPIOF_AHB_GPIODMACTL_R_DMAEN0_EN     (0x00000001)
#define GPIOF_AHB_GPIODMACTL_R_DMAEN1_EN     (0x00000002)
#define GPIOF_AHB_GPIODMACTL_R_DMAEN2_EN     (0x00000004)
#define GPIOF_AHB_GPIODMACTL_R_DMAEN3_EN     (0x00000008)
#define GPIOF_AHB_GPIODMACTL_R_DMAEN4_EN     (0x00000010)
#define GPIOF_AHB_GPIODMACTL_R_DMAEN5_EN     (0x00000020)
#define GPIOF_AHB_GPIODMACTL_R_DMAEN6_EN     (0x00000040)
#define GPIOF_AHB_GPIODMACTL_R_DMAEN7_EN     (0x00000080)

#define GPIOF_AHB_GPIODMACTL_DMAEN_MASK      (0x00000001)
#define GPIOF_AHB_GPIODMACTL_DMAEN0_DIS      (0x00000000)
#define GPIOF_AHB_GPIODMACTL_DMAEN1_DIS      (0x00000000)
#define GPIOF_AHB_GPIODMACTL_DMAEN2_DIS      (0x00000000)
#define GPIOF_AHB_GPIODMACTL_DMAEN3_DIS      (0x00000000)
#define GPIOF_AHB_GPIODMACTL_DMAEN4_DIS      (0x00000000)
#define GPIOF_AHB_GPIODMACTL_DMAEN5_DIS      (0x00000000)
#define GPIOF_AHB_GPIODMACTL_DMAEN6_DIS      (0x00000000)
#define GPIOF_AHB_GPIODMACTL_DMAEN7_DIS      (0x00000000)
#define GPIOF_AHB_GPIODMACTL_DMAEN0_EN       (0x00000001)
#define GPIOF_AHB_GPIODMACTL_DMAEN1_EN       (0x00000001)
#define GPIOF_AHB_GPIODMACTL_DMAEN2_EN       (0x00000001)
#define GPIOF_AHB_GPIODMACTL_DMAEN3_EN       (0x00000001)
#define GPIOF_AHB_GPIODMACTL_DMAEN4_EN       (0x00000001)
#define GPIOF_AHB_GPIODMACTL_DMAEN5_EN       (0x00000001)
#define GPIOF_AHB_GPIODMACTL_DMAEN6_EN       (0x00000001)
#define GPIOF_AHB_GPIODMACTL_DMAEN7_EN       (0x00000001)
//--------

#define GPIOF_AHB_GPIODMACTL_DMAEN0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIODMACTL_OFFSET)*32)+(0*4))))
#define GPIOF_AHB_GPIODMACTL_DMAEN1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIODMACTL_OFFSET)*32)+(1*4))))
#define GPIOF_AHB_GPIODMACTL_DMAEN2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIODMACTL_OFFSET)*32)+(2*4))))
#define GPIOF_AHB_GPIODMACTL_DMAEN3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIODMACTL_OFFSET)*32)+(3*4))))
#define GPIOF_AHB_GPIODMACTL_DMAEN4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIODMACTL_OFFSET)*32)+(4*4))))
#define GPIOF_AHB_GPIODMACTL_DMAEN5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIODMACTL_OFFSET)*32)+(5*4))))
#define GPIOF_AHB_GPIODMACTL_DMAEN6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIODMACTL_OFFSET)*32)+(6*4))))
#define GPIOF_AHB_GPIODMACTL_DMAEN7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_AHB_OFFSET+GPIO_AHB_GPIODMACTL_OFFSET)*32)+(7*4))))

#define GPIOF_APB_GPIODMACTL_DMAEN0_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIODMACTL_OFFSET)*32)+(0*4))))
#define GPIOF_APB_GPIODMACTL_DMAEN1_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIODMACTL_OFFSET)*32)+(1*4))))
#define GPIOF_APB_GPIODMACTL_DMAEN2_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIODMACTL_OFFSET)*32)+(2*4))))
#define GPIOF_APB_GPIODMACTL_DMAEN3_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIODMACTL_OFFSET)*32)+(3*4))))
#define GPIOF_APB_GPIODMACTL_DMAEN4_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIODMACTL_OFFSET)*32)+(4*4))))
#define GPIOF_APB_GPIODMACTL_DMAEN5_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIODMACTL_OFFSET)*32)+(5*4))))
#define GPIOF_APB_GPIODMACTL_DMAEN6_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIODMACTL_OFFSET)*32)+(6*4))))
#define GPIOF_APB_GPIODMACTL_DMAEN7_BB       (*((volatile uint32_t *)(0x42000000+((GPIOF_APB_OFFSET+GPIO_APB_GPIODMACTL_OFFSET)*32)+(7*4))))


////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 5.25 GPIOPeriphID4 ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOF_APB_GPIOPeriphID4            (((GPIOPeriphID4_TypeDef*)(GPIOF_APB_BASE+GPIO_APB_GPIOPeriphID4_OFFSET )))
#define GPIOF_APB_GPIOPeriphID4_R          (*((volatile const uint32_t *)(GPIOF_APB_BASE+GPIO_APB_GPIOPeriphID4_OFFSET )))

#define GPIOF_AHB_GPIOPeriphID4            (((GPIOPeriphID4_TypeDef*)(GPIOF_AHB_BASE+GPIO_AHB_GPIOPeriphID4_OFFSET )))
#define GPIOF_AHB_GPIOPeriphID4_R          (*((volatile const uint32_t *)(GPIOF_AHB_BASE+GPIO_AHB_GPIOPeriphID4_OFFSET )))

//--------
#define GPIOF_APB_GPIOPeriphID4_R_PID4_MASK     (0x000000FF)
#define GPIOF_APB_GPIOPeriphID4_R_PID4_BIT      (0)
#define GPIOF_APB_GPIOPeriphID4_R_PID4_DEFAULT  (0x00000000)

#define GPIOF_APB_GPIOPeriphID4_PID4_MASK       (0x000000FF)
#define GPIOF_APB_GPIOPeriphID4_PID4_DEFAULT    (0x00000000)
//--------

//--------
#define GPIOF_AHB_GPIOPeriphID4_R_PID4_MASK     (0x000000FF)
#define GPIOF_AHB_GPIOPeriphID4_R_PID4_BIT      (0)
#define GPIOF_AHB_GPIOPeriphID4_R_PID4_DEFAULT  (0x00000000)

#define GPIOF_AHB_GPIOPeriphID4_PID4_MASK       (0x000000FF)
#define GPIOF_AHB_GPIOPeriphID4_PID4_DEFAULT    (0x00000000)
//--------

////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 5.26 GPIOPeriphID5 ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOF_APB_GPIOPeriphID5            (((GPIOPeriphID5_TypeDef*)(GPIOF_APB_BASE+GPIO_APB_GPIOPeriphID5_OFFSET )))
#define GPIOF_APB_GPIOPeriphID5_R          (*((volatile const uint32_t *)(GPIOF_APB_BASE+GPIO_APB_GPIOPeriphID5_OFFSET )))

#define GPIOF_AHB_GPIOPeriphID5            (((GPIOPeriphID5_TypeDef*)(GPIOF_AHB_BASE+GPIO_AHB_GPIOPeriphID5_OFFSET )))
#define GPIOF_AHB_GPIOPeriphID5_R          (*((volatile const uint32_t *)(GPIOF_AHB_BASE+GPIO_AHB_GPIOPeriphID5_OFFSET )))

//--------
#define GPIOF_APB_GPIOPeriphID5_R_PID5_MASK     (0x000000FF)
#define GPIOF_APB_GPIOPeriphID5_R_PID5_BIT      (0)
#define GPIOF_APB_GPIOPeriphID5_R_PID5_DEFAULT  (0x00000000)

#define GPIOF_APB_GPIOPeriphID5_PID5_MASK       (0x000000FF)
#define GPIOF_APB_GPIOPeriphID5_PID5_DEFAULT    (0x00000000)
//--------

//--------
#define GPIOF_AHB_GPIOPeriphID5_R_PID5_MASK     (0x000000FF)
#define GPIOF_AHB_GPIOPeriphID5_R_PID5_BIT      (0)
#define GPIOF_AHB_GPIOPeriphID5_R_PID5_DEFAULT  (0x00000000)

#define GPIOF_AHB_GPIOPeriphID5_PID5_MASK       (0x000000FF)
#define GPIOF_AHB_GPIOPeriphID5_PID5_DEFAULT    (0x00000000)
//--------



////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 5.27 GPIOPeriphID6 ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOF_APB_GPIOPeriphID6            (((GPIOPeriphID6_TypeDef*)(GPIOF_APB_BASE+GPIO_APB_GPIOPeriphID6_OFFSET )))
#define GPIOF_APB_GPIOPeriphID6_R          (*((volatile const uint32_t *)(GPIOF_APB_BASE+GPIO_APB_GPIOPeriphID6_OFFSET )))

#define GPIOF_AHB_GPIOPeriphID6            (((GPIOPeriphID6_TypeDef*)(GPIOF_AHB_BASE+GPIO_AHB_GPIOPeriphID6_OFFSET )))
#define GPIOF_AHB_GPIOPeriphID6_R          (*((volatile const uint32_t *)(GPIOF_AHB_BASE+GPIO_AHB_GPIOPeriphID6_OFFSET )))

//--------
#define GPIOF_APB_GPIOPeriphID6_R_PID6_MASK     (0x000000FF)
#define GPIOF_APB_GPIOPeriphID6_R_PID6_BIT      (0)
#define GPIOF_APB_GPIOPeriphID6_R_PID6_DEFAULT  (0x00000000)

#define GPIOF_APB_GPIOPeriphID6_PID6_MASK       (0x000000FF)
#define GPIOF_APB_GPIOPeriphID6_PID6_DEFAULT    (0x00000000)
//--------

//--------
#define GPIOF_AHB_GPIOPeriphID6_R_PID6_MASK     (0x000000FF)
#define GPIOF_AHB_GPIOPeriphID6_R_PID6_BIT      (0)
#define GPIOF_AHB_GPIOPeriphID6_R_PID6_DEFAULT  (0x00000000)

#define GPIOF_AHB_GPIOPeriphID6_PID6_MASK       (0x000000FF)
#define GPIOF_AHB_GPIOPeriphID6_PID6_DEFAULT    (0x00000000)
//--------


////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 5.28 GPIOPeriphID7 ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOF_APB_GPIOPeriphID7            (((GPIOPeriphID7_TypeDef*)(GPIOF_APB_BASE+GPIO_APB_GPIOPeriphID7_OFFSET )))
#define GPIOF_APB_GPIOPeriphID7_R          (*((volatile const uint32_t *)(GPIOF_APB_BASE+GPIO_APB_GPIOPeriphID7_OFFSET )))

#define GPIOF_AHB_GPIOPeriphID7            (((GPIOPeriphID7_TypeDef*)(GPIOF_AHB_BASE+GPIO_AHB_GPIOPeriphID7_OFFSET )))
#define GPIOF_AHB_GPIOPeriphID7_R          (*((volatile const uint32_t *)(GPIOF_AHB_BASE+GPIO_AHB_GPIOPeriphID7_OFFSET )))

//--------
#define GPIOF_APB_GPIOPeriphID7_R_PID7_MASK     (0x000000FF)
#define GPIOF_APB_GPIOPeriphID7_R_PID7_BIT      (0)
#define GPIOF_APB_GPIOPeriphID7_R_PID7_DEFAULT  (0x00000000)

#define GPIOF_APB_GPIOPeriphID7_PID7_MASK       (0x000000FF)
#define GPIOF_APB_GPIOPeriphID7_PID7_DEFAULT    (0x00000000)
//--------

//--------
#define GPIOF_AHB_GPIOPeriphID7_R_PID7_MASK     (0x000000FF)
#define GPIOF_AHB_GPIOPeriphID7_R_PID7_BIT      (0)
#define GPIOF_AHB_GPIOPeriphID7_R_PID7_DEFAULT  (0x00000000)

#define GPIOF_AHB_GPIOPeriphID7_PID7_MASK       (0x000000FF)
#define GPIOF_AHB_GPIOPeriphID7_PID7_DEFAULT    (0x00000000)
//--------


////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 5.29 GPIOPeriphID0 ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOF_APB_GPIOPeriphID0            (((GPIOPeriphID0_TypeDef*)(GPIOF_APB_BASE+GPIO_APB_GPIOPeriphID0_OFFSET )))
#define GPIOF_APB_GPIOPeriphID0_R          (*((volatile const uint32_t *)(GPIOF_APB_BASE+GPIO_APB_GPIOPeriphID0_OFFSET )))

#define GPIOF_AHB_GPIOPeriphID0            (((GPIOPeriphID0_TypeDef*)(GPIOF_AHB_BASE+GPIO_AHB_GPIOPeriphID0_OFFSET )))
#define GPIOF_AHB_GPIOPeriphID0_R          (*((volatile const uint32_t *)(GPIOF_AHB_BASE+GPIO_AHB_GPIOPeriphID0_OFFSET )))

//--------
#define GPIOF_APB_GPIOPeriphID0_R_PID0_MASK     (0x000000FF)
#define GPIOF_APB_GPIOPeriphID0_R_PID0_BIT      (0)
#define GPIOF_APB_GPIOPeriphID0_R_PID0_DEFAULT  (0x00000061)

#define GPIOF_APB_GPIOPeriphID0_PID0_MASK       (0x000000FF)
#define GPIOF_APB_GPIOPeriphID0_PID0_DEFAULT    (0x00000061)
//--------

//--------
#define GPIOF_AHB_GPIOPeriphID0_R_PID0_MASK     (0x000000FF)
#define GPIOF_AHB_GPIOPeriphID0_R_PID0_BIT      (0)
#define GPIOF_AHB_GPIOPeriphID0_R_PID0_DEFAULT  (0x00000061)

#define GPIOF_AHB_GPIOPeriphID0_PID0_MASK       (0x000000FF)
#define GPIOF_AHB_GPIOPeriphID0_PID0_DEFAULT    (0x00000061)
//--------

////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 5.30 GPIOPeriphID1 ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOF_APB_GPIOPeriphID1            (((GPIOPeriphID1_TypeDef*)(GPIOF_APB_BASE+GPIO_APB_GPIOPeriphID1_OFFSET )))
#define GPIOF_APB_GPIOPeriphID1_R          (*((volatile const uint32_t *)(GPIOF_APB_BASE+GPIO_APB_GPIOPeriphID1_OFFSET )))

#define GPIOF_AHB_GPIOPeriphID1            (((GPIOPeriphID1_TypeDef*)(GPIOF_AHB_BASE+GPIO_AHB_GPIOPeriphID1_OFFSET )))
#define GPIOF_AHB_GPIOPeriphID1_R          (*((volatile const uint32_t *)(GPIOF_AHB_BASE+GPIO_AHB_GPIOPeriphID1_OFFSET )))

//--------
#define GPIOF_APB_GPIOPeriphID1_R_PID1_MASK     (0x000000FF)
#define GPIOF_APB_GPIOPeriphID1_R_PID1_BIT      (0)
#define GPIOF_APB_GPIOPeriphID1_R_PID1_DEFAULT  (0x00000000)

#define GPIOF_APB_GPIOPeriphID1_PID1_MASK       (0x000000FF)
#define GPIOF_APB_GPIOPeriphID1_PID1_DEFAULT    (0x00000000)
//--------

//--------
#define GPIOF_AHB_GPIOPeriphID1_R_PID1_MASK     (0x000000FF)
#define GPIOF_AHB_GPIOPeriphID1_R_PID1_BIT      (0)
#define GPIOF_AHB_GPIOPeriphID1_R_PID1_DEFAULT  (0x00000000)

#define GPIOF_AHB_GPIOPeriphID1_PID1_MASK       (0x000000FF)
#define GPIOF_AHB_GPIOPeriphID1_PID1_DEFAULT    (0x00000000)
//--------


////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 5.31 GPIOPeriphID2 ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOF_APB_GPIOPeriphID2            (((GPIOPeriphID2_TypeDef*)(GPIOF_APB_BASE+GPIO_APB_GPIOPeriphID2_OFFSET )))
#define GPIOF_APB_GPIOPeriphID2_R          (*((volatile const uint32_t *)(GPIOF_APB_BASE+GPIO_APB_GPIOPeriphID2_OFFSET )))

#define GPIOF_AHB_GPIOPeriphID2            (((GPIOPeriphID2_TypeDef*)(GPIOF_AHB_BASE+GPIO_AHB_GPIOPeriphID2_OFFSET )))
#define GPIOF_AHB_GPIOPeriphID2_R          (*((volatile const uint32_t *)(GPIOF_AHB_BASE+GPIO_AHB_GPIOPeriphID2_OFFSET )))

//--------
#define GPIOF_APB_GPIOPeriphID2_R_PID2_MASK     (0x000000FF)
#define GPIOF_APB_GPIOPeriphID2_R_PID2_BIT      (0)
#define GPIOF_APB_GPIOPeriphID2_R_PID2_DEFAULT  (0x00000018)

#define GPIOF_APB_GPIOPeriphID2_PID2_MASK       (0x000000FF)
#define GPIOF_APB_GPIOPeriphID2_PID2_DEFAULT    (0x00000018)
//--------

//--------
#define GPIOF_AHB_GPIOPeriphID2_R_PID2_MASK     (0x000000FF)
#define GPIOF_AHB_GPIOPeriphID2_R_PID2_BIT      (0)
#define GPIOF_AHB_GPIOPeriphID2_R_PID2_DEFAULT  (0x00000018)

#define GPIOF_AHB_GPIOPeriphID2_PID2_MASK       (0x000000FF)
#define GPIOF_AHB_GPIOPeriphID2_PID2_DEFAULT    (0x00000018)
//--------


////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 5.32 GPIOPeriphID3 ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOF_APB_GPIOPeriphID3            (((GPIOPeriphID3_TypeDef*)(GPIOF_APB_BASE+GPIO_APB_GPIOPeriphID3_OFFSET )))
#define GPIOF_APB_GPIOPeriphID3_R          (*((volatile const uint32_t *)(GPIOF_APB_BASE+GPIO_APB_GPIOPeriphID3_OFFSET )))

#define GPIOF_AHB_GPIOPeriphID3            (((GPIOPeriphID3_TypeDef*)(GPIOF_AHB_BASE+GPIO_AHB_GPIOPeriphID3_OFFSET )))
#define GPIOF_AHB_GPIOPeriphID3_R          (*((volatile const uint32_t *)(GPIOF_AHB_BASE+GPIO_AHB_GPIOPeriphID3_OFFSET )))

//--------
#define GPIOF_APB_GPIOPeriphID3_R_PID3_MASK     (0x000000FF)
#define GPIOF_APB_GPIOPeriphID3_R_PID3_BIT      (0)
#define GPIOF_APB_GPIOPeriphID3_R_PID3_DEFAULT  (0x00000001)

#define GPIOF_APB_GPIOPeriphID3_PID3_MASK       (0x000000FF)
#define GPIOF_APB_GPIOPeriphID3_PID3_DEFAULT    (0x00000001)
//--------

//--------
#define GPIOF_AHB_GPIOPeriphID3_R_PID3_MASK     (0x000000FF)
#define GPIOF_AHB_GPIOPeriphID3_R_PID3_BIT      (0)
#define GPIOF_AHB_GPIOPeriphID3_R_PID3_DEFAULT  (0x00000001)

#define GPIOF_AHB_GPIOPeriphID3_PID3_MASK       (0x000000FF)
#define GPIOF_AHB_GPIOPeriphID3_PID3_DEFAULT    (0x00000001)
//--------

////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 5.33 GPIOPCellID0 ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOF_APB_GPIOPCellID0            (((GPIOPCellID0_TypeDef*)(GPIOF_APB_BASE+GPIO_APB_GPIOPCellID0_OFFSET )))
#define GPIOF_APB_GPIOPCellID0_R          (*((volatile const uint32_t *)(GPIOF_APB_BASE+GPIO_APB_GPIOPCellID0_OFFSET )))

#define GPIOF_AHB_GPIOPCellID0            (((GPIOPCellID0_TypeDef*)(GPIOF_AHB_BASE+GPIO_AHB_GPIOPCellID0_OFFSET )))
#define GPIOF_AHB_GPIOPCellID0_R          (*((volatile const uint32_t *)(GPIOF_AHB_BASE+GPIO_AHB_GPIOPCellID0_OFFSET )))

//--------
#define GPIOF_APB_GPIOPCellID0_R_CID0_MASK     (0x000000FF)
#define GPIOF_APB_GPIOPCellID0_R_CID0_BIT      (0)
#define GPIOF_APB_GPIOPCellID0_R_CID0_DEFAULT  (0x0000000D)

#define GPIOF_APB_GPIOPCellID0_CID0_MASK       (0x000000FF)
#define GPIOF_APB_GPIOPCellID0_CID0_DEFAULT    (0x0000000D)
//--------

//--------
#define GPIOF_AHB_GPIOPCellID0_R_CID0_MASK     (0x000000FF)
#define GPIOF_AHB_GPIOPCellID0_R_CID0_BIT      (0)
#define GPIOF_AHB_GPIOPCellID0_R_CID0_DEFAULT  (0x0000000D)

#define GPIOF_AHB_GPIOPCellID0_CID0_MASK       (0x000000FF)
#define GPIOF_AHB_GPIOPCellID0_CID0_DEFAULT    (0x0000000D)
//--------

////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 5.34 GPIOPCellID1 ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOF_APB_GPIOPCellID1            (((GPIOPCellID1_TypeDef*)(GPIOF_APB_BASE+GPIO_APB_GPIOPCellID1_OFFSET )))
#define GPIOF_APB_GPIOPCellID1_R          (*((volatile const uint32_t *)(GPIOF_APB_BASE+GPIO_APB_GPIOPCellID1_OFFSET )))

#define GPIOF_AHB_GPIOPCellID1            (((GPIOPCellID1_TypeDef*)(GPIOF_AHB_BASE+GPIO_AHB_GPIOPCellID1_OFFSET )))
#define GPIOF_AHB_GPIOPCellID1_R          (*((volatile const uint32_t *)(GPIOF_AHB_BASE+GPIO_AHB_GPIOPCellID1_OFFSET )))

//--------
#define GPIOF_APB_GPIOPCellID1_R_CID1_MASK     (0x000000FF)
#define GPIOF_APB_GPIOPCellID1_R_CID1_BIT      (0)
#define GPIOF_APB_GPIOPCellID1_R_CID1_DEFAULT  (0x000000F0)

#define GPIOF_APB_GPIOPCellID1_CID1_MASK       (0x000000FF)
#define GPIOF_APB_GPIOPCellID1_CID1_DEFAULT    (0x000000F0)
//--------

//--------
#define GPIOF_AHB_GPIOPCellID1_R_CID1_MASK     (0x000000FF)
#define GPIOF_AHB_GPIOPCellID1_R_CID1_BIT      (0)
#define GPIOF_AHB_GPIOPCellID1_R_CID1_DEFAULT  (0x000000F0)

#define GPIOF_AHB_GPIOPCellID1_CID1_MASK       (0x000000FF)
#define GPIOF_AHB_GPIOPCellID1_CID1_DEFAULT    (0x000000F0)
//--------


////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 5.35 GPIOPCellID2 ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOF_APB_GPIOPCellID2            (((GPIOPCellID2_TypeDef*)(GPIOF_APB_BASE+GPIO_APB_GPIOPCellID2_OFFSET )))
#define GPIOF_APB_GPIOPCellID2_R          (*((volatile const uint32_t *)(GPIOF_APB_BASE+GPIO_APB_GPIOPCellID2_OFFSET )))

#define GPIOF_AHB_GPIOPCellID2            (((GPIOPCellID2_TypeDef*)(GPIOF_AHB_BASE+GPIO_AHB_GPIOPCellID2_OFFSET )))
#define GPIOF_AHB_GPIOPCellID2_R          (*((volatile const uint32_t *)(GPIOF_AHB_BASE+GPIO_AHB_GPIOPCellID2_OFFSET )))

//--------
#define GPIOF_APB_GPIOPCellID2_R_CID2_MASK     (0x000000FF)
#define GPIOF_APB_GPIOPCellID2_R_CID2_BIT      (0)
#define GPIOF_APB_GPIOPCellID2_R_CID2_DEFAULT  (0x00000005)

#define GPIOF_APB_GPIOPCellID2_CID2_MASK       (0x000000FF)
#define GPIOF_APB_GPIOPCellID2_CID2_DEFAULT    (0x00000005)
//--------

//--------
#define GPIOF_AHB_GPIOPCellID2_R_CID2_MASK     (0x000000FF)
#define GPIOF_AHB_GPIOPCellID2_R_CID2_BIT      (0)
#define GPIOF_AHB_GPIOPCellID2_R_CID2_DEFAULT  (0x00000005)

#define GPIOF_AHB_GPIOPCellID2_CID2_MASK       (0x000000FF)
#define GPIOF_AHB_GPIOPCellID2_CID2_DEFAULT    (0x00000005)
//--------


////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////// 5.36 GPIOPCellID3 ///////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////

#define GPIOF_APB_GPIOPCellID3            (((GPIOPCellID3_TypeDef*)(GPIOF_APB_BASE+GPIO_APB_GPIOPCellID3_OFFSET )))
#define GPIOF_APB_GPIOPCellID3_R          (*((volatile const uint32_t *)(GPIOF_APB_BASE+GPIO_APB_GPIOPCellID3_OFFSET )))

#define GPIOF_AHB_GPIOPCellID3            (((GPIOPCellID3_TypeDef*)(GPIOF_AHB_BASE+GPIO_AHB_GPIOPCellID3_OFFSET )))
#define GPIOF_AHB_GPIOPCellID3_R          (*((volatile const uint32_t *)(GPIOF_AHB_BASE+GPIO_AHB_GPIOPCellID3_OFFSET )))

//--------
#define GPIOF_APB_GPIOPCellID3_R_CID3_MASK     (0x000000FF)
#define GPIOF_APB_GPIOPCellID3_R_CID3_BIT      (0)
#define GPIOF_APB_GPIOPCellID3_R_CID3_DEFAULT  (0x000000B1)

#define GPIOF_APB_GPIOPCellID3_CID3_MASK       (0x000000FF)
#define GPIOF_APB_GPIOPCellID3_CID3_DEFAULT    (0x000000B1)
//--------

//--------
#define GPIOF_AHB_GPIOPCellID3_R_CID3_MASK     (0x000000FF)
#define GPIOF_AHB_GPIOPCellID3_R_CID3_BIT      (0)
#define GPIOF_AHB_GPIOPCellID3_R_CID3_DEFAULT  (0x000000B1)

#define GPIOF_AHB_GPIOPCellID3_CID3_MASK       (0x000000FF)
#define GPIOF_AHB_GPIOPCellID3_CID3_DEFAULT    (0x000000B1)
//--------






#endif /* GPIO_H_ */
