{"Source Block": ["hdl/library/axi_ad9361/xilinx/axi_ad9361_lvds_if.v@216:226@HdlStmAssign", "    rx_data_0 <= rx_data_0_s;\n  end\n\n  // frame check\n\n  assign rx_frame_d_s = {rx_frame_s, rx_frame};\n\n  always @(posedge l_clk) begin\n    if (rx_valid == 1'd1) begin\n      if (rx_r1_mode == 1'd1) begin\n        rx_frame_d <= rx_frame_d_s;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[221, "  assign rx_frame_d_s = {rx_frame_s, rx_frame};\n"]], "Add": []}}