

================================================================
== Synthesis Summary Report of 'cordic'
================================================================
+ General Information: 
    * Date:           Tue Nov  8 12:56:05 2022
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
    * Project:        A4HLS
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg484-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------+------+------+---------+---------+----------+---------+------+----------+------+---------+-----------+----------+-----+
    |       Modules      | Issue|      | Latency | Latency | Iteration|         | Trip |          |      |         |           |          |     |
    |       & Loops      | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined| BRAM |   DSP   |     FF    |    LUT   | URAM|
    +--------------------+------+------+---------+---------+----------+---------+------+----------+------+---------+-----------+----------+-----+
    |+ cordic            |     -|  0.73|       51|  510.000|         -|       52|     -|        no|     -|  1 (~0%)|  160 (~0%)|  567 (1%)|    -|
    | o VITIS_LOOP_27_1  |     -|  7.30|       50|  500.000|         5|        -|    10|        no|     -|        -|          -|         -|    -|
    +--------------------+------+------+---------+---------+----------+---------+------+----------+------+---------+-----------+----------+-----+


================================================================
== HW Interfaces
================================================================
* REGISTER
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| CS_I_T    | ap_none | 16       |
| CS_O_COS  | ap_none | 16       |
| CS_O_SIN  | ap_none | 16       |
| IA_I_C    | ap_none | 16       |
| IA_I_S    | ap_none | 16       |
| IA_O_IAT  | ap_none | 16       |
| done      | ap_none | 16       |
| select_r  | ap_none | 1        |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+--------------------------------------+
| Argument | Direction | Datatype                             |
+----------+-----------+--------------------------------------+
| select   | in        | bool                                 |
| CS_I_T   | in        | ap_fixed<16, 2, AP_TRN, AP_WRAP, 0>  |
| IA_I_S   | in        | ap_fixed<16, 2, AP_TRN, AP_WRAP, 0>  |
| IA_I_C   | in        | ap_fixed<16, 2, AP_TRN, AP_WRAP, 0>  |
| CS_O_SIN | out       | ap_fixed<16, 2, AP_TRN, AP_WRAP, 0>& |
| CS_O_COS | out       | ap_fixed<16, 2, AP_TRN, AP_WRAP, 0>& |
| IA_O_IAT | out       | ap_fixed<16, 2, AP_TRN, AP_WRAP, 0>& |
| done     | out       | short&                               |
+----------+-----------+--------------------------------------+

* SW-to-HW Mapping
+----------+-----------------+---------+
| Argument | HW Interface    | HW Type |
+----------+-----------------+---------+
| select   | select_r        | port    |
| CS_I_T   | CS_I_T          | port    |
| IA_I_S   | IA_I_S          | port    |
| IA_I_C   | IA_I_C          | port    |
| CS_O_SIN | CS_O_SIN        | port    |
| CS_O_SIN | CS_O_SIN_ap_vld | port    |
| CS_O_COS | CS_O_COS        | port    |
| CS_O_COS | CS_O_COS_ap_vld | port    |
| IA_O_IAT | IA_O_IAT        | port    |
| IA_O_IAT | IA_O_IAT_ap_vld | port    |
| done     | done            | port    |
| done     | done_ap_vld     | port    |
+----------+-----------------+---------+


================================================================
== Bind Op Report
================================================================
+-------------------------------------+-----+--------+-----------+-----+--------+---------+
| Name                                | DSP | Pragma | Variable  | Op  | Impl   | Latency |
+-------------------------------------+-----+--------+-----------+-----+--------+---------+
| + cordic                            | 1   |        |           |     |        |         |
|   add_ln27_fu_221_p2                | -   |        | add_ln27  | add | fabric | 0       |
|   mul_2s_16s_18_1_1_U1              | -   |        | r_V_4     | mul | auto   | 0       |
|   mul_2s_16s_18_1_1_U2              | -   |        | r_V_5     | mul | auto   | 0       |
|   x_V_2_fu_356_p2                   | -   |        | x_V_2     | sub | fabric | 0       |
|   y_V_2_fu_361_p2                   | -   |        | y_V_2     | add | fabric | 0       |
|   mac_mulsub_14ns_2s_16ns_16_4_1_U3 | 1   |        | mul_ln859 | mul | dsp48  | 3       |
|   mac_mulsub_14ns_2s_16ns_16_4_1_U3 | 1   |        | t_V_5     | sub | dsp48  | 3       |
+-------------------------------------+-----+--------+-----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+--------------------+------+------+--------+----------------+---------+------+---------+
| Name               | BRAM | URAM | Pragma | Variable       | Storage | Impl | Latency |
+--------------------+------+------+--------+----------------+---------+------+---------+
| + cordic           | 0    | 0    |        |                |         |      |         |
|   cordic_phase_V_U | -    | -    |        | cordic_phase_V | rom_1p  | auto | 1       |
+--------------------+------+------+--------+----------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+----------+---------+-----------------------------------+
| Type     | Options | Location                          |
+----------+---------+-----------------------------------+
| pipeline | off     | A4HLS/src/cordic.cpp:29 in cordic |
+----------+---------+-----------------------------------+


