
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003621                       # Number of seconds simulated
sim_ticks                                  3621241344                       # Number of ticks simulated
final_tick                               530613679956                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 157468                       # Simulator instruction rate (inst/s)
host_op_rate                                   198820                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 282065                       # Simulator tick rate (ticks/s)
host_mem_usage                               16893012                       # Number of bytes of host memory used
host_seconds                                 12838.30                       # Real time elapsed on the host
sim_insts                                  2021615623                       # Number of instructions simulated
sim_ops                                    2552512278                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       256000                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        59264                       # Number of bytes read from this memory
system.physmem.bytes_read::total               325760                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           10496                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       100352                       # Number of bytes written to this memory
system.physmem.bytes_written::total            100352                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2000                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          463                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2545                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             784                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  784                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1519921                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     70693990                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1378533                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     16365659                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                89958102                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1519921                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1378533                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2898454                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          27712044                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               27712044                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          27712044                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1519921                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     70693990                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1378533                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     16365659                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              117670147                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus0.numCycles                 8684033                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3137956                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2544755                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       213338                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1294846                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1233989                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          334115                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9289                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3288029                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17301227                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3137956                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1568104                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3650772                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1123834                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        610317                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           41                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1618827                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        99197                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8454708                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.522705                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.324244                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4803936     56.82%     56.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          228980      2.71%     59.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          259151      3.07%     62.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          473341      5.60%     68.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          213123      2.52%     70.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          328520      3.89%     74.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          180406      2.13%     76.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          154109      1.82%     78.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1813142     21.45%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8454708                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.361348                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.992303                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3468312                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       562182                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3485555                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        35176                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        903482                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       534918                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2094                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20603955                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4960                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        903482                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3657599                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         139968                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       163100                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3326954                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       263600                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19796206                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         3981                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        141513                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        76944                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          958                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27724815                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     92215915                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     92215915                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17060676                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10664128                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         4204                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         2543                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           678106                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1844793                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       943780                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        13676                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       301029                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18600023                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         4214                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14975963                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        29712                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6275130                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18803657                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          841                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8454708                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.771316                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.922470                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2972008     35.15%     35.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1789201     21.16%     56.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1217638     14.40%     70.72% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       847525     10.02%     80.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       708576      8.38%     89.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       380251      4.50%     93.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       378049      4.47%     98.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        86622      1.02%     99.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        74838      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8454708                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         108820     76.74%     76.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             2      0.00%     76.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     76.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     76.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     76.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     76.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     76.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     76.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     76.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     76.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     76.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     76.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     76.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     76.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     76.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     76.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     76.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     76.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     76.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     76.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     76.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     76.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     76.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     76.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     76.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     76.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     76.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     76.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         15171     10.70%     87.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        17812     12.56%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12484341     83.36%     83.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       212344      1.42%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1650      0.01%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1493048      9.97%     94.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       784580      5.24%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14975963                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.724540                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             141805                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009469                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38578151                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24879524                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14542918                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      15117768                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        29702                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       719449                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          239                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          166                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       238563                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        903482                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          54383                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         9327                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18604242                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        65040                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1844793                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       943780                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         2531                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          6945                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           22                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          166                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       126249                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       122287                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       248536                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14693223                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1392821                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       282740                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2146613                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2081090                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            753792                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.691981                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14554256                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14542918                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9522287                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26708678                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.674673                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.356524                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12281689                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6322600                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3373                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       216095                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7551226                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.626450                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.160775                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2990986     39.61%     39.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2052503     27.18%     66.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       841840     11.15%     77.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       419815      5.56%     83.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       428888      5.68%     89.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       168205      2.23%     91.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       183712      2.43%     93.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        95004      1.26%     95.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       370273      4.90%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7551226                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12281689                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1830560                       # Number of memory references committed
system.switch_cpus0.commit.loads              1125343                       # Number of loads committed
system.switch_cpus0.commit.membars               1676                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1765815                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11064712                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       249904                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       370273                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25785073                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           38112887                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4653                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 229325                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12281689                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.868403                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.868403                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.151539                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.151539                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        66056526                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20105035                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       19056804                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3368                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus1.numCycles                 8684033                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3224215                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2623723                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       218357                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1360595                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1261402                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          341985                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9743                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3386723                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17597961                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3224215                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1603387                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3905681                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1119087                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        463542                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles           39                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1658990                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        88553                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8654725                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.515642                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.324725                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4749044     54.87%     54.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          403766      4.67%     59.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          405332      4.68%     64.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          504016      5.82%     70.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          153924      1.78%     71.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          199976      2.31%     74.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          164243      1.90%     76.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          150716      1.74%     77.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1923708     22.23%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8654725                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.371281                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.026473                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3550502                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       435809                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3735077                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        34904                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        898429                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       548202                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          528                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20990701                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1916                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        898429                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3711846                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          47608                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       203270                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3606496                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       187073                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      20262455                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           18                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        116272                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        50265                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     28449153                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     94408168                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     94408168                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17722950                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10726104                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3816                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2053                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           511476                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1874051                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       971333                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         9020                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       389387                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          19054587                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3831                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15360261                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        30764                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6314725                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     19098537                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          241                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8654725                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.774783                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.904637                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3047184     35.21%     35.21% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1782552     20.60%     55.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1252130     14.47%     70.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       843477      9.75%     80.02% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       816906      9.44%     89.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       402739      4.65%     94.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       377914      4.37%     98.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        60369      0.70%     99.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        71454      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8654725                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          97433     75.99%     75.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     75.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     75.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     75.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     75.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     75.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     75.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     75.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     75.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     75.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     75.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     75.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     75.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     75.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     75.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     75.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     75.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     75.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     75.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     75.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     75.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     75.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     75.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     75.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     75.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     75.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     75.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     75.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         15762     12.29%     88.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        15026     11.72%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12843668     83.62%     83.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       192704      1.25%     84.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1758      0.01%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1521442      9.91%     94.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       800689      5.21%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15360261                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.768793                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             128221                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008348                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     39534228                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     25373268                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14937107                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15488482                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        18792                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       717672                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           14                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          129                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       237113                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        898429                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          25325                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         4206                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     19058423                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        43389                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1874051                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       971333                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2042                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          3245                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           19                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          129                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       133799                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       122062                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       255861                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     15099553                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1420424                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       260704                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2196618                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2158055                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            776194                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.738772                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14954244                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14937107                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9703122                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         27373733                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.720066                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354468                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10308822                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12707351                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6351056                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3590                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       219945                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7756295                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.638327                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.161254                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3031831     39.09%     39.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2126596     27.42%     66.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       863027     11.13%     77.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       469911      6.06%     83.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       415464      5.36%     89.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       171921      2.22%     91.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       192580      2.48%     93.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       111693      1.44%     95.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       373272      4.81%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7756295                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10308822                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12707351                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1890590                       # Number of memory references committed
system.switch_cpus1.commit.loads              1156373                       # Number of loads committed
system.switch_cpus1.commit.membars               1784                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1843966                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11439217                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       262648                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       373272                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            26441261                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           39016168                       # The number of ROB writes
system.switch_cpus1.timesIdled                   1863                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  29308                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10308822                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12707351                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10308822                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.842388                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.842388                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.187101                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.187101                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        67777733                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20767327                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19379644                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3586                       # number of misc regfile writes
system.l20.replacements                          2043                       # number of replacements
system.l20.tagsinuse                      8190.362688                       # Cycle average of tags in use
system.l20.total_refs                          703149                       # Total number of references to valid blocks.
system.l20.sampled_refs                         10235                       # Sample count of references to valid blocks.
system.l20.avg_refs                         68.700440                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          210.608028                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    38.013925                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   950.724426                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          6991.016308                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.025709                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.004640                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.116055                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.853396                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999800                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            4                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         5457                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   5461                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            2083                       # number of Writeback hits
system.l20.Writeback_hits::total                 2083                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           63                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   63                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            4                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         5520                       # number of demand (read+write) hits
system.l20.demand_hits::total                    5524                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            4                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         5520                       # number of overall hits
system.l20.overall_hits::total                   5524                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           43                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         2000                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 2043                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           43                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         2000                       # number of demand (read+write) misses
system.l20.demand_misses::total                  2043                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           43                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         2000                       # number of overall misses
system.l20.overall_misses::total                 2043                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      6419534                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    181207804                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      187627338                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      6419534                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    181207804                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       187627338                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      6419534                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    181207804                       # number of overall miss cycles
system.l20.overall_miss_latency::total      187627338                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           47                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         7457                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               7504                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         2083                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             2083                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           63                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               63                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           47                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         7520                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                7567                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           47                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         7520                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               7567                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.914894                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.268204                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.272255                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.914894                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.265957                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.269988                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.914894                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.265957                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.269988                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 149291.488372                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 90603.902000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 91839.127753                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 149291.488372                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 90603.902000                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 91839.127753                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 149291.488372                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 90603.902000                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 91839.127753                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 446                       # number of writebacks
system.l20.writebacks::total                      446                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           43                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         2000                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            2043                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           43                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         2000                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             2043                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           43                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         2000                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            2043                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      6102276                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    166322331                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    172424607                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      6102276                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    166322331                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    172424607                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      6102276                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    166322331                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    172424607                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.914894                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.268204                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.272255                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.914894                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.265957                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.269988                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.914894                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.265957                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.269988                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 141913.395349                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 83161.165500                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 84397.751836                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 141913.395349                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 83161.165500                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 84397.751836                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 141913.395349                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 83161.165500                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 84397.751836                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           502                       # number of replacements
system.l21.tagsinuse                      8190.514343                       # Cycle average of tags in use
system.l21.total_refs                          322090                       # Total number of references to valid blocks.
system.l21.sampled_refs                          8694                       # Sample count of references to valid blocks.
system.l21.avg_refs                         37.047389                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          394.452655                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    35.960009                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   233.059833                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          7527.041846                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.048151                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.004390                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.028450                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.918828                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999819                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         3409                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   3410                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            1056                       # number of Writeback hits
system.l21.Writeback_hits::total                 1056                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           38                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   38                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         3447                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3448                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         3447                       # number of overall hits
system.l21.overall_hits::total                   3448                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           39                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          463                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  502                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           39                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          463                       # number of demand (read+write) misses
system.l21.demand_misses::total                   502                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           39                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          463                       # number of overall misses
system.l21.overall_misses::total                  502                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      5786923                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data     39004168                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total       44791091                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      5786923                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data     39004168                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total        44791091                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      5786923                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data     39004168                       # number of overall miss cycles
system.l21.overall_miss_latency::total       44791091                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           40                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         3872                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               3912                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         1056                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             1056                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           38                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               38                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           40                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         3910                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                3950                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           40                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         3910                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               3950                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.975000                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.119576                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.128323                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.975000                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.118414                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.127089                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.975000                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.118414                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.127089                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 148382.641026                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 84242.263499                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 89225.280876                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 148382.641026                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 84242.263499                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 89225.280876                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 148382.641026                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 84242.263499                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 89225.280876                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 338                       # number of writebacks
system.l21.writebacks::total                      338                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           39                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          463                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             502                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           39                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          463                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              502                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           39                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          463                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             502                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      5488282                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data     35413911                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total     40902193                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      5488282                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data     35413911                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total     40902193                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      5488282                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data     35413911                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total     40902193                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.975000                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.119576                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.128323                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.975000                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.118414                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.127089                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.975000                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.118414                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.127089                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 140725.179487                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 76487.928726                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 81478.472112                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 140725.179487                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 76487.928726                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 81478.472112                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 140725.179487                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 76487.928726                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 81478.472112                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               515.042502                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001627485                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1929918.082852                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    43.042502                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          472                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.068978                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.756410                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.825389                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1618758                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1618758                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1618758                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1618758                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1618758                       # number of overall hits
system.cpu0.icache.overall_hits::total        1618758                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           69                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           69                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           69                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            69                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           69                       # number of overall misses
system.cpu0.icache.overall_misses::total           69                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     10577513                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     10577513                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     10577513                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     10577513                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     10577513                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     10577513                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1618827                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1618827                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1618827                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1618827                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1618827                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1618827                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000043                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000043                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000043                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000043                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000043                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000043                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 153297.289855                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 153297.289855                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 153297.289855                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 153297.289855                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 153297.289855                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 153297.289855                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           22                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           22                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           22                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           47                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           47                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           47                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           47                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           47                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           47                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      6827404                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      6827404                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      6827404                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      6827404                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      6827404                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      6827404                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 145263.914894                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 145263.914894                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 145263.914894                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 145263.914894                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 145263.914894                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 145263.914894                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  7520                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               164580420                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  7776                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              21165.177469                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   227.470540                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    28.529460                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.888557                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.111443                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1085598                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1085598                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       701535                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        701535                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         2456                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2456                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1684                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1684                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1787133                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1787133                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1787133                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1787133                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        14658                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        14658                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          244                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          244                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        14902                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         14902                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        14902                       # number of overall misses
system.cpu0.dcache.overall_misses::total        14902                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    617209588                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    617209588                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     10082068                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     10082068                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    627291656                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    627291656                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    627291656                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    627291656                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1100256                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1100256                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       701779                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       701779                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         2456                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2456                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1684                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1684                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1802035                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1802035                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1802035                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1802035                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.013322                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.013322                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000348                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000348                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008270                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008270                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008270                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008270                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 42107.353527                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 42107.353527                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 41319.950820                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 41319.950820                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 42094.460878                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 42094.460878                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 42094.460878                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 42094.460878                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         2083                       # number of writebacks
system.cpu0.dcache.writebacks::total             2083                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         7201                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         7201                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          181                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          181                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         7382                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         7382                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         7382                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         7382                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         7457                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         7457                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           63                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           63                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         7520                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         7520                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         7520                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         7520                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    230341147                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    230341147                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1766145                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1766145                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    232107292                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    232107292                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    232107292                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    232107292                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006778                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006778                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000090                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000090                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004173                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004173                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004173                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004173                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 30889.251307                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 30889.251307                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 28034.047619                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 28034.047619                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 30865.331383                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 30865.331383                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 30865.331383                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 30865.331383                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               504.898941                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1002974503                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   508                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1974359.257874                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    36.898941                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          468                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.059133                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.750000                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.809133                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1658934                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1658934                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1658934                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1658934                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1658934                       # number of overall hits
system.cpu1.icache.overall_hits::total        1658934                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           56                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           56                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           56                       # number of overall misses
system.cpu1.icache.overall_misses::total           56                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      8597280                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      8597280                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      8597280                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      8597280                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      8597280                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      8597280                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1658990                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1658990                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1658990                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1658990                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1658990                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1658990                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000034                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000034                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 153522.857143                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 153522.857143                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 153522.857143                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 153522.857143                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 153522.857143                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 153522.857143                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           16                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           16                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           16                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           40                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           40                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           40                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      5910257                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      5910257                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      5910257                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      5910257                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      5910257                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      5910257                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000024                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000024                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000024                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000024                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 147756.425000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 147756.425000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 147756.425000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 147756.425000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 147756.425000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 147756.425000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  3910                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               148156904                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4166                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              35563.347096                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   219.130950                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    36.869050                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.855980                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.144020                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1113538                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1113538                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       730364                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        730364                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1988                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1988                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1793                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1793                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1843902                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1843902                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1843902                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1843902                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         7560                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         7560                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          159                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          159                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         7719                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          7719                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         7719                       # number of overall misses
system.cpu1.dcache.overall_misses::total         7719                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    219496324                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    219496324                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      5559870                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      5559870                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    225056194                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    225056194                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    225056194                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    225056194                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1121098                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1121098                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       730523                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       730523                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1988                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1988                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1793                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1793                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1851621                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1851621                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1851621                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1851621                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006743                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006743                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000218                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000218                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.004169                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.004169                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.004169                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.004169                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 29033.905291                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 29033.905291                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 34967.735849                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 34967.735849                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 29156.133437                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 29156.133437                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 29156.133437                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 29156.133437                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1056                       # number of writebacks
system.cpu1.dcache.writebacks::total             1056                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         3688                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         3688                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          121                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          121                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         3809                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         3809                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         3809                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         3809                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3872                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3872                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           38                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           38                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         3910                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3910                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         3910                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3910                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     70314295                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     70314295                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       943672                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       943672                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     71257967                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     71257967                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     71257967                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     71257967                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003454                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003454                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000052                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000052                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002112                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002112                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002112                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002112                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 18159.683626                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 18159.683626                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 24833.473684                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 24833.473684                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 18224.543990                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 18224.543990                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 18224.543990                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 18224.543990                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
