/*
 * 630_regs.inc:	Register Recommended Setting for SiS 630 [ABE][01]
 *
 *
 * Copyright 2000 Silicon Integrated Systems Corporation
 *
 *	This program is free software; you can redistribute it and/or modify
 *	it under the terms of the GNU General Public License as published by
 *	the Free Software Foundation; either version 2 of the License, or
 *	(at your option) any later version.
 *
 *	This program is distributed in the hope that it will be useful,
 *	but WITHOUT ANY WARRANTY; without even the implied warranty of
 *	MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 *	GNU General Public License for more details.
 *
 *	You should have received a copy of the GNU General Public License
 *	along with this program; if not, write to the Free Software
 *	Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
 *
 *
 * Reference:
 *	1. SiS 630 Specification
 *	2. SiS 630A1 Register Recommended Setting
 *	   Rev 0.97, Jan 7, 2000
 *
 * $Id: 630_regs.inc,v 1.5 2001/01/19 00:11:45 rminnich Exp $
 */

northbridge_init_table:
#		Reg.	Value
	/* generic PCI configuration space */
	.byte	0x04,	0x07	# Turn on Bus Master,
	.byte	0x05,	0x00	# Memory and I/O Space
	.byte	0x06,	0x00	# clear PCI status
	.byte	0x07,	0x00	# 	
	.byte	0x0D,	0x20	# Master Latency Timer = 32 PCI CLCK

	/* SiS 630 specific registers. See SiS 630 Registers Recommended Setting */
	
	/* Host Control Interface */
#ifdef ENABLE_SIS630_CPU_PIPELINE
	.byte	0x50,	0x9E	#
#else
	.byte	0x50,	0x9C	#
#endif
	.byte	0x51,	0x00	#

	/* DRAM Control */
	.byte	0x52,	0xC5	#	
	.byte	0x53,	0x00	#

	.byte	0x54,	0x00	# 0x00 -> 66/100 MHZ, 0x08 -> 133 MHZ
	.byte	0x55,	0x29	# 0x29 -> 66/100 MHZ, 0x1D -> 133 MHZ
	.byte	0x56,	0x00	# 0x00 -> 66  MHZ,    0x80 -> 100/133 MHZ
	.byte	0x57,	0x00	# 0x00 -> 100 MHZ     0x01 -> 133 MHZ

	/* Pre-driver Slew Rate/Current Driving Control */
	.byte	0x58,	0x00	#
	.byte	0x59,	0x35	#
	.byte	0x5A,	0x51	#
	.byte	0x5B,	0x00	#

	.byte	0x65,	0x00	# Use DIMM 0 for SMA

	/* MISC Control */
	.byte	0x6A,	0xC0	#
	.byte	0x6B,	0x01	# 0x00 -> 66/133 MHZ, 0x01 -> 100 MHZ
	.byte	0x6C,	0x20	# 0x2E -> 66 MHZ, 0x20 -> 100 MHZ, 0x2C -> 133 MHZ
 
	/* PCI Interface */
	.byte	0x80,	0x21	#
	.byte	0x81,	0xFF	#
	.byte	0x82,	0x7F	#
	.byte	0x83,	0x1E	#

	.byte	0x84,	0x60	#
	.byte	0x85,	0x00	#
	.byte	0x86,	0x03	#
	.byte	0x87,	0x40	#

	.byte	0x88,	0x00	#
	.byte	0x89,	0x08	#

	/* AGP GART Base Address */
	.byte	0x90,	0x00
	.byte	0x91,	0x00
	.byte	0x92,	0x00
	.byte	0x93,	0x00

	/* Graphic Window Size */
	.byte	0x94,	0x40	# Graphic Window Size == 64MB
	.byte	0x97,	0x01	# Page Table Cache Enable
	.byte	0x98,	0x00	#
	.byte	0x9C,	0x02	# CPU to VGA MEM Posted Write

	/* DRAM Priority Timer Control Register */
	.byte	0xA0,	0x00
	.byte	0xA1,	0x00
	.byte	0xA2,	0x03
	.byte	0xA3,	0x01

	/* AGP Command Register */
	.byte	0xC8,	0x04	# AGP 4X
	.byte	0xC9,	0x00	# AGP Disabled

northbridge_init_table_end:
