--FB1_lcell_hgrant is stripe:stripe_inst|alt_exc_stripe:lpm_instance|lcell_hgrant
--operation mode is normal

FB1_lcell_hgrant = GND;


--FB1_lcell_hresp0 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|lcell_hresp0
--operation mode is normal

FB1_lcell_hresp0 = !B1L4Q;


--FB1_lcell_hresp1 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|lcell_hresp1
--operation mode is normal

FB1_lcell_hresp1 = VCC;


--DB2_outclock1 is pll4x:inst_pll4x|altclklock:altclklock_component|outclock1
DB2_outclock1 = PLL(CLK1p, , );


--DB1_outclock0 is pll2x:inst_pll2x|altclklock:altclklock_component|outclock0
DB1_outclock0 = PLL(CLK2p, , );

--DB1_outclock1 is pll2x:inst_pll2x|altclklock:altclklock_component|outclock1
DB1_outclock1 = PLL(CLK2p, , );


--N1L832 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668~1
--operation mode is arithmetic

N1L832 = N1L833 $ N1_Qcalc[0];

--N1L932 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668~1COUT
--operation mode is arithmetic

N1L932 = CARRY(N1_Qcalc[0] # !N1L833);


--N1L042 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668~2
--operation mode is arithmetic

N1L042 = N1L343 $ N1_Qcalc[1] $ !N1L932;

--N1L142 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668~2COUT
--operation mode is arithmetic

N1L142 = CARRY(N1L343 & (!N1L932 # !N1_Qcalc[1]) # !N1L343 & !N1_Qcalc[1] & !N1L932);


--N1L242 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668~3
--operation mode is arithmetic

N1L242 = N1L943 $ N1_Qcalc[2] $ N1L142;

--N1L342 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668~3COUT
--operation mode is arithmetic

N1L342 = CARRY(N1L943 & N1_Qcalc[2] & !N1L142 # !N1L943 & (N1_Qcalc[2] # !N1L142));


--N1L442 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668~4
--operation mode is arithmetic

N1L442 = N1L553 $ N1_Qcalc[3] $ !N1L342;

--N1L542 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668~4COUT
--operation mode is arithmetic

N1L542 = CARRY(N1L553 & (!N1L342 # !N1_Qcalc[3]) # !N1L553 & !N1_Qcalc[3] & !N1L342);


--N1L642 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668~5
--operation mode is arithmetic

N1L642 = N1L753 $ N1_Qcalc[4] $ N1L542;

--N1L742 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668~5COUT
--operation mode is arithmetic

N1L742 = CARRY(N1L753 & N1_Qcalc[4] & !N1L542 # !N1L753 & (N1_Qcalc[4] # !N1L542));


--N1L842 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668~6
--operation mode is arithmetic

N1L842 = N1L953 $ N1_Qcalc[5] $ !N1L742;

--N1L942 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668~6COUT
--operation mode is arithmetic

N1L942 = CARRY(N1L953 & (!N1L742 # !N1_Qcalc[5]) # !N1L953 & !N1_Qcalc[5] & !N1L742);


--N1L052 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668~7
--operation mode is arithmetic

N1L052 = N1L163 $ N1_Qcalc[6] $ N1L942;

--N1L152 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668~7COUT
--operation mode is arithmetic

N1L152 = CARRY(N1L163 & N1_Qcalc[6] & !N1L942 # !N1L163 & (N1_Qcalc[6] # !N1L942));


--N1L252 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668~8
--operation mode is arithmetic

N1L252 = N1L363 $ N1_Qcalc[7] $ !N1L152;

--N1L352 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668~8COUT
--operation mode is arithmetic

N1L352 = CARRY(N1L363 & (!N1L152 # !N1_Qcalc[7]) # !N1L363 & !N1_Qcalc[7] & !N1L152);


--N1L452 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668~9
--operation mode is arithmetic

N1L452 = N1L463 $ N1_Qcalc[8] $ N1L352;

--N1L552 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668~9COUT
--operation mode is arithmetic

N1L552 = CARRY(N1L463 & N1_Qcalc[8] & !N1L352 # !N1L463 & (N1_Qcalc[8] # !N1L352));


--N1L652 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668~10
--operation mode is arithmetic

N1L652 = N1L663 $ N1_Qcalc[9] $ !N1L552;

--N1L752 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668~10COUT
--operation mode is arithmetic

N1L752 = CARRY(N1L663 & (!N1L552 # !N1_Qcalc[9]) # !N1L663 & !N1_Qcalc[9] & !N1L552);


--N1L852 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668~11
--operation mode is arithmetic

N1L852 = N1L763 $ N1_Qcalc[10] $ N1L752;

--N1L952 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668~11COUT
--operation mode is arithmetic

N1L952 = CARRY(N1L763 & N1_Qcalc[10] & !N1L752 # !N1L763 & (N1_Qcalc[10] # !N1L752));


--N1L062 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668~12
--operation mode is arithmetic

N1L062 = N1L863 $ N1_Qcalc[11] $ !N1L952;

--N1L162 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668~12COUT
--operation mode is arithmetic

N1L162 = CARRY(N1L863 & (!N1L952 # !N1_Qcalc[11]) # !N1L863 & !N1_Qcalc[11] & !N1L952);


--N1L262 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668~13
--operation mode is arithmetic

N1L262 = N1L073 $ N1_Qcalc[12] $ N1L162;

--N1L362 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668~13COUT
--operation mode is arithmetic

N1L362 = CARRY(N1L073 & N1_Qcalc[12] & !N1L162 # !N1L073 & (N1_Qcalc[12] # !N1L162));


--N1L462 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668~14
--operation mode is arithmetic

N1L462 = N1L473 $ N1_Qcalc[13] $ !N1L362;

--N1L562 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668~14COUT
--operation mode is arithmetic

N1L562 = CARRY(N1L473 & (!N1L362 # !N1_Qcalc[13]) # !N1L473 & !N1_Qcalc[13] & !N1L362);


--N1L662 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668~15
--operation mode is arithmetic

N1L662 = N1L873 $ N1_Qcalc[14] $ N1L562;

--N1L762 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668~15COUT
--operation mode is arithmetic

N1L762 = CARRY(N1L873 & N1_Qcalc[14] & !N1L562 # !N1L873 & (N1_Qcalc[14] # !N1L562));


--N1L862 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668~16
--operation mode is arithmetic

N1L862 = N1L083 $ N1_Qcalc[15] $ !N1L762;

--N1L962 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668~16COUT
--operation mode is arithmetic

N1L962 = CARRY(N1L083 & (!N1L762 # !N1_Qcalc[15]) # !N1L083 & !N1_Qcalc[15] & !N1L762);


--N1L072 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668~17
--operation mode is arithmetic

N1L072 = N1L283 $ N1_Qcalc[16] $ N1L962;

--N1L172 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668~17COUT
--operation mode is arithmetic

N1L172 = CARRY(N1L283 & N1_Qcalc[16] & !N1L962 # !N1L283 & (N1_Qcalc[16] # !N1L962));


--N1L272 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668~18
--operation mode is arithmetic

N1L272 = N1L383 $ N1_Qcalc[17] $ !N1L172;

--N1L372 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668~18COUT
--operation mode is arithmetic

N1L372 = CARRY(N1L383 & (!N1L172 # !N1_Qcalc[17]) # !N1L383 & !N1_Qcalc[17] & !N1L172);


--N1L472 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668~19
--operation mode is arithmetic

N1L472 = N1L683 $ N1_Qcalc[18] $ N1L372;

--N1L572 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668~19COUT
--operation mode is arithmetic

N1L572 = CARRY(N1L683 & N1_Qcalc[18] & !N1L372 # !N1L683 & (N1_Qcalc[18] # !N1L372));


--N1L672 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668~20
--operation mode is arithmetic

N1L672 = N1L093 $ N1_Qcalc[19] $ !N1L572;

--N1L772 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668~20COUT
--operation mode is arithmetic

N1L772 = CARRY(N1L093 & (!N1L572 # !N1_Qcalc[19]) # !N1L093 & !N1_Qcalc[19] & !N1L572);


--N1L872 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668~21
--operation mode is arithmetic

N1L872 = N1L493 $ N1_Qcalc[20] $ N1L772;

--N1L972 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668~21COUT
--operation mode is arithmetic

N1L972 = CARRY(N1L493 & N1_Qcalc[20] & !N1L772 # !N1L493 & (N1_Qcalc[20] # !N1L772));


--N1L082 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668~22
--operation mode is arithmetic

N1L082 = N1L693 $ N1_Qcalc[21] $ !N1L972;

--N1L182 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668~22COUT
--operation mode is arithmetic

N1L182 = CARRY(N1L693 & (!N1L972 # !N1_Qcalc[21]) # !N1L693 & !N1_Qcalc[21] & !N1L972);


--N1L282 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668~23
--operation mode is arithmetic

N1L282 = N1L893 $ N1_Qcalc[22] $ N1L182;

--N1L382 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668~23COUT
--operation mode is arithmetic

N1L382 = CARRY(N1L893 & N1_Qcalc[22] & !N1L182 # !N1L893 & (N1_Qcalc[22] # !N1L182));


--N1L482 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668~24
--operation mode is arithmetic

N1L482 = N1L104 $ N1_Qcalc[23] $ !N1L382;

--N1L582 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668~24COUT
--operation mode is arithmetic

N1L582 = CARRY(N1L104 & (!N1L382 # !N1_Qcalc[23]) # !N1L104 & !N1_Qcalc[23] & !N1L382);


--N1L682 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668~25
--operation mode is arithmetic

N1L682 = N1L404 $ N1_Qcalc[24] $ N1L582;

--N1L782 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668~25COUT
--operation mode is arithmetic

N1L782 = CARRY(N1L404 & N1_Qcalc[24] & !N1L582 # !N1L404 & (N1_Qcalc[24] # !N1L582));


--N1L882 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668~26
--operation mode is arithmetic

N1L882 = N1L504 $ N1_Qcalc[25] $ !N1L782;

--N1L982 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668~26COUT
--operation mode is arithmetic

N1L982 = CARRY(N1L504 & (!N1L782 # !N1_Qcalc[25]) # !N1L504 & !N1_Qcalc[25] & !N1L782);


--N1L092 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668~27
--operation mode is arithmetic

N1L092 = N1L604 $ N1_Qcalc[26] $ N1L982;

--N1L192 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668~27COUT
--operation mode is arithmetic

N1L192 = CARRY(N1L604 & N1_Qcalc[26] & !N1L982 # !N1L604 & (N1_Qcalc[26] # !N1L982));


--N1L292 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668~28
--operation mode is arithmetic

N1L292 = N1L704 $ N1_Qcalc[27] $ !N1L192;

--N1L392 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668~28COUT
--operation mode is arithmetic

N1L392 = CARRY(N1L704 & (!N1L192 # !N1_Qcalc[27]) # !N1L704 & !N1_Qcalc[27] & !N1L192);


--N1L492 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668~29
--operation mode is arithmetic

N1L492 = N1L804 $ N1_Qcalc[28] $ N1L392;

--N1L592 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668~29COUT
--operation mode is arithmetic

N1L592 = CARRY(N1L804 & N1_Qcalc[28] & !N1L392 # !N1L804 & (N1_Qcalc[28] # !N1L392));


--N1L692 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668~30
--operation mode is arithmetic

N1L692 = N1L904 $ N1_Qcalc[29] $ !N1L592;

--N1L792 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668~30COUT
--operation mode is arithmetic

N1L792 = CARRY(N1L904 & (!N1L592 # !N1_Qcalc[29]) # !N1L904 & !N1_Qcalc[29] & !N1L592);


--N1L892 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668~31
--operation mode is arithmetic

N1L892 = N1L014 $ N1_Qcalc[30] $ N1L792;

--N1L992 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668~31COUT
--operation mode is arithmetic

N1L992 = CARRY(N1L014 & N1_Qcalc[30] & !N1L792 # !N1L014 & (N1_Qcalc[30] # !N1L792));


--N1L003 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668~32
--operation mode is normal

N1L003 = S4L2 $ N1_Icalc[31] $ !N1L992;


--D1_vco_cnt[0] is com_adc_rx:inst_com_ADC_RX|vco_cnt[0]
--operation mode is arithmetic

D1_vco_cnt[0]_lut_out = D1_vco_cnt[0] $ J1_command_1_local[16];
D1_vco_cnt[0] = DFFE(D1_vco_cnt[0]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , );

--D1L332 is com_adc_rx:inst_com_ADC_RX|vco_cnt[0]~COUT
--operation mode is arithmetic

D1L332 = CARRY(D1_vco_cnt[0] & J1_command_1_local[16]);


--D1_vco_cnt[1] is com_adc_rx:inst_com_ADC_RX|vco_cnt[1]
--operation mode is arithmetic

D1_vco_cnt[1]_lut_out = D1_vco_cnt[1] $ J1_command_1_local[17] $ D1L332;
D1_vco_cnt[1] = DFFE(D1_vco_cnt[1]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , );

--D1L532 is com_adc_rx:inst_com_ADC_RX|vco_cnt[1]~COUT
--operation mode is arithmetic

D1L532 = CARRY(D1_vco_cnt[1] & !J1_command_1_local[17] & !D1L332 # !D1_vco_cnt[1] & (!D1L332 # !J1_command_1_local[17]));


--D1_vco_cnt[2] is com_adc_rx:inst_com_ADC_RX|vco_cnt[2]
--operation mode is arithmetic

D1_vco_cnt[2]_lut_out = D1_vco_cnt[2] $ J1_command_1_local[18] $ !D1L532;
D1_vco_cnt[2] = DFFE(D1_vco_cnt[2]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , );

--D1L732 is com_adc_rx:inst_com_ADC_RX|vco_cnt[2]~COUT
--operation mode is arithmetic

D1L732 = CARRY(D1_vco_cnt[2] & (J1_command_1_local[18] # !D1L532) # !D1_vco_cnt[2] & J1_command_1_local[18] & !D1L532);


--D1_vco_cnt[3] is com_adc_rx:inst_com_ADC_RX|vco_cnt[3]
--operation mode is arithmetic

D1_vco_cnt[3]_lut_out = D1_vco_cnt[3] $ J1_command_1_local[19] $ D1L732;
D1_vco_cnt[3] = DFFE(D1_vco_cnt[3]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , );

--D1L932 is com_adc_rx:inst_com_ADC_RX|vco_cnt[3]~COUT
--operation mode is arithmetic

D1L932 = CARRY(D1_vco_cnt[3] & !J1_command_1_local[19] & !D1L732 # !D1_vco_cnt[3] & (!D1L732 # !J1_command_1_local[19]));


--D1_vco_cnt[4] is com_adc_rx:inst_com_ADC_RX|vco_cnt[4]
--operation mode is arithmetic

D1_vco_cnt[4]_lut_out = D1_vco_cnt[4] $ J1_command_1_local[20] $ !D1L932;
D1_vco_cnt[4] = DFFE(D1_vco_cnt[4]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , );

--D1L142 is com_adc_rx:inst_com_ADC_RX|vco_cnt[4]~COUT
--operation mode is arithmetic

D1L142 = CARRY(D1_vco_cnt[4] & (J1_command_1_local[20] # !D1L932) # !D1_vco_cnt[4] & J1_command_1_local[20] & !D1L932);


--D1_vco_cnt[5] is com_adc_rx:inst_com_ADC_RX|vco_cnt[5]
--operation mode is arithmetic

D1_vco_cnt[5]_lut_out = D1_vco_cnt[5] $ J1_command_1_local[21] $ D1L142;
D1_vco_cnt[5] = DFFE(D1_vco_cnt[5]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , );

--D1L342 is com_adc_rx:inst_com_ADC_RX|vco_cnt[5]~COUT
--operation mode is arithmetic

D1L342 = CARRY(D1_vco_cnt[5] & !J1_command_1_local[21] & !D1L142 # !D1_vco_cnt[5] & (!D1L142 # !J1_command_1_local[21]));


--D1_vco_cnt[6] is com_adc_rx:inst_com_ADC_RX|vco_cnt[6]
--operation mode is arithmetic

D1_vco_cnt[6]_lut_out = D1_vco_cnt[6] $ J1_command_1_local[22] $ !D1L342;
D1_vco_cnt[6] = DFFE(D1_vco_cnt[6]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , );

--D1L542 is com_adc_rx:inst_com_ADC_RX|vco_cnt[6]~COUT
--operation mode is arithmetic

D1L542 = CARRY(D1_vco_cnt[6] & (J1_command_1_local[22] # !D1L342) # !D1_vco_cnt[6] & J1_command_1_local[22] & !D1L342);


--D1_vco_cnt[7] is com_adc_rx:inst_com_ADC_RX|vco_cnt[7]
--operation mode is arithmetic

D1_vco_cnt[7]_lut_out = D1_vco_cnt[7] $ J1_command_1_local[23] $ D1L542;
D1_vco_cnt[7] = DFFE(D1_vco_cnt[7]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , );

--D1L742 is com_adc_rx:inst_com_ADC_RX|vco_cnt[7]~COUT
--operation mode is arithmetic

D1L742 = CARRY(D1_vco_cnt[7] & !J1_command_1_local[23] & !D1L542 # !D1_vco_cnt[7] & (!D1L542 # !J1_command_1_local[23]));


--D1_vco_cnt[8] is com_adc_rx:inst_com_ADC_RX|vco_cnt[8]
--operation mode is arithmetic

D1_vco_cnt[8]_lut_out = D1_vco_cnt[8] $ J1_command_1_local[24] $ !D1L742;
D1_vco_cnt[8] = DFFE(D1_vco_cnt[8]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , );

--D1L942 is com_adc_rx:inst_com_ADC_RX|vco_cnt[8]~COUT
--operation mode is arithmetic

D1L942 = CARRY(D1_vco_cnt[8] & (J1_command_1_local[24] # !D1L742) # !D1_vco_cnt[8] & J1_command_1_local[24] & !D1L742);


--D1_vco_cnt[9] is com_adc_rx:inst_com_ADC_RX|vco_cnt[9]
--operation mode is arithmetic

D1_vco_cnt[9]_lut_out = D1_vco_cnt[9] $ J1_command_1_local[25] $ D1L942;
D1_vco_cnt[9] = DFFE(D1_vco_cnt[9]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , );

--D1L152 is com_adc_rx:inst_com_ADC_RX|vco_cnt[9]~COUT
--operation mode is arithmetic

D1L152 = CARRY(D1_vco_cnt[9] & !J1_command_1_local[25] & !D1L942 # !D1_vco_cnt[9] & (!D1L942 # !J1_command_1_local[25]));


--D1_vco_cnt[10] is com_adc_rx:inst_com_ADC_RX|vco_cnt[10]
--operation mode is arithmetic

D1_vco_cnt[10]_lut_out = D1_vco_cnt[10] $ J1_command_1_local[26] $ !D1L152;
D1_vco_cnt[10] = DFFE(D1_vco_cnt[10]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , );

--D1L352 is com_adc_rx:inst_com_ADC_RX|vco_cnt[10]~COUT
--operation mode is arithmetic

D1L352 = CARRY(D1_vco_cnt[10] & (J1_command_1_local[26] # !D1L152) # !D1_vco_cnt[10] & J1_command_1_local[26] & !D1L152);


--D1_vco_cnt[11] is com_adc_rx:inst_com_ADC_RX|vco_cnt[11]
--operation mode is normal

D1_vco_cnt[11]_lut_out = D1_vco_cnt[11] $ D1L352;
D1_vco_cnt[11] = DFFE(D1_vco_cnt[11]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , );


--D1_Qacc[0] is com_adc_rx:inst_com_ADC_RX|Qacc[0]
--operation mode is counter

D1_Qacc[0]_lut_out = D1_Qacc[0] $ U51_cs_buffer[0];
D1_Qacc[0]_sload_eqn = (D1_vco_nxt_cycle & U51_cs_buffer[0]) # (!D1_vco_nxt_cycle & D1_Qacc[0]_lut_out);
D1_Qacc[0] = DFFE(D1_Qacc[0]_sload_eqn, GLOBAL(DB1_outclock1), , , D1L91);

--D1L661 is com_adc_rx:inst_com_ADC_RX|Qacc[0]~COUT
--operation mode is counter

D1L661 = CARRY(D1_Qacc[0] & U51_cs_buffer[0]);


--D1_Qacc[1] is com_adc_rx:inst_com_ADC_RX|Qacc[1]
--operation mode is counter

D1_Qacc[1]_lut_out = D1_Qacc[1] $ U51_cs_buffer[1] $ D1L661;
D1_Qacc[1]_sload_eqn = (D1_vco_nxt_cycle & U51_cs_buffer[1]) # (!D1_vco_nxt_cycle & D1_Qacc[1]_lut_out);
D1_Qacc[1] = DFFE(D1_Qacc[1]_sload_eqn, GLOBAL(DB1_outclock1), , , D1L91);

--D1L861 is com_adc_rx:inst_com_ADC_RX|Qacc[1]~COUT
--operation mode is counter

D1L861 = CARRY(D1_Qacc[1] & !U51_cs_buffer[1] & !D1L661 # !D1_Qacc[1] & (!D1L661 # !U51_cs_buffer[1]));


--D1_Qacc[2] is com_adc_rx:inst_com_ADC_RX|Qacc[2]
--operation mode is counter

D1_Qacc[2]_lut_out = D1_Qacc[2] $ U42_cs_buffer[0] $ !D1L861;
D1_Qacc[2]_sload_eqn = (D1_vco_nxt_cycle & U42_cs_buffer[0]) # (!D1_vco_nxt_cycle & D1_Qacc[2]_lut_out);
D1_Qacc[2] = DFFE(D1_Qacc[2]_sload_eqn, GLOBAL(DB1_outclock1), , , D1L91);

--D1L071 is com_adc_rx:inst_com_ADC_RX|Qacc[2]~COUT
--operation mode is counter

D1L071 = CARRY(D1_Qacc[2] & (U42_cs_buffer[0] # !D1L861) # !D1_Qacc[2] & U42_cs_buffer[0] & !D1L861);


--D1_Qacc[3] is com_adc_rx:inst_com_ADC_RX|Qacc[3]
--operation mode is counter

D1_Qacc[3]_lut_out = D1_Qacc[3] $ U42_cs_buffer[1] $ D1L071;
D1_Qacc[3]_sload_eqn = (D1_vco_nxt_cycle & U42_cs_buffer[1]) # (!D1_vco_nxt_cycle & D1_Qacc[3]_lut_out);
D1_Qacc[3] = DFFE(D1_Qacc[3]_sload_eqn, GLOBAL(DB1_outclock1), , , D1L91);

--D1L271 is com_adc_rx:inst_com_ADC_RX|Qacc[3]~COUT
--operation mode is counter

D1L271 = CARRY(D1_Qacc[3] & !U42_cs_buffer[1] & !D1L071 # !D1_Qacc[3] & (!D1L071 # !U42_cs_buffer[1]));


--D1_Qacc[4] is com_adc_rx:inst_com_ADC_RX|Qacc[4]
--operation mode is counter

D1_Qacc[4]_lut_out = D1_Qacc[4] $ U42_cs_buffer[2] $ !D1L271;
D1_Qacc[4]_sload_eqn = (D1_vco_nxt_cycle & U42_cs_buffer[2]) # (!D1_vco_nxt_cycle & D1_Qacc[4]_lut_out);
D1_Qacc[4] = DFFE(D1_Qacc[4]_sload_eqn, GLOBAL(DB1_outclock1), , , D1L91);

--D1L471 is com_adc_rx:inst_com_ADC_RX|Qacc[4]~COUT
--operation mode is counter

D1L471 = CARRY(D1_Qacc[4] & (U42_cs_buffer[2] # !D1L271) # !D1_Qacc[4] & U42_cs_buffer[2] & !D1L271);


--D1_Qacc[5] is com_adc_rx:inst_com_ADC_RX|Qacc[5]
--operation mode is counter

D1_Qacc[5]_lut_out = D1_Qacc[5] $ U42_cs_buffer[3] $ D1L471;
D1_Qacc[5]_sload_eqn = (D1_vco_nxt_cycle & U42_cs_buffer[3]) # (!D1_vco_nxt_cycle & D1_Qacc[5]_lut_out);
D1_Qacc[5] = DFFE(D1_Qacc[5]_sload_eqn, GLOBAL(DB1_outclock1), , , D1L91);

--D1L671 is com_adc_rx:inst_com_ADC_RX|Qacc[5]~COUT
--operation mode is counter

D1L671 = CARRY(D1_Qacc[5] & !U42_cs_buffer[3] & !D1L471 # !D1_Qacc[5] & (!D1L471 # !U42_cs_buffer[3]));


--D1_Qacc[6] is com_adc_rx:inst_com_ADC_RX|Qacc[6]
--operation mode is counter

D1_Qacc[6]_lut_out = D1_Qacc[6] $ U42_cs_buffer[4] $ !D1L671;
D1_Qacc[6]_sload_eqn = (D1_vco_nxt_cycle & U42_cs_buffer[4]) # (!D1_vco_nxt_cycle & D1_Qacc[6]_lut_out);
D1_Qacc[6] = DFFE(D1_Qacc[6]_sload_eqn, GLOBAL(DB1_outclock1), , , D1L91);

--D1L871 is com_adc_rx:inst_com_ADC_RX|Qacc[6]~COUT
--operation mode is counter

D1L871 = CARRY(D1_Qacc[6] & (U42_cs_buffer[4] # !D1L671) # !D1_Qacc[6] & U42_cs_buffer[4] & !D1L671);


--D1_Qacc[7] is com_adc_rx:inst_com_ADC_RX|Qacc[7]
--operation mode is counter

D1_Qacc[7]_lut_out = D1_Qacc[7] $ U42_cs_buffer[5] $ D1L871;
D1_Qacc[7]_sload_eqn = (D1_vco_nxt_cycle & U42_cs_buffer[5]) # (!D1_vco_nxt_cycle & D1_Qacc[7]_lut_out);
D1_Qacc[7] = DFFE(D1_Qacc[7]_sload_eqn, GLOBAL(DB1_outclock1), , , D1L91);

--D1L081 is com_adc_rx:inst_com_ADC_RX|Qacc[7]~COUT
--operation mode is counter

D1L081 = CARRY(D1_Qacc[7] & !U42_cs_buffer[5] & !D1L871 # !D1_Qacc[7] & (!D1L871 # !U42_cs_buffer[5]));


--D1_Qacc[8] is com_adc_rx:inst_com_ADC_RX|Qacc[8]
--operation mode is counter

D1_Qacc[8]_lut_out = D1_Qacc[8] $ U42_cs_buffer[6] $ !D1L081;
D1_Qacc[8]_sload_eqn = (D1_vco_nxt_cycle & U42_cs_buffer[6]) # (!D1_vco_nxt_cycle & D1_Qacc[8]_lut_out);
D1_Qacc[8] = DFFE(D1_Qacc[8]_sload_eqn, GLOBAL(DB1_outclock1), , , D1L91);

--D1L281 is com_adc_rx:inst_com_ADC_RX|Qacc[8]~COUT
--operation mode is counter

D1L281 = CARRY(D1_Qacc[8] & (U42_cs_buffer[6] # !D1L081) # !D1_Qacc[8] & U42_cs_buffer[6] & !D1L081);


--D1_Qacc[9] is com_adc_rx:inst_com_ADC_RX|Qacc[9]
--operation mode is counter

D1_Qacc[9]_lut_out = D1_Qacc[9] $ U42_cs_buffer[7] $ D1L281;
D1_Qacc[9]_sload_eqn = (D1_vco_nxt_cycle & U42_cs_buffer[7]) # (!D1_vco_nxt_cycle & D1_Qacc[9]_lut_out);
D1_Qacc[9] = DFFE(D1_Qacc[9]_sload_eqn, GLOBAL(DB1_outclock1), , , D1L91);

--D1L481 is com_adc_rx:inst_com_ADC_RX|Qacc[9]~COUT
--operation mode is counter

D1L481 = CARRY(D1_Qacc[9] & !U42_cs_buffer[7] & !D1L281 # !D1_Qacc[9] & (!D1L281 # !U42_cs_buffer[7]));


--D1_Qacc[10] is com_adc_rx:inst_com_ADC_RX|Qacc[10]
--operation mode is counter

D1_Qacc[10]_lut_out = D1_Qacc[10] $ U42_cs_buffer[8] $ !D1L481;
D1_Qacc[10]_sload_eqn = (D1_vco_nxt_cycle & U42_cs_buffer[8]) # (!D1_vco_nxt_cycle & D1_Qacc[10]_lut_out);
D1_Qacc[10] = DFFE(D1_Qacc[10]_sload_eqn, GLOBAL(DB1_outclock1), , , D1L91);

--D1L681 is com_adc_rx:inst_com_ADC_RX|Qacc[10]~COUT
--operation mode is counter

D1L681 = CARRY(D1_Qacc[10] & (U42_cs_buffer[8] # !D1L481) # !D1_Qacc[10] & U42_cs_buffer[8] & !D1L481);


--D1_Qacc[11] is com_adc_rx:inst_com_ADC_RX|Qacc[11]
--operation mode is counter

D1_Qacc[11]_lut_out = D1_Qacc[11] $ U42_cs_buffer[9] $ D1L681;
D1_Qacc[11]_sload_eqn = (D1_vco_nxt_cycle & U42_cs_buffer[9]) # (!D1_vco_nxt_cycle & D1_Qacc[11]_lut_out);
D1_Qacc[11] = DFFE(D1_Qacc[11]_sload_eqn, GLOBAL(DB1_outclock1), , , D1L91);

--D1L881 is com_adc_rx:inst_com_ADC_RX|Qacc[11]~COUT
--operation mode is counter

D1L881 = CARRY(D1_Qacc[11] & !U42_cs_buffer[9] & !D1L681 # !D1_Qacc[11] & (!D1L681 # !U42_cs_buffer[9]));


--D1_Qacc[12] is com_adc_rx:inst_com_ADC_RX|Qacc[12]
--operation mode is counter

D1_Qacc[12]_lut_out = D1_Qacc[12] $ U42_cs_buffer[10] $ !D1L881;
D1_Qacc[12]_sload_eqn = (D1_vco_nxt_cycle & U42_cs_buffer[10]) # (!D1_vco_nxt_cycle & D1_Qacc[12]_lut_out);
D1_Qacc[12] = DFFE(D1_Qacc[12]_sload_eqn, GLOBAL(DB1_outclock1), , , D1L91);

--D1L091 is com_adc_rx:inst_com_ADC_RX|Qacc[12]~COUT
--operation mode is counter

D1L091 = CARRY(D1_Qacc[12] & (U42_cs_buffer[10] # !D1L881) # !D1_Qacc[12] & U42_cs_buffer[10] & !D1L881);


--D1_Qacc[13] is com_adc_rx:inst_com_ADC_RX|Qacc[13]
--operation mode is counter

D1_Qacc[13]_lut_out = D1_Qacc[13] $ U42_cs_buffer[11] $ D1L091;
D1_Qacc[13]_sload_eqn = (D1_vco_nxt_cycle & U42_cs_buffer[11]) # (!D1_vco_nxt_cycle & D1_Qacc[13]_lut_out);
D1_Qacc[13] = DFFE(D1_Qacc[13]_sload_eqn, GLOBAL(DB1_outclock1), , , D1L91);

--D1L291 is com_adc_rx:inst_com_ADC_RX|Qacc[13]~COUT
--operation mode is counter

D1L291 = CARRY(D1_Qacc[13] & !U42_cs_buffer[11] & !D1L091 # !D1_Qacc[13] & (!D1L091 # !U42_cs_buffer[11]));


--D1_Qacc[14] is com_adc_rx:inst_com_ADC_RX|Qacc[14]
--operation mode is counter

D1_Qacc[14]_lut_out = D1_Qacc[14] $ U42_cs_buffer[12] $ !D1L291;
D1_Qacc[14]_sload_eqn = (D1_vco_nxt_cycle & U42_cs_buffer[12]) # (!D1_vco_nxt_cycle & D1_Qacc[14]_lut_out);
D1_Qacc[14] = DFFE(D1_Qacc[14]_sload_eqn, GLOBAL(DB1_outclock1), , , D1L91);

--D1L491 is com_adc_rx:inst_com_ADC_RX|Qacc[14]~COUT
--operation mode is counter

D1L491 = CARRY(D1_Qacc[14] & (U42_cs_buffer[12] # !D1L291) # !D1_Qacc[14] & U42_cs_buffer[12] & !D1L291);


--D1_Qacc[15] is com_adc_rx:inst_com_ADC_RX|Qacc[15]
--operation mode is counter

D1_Qacc[15]_lut_out = D1_Qacc[15] $ U42_cs_buffer[13] $ D1L491;
D1_Qacc[15]_sload_eqn = (D1_vco_nxt_cycle & U42_cs_buffer[13]) # (!D1_vco_nxt_cycle & D1_Qacc[15]_lut_out);
D1_Qacc[15] = DFFE(D1_Qacc[15]_sload_eqn, GLOBAL(DB1_outclock1), , , D1L91);

--D1L691 is com_adc_rx:inst_com_ADC_RX|Qacc[15]~COUT
--operation mode is counter

D1L691 = CARRY(D1_Qacc[15] & !U42_cs_buffer[13] & !D1L491 # !D1_Qacc[15] & (!D1L491 # !U42_cs_buffer[13]));


--D1_Qacc[16] is com_adc_rx:inst_com_ADC_RX|Qacc[16]
--operation mode is counter

D1_Qacc[16]_lut_out = D1_Qacc[16] $ U42_cs_buffer[14] $ !D1L691;
D1_Qacc[16]_sload_eqn = (D1_vco_nxt_cycle & U42_cs_buffer[14]) # (!D1_vco_nxt_cycle & D1_Qacc[16]_lut_out);
D1_Qacc[16] = DFFE(D1_Qacc[16]_sload_eqn, GLOBAL(DB1_outclock1), , , D1L91);

--D1L891 is com_adc_rx:inst_com_ADC_RX|Qacc[16]~COUT
--operation mode is counter

D1L891 = CARRY(D1_Qacc[16] & (U42_cs_buffer[14] # !D1L691) # !D1_Qacc[16] & U42_cs_buffer[14] & !D1L691);


--D1_Qacc[17] is com_adc_rx:inst_com_ADC_RX|Qacc[17]
--operation mode is counter

D1_Qacc[17]_lut_out = D1_Qacc[17] $ U42_cs_buffer[15] $ D1L891;
D1_Qacc[17]_sload_eqn = (D1_vco_nxt_cycle & U42_cs_buffer[15]) # (!D1_vco_nxt_cycle & D1_Qacc[17]_lut_out);
D1_Qacc[17] = DFFE(D1_Qacc[17]_sload_eqn, GLOBAL(DB1_outclock1), , , D1L91);

--D1L002 is com_adc_rx:inst_com_ADC_RX|Qacc[17]~COUT
--operation mode is counter

D1L002 = CARRY(D1_Qacc[17] & !U42_cs_buffer[15] & !D1L891 # !D1_Qacc[17] & (!D1L891 # !U42_cs_buffer[15]));


--D1_Qacc[18] is com_adc_rx:inst_com_ADC_RX|Qacc[18]
--operation mode is counter

D1_Qacc[18]_lut_out = D1_Qacc[18] $ U42_cs_buffer[15] $ !D1L002;
D1_Qacc[18]_sload_eqn = (D1_vco_nxt_cycle & U42_cs_buffer[15]) # (!D1_vco_nxt_cycle & D1_Qacc[18]_lut_out);
D1_Qacc[18] = DFFE(D1_Qacc[18]_sload_eqn, GLOBAL(DB1_outclock1), , , D1L91);

--D1L202 is com_adc_rx:inst_com_ADC_RX|Qacc[18]~COUT
--operation mode is counter

D1L202 = CARRY(D1_Qacc[18] & (U42_cs_buffer[15] # !D1L002) # !D1_Qacc[18] & U42_cs_buffer[15] & !D1L002);


--D1_Qacc[19] is com_adc_rx:inst_com_ADC_RX|Qacc[19]
--operation mode is counter

D1_Qacc[19]_lut_out = D1_Qacc[19] $ U42_cs_buffer[15] $ D1L202;
D1_Qacc[19]_sload_eqn = (D1_vco_nxt_cycle & U42_cs_buffer[15]) # (!D1_vco_nxt_cycle & D1_Qacc[19]_lut_out);
D1_Qacc[19] = DFFE(D1_Qacc[19]_sload_eqn, GLOBAL(DB1_outclock1), , , D1L91);

--D1L402 is com_adc_rx:inst_com_ADC_RX|Qacc[19]~COUT
--operation mode is counter

D1L402 = CARRY(D1_Qacc[19] & !U42_cs_buffer[15] & !D1L202 # !D1_Qacc[19] & (!D1L202 # !U42_cs_buffer[15]));


--D1_Qacc[20] is com_adc_rx:inst_com_ADC_RX|Qacc[20]
--operation mode is counter

D1_Qacc[20]_lut_out = D1_Qacc[20] $ U42_cs_buffer[15] $ !D1L402;
D1_Qacc[20]_sload_eqn = (D1_vco_nxt_cycle & U42_cs_buffer[15]) # (!D1_vco_nxt_cycle & D1_Qacc[20]_lut_out);
D1_Qacc[20] = DFFE(D1_Qacc[20]_sload_eqn, GLOBAL(DB1_outclock1), , , D1L91);

--D1L602 is com_adc_rx:inst_com_ADC_RX|Qacc[20]~COUT
--operation mode is counter

D1L602 = CARRY(D1_Qacc[20] & (U42_cs_buffer[15] # !D1L402) # !D1_Qacc[20] & U42_cs_buffer[15] & !D1L402);


--D1_Qacc[21] is com_adc_rx:inst_com_ADC_RX|Qacc[21]
--operation mode is counter

D1_Qacc[21]_lut_out = D1_Qacc[21] $ U42_cs_buffer[15] $ D1L602;
D1_Qacc[21]_sload_eqn = (D1_vco_nxt_cycle & U42_cs_buffer[15]) # (!D1_vco_nxt_cycle & D1_Qacc[21]_lut_out);
D1_Qacc[21] = DFFE(D1_Qacc[21]_sload_eqn, GLOBAL(DB1_outclock1), , , D1L91);

--D1L802 is com_adc_rx:inst_com_ADC_RX|Qacc[21]~COUT
--operation mode is counter

D1L802 = CARRY(D1_Qacc[21] & !U42_cs_buffer[15] & !D1L602 # !D1_Qacc[21] & (!D1L602 # !U42_cs_buffer[15]));


--D1_Qacc[22] is com_adc_rx:inst_com_ADC_RX|Qacc[22]
--operation mode is counter

D1_Qacc[22]_lut_out = D1_Qacc[22] $ U42_cs_buffer[15] $ !D1L802;
D1_Qacc[22]_sload_eqn = (D1_vco_nxt_cycle & U42_cs_buffer[15]) # (!D1_vco_nxt_cycle & D1_Qacc[22]_lut_out);
D1_Qacc[22] = DFFE(D1_Qacc[22]_sload_eqn, GLOBAL(DB1_outclock1), , , D1L91);

--D1L012 is com_adc_rx:inst_com_ADC_RX|Qacc[22]~COUT
--operation mode is counter

D1L012 = CARRY(D1_Qacc[22] & (U42_cs_buffer[15] # !D1L802) # !D1_Qacc[22] & U42_cs_buffer[15] & !D1L802);


--D1_Qacc[23] is com_adc_rx:inst_com_ADC_RX|Qacc[23]
--operation mode is counter

D1_Qacc[23]_lut_out = D1_Qacc[23] $ U42_cs_buffer[15] $ D1L012;
D1_Qacc[23]_sload_eqn = (D1_vco_nxt_cycle & U42_cs_buffer[15]) # (!D1_vco_nxt_cycle & D1_Qacc[23]_lut_out);
D1_Qacc[23] = DFFE(D1_Qacc[23]_sload_eqn, GLOBAL(DB1_outclock1), , , D1L91);

--D1L212 is com_adc_rx:inst_com_ADC_RX|Qacc[23]~COUT
--operation mode is counter

D1L212 = CARRY(D1_Qacc[23] & !U42_cs_buffer[15] & !D1L012 # !D1_Qacc[23] & (!D1L012 # !U42_cs_buffer[15]));


--D1_Qacc[24] is com_adc_rx:inst_com_ADC_RX|Qacc[24]
--operation mode is counter

D1_Qacc[24]_lut_out = D1_Qacc[24] $ U42_cs_buffer[15] $ !D1L212;
D1_Qacc[24]_sload_eqn = (D1_vco_nxt_cycle & U42_cs_buffer[15]) # (!D1_vco_nxt_cycle & D1_Qacc[24]_lut_out);
D1_Qacc[24] = DFFE(D1_Qacc[24]_sload_eqn, GLOBAL(DB1_outclock1), , , D1L91);

--D1L412 is com_adc_rx:inst_com_ADC_RX|Qacc[24]~COUT
--operation mode is counter

D1L412 = CARRY(D1_Qacc[24] & (U42_cs_buffer[15] # !D1L212) # !D1_Qacc[24] & U42_cs_buffer[15] & !D1L212);


--D1_Qacc[25] is com_adc_rx:inst_com_ADC_RX|Qacc[25]
--operation mode is counter

D1_Qacc[25]_lut_out = D1_Qacc[25] $ U42_cs_buffer[15] $ D1L412;
D1_Qacc[25]_sload_eqn = (D1_vco_nxt_cycle & U42_cs_buffer[15]) # (!D1_vco_nxt_cycle & D1_Qacc[25]_lut_out);
D1_Qacc[25] = DFFE(D1_Qacc[25]_sload_eqn, GLOBAL(DB1_outclock1), , , D1L91);

--D1L612 is com_adc_rx:inst_com_ADC_RX|Qacc[25]~COUT
--operation mode is counter

D1L612 = CARRY(D1_Qacc[25] & !U42_cs_buffer[15] & !D1L412 # !D1_Qacc[25] & (!D1L412 # !U42_cs_buffer[15]));


--D1_Qacc[26] is com_adc_rx:inst_com_ADC_RX|Qacc[26]
--operation mode is counter

D1_Qacc[26]_lut_out = D1_Qacc[26] $ U42_cs_buffer[15] $ !D1L612;
D1_Qacc[26]_sload_eqn = (D1_vco_nxt_cycle & U42_cs_buffer[15]) # (!D1_vco_nxt_cycle & D1_Qacc[26]_lut_out);
D1_Qacc[26] = DFFE(D1_Qacc[26]_sload_eqn, GLOBAL(DB1_outclock1), , , D1L91);

--D1L812 is com_adc_rx:inst_com_ADC_RX|Qacc[26]~COUT
--operation mode is counter

D1L812 = CARRY(D1_Qacc[26] & (U42_cs_buffer[15] # !D1L612) # !D1_Qacc[26] & U42_cs_buffer[15] & !D1L612);


--D1_Qacc[27] is com_adc_rx:inst_com_ADC_RX|Qacc[27]
--operation mode is counter

D1_Qacc[27]_lut_out = D1_Qacc[27] $ U42_cs_buffer[15] $ D1L812;
D1_Qacc[27]_sload_eqn = (D1_vco_nxt_cycle & U42_cs_buffer[15]) # (!D1_vco_nxt_cycle & D1_Qacc[27]_lut_out);
D1_Qacc[27] = DFFE(D1_Qacc[27]_sload_eqn, GLOBAL(DB1_outclock1), , , D1L91);

--D1L022 is com_adc_rx:inst_com_ADC_RX|Qacc[27]~COUT
--operation mode is counter

D1L022 = CARRY(D1_Qacc[27] & !U42_cs_buffer[15] & !D1L812 # !D1_Qacc[27] & (!D1L812 # !U42_cs_buffer[15]));


--D1_Qacc[28] is com_adc_rx:inst_com_ADC_RX|Qacc[28]
--operation mode is counter

D1_Qacc[28]_lut_out = D1_Qacc[28] $ U42_cs_buffer[15] $ !D1L022;
D1_Qacc[28]_sload_eqn = (D1_vco_nxt_cycle & U42_cs_buffer[15]) # (!D1_vco_nxt_cycle & D1_Qacc[28]_lut_out);
D1_Qacc[28] = DFFE(D1_Qacc[28]_sload_eqn, GLOBAL(DB1_outclock1), , , D1L91);

--D1L222 is com_adc_rx:inst_com_ADC_RX|Qacc[28]~COUT
--operation mode is counter

D1L222 = CARRY(D1_Qacc[28] & (U42_cs_buffer[15] # !D1L022) # !D1_Qacc[28] & U42_cs_buffer[15] & !D1L022);


--D1_Qacc[29] is com_adc_rx:inst_com_ADC_RX|Qacc[29]
--operation mode is counter

D1_Qacc[29]_lut_out = D1_Qacc[29] $ U42_cs_buffer[15] $ D1L222;
D1_Qacc[29]_sload_eqn = (D1_vco_nxt_cycle & U42_cs_buffer[15]) # (!D1_vco_nxt_cycle & D1_Qacc[29]_lut_out);
D1_Qacc[29] = DFFE(D1_Qacc[29]_sload_eqn, GLOBAL(DB1_outclock1), , , D1L91);

--D1L422 is com_adc_rx:inst_com_ADC_RX|Qacc[29]~COUT
--operation mode is counter

D1L422 = CARRY(D1_Qacc[29] & !U42_cs_buffer[15] & !D1L222 # !D1_Qacc[29] & (!D1L222 # !U42_cs_buffer[15]));


--D1_Qacc[30] is com_adc_rx:inst_com_ADC_RX|Qacc[30]
--operation mode is counter

D1_Qacc[30]_lut_out = D1_Qacc[30] $ U42_cs_buffer[15] $ !D1L422;
D1_Qacc[30]_sload_eqn = (D1_vco_nxt_cycle & U42_cs_buffer[15]) # (!D1_vco_nxt_cycle & D1_Qacc[30]_lut_out);
D1_Qacc[30] = DFFE(D1_Qacc[30]_sload_eqn, GLOBAL(DB1_outclock1), , , D1L91);

--D1L622 is com_adc_rx:inst_com_ADC_RX|Qacc[30]~COUT
--operation mode is counter

D1L622 = CARRY(D1_Qacc[30] & (U42_cs_buffer[15] # !D1L422) # !D1_Qacc[30] & U42_cs_buffer[15] & !D1L422);


--D1_Qacc[31] is com_adc_rx:inst_com_ADC_RX|Qacc[31]
--operation mode is normal

D1_Qacc[31]_lut_out = D1_Qacc[31] $ U42_cs_buffer[15] $ D1L622;
D1_Qacc[31]_sload_eqn = (D1_vco_nxt_cycle & U42_cs_buffer[15]) # (!D1_vco_nxt_cycle & D1_Qacc[31]_lut_out);
D1_Qacc[31] = DFFE(D1_Qacc[31]_sload_eqn, GLOBAL(DB1_outclock1), , , D1L91);


--D1_Iacc[0] is com_adc_rx:inst_com_ADC_RX|Iacc[0]
--operation mode is counter

D1_Iacc[0]_lut_out = D1_Iacc[0] $ U51_cs_buffer[0];
D1_Iacc[0]_sload_eqn = (D1_vco_nxt_cycle & U51_cs_buffer[0]) # (!D1_vco_nxt_cycle & D1_Iacc[0]_lut_out);
D1_Iacc[0] = DFFE(D1_Iacc[0]_sload_eqn, GLOBAL(DB1_outclock1), , , D1L81);

--D1L76 is com_adc_rx:inst_com_ADC_RX|Iacc[0]~COUT
--operation mode is counter

D1L76 = CARRY(D1_Iacc[0] & U51_cs_buffer[0]);


--D1_Iacc[1] is com_adc_rx:inst_com_ADC_RX|Iacc[1]
--operation mode is counter

D1_Iacc[1]_lut_out = D1_Iacc[1] $ U51_cs_buffer[1] $ D1L76;
D1_Iacc[1]_sload_eqn = (D1_vco_nxt_cycle & U51_cs_buffer[1]) # (!D1_vco_nxt_cycle & D1_Iacc[1]_lut_out);
D1_Iacc[1] = DFFE(D1_Iacc[1]_sload_eqn, GLOBAL(DB1_outclock1), , , D1L81);

--D1L96 is com_adc_rx:inst_com_ADC_RX|Iacc[1]~COUT
--operation mode is counter

D1L96 = CARRY(D1_Iacc[1] & !U51_cs_buffer[1] & !D1L76 # !D1_Iacc[1] & (!D1L76 # !U51_cs_buffer[1]));


--D1_Iacc[2] is com_adc_rx:inst_com_ADC_RX|Iacc[2]
--operation mode is counter

D1_Iacc[2]_lut_out = D1_Iacc[2] $ U42_cs_buffer[0] $ !D1L96;
D1_Iacc[2]_sload_eqn = (D1_vco_nxt_cycle & U42_cs_buffer[0]) # (!D1_vco_nxt_cycle & D1_Iacc[2]_lut_out);
D1_Iacc[2] = DFFE(D1_Iacc[2]_sload_eqn, GLOBAL(DB1_outclock1), , , D1L81);

--D1L17 is com_adc_rx:inst_com_ADC_RX|Iacc[2]~COUT
--operation mode is counter

D1L17 = CARRY(D1_Iacc[2] & (U42_cs_buffer[0] # !D1L96) # !D1_Iacc[2] & U42_cs_buffer[0] & !D1L96);


--D1_Iacc[3] is com_adc_rx:inst_com_ADC_RX|Iacc[3]
--operation mode is counter

D1_Iacc[3]_lut_out = D1_Iacc[3] $ U42_cs_buffer[1] $ D1L17;
D1_Iacc[3]_sload_eqn = (D1_vco_nxt_cycle & U42_cs_buffer[1]) # (!D1_vco_nxt_cycle & D1_Iacc[3]_lut_out);
D1_Iacc[3] = DFFE(D1_Iacc[3]_sload_eqn, GLOBAL(DB1_outclock1), , , D1L81);

--D1L37 is com_adc_rx:inst_com_ADC_RX|Iacc[3]~COUT
--operation mode is counter

D1L37 = CARRY(D1_Iacc[3] & !U42_cs_buffer[1] & !D1L17 # !D1_Iacc[3] & (!D1L17 # !U42_cs_buffer[1]));


--D1_Iacc[4] is com_adc_rx:inst_com_ADC_RX|Iacc[4]
--operation mode is counter

D1_Iacc[4]_lut_out = D1_Iacc[4] $ U42_cs_buffer[2] $ !D1L37;
D1_Iacc[4]_sload_eqn = (D1_vco_nxt_cycle & U42_cs_buffer[2]) # (!D1_vco_nxt_cycle & D1_Iacc[4]_lut_out);
D1_Iacc[4] = DFFE(D1_Iacc[4]_sload_eqn, GLOBAL(DB1_outclock1), , , D1L81);

--D1L57 is com_adc_rx:inst_com_ADC_RX|Iacc[4]~COUT
--operation mode is counter

D1L57 = CARRY(D1_Iacc[4] & (U42_cs_buffer[2] # !D1L37) # !D1_Iacc[4] & U42_cs_buffer[2] & !D1L37);


--D1_Iacc[5] is com_adc_rx:inst_com_ADC_RX|Iacc[5]
--operation mode is counter

D1_Iacc[5]_lut_out = D1_Iacc[5] $ U42_cs_buffer[3] $ D1L57;
D1_Iacc[5]_sload_eqn = (D1_vco_nxt_cycle & U42_cs_buffer[3]) # (!D1_vco_nxt_cycle & D1_Iacc[5]_lut_out);
D1_Iacc[5] = DFFE(D1_Iacc[5]_sload_eqn, GLOBAL(DB1_outclock1), , , D1L81);

--D1L77 is com_adc_rx:inst_com_ADC_RX|Iacc[5]~COUT
--operation mode is counter

D1L77 = CARRY(D1_Iacc[5] & !U42_cs_buffer[3] & !D1L57 # !D1_Iacc[5] & (!D1L57 # !U42_cs_buffer[3]));


--D1_Iacc[6] is com_adc_rx:inst_com_ADC_RX|Iacc[6]
--operation mode is counter

D1_Iacc[6]_lut_out = D1_Iacc[6] $ U42_cs_buffer[4] $ !D1L77;
D1_Iacc[6]_sload_eqn = (D1_vco_nxt_cycle & U42_cs_buffer[4]) # (!D1_vco_nxt_cycle & D1_Iacc[6]_lut_out);
D1_Iacc[6] = DFFE(D1_Iacc[6]_sload_eqn, GLOBAL(DB1_outclock1), , , D1L81);

--D1L97 is com_adc_rx:inst_com_ADC_RX|Iacc[6]~COUT
--operation mode is counter

D1L97 = CARRY(D1_Iacc[6] & (U42_cs_buffer[4] # !D1L77) # !D1_Iacc[6] & U42_cs_buffer[4] & !D1L77);


--D1_Iacc[7] is com_adc_rx:inst_com_ADC_RX|Iacc[7]
--operation mode is counter

D1_Iacc[7]_lut_out = D1_Iacc[7] $ U42_cs_buffer[5] $ D1L97;
D1_Iacc[7]_sload_eqn = (D1_vco_nxt_cycle & U42_cs_buffer[5]) # (!D1_vco_nxt_cycle & D1_Iacc[7]_lut_out);
D1_Iacc[7] = DFFE(D1_Iacc[7]_sload_eqn, GLOBAL(DB1_outclock1), , , D1L81);

--D1L18 is com_adc_rx:inst_com_ADC_RX|Iacc[7]~COUT
--operation mode is counter

D1L18 = CARRY(D1_Iacc[7] & !U42_cs_buffer[5] & !D1L97 # !D1_Iacc[7] & (!D1L97 # !U42_cs_buffer[5]));


--D1_Iacc[8] is com_adc_rx:inst_com_ADC_RX|Iacc[8]
--operation mode is counter

D1_Iacc[8]_lut_out = D1_Iacc[8] $ U42_cs_buffer[6] $ !D1L18;
D1_Iacc[8]_sload_eqn = (D1_vco_nxt_cycle & U42_cs_buffer[6]) # (!D1_vco_nxt_cycle & D1_Iacc[8]_lut_out);
D1_Iacc[8] = DFFE(D1_Iacc[8]_sload_eqn, GLOBAL(DB1_outclock1), , , D1L81);

--D1L38 is com_adc_rx:inst_com_ADC_RX|Iacc[8]~COUT
--operation mode is counter

D1L38 = CARRY(D1_Iacc[8] & (U42_cs_buffer[6] # !D1L18) # !D1_Iacc[8] & U42_cs_buffer[6] & !D1L18);


--D1_Iacc[9] is com_adc_rx:inst_com_ADC_RX|Iacc[9]
--operation mode is counter

D1_Iacc[9]_lut_out = D1_Iacc[9] $ U42_cs_buffer[7] $ D1L38;
D1_Iacc[9]_sload_eqn = (D1_vco_nxt_cycle & U42_cs_buffer[7]) # (!D1_vco_nxt_cycle & D1_Iacc[9]_lut_out);
D1_Iacc[9] = DFFE(D1_Iacc[9]_sload_eqn, GLOBAL(DB1_outclock1), , , D1L81);

--D1L58 is com_adc_rx:inst_com_ADC_RX|Iacc[9]~COUT
--operation mode is counter

D1L58 = CARRY(D1_Iacc[9] & !U42_cs_buffer[7] & !D1L38 # !D1_Iacc[9] & (!D1L38 # !U42_cs_buffer[7]));


--D1_Iacc[10] is com_adc_rx:inst_com_ADC_RX|Iacc[10]
--operation mode is counter

D1_Iacc[10]_lut_out = D1_Iacc[10] $ U42_cs_buffer[8] $ !D1L58;
D1_Iacc[10]_sload_eqn = (D1_vco_nxt_cycle & U42_cs_buffer[8]) # (!D1_vco_nxt_cycle & D1_Iacc[10]_lut_out);
D1_Iacc[10] = DFFE(D1_Iacc[10]_sload_eqn, GLOBAL(DB1_outclock1), , , D1L81);

--D1L78 is com_adc_rx:inst_com_ADC_RX|Iacc[10]~COUT
--operation mode is counter

D1L78 = CARRY(D1_Iacc[10] & (U42_cs_buffer[8] # !D1L58) # !D1_Iacc[10] & U42_cs_buffer[8] & !D1L58);


--D1_Iacc[11] is com_adc_rx:inst_com_ADC_RX|Iacc[11]
--operation mode is counter

D1_Iacc[11]_lut_out = D1_Iacc[11] $ U42_cs_buffer[9] $ D1L78;
D1_Iacc[11]_sload_eqn = (D1_vco_nxt_cycle & U42_cs_buffer[9]) # (!D1_vco_nxt_cycle & D1_Iacc[11]_lut_out);
D1_Iacc[11] = DFFE(D1_Iacc[11]_sload_eqn, GLOBAL(DB1_outclock1), , , D1L81);

--D1L98 is com_adc_rx:inst_com_ADC_RX|Iacc[11]~COUT
--operation mode is counter

D1L98 = CARRY(D1_Iacc[11] & !U42_cs_buffer[9] & !D1L78 # !D1_Iacc[11] & (!D1L78 # !U42_cs_buffer[9]));


--D1_Iacc[12] is com_adc_rx:inst_com_ADC_RX|Iacc[12]
--operation mode is counter

D1_Iacc[12]_lut_out = D1_Iacc[12] $ U42_cs_buffer[10] $ !D1L98;
D1_Iacc[12]_sload_eqn = (D1_vco_nxt_cycle & U42_cs_buffer[10]) # (!D1_vco_nxt_cycle & D1_Iacc[12]_lut_out);
D1_Iacc[12] = DFFE(D1_Iacc[12]_sload_eqn, GLOBAL(DB1_outclock1), , , D1L81);

--D1L19 is com_adc_rx:inst_com_ADC_RX|Iacc[12]~COUT
--operation mode is counter

D1L19 = CARRY(D1_Iacc[12] & (U42_cs_buffer[10] # !D1L98) # !D1_Iacc[12] & U42_cs_buffer[10] & !D1L98);


--D1_Iacc[13] is com_adc_rx:inst_com_ADC_RX|Iacc[13]
--operation mode is counter

D1_Iacc[13]_lut_out = D1_Iacc[13] $ U42_cs_buffer[11] $ D1L19;
D1_Iacc[13]_sload_eqn = (D1_vco_nxt_cycle & U42_cs_buffer[11]) # (!D1_vco_nxt_cycle & D1_Iacc[13]_lut_out);
D1_Iacc[13] = DFFE(D1_Iacc[13]_sload_eqn, GLOBAL(DB1_outclock1), , , D1L81);

--D1L39 is com_adc_rx:inst_com_ADC_RX|Iacc[13]~COUT
--operation mode is counter

D1L39 = CARRY(D1_Iacc[13] & !U42_cs_buffer[11] & !D1L19 # !D1_Iacc[13] & (!D1L19 # !U42_cs_buffer[11]));


--D1_Iacc[14] is com_adc_rx:inst_com_ADC_RX|Iacc[14]
--operation mode is counter

D1_Iacc[14]_lut_out = D1_Iacc[14] $ U42_cs_buffer[12] $ !D1L39;
D1_Iacc[14]_sload_eqn = (D1_vco_nxt_cycle & U42_cs_buffer[12]) # (!D1_vco_nxt_cycle & D1_Iacc[14]_lut_out);
D1_Iacc[14] = DFFE(D1_Iacc[14]_sload_eqn, GLOBAL(DB1_outclock1), , , D1L81);

--D1L59 is com_adc_rx:inst_com_ADC_RX|Iacc[14]~COUT
--operation mode is counter

D1L59 = CARRY(D1_Iacc[14] & (U42_cs_buffer[12] # !D1L39) # !D1_Iacc[14] & U42_cs_buffer[12] & !D1L39);


--D1_Iacc[15] is com_adc_rx:inst_com_ADC_RX|Iacc[15]
--operation mode is counter

D1_Iacc[15]_lut_out = D1_Iacc[15] $ U42_cs_buffer[13] $ D1L59;
D1_Iacc[15]_sload_eqn = (D1_vco_nxt_cycle & U42_cs_buffer[13]) # (!D1_vco_nxt_cycle & D1_Iacc[15]_lut_out);
D1_Iacc[15] = DFFE(D1_Iacc[15]_sload_eqn, GLOBAL(DB1_outclock1), , , D1L81);

--D1L79 is com_adc_rx:inst_com_ADC_RX|Iacc[15]~COUT
--operation mode is counter

D1L79 = CARRY(D1_Iacc[15] & !U42_cs_buffer[13] & !D1L59 # !D1_Iacc[15] & (!D1L59 # !U42_cs_buffer[13]));


--D1_Iacc[16] is com_adc_rx:inst_com_ADC_RX|Iacc[16]
--operation mode is counter

D1_Iacc[16]_lut_out = D1_Iacc[16] $ U42_cs_buffer[14] $ !D1L79;
D1_Iacc[16]_sload_eqn = (D1_vco_nxt_cycle & U42_cs_buffer[14]) # (!D1_vco_nxt_cycle & D1_Iacc[16]_lut_out);
D1_Iacc[16] = DFFE(D1_Iacc[16]_sload_eqn, GLOBAL(DB1_outclock1), , , D1L81);

--D1L99 is com_adc_rx:inst_com_ADC_RX|Iacc[16]~COUT
--operation mode is counter

D1L99 = CARRY(D1_Iacc[16] & (U42_cs_buffer[14] # !D1L79) # !D1_Iacc[16] & U42_cs_buffer[14] & !D1L79);


--D1_Iacc[17] is com_adc_rx:inst_com_ADC_RX|Iacc[17]
--operation mode is counter

D1_Iacc[17]_lut_out = D1_Iacc[17] $ U42_cs_buffer[15] $ D1L99;
D1_Iacc[17]_sload_eqn = (D1_vco_nxt_cycle & U42_cs_buffer[15]) # (!D1_vco_nxt_cycle & D1_Iacc[17]_lut_out);
D1_Iacc[17] = DFFE(D1_Iacc[17]_sload_eqn, GLOBAL(DB1_outclock1), , , D1L81);

--D1L101 is com_adc_rx:inst_com_ADC_RX|Iacc[17]~COUT
--operation mode is counter

D1L101 = CARRY(D1_Iacc[17] & !U42_cs_buffer[15] & !D1L99 # !D1_Iacc[17] & (!D1L99 # !U42_cs_buffer[15]));


--D1_Iacc[18] is com_adc_rx:inst_com_ADC_RX|Iacc[18]
--operation mode is counter

D1_Iacc[18]_lut_out = D1_Iacc[18] $ U42_cs_buffer[15] $ !D1L101;
D1_Iacc[18]_sload_eqn = (D1_vco_nxt_cycle & U42_cs_buffer[15]) # (!D1_vco_nxt_cycle & D1_Iacc[18]_lut_out);
D1_Iacc[18] = DFFE(D1_Iacc[18]_sload_eqn, GLOBAL(DB1_outclock1), , , D1L81);

--D1L301 is com_adc_rx:inst_com_ADC_RX|Iacc[18]~COUT
--operation mode is counter

D1L301 = CARRY(D1_Iacc[18] & (U42_cs_buffer[15] # !D1L101) # !D1_Iacc[18] & U42_cs_buffer[15] & !D1L101);


--D1_Iacc[19] is com_adc_rx:inst_com_ADC_RX|Iacc[19]
--operation mode is counter

D1_Iacc[19]_lut_out = D1_Iacc[19] $ U42_cs_buffer[15] $ D1L301;
D1_Iacc[19]_sload_eqn = (D1_vco_nxt_cycle & U42_cs_buffer[15]) # (!D1_vco_nxt_cycle & D1_Iacc[19]_lut_out);
D1_Iacc[19] = DFFE(D1_Iacc[19]_sload_eqn, GLOBAL(DB1_outclock1), , , D1L81);

--D1L501 is com_adc_rx:inst_com_ADC_RX|Iacc[19]~COUT
--operation mode is counter

D1L501 = CARRY(D1_Iacc[19] & !U42_cs_buffer[15] & !D1L301 # !D1_Iacc[19] & (!D1L301 # !U42_cs_buffer[15]));


--D1_Iacc[20] is com_adc_rx:inst_com_ADC_RX|Iacc[20]
--operation mode is counter

D1_Iacc[20]_lut_out = D1_Iacc[20] $ U42_cs_buffer[15] $ !D1L501;
D1_Iacc[20]_sload_eqn = (D1_vco_nxt_cycle & U42_cs_buffer[15]) # (!D1_vco_nxt_cycle & D1_Iacc[20]_lut_out);
D1_Iacc[20] = DFFE(D1_Iacc[20]_sload_eqn, GLOBAL(DB1_outclock1), , , D1L81);

--D1L701 is com_adc_rx:inst_com_ADC_RX|Iacc[20]~COUT
--operation mode is counter

D1L701 = CARRY(D1_Iacc[20] & (U42_cs_buffer[15] # !D1L501) # !D1_Iacc[20] & U42_cs_buffer[15] & !D1L501);


--D1_Iacc[21] is com_adc_rx:inst_com_ADC_RX|Iacc[21]
--operation mode is counter

D1_Iacc[21]_lut_out = D1_Iacc[21] $ U42_cs_buffer[15] $ D1L701;
D1_Iacc[21]_sload_eqn = (D1_vco_nxt_cycle & U42_cs_buffer[15]) # (!D1_vco_nxt_cycle & D1_Iacc[21]_lut_out);
D1_Iacc[21] = DFFE(D1_Iacc[21]_sload_eqn, GLOBAL(DB1_outclock1), , , D1L81);

--D1L901 is com_adc_rx:inst_com_ADC_RX|Iacc[21]~COUT
--operation mode is counter

D1L901 = CARRY(D1_Iacc[21] & !U42_cs_buffer[15] & !D1L701 # !D1_Iacc[21] & (!D1L701 # !U42_cs_buffer[15]));


--D1_Iacc[22] is com_adc_rx:inst_com_ADC_RX|Iacc[22]
--operation mode is counter

D1_Iacc[22]_lut_out = D1_Iacc[22] $ U42_cs_buffer[15] $ !D1L901;
D1_Iacc[22]_sload_eqn = (D1_vco_nxt_cycle & U42_cs_buffer[15]) # (!D1_vco_nxt_cycle & D1_Iacc[22]_lut_out);
D1_Iacc[22] = DFFE(D1_Iacc[22]_sload_eqn, GLOBAL(DB1_outclock1), , , D1L81);

--D1L111 is com_adc_rx:inst_com_ADC_RX|Iacc[22]~COUT
--operation mode is counter

D1L111 = CARRY(D1_Iacc[22] & (U42_cs_buffer[15] # !D1L901) # !D1_Iacc[22] & U42_cs_buffer[15] & !D1L901);


--D1_Iacc[23] is com_adc_rx:inst_com_ADC_RX|Iacc[23]
--operation mode is counter

D1_Iacc[23]_lut_out = D1_Iacc[23] $ U42_cs_buffer[15] $ D1L111;
D1_Iacc[23]_sload_eqn = (D1_vco_nxt_cycle & U42_cs_buffer[15]) # (!D1_vco_nxt_cycle & D1_Iacc[23]_lut_out);
D1_Iacc[23] = DFFE(D1_Iacc[23]_sload_eqn, GLOBAL(DB1_outclock1), , , D1L81);

--D1L311 is com_adc_rx:inst_com_ADC_RX|Iacc[23]~COUT
--operation mode is counter

D1L311 = CARRY(D1_Iacc[23] & !U42_cs_buffer[15] & !D1L111 # !D1_Iacc[23] & (!D1L111 # !U42_cs_buffer[15]));


--D1_Iacc[24] is com_adc_rx:inst_com_ADC_RX|Iacc[24]
--operation mode is counter

D1_Iacc[24]_lut_out = D1_Iacc[24] $ U42_cs_buffer[15] $ !D1L311;
D1_Iacc[24]_sload_eqn = (D1_vco_nxt_cycle & U42_cs_buffer[15]) # (!D1_vco_nxt_cycle & D1_Iacc[24]_lut_out);
D1_Iacc[24] = DFFE(D1_Iacc[24]_sload_eqn, GLOBAL(DB1_outclock1), , , D1L81);

--D1L511 is com_adc_rx:inst_com_ADC_RX|Iacc[24]~COUT
--operation mode is counter

D1L511 = CARRY(D1_Iacc[24] & (U42_cs_buffer[15] # !D1L311) # !D1_Iacc[24] & U42_cs_buffer[15] & !D1L311);


--D1_Iacc[25] is com_adc_rx:inst_com_ADC_RX|Iacc[25]
--operation mode is counter

D1_Iacc[25]_lut_out = D1_Iacc[25] $ U42_cs_buffer[15] $ D1L511;
D1_Iacc[25]_sload_eqn = (D1_vco_nxt_cycle & U42_cs_buffer[15]) # (!D1_vco_nxt_cycle & D1_Iacc[25]_lut_out);
D1_Iacc[25] = DFFE(D1_Iacc[25]_sload_eqn, GLOBAL(DB1_outclock1), , , D1L81);

--D1L711 is com_adc_rx:inst_com_ADC_RX|Iacc[25]~COUT
--operation mode is counter

D1L711 = CARRY(D1_Iacc[25] & !U42_cs_buffer[15] & !D1L511 # !D1_Iacc[25] & (!D1L511 # !U42_cs_buffer[15]));


--D1_Iacc[26] is com_adc_rx:inst_com_ADC_RX|Iacc[26]
--operation mode is counter

D1_Iacc[26]_lut_out = D1_Iacc[26] $ U42_cs_buffer[15] $ !D1L711;
D1_Iacc[26]_sload_eqn = (D1_vco_nxt_cycle & U42_cs_buffer[15]) # (!D1_vco_nxt_cycle & D1_Iacc[26]_lut_out);
D1_Iacc[26] = DFFE(D1_Iacc[26]_sload_eqn, GLOBAL(DB1_outclock1), , , D1L81);

--D1L911 is com_adc_rx:inst_com_ADC_RX|Iacc[26]~COUT
--operation mode is counter

D1L911 = CARRY(D1_Iacc[26] & (U42_cs_buffer[15] # !D1L711) # !D1_Iacc[26] & U42_cs_buffer[15] & !D1L711);


--D1_Iacc[27] is com_adc_rx:inst_com_ADC_RX|Iacc[27]
--operation mode is counter

D1_Iacc[27]_lut_out = D1_Iacc[27] $ U42_cs_buffer[15] $ D1L911;
D1_Iacc[27]_sload_eqn = (D1_vco_nxt_cycle & U42_cs_buffer[15]) # (!D1_vco_nxt_cycle & D1_Iacc[27]_lut_out);
D1_Iacc[27] = DFFE(D1_Iacc[27]_sload_eqn, GLOBAL(DB1_outclock1), , , D1L81);

--D1L121 is com_adc_rx:inst_com_ADC_RX|Iacc[27]~COUT
--operation mode is counter

D1L121 = CARRY(D1_Iacc[27] & !U42_cs_buffer[15] & !D1L911 # !D1_Iacc[27] & (!D1L911 # !U42_cs_buffer[15]));


--D1_Iacc[28] is com_adc_rx:inst_com_ADC_RX|Iacc[28]
--operation mode is counter

D1_Iacc[28]_lut_out = D1_Iacc[28] $ U42_cs_buffer[15] $ !D1L121;
D1_Iacc[28]_sload_eqn = (D1_vco_nxt_cycle & U42_cs_buffer[15]) # (!D1_vco_nxt_cycle & D1_Iacc[28]_lut_out);
D1_Iacc[28] = DFFE(D1_Iacc[28]_sload_eqn, GLOBAL(DB1_outclock1), , , D1L81);

--D1L321 is com_adc_rx:inst_com_ADC_RX|Iacc[28]~COUT
--operation mode is counter

D1L321 = CARRY(D1_Iacc[28] & (U42_cs_buffer[15] # !D1L121) # !D1_Iacc[28] & U42_cs_buffer[15] & !D1L121);


--D1_Iacc[29] is com_adc_rx:inst_com_ADC_RX|Iacc[29]
--operation mode is counter

D1_Iacc[29]_lut_out = D1_Iacc[29] $ U42_cs_buffer[15] $ D1L321;
D1_Iacc[29]_sload_eqn = (D1_vco_nxt_cycle & U42_cs_buffer[15]) # (!D1_vco_nxt_cycle & D1_Iacc[29]_lut_out);
D1_Iacc[29] = DFFE(D1_Iacc[29]_sload_eqn, GLOBAL(DB1_outclock1), , , D1L81);

--D1L521 is com_adc_rx:inst_com_ADC_RX|Iacc[29]~COUT
--operation mode is counter

D1L521 = CARRY(D1_Iacc[29] & !U42_cs_buffer[15] & !D1L321 # !D1_Iacc[29] & (!D1L321 # !U42_cs_buffer[15]));


--D1_Iacc[30] is com_adc_rx:inst_com_ADC_RX|Iacc[30]
--operation mode is counter

D1_Iacc[30]_lut_out = D1_Iacc[30] $ U42_cs_buffer[15] $ !D1L521;
D1_Iacc[30]_sload_eqn = (D1_vco_nxt_cycle & U42_cs_buffer[15]) # (!D1_vco_nxt_cycle & D1_Iacc[30]_lut_out);
D1_Iacc[30] = DFFE(D1_Iacc[30]_sload_eqn, GLOBAL(DB1_outclock1), , , D1L81);

--D1L721 is com_adc_rx:inst_com_ADC_RX|Iacc[30]~COUT
--operation mode is counter

D1L721 = CARRY(D1_Iacc[30] & (U42_cs_buffer[15] # !D1L521) # !D1_Iacc[30] & U42_cs_buffer[15] & !D1L521);


--D1_Iacc[31] is com_adc_rx:inst_com_ADC_RX|Iacc[31]
--operation mode is normal

D1_Iacc[31]_lut_out = D1_Iacc[31] $ U42_cs_buffer[15] $ D1L721;
D1_Iacc[31]_sload_eqn = (D1_vco_nxt_cycle & U42_cs_buffer[15]) # (!D1_vco_nxt_cycle & D1_Iacc[31]_lut_out);
D1_Iacc[31] = DFFE(D1_Iacc[31]_sload_eqn, GLOBAL(DB1_outclock1), , , D1L81);


--E1_addr_cnt[0] is com_dac_tx:inst_com_DAC_TX|addr_cnt[0]
--operation mode is counter

E1_addr_cnt[0]_lut_out = E1_addr_cnt[0] $ J1_command_0_local[16];
E1_addr_cnt[0]_reg_input = J1_command_0_local[0] & E1_addr_cnt[0]_lut_out;
E1_addr_cnt[0] = DFFE(E1_addr_cnt[0]_reg_input, GLOBAL(DB1_outclock0), !H1L4Q, , );

--E1L3 is com_dac_tx:inst_com_DAC_TX|addr_cnt[0]~COUT
--operation mode is counter

E1L3 = CARRY(E1_addr_cnt[0] & J1_command_0_local[16]);


--E1_addr_cnt[1] is com_dac_tx:inst_com_DAC_TX|addr_cnt[1]
--operation mode is counter

E1_addr_cnt[1]_lut_out = E1_addr_cnt[1] $ J1_command_0_local[17] $ E1L3;
E1_addr_cnt[1]_reg_input = J1_command_0_local[0] & E1_addr_cnt[1]_lut_out;
E1_addr_cnt[1] = DFFE(E1_addr_cnt[1]_reg_input, GLOBAL(DB1_outclock0), !H1L4Q, , );

--E1L5 is com_dac_tx:inst_com_DAC_TX|addr_cnt[1]~COUT
--operation mode is counter

E1L5 = CARRY(E1_addr_cnt[1] & !J1_command_0_local[17] & !E1L3 # !E1_addr_cnt[1] & (!E1L3 # !J1_command_0_local[17]));


--E1_addr_cnt[2] is com_dac_tx:inst_com_DAC_TX|addr_cnt[2]
--operation mode is counter

E1_addr_cnt[2]_lut_out = E1_addr_cnt[2] $ J1_command_0_local[18] $ !E1L5;
E1_addr_cnt[2]_reg_input = J1_command_0_local[0] & E1_addr_cnt[2]_lut_out;
E1_addr_cnt[2] = DFFE(E1_addr_cnt[2]_reg_input, GLOBAL(DB1_outclock0), !H1L4Q, , );

--E1L7 is com_dac_tx:inst_com_DAC_TX|addr_cnt[2]~COUT
--operation mode is counter

E1L7 = CARRY(E1_addr_cnt[2] & (J1_command_0_local[18] # !E1L5) # !E1_addr_cnt[2] & J1_command_0_local[18] & !E1L5);


--E1_addr_cnt[3] is com_dac_tx:inst_com_DAC_TX|addr_cnt[3]
--operation mode is counter

E1_addr_cnt[3]_lut_out = E1_addr_cnt[3] $ J1_command_0_local[19] $ E1L7;
E1_addr_cnt[3]_reg_input = J1_command_0_local[0] & E1_addr_cnt[3]_lut_out;
E1_addr_cnt[3] = DFFE(E1_addr_cnt[3]_reg_input, GLOBAL(DB1_outclock0), !H1L4Q, , );

--E1L9 is com_dac_tx:inst_com_DAC_TX|addr_cnt[3]~COUT
--operation mode is counter

E1L9 = CARRY(E1_addr_cnt[3] & !J1_command_0_local[19] & !E1L7 # !E1_addr_cnt[3] & (!E1L7 # !J1_command_0_local[19]));


--E1_addr_cnt[4] is com_dac_tx:inst_com_DAC_TX|addr_cnt[4]
--operation mode is counter

E1_addr_cnt[4]_lut_out = E1_addr_cnt[4] $ J1_command_0_local[20] $ !E1L9;
E1_addr_cnt[4]_reg_input = J1_command_0_local[0] & E1_addr_cnt[4]_lut_out;
E1_addr_cnt[4] = DFFE(E1_addr_cnt[4]_reg_input, GLOBAL(DB1_outclock0), !H1L4Q, , );

--E1L11 is com_dac_tx:inst_com_DAC_TX|addr_cnt[4]~COUT
--operation mode is counter

E1L11 = CARRY(E1_addr_cnt[4] & (J1_command_0_local[20] # !E1L9) # !E1_addr_cnt[4] & J1_command_0_local[20] & !E1L9);


--E1_addr_cnt[5] is com_dac_tx:inst_com_DAC_TX|addr_cnt[5]
--operation mode is counter

E1_addr_cnt[5]_lut_out = E1_addr_cnt[5] $ J1_command_0_local[21] $ E1L11;
E1_addr_cnt[5]_reg_input = J1_command_0_local[0] & E1_addr_cnt[5]_lut_out;
E1_addr_cnt[5] = DFFE(E1_addr_cnt[5]_reg_input, GLOBAL(DB1_outclock0), !H1L4Q, , );

--E1L31 is com_dac_tx:inst_com_DAC_TX|addr_cnt[5]~COUT
--operation mode is counter

E1L31 = CARRY(E1_addr_cnt[5] & !J1_command_0_local[21] & !E1L11 # !E1_addr_cnt[5] & (!E1L11 # !J1_command_0_local[21]));


--E1_addr_cnt[6] is com_dac_tx:inst_com_DAC_TX|addr_cnt[6]
--operation mode is counter

E1_addr_cnt[6]_lut_out = E1_addr_cnt[6] $ J1_command_0_local[22] $ !E1L31;
E1_addr_cnt[6]_reg_input = J1_command_0_local[0] & E1_addr_cnt[6]_lut_out;
E1_addr_cnt[6] = DFFE(E1_addr_cnt[6]_reg_input, GLOBAL(DB1_outclock0), !H1L4Q, , );

--E1L51 is com_dac_tx:inst_com_DAC_TX|addr_cnt[6]~COUT
--operation mode is counter

E1L51 = CARRY(E1_addr_cnt[6] & (J1_command_0_local[22] # !E1L31) # !E1_addr_cnt[6] & J1_command_0_local[22] & !E1L31);


--E1_addr_cnt[7] is com_dac_tx:inst_com_DAC_TX|addr_cnt[7]
--operation mode is counter

E1_addr_cnt[7]_lut_out = E1_addr_cnt[7] $ J1_command_0_local[23] $ E1L51;
E1_addr_cnt[7]_reg_input = J1_command_0_local[0] & E1_addr_cnt[7]_lut_out;
E1_addr_cnt[7] = DFFE(E1_addr_cnt[7]_reg_input, GLOBAL(DB1_outclock0), !H1L4Q, , );

--E1L71 is com_dac_tx:inst_com_DAC_TX|addr_cnt[7]~COUT
--operation mode is counter

E1L71 = CARRY(E1_addr_cnt[7] & !J1_command_0_local[23] & !E1L51 # !E1_addr_cnt[7] & (!E1L51 # !J1_command_0_local[23]));


--E1_addr_cnt[8] is com_dac_tx:inst_com_DAC_TX|addr_cnt[8]
--operation mode is counter

E1_addr_cnt[8]_lut_out = E1_addr_cnt[8] $ J1_command_0_local[24] $ !E1L71;
E1_addr_cnt[8]_reg_input = J1_command_0_local[0] & E1_addr_cnt[8]_lut_out;
E1_addr_cnt[8] = DFFE(E1_addr_cnt[8]_reg_input, GLOBAL(DB1_outclock0), !H1L4Q, , );

--E1L91 is com_dac_tx:inst_com_DAC_TX|addr_cnt[8]~COUT
--operation mode is counter

E1L91 = CARRY(E1_addr_cnt[8] & (J1_command_0_local[24] # !E1L71) # !E1_addr_cnt[8] & J1_command_0_local[24] & !E1L71);


--E1_addr_cnt[9] is com_dac_tx:inst_com_DAC_TX|addr_cnt[9]
--operation mode is counter

E1_addr_cnt[9]_lut_out = E1_addr_cnt[9] $ J1_command_0_local[25] $ E1L91;
E1_addr_cnt[9]_reg_input = J1_command_0_local[0] & E1_addr_cnt[9]_lut_out;
E1_addr_cnt[9] = DFFE(E1_addr_cnt[9]_reg_input, GLOBAL(DB1_outclock0), !H1L4Q, , );

--E1L12 is com_dac_tx:inst_com_DAC_TX|addr_cnt[9]~COUT
--operation mode is counter

E1L12 = CARRY(E1_addr_cnt[9] & !J1_command_0_local[25] & !E1L91 # !E1_addr_cnt[9] & (!E1L91 # !J1_command_0_local[25]));


--E1_addr_cnt[10] is com_dac_tx:inst_com_DAC_TX|addr_cnt[10]
--operation mode is counter

E1_addr_cnt[10]_lut_out = E1_addr_cnt[10] $ J1_command_0_local[26] $ !E1L12;
E1_addr_cnt[10]_reg_input = J1_command_0_local[0] & E1_addr_cnt[10]_lut_out;
E1_addr_cnt[10] = DFFE(E1_addr_cnt[10]_reg_input, GLOBAL(DB1_outclock0), !H1L4Q, , );

--E1L32 is com_dac_tx:inst_com_DAC_TX|addr_cnt[10]~COUT
--operation mode is counter

E1L32 = CARRY(E1_addr_cnt[10] & (J1_command_0_local[26] # !E1L12) # !E1_addr_cnt[10] & J1_command_0_local[26] & !E1L12);


--E1_addr_cnt[11] is com_dac_tx:inst_com_DAC_TX|addr_cnt[11]
--operation mode is normal

E1_addr_cnt[11]_lut_out = E1_addr_cnt[11] $ J1_command_0_local[26] $ E1L32;
E1_addr_cnt[11]_reg_input = J1_command_0_local[0] & E1_addr_cnt[11]_lut_out;
E1_addr_cnt[11] = DFFE(E1_addr_cnt[11]_reg_input, GLOBAL(DB1_outclock0), !H1L4Q, , );


--D1L1 is com_adc_rx:inst_com_ADC_RX|add_41~0
--operation mode is arithmetic

D1L1 = D1_vco_cnt[4] $ J1_command_1_local[8];

--D1L2 is com_adc_rx:inst_com_ADC_RX|add_41~0COUT
--operation mode is arithmetic

D1L2 = CARRY(D1_vco_cnt[4] & J1_command_1_local[8]);


--D1L3 is com_adc_rx:inst_com_ADC_RX|add_41~1
--operation mode is arithmetic

D1L3 = D1_vco_cnt[5] $ J1_command_1_local[9] $ D1L2;

--D1L4 is com_adc_rx:inst_com_ADC_RX|add_41~1COUT
--operation mode is arithmetic

D1L4 = CARRY(D1_vco_cnt[5] & !J1_command_1_local[9] & !D1L2 # !D1_vco_cnt[5] & (!D1L2 # !J1_command_1_local[9]));


--D1L5 is com_adc_rx:inst_com_ADC_RX|add_41~2
--operation mode is arithmetic

D1L5 = D1_vco_cnt[6] $ J1_command_1_local[10] $ !D1L4;

--D1L6 is com_adc_rx:inst_com_ADC_RX|add_41~2COUT
--operation mode is arithmetic

D1L6 = CARRY(D1_vco_cnt[6] & (J1_command_1_local[10] # !D1L4) # !D1_vco_cnt[6] & J1_command_1_local[10] & !D1L4);


--D1L7 is com_adc_rx:inst_com_ADC_RX|add_41~3
--operation mode is arithmetic

D1L7 = D1_vco_cnt[7] $ J1_command_1_local[11] $ D1L6;

--D1L8 is com_adc_rx:inst_com_ADC_RX|add_41~3COUT
--operation mode is arithmetic

D1L8 = CARRY(D1_vco_cnt[7] & !J1_command_1_local[11] & !D1L6 # !D1_vco_cnt[7] & (!D1L6 # !J1_command_1_local[11]));


--D1L9 is com_adc_rx:inst_com_ADC_RX|add_41~4
--operation mode is arithmetic

D1L9 = D1_vco_cnt[8] $ J1_command_1_local[12] $ D1L8;

--D1L01 is com_adc_rx:inst_com_ADC_RX|add_41~4COUT
--operation mode is arithmetic

D1L01 = CARRY(D1_vco_cnt[8] & (!D1L8 # !J1_command_1_local[12]) # !D1_vco_cnt[8] & !J1_command_1_local[12] & !D1L8);


--D1L11 is com_adc_rx:inst_com_ADC_RX|add_41~5
--operation mode is arithmetic

D1L11 = D1_vco_cnt[9] $ J1_command_1_local[13] $ !D1L01;

--D1L21 is com_adc_rx:inst_com_ADC_RX|add_41~5COUT
--operation mode is arithmetic

D1L21 = CARRY(D1_vco_cnt[9] & J1_command_1_local[13] & !D1L01 # !D1_vco_cnt[9] & (J1_command_1_local[13] # !D1L01));


--D1L31 is com_adc_rx:inst_com_ADC_RX|add_41~6
--operation mode is arithmetic

D1L31 = D1_vco_cnt[10] $ J1_command_1_local[14] $ D1L21;

--D1L41 is com_adc_rx:inst_com_ADC_RX|add_41~6COUT
--operation mode is arithmetic

D1L41 = CARRY(D1_vco_cnt[10] & (!D1L21 # !J1_command_1_local[14]) # !D1_vco_cnt[10] & !J1_command_1_local[14] & !D1L21);


--D1L51 is com_adc_rx:inst_com_ADC_RX|add_41~7
--operation mode is normal

D1L51 = D1_vco_cnt[11] $ J1_command_1_local[15] $ !D1L41;


--N1L111 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_595~0
--operation mode is arithmetic

N1L111 = N1L833 $ N1_Qcalc[0];

--N1L211 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_595~0COUT
--operation mode is arithmetic

N1L211 = CARRY(N1L833 & N1_Qcalc[0]);


--N1L311 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_595~1
--operation mode is arithmetic

N1L311 = N1L343 $ N1_Qcalc[1] $ N1L211;

--N1L411 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_595~1COUT
--operation mode is arithmetic

N1L411 = CARRY(N1L343 & !N1_Qcalc[1] & !N1L211 # !N1L343 & (!N1L211 # !N1_Qcalc[1]));


--N1L511 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_595~2
--operation mode is arithmetic

N1L511 = N1L943 $ N1_Qcalc[2] $ !N1L411;

--N1L611 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_595~2COUT
--operation mode is arithmetic

N1L611 = CARRY(N1L943 & (N1_Qcalc[2] # !N1L411) # !N1L943 & N1_Qcalc[2] & !N1L411);


--N1L711 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_595~3
--operation mode is arithmetic

N1L711 = N1L553 $ N1_Qcalc[3] $ N1L611;

--N1L811 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_595~3COUT
--operation mode is arithmetic

N1L811 = CARRY(N1L553 & !N1_Qcalc[3] & !N1L611 # !N1L553 & (!N1L611 # !N1_Qcalc[3]));


--N1L911 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_595~4
--operation mode is arithmetic

N1L911 = N1L753 $ N1_Qcalc[4] $ !N1L811;

--N1L021 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_595~4COUT
--operation mode is arithmetic

N1L021 = CARRY(N1L753 & (N1_Qcalc[4] # !N1L811) # !N1L753 & N1_Qcalc[4] & !N1L811);


--N1L121 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_595~5
--operation mode is arithmetic

N1L121 = N1L953 $ N1_Qcalc[5] $ N1L021;

--N1L221 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_595~5COUT
--operation mode is arithmetic

N1L221 = CARRY(N1L953 & !N1_Qcalc[5] & !N1L021 # !N1L953 & (!N1L021 # !N1_Qcalc[5]));


--N1L321 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_595~6
--operation mode is arithmetic

N1L321 = N1L163 $ N1_Qcalc[6] $ !N1L221;

--N1L421 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_595~6COUT
--operation mode is arithmetic

N1L421 = CARRY(N1L163 & (N1_Qcalc[6] # !N1L221) # !N1L163 & N1_Qcalc[6] & !N1L221);


--N1L521 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_595~7
--operation mode is arithmetic

N1L521 = N1L363 $ N1_Qcalc[7] $ N1L421;

--N1L621 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_595~7COUT
--operation mode is arithmetic

N1L621 = CARRY(N1L363 & !N1_Qcalc[7] & !N1L421 # !N1L363 & (!N1L421 # !N1_Qcalc[7]));


--N1L721 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_595~8
--operation mode is arithmetic

N1L721 = N1L463 $ N1_Qcalc[8] $ !N1L621;

--N1L821 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_595~8COUT
--operation mode is arithmetic

N1L821 = CARRY(N1L463 & (N1_Qcalc[8] # !N1L621) # !N1L463 & N1_Qcalc[8] & !N1L621);


--N1L921 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_595~9
--operation mode is arithmetic

N1L921 = N1L663 $ N1_Qcalc[9] $ N1L821;

--N1L031 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_595~9COUT
--operation mode is arithmetic

N1L031 = CARRY(N1L663 & !N1_Qcalc[9] & !N1L821 # !N1L663 & (!N1L821 # !N1_Qcalc[9]));


--N1L131 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_595~10
--operation mode is arithmetic

N1L131 = N1L763 $ N1_Qcalc[10] $ !N1L031;

--N1L231 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_595~10COUT
--operation mode is arithmetic

N1L231 = CARRY(N1L763 & (N1_Qcalc[10] # !N1L031) # !N1L763 & N1_Qcalc[10] & !N1L031);


--N1L331 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_595~11
--operation mode is arithmetic

N1L331 = N1L863 $ N1_Qcalc[11] $ N1L231;

--N1L431 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_595~11COUT
--operation mode is arithmetic

N1L431 = CARRY(N1L863 & !N1_Qcalc[11] & !N1L231 # !N1L863 & (!N1L231 # !N1_Qcalc[11]));


--N1L531 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_595~12
--operation mode is arithmetic

N1L531 = N1L073 $ N1_Qcalc[12] $ !N1L431;

--N1L631 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_595~12COUT
--operation mode is arithmetic

N1L631 = CARRY(N1L073 & (N1_Qcalc[12] # !N1L431) # !N1L073 & N1_Qcalc[12] & !N1L431);


--N1L731 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_595~13
--operation mode is arithmetic

N1L731 = N1L473 $ N1_Qcalc[13] $ N1L631;

--N1L831 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_595~13COUT
--operation mode is arithmetic

N1L831 = CARRY(N1L473 & !N1_Qcalc[13] & !N1L631 # !N1L473 & (!N1L631 # !N1_Qcalc[13]));


--N1L931 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_595~14
--operation mode is arithmetic

N1L931 = N1L873 $ N1_Qcalc[14] $ !N1L831;

--N1L041 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_595~14COUT
--operation mode is arithmetic

N1L041 = CARRY(N1L873 & (N1_Qcalc[14] # !N1L831) # !N1L873 & N1_Qcalc[14] & !N1L831);


--N1L141 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_595~15
--operation mode is arithmetic

N1L141 = N1L083 $ N1_Qcalc[15] $ N1L041;

--N1L241 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_595~15COUT
--operation mode is arithmetic

N1L241 = CARRY(N1L083 & !N1_Qcalc[15] & !N1L041 # !N1L083 & (!N1L041 # !N1_Qcalc[15]));


--N1L341 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_595~16
--operation mode is arithmetic

N1L341 = N1L283 $ N1_Qcalc[16] $ !N1L241;

--N1L441 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_595~16COUT
--operation mode is arithmetic

N1L441 = CARRY(N1L283 & (N1_Qcalc[16] # !N1L241) # !N1L283 & N1_Qcalc[16] & !N1L241);


--N1L541 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_595~17
--operation mode is arithmetic

N1L541 = N1L383 $ N1_Qcalc[17] $ N1L441;

--N1L641 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_595~17COUT
--operation mode is arithmetic

N1L641 = CARRY(N1L383 & !N1_Qcalc[17] & !N1L441 # !N1L383 & (!N1L441 # !N1_Qcalc[17]));


--N1L741 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_595~18
--operation mode is arithmetic

N1L741 = N1L683 $ N1_Qcalc[18] $ !N1L641;

--N1L841 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_595~18COUT
--operation mode is arithmetic

N1L841 = CARRY(N1L683 & (N1_Qcalc[18] # !N1L641) # !N1L683 & N1_Qcalc[18] & !N1L641);


--N1L941 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_595~19
--operation mode is arithmetic

N1L941 = N1L093 $ N1_Qcalc[19] $ N1L841;

--N1L051 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_595~19COUT
--operation mode is arithmetic

N1L051 = CARRY(N1L093 & !N1_Qcalc[19] & !N1L841 # !N1L093 & (!N1L841 # !N1_Qcalc[19]));


--N1L151 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_595~20
--operation mode is arithmetic

N1L151 = N1L493 $ N1_Qcalc[20] $ !N1L051;

--N1L251 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_595~20COUT
--operation mode is arithmetic

N1L251 = CARRY(N1L493 & (N1_Qcalc[20] # !N1L051) # !N1L493 & N1_Qcalc[20] & !N1L051);


--N1L351 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_595~21
--operation mode is arithmetic

N1L351 = N1L693 $ N1_Qcalc[21] $ N1L251;

--N1L451 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_595~21COUT
--operation mode is arithmetic

N1L451 = CARRY(N1L693 & !N1_Qcalc[21] & !N1L251 # !N1L693 & (!N1L251 # !N1_Qcalc[21]));


--N1L551 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_595~22
--operation mode is arithmetic

N1L551 = N1L893 $ N1_Qcalc[22] $ !N1L451;

--N1L651 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_595~22COUT
--operation mode is arithmetic

N1L651 = CARRY(N1L893 & (N1_Qcalc[22] # !N1L451) # !N1L893 & N1_Qcalc[22] & !N1L451);


--N1L751 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_595~23
--operation mode is arithmetic

N1L751 = N1L104 $ N1_Qcalc[23] $ N1L651;

--N1L851 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_595~23COUT
--operation mode is arithmetic

N1L851 = CARRY(N1L104 & !N1_Qcalc[23] & !N1L651 # !N1L104 & (!N1L651 # !N1_Qcalc[23]));


--N1L951 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_595~24
--operation mode is arithmetic

N1L951 = N1L404 $ N1_Qcalc[24] $ !N1L851;

--N1L061 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_595~24COUT
--operation mode is arithmetic

N1L061 = CARRY(N1L404 & (N1_Qcalc[24] # !N1L851) # !N1L404 & N1_Qcalc[24] & !N1L851);


--N1L161 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_595~25
--operation mode is arithmetic

N1L161 = N1L504 $ N1_Qcalc[25] $ N1L061;

--N1L261 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_595~25COUT
--operation mode is arithmetic

N1L261 = CARRY(N1L504 & !N1_Qcalc[25] & !N1L061 # !N1L504 & (!N1L061 # !N1_Qcalc[25]));


--N1L361 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_595~26
--operation mode is arithmetic

N1L361 = N1L604 $ N1_Qcalc[26] $ !N1L261;

--N1L461 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_595~26COUT
--operation mode is arithmetic

N1L461 = CARRY(N1L604 & (N1_Qcalc[26] # !N1L261) # !N1L604 & N1_Qcalc[26] & !N1L261);


--N1L561 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_595~27
--operation mode is arithmetic

N1L561 = N1L704 $ N1_Qcalc[27] $ N1L461;

--N1L661 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_595~27COUT
--operation mode is arithmetic

N1L661 = CARRY(N1L704 & !N1_Qcalc[27] & !N1L461 # !N1L704 & (!N1L461 # !N1_Qcalc[27]));


--N1L761 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_595~28
--operation mode is arithmetic

N1L761 = N1L804 $ N1_Qcalc[28] $ !N1L661;

--N1L861 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_595~28COUT
--operation mode is arithmetic

N1L861 = CARRY(N1L804 & (N1_Qcalc[28] # !N1L661) # !N1L804 & N1_Qcalc[28] & !N1L661);


--N1L961 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_595~29
--operation mode is arithmetic

N1L961 = N1L904 $ N1_Qcalc[29] $ N1L861;

--N1L071 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_595~29COUT
--operation mode is arithmetic

N1L071 = CARRY(N1L904 & !N1_Qcalc[29] & !N1L861 # !N1L904 & (!N1L861 # !N1_Qcalc[29]));


--N1L171 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_595~30
--operation mode is arithmetic

N1L171 = N1L014 $ N1_Qcalc[30] $ !N1L071;

--N1L271 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_595~30COUT
--operation mode is arithmetic

N1L271 = CARRY(N1L014 & (N1_Qcalc[30] # !N1L071) # !N1L014 & N1_Qcalc[30] & !N1L071);


--N1L371 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_595~31
--operation mode is normal

N1L371 = S4L2 $ N1_Icalc[31] $ N1L271;


--U3_cs_buffer[31] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_0|addcore:adder|a_csnbuffer:result_node|cs_buffer[31]
--operation mode is normal

U3_cs_buffer[31] = N1_Icalc[31] $ U3_cout[30];


--U6_cs_buffer[31] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_2|addcore:adder|a_csnbuffer:result_node|cs_buffer[31]
--operation mode is normal

U6_cs_buffer[31] = N1_Icalc[31] $ U6_cout[30];


--U42_cs_buffer[15] is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[15]
--operation mode is normal

U42_cs_buffer[15] = U51_cs_buffer[13] $ U81_cs_buffer[13] $ U42_cout[14];


--U51_cs_buffer[13] is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[13]
--operation mode is normal

U51_cs_buffer[13] = U12_cs_buffer[2] $ Y4L1 $ !U51_cout[12];


--U81_cs_buffer[13] is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[13]
--operation mode is normal

U81_cs_buffer[13] = Y6L1 $ Y8L1 $ U81_cout[12];


--U12_cs_buffer[2] is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]
--operation mode is normal

U12_cs_buffer[2] = U12_cout[1] $ (Y9L11 & Y2L1);


--U35_cs_buffer[8] is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|lpm_add_sub:$00019|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]
--operation mode is arithmetic

U35_cs_buffer[8] = U35_cout[7] $ (CB1L24 # CB1L34);

--U35_cout[8] is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|lpm_add_sub:$00019|addcore:adder|a_csnbuffer:result_node|cout[8]
--operation mode is arithmetic

U35_cout[8] = CARRY(CB1L24 # CB1L34 # !U35_cout[7]);


--U35_cs_buffer[7] is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|lpm_add_sub:$00019|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]
--operation mode is arithmetic

U35_cs_buffer[7] = CB1_StageOut[7][6] $ E1L04 $ !U35_cout[6];

--U35_cout[7] is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|lpm_add_sub:$00019|addcore:adder|a_csnbuffer:result_node|cout[7]
--operation mode is arithmetic

U35_cout[7] = CARRY(CB1_StageOut[7][6] & E1L04 & !U35_cout[6] # !CB1_StageOut[7][6] & (E1L04 # !U35_cout[6]));


--U35_cs_buffer[6] is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|lpm_add_sub:$00019|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]
--operation mode is arithmetic

U35_cs_buffer[6] = E1L93 $ CB1_StageOut[7][5] $ !U35_cout[5];

--U35_cout[6] is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|lpm_add_sub:$00019|addcore:adder|a_csnbuffer:result_node|cout[6]
--operation mode is arithmetic

U35_cout[6] = CARRY(E1L93 & (CB1_StageOut[7][5] # !U35_cout[5]) # !E1L93 & CB1_StageOut[7][5] & !U35_cout[5]);


--U35_cs_buffer[5] is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|lpm_add_sub:$00019|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]
--operation mode is arithmetic

U35_cs_buffer[5] = E1L83 $ CB1_StageOut[7][4] $ U35_cout[4];

--U35_cout[5] is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|lpm_add_sub:$00019|addcore:adder|a_csnbuffer:result_node|cout[5]
--operation mode is arithmetic

U35_cout[5] = CARRY(E1L83 & !CB1_StageOut[7][4] & !U35_cout[4] # !E1L83 & (!U35_cout[4] # !CB1_StageOut[7][4]));


--U35_cs_buffer[4] is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|lpm_add_sub:$00019|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]
--operation mode is arithmetic

U35_cs_buffer[4] = E1L73 $ CB1_StageOut[7][3] $ !U35_cout[3];

--U35_cout[4] is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|lpm_add_sub:$00019|addcore:adder|a_csnbuffer:result_node|cout[4]
--operation mode is arithmetic

U35_cout[4] = CARRY(E1L73 & (CB1_StageOut[7][3] # !U35_cout[3]) # !E1L73 & CB1_StageOut[7][3] & !U35_cout[3]);


--U35_cs_buffer[3] is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|lpm_add_sub:$00019|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]
--operation mode is arithmetic

U35_cs_buffer[3] = E1L63 $ CB1_StageOut[7][2] $ U35_cout[2];

--U35_cout[3] is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|lpm_add_sub:$00019|addcore:adder|a_csnbuffer:result_node|cout[3]
--operation mode is arithmetic

U35_cout[3] = CARRY(E1L63 & !CB1_StageOut[7][2] & !U35_cout[2] # !E1L63 & (!U35_cout[2] # !CB1_StageOut[7][2]));


--U35_cs_buffer[2] is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|lpm_add_sub:$00019|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]
--operation mode is arithmetic

U35_cs_buffer[2] = E1L53 $ CB1_StageOut[7][1] $ !U35_cout[1];

--U35_cout[2] is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|lpm_add_sub:$00019|addcore:adder|a_csnbuffer:result_node|cout[2]
--operation mode is arithmetic

U35_cout[2] = CARRY(E1L53 & (CB1_StageOut[7][1] # !U35_cout[1]) # !E1L53 & CB1_StageOut[7][1] & !U35_cout[1]);


--U35_cs_buffer[1] is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|lpm_add_sub:$00019|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]
--operation mode is arithmetic

U35_cs_buffer[1] = E1L43 $ CB1_StageOut[7][0] $ U35_cout[0];

--U35_cout[1] is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|lpm_add_sub:$00019|addcore:adder|a_csnbuffer:result_node|cout[1]
--operation mode is arithmetic

U35_cout[1] = CARRY(E1L43 & !CB1_StageOut[7][0] & !U35_cout[0] # !E1L43 & (!U35_cout[0] # !CB1_StageOut[7][0]));


--U35_cs_buffer[0] is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|lpm_add_sub:$00019|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]
--operation mode is arithmetic

U35_cs_buffer[0] = E1_reduce_nor_91 $ !BB1L1;

--U35_cout[0] is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|lpm_add_sub:$00019|addcore:adder|a_csnbuffer:result_node|cout[0]
--operation mode is arithmetic

U35_cout[0] = CARRY(E1_reduce_nor_91 # !BB1L1);


--M2_q[3] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_counter:loopcnt_rtl_53|alt_synch_counter:wysi_counter|q[3]
--operation mode is normal

M2_q[3]_lut_out = M2_q[3] $ M2L7;
M2_q[3]_sload_eqn = (N1L194 & N1L285) # (!N1L194 & M2_q[3]_lut_out);
M2_q[3] = DFFE(M2_q[3]_sload_eqn, GLOBAL(DB1_outclock1), , , !H1L4Q);


--M2_q[2] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_counter:loopcnt_rtl_53|alt_synch_counter:wysi_counter|q[2]
--operation mode is counter

M2_q[2]_lut_out = M2_q[2] $ !M2L5;
M2_q[2]_sload_eqn = (N1L194 & N1L285) # (!N1L194 & M2_q[2]_lut_out);
M2_q[2] = DFFE(M2_q[2]_sload_eqn, GLOBAL(DB1_outclock1), , , !H1L4Q);

--M2L7 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_counter:loopcnt_rtl_53|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

M2L7 = CARRY(M2_q[2] & !M2L5);


--M2_q[1] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_counter:loopcnt_rtl_53|alt_synch_counter:wysi_counter|q[1]
--operation mode is counter

M2_q[1]_lut_out = M2_q[1] $ M2L3;
M2_q[1]_sload_eqn = (N1L194 & N1L285) # (!N1L194 & M2_q[1]_lut_out);
M2_q[1] = DFFE(M2_q[1]_sload_eqn, GLOBAL(DB1_outclock1), , , !H1L4Q);

--M2L5 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_counter:loopcnt_rtl_53|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

M2L5 = CARRY(!M2L3 # !M2_q[1]);


--M2_q[0] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_counter:loopcnt_rtl_53|alt_synch_counter:wysi_counter|q[0]
--operation mode is qfbk_counter

M2_q[0]_lut_out = !M2_q[0];
M2_q[0]_sload_eqn = (N1L194 & N1L285) # (!N1L194 & M2_q[0]_lut_out);
M2_q[0] = DFFE(M2_q[0]_sload_eqn, GLOBAL(DB1_outclock1), , , !H1L4Q);

--M2L3 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_counter:loopcnt_rtl_53|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

M2L3 = CARRY(M2_q[0]);


--M4_sload_path[47] is timer:timer_inst|lpm_counter:systime_cnt_rtl_52|alt_synch_counter:wysi_counter|sload_path[47]
--operation mode is normal

M4_sload_path[47]_lut_out = M4_sload_path[47] $ M4L59;
M4_sload_path[47] = DFFE(M4_sload_path[47]_lut_out, GLOBAL(DB1_outclock1), !H1L4Q, , );


--M4_sload_path[46] is timer:timer_inst|lpm_counter:systime_cnt_rtl_52|alt_synch_counter:wysi_counter|sload_path[46]
--operation mode is arithmetic

M4_sload_path[46]_lut_out = M4_sload_path[46] $ !M4L39;
M4_sload_path[46] = DFFE(M4_sload_path[46]_lut_out, GLOBAL(DB1_outclock1), !H1L4Q, , );

--M4L59 is timer:timer_inst|lpm_counter:systime_cnt_rtl_52|alt_synch_counter:wysi_counter|counter_cell[46]~COUT
--operation mode is arithmetic

M4L59 = CARRY(M4_sload_path[46] & !M4L39);


--M4_sload_path[45] is timer:timer_inst|lpm_counter:systime_cnt_rtl_52|alt_synch_counter:wysi_counter|sload_path[45]
--operation mode is arithmetic

M4_sload_path[45]_lut_out = M4_sload_path[45] $ M4L19;
M4_sload_path[45] = DFFE(M4_sload_path[45]_lut_out, GLOBAL(DB1_outclock1), !H1L4Q, , );

--M4L39 is timer:timer_inst|lpm_counter:systime_cnt_rtl_52|alt_synch_counter:wysi_counter|counter_cell[45]~COUT
--operation mode is arithmetic

M4L39 = CARRY(!M4L19 # !M4_sload_path[45]);


--M4_sload_path[44] is timer:timer_inst|lpm_counter:systime_cnt_rtl_52|alt_synch_counter:wysi_counter|sload_path[44]
--operation mode is arithmetic

M4_sload_path[44]_lut_out = M4_sload_path[44] $ !M4L98;
M4_sload_path[44] = DFFE(M4_sload_path[44]_lut_out, GLOBAL(DB1_outclock1), !H1L4Q, , );

--M4L19 is timer:timer_inst|lpm_counter:systime_cnt_rtl_52|alt_synch_counter:wysi_counter|counter_cell[44]~COUT
--operation mode is arithmetic

M4L19 = CARRY(M4_sload_path[44] & !M4L98);


--M4_sload_path[43] is timer:timer_inst|lpm_counter:systime_cnt_rtl_52|alt_synch_counter:wysi_counter|sload_path[43]
--operation mode is arithmetic

M4_sload_path[43]_lut_out = M4_sload_path[43] $ M4L78;
M4_sload_path[43] = DFFE(M4_sload_path[43]_lut_out, GLOBAL(DB1_outclock1), !H1L4Q, , );

--M4L98 is timer:timer_inst|lpm_counter:systime_cnt_rtl_52|alt_synch_counter:wysi_counter|counter_cell[43]~COUT
--operation mode is arithmetic

M4L98 = CARRY(!M4L78 # !M4_sload_path[43]);


--M4_sload_path[42] is timer:timer_inst|lpm_counter:systime_cnt_rtl_52|alt_synch_counter:wysi_counter|sload_path[42]
--operation mode is arithmetic

M4_sload_path[42]_lut_out = M4_sload_path[42] $ !M4L58;
M4_sload_path[42] = DFFE(M4_sload_path[42]_lut_out, GLOBAL(DB1_outclock1), !H1L4Q, , );

--M4L78 is timer:timer_inst|lpm_counter:systime_cnt_rtl_52|alt_synch_counter:wysi_counter|counter_cell[42]~COUT
--operation mode is arithmetic

M4L78 = CARRY(M4_sload_path[42] & !M4L58);


--M4_sload_path[41] is timer:timer_inst|lpm_counter:systime_cnt_rtl_52|alt_synch_counter:wysi_counter|sload_path[41]
--operation mode is arithmetic

M4_sload_path[41]_lut_out = M4_sload_path[41] $ M4L38;
M4_sload_path[41] = DFFE(M4_sload_path[41]_lut_out, GLOBAL(DB1_outclock1), !H1L4Q, , );

--M4L58 is timer:timer_inst|lpm_counter:systime_cnt_rtl_52|alt_synch_counter:wysi_counter|counter_cell[41]~COUT
--operation mode is arithmetic

M4L58 = CARRY(!M4L38 # !M4_sload_path[41]);


--M4_sload_path[40] is timer:timer_inst|lpm_counter:systime_cnt_rtl_52|alt_synch_counter:wysi_counter|sload_path[40]
--operation mode is arithmetic

M4_sload_path[40]_lut_out = M4_sload_path[40] $ !M4L18;
M4_sload_path[40] = DFFE(M4_sload_path[40]_lut_out, GLOBAL(DB1_outclock1), !H1L4Q, , );

--M4L38 is timer:timer_inst|lpm_counter:systime_cnt_rtl_52|alt_synch_counter:wysi_counter|counter_cell[40]~COUT
--operation mode is arithmetic

M4L38 = CARRY(M4_sload_path[40] & !M4L18);


--M4_sload_path[39] is timer:timer_inst|lpm_counter:systime_cnt_rtl_52|alt_synch_counter:wysi_counter|sload_path[39]
--operation mode is arithmetic

M4_sload_path[39]_lut_out = M4_sload_path[39] $ M4L97;
M4_sload_path[39] = DFFE(M4_sload_path[39]_lut_out, GLOBAL(DB1_outclock1), !H1L4Q, , );

--M4L18 is timer:timer_inst|lpm_counter:systime_cnt_rtl_52|alt_synch_counter:wysi_counter|counter_cell[39]~COUT
--operation mode is arithmetic

M4L18 = CARRY(!M4L97 # !M4_sload_path[39]);


--M4_sload_path[38] is timer:timer_inst|lpm_counter:systime_cnt_rtl_52|alt_synch_counter:wysi_counter|sload_path[38]
--operation mode is arithmetic

M4_sload_path[38]_lut_out = M4_sload_path[38] $ !M4L77;
M4_sload_path[38] = DFFE(M4_sload_path[38]_lut_out, GLOBAL(DB1_outclock1), !H1L4Q, , );

--M4L97 is timer:timer_inst|lpm_counter:systime_cnt_rtl_52|alt_synch_counter:wysi_counter|counter_cell[38]~COUT
--operation mode is arithmetic

M4L97 = CARRY(M4_sload_path[38] & !M4L77);


--M4_sload_path[37] is timer:timer_inst|lpm_counter:systime_cnt_rtl_52|alt_synch_counter:wysi_counter|sload_path[37]
--operation mode is arithmetic

M4_sload_path[37]_lut_out = M4_sload_path[37] $ M4L57;
M4_sload_path[37] = DFFE(M4_sload_path[37]_lut_out, GLOBAL(DB1_outclock1), !H1L4Q, , );

--M4L77 is timer:timer_inst|lpm_counter:systime_cnt_rtl_52|alt_synch_counter:wysi_counter|counter_cell[37]~COUT
--operation mode is arithmetic

M4L77 = CARRY(!M4L57 # !M4_sload_path[37]);


--M4_sload_path[36] is timer:timer_inst|lpm_counter:systime_cnt_rtl_52|alt_synch_counter:wysi_counter|sload_path[36]
--operation mode is arithmetic

M4_sload_path[36]_lut_out = M4_sload_path[36] $ !M4L37;
M4_sload_path[36] = DFFE(M4_sload_path[36]_lut_out, GLOBAL(DB1_outclock1), !H1L4Q, , );

--M4L57 is timer:timer_inst|lpm_counter:systime_cnt_rtl_52|alt_synch_counter:wysi_counter|counter_cell[36]~COUT
--operation mode is arithmetic

M4L57 = CARRY(M4_sload_path[36] & !M4L37);


--M4_sload_path[35] is timer:timer_inst|lpm_counter:systime_cnt_rtl_52|alt_synch_counter:wysi_counter|sload_path[35]
--operation mode is arithmetic

M4_sload_path[35]_lut_out = M4_sload_path[35] $ M4L17;
M4_sload_path[35] = DFFE(M4_sload_path[35]_lut_out, GLOBAL(DB1_outclock1), !H1L4Q, , );

--M4L37 is timer:timer_inst|lpm_counter:systime_cnt_rtl_52|alt_synch_counter:wysi_counter|counter_cell[35]~COUT
--operation mode is arithmetic

M4L37 = CARRY(!M4L17 # !M4_sload_path[35]);


--M4_sload_path[34] is timer:timer_inst|lpm_counter:systime_cnt_rtl_52|alt_synch_counter:wysi_counter|sload_path[34]
--operation mode is arithmetic

M4_sload_path[34]_lut_out = M4_sload_path[34] $ !M4L96;
M4_sload_path[34] = DFFE(M4_sload_path[34]_lut_out, GLOBAL(DB1_outclock1), !H1L4Q, , );

--M4L17 is timer:timer_inst|lpm_counter:systime_cnt_rtl_52|alt_synch_counter:wysi_counter|counter_cell[34]~COUT
--operation mode is arithmetic

M4L17 = CARRY(M4_sload_path[34] & !M4L96);


--M4_sload_path[33] is timer:timer_inst|lpm_counter:systime_cnt_rtl_52|alt_synch_counter:wysi_counter|sload_path[33]
--operation mode is arithmetic

M4_sload_path[33]_lut_out = M4_sload_path[33] $ M4L76;
M4_sload_path[33] = DFFE(M4_sload_path[33]_lut_out, GLOBAL(DB1_outclock1), !H1L4Q, , );

--M4L96 is timer:timer_inst|lpm_counter:systime_cnt_rtl_52|alt_synch_counter:wysi_counter|counter_cell[33]~COUT
--operation mode is arithmetic

M4L96 = CARRY(!M4L76 # !M4_sload_path[33]);


--M4_sload_path[32] is timer:timer_inst|lpm_counter:systime_cnt_rtl_52|alt_synch_counter:wysi_counter|sload_path[32]
--operation mode is arithmetic

M4_sload_path[32]_lut_out = M4_sload_path[32] $ !M4L56;
M4_sload_path[32] = DFFE(M4_sload_path[32]_lut_out, GLOBAL(DB1_outclock1), !H1L4Q, , );

--M4L76 is timer:timer_inst|lpm_counter:systime_cnt_rtl_52|alt_synch_counter:wysi_counter|counter_cell[32]~COUT
--operation mode is arithmetic

M4L76 = CARRY(M4_sload_path[32] & !M4L56);


--M4_sload_path[31] is timer:timer_inst|lpm_counter:systime_cnt_rtl_52|alt_synch_counter:wysi_counter|sload_path[31]
--operation mode is arithmetic

M4_sload_path[31]_lut_out = M4_sload_path[31] $ M4L36;
M4_sload_path[31] = DFFE(M4_sload_path[31]_lut_out, GLOBAL(DB1_outclock1), !H1L4Q, , );

--M4L56 is timer:timer_inst|lpm_counter:systime_cnt_rtl_52|alt_synch_counter:wysi_counter|counter_cell[31]~COUT
--operation mode is arithmetic

M4L56 = CARRY(!M4L36 # !M4_sload_path[31]);


--M4_sload_path[30] is timer:timer_inst|lpm_counter:systime_cnt_rtl_52|alt_synch_counter:wysi_counter|sload_path[30]
--operation mode is arithmetic

M4_sload_path[30]_lut_out = M4_sload_path[30] $ !M4L16;
M4_sload_path[30] = DFFE(M4_sload_path[30]_lut_out, GLOBAL(DB1_outclock1), !H1L4Q, , );

--M4L36 is timer:timer_inst|lpm_counter:systime_cnt_rtl_52|alt_synch_counter:wysi_counter|counter_cell[30]~COUT
--operation mode is arithmetic

M4L36 = CARRY(M4_sload_path[30] & !M4L16);


--M4_sload_path[29] is timer:timer_inst|lpm_counter:systime_cnt_rtl_52|alt_synch_counter:wysi_counter|sload_path[29]
--operation mode is arithmetic

M4_sload_path[29]_lut_out = M4_sload_path[29] $ M4L95;
M4_sload_path[29] = DFFE(M4_sload_path[29]_lut_out, GLOBAL(DB1_outclock1), !H1L4Q, , );

--M4L16 is timer:timer_inst|lpm_counter:systime_cnt_rtl_52|alt_synch_counter:wysi_counter|counter_cell[29]~COUT
--operation mode is arithmetic

M4L16 = CARRY(!M4L95 # !M4_sload_path[29]);


--M4_sload_path[28] is timer:timer_inst|lpm_counter:systime_cnt_rtl_52|alt_synch_counter:wysi_counter|sload_path[28]
--operation mode is arithmetic

M4_sload_path[28]_lut_out = M4_sload_path[28] $ !M4L75;
M4_sload_path[28] = DFFE(M4_sload_path[28]_lut_out, GLOBAL(DB1_outclock1), !H1L4Q, , );

--M4L95 is timer:timer_inst|lpm_counter:systime_cnt_rtl_52|alt_synch_counter:wysi_counter|counter_cell[28]~COUT
--operation mode is arithmetic

M4L95 = CARRY(M4_sload_path[28] & !M4L75);


--M4_sload_path[27] is timer:timer_inst|lpm_counter:systime_cnt_rtl_52|alt_synch_counter:wysi_counter|sload_path[27]
--operation mode is arithmetic

M4_sload_path[27]_lut_out = M4_sload_path[27] $ M4L55;
M4_sload_path[27] = DFFE(M4_sload_path[27]_lut_out, GLOBAL(DB1_outclock1), !H1L4Q, , );

--M4L75 is timer:timer_inst|lpm_counter:systime_cnt_rtl_52|alt_synch_counter:wysi_counter|counter_cell[27]~COUT
--operation mode is arithmetic

M4L75 = CARRY(!M4L55 # !M4_sload_path[27]);


--M4_sload_path[26] is timer:timer_inst|lpm_counter:systime_cnt_rtl_52|alt_synch_counter:wysi_counter|sload_path[26]
--operation mode is arithmetic

M4_sload_path[26]_lut_out = M4_sload_path[26] $ !M4L35;
M4_sload_path[26] = DFFE(M4_sload_path[26]_lut_out, GLOBAL(DB1_outclock1), !H1L4Q, , );

--M4L55 is timer:timer_inst|lpm_counter:systime_cnt_rtl_52|alt_synch_counter:wysi_counter|counter_cell[26]~COUT
--operation mode is arithmetic

M4L55 = CARRY(M4_sload_path[26] & !M4L35);


--M4_sload_path[25] is timer:timer_inst|lpm_counter:systime_cnt_rtl_52|alt_synch_counter:wysi_counter|sload_path[25]
--operation mode is arithmetic

M4_sload_path[25]_lut_out = M4_sload_path[25] $ M4L15;
M4_sload_path[25] = DFFE(M4_sload_path[25]_lut_out, GLOBAL(DB1_outclock1), !H1L4Q, , );

--M4L35 is timer:timer_inst|lpm_counter:systime_cnt_rtl_52|alt_synch_counter:wysi_counter|counter_cell[25]~COUT
--operation mode is arithmetic

M4L35 = CARRY(!M4L15 # !M4_sload_path[25]);


--M4_sload_path[24] is timer:timer_inst|lpm_counter:systime_cnt_rtl_52|alt_synch_counter:wysi_counter|sload_path[24]
--operation mode is arithmetic

M4_sload_path[24]_lut_out = M4_sload_path[24] $ !M4L94;
M4_sload_path[24] = DFFE(M4_sload_path[24]_lut_out, GLOBAL(DB1_outclock1), !H1L4Q, , );

--M4L15 is timer:timer_inst|lpm_counter:systime_cnt_rtl_52|alt_synch_counter:wysi_counter|counter_cell[24]~COUT
--operation mode is arithmetic

M4L15 = CARRY(M4_sload_path[24] & !M4L94);


--M4_sload_path[23] is timer:timer_inst|lpm_counter:systime_cnt_rtl_52|alt_synch_counter:wysi_counter|sload_path[23]
--operation mode is arithmetic

M4_sload_path[23]_lut_out = M4_sload_path[23] $ M4L74;
M4_sload_path[23] = DFFE(M4_sload_path[23]_lut_out, GLOBAL(DB1_outclock1), !H1L4Q, , );

--M4L94 is timer:timer_inst|lpm_counter:systime_cnt_rtl_52|alt_synch_counter:wysi_counter|counter_cell[23]~COUT
--operation mode is arithmetic

M4L94 = CARRY(!M4L74 # !M4_sload_path[23]);


--M4_sload_path[22] is timer:timer_inst|lpm_counter:systime_cnt_rtl_52|alt_synch_counter:wysi_counter|sload_path[22]
--operation mode is arithmetic

M4_sload_path[22]_lut_out = M4_sload_path[22] $ !M4L54;
M4_sload_path[22] = DFFE(M4_sload_path[22]_lut_out, GLOBAL(DB1_outclock1), !H1L4Q, , );

--M4L74 is timer:timer_inst|lpm_counter:systime_cnt_rtl_52|alt_synch_counter:wysi_counter|counter_cell[22]~COUT
--operation mode is arithmetic

M4L74 = CARRY(M4_sload_path[22] & !M4L54);


--M4_sload_path[21] is timer:timer_inst|lpm_counter:systime_cnt_rtl_52|alt_synch_counter:wysi_counter|sload_path[21]
--operation mode is arithmetic

M4_sload_path[21]_lut_out = M4_sload_path[21] $ M4L34;
M4_sload_path[21] = DFFE(M4_sload_path[21]_lut_out, GLOBAL(DB1_outclock1), !H1L4Q, , );

--M4L54 is timer:timer_inst|lpm_counter:systime_cnt_rtl_52|alt_synch_counter:wysi_counter|counter_cell[21]~COUT
--operation mode is arithmetic

M4L54 = CARRY(!M4L34 # !M4_sload_path[21]);


--M4_sload_path[20] is timer:timer_inst|lpm_counter:systime_cnt_rtl_52|alt_synch_counter:wysi_counter|sload_path[20]
--operation mode is arithmetic

M4_sload_path[20]_lut_out = M4_sload_path[20] $ !M4L14;
M4_sload_path[20] = DFFE(M4_sload_path[20]_lut_out, GLOBAL(DB1_outclock1), !H1L4Q, , );

--M4L34 is timer:timer_inst|lpm_counter:systime_cnt_rtl_52|alt_synch_counter:wysi_counter|counter_cell[20]~COUT
--operation mode is arithmetic

M4L34 = CARRY(M4_sload_path[20] & !M4L14);


--M4_sload_path[19] is timer:timer_inst|lpm_counter:systime_cnt_rtl_52|alt_synch_counter:wysi_counter|sload_path[19]
--operation mode is arithmetic

M4_sload_path[19]_lut_out = M4_sload_path[19] $ M4L93;
M4_sload_path[19] = DFFE(M4_sload_path[19]_lut_out, GLOBAL(DB1_outclock1), !H1L4Q, , );

--M4L14 is timer:timer_inst|lpm_counter:systime_cnt_rtl_52|alt_synch_counter:wysi_counter|counter_cell[19]~COUT
--operation mode is arithmetic

M4L14 = CARRY(!M4L93 # !M4_sload_path[19]);


--M4_sload_path[18] is timer:timer_inst|lpm_counter:systime_cnt_rtl_52|alt_synch_counter:wysi_counter|sload_path[18]
--operation mode is arithmetic

M4_sload_path[18]_lut_out = M4_sload_path[18] $ !M4L73;
M4_sload_path[18] = DFFE(M4_sload_path[18]_lut_out, GLOBAL(DB1_outclock1), !H1L4Q, , );

--M4L93 is timer:timer_inst|lpm_counter:systime_cnt_rtl_52|alt_synch_counter:wysi_counter|counter_cell[18]~COUT
--operation mode is arithmetic

M4L93 = CARRY(M4_sload_path[18] & !M4L73);


--M4_sload_path[17] is timer:timer_inst|lpm_counter:systime_cnt_rtl_52|alt_synch_counter:wysi_counter|sload_path[17]
--operation mode is arithmetic

M4_sload_path[17]_lut_out = M4_sload_path[17] $ M4L53;
M4_sload_path[17] = DFFE(M4_sload_path[17]_lut_out, GLOBAL(DB1_outclock1), !H1L4Q, , );

--M4L73 is timer:timer_inst|lpm_counter:systime_cnt_rtl_52|alt_synch_counter:wysi_counter|counter_cell[17]~COUT
--operation mode is arithmetic

M4L73 = CARRY(!M4L53 # !M4_sload_path[17]);


--M4_sload_path[16] is timer:timer_inst|lpm_counter:systime_cnt_rtl_52|alt_synch_counter:wysi_counter|sload_path[16]
--operation mode is arithmetic

M4_sload_path[16]_lut_out = M4_sload_path[16] $ !M4L33;
M4_sload_path[16] = DFFE(M4_sload_path[16]_lut_out, GLOBAL(DB1_outclock1), !H1L4Q, , );

--M4L53 is timer:timer_inst|lpm_counter:systime_cnt_rtl_52|alt_synch_counter:wysi_counter|counter_cell[16]~COUT
--operation mode is arithmetic

M4L53 = CARRY(M4_sload_path[16] & !M4L33);


--M4_sload_path[15] is timer:timer_inst|lpm_counter:systime_cnt_rtl_52|alt_synch_counter:wysi_counter|sload_path[15]
--operation mode is arithmetic

M4_sload_path[15]_lut_out = M4_sload_path[15] $ M4L13;
M4_sload_path[15] = DFFE(M4_sload_path[15]_lut_out, GLOBAL(DB1_outclock1), !H1L4Q, , );

--M4L33 is timer:timer_inst|lpm_counter:systime_cnt_rtl_52|alt_synch_counter:wysi_counter|counter_cell[15]~COUT
--operation mode is arithmetic

M4L33 = CARRY(!M4L13 # !M4_sload_path[15]);


--M4_sload_path[14] is timer:timer_inst|lpm_counter:systime_cnt_rtl_52|alt_synch_counter:wysi_counter|sload_path[14]
--operation mode is arithmetic

M4_sload_path[14]_lut_out = M4_sload_path[14] $ !M4L92;
M4_sload_path[14] = DFFE(M4_sload_path[14]_lut_out, GLOBAL(DB1_outclock1), !H1L4Q, , );

--M4L13 is timer:timer_inst|lpm_counter:systime_cnt_rtl_52|alt_synch_counter:wysi_counter|counter_cell[14]~COUT
--operation mode is arithmetic

M4L13 = CARRY(M4_sload_path[14] & !M4L92);


--M4_sload_path[13] is timer:timer_inst|lpm_counter:systime_cnt_rtl_52|alt_synch_counter:wysi_counter|sload_path[13]
--operation mode is arithmetic

M4_sload_path[13]_lut_out = M4_sload_path[13] $ M4L72;
M4_sload_path[13] = DFFE(M4_sload_path[13]_lut_out, GLOBAL(DB1_outclock1), !H1L4Q, , );

--M4L92 is timer:timer_inst|lpm_counter:systime_cnt_rtl_52|alt_synch_counter:wysi_counter|counter_cell[13]~COUT
--operation mode is arithmetic

M4L92 = CARRY(!M4L72 # !M4_sload_path[13]);


--M4_sload_path[12] is timer:timer_inst|lpm_counter:systime_cnt_rtl_52|alt_synch_counter:wysi_counter|sload_path[12]
--operation mode is arithmetic

M4_sload_path[12]_lut_out = M4_sload_path[12] $ !M4L52;
M4_sload_path[12] = DFFE(M4_sload_path[12]_lut_out, GLOBAL(DB1_outclock1), !H1L4Q, , );

--M4L72 is timer:timer_inst|lpm_counter:systime_cnt_rtl_52|alt_synch_counter:wysi_counter|counter_cell[12]~COUT
--operation mode is arithmetic

M4L72 = CARRY(M4_sload_path[12] & !M4L52);


--M4_sload_path[11] is timer:timer_inst|lpm_counter:systime_cnt_rtl_52|alt_synch_counter:wysi_counter|sload_path[11]
--operation mode is arithmetic

M4_sload_path[11]_lut_out = M4_sload_path[11] $ M4L32;
M4_sload_path[11] = DFFE(M4_sload_path[11]_lut_out, GLOBAL(DB1_outclock1), !H1L4Q, , );

--M4L52 is timer:timer_inst|lpm_counter:systime_cnt_rtl_52|alt_synch_counter:wysi_counter|counter_cell[11]~COUT
--operation mode is arithmetic

M4L52 = CARRY(!M4L32 # !M4_sload_path[11]);


--M4_sload_path[10] is timer:timer_inst|lpm_counter:systime_cnt_rtl_52|alt_synch_counter:wysi_counter|sload_path[10]
--operation mode is arithmetic

M4_sload_path[10]_lut_out = M4_sload_path[10] $ !M4L12;
M4_sload_path[10] = DFFE(M4_sload_path[10]_lut_out, GLOBAL(DB1_outclock1), !H1L4Q, , );

--M4L32 is timer:timer_inst|lpm_counter:systime_cnt_rtl_52|alt_synch_counter:wysi_counter|counter_cell[10]~COUT
--operation mode is arithmetic

M4L32 = CARRY(M4_sload_path[10] & !M4L12);


--M4_sload_path[9] is timer:timer_inst|lpm_counter:systime_cnt_rtl_52|alt_synch_counter:wysi_counter|sload_path[9]
--operation mode is arithmetic

M4_sload_path[9]_lut_out = M4_sload_path[9] $ M4L91;
M4_sload_path[9] = DFFE(M4_sload_path[9]_lut_out, GLOBAL(DB1_outclock1), !H1L4Q, , );

--M4L12 is timer:timer_inst|lpm_counter:systime_cnt_rtl_52|alt_synch_counter:wysi_counter|counter_cell[9]~COUT
--operation mode is arithmetic

M4L12 = CARRY(!M4L91 # !M4_sload_path[9]);


--M4_sload_path[8] is timer:timer_inst|lpm_counter:systime_cnt_rtl_52|alt_synch_counter:wysi_counter|sload_path[8]
--operation mode is arithmetic

M4_sload_path[8]_lut_out = M4_sload_path[8] $ !M4L71;
M4_sload_path[8] = DFFE(M4_sload_path[8]_lut_out, GLOBAL(DB1_outclock1), !H1L4Q, , );

--M4L91 is timer:timer_inst|lpm_counter:systime_cnt_rtl_52|alt_synch_counter:wysi_counter|counter_cell[8]~COUT
--operation mode is arithmetic

M4L91 = CARRY(M4_sload_path[8] & !M4L71);


--M4_sload_path[7] is timer:timer_inst|lpm_counter:systime_cnt_rtl_52|alt_synch_counter:wysi_counter|sload_path[7]
--operation mode is arithmetic

M4_sload_path[7]_lut_out = M4_sload_path[7] $ M4L51;
M4_sload_path[7] = DFFE(M4_sload_path[7]_lut_out, GLOBAL(DB1_outclock1), !H1L4Q, , );

--M4L71 is timer:timer_inst|lpm_counter:systime_cnt_rtl_52|alt_synch_counter:wysi_counter|counter_cell[7]~COUT
--operation mode is arithmetic

M4L71 = CARRY(!M4L51 # !M4_sload_path[7]);


--M4_sload_path[6] is timer:timer_inst|lpm_counter:systime_cnt_rtl_52|alt_synch_counter:wysi_counter|sload_path[6]
--operation mode is arithmetic

M4_sload_path[6]_lut_out = M4_sload_path[6] $ !M4L31;
M4_sload_path[6] = DFFE(M4_sload_path[6]_lut_out, GLOBAL(DB1_outclock1), !H1L4Q, , );

--M4L51 is timer:timer_inst|lpm_counter:systime_cnt_rtl_52|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is arithmetic

M4L51 = CARRY(M4_sload_path[6] & !M4L31);


--M4_sload_path[5] is timer:timer_inst|lpm_counter:systime_cnt_rtl_52|alt_synch_counter:wysi_counter|sload_path[5]
--operation mode is arithmetic

M4_sload_path[5]_lut_out = M4_sload_path[5] $ M4L11;
M4_sload_path[5] = DFFE(M4_sload_path[5]_lut_out, GLOBAL(DB1_outclock1), !H1L4Q, , );

--M4L31 is timer:timer_inst|lpm_counter:systime_cnt_rtl_52|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is arithmetic

M4L31 = CARRY(!M4L11 # !M4_sload_path[5]);


--M4_sload_path[4] is timer:timer_inst|lpm_counter:systime_cnt_rtl_52|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is arithmetic

M4_sload_path[4]_lut_out = M4_sload_path[4] $ !M4L9;
M4_sload_path[4] = DFFE(M4_sload_path[4]_lut_out, GLOBAL(DB1_outclock1), !H1L4Q, , );

--M4L11 is timer:timer_inst|lpm_counter:systime_cnt_rtl_52|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is arithmetic

M4L11 = CARRY(M4_sload_path[4] & !M4L9);


--M4_sload_path[3] is timer:timer_inst|lpm_counter:systime_cnt_rtl_52|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is arithmetic

M4_sload_path[3]_lut_out = M4_sload_path[3] $ M4L7;
M4_sload_path[3] = DFFE(M4_sload_path[3]_lut_out, GLOBAL(DB1_outclock1), !H1L4Q, , );

--M4L9 is timer:timer_inst|lpm_counter:systime_cnt_rtl_52|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is arithmetic

M4L9 = CARRY(!M4L7 # !M4_sload_path[3]);


--M4_sload_path[2] is timer:timer_inst|lpm_counter:systime_cnt_rtl_52|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is arithmetic

M4_sload_path[2]_lut_out = M4_sload_path[2] $ !M4L5;
M4_sload_path[2] = DFFE(M4_sload_path[2]_lut_out, GLOBAL(DB1_outclock1), !H1L4Q, , );

--M4L7 is timer:timer_inst|lpm_counter:systime_cnt_rtl_52|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

M4L7 = CARRY(M4_sload_path[2] & !M4L5);


--M4_sload_path[1] is timer:timer_inst|lpm_counter:systime_cnt_rtl_52|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is arithmetic

M4_sload_path[1]_lut_out = M4_sload_path[1] $ M4L3;
M4_sload_path[1] = DFFE(M4_sload_path[1]_lut_out, GLOBAL(DB1_outclock1), !H1L4Q, , );

--M4L5 is timer:timer_inst|lpm_counter:systime_cnt_rtl_52|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

M4L5 = CARRY(!M4L3 # !M4_sload_path[1]);


--M4_sload_path[0] is timer:timer_inst|lpm_counter:systime_cnt_rtl_52|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

M4_sload_path[0]_lut_out = !M4_sload_path[0];
M4_sload_path[0] = DFFE(M4_sload_path[0]_lut_out, GLOBAL(DB1_outclock1), !H1L4Q, , );

--M4L3 is timer:timer_inst|lpm_counter:systime_cnt_rtl_52|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

M4L3 = CARRY(M4_sload_path[0]);


--M1_sload_path[1] is lpm_counter:CNT_rtl_51|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is normal

M1_sload_path[1]_lut_out = M1_sload_path[1] $ M1L3;
M1_sload_path[1] = DFFE(M1_sload_path[1]_lut_out, GLOBAL(DB1_outclock0), , , );


--M1_sload_path[0] is lpm_counter:CNT_rtl_51|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

M1_sload_path[0]_lut_out = !M1_sload_path[0];
M1_sload_path[0] = DFFE(M1_sload_path[0]_lut_out, GLOBAL(DB1_outclock0), , , );

--M1L3 is lpm_counter:CNT_rtl_51|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

M1L3 = CARRY(M1_sload_path[0]);


--M3_sload_path[0] is lpm_counter:PGM_rtl_50|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

M3_sload_path[0]_lut_out = !M3_sload_path[0];
M3_sload_path[0] = DFFE(M3_sload_path[0]_lut_out, GLOBAL(DB2_outclock1), , , );

--M3L4 is lpm_counter:PGM_rtl_50|alt_synch_counter:wysi_counter|counter_cell[0]~lut2
--operation mode is qfbk_counter

M3L4 = CARRY(M3_sload_path[0]);


--S4L2 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_687_rtl_3|addcore:adder|$00006~1
--operation mode is arithmetic

S4L2 = N1_Qcalc[31];

--S4_$00006 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_687_rtl_3|addcore:adder|$00006
--operation mode is arithmetic

S4_$00006 = CARRY(S4L2);


--S3L2 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_687_rtl_1|addcore:adder|$00006~1
--operation mode is arithmetic

S3L2 = !S4L2;

--S3_$00006 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_687_rtl_1|addcore:adder|$00006
--operation mode is arithmetic

S3_$00006 = CARRY(!S4L2);


--S2L2 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_2|addcore:adder|$00006~1
--operation mode is arithmetic

S2L2 = S4L2;

--S2_$00006 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_2|addcore:adder|$00006
--operation mode is arithmetic

S2_$00006 = CARRY(S4L2);


--S1L2 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_0|addcore:adder|$00006~1
--operation mode is arithmetic

S1L2 = !S4L2;

--S1_$00006 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_0|addcore:adder|$00006
--operation mode is arithmetic

S1_$00006 = CARRY(!S4L2);


--HB2_portadataout[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp2|portadataout[0]
HB2_portadataout[0] = INPUT();


--HB1_portadataout[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[0]
HB1_portadataout[0] = INPUT();


--GB1_core is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core
GB1_core = INPUT();

--GB1_MASTERHWRITE is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWRITE
GB1_MASTERHWRITE = INPUT();

--GB1L37 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMCLK
GB1L37 = INPUT();

--GB1L57 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMCLKN
GB1L57 = INPUT();

--GB1L47 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMCLKE
GB1L47 = INPUT();

--GB1L421 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMWEN
GB1L421 = INPUT();

--GB1L27 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMCASN
GB1L27 = INPUT();

--GB1L321 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMRASN
GB1L321 = INPUT();

--GB1L811 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQSOE
GB1L811 = INPUT();

--GB1L25 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIWEN
GB1L25 = INPUT();

--GB1L15 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIOEN
GB1L15 = INPUT();

--GB1L92 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBICLK
GB1L92 = INPUT();

--GB1L43 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOE
GB1L43 = INPUT();

--GB1L941 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~UARTRION
GB1L941 = INPUT();

--GB1L641 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~UARTDCDON
GB1L641 = INPUT();

--GB1L741 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~UARTDCDRIOE
GB1L741 = INPUT();

--GB1L151 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~UARTTXD
GB1L151 = INPUT();

--GB1L051 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~UARTRTSN
GB1L051 = INPUT();

--GB1L841 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~UARTDTRN
GB1L841 = INPUT();

--GB1_MASTERHADDR[2] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[2]
GB1_MASTERHADDR[2] = INPUT();

--GB1_MASTERHADDR[3] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[3]
GB1_MASTERHADDR[3] = INPUT();

--GB1_MASTERHADDR[4] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[4]
GB1_MASTERHADDR[4] = INPUT();

--GB1_MASTERHADDR[5] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[5]
GB1_MASTERHADDR[5] = INPUT();

--GB1_MASTERHADDR[6] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[6]
GB1_MASTERHADDR[6] = INPUT();

--GB1_MASTERHADDR[7] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[7]
GB1_MASTERHADDR[7] = INPUT();

--GB1_MASTERHADDR[8] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[8]
GB1_MASTERHADDR[8] = INPUT();

--GB1_MASTERHADDR[12] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[12]
GB1_MASTERHADDR[12] = INPUT();

--GB1_MASTERHADDR[13] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[13]
GB1_MASTERHADDR[13] = INPUT();

--GB1_MASTERHADDR[14] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[14]
GB1_MASTERHADDR[14] = INPUT();

--GB1_MASTERHADDR[15] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[15]
GB1_MASTERHADDR[15] = INPUT();

--GB1_MASTERHADDR[18] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[18]
GB1_MASTERHADDR[18] = INPUT();

--GB1_MASTERHADDR[19] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[19]
GB1_MASTERHADDR[19] = INPUT();

--GB1_MASTERHTRANS[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHTRANS[0]
GB1_MASTERHTRANS[0] = INPUT();

--GB1_MASTERHTRANS[1] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHTRANS[1]
GB1_MASTERHTRANS[1] = INPUT();

--GB1_MASTERHSIZE[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHSIZE[0]
GB1_MASTERHSIZE[0] = INPUT();

--GB1_MASTERHSIZE[1] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHSIZE[1]
GB1_MASTERHSIZE[1] = INPUT();

--GB1_MASTERHBURST[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHBURST[0]
GB1_MASTERHBURST[0] = INPUT();

--GB1_MASTERHBURST[1] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHBURST[1]
GB1_MASTERHBURST[1] = INPUT();

--GB1_MASTERHBURST[2] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHBURST[2]
GB1_MASTERHBURST[2] = INPUT();

--GB1_MASTERHWDATA[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[0]
GB1_MASTERHWDATA[0] = INPUT();

--GB1_MASTERHWDATA[1] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[1]
GB1_MASTERHWDATA[1] = INPUT();

--GB1_MASTERHWDATA[2] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[2]
GB1_MASTERHWDATA[2] = INPUT();

--GB1_MASTERHWDATA[3] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[3]
GB1_MASTERHWDATA[3] = INPUT();

--GB1_MASTERHWDATA[4] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[4]
GB1_MASTERHWDATA[4] = INPUT();

--GB1_MASTERHWDATA[5] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[5]
GB1_MASTERHWDATA[5] = INPUT();

--GB1_MASTERHWDATA[6] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[6]
GB1_MASTERHWDATA[6] = INPUT();

--GB1_MASTERHWDATA[7] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[7]
GB1_MASTERHWDATA[7] = INPUT();

--GB1_MASTERHWDATA[8] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[8]
GB1_MASTERHWDATA[8] = INPUT();

--GB1_MASTERHWDATA[9] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[9]
GB1_MASTERHWDATA[9] = INPUT();

--GB1_MASTERHWDATA[10] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[10]
GB1_MASTERHWDATA[10] = INPUT();

--GB1_MASTERHWDATA[11] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[11]
GB1_MASTERHWDATA[11] = INPUT();

--GB1_MASTERHWDATA[12] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[12]
GB1_MASTERHWDATA[12] = INPUT();

--GB1_MASTERHWDATA[13] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[13]
GB1_MASTERHWDATA[13] = INPUT();

--GB1_MASTERHWDATA[14] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[14]
GB1_MASTERHWDATA[14] = INPUT();

--GB1_MASTERHWDATA[15] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[15]
GB1_MASTERHWDATA[15] = INPUT();

--GB1_MASTERHWDATA[16] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[16]
GB1_MASTERHWDATA[16] = INPUT();

--GB1_MASTERHWDATA[17] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[17]
GB1_MASTERHWDATA[17] = INPUT();

--GB1_MASTERHWDATA[18] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[18]
GB1_MASTERHWDATA[18] = INPUT();

--GB1_MASTERHWDATA[19] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[19]
GB1_MASTERHWDATA[19] = INPUT();

--GB1_MASTERHWDATA[20] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[20]
GB1_MASTERHWDATA[20] = INPUT();

--GB1_MASTERHWDATA[21] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[21]
GB1_MASTERHWDATA[21] = INPUT();

--GB1_MASTERHWDATA[22] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[22]
GB1_MASTERHWDATA[22] = INPUT();

--GB1_MASTERHWDATA[23] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[23]
GB1_MASTERHWDATA[23] = INPUT();

--GB1_MASTERHWDATA[24] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[24]
GB1_MASTERHWDATA[24] = INPUT();

--GB1_MASTERHWDATA[25] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[25]
GB1_MASTERHWDATA[25] = INPUT();

--GB1_MASTERHWDATA[26] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[26]
GB1_MASTERHWDATA[26] = INPUT();

--GB1_MASTERHWDATA[27] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[27]
GB1_MASTERHWDATA[27] = INPUT();

--GB1_MASTERHWDATA[28] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[28]
GB1_MASTERHWDATA[28] = INPUT();

--GB1_MASTERHWDATA[29] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[29]
GB1_MASTERHWDATA[29] = INPUT();

--GB1_MASTERHWDATA[30] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[30]
GB1_MASTERHWDATA[30] = INPUT();

--GB1_MASTERHWDATA[31] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[31]
GB1_MASTERHWDATA[31] = INPUT();

--GB1L87 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQM0
GB1L87 = INPUT();

--GB1L97 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQM1
GB1L97 = INPUT();

--GB1L08 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQM2
GB1L08 = INPUT();

--GB1L18 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQM3
GB1L18 = INPUT();

--GB1L75 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR0
GB1L75 = INPUT();

--GB1L85 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR1
GB1L85 = INPUT();

--GB1L95 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR2
GB1L95 = INPUT();

--GB1L06 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR3
GB1L06 = INPUT();

--GB1L16 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR4
GB1L16 = INPUT();

--GB1L26 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR5
GB1L26 = INPUT();

--GB1L36 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR6
GB1L36 = INPUT();

--GB1L46 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR7
GB1L46 = INPUT();

--GB1L56 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR8
GB1L56 = INPUT();

--GB1L66 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR9
GB1L66 = INPUT();

--GB1L76 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR10
GB1L76 = INPUT();

--GB1L86 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR11
GB1L86 = INPUT();

--GB1L96 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR12
GB1L96 = INPUT();

--GB1L07 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR13
GB1L07 = INPUT();

--GB1L17 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR14
GB1L17 = INPUT();

--GB1L67 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMCSN0
GB1L67 = INPUT();

--GB1L77 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMCSN1
GB1L77 = INPUT();

--GB1L68 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT0
GB1L68 = INPUT();

--GB1L78 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT1
GB1L78 = INPUT();

--GB1L88 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT2
GB1L88 = INPUT();

--GB1L98 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT3
GB1L98 = INPUT();

--GB1L09 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT4
GB1L09 = INPUT();

--GB1L19 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT5
GB1L19 = INPUT();

--GB1L29 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT6
GB1L29 = INPUT();

--GB1L39 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT7
GB1L39 = INPUT();

--GB1L49 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT8
GB1L49 = INPUT();

--GB1L59 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT9
GB1L59 = INPUT();

--GB1L69 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT10
GB1L69 = INPUT();

--GB1L79 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT11
GB1L79 = INPUT();

--GB1L89 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT12
GB1L89 = INPUT();

--GB1L99 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT13
GB1L99 = INPUT();

--GB1L001 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT14
GB1L001 = INPUT();

--GB1L101 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT15
GB1L101 = INPUT();

--GB1L201 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT16
GB1L201 = INPUT();

--GB1L301 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT17
GB1L301 = INPUT();

--GB1L401 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT18
GB1L401 = INPUT();

--GB1L501 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT19
GB1L501 = INPUT();

--GB1L601 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT20
GB1L601 = INPUT();

--GB1L701 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT21
GB1L701 = INPUT();

--GB1L801 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT22
GB1L801 = INPUT();

--GB1L901 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT23
GB1L901 = INPUT();

--GB1L011 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT24
GB1L011 = INPUT();

--GB1L111 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT25
GB1L111 = INPUT();

--GB1L211 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT26
GB1L211 = INPUT();

--GB1L311 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT27
GB1L311 = INPUT();

--GB1L411 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT28
GB1L411 = INPUT();

--GB1L511 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT29
GB1L511 = INPUT();

--GB1L611 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT30
GB1L611 = INPUT();

--GB1L711 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT31
GB1L711 = INPUT();

--GB1L911 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQSOUT0
GB1L911 = INPUT();

--GB1L021 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQSOUT1
GB1L021 = INPUT();

--GB1L121 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQSOUT2
GB1L121 = INPUT();

--GB1L221 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQSOUT3
GB1L221 = INPUT();

--GB1L28 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOE0
GB1L28 = INPUT();

--GB1L38 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOE1
GB1L38 = INPUT();

--GB1L48 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOE2
GB1L48 = INPUT();

--GB1L58 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOE3
GB1L58 = INPUT();

--GB1L53 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT0
GB1L53 = INPUT();

--GB1L63 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT1
GB1L63 = INPUT();

--GB1L73 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT2
GB1L73 = INPUT();

--GB1L83 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT3
GB1L83 = INPUT();

--GB1L93 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT4
GB1L93 = INPUT();

--GB1L04 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT5
GB1L04 = INPUT();

--GB1L14 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT6
GB1L14 = INPUT();

--GB1L24 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT7
GB1L24 = INPUT();

--GB1L34 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT8
GB1L34 = INPUT();

--GB1L44 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT9
GB1L44 = INPUT();

--GB1L54 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT10
GB1L54 = INPUT();

--GB1L64 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT11
GB1L64 = INPUT();

--GB1L74 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT12
GB1L74 = INPUT();

--GB1L84 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT13
GB1L84 = INPUT();

--GB1L94 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT14
GB1L94 = INPUT();

--GB1L05 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT15
GB1L05 = INPUT();

--GB1L72 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIBE0
GB1L72 = INPUT();

--GB1L82 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIBE1
GB1L82 = INPUT();

--GB1L03 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBICSN0
GB1L03 = INPUT();

--GB1L13 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBICSN1
GB1L13 = INPUT();

--GB1L23 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBICSN2
GB1L23 = INPUT();

--GB1L33 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBICSN3
GB1L33 = INPUT();

--GB1L2 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR0
GB1L2 = INPUT();

--GB1L3 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR1
GB1L3 = INPUT();

--GB1L4 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR2
GB1L4 = INPUT();

--GB1L5 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR3
GB1L5 = INPUT();

--GB1L6 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR4
GB1L6 = INPUT();

--GB1L7 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR5
GB1L7 = INPUT();

--GB1L8 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR6
GB1L8 = INPUT();

--GB1L9 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR7
GB1L9 = INPUT();

--GB1L01 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR8
GB1L01 = INPUT();

--GB1L11 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR9
GB1L11 = INPUT();

--GB1L21 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR10
GB1L21 = INPUT();

--GB1L31 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR11
GB1L31 = INPUT();

--GB1L41 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR12
GB1L41 = INPUT();

--GB1L51 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR13
GB1L51 = INPUT();

--GB1L61 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR14
GB1L61 = INPUT();

--GB1L71 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR15
GB1L71 = INPUT();

--GB1L81 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR16
GB1L81 = INPUT();

--GB1L91 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR17
GB1L91 = INPUT();

--GB1L02 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR18
GB1L02 = INPUT();

--GB1L12 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR19
GB1L12 = INPUT();

--GB1L22 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR20
GB1L22 = INPUT();

--GB1L32 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR21
GB1L32 = INPUT();

--GB1L42 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR22
GB1L42 = INPUT();

--GB1L52 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR23
GB1L52 = INPUT();

--GB1L62 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR24
GB1L62 = INPUT();


--E1L33Q is com_dac_tx:inst_com_DAC_TX|COM_TX_SLEEP~reg0
--operation mode is normal

E1L33Q_lut_out = VCC;
E1L33Q = DFFE(E1L33Q_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , );


--E1L23Q is com_dac_tx:inst_com_DAC_TX|COM_DB[13]~reg0
--operation mode is normal

E1L23Q_lut_out = W2_q[7];
E1L23Q = DFFE(E1L23Q_lut_out, GLOBAL(DB1_outclock0), , , !H1L4Q);


--E1L13Q is com_dac_tx:inst_com_DAC_TX|COM_DB[12]~reg0
--operation mode is normal

E1L13Q_lut_out = W2_q[7] $ (J1_command_0_local[10] # E1L14 # !U53L01);
E1L13Q = DFFE(E1L13Q_lut_out, GLOBAL(DB1_outclock0), , , !H1L4Q);


--E1L03Q is com_dac_tx:inst_com_DAC_TX|COM_DB[11]~reg0
--operation mode is normal

E1L03Q_lut_out = W2_q[7] $ (J1_command_0_local[10] # !U83L21);
E1L03Q = DFFE(E1L03Q_lut_out, GLOBAL(DB1_outclock0), , , !H1L4Q);


--E1L92Q is com_dac_tx:inst_com_DAC_TX|COM_DB[10]~reg0
--operation mode is normal

E1L92Q_lut_out = W2_q[7] $ (!U14L41 # !CB1L3 # !E1L83);
E1L92Q = DFFE(E1L92Q_lut_out, GLOBAL(DB1_outclock0), , , !H1L4Q);


--E1L82Q is com_dac_tx:inst_com_DAC_TX|COM_DB[9]~reg0
--operation mode is normal

E1L82Q_lut_out = W2_q[7] $ (E1L04 # !U44L61 # !E1L93);
E1L82Q = DFFE(E1L82Q_lut_out, GLOBAL(DB1_outclock0), , , !H1L4Q);


--E1L72Q is com_dac_tx:inst_com_DAC_TX|COM_DB[8]~reg0
--operation mode is normal

E1L72Q_lut_out = W2_q[7] $ (E1L04 # !U74L81);
E1L72Q = DFFE(E1L72Q_lut_out, GLOBAL(DB1_outclock0), , , !H1L4Q);


--E1L62Q is com_dac_tx:inst_com_DAC_TX|COM_DB[7]~reg0
--operation mode is normal

E1L62Q_lut_out = U05L02 $ !W2_q[7];
E1L62Q = DFFE(E1L62Q_lut_out, GLOBAL(DB1_outclock0), , , !H1L4Q);


--E1L52Q is com_dac_tx:inst_com_DAC_TX|COM_DB[6]~reg0
--operation mode is normal

E1L52Q_lut_out = U35_cout[8] $ !W2_q[7];
E1L52Q = DFFE(E1L52Q_lut_out, GLOBAL(DB1_outclock0), , , !H1L4Q);


--B1L3Q is ahb_slave:ahb_slave_inst|masterhready~reg0
--operation mode is normal

B1L3Q_lut_out = !B1L45Q & !B1L63 & !B1L53 & !B1L73;
B1L3Q = DFFE(B1L3Q_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , );


--FB1L1 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|dp_feedback_sum~0
--operation mode is normal

FB1L1 = HB2_portadataout[0] & HB1_portadataout[0];


--J1L682Q is slaveregister:slaveregister_inst|reg_rdata[0]~reg0
--operation mode is normal

J1L682Q_lut_out = A1L652 # W3_q[0] & (A1L901 # !J1_reduce_nor_3);
J1L682Q = DFFE(J1L682Q_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , );


--J1L782Q is slaveregister:slaveregister_inst|reg_rdata[1]~reg0
--operation mode is normal

J1L782Q_lut_out = A1L011 # A1L713 & (A1L621 # A1L062);
J1L782Q = DFFE(J1L782Q_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , );


--J1L882Q is slaveregister:slaveregister_inst|reg_rdata[2]~reg0
--operation mode is normal

J1L882Q_lut_out = A1L111 # A1L713 & (A1L933 # A1L152);
J1L882Q = DFFE(J1L882Q_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , );


--J1L982Q is slaveregister:slaveregister_inst|reg_rdata[3]~reg0
--operation mode is normal

J1L982Q_lut_out = A1L211 # A1L713 & (A1L031 # A1L462);
J1L982Q = DFFE(J1L982Q_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , );


--J1L092Q is slaveregister:slaveregister_inst|reg_rdata[4]~reg0
--operation mode is normal

J1L092Q_lut_out = A1L311 # A1L713 & (A1L231 # A1L862);
J1L092Q = DFFE(J1L092Q_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , );


--J1L192Q is slaveregister:slaveregister_inst|reg_rdata[5]~reg0
--operation mode is normal

J1L192Q_lut_out = A1L411 # A1L713 & (A1L431 # A1L272);
J1L192Q = DFFE(J1L192Q_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , );


--J1L292Q is slaveregister:slaveregister_inst|reg_rdata[6]~reg0
--operation mode is normal

J1L292Q_lut_out = A1L511 # A1L713 & (A1L631 # A1L672);
J1L292Q = DFFE(J1L292Q_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , );


--J1L392Q is slaveregister:slaveregister_inst|reg_rdata[7]~reg0
--operation mode is normal

J1L392Q_lut_out = A1L611 # A1L713 & (A1L831 # A1L082);
J1L392Q = DFFE(J1L392Q_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , );


--J1L492Q is slaveregister:slaveregister_inst|reg_rdata[8]~reg0
--operation mode is normal

J1L492Q_lut_out = A1L711 # A1L713 & (A1L041 # A1L482);
J1L492Q = DFFE(J1L492Q_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , );


--J1L592Q is slaveregister:slaveregister_inst|reg_rdata[9]~reg0
--operation mode is normal

J1L592Q_lut_out = A1L811 # A1L713 & (A1L241 # A1L882);
J1L592Q = DFFE(J1L592Q_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , );


--J1L692Q is slaveregister:slaveregister_inst|reg_rdata[10]~reg0
--operation mode is normal

J1L692Q_lut_out = A1L911 # A1L713 & (A1L441 # A1L292);
J1L692Q = DFFE(J1L692Q_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , );


--J1L792Q is slaveregister:slaveregister_inst|reg_rdata[11]~reg0
--operation mode is normal

J1L792Q_lut_out = A1L021 # A1L713 & (A1L641 # A1L692);
J1L792Q = DFFE(J1L792Q_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , );


--J1L892Q is slaveregister:slaveregister_inst|reg_rdata[12]~reg0
--operation mode is normal

J1L892Q_lut_out = A1L121 # A1L713 & (A1L841 # A1L003);
J1L892Q = DFFE(J1L892Q_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , );


--J1L992Q is slaveregister:slaveregister_inst|reg_rdata[13]~reg0
--operation mode is normal

J1L992Q_lut_out = A1L221 # A1L713 & (A1L051 # A1L403);
J1L992Q = DFFE(J1L992Q_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , );


--J1L003Q is slaveregister:slaveregister_inst|reg_rdata[14]~reg0
--operation mode is normal

J1L003Q_lut_out = A1L321 # A1L713 & (A1L251 # A1L803);
J1L003Q = DFFE(J1L003Q_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , );


--J1L103Q is slaveregister:slaveregister_inst|reg_rdata[15]~reg0
--operation mode is normal

J1L103Q_lut_out = A1L043 # W3_q[15] & (A1L901 # !J1_reduce_nor_3);
J1L103Q = DFFE(J1L103Q_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , );


--J1L203Q is slaveregister:slaveregister_inst|reg_rdata[16]~reg0
--operation mode is normal

J1L203Q_lut_out = A1L713 & (A1L951 # D1_I[16] & A1L013);
J1L203Q = DFFE(J1L203Q_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , );


--J1L303Q is slaveregister:slaveregister_inst|reg_rdata[17]~reg0
--operation mode is normal

J1L303Q_lut_out = A1L713 & (A1L461 # D1_I[17] & A1L013);
J1L303Q = DFFE(J1L303Q_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , );


--J1L403Q is slaveregister:slaveregister_inst|reg_rdata[18]~reg0
--operation mode is normal

J1L403Q_lut_out = A1L713 & (A1L961 # D1_I[18] & A1L013);
J1L403Q = DFFE(J1L403Q_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , );


--J1L503Q is slaveregister:slaveregister_inst|reg_rdata[19]~reg0
--operation mode is normal

J1L503Q_lut_out = A1L713 & (A1L471 # D1_I[19] & A1L013);
J1L503Q = DFFE(J1L503Q_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , );


--J1L603Q is slaveregister:slaveregister_inst|reg_rdata[20]~reg0
--operation mode is normal

J1L603Q_lut_out = A1L713 & (A1L971 # D1_I[20] & A1L013);
J1L603Q = DFFE(J1L603Q_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , );


--J1L703Q is slaveregister:slaveregister_inst|reg_rdata[21]~reg0
--operation mode is normal

J1L703Q_lut_out = A1L713 & (A1L481 # D1_I[21] & A1L013);
J1L703Q = DFFE(J1L703Q_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , );


--J1L803Q is slaveregister:slaveregister_inst|reg_rdata[22]~reg0
--operation mode is normal

J1L803Q_lut_out = A1L713 & (A1L981 # D1_I[22] & A1L013);
J1L803Q = DFFE(J1L803Q_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , );


--J1L903Q is slaveregister:slaveregister_inst|reg_rdata[23]~reg0
--operation mode is normal

J1L903Q_lut_out = A1L713 & (A1L491 # D1_I[23] & A1L013);
J1L903Q = DFFE(J1L903Q_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , );


--J1L013Q is slaveregister:slaveregister_inst|reg_rdata[24]~reg0
--operation mode is normal

J1L013Q_lut_out = A1L713 & (A1L991 # D1_I[24] & A1L013);
J1L013Q = DFFE(J1L013Q_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , );


--J1L113Q is slaveregister:slaveregister_inst|reg_rdata[25]~reg0
--operation mode is normal

J1L113Q_lut_out = A1L713 & (A1L402 # D1_I[25] & A1L013);
J1L113Q = DFFE(J1L113Q_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , );


--J1L213Q is slaveregister:slaveregister_inst|reg_rdata[26]~reg0
--operation mode is normal

J1L213Q_lut_out = A1L713 & (A1L902 # D1_I[26] & A1L013);
J1L213Q = DFFE(J1L213Q_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , );


--J1L313Q is slaveregister:slaveregister_inst|reg_rdata[27]~reg0
--operation mode is normal

J1L313Q_lut_out = A1L713 & (A1L412 # D1_I[27] & A1L013);
J1L313Q = DFFE(J1L313Q_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , );


--J1L413Q is slaveregister:slaveregister_inst|reg_rdata[28]~reg0
--operation mode is normal

J1L413Q_lut_out = A1L713 & (A1L912 # D1_I[28] & A1L013);
J1L413Q = DFFE(J1L413Q_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , );


--J1L513Q is slaveregister:slaveregister_inst|reg_rdata[29]~reg0
--operation mode is normal

J1L513Q_lut_out = A1L713 & (A1L422 # D1_I[29] & A1L013);
J1L513Q = DFFE(J1L513Q_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , );


--J1L613Q is slaveregister:slaveregister_inst|reg_rdata[30]~reg0
--operation mode is normal

J1L613Q_lut_out = A1L713 & (A1L922 # D1_I[30] & A1L013);
J1L613Q = DFFE(J1L613Q_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , );


--J1L713Q is slaveregister:slaveregister_inst|reg_rdata[31]~reg0
--operation mode is normal

J1L713Q_lut_out = A1L713 & (A1L332 # D1_I[31] & A1L013);
J1L713Q = DFFE(J1L713Q_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , );


--H1L4Q is roc:inst_ROC|RST~reg0
--operation mode is normal

H1L4Q_lut_out = !H1L3Q;
H1L4Q = DFFE(H1L4Q_lut_out, GLOBAL(DB1_outclock0), , , );


--W2_q[7] is com_dac_tx:inst_com_DAC_TX|sinerom:inst_sine|lpm_rom:lpm_rom_component|altrom:srom|q[7]
W2_q[7]_write_address = WR_ADDR(E1_addr_cnt[4], E1_addr_cnt[5], E1_addr_cnt[6], E1_addr_cnt[7], E1_addr_cnt[8], E1_addr_cnt[9], E1_addr_cnt[10], A1L801);
W2_q[7]_read_address = RD_ADDR(E1_addr_cnt[4], E1_addr_cnt[5], E1_addr_cnt[6], E1_addr_cnt[7], E1_addr_cnt[8], E1_addr_cnt[9], E1_addr_cnt[10], A1L801);
W2_q[7] = MEMORY_SEGMENT(, , , , , , , , , W2_q[7]_write_address, W2_q[7]_read_address);


--U53_cs_buffer[2] is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|lpm_add_sub:$00007|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]
--operation mode is arithmetic

U53_cs_buffer[2] = E1L53 $ !U53_cout[1];

--U53_cout[2] is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|lpm_add_sub:$00007|addcore:adder|a_csnbuffer:result_node|cout[2]
--operation mode is arithmetic

U53_cout[2] = CARRY(E1L53 & !U53_cout[1]);


--J1_command_0_local[10] is slaveregister:slaveregister_inst|command_0_local[10]
--operation mode is normal

J1_command_0_local[10]_lut_out = GB1_MASTERHWDATA[10];
J1_command_0_local[10] = DFFE(J1_command_0_local[10]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L08);


--J1_command_0_local[8] is slaveregister:slaveregister_inst|command_0_local[8]
--operation mode is normal

J1_command_0_local[8]_lut_out = GB1_MASTERHWDATA[8];
J1_command_0_local[8] = DFFE(J1_command_0_local[8]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L08);


--J1_command_0_local[9] is slaveregister:slaveregister_inst|command_0_local[9]
--operation mode is normal

J1_command_0_local[9]_lut_out = GB1_MASTERHWDATA[9];
J1_command_0_local[9] = DFFE(J1_command_0_local[9]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L08);


--E1L14 is com_dac_tx:inst_com_DAC_TX|divider[7]~376
--operation mode is normal

E1L14 = J1_command_0_local[8] & J1_command_0_local[9];


--U83_cs_buffer[3] is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|lpm_add_sub:$00009|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]
--operation mode is arithmetic

U83_cs_buffer[3] = E1L63 $ CB1L7 $ U83_cout[2];

--U83_cout[3] is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|lpm_add_sub:$00009|addcore:adder|a_csnbuffer:result_node|cout[3]
--operation mode is arithmetic

U83_cout[3] = CARRY(E1L63 & !CB1L7 & !U83_cout[2] # !E1L63 & (!U83_cout[2] # !CB1L7));


--CB1L3 is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|selnose[5][5]~121
--operation mode is normal

CB1L3 = E1L93 & !E1L04;


--U14_cs_buffer[4] is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|lpm_add_sub:$00011|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]
--operation mode is arithmetic

U14_cs_buffer[4] = E1L73 $ CB1_StageOut[3][3] $ !U14_cout[3];

--U14_cout[4] is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|lpm_add_sub:$00011|addcore:adder|a_csnbuffer:result_node|cout[4]
--operation mode is arithmetic

U14_cout[4] = CARRY(E1L73 & (CB1_StageOut[3][3] # !U14_cout[3]) # !E1L73 & CB1_StageOut[3][3] & !U14_cout[3]);


--U44_cs_buffer[5] is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|lpm_add_sub:$00013|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]
--operation mode is arithmetic

U44_cs_buffer[5] = E1L83 $ CB1_StageOut[4][4] $ U44_cout[4];

--U44_cout[5] is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|lpm_add_sub:$00013|addcore:adder|a_csnbuffer:result_node|cout[5]
--operation mode is arithmetic

U44_cout[5] = CARRY(E1L83 & !CB1_StageOut[4][4] & !U44_cout[4] # !E1L83 & (!U44_cout[4] # !CB1_StageOut[4][4]));


--U74_cs_buffer[6] is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|lpm_add_sub:$00015|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]
--operation mode is arithmetic

U74_cs_buffer[6] = E1L93 $ CB1_StageOut[5][5] $ !U74_cout[5];

--U74_cout[6] is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|lpm_add_sub:$00015|addcore:adder|a_csnbuffer:result_node|cout[6]
--operation mode is arithmetic

U74_cout[6] = CARRY(E1L93 & (CB1_StageOut[5][5] # !U74_cout[5]) # !E1L93 & CB1_StageOut[5][5] & !U74_cout[5]);


--U05_cs_buffer[7] is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|lpm_add_sub:$00017|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]
--operation mode is arithmetic

U05_cs_buffer[7] = CB1_StageOut[6][6] $ E1L04 $ !U05_cout[6];

--U05_cout[7] is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|lpm_add_sub:$00017|addcore:adder|a_csnbuffer:result_node|cout[7]
--operation mode is arithmetic

U05_cout[7] = CARRY(CB1_StageOut[6][6] & E1L04 & !U05_cout[6] # !CB1_StageOut[6][6] & (E1L04 # !U05_cout[6]));


--B1L45Q is ahb_slave:ahb_slave_inst|slave_state~12
--operation mode is normal

B1L45Q_lut_out = !GB1_MASTERHWRITE & (B1L03 # B1_reduce_nor_10 & B1L33);
B1L45Q = DFFE(B1L45Q_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , );


--B1L1 is ahb_slave:ahb_slave_inst|i~998
--operation mode is normal

B1L1 = GB1_MASTERHSIZE[1] & !GB1_MASTERHSIZE[0] & !GB1_MASTERHBURST[1] & !GB1_MASTERHBURST[2];


--B1L43 is ahb_slave:ahb_slave_inst|Select_545~64
--operation mode is normal

B1L43 = GB1_MASTERHTRANS[1] & (GB1_MASTERHTRANS[0] & !B1L3Q # !GB1_MASTERHTRANS[0] & GB1_MASTERHWRITE) # !GB1_MASTERHTRANS[1] & !B1L3Q;


--B1_reduce_nor_4 is ahb_slave:ahb_slave_inst|reduce_nor_4
--operation mode is normal

B1_reduce_nor_4 = GB1_MASTERHTRANS[0] # GB1_MASTERHTRANS[1];


--B1L05Q is ahb_slave:ahb_slave_inst|slave_state~8
--operation mode is normal

B1L05Q_lut_out = !B1L62 & (B1_reduce_nor_10 # !B1L52 & !B1L32);
B1L05Q = DFFE(B1L05Q_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , );


--B1L63 is ahb_slave:ahb_slave_inst|Select_545~224
--operation mode is normal

B1L63 = !B1L05Q & (B1L1 & B1L43 # !B1_reduce_nor_4);


--B1L15Q is ahb_slave:ahb_slave_inst|slave_state~9
--operation mode is normal

B1L15Q_lut_out = (B1L72 # B1L1 & B1L23 & GB1_MASTERHWRITE) & CASCADE(B1L7);
B1L15Q = DFFE(B1L15Q_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , );


--B1L53 is ahb_slave:ahb_slave_inst|Select_545~75
--operation mode is normal

B1L53 = B1L15Q & (GB1_MASTERHWRITE # !B1L2);


--B1L35Q is ahb_slave:ahb_slave_inst|slave_state~11
--operation mode is normal

B1L35Q_lut_out = !B1L1 & !B1L05Q & (GB1_MASTERHTRANS[0] # GB1_MASTERHTRANS[1]);
B1L35Q = DFFE(B1L35Q_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , );


--B1L25Q is ahb_slave:ahb_slave_inst|slave_state~10
--operation mode is normal

B1L25Q_lut_out = B1L82 # B1L45Q # B1L03 & GB1_MASTERHWRITE;
B1L25Q = DFFE(B1L25Q_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , );


--B1L73 is ahb_slave:ahb_slave_inst|Select_545~339
--operation mode is normal

B1L73 = B1L35Q # B1L25Q & (GB1_MASTERHWRITE # !GB1_MASTERHTRANS[1]);


--B1L61Q is ahb_slave:ahb_slave_inst|reg_address[13]~reg0
--operation mode is normal

B1L61Q_lut_out = B1L54 & (GB1_MASTERHADDR[13] # B1L61Q & !B1L84) # !B1L54 & B1L61Q & !B1L84;
B1L61Q = DFFE(B1L61Q_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , );


--B1L71Q is ahb_slave:ahb_slave_inst|reg_address[14]~reg0
--operation mode is normal

B1L71Q_lut_out = B1L54 & (GB1_MASTERHADDR[14] # B1L71Q & !B1L84) # !B1L54 & B1L71Q & !B1L84;
B1L71Q = DFFE(B1L71Q_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , );


--A1L513 is rtl~35136
--operation mode is normal

A1L513 = !B1L61Q & !B1L71Q;


--B1L51Q is ahb_slave:ahb_slave_inst|reg_address[12]~reg0
--operation mode is normal

B1L51Q_lut_out = B1L54 & (GB1_MASTERHADDR[12] # B1L51Q & !B1L84) # !B1L54 & B1L51Q & !B1L84;
B1L51Q = DFFE(B1L51Q_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , );


--B1L91Q is ahb_slave:ahb_slave_inst|reg_address[18]~reg0
--operation mode is normal

B1L91Q_lut_out = B1L54 & (GB1_MASTERHADDR[18] # B1L91Q & !B1L84) # !B1L54 & B1L91Q & !B1L84;
B1L91Q = DFFE(B1L91Q_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , );


--B1L02Q is ahb_slave:ahb_slave_inst|reg_address[19]~reg0
--operation mode is normal

B1L02Q_lut_out = B1L54 & (GB1_MASTERHADDR[19] # B1L02Q & !B1L84) # !B1L54 & B1L02Q & !B1L84;
B1L02Q = DFFE(B1L02Q_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , );


--A1L713 is rtl~35138
--operation mode is normal

A1L713 = A1L513 & B1L51Q & (B1L91Q # B1L02Q);

--A1L543 is rtl~35465
--operation mode is normal

A1L543 = A1L513 & B1L51Q & (B1L91Q # B1L02Q);


--B1L21Q is ahb_slave:ahb_slave_inst|reg_address[6]~reg0
--operation mode is normal

B1L21Q_lut_out = B1L54 & (GB1_MASTERHADDR[6] # B1L21Q & !B1L84) # !B1L54 & B1L21Q & !B1L84;
B1L21Q = DFFE(B1L21Q_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , );


--B1L8Q is ahb_slave:ahb_slave_inst|reg_address[2]~reg0
--operation mode is normal

B1L8Q_lut_out = B1L54 & (GB1_MASTERHADDR[2] # B1L8Q & !B1L84) # !B1L54 & B1L8Q & !B1L84;
B1L8Q = DFFE(B1L8Q_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , );


--A1L413 is rtl~35135
--operation mode is normal

A1L413 = !B1L21Q & !B1L8Q;

--A1L443 is rtl~35464
--operation mode is normal

A1L443 = !B1L21Q & !B1L8Q;


--J1_command_3_local[0] is slaveregister:slaveregister_inst|command_3_local[0]
--operation mode is normal

J1_command_3_local[0]_lut_out = GB1_MASTERHWDATA[0];
J1_command_3_local[0] = DFFE(J1_command_3_local[0]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L181);


--J1_com_ctrl_local[0] is slaveregister:slaveregister_inst|com_ctrl_local[0]
--operation mode is normal

J1_com_ctrl_local[0]_lut_out = GB1_MASTERHWDATA[0];
J1_com_ctrl_local[0] = DFFE(J1_com_ctrl_local[0]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L3);


--B1L01Q is ahb_slave:ahb_slave_inst|reg_address[4]~reg0
--operation mode is normal

B1L01Q_lut_out = B1L54 & (GB1_MASTERHADDR[4] # B1L01Q & !B1L84) # !B1L54 & B1L01Q & !B1L84;
B1L01Q = DFFE(B1L01Q_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , );


--B1L9Q is ahb_slave:ahb_slave_inst|reg_address[3]~reg0
--operation mode is normal

B1L9Q_lut_out = B1L54 & (GB1_MASTERHADDR[3] # B1L9Q & !B1L84) # !B1L54 & B1L9Q & !B1L84;
B1L9Q = DFFE(B1L9Q_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , );


--A1L452 is rtl~22721
--operation mode is normal

A1L452 = B1L01Q & J1_com_ctrl_local[0] & !B1L9Q # !B1L01Q & J1_command_3_local[0] & B1L9Q;


--D1_Q[0] is com_adc_rx:inst_com_ADC_RX|Q[0]
--operation mode is normal

D1_Q[0]_lut_out = D1_Qacc[0];
D1_Q[0] = DFFE(D1_Q[0]_lut_out, GLOBAL(DB1_outclock1), , , D1L231);


--J1_command_1_local[0] is slaveregister:slaveregister_inst|command_1_local[0]
--operation mode is normal

J1_command_1_local[0]_lut_out = GB1_MASTERHWDATA[0];
J1_command_1_local[0] = DFFE(J1_command_1_local[0]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L601);


--J1_command_0_local[0] is slaveregister:slaveregister_inst|command_0_local[0]
--operation mode is normal

J1_command_0_local[0]_lut_out = GB1_MASTERHWDATA[0];
J1_command_0_local[0] = DFFE(J1_command_0_local[0]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L08);


--J1L382 is slaveregister:slaveregister_inst|Mux_358_rtl_103_rtl_279~0
--operation mode is normal

J1L382 = B1L9Q & (B1L01Q # J1_command_1_local[0]) # !B1L9Q & !B1L01Q & J1_command_0_local[0];


--J1_command_2_local[0] is slaveregister:slaveregister_inst|command_2_local[0]
--operation mode is normal

J1_command_2_local[0]_lut_out = GB1_MASTERHWDATA[0];
J1_command_2_local[0] = DFFE(J1_command_2_local[0]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L141);


--J1L482 is slaveregister:slaveregister_inst|Mux_358_rtl_103_rtl_279~1
--operation mode is normal

J1L482 = J1L382 & (J1_command_2_local[0] # !B1L01Q) # !J1L382 & D1_Q[0] & B1L01Q;


--B1L11Q is ahb_slave:ahb_slave_inst|reg_address[5]~reg0
--operation mode is normal

B1L11Q_lut_out = B1L54 & (GB1_MASTERHADDR[5] # B1L11Q & !B1L84) # !B1L54 & B1L11Q & !B1L84;
B1L11Q = DFFE(B1L11Q_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , );


--A1L552 is rtl~22738
--operation mode is normal

A1L552 = A1L413 & (B1L11Q & A1L452 # !B1L11Q & J1L482);


--A1L652 is rtl~22743
--operation mode is normal

A1L652 = A1L713 & (A1L733 # A1L552 # A1L833);


--W3_q[0] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[0]
W3_q[0]_write_address = WR_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
W3_q[0]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
W3_q[0] = MEMORY_SEGMENT(, , , , , , , , , W3_q[0]_write_address, W3_q[0]_read_address);


--A1L901 is rtl~1093
--operation mode is normal

A1L901 = !B1L61Q & !B1L71Q & !B1L51Q;


--J1_reduce_nor_3 is slaveregister:slaveregister_inst|reduce_nor_3
--operation mode is normal

J1_reduce_nor_3 = B1L91Q # B1L02Q;


--W3_q[1] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[1]
W3_q[1]_write_address = WR_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
W3_q[1]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
W3_q[1] = MEMORY_SEGMENT(, , , , , , , , , W3_q[1]_write_address, W3_q[1]_read_address);


--A1L011 is rtl~1120
--operation mode is normal

A1L011 = W3_q[1] & (A1L513 & !B1L51Q # !J1_reduce_nor_3);


--A1L023 is rtl~35225
--operation mode is normal

A1L023 = B1L8Q & !B1L11Q & (B1L01Q $ B1L21Q);


--D1_I[1] is com_adc_rx:inst_com_ADC_RX|I[1]
--operation mode is normal

D1_I[1]_lut_out = D1_Iacc[1];
D1_I[1] = DFFE(D1_I[1]_lut_out, GLOBAL(DB1_outclock1), , , D1L33);


--A1L521 is rtl~2496
--operation mode is normal

A1L521 = D1_I[1] & (M4_sload_path[33] # B1L01Q) # !D1_I[1] & M4_sload_path[33] & !B1L01Q;


--A1L621 is rtl~2502
--operation mode is normal

A1L621 = A1L023 & A1L521 & !B1L9Q;


--J1L241 is slaveregister:slaveregister_inst|command_2_local[0]~87
--operation mode is normal

J1L241 = B1L9Q & B1L01Q & !B1L21Q & !B1L11Q;


--J1L18 is slaveregister:slaveregister_inst|command_0_local[10]~239
--operation mode is normal

J1L18 = !B1L01Q & !B1L21Q;


--N1L106Q is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|theta_result[1]~reg0
--operation mode is normal

N1L106Q_lut_out = N1_theta_calc[1];
N1L106Q = DFFE(N1L106Q_lut_out, GLOBAL(DB1_outclock1), , , !H1L4Q);


--J1_command_1_local[1] is slaveregister:slaveregister_inst|command_1_local[1]
--operation mode is normal

J1_command_1_local[1]_lut_out = GB1_MASTERHWDATA[1];
J1_command_1_local[1] = DFFE(J1_command_1_local[1]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L601);


--J1_command_0_local[1] is slaveregister:slaveregister_inst|command_0_local[1]
--operation mode is normal

J1_command_0_local[1]_lut_out = GB1_MASTERHWDATA[1];
J1_command_0_local[1] = DFFE(J1_command_0_local[1]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L08);


--J1L182 is slaveregister:slaveregister_inst|Mux_357_rtl_106_rtl_287~0
--operation mode is normal

J1L182 = B1L9Q & (B1L11Q # J1_command_1_local[1]) # !B1L9Q & !B1L11Q & J1_command_0_local[1];


--J1_command_3_local[1] is slaveregister:slaveregister_inst|command_3_local[1]
--operation mode is normal

J1_command_3_local[1]_lut_out = GB1_MASTERHWDATA[1];
J1_command_3_local[1] = DFFE(J1_command_3_local[1]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L181);


--J1L282 is slaveregister:slaveregister_inst|Mux_357_rtl_106_rtl_287~1
--operation mode is normal

J1L282 = J1L182 & (J1_command_3_local[1] # !B1L11Q) # !J1L182 & N1L106Q & B1L11Q;


--J1_command_2_local[1] is slaveregister:slaveregister_inst|command_2_local[1]
--operation mode is normal

J1_command_2_local[1]_lut_out = GB1_MASTERHWDATA[1];
J1_command_2_local[1] = DFFE(J1_command_2_local[1]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L141);


--A1L123 is rtl~35239
--operation mode is normal

A1L123 = J1L241 & (J1_command_2_local[1] # J1L18 & J1L282) # !J1L241 & J1L18 & J1L282;


--A1L113 is rtl~35131
--operation mode is normal

A1L113 = B1L21Q & !B1L01Q;

--A1L643 is rtl~35466
--operation mode is normal

A1L643 = B1L21Q & !B1L01Q;


--A1L213 is rtl~35132
--operation mode is normal

A1L213 = B1L01Q & !B1L21Q;

--A1L743 is rtl~35467
--operation mode is normal

A1L743 = B1L01Q & !B1L21Q;


--J1_com_ctrl_local[1] is slaveregister:slaveregister_inst|com_ctrl_local[1]
--operation mode is normal

J1_com_ctrl_local[1]_lut_out = GB1_MASTERHWDATA[1];
J1_com_ctrl_local[1] = DFFE(J1_com_ctrl_local[1]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L3);


--D1_Q[1] is com_adc_rx:inst_com_ADC_RX|Q[1]
--operation mode is normal

D1_Q[1]_lut_out = D1_Qacc[1];
D1_Q[1] = DFFE(D1_Q[1]_lut_out, GLOBAL(DB1_outclock1), , , D1L231);


--A1L852 is rtl~23001
--operation mode is normal

A1L852 = J1_com_ctrl_local[1] & (D1_Q[1] # B1L11Q) # !J1_com_ctrl_local[1] & D1_Q[1] & !B1L11Q;


--J1_command_4_local[1] is slaveregister:slaveregister_inst|command_4_local[1]
--operation mode is normal

J1_command_4_local[1]_lut_out = GB1_MASTERHWDATA[1];
J1_command_4_local[1] = DFFE(J1_command_4_local[1]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L612);


--A1L752 is rtl~22996
--operation mode is normal

A1L752 = J1_command_4_local[1] & (M4_sload_path[1] # B1L11Q) # !J1_command_4_local[1] & M4_sload_path[1] & !B1L11Q;


--A1L952 is rtl~23006
--operation mode is normal

A1L952 = A1L113 & (A1L752 # A1L213 & A1L852) # !A1L113 & A1L213 & A1L852;


--A1L062 is rtl~23018
--operation mode is normal

A1L062 = !B1L8Q & (A1L123 # A1L952 & !B1L9Q);


--W3_q[2] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[2]
W3_q[2]_write_address = WR_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
W3_q[2]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
W3_q[2] = MEMORY_SEGMENT(, , , , , , , , , W3_q[2]_write_address, W3_q[2]_read_address);


--A1L111 is rtl~1143
--operation mode is normal

A1L111 = W3_q[2] & (A1L513 & !B1L51Q # !J1_reduce_nor_3);


--J1_com_ctrl_local[2] is slaveregister:slaveregister_inst|com_ctrl_local[2]
--operation mode is normal

J1_com_ctrl_local[2]_lut_out = GB1_MASTERHWDATA[2];
J1_com_ctrl_local[2] = DFFE(J1_com_ctrl_local[2]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L3);


--D1_I[2] is com_adc_rx:inst_com_ADC_RX|I[2]
--operation mode is normal

D1_I[2]_lut_out = D1_Iacc[2];
D1_I[2] = DFFE(D1_I[2]_lut_out, GLOBAL(DB1_outclock1), , , D1L33);


--A1L821 is rtl~2516
--operation mode is normal

A1L821 = J1_com_ctrl_local[2] & (D1_I[2] # B1L11Q) # !J1_com_ctrl_local[2] & D1_I[2] & !B1L11Q;


--A1L052 is rtl~3356
--operation mode is normal

A1L052 = B1L01Q & B1L8Q & A1L821 & !B1L21Q;


--A1L313 is rtl~35134
--operation mode is normal

A1L313 = B1L11Q & !B1L8Q;


--J1_command_4_local[2] is slaveregister:slaveregister_inst|command_4_local[2]
--operation mode is normal

J1_command_4_local[2]_lut_out = GB1_MASTERHWDATA[2];
J1_command_4_local[2] = DFFE(J1_command_4_local[2]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L612);


--A1L721 is rtl~2506
--operation mode is normal

A1L721 = M4_sload_path[34] & (M4_sload_path[2] # B1L8Q) # !M4_sload_path[34] & M4_sload_path[2] & !B1L8Q;


--A1L152 is rtl~3360
--operation mode is normal

A1L152 = !B1L9Q & (A1L052 # A1L113 & A1L633);


--W3_q[3] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[3]
W3_q[3]_write_address = WR_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
W3_q[3]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
W3_q[3] = MEMORY_SEGMENT(, , , , , , , , , W3_q[3]_write_address, W3_q[3]_read_address);


--A1L211 is rtl~1166
--operation mode is normal

A1L211 = W3_q[3] & (A1L513 & !B1L51Q # !J1_reduce_nor_3);


--D1_I[3] is com_adc_rx:inst_com_ADC_RX|I[3]
--operation mode is normal

D1_I[3]_lut_out = D1_Iacc[3];
D1_I[3] = DFFE(D1_I[3]_lut_out, GLOBAL(DB1_outclock1), , , D1L33);


--A1L921 is rtl~2526
--operation mode is normal

A1L921 = D1_I[3] & (M4_sload_path[35] # B1L01Q) # !D1_I[3] & M4_sload_path[35] & !B1L01Q;


--A1L031 is rtl~2532
--operation mode is normal

A1L031 = A1L023 & A1L921 & !B1L9Q;


--J1_command_1_local[3] is slaveregister:slaveregister_inst|command_1_local[3]
--operation mode is normal

J1_command_1_local[3]_lut_out = GB1_MASTERHWDATA[3];
J1_command_1_local[3] = DFFE(J1_command_1_local[3]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L601);


--N1L306Q is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|theta_result[3]~reg0
--operation mode is normal

N1L306Q_lut_out = N1_theta_calc[3];
N1L306Q = DFFE(N1L306Q_lut_out, GLOBAL(DB1_outclock1), , , !H1L4Q);


--J1_command_0_local[3] is slaveregister:slaveregister_inst|command_0_local[3]
--operation mode is normal

J1_command_0_local[3]_lut_out = GB1_MASTERHWDATA[3];
J1_command_0_local[3] = DFFE(J1_command_0_local[3]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L08);


--J1L772 is slaveregister:slaveregister_inst|Mux_355_rtl_112_rtl_303~0
--operation mode is normal

J1L772 = B1L11Q & (B1L9Q # N1L306Q) # !B1L11Q & !B1L9Q & J1_command_0_local[3];


--J1_command_3_local[3] is slaveregister:slaveregister_inst|command_3_local[3]
--operation mode is normal

J1_command_3_local[3]_lut_out = GB1_MASTERHWDATA[3];
J1_command_3_local[3] = DFFE(J1_command_3_local[3]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L181);


--J1L872 is slaveregister:slaveregister_inst|Mux_355_rtl_112_rtl_303~1
--operation mode is normal

J1L872 = J1L772 & (J1_command_3_local[3] # !B1L9Q) # !J1L772 & J1_command_1_local[3] & B1L9Q;


--J1_command_2_local[3] is slaveregister:slaveregister_inst|command_2_local[3]
--operation mode is normal

J1_command_2_local[3]_lut_out = GB1_MASTERHWDATA[3];
J1_command_2_local[3] = DFFE(J1_command_2_local[3]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L141);


--A1L323 is rtl~35269
--operation mode is normal

A1L323 = J1L241 & (J1_command_2_local[3] # J1L18 & J1L872) # !J1L241 & J1L18 & J1L872;


--J1_com_ctrl_local[3] is slaveregister:slaveregister_inst|com_ctrl_local[3]
--operation mode is normal

J1_com_ctrl_local[3]_lut_out = GB1_MASTERHWDATA[3];
J1_com_ctrl_local[3] = DFFE(J1_com_ctrl_local[3]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L3);


--D1_Q[3] is com_adc_rx:inst_com_ADC_RX|Q[3]
--operation mode is normal

D1_Q[3]_lut_out = D1_Qacc[3];
D1_Q[3] = DFFE(D1_Q[3]_lut_out, GLOBAL(DB1_outclock1), , , D1L231);


--A1L262 is rtl~23872
--operation mode is normal

A1L262 = J1_com_ctrl_local[3] & (D1_Q[3] # B1L11Q) # !J1_com_ctrl_local[3] & D1_Q[3] & !B1L11Q;


--J1_command_4_local[3] is slaveregister:slaveregister_inst|command_4_local[3]
--operation mode is normal

J1_command_4_local[3]_lut_out = GB1_MASTERHWDATA[3];
J1_command_4_local[3] = DFFE(J1_command_4_local[3]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L612);


--A1L162 is rtl~23867
--operation mode is normal

A1L162 = J1_command_4_local[3] & (M4_sload_path[3] # B1L11Q) # !J1_command_4_local[3] & M4_sload_path[3] & !B1L11Q;


--A1L362 is rtl~23877
--operation mode is normal

A1L362 = A1L113 & (A1L162 # A1L213 & A1L262) # !A1L113 & A1L213 & A1L262;


--A1L462 is rtl~23889
--operation mode is normal

A1L462 = !B1L8Q & (A1L323 # A1L362 & !B1L9Q);


--W3_q[4] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[4]
W3_q[4]_write_address = WR_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
W3_q[4]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
W3_q[4] = MEMORY_SEGMENT(, , , , , , , , , W3_q[4]_write_address, W3_q[4]_read_address);


--A1L311 is rtl~1189
--operation mode is normal

A1L311 = W3_q[4] & (A1L513 & !B1L51Q # !J1_reduce_nor_3);


--D1_I[4] is com_adc_rx:inst_com_ADC_RX|I[4]
--operation mode is normal

D1_I[4]_lut_out = D1_Iacc[4];
D1_I[4] = DFFE(D1_I[4]_lut_out, GLOBAL(DB1_outclock1), , , D1L33);


--A1L131 is rtl~2536
--operation mode is normal

A1L131 = D1_I[4] & (M4_sload_path[36] # B1L01Q) # !D1_I[4] & M4_sload_path[36] & !B1L01Q;


--A1L231 is rtl~2542
--operation mode is normal

A1L231 = A1L023 & A1L131 & !B1L9Q;


--N1L406Q is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|theta_result[4]~reg0
--operation mode is normal

N1L406Q_lut_out = N1_theta_calc[4];
N1L406Q = DFFE(N1L406Q_lut_out, GLOBAL(DB1_outclock1), , , !H1L4Q);


--J1_command_1_local[4] is slaveregister:slaveregister_inst|command_1_local[4]
--operation mode is normal

J1_command_1_local[4]_lut_out = GB1_MASTERHWDATA[4];
J1_command_1_local[4] = DFFE(J1_command_1_local[4]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L601);


--J1_command_0_local[4] is slaveregister:slaveregister_inst|command_0_local[4]
--operation mode is normal

J1_command_0_local[4]_lut_out = GB1_MASTERHWDATA[4];
J1_command_0_local[4] = DFFE(J1_command_0_local[4]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L08);


--J1L572 is slaveregister:slaveregister_inst|Mux_354_rtl_115_rtl_311~0
--operation mode is normal

J1L572 = B1L9Q & (B1L11Q # J1_command_1_local[4]) # !B1L9Q & !B1L11Q & J1_command_0_local[4];


--J1_command_3_local[4] is slaveregister:slaveregister_inst|command_3_local[4]
--operation mode is normal

J1_command_3_local[4]_lut_out = GB1_MASTERHWDATA[4];
J1_command_3_local[4] = DFFE(J1_command_3_local[4]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L181);


--J1L672 is slaveregister:slaveregister_inst|Mux_354_rtl_115_rtl_311~1
--operation mode is normal

J1L672 = J1L572 & (J1_command_3_local[4] # !B1L11Q) # !J1L572 & N1L406Q & B1L11Q;


--J1_command_2_local[4] is slaveregister:slaveregister_inst|command_2_local[4]
--operation mode is normal

J1_command_2_local[4]_lut_out = GB1_MASTERHWDATA[4];
J1_command_2_local[4] = DFFE(J1_command_2_local[4]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L141);


--A1L423 is rtl~35281
--operation mode is normal

A1L423 = J1L241 & (J1_command_2_local[4] # J1L18 & J1L672) # !J1L241 & J1L18 & J1L672;


--J1_com_ctrl_local[4] is slaveregister:slaveregister_inst|com_ctrl_local[4]
--operation mode is normal

J1_com_ctrl_local[4]_lut_out = GB1_MASTERHWDATA[4];
J1_com_ctrl_local[4] = DFFE(J1_com_ctrl_local[4]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L3);


--D1_Q[4] is com_adc_rx:inst_com_ADC_RX|Q[4]
--operation mode is normal

D1_Q[4]_lut_out = D1_Qacc[4];
D1_Q[4] = DFFE(D1_Q[4]_lut_out, GLOBAL(DB1_outclock1), , , D1L231);


--A1L662 is rtl~24273
--operation mode is normal

A1L662 = J1_com_ctrl_local[4] & (D1_Q[4] # B1L11Q) # !J1_com_ctrl_local[4] & D1_Q[4] & !B1L11Q;


--J1_command_4_local[4] is slaveregister:slaveregister_inst|command_4_local[4]
--operation mode is normal

J1_command_4_local[4]_lut_out = GB1_MASTERHWDATA[4];
J1_command_4_local[4] = DFFE(J1_command_4_local[4]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L612);


--A1L562 is rtl~24268
--operation mode is normal

A1L562 = J1_command_4_local[4] & (M4_sload_path[4] # B1L11Q) # !J1_command_4_local[4] & M4_sload_path[4] & !B1L11Q;


--A1L762 is rtl~24278
--operation mode is normal

A1L762 = A1L113 & (A1L562 # A1L213 & A1L662) # !A1L113 & A1L213 & A1L662;


--A1L862 is rtl~24290
--operation mode is normal

A1L862 = !B1L8Q & (A1L423 # A1L762 & !B1L9Q);


--W3_q[5] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[5]
W3_q[5]_write_address = WR_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
W3_q[5]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
W3_q[5] = MEMORY_SEGMENT(, , , , , , , , , W3_q[5]_write_address, W3_q[5]_read_address);


--A1L411 is rtl~1212
--operation mode is normal

A1L411 = W3_q[5] & (A1L513 & !B1L51Q # !J1_reduce_nor_3);


--D1_I[5] is com_adc_rx:inst_com_ADC_RX|I[5]
--operation mode is normal

D1_I[5]_lut_out = D1_Iacc[5];
D1_I[5] = DFFE(D1_I[5]_lut_out, GLOBAL(DB1_outclock1), , , D1L33);


--A1L331 is rtl~2546
--operation mode is normal

A1L331 = D1_I[5] & (M4_sload_path[37] # B1L01Q) # !D1_I[5] & M4_sload_path[37] & !B1L01Q;


--A1L431 is rtl~2552
--operation mode is normal

A1L431 = A1L023 & A1L331 & !B1L9Q;


--J1_command_1_local[5] is slaveregister:slaveregister_inst|command_1_local[5]
--operation mode is normal

J1_command_1_local[5]_lut_out = GB1_MASTERHWDATA[5];
J1_command_1_local[5] = DFFE(J1_command_1_local[5]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L601);


--N1L506Q is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|theta_result[5]~reg0
--operation mode is normal

N1L506Q_lut_out = N1_theta_calc[5];
N1L506Q = DFFE(N1L506Q_lut_out, GLOBAL(DB1_outclock1), , , !H1L4Q);


--J1_command_0_local[5] is slaveregister:slaveregister_inst|command_0_local[5]
--operation mode is normal

J1_command_0_local[5]_lut_out = GB1_MASTERHWDATA[5];
J1_command_0_local[5] = DFFE(J1_command_0_local[5]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L08);


--J1L372 is slaveregister:slaveregister_inst|Mux_353_rtl_118_rtl_319~0
--operation mode is normal

J1L372 = B1L11Q & (B1L9Q # N1L506Q) # !B1L11Q & !B1L9Q & J1_command_0_local[5];


--J1_command_3_local[5] is slaveregister:slaveregister_inst|command_3_local[5]
--operation mode is normal

J1_command_3_local[5]_lut_out = GB1_MASTERHWDATA[5];
J1_command_3_local[5] = DFFE(J1_command_3_local[5]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L181);


--J1L472 is slaveregister:slaveregister_inst|Mux_353_rtl_118_rtl_319~1
--operation mode is normal

J1L472 = J1L372 & (J1_command_3_local[5] # !B1L9Q) # !J1L372 & J1_command_1_local[5] & B1L9Q;


--J1_command_2_local[5] is slaveregister:slaveregister_inst|command_2_local[5]
--operation mode is normal

J1_command_2_local[5]_lut_out = GB1_MASTERHWDATA[5];
J1_command_2_local[5] = DFFE(J1_command_2_local[5]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L141);


--A1L523 is rtl~35293
--operation mode is normal

A1L523 = J1L241 & (J1_command_2_local[5] # J1L18 & J1L472) # !J1L241 & J1L18 & J1L472;


--J1_com_ctrl_local[5] is slaveregister:slaveregister_inst|com_ctrl_local[5]
--operation mode is normal

J1_com_ctrl_local[5]_lut_out = GB1_MASTERHWDATA[5];
J1_com_ctrl_local[5] = DFFE(J1_com_ctrl_local[5]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L3);


--D1_Q[5] is com_adc_rx:inst_com_ADC_RX|Q[5]
--operation mode is normal

D1_Q[5]_lut_out = D1_Qacc[5];
D1_Q[5] = DFFE(D1_Q[5]_lut_out, GLOBAL(DB1_outclock1), , , D1L231);


--A1L072 is rtl~24674
--operation mode is normal

A1L072 = J1_com_ctrl_local[5] & (D1_Q[5] # B1L11Q) # !J1_com_ctrl_local[5] & D1_Q[5] & !B1L11Q;


--J1_command_4_local[5] is slaveregister:slaveregister_inst|command_4_local[5]
--operation mode is normal

J1_command_4_local[5]_lut_out = GB1_MASTERHWDATA[5];
J1_command_4_local[5] = DFFE(J1_command_4_local[5]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L612);


--A1L962 is rtl~24669
--operation mode is normal

A1L962 = J1_command_4_local[5] & (M4_sload_path[5] # B1L11Q) # !J1_command_4_local[5] & M4_sload_path[5] & !B1L11Q;


--A1L172 is rtl~24679
--operation mode is normal

A1L172 = A1L113 & (A1L962 # A1L213 & A1L072) # !A1L113 & A1L213 & A1L072;


--A1L272 is rtl~24691
--operation mode is normal

A1L272 = !B1L8Q & (A1L523 # A1L172 & !B1L9Q);


--W3_q[6] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[6]
W3_q[6]_write_address = WR_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
W3_q[6]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
W3_q[6] = MEMORY_SEGMENT(, , , , , , , , , W3_q[6]_write_address, W3_q[6]_read_address);


--A1L511 is rtl~1235
--operation mode is normal

A1L511 = W3_q[6] & (A1L513 & !B1L51Q # !J1_reduce_nor_3);


--D1_I[6] is com_adc_rx:inst_com_ADC_RX|I[6]
--operation mode is normal

D1_I[6]_lut_out = D1_Iacc[6];
D1_I[6] = DFFE(D1_I[6]_lut_out, GLOBAL(DB1_outclock1), , , D1L33);


--A1L531 is rtl~2556
--operation mode is normal

A1L531 = D1_I[6] & (M4_sload_path[38] # B1L01Q) # !D1_I[6] & M4_sload_path[38] & !B1L01Q;


--A1L631 is rtl~2562
--operation mode is normal

A1L631 = A1L023 & A1L531 & !B1L9Q;


--N1L606Q is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|theta_result[6]~reg0
--operation mode is normal

N1L606Q_lut_out = N1_theta_calc[6];
N1L606Q = DFFE(N1L606Q_lut_out, GLOBAL(DB1_outclock1), , , !H1L4Q);


--J1_command_1_local[6] is slaveregister:slaveregister_inst|command_1_local[6]
--operation mode is normal

J1_command_1_local[6]_lut_out = GB1_MASTERHWDATA[6];
J1_command_1_local[6] = DFFE(J1_command_1_local[6]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L601);


--J1_command_0_local[6] is slaveregister:slaveregister_inst|command_0_local[6]
--operation mode is normal

J1_command_0_local[6]_lut_out = GB1_MASTERHWDATA[6];
J1_command_0_local[6] = DFFE(J1_command_0_local[6]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L08);


--J1L172 is slaveregister:slaveregister_inst|Mux_352_rtl_121_rtl_327~0
--operation mode is normal

J1L172 = B1L9Q & (B1L11Q # J1_command_1_local[6]) # !B1L9Q & !B1L11Q & J1_command_0_local[6];


--J1_command_3_local[6] is slaveregister:slaveregister_inst|command_3_local[6]
--operation mode is normal

J1_command_3_local[6]_lut_out = GB1_MASTERHWDATA[6];
J1_command_3_local[6] = DFFE(J1_command_3_local[6]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L181);


--J1L272 is slaveregister:slaveregister_inst|Mux_352_rtl_121_rtl_327~1
--operation mode is normal

J1L272 = J1L172 & (J1_command_3_local[6] # !B1L11Q) # !J1L172 & N1L606Q & B1L11Q;


--J1_command_2_local[6] is slaveregister:slaveregister_inst|command_2_local[6]
--operation mode is normal

J1_command_2_local[6]_lut_out = GB1_MASTERHWDATA[6];
J1_command_2_local[6] = DFFE(J1_command_2_local[6]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L141);


--A1L623 is rtl~35305
--operation mode is normal

A1L623 = J1L241 & (J1_command_2_local[6] # J1L18 & J1L272) # !J1L241 & J1L18 & J1L272;


--J1_com_ctrl_local[6] is slaveregister:slaveregister_inst|com_ctrl_local[6]
--operation mode is normal

J1_com_ctrl_local[6]_lut_out = GB1_MASTERHWDATA[6];
J1_com_ctrl_local[6] = DFFE(J1_com_ctrl_local[6]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L3);


--D1_Q[6] is com_adc_rx:inst_com_ADC_RX|Q[6]
--operation mode is normal

D1_Q[6]_lut_out = D1_Qacc[6];
D1_Q[6] = DFFE(D1_Q[6]_lut_out, GLOBAL(DB1_outclock1), , , D1L231);


--A1L472 is rtl~25075
--operation mode is normal

A1L472 = J1_com_ctrl_local[6] & (D1_Q[6] # B1L11Q) # !J1_com_ctrl_local[6] & D1_Q[6] & !B1L11Q;


--J1_command_4_local[6] is slaveregister:slaveregister_inst|command_4_local[6]
--operation mode is normal

J1_command_4_local[6]_lut_out = GB1_MASTERHWDATA[6];
J1_command_4_local[6] = DFFE(J1_command_4_local[6]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L612);


--A1L372 is rtl~25070
--operation mode is normal

A1L372 = J1_command_4_local[6] & (M4_sload_path[6] # B1L11Q) # !J1_command_4_local[6] & M4_sload_path[6] & !B1L11Q;


--A1L572 is rtl~25080
--operation mode is normal

A1L572 = A1L113 & (A1L372 # A1L213 & A1L472) # !A1L113 & A1L213 & A1L472;


--A1L672 is rtl~25092
--operation mode is normal

A1L672 = !B1L8Q & (A1L623 # A1L572 & !B1L9Q);


--W3_q[7] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[7]
W3_q[7]_write_address = WR_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
W3_q[7]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
W3_q[7] = MEMORY_SEGMENT(, , , , , , , , , W3_q[7]_write_address, W3_q[7]_read_address);


--A1L611 is rtl~1258
--operation mode is normal

A1L611 = W3_q[7] & (A1L513 & !B1L51Q # !J1_reduce_nor_3);


--D1_I[7] is com_adc_rx:inst_com_ADC_RX|I[7]
--operation mode is normal

D1_I[7]_lut_out = D1_Iacc[7];
D1_I[7] = DFFE(D1_I[7]_lut_out, GLOBAL(DB1_outclock1), , , D1L33);


--A1L731 is rtl~2566
--operation mode is normal

A1L731 = D1_I[7] & (M4_sload_path[39] # B1L01Q) # !D1_I[7] & M4_sload_path[39] & !B1L01Q;


--A1L831 is rtl~2572
--operation mode is normal

A1L831 = A1L023 & A1L731 & !B1L9Q;


--J1_command_1_local[7] is slaveregister:slaveregister_inst|command_1_local[7]
--operation mode is normal

J1_command_1_local[7]_lut_out = GB1_MASTERHWDATA[7];
J1_command_1_local[7] = DFFE(J1_command_1_local[7]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L601);


--N1L706Q is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|theta_result[7]~reg0
--operation mode is normal

N1L706Q_lut_out = N1_theta_calc[7];
N1L706Q = DFFE(N1L706Q_lut_out, GLOBAL(DB1_outclock1), , , !H1L4Q);


--J1_command_0_local[7] is slaveregister:slaveregister_inst|command_0_local[7]
--operation mode is normal

J1_command_0_local[7]_lut_out = GB1_MASTERHWDATA[7];
J1_command_0_local[7] = DFFE(J1_command_0_local[7]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L08);


--J1L962 is slaveregister:slaveregister_inst|Mux_351_rtl_124_rtl_335~0
--operation mode is normal

J1L962 = B1L11Q & (B1L9Q # N1L706Q) # !B1L11Q & !B1L9Q & J1_command_0_local[7];


--J1_command_3_local[7] is slaveregister:slaveregister_inst|command_3_local[7]
--operation mode is normal

J1_command_3_local[7]_lut_out = GB1_MASTERHWDATA[7];
J1_command_3_local[7] = DFFE(J1_command_3_local[7]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L181);


--J1L072 is slaveregister:slaveregister_inst|Mux_351_rtl_124_rtl_335~1
--operation mode is normal

J1L072 = J1L962 & (J1_command_3_local[7] # !B1L9Q) # !J1L962 & J1_command_1_local[7] & B1L9Q;


--J1_command_2_local[7] is slaveregister:slaveregister_inst|command_2_local[7]
--operation mode is normal

J1_command_2_local[7]_lut_out = GB1_MASTERHWDATA[7];
J1_command_2_local[7] = DFFE(J1_command_2_local[7]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L141);


--A1L723 is rtl~35317
--operation mode is normal

A1L723 = J1L241 & (J1_command_2_local[7] # J1L18 & J1L072) # !J1L241 & J1L18 & J1L072;


--J1_com_ctrl_local[7] is slaveregister:slaveregister_inst|com_ctrl_local[7]
--operation mode is normal

J1_com_ctrl_local[7]_lut_out = GB1_MASTERHWDATA[7];
J1_com_ctrl_local[7] = DFFE(J1_com_ctrl_local[7]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L3);


--D1_Q[7] is com_adc_rx:inst_com_ADC_RX|Q[7]
--operation mode is normal

D1_Q[7]_lut_out = D1_Qacc[7];
D1_Q[7] = DFFE(D1_Q[7]_lut_out, GLOBAL(DB1_outclock1), , , D1L231);


--A1L872 is rtl~25476
--operation mode is normal

A1L872 = J1_com_ctrl_local[7] & (D1_Q[7] # B1L11Q) # !J1_com_ctrl_local[7] & D1_Q[7] & !B1L11Q;


--J1_command_4_local[7] is slaveregister:slaveregister_inst|command_4_local[7]
--operation mode is normal

J1_command_4_local[7]_lut_out = GB1_MASTERHWDATA[7];
J1_command_4_local[7] = DFFE(J1_command_4_local[7]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L612);


--A1L772 is rtl~25471
--operation mode is normal

A1L772 = J1_command_4_local[7] & (M4_sload_path[7] # B1L11Q) # !J1_command_4_local[7] & M4_sload_path[7] & !B1L11Q;


--A1L972 is rtl~25481
--operation mode is normal

A1L972 = A1L113 & (A1L772 # A1L213 & A1L872) # !A1L113 & A1L213 & A1L872;


--A1L082 is rtl~25493
--operation mode is normal

A1L082 = !B1L8Q & (A1L723 # A1L972 & !B1L9Q);


--W3_q[8] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[8]
W3_q[8]_write_address = WR_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
W3_q[8]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
W3_q[8] = MEMORY_SEGMENT(, , , , , , , , , W3_q[8]_write_address, W3_q[8]_read_address);


--A1L711 is rtl~1281
--operation mode is normal

A1L711 = W3_q[8] & (A1L513 & !B1L51Q # !J1_reduce_nor_3);


--D1_I[8] is com_adc_rx:inst_com_ADC_RX|I[8]
--operation mode is normal

D1_I[8]_lut_out = D1_Iacc[8];
D1_I[8] = DFFE(D1_I[8]_lut_out, GLOBAL(DB1_outclock1), , , D1L33);


--A1L931 is rtl~2576
--operation mode is normal

A1L931 = D1_I[8] & (M4_sload_path[40] # B1L01Q) # !D1_I[8] & M4_sload_path[40] & !B1L01Q;


--A1L041 is rtl~2582
--operation mode is normal

A1L041 = A1L023 & A1L931 & !B1L9Q;


--N1L806Q is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|theta_result[8]~reg0
--operation mode is normal

N1L806Q_lut_out = N1_theta_calc[8];
N1L806Q = DFFE(N1L806Q_lut_out, GLOBAL(DB1_outclock1), , , !H1L4Q);


--J1_command_1_local[8] is slaveregister:slaveregister_inst|command_1_local[8]
--operation mode is normal

J1_command_1_local[8]_lut_out = GB1_MASTERHWDATA[8];
J1_command_1_local[8] = DFFE(J1_command_1_local[8]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L601);


--J1L762 is slaveregister:slaveregister_inst|Mux_350_rtl_127_rtl_343~0
--operation mode is normal

J1L762 = B1L9Q & (B1L11Q # J1_command_1_local[8]) # !B1L9Q & !B1L11Q & J1_command_0_local[8];


--J1_command_3_local[8] is slaveregister:slaveregister_inst|command_3_local[8]
--operation mode is normal

J1_command_3_local[8]_lut_out = GB1_MASTERHWDATA[8];
J1_command_3_local[8] = DFFE(J1_command_3_local[8]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L181);


--J1L862 is slaveregister:slaveregister_inst|Mux_350_rtl_127_rtl_343~1
--operation mode is normal

J1L862 = J1L762 & (J1_command_3_local[8] # !B1L11Q) # !J1L762 & N1L806Q & B1L11Q;


--J1_command_2_local[8] is slaveregister:slaveregister_inst|command_2_local[8]
--operation mode is normal

J1_command_2_local[8]_lut_out = GB1_MASTERHWDATA[8];
J1_command_2_local[8] = DFFE(J1_command_2_local[8]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L141);


--A1L823 is rtl~35329
--operation mode is normal

A1L823 = J1L241 & (J1_command_2_local[8] # J1L18 & J1L862) # !J1L241 & J1L18 & J1L862;


--J1_com_ctrl_local[8] is slaveregister:slaveregister_inst|com_ctrl_local[8]
--operation mode is normal

J1_com_ctrl_local[8]_lut_out = GB1_MASTERHWDATA[8];
J1_com_ctrl_local[8] = DFFE(J1_com_ctrl_local[8]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L3);


--D1_Q[8] is com_adc_rx:inst_com_ADC_RX|Q[8]
--operation mode is normal

D1_Q[8]_lut_out = D1_Qacc[8];
D1_Q[8] = DFFE(D1_Q[8]_lut_out, GLOBAL(DB1_outclock1), , , D1L231);


--A1L282 is rtl~25877
--operation mode is normal

A1L282 = J1_com_ctrl_local[8] & (D1_Q[8] # B1L11Q) # !J1_com_ctrl_local[8] & D1_Q[8] & !B1L11Q;


--J1_command_4_local[8] is slaveregister:slaveregister_inst|command_4_local[8]
--operation mode is normal

J1_command_4_local[8]_lut_out = GB1_MASTERHWDATA[8];
J1_command_4_local[8] = DFFE(J1_command_4_local[8]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L612);


--A1L182 is rtl~25872
--operation mode is normal

A1L182 = J1_command_4_local[8] & (M4_sload_path[8] # B1L11Q) # !J1_command_4_local[8] & M4_sload_path[8] & !B1L11Q;


--A1L382 is rtl~25882
--operation mode is normal

A1L382 = A1L113 & (A1L182 # A1L213 & A1L282) # !A1L113 & A1L213 & A1L282;


--A1L482 is rtl~25894
--operation mode is normal

A1L482 = !B1L8Q & (A1L823 # A1L382 & !B1L9Q);


--W3_q[9] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[9]
W3_q[9]_write_address = WR_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
W3_q[9]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
W3_q[9] = MEMORY_SEGMENT(, , , , , , , , , W3_q[9]_write_address, W3_q[9]_read_address);


--A1L811 is rtl~1304
--operation mode is normal

A1L811 = W3_q[9] & (A1L513 & !B1L51Q # !J1_reduce_nor_3);


--D1_I[9] is com_adc_rx:inst_com_ADC_RX|I[9]
--operation mode is normal

D1_I[9]_lut_out = D1_Iacc[9];
D1_I[9] = DFFE(D1_I[9]_lut_out, GLOBAL(DB1_outclock1), , , D1L33);


--A1L141 is rtl~2586
--operation mode is normal

A1L141 = D1_I[9] & (M4_sload_path[41] # B1L01Q) # !D1_I[9] & M4_sload_path[41] & !B1L01Q;


--A1L241 is rtl~2592
--operation mode is normal

A1L241 = A1L023 & A1L141 & !B1L9Q;


--J1_command_1_local[9] is slaveregister:slaveregister_inst|command_1_local[9]
--operation mode is normal

J1_command_1_local[9]_lut_out = GB1_MASTERHWDATA[9];
J1_command_1_local[9] = DFFE(J1_command_1_local[9]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L601);


--N1L906Q is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|theta_result[9]~reg0
--operation mode is normal

N1L906Q_lut_out = N1_theta_calc[9];
N1L906Q = DFFE(N1L906Q_lut_out, GLOBAL(DB1_outclock1), , , !H1L4Q);


--J1L562 is slaveregister:slaveregister_inst|Mux_349_rtl_130_rtl_351~0
--operation mode is normal

J1L562 = B1L11Q & (B1L9Q # N1L906Q) # !B1L11Q & !B1L9Q & J1_command_0_local[9];


--J1_command_3_local[9] is slaveregister:slaveregister_inst|command_3_local[9]
--operation mode is normal

J1_command_3_local[9]_lut_out = GB1_MASTERHWDATA[9];
J1_command_3_local[9] = DFFE(J1_command_3_local[9]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L181);


--J1L662 is slaveregister:slaveregister_inst|Mux_349_rtl_130_rtl_351~1
--operation mode is normal

J1L662 = J1L562 & (J1_command_3_local[9] # !B1L9Q) # !J1L562 & J1_command_1_local[9] & B1L9Q;


--J1_command_2_local[9] is slaveregister:slaveregister_inst|command_2_local[9]
--operation mode is normal

J1_command_2_local[9]_lut_out = GB1_MASTERHWDATA[9];
J1_command_2_local[9] = DFFE(J1_command_2_local[9]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L141);


--A1L923 is rtl~35341
--operation mode is normal

A1L923 = J1L241 & (J1_command_2_local[9] # J1L18 & J1L662) # !J1L241 & J1L18 & J1L662;


--D1_Q[9] is com_adc_rx:inst_com_ADC_RX|Q[9]
--operation mode is normal

D1_Q[9]_lut_out = D1_Qacc[9];
D1_Q[9] = DFFE(D1_Q[9]_lut_out, GLOBAL(DB1_outclock1), , , D1L231);


--J1_com_ctrl_local[9] is slaveregister:slaveregister_inst|com_ctrl_local[9]
--operation mode is normal

J1_com_ctrl_local[9]_lut_out = !GB1_MASTERHWDATA[9];
J1_com_ctrl_local[9] = DFFE(J1_com_ctrl_local[9]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L3);


--A1L682 is rtl~26278
--operation mode is normal

A1L682 = D1_Q[9] & (!J1_com_ctrl_local[9] # !B1L11Q) # !D1_Q[9] & B1L11Q & !J1_com_ctrl_local[9];


--J1_command_4_local[9] is slaveregister:slaveregister_inst|command_4_local[9]
--operation mode is normal

J1_command_4_local[9]_lut_out = GB1_MASTERHWDATA[9];
J1_command_4_local[9] = DFFE(J1_command_4_local[9]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L612);


--A1L582 is rtl~26273
--operation mode is normal

A1L582 = J1_command_4_local[9] & (M4_sload_path[9] # B1L11Q) # !J1_command_4_local[9] & M4_sload_path[9] & !B1L11Q;


--A1L782 is rtl~26283
--operation mode is normal

A1L782 = A1L113 & (A1L582 # A1L213 & A1L682) # !A1L113 & A1L213 & A1L682;


--A1L882 is rtl~26295
--operation mode is normal

A1L882 = !B1L8Q & (A1L923 # A1L782 & !B1L9Q);


--W3_q[10] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[10]
W3_q[10]_write_address = WR_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
W3_q[10]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
W3_q[10] = MEMORY_SEGMENT(, , , , , , , , , W3_q[10]_write_address, W3_q[10]_read_address);


--A1L911 is rtl~1327
--operation mode is normal

A1L911 = W3_q[10] & (A1L513 & !B1L51Q # !J1_reduce_nor_3);


--D1_I[10] is com_adc_rx:inst_com_ADC_RX|I[10]
--operation mode is normal

D1_I[10]_lut_out = D1_Iacc[10];
D1_I[10] = DFFE(D1_I[10]_lut_out, GLOBAL(DB1_outclock1), , , D1L33);


--A1L341 is rtl~2596
--operation mode is normal

A1L341 = D1_I[10] & (M4_sload_path[42] # B1L01Q) # !D1_I[10] & M4_sload_path[42] & !B1L01Q;


--A1L441 is rtl~2602
--operation mode is normal

A1L441 = A1L023 & A1L341 & !B1L9Q;


--N1L016Q is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|theta_result[10]~reg0
--operation mode is normal

N1L016Q_lut_out = N1_theta_calc[10];
N1L016Q = DFFE(N1L016Q_lut_out, GLOBAL(DB1_outclock1), , , !H1L4Q);


--J1_command_1_local[10] is slaveregister:slaveregister_inst|command_1_local[10]
--operation mode is normal

J1_command_1_local[10]_lut_out = GB1_MASTERHWDATA[10];
J1_command_1_local[10] = DFFE(J1_command_1_local[10]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L601);


--J1L362 is slaveregister:slaveregister_inst|Mux_348_rtl_133_rtl_359~0
--operation mode is normal

J1L362 = B1L9Q & (B1L11Q # J1_command_1_local[10]) # !B1L9Q & !B1L11Q & J1_command_0_local[10];


--J1_command_3_local[10] is slaveregister:slaveregister_inst|command_3_local[10]
--operation mode is normal

J1_command_3_local[10]_lut_out = GB1_MASTERHWDATA[10];
J1_command_3_local[10] = DFFE(J1_command_3_local[10]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L181);


--J1L462 is slaveregister:slaveregister_inst|Mux_348_rtl_133_rtl_359~1
--operation mode is normal

J1L462 = J1L362 & (J1_command_3_local[10] # !B1L11Q) # !J1L362 & N1L016Q & B1L11Q;


--J1_command_2_local[10] is slaveregister:slaveregister_inst|command_2_local[10]
--operation mode is normal

J1_command_2_local[10]_lut_out = GB1_MASTERHWDATA[10];
J1_command_2_local[10] = DFFE(J1_command_2_local[10]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L141);


--A1L033 is rtl~35353
--operation mode is normal

A1L033 = J1L241 & (J1_command_2_local[10] # J1L18 & J1L462) # !J1L241 & J1L18 & J1L462;


--D1_Q[10] is com_adc_rx:inst_com_ADC_RX|Q[10]
--operation mode is normal

D1_Q[10]_lut_out = D1_Qacc[10];
D1_Q[10] = DFFE(D1_Q[10]_lut_out, GLOBAL(DB1_outclock1), , , D1L231);


--J1_com_ctrl_local[10] is slaveregister:slaveregister_inst|com_ctrl_local[10]
--operation mode is normal

J1_com_ctrl_local[10]_lut_out = !GB1_MASTERHWDATA[10];
J1_com_ctrl_local[10] = DFFE(J1_com_ctrl_local[10]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L3);


--A1L092 is rtl~26679
--operation mode is normal

A1L092 = D1_Q[10] & (!J1_com_ctrl_local[10] # !B1L11Q) # !D1_Q[10] & B1L11Q & !J1_com_ctrl_local[10];


--J1_command_4_local[10] is slaveregister:slaveregister_inst|command_4_local[10]
--operation mode is normal

J1_command_4_local[10]_lut_out = GB1_MASTERHWDATA[10];
J1_command_4_local[10] = DFFE(J1_command_4_local[10]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L612);


--A1L982 is rtl~26674
--operation mode is normal

A1L982 = J1_command_4_local[10] & (M4_sload_path[10] # B1L11Q) # !J1_command_4_local[10] & M4_sload_path[10] & !B1L11Q;


--A1L192 is rtl~26684
--operation mode is normal

A1L192 = A1L113 & (A1L982 # A1L213 & A1L092) # !A1L113 & A1L213 & A1L092;


--A1L292 is rtl~26696
--operation mode is normal

A1L292 = !B1L8Q & (A1L033 # A1L192 & !B1L9Q);


--W3_q[11] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[11]
W3_q[11]_write_address = WR_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
W3_q[11]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
W3_q[11] = MEMORY_SEGMENT(, , , , , , , , , W3_q[11]_write_address, W3_q[11]_read_address);


--A1L021 is rtl~1350
--operation mode is normal

A1L021 = W3_q[11] & (A1L513 & !B1L51Q # !J1_reduce_nor_3);


--D1_I[11] is com_adc_rx:inst_com_ADC_RX|I[11]
--operation mode is normal

D1_I[11]_lut_out = D1_Iacc[11];
D1_I[11] = DFFE(D1_I[11]_lut_out, GLOBAL(DB1_outclock1), , , D1L33);


--A1L541 is rtl~2606
--operation mode is normal

A1L541 = D1_I[11] & (M4_sload_path[43] # B1L01Q) # !D1_I[11] & M4_sload_path[43] & !B1L01Q;


--A1L641 is rtl~2612
--operation mode is normal

A1L641 = A1L023 & A1L541 & !B1L9Q;


--J1_command_1_local[11] is slaveregister:slaveregister_inst|command_1_local[11]
--operation mode is normal

J1_command_1_local[11]_lut_out = GB1_MASTERHWDATA[11];
J1_command_1_local[11] = DFFE(J1_command_1_local[11]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L601);


--N1L116Q is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|theta_result[11]~reg0
--operation mode is normal

N1L116Q_lut_out = N1_theta_calc[11];
N1L116Q = DFFE(N1L116Q_lut_out, GLOBAL(DB1_outclock1), , , !H1L4Q);


--J1_command_0_local[11] is slaveregister:slaveregister_inst|command_0_local[11]
--operation mode is normal

J1_command_0_local[11]_lut_out = GB1_MASTERHWDATA[11];
J1_command_0_local[11] = DFFE(J1_command_0_local[11]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L08);


--J1L162 is slaveregister:slaveregister_inst|Mux_347_rtl_136_rtl_367~0
--operation mode is normal

J1L162 = B1L11Q & (B1L9Q # N1L116Q) # !B1L11Q & !B1L9Q & J1_command_0_local[11];


--J1_command_3_local[11] is slaveregister:slaveregister_inst|command_3_local[11]
--operation mode is normal

J1_command_3_local[11]_lut_out = GB1_MASTERHWDATA[11];
J1_command_3_local[11] = DFFE(J1_command_3_local[11]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L181);


--J1L262 is slaveregister:slaveregister_inst|Mux_347_rtl_136_rtl_367~1
--operation mode is normal

J1L262 = J1L162 & (J1_command_3_local[11] # !B1L9Q) # !J1L162 & J1_command_1_local[11] & B1L9Q;


--J1_command_2_local[11] is slaveregister:slaveregister_inst|command_2_local[11]
--operation mode is normal

J1_command_2_local[11]_lut_out = GB1_MASTERHWDATA[11];
J1_command_2_local[11] = DFFE(J1_command_2_local[11]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L141);


--A1L133 is rtl~35365
--operation mode is normal

A1L133 = J1L241 & (J1_command_2_local[11] # J1L18 & J1L262) # !J1L241 & J1L18 & J1L262;


--J1_com_ctrl_local[11] is slaveregister:slaveregister_inst|com_ctrl_local[11]
--operation mode is normal

J1_com_ctrl_local[11]_lut_out = GB1_MASTERHWDATA[11];
J1_com_ctrl_local[11] = DFFE(J1_com_ctrl_local[11]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L3);


--D1_Q[11] is com_adc_rx:inst_com_ADC_RX|Q[11]
--operation mode is normal

D1_Q[11]_lut_out = D1_Qacc[11];
D1_Q[11] = DFFE(D1_Q[11]_lut_out, GLOBAL(DB1_outclock1), , , D1L231);


--A1L492 is rtl~27080
--operation mode is normal

A1L492 = J1_com_ctrl_local[11] & (D1_Q[11] # B1L11Q) # !J1_com_ctrl_local[11] & D1_Q[11] & !B1L11Q;


--J1_command_4_local[11] is slaveregister:slaveregister_inst|command_4_local[11]
--operation mode is normal

J1_command_4_local[11]_lut_out = GB1_MASTERHWDATA[11];
J1_command_4_local[11] = DFFE(J1_command_4_local[11]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L612);


--A1L392 is rtl~27075
--operation mode is normal

A1L392 = J1_command_4_local[11] & (M4_sload_path[11] # B1L11Q) # !J1_command_4_local[11] & M4_sload_path[11] & !B1L11Q;


--A1L592 is rtl~27085
--operation mode is normal

A1L592 = A1L113 & (A1L392 # A1L213 & A1L492) # !A1L113 & A1L213 & A1L492;


--A1L692 is rtl~27097
--operation mode is normal

A1L692 = !B1L8Q & (A1L133 # A1L592 & !B1L9Q);


--W3_q[12] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[12]
W3_q[12]_write_address = WR_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
W3_q[12]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
W3_q[12] = MEMORY_SEGMENT(, , , , , , , , , W3_q[12]_write_address, W3_q[12]_read_address);


--A1L121 is rtl~1373
--operation mode is normal

A1L121 = W3_q[12] & (A1L513 & !B1L51Q # !J1_reduce_nor_3);


--D1_I[12] is com_adc_rx:inst_com_ADC_RX|I[12]
--operation mode is normal

D1_I[12]_lut_out = D1_Iacc[12];
D1_I[12] = DFFE(D1_I[12]_lut_out, GLOBAL(DB1_outclock1), , , D1L33);


--A1L741 is rtl~2616
--operation mode is normal

A1L741 = D1_I[12] & (M4_sload_path[44] # B1L01Q) # !D1_I[12] & M4_sload_path[44] & !B1L01Q;


--A1L841 is rtl~2622
--operation mode is normal

A1L841 = A1L023 & A1L741 & !B1L9Q;


--N1L216Q is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|theta_result[12]~reg0
--operation mode is normal

N1L216Q_lut_out = N1_theta_calc[12];
N1L216Q = DFFE(N1L216Q_lut_out, GLOBAL(DB1_outclock1), , , !H1L4Q);


--J1_command_1_local[12] is slaveregister:slaveregister_inst|command_1_local[12]
--operation mode is normal

J1_command_1_local[12]_lut_out = !GB1_MASTERHWDATA[12];
J1_command_1_local[12] = DFFE(J1_command_1_local[12]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L601);


--J1_command_0_local[12] is slaveregister:slaveregister_inst|command_0_local[12]
--operation mode is normal

J1_command_0_local[12]_lut_out = GB1_MASTERHWDATA[12];
J1_command_0_local[12] = DFFE(J1_command_0_local[12]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L08);


--J1L952 is slaveregister:slaveregister_inst|Mux_346_rtl_139_rtl_375~0
--operation mode is normal

J1L952 = B1L9Q & (B1L11Q # !J1_command_1_local[12]) # !B1L9Q & !B1L11Q & J1_command_0_local[12];


--J1_command_3_local[12] is slaveregister:slaveregister_inst|command_3_local[12]
--operation mode is normal

J1_command_3_local[12]_lut_out = GB1_MASTERHWDATA[12];
J1_command_3_local[12] = DFFE(J1_command_3_local[12]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L181);


--J1L062 is slaveregister:slaveregister_inst|Mux_346_rtl_139_rtl_375~1
--operation mode is normal

J1L062 = J1L952 & (J1_command_3_local[12] # !B1L11Q) # !J1L952 & N1L216Q & B1L11Q;


--J1_command_2_local[12] is slaveregister:slaveregister_inst|command_2_local[12]
--operation mode is normal

J1_command_2_local[12]_lut_out = GB1_MASTERHWDATA[12];
J1_command_2_local[12] = DFFE(J1_command_2_local[12]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L141);


--A1L233 is rtl~35377
--operation mode is normal

A1L233 = J1L241 & (J1_command_2_local[12] # J1L18 & J1L062) # !J1L241 & J1L18 & J1L062;


--D1_Q[12] is com_adc_rx:inst_com_ADC_RX|Q[12]
--operation mode is normal

D1_Q[12]_lut_out = D1_Qacc[12];
D1_Q[12] = DFFE(D1_Q[12]_lut_out, GLOBAL(DB1_outclock1), , , D1L231);


--J1_com_ctrl_local[12] is slaveregister:slaveregister_inst|com_ctrl_local[12]
--operation mode is normal

J1_com_ctrl_local[12]_lut_out = !GB1_MASTERHWDATA[12];
J1_com_ctrl_local[12] = DFFE(J1_com_ctrl_local[12]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L3);


--A1L892 is rtl~27481
--operation mode is normal

A1L892 = D1_Q[12] & (!J1_com_ctrl_local[12] # !B1L11Q) # !D1_Q[12] & B1L11Q & !J1_com_ctrl_local[12];


--J1_command_4_local[12] is slaveregister:slaveregister_inst|command_4_local[12]
--operation mode is normal

J1_command_4_local[12]_lut_out = GB1_MASTERHWDATA[12];
J1_command_4_local[12] = DFFE(J1_command_4_local[12]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L612);


--A1L792 is rtl~27476
--operation mode is normal

A1L792 = J1_command_4_local[12] & (M4_sload_path[12] # B1L11Q) # !J1_command_4_local[12] & M4_sload_path[12] & !B1L11Q;


--A1L992 is rtl~27486
--operation mode is normal

A1L992 = A1L113 & (A1L792 # A1L213 & A1L892) # !A1L113 & A1L213 & A1L892;


--A1L003 is rtl~27498
--operation mode is normal

A1L003 = !B1L8Q & (A1L233 # A1L992 & !B1L9Q);


--W3_q[13] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[13]
W3_q[13]_write_address = WR_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
W3_q[13]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
W3_q[13] = MEMORY_SEGMENT(, , , , , , , , , W3_q[13]_write_address, W3_q[13]_read_address);


--A1L221 is rtl~1396
--operation mode is normal

A1L221 = W3_q[13] & (A1L513 & !B1L51Q # !J1_reduce_nor_3);


--D1_I[13] is com_adc_rx:inst_com_ADC_RX|I[13]
--operation mode is normal

D1_I[13]_lut_out = D1_Iacc[13];
D1_I[13] = DFFE(D1_I[13]_lut_out, GLOBAL(DB1_outclock1), , , D1L33);


--A1L941 is rtl~2626
--operation mode is normal

A1L941 = D1_I[13] & (M4_sload_path[45] # B1L01Q) # !D1_I[13] & M4_sload_path[45] & !B1L01Q;


--A1L051 is rtl~2632
--operation mode is normal

A1L051 = A1L023 & A1L941 & !B1L9Q;


--J1_command_1_local[13] is slaveregister:slaveregister_inst|command_1_local[13]
--operation mode is normal

J1_command_1_local[13]_lut_out = !GB1_MASTERHWDATA[13];
J1_command_1_local[13] = DFFE(J1_command_1_local[13]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L601);


--N1L316Q is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|theta_result[13]~reg0
--operation mode is normal

N1L316Q_lut_out = N1_theta_calc[13];
N1L316Q = DFFE(N1L316Q_lut_out, GLOBAL(DB1_outclock1), , , !H1L4Q);


--J1_command_0_local[13] is slaveregister:slaveregister_inst|command_0_local[13]
--operation mode is normal

J1_command_0_local[13]_lut_out = GB1_MASTERHWDATA[13];
J1_command_0_local[13] = DFFE(J1_command_0_local[13]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L08);


--J1L752 is slaveregister:slaveregister_inst|Mux_345_rtl_142_rtl_383~0
--operation mode is normal

J1L752 = B1L11Q & (B1L9Q # N1L316Q) # !B1L11Q & !B1L9Q & J1_command_0_local[13];


--J1_command_3_local[13] is slaveregister:slaveregister_inst|command_3_local[13]
--operation mode is normal

J1_command_3_local[13]_lut_out = GB1_MASTERHWDATA[13];
J1_command_3_local[13] = DFFE(J1_command_3_local[13]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L181);


--J1L852 is slaveregister:slaveregister_inst|Mux_345_rtl_142_rtl_383~1
--operation mode is normal

J1L852 = J1L752 & (J1_command_3_local[13] # !B1L9Q) # !J1L752 & !J1_command_1_local[13] & B1L9Q;


--J1_command_2_local[13] is slaveregister:slaveregister_inst|command_2_local[13]
--operation mode is normal

J1_command_2_local[13]_lut_out = GB1_MASTERHWDATA[13];
J1_command_2_local[13] = DFFE(J1_command_2_local[13]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L141);


--A1L333 is rtl~35389
--operation mode is normal

A1L333 = J1L241 & (J1_command_2_local[13] # J1L18 & J1L852) # !J1L241 & J1L18 & J1L852;


--J1_com_ctrl_local[13] is slaveregister:slaveregister_inst|com_ctrl_local[13]
--operation mode is normal

J1_com_ctrl_local[13]_lut_out = GB1_MASTERHWDATA[13];
J1_com_ctrl_local[13] = DFFE(J1_com_ctrl_local[13]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L3);


--D1_Q[13] is com_adc_rx:inst_com_ADC_RX|Q[13]
--operation mode is normal

D1_Q[13]_lut_out = D1_Qacc[13];
D1_Q[13] = DFFE(D1_Q[13]_lut_out, GLOBAL(DB1_outclock1), , , D1L231);


--A1L203 is rtl~27882
--operation mode is normal

A1L203 = J1_com_ctrl_local[13] & (D1_Q[13] # B1L11Q) # !J1_com_ctrl_local[13] & D1_Q[13] & !B1L11Q;


--J1_command_4_local[13] is slaveregister:slaveregister_inst|command_4_local[13]
--operation mode is normal

J1_command_4_local[13]_lut_out = GB1_MASTERHWDATA[13];
J1_command_4_local[13] = DFFE(J1_command_4_local[13]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L612);


--A1L103 is rtl~27877
--operation mode is normal

A1L103 = J1_command_4_local[13] & (M4_sload_path[13] # B1L11Q) # !J1_command_4_local[13] & M4_sload_path[13] & !B1L11Q;


--A1L303 is rtl~27887
--operation mode is normal

A1L303 = A1L113 & (A1L103 # A1L213 & A1L203) # !A1L113 & A1L213 & A1L203;


--A1L403 is rtl~27899
--operation mode is normal

A1L403 = !B1L8Q & (A1L333 # A1L303 & !B1L9Q);


--W3_q[14] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[14]
W3_q[14]_write_address = WR_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
W3_q[14]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
W3_q[14] = MEMORY_SEGMENT(, , , , , , , , , W3_q[14]_write_address, W3_q[14]_read_address);


--A1L321 is rtl~1419
--operation mode is normal

A1L321 = W3_q[14] & (A1L513 & !B1L51Q # !J1_reduce_nor_3);


--D1_I[14] is com_adc_rx:inst_com_ADC_RX|I[14]
--operation mode is normal

D1_I[14]_lut_out = D1_Iacc[14];
D1_I[14] = DFFE(D1_I[14]_lut_out, GLOBAL(DB1_outclock1), , , D1L33);


--A1L151 is rtl~2636
--operation mode is normal

A1L151 = D1_I[14] & (M4_sload_path[46] # B1L01Q) # !D1_I[14] & M4_sload_path[46] & !B1L01Q;


--A1L251 is rtl~2642
--operation mode is normal

A1L251 = A1L023 & A1L151 & !B1L9Q;


--N1L416Q is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|theta_result[14]~reg0
--operation mode is normal

N1L416Q_lut_out = N1_theta_calc[14];
N1L416Q = DFFE(N1L416Q_lut_out, GLOBAL(DB1_outclock1), , , !H1L4Q);


--J1_command_1_local[14] is slaveregister:slaveregister_inst|command_1_local[14]
--operation mode is normal

J1_command_1_local[14]_lut_out = !GB1_MASTERHWDATA[14];
J1_command_1_local[14] = DFFE(J1_command_1_local[14]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L601);


--J1_command_0_local[14] is slaveregister:slaveregister_inst|command_0_local[14]
--operation mode is normal

J1_command_0_local[14]_lut_out = GB1_MASTERHWDATA[14];
J1_command_0_local[14] = DFFE(J1_command_0_local[14]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L08);


--J1L552 is slaveregister:slaveregister_inst|Mux_344_rtl_145_rtl_391~0
--operation mode is normal

J1L552 = B1L9Q & (B1L11Q # !J1_command_1_local[14]) # !B1L9Q & !B1L11Q & J1_command_0_local[14];


--J1_command_3_local[14] is slaveregister:slaveregister_inst|command_3_local[14]
--operation mode is normal

J1_command_3_local[14]_lut_out = GB1_MASTERHWDATA[14];
J1_command_3_local[14] = DFFE(J1_command_3_local[14]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L181);


--J1L652 is slaveregister:slaveregister_inst|Mux_344_rtl_145_rtl_391~1
--operation mode is normal

J1L652 = J1L552 & (J1_command_3_local[14] # !B1L11Q) # !J1L552 & N1L416Q & B1L11Q;


--J1_command_2_local[14] is slaveregister:slaveregister_inst|command_2_local[14]
--operation mode is normal

J1_command_2_local[14]_lut_out = GB1_MASTERHWDATA[14];
J1_command_2_local[14] = DFFE(J1_command_2_local[14]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L141);


--A1L433 is rtl~35401
--operation mode is normal

A1L433 = J1L241 & (J1_command_2_local[14] # J1L18 & J1L652) # !J1L241 & J1L18 & J1L652;


--J1_com_ctrl_local[14] is slaveregister:slaveregister_inst|com_ctrl_local[14]
--operation mode is normal

J1_com_ctrl_local[14]_lut_out = GB1_MASTERHWDATA[14];
J1_com_ctrl_local[14] = DFFE(J1_com_ctrl_local[14]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L3);


--D1_Q[14] is com_adc_rx:inst_com_ADC_RX|Q[14]
--operation mode is normal

D1_Q[14]_lut_out = D1_Qacc[14];
D1_Q[14] = DFFE(D1_Q[14]_lut_out, GLOBAL(DB1_outclock1), , , D1L231);


--A1L603 is rtl~28283
--operation mode is normal

A1L603 = J1_com_ctrl_local[14] & (D1_Q[14] # B1L11Q) # !J1_com_ctrl_local[14] & D1_Q[14] & !B1L11Q;


--J1_command_4_local[14] is slaveregister:slaveregister_inst|command_4_local[14]
--operation mode is normal

J1_command_4_local[14]_lut_out = GB1_MASTERHWDATA[14];
J1_command_4_local[14] = DFFE(J1_command_4_local[14]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L612);


--A1L503 is rtl~28278
--operation mode is normal

A1L503 = J1_command_4_local[14] & (M4_sload_path[14] # B1L11Q) # !J1_command_4_local[14] & M4_sload_path[14] & !B1L11Q;


--A1L703 is rtl~28288
--operation mode is normal

A1L703 = A1L113 & (A1L503 # A1L213 & A1L603) # !A1L113 & A1L213 & A1L603;


--A1L803 is rtl~28300
--operation mode is normal

A1L803 = !B1L8Q & (A1L433 # A1L703 & !B1L9Q);


--W3_q[15] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[15]
W3_q[15]_write_address = WR_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
W3_q[15]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
W3_q[15] = MEMORY_SEGMENT(, , , , , , , , , W3_q[15]_write_address, W3_q[15]_read_address);


--J1L712 is slaveregister:slaveregister_inst|command_4_local[0]~73
--operation mode is normal

J1L712 = B1L21Q & !B1L9Q & !B1L01Q;

--J1L912 is slaveregister:slaveregister_inst|command_4_local[0]~80
--operation mode is normal

J1L912 = B1L21Q & !B1L9Q & !B1L01Q;


--J1_command_4_local[16] is slaveregister:slaveregister_inst|command_4_local[16]
--operation mode is normal

J1_command_4_local[16]_lut_out = GB1_MASTERHWDATA[16];
J1_command_4_local[16] = DFFE(J1_command_4_local[16]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L612);


--A1L851 is rtl~2675
--operation mode is normal

A1L851 = J1L712 & (B1L11Q & J1_command_4_local[16] # !B1L11Q & M4_sload_path[16]);


--J1_com_ctrl_local[16] is slaveregister:slaveregister_inst|com_ctrl_local[16]
--operation mode is normal

J1_com_ctrl_local[16]_lut_out = GB1_MASTERHWDATA[16];
J1_com_ctrl_local[16] = DFFE(J1_com_ctrl_local[16]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L3);


--J1_command_3_local[16] is slaveregister:slaveregister_inst|command_3_local[16]
--operation mode is normal

J1_command_3_local[16]_lut_out = GB1_MASTERHWDATA[16];
J1_command_3_local[16] = DFFE(J1_command_3_local[16]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L181);


--A1L651 is rtl~2666
--operation mode is normal

A1L651 = B1L9Q & J1_command_3_local[16] & !B1L01Q # !B1L9Q & J1_com_ctrl_local[16] & B1L01Q;


--J1_command_1_local[16] is slaveregister:slaveregister_inst|command_1_local[16]
--operation mode is normal

J1_command_1_local[16]_lut_out = GB1_MASTERHWDATA[16];
J1_command_1_local[16] = DFFE(J1_command_1_local[16]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L601);


--J1_command_0_local[16] is slaveregister:slaveregister_inst|command_0_local[16]
--operation mode is normal

J1_command_0_local[16]_lut_out = GB1_MASTERHWDATA[16];
J1_command_0_local[16] = DFFE(J1_command_0_local[16]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L08);


--A1L551 is rtl~2662
--operation mode is normal

A1L551 = !B1L01Q & (B1L9Q & J1_command_1_local[16] # !B1L9Q & J1_command_0_local[16]);


--J1_command_2_local[16] is slaveregister:slaveregister_inst|command_2_local[16]
--operation mode is normal

J1_command_2_local[16]_lut_out = GB1_MASTERHWDATA[16];
J1_command_2_local[16] = DFFE(J1_command_2_local[16]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L141);


--D1_Q[16] is com_adc_rx:inst_com_ADC_RX|Q[16]
--operation mode is normal

D1_Q[16]_lut_out = D1_Qacc[16];
D1_Q[16] = DFFE(D1_Q[16]_lut_out, GLOBAL(DB1_outclock1), , , D1L231);


--A1L432 is rtl~3179
--operation mode is normal

A1L432 = B1L01Q & (B1L9Q & J1_command_2_local[16] # !B1L9Q & D1_Q[16]);


--A1L751 is rtl~2671
--operation mode is normal

A1L751 = B1L11Q & A1L651 # !B1L11Q & (A1L551 # A1L432);


--A1L951 is rtl~2679
--operation mode is normal

A1L951 = !B1L8Q & (A1L851 # A1L751 & !B1L21Q);


--D1_I[16] is com_adc_rx:inst_com_ADC_RX|I[16]
--operation mode is normal

D1_I[16]_lut_out = D1_Iacc[16];
D1_I[16] = DFFE(D1_I[16]_lut_out, GLOBAL(DB1_outclock1), , , D1L33);


--J1L252 is slaveregister:slaveregister_inst|Mux_342_rtl_56~8
--operation mode is normal

J1L252 = B1L01Q & !B1L9Q;


--A1L013 is rtl~35130
--operation mode is normal

A1L013 = J1L252 & B1L8Q & !B1L21Q & !B1L11Q;


--J1_command_4_local[17] is slaveregister:slaveregister_inst|command_4_local[17]
--operation mode is normal

J1_command_4_local[17]_lut_out = GB1_MASTERHWDATA[17];
J1_command_4_local[17] = DFFE(J1_command_4_local[17]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L612);


--A1L361 is rtl~2699
--operation mode is normal

A1L361 = J1L712 & (B1L11Q & J1_command_4_local[17] # !B1L11Q & M4_sload_path[17]);


--J1_com_ctrl_local[17] is slaveregister:slaveregister_inst|com_ctrl_local[17]
--operation mode is normal

J1_com_ctrl_local[17]_lut_out = GB1_MASTERHWDATA[17];
J1_com_ctrl_local[17] = DFFE(J1_com_ctrl_local[17]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L3);


--J1_command_3_local[17] is slaveregister:slaveregister_inst|command_3_local[17]
--operation mode is normal

J1_command_3_local[17]_lut_out = GB1_MASTERHWDATA[17];
J1_command_3_local[17] = DFFE(J1_command_3_local[17]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L181);


--A1L161 is rtl~2690
--operation mode is normal

A1L161 = B1L9Q & J1_command_3_local[17] & !B1L01Q # !B1L9Q & J1_com_ctrl_local[17] & B1L01Q;


--J1_command_1_local[17] is slaveregister:slaveregister_inst|command_1_local[17]
--operation mode is normal

J1_command_1_local[17]_lut_out = GB1_MASTERHWDATA[17];
J1_command_1_local[17] = DFFE(J1_command_1_local[17]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L601);


--J1_command_0_local[17] is slaveregister:slaveregister_inst|command_0_local[17]
--operation mode is normal

J1_command_0_local[17]_lut_out = GB1_MASTERHWDATA[17];
J1_command_0_local[17] = DFFE(J1_command_0_local[17]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L08);


--A1L061 is rtl~2686
--operation mode is normal

A1L061 = !B1L01Q & (B1L9Q & J1_command_1_local[17] # !B1L9Q & J1_command_0_local[17]);


--J1_command_2_local[17] is slaveregister:slaveregister_inst|command_2_local[17]
--operation mode is normal

J1_command_2_local[17]_lut_out = GB1_MASTERHWDATA[17];
J1_command_2_local[17] = DFFE(J1_command_2_local[17]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L141);


--D1_Q[17] is com_adc_rx:inst_com_ADC_RX|Q[17]
--operation mode is normal

D1_Q[17]_lut_out = D1_Qacc[17];
D1_Q[17] = DFFE(D1_Q[17]_lut_out, GLOBAL(DB1_outclock1), , , D1L231);


--A1L532 is rtl~3189
--operation mode is normal

A1L532 = B1L01Q & (B1L9Q & J1_command_2_local[17] # !B1L9Q & D1_Q[17]);


--A1L261 is rtl~2695
--operation mode is normal

A1L261 = B1L11Q & A1L161 # !B1L11Q & (A1L061 # A1L532);


--A1L461 is rtl~2703
--operation mode is normal

A1L461 = !B1L8Q & (A1L361 # A1L261 & !B1L21Q);


--D1_I[17] is com_adc_rx:inst_com_ADC_RX|I[17]
--operation mode is normal

D1_I[17]_lut_out = D1_Iacc[17];
D1_I[17] = DFFE(D1_I[17]_lut_out, GLOBAL(DB1_outclock1), , , D1L33);


--J1_command_4_local[18] is slaveregister:slaveregister_inst|command_4_local[18]
--operation mode is normal

J1_command_4_local[18]_lut_out = GB1_MASTERHWDATA[18];
J1_command_4_local[18] = DFFE(J1_command_4_local[18]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L612);


--A1L861 is rtl~2723
--operation mode is normal

A1L861 = J1L712 & (B1L11Q & J1_command_4_local[18] # !B1L11Q & M4_sload_path[18]);


--J1_com_ctrl_local[18] is slaveregister:slaveregister_inst|com_ctrl_local[18]
--operation mode is normal

J1_com_ctrl_local[18]_lut_out = GB1_MASTERHWDATA[18];
J1_com_ctrl_local[18] = DFFE(J1_com_ctrl_local[18]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L3);


--J1_command_3_local[18] is slaveregister:slaveregister_inst|command_3_local[18]
--operation mode is normal

J1_command_3_local[18]_lut_out = GB1_MASTERHWDATA[18];
J1_command_3_local[18] = DFFE(J1_command_3_local[18]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L181);


--A1L661 is rtl~2714
--operation mode is normal

A1L661 = B1L9Q & J1_command_3_local[18] & !B1L01Q # !B1L9Q & J1_com_ctrl_local[18] & B1L01Q;


--J1_command_1_local[18] is slaveregister:slaveregister_inst|command_1_local[18]
--operation mode is normal

J1_command_1_local[18]_lut_out = GB1_MASTERHWDATA[18];
J1_command_1_local[18] = DFFE(J1_command_1_local[18]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L601);


--J1_command_0_local[18] is slaveregister:slaveregister_inst|command_0_local[18]
--operation mode is normal

J1_command_0_local[18]_lut_out = GB1_MASTERHWDATA[18];
J1_command_0_local[18] = DFFE(J1_command_0_local[18]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L08);


--A1L561 is rtl~2710
--operation mode is normal

A1L561 = !B1L01Q & (B1L9Q & J1_command_1_local[18] # !B1L9Q & J1_command_0_local[18]);


--J1_command_2_local[18] is slaveregister:slaveregister_inst|command_2_local[18]
--operation mode is normal

J1_command_2_local[18]_lut_out = GB1_MASTERHWDATA[18];
J1_command_2_local[18] = DFFE(J1_command_2_local[18]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L141);


--D1_Q[18] is com_adc_rx:inst_com_ADC_RX|Q[18]
--operation mode is normal

D1_Q[18]_lut_out = D1_Qacc[18];
D1_Q[18] = DFFE(D1_Q[18]_lut_out, GLOBAL(DB1_outclock1), , , D1L231);


--A1L632 is rtl~3199
--operation mode is normal

A1L632 = B1L01Q & (B1L9Q & J1_command_2_local[18] # !B1L9Q & D1_Q[18]);


--A1L761 is rtl~2719
--operation mode is normal

A1L761 = B1L11Q & A1L661 # !B1L11Q & (A1L561 # A1L632);


--A1L961 is rtl~2727
--operation mode is normal

A1L961 = !B1L8Q & (A1L861 # A1L761 & !B1L21Q);


--D1_I[18] is com_adc_rx:inst_com_ADC_RX|I[18]
--operation mode is normal

D1_I[18]_lut_out = D1_Iacc[18];
D1_I[18] = DFFE(D1_I[18]_lut_out, GLOBAL(DB1_outclock1), , , D1L33);


--J1_command_4_local[19] is slaveregister:slaveregister_inst|command_4_local[19]
--operation mode is normal

J1_command_4_local[19]_lut_out = GB1_MASTERHWDATA[19];
J1_command_4_local[19] = DFFE(J1_command_4_local[19]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L612);


--A1L371 is rtl~2747
--operation mode is normal

A1L371 = J1L712 & (B1L11Q & J1_command_4_local[19] # !B1L11Q & M4_sload_path[19]);


--J1_com_ctrl_local[19] is slaveregister:slaveregister_inst|com_ctrl_local[19]
--operation mode is normal

J1_com_ctrl_local[19]_lut_out = GB1_MASTERHWDATA[19];
J1_com_ctrl_local[19] = DFFE(J1_com_ctrl_local[19]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L3);


--J1_command_3_local[19] is slaveregister:slaveregister_inst|command_3_local[19]
--operation mode is normal

J1_command_3_local[19]_lut_out = GB1_MASTERHWDATA[19];
J1_command_3_local[19] = DFFE(J1_command_3_local[19]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L181);


--A1L171 is rtl~2738
--operation mode is normal

A1L171 = B1L9Q & J1_command_3_local[19] & !B1L01Q # !B1L9Q & J1_com_ctrl_local[19] & B1L01Q;


--J1_command_1_local[19] is slaveregister:slaveregister_inst|command_1_local[19]
--operation mode is normal

J1_command_1_local[19]_lut_out = GB1_MASTERHWDATA[19];
J1_command_1_local[19] = DFFE(J1_command_1_local[19]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L601);


--J1_command_0_local[19] is slaveregister:slaveregister_inst|command_0_local[19]
--operation mode is normal

J1_command_0_local[19]_lut_out = GB1_MASTERHWDATA[19];
J1_command_0_local[19] = DFFE(J1_command_0_local[19]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L08);


--A1L071 is rtl~2734
--operation mode is normal

A1L071 = !B1L01Q & (B1L9Q & J1_command_1_local[19] # !B1L9Q & J1_command_0_local[19]);


--J1_command_2_local[19] is slaveregister:slaveregister_inst|command_2_local[19]
--operation mode is normal

J1_command_2_local[19]_lut_out = GB1_MASTERHWDATA[19];
J1_command_2_local[19] = DFFE(J1_command_2_local[19]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L141);


--D1_Q[19] is com_adc_rx:inst_com_ADC_RX|Q[19]
--operation mode is normal

D1_Q[19]_lut_out = D1_Qacc[19];
D1_Q[19] = DFFE(D1_Q[19]_lut_out, GLOBAL(DB1_outclock1), , , D1L231);


--A1L732 is rtl~3209
--operation mode is normal

A1L732 = B1L01Q & (B1L9Q & J1_command_2_local[19] # !B1L9Q & D1_Q[19]);


--A1L271 is rtl~2743
--operation mode is normal

A1L271 = B1L11Q & A1L171 # !B1L11Q & (A1L071 # A1L732);


--A1L471 is rtl~2751
--operation mode is normal

A1L471 = !B1L8Q & (A1L371 # A1L271 & !B1L21Q);


--D1_I[19] is com_adc_rx:inst_com_ADC_RX|I[19]
--operation mode is normal

D1_I[19]_lut_out = D1_Iacc[19];
D1_I[19] = DFFE(D1_I[19]_lut_out, GLOBAL(DB1_outclock1), , , D1L33);


--J1_command_4_local[20] is slaveregister:slaveregister_inst|command_4_local[20]
--operation mode is normal

J1_command_4_local[20]_lut_out = GB1_MASTERHWDATA[20];
J1_command_4_local[20] = DFFE(J1_command_4_local[20]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L612);


--A1L871 is rtl~2771
--operation mode is normal

A1L871 = J1L712 & (B1L11Q & J1_command_4_local[20] # !B1L11Q & M4_sload_path[20]);


--J1_com_ctrl_local[20] is slaveregister:slaveregister_inst|com_ctrl_local[20]
--operation mode is normal

J1_com_ctrl_local[20]_lut_out = GB1_MASTERHWDATA[20];
J1_com_ctrl_local[20] = DFFE(J1_com_ctrl_local[20]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L3);


--J1_command_3_local[20] is slaveregister:slaveregister_inst|command_3_local[20]
--operation mode is normal

J1_command_3_local[20]_lut_out = GB1_MASTERHWDATA[20];
J1_command_3_local[20] = DFFE(J1_command_3_local[20]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L181);


--A1L671 is rtl~2762
--operation mode is normal

A1L671 = B1L9Q & J1_command_3_local[20] & !B1L01Q # !B1L9Q & J1_com_ctrl_local[20] & B1L01Q;


--J1_command_1_local[20] is slaveregister:slaveregister_inst|command_1_local[20]
--operation mode is normal

J1_command_1_local[20]_lut_out = GB1_MASTERHWDATA[20];
J1_command_1_local[20] = DFFE(J1_command_1_local[20]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L601);


--J1_command_0_local[20] is slaveregister:slaveregister_inst|command_0_local[20]
--operation mode is normal

J1_command_0_local[20]_lut_out = GB1_MASTERHWDATA[20];
J1_command_0_local[20] = DFFE(J1_command_0_local[20]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L08);


--A1L571 is rtl~2758
--operation mode is normal

A1L571 = !B1L01Q & (B1L9Q & J1_command_1_local[20] # !B1L9Q & J1_command_0_local[20]);


--J1_command_2_local[20] is slaveregister:slaveregister_inst|command_2_local[20]
--operation mode is normal

J1_command_2_local[20]_lut_out = GB1_MASTERHWDATA[20];
J1_command_2_local[20] = DFFE(J1_command_2_local[20]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L141);


--D1_Q[20] is com_adc_rx:inst_com_ADC_RX|Q[20]
--operation mode is normal

D1_Q[20]_lut_out = D1_Qacc[20];
D1_Q[20] = DFFE(D1_Q[20]_lut_out, GLOBAL(DB1_outclock1), , , D1L231);


--A1L832 is rtl~3219
--operation mode is normal

A1L832 = B1L01Q & (B1L9Q & J1_command_2_local[20] # !B1L9Q & D1_Q[20]);


--A1L771 is rtl~2767
--operation mode is normal

A1L771 = B1L11Q & A1L671 # !B1L11Q & (A1L571 # A1L832);


--A1L971 is rtl~2775
--operation mode is normal

A1L971 = !B1L8Q & (A1L871 # A1L771 & !B1L21Q);


--D1_I[20] is com_adc_rx:inst_com_ADC_RX|I[20]
--operation mode is normal

D1_I[20]_lut_out = D1_Iacc[20];
D1_I[20] = DFFE(D1_I[20]_lut_out, GLOBAL(DB1_outclock1), , , D1L33);


--J1_command_4_local[21] is slaveregister:slaveregister_inst|command_4_local[21]
--operation mode is normal

J1_command_4_local[21]_lut_out = GB1_MASTERHWDATA[21];
J1_command_4_local[21] = DFFE(J1_command_4_local[21]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L612);


--A1L381 is rtl~2795
--operation mode is normal

A1L381 = J1L712 & (B1L11Q & J1_command_4_local[21] # !B1L11Q & M4_sload_path[21]);


--J1_command_3_local[21] is slaveregister:slaveregister_inst|command_3_local[21]
--operation mode is normal

J1_command_3_local[21]_lut_out = GB1_MASTERHWDATA[21];
J1_command_3_local[21] = DFFE(J1_command_3_local[21]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L181);


--J1_com_ctrl_local[21] is slaveregister:slaveregister_inst|com_ctrl_local[21]
--operation mode is normal

J1_com_ctrl_local[21]_lut_out = !GB1_MASTERHWDATA[21];
J1_com_ctrl_local[21] = DFFE(J1_com_ctrl_local[21]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L3);


--A1L181 is rtl~2786
--operation mode is normal

A1L181 = B1L9Q & J1_command_3_local[21] & !B1L01Q # !B1L9Q & !J1_com_ctrl_local[21] & B1L01Q;


--J1_command_1_local[21] is slaveregister:slaveregister_inst|command_1_local[21]
--operation mode is normal

J1_command_1_local[21]_lut_out = GB1_MASTERHWDATA[21];
J1_command_1_local[21] = DFFE(J1_command_1_local[21]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L601);


--J1_command_0_local[21] is slaveregister:slaveregister_inst|command_0_local[21]
--operation mode is normal

J1_command_0_local[21]_lut_out = GB1_MASTERHWDATA[21];
J1_command_0_local[21] = DFFE(J1_command_0_local[21]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L08);


--A1L081 is rtl~2782
--operation mode is normal

A1L081 = !B1L01Q & (B1L9Q & J1_command_1_local[21] # !B1L9Q & J1_command_0_local[21]);


--J1_command_2_local[21] is slaveregister:slaveregister_inst|command_2_local[21]
--operation mode is normal

J1_command_2_local[21]_lut_out = GB1_MASTERHWDATA[21];
J1_command_2_local[21] = DFFE(J1_command_2_local[21]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L141);


--D1_Q[21] is com_adc_rx:inst_com_ADC_RX|Q[21]
--operation mode is normal

D1_Q[21]_lut_out = D1_Qacc[21];
D1_Q[21] = DFFE(D1_Q[21]_lut_out, GLOBAL(DB1_outclock1), , , D1L231);


--A1L932 is rtl~3229
--operation mode is normal

A1L932 = B1L01Q & (B1L9Q & J1_command_2_local[21] # !B1L9Q & D1_Q[21]);


--A1L281 is rtl~2791
--operation mode is normal

A1L281 = B1L11Q & A1L181 # !B1L11Q & (A1L081 # A1L932);


--A1L481 is rtl~2799
--operation mode is normal

A1L481 = !B1L8Q & (A1L381 # A1L281 & !B1L21Q);


--D1_I[21] is com_adc_rx:inst_com_ADC_RX|I[21]
--operation mode is normal

D1_I[21]_lut_out = D1_Iacc[21];
D1_I[21] = DFFE(D1_I[21]_lut_out, GLOBAL(DB1_outclock1), , , D1L33);


--J1_command_4_local[22] is slaveregister:slaveregister_inst|command_4_local[22]
--operation mode is normal

J1_command_4_local[22]_lut_out = GB1_MASTERHWDATA[22];
J1_command_4_local[22] = DFFE(J1_command_4_local[22]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L612);


--A1L881 is rtl~2819
--operation mode is normal

A1L881 = J1L712 & (B1L11Q & J1_command_4_local[22] # !B1L11Q & M4_sload_path[22]);


--J1_com_ctrl_local[22] is slaveregister:slaveregister_inst|com_ctrl_local[22]
--operation mode is normal

J1_com_ctrl_local[22]_lut_out = GB1_MASTERHWDATA[22];
J1_com_ctrl_local[22] = DFFE(J1_com_ctrl_local[22]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L3);


--J1_command_3_local[22] is slaveregister:slaveregister_inst|command_3_local[22]
--operation mode is normal

J1_command_3_local[22]_lut_out = GB1_MASTERHWDATA[22];
J1_command_3_local[22] = DFFE(J1_command_3_local[22]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L181);


--A1L681 is rtl~2810
--operation mode is normal

A1L681 = B1L9Q & J1_command_3_local[22] & !B1L01Q # !B1L9Q & J1_com_ctrl_local[22] & B1L01Q;


--J1_command_1_local[22] is slaveregister:slaveregister_inst|command_1_local[22]
--operation mode is normal

J1_command_1_local[22]_lut_out = GB1_MASTERHWDATA[22];
J1_command_1_local[22] = DFFE(J1_command_1_local[22]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L601);


--J1_command_0_local[22] is slaveregister:slaveregister_inst|command_0_local[22]
--operation mode is normal

J1_command_0_local[22]_lut_out = GB1_MASTERHWDATA[22];
J1_command_0_local[22] = DFFE(J1_command_0_local[22]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L08);


--A1L581 is rtl~2806
--operation mode is normal

A1L581 = !B1L01Q & (B1L9Q & J1_command_1_local[22] # !B1L9Q & J1_command_0_local[22]);


--J1_command_2_local[22] is slaveregister:slaveregister_inst|command_2_local[22]
--operation mode is normal

J1_command_2_local[22]_lut_out = GB1_MASTERHWDATA[22];
J1_command_2_local[22] = DFFE(J1_command_2_local[22]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L141);


--D1_Q[22] is com_adc_rx:inst_com_ADC_RX|Q[22]
--operation mode is normal

D1_Q[22]_lut_out = D1_Qacc[22];
D1_Q[22] = DFFE(D1_Q[22]_lut_out, GLOBAL(DB1_outclock1), , , D1L231);


--A1L042 is rtl~3239
--operation mode is normal

A1L042 = B1L01Q & (B1L9Q & J1_command_2_local[22] # !B1L9Q & D1_Q[22]);


--A1L781 is rtl~2815
--operation mode is normal

A1L781 = B1L11Q & A1L681 # !B1L11Q & (A1L581 # A1L042);


--A1L981 is rtl~2823
--operation mode is normal

A1L981 = !B1L8Q & (A1L881 # A1L781 & !B1L21Q);


--D1_I[22] is com_adc_rx:inst_com_ADC_RX|I[22]
--operation mode is normal

D1_I[22]_lut_out = D1_Iacc[22];
D1_I[22] = DFFE(D1_I[22]_lut_out, GLOBAL(DB1_outclock1), , , D1L33);


--J1_command_4_local[23] is slaveregister:slaveregister_inst|command_4_local[23]
--operation mode is normal

J1_command_4_local[23]_lut_out = GB1_MASTERHWDATA[23];
J1_command_4_local[23] = DFFE(J1_command_4_local[23]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L612);


--A1L391 is rtl~2843
--operation mode is normal

A1L391 = J1L712 & (B1L11Q & J1_command_4_local[23] # !B1L11Q & M4_sload_path[23]);


--J1_com_ctrl_local[23] is slaveregister:slaveregister_inst|com_ctrl_local[23]
--operation mode is normal

J1_com_ctrl_local[23]_lut_out = GB1_MASTERHWDATA[23];
J1_com_ctrl_local[23] = DFFE(J1_com_ctrl_local[23]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L3);


--J1_command_3_local[23] is slaveregister:slaveregister_inst|command_3_local[23]
--operation mode is normal

J1_command_3_local[23]_lut_out = GB1_MASTERHWDATA[23];
J1_command_3_local[23] = DFFE(J1_command_3_local[23]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L181);


--A1L191 is rtl~2834
--operation mode is normal

A1L191 = B1L9Q & J1_command_3_local[23] & !B1L01Q # !B1L9Q & J1_com_ctrl_local[23] & B1L01Q;


--J1_command_1_local[23] is slaveregister:slaveregister_inst|command_1_local[23]
--operation mode is normal

J1_command_1_local[23]_lut_out = GB1_MASTERHWDATA[23];
J1_command_1_local[23] = DFFE(J1_command_1_local[23]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L601);


--J1_command_0_local[23] is slaveregister:slaveregister_inst|command_0_local[23]
--operation mode is normal

J1_command_0_local[23]_lut_out = GB1_MASTERHWDATA[23];
J1_command_0_local[23] = DFFE(J1_command_0_local[23]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L08);


--A1L091 is rtl~2830
--operation mode is normal

A1L091 = !B1L01Q & (B1L9Q & J1_command_1_local[23] # !B1L9Q & J1_command_0_local[23]);


--J1_command_2_local[23] is slaveregister:slaveregister_inst|command_2_local[23]
--operation mode is normal

J1_command_2_local[23]_lut_out = GB1_MASTERHWDATA[23];
J1_command_2_local[23] = DFFE(J1_command_2_local[23]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L141);


--D1_Q[23] is com_adc_rx:inst_com_ADC_RX|Q[23]
--operation mode is normal

D1_Q[23]_lut_out = D1_Qacc[23];
D1_Q[23] = DFFE(D1_Q[23]_lut_out, GLOBAL(DB1_outclock1), , , D1L231);


--A1L142 is rtl~3249
--operation mode is normal

A1L142 = B1L01Q & (B1L9Q & J1_command_2_local[23] # !B1L9Q & D1_Q[23]);


--A1L291 is rtl~2839
--operation mode is normal

A1L291 = B1L11Q & A1L191 # !B1L11Q & (A1L091 # A1L142);


--A1L491 is rtl~2847
--operation mode is normal

A1L491 = !B1L8Q & (A1L391 # A1L291 & !B1L21Q);


--D1_I[23] is com_adc_rx:inst_com_ADC_RX|I[23]
--operation mode is normal

D1_I[23]_lut_out = D1_Iacc[23];
D1_I[23] = DFFE(D1_I[23]_lut_out, GLOBAL(DB1_outclock1), , , D1L33);


--J1_command_4_local[24] is slaveregister:slaveregister_inst|command_4_local[24]
--operation mode is normal

J1_command_4_local[24]_lut_out = GB1_MASTERHWDATA[24];
J1_command_4_local[24] = DFFE(J1_command_4_local[24]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L612);


--A1L891 is rtl~2867
--operation mode is normal

A1L891 = J1L712 & (B1L11Q & J1_command_4_local[24] # !B1L11Q & M4_sload_path[24]);


--J1_command_3_local[24] is slaveregister:slaveregister_inst|command_3_local[24]
--operation mode is normal

J1_command_3_local[24]_lut_out = GB1_MASTERHWDATA[24];
J1_command_3_local[24] = DFFE(J1_command_3_local[24]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L181);


--J1_com_ctrl_local[24] is slaveregister:slaveregister_inst|com_ctrl_local[24]
--operation mode is normal

J1_com_ctrl_local[24]_lut_out = !GB1_MASTERHWDATA[24];
J1_com_ctrl_local[24] = DFFE(J1_com_ctrl_local[24]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L3);


--A1L691 is rtl~2858
--operation mode is normal

A1L691 = B1L9Q & J1_command_3_local[24] & !B1L01Q # !B1L9Q & !J1_com_ctrl_local[24] & B1L01Q;


--J1_command_1_local[24] is slaveregister:slaveregister_inst|command_1_local[24]
--operation mode is normal

J1_command_1_local[24]_lut_out = GB1_MASTERHWDATA[24];
J1_command_1_local[24] = DFFE(J1_command_1_local[24]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L601);


--J1_command_0_local[24] is slaveregister:slaveregister_inst|command_0_local[24]
--operation mode is normal

J1_command_0_local[24]_lut_out = GB1_MASTERHWDATA[24];
J1_command_0_local[24] = DFFE(J1_command_0_local[24]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L08);


--A1L591 is rtl~2854
--operation mode is normal

A1L591 = !B1L01Q & (B1L9Q & J1_command_1_local[24] # !B1L9Q & J1_command_0_local[24]);


--J1_command_2_local[24] is slaveregister:slaveregister_inst|command_2_local[24]
--operation mode is normal

J1_command_2_local[24]_lut_out = GB1_MASTERHWDATA[24];
J1_command_2_local[24] = DFFE(J1_command_2_local[24]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L141);


--D1_Q[24] is com_adc_rx:inst_com_ADC_RX|Q[24]
--operation mode is normal

D1_Q[24]_lut_out = D1_Qacc[24];
D1_Q[24] = DFFE(D1_Q[24]_lut_out, GLOBAL(DB1_outclock1), , , D1L231);


--A1L242 is rtl~3259
--operation mode is normal

A1L242 = B1L01Q & (B1L9Q & J1_command_2_local[24] # !B1L9Q & D1_Q[24]);


--A1L791 is rtl~2863
--operation mode is normal

A1L791 = B1L11Q & A1L691 # !B1L11Q & (A1L591 # A1L242);


--A1L991 is rtl~2871
--operation mode is normal

A1L991 = !B1L8Q & (A1L891 # A1L791 & !B1L21Q);


--D1_I[24] is com_adc_rx:inst_com_ADC_RX|I[24]
--operation mode is normal

D1_I[24]_lut_out = D1_Iacc[24];
D1_I[24] = DFFE(D1_I[24]_lut_out, GLOBAL(DB1_outclock1), , , D1L33);


--J1_command_4_local[25] is slaveregister:slaveregister_inst|command_4_local[25]
--operation mode is normal

J1_command_4_local[25]_lut_out = GB1_MASTERHWDATA[25];
J1_command_4_local[25] = DFFE(J1_command_4_local[25]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L612);


--A1L302 is rtl~2891
--operation mode is normal

A1L302 = J1L712 & (B1L11Q & J1_command_4_local[25] # !B1L11Q & M4_sload_path[25]);


--J1_com_ctrl_local[25] is slaveregister:slaveregister_inst|com_ctrl_local[25]
--operation mode is normal

J1_com_ctrl_local[25]_lut_out = GB1_MASTERHWDATA[25];
J1_com_ctrl_local[25] = DFFE(J1_com_ctrl_local[25]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L3);


--J1_command_3_local[25] is slaveregister:slaveregister_inst|command_3_local[25]
--operation mode is normal

J1_command_3_local[25]_lut_out = GB1_MASTERHWDATA[25];
J1_command_3_local[25] = DFFE(J1_command_3_local[25]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L181);


--A1L102 is rtl~2882
--operation mode is normal

A1L102 = B1L9Q & J1_command_3_local[25] & !B1L01Q # !B1L9Q & J1_com_ctrl_local[25] & B1L01Q;


--J1_command_1_local[25] is slaveregister:slaveregister_inst|command_1_local[25]
--operation mode is normal

J1_command_1_local[25]_lut_out = GB1_MASTERHWDATA[25];
J1_command_1_local[25] = DFFE(J1_command_1_local[25]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L601);


--J1_command_0_local[25] is slaveregister:slaveregister_inst|command_0_local[25]
--operation mode is normal

J1_command_0_local[25]_lut_out = GB1_MASTERHWDATA[25];
J1_command_0_local[25] = DFFE(J1_command_0_local[25]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L08);


--A1L002 is rtl~2878
--operation mode is normal

A1L002 = !B1L01Q & (B1L9Q & J1_command_1_local[25] # !B1L9Q & J1_command_0_local[25]);


--J1_command_2_local[25] is slaveregister:slaveregister_inst|command_2_local[25]
--operation mode is normal

J1_command_2_local[25]_lut_out = GB1_MASTERHWDATA[25];
J1_command_2_local[25] = DFFE(J1_command_2_local[25]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L141);


--D1_Q[25] is com_adc_rx:inst_com_ADC_RX|Q[25]
--operation mode is normal

D1_Q[25]_lut_out = D1_Qacc[25];
D1_Q[25] = DFFE(D1_Q[25]_lut_out, GLOBAL(DB1_outclock1), , , D1L231);


--A1L342 is rtl~3269
--operation mode is normal

A1L342 = B1L01Q & (B1L9Q & J1_command_2_local[25] # !B1L9Q & D1_Q[25]);


--A1L202 is rtl~2887
--operation mode is normal

A1L202 = B1L11Q & A1L102 # !B1L11Q & (A1L002 # A1L342);


--A1L402 is rtl~2895
--operation mode is normal

A1L402 = !B1L8Q & (A1L302 # A1L202 & !B1L21Q);


--D1_I[25] is com_adc_rx:inst_com_ADC_RX|I[25]
--operation mode is normal

D1_I[25]_lut_out = D1_Iacc[25];
D1_I[25] = DFFE(D1_I[25]_lut_out, GLOBAL(DB1_outclock1), , , D1L33);


--J1_command_4_local[26] is slaveregister:slaveregister_inst|command_4_local[26]
--operation mode is normal

J1_command_4_local[26]_lut_out = GB1_MASTERHWDATA[26];
J1_command_4_local[26] = DFFE(J1_command_4_local[26]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L612);


--A1L802 is rtl~2915
--operation mode is normal

A1L802 = J1L712 & (B1L11Q & J1_command_4_local[26] # !B1L11Q & M4_sload_path[26]);


--J1_com_ctrl_local[26] is slaveregister:slaveregister_inst|com_ctrl_local[26]
--operation mode is normal

J1_com_ctrl_local[26]_lut_out = GB1_MASTERHWDATA[26];
J1_com_ctrl_local[26] = DFFE(J1_com_ctrl_local[26]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L3);


--J1_command_3_local[26] is slaveregister:slaveregister_inst|command_3_local[26]
--operation mode is normal

J1_command_3_local[26]_lut_out = GB1_MASTERHWDATA[26];
J1_command_3_local[26] = DFFE(J1_command_3_local[26]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L181);


--A1L602 is rtl~2906
--operation mode is normal

A1L602 = B1L9Q & J1_command_3_local[26] & !B1L01Q # !B1L9Q & J1_com_ctrl_local[26] & B1L01Q;


--J1_command_1_local[26] is slaveregister:slaveregister_inst|command_1_local[26]
--operation mode is normal

J1_command_1_local[26]_lut_out = GB1_MASTERHWDATA[26];
J1_command_1_local[26] = DFFE(J1_command_1_local[26]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L601);


--J1_command_0_local[26] is slaveregister:slaveregister_inst|command_0_local[26]
--operation mode is normal

J1_command_0_local[26]_lut_out = GB1_MASTERHWDATA[26];
J1_command_0_local[26] = DFFE(J1_command_0_local[26]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L08);


--A1L502 is rtl~2902
--operation mode is normal

A1L502 = !B1L01Q & (B1L9Q & J1_command_1_local[26] # !B1L9Q & J1_command_0_local[26]);


--J1_command_2_local[26] is slaveregister:slaveregister_inst|command_2_local[26]
--operation mode is normal

J1_command_2_local[26]_lut_out = GB1_MASTERHWDATA[26];
J1_command_2_local[26] = DFFE(J1_command_2_local[26]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L141);


--D1_Q[26] is com_adc_rx:inst_com_ADC_RX|Q[26]
--operation mode is normal

D1_Q[26]_lut_out = D1_Qacc[26];
D1_Q[26] = DFFE(D1_Q[26]_lut_out, GLOBAL(DB1_outclock1), , , D1L231);


--A1L442 is rtl~3279
--operation mode is normal

A1L442 = B1L01Q & (B1L9Q & J1_command_2_local[26] # !B1L9Q & D1_Q[26]);


--A1L702 is rtl~2911
--operation mode is normal

A1L702 = B1L11Q & A1L602 # !B1L11Q & (A1L502 # A1L442);


--A1L902 is rtl~2919
--operation mode is normal

A1L902 = !B1L8Q & (A1L802 # A1L702 & !B1L21Q);


--D1_I[26] is com_adc_rx:inst_com_ADC_RX|I[26]
--operation mode is normal

D1_I[26]_lut_out = D1_Iacc[26];
D1_I[26] = DFFE(D1_I[26]_lut_out, GLOBAL(DB1_outclock1), , , D1L33);


--J1_command_4_local[27] is slaveregister:slaveregister_inst|command_4_local[27]
--operation mode is normal

J1_command_4_local[27]_lut_out = GB1_MASTERHWDATA[27];
J1_command_4_local[27] = DFFE(J1_command_4_local[27]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L612);


--A1L312 is rtl~2939
--operation mode is normal

A1L312 = J1L712 & (B1L11Q & J1_command_4_local[27] # !B1L11Q & M4_sload_path[27]);


--J1_com_ctrl_local[27] is slaveregister:slaveregister_inst|com_ctrl_local[27]
--operation mode is normal

J1_com_ctrl_local[27]_lut_out = GB1_MASTERHWDATA[27];
J1_com_ctrl_local[27] = DFFE(J1_com_ctrl_local[27]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L3);


--J1_command_3_local[27] is slaveregister:slaveregister_inst|command_3_local[27]
--operation mode is normal

J1_command_3_local[27]_lut_out = GB1_MASTERHWDATA[27];
J1_command_3_local[27] = DFFE(J1_command_3_local[27]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L181);


--A1L112 is rtl~2930
--operation mode is normal

A1L112 = B1L9Q & J1_command_3_local[27] & !B1L01Q # !B1L9Q & J1_com_ctrl_local[27] & B1L01Q;


--J1_command_1_local[27] is slaveregister:slaveregister_inst|command_1_local[27]
--operation mode is normal

J1_command_1_local[27]_lut_out = GB1_MASTERHWDATA[27];
J1_command_1_local[27] = DFFE(J1_command_1_local[27]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L601);


--J1_command_0_local[27] is slaveregister:slaveregister_inst|command_0_local[27]
--operation mode is normal

J1_command_0_local[27]_lut_out = GB1_MASTERHWDATA[27];
J1_command_0_local[27] = DFFE(J1_command_0_local[27]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L08);


--A1L012 is rtl~2926
--operation mode is normal

A1L012 = !B1L01Q & (B1L9Q & J1_command_1_local[27] # !B1L9Q & J1_command_0_local[27]);


--J1_command_2_local[27] is slaveregister:slaveregister_inst|command_2_local[27]
--operation mode is normal

J1_command_2_local[27]_lut_out = GB1_MASTERHWDATA[27];
J1_command_2_local[27] = DFFE(J1_command_2_local[27]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L141);


--D1_Q[27] is com_adc_rx:inst_com_ADC_RX|Q[27]
--operation mode is normal

D1_Q[27]_lut_out = D1_Qacc[27];
D1_Q[27] = DFFE(D1_Q[27]_lut_out, GLOBAL(DB1_outclock1), , , D1L231);


--A1L542 is rtl~3289
--operation mode is normal

A1L542 = B1L01Q & (B1L9Q & J1_command_2_local[27] # !B1L9Q & D1_Q[27]);


--A1L212 is rtl~2935
--operation mode is normal

A1L212 = B1L11Q & A1L112 # !B1L11Q & (A1L012 # A1L542);


--A1L412 is rtl~2943
--operation mode is normal

A1L412 = !B1L8Q & (A1L312 # A1L212 & !B1L21Q);


--D1_I[27] is com_adc_rx:inst_com_ADC_RX|I[27]
--operation mode is normal

D1_I[27]_lut_out = D1_Iacc[27];
D1_I[27] = DFFE(D1_I[27]_lut_out, GLOBAL(DB1_outclock1), , , D1L33);


--J1_command_4_local[28] is slaveregister:slaveregister_inst|command_4_local[28]
--operation mode is normal

J1_command_4_local[28]_lut_out = GB1_MASTERHWDATA[28];
J1_command_4_local[28] = DFFE(J1_command_4_local[28]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L612);


--A1L812 is rtl~2963
--operation mode is normal

A1L812 = J1L712 & (B1L11Q & J1_command_4_local[28] # !B1L11Q & M4_sload_path[28]);


--J1_com_ctrl_local[28] is slaveregister:slaveregister_inst|com_ctrl_local[28]
--operation mode is normal

J1_com_ctrl_local[28]_lut_out = GB1_MASTERHWDATA[28];
J1_com_ctrl_local[28] = DFFE(J1_com_ctrl_local[28]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L3);


--J1_command_3_local[28] is slaveregister:slaveregister_inst|command_3_local[28]
--operation mode is normal

J1_command_3_local[28]_lut_out = GB1_MASTERHWDATA[28];
J1_command_3_local[28] = DFFE(J1_command_3_local[28]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L181);


--A1L612 is rtl~2954
--operation mode is normal

A1L612 = B1L9Q & J1_command_3_local[28] & !B1L01Q # !B1L9Q & J1_com_ctrl_local[28] & B1L01Q;


--J1_command_1_local[28] is slaveregister:slaveregister_inst|command_1_local[28]
--operation mode is normal

J1_command_1_local[28]_lut_out = GB1_MASTERHWDATA[28];
J1_command_1_local[28] = DFFE(J1_command_1_local[28]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L601);


--J1_command_0_local[28] is slaveregister:slaveregister_inst|command_0_local[28]
--operation mode is normal

J1_command_0_local[28]_lut_out = GB1_MASTERHWDATA[28];
J1_command_0_local[28] = DFFE(J1_command_0_local[28]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L08);


--A1L512 is rtl~2950
--operation mode is normal

A1L512 = !B1L01Q & (B1L9Q & J1_command_1_local[28] # !B1L9Q & J1_command_0_local[28]);


--J1_command_2_local[28] is slaveregister:slaveregister_inst|command_2_local[28]
--operation mode is normal

J1_command_2_local[28]_lut_out = GB1_MASTERHWDATA[28];
J1_command_2_local[28] = DFFE(J1_command_2_local[28]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L141);


--D1_Q[28] is com_adc_rx:inst_com_ADC_RX|Q[28]
--operation mode is normal

D1_Q[28]_lut_out = D1_Qacc[28];
D1_Q[28] = DFFE(D1_Q[28]_lut_out, GLOBAL(DB1_outclock1), , , D1L231);


--A1L642 is rtl~3299
--operation mode is normal

A1L642 = B1L01Q & (B1L9Q & J1_command_2_local[28] # !B1L9Q & D1_Q[28]);


--A1L712 is rtl~2959
--operation mode is normal

A1L712 = B1L11Q & A1L612 # !B1L11Q & (A1L512 # A1L642);


--A1L912 is rtl~2967
--operation mode is normal

A1L912 = !B1L8Q & (A1L812 # A1L712 & !B1L21Q);


--D1_I[28] is com_adc_rx:inst_com_ADC_RX|I[28]
--operation mode is normal

D1_I[28]_lut_out = D1_Iacc[28];
D1_I[28] = DFFE(D1_I[28]_lut_out, GLOBAL(DB1_outclock1), , , D1L33);


--J1_command_4_local[29] is slaveregister:slaveregister_inst|command_4_local[29]
--operation mode is normal

J1_command_4_local[29]_lut_out = GB1_MASTERHWDATA[29];
J1_command_4_local[29] = DFFE(J1_command_4_local[29]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L612);


--A1L322 is rtl~2987
--operation mode is normal

A1L322 = J1L712 & (B1L11Q & J1_command_4_local[29] # !B1L11Q & M4_sload_path[29]);


--J1_com_ctrl_local[29] is slaveregister:slaveregister_inst|com_ctrl_local[29]
--operation mode is normal

J1_com_ctrl_local[29]_lut_out = GB1_MASTERHWDATA[29];
J1_com_ctrl_local[29] = DFFE(J1_com_ctrl_local[29]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L3);


--J1_command_3_local[29] is slaveregister:slaveregister_inst|command_3_local[29]
--operation mode is normal

J1_command_3_local[29]_lut_out = GB1_MASTERHWDATA[29];
J1_command_3_local[29] = DFFE(J1_command_3_local[29]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L181);


--A1L122 is rtl~2978
--operation mode is normal

A1L122 = B1L9Q & J1_command_3_local[29] & !B1L01Q # !B1L9Q & J1_com_ctrl_local[29] & B1L01Q;


--J1_command_1_local[29] is slaveregister:slaveregister_inst|command_1_local[29]
--operation mode is normal

J1_command_1_local[29]_lut_out = GB1_MASTERHWDATA[29];
J1_command_1_local[29] = DFFE(J1_command_1_local[29]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L601);


--J1_command_0_local[29] is slaveregister:slaveregister_inst|command_0_local[29]
--operation mode is normal

J1_command_0_local[29]_lut_out = GB1_MASTERHWDATA[29];
J1_command_0_local[29] = DFFE(J1_command_0_local[29]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L08);


--A1L022 is rtl~2974
--operation mode is normal

A1L022 = !B1L01Q & (B1L9Q & J1_command_1_local[29] # !B1L9Q & J1_command_0_local[29]);


--J1_command_2_local[29] is slaveregister:slaveregister_inst|command_2_local[29]
--operation mode is normal

J1_command_2_local[29]_lut_out = GB1_MASTERHWDATA[29];
J1_command_2_local[29] = DFFE(J1_command_2_local[29]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L141);


--D1_Q[29] is com_adc_rx:inst_com_ADC_RX|Q[29]
--operation mode is normal

D1_Q[29]_lut_out = D1_Qacc[29];
D1_Q[29] = DFFE(D1_Q[29]_lut_out, GLOBAL(DB1_outclock1), , , D1L231);


--A1L742 is rtl~3309
--operation mode is normal

A1L742 = B1L01Q & (B1L9Q & J1_command_2_local[29] # !B1L9Q & D1_Q[29]);


--A1L222 is rtl~2983
--operation mode is normal

A1L222 = B1L11Q & A1L122 # !B1L11Q & (A1L022 # A1L742);


--A1L422 is rtl~2991
--operation mode is normal

A1L422 = !B1L8Q & (A1L322 # A1L222 & !B1L21Q);


--D1_I[29] is com_adc_rx:inst_com_ADC_RX|I[29]
--operation mode is normal

D1_I[29]_lut_out = D1_Iacc[29];
D1_I[29] = DFFE(D1_I[29]_lut_out, GLOBAL(DB1_outclock1), , , D1L33);


--J1_command_4_local[30] is slaveregister:slaveregister_inst|command_4_local[30]
--operation mode is normal

J1_command_4_local[30]_lut_out = GB1_MASTERHWDATA[30];
J1_command_4_local[30] = DFFE(J1_command_4_local[30]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L612);


--A1L822 is rtl~3011
--operation mode is normal

A1L822 = J1L712 & (B1L11Q & J1_command_4_local[30] # !B1L11Q & M4_sload_path[30]);


--J1_com_ctrl_local[30] is slaveregister:slaveregister_inst|com_ctrl_local[30]
--operation mode is normal

J1_com_ctrl_local[30]_lut_out = GB1_MASTERHWDATA[30];
J1_com_ctrl_local[30] = DFFE(J1_com_ctrl_local[30]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L3);


--J1_command_3_local[30] is slaveregister:slaveregister_inst|command_3_local[30]
--operation mode is normal

J1_command_3_local[30]_lut_out = GB1_MASTERHWDATA[30];
J1_command_3_local[30] = DFFE(J1_command_3_local[30]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L181);


--A1L622 is rtl~3002
--operation mode is normal

A1L622 = B1L9Q & J1_command_3_local[30] & !B1L01Q # !B1L9Q & J1_com_ctrl_local[30] & B1L01Q;


--J1_command_1_local[30] is slaveregister:slaveregister_inst|command_1_local[30]
--operation mode is normal

J1_command_1_local[30]_lut_out = GB1_MASTERHWDATA[30];
J1_command_1_local[30] = DFFE(J1_command_1_local[30]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L601);


--J1_command_0_local[30] is slaveregister:slaveregister_inst|command_0_local[30]
--operation mode is normal

J1_command_0_local[30]_lut_out = GB1_MASTERHWDATA[30];
J1_command_0_local[30] = DFFE(J1_command_0_local[30]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L08);


--A1L522 is rtl~2998
--operation mode is normal

A1L522 = !B1L01Q & (B1L9Q & J1_command_1_local[30] # !B1L9Q & J1_command_0_local[30]);


--J1_command_2_local[30] is slaveregister:slaveregister_inst|command_2_local[30]
--operation mode is normal

J1_command_2_local[30]_lut_out = GB1_MASTERHWDATA[30];
J1_command_2_local[30] = DFFE(J1_command_2_local[30]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L141);


--D1_Q[30] is com_adc_rx:inst_com_ADC_RX|Q[30]
--operation mode is normal

D1_Q[30]_lut_out = D1_Qacc[30];
D1_Q[30] = DFFE(D1_Q[30]_lut_out, GLOBAL(DB1_outclock1), , , D1L231);


--A1L842 is rtl~3319
--operation mode is normal

A1L842 = B1L01Q & (B1L9Q & J1_command_2_local[30] # !B1L9Q & D1_Q[30]);


--A1L722 is rtl~3007
--operation mode is normal

A1L722 = B1L11Q & A1L622 # !B1L11Q & (A1L522 # A1L842);


--A1L922 is rtl~3015
--operation mode is normal

A1L922 = !B1L8Q & (A1L822 # A1L722 & !B1L21Q);


--D1_I[30] is com_adc_rx:inst_com_ADC_RX|I[30]
--operation mode is normal

D1_I[30]_lut_out = D1_Iacc[30];
D1_I[30] = DFFE(D1_I[30]_lut_out, GLOBAL(DB1_outclock1), , , D1L33);


--J1_com_ctrl_local[31] is slaveregister:slaveregister_inst|com_ctrl_local[31]
--operation mode is normal

J1_com_ctrl_local[31]_lut_out = GB1_MASTERHWDATA[31];
J1_com_ctrl_local[31] = DFFE(J1_com_ctrl_local[31]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L3);


--J1_command_3_local[31] is slaveregister:slaveregister_inst|command_3_local[31]
--operation mode is normal

J1_command_3_local[31]_lut_out = GB1_MASTERHWDATA[31];
J1_command_3_local[31] = DFFE(J1_command_3_local[31]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L181);


--A1L132 is rtl~3026
--operation mode is normal

A1L132 = B1L9Q & J1_command_3_local[31] & !B1L01Q # !B1L9Q & J1_com_ctrl_local[31] & B1L01Q;


--J1_command_1_local[31] is slaveregister:slaveregister_inst|command_1_local[31]
--operation mode is normal

J1_command_1_local[31]_lut_out = GB1_MASTERHWDATA[31];
J1_command_1_local[31] = DFFE(J1_command_1_local[31]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L601);


--J1_command_0_local[31] is slaveregister:slaveregister_inst|command_0_local[31]
--operation mode is normal

J1_command_0_local[31]_lut_out = GB1_MASTERHWDATA[31];
J1_command_0_local[31] = DFFE(J1_command_0_local[31]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L08);


--A1L032 is rtl~3022
--operation mode is normal

A1L032 = !B1L01Q & (B1L9Q & J1_command_1_local[31] # !B1L9Q & J1_command_0_local[31]);


--J1_command_2_local[31] is slaveregister:slaveregister_inst|command_2_local[31]
--operation mode is normal

J1_command_2_local[31]_lut_out = GB1_MASTERHWDATA[31];
J1_command_2_local[31] = DFFE(J1_command_2_local[31]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L141);


--D1_Q[31] is com_adc_rx:inst_com_ADC_RX|Q[31]
--operation mode is normal

D1_Q[31]_lut_out = D1_Qacc[31];
D1_Q[31] = DFFE(D1_Q[31]_lut_out, GLOBAL(DB1_outclock1), , , D1L231);


--A1L942 is rtl~3329
--operation mode is normal

A1L942 = B1L01Q & (B1L9Q & J1_command_2_local[31] # !B1L9Q & D1_Q[31]);


--A1L232 is rtl~3031
--operation mode is normal

A1L232 = B1L11Q & A1L132 # !B1L11Q & (A1L032 # A1L942);


--A1L332 is rtl~3039
--operation mode is normal

A1L332 = !B1L8Q & (A1L143 # A1L232 & !B1L21Q);


--D1_I[31] is com_adc_rx:inst_com_ADC_RX|I[31]
--operation mode is normal

D1_I[31]_lut_out = D1_Iacc[31];
D1_I[31] = DFFE(D1_I[31]_lut_out, GLOBAL(DB1_outclock1), , , D1L33);


--B1L4Q is ahb_slave:ahb_slave_inst|masterhresp[0]~reg0
--operation mode is normal

B1L4Q_lut_out = B1L35Q # B1L23 & (B1L83 # !B1L1);
B1L4Q = DFFE(B1L4Q_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , );


--H1L3Q is roc:inst_ROC|RST_state~6
--operation mode is normal

H1L3Q_lut_out = H1L2Q # H1L3Q;
H1L3Q = DFFE(H1L3Q_lut_out, GLOBAL(DB1_outclock0), , , );


--E1_SRG[0] is com_dac_tx:inst_com_DAC_TX|SRG[0]
--operation mode is normal

E1_SRG[0]_lut_out = E1_SRG[1];
E1_SRG[0] = DFFE(E1_SRG[0]_lut_out, GLOBAL(DB1_outclock0), , , E1L87);


--A1L801 is rtl~12
--operation mode is normal

A1L801 = E1_SRG[0] $ E1_addr_cnt[11];


--U53_cs_buffer[1] is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|lpm_add_sub:$00007|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]
--operation mode is arithmetic

U53_cs_buffer[1] = E1L43 $ U53_cout[0];

--U53_cout[1] is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|lpm_add_sub:$00007|addcore:adder|a_csnbuffer:result_node|cout[1]
--operation mode is arithmetic

U53_cout[1] = CARRY(!U53_cout[0] # !E1L43);


--J1L28 is slaveregister:slaveregister_inst|command_0_local[10]~244
--operation mode is normal

J1L28 = !B1L9Q & !B1L01Q & !B1L21Q;


--J1L08 is slaveregister:slaveregister_inst|command_0_local[10]~32
--operation mode is normal

J1L08 = J1L641 & J1L28 & !B1L8Q & !B1L11Q;


--U83_cs_buffer[2] is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|lpm_add_sub:$00009|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]
--operation mode is arithmetic

U83_cs_buffer[2] = E1L53 $ CB1L6 $ !U83_cout[1];

--U83_cout[2] is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|lpm_add_sub:$00009|addcore:adder|a_csnbuffer:result_node|cout[2]
--operation mode is arithmetic

U83_cout[2] = CARRY(E1L53 & (CB1L6 # !U83_cout[1]) # !E1L53 & CB1L6 & !U83_cout[1]);


--E1L83 is com_dac_tx:inst_com_DAC_TX|divider[5]~389
--operation mode is normal

E1L83 = J1_command_0_local[9] # !J1_command_0_local[8] # !J1_command_0_local[10];


--E1L93 is com_dac_tx:inst_com_DAC_TX|divider[6]~7
--operation mode is normal

E1L93 = J1_command_0_local[8] # !J1_command_0_local[9] # !J1_command_0_local[10];


--E1L04 is com_dac_tx:inst_com_DAC_TX|divider[7]~279
--operation mode is normal

E1L04 = J1_command_0_local[10] & J1_command_0_local[8] & J1_command_0_local[9];


--U14_cs_buffer[3] is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|lpm_add_sub:$00011|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]
--operation mode is arithmetic

U14_cs_buffer[3] = E1L63 $ CB1_StageOut[3][2] $ U14_cout[2];

--U14_cout[3] is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|lpm_add_sub:$00011|addcore:adder|a_csnbuffer:result_node|cout[3]
--operation mode is arithmetic

U14_cout[3] = CARRY(E1L63 & !CB1_StageOut[3][2] & !U14_cout[2] # !E1L63 & (!U14_cout[2] # !CB1_StageOut[3][2]));


--U44_cs_buffer[4] is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|lpm_add_sub:$00013|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]
--operation mode is arithmetic

U44_cs_buffer[4] = E1L73 $ CB1_StageOut[4][3] $ !U44_cout[3];

--U44_cout[4] is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|lpm_add_sub:$00013|addcore:adder|a_csnbuffer:result_node|cout[4]
--operation mode is arithmetic

U44_cout[4] = CARRY(E1L73 & (CB1_StageOut[4][3] # !U44_cout[3]) # !E1L73 & CB1_StageOut[4][3] & !U44_cout[3]);


--U74_cs_buffer[5] is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|lpm_add_sub:$00015|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]
--operation mode is arithmetic

U74_cs_buffer[5] = E1L83 $ CB1_StageOut[5][4] $ U74_cout[4];

--U74_cout[5] is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|lpm_add_sub:$00015|addcore:adder|a_csnbuffer:result_node|cout[5]
--operation mode is arithmetic

U74_cout[5] = CARRY(E1L83 & !CB1_StageOut[5][4] & !U74_cout[4] # !E1L83 & (!U74_cout[4] # !CB1_StageOut[5][4]));


--U05_cs_buffer[6] is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|lpm_add_sub:$00017|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]
--operation mode is arithmetic

U05_cs_buffer[6] = E1L93 $ CB1_StageOut[6][5] $ !U05_cout[5];

--U05_cout[6] is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|lpm_add_sub:$00017|addcore:adder|a_csnbuffer:result_node|cout[6]
--operation mode is arithmetic

U05_cout[6] = CARRY(E1L93 & (CB1_StageOut[6][5] # !U05_cout[5]) # !E1L93 & CB1_StageOut[6][5] & !U05_cout[5]);


--B1L92 is ahb_slave:ahb_slave_inst|Select_539_rtl_38_rtl_49~151
--operation mode is normal

B1L92 = GB1_MASTERHBURST[0] & !GB1_MASTERHBURST[1] & !GB1_MASTERHBURST[2];

--B1L13 is ahb_slave:ahb_slave_inst|Select_539_rtl_38_rtl_49~174
--operation mode is normal

B1L13 = GB1_MASTERHBURST[0] & !GB1_MASTERHBURST[1] & !GB1_MASTERHBURST[2];


--B1L03 is ahb_slave:ahb_slave_inst|Select_539_rtl_38_rtl_49~153
--operation mode is normal

B1L03 = GB1_MASTERHTRANS[1] & (B1L25Q # B1L92 & B1L15Q);


--B1_reduce_nor_10 is ahb_slave:ahb_slave_inst|reduce_nor_10
--operation mode is normal

B1_reduce_nor_10 = GB1_MASTERHTRANS[1] & !GB1_MASTERHTRANS[0];

--B1L7 is ahb_slave:ahb_slave_inst|reduce_nor_10~17
--operation mode is normal

B1L7 = GB1_MASTERHTRANS[1] & !GB1_MASTERHTRANS[0];


--B1L33 is ahb_slave:ahb_slave_inst|Select_543_rtl_40~96
--operation mode is normal

B1L33 = B1L1 & !B1L05Q & (GB1_MASTERHTRANS[0] # GB1_MASTERHTRANS[1]);


--B1L42 is ahb_slave:ahb_slave_inst|Select_536_rtl_36~233
--operation mode is normal

B1L42 = !B1L25Q & !B1L15Q;


--B1L62 is ahb_slave:ahb_slave_inst|Select_536_rtl_36~248
--operation mode is normal

B1L62 = B1L35Q # !B1_reduce_nor_4 & (!B1L05Q # !B1L42);


--B1L52 is ahb_slave:ahb_slave_inst|Select_536_rtl_36~234
--operation mode is normal

B1L52 = B1L1 & !B1L05Q;


--B1L32 is ahb_slave:ahb_slave_inst|Select_536_rtl_36~20
--operation mode is normal

B1L32 = B1L15Q & !B1L92 & (GB1_MASTERHTRANS[1] # !GB1_MASTERHTRANS[0]);


--B1L82 is ahb_slave:ahb_slave_inst|Select_539_rtl_38_rtl_49~121
--operation mode is normal

B1L82 = GB1_MASTERHTRANS[0] & !GB1_MASTERHTRANS[1] & (B1L25Q # B1L15Q);


--B1L44 is ahb_slave:ahb_slave_inst|Select_562~16
--operation mode is normal

B1L44 = B1L1 & B1_reduce_nor_4 & B1_reduce_nor_10 & !B1L05Q;


--B1L93 is ahb_slave:ahb_slave_inst|Select_549_rtl_42~3
--operation mode is normal

B1L93 = B1L25Q & GB1_MASTERHTRANS[1];


--B1L34 is ahb_slave:ahb_slave_inst|Select_562~14
--operation mode is normal

B1L34 = B1L92 & B1L15Q & GB1_MASTERHTRANS[1];


--B1L54 is ahb_slave:ahb_slave_inst|Select_563~12
--operation mode is normal

B1L54 = B1L44 # B1L93 # B1L34 # B1L45Q;


--B1L94 is ahb_slave:ahb_slave_inst|Select_583~385
--operation mode is normal

B1L94 = !B1L35Q & (GB1_MASTERHTRANS[1] # !B1L25Q);


--B1L64 is ahb_slave:ahb_slave_inst|Select_583~19
--operation mode is normal

B1L64 = !B1L05Q & (!B1_reduce_nor_10 # !B1_reduce_nor_4 # !B1L1);


--B1L84 is ahb_slave:ahb_slave_inst|Select_583~377
--operation mode is normal

B1L84 = B1L94 & !B1L64 & (B1L2 # !B1L15Q);


--J1L281 is slaveregister:slaveregister_inst|command_3_local[0]~73
--operation mode is normal

J1L281 = B1L9Q & !B1L01Q;


--J1L181 is slaveregister:slaveregister_inst|command_3_local[0]~32
--operation mode is normal

J1L181 = A1L313 & J1L641 & J1L281 & !B1L21Q;


--J1L3 is slaveregister:slaveregister_inst|com_ctrl_local[0]~32
--operation mode is normal

J1L3 = A1L313 & J1L641 & J1L252 & !B1L21Q;


--D1_vco_mem_addr_old is com_adc_rx:inst_com_ADC_RX|vco_mem_addr_old
--operation mode is normal

D1_vco_mem_addr_old_lut_out = D1_vco_cnt[11];
D1_vco_mem_addr_old = DFFE(D1_vco_mem_addr_old_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , );


--D1_SINnCOS is com_adc_rx:inst_com_ADC_RX|SINnCOS
--operation mode is normal

D1_SINnCOS_lut_out = !D1_SINnCOS;
D1_SINnCOS = DFFE(D1_SINnCOS_lut_out, GLOBAL(DB1_outclock1), !H1L4Q, , );


--D1L231 is com_adc_rx:inst_com_ADC_RX|Q[0]~30
--operation mode is normal

D1L231 = D1_vco_mem_addr_old & !D1_SINnCOS & !H1L4Q & !D1_vco_cnt[11];


--J1L701 is slaveregister:slaveregister_inst|command_1_local[0]~79
--operation mode is normal

J1L701 = B1L9Q & !B1L01Q & !B1L21Q;


--J1L601 is slaveregister:slaveregister_inst|command_1_local[0]~32
--operation mode is normal

J1L601 = J1L641 & J1L701 & !B1L8Q & !B1L11Q;


--J1L141 is slaveregister:slaveregister_inst|command_2_local[0]~32
--operation mode is normal

J1L141 = J1L641 & J1L241 & !B1L8Q;


--B1L31Q is ahb_slave:ahb_slave_inst|reg_address[7]~reg0
--operation mode is normal

B1L31Q_lut_out = B1L54 & (GB1_MASTERHADDR[7] # B1L31Q & !B1L84) # !B1L54 & B1L31Q & !B1L84;
B1L31Q = DFFE(B1L31Q_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , );


--B1L41Q is ahb_slave:ahb_slave_inst|reg_address[8]~reg0
--operation mode is normal

B1L41Q_lut_out = B1L54 & (GB1_MASTERHADDR[8] # B1L41Q & !B1L84) # !B1L54 & B1L41Q & !B1L84;
B1L41Q = DFFE(B1L41Q_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , );


--D1L33 is com_adc_rx:inst_com_ADC_RX|I[0]~109
--operation mode is normal

D1L33 = D1_vco_mem_addr_old & D1_SINnCOS & !H1L4Q & !D1_vco_cnt[11];


--N1_theta_calc[1] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|theta_calc[1]
--operation mode is normal

N1_theta_calc[1]_lut_out = N1L194 & N1_theta_calc[1] & !N1_start_local # !N1L194 & N1L214;
N1_theta_calc[1] = DFFE(N1_theta_calc[1]_lut_out, GLOBAL(DB1_outclock1), , , !H1L4Q);


--J1L612 is slaveregister:slaveregister_inst|command_4_local[0]~32
--operation mode is normal

J1L612 = A1L313 & J1L641 & A1L113 & !B1L9Q;


--N1_theta_calc[3] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|theta_calc[3]
--operation mode is normal

N1_theta_calc[3]_lut_out = N1L194 & N1_theta_calc[3] & !N1_start_local # !N1L194 & N1L414;
N1_theta_calc[3] = DFFE(N1_theta_calc[3]_lut_out, GLOBAL(DB1_outclock1), , , !H1L4Q);


--N1_theta_calc[4] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|theta_calc[4]
--operation mode is normal

N1_theta_calc[4]_lut_out = N1L194 & N1_theta_calc[4] & !N1_start_local # !N1L194 & N1L514;
N1_theta_calc[4] = DFFE(N1_theta_calc[4]_lut_out, GLOBAL(DB1_outclock1), , , !H1L4Q);


--N1_theta_calc[5] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|theta_calc[5]
--operation mode is normal

N1_theta_calc[5]_lut_out = N1L194 & N1_theta_calc[5] & !N1_start_local # !N1L194 & N1L614;
N1_theta_calc[5] = DFFE(N1_theta_calc[5]_lut_out, GLOBAL(DB1_outclock1), , , !H1L4Q);


--N1_theta_calc[6] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|theta_calc[6]
--operation mode is normal

N1_theta_calc[6]_lut_out = N1L194 & N1_theta_calc[6] & !N1_start_local # !N1L194 & N1L714;
N1_theta_calc[6] = DFFE(N1_theta_calc[6]_lut_out, GLOBAL(DB1_outclock1), , , !H1L4Q);


--N1_theta_calc[7] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|theta_calc[7]
--operation mode is normal

N1_theta_calc[7]_lut_out = N1L194 & N1_theta_calc[7] & !N1_start_local # !N1L194 & N1L814;
N1_theta_calc[7] = DFFE(N1_theta_calc[7]_lut_out, GLOBAL(DB1_outclock1), , , !H1L4Q);


--N1_theta_calc[8] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|theta_calc[8]
--operation mode is normal

N1_theta_calc[8]_lut_out = N1L194 & N1_theta_calc[8] & !N1_start_local # !N1L194 & N1L914;
N1_theta_calc[8] = DFFE(N1_theta_calc[8]_lut_out, GLOBAL(DB1_outclock1), , , !H1L4Q);


--N1_theta_calc[9] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|theta_calc[9]
--operation mode is normal

N1_theta_calc[9]_lut_out = N1L194 & N1_theta_calc[9] & !N1_start_local # !N1L194 & N1L024;
N1_theta_calc[9] = DFFE(N1_theta_calc[9]_lut_out, GLOBAL(DB1_outclock1), , , !H1L4Q);


--N1_theta_calc[10] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|theta_calc[10]
--operation mode is normal

N1_theta_calc[10]_lut_out = N1L194 & N1_theta_calc[10] & !N1_start_local # !N1L194 & N1L124;
N1_theta_calc[10] = DFFE(N1_theta_calc[10]_lut_out, GLOBAL(DB1_outclock1), , , !H1L4Q);


--N1_theta_calc[11] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|theta_calc[11]
--operation mode is normal

N1_theta_calc[11]_lut_out = N1L194 & N1_theta_calc[11] & !N1_start_local # !N1L194 & N1L224;
N1_theta_calc[11] = DFFE(N1_theta_calc[11]_lut_out, GLOBAL(DB1_outclock1), , , !H1L4Q);


--N1_theta_calc[12] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|theta_calc[12]
--operation mode is normal

N1_theta_calc[12]_lut_out = N1L194 & N1_theta_calc[12] & !N1_start_local # !N1L194 & N1L324;
N1_theta_calc[12] = DFFE(N1_theta_calc[12]_lut_out, GLOBAL(DB1_outclock1), , , !H1L4Q);


--N1_theta_calc[13] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|theta_calc[13]
--operation mode is normal

N1_theta_calc[13]_lut_out = N1L194 & N1_theta_calc[13] & !N1_start_local # !N1L194 & N1L424;
N1_theta_calc[13] = DFFE(N1_theta_calc[13]_lut_out, GLOBAL(DB1_outclock1), , , !H1L4Q);


--N1_theta_calc[14] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|theta_calc[14]
--operation mode is normal

N1_theta_calc[14]_lut_out = N1L194 & N1_theta_calc[14] & !N1_start_local # !N1L194 & N1L524;
N1_theta_calc[14] = DFFE(N1_theta_calc[14]_lut_out, GLOBAL(DB1_outclock1), , , !H1L4Q);


--B1L23 is ahb_slave:ahb_slave_inst|Select_541_rtl_39_rtl_47~38
--operation mode is normal

B1L23 = !B1L05Q & (GB1_MASTERHTRANS[0] # GB1_MASTERHTRANS[1]);


--B1L83 is ahb_slave:ahb_slave_inst|Select_548_rtl_41_rtl_48~7
--operation mode is normal

B1L83 = B1L4Q & (GB1_MASTERHTRANS[0] # !GB1_MASTERHTRANS[1]);


--H1L2Q is roc:inst_ROC|RST_state~5
--operation mode is normal

H1L2Q_lut_out = !H1L1Q;
H1L2Q = DFFE(H1L2Q_lut_out, GLOBAL(DB1_outclock0), , , );


--E1_SRG[1] is com_dac_tx:inst_com_DAC_TX|SRG[1]
--operation mode is normal

E1_SRG[1]_lut_out = E1_PSK_modulation_old & (E1_addr_cnt[11] & E1L34 # !E1_addr_cnt[11] & E1_SRG[2]) # !E1_PSK_modulation_old & E1L34;
E1_SRG[1] = DFFE(E1_SRG[1]_lut_out, GLOBAL(DB1_outclock0), , , !H1L4Q);


--E1_PSK_modulation_old is com_dac_tx:inst_com_DAC_TX|PSK_modulation_old
--operation mode is normal

E1_PSK_modulation_old_lut_out = E1_addr_cnt[11];
E1_PSK_modulation_old = DFFE(E1_PSK_modulation_old_lut_out, GLOBAL(DB1_outclock0), , , !H1L4Q);


--E1L87 is com_dac_tx:inst_com_DAC_TX|SRG[0]~0
--operation mode is normal

E1L87 = E1_PSK_modulation_old & !H1L4Q & !E1_addr_cnt[11];


--E1L53 is com_dac_tx:inst_com_DAC_TX|divider[2]~403
--operation mode is normal

E1L53 = J1_command_0_local[10] # J1_command_0_local[8] # !J1_command_0_local[9];


--U53_cs_buffer[0] is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|lpm_add_sub:$00007|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]
--operation mode is arithmetic

U53_cs_buffer[0] = E1_reduce_nor_91 $ !BB1L7;

--U53_cout[0] is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|lpm_add_sub:$00007|addcore:adder|a_csnbuffer:result_node|cout[0]
--operation mode is arithmetic

U53_cout[0] = CARRY(E1_reduce_nor_91 # !BB1L7);


--E1L63 is com_dac_tx:inst_com_DAC_TX|divider[3]~288
--operation mode is normal

E1L63 = J1_command_0_local[10] # !J1_command_0_local[9] # !J1_command_0_local[8];


--U83_cs_buffer[1] is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|lpm_add_sub:$00009|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]
--operation mode is arithmetic

U83_cs_buffer[1] = E1L43 $ CB1_StageOut[2][0] $ U83_cout[0];

--U83_cout[1] is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|lpm_add_sub:$00009|addcore:adder|a_csnbuffer:result_node|cout[1]
--operation mode is arithmetic

U83_cout[1] = CARRY(E1L43 & !CB1_StageOut[2][0] & !U83_cout[0] # !E1L43 & (!U83_cout[0] # !CB1_StageOut[2][0]));


--CB1L7 is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|StageOut[2][2]~51
--operation mode is normal

CB1L7 = U53L01 & U53_cs_buffer[2] & !J1_command_0_local[10] & !E1L14;


--E1L73 is com_dac_tx:inst_com_DAC_TX|divider[4]~284
--operation mode is normal

E1L73 = J1_command_0_local[8] # J1_command_0_local[9] # !J1_command_0_local[10];


--U14_cs_buffer[2] is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|lpm_add_sub:$00011|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]
--operation mode is arithmetic

U14_cs_buffer[2] = E1L53 $ CB1_StageOut[3][1] $ !U14_cout[1];

--U14_cout[2] is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|lpm_add_sub:$00011|addcore:adder|a_csnbuffer:result_node|cout[2]
--operation mode is arithmetic

U14_cout[2] = CARRY(E1L53 & (CB1_StageOut[3][1] # !U14_cout[1]) # !E1L53 & CB1_StageOut[3][1] & !U14_cout[1]);


--CB1_StageOut[3][3] is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|StageOut[3][3]
--operation mode is normal

CB1_StageOut[3][3] = U83L21 & (J1_command_0_local[10] & CB1L7 # !J1_command_0_local[10] & U83_cs_buffer[3]) # !U83L21 & CB1L7;


--U44_cs_buffer[3] is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|lpm_add_sub:$00013|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]
--operation mode is arithmetic

U44_cs_buffer[3] = E1L63 $ CB1_StageOut[4][2] $ U44_cout[2];

--U44_cout[3] is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|lpm_add_sub:$00013|addcore:adder|a_csnbuffer:result_node|cout[3]
--operation mode is arithmetic

U44_cout[3] = CARRY(E1L63 & !CB1_StageOut[4][2] & !U44_cout[2] # !E1L63 & (!U44_cout[2] # !CB1_StageOut[4][2]));


--CB1L2 is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|selnose[4][4]~138
--operation mode is normal

CB1L2 = E1L04 # !U14L41 # !E1L93;


--CB1_StageOut[4][4] is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|StageOut[4][4]
--operation mode is normal

CB1_StageOut[4][4] = E1L83 & (CB1L2 & CB1_StageOut[3][3] # !CB1L2 & U14_cs_buffer[4]) # !E1L83 & CB1_StageOut[3][3];


--U74_cs_buffer[4] is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|lpm_add_sub:$00015|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]
--operation mode is arithmetic

U74_cs_buffer[4] = E1L73 $ CB1_StageOut[5][3] $ !U74_cout[3];

--U74_cout[4] is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|lpm_add_sub:$00015|addcore:adder|a_csnbuffer:result_node|cout[4]
--operation mode is arithmetic

U74_cout[4] = CARRY(E1L73 & (CB1_StageOut[5][3] # !U74_cout[3]) # !E1L73 & CB1_StageOut[5][3] & !U74_cout[3]);


--CB1_StageOut[5][5] is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|StageOut[5][5]
--operation mode is normal

CB1_StageOut[5][5] = CB1L3 & (U44L61 & U44_cs_buffer[5] # !U44L61 & CB1_StageOut[4][4]) # !CB1L3 & CB1_StageOut[4][4];


--U05_cs_buffer[5] is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|lpm_add_sub:$00017|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]
--operation mode is arithmetic

U05_cs_buffer[5] = E1L83 $ CB1_StageOut[6][4] $ U05_cout[4];

--U05_cout[5] is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|lpm_add_sub:$00017|addcore:adder|a_csnbuffer:result_node|cout[5]
--operation mode is arithmetic

U05_cout[5] = CARRY(E1L83 & !CB1_StageOut[6][4] & !U05_cout[4] # !E1L83 & (!U05_cout[4] # !CB1_StageOut[6][4]));


--CB1_StageOut[6][6] is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|StageOut[6][6]
--operation mode is normal

CB1_StageOut[6][6] = U74L81 & (E1L04 & CB1_StageOut[5][5] # !E1L04 & U74_cs_buffer[6]) # !U74L81 & CB1_StageOut[5][5];


--CB1L24 is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|StageOut[7][7]~127
--operation mode is normal

CB1L24 = CB1_StageOut[6][6] & !U05L02;


--CB1L34 is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|StageOut[7][7]~136
--operation mode is normal

CB1L34 = U05L02 & U05_cs_buffer[7];


--B1L72 is ahb_slave:ahb_slave_inst|Select_538_rtl_37~98
--operation mode is normal

B1L72 = B1L15Q & (GB1_MASTERHBURST[1] # GB1_MASTERHBURST[2] # !GB1_MASTERHBURST[0]);


--N1L006Q is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|theta_result[0]~reg0
--operation mode is normal

N1L006Q_lut_out = N1_theta_calc[0];
N1L006Q = DFFE(N1L006Q_lut_out, GLOBAL(DB1_outclock1), , , !H1L4Q);


--A1L813 is rtl~35183
--operation mode is normal

A1L813 = N1L006Q & B1L11Q & !B1L21Q & !B1L8Q;


--A1L252 is rtl~22712
--operation mode is normal

A1L252 = B1L8Q & M4_sload_path[32] & !B1L11Q;


--J1_command_4_local[0] is slaveregister:slaveregister_inst|command_4_local[0]
--operation mode is normal

J1_command_4_local[0]_lut_out = GB1_MASTERHWDATA[0];
J1_command_4_local[0] = DFFE(J1_command_4_local[0]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L612);


--A1L352 is rtl~22713
--operation mode is normal

A1L352 = !B1L8Q & (B1L11Q & J1_command_4_local[0] # !B1L11Q & M4_sload_path[0]);


--A1L733 is rtl~35455
--operation mode is normal

A1L733 = (A1L813 # B1L21Q & (A1L252 # A1L352)) & CASCADE(A1L913);


--A1L913 is rtl~35199
--operation mode is normal

A1L913 = !B1L9Q & !B1L01Q;


--U51_cs_buffer[0] is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]
--operation mode is arithmetic

U51_cs_buffer[0] = W1_q[1] $ !Y1L1;

--U51_cout[0] is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cout[0]
--operation mode is arithmetic

U51_cout[0] = CARRY(W1_q[1] & !Y1L1);


--D1L91 is com_adc_rx:inst_com_ADC_RX|altr_temp~63
--operation mode is normal

D1L91 = !D1_SINnCOS & !H1L4Q;


--D1_vco_nxt_cycle is com_adc_rx:inst_com_ADC_RX|vco_nxt_cycle
--operation mode is normal

D1_vco_nxt_cycle = D1_vco_mem_addr_old & !D1_vco_cnt[11];


--D1_I[0] is com_adc_rx:inst_com_ADC_RX|I[0]
--operation mode is normal

D1_I[0]_lut_out = D1_Iacc[0];
D1_I[0] = DFFE(D1_I[0]_lut_out, GLOBAL(DB1_outclock1), , , D1L33);


--D1L922Q is com_adc_rx:inst_com_ADC_RX|reg_updata~reg0
--operation mode is normal

D1L922Q_lut_out = D1_reg_updata_var $ D1_mac_new_iq;
D1L922Q = DFFE(D1L922Q_lut_out, GLOBAL(DB1_outclock0), , , !H1L4Q);


--A1L833 is rtl~35456
--operation mode is normal

A1L833 = (B1L9Q & D1L922Q & !B1L01Q # !B1L9Q & D1_I[0] & B1L01Q) & CASCADE(A1L613);


--A1L613 is rtl~35137
--operation mode is normal

A1L613 = B1L8Q & !B1L21Q & !B1L11Q;


--U51_cs_buffer[1] is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]
--operation mode is arithmetic

U51_cs_buffer[1] = U51_cout[0] $ (!Y9L1 & !Y9L2);

--U51_cout[1] is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cout[1]
--operation mode is arithmetic

U51_cout[1] = CARRY(Y9L1 # Y9L2 # !U51_cout[0]);


--D1L81 is com_adc_rx:inst_com_ADC_RX|altr_temp~62
--operation mode is normal

D1L81 = !H1L4Q & D1_SINnCOS;


--U21_cs_buffer[1] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_687_rtl_3|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]
--operation mode is arithmetic

U21_cs_buffer[1] = N1_theta_calc[1] $ S3_datab_node[1] $ !U21_cout[0];

--U21_cout[1] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_687_rtl_3|addcore:adder|a_csnbuffer:result_node|cout[1]
--operation mode is arithmetic

U21_cout[1] = CARRY(N1_theta_calc[1] & S3_datab_node[1] & !U21_cout[0] # !N1_theta_calc[1] & (S3_datab_node[1] # !U21_cout[0]));


--U9_cs_buffer[1] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_687_rtl_1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]
--operation mode is arithmetic

U9_cs_buffer[1] = S3_datab_node[1] $ N1_theta_calc[1] $ U9_cout[0];

--U9_cout[1] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_687_rtl_1|addcore:adder|a_csnbuffer:result_node|cout[1]
--operation mode is arithmetic

U9_cout[1] = CARRY(S3_datab_node[1] & !N1_theta_calc[1] & !U9_cout[0] # !S3_datab_node[1] & (!U9_cout[0] # !N1_theta_calc[1]));


--N1_Icalc[31] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Icalc[31]
--operation mode is normal

N1_Icalc[31]_lut_out = N1L954 & (N1L724 # !N1L194) # !N1L954 & N1L724 & N1L194;
N1_Icalc[31] = DFFE(N1_Icalc[31]_lut_out, GLOBAL(DB1_outclock1), , , !H1L4Q);


--N1L214 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|I~1299
--operation mode is normal

N1L214 = U21_cs_buffer[1] & (U9_cs_buffer[1] # N1_Icalc[31]) # !U21_cs_buffer[1] & U9_cs_buffer[1] & !N1_Icalc[31];


--N1L194 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|LessThan_344~27
--operation mode is normal

N1L194 = M2_q[0] & M2_q[1] & M2_q[2] & M2_q[3];


--N1_start_local is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|start_local
--operation mode is normal

N1_start_local_lut_out = D1_mac_new_iq;
N1_start_local = DFFE(N1_start_local_lut_out, GLOBAL(DB1_outclock1), , , !H1L4Q);


--D1_Q[2] is com_adc_rx:inst_com_ADC_RX|Q[2]
--operation mode is normal

D1_Q[2]_lut_out = D1_Qacc[2];
D1_Q[2] = DFFE(D1_Q[2]_lut_out, GLOBAL(DB1_outclock1), , , D1L231);


--N1L206Q is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|theta_result[2]~reg0
--operation mode is normal

N1L206Q_lut_out = N1_theta_calc[2];
N1L206Q = DFFE(N1L206Q_lut_out, GLOBAL(DB1_outclock1), , , !H1L4Q);


--J1_command_0_local[2] is slaveregister:slaveregister_inst|command_0_local[2]
--operation mode is normal

J1_command_0_local[2]_lut_out = GB1_MASTERHWDATA[2];
J1_command_0_local[2] = DFFE(J1_command_0_local[2]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L08);


--J1L972 is slaveregister:slaveregister_inst|Mux_356_rtl_109_rtl_295~0
--operation mode is normal

J1L972 = B1L11Q & (B1L01Q # N1L206Q) # !B1L11Q & !B1L01Q & J1_command_0_local[2];


--J1L082 is slaveregister:slaveregister_inst|Mux_356_rtl_109_rtl_295~1
--operation mode is normal

J1L082 = J1L972 & (J1_com_ctrl_local[2] # !B1L01Q) # !J1L972 & D1_Q[2] & B1L01Q;


--J1_command_3_local[2] is slaveregister:slaveregister_inst|command_3_local[2]
--operation mode is normal

J1_command_3_local[2]_lut_out = GB1_MASTERHWDATA[2];
J1_command_3_local[2] = DFFE(J1_command_3_local[2]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L181);


--A1L223 is rtl~35247
--operation mode is normal

A1L223 = J1_command_3_local[2] & B1L11Q & !B1L01Q;


--J1_command_2_local[2] is slaveregister:slaveregister_inst|command_2_local[2]
--operation mode is normal

J1_command_2_local[2]_lut_out = GB1_MASTERHWDATA[2];
J1_command_2_local[2] = DFFE(J1_command_2_local[2]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L141);


--J1_command_1_local[2] is slaveregister:slaveregister_inst|command_1_local[2]
--operation mode is normal

J1_command_1_local[2]_lut_out = GB1_MASTERHWDATA[2];
J1_command_1_local[2] = DFFE(J1_command_1_local[2]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L601);


--A1L421 is rtl~1815
--operation mode is normal

A1L421 = !B1L11Q & (B1L01Q & J1_command_2_local[2] # !B1L01Q & J1_command_1_local[2]);


--A1L933 is rtl~35457
--operation mode is normal

A1L933 = (B1L9Q & (A1L223 # A1L421) # !B1L9Q & J1L082) & CASCADE(A1L443);


--U42_cs_buffer[0] is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]
--operation mode is arithmetic

U42_cs_buffer[0] = U51_cs_buffer[2] $ X1L1;

--U42_cout[0] is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cout[0]
--operation mode is arithmetic

U42_cout[0] = CARRY(U51_cs_buffer[2] & X1L1);


--U42_cs_buffer[1] is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]
--operation mode is arithmetic

U42_cs_buffer[1] = U51_cs_buffer[3] $ U42_cout[0];

--U42_cout[1] is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cout[1]
--operation mode is arithmetic

U42_cout[1] = CARRY(!U42_cout[0] # !U51_cs_buffer[3]);


--U21_cs_buffer[3] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_687_rtl_3|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]
--operation mode is arithmetic

U21_cs_buffer[3] = N1_theta_calc[3] $ S3_datab_node[3] $ !U21_cout[2];

--U21_cout[3] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_687_rtl_3|addcore:adder|a_csnbuffer:result_node|cout[3]
--operation mode is arithmetic

U21_cout[3] = CARRY(N1_theta_calc[3] & S3_datab_node[3] & !U21_cout[2] # !N1_theta_calc[3] & (S3_datab_node[3] # !U21_cout[2]));


--U9_cs_buffer[3] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_687_rtl_1|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]
--operation mode is arithmetic

U9_cs_buffer[3] = S3_datab_node[3] $ N1_theta_calc[3] $ U9_cout[2];

--U9_cout[3] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_687_rtl_1|addcore:adder|a_csnbuffer:result_node|cout[3]
--operation mode is arithmetic

U9_cout[3] = CARRY(S3_datab_node[3] & !N1_theta_calc[3] & !U9_cout[2] # !S3_datab_node[3] & (!U9_cout[2] # !N1_theta_calc[3]));


--N1L414 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|I~1319
--operation mode is normal

N1L414 = U21_cs_buffer[3] & (U9_cs_buffer[3] # N1_Icalc[31]) # !U21_cs_buffer[3] & U9_cs_buffer[3] & !N1_Icalc[31];


--U42_cs_buffer[2] is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]
--operation mode is arithmetic

U42_cs_buffer[2] = U81_cs_buffer[0] $ U51_cs_buffer[4] $ !U42_cout[1];

--U42_cout[2] is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cout[2]
--operation mode is arithmetic

U42_cout[2] = CARRY(U81_cs_buffer[0] & (U51_cs_buffer[4] # !U42_cout[1]) # !U81_cs_buffer[0] & U51_cs_buffer[4] & !U42_cout[1]);


--U21_cs_buffer[4] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_687_rtl_3|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]
--operation mode is arithmetic

U21_cs_buffer[4] = N1_theta_calc[4] $ S3_datab_node[4] $ U21_cout[3];

--U21_cout[4] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_687_rtl_3|addcore:adder|a_csnbuffer:result_node|cout[4]
--operation mode is arithmetic

U21_cout[4] = CARRY(N1_theta_calc[4] & (!U21_cout[3] # !S3_datab_node[4]) # !N1_theta_calc[4] & !S3_datab_node[4] & !U21_cout[3]);


--U9_cs_buffer[4] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_687_rtl_1|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]
--operation mode is arithmetic

U9_cs_buffer[4] = S3_datab_node[4] $ N1_theta_calc[4] $ !U9_cout[3];

--U9_cout[4] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_687_rtl_1|addcore:adder|a_csnbuffer:result_node|cout[4]
--operation mode is arithmetic

U9_cout[4] = CARRY(S3_datab_node[4] & (N1_theta_calc[4] # !U9_cout[3]) # !S3_datab_node[4] & N1_theta_calc[4] & !U9_cout[3]);


--N1L514 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|I~1329
--operation mode is normal

N1L514 = U21_cs_buffer[4] & (U9_cs_buffer[4] # N1_Icalc[31]) # !U21_cs_buffer[4] & U9_cs_buffer[4] & !N1_Icalc[31];


--U42_cs_buffer[3] is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]
--operation mode is arithmetic

U42_cs_buffer[3] = U81_cs_buffer[1] $ U51_cs_buffer[5] $ U42_cout[2];

--U42_cout[3] is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cout[3]
--operation mode is arithmetic

U42_cout[3] = CARRY(U81_cs_buffer[1] & !U51_cs_buffer[5] & !U42_cout[2] # !U81_cs_buffer[1] & (!U42_cout[2] # !U51_cs_buffer[5]));


--U21_cs_buffer[5] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_687_rtl_3|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]
--operation mode is arithmetic

U21_cs_buffer[5] = N1_theta_calc[5] $ S3_datab_node[5] $ !U21_cout[4];

--U21_cout[5] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_687_rtl_3|addcore:adder|a_csnbuffer:result_node|cout[5]
--operation mode is arithmetic

U21_cout[5] = CARRY(N1_theta_calc[5] & S3_datab_node[5] & !U21_cout[4] # !N1_theta_calc[5] & (S3_datab_node[5] # !U21_cout[4]));


--U9_cs_buffer[5] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_687_rtl_1|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]
--operation mode is arithmetic

U9_cs_buffer[5] = S3_datab_node[5] $ N1_theta_calc[5] $ U9_cout[4];

--U9_cout[5] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_687_rtl_1|addcore:adder|a_csnbuffer:result_node|cout[5]
--operation mode is arithmetic

U9_cout[5] = CARRY(S3_datab_node[5] & !N1_theta_calc[5] & !U9_cout[4] # !S3_datab_node[5] & (!U9_cout[4] # !N1_theta_calc[5]));


--N1L614 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|I~1339
--operation mode is normal

N1L614 = U21_cs_buffer[5] & (U9_cs_buffer[5] # N1_Icalc[31]) # !U21_cs_buffer[5] & U9_cs_buffer[5] & !N1_Icalc[31];


--U42_cs_buffer[4] is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]
--operation mode is arithmetic

U42_cs_buffer[4] = U81_cs_buffer[2] $ U51_cs_buffer[6] $ !U42_cout[3];

--U42_cout[4] is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cout[4]
--operation mode is arithmetic

U42_cout[4] = CARRY(U81_cs_buffer[2] & (U51_cs_buffer[6] # !U42_cout[3]) # !U81_cs_buffer[2] & U51_cs_buffer[6] & !U42_cout[3]);


--U21_cs_buffer[6] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_687_rtl_3|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]
--operation mode is arithmetic

U21_cs_buffer[6] = N1_theta_calc[6] $ S3_datab_node[6] $ U21_cout[5];

--U21_cout[6] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_687_rtl_3|addcore:adder|a_csnbuffer:result_node|cout[6]
--operation mode is arithmetic

U21_cout[6] = CARRY(N1_theta_calc[6] & (!U21_cout[5] # !S3_datab_node[6]) # !N1_theta_calc[6] & !S3_datab_node[6] & !U21_cout[5]);


--U9_cs_buffer[6] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_687_rtl_1|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]
--operation mode is arithmetic

U9_cs_buffer[6] = S3_datab_node[6] $ N1_theta_calc[6] $ !U9_cout[5];

--U9_cout[6] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_687_rtl_1|addcore:adder|a_csnbuffer:result_node|cout[6]
--operation mode is arithmetic

U9_cout[6] = CARRY(S3_datab_node[6] & (N1_theta_calc[6] # !U9_cout[5]) # !S3_datab_node[6] & N1_theta_calc[6] & !U9_cout[5]);


--N1L714 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|I~1349
--operation mode is normal

N1L714 = U21_cs_buffer[6] & (U9_cs_buffer[6] # N1_Icalc[31]) # !U21_cs_buffer[6] & U9_cs_buffer[6] & !N1_Icalc[31];


--U42_cs_buffer[5] is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]
--operation mode is arithmetic

U42_cs_buffer[5] = U81_cs_buffer[3] $ U51_cs_buffer[7] $ U42_cout[4];

--U42_cout[5] is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cout[5]
--operation mode is arithmetic

U42_cout[5] = CARRY(U81_cs_buffer[3] & !U51_cs_buffer[7] & !U42_cout[4] # !U81_cs_buffer[3] & (!U42_cout[4] # !U51_cs_buffer[7]));


--U21_cs_buffer[7] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_687_rtl_3|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]
--operation mode is arithmetic

U21_cs_buffer[7] = N1_theta_calc[7] $ S3_datab_node[7] $ !U21_cout[6];

--U21_cout[7] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_687_rtl_3|addcore:adder|a_csnbuffer:result_node|cout[7]
--operation mode is arithmetic

U21_cout[7] = CARRY(N1_theta_calc[7] & S3_datab_node[7] & !U21_cout[6] # !N1_theta_calc[7] & (S3_datab_node[7] # !U21_cout[6]));


--U9_cs_buffer[7] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_687_rtl_1|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]
--operation mode is arithmetic

U9_cs_buffer[7] = S3_datab_node[7] $ N1_theta_calc[7] $ U9_cout[6];

--U9_cout[7] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_687_rtl_1|addcore:adder|a_csnbuffer:result_node|cout[7]
--operation mode is arithmetic

U9_cout[7] = CARRY(S3_datab_node[7] & !N1_theta_calc[7] & !U9_cout[6] # !S3_datab_node[7] & (!U9_cout[6] # !N1_theta_calc[7]));


--N1L814 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|I~1359
--operation mode is normal

N1L814 = U21_cs_buffer[7] & (U9_cs_buffer[7] # N1_Icalc[31]) # !U21_cs_buffer[7] & U9_cs_buffer[7] & !N1_Icalc[31];


--U42_cs_buffer[6] is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]
--operation mode is arithmetic

U42_cs_buffer[6] = U81_cs_buffer[4] $ U51_cs_buffer[8] $ !U42_cout[5];

--U42_cout[6] is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cout[6]
--operation mode is arithmetic

U42_cout[6] = CARRY(U81_cs_buffer[4] & (U51_cs_buffer[8] # !U42_cout[5]) # !U81_cs_buffer[4] & U51_cs_buffer[8] & !U42_cout[5]);


--U21_cs_buffer[8] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_687_rtl_3|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]
--operation mode is arithmetic

U21_cs_buffer[8] = N1_theta_calc[8] $ S3_datab_node[8] $ U21_cout[7];

--U21_cout[8] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_687_rtl_3|addcore:adder|a_csnbuffer:result_node|cout[8]
--operation mode is arithmetic

U21_cout[8] = CARRY(N1_theta_calc[8] & (!U21_cout[7] # !S3_datab_node[8]) # !N1_theta_calc[8] & !S3_datab_node[8] & !U21_cout[7]);


--U9_cs_buffer[8] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_687_rtl_1|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]
--operation mode is arithmetic

U9_cs_buffer[8] = S3_datab_node[8] $ N1_theta_calc[8] $ !U9_cout[7];

--U9_cout[8] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_687_rtl_1|addcore:adder|a_csnbuffer:result_node|cout[8]
--operation mode is arithmetic

U9_cout[8] = CARRY(S3_datab_node[8] & (N1_theta_calc[8] # !U9_cout[7]) # !S3_datab_node[8] & N1_theta_calc[8] & !U9_cout[7]);


--N1L914 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|I~1369
--operation mode is normal

N1L914 = U21_cs_buffer[8] & (U9_cs_buffer[8] # N1_Icalc[31]) # !U21_cs_buffer[8] & U9_cs_buffer[8] & !N1_Icalc[31];


--U42_cs_buffer[7] is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]
--operation mode is arithmetic

U42_cs_buffer[7] = U81_cs_buffer[5] $ U51_cs_buffer[9] $ U42_cout[6];

--U42_cout[7] is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cout[7]
--operation mode is arithmetic

U42_cout[7] = CARRY(U81_cs_buffer[5] & !U51_cs_buffer[9] & !U42_cout[6] # !U81_cs_buffer[5] & (!U42_cout[6] # !U51_cs_buffer[9]));


--U21_cs_buffer[9] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_687_rtl_3|addcore:adder|a_csnbuffer:result_node|cs_buffer[9]
--operation mode is arithmetic

U21_cs_buffer[9] = N1_theta_calc[9] $ S3_datab_node[9] $ !U21_cout[8];

--U21_cout[9] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_687_rtl_3|addcore:adder|a_csnbuffer:result_node|cout[9]
--operation mode is arithmetic

U21_cout[9] = CARRY(N1_theta_calc[9] & S3_datab_node[9] & !U21_cout[8] # !N1_theta_calc[9] & (S3_datab_node[9] # !U21_cout[8]));


--U9_cs_buffer[9] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_687_rtl_1|addcore:adder|a_csnbuffer:result_node|cs_buffer[9]
--operation mode is arithmetic

U9_cs_buffer[9] = S3_datab_node[9] $ N1_theta_calc[9] $ U9_cout[8];

--U9_cout[9] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_687_rtl_1|addcore:adder|a_csnbuffer:result_node|cout[9]
--operation mode is arithmetic

U9_cout[9] = CARRY(S3_datab_node[9] & !N1_theta_calc[9] & !U9_cout[8] # !S3_datab_node[9] & (!U9_cout[8] # !N1_theta_calc[9]));


--N1L024 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|I~1379
--operation mode is normal

N1L024 = U21_cs_buffer[9] & (U9_cs_buffer[9] # N1_Icalc[31]) # !U21_cs_buffer[9] & U9_cs_buffer[9] & !N1_Icalc[31];


--U42_cs_buffer[8] is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]
--operation mode is arithmetic

U42_cs_buffer[8] = U81_cs_buffer[6] $ U51_cs_buffer[10] $ !U42_cout[7];

--U42_cout[8] is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cout[8]
--operation mode is arithmetic

U42_cout[8] = CARRY(U81_cs_buffer[6] & (U51_cs_buffer[10] # !U42_cout[7]) # !U81_cs_buffer[6] & U51_cs_buffer[10] & !U42_cout[7]);


--U21_cs_buffer[10] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_687_rtl_3|addcore:adder|a_csnbuffer:result_node|cs_buffer[10]
--operation mode is arithmetic

U21_cs_buffer[10] = N1_theta_calc[10] $ S3_datab_node[10] $ U21_cout[9];

--U21_cout[10] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_687_rtl_3|addcore:adder|a_csnbuffer:result_node|cout[10]
--operation mode is arithmetic

U21_cout[10] = CARRY(N1_theta_calc[10] & (!U21_cout[9] # !S3_datab_node[10]) # !N1_theta_calc[10] & !S3_datab_node[10] & !U21_cout[9]);


--U9_cs_buffer[10] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_687_rtl_1|addcore:adder|a_csnbuffer:result_node|cs_buffer[10]
--operation mode is arithmetic

U9_cs_buffer[10] = S3_datab_node[10] $ N1_theta_calc[10] $ !U9_cout[9];

--U9_cout[10] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_687_rtl_1|addcore:adder|a_csnbuffer:result_node|cout[10]
--operation mode is arithmetic

U9_cout[10] = CARRY(S3_datab_node[10] & (N1_theta_calc[10] # !U9_cout[9]) # !S3_datab_node[10] & N1_theta_calc[10] & !U9_cout[9]);


--N1L124 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|I~1389
--operation mode is normal

N1L124 = U21_cs_buffer[10] & (U9_cs_buffer[10] # N1_Icalc[31]) # !U21_cs_buffer[10] & U9_cs_buffer[10] & !N1_Icalc[31];


--U42_cs_buffer[9] is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[9]
--operation mode is arithmetic

U42_cs_buffer[9] = U81_cs_buffer[7] $ U51_cs_buffer[11] $ U42_cout[8];

--U42_cout[9] is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cout[9]
--operation mode is arithmetic

U42_cout[9] = CARRY(U81_cs_buffer[7] & !U51_cs_buffer[11] & !U42_cout[8] # !U81_cs_buffer[7] & (!U42_cout[8] # !U51_cs_buffer[11]));


--U21_cs_buffer[11] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_687_rtl_3|addcore:adder|a_csnbuffer:result_node|cs_buffer[11]
--operation mode is arithmetic

U21_cs_buffer[11] = N1_theta_calc[11] $ S3_datab_node[11] $ !U21_cout[10];

--U21_cout[11] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_687_rtl_3|addcore:adder|a_csnbuffer:result_node|cout[11]
--operation mode is arithmetic

U21_cout[11] = CARRY(N1_theta_calc[11] & S3_datab_node[11] & !U21_cout[10] # !N1_theta_calc[11] & (S3_datab_node[11] # !U21_cout[10]));


--U9_cs_buffer[11] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_687_rtl_1|addcore:adder|a_csnbuffer:result_node|cs_buffer[11]
--operation mode is arithmetic

U9_cs_buffer[11] = S3_datab_node[11] $ N1_theta_calc[11] $ U9_cout[10];

--U9_cout[11] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_687_rtl_1|addcore:adder|a_csnbuffer:result_node|cout[11]
--operation mode is arithmetic

U9_cout[11] = CARRY(S3_datab_node[11] & !N1_theta_calc[11] & !U9_cout[10] # !S3_datab_node[11] & (!U9_cout[10] # !N1_theta_calc[11]));


--N1L224 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|I~1399
--operation mode is normal

N1L224 = U21_cs_buffer[11] & (U9_cs_buffer[11] # N1_Icalc[31]) # !U21_cs_buffer[11] & U9_cs_buffer[11] & !N1_Icalc[31];


--U42_cs_buffer[10] is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[10]
--operation mode is arithmetic

U42_cs_buffer[10] = U81_cs_buffer[8] $ U51_cs_buffer[12] $ !U42_cout[9];

--U42_cout[10] is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cout[10]
--operation mode is arithmetic

U42_cout[10] = CARRY(U81_cs_buffer[8] & (U51_cs_buffer[12] # !U42_cout[9]) # !U81_cs_buffer[8] & U51_cs_buffer[12] & !U42_cout[9]);


--U21_cs_buffer[12] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_687_rtl_3|addcore:adder|a_csnbuffer:result_node|cs_buffer[12]
--operation mode is arithmetic

U21_cs_buffer[12] = N1_theta_calc[12] $ S3_datab_node[12] $ U21_cout[11];

--U21_cout[12] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_687_rtl_3|addcore:adder|a_csnbuffer:result_node|cout[12]
--operation mode is arithmetic

U21_cout[12] = CARRY(N1_theta_calc[12] & (!U21_cout[11] # !S3_datab_node[12]) # !N1_theta_calc[12] & !S3_datab_node[12] & !U21_cout[11]);


--U9_cs_buffer[12] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_687_rtl_1|addcore:adder|a_csnbuffer:result_node|cs_buffer[12]
--operation mode is arithmetic

U9_cs_buffer[12] = S3_datab_node[12] $ N1_theta_calc[12] $ !U9_cout[11];

--U9_cout[12] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_687_rtl_1|addcore:adder|a_csnbuffer:result_node|cout[12]
--operation mode is arithmetic

U9_cout[12] = CARRY(S3_datab_node[12] & (N1_theta_calc[12] # !U9_cout[11]) # !S3_datab_node[12] & N1_theta_calc[12] & !U9_cout[11]);


--N1L324 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|I~1409
--operation mode is normal

N1L324 = U21_cs_buffer[12] & (U9_cs_buffer[12] # N1_Icalc[31]) # !U21_cs_buffer[12] & U9_cs_buffer[12] & !N1_Icalc[31];


--U42_cs_buffer[11] is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[11]
--operation mode is arithmetic

U42_cs_buffer[11] = U81_cs_buffer[9] $ U51_cs_buffer[13] $ U42_cout[10];

--U42_cout[11] is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cout[11]
--operation mode is arithmetic

U42_cout[11] = CARRY(U81_cs_buffer[9] & !U51_cs_buffer[13] & !U42_cout[10] # !U81_cs_buffer[9] & (!U42_cout[10] # !U51_cs_buffer[13]));


--U21_cs_buffer[13] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_687_rtl_3|addcore:adder|a_csnbuffer:result_node|cs_buffer[13]
--operation mode is arithmetic

U21_cs_buffer[13] = N1_theta_calc[13] $ S3_datab_node[13] $ !U21_cout[12];

--U21_cout[13] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_687_rtl_3|addcore:adder|a_csnbuffer:result_node|cout[13]
--operation mode is arithmetic

U21_cout[13] = CARRY(N1_theta_calc[13] & S3_datab_node[13] & !U21_cout[12] # !N1_theta_calc[13] & (S3_datab_node[13] # !U21_cout[12]));


--U9_cs_buffer[13] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_687_rtl_1|addcore:adder|a_csnbuffer:result_node|cs_buffer[13]
--operation mode is arithmetic

U9_cs_buffer[13] = S3_datab_node[13] $ N1_theta_calc[13] $ U9_cout[12];

--U9_cout[13] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_687_rtl_1|addcore:adder|a_csnbuffer:result_node|cout[13]
--operation mode is arithmetic

U9_cout[13] = CARRY(S3_datab_node[13] & !N1_theta_calc[13] & !U9_cout[12] # !S3_datab_node[13] & (!U9_cout[12] # !N1_theta_calc[13]));


--N1L424 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|I~1419
--operation mode is normal

N1L424 = U21_cs_buffer[13] & (U9_cs_buffer[13] # N1_Icalc[31]) # !U21_cs_buffer[13] & U9_cs_buffer[13] & !N1_Icalc[31];


--U42_cs_buffer[12] is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[12]
--operation mode is arithmetic

U42_cs_buffer[12] = U51_cs_buffer[13] $ U81_cs_buffer[10] $ !U42_cout[11];

--U42_cout[12] is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cout[12]
--operation mode is arithmetic

U42_cout[12] = CARRY(U51_cs_buffer[13] & (U81_cs_buffer[10] # !U42_cout[11]) # !U51_cs_buffer[13] & U81_cs_buffer[10] & !U42_cout[11]);


--U21_cs_buffer[14] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_687_rtl_3|addcore:adder|a_csnbuffer:result_node|cs_buffer[14]
--operation mode is arithmetic

U21_cs_buffer[14] = N1_theta_calc[14] $ S4L2 $ U21_cout[13];

--U21_cout[14] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_687_rtl_3|addcore:adder|a_csnbuffer:result_node|cout[14]
--operation mode is arithmetic

U21_cout[14] = CARRY(N1_theta_calc[14] & (!U21_cout[13] # !S4L2) # !N1_theta_calc[14] & !S4L2 & !U21_cout[13]);


--U9_cs_buffer[14] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_687_rtl_1|addcore:adder|a_csnbuffer:result_node|cs_buffer[14]
--operation mode is arithmetic

U9_cs_buffer[14] = S4L2 $ N1_theta_calc[14] $ !U9_cout[13];

--U9_cout[14] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_687_rtl_1|addcore:adder|a_csnbuffer:result_node|cout[14]
--operation mode is arithmetic

U9_cout[14] = CARRY(S4L2 & (N1_theta_calc[14] # !U9_cout[13]) # !S4L2 & N1_theta_calc[14] & !U9_cout[13]);


--N1L524 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|I~1429
--operation mode is normal

N1L524 = U21_cs_buffer[14] & (U9_cs_buffer[14] # N1_Icalc[31]) # !U21_cs_buffer[14] & U9_cs_buffer[14] & !N1_Icalc[31];


--D1_I[15] is com_adc_rx:inst_com_ADC_RX|I[15]
--operation mode is normal

D1_I[15]_lut_out = D1_Iacc[15];
D1_I[15] = DFFE(D1_I[15]_lut_out, GLOBAL(DB1_outclock1), , , D1L33);


--A1L351 is rtl~2646
--operation mode is normal

A1L351 = D1_I[15] & (M4_sload_path[47] # B1L01Q) # !D1_I[15] & M4_sload_path[47] & !B1L01Q;


--A1L451 is rtl~2652
--operation mode is normal

A1L451 = A1L023 & A1L351 & !B1L9Q;


--A1L903 is rtl~28697
--operation mode is normal

A1L903 = !B1L9Q & (A1L243 # A1L343);


--J1_command_1_local[15] is slaveregister:slaveregister_inst|command_1_local[15]
--operation mode is normal

J1_command_1_local[15]_lut_out = !GB1_MASTERHWDATA[15];
J1_command_1_local[15] = DFFE(J1_command_1_local[15]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L601);


--N1L516Q is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|theta_result[15]~reg0
--operation mode is normal

N1L516Q_lut_out = N1_Icalc[31] $ N1_theta_calc[15];
N1L516Q = DFFE(N1L516Q_lut_out, GLOBAL(DB1_outclock1), , , !H1L4Q);


--J1_command_0_local[15] is slaveregister:slaveregister_inst|command_0_local[15]
--operation mode is normal

J1_command_0_local[15]_lut_out = GB1_MASTERHWDATA[15];
J1_command_0_local[15] = DFFE(J1_command_0_local[15]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L08);


--J1L352 is slaveregister:slaveregister_inst|Mux_343_rtl_148_rtl_399~0
--operation mode is normal

J1L352 = B1L11Q & (B1L9Q # N1L516Q) # !B1L11Q & !B1L9Q & J1_command_0_local[15];


--J1_command_3_local[15] is slaveregister:slaveregister_inst|command_3_local[15]
--operation mode is normal

J1_command_3_local[15]_lut_out = GB1_MASTERHWDATA[15];
J1_command_3_local[15] = DFFE(J1_command_3_local[15]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L181);


--J1L452 is slaveregister:slaveregister_inst|Mux_343_rtl_148_rtl_399~1
--operation mode is normal

J1L452 = J1L352 & (J1_command_3_local[15] # !B1L9Q) # !J1L352 & !J1_command_1_local[15] & B1L9Q;


--J1_command_2_local[15] is slaveregister:slaveregister_inst|command_2_local[15]
--operation mode is normal

J1_command_2_local[15]_lut_out = GB1_MASTERHWDATA[15];
J1_command_2_local[15] = DFFE(J1_command_2_local[15]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L141);


--A1L533 is rtl~35413
--operation mode is normal

A1L533 = J1L241 & (J1_command_2_local[15] # J1L18 & J1L452) # !J1L241 & J1L18 & J1L452;


--A1L043 is rtl~35458
--operation mode is normal

A1L043 = (A1L451 # !B1L8Q & (A1L903 # A1L533)) & CASCADE(A1L543);


--U42_cs_buffer[14] is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[14]
--operation mode is arithmetic

U42_cs_buffer[14] = U51_cs_buffer[13] $ U81_cs_buffer[12] $ !U42_cout[13];

--U42_cout[14] is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cout[14]
--operation mode is arithmetic

U42_cout[14] = CARRY(U51_cs_buffer[13] & (U81_cs_buffer[12] # !U42_cout[13]) # !U51_cs_buffer[13] & U81_cs_buffer[12] & !U42_cout[13]);


--J1_command_4_local[31] is slaveregister:slaveregister_inst|command_4_local[31]
--operation mode is normal

J1_command_4_local[31]_lut_out = GB1_MASTERHWDATA[31];
J1_command_4_local[31] = DFFE(J1_command_4_local[31]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L612);


--A1L143 is rtl~35459
--operation mode is normal

A1L143 = (J1_command_4_local[31] & (M4_sload_path[31] # B1L11Q) # !J1_command_4_local[31] & M4_sload_path[31] & !B1L11Q) & CASCADE(J1L912);


--H1L1Q is roc:inst_ROC|RST_state~4
--operation mode is normal

H1L1Q_lut_out = VCC;
H1L1Q = DFFE(H1L1Q_lut_out, GLOBAL(DB1_outclock0), , , );


--J1L63Q is slaveregister:slaveregister_inst|com_tx_data[0]~reg0
--operation mode is normal

J1L63Q_lut_out = GB1_MASTERHWDATA[0];
J1L63Q = DFFE(J1L63Q_lut_out, GLOBAL(DB1_outclock0), , , J1L53);


--J1L813Q is slaveregister:slaveregister_inst|tx_fifo_wr~reg0
--operation mode is normal

J1L813Q_lut_out = A1L313 & J1L641 & J1L152 & !B1L21Q;
J1L813Q = DFFE(J1L813Q_lut_out, GLOBAL(DB1_outclock0), , , !H1L4Q);


--E1L34 is com_dac_tx:inst_com_DAC_TX|i~455
--operation mode is normal

E1L34 = J1L63Q & (E1_SRG[1] # J1L813Q) # !J1L63Q & E1_SRG[1] & !J1L813Q;


--E1_SRG[2] is com_dac_tx:inst_com_DAC_TX|SRG[2]
--operation mode is normal

E1_SRG[2]_lut_out = E1_PSK_modulation_old & (E1_addr_cnt[11] & E1L44 # !E1_addr_cnt[11] & E1_SRG[3]) # !E1_PSK_modulation_old & E1L44;
E1_SRG[2] = DFFE(E1_SRG[2]_lut_out, GLOBAL(DB1_outclock0), , , !H1L4Q);


--E1L43 is com_dac_tx:inst_com_DAC_TX|divider[1]~296
--operation mode is normal

E1L43 = J1_command_0_local[10] # J1_command_0_local[9] # !J1_command_0_local[8];


--J1L341 is slaveregister:slaveregister_inst|command_2_local[0]~103
--operation mode is normal

J1L341 = B1L51Q & B1L02Q & !B1L61Q & !B1L71Q;

--J1L741 is slaveregister:slaveregister_inst|command_2_local[0]~121
--operation mode is normal

J1L741 = B1L51Q & B1L02Q & !B1L61Q & !B1L71Q;


--B1L22Q is ahb_slave:ahb_slave_inst|reg_write~reg0
--operation mode is normal

B1L22Q_lut_out = B1L74 # B1L22Q & (B1L45Q # !B1L84);
B1L22Q = DFFE(B1L22Q_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , );


--B1L12Q is ahb_slave:ahb_slave_inst|reg_enable~reg0
--operation mode is normal

B1L12Q_lut_out = B1L24 # B1_reduce_nor_4 & (B1L04 # B1L14);
B1L12Q = DFFE(B1L12Q_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , );


--B1L81Q is ahb_slave:ahb_slave_inst|reg_address[15]~reg0
--operation mode is normal

B1L81Q_lut_out = B1L54 & (GB1_MASTERHADDR[15] # B1L81Q & !B1L84) # !B1L54 & B1L81Q & !B1L84;
B1L81Q = DFFE(B1L81Q_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , );


--J1L641 is slaveregister:slaveregister_inst|command_2_local[0]~120
--operation mode is normal

J1L641 = (B1L22Q & B1L12Q & !B1L81Q & !B1L91Q) & CASCADE(J1L741);


--U83_cs_buffer[0] is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|lpm_add_sub:$00009|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]
--operation mode is arithmetic

U83_cs_buffer[0] = E1_reduce_nor_91 $ !BB1L6;

--U83_cout[0] is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|lpm_add_sub:$00009|addcore:adder|a_csnbuffer:result_node|cout[0]
--operation mode is arithmetic

U83_cout[0] = CARRY(E1_reduce_nor_91 # !BB1L6);


--CB1L6 is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|StageOut[2][1]~52
--operation mode is normal

CB1L6 = U53L01 & U53_cs_buffer[1] & !J1_command_0_local[10] & !E1L14;


--U14_cs_buffer[1] is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|lpm_add_sub:$00011|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]
--operation mode is arithmetic

U14_cs_buffer[1] = E1L43 $ CB1_StageOut[3][0] $ U14_cout[0];

--U14_cout[1] is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|lpm_add_sub:$00011|addcore:adder|a_csnbuffer:result_node|cout[1]
--operation mode is arithmetic

U14_cout[1] = CARRY(E1L43 & !CB1_StageOut[3][0] & !U14_cout[0] # !E1L43 & (!U14_cout[0] # !CB1_StageOut[3][0]));


--CB1_StageOut[3][2] is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|StageOut[3][2]
--operation mode is normal

CB1_StageOut[3][2] = U83L21 & (J1_command_0_local[10] & CB1L6 # !J1_command_0_local[10] & U83_cs_buffer[2]) # !U83L21 & CB1L6;


--U44_cs_buffer[2] is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|lpm_add_sub:$00013|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]
--operation mode is arithmetic

U44_cs_buffer[2] = E1L53 $ CB1_StageOut[4][1] $ !U44_cout[1];

--U44_cout[2] is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|lpm_add_sub:$00013|addcore:adder|a_csnbuffer:result_node|cout[2]
--operation mode is arithmetic

U44_cout[2] = CARRY(E1L53 & (CB1_StageOut[4][1] # !U44_cout[1]) # !E1L53 & CB1_StageOut[4][1] & !U44_cout[1]);


--CB1_StageOut[4][3] is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|StageOut[4][3]
--operation mode is normal

CB1_StageOut[4][3] = E1L83 & (CB1L2 & CB1_StageOut[3][2] # !CB1L2 & U14_cs_buffer[3]) # !E1L83 & CB1_StageOut[3][2];


--U74_cs_buffer[3] is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|lpm_add_sub:$00015|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]
--operation mode is arithmetic

U74_cs_buffer[3] = E1L63 $ CB1_StageOut[5][2] $ U74_cout[2];

--U74_cout[3] is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|lpm_add_sub:$00015|addcore:adder|a_csnbuffer:result_node|cout[3]
--operation mode is arithmetic

U74_cout[3] = CARRY(E1L63 & !CB1_StageOut[5][2] & !U74_cout[2] # !E1L63 & (!U74_cout[2] # !CB1_StageOut[5][2]));


--CB1_StageOut[5][4] is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|StageOut[5][4]
--operation mode is normal

CB1_StageOut[5][4] = CB1L3 & (U44L61 & U44_cs_buffer[4] # !U44L61 & CB1_StageOut[4][3]) # !CB1L3 & CB1_StageOut[4][3];


--U05_cs_buffer[4] is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|lpm_add_sub:$00017|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]
--operation mode is arithmetic

U05_cs_buffer[4] = E1L73 $ CB1_StageOut[6][3] $ !U05_cout[3];

--U05_cout[4] is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|lpm_add_sub:$00017|addcore:adder|a_csnbuffer:result_node|cout[4]
--operation mode is arithmetic

U05_cout[4] = CARRY(E1L73 & (CB1_StageOut[6][3] # !U05_cout[3]) # !E1L73 & CB1_StageOut[6][3] & !U05_cout[3]);


--CB1_StageOut[6][5] is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|StageOut[6][5]
--operation mode is normal

CB1_StageOut[6][5] = U74L81 & (E1L04 & CB1_StageOut[5][4] # !E1L04 & U74_cs_buffer[5]) # !U74L81 & CB1_StageOut[5][4];


--CB1_StageOut[7][6] is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|StageOut[7][6]
--operation mode is normal

CB1_StageOut[7][6] = U05_cs_buffer[6] & (CB1_StageOut[6][5] # U05L02) # !U05_cs_buffer[6] & CB1_StageOut[6][5] & !U05L02;


--N1_theta_calc[0] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|theta_calc[0]
--operation mode is normal

N1_theta_calc[0]_lut_out = N1L194 & N1_theta_calc[0] & !N1_start_local # !N1L194 & N1L114;
N1_theta_calc[0] = DFFE(N1_theta_calc[0]_lut_out, GLOBAL(DB1_outclock1), , , !H1L4Q);


--W1_q[1] is com_adc_rx:inst_com_ADC_RX|sinerom:inst_sine|lpm_rom:lpm_rom_component|altrom:srom|q[1]
W1_q[1]_write_address = WR_ADDR(D1L1, D1L3, D1L5, D1L7, D1L9, D1L11, D1L61, D1L71);
W1_q[1]_read_address = RD_ADDR(D1L1, D1L3, D1L5, D1L7, D1L9, D1L11, D1L61, D1L71);
W1_q[1] = MEMORY_SEGMENT(, , , , , , , , , W1_q[1]_write_address, W1_q[1]_read_address);


--D1_reg_updata_var is com_adc_rx:inst_com_ADC_RX|reg_updata_var
--operation mode is normal

D1_reg_updata_var_lut_out = D1_reg_updata_var $ D1_mac_new_iq;
D1_reg_updata_var = DFFE(D1_reg_updata_var_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , );


--D1_mac_new_iq is com_adc_rx:inst_com_ADC_RX|mac_new_iq
--operation mode is normal

D1_mac_new_iq_lut_out = D1_vco_mem_addr_old & !D1_vco_cnt[11];
D1_mac_new_iq = DFFE(D1_mac_new_iq_lut_out, GLOBAL(DB1_outclock1), , , !H1L4Q);


--U21_cs_buffer[0] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_687_rtl_3|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]
--operation mode is arithmetic

U21_cs_buffer[0] = N1_theta_calc[0] $ N1L205;

--U21_cout[0] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_687_rtl_3|addcore:adder|a_csnbuffer:result_node|cout[0]
--operation mode is arithmetic

U21_cout[0] = CARRY(N1L205 & N1_theta_calc[0] # !N1L205 & !S4_$00006);


--U9_cs_buffer[0] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_687_rtl_1|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]
--operation mode is arithmetic

U9_cs_buffer[0] = N1_theta_calc[0] $ N1L205;

--U9_cout[0] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_687_rtl_1|addcore:adder|a_csnbuffer:result_node|cout[0]
--operation mode is arithmetic

U9_cout[0] = CARRY(N1L205 & N1_theta_calc[0] # !N1L205 & !S3_$00006);


--N1L954 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|I~1769
--operation mode is normal

N1L954 = U3_cs_buffer[31] & (!U6_cs_buffer[31] # !N1_Icalc[31]) # !U3_cs_buffer[31] & N1_Icalc[31] & !U6_cs_buffer[31];


--N1L724 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|I~1449
--operation mode is normal

N1L724 = D1_Q[31] & (N1_Icalc[31] # N1_start_local) # !D1_Q[31] & N1_Icalc[31] & !N1_start_local;


--N1_theta_calc[2] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|theta_calc[2]
--operation mode is normal

N1_theta_calc[2]_lut_out = N1L194 & N1_theta_calc[2] & !N1_start_local # !N1L194 & N1L314;
N1_theta_calc[2] = DFFE(N1_theta_calc[2]_lut_out, GLOBAL(DB1_outclock1), , , !H1L4Q);


--U51_cs_buffer[2] is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]
--operation mode is arithmetic

U51_cs_buffer[2] = Y9L3 $ Y3L1 $ !U51_cout[1];

--U51_cout[2] is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cout[2]
--operation mode is arithmetic

U51_cout[2] = CARRY(Y9L3 & !Y3L1 & !U51_cout[1] # !Y9L3 & (!U51_cout[1] # !Y3L1));


--U51_cs_buffer[3] is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]
--operation mode is arithmetic

U51_cs_buffer[3] = Y11L1 $ Y9L4 $ U51_cout[2];

--U51_cout[3] is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cout[3]
--operation mode is arithmetic

U51_cout[3] = CARRY(Y11L1 & (Y9L4 # !U51_cout[2]) # !Y11L1 & Y9L4 & !U51_cout[2]);


--U21_cs_buffer[2] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_687_rtl_3|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]
--operation mode is arithmetic

U21_cs_buffer[2] = N1_theta_calc[2] $ S3_datab_node[2] $ U21_cout[1];

--U21_cout[2] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_687_rtl_3|addcore:adder|a_csnbuffer:result_node|cout[2]
--operation mode is arithmetic

U21_cout[2] = CARRY(N1_theta_calc[2] & (!U21_cout[1] # !S3_datab_node[2]) # !N1_theta_calc[2] & !S3_datab_node[2] & !U21_cout[1]);


--U9_cs_buffer[2] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_687_rtl_1|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]
--operation mode is arithmetic

U9_cs_buffer[2] = S3_datab_node[2] $ N1_theta_calc[2] $ !U9_cout[1];

--U9_cout[2] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_687_rtl_1|addcore:adder|a_csnbuffer:result_node|cout[2]
--operation mode is arithmetic

U9_cout[2] = CARRY(S3_datab_node[2] & (N1_theta_calc[2] # !U9_cout[1]) # !S3_datab_node[2] & N1_theta_calc[2] & !U9_cout[1]);


--U81_cs_buffer[0] is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]
--operation mode is arithmetic

U81_cs_buffer[0] = X1L2 $ !Y5L1;

--U81_cout[0] is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cout[0]
--operation mode is arithmetic

U81_cout[0] = CARRY(X1L2 & !Y5L1);


--U51_cs_buffer[4] is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]
--operation mode is arithmetic

U51_cs_buffer[4] = Y11L2 $ Y9L5 $ !U51_cout[3];

--U51_cout[4] is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cout[4]
--operation mode is arithmetic

U51_cout[4] = CARRY(Y11L2 & !Y9L5 & !U51_cout[3] # !Y11L2 & (!U51_cout[3] # !Y9L5));


--U81_cs_buffer[1] is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]
--operation mode is arithmetic

U81_cs_buffer[1] = Y21L1 $ !U81_cout[0];

--U81_cout[1] is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cout[1]
--operation mode is arithmetic

U81_cout[1] = CARRY(Y21L1 # !U81_cout[0]);


--U51_cs_buffer[5] is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]
--operation mode is arithmetic

U51_cs_buffer[5] = Y11L3 $ Y9L6 $ U51_cout[4];

--U51_cout[5] is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cout[5]
--operation mode is arithmetic

U51_cout[5] = CARRY(Y11L3 & (Y9L6 # !U51_cout[4]) # !Y11L3 & Y9L6 & !U51_cout[4]);


--U81_cs_buffer[2] is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]
--operation mode is arithmetic

U81_cs_buffer[2] = Y21L2 $ Y7L1 $ !U81_cout[1];

--U81_cout[2] is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cout[2]
--operation mode is arithmetic

U81_cout[2] = CARRY(Y21L2 & !Y7L1 & !U81_cout[1] # !Y21L2 & (!U81_cout[1] # !Y7L1));


--U51_cs_buffer[6] is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]
--operation mode is arithmetic

U51_cs_buffer[6] = Z1L1 $ Y11L4 $ U51_cout[5];

--U51_cout[6] is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cout[6]
--operation mode is arithmetic

U51_cout[6] = CARRY(Z1L1 & (!U51_cout[5] # !Y11L4) # !Z1L1 & !Y11L4 & !U51_cout[5]);


--U81_cs_buffer[3] is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]
--operation mode is arithmetic

U81_cs_buffer[3] = Y21L3 $ Y31L1 $ U81_cout[2];

--U81_cout[3] is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cout[3]
--operation mode is arithmetic

U81_cout[3] = CARRY(Y21L3 & (Y31L1 # !U81_cout[2]) # !Y21L3 & Y31L1 & !U81_cout[2]);


--U51_cs_buffer[7] is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]
--operation mode is arithmetic

U51_cs_buffer[7] = Z1L2 $ Y11L5 $ !U51_cout[6];

--U51_cout[7] is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cout[7]
--operation mode is arithmetic

U51_cout[7] = CARRY(Z1L2 & Y11L5 & !U51_cout[6] # !Z1L2 & (Y11L5 # !U51_cout[6]));


--U81_cs_buffer[4] is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]
--operation mode is arithmetic

U81_cs_buffer[4] = Y21L4 $ Y31L2 $ !U81_cout[3];

--U81_cout[4] is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cout[4]
--operation mode is arithmetic

U81_cout[4] = CARRY(Y21L4 & !Y31L2 & !U81_cout[3] # !Y21L4 & (!U81_cout[3] # !Y31L2));


--U51_cs_buffer[8] is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]
--operation mode is arithmetic

U51_cs_buffer[8] = Z1L3 $ Y11L6 $ U51_cout[7];

--U51_cout[8] is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cout[8]
--operation mode is arithmetic

U51_cout[8] = CARRY(Z1L3 & (!U51_cout[7] # !Y11L6) # !Z1L3 & !Y11L6 & !U51_cout[7]);


--U81_cs_buffer[5] is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]
--operation mode is arithmetic

U81_cs_buffer[5] = Y21L5 $ Y31L3 $ U81_cout[4];

--U81_cout[5] is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cout[5]
--operation mode is arithmetic

U81_cout[5] = CARRY(Y21L5 & (Y31L3 # !U81_cout[4]) # !Y21L5 & Y31L3 & !U81_cout[4]);


--U51_cs_buffer[9] is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[9]
--operation mode is arithmetic

U51_cs_buffer[9] = U12_cs_buffer[0] $ Y11L7 $ !U51_cout[8];

--U51_cout[9] is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cout[9]
--operation mode is arithmetic

U51_cout[9] = CARRY(U12_cs_buffer[0] & Y11L7 & !U51_cout[8] # !U12_cs_buffer[0] & (Y11L7 # !U51_cout[8]));


--U81_cs_buffer[6] is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]
--operation mode is arithmetic

U81_cs_buffer[6] = Y21L6 $ Y31L4 $ !U81_cout[5];

--U81_cout[6] is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cout[6]
--operation mode is arithmetic

U81_cout[6] = CARRY(Y21L6 & !Y31L4 & !U81_cout[5] # !Y21L6 & (!U81_cout[5] # !Y31L4));


--U51_cs_buffer[10] is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[10]
--operation mode is arithmetic

U51_cs_buffer[10] = U12_cs_buffer[1] $ Y11L8 $ U51_cout[9];

--U51_cout[10] is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cout[10]
--operation mode is arithmetic

U51_cout[10] = CARRY(U12_cs_buffer[1] & (!U51_cout[9] # !Y11L8) # !U12_cs_buffer[1] & !Y11L8 & !U51_cout[9]);


--U81_cs_buffer[7] is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]
--operation mode is arithmetic

U81_cs_buffer[7] = Y21L7 $ Y31L5 $ U81_cout[6];

--U81_cout[7] is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cout[7]
--operation mode is arithmetic

U81_cout[7] = CARRY(Y21L7 & (Y31L5 # !U81_cout[6]) # !Y21L7 & Y31L5 & !U81_cout[6]);


--U51_cs_buffer[11] is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[11]
--operation mode is arithmetic

U51_cs_buffer[11] = U12_cs_buffer[2] $ Y11L9 $ !U51_cout[10];

--U51_cout[11] is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cout[11]
--operation mode is arithmetic

U51_cout[11] = CARRY(U12_cs_buffer[2] & Y11L9 & !U51_cout[10] # !U12_cs_buffer[2] & (Y11L9 # !U51_cout[10]));


--U81_cs_buffer[8] is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]
--operation mode is arithmetic

U81_cs_buffer[8] = Y21L8 $ Y31L6 $ !U81_cout[7];

--U81_cout[8] is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cout[8]
--operation mode is arithmetic

U81_cout[8] = CARRY(Y21L8 & !Y31L6 & !U81_cout[7] # !Y21L8 & (!U81_cout[7] # !Y31L6));


--U51_cs_buffer[12] is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[12]
--operation mode is arithmetic

U51_cs_buffer[12] = U12_cs_buffer[2] $ Y4L1 $ U51_cout[11];

--U51_cout[12] is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cout[12]
--operation mode is arithmetic

U51_cout[12] = CARRY(U12_cs_buffer[2] & (!U51_cout[11] # !Y4L1) # !U12_cs_buffer[2] & !Y4L1 & !U51_cout[11]);


--U81_cs_buffer[9] is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[9]
--operation mode is arithmetic

U81_cs_buffer[9] = Y21L9 $ Y31L7 $ U81_cout[8];

--U81_cout[9] is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cout[9]
--operation mode is arithmetic

U81_cout[9] = CARRY(Y21L9 & (Y31L7 # !U81_cout[8]) # !Y21L9 & Y31L7 & !U81_cout[8]);


--U81_cs_buffer[10] is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[10]
--operation mode is arithmetic

U81_cs_buffer[10] = Y31L8 $ Y6L1 $ !U81_cout[9];

--U81_cout[10] is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cout[10]
--operation mode is arithmetic

U81_cout[10] = CARRY(Y31L8 & !Y6L1 & !U81_cout[9] # !Y31L8 & (!U81_cout[9] # !Y6L1));


--N1_Qcalc[31] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Qcalc[31]
--operation mode is normal

N1_Qcalc[31]_lut_out = N1L471 & (N1L602 # !N1L194) # !N1L471 & N1L602 & N1L194;
N1_Qcalc[31] = DFFE(N1_Qcalc[31]_lut_out, GLOBAL(DB1_outclock1), , , !H1L4Q);


--N1_theta_calc[15] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|theta_calc[15]
--operation mode is normal

N1_theta_calc[15]_lut_out = N1L194 & N1_theta_calc[15] & !N1_start_local # !N1L194 & N1L624;
N1_theta_calc[15] = DFFE(N1_theta_calc[15]_lut_out, GLOBAL(DB1_outclock1), , , !H1L4Q);


--U42_cs_buffer[13] is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[13]
--operation mode is arithmetic

U42_cs_buffer[13] = U51_cs_buffer[13] $ U81_cs_buffer[11] $ U42_cout[12];

--U42_cout[13] is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cout[13]
--operation mode is arithmetic

U42_cout[13] = CARRY(U51_cs_buffer[13] & !U81_cs_buffer[11] & !U42_cout[12] # !U51_cs_buffer[13] & (!U42_cout[12] # !U81_cs_buffer[11]));


--U81_cs_buffer[12] is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[12]
--operation mode is arithmetic

U81_cs_buffer[12] = Y6L1 $ Y8L1 $ !U81_cout[11];

--U81_cout[12] is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cout[12]
--operation mode is arithmetic

U81_cout[12] = CARRY(Y6L1 & !Y8L1 & !U81_cout[11] # !Y6L1 & (!U81_cout[11] # !Y8L1));


--J1L441 is slaveregister:slaveregister_inst|command_2_local[0]~113
--operation mode is normal

J1L441 = B1L12Q & !B1L91Q;


--J1L541 is slaveregister:slaveregister_inst|command_2_local[0]~114
--operation mode is normal

J1L541 = B1L22Q & !B1L81Q;


--J1L812 is slaveregister:slaveregister_inst|command_4_local[0]~75
--operation mode is normal

J1L812 = A1L313 & J1L341 & J1L441 & J1L541;


--J1L152 is slaveregister:slaveregister_inst|i~4639
--operation mode is normal

J1L152 = B1L9Q & B1L01Q;


--J1L53 is slaveregister:slaveregister_inst|com_tx_data[0]~98
--operation mode is normal

J1L53 = J1L812 & J1L152 & !B1L21Q & !H1L4Q;


--J1L73Q is slaveregister:slaveregister_inst|com_tx_data[1]~reg0
--operation mode is normal

J1L73Q_lut_out = GB1_MASTERHWDATA[1];
J1L73Q = DFFE(J1L73Q_lut_out, GLOBAL(DB1_outclock0), , , J1L53);


--E1L44 is com_dac_tx:inst_com_DAC_TX|i~465
--operation mode is normal

E1L44 = J1L73Q & (E1_SRG[2] # J1L813Q) # !J1L73Q & E1_SRG[2] & !J1L813Q;


--E1_SRG[3] is com_dac_tx:inst_com_DAC_TX|SRG[3]
--operation mode is normal

E1_SRG[3]_lut_out = E1_PSK_modulation_old & (E1_addr_cnt[11] & E1L54 # !E1_addr_cnt[11] & E1_SRG[4]) # !E1_PSK_modulation_old & E1L54;
E1_SRG[3] = DFFE(E1_SRG[3]_lut_out, GLOBAL(DB1_outclock0), , , !H1L4Q);


--E1_reduce_nor_91 is com_dac_tx:inst_com_DAC_TX|reduce_nor_91
--operation mode is normal

E1_reduce_nor_91 = J1_command_0_local[10] # J1_command_0_local[8] # J1_command_0_local[9];


--W2_q[6] is com_dac_tx:inst_com_DAC_TX|sinerom:inst_sine|lpm_rom:lpm_rom_component|altrom:srom|q[6]
W2_q[6]_write_address = WR_ADDR(E1_addr_cnt[4], E1_addr_cnt[5], E1_addr_cnt[6], E1_addr_cnt[7], E1_addr_cnt[8], E1_addr_cnt[9], E1_addr_cnt[10], A1L801);
W2_q[6]_read_address = RD_ADDR(E1_addr_cnt[4], E1_addr_cnt[5], E1_addr_cnt[6], E1_addr_cnt[7], E1_addr_cnt[8], E1_addr_cnt[9], E1_addr_cnt[10], A1L801);
W2_q[6] = MEMORY_SEGMENT(, , , , , , , , , W2_q[6]_write_address, W2_q[6]_read_address);


--BB1L7 is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|norm_num[6]~25
--operation mode is normal

BB1L7 = W2_q[7] $ W2_q[6];


--B1L74 is ahb_slave:ahb_slave_inst|Select_583~40
--operation mode is normal

B1L74 = GB1_MASTERHWRITE & (B1L44 # B1L93 # B1L34);


--B1L24 is ahb_slave:ahb_slave_inst|Select_549_rtl_42~161
--operation mode is normal

B1L24 = B1L45Q # B1L25Q & GB1_MASTERHTRANS[1];


--B1L04 is ahb_slave:ahb_slave_inst|Select_549_rtl_42~30
--operation mode is normal

B1L04 = B1L1 & !B1L05Q & (B1_reduce_nor_10 # B1L12Q);


--B1L14 is ahb_slave:ahb_slave_inst|Select_549_rtl_42~31
--operation mode is normal

B1L14 = B1L15Q & (B1L92 # GB1_MASTERHTRANS[0] & !GB1_MASTERHTRANS[1]);


--CB1L1 is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|selnose[2][2]~134
--operation mode is normal

CB1L1 = J1_command_0_local[10] # !U53L01;


--CB1_StageOut[2][0] is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|StageOut[2][0]
--operation mode is normal

CB1_StageOut[2][0] = E1L14 & !BB1L7 # !E1L14 & (CB1L1 & !BB1L7 # !CB1L1 & !U53_cs_buffer[0]);


--U14_cs_buffer[0] is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|lpm_add_sub:$00011|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]
--operation mode is arithmetic

U14_cs_buffer[0] = E1_reduce_nor_91 $ !BB1L5;

--U14_cout[0] is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|lpm_add_sub:$00011|addcore:adder|a_csnbuffer:result_node|cout[0]
--operation mode is arithmetic

U14_cout[0] = CARRY(E1_reduce_nor_91 # !BB1L5);


--CB1_StageOut[3][1] is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|StageOut[3][1]
--operation mode is normal

CB1_StageOut[3][1] = U83L21 & (J1_command_0_local[10] & CB1_StageOut[2][0] # !J1_command_0_local[10] & U83_cs_buffer[1]) # !U83L21 & CB1_StageOut[2][0];


--U44_cs_buffer[1] is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|lpm_add_sub:$00013|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]
--operation mode is arithmetic

U44_cs_buffer[1] = E1L43 $ CB1_StageOut[4][0] $ U44_cout[0];

--U44_cout[1] is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|lpm_add_sub:$00013|addcore:adder|a_csnbuffer:result_node|cout[1]
--operation mode is arithmetic

U44_cout[1] = CARRY(E1L43 & !CB1_StageOut[4][0] & !U44_cout[0] # !E1L43 & (!U44_cout[0] # !CB1_StageOut[4][0]));


--CB1_StageOut[4][2] is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|StageOut[4][2]
--operation mode is normal

CB1_StageOut[4][2] = E1L83 & (CB1L2 & CB1_StageOut[3][1] # !CB1L2 & U14_cs_buffer[2]) # !E1L83 & CB1_StageOut[3][1];


--U74_cs_buffer[2] is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|lpm_add_sub:$00015|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]
--operation mode is arithmetic

U74_cs_buffer[2] = E1L53 $ CB1_StageOut[5][1] $ !U74_cout[1];

--U74_cout[2] is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|lpm_add_sub:$00015|addcore:adder|a_csnbuffer:result_node|cout[2]
--operation mode is arithmetic

U74_cout[2] = CARRY(E1L53 & (CB1_StageOut[5][1] # !U74_cout[1]) # !E1L53 & CB1_StageOut[5][1] & !U74_cout[1]);


--CB1_StageOut[5][3] is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|StageOut[5][3]
--operation mode is normal

CB1_StageOut[5][3] = CB1L3 & (U44L61 & U44_cs_buffer[3] # !U44L61 & CB1_StageOut[4][2]) # !CB1L3 & CB1_StageOut[4][2];


--U05_cs_buffer[3] is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|lpm_add_sub:$00017|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]
--operation mode is arithmetic

U05_cs_buffer[3] = E1L63 $ CB1_StageOut[6][2] $ U05_cout[2];

--U05_cout[3] is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|lpm_add_sub:$00017|addcore:adder|a_csnbuffer:result_node|cout[3]
--operation mode is arithmetic

U05_cout[3] = CARRY(E1L63 & !CB1_StageOut[6][2] & !U05_cout[2] # !E1L63 & (!U05_cout[2] # !CB1_StageOut[6][2]));


--CB1_StageOut[6][4] is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|StageOut[6][4]
--operation mode is normal

CB1_StageOut[6][4] = U74L81 & (E1L04 & CB1_StageOut[5][3] # !E1L04 & U74_cs_buffer[4]) # !U74L81 & CB1_StageOut[5][3];


--CB1_StageOut[7][5] is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|StageOut[7][5]
--operation mode is normal

CB1_StageOut[7][5] = U05_cs_buffer[5] & (CB1_StageOut[6][4] # U05L02) # !U05_cs_buffer[5] & CB1_StageOut[6][4] & !U05L02;


--N1L114 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|I~1289
--operation mode is normal

N1L114 = U21_cs_buffer[0] & (U9_cs_buffer[0] # N1_Icalc[31]) # !U21_cs_buffer[0] & U9_cs_buffer[0] & !N1_Icalc[31];


--D1_COM_AD_D_int[0] is com_adc_rx:inst_com_ADC_RX|COM_AD_D_int[0]
--operation mode is normal

D1_COM_AD_D_int[0]_lut_out = COM_AD_D[0];
D1_COM_AD_D_int[0] = DFFE(D1_COM_AD_D_int[0]_lut_out, !GLOBAL(DB1_outclock0), !H1L4Q, , );


--W1_q[0] is com_adc_rx:inst_com_ADC_RX|sinerom:inst_sine|lpm_rom:lpm_rom_component|altrom:srom|q[0]
W1_q[0]_write_address = WR_ADDR(D1L1, D1L3, D1L5, D1L7, D1L9, D1L11, D1L61, D1L71);
W1_q[0]_read_address = RD_ADDR(D1L1, D1L3, D1L5, D1L7, D1L9, D1L11, D1L61, D1L71);
W1_q[0] = MEMORY_SEGMENT(, , , , , , , , , W1_q[0]_write_address, W1_q[0]_read_address);


--Y1L1 is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mul_lfrg:$00031|out_bit[0]~21
--operation mode is normal

Y1L1 = W1_q[1] $ (!W1_q[0] # !D1_COM_AD_D_int[0]);


--D1L61 is com_adc_rx:inst_com_ADC_RX|add_42~0
--operation mode is normal

D1L61 = D1_SINnCOS $ D1L31;


--D1L71 is com_adc_rx:inst_com_ADC_RX|add_42~5
--operation mode is normal

D1L71 = D1L51 $ (D1_SINnCOS & D1L31);


--D1_COM_AD_D_int[1] is com_adc_rx:inst_com_ADC_RX|COM_AD_D_int[1]
--operation mode is normal

D1_COM_AD_D_int[1]_lut_out = COM_AD_D[1];
D1_COM_AD_D_int[1] = DFFE(D1_COM_AD_D_int[1]_lut_out, !GLOBAL(DB1_outclock0), !H1L4Q, , );


--Y9L1 is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|out_bit[0]~158
--operation mode is normal

Y9L1 = !W1_q[1] & (!W1_q[0] # !D1_COM_AD_D_int[1]);


--Y9L2 is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|out_bit[0]~412
--operation mode is normal

Y9L2 = W1_q[0] & D1_COM_AD_D_int[1] & W1_q[1] # !W1_q[0] & D1_COM_AD_D_int[0];


--N1L205 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Mux_684~0
--operation mode is normal

N1L205 = M2_q[0] & (M2_q[1] $ (M2_q[2] & M2_q[3])) # !M2_q[0] & (M2_q[2] # M2_q[1] $ M2_q[3]);


--N1L105 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Mux_683~0
--operation mode is normal

N1L105 = M2_q[1] & !M2_q[0] & (!M2_q[3] # !M2_q[2]) # !M2_q[1] & M2_q[2] & (!M2_q[3] # !M2_q[0]);


--S3_datab_node[1] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_687_rtl_1|addcore:adder|datab_node[1]
--operation mode is normal

S3_datab_node[1] = S4L2 $ N1L105;


--U3_cs_buffer[30] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_0|addcore:adder|a_csnbuffer:result_node|cs_buffer[30]
--operation mode is arithmetic

U3_cs_buffer[30] = S1L33 $ N1_Icalc[30] $ !U3_cout[29];

--U3_cout[30] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_0|addcore:adder|a_csnbuffer:result_node|cout[30]
--operation mode is arithmetic

U3_cout[30] = CARRY(S1L33 & (N1_Icalc[30] # !U3_cout[29]) # !S1L33 & N1_Icalc[30] & !U3_cout[29]);


--U6_cs_buffer[30] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_2|addcore:adder|a_csnbuffer:result_node|cs_buffer[30]
--operation mode is arithmetic

U6_cs_buffer[30] = N1_Icalc[30] $ S1L33 $ U6_cout[29];

--U6_cout[30] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_2|addcore:adder|a_csnbuffer:result_node|cout[30]
--operation mode is arithmetic

U6_cout[30] = CARRY(N1_Icalc[30] & (!U6_cout[29] # !S1L33) # !N1_Icalc[30] & !S1L33 & !U6_cout[29]);


--N1L314 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|I~1309
--operation mode is normal

N1L314 = U21_cs_buffer[2] & (U9_cs_buffer[2] # N1_Icalc[31]) # !U21_cs_buffer[2] & U9_cs_buffer[2] & !N1_Icalc[31];


--W1_q[3] is com_adc_rx:inst_com_ADC_RX|sinerom:inst_sine|lpm_rom:lpm_rom_component|altrom:srom|q[3]
W1_q[3]_write_address = WR_ADDR(D1L1, D1L3, D1L5, D1L7, D1L9, D1L11, D1L61, D1L71);
W1_q[3]_read_address = RD_ADDR(D1L1, D1L3, D1L5, D1L7, D1L9, D1L11, D1L61, D1L71);
W1_q[3] = MEMORY_SEGMENT(, , , , , , , , , W1_q[3]_write_address, W1_q[3]_read_address);


--W1_q[2] is com_adc_rx:inst_com_ADC_RX|sinerom:inst_sine|lpm_rom:lpm_rom_component|altrom:srom|q[2]
W1_q[2]_write_address = WR_ADDR(D1L1, D1L3, D1L5, D1L7, D1L9, D1L11, D1L61, D1L71);
W1_q[2]_read_address = RD_ADDR(D1L1, D1L3, D1L5, D1L7, D1L9, D1L11, D1L61, D1L71);
W1_q[2] = MEMORY_SEGMENT(, , , , , , , , , W1_q[2]_write_address, W1_q[2]_read_address);


--X1L1 is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|pp_carry_node[1]~23
--operation mode is normal

X1L1 = W1_q[3] & (!W1_q[2] # !W1_q[1]);


--N1L994 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Mux_681~0
--operation mode is normal

N1L994 = !M2_q[0] & (M2_q[2] $ (M2_q[1] # M2_q[3]));


--S3_datab_node[3] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_687_rtl_1|addcore:adder|datab_node[3]
--operation mode is normal

S3_datab_node[3] = S4L2 $ N1L994;


--N1L894 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Mux_680~0
--operation mode is normal

N1L894 = M2_q[1] & !M2_q[3] & (M2_q[0] # !M2_q[2]) # !M2_q[1] & M2_q[0] & !M2_q[2] & M2_q[3];


--S3_datab_node[4] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_687_rtl_1|addcore:adder|datab_node[4]
--operation mode is normal

S3_datab_node[4] = S4L2 $ N1L894;


--N1L794 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Mux_679~0
--operation mode is normal

N1L794 = M2_q[1] & !M2_q[0] & !M2_q[3] # !M2_q[1] & !M2_q[2] & (M2_q[0] $ M2_q[3]);


--S3_datab_node[5] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_687_rtl_1|addcore:adder|datab_node[5]
--operation mode is normal

S3_datab_node[5] = S4L2 $ N1L794;


--N1L694 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Mux_678~0
--operation mode is normal

N1L694 = !M2_q[3] & (M2_q[0] $ (M2_q[1] & !M2_q[2]));


--S3_datab_node[6] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_687_rtl_1|addcore:adder|datab_node[6]
--operation mode is normal

S3_datab_node[6] = S4L2 $ N1L694;


--N1L594 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Mux_677~0
--operation mode is normal

N1L594 = !M2_q[3] & (M2_q[0] $ (M2_q[1] # M2_q[2]));


--S3_datab_node[7] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_687_rtl_1|addcore:adder|datab_node[7]
--operation mode is normal

S3_datab_node[7] = S4L2 $ N1L594;


--N1L494 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Mux_676~0
--operation mode is normal

N1L494 = !M2_q[3] & (M2_q[1] & !M2_q[2] # !M2_q[1] & M2_q[0] & M2_q[2]);


--S3_datab_node[8] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_687_rtl_1|addcore:adder|datab_node[8]
--operation mode is normal

S3_datab_node[8] = S4L2 $ N1L494;


--U12_cs_buffer[0] is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]
--operation mode is arithmetic

U12_cs_buffer[0] = Z1L4 $ !Y9L01;

--U12_cout[0] is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right|addcore:adder|a_csnbuffer:result_node|cout[0]
--operation mode is arithmetic

U12_cout[0] = CARRY(Z1L4 & !Y9L01);


--N1L394 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Mux_675~0
--operation mode is normal

N1L394 = !M2_q[1] & !M2_q[3] & (M2_q[0] $ M2_q[2]);


--S3_datab_node[9] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_687_rtl_1|addcore:adder|datab_node[9]
--operation mode is normal

S3_datab_node[9] = S4L2 $ N1L394;


--U12_cs_buffer[1] is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]
--operation mode is arithmetic

U12_cs_buffer[1] = U12_cout[0] $ (!Y2L1 # !Y9L11);

--U12_cout[1] is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right|addcore:adder|a_csnbuffer:result_node|cout[1]
--operation mode is arithmetic

U12_cout[1] = CARRY(Y9L11 & Y2L1 # !U12_cout[0]);


--N1L085 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Qdiv[27]~14644
--operation mode is normal

N1L085 = !M2_q[2] & !M2_q[3];


--S3_datab_node[10] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_687_rtl_1|addcore:adder|datab_node[10]
--operation mode is normal

S3_datab_node[10] = S4L2 $ (N1L085 & M2_q[0] & M2_q[1]);


--S3_datab_node[11] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_687_rtl_1|addcore:adder|datab_node[11]
--operation mode is normal

S3_datab_node[11] = S4L2 $ (!M2_q[0] & N1L085 & M2_q[1]);


--N1L294 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Mux_672~8
--operation mode is normal

N1L294 = !M2_q[1] & !M2_q[2];


--S3_datab_node[12] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_687_rtl_1|addcore:adder|datab_node[12]
--operation mode is normal

S3_datab_node[12] = S4L2 $ (!M2_q[3] & N1L294 & M2_q[0]);


--S3_datab_node[13] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_687_rtl_1|addcore:adder|datab_node[13]
--operation mode is normal

S3_datab_node[13] = S4L2 $ (!M2_q[0] & !M2_q[3] & N1L294);


--N1L471 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668_rtl_644~257
--operation mode is normal

N1L471 = N1L003 & (N1L371 # S4L2 $ !N1_Icalc[31]) # !N1L003 & N1L371 & (S4L2 $ N1_Icalc[31]);


--N1L602 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668_rtl_644~577
--operation mode is normal

N1L602 = D1_I[31] & (S4L2 # N1_start_local) # !D1_I[31] & S4L2 & !N1_start_local;


--J1_command_4_local[15] is slaveregister:slaveregister_inst|command_4_local[15]
--operation mode is normal

J1_command_4_local[15]_lut_out = GB1_MASTERHWDATA[15];
J1_command_4_local[15] = DFFE(J1_command_4_local[15]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L612);


--A1L243 is rtl~35460
--operation mode is normal

A1L243 = (J1_command_4_local[15] & (M4_sload_path[15] # B1L11Q) # !J1_command_4_local[15] & M4_sload_path[15] & !B1L11Q) & CASCADE(A1L643);


--J1_com_ctrl_local[15] is slaveregister:slaveregister_inst|com_ctrl_local[15]
--operation mode is normal

J1_com_ctrl_local[15]_lut_out = GB1_MASTERHWDATA[15];
J1_com_ctrl_local[15] = DFFE(J1_com_ctrl_local[15]_lut_out, GLOBAL(DB1_outclock0), !H1L4Q, , J1L3);


--D1_Q[15] is com_adc_rx:inst_com_ADC_RX|Q[15]
--operation mode is normal

D1_Q[15]_lut_out = D1_Qacc[15];
D1_Q[15] = DFFE(D1_Q[15]_lut_out, GLOBAL(DB1_outclock1), , , D1L231);


--A1L343 is rtl~35461
--operation mode is normal

A1L343 = (J1_com_ctrl_local[15] & (D1_Q[15] # B1L11Q) # !J1_com_ctrl_local[15] & D1_Q[15] & !B1L11Q) & CASCADE(A1L743);


--N1L624 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|I~1439
--operation mode is normal

N1L624 = S4_unreg_res_node[15] & (S3_unreg_res_node[15] # N1_Icalc[31]) # !S4_unreg_res_node[15] & S3_unreg_res_node[15] & !N1_Icalc[31];


--U81_cs_buffer[11] is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[11]
--operation mode is arithmetic

U81_cs_buffer[11] = Y6L1 $ Y31L9 $ U81_cout[10];

--U81_cout[11] is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cout[11]
--operation mode is arithmetic

U81_cout[11] = CARRY(Y6L1 & (Y31L9 # !U81_cout[10]) # !Y6L1 & Y31L9 & !U81_cout[10]);


--J1L83Q is slaveregister:slaveregister_inst|com_tx_data[2]~reg0
--operation mode is normal

J1L83Q_lut_out = GB1_MASTERHWDATA[2];
J1L83Q = DFFE(J1L83Q_lut_out, GLOBAL(DB1_outclock0), , , J1L53);


--E1L54 is com_dac_tx:inst_com_DAC_TX|i~475
--operation mode is normal

E1L54 = J1L83Q & (E1_SRG[3] # J1L813Q) # !J1L83Q & E1_SRG[3] & !J1L813Q;


--E1_SRG[4] is com_dac_tx:inst_com_DAC_TX|SRG[4]
--operation mode is normal

E1_SRG[4]_lut_out = E1_PSK_modulation_old & (E1_addr_cnt[11] & E1L64 # !E1_addr_cnt[11] & E1_SRG[5]) # !E1_PSK_modulation_old & E1L64;
E1_SRG[4] = DFFE(E1_SRG[4]_lut_out, GLOBAL(DB1_outclock0), , , !H1L4Q);


--W2_q[5] is com_dac_tx:inst_com_DAC_TX|sinerom:inst_sine|lpm_rom:lpm_rom_component|altrom:srom|q[5]
W2_q[5]_write_address = WR_ADDR(E1_addr_cnt[4], E1_addr_cnt[5], E1_addr_cnt[6], E1_addr_cnt[7], E1_addr_cnt[8], E1_addr_cnt[9], E1_addr_cnt[10], A1L801);
W2_q[5]_read_address = RD_ADDR(E1_addr_cnt[4], E1_addr_cnt[5], E1_addr_cnt[6], E1_addr_cnt[7], E1_addr_cnt[8], E1_addr_cnt[9], E1_addr_cnt[10], A1L801);
W2_q[5] = MEMORY_SEGMENT(, , , , , , , , , W2_q[5]_write_address, W2_q[5]_read_address);


--BB1L6 is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|norm_num[5]~26
--operation mode is normal

BB1L6 = W2_q[7] $ W2_q[5];


--CB1_StageOut[3][0] is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|StageOut[3][0]
--operation mode is normal

CB1_StageOut[3][0] = U83L21 & (J1_command_0_local[10] & !BB1L6 # !J1_command_0_local[10] & !U83_cs_buffer[0]) # !U83L21 & !BB1L6;


--U44_cs_buffer[0] is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|lpm_add_sub:$00013|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]
--operation mode is arithmetic

U44_cs_buffer[0] = E1_reduce_nor_91 $ !BB1L4;

--U44_cout[0] is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|lpm_add_sub:$00013|addcore:adder|a_csnbuffer:result_node|cout[0]
--operation mode is arithmetic

U44_cout[0] = CARRY(E1_reduce_nor_91 # !BB1L4);


--CB1_StageOut[4][1] is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|StageOut[4][1]
--operation mode is normal

CB1_StageOut[4][1] = E1L83 & (CB1L2 & CB1_StageOut[3][0] # !CB1L2 & U14_cs_buffer[1]) # !E1L83 & CB1_StageOut[3][0];


--U74_cs_buffer[1] is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|lpm_add_sub:$00015|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]
--operation mode is arithmetic

U74_cs_buffer[1] = E1L43 $ CB1_StageOut[5][0] $ U74_cout[0];

--U74_cout[1] is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|lpm_add_sub:$00015|addcore:adder|a_csnbuffer:result_node|cout[1]
--operation mode is arithmetic

U74_cout[1] = CARRY(E1L43 & !CB1_StageOut[5][0] & !U74_cout[0] # !E1L43 & (!U74_cout[0] # !CB1_StageOut[5][0]));


--CB1_StageOut[5][2] is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|StageOut[5][2]
--operation mode is normal

CB1_StageOut[5][2] = CB1L3 & (U44L61 & U44_cs_buffer[2] # !U44L61 & CB1_StageOut[4][1]) # !CB1L3 & CB1_StageOut[4][1];


--U05_cs_buffer[2] is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|lpm_add_sub:$00017|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]
--operation mode is arithmetic

U05_cs_buffer[2] = E1L53 $ CB1_StageOut[6][1] $ !U05_cout[1];

--U05_cout[2] is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|lpm_add_sub:$00017|addcore:adder|a_csnbuffer:result_node|cout[2]
--operation mode is arithmetic

U05_cout[2] = CARRY(E1L53 & (CB1_StageOut[6][1] # !U05_cout[1]) # !E1L53 & CB1_StageOut[6][1] & !U05_cout[1]);


--CB1_StageOut[6][3] is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|StageOut[6][3]
--operation mode is normal

CB1_StageOut[6][3] = U74L81 & (E1L04 & CB1_StageOut[5][2] # !E1L04 & U74_cs_buffer[3]) # !U74L81 & CB1_StageOut[5][2];


--CB1_StageOut[7][4] is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|StageOut[7][4]
--operation mode is normal

CB1_StageOut[7][4] = U05_cs_buffer[4] & (CB1_StageOut[6][3] # U05L02) # !U05_cs_buffer[4] & CB1_StageOut[6][3] & !U05L02;


--U3_cs_buffer[29] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_0|addcore:adder|a_csnbuffer:result_node|cs_buffer[29]
--operation mode is arithmetic

U3_cs_buffer[29] = S1_datab_node[29] $ N1_Icalc[29] $ U3_cout[28];

--U3_cout[29] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_0|addcore:adder|a_csnbuffer:result_node|cout[29]
--operation mode is arithmetic

U3_cout[29] = CARRY(S1_datab_node[29] & !N1_Icalc[29] & !U3_cout[28] # !S1_datab_node[29] & (!U3_cout[28] # !N1_Icalc[29]));


--N1_Icalc[30] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Icalc[30]
--operation mode is normal

N1_Icalc[30]_lut_out = N1L064 & (N1L824 # !N1L194) # !N1L064 & N1L824 & N1L194;
N1_Icalc[30] = DFFE(N1_Icalc[30]_lut_out, GLOBAL(DB1_outclock1), , , !H1L4Q);


--U6_cs_buffer[29] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_2|addcore:adder|a_csnbuffer:result_node|cs_buffer[29]
--operation mode is arithmetic

U6_cs_buffer[29] = N1_Icalc[29] $ S1_datab_node[29] $ !U6_cout[28];

--U6_cout[29] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_2|addcore:adder|a_csnbuffer:result_node|cout[29]
--operation mode is arithmetic

U6_cout[29] = CARRY(N1_Icalc[29] & S1_datab_node[29] & !U6_cout[28] # !N1_Icalc[29] & (S1_datab_node[29] # !U6_cout[28]));


--D1_COM_AD_D_int[2] is com_adc_rx:inst_com_ADC_RX|COM_AD_D_int[2]
--operation mode is normal

D1_COM_AD_D_int[2]_lut_out = COM_AD_D[2];
D1_COM_AD_D_int[2] = DFFE(D1_COM_AD_D_int[2]_lut_out, !GLOBAL(DB1_outclock0), !H1L4Q, , );


--Y9L3 is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|out_bit[1]~415
--operation mode is normal

Y9L3 = W1_q[0] & (D1_COM_AD_D_int[2] $ !W1_q[1]) # !W1_q[0] & (D1_COM_AD_D_int[1] # !W1_q[1]);


--Y3L1 is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mul_lfrg:$00035|out_bit[0]~20
--operation mode is normal

Y3L1 = W1_q[1] & (W1_q[2] # D1_COM_AD_D_int[0] $ !W1_q[3]) # !W1_q[1] & (W1_q[3] $ (!D1_COM_AD_D_int[0] # !W1_q[2]));


--D1_COM_AD_D_int[3] is com_adc_rx:inst_com_ADC_RX|COM_AD_D_int[3]
--operation mode is normal

D1_COM_AD_D_int[3]_lut_out = COM_AD_D[3];
D1_COM_AD_D_int[3] = DFFE(D1_COM_AD_D_int[3]_lut_out, !GLOBAL(DB1_outclock0), !H1L4Q, , );


--Y9L4 is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|out_bit[2]~422
--operation mode is normal

Y9L4 = W1_q[0] & (D1_COM_AD_D_int[3] $ !W1_q[1]) # !W1_q[0] & (D1_COM_AD_D_int[2] # !W1_q[1]);


--N1L005 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Mux_682~0
--operation mode is normal

N1L005 = M2_q[0] & (M2_q[3] & !M2_q[2] # !M2_q[3] & !M2_q[1]);


--S3_datab_node[2] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_687_rtl_1|addcore:adder|datab_node[2]
--operation mode is normal

S3_datab_node[2] = S4L2 $ N1L005;


--W1_q[5] is com_adc_rx:inst_com_ADC_RX|sinerom:inst_sine|lpm_rom:lpm_rom_component|altrom:srom|q[5]
W1_q[5]_write_address = WR_ADDR(D1L1, D1L3, D1L5, D1L7, D1L9, D1L11, D1L61, D1L71);
W1_q[5]_read_address = RD_ADDR(D1L1, D1L3, D1L5, D1L7, D1L9, D1L11, D1L61, D1L71);
W1_q[5] = MEMORY_SEGMENT(, , , , , , , , , W1_q[5]_write_address, W1_q[5]_read_address);


--W1_q[4] is com_adc_rx:inst_com_ADC_RX|sinerom:inst_sine|lpm_rom:lpm_rom_component|altrom:srom|q[4]
W1_q[4]_write_address = WR_ADDR(D1L1, D1L3, D1L5, D1L7, D1L9, D1L11, D1L61, D1L71);
W1_q[4]_read_address = RD_ADDR(D1L1, D1L3, D1L5, D1L7, D1L9, D1L11, D1L61, D1L71);
W1_q[4] = MEMORY_SEGMENT(, , , , , , , , , W1_q[4]_write_address, W1_q[4]_read_address);


--X1L2 is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|pp_carry_node[2]~30
--operation mode is normal

X1L2 = W1_q[5] & (!W1_q[4] # !W1_q[3]);


--Y5L1 is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mul_lfrg:$00039|out_bit[0]~18
--operation mode is normal

Y5L1 = W1_q[3] & (W1_q[4] # D1_COM_AD_D_int[0] $ !W1_q[5]) # !W1_q[3] & (W1_q[5] $ (!D1_COM_AD_D_int[0] # !W1_q[4]));


--D1_COM_AD_D_int[4] is com_adc_rx:inst_com_ADC_RX|COM_AD_D_int[4]
--operation mode is normal

D1_COM_AD_D_int[4]_lut_out = COM_AD_D[4];
D1_COM_AD_D_int[4] = DFFE(D1_COM_AD_D_int[4]_lut_out, !GLOBAL(DB1_outclock0), !H1L4Q, , );


--Y9L5 is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|out_bit[3]~429
--operation mode is normal

Y9L5 = W1_q[0] & (D1_COM_AD_D_int[4] $ !W1_q[1]) # !W1_q[0] & (D1_COM_AD_D_int[3] # !W1_q[1]);


--D1_COM_AD_D_int[5] is com_adc_rx:inst_com_ADC_RX|COM_AD_D_int[5]
--operation mode is normal

D1_COM_AD_D_int[5]_lut_out = COM_AD_D[5];
D1_COM_AD_D_int[5] = DFFE(D1_COM_AD_D_int[5]_lut_out, !GLOBAL(DB1_outclock0), !H1L4Q, , );


--Y9L6 is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|out_bit[4]~436
--operation mode is normal

Y9L6 = W1_q[0] & (D1_COM_AD_D_int[5] $ !W1_q[1]) # !W1_q[0] & (D1_COM_AD_D_int[4] # !W1_q[1]);


--W1_q[6] is com_adc_rx:inst_com_ADC_RX|sinerom:inst_sine|lpm_rom:lpm_rom_component|altrom:srom|q[6]
W1_q[6]_write_address = WR_ADDR(D1L1, D1L3, D1L5, D1L7, D1L9, D1L11, D1L61, D1L71);
W1_q[6]_read_address = RD_ADDR(D1L1, D1L3, D1L5, D1L7, D1L9, D1L11, D1L61, D1L71);
W1_q[6] = MEMORY_SEGMENT(, , , , , , , , , W1_q[6]_write_address, W1_q[6]_read_address);


--W1_q[7] is com_adc_rx:inst_com_ADC_RX|sinerom:inst_sine|lpm_rom:lpm_rom_component|altrom:srom|q[7]
W1_q[7]_write_address = WR_ADDR(D1L1, D1L3, D1L5, D1L7, D1L9, D1L11, D1L61, D1L71);
W1_q[7]_read_address = RD_ADDR(D1L1, D1L3, D1L5, D1L7, D1L9, D1L11, D1L61, D1L71);
W1_q[7] = MEMORY_SEGMENT(, , , , , , , , , W1_q[7]_write_address, W1_q[7]_read_address);


--Y7L1 is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mul_lfrg:$00043|out_bit[0]~20
--operation mode is normal

Y7L1 = W1_q[5] & (W1_q[6] # W1_q[7] $ D1_COM_AD_D_int[0]) # !W1_q[5] & (W1_q[7] $ (W1_q[6] & D1_COM_AD_D_int[0]));


--D1_COM_AD_D_int[6] is com_adc_rx:inst_com_ADC_RX|COM_AD_D_int[6]
--operation mode is normal

D1_COM_AD_D_int[6]_lut_out = COM_AD_D[6];
D1_COM_AD_D_int[6] = DFFE(D1_COM_AD_D_int[6]_lut_out, !GLOBAL(DB1_outclock0), !H1L4Q, , );


--Y9L7 is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|out_bit[5]~443
--operation mode is normal

Y9L7 = W1_q[0] & (D1_COM_AD_D_int[6] $ !W1_q[1]) # !W1_q[0] & (D1_COM_AD_D_int[5] # !W1_q[1]);


--Z1L1 is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mpar_add:padder|altr_temp~0
--operation mode is normal

Z1L1 = Y9L7 $ (W1_q[7] # W1_q[5] & W1_q[6]);


--X1L4 is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|pp_carry_node[3]~49
--operation mode is normal

X1L4 = W1_q[5] & W1_q[6];


--D1_COM_AD_D_int[7] is com_adc_rx:inst_com_ADC_RX|COM_AD_D_int[7]
--operation mode is normal

D1_COM_AD_D_int[7]_lut_out = COM_AD_D[7];
D1_COM_AD_D_int[7] = DFFE(D1_COM_AD_D_int[7]_lut_out, !GLOBAL(DB1_outclock0), !H1L4Q, , );


--Y9L8 is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|out_bit[6]~450
--operation mode is normal

Y9L8 = W1_q[0] & (D1_COM_AD_D_int[7] $ !W1_q[1]) # !W1_q[0] & (D1_COM_AD_D_int[6] # !W1_q[1]);


--Z1L2 is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mpar_add:padder|altr_temp~2
--operation mode is normal

Z1L2 = Y9L8 $ (X1L4 # Y9L7 # W1_q[7]);


--X1L3 is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|pp_carry_node[3]~37
--operation mode is normal

X1L3 = !W1_q[7] & (!W1_q[6] # !W1_q[5]);


--D1_COM_AD_D_int[8] is com_adc_rx:inst_com_ADC_RX|COM_AD_D_int[8]
--operation mode is normal

D1_COM_AD_D_int[8]_lut_out = COM_AD_D[8];
D1_COM_AD_D_int[8] = DFFE(D1_COM_AD_D_int[8]_lut_out, !GLOBAL(DB1_outclock0), !H1L4Q, , );


--Y9L9 is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|out_bit[7]~457
--operation mode is normal

Y9L9 = W1_q[0] & (D1_COM_AD_D_int[8] $ !W1_q[1]) # !W1_q[0] & (D1_COM_AD_D_int[7] # !W1_q[1]);


--Z1L3 is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mpar_add:padder|altr_temp~5
--operation mode is normal

Z1L3 = Y9L9 $ (Y9L7 # Y9L8 # !X1L3);


--D1_COM_AD_D_int[9] is com_adc_rx:inst_com_ADC_RX|COM_AD_D_int[9]
--operation mode is normal

D1_COM_AD_D_int[9]_lut_out = COM_AD_D[9];
D1_COM_AD_D_int[9] = DFFE(D1_COM_AD_D_int[9]_lut_out, !GLOBAL(DB1_outclock0), !H1L4Q, , );


--Y4L1 is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mul_lfrg:$00037|out_bit[0]~15
--operation mode is normal

Y4L1 = D1_COM_AD_D_int[9] & (W1_q[1] & W1_q[2] # !W1_q[3]) # !D1_COM_AD_D_int[9] & (W1_q[3] # !W1_q[1] & !W1_q[2]);


--Y6L1 is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mul_lfrg:$00041|out_bit[0]~21
--operation mode is normal

Y6L1 = D1_COM_AD_D_int[9] & (W1_q[3] & W1_q[4] # !W1_q[5]) # !D1_COM_AD_D_int[9] & (W1_q[5] # !W1_q[3] & !W1_q[4]);


--S4_unreg_res_node[15] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_687_rtl_3|addcore:adder|unreg_res_node[15]
--operation mode is normal

S4_unreg_res_node[15] = S4L2 $ !S4L5;


--S3_unreg_res_node[15] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_687_rtl_1|addcore:adder|unreg_res_node[15]
--operation mode is normal

S3_unreg_res_node[15] = S4L2 $ S3L91;


--Y8L1 is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mul_lfrg:$00045|out_bit[0]~15
--operation mode is normal

Y8L1 = D1_COM_AD_D_int[9] & (W1_q[7] # W1_q[5] & W1_q[6]) # !D1_COM_AD_D_int[9] & (!W1_q[5] & !W1_q[6] # !W1_q[7]);


--J1L93Q is slaveregister:slaveregister_inst|com_tx_data[3]~reg0
--operation mode is normal

J1L93Q_lut_out = GB1_MASTERHWDATA[3];
J1L93Q = DFFE(J1L93Q_lut_out, GLOBAL(DB1_outclock0), , , J1L53);


--E1L64 is com_dac_tx:inst_com_DAC_TX|i~485
--operation mode is normal

E1L64 = J1L93Q & (E1_SRG[4] # J1L813Q) # !J1L93Q & E1_SRG[4] & !J1L813Q;


--E1_SRG[5] is com_dac_tx:inst_com_DAC_TX|SRG[5]
--operation mode is normal

E1_SRG[5]_lut_out = E1_PSK_modulation_old & (E1_addr_cnt[11] & E1L74 # !E1_addr_cnt[11] & E1_SRG[6]) # !E1_PSK_modulation_old & E1L74;
E1_SRG[5] = DFFE(E1_SRG[5]_lut_out, GLOBAL(DB1_outclock0), , , !H1L4Q);


--W2_q[4] is com_dac_tx:inst_com_DAC_TX|sinerom:inst_sine|lpm_rom:lpm_rom_component|altrom:srom|q[4]
W2_q[4]_write_address = WR_ADDR(E1_addr_cnt[4], E1_addr_cnt[5], E1_addr_cnt[6], E1_addr_cnt[7], E1_addr_cnt[8], E1_addr_cnt[9], E1_addr_cnt[10], A1L801);
W2_q[4]_read_address = RD_ADDR(E1_addr_cnt[4], E1_addr_cnt[5], E1_addr_cnt[6], E1_addr_cnt[7], E1_addr_cnt[8], E1_addr_cnt[9], E1_addr_cnt[10], A1L801);
W2_q[4] = MEMORY_SEGMENT(, , , , , , , , , W2_q[4]_write_address, W2_q[4]_read_address);


--BB1L5 is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|norm_num[4]~27
--operation mode is normal

BB1L5 = W2_q[7] $ W2_q[4];


--CB1_StageOut[4][0] is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|StageOut[4][0]
--operation mode is normal

CB1_StageOut[4][0] = E1L83 & (CB1L2 & !BB1L5 # !CB1L2 & !U14_cs_buffer[0]) # !E1L83 & !BB1L5;


--U74_cs_buffer[0] is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|lpm_add_sub:$00015|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]
--operation mode is arithmetic

U74_cs_buffer[0] = E1_reduce_nor_91 $ !BB1L3;

--U74_cout[0] is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|lpm_add_sub:$00015|addcore:adder|a_csnbuffer:result_node|cout[0]
--operation mode is arithmetic

U74_cout[0] = CARRY(E1_reduce_nor_91 # !BB1L3);


--CB1_StageOut[5][1] is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|StageOut[5][1]
--operation mode is normal

CB1_StageOut[5][1] = CB1L3 & (U44L61 & U44_cs_buffer[1] # !U44L61 & CB1_StageOut[4][0]) # !CB1L3 & CB1_StageOut[4][0];


--U05_cs_buffer[1] is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|lpm_add_sub:$00017|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]
--operation mode is arithmetic

U05_cs_buffer[1] = E1L43 $ CB1_StageOut[6][0] $ U05_cout[0];

--U05_cout[1] is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|lpm_add_sub:$00017|addcore:adder|a_csnbuffer:result_node|cout[1]
--operation mode is arithmetic

U05_cout[1] = CARRY(E1L43 & !CB1_StageOut[6][0] & !U05_cout[0] # !E1L43 & (!U05_cout[0] # !CB1_StageOut[6][0]));


--CB1_StageOut[6][2] is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|StageOut[6][2]
--operation mode is normal

CB1_StageOut[6][2] = U74L81 & (E1L04 & CB1_StageOut[5][1] # !E1L04 & U74_cs_buffer[2]) # !U74L81 & CB1_StageOut[5][1];


--CB1_StageOut[7][3] is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|StageOut[7][3]
--operation mode is normal

CB1_StageOut[7][3] = U05_cs_buffer[3] & (CB1_StageOut[6][2] # U05L02) # !U05_cs_buffer[3] & CB1_StageOut[6][2] & !U05L02;


--N1_Qcalc[30] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Qcalc[30]
--operation mode is normal

N1_Qcalc[30]_lut_out = N1L571 & (N1L702 # !N1L194) # !N1L571 & N1L702 & N1L194;
N1_Qcalc[30] = DFFE(N1_Qcalc[30]_lut_out, GLOBAL(DB1_outclock1), , , !H1L4Q);


--N1L011 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|\IQdivider:Q16[30]~0
--operation mode is normal

N1L011 = M2_q[0] # M2_q[1] # M2_q[2];


--S1L33 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_0|addcore:adder|datab_node[30]~157
--operation mode is normal

S1L33 = !N1L011 & !M2_q[3] & (N1_Qcalc[30] $ S4L2);


--U3_cs_buffer[28] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_0|addcore:adder|a_csnbuffer:result_node|cs_buffer[28]
--operation mode is arithmetic

U3_cs_buffer[28] = S1_datab_node[28] $ N1_Icalc[28] $ !U3_cout[27];

--U3_cout[28] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_0|addcore:adder|a_csnbuffer:result_node|cout[28]
--operation mode is arithmetic

U3_cout[28] = CARRY(S1_datab_node[28] & (N1_Icalc[28] # !U3_cout[27]) # !S1_datab_node[28] & N1_Icalc[28] & !U3_cout[27]);


--N1_Icalc[29] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Icalc[29]
--operation mode is normal

N1_Icalc[29]_lut_out = N1L164 & (N1L924 # !N1L194) # !N1L164 & N1L924 & N1L194;
N1_Icalc[29] = DFFE(N1_Icalc[29]_lut_out, GLOBAL(DB1_outclock1), , , !H1L4Q);


--N1L064 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|I~1779
--operation mode is normal

N1L064 = U6_cs_buffer[30] & (U3_cs_buffer[30] # N1_Icalc[31]) # !U6_cs_buffer[30] & U3_cs_buffer[30] & !N1_Icalc[31];


--N1L824 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|I~1459
--operation mode is normal

N1L824 = D1_Q[30] & (N1_Icalc[30] # N1_start_local) # !D1_Q[30] & N1_Icalc[30] & !N1_start_local;


--U6_cs_buffer[28] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_2|addcore:adder|a_csnbuffer:result_node|cs_buffer[28]
--operation mode is arithmetic

U6_cs_buffer[28] = N1_Icalc[28] $ S1_datab_node[28] $ U6_cout[27];

--U6_cout[28] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_2|addcore:adder|a_csnbuffer:result_node|cout[28]
--operation mode is arithmetic

U6_cout[28] = CARRY(N1_Icalc[28] & (!U6_cout[27] # !S1_datab_node[28]) # !N1_Icalc[28] & !S1_datab_node[28] & !U6_cout[27]);


--Y11_right_bit[0] is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|right_bit[0]
--operation mode is normal

Y11_right_bit[0] = D1_COM_AD_D_int[0] & (W1_q[3] # !W1_q[2] # !W1_q[1]) # !D1_COM_AD_D_int[0] & (W1_q[1] # W1_q[2] # !W1_q[3]);


--Y11L1 is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[0]~144
--operation mode is normal

Y11L1 = (D1_COM_AD_D_int[1] & (W1_q[3] # W1_q[1] $ !W1_q[2]) # !D1_COM_AD_D_int[1] & (W1_q[1] $ !W1_q[2] # !W1_q[3])) & CASCADE(Y11_right_bit[0]);


--Y11_right_bit[1] is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|right_bit[1]
--operation mode is normal

Y11_right_bit[1] = D1_COM_AD_D_int[1] & (W1_q[3] # !W1_q[2] # !W1_q[1]) # !D1_COM_AD_D_int[1] & (W1_q[1] # W1_q[2] # !W1_q[3]);


--Y11L2 is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[1]~145
--operation mode is normal

Y11L2 = (D1_COM_AD_D_int[2] & (W1_q[3] # W1_q[1] $ !W1_q[2]) # !D1_COM_AD_D_int[2] & (W1_q[1] $ !W1_q[2] # !W1_q[3])) & CASCADE(Y11_right_bit[1]);


--Y21_right_bit[0] is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|right_bit[0]
--operation mode is normal

Y21_right_bit[0] = D1_COM_AD_D_int[0] & (W1_q[5] # !W1_q[4] # !W1_q[3]) # !D1_COM_AD_D_int[0] & (W1_q[3] # W1_q[4] # !W1_q[5]);


--Y21L1 is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[0]~118
--operation mode is normal

Y21L1 = (D1_COM_AD_D_int[1] & (W1_q[5] # W1_q[3] $ !W1_q[4]) # !D1_COM_AD_D_int[1] & (W1_q[3] $ !W1_q[4] # !W1_q[5])) & CASCADE(Y21_right_bit[0]);


--Y11_right_bit[2] is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|right_bit[2]
--operation mode is normal

Y11_right_bit[2] = D1_COM_AD_D_int[2] & (W1_q[3] # !W1_q[2] # !W1_q[1]) # !D1_COM_AD_D_int[2] & (W1_q[1] # W1_q[2] # !W1_q[3]);


--Y11L3 is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[2]~146
--operation mode is normal

Y11L3 = (D1_COM_AD_D_int[3] & (W1_q[3] # W1_q[1] $ !W1_q[2]) # !D1_COM_AD_D_int[3] & (W1_q[1] $ !W1_q[2] # !W1_q[3])) & CASCADE(Y11_right_bit[2]);


--Y21_right_bit[1] is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|right_bit[1]
--operation mode is normal

Y21_right_bit[1] = D1_COM_AD_D_int[1] & (W1_q[5] # !W1_q[4] # !W1_q[3]) # !D1_COM_AD_D_int[1] & (W1_q[3] # W1_q[4] # !W1_q[5]);


--Y21L2 is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[1]~119
--operation mode is normal

Y21L2 = (D1_COM_AD_D_int[2] & (W1_q[5] # W1_q[3] $ !W1_q[4]) # !D1_COM_AD_D_int[2] & (W1_q[3] $ !W1_q[4] # !W1_q[5])) & CASCADE(Y21_right_bit[1]);


--Y11_right_bit[3] is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|right_bit[3]
--operation mode is normal

Y11_right_bit[3] = D1_COM_AD_D_int[3] & (W1_q[3] # !W1_q[2] # !W1_q[1]) # !D1_COM_AD_D_int[3] & (W1_q[1] # W1_q[2] # !W1_q[3]);


--Y11L4 is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[3]~147
--operation mode is normal

Y11L4 = (D1_COM_AD_D_int[4] & (W1_q[3] # W1_q[1] $ !W1_q[2]) # !D1_COM_AD_D_int[4] & (W1_q[1] $ !W1_q[2] # !W1_q[3])) & CASCADE(Y11_right_bit[3]);


--Y21_right_bit[2] is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|right_bit[2]
--operation mode is normal

Y21_right_bit[2] = D1_COM_AD_D_int[2] & (W1_q[5] # !W1_q[4] # !W1_q[3]) # !D1_COM_AD_D_int[2] & (W1_q[3] # W1_q[4] # !W1_q[5]);


--Y21L3 is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[2]~120
--operation mode is normal

Y21L3 = (D1_COM_AD_D_int[3] & (W1_q[5] # W1_q[3] $ !W1_q[4]) # !D1_COM_AD_D_int[3] & (W1_q[3] $ !W1_q[4] # !W1_q[5])) & CASCADE(Y21_right_bit[2]);


--Y31_right_bit[0] is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|right_bit[0]
--operation mode is normal

Y31_right_bit[0] = D1_COM_AD_D_int[0] & (!W1_q[6] # !W1_q[7] # !W1_q[5]) # !D1_COM_AD_D_int[0] & (W1_q[5] # W1_q[7] # W1_q[6]);


--Y31L1 is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[0]~144
--operation mode is normal

Y31L1 = (D1_COM_AD_D_int[1] & (W1_q[5] $ !W1_q[6] # !W1_q[7]) # !D1_COM_AD_D_int[1] & (W1_q[7] # W1_q[5] $ !W1_q[6])) & CASCADE(Y31_right_bit[0]);


--Y11_right_bit[4] is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|right_bit[4]
--operation mode is normal

Y11_right_bit[4] = D1_COM_AD_D_int[4] & (W1_q[3] # !W1_q[2] # !W1_q[1]) # !D1_COM_AD_D_int[4] & (W1_q[1] # W1_q[2] # !W1_q[3]);


--Y11L5 is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[4]~148
--operation mode is normal

Y11L5 = (D1_COM_AD_D_int[5] & (W1_q[3] # W1_q[1] $ !W1_q[2]) # !D1_COM_AD_D_int[5] & (W1_q[1] $ !W1_q[2] # !W1_q[3])) & CASCADE(Y11_right_bit[4]);


--Y21_right_bit[3] is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|right_bit[3]
--operation mode is normal

Y21_right_bit[3] = D1_COM_AD_D_int[3] & (W1_q[5] # !W1_q[4] # !W1_q[3]) # !D1_COM_AD_D_int[3] & (W1_q[3] # W1_q[4] # !W1_q[5]);


--Y21L4 is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[3]~121
--operation mode is normal

Y21L4 = (D1_COM_AD_D_int[4] & (W1_q[5] # W1_q[3] $ !W1_q[4]) # !D1_COM_AD_D_int[4] & (W1_q[3] $ !W1_q[4] # !W1_q[5])) & CASCADE(Y21_right_bit[3]);


--Y31_right_bit[1] is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|right_bit[1]
--operation mode is normal

Y31_right_bit[1] = D1_COM_AD_D_int[1] & (!W1_q[6] # !W1_q[7] # !W1_q[5]) # !D1_COM_AD_D_int[1] & (W1_q[5] # W1_q[7] # W1_q[6]);


--Y31L2 is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[1]~145
--operation mode is normal

Y31L2 = (D1_COM_AD_D_int[2] & (W1_q[5] $ !W1_q[6] # !W1_q[7]) # !D1_COM_AD_D_int[2] & (W1_q[7] # W1_q[5] $ !W1_q[6])) & CASCADE(Y31_right_bit[1]);


--Y11_right_bit[5] is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|right_bit[5]
--operation mode is normal

Y11_right_bit[5] = D1_COM_AD_D_int[5] & (W1_q[3] # !W1_q[2] # !W1_q[1]) # !D1_COM_AD_D_int[5] & (W1_q[1] # W1_q[2] # !W1_q[3]);


--Y11L6 is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[5]~149
--operation mode is normal

Y11L6 = (D1_COM_AD_D_int[6] & (W1_q[3] # W1_q[1] $ !W1_q[2]) # !D1_COM_AD_D_int[6] & (W1_q[1] $ !W1_q[2] # !W1_q[3])) & CASCADE(Y11_right_bit[5]);


--Y21_right_bit[4] is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|right_bit[4]
--operation mode is normal

Y21_right_bit[4] = D1_COM_AD_D_int[4] & (W1_q[5] # !W1_q[4] # !W1_q[3]) # !D1_COM_AD_D_int[4] & (W1_q[3] # W1_q[4] # !W1_q[5]);


--Y21L5 is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[4]~122
--operation mode is normal

Y21L5 = (D1_COM_AD_D_int[5] & (W1_q[5] # W1_q[3] $ !W1_q[4]) # !D1_COM_AD_D_int[5] & (W1_q[3] $ !W1_q[4] # !W1_q[5])) & CASCADE(Y21_right_bit[4]);


--Y31_right_bit[2] is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|right_bit[2]
--operation mode is normal

Y31_right_bit[2] = D1_COM_AD_D_int[2] & (!W1_q[6] # !W1_q[7] # !W1_q[5]) # !D1_COM_AD_D_int[2] & (W1_q[5] # W1_q[7] # W1_q[6]);


--Y31L3 is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[2]~146
--operation mode is normal

Y31L3 = (D1_COM_AD_D_int[3] & (W1_q[5] $ !W1_q[6] # !W1_q[7]) # !D1_COM_AD_D_int[3] & (W1_q[7] # W1_q[5] $ !W1_q[6])) & CASCADE(Y31_right_bit[2]);


--Z1L4 is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mpar_add:padder|altr_temp~8
--operation mode is normal

Z1L4 = X1L3 & !Y9L7 & !Y9L8 & !Y9L9;


--Y9L01 is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|out_bit[8]~139
--operation mode is normal

Y9L01 = Y9L11 & (D1_COM_AD_D_int[8] # W1_q[0] # !W1_q[1]);


--Y11_right_bit[6] is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|right_bit[6]
--operation mode is normal

Y11_right_bit[6] = D1_COM_AD_D_int[6] & (W1_q[3] # !W1_q[2] # !W1_q[1]) # !D1_COM_AD_D_int[6] & (W1_q[1] # W1_q[2] # !W1_q[3]);


--Y11L7 is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[6]~150
--operation mode is normal

Y11L7 = (D1_COM_AD_D_int[7] & (W1_q[3] # W1_q[1] $ !W1_q[2]) # !D1_COM_AD_D_int[7] & (W1_q[1] $ !W1_q[2] # !W1_q[3])) & CASCADE(Y11_right_bit[6]);


--Y21_right_bit[5] is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|right_bit[5]
--operation mode is normal

Y21_right_bit[5] = D1_COM_AD_D_int[5] & (W1_q[5] # !W1_q[4] # !W1_q[3]) # !D1_COM_AD_D_int[5] & (W1_q[3] # W1_q[4] # !W1_q[5]);


--Y21L6 is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[5]~123
--operation mode is normal

Y21L6 = (D1_COM_AD_D_int[6] & (W1_q[5] # W1_q[3] $ !W1_q[4]) # !D1_COM_AD_D_int[6] & (W1_q[3] $ !W1_q[4] # !W1_q[5])) & CASCADE(Y21_right_bit[5]);


--Y31_right_bit[3] is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|right_bit[3]
--operation mode is normal

Y31_right_bit[3] = D1_COM_AD_D_int[3] & (!W1_q[6] # !W1_q[7] # !W1_q[5]) # !D1_COM_AD_D_int[3] & (W1_q[5] # W1_q[7] # W1_q[6]);


--Y31L4 is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[3]~147
--operation mode is normal

Y31L4 = (D1_COM_AD_D_int[4] & (W1_q[5] $ !W1_q[6] # !W1_q[7]) # !D1_COM_AD_D_int[4] & (W1_q[7] # W1_q[5] $ !W1_q[6])) & CASCADE(Y31_right_bit[3]);


--Y9L11 is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|out_bit[8]~389
--operation mode is normal

Y9L11 = D1_COM_AD_D_int[9] $ W1_q[1] # !W1_q[0];


--Y2L1 is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mul_lfrg:$00033|out_bit[0]~8
--operation mode is normal

Y2L1 = W1_q[0] # !W1_q[1] # !D1_COM_AD_D_int[9];


--Y11_right_bit[7] is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|right_bit[7]
--operation mode is normal

Y11_right_bit[7] = D1_COM_AD_D_int[7] & (W1_q[3] # !W1_q[2] # !W1_q[1]) # !D1_COM_AD_D_int[7] & (W1_q[1] # W1_q[2] # !W1_q[3]);


--Y11L8 is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[7]~151
--operation mode is normal

Y11L8 = (D1_COM_AD_D_int[8] & (W1_q[3] # W1_q[1] $ !W1_q[2]) # !D1_COM_AD_D_int[8] & (W1_q[1] $ !W1_q[2] # !W1_q[3])) & CASCADE(Y11_right_bit[7]);


--Y21_right_bit[6] is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|right_bit[6]
--operation mode is normal

Y21_right_bit[6] = D1_COM_AD_D_int[6] & (W1_q[5] # !W1_q[4] # !W1_q[3]) # !D1_COM_AD_D_int[6] & (W1_q[3] # W1_q[4] # !W1_q[5]);


--Y21L7 is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[6]~124
--operation mode is normal

Y21L7 = (D1_COM_AD_D_int[7] & (W1_q[5] # W1_q[3] $ !W1_q[4]) # !D1_COM_AD_D_int[7] & (W1_q[3] $ !W1_q[4] # !W1_q[5])) & CASCADE(Y21_right_bit[6]);


--Y31_right_bit[4] is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|right_bit[4]
--operation mode is normal

Y31_right_bit[4] = D1_COM_AD_D_int[4] & (!W1_q[6] # !W1_q[7] # !W1_q[5]) # !D1_COM_AD_D_int[4] & (W1_q[5] # W1_q[7] # W1_q[6]);


--Y31L5 is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[4]~148
--operation mode is normal

Y31L5 = (D1_COM_AD_D_int[5] & (W1_q[5] $ !W1_q[6] # !W1_q[7]) # !D1_COM_AD_D_int[5] & (W1_q[7] # W1_q[5] $ !W1_q[6])) & CASCADE(Y31_right_bit[4]);


--Y11_right_bit[8] is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|right_bit[8]
--operation mode is normal

Y11_right_bit[8] = D1_COM_AD_D_int[8] & (W1_q[3] # !W1_q[2] # !W1_q[1]) # !D1_COM_AD_D_int[8] & (W1_q[1] # W1_q[2] # !W1_q[3]);


--Y11L9 is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[8]~152
--operation mode is normal

Y11L9 = (W1_q[1] & (W1_q[2] # D1_COM_AD_D_int[9] $ W1_q[3]) # !W1_q[1] & (D1_COM_AD_D_int[9] $ W1_q[3] # !W1_q[2])) & CASCADE(Y11_right_bit[8]);


--Y21_right_bit[7] is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|right_bit[7]
--operation mode is normal

Y21_right_bit[7] = D1_COM_AD_D_int[7] & (W1_q[5] # !W1_q[4] # !W1_q[3]) # !D1_COM_AD_D_int[7] & (W1_q[3] # W1_q[4] # !W1_q[5]);


--Y21L8 is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[7]~125
--operation mode is normal

Y21L8 = (D1_COM_AD_D_int[8] & (W1_q[5] # W1_q[3] $ !W1_q[4]) # !D1_COM_AD_D_int[8] & (W1_q[3] $ !W1_q[4] # !W1_q[5])) & CASCADE(Y21_right_bit[7]);


--Y31_right_bit[5] is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|right_bit[5]
--operation mode is normal

Y31_right_bit[5] = D1_COM_AD_D_int[5] & (!W1_q[6] # !W1_q[7] # !W1_q[5]) # !D1_COM_AD_D_int[5] & (W1_q[5] # W1_q[7] # W1_q[6]);


--Y31L6 is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[5]~149
--operation mode is normal

Y31L6 = (D1_COM_AD_D_int[6] & (W1_q[5] $ !W1_q[6] # !W1_q[7]) # !D1_COM_AD_D_int[6] & (W1_q[7] # W1_q[5] $ !W1_q[6])) & CASCADE(Y31_right_bit[5]);


--Y21_right_bit[8] is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|right_bit[8]
--operation mode is normal

Y21_right_bit[8] = D1_COM_AD_D_int[8] & (W1_q[5] # !W1_q[4] # !W1_q[3]) # !D1_COM_AD_D_int[8] & (W1_q[3] # W1_q[4] # !W1_q[5]);


--Y21L9 is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[8]~126
--operation mode is normal

Y21L9 = (W1_q[3] & (W1_q[4] # D1_COM_AD_D_int[9] $ W1_q[5]) # !W1_q[3] & (D1_COM_AD_D_int[9] $ W1_q[5] # !W1_q[4])) & CASCADE(Y21_right_bit[8]);


--Y31_right_bit[6] is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|right_bit[6]
--operation mode is normal

Y31_right_bit[6] = D1_COM_AD_D_int[6] & (!W1_q[6] # !W1_q[7] # !W1_q[5]) # !D1_COM_AD_D_int[6] & (W1_q[5] # W1_q[7] # W1_q[6]);


--Y31L7 is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[6]~150
--operation mode is normal

Y31L7 = (D1_COM_AD_D_int[7] & (W1_q[5] $ !W1_q[6] # !W1_q[7]) # !D1_COM_AD_D_int[7] & (W1_q[7] # W1_q[5] $ !W1_q[6])) & CASCADE(Y31_right_bit[6]);


--Y31_right_bit[7] is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|right_bit[7]
--operation mode is normal

Y31_right_bit[7] = D1_COM_AD_D_int[7] & (!W1_q[6] # !W1_q[7] # !W1_q[5]) # !D1_COM_AD_D_int[7] & (W1_q[5] # W1_q[7] # W1_q[6]);


--Y31L8 is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[7]~151
--operation mode is normal

Y31L8 = (D1_COM_AD_D_int[8] & (W1_q[5] $ !W1_q[6] # !W1_q[7]) # !D1_COM_AD_D_int[8] & (W1_q[7] # W1_q[5] $ !W1_q[6])) & CASCADE(Y31_right_bit[7]);


--N1L014 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Idiv[30]~246
--operation mode is normal

N1L014 = N1L011 & N1_Icalc[31] # !N1L011 & (M2_q[3] & N1_Icalc[31] # !M2_q[3] & N1_Icalc[30]);


--S4L5 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_687_rtl_3|addcore:adder|unreg_res_node[15]~14
--operation mode is normal

S4L5 = U21_cout[14] $ N1_theta_calc[15];


--S3L91 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_687_rtl_1|addcore:adder|unreg_res_node[15]~14
--operation mode is normal

S3L91 = U9_cout[14] $ N1_theta_calc[15];


--J1L04Q is slaveregister:slaveregister_inst|com_tx_data[4]~reg0
--operation mode is normal

J1L04Q_lut_out = GB1_MASTERHWDATA[4];
J1L04Q = DFFE(J1L04Q_lut_out, GLOBAL(DB1_outclock0), , , J1L53);


--E1L74 is com_dac_tx:inst_com_DAC_TX|i~495
--operation mode is normal

E1L74 = J1L04Q & (E1_SRG[5] # J1L813Q) # !J1L04Q & E1_SRG[5] & !J1L813Q;


--E1_SRG[6] is com_dac_tx:inst_com_DAC_TX|SRG[6]
--operation mode is normal

E1_SRG[6]_lut_out = E1_PSK_modulation_old & (E1_addr_cnt[11] & E1L84 # !E1_addr_cnt[11] & E1_SRG[7]) # !E1_PSK_modulation_old & E1L84;
E1_SRG[6] = DFFE(E1_SRG[6]_lut_out, GLOBAL(DB1_outclock0), , , !H1L4Q);


--W2_q[3] is com_dac_tx:inst_com_DAC_TX|sinerom:inst_sine|lpm_rom:lpm_rom_component|altrom:srom|q[3]
W2_q[3]_write_address = WR_ADDR(E1_addr_cnt[4], E1_addr_cnt[5], E1_addr_cnt[6], E1_addr_cnt[7], E1_addr_cnt[8], E1_addr_cnt[9], E1_addr_cnt[10], A1L801);
W2_q[3]_read_address = RD_ADDR(E1_addr_cnt[4], E1_addr_cnt[5], E1_addr_cnt[6], E1_addr_cnt[7], E1_addr_cnt[8], E1_addr_cnt[9], E1_addr_cnt[10], A1L801);
W2_q[3] = MEMORY_SEGMENT(, , , , , , , , , W2_q[3]_write_address, W2_q[3]_read_address);


--BB1L4 is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|norm_num[3]~28
--operation mode is normal

BB1L4 = W2_q[7] $ W2_q[3];


--CB1_StageOut[5][0] is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|StageOut[5][0]
--operation mode is normal

CB1_StageOut[5][0] = CB1L3 & (U44L61 & !U44_cs_buffer[0] # !U44L61 & !BB1L4) # !CB1L3 & !BB1L4;


--U05_cs_buffer[0] is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|lpm_add_sub:$00017|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]
--operation mode is arithmetic

U05_cs_buffer[0] = E1_reduce_nor_91 $ !BB1L2;

--U05_cout[0] is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|lpm_add_sub:$00017|addcore:adder|a_csnbuffer:result_node|cout[0]
--operation mode is arithmetic

U05_cout[0] = CARRY(E1_reduce_nor_91 # !BB1L2);


--CB1_StageOut[6][1] is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|StageOut[6][1]
--operation mode is normal

CB1_StageOut[6][1] = U74L81 & (E1L04 & CB1_StageOut[5][0] # !E1L04 & U74_cs_buffer[1]) # !U74L81 & CB1_StageOut[5][0];


--CB1_StageOut[7][2] is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|StageOut[7][2]
--operation mode is normal

CB1_StageOut[7][2] = U05_cs_buffer[2] & (CB1_StageOut[6][1] # U05L02) # !U05_cs_buffer[2] & CB1_StageOut[6][1] & !U05L02;


--N1L571 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668_rtl_644~267
--operation mode is normal

N1L571 = N1L892 & (N1L171 # S4L2 $ !N1_Icalc[31]) # !N1L892 & N1L171 & (S4L2 $ N1_Icalc[31]);


--N1L702 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668_rtl_644~587
--operation mode is normal

N1L702 = D1_I[30] & (N1_Qcalc[30] # N1_start_local) # !D1_I[30] & N1_Qcalc[30] & !N1_start_local;


--N1_Qcalc[29] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Qcalc[29]
--operation mode is normal

N1_Qcalc[29]_lut_out = N1L671 & (N1L802 # !N1L194) # !N1L671 & N1L802 & N1L194;
N1_Qcalc[29] = DFFE(N1_Qcalc[29]_lut_out, GLOBAL(DB1_outclock1), , , !H1L4Q);


--N1L35 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|\IQdivider:Q2[29]~2
--operation mode is normal

N1L35 = N1_Qcalc[30] & (N1_Qcalc[29] # M2_q[0]) # !N1_Qcalc[30] & N1_Qcalc[29] & !M2_q[0];


--S1_datab_node[29] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_0|addcore:adder|datab_node[29]
--operation mode is normal

S1_datab_node[29] = N1L294 & !M2_q[3] & (N1L35 $ S4L2);


--U3_cs_buffer[27] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_0|addcore:adder|a_csnbuffer:result_node|cs_buffer[27]
--operation mode is arithmetic

U3_cs_buffer[27] = S1_datab_node[27] $ N1_Icalc[27] $ U3_cout[26];

--U3_cout[27] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_0|addcore:adder|a_csnbuffer:result_node|cout[27]
--operation mode is arithmetic

U3_cout[27] = CARRY(S1_datab_node[27] & !N1_Icalc[27] & !U3_cout[26] # !S1_datab_node[27] & (!U3_cout[26] # !N1_Icalc[27]));


--N1_Icalc[28] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Icalc[28]
--operation mode is normal

N1_Icalc[28]_lut_out = N1L264 & (N1L034 # !N1L194) # !N1L264 & N1L034 & N1L194;
N1_Icalc[28] = DFFE(N1_Icalc[28]_lut_out, GLOBAL(DB1_outclock1), , , !H1L4Q);


--N1L164 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|I~1789
--operation mode is normal

N1L164 = U6_cs_buffer[29] & (U3_cs_buffer[29] # N1_Icalc[31]) # !U6_cs_buffer[29] & U3_cs_buffer[29] & !N1_Icalc[31];


--N1L924 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|I~1469
--operation mode is normal

N1L924 = D1_Q[29] & (N1_Icalc[29] # N1_start_local) # !D1_Q[29] & N1_Icalc[29] & !N1_start_local;


--U6_cs_buffer[27] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_2|addcore:adder|a_csnbuffer:result_node|cs_buffer[27]
--operation mode is arithmetic

U6_cs_buffer[27] = N1_Icalc[27] $ S1_datab_node[27] $ !U6_cout[26];

--U6_cout[27] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_2|addcore:adder|a_csnbuffer:result_node|cout[27]
--operation mode is arithmetic

U6_cout[27] = CARRY(N1_Icalc[27] & S1_datab_node[27] & !U6_cout[26] # !N1_Icalc[27] & (S1_datab_node[27] # !U6_cout[26]));


--N1L1 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|\IQdivider:I2[29]~2
--operation mode is normal

N1L1 = N1_Icalc[30] & (N1_Icalc[29] # M2_q[0]) # !N1_Icalc[30] & N1_Icalc[29] & !M2_q[0];


--N1L904 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Idiv[29]~9
--operation mode is normal

N1L904 = N1L294 & (M2_q[3] & N1_Icalc[31] # !M2_q[3] & N1L1) # !N1L294 & N1_Icalc[31];


--Y31_right_bit[8] is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|right_bit[8]
--operation mode is normal

Y31_right_bit[8] = D1_COM_AD_D_int[8] & (!W1_q[6] # !W1_q[7] # !W1_q[5]) # !D1_COM_AD_D_int[8] & (W1_q[5] # W1_q[7] # W1_q[6]);


--Y31L9 is com_adc_rx:inst_com_ADC_RX|lpm_mult:mult_56|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[8]~152
--operation mode is normal

Y31L9 = (D1_COM_AD_D_int[9] & (W1_q[7] # W1_q[5] $ !W1_q[6]) # !D1_COM_AD_D_int[9] & (W1_q[5] $ !W1_q[6] # !W1_q[7])) & CASCADE(Y31_right_bit[8]);


--J1L14Q is slaveregister:slaveregister_inst|com_tx_data[5]~reg0
--operation mode is normal

J1L14Q_lut_out = GB1_MASTERHWDATA[5];
J1L14Q = DFFE(J1L14Q_lut_out, GLOBAL(DB1_outclock0), , , J1L53);


--E1L84 is com_dac_tx:inst_com_DAC_TX|i~505
--operation mode is normal

E1L84 = J1L14Q & (E1_SRG[6] # J1L813Q) # !J1L14Q & E1_SRG[6] & !J1L813Q;


--E1_SRG[7] is com_dac_tx:inst_com_DAC_TX|SRG[7]
--operation mode is normal

E1_SRG[7]_lut_out = E1_PSK_modulation_old & (E1_addr_cnt[11] & E1L94 # !E1_addr_cnt[11] & E1_SRG[8]) # !E1_PSK_modulation_old & E1L94;
E1_SRG[7] = DFFE(E1_SRG[7]_lut_out, GLOBAL(DB1_outclock0), , , !H1L4Q);


--W2_q[2] is com_dac_tx:inst_com_DAC_TX|sinerom:inst_sine|lpm_rom:lpm_rom_component|altrom:srom|q[2]
W2_q[2]_write_address = WR_ADDR(E1_addr_cnt[4], E1_addr_cnt[5], E1_addr_cnt[6], E1_addr_cnt[7], E1_addr_cnt[8], E1_addr_cnt[9], E1_addr_cnt[10], A1L801);
W2_q[2]_read_address = RD_ADDR(E1_addr_cnt[4], E1_addr_cnt[5], E1_addr_cnt[6], E1_addr_cnt[7], E1_addr_cnt[8], E1_addr_cnt[9], E1_addr_cnt[10], A1L801);
W2_q[2] = MEMORY_SEGMENT(, , , , , , , , , W2_q[2]_write_address, W2_q[2]_read_address);


--BB1L3 is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|norm_num[2]~29
--operation mode is normal

BB1L3 = W2_q[7] $ W2_q[2];


--CB1_StageOut[6][0] is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|StageOut[6][0]
--operation mode is normal

CB1_StageOut[6][0] = U74L81 & (E1L04 & !BB1L3 # !E1L04 & !U74_cs_buffer[0]) # !U74L81 & !BB1L3;


--CB1_StageOut[7][1] is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|StageOut[7][1]
--operation mode is normal

CB1_StageOut[7][1] = U05_cs_buffer[1] & (CB1_StageOut[6][0] # U05L02) # !U05_cs_buffer[1] & CB1_StageOut[6][0] & !U05L02;


--N1L671 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668_rtl_644~277
--operation mode is normal

N1L671 = N1L692 & (N1L961 # S4L2 $ !N1_Icalc[31]) # !N1L692 & N1L961 & (S4L2 $ N1_Icalc[31]);


--N1L802 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668_rtl_644~597
--operation mode is normal

N1L802 = D1_I[29] & (N1_Qcalc[29] # N1_start_local) # !D1_I[29] & N1_Qcalc[29] & !N1_start_local;


--N1_Qcalc[28] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Qcalc[28]
--operation mode is normal

N1_Qcalc[28]_lut_out = N1L771 & (N1L902 # !N1L194) # !N1L771 & N1L902 & N1L194;
N1_Qcalc[28] = DFFE(N1_Qcalc[28]_lut_out, GLOBAL(DB1_outclock1), , , !H1L4Q);


--N1L301 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|\IQdivider:Q4[28]~13
--operation mode is normal

N1L301 = !M2_q[1] & (M2_q[0] & N1_Qcalc[29] # !M2_q[0] & N1_Qcalc[28]);


--N1L401 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|\IQdivider:Q4[28]~23
--operation mode is normal

N1L401 = M2_q[1] & (M2_q[0] & S4L2 # !M2_q[0] & N1_Qcalc[30]);


--S1_datab_node[28] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_0|addcore:adder|datab_node[28]
--operation mode is normal

S1_datab_node[28] = N1L085 & (S4L2 $ (N1L301 # N1L401));


--U3_cs_buffer[26] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_0|addcore:adder|a_csnbuffer:result_node|cs_buffer[26]
--operation mode is arithmetic

U3_cs_buffer[26] = S1_datab_node[26] $ N1_Icalc[26] $ !U3_cout[25];

--U3_cout[26] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_0|addcore:adder|a_csnbuffer:result_node|cout[26]
--operation mode is arithmetic

U3_cout[26] = CARRY(S1_datab_node[26] & (N1_Icalc[26] # !U3_cout[25]) # !S1_datab_node[26] & N1_Icalc[26] & !U3_cout[25]);


--N1_Icalc[27] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Icalc[27]
--operation mode is normal

N1_Icalc[27]_lut_out = N1L364 & (N1L134 # !N1L194) # !N1L364 & N1L134 & N1L194;
N1_Icalc[27] = DFFE(N1_Icalc[27]_lut_out, GLOBAL(DB1_outclock1), , , !H1L4Q);


--N1L264 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|I~1799
--operation mode is normal

N1L264 = U6_cs_buffer[28] & (U3_cs_buffer[28] # N1_Icalc[31]) # !U6_cs_buffer[28] & U3_cs_buffer[28] & !N1_Icalc[31];


--N1L034 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|I~1479
--operation mode is normal

N1L034 = D1_Q[28] & (N1_Icalc[28] # N1_start_local) # !D1_Q[28] & N1_Icalc[28] & !N1_start_local;


--U6_cs_buffer[26] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_2|addcore:adder|a_csnbuffer:result_node|cs_buffer[26]
--operation mode is arithmetic

U6_cs_buffer[26] = N1_Icalc[26] $ S1_datab_node[26] $ U6_cout[25];

--U6_cout[26] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_2|addcore:adder|a_csnbuffer:result_node|cout[26]
--operation mode is arithmetic

U6_cout[26] = CARRY(N1_Icalc[26] & (!U6_cout[25] # !S1_datab_node[26]) # !N1_Icalc[26] & !S1_datab_node[26] & !U6_cout[25]);


--N1L74 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|\IQdivider:I4[28]~13
--operation mode is normal

N1L74 = !M2_q[1] & (M2_q[0] & N1_Icalc[29] # !M2_q[0] & N1_Icalc[28]);


--N1L84 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|\IQdivider:I4[28]~23
--operation mode is normal

N1L84 = M2_q[1] & (M2_q[0] & N1_Icalc[31] # !M2_q[0] & N1_Icalc[30]);


--N1L804 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Idiv[28]~12
--operation mode is normal

N1L804 = N1L085 & (N1L74 # N1L84) # !N1L085 & N1_Icalc[31];


--J1L24Q is slaveregister:slaveregister_inst|com_tx_data[6]~reg0
--operation mode is normal

J1L24Q_lut_out = GB1_MASTERHWDATA[6];
J1L24Q = DFFE(J1L24Q_lut_out, GLOBAL(DB1_outclock0), , , J1L53);


--E1L94 is com_dac_tx:inst_com_DAC_TX|i~515
--operation mode is normal

E1L94 = J1L24Q & (E1_SRG[7] # J1L813Q) # !J1L24Q & E1_SRG[7] & !J1L813Q;


--E1_SRG[8] is com_dac_tx:inst_com_DAC_TX|SRG[8]
--operation mode is normal

E1_SRG[8]_lut_out = E1_PSK_modulation_old & (E1_addr_cnt[11] & E1L05 # !E1_addr_cnt[11] & E1_SRG[9]) # !E1_PSK_modulation_old & E1L05;
E1_SRG[8] = DFFE(E1_SRG[8]_lut_out, GLOBAL(DB1_outclock0), , , !H1L4Q);


--W2_q[1] is com_dac_tx:inst_com_DAC_TX|sinerom:inst_sine|lpm_rom:lpm_rom_component|altrom:srom|q[1]
W2_q[1]_write_address = WR_ADDR(E1_addr_cnt[4], E1_addr_cnt[5], E1_addr_cnt[6], E1_addr_cnt[7], E1_addr_cnt[8], E1_addr_cnt[9], E1_addr_cnt[10], A1L801);
W2_q[1]_read_address = RD_ADDR(E1_addr_cnt[4], E1_addr_cnt[5], E1_addr_cnt[6], E1_addr_cnt[7], E1_addr_cnt[8], E1_addr_cnt[9], E1_addr_cnt[10], A1L801);
W2_q[1] = MEMORY_SEGMENT(, , , , , , , , , W2_q[1]_write_address, W2_q[1]_read_address);


--BB1L2 is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|norm_num[1]~30
--operation mode is normal

BB1L2 = W2_q[7] $ W2_q[1];


--CB1_StageOut[7][0] is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|StageOut[7][0]
--operation mode is normal

CB1_StageOut[7][0] = U05L02 & !U05_cs_buffer[0] # !U05L02 & !BB1L2;


--N1L771 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668_rtl_644~287
--operation mode is normal

N1L771 = N1L492 & (N1L761 # S4L2 $ !N1_Icalc[31]) # !N1L492 & N1L761 & (S4L2 $ N1_Icalc[31]);


--N1L902 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668_rtl_644~607
--operation mode is normal

N1L902 = D1_I[28] & (N1_Qcalc[28] # N1_start_local) # !D1_I[28] & N1_Qcalc[28] & !N1_start_local;


--N1L101 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|\IQdivider:Q4[27]~0
--operation mode is normal

N1L101 = M2_q[1] & (M2_q[0] & N1_Qcalc[30] # !M2_q[0] & N1_Qcalc[29]);


--N1_Qcalc[27] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Qcalc[27]
--operation mode is normal

N1_Qcalc[27]_lut_out = N1L871 & (N1L012 # !N1L194) # !N1L871 & N1L012 & N1L194;
N1_Qcalc[27] = DFFE(N1_Qcalc[27]_lut_out, GLOBAL(DB1_outclock1), , , !H1L4Q);


--N1L201 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|\IQdivider:Q4[27]~11
--operation mode is normal

N1L201 = !M2_q[1] & (M2_q[0] & N1_Qcalc[28] # !M2_q[0] & N1_Qcalc[27]);


--S1_datab_node[27] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_0|addcore:adder|datab_node[27]
--operation mode is normal

S1_datab_node[27] = N1L085 & (S4L2 $ (N1L101 # N1L201));


--U3_cs_buffer[25] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_0|addcore:adder|a_csnbuffer:result_node|cs_buffer[25]
--operation mode is arithmetic

U3_cs_buffer[25] = S1_datab_node[25] $ N1_Icalc[25] $ U3_cout[24];

--U3_cout[25] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_0|addcore:adder|a_csnbuffer:result_node|cout[25]
--operation mode is arithmetic

U3_cout[25] = CARRY(S1_datab_node[25] & !N1_Icalc[25] & !U3_cout[24] # !S1_datab_node[25] & (!U3_cout[24] # !N1_Icalc[25]));


--N1_Icalc[26] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Icalc[26]
--operation mode is normal

N1_Icalc[26]_lut_out = N1L464 & (N1L234 # !N1L194) # !N1L464 & N1L234 & N1L194;
N1_Icalc[26] = DFFE(N1_Icalc[26]_lut_out, GLOBAL(DB1_outclock1), , , !H1L4Q);


--N1L364 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|I~1809
--operation mode is normal

N1L364 = U6_cs_buffer[27] & (U3_cs_buffer[27] # N1_Icalc[31]) # !U6_cs_buffer[27] & U3_cs_buffer[27] & !N1_Icalc[31];


--N1L134 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|I~1489
--operation mode is normal

N1L134 = D1_Q[27] & (N1_Icalc[27] # N1_start_local) # !D1_Q[27] & N1_Icalc[27] & !N1_start_local;


--U6_cs_buffer[25] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_2|addcore:adder|a_csnbuffer:result_node|cs_buffer[25]
--operation mode is arithmetic

U6_cs_buffer[25] = N1_Icalc[25] $ S1_datab_node[25] $ !U6_cout[24];

--U6_cout[25] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_2|addcore:adder|a_csnbuffer:result_node|cout[25]
--operation mode is arithmetic

U6_cout[25] = CARRY(N1_Icalc[25] & S1_datab_node[25] & !U6_cout[24] # !N1_Icalc[25] & (S1_datab_node[25] # !U6_cout[24]));


--N1L54 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|\IQdivider:I4[27]~0
--operation mode is normal

N1L54 = M2_q[1] & (M2_q[0] & N1_Icalc[30] # !M2_q[0] & N1_Icalc[29]);


--N1L64 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|\IQdivider:I4[27]~11
--operation mode is normal

N1L64 = !M2_q[1] & (M2_q[0] & N1_Icalc[28] # !M2_q[0] & N1_Icalc[27]);


--N1L704 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Idiv[27]~15
--operation mode is normal

N1L704 = N1L085 & (N1L54 # N1L64) # !N1L085 & N1_Icalc[31];


--J1L34Q is slaveregister:slaveregister_inst|com_tx_data[7]~reg0
--operation mode is normal

J1L34Q_lut_out = GB1_MASTERHWDATA[7];
J1L34Q = DFFE(J1L34Q_lut_out, GLOBAL(DB1_outclock0), , , J1L53);


--E1L05 is com_dac_tx:inst_com_DAC_TX|i~525
--operation mode is normal

E1L05 = J1L34Q & (E1_SRG[8] # J1L813Q) # !J1L34Q & E1_SRG[8] & !J1L813Q;


--E1_SRG[9] is com_dac_tx:inst_com_DAC_TX|SRG[9]
--operation mode is normal

E1_SRG[9]_lut_out = E1_PSK_modulation_old & (E1_addr_cnt[11] & E1L15 # !E1_addr_cnt[11] & E1_SRG[10]) # !E1_PSK_modulation_old & E1L15;
E1_SRG[9] = DFFE(E1_SRG[9]_lut_out, GLOBAL(DB1_outclock0), , , !H1L4Q);


--W2_q[0] is com_dac_tx:inst_com_DAC_TX|sinerom:inst_sine|lpm_rom:lpm_rom_component|altrom:srom|q[0]
W2_q[0]_write_address = WR_ADDR(E1_addr_cnt[4], E1_addr_cnt[5], E1_addr_cnt[6], E1_addr_cnt[7], E1_addr_cnt[8], E1_addr_cnt[9], E1_addr_cnt[10], A1L801);
W2_q[0]_read_address = RD_ADDR(E1_addr_cnt[4], E1_addr_cnt[5], E1_addr_cnt[6], E1_addr_cnt[7], E1_addr_cnt[8], E1_addr_cnt[9], E1_addr_cnt[10], A1L801);
W2_q[0] = MEMORY_SEGMENT(, , , , , , , , , W2_q[0]_write_address, W2_q[0]_read_address);


--BB1L1 is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|norm_num[0]~31
--operation mode is normal

BB1L1 = W2_q[7] $ W2_q[0];


--N1L871 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668_rtl_644~297
--operation mode is normal

N1L871 = N1L292 & (N1L561 # S4L2 $ !N1_Icalc[31]) # !N1L292 & N1L561 & (S4L2 $ N1_Icalc[31]);


--N1L012 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668_rtl_644~617
--operation mode is normal

N1L012 = D1_I[27] & (N1_Qcalc[27] # N1_start_local) # !D1_I[27] & N1_Qcalc[27] & !N1_start_local;


--N1L901 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|\IQdivider:Q16[26]~23
--operation mode is normal

N1L901 = M2_q[0] & S4L2 # !M2_q[0] & (M2_q[1] & S4L2 # !M2_q[1] & N1_Qcalc[30]);


--N1L89 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|\IQdivider:Q4[26]~13
--operation mode is normal

N1L89 = M2_q[1] & (M2_q[0] & N1_Qcalc[29] # !M2_q[0] & N1_Qcalc[28]);


--N1_Qcalc[26] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Qcalc[26]
--operation mode is normal

N1_Qcalc[26]_lut_out = N1L971 & (N1L112 # !N1L194) # !N1L971 & N1L112 & N1L194;
N1_Qcalc[26] = DFFE(N1_Qcalc[26]_lut_out, GLOBAL(DB1_outclock1), , , !H1L4Q);


--N1L001 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|\IQdivider:Q4[26]~23
--operation mode is normal

N1L001 = !M2_q[1] & (M2_q[0] & N1_Qcalc[27] # !M2_q[0] & N1_Qcalc[26]);


--N1L801 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|\IQdivider:Q16[26]~12
--operation mode is normal

N1L801 = M2_q[2] & N1L901 # !M2_q[2] & (N1L89 # N1L001);


--S1_datab_node[26] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_0|addcore:adder|datab_node[26]
--operation mode is normal

S1_datab_node[26] = !M2_q[3] & (N1L801 $ S4L2);


--U3_cs_buffer[24] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_0|addcore:adder|a_csnbuffer:result_node|cs_buffer[24]
--operation mode is arithmetic

U3_cs_buffer[24] = S1_datab_node[24] $ N1_Icalc[24] $ !U3_cout[23];

--U3_cout[24] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_0|addcore:adder|a_csnbuffer:result_node|cout[24]
--operation mode is arithmetic

U3_cout[24] = CARRY(S1_datab_node[24] & (N1_Icalc[24] # !U3_cout[23]) # !S1_datab_node[24] & N1_Icalc[24] & !U3_cout[23]);


--N1_Icalc[25] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Icalc[25]
--operation mode is normal

N1_Icalc[25]_lut_out = N1L564 & (N1L334 # !N1L194) # !N1L564 & N1L334 & N1L194;
N1_Icalc[25] = DFFE(N1_Icalc[25]_lut_out, GLOBAL(DB1_outclock1), , , !H1L4Q);


--N1L464 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|I~1819
--operation mode is normal

N1L464 = U6_cs_buffer[26] & (U3_cs_buffer[26] # N1_Icalc[31]) # !U6_cs_buffer[26] & U3_cs_buffer[26] & !N1_Icalc[31];


--N1L234 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|I~1499
--operation mode is normal

N1L234 = D1_Q[26] & (N1_Icalc[26] # N1_start_local) # !D1_Q[26] & N1_Icalc[26] & !N1_start_local;


--U6_cs_buffer[24] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_2|addcore:adder|a_csnbuffer:result_node|cs_buffer[24]
--operation mode is arithmetic

U6_cs_buffer[24] = N1_Icalc[24] $ S1_datab_node[24] $ U6_cout[23];

--U6_cout[24] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_2|addcore:adder|a_csnbuffer:result_node|cout[24]
--operation mode is arithmetic

U6_cout[24] = CARRY(N1_Icalc[24] & (!U6_cout[23] # !S1_datab_node[24]) # !N1_Icalc[24] & !S1_datab_node[24] & !U6_cout[23]);


--N1L15 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|\IQdivider:I16[26]~15
--operation mode is normal

N1L15 = M2_q[0] & N1_Icalc[31] # !M2_q[0] & (M2_q[1] & N1_Icalc[31] # !M2_q[1] & N1_Icalc[30]);


--N1L24 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|\IQdivider:I4[26]~13
--operation mode is normal

N1L24 = M2_q[1] & (M2_q[0] & N1_Icalc[29] # !M2_q[0] & N1_Icalc[28]);


--N1L44 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|\IQdivider:I4[26]~23
--operation mode is normal

N1L44 = !M2_q[1] & (M2_q[0] & N1_Icalc[27] # !M2_q[0] & N1_Icalc[26]);


--N1L25 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|\IQdivider:I16[26]~20
--operation mode is normal

N1L25 = M2_q[2] & N1L15 # !M2_q[2] & (N1L24 # N1L44);


--N1L604 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Idiv[26]~18
--operation mode is normal

N1L604 = N1_Icalc[31] & (N1L25 # M2_q[3]) # !N1_Icalc[31] & N1L25 & !M2_q[3];


--J1L44Q is slaveregister:slaveregister_inst|com_tx_data[8]~reg0
--operation mode is normal

J1L44Q_lut_out = GB1_MASTERHWDATA[8];
J1L44Q = DFFE(J1L44Q_lut_out, GLOBAL(DB1_outclock0), , , J1L53);


--E1L15 is com_dac_tx:inst_com_DAC_TX|i~535
--operation mode is normal

E1L15 = J1L44Q & (E1_SRG[9] # J1L813Q) # !J1L44Q & E1_SRG[9] & !J1L813Q;


--E1_SRG[10] is com_dac_tx:inst_com_DAC_TX|SRG[10]
--operation mode is normal

E1_SRG[10]_lut_out = E1_PSK_modulation_old & (E1_addr_cnt[11] & E1L25 # !E1_addr_cnt[11] & E1_SRG[11]) # !E1_PSK_modulation_old & E1L25;
E1_SRG[10] = DFFE(E1_SRG[10]_lut_out, GLOBAL(DB1_outclock0), , , !H1L4Q);


--N1L971 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668_rtl_644~307
--operation mode is normal

N1L971 = N1L092 & (N1L361 # S4L2 $ !N1_Icalc[31]) # !N1L092 & N1L361 & (S4L2 $ N1_Icalc[31]);


--N1L112 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668_rtl_644~627
--operation mode is normal

N1L112 = D1_I[26] & (N1_Qcalc[26] # N1_start_local) # !D1_I[26] & N1_Qcalc[26] & !N1_start_local;


--N1L49 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|\IQdivider:Q4[25]~7
--operation mode is normal

N1L49 = N1_Qcalc[28] & (N1_Qcalc[27] # M2_q[0]) # !N1_Qcalc[28] & N1_Qcalc[27] & !M2_q[0];


--N1_Qcalc[25] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Qcalc[25]
--operation mode is normal

N1_Qcalc[25]_lut_out = N1L081 & (N1L212 # !N1L194) # !N1L081 & N1L212 & N1L194;
N1_Qcalc[25] = DFFE(N1_Qcalc[25]_lut_out, GLOBAL(DB1_outclock1), , , !H1L4Q);


--N1L59 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|\IQdivider:Q4[25]~17
--operation mode is normal

N1L59 = N1_Qcalc[26] & (N1_Qcalc[25] # M2_q[0]) # !N1_Qcalc[26] & N1_Qcalc[25] & !M2_q[0];


--N1L501 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|\IQdivider:Q16[25]~1
--operation mode is normal

N1L501 = !M2_q[2] & (M2_q[1] & N1L49 # !M2_q[1] & N1L59);


--N1L701 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|\IQdivider:Q16[25]~11
--operation mode is normal

N1L701 = M2_q[2] & (M2_q[1] & S4L2 # !M2_q[1] & N1L35);


--S1_datab_node[25] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_0|addcore:adder|datab_node[25]
--operation mode is normal

S1_datab_node[25] = !M2_q[3] & (S4L2 $ (N1L501 # N1L701));


--U3_cs_buffer[23] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_0|addcore:adder|a_csnbuffer:result_node|cs_buffer[23]
--operation mode is arithmetic

U3_cs_buffer[23] = S1_datab_node[23] $ N1_Icalc[23] $ U3_cout[22];

--U3_cout[23] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_0|addcore:adder|a_csnbuffer:result_node|cout[23]
--operation mode is arithmetic

U3_cout[23] = CARRY(S1_datab_node[23] & !N1_Icalc[23] & !U3_cout[22] # !S1_datab_node[23] & (!U3_cout[22] # !N1_Icalc[23]));


--N1_Icalc[24] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Icalc[24]
--operation mode is normal

N1_Icalc[24]_lut_out = N1L664 & (N1L434 # !N1L194) # !N1L664 & N1L434 & N1L194;
N1_Icalc[24] = DFFE(N1_Icalc[24]_lut_out, GLOBAL(DB1_outclock1), , , !H1L4Q);


--N1L564 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|I~1829
--operation mode is normal

N1L564 = U6_cs_buffer[25] & (U3_cs_buffer[25] # N1_Icalc[31]) # !U6_cs_buffer[25] & U3_cs_buffer[25] & !N1_Icalc[31];


--N1L334 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|I~1509
--operation mode is normal

N1L334 = D1_Q[25] & (N1_Icalc[25] # N1_start_local) # !D1_Q[25] & N1_Icalc[25] & !N1_start_local;


--U6_cs_buffer[23] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_2|addcore:adder|a_csnbuffer:result_node|cs_buffer[23]
--operation mode is arithmetic

U6_cs_buffer[23] = N1_Icalc[23] $ S1_datab_node[23] $ !U6_cout[22];

--U6_cout[23] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_2|addcore:adder|a_csnbuffer:result_node|cout[23]
--operation mode is arithmetic

U6_cout[23] = CARRY(N1_Icalc[23] & S1_datab_node[23] & !U6_cout[22] # !N1_Icalc[23] & (S1_datab_node[23] # !U6_cout[22]));


--N1L93 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|\IQdivider:I4[25]~7
--operation mode is normal

N1L93 = N1_Icalc[28] & (N1_Icalc[27] # M2_q[0]) # !N1_Icalc[28] & N1_Icalc[27] & !M2_q[0];


--N1L04 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|\IQdivider:I4[25]~17
--operation mode is normal

N1L04 = N1_Icalc[26] & (N1_Icalc[25] # M2_q[0]) # !N1_Icalc[26] & N1_Icalc[25] & !M2_q[0];


--N1L94 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|\IQdivider:I16[25]~1
--operation mode is normal

N1L94 = !M2_q[2] & (M2_q[1] & N1L93 # !M2_q[1] & N1L04);


--N1L05 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|\IQdivider:I16[25]~11
--operation mode is normal

N1L05 = M2_q[2] & (M2_q[1] & N1_Icalc[31] # !M2_q[1] & N1L1);


--N1L504 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Idiv[25]~21
--operation mode is normal

N1L504 = M2_q[3] & N1_Icalc[31] # !M2_q[3] & (N1L94 # N1L05);


--J1L54Q is slaveregister:slaveregister_inst|com_tx_data[9]~reg0
--operation mode is normal

J1L54Q_lut_out = GB1_MASTERHWDATA[9];
J1L54Q = DFFE(J1L54Q_lut_out, GLOBAL(DB1_outclock0), , , J1L53);


--E1L25 is com_dac_tx:inst_com_DAC_TX|i~545
--operation mode is normal

E1L25 = J1L54Q & (E1_SRG[10] # J1L813Q) # !J1L54Q & E1_SRG[10] & !J1L813Q;


--E1_SRG[11] is com_dac_tx:inst_com_DAC_TX|SRG[11]
--operation mode is normal

E1_SRG[11]_lut_out = E1_PSK_modulation_old & (E1_addr_cnt[11] & E1L35 # !E1_addr_cnt[11] & E1_SRG[12]) # !E1_PSK_modulation_old & E1L35;
E1_SRG[11] = DFFE(E1_SRG[11]_lut_out, GLOBAL(DB1_outclock0), , , !H1L4Q);


--N1L081 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668_rtl_644~317
--operation mode is normal

N1L081 = N1L882 & (N1L161 # S4L2 $ !N1_Icalc[31]) # !N1L882 & N1L161 & (S4L2 $ N1_Icalc[31]);


--N1L212 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668_rtl_644~637
--operation mode is normal

N1L212 = D1_I[25] & (N1_Qcalc[25] # N1_start_local) # !D1_I[25] & N1_Qcalc[25] & !N1_start_local;


--N1L79 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|\IQdivider:Q4[26]~7
--operation mode is normal

N1L79 = N1_Qcalc[29] & (N1_Qcalc[28] # M2_q[0]) # !N1_Qcalc[29] & N1_Qcalc[28] & !M2_q[0];


--N1L875 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Qdiv[24]~264
--operation mode is normal

N1L875 = M2_q[2] & (N1L401 # N1L79 & !M2_q[1]);


--N1L99 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|\IQdivider:Q4[26]~17
--operation mode is normal

N1L99 = N1_Qcalc[27] & (N1_Qcalc[26] # M2_q[0]) # !N1_Qcalc[27] & N1_Qcalc[26] & !M2_q[0];


--N1_Qcalc[24] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Qcalc[24]
--operation mode is normal

N1_Qcalc[24]_lut_out = N1L181 & (N1L312 # !N1L194) # !N1L181 & N1L312 & N1L194;
N1_Qcalc[24] = DFFE(N1_Qcalc[24]_lut_out, GLOBAL(DB1_outclock1), , , !H1L4Q);


--N1L29 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|\IQdivider:Q4[24]~17
--operation mode is normal

N1L29 = N1_Qcalc[25] & (N1_Qcalc[24] # M2_q[0]) # !N1_Qcalc[25] & N1_Qcalc[24] & !M2_q[0];


--N1L975 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Qdiv[24]~265
--operation mode is normal

N1L975 = !M2_q[2] & (M2_q[1] & N1L99 # !M2_q[1] & N1L29);


--S1_datab_node[24] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_0|addcore:adder|datab_node[24]
--operation mode is normal

S1_datab_node[24] = !M2_q[3] & (S4L2 $ (N1L875 # N1L975));


--U3_cs_buffer[22] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_0|addcore:adder|a_csnbuffer:result_node|cs_buffer[22]
--operation mode is arithmetic

U3_cs_buffer[22] = S1_datab_node[22] $ N1_Icalc[22] $ !U3_cout[21];

--U3_cout[22] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_0|addcore:adder|a_csnbuffer:result_node|cout[22]
--operation mode is arithmetic

U3_cout[22] = CARRY(S1_datab_node[22] & (N1_Icalc[22] # !U3_cout[21]) # !S1_datab_node[22] & N1_Icalc[22] & !U3_cout[21]);


--N1_Icalc[23] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Icalc[23]
--operation mode is normal

N1_Icalc[23]_lut_out = N1L764 & (N1L534 # !N1L194) # !N1L764 & N1L534 & N1L194;
N1_Icalc[23] = DFFE(N1_Icalc[23]_lut_out, GLOBAL(DB1_outclock1), , , !H1L4Q);


--N1L664 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|I~1839
--operation mode is normal

N1L664 = U6_cs_buffer[24] & (U3_cs_buffer[24] # N1_Icalc[31]) # !U6_cs_buffer[24] & U3_cs_buffer[24] & !N1_Icalc[31];


--N1L434 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|I~1519
--operation mode is normal

N1L434 = D1_Q[24] & (N1_Icalc[24] # N1_start_local) # !D1_Q[24] & N1_Icalc[24] & !N1_start_local;


--U6_cs_buffer[22] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_2|addcore:adder|a_csnbuffer:result_node|cs_buffer[22]
--operation mode is arithmetic

U6_cs_buffer[22] = N1_Icalc[22] $ S1_datab_node[22] $ U6_cout[21];

--U6_cout[22] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_2|addcore:adder|a_csnbuffer:result_node|cout[22]
--operation mode is arithmetic

U6_cout[22] = CARRY(N1_Icalc[22] & (!U6_cout[21] # !S1_datab_node[22]) # !N1_Icalc[22] & !S1_datab_node[22] & !U6_cout[21]);


--N1L14 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|\IQdivider:I4[26]~7
--operation mode is normal

N1L14 = N1_Icalc[29] & (N1_Icalc[28] # M2_q[0]) # !N1_Icalc[29] & N1_Icalc[28] & !M2_q[0];


--N1L204 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Idiv[24]~251
--operation mode is normal

N1L204 = M2_q[2] & (N1L84 # N1L14 & !M2_q[1]);


--N1L34 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|\IQdivider:I4[26]~17
--operation mode is normal

N1L34 = N1_Icalc[27] & (N1_Icalc[26] # M2_q[0]) # !N1_Icalc[27] & N1_Icalc[26] & !M2_q[0];


--N1L83 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|\IQdivider:I4[24]~17
--operation mode is normal

N1L83 = N1_Icalc[25] & (N1_Icalc[24] # M2_q[0]) # !N1_Icalc[25] & N1_Icalc[24] & !M2_q[0];


--N1L304 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Idiv[24]~252
--operation mode is normal

N1L304 = !M2_q[2] & (M2_q[1] & N1L34 # !M2_q[1] & N1L83);


--N1L404 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Idiv[24]~255
--operation mode is normal

N1L404 = M2_q[3] & N1_Icalc[31] # !M2_q[3] & (N1L204 # N1L304);


--J1L64Q is slaveregister:slaveregister_inst|com_tx_data[10]~reg0
--operation mode is normal

J1L64Q_lut_out = GB1_MASTERHWDATA[10];
J1L64Q = DFFE(J1L64Q_lut_out, GLOBAL(DB1_outclock0), , , J1L53);


--E1L35 is com_dac_tx:inst_com_DAC_TX|i~555
--operation mode is normal

E1L35 = J1L64Q & (E1_SRG[11] # J1L813Q) # !J1L64Q & E1_SRG[11] & !J1L813Q;


--E1_SRG[12] is com_dac_tx:inst_com_DAC_TX|SRG[12]
--operation mode is normal

E1_SRG[12]_lut_out = E1_PSK_modulation_old & (E1_addr_cnt[11] & E1L45 # !E1_addr_cnt[11] & E1_SRG[13]) # !E1_PSK_modulation_old & E1L45;
E1_SRG[12] = DFFE(E1_SRG[12]_lut_out, GLOBAL(DB1_outclock0), , , !H1L4Q);


--N1L181 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668_rtl_644~327
--operation mode is normal

N1L181 = N1L682 & (N1L951 # S4L2 $ !N1_Icalc[31]) # !N1L682 & N1L951 & (S4L2 $ N1_Icalc[31]);


--N1L312 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668_rtl_644~647
--operation mode is normal

N1L312 = D1_I[24] & (N1_Qcalc[24] # N1_start_local) # !D1_I[24] & N1_Qcalc[24] & !N1_start_local;


--N1L675 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Qdiv[23]~274
--operation mode is normal

N1L675 = M2_q[2] & (N1L201 # N1L35 & M2_q[1]);


--N1_Qcalc[23] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Qcalc[23]
--operation mode is normal

N1_Qcalc[23]_lut_out = N1L281 & (N1L412 # !N1L194) # !N1L281 & N1L412 & N1L194;
N1_Qcalc[23] = DFFE(N1_Qcalc[23]_lut_out, GLOBAL(DB1_outclock1), , , !H1L4Q);


--N1L09 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|\IQdivider:Q4[23]~17
--operation mode is normal

N1L09 = N1_Qcalc[24] & (N1_Qcalc[23] # M2_q[0]) # !N1_Qcalc[24] & N1_Qcalc[23] & !M2_q[0];


--N1L775 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Qdiv[23]~275
--operation mode is normal

N1L775 = !M2_q[2] & (M2_q[1] & N1L59 # !M2_q[1] & N1L09);


--S1_datab_node[23] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_0|addcore:adder|datab_node[23]
--operation mode is normal

S1_datab_node[23] = !M2_q[3] & (S4L2 $ (N1L675 # N1L775));


--U3_cs_buffer[21] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_0|addcore:adder|a_csnbuffer:result_node|cs_buffer[21]
--operation mode is arithmetic

U3_cs_buffer[21] = S1_datab_node[21] $ N1_Icalc[21] $ U3_cout[20];

--U3_cout[21] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_0|addcore:adder|a_csnbuffer:result_node|cout[21]
--operation mode is arithmetic

U3_cout[21] = CARRY(S1_datab_node[21] & !N1_Icalc[21] & !U3_cout[20] # !S1_datab_node[21] & (!U3_cout[20] # !N1_Icalc[21]));


--N1_Icalc[22] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Icalc[22]
--operation mode is normal

N1_Icalc[22]_lut_out = N1L864 & (N1L634 # !N1L194) # !N1L864 & N1L634 & N1L194;
N1_Icalc[22] = DFFE(N1_Icalc[22]_lut_out, GLOBAL(DB1_outclock1), , , !H1L4Q);


--N1L764 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|I~1849
--operation mode is normal

N1L764 = U6_cs_buffer[23] & (U3_cs_buffer[23] # N1_Icalc[31]) # !U6_cs_buffer[23] & U3_cs_buffer[23] & !N1_Icalc[31];


--N1L534 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|I~1529
--operation mode is normal

N1L534 = D1_Q[23] & (N1_Icalc[23] # N1_start_local) # !D1_Q[23] & N1_Icalc[23] & !N1_start_local;


--U6_cs_buffer[21] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_2|addcore:adder|a_csnbuffer:result_node|cs_buffer[21]
--operation mode is arithmetic

U6_cs_buffer[21] = N1_Icalc[21] $ S1_datab_node[21] $ !U6_cout[20];

--U6_cout[21] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_2|addcore:adder|a_csnbuffer:result_node|cout[21]
--operation mode is arithmetic

U6_cout[21] = CARRY(N1_Icalc[21] & S1_datab_node[21] & !U6_cout[20] # !N1_Icalc[21] & (S1_datab_node[21] # !U6_cout[20]));


--N1L993 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Idiv[23]~261
--operation mode is normal

N1L993 = M2_q[2] & (N1L64 # N1L1 & M2_q[1]);


--N1L73 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|\IQdivider:I4[23]~17
--operation mode is normal

N1L73 = N1_Icalc[24] & (N1_Icalc[23] # M2_q[0]) # !N1_Icalc[24] & N1_Icalc[23] & !M2_q[0];


--N1L004 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Idiv[23]~262
--operation mode is normal

N1L004 = !M2_q[2] & (M2_q[1] & N1L04 # !M2_q[1] & N1L73);


--N1L104 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Idiv[23]~265
--operation mode is normal

N1L104 = M2_q[3] & N1_Icalc[31] # !M2_q[3] & (N1L993 # N1L004);


--J1L74Q is slaveregister:slaveregister_inst|com_tx_data[11]~reg0
--operation mode is normal

J1L74Q_lut_out = GB1_MASTERHWDATA[11];
J1L74Q = DFFE(J1L74Q_lut_out, GLOBAL(DB1_outclock0), , , J1L53);


--E1L45 is com_dac_tx:inst_com_DAC_TX|i~565
--operation mode is normal

E1L45 = J1L74Q & (E1_SRG[12] # J1L813Q) # !J1L74Q & E1_SRG[12] & !J1L813Q;


--E1_SRG[13] is com_dac_tx:inst_com_DAC_TX|SRG[13]
--operation mode is normal

E1_SRG[13]_lut_out = E1_PSK_modulation_old & (E1_addr_cnt[11] & E1L55 # !E1_addr_cnt[11] & E1_SRG[14]) # !E1_PSK_modulation_old & E1L55;
E1_SRG[13] = DFFE(E1_SRG[13]_lut_out, GLOBAL(DB1_outclock0), , , !H1L4Q);


--N1L281 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668_rtl_644~337
--operation mode is normal

N1L281 = N1L482 & (N1L751 # S4L2 $ !N1_Icalc[31]) # !N1L482 & N1L751 & (S4L2 $ N1_Icalc[31]);


--N1L412 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668_rtl_644~657
--operation mode is normal

N1L412 = D1_I[23] & (N1_Qcalc[23] # N1_start_local) # !D1_I[23] & N1_Qcalc[23] & !N1_start_local;


--N1_Qcalc[22] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Qcalc[22]
--operation mode is normal

N1_Qcalc[22]_lut_out = N1L381 & (N1L512 # !N1L194) # !N1L381 & N1L512 & N1L194;
N1_Qcalc[22] = DFFE(N1_Qcalc[22]_lut_out, GLOBAL(DB1_outclock1), , , !H1L4Q);


--N1L88 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|\IQdivider:Q4[22]~17
--operation mode is normal

N1L88 = N1_Qcalc[23] & (N1_Qcalc[22] # M2_q[0]) # !N1_Qcalc[23] & N1_Qcalc[22] & !M2_q[0];


--N1L98 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|\IQdivider:Q4[22]~22
--operation mode is normal

N1L98 = N1L29 & (N1L88 # M2_q[1]) # !N1L29 & N1L88 & !M2_q[1];


--N1L575 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Qdiv[22]~531
--operation mode is normal

N1L575 = M2_q[2] & (N1L89 # N1L001) # !M2_q[2] & N1L98;


--N1L475 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Qdiv[22]~283
--operation mode is normal

N1L475 = N1L294 & (M2_q[0] & S4L2 # !M2_q[0] & N1_Qcalc[30]) # !N1L294 & S4L2;


--S1_datab_node[22] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_0|addcore:adder|datab_node[22]
--operation mode is normal

S1_datab_node[22] = S4L2 $ (M2_q[3] & N1L475 # !M2_q[3] & N1L575);


--U3_cs_buffer[20] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_0|addcore:adder|a_csnbuffer:result_node|cs_buffer[20]
--operation mode is arithmetic

U3_cs_buffer[20] = S1_datab_node[20] $ N1_Icalc[20] $ !U3_cout[19];

--U3_cout[20] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_0|addcore:adder|a_csnbuffer:result_node|cout[20]
--operation mode is arithmetic

U3_cout[20] = CARRY(S1_datab_node[20] & (N1_Icalc[20] # !U3_cout[19]) # !S1_datab_node[20] & N1_Icalc[20] & !U3_cout[19]);


--N1_Icalc[21] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Icalc[21]
--operation mode is normal

N1_Icalc[21]_lut_out = N1L964 & (N1L734 # !N1L194) # !N1L964 & N1L734 & N1L194;
N1_Icalc[21] = DFFE(N1_Icalc[21]_lut_out, GLOBAL(DB1_outclock1), , , !H1L4Q);


--N1L864 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|I~1859
--operation mode is normal

N1L864 = U6_cs_buffer[22] & (U3_cs_buffer[22] # N1_Icalc[31]) # !U6_cs_buffer[22] & U3_cs_buffer[22] & !N1_Icalc[31];


--N1L634 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|I~1539
--operation mode is normal

N1L634 = D1_Q[22] & (N1_Icalc[22] # N1_start_local) # !D1_Q[22] & N1_Icalc[22] & !N1_start_local;


--U6_cs_buffer[20] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_2|addcore:adder|a_csnbuffer:result_node|cs_buffer[20]
--operation mode is arithmetic

U6_cs_buffer[20] = N1_Icalc[20] $ S1_datab_node[20] $ U6_cout[19];

--U6_cout[20] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_2|addcore:adder|a_csnbuffer:result_node|cout[20]
--operation mode is arithmetic

U6_cout[20] = CARRY(N1_Icalc[20] & (!U6_cout[19] # !S1_datab_node[20]) # !N1_Icalc[20] & !S1_datab_node[20] & !U6_cout[19]);


--N1L793 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Idiv[22]~270
--operation mode is normal

N1L793 = N1L294 & (M2_q[0] & N1_Icalc[31] # !M2_q[0] & N1_Icalc[30]) # !N1L294 & N1_Icalc[31];


--N1L573 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Idiv[14]~353
--operation mode is normal

N1L573 = M2_q[2] & (M2_q[1] & N1L14 # !M2_q[1] & N1L34);


--N1L63 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|\IQdivider:I4[22]~17
--operation mode is normal

N1L63 = N1_Icalc[23] & (N1_Icalc[22] # M2_q[0]) # !N1_Icalc[23] & N1_Icalc[22] & !M2_q[0];


--N1L673 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Idiv[14]~354
--operation mode is normal

N1L673 = !M2_q[2] & (M2_q[1] & N1L83 # !M2_q[1] & N1L63);


--N1L893 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Idiv[22]~523
--operation mode is normal

N1L893 = M2_q[3] & N1L793 # !M2_q[3] & (N1L573 # N1L673);


--J1L84Q is slaveregister:slaveregister_inst|com_tx_data[12]~reg0
--operation mode is normal

J1L84Q_lut_out = GB1_MASTERHWDATA[12];
J1L84Q = DFFE(J1L84Q_lut_out, GLOBAL(DB1_outclock0), , , J1L53);


--E1L55 is com_dac_tx:inst_com_DAC_TX|i~575
--operation mode is normal

E1L55 = J1L84Q & (E1_SRG[13] # J1L813Q) # !J1L84Q & E1_SRG[13] & !J1L813Q;


--E1_SRG[14] is com_dac_tx:inst_com_DAC_TX|SRG[14]
--operation mode is normal

E1_SRG[14]_lut_out = E1_PSK_modulation_old & (E1_addr_cnt[11] & E1L65 # !E1_addr_cnt[11] & E1_SRG[15]) # !E1_PSK_modulation_old & E1L65;
E1_SRG[14] = DFFE(E1_SRG[14]_lut_out, GLOBAL(DB1_outclock0), , , !H1L4Q);


--N1L381 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668_rtl_644~347
--operation mode is normal

N1L381 = N1L282 & (N1L551 # S4L2 $ !N1_Icalc[31]) # !N1L282 & N1L551 & (S4L2 $ N1_Icalc[31]);


--N1L512 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668_rtl_644~667
--operation mode is normal

N1L512 = D1_I[22] & (N1_Qcalc[22] # N1_start_local) # !D1_I[22] & N1_Qcalc[22] & !N1_start_local;


--N1L69 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|\IQdivider:Q4[25]~22
--operation mode is normal

N1L69 = N1L49 & (N1L59 # M2_q[1]) # !N1L49 & N1L59 & !M2_q[1];


--N1_Qcalc[21] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Qcalc[21]
--operation mode is normal

N1_Qcalc[21]_lut_out = N1L481 & (N1L612 # !N1L194) # !N1L481 & N1L612 & N1L194;
N1_Qcalc[21] = DFFE(N1_Qcalc[21]_lut_out, GLOBAL(DB1_outclock1), , , !H1L4Q);


--N1L68 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|\IQdivider:Q4[21]~17
--operation mode is normal

N1L68 = N1_Qcalc[22] & (N1_Qcalc[21] # M2_q[0]) # !N1_Qcalc[22] & N1_Qcalc[21] & !M2_q[0];


--N1L78 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|\IQdivider:Q4[21]~22
--operation mode is normal

N1L78 = N1L09 & (N1L68 # M2_q[1]) # !N1L09 & N1L68 & !M2_q[1];


--N1L375 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Qdiv[21]~550
--operation mode is normal

N1L375 = N1L69 & (N1L78 # M2_q[2]) # !N1L69 & N1L78 & !M2_q[2];


--N1L275 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Qdiv[21]~546
--operation mode is normal

N1L275 = M2_q[1] & S4L2 # !M2_q[1] & (M2_q[2] & S4L2 # !M2_q[2] & N1L35);


--S1_datab_node[21] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_0|addcore:adder|datab_node[21]
--operation mode is normal

S1_datab_node[21] = S4L2 $ (M2_q[3] & N1L275 # !M2_q[3] & N1L375);


--U3_cs_buffer[19] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_0|addcore:adder|a_csnbuffer:result_node|cs_buffer[19]
--operation mode is arithmetic

U3_cs_buffer[19] = S1_datab_node[19] $ N1_Icalc[19] $ U3_cout[18];

--U3_cout[19] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_0|addcore:adder|a_csnbuffer:result_node|cout[19]
--operation mode is arithmetic

U3_cout[19] = CARRY(S1_datab_node[19] & !N1_Icalc[19] & !U3_cout[18] # !S1_datab_node[19] & (!U3_cout[18] # !N1_Icalc[19]));


--N1_Icalc[20] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Icalc[20]
--operation mode is normal

N1_Icalc[20]_lut_out = N1L074 & (N1L834 # !N1L194) # !N1L074 & N1L834 & N1L194;
N1_Icalc[20] = DFFE(N1_Icalc[20]_lut_out, GLOBAL(DB1_outclock1), , , !H1L4Q);


--N1L964 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|I~1869
--operation mode is normal

N1L964 = U6_cs_buffer[21] & (U3_cs_buffer[21] # N1_Icalc[31]) # !U6_cs_buffer[21] & U3_cs_buffer[21] & !N1_Icalc[31];


--N1L734 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|I~1549
--operation mode is normal

N1L734 = D1_Q[21] & (N1_Icalc[21] # N1_start_local) # !D1_Q[21] & N1_Icalc[21] & !N1_start_local;


--U6_cs_buffer[19] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_2|addcore:adder|a_csnbuffer:result_node|cs_buffer[19]
--operation mode is arithmetic

U6_cs_buffer[19] = N1_Icalc[19] $ S1_datab_node[19] $ !U6_cout[18];

--U6_cout[19] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_2|addcore:adder|a_csnbuffer:result_node|cout[19]
--operation mode is arithmetic

U6_cout[19] = CARRY(N1_Icalc[19] & S1_datab_node[19] & !U6_cout[18] # !N1_Icalc[19] & (S1_datab_node[19] # !U6_cout[18]));


--N1L593 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Idiv[21]~533
--operation mode is normal

N1L593 = M2_q[1] & N1_Icalc[31] # !M2_q[1] & (M2_q[2] & N1_Icalc[31] # !M2_q[2] & N1L1);


--N1L173 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Idiv[13]~363
--operation mode is normal

N1L173 = M2_q[2] & (M2_q[1] & N1L93 # !M2_q[1] & N1L04);


--N1L43 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|\IQdivider:I4[21]~17
--operation mode is normal

N1L43 = N1_Icalc[22] & (N1_Icalc[21] # M2_q[0]) # !N1_Icalc[22] & N1_Icalc[21] & !M2_q[0];


--N1L273 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Idiv[13]~364
--operation mode is normal

N1L273 = !M2_q[2] & (M2_q[1] & N1L73 # !M2_q[1] & N1L43);


--N1L693 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Idiv[21]~542
--operation mode is normal

N1L693 = M2_q[3] & N1L593 # !M2_q[3] & (N1L173 # N1L273);


--J1L94Q is slaveregister:slaveregister_inst|com_tx_data[13]~reg0
--operation mode is normal

J1L94Q_lut_out = GB1_MASTERHWDATA[13];
J1L94Q = DFFE(J1L94Q_lut_out, GLOBAL(DB1_outclock0), , , J1L53);


--E1L65 is com_dac_tx:inst_com_DAC_TX|i~585
--operation mode is normal

E1L65 = J1L94Q & (E1_SRG[14] # J1L813Q) # !J1L94Q & E1_SRG[14] & !J1L813Q;


--E1_SRG[15] is com_dac_tx:inst_com_DAC_TX|SRG[15]
--operation mode is normal

E1_SRG[15]_lut_out = E1_PSK_modulation_old & (E1_addr_cnt[11] & E1L75 # !E1_addr_cnt[11] & E1_SRG[16]) # !E1_PSK_modulation_old & E1L75;
E1_SRG[15] = DFFE(E1_SRG[15]_lut_out, GLOBAL(DB1_outclock0), , , !H1L4Q);


--N1L481 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668_rtl_644~357
--operation mode is normal

N1L481 = N1L082 & (N1L351 # S4L2 $ !N1_Icalc[31]) # !N1L082 & N1L351 & (S4L2 $ N1_Icalc[31]);


--N1L612 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668_rtl_644~677
--operation mode is normal

N1L612 = D1_I[21] & (N1_Qcalc[21] # N1_start_local) # !D1_I[21] & N1_Qcalc[21] & !N1_start_local;


--N1L39 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|\IQdivider:Q4[24]~22
--operation mode is normal

N1L39 = N1L99 & (N1L29 # M2_q[1]) # !N1L99 & N1L29 & !M2_q[1];


--N1_Qcalc[20] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Qcalc[20]
--operation mode is normal

N1_Qcalc[20]_lut_out = N1L581 & (N1L712 # !N1L194) # !N1L581 & N1L712 & N1L194;
N1_Qcalc[20] = DFFE(N1_Qcalc[20]_lut_out, GLOBAL(DB1_outclock1), , , !H1L4Q);


--N1L48 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|\IQdivider:Q4[20]~17
--operation mode is normal

N1L48 = N1_Qcalc[21] & (N1_Qcalc[20] # M2_q[0]) # !N1_Qcalc[21] & N1_Qcalc[20] & !M2_q[0];


--N1L58 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|\IQdivider:Q4[20]~22
--operation mode is normal

N1L58 = N1L88 & (N1L48 # M2_q[1]) # !N1L88 & N1L48 & !M2_q[1];


--N1L265 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Qdiv[12]~385
--operation mode is normal

N1L265 = N1L39 & (N1L58 # M2_q[2]) # !N1L39 & N1L58 & !M2_q[2];


--N1L175 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Qdiv[20]~560
--operation mode is normal

N1L175 = M2_q[2] & S4L2 # !M2_q[2] & (N1L301 # N1L401);


--S1_datab_node[20] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_0|addcore:adder|datab_node[20]
--operation mode is normal

S1_datab_node[20] = S4L2 $ (M2_q[3] & N1L175 # !M2_q[3] & N1L265);


--U3_cs_buffer[18] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_0|addcore:adder|a_csnbuffer:result_node|cs_buffer[18]
--operation mode is arithmetic

U3_cs_buffer[18] = S1_datab_node[18] $ N1_Icalc[18] $ !U3_cout[17];

--U3_cout[18] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_0|addcore:adder|a_csnbuffer:result_node|cout[18]
--operation mode is arithmetic

U3_cout[18] = CARRY(S1_datab_node[18] & (N1_Icalc[18] # !U3_cout[17]) # !S1_datab_node[18] & N1_Icalc[18] & !U3_cout[17]);


--N1_Icalc[19] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Icalc[19]
--operation mode is normal

N1_Icalc[19]_lut_out = N1L174 & (N1L934 # !N1L194) # !N1L174 & N1L934 & N1L194;
N1_Icalc[19] = DFFE(N1_Icalc[19]_lut_out, GLOBAL(DB1_outclock1), , , !H1L4Q);


--N1L074 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|I~1879
--operation mode is normal

N1L074 = U6_cs_buffer[20] & (U3_cs_buffer[20] # N1_Icalc[31]) # !U6_cs_buffer[20] & U3_cs_buffer[20] & !N1_Icalc[31];


--N1L834 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|I~1559
--operation mode is normal

N1L834 = D1_Q[20] & (N1_Icalc[20] # N1_start_local) # !D1_Q[20] & N1_Icalc[20] & !N1_start_local;


--U6_cs_buffer[18] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_2|addcore:adder|a_csnbuffer:result_node|cs_buffer[18]
--operation mode is arithmetic

U6_cs_buffer[18] = N1_Icalc[18] $ S1_datab_node[18] $ U6_cout[17];

--U6_cout[18] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_2|addcore:adder|a_csnbuffer:result_node|cout[18]
--operation mode is arithmetic

U6_cout[18] = CARRY(N1_Icalc[18] & (!U6_cout[17] # !S1_datab_node[18]) # !N1_Icalc[18] & !S1_datab_node[18] & !U6_cout[17]);


--N1L393 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Idiv[20]~547
--operation mode is normal

N1L393 = M2_q[2] & N1_Icalc[31] # !M2_q[2] & (N1L74 # N1L84);


--N1L193 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Idiv[20]~293
--operation mode is normal

N1L193 = M2_q[2] & (M2_q[1] & N1L34 # !M2_q[1] & N1L83);


--N1L23 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|\IQdivider:I4[20]~17
--operation mode is normal

N1L23 = N1_Icalc[21] & (N1_Icalc[20] # M2_q[0]) # !N1_Icalc[21] & N1_Icalc[20] & !M2_q[0];


--N1L293 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Idiv[20]~294
--operation mode is normal

N1L293 = !M2_q[2] & (M2_q[1] & N1L63 # !M2_q[1] & N1L23);


--N1L493 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Idiv[20]~552
--operation mode is normal

N1L493 = M2_q[3] & N1L393 # !M2_q[3] & (N1L193 # N1L293);


--J1L05Q is slaveregister:slaveregister_inst|com_tx_data[14]~reg0
--operation mode is normal

J1L05Q_lut_out = GB1_MASTERHWDATA[14];
J1L05Q = DFFE(J1L05Q_lut_out, GLOBAL(DB1_outclock0), , , J1L53);


--E1L75 is com_dac_tx:inst_com_DAC_TX|i~595
--operation mode is normal

E1L75 = J1L05Q & (E1_SRG[15] # J1L813Q) # !J1L05Q & E1_SRG[15] & !J1L813Q;


--E1_SRG[16] is com_dac_tx:inst_com_DAC_TX|SRG[16]
--operation mode is normal

E1_SRG[16]_lut_out = E1_PSK_modulation_old & (E1_addr_cnt[11] & E1L85 # !E1_addr_cnt[11] & E1_SRG[17]) # !E1_PSK_modulation_old & E1L85;
E1_SRG[16] = DFFE(E1_SRG[16]_lut_out, GLOBAL(DB1_outclock0), , , !H1L4Q);


--N1L581 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668_rtl_644~367
--operation mode is normal

N1L581 = N1L872 & (N1L151 # S4L2 $ !N1_Icalc[31]) # !N1L872 & N1L151 & (S4L2 $ N1_Icalc[31]);


--N1L712 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668_rtl_644~687
--operation mode is normal

N1L712 = D1_I[20] & (N1_Qcalc[20] # N1_start_local) # !D1_I[20] & N1_Qcalc[20] & !N1_start_local;


--N1L19 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|\IQdivider:Q4[23]~22
--operation mode is normal

N1L19 = N1L59 & (N1L09 # M2_q[1]) # !N1L59 & N1L09 & !M2_q[1];


--N1_Qcalc[19] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Qcalc[19]
--operation mode is normal

N1_Qcalc[19]_lut_out = N1L681 & (N1L812 # !N1L194) # !N1L681 & N1L812 & N1L194;
N1_Qcalc[19] = DFFE(N1_Qcalc[19]_lut_out, GLOBAL(DB1_outclock1), , , !H1L4Q);


--N1L28 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|\IQdivider:Q4[19]~17
--operation mode is normal

N1L28 = N1_Qcalc[20] & (N1_Qcalc[19] # M2_q[0]) # !N1_Qcalc[20] & N1_Qcalc[19] & !M2_q[0];


--N1L38 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|\IQdivider:Q4[19]~22
--operation mode is normal

N1L38 = N1L68 & (N1L28 # M2_q[1]) # !N1L68 & N1L28 & !M2_q[1];


--N1L165 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Qdiv[11]~395
--operation mode is normal

N1L165 = N1L19 & (N1L38 # M2_q[2]) # !N1L19 & N1L38 & !M2_q[2];


--N1L075 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Qdiv[19]~570
--operation mode is normal

N1L075 = M2_q[2] & S4L2 # !M2_q[2] & (N1L101 # N1L201);


--S1_datab_node[19] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_0|addcore:adder|datab_node[19]
--operation mode is normal

S1_datab_node[19] = S4L2 $ (M2_q[3] & N1L075 # !M2_q[3] & N1L165);


--U3_cs_buffer[17] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_0|addcore:adder|a_csnbuffer:result_node|cs_buffer[17]
--operation mode is arithmetic

U3_cs_buffer[17] = S1_datab_node[17] $ N1_Icalc[17] $ U3_cout[16];

--U3_cout[17] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_0|addcore:adder|a_csnbuffer:result_node|cout[17]
--operation mode is arithmetic

U3_cout[17] = CARRY(S1_datab_node[17] & !N1_Icalc[17] & !U3_cout[16] # !S1_datab_node[17] & (!U3_cout[16] # !N1_Icalc[17]));


--N1_Icalc[18] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Icalc[18]
--operation mode is normal

N1_Icalc[18]_lut_out = N1L274 & (N1L044 # !N1L194) # !N1L274 & N1L044 & N1L194;
N1_Icalc[18] = DFFE(N1_Icalc[18]_lut_out, GLOBAL(DB1_outclock1), , , !H1L4Q);


--N1L174 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|I~1889
--operation mode is normal

N1L174 = U6_cs_buffer[19] & (U3_cs_buffer[19] # N1_Icalc[31]) # !U6_cs_buffer[19] & U3_cs_buffer[19] & !N1_Icalc[31];


--N1L934 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|I~1569
--operation mode is normal

N1L934 = D1_Q[19] & (N1_Icalc[19] # N1_start_local) # !D1_Q[19] & N1_Icalc[19] & !N1_start_local;


--U6_cs_buffer[17] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_2|addcore:adder|a_csnbuffer:result_node|cs_buffer[17]
--operation mode is arithmetic

U6_cs_buffer[17] = N1_Icalc[17] $ S1_datab_node[17] $ !U6_cout[16];

--U6_cout[17] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_2|addcore:adder|a_csnbuffer:result_node|cout[17]
--operation mode is arithmetic

U6_cout[17] = CARRY(N1_Icalc[17] & S1_datab_node[17] & !U6_cout[16] # !N1_Icalc[17] & (S1_datab_node[17] # !U6_cout[16]));


--N1L983 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Idiv[19]~557
--operation mode is normal

N1L983 = M2_q[2] & N1_Icalc[31] # !M2_q[2] & (N1L54 # N1L64);


--N1L783 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Idiv[19]~303
--operation mode is normal

N1L783 = M2_q[2] & (M2_q[1] & N1L04 # !M2_q[1] & N1L73);


--N1L03 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|\IQdivider:I4[19]~17
--operation mode is normal

N1L03 = N1_Icalc[20] & (N1_Icalc[19] # M2_q[0]) # !N1_Icalc[20] & N1_Icalc[19] & !M2_q[0];


--N1L883 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Idiv[19]~304
--operation mode is normal

N1L883 = !M2_q[2] & (M2_q[1] & N1L43 # !M2_q[1] & N1L03);


--N1L093 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Idiv[19]~562
--operation mode is normal

N1L093 = M2_q[3] & N1L983 # !M2_q[3] & (N1L783 # N1L883);


--J1L15Q is slaveregister:slaveregister_inst|com_tx_data[15]~reg0
--operation mode is normal

J1L15Q_lut_out = GB1_MASTERHWDATA[15];
J1L15Q = DFFE(J1L15Q_lut_out, GLOBAL(DB1_outclock0), , , J1L53);


--E1L85 is com_dac_tx:inst_com_DAC_TX|i~605
--operation mode is normal

E1L85 = J1L15Q & (E1_SRG[16] # J1L813Q) # !J1L15Q & E1_SRG[16] & !J1L813Q;


--E1_SRG[17] is com_dac_tx:inst_com_DAC_TX|SRG[17]
--operation mode is normal

E1_SRG[17]_lut_out = E1_PSK_modulation_old & (E1_addr_cnt[11] & E1L95 # !E1_addr_cnt[11] & E1_SRG[18]) # !E1_PSK_modulation_old & E1L95;
E1_SRG[17] = DFFE(E1_SRG[17]_lut_out, GLOBAL(DB1_outclock0), , , !H1L4Q);


--N1L681 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668_rtl_644~377
--operation mode is normal

N1L681 = N1L672 & (N1L941 # S4L2 $ !N1_Icalc[31]) # !N1L672 & N1L941 & (S4L2 $ N1_Icalc[31]);


--N1L812 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668_rtl_644~697
--operation mode is normal

N1L812 = D1_I[19] & (N1_Qcalc[19] # N1_start_local) # !D1_I[19] & N1_Qcalc[19] & !N1_start_local;


--N1_Qcalc[18] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Qcalc[18]
--operation mode is normal

N1_Qcalc[18]_lut_out = N1L781 & (N1L912 # !N1L194) # !N1L781 & N1L912 & N1L194;
N1_Qcalc[18] = DFFE(N1_Qcalc[18]_lut_out, GLOBAL(DB1_outclock1), , , !H1L4Q);


--N1L08 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|\IQdivider:Q4[18]~17
--operation mode is normal

N1L08 = N1_Qcalc[19] & (N1_Qcalc[18] # M2_q[0]) # !N1_Qcalc[19] & N1_Qcalc[18] & !M2_q[0];


--N1L18 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|\IQdivider:Q4[18]~22
--operation mode is normal

N1L18 = N1L48 & (N1L08 # M2_q[1]) # !N1L48 & N1L08 & !M2_q[1];


--N1L065 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Qdiv[10]~405
--operation mode is normal

N1L065 = N1L98 & (N1L18 # M2_q[2]) # !N1L98 & N1L18 & !M2_q[2];


--S1_datab_node[18] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_0|addcore:adder|datab_node[18]
--operation mode is normal

S1_datab_node[18] = S4L2 $ (M2_q[3] & N1L801 # !M2_q[3] & N1L065);


--U3_cs_buffer[16] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_0|addcore:adder|a_csnbuffer:result_node|cs_buffer[16]
--operation mode is arithmetic

U3_cs_buffer[16] = S1_datab_node[16] $ N1_Icalc[16] $ !U3_cout[15];

--U3_cout[16] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_0|addcore:adder|a_csnbuffer:result_node|cout[16]
--operation mode is arithmetic

U3_cout[16] = CARRY(S1_datab_node[16] & (N1_Icalc[16] # !U3_cout[15]) # !S1_datab_node[16] & N1_Icalc[16] & !U3_cout[15]);


--N1_Icalc[17] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Icalc[17]
--operation mode is normal

N1_Icalc[17]_lut_out = N1L374 & (N1L144 # !N1L194) # !N1L374 & N1L144 & N1L194;
N1_Icalc[17] = DFFE(N1_Icalc[17]_lut_out, GLOBAL(DB1_outclock1), , , !H1L4Q);


--N1L274 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|I~1899
--operation mode is normal

N1L274 = U6_cs_buffer[18] & (U3_cs_buffer[18] # N1_Icalc[31]) # !U6_cs_buffer[18] & U3_cs_buffer[18] & !N1_Icalc[31];


--N1L044 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|I~1579
--operation mode is normal

N1L044 = D1_Q[18] & (N1_Icalc[18] # N1_start_local) # !D1_Q[18] & N1_Icalc[18] & !N1_start_local;


--U6_cs_buffer[16] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_2|addcore:adder|a_csnbuffer:result_node|cs_buffer[16]
--operation mode is arithmetic

U6_cs_buffer[16] = N1_Icalc[16] $ S1_datab_node[16] $ U6_cout[15];

--U6_cout[16] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_2|addcore:adder|a_csnbuffer:result_node|cout[16]
--operation mode is arithmetic

U6_cout[16] = CARRY(N1_Icalc[16] & (!U6_cout[15] # !S1_datab_node[16]) # !N1_Icalc[16] & !S1_datab_node[16] & !U6_cout[15]);


--N1L483 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Idiv[18]~313
--operation mode is normal

N1L483 = M2_q[2] & (M2_q[1] & N1L83 # !M2_q[1] & N1L63);


--N1L82 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|\IQdivider:I4[18]~17
--operation mode is normal

N1L82 = N1_Icalc[19] & (N1_Icalc[18] # M2_q[0]) # !N1_Icalc[19] & N1_Icalc[18] & !M2_q[0];


--N1L583 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Idiv[18]~314
--operation mode is normal

N1L583 = !M2_q[2] & (M2_q[1] & N1L23 # !M2_q[1] & N1L82);


--N1L683 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Idiv[18]~317
--operation mode is normal

N1L683 = M2_q[3] & N1L25 # !M2_q[3] & (N1L483 # N1L583);


--J1L25Q is slaveregister:slaveregister_inst|com_tx_data[16]~reg0
--operation mode is normal

J1L25Q_lut_out = GB1_MASTERHWDATA[16];
J1L25Q = DFFE(J1L25Q_lut_out, GLOBAL(DB1_outclock0), , , J1L53);


--E1L95 is com_dac_tx:inst_com_DAC_TX|i~615
--operation mode is normal

E1L95 = J1L25Q & (E1_SRG[17] # J1L813Q) # !J1L25Q & E1_SRG[17] & !J1L813Q;


--E1_SRG[18] is com_dac_tx:inst_com_DAC_TX|SRG[18]
--operation mode is normal

E1_SRG[18]_lut_out = E1_PSK_modulation_old & (E1_addr_cnt[11] & E1L06 # !E1_addr_cnt[11] & E1_SRG[19]) # !E1_PSK_modulation_old & E1L06;
E1_SRG[18] = DFFE(E1_SRG[18]_lut_out, GLOBAL(DB1_outclock0), , , !H1L4Q);


--N1L781 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668_rtl_644~387
--operation mode is normal

N1L781 = N1L472 & (N1L741 # S4L2 $ !N1_Icalc[31]) # !N1L472 & N1L741 & (S4L2 $ N1_Icalc[31]);


--N1L912 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668_rtl_644~707
--operation mode is normal

N1L912 = D1_I[18] & (N1_Qcalc[18] # N1_start_local) # !D1_I[18] & N1_Qcalc[18] & !N1_start_local;


--N1_Qcalc[17] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Qcalc[17]
--operation mode is normal

N1_Qcalc[17]_lut_out = N1L881 & (N1L022 # !N1L194) # !N1L881 & N1L022 & N1L194;
N1_Qcalc[17] = DFFE(N1_Qcalc[17]_lut_out, GLOBAL(DB1_outclock1), , , !H1L4Q);


--N1L87 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|\IQdivider:Q4[17]~17
--operation mode is normal

N1L87 = N1_Qcalc[18] & (N1_Qcalc[17] # M2_q[0]) # !N1_Qcalc[18] & N1_Qcalc[17] & !M2_q[0];


--N1L97 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|\IQdivider:Q4[17]~22
--operation mode is normal

N1L97 = N1L28 & (N1L87 # M2_q[1]) # !N1L28 & N1L87 & !M2_q[1];


--N1L955 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Qdiv[9]~415
--operation mode is normal

N1L955 = N1L78 & (N1L97 # M2_q[2]) # !N1L78 & N1L97 & !M2_q[2];


--N1L601 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|\IQdivider:Q16[25]~10
--operation mode is normal

N1L601 = N1L701 # N1L69 & !M2_q[2];


--S1_datab_node[17] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_0|addcore:adder|datab_node[17]
--operation mode is normal

S1_datab_node[17] = S4L2 $ (M2_q[3] & N1L601 # !M2_q[3] & N1L955);


--U3_cs_buffer[15] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_0|addcore:adder|a_csnbuffer:result_node|cs_buffer[15]
--operation mode is arithmetic

U3_cs_buffer[15] = S1_datab_node[15] $ N1_Icalc[15] $ U3_cout[14];

--U3_cout[15] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_0|addcore:adder|a_csnbuffer:result_node|cout[15]
--operation mode is arithmetic

U3_cout[15] = CARRY(S1_datab_node[15] & !N1_Icalc[15] & !U3_cout[14] # !S1_datab_node[15] & (!U3_cout[14] # !N1_Icalc[15]));


--N1_Icalc[16] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Icalc[16]
--operation mode is normal

N1_Icalc[16]_lut_out = N1L474 & (N1L244 # !N1L194) # !N1L474 & N1L244 & N1L194;
N1_Icalc[16] = DFFE(N1_Icalc[16]_lut_out, GLOBAL(DB1_outclock1), , , !H1L4Q);


--N1L374 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|I~1909
--operation mode is normal

N1L374 = U6_cs_buffer[17] & (U3_cs_buffer[17] # N1_Icalc[31]) # !U6_cs_buffer[17] & U3_cs_buffer[17] & !N1_Icalc[31];


--N1L144 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|I~1589
--operation mode is normal

N1L144 = D1_Q[17] & (N1_Icalc[17] # N1_start_local) # !D1_Q[17] & N1_Icalc[17] & !N1_start_local;


--U6_cs_buffer[15] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_2|addcore:adder|a_csnbuffer:result_node|cs_buffer[15]
--operation mode is arithmetic

U6_cs_buffer[15] = N1_Icalc[15] $ S1_datab_node[15] $ !U6_cout[14];

--U6_cout[15] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_2|addcore:adder|a_csnbuffer:result_node|cout[15]
--operation mode is arithmetic

U6_cout[15] = CARRY(N1_Icalc[15] & S1_datab_node[15] & !U6_cout[14] # !N1_Icalc[15] & (S1_datab_node[15] # !U6_cout[14]));


--N1L53 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|\IQdivider:I4[21]~22
--operation mode is normal

N1L53 = N1L73 & (N1L43 # M2_q[1]) # !N1L73 & N1L43 & !M2_q[1];


--N1L62 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|\IQdivider:I4[17]~17
--operation mode is normal

N1L62 = N1_Icalc[18] & (N1_Icalc[17] # M2_q[0]) # !N1_Icalc[18] & N1_Icalc[17] & !M2_q[0];


--N1L72 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|\IQdivider:I4[17]~22
--operation mode is normal

N1L72 = N1L03 & (N1L62 # M2_q[1]) # !N1L03 & N1L62 & !M2_q[1];


--N1L563 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Idiv[9]~402
--operation mode is normal

N1L563 = N1L53 & (N1L72 # M2_q[2]) # !N1L53 & N1L72 & !M2_q[2];


--N1L383 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Idiv[17]~327
--operation mode is normal

N1L383 = M2_q[3] & (N1L94 # N1L05) # !M2_q[3] & N1L563;


--J1L35Q is slaveregister:slaveregister_inst|com_tx_data[17]~reg0
--operation mode is normal

J1L35Q_lut_out = GB1_MASTERHWDATA[17];
J1L35Q = DFFE(J1L35Q_lut_out, GLOBAL(DB1_outclock0), , , J1L53);


--E1L06 is com_dac_tx:inst_com_DAC_TX|i~625
--operation mode is normal

E1L06 = J1L35Q & (E1_SRG[18] # J1L813Q) # !J1L35Q & E1_SRG[18] & !J1L813Q;


--E1_SRG[19] is com_dac_tx:inst_com_DAC_TX|SRG[19]
--operation mode is normal

E1_SRG[19]_lut_out = E1_PSK_modulation_old & (E1_addr_cnt[11] & E1L16 # !E1_addr_cnt[11] & E1_SRG[20]) # !E1_PSK_modulation_old & E1L16;
E1_SRG[19] = DFFE(E1_SRG[19]_lut_out, GLOBAL(DB1_outclock0), , , !H1L4Q);


--N1L881 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668_rtl_644~397
--operation mode is normal

N1L881 = N1L272 & (N1L541 # S4L2 $ !N1_Icalc[31]) # !N1L272 & N1L541 & (S4L2 $ N1_Icalc[31]);


--N1L022 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668_rtl_644~717
--operation mode is normal

N1L022 = D1_I[17] & (N1_Qcalc[17] # N1_start_local) # !D1_I[17] & N1_Qcalc[17] & !N1_start_local;


--N1_Qcalc[16] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Qcalc[16]
--operation mode is normal

N1_Qcalc[16]_lut_out = N1L981 & (N1L122 # !N1L194) # !N1L981 & N1L122 & N1L194;
N1_Qcalc[16] = DFFE(N1_Qcalc[16]_lut_out, GLOBAL(DB1_outclock1), , , !H1L4Q);


--N1L67 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|\IQdivider:Q4[16]~17
--operation mode is normal

N1L67 = N1_Qcalc[17] & (N1_Qcalc[16] # M2_q[0]) # !N1_Qcalc[17] & N1_Qcalc[16] & !M2_q[0];


--N1L77 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|\IQdivider:Q4[16]~22
--operation mode is normal

N1L77 = N1L08 & (N1L67 # M2_q[1]) # !N1L08 & N1L67 & !M2_q[1];


--N1L965 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Qdiv[16]~580
--operation mode is normal

N1L965 = N1L58 & (N1L77 # M2_q[2]) # !N1L58 & N1L77 & !M2_q[2];


--N1L865 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Qdiv[16]~345
--operation mode is normal

N1L865 = M2_q[2] & (N1L301 # N1L401) # !M2_q[2] & N1L39;


--S1_datab_node[16] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_0|addcore:adder|datab_node[16]
--operation mode is normal

S1_datab_node[16] = S4L2 $ (M2_q[3] & N1L865 # !M2_q[3] & N1L965);


--U3_cs_buffer[14] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_0|addcore:adder|a_csnbuffer:result_node|cs_buffer[14]
--operation mode is arithmetic

U3_cs_buffer[14] = S1_datab_node[14] $ N1_Icalc[14] $ !U3_cout[13];

--U3_cout[14] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_0|addcore:adder|a_csnbuffer:result_node|cout[14]
--operation mode is arithmetic

U3_cout[14] = CARRY(S1_datab_node[14] & (N1_Icalc[14] # !U3_cout[13]) # !S1_datab_node[14] & N1_Icalc[14] & !U3_cout[13]);


--N1_Icalc[15] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Icalc[15]
--operation mode is normal

N1_Icalc[15]_lut_out = N1L574 & (N1L344 # !N1L194) # !N1L574 & N1L344 & N1L194;
N1_Icalc[15] = DFFE(N1_Icalc[15]_lut_out, GLOBAL(DB1_outclock1), , , !H1L4Q);


--N1L474 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|I~1919
--operation mode is normal

N1L474 = U6_cs_buffer[16] & (U3_cs_buffer[16] # N1_Icalc[31]) # !U6_cs_buffer[16] & U3_cs_buffer[16] & !N1_Icalc[31];


--N1L244 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|I~1599
--operation mode is normal

N1L244 = D1_Q[16] & (N1_Icalc[16] # N1_start_local) # !D1_Q[16] & N1_Icalc[16] & !N1_start_local;


--U6_cs_buffer[14] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_2|addcore:adder|a_csnbuffer:result_node|cs_buffer[14]
--operation mode is arithmetic

U6_cs_buffer[14] = N1_Icalc[14] $ S1_datab_node[14] $ U6_cout[13];

--U6_cout[14] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_2|addcore:adder|a_csnbuffer:result_node|cout[14]
--operation mode is arithmetic

U6_cout[14] = CARRY(N1_Icalc[14] & (!U6_cout[13] # !S1_datab_node[14]) # !N1_Icalc[14] & !S1_datab_node[14] & !U6_cout[13]);


--N1L33 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|\IQdivider:I4[20]~22
--operation mode is normal

N1L33 = N1L63 & (N1L23 # M2_q[1]) # !N1L63 & N1L23 & !M2_q[1];


--N1L42 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|\IQdivider:I4[16]~17
--operation mode is normal

N1L42 = N1_Icalc[17] & (N1_Icalc[16] # M2_q[0]) # !N1_Icalc[17] & N1_Icalc[16] & !M2_q[0];


--N1L52 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|\IQdivider:I4[16]~22
--operation mode is normal

N1L52 = N1L82 & (N1L42 # M2_q[1]) # !N1L82 & N1L42 & !M2_q[1];


--N1L183 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Idiv[16]~567
--operation mode is normal

N1L183 = N1L33 & (N1L52 # M2_q[2]) # !N1L33 & N1L52 & !M2_q[2];


--N1L283 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Idiv[16]~572
--operation mode is normal

N1L283 = M2_q[3] & (N1L204 # N1L304) # !M2_q[3] & N1L183;


--J1L45Q is slaveregister:slaveregister_inst|com_tx_data[18]~reg0
--operation mode is normal

J1L45Q_lut_out = GB1_MASTERHWDATA[18];
J1L45Q = DFFE(J1L45Q_lut_out, GLOBAL(DB1_outclock0), , , J1L53);


--E1L16 is com_dac_tx:inst_com_DAC_TX|i~635
--operation mode is normal

E1L16 = J1L45Q & (E1_SRG[19] # J1L813Q) # !J1L45Q & E1_SRG[19] & !J1L813Q;


--E1_SRG[20] is com_dac_tx:inst_com_DAC_TX|SRG[20]
--operation mode is normal

E1_SRG[20]_lut_out = E1_PSK_modulation_old & (E1_addr_cnt[11] & E1L26 # !E1_addr_cnt[11] & E1_SRG[21]) # !E1_PSK_modulation_old & E1L26;
E1_SRG[20] = DFFE(E1_SRG[20]_lut_out, GLOBAL(DB1_outclock0), , , !H1L4Q);


--N1L981 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668_rtl_644~407
--operation mode is normal

N1L981 = N1L072 & (N1L341 # S4L2 $ !N1_Icalc[31]) # !N1L072 & N1L341 & (S4L2 $ N1_Icalc[31]);


--N1L122 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668_rtl_644~727
--operation mode is normal

N1L122 = D1_I[16] & (N1_Qcalc[16] # N1_start_local) # !D1_I[16] & N1_Qcalc[16] & !N1_start_local;


--N1_Qcalc[15] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Qcalc[15]
--operation mode is normal

N1_Qcalc[15]_lut_out = N1L091 & (N1L222 # !N1L194) # !N1L091 & N1L222 & N1L194;
N1_Qcalc[15] = DFFE(N1_Qcalc[15]_lut_out, GLOBAL(DB1_outclock1), , , !H1L4Q);


--N1L47 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|\IQdivider:Q4[15]~17
--operation mode is normal

N1L47 = N1_Qcalc[16] & (N1_Qcalc[15] # M2_q[0]) # !N1_Qcalc[16] & N1_Qcalc[15] & !M2_q[0];


--N1L57 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|\IQdivider:Q4[15]~22
--operation mode is normal

N1L57 = N1L87 & (N1L47 # M2_q[1]) # !N1L87 & N1L47 & !M2_q[1];


--N1L765 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Qdiv[15]~590
--operation mode is normal

N1L765 = N1L38 & (N1L57 # M2_q[2]) # !N1L38 & N1L57 & !M2_q[2];


--N1L665 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Qdiv[15]~355
--operation mode is normal

N1L665 = M2_q[2] & (N1L101 # N1L201) # !M2_q[2] & N1L19;


--S1_datab_node[15] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_0|addcore:adder|datab_node[15]
--operation mode is normal

S1_datab_node[15] = S4L2 $ (M2_q[3] & N1L665 # !M2_q[3] & N1L765);


--U3_cs_buffer[13] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_0|addcore:adder|a_csnbuffer:result_node|cs_buffer[13]
--operation mode is arithmetic

U3_cs_buffer[13] = S1_datab_node[13] $ N1_Icalc[13] $ U3_cout[12];

--U3_cout[13] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_0|addcore:adder|a_csnbuffer:result_node|cout[13]
--operation mode is arithmetic

U3_cout[13] = CARRY(S1_datab_node[13] & !N1_Icalc[13] & !U3_cout[12] # !S1_datab_node[13] & (!U3_cout[12] # !N1_Icalc[13]));


--N1_Icalc[14] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Icalc[14]
--operation mode is normal

N1_Icalc[14]_lut_out = N1L674 & (N1L444 # !N1L194) # !N1L674 & N1L444 & N1L194;
N1_Icalc[14] = DFFE(N1_Icalc[14]_lut_out, GLOBAL(DB1_outclock1), , , !H1L4Q);


--N1L574 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|I~1929
--operation mode is normal

N1L574 = U6_cs_buffer[15] & (U3_cs_buffer[15] # N1_Icalc[31]) # !U6_cs_buffer[15] & U3_cs_buffer[15] & !N1_Icalc[31];


--N1L344 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|I~1609
--operation mode is normal

N1L344 = D1_Q[15] & (N1_Icalc[15] # N1_start_local) # !D1_Q[15] & N1_Icalc[15] & !N1_start_local;


--U6_cs_buffer[13] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_2|addcore:adder|a_csnbuffer:result_node|cs_buffer[13]
--operation mode is arithmetic

U6_cs_buffer[13] = N1_Icalc[13] $ S1_datab_node[13] $ !U6_cout[12];

--U6_cout[13] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_2|addcore:adder|a_csnbuffer:result_node|cout[13]
--operation mode is arithmetic

U6_cout[13] = CARRY(N1_Icalc[13] & S1_datab_node[13] & !U6_cout[12] # !N1_Icalc[13] & (S1_datab_node[13] # !U6_cout[12]));


--N1L13 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|\IQdivider:I4[19]~22
--operation mode is normal

N1L13 = N1L43 & (N1L03 # M2_q[1]) # !N1L43 & N1L03 & !M2_q[1];


--N1L22 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|\IQdivider:I4[15]~17
--operation mode is normal

N1L22 = N1_Icalc[16] & (N1_Icalc[15] # M2_q[0]) # !N1_Icalc[16] & N1_Icalc[15] & !M2_q[0];


--N1L32 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|\IQdivider:I4[15]~22
--operation mode is normal

N1L32 = N1L62 & (N1L22 # M2_q[1]) # !N1L62 & N1L22 & !M2_q[1];


--N1L973 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Idiv[15]~577
--operation mode is normal

N1L973 = N1L13 & (N1L32 # M2_q[2]) # !N1L13 & N1L32 & !M2_q[2];


--N1L083 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Idiv[15]~582
--operation mode is normal

N1L083 = M2_q[3] & (N1L993 # N1L004) # !M2_q[3] & N1L973;


--J1L55Q is slaveregister:slaveregister_inst|com_tx_data[19]~reg0
--operation mode is normal

J1L55Q_lut_out = GB1_MASTERHWDATA[19];
J1L55Q = DFFE(J1L55Q_lut_out, GLOBAL(DB1_outclock0), , , J1L53);


--E1L26 is com_dac_tx:inst_com_DAC_TX|i~645
--operation mode is normal

E1L26 = J1L55Q & (E1_SRG[20] # J1L813Q) # !J1L55Q & E1_SRG[20] & !J1L813Q;


--E1_SRG[21] is com_dac_tx:inst_com_DAC_TX|SRG[21]
--operation mode is normal

E1_SRG[21]_lut_out = E1_PSK_modulation_old & (E1_addr_cnt[11] & E1L36 # !E1_addr_cnt[11] & E1_SRG[22]) # !E1_PSK_modulation_old & E1L36;
E1_SRG[21] = DFFE(E1_SRG[21]_lut_out, GLOBAL(DB1_outclock0), , , !H1L4Q);


--N1L091 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668_rtl_644~417
--operation mode is normal

N1L091 = N1L862 & (N1L141 # S4L2 $ !N1_Icalc[31]) # !N1L862 & N1L141 & (S4L2 $ N1_Icalc[31]);


--N1L222 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668_rtl_644~737
--operation mode is normal

N1L222 = D1_I[15] & (N1_Qcalc[15] # N1_start_local) # !D1_I[15] & N1_Qcalc[15] & !N1_start_local;


--N1_Qcalc[14] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Qcalc[14]
--operation mode is normal

N1_Qcalc[14]_lut_out = N1L191 & (N1L322 # !N1L194) # !N1L191 & N1L322 & N1L194;
N1_Qcalc[14] = DFFE(N1_Qcalc[14]_lut_out, GLOBAL(DB1_outclock1), , , !H1L4Q);


--N1L27 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|\IQdivider:Q4[14]~17
--operation mode is normal

N1L27 = N1_Qcalc[15] & (N1_Qcalc[14] # M2_q[0]) # !N1_Qcalc[15] & N1_Qcalc[14] & !M2_q[0];


--N1L37 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|\IQdivider:Q4[14]~22
--operation mode is normal

N1L37 = N1L67 & (N1L27 # M2_q[1]) # !N1L67 & N1L27 & !M2_q[1];


--N1L565 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Qdiv[14]~600
--operation mode is normal

N1L565 = N1L18 & (N1L37 # M2_q[2]) # !N1L18 & N1L37 & !M2_q[2];


--S1_datab_node[14] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_0|addcore:adder|datab_node[14]
--operation mode is normal

S1_datab_node[14] = S4L2 $ (M2_q[3] & N1L575 # !M2_q[3] & N1L565);


--U3_cs_buffer[12] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_0|addcore:adder|a_csnbuffer:result_node|cs_buffer[12]
--operation mode is arithmetic

U3_cs_buffer[12] = S1_datab_node[12] $ N1_Icalc[12] $ !U3_cout[11];

--U3_cout[12] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_0|addcore:adder|a_csnbuffer:result_node|cout[12]
--operation mode is arithmetic

U3_cout[12] = CARRY(S1_datab_node[12] & (N1_Icalc[12] # !U3_cout[11]) # !S1_datab_node[12] & N1_Icalc[12] & !U3_cout[11]);


--N1_Icalc[13] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Icalc[13]
--operation mode is normal

N1_Icalc[13]_lut_out = N1L774 & (N1L544 # !N1L194) # !N1L774 & N1L544 & N1L194;
N1_Icalc[13] = DFFE(N1_Icalc[13]_lut_out, GLOBAL(DB1_outclock1), , , !H1L4Q);


--N1L674 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|I~1939
--operation mode is normal

N1L674 = U6_cs_buffer[14] & (U3_cs_buffer[14] # N1_Icalc[31]) # !U6_cs_buffer[14] & U3_cs_buffer[14] & !N1_Icalc[31];


--N1L444 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|I~1619
--operation mode is normal

N1L444 = D1_Q[14] & (N1_Icalc[14] # N1_start_local) # !D1_Q[14] & N1_Icalc[14] & !N1_start_local;


--U6_cs_buffer[12] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_2|addcore:adder|a_csnbuffer:result_node|cs_buffer[12]
--operation mode is arithmetic

U6_cs_buffer[12] = N1_Icalc[12] $ S1_datab_node[12] $ U6_cout[11];

--U6_cout[12] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_2|addcore:adder|a_csnbuffer:result_node|cout[12]
--operation mode is arithmetic

U6_cout[12] = CARRY(N1_Icalc[12] & (!U6_cout[11] # !S1_datab_node[12]) # !N1_Icalc[12] & !S1_datab_node[12] & !U6_cout[11]);


--N1L92 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|\IQdivider:I4[18]~22
--operation mode is normal

N1L92 = N1L23 & (N1L82 # M2_q[1]) # !N1L23 & N1L82 & !M2_q[1];


--N1L02 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|\IQdivider:I4[14]~17
--operation mode is normal

N1L02 = N1_Icalc[15] & (N1_Icalc[14] # M2_q[0]) # !N1_Icalc[15] & N1_Icalc[14] & !M2_q[0];


--N1L12 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|\IQdivider:I4[14]~22
--operation mode is normal

N1L12 = N1L42 & (N1L02 # M2_q[1]) # !N1L42 & N1L02 & !M2_q[1];


--N1L773 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Idiv[14]~587
--operation mode is normal

N1L773 = N1L92 & (N1L12 # M2_q[2]) # !N1L92 & N1L12 & !M2_q[2];


--N1L873 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Idiv[14]~592
--operation mode is normal

N1L873 = M2_q[3] & (N1L573 # N1L673) # !M2_q[3] & N1L773;


--J1L65Q is slaveregister:slaveregister_inst|com_tx_data[20]~reg0
--operation mode is normal

J1L65Q_lut_out = GB1_MASTERHWDATA[20];
J1L65Q = DFFE(J1L65Q_lut_out, GLOBAL(DB1_outclock0), , , J1L53);


--E1L36 is com_dac_tx:inst_com_DAC_TX|i~655
--operation mode is normal

E1L36 = J1L65Q & (E1_SRG[21] # J1L813Q) # !J1L65Q & E1_SRG[21] & !J1L813Q;


--E1_SRG[22] is com_dac_tx:inst_com_DAC_TX|SRG[22]
--operation mode is normal

E1_SRG[22]_lut_out = E1_PSK_modulation_old & (E1_addr_cnt[11] & E1L46 # !E1_addr_cnt[11] & E1_SRG[23]) # !E1_PSK_modulation_old & E1L46;
E1_SRG[22] = DFFE(E1_SRG[22]_lut_out, GLOBAL(DB1_outclock0), , , !H1L4Q);


--N1L191 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668_rtl_644~427
--operation mode is normal

N1L191 = N1L662 & (N1L931 # S4L2 $ !N1_Icalc[31]) # !N1L662 & N1L931 & (S4L2 $ N1_Icalc[31]);


--N1L322 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668_rtl_644~747
--operation mode is normal

N1L322 = D1_I[14] & (N1_Qcalc[14] # N1_start_local) # !D1_I[14] & N1_Qcalc[14] & !N1_start_local;


--N1_Qcalc[13] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Qcalc[13]
--operation mode is normal

N1_Qcalc[13]_lut_out = N1L291 & (N1L422 # !N1L194) # !N1L291 & N1L422 & N1L194;
N1_Qcalc[13] = DFFE(N1_Qcalc[13]_lut_out, GLOBAL(DB1_outclock1), , , !H1L4Q);


--N1L07 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|\IQdivider:Q4[13]~17
--operation mode is normal

N1L07 = N1_Qcalc[14] & (N1_Qcalc[13] # M2_q[0]) # !N1_Qcalc[14] & N1_Qcalc[13] & !M2_q[0];


--N1L17 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|\IQdivider:Q4[13]~22
--operation mode is normal

N1L17 = N1L47 & (N1L07 # M2_q[1]) # !N1L47 & N1L07 & !M2_q[1];


--N1L465 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Qdiv[13]~610
--operation mode is normal

N1L465 = N1L97 & (N1L17 # M2_q[2]) # !N1L97 & N1L17 & !M2_q[2];


--S1_datab_node[13] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_0|addcore:adder|datab_node[13]
--operation mode is normal

S1_datab_node[13] = S4L2 $ (M2_q[3] & N1L375 # !M2_q[3] & N1L465);


--U3_cs_buffer[11] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_0|addcore:adder|a_csnbuffer:result_node|cs_buffer[11]
--operation mode is arithmetic

U3_cs_buffer[11] = S1_datab_node[11] $ N1_Icalc[11] $ U3_cout[10];

--U3_cout[11] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_0|addcore:adder|a_csnbuffer:result_node|cout[11]
--operation mode is arithmetic

U3_cout[11] = CARRY(S1_datab_node[11] & !N1_Icalc[11] & !U3_cout[10] # !S1_datab_node[11] & (!U3_cout[10] # !N1_Icalc[11]));


--N1_Icalc[12] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Icalc[12]
--operation mode is normal

N1_Icalc[12]_lut_out = N1L874 & (N1L644 # !N1L194) # !N1L874 & N1L644 & N1L194;
N1_Icalc[12] = DFFE(N1_Icalc[12]_lut_out, GLOBAL(DB1_outclock1), , , !H1L4Q);


--N1L774 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|I~1949
--operation mode is normal

N1L774 = U6_cs_buffer[13] & (U3_cs_buffer[13] # N1_Icalc[31]) # !U6_cs_buffer[13] & U3_cs_buffer[13] & !N1_Icalc[31];


--N1L544 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|I~1629
--operation mode is normal

N1L544 = D1_Q[13] & (N1_Icalc[13] # N1_start_local) # !D1_Q[13] & N1_Icalc[13] & !N1_start_local;


--U6_cs_buffer[11] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_2|addcore:adder|a_csnbuffer:result_node|cs_buffer[11]
--operation mode is arithmetic

U6_cs_buffer[11] = N1_Icalc[11] $ S1_datab_node[11] $ !U6_cout[10];

--U6_cout[11] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_2|addcore:adder|a_csnbuffer:result_node|cout[11]
--operation mode is arithmetic

U6_cout[11] = CARRY(N1_Icalc[11] & S1_datab_node[11] & !U6_cout[10] # !N1_Icalc[11] & (S1_datab_node[11] # !U6_cout[10]));


--N1L81 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|\IQdivider:I4[13]~17
--operation mode is normal

N1L81 = N1_Icalc[14] & (N1_Icalc[13] # M2_q[0]) # !N1_Icalc[14] & N1_Icalc[13] & !M2_q[0];


--N1L91 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|\IQdivider:I4[13]~22
--operation mode is normal

N1L91 = N1L22 & (N1L81 # M2_q[1]) # !N1L22 & N1L81 & !M2_q[1];


--N1L373 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Idiv[13]~597
--operation mode is normal

N1L373 = N1L72 & (N1L91 # M2_q[2]) # !N1L72 & N1L91 & !M2_q[2];


--N1L473 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Idiv[13]~602
--operation mode is normal

N1L473 = M2_q[3] & (N1L173 # N1L273) # !M2_q[3] & N1L373;


--J1L75Q is slaveregister:slaveregister_inst|com_tx_data[21]~reg0
--operation mode is normal

J1L75Q_lut_out = GB1_MASTERHWDATA[21];
J1L75Q = DFFE(J1L75Q_lut_out, GLOBAL(DB1_outclock0), , , J1L53);


--E1L46 is com_dac_tx:inst_com_DAC_TX|i~665
--operation mode is normal

E1L46 = J1L75Q & (E1_SRG[22] # J1L813Q) # !J1L75Q & E1_SRG[22] & !J1L813Q;


--E1_SRG[23] is com_dac_tx:inst_com_DAC_TX|SRG[23]
--operation mode is normal

E1_SRG[23]_lut_out = E1_PSK_modulation_old & (E1_addr_cnt[11] & E1L56 # !E1_addr_cnt[11] & E1_SRG[24]) # !E1_PSK_modulation_old & E1L56;
E1_SRG[23] = DFFE(E1_SRG[23]_lut_out, GLOBAL(DB1_outclock0), , , !H1L4Q);


--N1L291 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668_rtl_644~437
--operation mode is normal

N1L291 = N1L462 & (N1L731 # S4L2 $ !N1_Icalc[31]) # !N1L462 & N1L731 & (S4L2 $ N1_Icalc[31]);


--N1L422 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668_rtl_644~757
--operation mode is normal

N1L422 = D1_I[13] & (N1_Qcalc[13] # N1_start_local) # !D1_I[13] & N1_Qcalc[13] & !N1_start_local;


--N1_Qcalc[12] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Qcalc[12]
--operation mode is normal

N1_Qcalc[12]_lut_out = N1L391 & (N1L522 # !N1L194) # !N1L391 & N1L522 & N1L194;
N1_Qcalc[12] = DFFE(N1_Qcalc[12]_lut_out, GLOBAL(DB1_outclock1), , , !H1L4Q);


--N1L86 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|\IQdivider:Q4[12]~17
--operation mode is normal

N1L86 = N1_Qcalc[13] & (N1_Qcalc[12] # M2_q[0]) # !N1_Qcalc[13] & N1_Qcalc[12] & !M2_q[0];


--N1L96 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|\IQdivider:Q4[12]~22
--operation mode is normal

N1L96 = N1L27 & (N1L86 # M2_q[1]) # !N1L27 & N1L86 & !M2_q[1];


--N1L365 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Qdiv[12]~620
--operation mode is normal

N1L365 = N1L77 & (N1L96 # M2_q[2]) # !N1L77 & N1L96 & !M2_q[2];


--S1_datab_node[12] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_0|addcore:adder|datab_node[12]
--operation mode is normal

S1_datab_node[12] = S4L2 $ (M2_q[3] & N1L265 # !M2_q[3] & N1L365);


--U3_cs_buffer[10] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_0|addcore:adder|a_csnbuffer:result_node|cs_buffer[10]
--operation mode is arithmetic

U3_cs_buffer[10] = S1_datab_node[10] $ N1_Icalc[10] $ !U3_cout[9];

--U3_cout[10] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_0|addcore:adder|a_csnbuffer:result_node|cout[10]
--operation mode is arithmetic

U3_cout[10] = CARRY(S1_datab_node[10] & (N1_Icalc[10] # !U3_cout[9]) # !S1_datab_node[10] & N1_Icalc[10] & !U3_cout[9]);


--N1_Icalc[11] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Icalc[11]
--operation mode is normal

N1_Icalc[11]_lut_out = N1L974 & (N1L744 # !N1L194) # !N1L974 & N1L744 & N1L194;
N1_Icalc[11] = DFFE(N1_Icalc[11]_lut_out, GLOBAL(DB1_outclock1), , , !H1L4Q);


--N1L874 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|I~1959
--operation mode is normal

N1L874 = U6_cs_buffer[12] & (U3_cs_buffer[12] # N1_Icalc[31]) # !U6_cs_buffer[12] & U3_cs_buffer[12] & !N1_Icalc[31];


--N1L644 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|I~1639
--operation mode is normal

N1L644 = D1_Q[12] & (N1_Icalc[12] # N1_start_local) # !D1_Q[12] & N1_Icalc[12] & !N1_start_local;


--U6_cs_buffer[10] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_2|addcore:adder|a_csnbuffer:result_node|cs_buffer[10]
--operation mode is arithmetic

U6_cs_buffer[10] = N1_Icalc[10] $ S1_datab_node[10] $ U6_cout[9];

--U6_cout[10] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_2|addcore:adder|a_csnbuffer:result_node|cout[10]
--operation mode is arithmetic

U6_cout[10] = CARRY(N1_Icalc[10] & (!U6_cout[9] # !S1_datab_node[10]) # !N1_Icalc[10] & !S1_datab_node[10] & !U6_cout[9]);


--N1L61 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|\IQdivider:I4[12]~17
--operation mode is normal

N1L61 = N1_Icalc[13] & (N1_Icalc[12] # M2_q[0]) # !N1_Icalc[13] & N1_Icalc[12] & !M2_q[0];


--N1L71 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|\IQdivider:I4[12]~22
--operation mode is normal

N1L71 = N1L02 & (N1L61 # M2_q[1]) # !N1L02 & N1L61 & !M2_q[1];


--N1L963 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Idiv[12]~607
--operation mode is normal

N1L963 = N1L52 & (N1L71 # M2_q[2]) # !N1L52 & N1L71 & !M2_q[2];


--N1L073 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Idiv[12]~612
--operation mode is normal

N1L073 = M2_q[3] & (N1L193 # N1L293) # !M2_q[3] & N1L963;


--J1L85Q is slaveregister:slaveregister_inst|com_tx_data[22]~reg0
--operation mode is normal

J1L85Q_lut_out = GB1_MASTERHWDATA[22];
J1L85Q = DFFE(J1L85Q_lut_out, GLOBAL(DB1_outclock0), , , J1L53);


--E1L56 is com_dac_tx:inst_com_DAC_TX|i~675
--operation mode is normal

E1L56 = J1L85Q & (E1_SRG[23] # J1L813Q) # !J1L85Q & E1_SRG[23] & !J1L813Q;


--E1_SRG[24] is com_dac_tx:inst_com_DAC_TX|SRG[24]
--operation mode is normal

E1_SRG[24]_lut_out = E1_PSK_modulation_old & (E1_addr_cnt[11] & E1L66 # !E1_addr_cnt[11] & E1_SRG[25]) # !E1_PSK_modulation_old & E1L66;
E1_SRG[24] = DFFE(E1_SRG[24]_lut_out, GLOBAL(DB1_outclock0), , , !H1L4Q);


--N1L391 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668_rtl_644~447
--operation mode is normal

N1L391 = N1L262 & (N1L531 # S4L2 $ !N1_Icalc[31]) # !N1L262 & N1L531 & (S4L2 $ N1_Icalc[31]);


--N1L522 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668_rtl_644~767
--operation mode is normal

N1L522 = D1_I[12] & (N1_Qcalc[12] # N1_start_local) # !D1_I[12] & N1_Qcalc[12] & !N1_start_local;


--N1_Qcalc[11] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Qcalc[11]
--operation mode is normal

N1_Qcalc[11]_lut_out = N1L491 & (N1L622 # !N1L194) # !N1L491 & N1L622 & N1L194;
N1_Qcalc[11] = DFFE(N1_Qcalc[11]_lut_out, GLOBAL(DB1_outclock1), , , !H1L4Q);


--N1L66 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|\IQdivider:Q4[11]~17
--operation mode is normal

N1L66 = N1_Qcalc[12] & (N1_Qcalc[11] # M2_q[0]) # !N1_Qcalc[12] & N1_Qcalc[11] & !M2_q[0];


--N1L76 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|\IQdivider:Q4[11]~22
--operation mode is normal

N1L76 = N1L07 & (N1L66 # M2_q[1]) # !N1L07 & N1L66 & !M2_q[1];


--N1L155 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Qdiv[3]~720
--operation mode is normal

N1L155 = N1L57 & (N1L76 # M2_q[2]) # !N1L57 & N1L76 & !M2_q[2];


--S1_datab_node[11] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_0|addcore:adder|datab_node[11]
--operation mode is normal

S1_datab_node[11] = S4L2 $ (M2_q[3] & N1L165 # !M2_q[3] & N1L155);


--U3_cs_buffer[9] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_0|addcore:adder|a_csnbuffer:result_node|cs_buffer[9]
--operation mode is arithmetic

U3_cs_buffer[9] = S1_datab_node[9] $ N1_Icalc[9] $ U3_cout[8];

--U3_cout[9] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_0|addcore:adder|a_csnbuffer:result_node|cout[9]
--operation mode is arithmetic

U3_cout[9] = CARRY(S1_datab_node[9] & !N1_Icalc[9] & !U3_cout[8] # !S1_datab_node[9] & (!U3_cout[8] # !N1_Icalc[9]));


--N1_Icalc[10] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Icalc[10]
--operation mode is normal

N1_Icalc[10]_lut_out = N1L084 & (N1L844 # !N1L194) # !N1L084 & N1L844 & N1L194;
N1_Icalc[10] = DFFE(N1_Icalc[10]_lut_out, GLOBAL(DB1_outclock1), , , !H1L4Q);


--N1L974 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|I~1969
--operation mode is normal

N1L974 = U6_cs_buffer[11] & (U3_cs_buffer[11] # N1_Icalc[31]) # !U6_cs_buffer[11] & U3_cs_buffer[11] & !N1_Icalc[31];


--N1L744 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|I~1649
--operation mode is normal

N1L744 = D1_Q[11] & (N1_Icalc[11] # N1_start_local) # !D1_Q[11] & N1_Icalc[11] & !N1_start_local;


--U6_cs_buffer[9] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_2|addcore:adder|a_csnbuffer:result_node|cs_buffer[9]
--operation mode is arithmetic

U6_cs_buffer[9] = N1_Icalc[9] $ S1_datab_node[9] $ !U6_cout[8];

--U6_cout[9] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_2|addcore:adder|a_csnbuffer:result_node|cout[9]
--operation mode is arithmetic

U6_cout[9] = CARRY(N1_Icalc[9] & S1_datab_node[9] & !U6_cout[8] # !N1_Icalc[9] & (S1_datab_node[9] # !U6_cout[8]));


--N1L41 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|\IQdivider:I4[11]~17
--operation mode is normal

N1L41 = N1_Icalc[12] & (N1_Icalc[11] # M2_q[0]) # !N1_Icalc[12] & N1_Icalc[11] & !M2_q[0];


--N1L51 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|\IQdivider:I4[11]~22
--operation mode is normal

N1L51 = N1L81 & (N1L41 # M2_q[1]) # !N1L81 & N1L41 & !M2_q[1];


--N1L153 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Idiv[3]~707
--operation mode is normal

N1L153 = N1L32 & (N1L51 # M2_q[2]) # !N1L32 & N1L51 & !M2_q[2];


--N1L863 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Idiv[11]~622
--operation mode is normal

N1L863 = M2_q[3] & (N1L783 # N1L883) # !M2_q[3] & N1L153;


--J1L95Q is slaveregister:slaveregister_inst|com_tx_data[23]~reg0
--operation mode is normal

J1L95Q_lut_out = GB1_MASTERHWDATA[23];
J1L95Q = DFFE(J1L95Q_lut_out, GLOBAL(DB1_outclock0), , , J1L53);


--E1L66 is com_dac_tx:inst_com_DAC_TX|i~685
--operation mode is normal

E1L66 = J1L95Q & (E1_SRG[24] # J1L813Q) # !J1L95Q & E1_SRG[24] & !J1L813Q;


--E1_SRG[25] is com_dac_tx:inst_com_DAC_TX|SRG[25]
--operation mode is normal

E1_SRG[25]_lut_out = E1_PSK_modulation_old & (E1_addr_cnt[11] & E1L76 # !E1_addr_cnt[11] & E1_SRG[26]) # !E1_PSK_modulation_old & E1L76;
E1_SRG[25] = DFFE(E1_SRG[25]_lut_out, GLOBAL(DB1_outclock0), , , !H1L4Q);


--N1L491 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668_rtl_644~457
--operation mode is normal

N1L491 = N1L062 & (N1L331 # S4L2 $ !N1_Icalc[31]) # !N1L062 & N1L331 & (S4L2 $ N1_Icalc[31]);


--N1L622 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668_rtl_644~777
--operation mode is normal

N1L622 = D1_I[11] & (N1_Qcalc[11] # N1_start_local) # !D1_I[11] & N1_Qcalc[11] & !N1_start_local;


--N1_Qcalc[10] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Qcalc[10]
--operation mode is normal

N1_Qcalc[10]_lut_out = N1L591 & (N1L722 # !N1L194) # !N1L591 & N1L722 & N1L194;
N1_Qcalc[10] = DFFE(N1_Qcalc[10]_lut_out, GLOBAL(DB1_outclock1), , , !H1L4Q);


--N1L46 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|\IQdivider:Q4[10]~17
--operation mode is normal

N1L46 = N1_Qcalc[11] & (N1_Qcalc[10] # M2_q[0]) # !N1_Qcalc[11] & N1_Qcalc[10] & !M2_q[0];


--N1L56 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|\IQdivider:Q4[10]~22
--operation mode is normal

N1L56 = N1L86 & (N1L46 # M2_q[1]) # !N1L86 & N1L46 & !M2_q[1];


--N1L645 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Qdiv[2]~740
--operation mode is normal

N1L645 = N1L37 & (N1L56 # M2_q[2]) # !N1L37 & N1L56 & !M2_q[2];


--S1_datab_node[10] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_0|addcore:adder|datab_node[10]
--operation mode is normal

S1_datab_node[10] = S4L2 $ (M2_q[3] & N1L065 # !M2_q[3] & N1L645);


--U3_cs_buffer[8] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_0|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]
--operation mode is arithmetic

U3_cs_buffer[8] = S1_datab_node[8] $ N1_Icalc[8] $ !U3_cout[7];

--U3_cout[8] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_0|addcore:adder|a_csnbuffer:result_node|cout[8]
--operation mode is arithmetic

U3_cout[8] = CARRY(S1_datab_node[8] & (N1_Icalc[8] # !U3_cout[7]) # !S1_datab_node[8] & N1_Icalc[8] & !U3_cout[7]);


--N1_Icalc[9] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Icalc[9]
--operation mode is normal

N1_Icalc[9]_lut_out = N1L184 & (N1L944 # !N1L194) # !N1L184 & N1L944 & N1L194;
N1_Icalc[9] = DFFE(N1_Icalc[9]_lut_out, GLOBAL(DB1_outclock1), , , !H1L4Q);


--N1L084 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|I~1979
--operation mode is normal

N1L084 = U6_cs_buffer[10] & (U3_cs_buffer[10] # N1_Icalc[31]) # !U6_cs_buffer[10] & U3_cs_buffer[10] & !N1_Icalc[31];


--N1L844 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|I~1659
--operation mode is normal

N1L844 = D1_Q[10] & (N1_Icalc[10] # N1_start_local) # !D1_Q[10] & N1_Icalc[10] & !N1_start_local;


--U6_cs_buffer[8] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_2|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]
--operation mode is arithmetic

U6_cs_buffer[8] = N1_Icalc[8] $ S1_datab_node[8] $ U6_cout[7];

--U6_cout[8] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_2|addcore:adder|a_csnbuffer:result_node|cout[8]
--operation mode is arithmetic

U6_cout[8] = CARRY(N1_Icalc[8] & (!U6_cout[7] # !S1_datab_node[8]) # !N1_Icalc[8] & !S1_datab_node[8] & !U6_cout[7]);


--N1L21 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|\IQdivider:I4[10]~17
--operation mode is normal

N1L21 = N1_Icalc[11] & (N1_Icalc[10] # M2_q[0]) # !N1_Icalc[11] & N1_Icalc[10] & !M2_q[0];


--N1L31 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|\IQdivider:I4[10]~22
--operation mode is normal

N1L31 = N1L61 & (N1L21 # M2_q[1]) # !N1L61 & N1L21 & !M2_q[1];


--N1L543 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Idiv[2]~727
--operation mode is normal

N1L543 = N1L12 & (N1L31 # M2_q[2]) # !N1L12 & N1L31 & !M2_q[2];


--N1L763 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Idiv[10]~632
--operation mode is normal

N1L763 = M2_q[3] & (N1L483 # N1L583) # !M2_q[3] & N1L543;


--J1L06Q is slaveregister:slaveregister_inst|com_tx_data[24]~reg0
--operation mode is normal

J1L06Q_lut_out = GB1_MASTERHWDATA[24];
J1L06Q = DFFE(J1L06Q_lut_out, GLOBAL(DB1_outclock0), , , J1L53);


--E1L76 is com_dac_tx:inst_com_DAC_TX|i~695
--operation mode is normal

E1L76 = J1L06Q & (E1_SRG[25] # J1L813Q) # !J1L06Q & E1_SRG[25] & !J1L813Q;


--E1_SRG[26] is com_dac_tx:inst_com_DAC_TX|SRG[26]
--operation mode is normal

E1_SRG[26]_lut_out = E1_PSK_modulation_old & (E1_addr_cnt[11] & E1L86 # !E1_addr_cnt[11] & E1_SRG[27]) # !E1_PSK_modulation_old & E1L86;
E1_SRG[26] = DFFE(E1_SRG[26]_lut_out, GLOBAL(DB1_outclock0), , , !H1L4Q);


--N1L591 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668_rtl_644~467
--operation mode is normal

N1L591 = N1L852 & (N1L131 # S4L2 $ !N1_Icalc[31]) # !N1L852 & N1L131 & (S4L2 $ N1_Icalc[31]);


--N1L722 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668_rtl_644~787
--operation mode is normal

N1L722 = D1_I[10] & (N1_Qcalc[10] # N1_start_local) # !D1_I[10] & N1_Qcalc[10] & !N1_start_local;


--N1_Qcalc[9] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Qcalc[9]
--operation mode is normal

N1_Qcalc[9]_lut_out = N1L691 & (N1L822 # !N1L194) # !N1L691 & N1L822 & N1L194;
N1_Qcalc[9] = DFFE(N1_Qcalc[9]_lut_out, GLOBAL(DB1_outclock1), , , !H1L4Q);


--N1L26 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|\IQdivider:Q4[9]~17
--operation mode is normal

N1L26 = N1_Qcalc[10] & (N1_Qcalc[9] # M2_q[0]) # !N1_Qcalc[10] & N1_Qcalc[9] & !M2_q[0];


--N1L36 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|\IQdivider:Q4[9]~22
--operation mode is normal

N1L36 = N1L66 & (N1L26 # M2_q[1]) # !N1L66 & N1L26 & !M2_q[1];


--N1L145 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Qdiv[1]~760
--operation mode is normal

N1L145 = N1L17 & (N1L36 # M2_q[2]) # !N1L17 & N1L36 & !M2_q[2];


--S1_datab_node[9] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_0|addcore:adder|datab_node[9]
--operation mode is normal

S1_datab_node[9] = S4L2 $ (M2_q[3] & N1L955 # !M2_q[3] & N1L145);


--U3_cs_buffer[7] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_0|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]
--operation mode is arithmetic

U3_cs_buffer[7] = S1_datab_node[7] $ N1_Icalc[7] $ U3_cout[6];

--U3_cout[7] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_0|addcore:adder|a_csnbuffer:result_node|cout[7]
--operation mode is arithmetic

U3_cout[7] = CARRY(S1_datab_node[7] & !N1_Icalc[7] & !U3_cout[6] # !S1_datab_node[7] & (!U3_cout[6] # !N1_Icalc[7]));


--N1_Icalc[8] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Icalc[8]
--operation mode is normal

N1_Icalc[8]_lut_out = N1L284 & (N1L054 # !N1L194) # !N1L284 & N1L054 & N1L194;
N1_Icalc[8] = DFFE(N1_Icalc[8]_lut_out, GLOBAL(DB1_outclock1), , , !H1L4Q);


--N1L184 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|I~1989
--operation mode is normal

N1L184 = U6_cs_buffer[9] & (U3_cs_buffer[9] # N1_Icalc[31]) # !U6_cs_buffer[9] & U3_cs_buffer[9] & !N1_Icalc[31];


--N1L944 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|I~1669
--operation mode is normal

N1L944 = D1_Q[9] & (N1_Icalc[9] # N1_start_local) # !D1_Q[9] & N1_Icalc[9] & !N1_start_local;


--U6_cs_buffer[7] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_2|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]
--operation mode is arithmetic

U6_cs_buffer[7] = N1_Icalc[7] $ S1_datab_node[7] $ !U6_cout[6];

--U6_cout[7] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_2|addcore:adder|a_csnbuffer:result_node|cout[7]
--operation mode is arithmetic

U6_cout[7] = CARRY(N1_Icalc[7] & S1_datab_node[7] & !U6_cout[6] # !N1_Icalc[7] & (S1_datab_node[7] # !U6_cout[6]));


--N1L01 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|\IQdivider:I4[9]~17
--operation mode is normal

N1L01 = N1_Icalc[10] & (N1_Icalc[9] # M2_q[0]) # !N1_Icalc[10] & N1_Icalc[9] & !M2_q[0];


--N1L11 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|\IQdivider:I4[9]~22
--operation mode is normal

N1L11 = N1L41 & (N1L01 # M2_q[1]) # !N1L41 & N1L01 & !M2_q[1];


--N1L933 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Idiv[1]~747
--operation mode is normal

N1L933 = N1L91 & (N1L11 # M2_q[2]) # !N1L91 & N1L11 & !M2_q[2];


--N1L663 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Idiv[9]~642
--operation mode is normal

N1L663 = N1L563 & (N1L933 # M2_q[3]) # !N1L563 & N1L933 & !M2_q[3];


--J1L16Q is slaveregister:slaveregister_inst|com_tx_data[25]~reg0
--operation mode is normal

J1L16Q_lut_out = GB1_MASTERHWDATA[25];
J1L16Q = DFFE(J1L16Q_lut_out, GLOBAL(DB1_outclock0), , , J1L53);


--E1L86 is com_dac_tx:inst_com_DAC_TX|i~705
--operation mode is normal

E1L86 = J1L16Q & (E1_SRG[26] # J1L813Q) # !J1L16Q & E1_SRG[26] & !J1L813Q;


--E1_SRG[27] is com_dac_tx:inst_com_DAC_TX|SRG[27]
--operation mode is normal

E1_SRG[27]_lut_out = E1_PSK_modulation_old & (E1_addr_cnt[11] & E1L96 # !E1_addr_cnt[11] & E1_SRG[28]) # !E1_PSK_modulation_old & E1L96;
E1_SRG[27] = DFFE(E1_SRG[27]_lut_out, GLOBAL(DB1_outclock0), , , !H1L4Q);


--N1L691 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668_rtl_644~477
--operation mode is normal

N1L691 = N1L652 & (N1L921 # S4L2 $ !N1_Icalc[31]) # !N1L652 & N1L921 & (S4L2 $ N1_Icalc[31]);


--N1L822 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668_rtl_644~797
--operation mode is normal

N1L822 = D1_I[9] & (N1_Qcalc[9] # N1_start_local) # !D1_I[9] & N1_Qcalc[9] & !N1_start_local;


--N1_Qcalc[8] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Qcalc[8]
--operation mode is normal

N1_Qcalc[8]_lut_out = N1L791 & (N1L922 # !N1L194) # !N1L791 & N1L922 & N1L194;
N1_Qcalc[8] = DFFE(N1_Qcalc[8]_lut_out, GLOBAL(DB1_outclock1), , , !H1L4Q);


--N1L06 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|\IQdivider:Q4[8]~17
--operation mode is normal

N1L06 = N1_Qcalc[9] & (N1_Qcalc[8] # M2_q[0]) # !N1_Qcalc[9] & N1_Qcalc[8] & !M2_q[0];


--N1L16 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|\IQdivider:Q4[8]~22
--operation mode is normal

N1L16 = N1L46 & (N1L06 # M2_q[1]) # !N1L46 & N1L06 & !M2_q[1];


--N1L635 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Qdiv[0]~780
--operation mode is normal

N1L635 = N1L96 & (N1L16 # M2_q[2]) # !N1L96 & N1L16 & !M2_q[2];


--S1_datab_node[8] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_0|addcore:adder|datab_node[8]
--operation mode is normal

S1_datab_node[8] = S4L2 $ (M2_q[3] & N1L965 # !M2_q[3] & N1L635);


--U3_cs_buffer[6] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]
--operation mode is arithmetic

U3_cs_buffer[6] = S1_datab_node[6] $ N1_Icalc[6] $ !U3_cout[5];

--U3_cout[6] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_0|addcore:adder|a_csnbuffer:result_node|cout[6]
--operation mode is arithmetic

U3_cout[6] = CARRY(S1_datab_node[6] & (N1_Icalc[6] # !U3_cout[5]) # !S1_datab_node[6] & N1_Icalc[6] & !U3_cout[5]);


--N1_Icalc[7] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Icalc[7]
--operation mode is normal

N1_Icalc[7]_lut_out = N1L384 & (N1L154 # !N1L194) # !N1L384 & N1L154 & N1L194;
N1_Icalc[7] = DFFE(N1_Icalc[7]_lut_out, GLOBAL(DB1_outclock1), , , !H1L4Q);


--N1L284 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|I~1999
--operation mode is normal

N1L284 = U6_cs_buffer[8] & (U3_cs_buffer[8] # N1_Icalc[31]) # !U6_cs_buffer[8] & U3_cs_buffer[8] & !N1_Icalc[31];


--N1L054 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|I~1679
--operation mode is normal

N1L054 = D1_Q[8] & (N1_Icalc[8] # N1_start_local) # !D1_Q[8] & N1_Icalc[8] & !N1_start_local;


--U6_cs_buffer[6] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_2|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]
--operation mode is arithmetic

U6_cs_buffer[6] = N1_Icalc[6] $ S1_datab_node[6] $ U6_cout[5];

--U6_cout[6] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_2|addcore:adder|a_csnbuffer:result_node|cout[6]
--operation mode is arithmetic

U6_cout[6] = CARRY(N1_Icalc[6] & (!U6_cout[5] # !S1_datab_node[6]) # !N1_Icalc[6] & !S1_datab_node[6] & !U6_cout[5]);


--N1L8 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|\IQdivider:I4[8]~17
--operation mode is normal

N1L8 = N1_Icalc[9] & (N1_Icalc[8] # M2_q[0]) # !N1_Icalc[9] & N1_Icalc[8] & !M2_q[0];


--N1L9 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|\IQdivider:I4[8]~22
--operation mode is normal

N1L9 = N1L21 & (N1L8 # M2_q[1]) # !N1L21 & N1L8 & !M2_q[1];


--N1L433 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Idiv[0]~767
--operation mode is normal

N1L433 = N1L71 & (N1L9 # M2_q[2]) # !N1L71 & N1L9 & !M2_q[2];


--N1L463 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Idiv[8]~652
--operation mode is normal

N1L463 = N1L183 & (N1L433 # M2_q[3]) # !N1L183 & N1L433 & !M2_q[3];


--J1L26Q is slaveregister:slaveregister_inst|com_tx_data[26]~reg0
--operation mode is normal

J1L26Q_lut_out = GB1_MASTERHWDATA[26];
J1L26Q = DFFE(J1L26Q_lut_out, GLOBAL(DB1_outclock0), , , J1L53);


--E1L96 is com_dac_tx:inst_com_DAC_TX|i~715
--operation mode is normal

E1L96 = J1L26Q & (E1_SRG[27] # J1L813Q) # !J1L26Q & E1_SRG[27] & !J1L813Q;


--E1_SRG[28] is com_dac_tx:inst_com_DAC_TX|SRG[28]
--operation mode is normal

E1_SRG[28]_lut_out = E1_PSK_modulation_old & (E1_addr_cnt[11] & E1L07 # !E1_addr_cnt[11] & E1_SRG[29]) # !E1_PSK_modulation_old & E1L07;
E1_SRG[28] = DFFE(E1_SRG[28]_lut_out, GLOBAL(DB1_outclock0), , , !H1L4Q);


--N1L791 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668_rtl_644~487
--operation mode is normal

N1L791 = N1L452 & (N1L721 # S4L2 $ !N1_Icalc[31]) # !N1L452 & N1L721 & (S4L2 $ N1_Icalc[31]);


--N1L922 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668_rtl_644~807
--operation mode is normal

N1L922 = D1_I[8] & (N1_Qcalc[8] # N1_start_local) # !D1_I[8] & N1_Qcalc[8] & !N1_start_local;


--N1_Qcalc[7] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Qcalc[7]
--operation mode is normal

N1_Qcalc[7]_lut_out = N1L891 & (N1L032 # !N1L194) # !N1L891 & N1L032 & N1L194;
N1_Qcalc[7] = DFFE(N1_Qcalc[7]_lut_out, GLOBAL(DB1_outclock1), , , !H1L4Q);


--N1L85 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|\IQdivider:Q4[7]~17
--operation mode is normal

N1L85 = N1_Qcalc[8] & (N1_Qcalc[7] # M2_q[0]) # !N1_Qcalc[8] & N1_Qcalc[7] & !M2_q[0];


--N1L95 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|\IQdivider:Q4[7]~22
--operation mode is normal

N1L95 = N1L26 & (N1L85 # M2_q[1]) # !N1L26 & N1L85 & !M2_q[1];


--N1L855 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Qdiv[7]~670
--operation mode is normal

N1L855 = N1L76 & (N1L95 # M2_q[2]) # !N1L76 & N1L95 & !M2_q[2];


--S1_datab_node[7] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_0|addcore:adder|datab_node[7]
--operation mode is normal

S1_datab_node[7] = S4L2 $ (M2_q[3] & N1L765 # !M2_q[3] & N1L855);


--U3_cs_buffer[5] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]
--operation mode is arithmetic

U3_cs_buffer[5] = S1_datab_node[5] $ N1_Icalc[5] $ U3_cout[4];

--U3_cout[5] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_0|addcore:adder|a_csnbuffer:result_node|cout[5]
--operation mode is arithmetic

U3_cout[5] = CARRY(S1_datab_node[5] & !N1_Icalc[5] & !U3_cout[4] # !S1_datab_node[5] & (!U3_cout[4] # !N1_Icalc[5]));


--N1_Icalc[6] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Icalc[6]
--operation mode is normal

N1_Icalc[6]_lut_out = N1L484 & (N1L254 # !N1L194) # !N1L484 & N1L254 & N1L194;
N1_Icalc[6] = DFFE(N1_Icalc[6]_lut_out, GLOBAL(DB1_outclock1), , , !H1L4Q);


--N1L384 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|I~2009
--operation mode is normal

N1L384 = U6_cs_buffer[7] & (U3_cs_buffer[7] # N1_Icalc[31]) # !U6_cs_buffer[7] & U3_cs_buffer[7] & !N1_Icalc[31];


--N1L154 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|I~1689
--operation mode is normal

N1L154 = D1_Q[7] & (N1_Icalc[7] # N1_start_local) # !D1_Q[7] & N1_Icalc[7] & !N1_start_local;


--U6_cs_buffer[5] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_2|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]
--operation mode is arithmetic

U6_cs_buffer[5] = N1_Icalc[5] $ S1_datab_node[5] $ !U6_cout[4];

--U6_cout[5] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_2|addcore:adder|a_csnbuffer:result_node|cout[5]
--operation mode is arithmetic

U6_cout[5] = CARRY(N1_Icalc[5] & S1_datab_node[5] & !U6_cout[4] # !N1_Icalc[5] & (S1_datab_node[5] # !U6_cout[4]));


--N1L6 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|\IQdivider:I4[7]~17
--operation mode is normal

N1L6 = N1_Icalc[8] & (N1_Icalc[7] # M2_q[0]) # !N1_Icalc[8] & N1_Icalc[7] & !M2_q[0];


--N1L7 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|\IQdivider:I4[7]~22
--operation mode is normal

N1L7 = N1L01 & (N1L6 # M2_q[1]) # !N1L01 & N1L6 & !M2_q[1];


--N1L263 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Idiv[7]~657
--operation mode is normal

N1L263 = N1L51 & (N1L7 # M2_q[2]) # !N1L51 & N1L7 & !M2_q[2];


--N1L363 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Idiv[7]~662
--operation mode is normal

N1L363 = N1L973 & (N1L263 # M2_q[3]) # !N1L973 & N1L263 & !M2_q[3];


--J1L36Q is slaveregister:slaveregister_inst|com_tx_data[27]~reg0
--operation mode is normal

J1L36Q_lut_out = GB1_MASTERHWDATA[27];
J1L36Q = DFFE(J1L36Q_lut_out, GLOBAL(DB1_outclock0), , , J1L53);


--E1L07 is com_dac_tx:inst_com_DAC_TX|i~725
--operation mode is normal

E1L07 = J1L36Q & (E1_SRG[28] # J1L813Q) # !J1L36Q & E1_SRG[28] & !J1L813Q;


--E1_SRG[29] is com_dac_tx:inst_com_DAC_TX|SRG[29]
--operation mode is normal

E1_SRG[29]_lut_out = E1_PSK_modulation_old & (E1_addr_cnt[11] & E1L17 # !E1_addr_cnt[11] & E1_SRG[30]) # !E1_PSK_modulation_old & E1L17;
E1_SRG[29] = DFFE(E1_SRG[29]_lut_out, GLOBAL(DB1_outclock0), , , !H1L4Q);


--N1L891 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668_rtl_644~497
--operation mode is normal

N1L891 = N1L252 & (N1L521 # S4L2 $ !N1_Icalc[31]) # !N1L252 & N1L521 & (S4L2 $ N1_Icalc[31]);


--N1L032 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668_rtl_644~817
--operation mode is normal

N1L032 = D1_I[7] & (N1_Qcalc[7] # N1_start_local) # !D1_I[7] & N1_Qcalc[7] & !N1_start_local;


--N1_Qcalc[6] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Qcalc[6]
--operation mode is normal

N1_Qcalc[6]_lut_out = N1L991 & (N1L132 # !N1L194) # !N1L991 & N1L132 & N1L194;
N1_Qcalc[6] = DFFE(N1_Qcalc[6]_lut_out, GLOBAL(DB1_outclock1), , , !H1L4Q);


--N1L65 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|\IQdivider:Q4[6]~17
--operation mode is normal

N1L65 = N1_Qcalc[7] & (N1_Qcalc[6] # M2_q[0]) # !N1_Qcalc[7] & N1_Qcalc[6] & !M2_q[0];


--N1L75 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|\IQdivider:Q4[6]~22
--operation mode is normal

N1L75 = N1L06 & (N1L65 # M2_q[1]) # !N1L06 & N1L65 & !M2_q[1];


--N1L755 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Qdiv[6]~680
--operation mode is normal

N1L755 = N1L56 & (N1L75 # M2_q[2]) # !N1L56 & N1L75 & !M2_q[2];


--S1_datab_node[6] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_0|addcore:adder|datab_node[6]
--operation mode is normal

S1_datab_node[6] = S4L2 $ (M2_q[3] & N1L565 # !M2_q[3] & N1L755);


--U3_cs_buffer[4] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]
--operation mode is arithmetic

U3_cs_buffer[4] = S1_datab_node[4] $ N1_Icalc[4] $ !U3_cout[3];

--U3_cout[4] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_0|addcore:adder|a_csnbuffer:result_node|cout[4]
--operation mode is arithmetic

U3_cout[4] = CARRY(S1_datab_node[4] & (N1_Icalc[4] # !U3_cout[3]) # !S1_datab_node[4] & N1_Icalc[4] & !U3_cout[3]);


--N1_Icalc[5] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Icalc[5]
--operation mode is normal

N1_Icalc[5]_lut_out = N1L584 & (N1L354 # !N1L194) # !N1L584 & N1L354 & N1L194;
N1_Icalc[5] = DFFE(N1_Icalc[5]_lut_out, GLOBAL(DB1_outclock1), , , !H1L4Q);


--N1L484 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|I~2019
--operation mode is normal

N1L484 = U6_cs_buffer[6] & (U3_cs_buffer[6] # N1_Icalc[31]) # !U6_cs_buffer[6] & U3_cs_buffer[6] & !N1_Icalc[31];


--N1L254 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|I~1699
--operation mode is normal

N1L254 = D1_Q[6] & (N1_Icalc[6] # N1_start_local) # !D1_Q[6] & N1_Icalc[6] & !N1_start_local;


--U6_cs_buffer[4] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_2|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]
--operation mode is arithmetic

U6_cs_buffer[4] = N1_Icalc[4] $ S1_datab_node[4] $ U6_cout[3];

--U6_cout[4] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_2|addcore:adder|a_csnbuffer:result_node|cout[4]
--operation mode is arithmetic

U6_cout[4] = CARRY(N1_Icalc[4] & (!U6_cout[3] # !S1_datab_node[4]) # !N1_Icalc[4] & !S1_datab_node[4] & !U6_cout[3]);


--N1L4 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|\IQdivider:I4[6]~17
--operation mode is normal

N1L4 = N1_Icalc[7] & (N1_Icalc[6] # M2_q[0]) # !N1_Icalc[7] & N1_Icalc[6] & !M2_q[0];


--N1L5 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|\IQdivider:I4[6]~22
--operation mode is normal

N1L5 = N1L8 & (N1L4 # M2_q[1]) # !N1L8 & N1L4 & !M2_q[1];


--N1L063 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Idiv[6]~667
--operation mode is normal

N1L063 = N1L31 & (N1L5 # M2_q[2]) # !N1L31 & N1L5 & !M2_q[2];


--N1L163 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Idiv[6]~672
--operation mode is normal

N1L163 = N1L773 & (N1L063 # M2_q[3]) # !N1L773 & N1L063 & !M2_q[3];


--J1L46Q is slaveregister:slaveregister_inst|com_tx_data[28]~reg0
--operation mode is normal

J1L46Q_lut_out = GB1_MASTERHWDATA[28];
J1L46Q = DFFE(J1L46Q_lut_out, GLOBAL(DB1_outclock0), , , J1L53);


--E1L17 is com_dac_tx:inst_com_DAC_TX|i~735
--operation mode is normal

E1L17 = J1L46Q & (E1_SRG[29] # J1L813Q) # !J1L46Q & E1_SRG[29] & !J1L813Q;


--E1_SRG[30] is com_dac_tx:inst_com_DAC_TX|SRG[30]
--operation mode is normal

E1_SRG[30]_lut_out = E1_PSK_modulation_old & (E1_addr_cnt[11] & E1L27 # !E1_addr_cnt[11] & E1_SRG[31]) # !E1_PSK_modulation_old & E1L27;
E1_SRG[30] = DFFE(E1_SRG[30]_lut_out, GLOBAL(DB1_outclock0), , , !H1L4Q);


--N1L991 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668_rtl_644~507
--operation mode is normal

N1L991 = N1L052 & (N1L321 # S4L2 $ !N1_Icalc[31]) # !N1L052 & N1L321 & (S4L2 $ N1_Icalc[31]);


--N1L132 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668_rtl_644~827
--operation mode is normal

N1L132 = D1_I[6] & (N1_Qcalc[6] # N1_start_local) # !D1_I[6] & N1_Qcalc[6] & !N1_start_local;


--N1_Qcalc[5] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Qcalc[5]
--operation mode is normal

N1_Qcalc[5]_lut_out = N1L002 & (N1L232 # !N1L194) # !N1L002 & N1L232 & N1L194;
N1_Qcalc[5] = DFFE(N1_Qcalc[5]_lut_out, GLOBAL(DB1_outclock1), , , !H1L4Q);


--N1L055 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Qdiv[3]~710
--operation mode is normal

N1L055 = N1_Qcalc[6] & (N1_Qcalc[5] # M2_q[0]) # !N1_Qcalc[6] & N1_Qcalc[5] & !M2_q[0];


--N1L55 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|\IQdivider:Q4[5]~22
--operation mode is normal

N1L55 = N1L85 & (N1L055 # M2_q[1]) # !N1L85 & N1L055 & !M2_q[1];


--N1L655 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Qdiv[5]~690
--operation mode is normal

N1L655 = N1L36 & (N1L55 # M2_q[2]) # !N1L36 & N1L55 & !M2_q[2];


--S1_datab_node[5] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_0|addcore:adder|datab_node[5]
--operation mode is normal

S1_datab_node[5] = S4L2 $ (M2_q[3] & N1L465 # !M2_q[3] & N1L655);


--U3_cs_buffer[3] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]
--operation mode is arithmetic

U3_cs_buffer[3] = S1_datab_node[3] $ N1_Icalc[3] $ U3_cout[2];

--U3_cout[3] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_0|addcore:adder|a_csnbuffer:result_node|cout[3]
--operation mode is arithmetic

U3_cout[3] = CARRY(S1_datab_node[3] & !N1_Icalc[3] & !U3_cout[2] # !S1_datab_node[3] & (!U3_cout[2] # !N1_Icalc[3]));


--N1_Icalc[4] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Icalc[4]
--operation mode is normal

N1_Icalc[4]_lut_out = N1L684 & (N1L454 # !N1L194) # !N1L684 & N1L454 & N1L194;
N1_Icalc[4] = DFFE(N1_Icalc[4]_lut_out, GLOBAL(DB1_outclock1), , , !H1L4Q);


--N1L584 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|I~2029
--operation mode is normal

N1L584 = U6_cs_buffer[5] & (U3_cs_buffer[5] # N1_Icalc[31]) # !U6_cs_buffer[5] & U3_cs_buffer[5] & !N1_Icalc[31];


--N1L354 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|I~1709
--operation mode is normal

N1L354 = D1_Q[5] & (N1_Icalc[5] # N1_start_local) # !D1_Q[5] & N1_Icalc[5] & !N1_start_local;


--U6_cs_buffer[3] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_2|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]
--operation mode is arithmetic

U6_cs_buffer[3] = N1_Icalc[3] $ S1_datab_node[3] $ !U6_cout[2];

--U6_cout[3] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_2|addcore:adder|a_csnbuffer:result_node|cout[3]
--operation mode is arithmetic

U6_cout[3] = CARRY(N1_Icalc[3] & S1_datab_node[3] & !U6_cout[2] # !N1_Icalc[3] & (S1_datab_node[3] # !U6_cout[2]));


--N1L053 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Idiv[3]~697
--operation mode is normal

N1L053 = N1_Icalc[6] & (N1_Icalc[5] # M2_q[0]) # !N1_Icalc[6] & N1_Icalc[5] & !M2_q[0];


--N1L3 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|\IQdivider:I4[5]~22
--operation mode is normal

N1L3 = N1L6 & (N1L053 # M2_q[1]) # !N1L6 & N1L053 & !M2_q[1];


--N1L853 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Idiv[5]~677
--operation mode is normal

N1L853 = N1L11 & (N1L3 # M2_q[2]) # !N1L11 & N1L3 & !M2_q[2];


--N1L953 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Idiv[5]~682
--operation mode is normal

N1L953 = N1L373 & (N1L853 # M2_q[3]) # !N1L373 & N1L853 & !M2_q[3];


--J1L56Q is slaveregister:slaveregister_inst|com_tx_data[29]~reg0
--operation mode is normal

J1L56Q_lut_out = GB1_MASTERHWDATA[29];
J1L56Q = DFFE(J1L56Q_lut_out, GLOBAL(DB1_outclock0), , , J1L53);


--E1L27 is com_dac_tx:inst_com_DAC_TX|i~745
--operation mode is normal

E1L27 = J1L56Q & (E1_SRG[30] # J1L813Q) # !J1L56Q & E1_SRG[30] & !J1L813Q;


--E1_SRG[31] is com_dac_tx:inst_com_DAC_TX|SRG[31]
--operation mode is normal

E1_SRG[31]_lut_out = E1_PSK_modulation_old & (E1_addr_cnt[11] & E1L37 # !E1_addr_cnt[11] & E1_SRG[32]) # !E1_PSK_modulation_old & E1L37;
E1_SRG[31] = DFFE(E1_SRG[31]_lut_out, GLOBAL(DB1_outclock0), , , !H1L4Q);


--N1L002 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668_rtl_644~517
--operation mode is normal

N1L002 = N1L842 & (N1L121 # S4L2 $ !N1_Icalc[31]) # !N1L842 & N1L121 & (S4L2 $ N1_Icalc[31]);


--N1L232 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668_rtl_644~837
--operation mode is normal

N1L232 = D1_I[5] & (N1_Qcalc[5] # N1_start_local) # !D1_I[5] & N1_Qcalc[5] & !N1_start_local;


--N1_Qcalc[4] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Qcalc[4]
--operation mode is normal

N1_Qcalc[4]_lut_out = N1L102 & (N1L332 # !N1L194) # !N1L102 & N1L332 & N1L194;
N1_Qcalc[4] = DFFE(N1_Qcalc[4]_lut_out, GLOBAL(DB1_outclock1), , , !H1L4Q);


--N1L545 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Qdiv[2]~730
--operation mode is normal

N1L545 = N1_Qcalc[5] & (N1_Qcalc[4] # M2_q[0]) # !N1_Qcalc[5] & N1_Qcalc[4] & !M2_q[0];


--N1L45 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|\IQdivider:Q4[4]~22
--operation mode is normal

N1L45 = N1L65 & (N1L545 # M2_q[1]) # !N1L65 & N1L545 & !M2_q[1];


--N1L555 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Qdiv[4]~700
--operation mode is normal

N1L555 = N1L16 & (N1L45 # M2_q[2]) # !N1L16 & N1L45 & !M2_q[2];


--S1_datab_node[4] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_0|addcore:adder|datab_node[4]
--operation mode is normal

S1_datab_node[4] = S4L2 $ (M2_q[3] & N1L365 # !M2_q[3] & N1L555);


--U3_cs_buffer[2] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]
--operation mode is arithmetic

U3_cs_buffer[2] = S1_datab_node[2] $ N1_Icalc[2] $ !U3_cout[1];

--U3_cout[2] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_0|addcore:adder|a_csnbuffer:result_node|cout[2]
--operation mode is arithmetic

U3_cout[2] = CARRY(S1_datab_node[2] & (N1_Icalc[2] # !U3_cout[1]) # !S1_datab_node[2] & N1_Icalc[2] & !U3_cout[1]);


--N1_Icalc[3] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Icalc[3]
--operation mode is normal

N1_Icalc[3]_lut_out = N1L784 & (N1L554 # !N1L194) # !N1L784 & N1L554 & N1L194;
N1_Icalc[3] = DFFE(N1_Icalc[3]_lut_out, GLOBAL(DB1_outclock1), , , !H1L4Q);


--N1L684 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|I~2039
--operation mode is normal

N1L684 = U6_cs_buffer[4] & (U3_cs_buffer[4] # N1_Icalc[31]) # !U6_cs_buffer[4] & U3_cs_buffer[4] & !N1_Icalc[31];


--N1L454 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|I~1719
--operation mode is normal

N1L454 = D1_Q[4] & (N1_Icalc[4] # N1_start_local) # !D1_Q[4] & N1_Icalc[4] & !N1_start_local;


--U6_cs_buffer[2] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_2|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]
--operation mode is arithmetic

U6_cs_buffer[2] = N1_Icalc[2] $ S1_datab_node[2] $ U6_cout[1];

--U6_cout[2] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_2|addcore:adder|a_csnbuffer:result_node|cout[2]
--operation mode is arithmetic

U6_cout[2] = CARRY(N1_Icalc[2] & (!U6_cout[1] # !S1_datab_node[2]) # !N1_Icalc[2] & !S1_datab_node[2] & !U6_cout[1]);


--N1L443 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Idiv[2]~717
--operation mode is normal

N1L443 = N1_Icalc[5] & (N1_Icalc[4] # M2_q[0]) # !N1_Icalc[5] & N1_Icalc[4] & !M2_q[0];


--N1L2 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|\IQdivider:I4[4]~22
--operation mode is normal

N1L2 = N1L4 & (N1L443 # M2_q[1]) # !N1L4 & N1L443 & !M2_q[1];


--N1L653 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Idiv[4]~687
--operation mode is normal

N1L653 = N1L9 & (N1L2 # M2_q[2]) # !N1L9 & N1L2 & !M2_q[2];


--N1L753 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Idiv[4]~692
--operation mode is normal

N1L753 = N1L963 & (N1L653 # M2_q[3]) # !N1L963 & N1L653 & !M2_q[3];


--J1L66Q is slaveregister:slaveregister_inst|com_tx_data[30]~reg0
--operation mode is normal

J1L66Q_lut_out = GB1_MASTERHWDATA[30];
J1L66Q = DFFE(J1L66Q_lut_out, GLOBAL(DB1_outclock0), , , J1L53);


--E1L37 is com_dac_tx:inst_com_DAC_TX|i~755
--operation mode is normal

E1L37 = J1L66Q & (E1_SRG[31] # J1L813Q) # !J1L66Q & E1_SRG[31] & !J1L813Q;


--E1_SRG[32] is com_dac_tx:inst_com_DAC_TX|SRG[32]
--operation mode is normal

E1_SRG[32]_lut_out = !E1L24 & (J1L813Q & J1L76Q # !J1L813Q & E1_SRG[32]);
E1_SRG[32] = DFFE(E1_SRG[32]_lut_out, GLOBAL(DB1_outclock0), , , !H1L4Q);


--N1L102 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668_rtl_644~527
--operation mode is normal

N1L102 = N1L642 & (N1L911 # S4L2 $ !N1_Icalc[31]) # !N1L642 & N1L911 & (S4L2 $ N1_Icalc[31]);


--N1L332 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668_rtl_644~847
--operation mode is normal

N1L332 = D1_I[4] & (N1_Qcalc[4] # N1_start_local) # !D1_I[4] & N1_Qcalc[4] & !N1_start_local;


--N1_Qcalc[3] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Qcalc[3]
--operation mode is normal

N1_Qcalc[3]_lut_out = N1L202 & (N1L432 # !N1L194) # !N1L202 & N1L432 & N1L194;
N1_Qcalc[3] = DFFE(N1_Qcalc[3]_lut_out, GLOBAL(DB1_outclock1), , , !H1L4Q);


--N1L255 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Qdiv[3]~790
--operation mode is normal

N1L255 = N1_Qcalc[4] & (N1_Qcalc[3] # M2_q[0]) # !N1_Qcalc[4] & N1_Qcalc[3] & !M2_q[0];


--N1L355 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Qdiv[3]~795
--operation mode is normal

N1L355 = N1L055 & (N1L255 # M2_q[1]) # !N1L055 & N1L255 & !M2_q[1];


--N1L455 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Qdiv[3]~800
--operation mode is normal

N1L455 = N1L95 & (N1L355 # M2_q[2]) # !N1L95 & N1L355 & !M2_q[2];


--S1_datab_node[3] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_0|addcore:adder|datab_node[3]
--operation mode is normal

S1_datab_node[3] = S4L2 $ (M2_q[3] & N1L155 # !M2_q[3] & N1L455);


--U3_cs_buffer[1] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]
--operation mode is arithmetic

U3_cs_buffer[1] = S1_datab_node[1] $ N1_Icalc[1] $ U3_cout[0];

--U3_cout[1] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_0|addcore:adder|a_csnbuffer:result_node|cout[1]
--operation mode is arithmetic

U3_cout[1] = CARRY(S1_datab_node[1] & !N1_Icalc[1] & !U3_cout[0] # !S1_datab_node[1] & (!U3_cout[0] # !N1_Icalc[1]));


--N1_Icalc[2] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Icalc[2]
--operation mode is normal

N1_Icalc[2]_lut_out = N1L884 & (N1L654 # !N1L194) # !N1L884 & N1L654 & N1L194;
N1_Icalc[2] = DFFE(N1_Icalc[2]_lut_out, GLOBAL(DB1_outclock1), , , !H1L4Q);


--N1L784 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|I~2049
--operation mode is normal

N1L784 = U6_cs_buffer[3] & (U3_cs_buffer[3] # N1_Icalc[31]) # !U6_cs_buffer[3] & U3_cs_buffer[3] & !N1_Icalc[31];


--N1L554 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|I~1729
--operation mode is normal

N1L554 = D1_Q[3] & (N1_Icalc[3] # N1_start_local) # !D1_Q[3] & N1_Icalc[3] & !N1_start_local;


--U6_cs_buffer[1] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_2|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]
--operation mode is arithmetic

U6_cs_buffer[1] = N1_Icalc[1] $ S1_datab_node[1] $ !U6_cout[0];

--U6_cout[1] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_2|addcore:adder|a_csnbuffer:result_node|cout[1]
--operation mode is arithmetic

U6_cout[1] = CARRY(N1_Icalc[1] & S1_datab_node[1] & !U6_cout[0] # !N1_Icalc[1] & (S1_datab_node[1] # !U6_cout[0]));


--N1L253 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Idiv[3]~777
--operation mode is normal

N1L253 = N1_Icalc[4] & (N1_Icalc[3] # M2_q[0]) # !N1_Icalc[4] & N1_Icalc[3] & !M2_q[0];


--N1L353 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Idiv[3]~782
--operation mode is normal

N1L353 = N1L053 & (N1L253 # M2_q[1]) # !N1L053 & N1L253 & !M2_q[1];


--N1L453 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Idiv[3]~787
--operation mode is normal

N1L453 = N1L7 & (N1L353 # M2_q[2]) # !N1L7 & N1L353 & !M2_q[2];


--N1L553 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Idiv[3]~792
--operation mode is normal

N1L553 = N1L153 & (N1L453 # M2_q[3]) # !N1L153 & N1L453 & !M2_q[3];


--J1L76Q is slaveregister:slaveregister_inst|com_tx_data[31]~reg0
--operation mode is normal

J1L76Q_lut_out = GB1_MASTERHWDATA[31];
J1L76Q = DFFE(J1L76Q_lut_out, GLOBAL(DB1_outclock0), , , J1L53);


--E1L24 is com_dac_tx:inst_com_DAC_TX|i~68
--operation mode is normal

E1L24 = E1_PSK_modulation_old & !E1_addr_cnt[11];


--N1L202 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668_rtl_644~537
--operation mode is normal

N1L202 = N1L442 & (N1L711 # S4L2 $ !N1_Icalc[31]) # !N1L442 & N1L711 & (S4L2 $ N1_Icalc[31]);


--N1L432 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668_rtl_644~857
--operation mode is normal

N1L432 = D1_I[3] & (N1_Qcalc[3] # N1_start_local) # !D1_I[3] & N1_Qcalc[3] & !N1_start_local;


--N1_Qcalc[2] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Qcalc[2]
--operation mode is normal

N1_Qcalc[2]_lut_out = N1L302 & (N1L532 # !N1L194) # !N1L302 & N1L532 & N1L194;
N1_Qcalc[2] = DFFE(N1_Qcalc[2]_lut_out, GLOBAL(DB1_outclock1), , , !H1L4Q);


--N1L745 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Qdiv[2]~810
--operation mode is normal

N1L745 = N1_Qcalc[3] & (N1_Qcalc[2] # M2_q[0]) # !N1_Qcalc[3] & N1_Qcalc[2] & !M2_q[0];


--N1L845 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Qdiv[2]~815
--operation mode is normal

N1L845 = N1L545 & (N1L745 # M2_q[1]) # !N1L545 & N1L745 & !M2_q[1];


--N1L945 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Qdiv[2]~820
--operation mode is normal

N1L945 = N1L75 & (N1L845 # M2_q[2]) # !N1L75 & N1L845 & !M2_q[2];


--S1_datab_node[2] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_0|addcore:adder|datab_node[2]
--operation mode is normal

S1_datab_node[2] = S4L2 $ (M2_q[3] & N1L645 # !M2_q[3] & N1L945);


--U3_cs_buffer[0] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]
--operation mode is arithmetic

U3_cs_buffer[0] = N1_Icalc[0] $ N1L045;

--U3_cout[0] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_0|addcore:adder|a_csnbuffer:result_node|cout[0]
--operation mode is arithmetic

U3_cout[0] = CARRY(N1L045 & N1_Icalc[0] # !N1L045 & !S1_$00006);


--N1_Icalc[1] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Icalc[1]
--operation mode is normal

N1_Icalc[1]_lut_out = N1L984 & (N1L754 # !N1L194) # !N1L984 & N1L754 & N1L194;
N1_Icalc[1] = DFFE(N1_Icalc[1]_lut_out, GLOBAL(DB1_outclock1), , , !H1L4Q);


--N1L884 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|I~2059
--operation mode is normal

N1L884 = U6_cs_buffer[2] & (U3_cs_buffer[2] # N1_Icalc[31]) # !U6_cs_buffer[2] & U3_cs_buffer[2] & !N1_Icalc[31];


--N1L654 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|I~1739
--operation mode is normal

N1L654 = D1_Q[2] & (N1_Icalc[2] # N1_start_local) # !D1_Q[2] & N1_Icalc[2] & !N1_start_local;


--U6_cs_buffer[0] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_2|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]
--operation mode is arithmetic

U6_cs_buffer[0] = N1_Icalc[0] $ N1L045;

--U6_cout[0] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_2|addcore:adder|a_csnbuffer:result_node|cout[0]
--operation mode is arithmetic

U6_cout[0] = CARRY(N1L045 & N1_Icalc[0] # !N1L045 & !S2_$00006);


--N1L643 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Idiv[2]~797
--operation mode is normal

N1L643 = N1_Icalc[3] & (N1_Icalc[2] # M2_q[0]) # !N1_Icalc[3] & N1_Icalc[2] & !M2_q[0];


--N1L743 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Idiv[2]~802
--operation mode is normal

N1L743 = N1L443 & (N1L643 # M2_q[1]) # !N1L443 & N1L643 & !M2_q[1];


--N1L843 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Idiv[2]~807
--operation mode is normal

N1L843 = N1L5 & (N1L743 # M2_q[2]) # !N1L5 & N1L743 & !M2_q[2];


--N1L943 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Idiv[2]~812
--operation mode is normal

N1L943 = N1L543 & (N1L843 # M2_q[3]) # !N1L543 & N1L843 & !M2_q[3];


--N1L302 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668_rtl_644~547
--operation mode is normal

N1L302 = N1L242 & (N1L511 # S4L2 $ !N1_Icalc[31]) # !N1L242 & N1L511 & (S4L2 $ N1_Icalc[31]);


--N1L532 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668_rtl_644~867
--operation mode is normal

N1L532 = D1_I[2] & (N1_Qcalc[2] # N1_start_local) # !D1_I[2] & N1_Qcalc[2] & !N1_start_local;


--N1_Qcalc[1] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Qcalc[1]
--operation mode is normal

N1_Qcalc[1]_lut_out = N1L402 & (N1L632 # !N1L194) # !N1L402 & N1L632 & N1L194;
N1_Qcalc[1] = DFFE(N1_Qcalc[1]_lut_out, GLOBAL(DB1_outclock1), , , !H1L4Q);


--N1L245 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Qdiv[1]~830
--operation mode is normal

N1L245 = N1_Qcalc[2] & (N1_Qcalc[1] # M2_q[0]) # !N1_Qcalc[2] & N1_Qcalc[1] & !M2_q[0];


--N1L345 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Qdiv[1]~835
--operation mode is normal

N1L345 = N1L255 & (N1L245 # M2_q[1]) # !N1L255 & N1L245 & !M2_q[1];


--N1L445 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Qdiv[1]~840
--operation mode is normal

N1L445 = N1L55 & (N1L345 # M2_q[2]) # !N1L55 & N1L345 & !M2_q[2];


--S1_datab_node[1] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|lpm_add_sub:add_633_rtl_0|addcore:adder|datab_node[1]
--operation mode is normal

S1_datab_node[1] = S4L2 $ (M2_q[3] & N1L145 # !M2_q[3] & N1L445);


--N1_Icalc[0] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Icalc[0]
--operation mode is normal

N1_Icalc[0]_lut_out = N1L094 & (N1L854 # !N1L194) # !N1L094 & N1L854 & N1L194;
N1_Icalc[0] = DFFE(N1_Icalc[0]_lut_out, GLOBAL(DB1_outclock1), , , !H1L4Q);


--N1L984 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|I~2069
--operation mode is normal

N1L984 = U6_cs_buffer[1] & (U3_cs_buffer[1] # N1_Icalc[31]) # !U6_cs_buffer[1] & U3_cs_buffer[1] & !N1_Icalc[31];


--N1L754 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|I~1749
--operation mode is normal

N1L754 = D1_Q[1] & (N1_Icalc[1] # N1_start_local) # !D1_Q[1] & N1_Icalc[1] & !N1_start_local;


--N1L043 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Idiv[1]~817
--operation mode is normal

N1L043 = N1_Icalc[2] & (N1_Icalc[1] # M2_q[0]) # !N1_Icalc[2] & N1_Icalc[1] & !M2_q[0];


--N1L143 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Idiv[1]~822
--operation mode is normal

N1L143 = N1L253 & (N1L043 # M2_q[1]) # !N1L253 & N1L043 & !M2_q[1];


--N1L243 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Idiv[1]~827
--operation mode is normal

N1L243 = N1L3 & (N1L143 # M2_q[2]) # !N1L3 & N1L143 & !M2_q[2];


--N1L343 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Idiv[1]~832
--operation mode is normal

N1L343 = N1L933 & (N1L243 # M2_q[3]) # !N1L933 & N1L243 & !M2_q[3];


--N1L402 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668_rtl_644~557
--operation mode is normal

N1L402 = N1L042 & (N1L311 # S4L2 $ !N1_Icalc[31]) # !N1L042 & N1L311 & (S4L2 $ N1_Icalc[31]);


--N1L632 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668_rtl_644~877
--operation mode is normal

N1L632 = D1_I[1] & (N1_Qcalc[1] # N1_start_local) # !D1_I[1] & N1_Qcalc[1] & !N1_start_local;


--N1_Qcalc[0] is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Qcalc[0]
--operation mode is normal

N1_Qcalc[0]_lut_out = N1L502 & (N1L732 # !N1L194) # !N1L502 & N1L732 & N1L194;
N1_Qcalc[0] = DFFE(N1_Qcalc[0]_lut_out, GLOBAL(DB1_outclock1), , , !H1L4Q);


--N1L735 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Qdiv[0]~850
--operation mode is normal

N1L735 = N1_Qcalc[1] & (N1_Qcalc[0] # M2_q[0]) # !N1_Qcalc[1] & N1_Qcalc[0] & !M2_q[0];


--N1L835 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Qdiv[0]~855
--operation mode is normal

N1L835 = N1L745 & (N1L735 # M2_q[1]) # !N1L745 & N1L735 & !M2_q[1];


--N1L935 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Qdiv[0]~860
--operation mode is normal

N1L935 = N1L45 & (N1L835 # M2_q[2]) # !N1L45 & N1L835 & !M2_q[2];


--N1L045 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Qdiv[0]~865
--operation mode is normal

N1L045 = N1L635 & (N1L935 # M2_q[3]) # !N1L635 & N1L935 & !M2_q[3];


--N1L094 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|I~2079
--operation mode is normal

N1L094 = U6_cs_buffer[0] & (U3_cs_buffer[0] # N1_Icalc[31]) # !U6_cs_buffer[0] & U3_cs_buffer[0] & !N1_Icalc[31];


--N1L854 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|I~1759
--operation mode is normal

N1L854 = D1_Q[0] & (N1_Icalc[0] # N1_start_local) # !D1_Q[0] & N1_Icalc[0] & !N1_start_local;


--N1L533 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Idiv[0]~837
--operation mode is normal

N1L533 = N1_Icalc[1] & (N1_Icalc[0] # M2_q[0]) # !N1_Icalc[1] & N1_Icalc[0] & !M2_q[0];


--N1L633 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Idiv[0]~842
--operation mode is normal

N1L633 = N1L643 & (N1L533 # M2_q[1]) # !N1L643 & N1L533 & !M2_q[1];


--N1L733 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Idiv[0]~847
--operation mode is normal

N1L733 = N1L2 & (N1L633 # M2_q[2]) # !N1L2 & N1L633 & !M2_q[2];


--N1L833 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|Idiv[0]~852
--operation mode is normal

N1L833 = N1L433 & (N1L733 # M2_q[3]) # !N1L433 & N1L733 & !M2_q[3];


--N1L502 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668_rtl_644~567
--operation mode is normal

N1L502 = N1L832 & (N1L111 # S4L2 $ !N1_Icalc[31]) # !N1L832 & N1L111 & (S4L2 $ N1_Icalc[31]);


--N1L732 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|add_668_rtl_644~887
--operation mode is normal

N1L732 = D1_I[0] & (N1_Qcalc[0] # N1_start_local) # !D1_I[0] & N1_Qcalc[0] & !N1_start_local;


--A1L633 is rtl~35436
--operation mode is normal

A1L633 = B1L11Q & !B1L8Q & J1_command_4_local[2] # !B1L11Q & A1L721;


--B1L2 is ahb_slave:ahb_slave_inst|i~1017
--operation mode is normal

B1L2 = (GB1_MASTERHTRANS[1]) & CASCADE(B1L13);


--U53L01 is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|lpm_add_sub:$00007|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~11
--operation mode is normal

U53L01 = U53_cout[2];


--U83L21 is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|lpm_add_sub:$00009|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~20
--operation mode is normal

U83L21 = !U83_cout[3];


--U14L41 is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|lpm_add_sub:$00011|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~24
--operation mode is normal

U14L41 = U14_cout[4];


--U44L61 is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|lpm_add_sub:$00013|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~28
--operation mode is normal

U44L61 = !U44_cout[5];


--U74L81 is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|lpm_add_sub:$00015|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~32
--operation mode is normal

U74L81 = U74_cout[6];


--U05L02 is com_dac_tx:inst_com_DAC_TX|lpm_divide:div_235|sign_div_unsign:divider|alt_u_div:divider|lpm_add_sub:$00017|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~29
--operation mode is normal

U05L02 = !U05_cout[7];


--M3L3 is lpm_counter:PGM_rtl_50|alt_synch_counter:wysi_counter|counter_cell[0]~0
--operation mode is normal

M3L3 = M3L3 & M3L4;


--CLK3p is CLK3p
--operation mode is input

CLK3p = INPUT();


--CLK4p is CLK4p
--operation mode is input

CLK4p = INPUT();


--COM_AD_OTR is COM_AD_OTR
--operation mode is input

COM_AD_OTR = INPUT();


--HDV_Rx is HDV_Rx
--operation mode is input

HDV_Rx = INPUT();


--CLK2p is CLK2p
--operation mode is input

CLK2p = INPUT();


--CLK1p is CLK1p
--operation mode is input

CLK1p = INPUT();


--COM_AD_D[0] is COM_AD_D[0]
--operation mode is input

COM_AD_D[0] = INPUT();


--COM_AD_D[1] is COM_AD_D[1]
--operation mode is input

COM_AD_D[1] = INPUT();


--COM_AD_D[2] is COM_AD_D[2]
--operation mode is input

COM_AD_D[2] = INPUT();


--COM_AD_D[3] is COM_AD_D[3]
--operation mode is input

COM_AD_D[3] = INPUT();


--COM_AD_D[4] is COM_AD_D[4]
--operation mode is input

COM_AD_D[4] = INPUT();


--COM_AD_D[5] is COM_AD_D[5]
--operation mode is input

COM_AD_D[5] = INPUT();


--COM_AD_D[6] is COM_AD_D[6]
--operation mode is input

COM_AD_D[6] = INPUT();


--COM_AD_D[7] is COM_AD_D[7]
--operation mode is input

COM_AD_D[7] = INPUT();


--COM_AD_D[8] is COM_AD_D[8]
--operation mode is input

COM_AD_D[8] = INPUT();


--COM_AD_D[9] is COM_AD_D[9]
--operation mode is input

COM_AD_D[9] = INPUT();


--CLKLK_OUT2p is CLKLK_OUT2p
--operation mode is output

CLKLK_OUT2p = OUTPUT(GLOBAL(DB1_outclock1));


--COM_TX_SLEEP is COM_TX_SLEEP
--operation mode is output

COM_TX_SLEEP = OUTPUT(!E1L33Q);


--COM_DB[13] is COM_DB[13]
--operation mode is output

COM_DB[13] = OUTPUT(E1L23Q);


--COM_DB[12] is COM_DB[12]
--operation mode is output

COM_DB[12] = OUTPUT(E1L13Q);


--COM_DB[11] is COM_DB[11]
--operation mode is output

COM_DB[11] = OUTPUT(E1L03Q);


--COM_DB[10] is COM_DB[10]
--operation mode is output

COM_DB[10] = OUTPUT(E1L92Q);


--COM_DB[9] is COM_DB[9]
--operation mode is output

COM_DB[9] = OUTPUT(E1L82Q);


--COM_DB[8] is COM_DB[8]
--operation mode is output

COM_DB[8] = OUTPUT(E1L72Q);


--COM_DB[7] is COM_DB[7]
--operation mode is output

COM_DB[7] = OUTPUT(E1L62Q);


--COM_DB[6] is COM_DB[6]
--operation mode is output

COM_DB[6] = OUTPUT(E1L52Q);


--HDV_RxENA is HDV_RxENA
--operation mode is output

HDV_RxENA = OUTPUT(GND);


--HDV_TxENA is HDV_TxENA
--operation mode is output

HDV_TxENA = OUTPUT(GND);


--HDV_IN is HDV_IN
--operation mode is output

HDV_IN = OUTPUT(GND);


--PGM[15] is PGM[15]
--operation mode is output

PGM[15] = OUTPUT(VCC);


--PGM[14] is PGM[14]
--operation mode is output

PGM[14] = OUTPUT(GND);


--PGM[13] is PGM[13]
--operation mode is output

PGM[13] = OUTPUT(GND);


--PGM[12] is PGM[12]
--operation mode is output

PGM[12] = OUTPUT(VCC);


--PGM[11] is PGM[11]
--operation mode is output

PGM[11]_tri_out = TRI(GND, GND);
PGM[11] = OUTPUT(PGM[11]_tri_out);


--PGM[10] is PGM[10]
--operation mode is output

PGM[10] = OUTPUT(M3_sload_path[0]);


--PGM[9] is PGM[9]
--operation mode is output

PGM[9] = OUTPUT(M1_sload_path[1]);


--PGM[8] is PGM[8]
--operation mode is output

PGM[8] = OUTPUT(M1_sload_path[0]);


--PGM[7] is PGM[7]
--operation mode is output

PGM[7] = OUTPUT(GND);


--PGM[6] is PGM[6]
--operation mode is output

PGM[6] = OUTPUT(GND);


--PGM[5] is PGM[5]
--operation mode is output

PGM[5] = OUTPUT(GND);


--PGM[4] is PGM[4]
--operation mode is output

PGM[4] = OUTPUT(GND);


--PGM[3] is PGM[3]
--operation mode is output

PGM[3] = OUTPUT(GND);


--PGM[2] is PGM[2]
--operation mode is output

PGM[2] = OUTPUT(GND);


--PGM[1] is PGM[1]
--operation mode is output

PGM[1] = OUTPUT(GND);


--PGM[0] is PGM[0]
--operation mode is output

PGM[0] = OUTPUT(GND);


--UARTRXD is UARTRXD
--operation mode is input

UARTRXD = INPUT();


--INTEXTPIN is INTEXTPIN
--operation mode is input

INTEXTPIN = INPUT();


--UARTDSRN is UARTDSRN
--operation mode is input

UARTDSRN = INPUT();


--UARTCTSN is UARTCTSN
--operation mode is input

UARTCTSN = INPUT();


--EBIACK is EBIACK
--operation mode is input

EBIACK = INPUT();


--LB25_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdqs_pbidir[0]|combout
--operation mode is bidir

LB25_combout = SDRAMDQS[0];

--SDRAMDQS[0] is SDRAMDQS[0]
--operation mode is bidir

SDRAMDQS[0]_tri_out = TRI(GB1L911, GB1L811);
SDRAMDQS[0] = BIDIR(SDRAMDQS[0]_tri_out);


--LB35_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdqs_pbidir[1]|combout
--operation mode is bidir

LB35_combout = SDRAMDQS[1];

--SDRAMDQS[1] is SDRAMDQS[1]
--operation mode is bidir

SDRAMDQS[1]_tri_out = TRI(GB1L021, GB1L811);
SDRAMDQS[1] = BIDIR(SDRAMDQS[1]_tri_out);


--LB45_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdqs_pbidir[2]|combout
--operation mode is bidir

LB45_combout = SDRAMDQS[2];

--SDRAMDQS[2] is SDRAMDQS[2]
--operation mode is bidir

SDRAMDQS[2]_tri_out = TRI(GB1L121, GB1L811);
SDRAMDQS[2] = BIDIR(SDRAMDQS[2]_tri_out);


--LB55_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdqs_pbidir[3]|combout
--operation mode is bidir

LB55_combout = SDRAMDQS[3];

--SDRAMDQS[3] is SDRAMDQS[3]
--operation mode is bidir

SDRAMDQS[3]_tri_out = TRI(GB1L221, GB1L811);
SDRAMDQS[3] = BIDIR(SDRAMDQS[3]_tri_out);


--LB91_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[0]|combout
--operation mode is bidir

LB91_combout = SDRAMDQ[0];

--SDRAMDQ[0] is SDRAMDQ[0]
--operation mode is bidir

SDRAMDQ[0]_tri_out = TRI(GB1L68, GB1L28);
SDRAMDQ[0] = BIDIR(SDRAMDQ[0]_tri_out);


--LB02_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[1]|combout
--operation mode is bidir

LB02_combout = SDRAMDQ[1];

--SDRAMDQ[1] is SDRAMDQ[1]
--operation mode is bidir

SDRAMDQ[1]_tri_out = TRI(GB1L78, GB1L28);
SDRAMDQ[1] = BIDIR(SDRAMDQ[1]_tri_out);


--LB12_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[2]|combout
--operation mode is bidir

LB12_combout = SDRAMDQ[2];

--SDRAMDQ[2] is SDRAMDQ[2]
--operation mode is bidir

SDRAMDQ[2]_tri_out = TRI(GB1L88, GB1L28);
SDRAMDQ[2] = BIDIR(SDRAMDQ[2]_tri_out);


--LB22_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[3]|combout
--operation mode is bidir

LB22_combout = SDRAMDQ[3];

--SDRAMDQ[3] is SDRAMDQ[3]
--operation mode is bidir

SDRAMDQ[3]_tri_out = TRI(GB1L98, GB1L28);
SDRAMDQ[3] = BIDIR(SDRAMDQ[3]_tri_out);


--LB32_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[4]|combout
--operation mode is bidir

LB32_combout = SDRAMDQ[4];

--SDRAMDQ[4] is SDRAMDQ[4]
--operation mode is bidir

SDRAMDQ[4]_tri_out = TRI(GB1L09, GB1L28);
SDRAMDQ[4] = BIDIR(SDRAMDQ[4]_tri_out);


--LB42_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[5]|combout
--operation mode is bidir

LB42_combout = SDRAMDQ[5];

--SDRAMDQ[5] is SDRAMDQ[5]
--operation mode is bidir

SDRAMDQ[5]_tri_out = TRI(GB1L19, GB1L28);
SDRAMDQ[5] = BIDIR(SDRAMDQ[5]_tri_out);


--LB52_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[6]|combout
--operation mode is bidir

LB52_combout = SDRAMDQ[6];

--SDRAMDQ[6] is SDRAMDQ[6]
--operation mode is bidir

SDRAMDQ[6]_tri_out = TRI(GB1L29, GB1L28);
SDRAMDQ[6] = BIDIR(SDRAMDQ[6]_tri_out);


--LB62_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[7]|combout
--operation mode is bidir

LB62_combout = SDRAMDQ[7];

--SDRAMDQ[7] is SDRAMDQ[7]
--operation mode is bidir

SDRAMDQ[7]_tri_out = TRI(GB1L39, GB1L28);
SDRAMDQ[7] = BIDIR(SDRAMDQ[7]_tri_out);


--LB72_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[8]|combout
--operation mode is bidir

LB72_combout = SDRAMDQ[8];

--SDRAMDQ[8] is SDRAMDQ[8]
--operation mode is bidir

SDRAMDQ[8]_tri_out = TRI(GB1L49, GB1L38);
SDRAMDQ[8] = BIDIR(SDRAMDQ[8]_tri_out);


--LB82_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[9]|combout
--operation mode is bidir

LB82_combout = SDRAMDQ[9];

--SDRAMDQ[9] is SDRAMDQ[9]
--operation mode is bidir

SDRAMDQ[9]_tri_out = TRI(GB1L59, GB1L38);
SDRAMDQ[9] = BIDIR(SDRAMDQ[9]_tri_out);


--LB92_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[10]|combout
--operation mode is bidir

LB92_combout = SDRAMDQ[10];

--SDRAMDQ[10] is SDRAMDQ[10]
--operation mode is bidir

SDRAMDQ[10]_tri_out = TRI(GB1L69, GB1L38);
SDRAMDQ[10] = BIDIR(SDRAMDQ[10]_tri_out);


--LB03_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[11]|combout
--operation mode is bidir

LB03_combout = SDRAMDQ[11];

--SDRAMDQ[11] is SDRAMDQ[11]
--operation mode is bidir

SDRAMDQ[11]_tri_out = TRI(GB1L79, GB1L38);
SDRAMDQ[11] = BIDIR(SDRAMDQ[11]_tri_out);


--LB13_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[12]|combout
--operation mode is bidir

LB13_combout = SDRAMDQ[12];

--SDRAMDQ[12] is SDRAMDQ[12]
--operation mode is bidir

SDRAMDQ[12]_tri_out = TRI(GB1L89, GB1L38);
SDRAMDQ[12] = BIDIR(SDRAMDQ[12]_tri_out);


--LB23_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[13]|combout
--operation mode is bidir

LB23_combout = SDRAMDQ[13];

--SDRAMDQ[13] is SDRAMDQ[13]
--operation mode is bidir

SDRAMDQ[13]_tri_out = TRI(GB1L99, GB1L38);
SDRAMDQ[13] = BIDIR(SDRAMDQ[13]_tri_out);


--LB33_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[14]|combout
--operation mode is bidir

LB33_combout = SDRAMDQ[14];

--SDRAMDQ[14] is SDRAMDQ[14]
--operation mode is bidir

SDRAMDQ[14]_tri_out = TRI(GB1L001, GB1L38);
SDRAMDQ[14] = BIDIR(SDRAMDQ[14]_tri_out);


--LB43_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[15]|combout
--operation mode is bidir

LB43_combout = SDRAMDQ[15];

--SDRAMDQ[15] is SDRAMDQ[15]
--operation mode is bidir

SDRAMDQ[15]_tri_out = TRI(GB1L101, GB1L38);
SDRAMDQ[15] = BIDIR(SDRAMDQ[15]_tri_out);


--LB53_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[16]|combout
--operation mode is bidir

LB53_combout = SDRAMDQ[16];

--SDRAMDQ[16] is SDRAMDQ[16]
--operation mode is bidir

SDRAMDQ[16]_tri_out = TRI(GB1L201, GB1L48);
SDRAMDQ[16] = BIDIR(SDRAMDQ[16]_tri_out);


--LB63_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[17]|combout
--operation mode is bidir

LB63_combout = SDRAMDQ[17];

--SDRAMDQ[17] is SDRAMDQ[17]
--operation mode is bidir

SDRAMDQ[17]_tri_out = TRI(GB1L301, GB1L48);
SDRAMDQ[17] = BIDIR(SDRAMDQ[17]_tri_out);


--LB73_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[18]|combout
--operation mode is bidir

LB73_combout = SDRAMDQ[18];

--SDRAMDQ[18] is SDRAMDQ[18]
--operation mode is bidir

SDRAMDQ[18]_tri_out = TRI(GB1L401, GB1L48);
SDRAMDQ[18] = BIDIR(SDRAMDQ[18]_tri_out);


--LB83_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[19]|combout
--operation mode is bidir

LB83_combout = SDRAMDQ[19];

--SDRAMDQ[19] is SDRAMDQ[19]
--operation mode is bidir

SDRAMDQ[19]_tri_out = TRI(GB1L501, GB1L48);
SDRAMDQ[19] = BIDIR(SDRAMDQ[19]_tri_out);


--LB93_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[20]|combout
--operation mode is bidir

LB93_combout = SDRAMDQ[20];

--SDRAMDQ[20] is SDRAMDQ[20]
--operation mode is bidir

SDRAMDQ[20]_tri_out = TRI(GB1L601, GB1L48);
SDRAMDQ[20] = BIDIR(SDRAMDQ[20]_tri_out);


--LB04_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[21]|combout
--operation mode is bidir

LB04_combout = SDRAMDQ[21];

--SDRAMDQ[21] is SDRAMDQ[21]
--operation mode is bidir

SDRAMDQ[21]_tri_out = TRI(GB1L701, GB1L48);
SDRAMDQ[21] = BIDIR(SDRAMDQ[21]_tri_out);


--LB14_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[22]|combout
--operation mode is bidir

LB14_combout = SDRAMDQ[22];

--SDRAMDQ[22] is SDRAMDQ[22]
--operation mode is bidir

SDRAMDQ[22]_tri_out = TRI(GB1L801, GB1L48);
SDRAMDQ[22] = BIDIR(SDRAMDQ[22]_tri_out);


--LB24_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[23]|combout
--operation mode is bidir

LB24_combout = SDRAMDQ[23];

--SDRAMDQ[23] is SDRAMDQ[23]
--operation mode is bidir

SDRAMDQ[23]_tri_out = TRI(GB1L901, GB1L48);
SDRAMDQ[23] = BIDIR(SDRAMDQ[23]_tri_out);


--LB34_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[24]|combout
--operation mode is bidir

LB34_combout = SDRAMDQ[24];

--SDRAMDQ[24] is SDRAMDQ[24]
--operation mode is bidir

SDRAMDQ[24]_tri_out = TRI(GB1L011, GB1L58);
SDRAMDQ[24] = BIDIR(SDRAMDQ[24]_tri_out);


--LB44_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[25]|combout
--operation mode is bidir

LB44_combout = SDRAMDQ[25];

--SDRAMDQ[25] is SDRAMDQ[25]
--operation mode is bidir

SDRAMDQ[25]_tri_out = TRI(GB1L111, GB1L58);
SDRAMDQ[25] = BIDIR(SDRAMDQ[25]_tri_out);


--LB54_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[26]|combout
--operation mode is bidir

LB54_combout = SDRAMDQ[26];

--SDRAMDQ[26] is SDRAMDQ[26]
--operation mode is bidir

SDRAMDQ[26]_tri_out = TRI(GB1L211, GB1L58);
SDRAMDQ[26] = BIDIR(SDRAMDQ[26]_tri_out);


--LB64_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[27]|combout
--operation mode is bidir

LB64_combout = SDRAMDQ[27];

--SDRAMDQ[27] is SDRAMDQ[27]
--operation mode is bidir

SDRAMDQ[27]_tri_out = TRI(GB1L311, GB1L58);
SDRAMDQ[27] = BIDIR(SDRAMDQ[27]_tri_out);


--LB74_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[28]|combout
--operation mode is bidir

LB74_combout = SDRAMDQ[28];

--SDRAMDQ[28] is SDRAMDQ[28]
--operation mode is bidir

SDRAMDQ[28]_tri_out = TRI(GB1L411, GB1L58);
SDRAMDQ[28] = BIDIR(SDRAMDQ[28]_tri_out);


--LB84_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[29]|combout
--operation mode is bidir

LB84_combout = SDRAMDQ[29];

--SDRAMDQ[29] is SDRAMDQ[29]
--operation mode is bidir

SDRAMDQ[29]_tri_out = TRI(GB1L511, GB1L58);
SDRAMDQ[29] = BIDIR(SDRAMDQ[29]_tri_out);


--LB94_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[30]|combout
--operation mode is bidir

LB94_combout = SDRAMDQ[30];

--SDRAMDQ[30] is SDRAMDQ[30]
--operation mode is bidir

SDRAMDQ[30]_tri_out = TRI(GB1L611, GB1L58);
SDRAMDQ[30] = BIDIR(SDRAMDQ[30]_tri_out);


--LB05_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[31]|combout
--operation mode is bidir

LB05_combout = SDRAMDQ[31];

--SDRAMDQ[31] is SDRAMDQ[31]
--operation mode is bidir

SDRAMDQ[31]_tri_out = TRI(GB1L711, GB1L58);
SDRAMDQ[31] = BIDIR(SDRAMDQ[31]_tri_out);


--LB2_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[0]|combout
--operation mode is bidir

LB2_combout = EBIDQ[0];

--EBIDQ[0] is EBIDQ[0]
--operation mode is bidir

EBIDQ[0]_tri_out = TRI(GB1L53, GB1L43);
EBIDQ[0] = BIDIR(EBIDQ[0]_tri_out);


--LB3_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[1]|combout
--operation mode is bidir

LB3_combout = EBIDQ[1];

--EBIDQ[1] is EBIDQ[1]
--operation mode is bidir

EBIDQ[1]_tri_out = TRI(GB1L63, GB1L43);
EBIDQ[1] = BIDIR(EBIDQ[1]_tri_out);


--LB4_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[2]|combout
--operation mode is bidir

LB4_combout = EBIDQ[2];

--EBIDQ[2] is EBIDQ[2]
--operation mode is bidir

EBIDQ[2]_tri_out = TRI(GB1L73, GB1L43);
EBIDQ[2] = BIDIR(EBIDQ[2]_tri_out);


--LB5_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[3]|combout
--operation mode is bidir

LB5_combout = EBIDQ[3];

--EBIDQ[3] is EBIDQ[3]
--operation mode is bidir

EBIDQ[3]_tri_out = TRI(GB1L83, GB1L43);
EBIDQ[3] = BIDIR(EBIDQ[3]_tri_out);


--LB6_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[4]|combout
--operation mode is bidir

LB6_combout = EBIDQ[4];

--EBIDQ[4] is EBIDQ[4]
--operation mode is bidir

EBIDQ[4]_tri_out = TRI(GB1L93, GB1L43);
EBIDQ[4] = BIDIR(EBIDQ[4]_tri_out);


--LB7_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[5]|combout
--operation mode is bidir

LB7_combout = EBIDQ[5];

--EBIDQ[5] is EBIDQ[5]
--operation mode is bidir

EBIDQ[5]_tri_out = TRI(GB1L04, GB1L43);
EBIDQ[5] = BIDIR(EBIDQ[5]_tri_out);


--LB8_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[6]|combout
--operation mode is bidir

LB8_combout = EBIDQ[6];

--EBIDQ[6] is EBIDQ[6]
--operation mode is bidir

EBIDQ[6]_tri_out = TRI(GB1L14, GB1L43);
EBIDQ[6] = BIDIR(EBIDQ[6]_tri_out);


--LB9_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[7]|combout
--operation mode is bidir

LB9_combout = EBIDQ[7];

--EBIDQ[7] is EBIDQ[7]
--operation mode is bidir

EBIDQ[7]_tri_out = TRI(GB1L24, GB1L43);
EBIDQ[7] = BIDIR(EBIDQ[7]_tri_out);


--LB01_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[8]|combout
--operation mode is bidir

LB01_combout = EBIDQ[8];

--EBIDQ[8] is EBIDQ[8]
--operation mode is bidir

EBIDQ[8]_tri_out = TRI(GB1L34, GB1L43);
EBIDQ[8] = BIDIR(EBIDQ[8]_tri_out);


--LB11_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[9]|combout
--operation mode is bidir

LB11_combout = EBIDQ[9];

--EBIDQ[9] is EBIDQ[9]
--operation mode is bidir

EBIDQ[9]_tri_out = TRI(GB1L44, GB1L43);
EBIDQ[9] = BIDIR(EBIDQ[9]_tri_out);


--LB21_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[10]|combout
--operation mode is bidir

LB21_combout = EBIDQ[10];

--EBIDQ[10] is EBIDQ[10]
--operation mode is bidir

EBIDQ[10]_tri_out = TRI(GB1L54, GB1L43);
EBIDQ[10] = BIDIR(EBIDQ[10]_tri_out);


--LB31_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[11]|combout
--operation mode is bidir

LB31_combout = EBIDQ[11];

--EBIDQ[11] is EBIDQ[11]
--operation mode is bidir

EBIDQ[11]_tri_out = TRI(GB1L64, GB1L43);
EBIDQ[11] = BIDIR(EBIDQ[11]_tri_out);


--LB41_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[12]|combout
--operation mode is bidir

LB41_combout = EBIDQ[12];

--EBIDQ[12] is EBIDQ[12]
--operation mode is bidir

EBIDQ[12]_tri_out = TRI(GB1L74, GB1L43);
EBIDQ[12] = BIDIR(EBIDQ[12]_tri_out);


--LB51_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[13]|combout
--operation mode is bidir

LB51_combout = EBIDQ[13];

--EBIDQ[13] is EBIDQ[13]
--operation mode is bidir

EBIDQ[13]_tri_out = TRI(GB1L84, GB1L43);
EBIDQ[13] = BIDIR(EBIDQ[13]_tri_out);


--LB61_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[14]|combout
--operation mode is bidir

LB61_combout = EBIDQ[14];

--EBIDQ[14] is EBIDQ[14]
--operation mode is bidir

EBIDQ[14]_tri_out = TRI(GB1L94, GB1L43);
EBIDQ[14] = BIDIR(EBIDQ[14]_tri_out);


--LB71_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[15]|combout
--operation mode is bidir

LB71_combout = EBIDQ[15];

--EBIDQ[15] is EBIDQ[15]
--operation mode is bidir

EBIDQ[15]_tri_out = TRI(GB1L05, GB1L43);
EBIDQ[15] = BIDIR(EBIDQ[15]_tri_out);


--LB75_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:uartrin_pbidir|combout
--operation mode is bidir

LB75_combout = UARTRIN;

--UARTRIN is UARTRIN
--operation mode is bidir

UARTRIN_tri_out = TRI(GB1L941, GB1L741);
UARTRIN = BIDIR(UARTRIN_tri_out);


--LB65_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:uartdcdn_pbidir|combout
--operation mode is bidir

LB65_combout = UARTDCDN;

--UARTDCDN is UARTDCDN
--operation mode is bidir

UARTDCDN_tri_out = TRI(GB1L641, GB1L741);
UARTDCDN = BIDIR(UARTDCDN_tri_out);


--UARTDTRN is UARTDTRN
--operation mode is output

UARTDTRN = OUTPUT(GB1L841);


--UARTRTSN is UARTRTSN
--operation mode is output

UARTRTSN = OUTPUT(GB1L051);


--UARTTXD is UARTTXD
--operation mode is output

UARTTXD = OUTPUT(GB1L151);


--EBIBE[0] is EBIBE[0]
--operation mode is output

EBIBE[0] = OUTPUT(GB1L72);


--EBIBE[1] is EBIBE[1]
--operation mode is output

EBIBE[1] = OUTPUT(GB1L82);


--EBICSN[0] is EBICSN[0]
--operation mode is output

EBICSN[0] = OUTPUT(GB1L03);


--EBICSN[1] is EBICSN[1]
--operation mode is output

EBICSN[1] = OUTPUT(GB1L13);


--EBICSN[2] is EBICSN[2]
--operation mode is output

EBICSN[2] = OUTPUT(GB1L23);


--EBICSN[3] is EBICSN[3]
--operation mode is output

EBICSN[3] = OUTPUT(GB1L33);


--EBIADDR[0] is EBIADDR[0]
--operation mode is output

EBIADDR[0] = OUTPUT(GB1L2);


--EBIADDR[1] is EBIADDR[1]
--operation mode is output

EBIADDR[1] = OUTPUT(GB1L3);


--EBIADDR[2] is EBIADDR[2]
--operation mode is output

EBIADDR[2] = OUTPUT(GB1L4);


--EBIADDR[3] is EBIADDR[3]
--operation mode is output

EBIADDR[3] = OUTPUT(GB1L5);


--EBIADDR[4] is EBIADDR[4]
--operation mode is output

EBIADDR[4] = OUTPUT(GB1L6);


--EBIADDR[5] is EBIADDR[5]
--operation mode is output

EBIADDR[5] = OUTPUT(GB1L7);


--EBIADDR[6] is EBIADDR[6]
--operation mode is output

EBIADDR[6] = OUTPUT(GB1L8);


--EBIADDR[7] is EBIADDR[7]
--operation mode is output

EBIADDR[7] = OUTPUT(GB1L9);


--EBIADDR[8] is EBIADDR[8]
--operation mode is output

EBIADDR[8] = OUTPUT(GB1L01);


--EBIADDR[9] is EBIADDR[9]
--operation mode is output

EBIADDR[9] = OUTPUT(GB1L11);


--EBIADDR[10] is EBIADDR[10]
--operation mode is output

EBIADDR[10] = OUTPUT(GB1L21);


--EBIADDR[11] is EBIADDR[11]
--operation mode is output

EBIADDR[11] = OUTPUT(GB1L31);


--EBIADDR[12] is EBIADDR[12]
--operation mode is output

EBIADDR[12] = OUTPUT(GB1L41);


--EBIADDR[13] is EBIADDR[13]
--operation mode is output

EBIADDR[13] = OUTPUT(GB1L51);


--EBIADDR[14] is EBIADDR[14]
--operation mode is output

EBIADDR[14] = OUTPUT(GB1L61);


--EBIADDR[15] is EBIADDR[15]
--operation mode is output

EBIADDR[15] = OUTPUT(GB1L71);


--EBIADDR[16] is EBIADDR[16]
--operation mode is output

EBIADDR[16] = OUTPUT(GB1L81);


--EBIADDR[17] is EBIADDR[17]
--operation mode is output

EBIADDR[17] = OUTPUT(GB1L91);


--EBIADDR[18] is EBIADDR[18]
--operation mode is output

EBIADDR[18] = OUTPUT(GB1L02);


--EBIADDR[19] is EBIADDR[19]
--operation mode is output

EBIADDR[19] = OUTPUT(GB1L12);


--EBIADDR[20] is EBIADDR[20]
--operation mode is output

EBIADDR[20] = OUTPUT(GB1L22);


--EBIADDR[21] is EBIADDR[21]
--operation mode is output

EBIADDR[21] = OUTPUT(GB1L32);


--EBIADDR[22] is EBIADDR[22]
--operation mode is output

EBIADDR[22] = OUTPUT(GB1L42);


--EBIADDR[23] is EBIADDR[23]
--operation mode is output

EBIADDR[23] = OUTPUT(GB1L52);


--EBIADDR[24] is EBIADDR[24]
--operation mode is output

EBIADDR[24] = OUTPUT(GB1L62);


--EBICLK is EBICLK
--operation mode is output

EBICLK = OUTPUT(GB1L92);


--EBIOEN is EBIOEN
--operation mode is output

EBIOEN = OUTPUT(GB1L15);


--EBIWEN is EBIWEN
--operation mode is output

EBIWEN = OUTPUT(GB1L25);


--SDRAMADDR[0] is SDRAMADDR[0]
--operation mode is output

SDRAMADDR[0] = OUTPUT(GB1L75);


--SDRAMADDR[1] is SDRAMADDR[1]
--operation mode is output

SDRAMADDR[1] = OUTPUT(GB1L85);


--SDRAMADDR[2] is SDRAMADDR[2]
--operation mode is output

SDRAMADDR[2] = OUTPUT(GB1L95);


--SDRAMADDR[3] is SDRAMADDR[3]
--operation mode is output

SDRAMADDR[3] = OUTPUT(GB1L06);


--SDRAMADDR[4] is SDRAMADDR[4]
--operation mode is output

SDRAMADDR[4] = OUTPUT(GB1L16);


--SDRAMADDR[5] is SDRAMADDR[5]
--operation mode is output

SDRAMADDR[5] = OUTPUT(GB1L26);


--SDRAMADDR[6] is SDRAMADDR[6]
--operation mode is output

SDRAMADDR[6] = OUTPUT(GB1L36);


--SDRAMADDR[7] is SDRAMADDR[7]
--operation mode is output

SDRAMADDR[7] = OUTPUT(GB1L46);


--SDRAMADDR[8] is SDRAMADDR[8]
--operation mode is output

SDRAMADDR[8] = OUTPUT(GB1L56);


--SDRAMADDR[9] is SDRAMADDR[9]
--operation mode is output

SDRAMADDR[9] = OUTPUT(GB1L66);


--SDRAMADDR[10] is SDRAMADDR[10]
--operation mode is output

SDRAMADDR[10] = OUTPUT(GB1L76);


--SDRAMADDR[11] is SDRAMADDR[11]
--operation mode is output

SDRAMADDR[11] = OUTPUT(GB1L86);


--SDRAMADDR[12] is SDRAMADDR[12]
--operation mode is output

SDRAMADDR[12] = OUTPUT(GB1L96);


--SDRAMADDR[13] is SDRAMADDR[13]
--operation mode is output

SDRAMADDR[13] = OUTPUT(GB1L07);


--SDRAMADDR[14] is SDRAMADDR[14]
--operation mode is output

SDRAMADDR[14] = OUTPUT(GB1L17);


--SDRAMCSN[0] is SDRAMCSN[0]
--operation mode is output

SDRAMCSN[0] = OUTPUT(GB1L67);


--SDRAMCSN[1] is SDRAMCSN[1]
--operation mode is output

SDRAMCSN[1] = OUTPUT(GB1L77);


--SDRAMDQM[0] is SDRAMDQM[0]
--operation mode is output

SDRAMDQM[0] = OUTPUT(GB1L87);


--SDRAMDQM[1] is SDRAMDQM[1]
--operation mode is output

SDRAMDQM[1] = OUTPUT(GB1L97);


--SDRAMDQM[2] is SDRAMDQM[2]
--operation mode is output

SDRAMDQM[2] = OUTPUT(GB1L08);


--SDRAMDQM[3] is SDRAMDQM[3]
--operation mode is output

SDRAMDQM[3] = OUTPUT(GB1L18);


--SDRAMRASN is SDRAMRASN
--operation mode is output

SDRAMRASN = OUTPUT(GB1L321);


--SDRAMCASN is SDRAMCASN
--operation mode is output

SDRAMCASN = OUTPUT(GB1L27);


--SDRAMWEN is SDRAMWEN
--operation mode is output

SDRAMWEN = OUTPUT(GB1L421);


--SDRAMCLKE is SDRAMCLKE
--operation mode is output

SDRAMCLKE = OUTPUT(GB1L47);


--SDRAMCLKN is SDRAMCLKN
--operation mode is output

SDRAMCLKN = OUTPUT(GB1L57);


--SDRAMCLK is SDRAMCLK
--operation mode is output

SDRAMCLK = OUTPUT(GB1L37);


--MB1_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir_od:nreset_pbidir|combout
--operation mode is bidir

MB1_combout = nRESET;

--nRESET is nRESET
--operation mode is bidir

nRESET_open_drain_out = OPNDRN(GB1_core);
nRESET = BIDIR(nRESET_open_drain_out);


--CLK_REF is CLK_REF
--operation mode is input

CLK_REF = INPUT();


--nPOR is nPOR
--operation mode is input

nPOR = INPUT();


--N1L285 is com_adc_rx:inst_com_ADC_RX|cordic:cordic_inst|start_local~0
--operation mode is normal

N1L285 = !N1_start_local;


