[2025-09-18 06:26:55] START suite=qualcomm_srv trace=srv672_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv672_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000000 cycles: 2573325 heartbeat IPC: 3.886 cumulative IPC: 3.886 (Simulation time: 00 hr 00 min 36 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 4998076 heartbeat IPC: 4.124 cumulative IPC: 4.002 (Simulation time: 00 hr 01 min 14 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 4998076 cumulative IPC: 4.002 (Simulation time: 00 hr 01 min 14 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 4998076 cumulative IPC: 4.002 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 13200498 heartbeat IPC: 1.219 cumulative IPC: 1.219 (Simulation time: 00 hr 02 min 18 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 21448611 heartbeat IPC: 1.212 cumulative IPC: 1.216 (Simulation time: 00 hr 03 min 26 sec)
Heartbeat CPU 0 instructions: 50000005 cycles: 29601157 heartbeat IPC: 1.227 cumulative IPC: 1.219 (Simulation time: 00 hr 04 min 32 sec)
Heartbeat CPU 0 instructions: 60000009 cycles: 37788826 heartbeat IPC: 1.221 cumulative IPC: 1.22 (Simulation time: 00 hr 05 min 41 sec)
Heartbeat CPU 0 instructions: 70000012 cycles: 45966399 heartbeat IPC: 1.223 cumulative IPC: 1.22 (Simulation time: 00 hr 06 min 46 sec)
Heartbeat CPU 0 instructions: 80000016 cycles: 54154313 heartbeat IPC: 1.221 cumulative IPC: 1.221 (Simulation time: 00 hr 07 min 54 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv672_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000018 cycles: 62396250 heartbeat IPC: 1.213 cumulative IPC: 1.22 (Simulation time: 00 hr 09 min 02 sec)
Heartbeat CPU 0 instructions: 100000019 cycles: 70667222 heartbeat IPC: 1.209 cumulative IPC: 1.218 (Simulation time: 00 hr 10 min 07 sec)
Heartbeat CPU 0 instructions: 110000020 cycles: 78924943 heartbeat IPC: 1.211 cumulative IPC: 1.217 (Simulation time: 00 hr 11 min 09 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 82188888 cumulative IPC: 1.217 (Simulation time: 00 hr 12 min 16 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 82188888 cumulative IPC: 1.217 (Simulation time: 00 hr 12 min 16 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv672_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.217 instructions: 100000000 cycles: 82188888
CPU 0 Branch Prediction Accuracy: 92.6% MPKI: 13.14 Average ROB Occupancy at Mispredict: 30.06
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.08564
BRANCH_INDIRECT: 0.369
BRANCH_CONDITIONAL: 11.31
BRANCH_DIRECT_CALL: 0.4203
BRANCH_INDIRECT_CALL: 0.5437
BRANCH_RETURN: 0.4052


====Backend Stall Breakdown====
ROB_STALL: 5388
LQ_STALL: 0
SQ_STALL: 31513


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 278
REPLAY_LOAD: 268.5
NON_REPLAY_LOAD: 3.3724189

== Total ==
ADDR_TRANS: 278
REPLAY_LOAD: 537
NON_REPLAY_LOAD: 4573

== Counts ==
ADDR_TRANS: 1
REPLAY_LOAD: 2
NON_REPLAY_LOAD: 1356

cpu0->cpu0_STLB TOTAL        ACCESS:    2115923 HIT:    2115180 MISS:        743 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2115923 HIT:    2115180 MISS:        743 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 155.8 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9606025 HIT:    8890005 MISS:     716020 MSHR_MERGE:      36236
cpu0->cpu0_L2C LOAD         ACCESS:    7716042 HIT:    7133182 MISS:     582860 MSHR_MERGE:        479
cpu0->cpu0_L2C RFO          ACCESS:     579892 HIT:     507131 MISS:      72761 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     159973 HIT:     108957 MISS:      51016 MSHR_MERGE:      35757
cpu0->cpu0_L2C WRITE        ACCESS:    1148781 HIT:    1140297 MISS:       8484 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1337 HIT:        438 MISS:        899 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     112768 ISSUED:     104907 USEFUL:       1337 USELESS:       4921
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 31.1 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15856505 HIT:    7775202 MISS:    8081303 MSHR_MERGE:    1994311
cpu0->cpu0_L1I LOAD         ACCESS:   15856505 HIT:    7775202 MISS:    8081303 MSHR_MERGE:    1994311
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.41 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30842602 HIT:   26888918 MISS:    3953684 MSHR_MERGE:    1688181
cpu0->cpu0_L1D LOAD         ACCESS:   16630601 HIT:   14529141 MISS:    2101460 MSHR_MERGE:     472410
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     340889 HIT:     247126 MISS:      93763 MSHR_MERGE:      38540
cpu0->cpu0_L1D WRITE        ACCESS:   13869612 HIT:   12112508 MISS:    1757104 MSHR_MERGE:    1177211
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1500 HIT:        143 MISS:       1357 MSHR_MERGE:         20
cpu0->cpu0_L1D PREFETCH REQUESTED:     533716 ISSUED:     340889 USEFUL:      13254 USELESS:      34971
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 15.67 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   13010547 HIT:   10718355 MISS:    2292192 MSHR_MERGE:    1164328
cpu0->cpu0_ITLB LOAD         ACCESS:   13010547 HIT:   10718355 MISS:    2292192 MSHR_MERGE:    1164328
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.021 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   29004432 HIT:   27688647 MISS:    1315785 MSHR_MERGE:     327726
cpu0->cpu0_DTLB LOAD         ACCESS:   29004432 HIT:   27688647 MISS:    1315785 MSHR_MERGE:     327726
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.112 cycles
cpu0->LLC TOTAL        ACCESS:     784550 HIT:     773085 MISS:      11465 MSHR_MERGE:        315
cpu0->LLC LOAD         ACCESS:     582381 HIT:     574151 MISS:       8230 MSHR_MERGE:         44
cpu0->LLC RFO          ACCESS:      72761 HIT:      72721 MISS:         40 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      15259 HIT:      12346 MISS:       2913 MSHR_MERGE:        271
cpu0->LLC WRITE        ACCESS:     113250 HIT:     113247 MISS:          3 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        899 HIT:        620 MISS:        279 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 112.1 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         97
  ROW_BUFFER_MISS:      11050
  AVG DBUS CONGESTED CYCLE: 2.989
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          6
  FULL:          0
Channel 0 REFRESHES ISSUED:       6849

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       538518       546215        50887          607
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            4           43           77           36
  STLB miss resolved @ L2C                0           55          237          226           22
  STLB miss resolved @ LLC                0           42          200          406           57
  STLB miss resolved @ MEM                0            0           71          141          142

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             195879        52370      1567616       106157           28
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            3            3            7
  STLB miss resolved @ L2C                0            0            0            1            0
  STLB miss resolved @ LLC                0            5           21           29           11
  STLB miss resolved @ MEM                0            0           13           32           19
[2025-09-18 06:39:11] END   suite=qualcomm_srv trace=srv672_ap (rc=0)
