INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
   Build using "/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/bin/g++"
   Compiling apatb_merge_sort.cpp
   Compiling merge_sort.cpp_pre.cpp.tb.cpp
   Compiling test.cpp_pre.cpp.tb.cpp
   Compiling apatb_merge_sort_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
INFO: [COSIM-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM-323] Starting verilog simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...
Input array:
166 228 113 241 12 246 21 172 23 231 106 143 205 248 184 250 124 192 186 3 99 96 41 33 215 67 169 248 141 176 177 51 148 58 132 24 168 153 221 192 153 191 199 222 183 151 241 75 88 35 198 51 132 7 204 211 195 213 227 176 133 13 227 170 167 247 194 104 8 23 64 185 54 127 16 5 22 121 201 230 156 167 145 152 39 93 131 234 170 223 154 72 100 13 106 35 4 140 139 36 28 67 62 106 194 198 112 81 63 81 151 83 112 65 4 151 22 255 249 193 86 171 129 186 24 99 246 148 7 249 49 35 157 207 142 215 173 118 160 236 63 56 63 199 121 187 215 7 51 208 64 137 244 193 212 132 60 42 49 68 59 98 199 80 73 109 64 86 91 224 90 154 144 17 218 33 69 201 137 120 17 225 25 101 27 237 2 87 47 147 19 203 245 83 147 182 32 211 12 124 44 222 142 188 79 128 86 148 193 87 36 51 56 158 176 107 3 42 59 171 189 174 238 202 1 129 248 58 205 124 46 113 186 188 141 34 85 227 70 142 178 203 193 99 129 2 206 252 44 129 191 2 144 173 68 169 71 157 67 140 49 113 253 100 70 162 158 19 22 68 161 200 39 243 67 32 245 138 53 129 107 84 155 19 122 64 213 217 245 144 221 158 26 242 26 120 148 24 3 34 117 28 3 20 15 166 173 124 72 90 22 180 174 17 87 64 201 140 145 214 53 134 141 79 216 167 39 133 192 66 167 173 94 34 217 230 201 134 122 137 224 240 181 31 122 13 119 91 177 129 170 230 7 175 53 224 86 212 221 142 46 20 83 5 151 165 235 120 163 101 121 20 206 71 51 96 108 34 75 125 163 13 124 11 28 41 123 235 22 208 145 164 228 93 169 147 122 172 131 53 138 21 193 112 92 12 96 64 47 171 213 50 25 177 85 77 83 208 80 225 160 90 157 21 47 191 168 193 131 164 110 37 209 48 13 165 180 109 229 227 49 50 22 170 252 227 15 103 180 192 192 228 146 117 249 193 76 26 226 72 214 200 205 31 112 107 196 61 216 57 32 129 203 174 67 63 146 179 30 214 3 222 186 149 108 180 182 24 70 40 192 28 8 30 155 121 137 215 182 121 40 78 115 107 117 182 195 31 225 225 245 228 216 39 121 188 219 191 212 57 231 37 205 240 67 128 225 68 111 175 29 247 117 144 99 2 191 62 129 184 31 142 181 15 182 166 67 9 102 24 187 101 181 136 181 88 129 174 20 80 213 73 96 195 218 59 197 177 121 95 129 16 77 150 152 123 85 219 253 187 107 208 152 32 208 102 8 81 140 28 26 98 102 122 157 184 181 122 225 166 81 218 182 23 113 198 170 198 186 31 153 157 79 49 54 56 15 62 233 156 187 27 118 57 245 43 105 34 29 98 224 231 156 15 254 37 237 32 99 7 64 116 165 167 54 243 63 69 145 161 89 100 188 71 181 66 210 126 100 8 88 93 103 13 108 101 146 209 253 14 217 181 18 14 213 72 1 44 142 10 205 71 135 26 143 180 92 121 75 216 249 3 149 96 16 121 85 51 75 83 185 180 32 203 194 245 20 59 34 26 93 103 97 92 249 128 17 85 114 188 166 131 215 59 228 96 205 81 147 144 28 196 68 61 143 126 50 163 49 180 53 238 148 15 75 165 143 116 115 1 48 25 253 127 108 89 247 153 34 2 65 63 198 253 124 86 147 14 113 60 83 31 43 231 46 6 164 53 122 23 175 34 48 172 25 21 29 17 38 63 139 224 126 82 221 90 32 233 129 33 157 212 64 200 75 110 206 239 28 192 103 203 90 15 143 116 156 36 253 195 99 136 163 90 218 16 44 18 113 37 172 15 17 236 79 188 211 54 172 7 110 43 234 201 178 241 181 103 21 178 138 240 58 69 194 165 181 239 47 63 44 219 174 158 200 21 114 43 195 150 50 50 81 124 115 28 133 40 227 18 218 133 2 164 66 61 73 15 164 121 174 208 108 212 230 172 2 209 215 197 223 129 111 73 21 226 197 154 34 168 12 116 69 39 25 135 196 98 14 104 83 53 176 56 33 175 228 131 248 52 73 239 181 184 56 203 19 117 221 53 53 234 34 218 137 59 217 77 45 0 205 129 149 221 209 46 164 45 178 252 97 19 4 47 67 156 18 182 18 79 4 191 81 158 154 218 217 139 159 126 3 228 119 16 218 192 63 222 238 241 243 199 100 247 14 31 11 128 238 53 232 106 245 177 8 167 4 89 170 187 215 14 24 199 30 242 159 93 208 5 102 219 205 226 
Sorted array:
0 1 1 1 2 2 2 2 2 2 2 3 3 3 3 3 3 3 4 4 4 4 4 5 5 5 6 7 7 7 7 7 7 8 8 8 8 8 9 10 11 11 12 12 12 12 13 13 13 13 13 13 14 14 14 14 14 14 15 15 15 15 15 15 15 15 15 16 16 16 16 16 17 17 17 17 17 17 18 18 18 18 18 19 19 19 19 19 20 20 20 20 20 21 21 21 21 21 21 21 22 22 22 22 22 22 23 23 23 23 24 24 24 24 24 24 25 25 25 25 25 26 26 26 26 26 26 27 27 28 28 28 28 28 28 28 28 29 29 29 30 30 30 31 31 31 31 31 31 31 32 32 32 32 32 32 32 33 33 33 33 34 34 34 34 34 34 34 34 34 34 35 35 35 36 36 36 37 37 37 37 38 39 39 39 39 39 40 40 40 41 41 42 42 43 43 43 43 44 44 44 44 44 45 45 46 46 46 46 47 47 47 47 47 48 48 48 49 49 49 49 49 49 50 50 50 50 50 51 51 51 51 51 51 52 53 53 53 53 53 53 53 53 53 53 54 54 54 54 56 56 56 56 56 57 57 57 58 58 58 59 59 59 59 59 59 60 60 61 61 61 62 62 62 63 63 63 63 63 63 63 63 63 64 64 64 64 64 64 64 64 65 65 66 66 66 67 67 67 67 67 67 67 67 68 68 68 68 68 69 69 69 69 70 70 70 71 71 71 71 72 72 72 72 73 73 73 73 73 75 75 75 75 75 75 76 77 77 77 78 79 79 79 79 79 80 80 80 81 81 81 81 81 81 81 82 83 83 83 83 83 83 83 84 85 85 85 85 85 86 86 86 86 86 87 87 87 88 88 88 89 89 89 90 90 90 90 90 90 91 91 92 92 92 93 93 93 93 93 94 95 96 96 96 96 96 96 97 97 98 98 98 98 99 99 99 99 99 99 100 100 100 100 100 101 101 101 101 102 102 102 102 103 103 103 103 103 104 104 105 106 106 106 106 107 107 107 107 107 108 108 108 108 108 109 109 110 110 110 111 111 112 112 112 112 113 113 113 113 113 113 114 114 115 115 115 116 116 116 116 117 117 117 117 117 118 118 119 119 120 120 120 121 121 121 121 121 121 121 121 121 121 122 122 122 122 122 122 122 123 123 124 124 124 124 124 124 124 125 126 126 126 126 127 127 128 128 128 128 129 129 129 129 129 129 129 129 129 129 129 129 129 131 131 131 131 131 132 132 132 133 133 133 133 134 134 135 135 136 136 137 137 137 137 137 138 138 138 139 139 139 140 140 140 140 141 141 141 142 142 142 142 142 142 143 143 143 143 143 144 144 144 144 144 145 145 145 145 146 146 146 147 147 147 147 147 148 148 148 148 148 149 149 149 150 150 151 151 151 151 152 152 152 153 153 153 153 154 154 154 154 155 155 156 156 156 156 156 157 157 157 157 157 157 158 158 158 158 158 159 159 160 160 161 161 162 163 163 163 163 164 164 164 164 164 164 165 165 165 165 165 166 166 166 166 166 167 167 167 167 167 167 168 168 168 169 169 169 170 170 170 170 170 170 171 171 171 172 172 172 172 172 172 173 173 173 173 174 174 174 174 174 174 175 175 175 175 176 176 176 176 177 177 177 177 177 178 178 178 178 179 180 180 180 180 180 180 180 181 181 181 181 181 181 181 181 181 181 182 182 182 182 182 182 182 183 184 184 184 184 185 185 186 186 186 186 186 187 187 187 187 187 188 188 188 188 188 188 189 191 191 191 191 191 191 192 192 192 192 192 192 192 192 193 193 193 193 193 193 193 194 194 194 194 195 195 195 195 195 196 196 196 197 197 197 198 198 198 198 198 199 199 199 199 199 200 200 200 200 201 201 201 201 201 202 203 203 203 203 203 203 204 205 205 205 205 205 205 205 205 206 206 206 207 208 208 208 208 208 208 208 209 209 209 209 210 211 211 211 212 212 212 212 212 213 213 213 213 213 214 214 214 215 215 215 215 215 215 215 216 216 216 216 217 217 217 217 217 218 218 218 218 218 218 218 218 219 219 219 219 221 221 221 221 221 221 222 222 222 222 223 223 224 224 224 224 224 225 225 225 225 225 225 226 226 226 227 227 227 227 227 227 228 228 228 228 228 228 228 229 230 230 230 230 231 231 231 231 232 233 233 234 234 234 235 235 236 236 237 237 238 238 238 238 239 239 239 240 240 240 241 241 241 241 242 242 243 243 243 244 245 245 245 245 245 245 245 246 246 247 247 247 247 248 248 248 248 249 249 249 249 249 250 252 252 252 253 253 253 253 253 253 254 255 
The array is sorted correctly.
Input array:
74 83 2 86 76 240 3 172 90 16 117 122 23 145 211 218 173 58 0 197 25 30 47 185 12 23 30 114 107 3 181 45 183 207 131 27 55 255 223 169 15 180 131 63 190 206 145 131 128 241 192 154 135 7 179 147 150 233 126 97 101 75 143 148 26 162 175 201 161 6 234 201 210 133 128 8 203 137 3 99 218 195 93 217 66 160 133 217 138 27 82 103 198 249 251 88 252 34 57 181 160 59 246 234 32 238 243 3 239 246 198 225 50 180 211 140 84 208 197 222 75 48 189 41 137 48 153 21 202 210 203 130 133 57 205 165 64 216 32 167 70 118 233 144 42 188 29 127 4 114 117 103 162 171 240 164 83 137 185 30 211 252 24 112 174 229 141 6 213 197 37 52 59 14 60 102 90 209 253 94 68 234 61 254 13 45 26 97 70 76 223 49 192 15 1 134 13 6 4 90 43 42 6 223 80 67 189 171 44 186 129 136 28 191 231 138 4 121 235 75 197 90 220 254 105 86 132 214 92 161 49 160 43 151 127 123 82 84 158 151 134 32 127 26 223 222 28 227 112 127 166 173 217 131 171 67 81 72 145 173 97 58 197 140 210 188 151 60 136 54 75 134 206 203 161 197 193 189 32 169 61 199 87 142 194 26 49 19 194 195 80 155 21 22 63 231 98 215 180 235 133 255 137 83 66 138 144 28 192 176 61 117 239 148 3 41 15 77 84 97 40 5 253 157 51 60 157 245 139 201 248 40 200 130 243 155 132 131 183 92 76 108 233 179 1 5 221 40 178 145 137 242 174 254 167 89 83 188 79 86 157 95 223 222 89 210 121 246 206 168 202 146 20 180 69 141 25 58 45 227 68 47 77 242 45 108 196 224 65 43 55 62 234 142 148 188 216 133 42 190 69 244 80 210 32 14 95 57 192 5 148 4 52 249 111 97 102 51 90 31 214 9 213 56 175 106 108 159 7 150 190 173 235 158 223 11 172 206 189 133 211 105 137 31 123 16 249 89 91 203 120 145 236 101 202 19 207 78 18 79 69 232 92 72 231 83 203 171 57 160 72 13 34 210 164 21 90 157 110 182 128 254 191 204 99 1 87 171 80 106 114 13 202 206 109 201 57 152 141 234 81 77 15 211 31 20 0 146 201 110 168 194 228 223 6 191 249 118 130 97 88 84 230 58 154 179 124 235 99 129 78 204 206 189 23 102 233 23 88 43 157 24 101 129 15 131 89 128 249 59 225 177 8 63 100 186 10 224 30 134 193 108 178 167 65 226 13 163 113 221 70 111 13 171 104 149 46 57 21 160 117 111 105 245 198 205 199 73 37 93 207 254 201 17 30 131 243 139 158 221 129 228 100 6 167 204 19 77 30 65 101 11 40 71 24 102 44 63 175 178 157 246 40 246 8 70 241 115 98 167 80 227 163 180 1 194 17 117 40 47 46 141 178 86 212 202 52 121 129 68 163 54 82 227 165 90 162 150 70 4 62 14 255 89 219 120 28 76 5 68 123 51 73 69 1 54 111 54 39 104 146 202 23 68 197 188 47 127 106 117 251 32 155 250 146 214 235 38 154 80 106 45 132 203 210 253 121 209 171 0 82 157 226 225 250 32 181 41 23 151 22 19 48 41 37 34 120 112 72 18 217 42 184 213 109 26 210 231 76 246 255 22 171 90 247 29 122 172 166 145 163 52 188 235 94 66 133 78 202 229 216 3 39 168 240 149 35 59 244 135 169 83 253 84 197 244 114 183 24 144 97 51 221 125 151 83 55 28 25 26 26 241 149 161 18 230 174 173 153 162 148 90 14 169 174 51 157 152 3 45 65 196 120 54 89 39 1 169 68 26 59 214 131 208 119 13 46 158 186 199 64 102 57 198 15 96 114 36 248 117 105 177 81 226 95 34 129 192 227 221 82 126 19 238 199 3 251 245 161 206 213 89 148 134 56 164 230 170 224 87 151 194 128 96 188 224 154 61 184 222 147 35 116 166 137 83 193 252 193 218 66 14 76 215 148 132 11 123 166 235 74 181 37 202 21 225 58 39 151 107 29 138 142 10 168 143 213 226 139 150 212 70 188 56 53 201 76 64 188 106 139 30 127 177 96 172 10 155 76 25 6 105 27 12 139 196 155 97 54 182 111 34 252 44 211 145 109 127 209 41 98 237 71 249 22 31 30 152 186 106 18 56 75 45 92 215 129 111 176 183 134 31 82 154 195 133 164 48 28 5 209 150 242 48 240 128 80 134 25 130 8 67 211 83 232 143 162 106 23 202 57 157 98 235 175 61 136 107 230 189 113 207 179 195 
Sorted array:
0 0 0 1 1 1 1 1 1 2 3 3 3 3 3 3 3 3 4 4 4 4 4 5 5 5 5 5 6 6 6 6 6 6 6 7 7 8 8 8 8 9 10 10 10 11 11 11 12 12 13 13 13 13 13 13 13 14 14 14 14 14 15 15 15 15 15 15 16 16 17 17 18 18 18 18 19 19 19 19 19 20 20 21 21 21 21 21 22 22 22 22 23 23 23 23 23 23 23 24 24 24 24 25 25 25 25 25 26 26 26 26 26 26 26 26 27 27 27 28 28 28 28 28 28 29 29 29 30 30 30 30 30 30 30 30 31 31 31 31 31 32 32 32 32 32 32 32 34 34 34 34 34 35 35 36 37 37 37 37 38 39 39 39 39 40 40 40 40 40 40 41 41 41 41 41 42 42 42 42 43 43 43 43 44 44 44 45 45 45 45 45 45 45 46 46 46 47 47 47 47 48 48 48 48 48 49 49 49 50 51 51 51 51 51 52 52 52 52 53 54 54 54 54 54 54 55 55 55 56 56 56 56 57 57 57 57 57 57 57 57 58 58 58 58 58 59 59 59 59 59 60 60 60 61 61 61 61 61 62 62 63 63 63 63 64 64 64 65 65 65 65 66 66 66 66 67 67 67 68 68 68 68 68 68 69 69 69 69 70 70 70 70 70 70 71 71 72 72 72 72 73 73 74 74 75 75 75 75 75 76 76 76 76 76 76 76 76 77 77 77 77 78 78 78 79 79 80 80 80 80 80 80 80 81 81 81 82 82 82 82 82 82 83 83 83 83 83 83 83 83 83 84 84 84 84 84 86 86 86 86 87 87 87 88 88 88 89 89 89 89 89 89 89 90 90 90 90 90 90 90 90 90 91 92 92 92 92 93 93 94 94 95 95 95 96 96 96 97 97 97 97 97 97 97 97 98 98 98 98 99 99 99 100 100 101 101 101 101 102 102 102 102 102 103 103 104 104 105 105 105 105 105 106 106 106 106 106 106 106 107 107 107 108 108 108 108 109 109 109 110 110 111 111 111 111 111 111 112 112 112 113 113 114 114 114 114 114 115 116 117 117 117 117 117 117 117 118 118 119 120 120 120 120 121 121 121 121 122 122 123 123 123 123 124 125 126 126 127 127 127 127 127 127 127 128 128 128 128 128 128 129 129 129 129 129 129 129 130 130 130 130 131 131 131 131 131 131 131 131 132 132 132 132 133 133 133 133 133 133 133 133 134 134 134 134 134 134 134 135 135 136 136 136 137 137 137 137 137 137 137 138 138 138 138 139 139 139 139 139 140 140 141 141 141 141 142 142 142 143 143 143 144 144 144 145 145 145 145 145 145 145 146 146 146 146 147 147 148 148 148 148 148 148 148 149 149 149 150 150 150 150 150 151 151 151 151 151 151 151 152 152 152 153 153 154 154 154 154 154 155 155 155 155 155 157 157 157 157 157 157 157 157 157 158 158 158 158 159 160 160 160 160 160 161 161 161 161 161 162 162 162 162 162 163 163 163 163 164 164 164 164 165 165 166 166 166 166 167 167 167 167 167 168 168 168 168 169 169 169 169 169 170 171 171 171 171 171 171 171 171 172 172 172 172 173 173 173 173 173 174 174 174 174 175 175 175 175 176 176 177 177 177 178 178 178 178 179 179 179 179 180 180 180 180 180 181 181 181 181 182 182 183 183 183 183 184 184 185 185 186 186 186 186 188 188 188 188 188 188 188 188 188 189 189 189 189 189 189 190 190 190 191 191 191 192 192 192 192 192 193 193 193 193 194 194 194 194 194 195 195 195 195 196 196 196 197 197 197 197 197 197 197 197 198 198 198 198 199 199 199 199 200 201 201 201 201 201 201 201 202 202 202 202 202 202 202 202 202 203 203 203 203 203 203 204 204 204 205 205 206 206 206 206 206 206 206 207 207 207 207 208 208 209 209 209 209 210 210 210 210 210 210 210 210 211 211 211 211 211 211 211 212 212 213 213 213 213 213 214 214 214 214 215 215 215 216 216 216 217 217 217 217 218 218 218 219 220 221 221 221 221 221 222 222 222 222 223 223 223 223 223 223 223 224 224 224 224 225 225 225 225 226 226 226 226 227 227 227 227 227 228 228 229 229 230 230 230 230 231 231 231 231 232 232 233 233 233 233 234 234 234 234 234 235 235 235 235 235 235 235 235 236 237 238 238 239 239 240 240 240 240 241 241 241 242 242 242 243 243 243 244 244 244 245 245 245 246 246 246 246 246 246 247 248 248 249 249 249 249 249 249 250 250 251 251 251 252 252 252 252 253 253 253 253 254 254 254 254 254 255 255 255 255 
The array is sorted correctly.
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 1024
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_merge_sort_top glbl -Oenable_linking_all_libraries -prj merge_sort.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_1_16 -L floating_point_v7_0_21 --lib ieee_proposed=./ieee_proposed -s merge_sort 
Multi-threading is on. Using 6 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by AMD, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/NECSTCamp/merge_sort/merge_sort/hls/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/NECSTCamp/merge_sort/merge_sort/hls/sim/verilog/AESL_axi_master_gmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/NECSTCamp/merge_sort/merge_sort/hls/sim/verilog/merge_sort_read_input.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_sort_read_input
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/NECSTCamp/merge_sort/merge_sort/hls/sim/verilog/merge_sort_fifo_w8_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_sort_fifo_w8_d2_S
INFO: [VRFC 10-311] analyzing module merge_sort_fifo_w8_d2_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/NECSTCamp/merge_sort/merge_sort/hls/sim/verilog/merge_sort_merge_sort_iterative_Pipeline_merge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_sort_merge_sort_iterative_Pipeline_merge
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/NECSTCamp/merge_sort/merge_sort/hls/sim/verilog/merge_sort_merge_sort_iterative_Pipeline_output.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_sort_merge_sort_iterative_Pipeline_output
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/NECSTCamp/merge_sort/merge_sort/hls/sim/verilog/merge_sort.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_sort
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/NECSTCamp/merge_sort/merge_sort/hls/sim/verilog/merge_sort_merge_sort_iterative_Pipeline_buffer_write.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_sort_merge_sort_iterative_Pipeline_buffer_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/NECSTCamp/merge_sort/merge_sort/hls/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/NECSTCamp/merge_sort/merge_sort/hls/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/NECSTCamp/merge_sort/merge_sort/hls/sim/verilog/merge_sort_entry_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_sort_entry_proc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/NECSTCamp/merge_sort/merge_sort/hls/sim/verilog/merge_sort_start_for_write_output_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_sort_start_for_write_output_U0
INFO: [VRFC 10-311] analyzing module merge_sort_start_for_write_output_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/NECSTCamp/merge_sort/merge_sort/hls/sim/verilog/merge_sort_merge_sort_iterative_Pipeline_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_sort_merge_sort_iterative_Pipeline_buffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/NECSTCamp/merge_sort/merge_sort/hls/sim/verilog/merge_sort_start_for_merge_sort_iterative_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_sort_start_for_merge_sort_iterative_U0
INFO: [VRFC 10-311] analyzing module merge_sort_start_for_merge_sort_iterative_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/NECSTCamp/merge_sort/merge_sort/hls/sim/verilog/merge_sort_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_sort_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/NECSTCamp/merge_sort/merge_sort/hls/sim/verilog/merge_sort.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_merge_sort_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/NECSTCamp/merge_sort/merge_sort/hls/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/NECSTCamp/merge_sort/merge_sort/hls/sim/verilog/merge_sort_merge_sort_iterative.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_sort_merge_sort_iterative
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/NECSTCamp/merge_sort/merge_sort/hls/sim/verilog/merge_sort_fifo_w64_d4_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_sort_fifo_w64_d4_S
INFO: [VRFC 10-311] analyzing module merge_sort_fifo_w64_d4_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/NECSTCamp/merge_sort/merge_sort/hls/sim/verilog/merge_sort_merge_sort_iterative_Pipeline_left_right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_sort_merge_sort_iterative_Pipeline_left_right
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/NECSTCamp/merge_sort/merge_sort/hls/sim/verilog/merge_sort_frp_pipeline_valid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_sort_frp_pipeline_valid
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/NECSTCamp/merge_sort/merge_sort/hls/sim/verilog/merge_sort_fifo_w8_d1024_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_sort_fifo_w8_d1024_A
INFO: [VRFC 10-311] analyzing module merge_sort_fifo_w8_d1024_A_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/NECSTCamp/merge_sort/merge_sort/hls/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/NECSTCamp/merge_sort/merge_sort/hls/sim/verilog/merge_sort_gmem_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_sort_gmem_m_axi
INFO: [VRFC 10-311] analyzing module merge_sort_gmem_m_axi_load
INFO: [VRFC 10-311] analyzing module merge_sort_gmem_m_axi_store
INFO: [VRFC 10-311] analyzing module merge_sort_gmem_m_axi_read
INFO: [VRFC 10-311] analyzing module merge_sort_gmem_m_axi_write
INFO: [VRFC 10-311] analyzing module merge_sort_gmem_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module merge_sort_gmem_m_axi_throttle
INFO: [VRFC 10-311] analyzing module merge_sort_gmem_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module merge_sort_gmem_m_axi_fifo
INFO: [VRFC 10-311] analyzing module merge_sort_gmem_m_axi_srl
INFO: [VRFC 10-311] analyzing module merge_sort_gmem_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/NECSTCamp/merge_sort/merge_sort/hls/sim/verilog/merge_sort_write_output.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_sort_write_output
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/NECSTCamp/merge_sort/merge_sort/hls/sim/verilog/merge_sort_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_sort_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/NECSTCamp/merge_sort/merge_sort/hls/sim/verilog/merge_sort_sparsemux_2049_10_8_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_sort_sparsemux_2049_10_8_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/NECSTCamp/merge_sort/merge_sort/hls/sim/verilog/merge_sort_flow_control_loop_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_sort_flow_control_loop_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/NECSTCamp/merge_sort/merge_sort/hls/sim/verilog/merge_sort_frp_fifoout.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_sort_frp_fifoout
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/NECSTCamp/merge_sort/merge_sort/hls/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/claxl/Documents/NECSTCamp/merge_sort/merge_sort/hls/sim/verilog/merge_sort_fifo_w64_d4_S.v:49]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/claxl/Documents/NECSTCamp/merge_sort/merge_sort/hls/sim/verilog/merge_sort_fifo_w8_d2_S.v:49]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/claxl/Documents/NECSTCamp/merge_sort/merge_sort/hls/sim/verilog/merge_sort_start_for_write_output_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/claxl/Documents/NECSTCamp/merge_sort/merge_sort/hls/sim/verilog/merge_sort_start_for_merge_sort_iterative_U0.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.merge_sort_control_s_axi
Compiling module xil_defaultlib.merge_sort_gmem_m_axi_srl(DATA_W...
Compiling module xil_defaultlib.merge_sort_gmem_m_axi_fifo(DATA_...
Compiling module xil_defaultlib.merge_sort_gmem_m_axi_mem(MEM_ST...
Compiling module xil_defaultlib.merge_sort_gmem_m_axi_fifo(MEM_S...
Compiling module xil_defaultlib.merge_sort_gmem_m_axi_srl(DATA_W...
Compiling module xil_defaultlib.merge_sort_gmem_m_axi_fifo(DATA_...
Compiling module xil_defaultlib.merge_sort_gmem_m_axi_srl(DATA_W...
Compiling module xil_defaultlib.merge_sort_gmem_m_axi_fifo(DATA_...
Compiling module xil_defaultlib.merge_sort_gmem_m_axi_srl(DATA_W...
Compiling module xil_defaultlib.merge_sort_gmem_m_axi_fifo(DATA_...
Compiling module xil_defaultlib.merge_sort_gmem_m_axi_store(NUM_...
Compiling module xil_defaultlib.merge_sort_gmem_m_axi_mem(MEM_ST...
Compiling module xil_defaultlib.merge_sort_gmem_m_axi_fifo(MEM_S...
Compiling module xil_defaultlib.merge_sort_gmem_m_axi_srl(DATA_W...
Compiling module xil_defaultlib.merge_sort_gmem_m_axi_fifo(DATA_...
Compiling module xil_defaultlib.merge_sort_gmem_m_axi_load(NUM_R...
Compiling module xil_defaultlib.merge_sort_gmem_m_axi_reg_slice(...
Compiling module xil_defaultlib.merge_sort_gmem_m_axi_burst_conv...
Compiling module xil_defaultlib.merge_sort_gmem_m_axi_srl(DATA_W...
Compiling module xil_defaultlib.merge_sort_gmem_m_axi_fifo(DATA_...
Compiling module xil_defaultlib.merge_sort_gmem_m_axi_reg_slice(...
Compiling module xil_defaultlib.merge_sort_gmem_m_axi_srl(DATA_W...
Compiling module xil_defaultlib.merge_sort_gmem_m_axi_fifo(DATA_...
Compiling module xil_defaultlib.merge_sort_gmem_m_axi_srl(DATA_W...
Compiling module xil_defaultlib.merge_sort_gmem_m_axi_fifo(DATA_...
Compiling module xil_defaultlib.merge_sort_gmem_m_axi_throttle(C...
Compiling module xil_defaultlib.merge_sort_gmem_m_axi_reg_slice(...
Compiling module xil_defaultlib.merge_sort_gmem_m_axi_write(CONS...
Compiling module xil_defaultlib.merge_sort_gmem_m_axi_reg_slice(...
Compiling module xil_defaultlib.merge_sort_gmem_m_axi_read(C_USE...
Compiling module xil_defaultlib.merge_sort_gmem_m_axi(CONSERVATI...
Compiling module xil_defaultlib.merge_sort_entry_proc
Compiling module xil_defaultlib.merge_sort_flow_control_loop_pip...
Compiling module xil_defaultlib.merge_sort_read_input
Compiling module xil_defaultlib.merge_sort_flow_control_loop_pip...
Compiling module xil_defaultlib.merge_sort_merge_sort_iterative_...
Compiling module xil_defaultlib.merge_sort_sparsemux_2049_10_8_1...
Compiling module xil_defaultlib.merge_sort_frp_pipeline_valid(Pi...
Compiling module xil_defaultlib.merge_sort_frp_fifoout(PipeLaten...
Compiling module xil_defaultlib.merge_sort_merge_sort_iterative_...
Compiling module xil_defaultlib.merge_sort_merge_sort_iterative_...
Compiling module xil_defaultlib.merge_sort_merge_sort_iterative_...
Compiling module xil_defaultlib.merge_sort_merge_sort_iterative_...
Compiling module xil_defaultlib.merge_sort_fifo_w8_d1024_A_ram
Compiling module xil_defaultlib.merge_sort_fifo_w8_d1024_A
Compiling module xil_defaultlib.merge_sort_merge_sort_iterative
Compiling module xil_defaultlib.merge_sort_write_output
Compiling module xil_defaultlib.merge_sort_fifo_w64_d4_S_ShiftRe...
Compiling module xil_defaultlib.merge_sort_fifo_w64_d4_S
Compiling module xil_defaultlib.merge_sort_fifo_w8_d2_S_ShiftReg
Compiling module xil_defaultlib.merge_sort_fifo_w8_d2_S
Compiling module xil_defaultlib.merge_sort_start_for_write_outpu...
Compiling module xil_defaultlib.merge_sort_start_for_write_outpu...
Compiling module xil_defaultlib.merge_sort_start_for_merge_sort_...
Compiling module xil_defaultlib.merge_sort_start_for_merge_sort_...
Compiling module xil_defaultlib.merge_sort
Compiling module xil_defaultlib.AESL_axi_master_gmem
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(OUT_CH...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_I...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_I...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_I...
Compiling module xil_defaultlib.AESL_deadlock_report_unit_defaul...
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.df_fifo_intf
Compiling module xil_defaultlib.df_process_intf
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=15)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_merge_sort_top
Compiling module work.glbl
Built simulation snapshot merge_sort

****** xsim v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/merge_sort/xsim_script.tcl
# xsim {merge_sort} -autoloadwcfg -tclbatch {merge_sort.tcl}
Time resolution is 1 ps
source merge_sort.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 2 [n/a] @ "125000"
// RTL Simulation : 1 / 2 [n/a] @ "451725000"
// RTL Simulation : 2 / 2 [n/a] @ "903055000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 903115 ns : File "/home/claxl/Documents/NECSTCamp/merge_sort/merge_sort/hls/sim/verilog/merge_sort.autotb.v" Line 430
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1234.371 ; gain = 0.000 ; free physical = 11046 ; free virtual = 26105
## quit
INFO: [Common 17-206] Exiting xsim at Tue May 28 19:23:53 2024...
Input array:
166 228 113 241 12 246 21 172 23 231 106 143 205 248 184 250 124 192 186 3 99 96 41 33 215 67 169 248 141 176 177 51 148 58 132 24 168 153 221 192 153 191 199 222 183 151 241 75 88 35 198 51 132 7 204 211 195 213 227 176 133 13 227 170 167 247 194 104 8 23 64 185 54 127 16 5 22 121 201 230 156 167 145 152 39 93 131 234 170 223 154 72 100 13 106 35 4 140 139 36 28 67 62 106 194 198 112 81 63 81 151 83 112 65 4 151 22 255 249 193 86 171 129 186 24 99 246 148 7 249 49 35 157 207 142 215 173 118 160 236 63 56 63 199 121 187 215 7 51 208 64 137 244 193 212 132 60 42 49 68 59 98 199 80 73 109 64 86 91 224 90 154 144 17 218 33 69 201 137 120 17 225 25 101 27 237 2 87 47 147 19 203 245 83 147 182 32 211 12 124 44 222 142 188 79 128 86 148 193 87 36 51 56 158 176 107 3 42 59 171 189 174 238 202 1 129 248 58 205 124 46 113 186 188 141 34 85 227 70 142 178 203 193 99 129 2 206 252 44 129 191 2 144 173 68 169 71 157 67 140 49 113 253 100 70 162 158 19 22 68 161 200 39 243 67 32 245 138 53 129 107 84 155 19 122 64 213 217 245 144 221 158 26 242 26 120 148 24 3 34 117 28 3 20 15 166 173 124 72 90 22 180 174 17 87 64 201 140 145 214 53 134 141 79 216 167 39 133 192 66 167 173 94 34 217 230 201 134 122 137 224 240 181 31 122 13 119 91 177 129 170 230 7 175 53 224 86 212 221 142 46 20 83 5 151 165 235 120 163 101 121 20 206 71 51 96 108 34 75 125 163 13 124 11 28 41 123 235 22 208 145 164 228 93 169 147 122 172 131 53 138 21 193 112 92 12 96 64 47 171 213 50 25 177 85 77 83 208 80 225 160 90 157 21 47 191 168 193 131 164 110 37 209 48 13 165 180 109 229 227 49 50 22 170 252 227 15 103 180 192 192 228 146 117 249 193 76 26 226 72 214 200 205 31 112 107 196 61 216 57 32 129 203 174 67 63 146 179 30 214 3 222 186 149 108 180 182 24 70 40 192 28 8 30 155 121 137 215 182 121 40 78 115 107 117 182 195 31 225 225 245 228 216 39 121 188 219 191 212 57 231 37 205 240 67 128 225 68 111 175 29 247 117 144 99 2 191 62 129 184 31 142 181 15 182 166 67 9 102 24 187 101 181 136 181 88 129 174 20 80 213 73 96 195 218 59 197 177 121 95 129 16 77 150 152 123 85 219 253 187 107 208 152 32 208 102 8 81 140 28 26 98 102 122 157 184 181 122 225 166 81 218 182 23 113 198 170 198 186 31 153 157 79 49 54 56 15 62 233 156 187 27 118 57 245 43 105 34 29 98 224 231 156 15 254 37 237 32 99 7 64 116 165 167 54 243 63 69 145 161 89 100 188 71 181 66 210 126 100 8 88 93 103 13 108 101 146 209 253 14 217 181 18 14 213 72 1 44 142 10 205 71 135 26 143 180 92 121 75 216 249 3 149 96 16 121 85 51 75 83 185 180 32 203 194 245 20 59 34 26 93 103 97 92 249 128 17 85 114 188 166 131 215 59 228 96 205 81 147 144 28 196 68 61 143 126 50 163 49 180 53 238 148 15 75 165 143 116 115 1 48 25 253 127 108 89 247 153 34 2 65 63 198 253 124 86 147 14 113 60 83 31 43 231 46 6 164 53 122 23 175 34 48 172 25 21 29 17 38 63 139 224 126 82 221 90 32 233 129 33 157 212 64 200 75 110 206 239 28 192 103 203 90 15 143 116 156 36 253 195 99 136 163 90 218 16 44 18 113 37 172 15 17 236 79 188 211 54 172 7 110 43 234 201 178 241 181 103 21 178 138 240 58 69 194 165 181 239 47 63 44 219 174 158 200 21 114 43 195 150 50 50 81 124 115 28 133 40 227 18 218 133 2 164 66 61 73 15 164 121 174 208 108 212 230 172 2 209 215 197 223 129 111 73 21 226 197 154 34 168 12 116 69 39 25 135 196 98 14 104 83 53 176 56 33 175 228 131 248 52 73 239 181 184 56 203 19 117 221 53 53 234 34 218 137 59 217 77 45 0 205 129 149 221 209 46 164 45 178 252 97 19 4 47 67 156 18 182 18 79 4 191 81 158 154 218 217 139 159 126 3 228 119 16 218 192 63 222 238 241 243 199 100 247 14 31 11 128 238 53 232 106 245 177 8 167 4 89 170 187 215 14 24 199 30 242 159 93 208 5 102 219 205 226 
Sorted array:
0 1 1 1 2 2 2 2 2 2 2 3 3 3 3 3 3 3 4 4 4 4 4 5 5 5 6 7 7 7 7 7 7 8 8 8 8 8 9 10 11 11 12 12 12 12 13 13 13 13 13 13 14 14 14 14 14 14 15 15 15 15 15 15 15 15 15 16 16 16 16 16 17 17 17 17 17 17 18 18 18 18 18 19 19 19 19 19 20 20 20 20 20 21 21 21 21 21 21 21 22 22 22 22 22 22 23 23 23 23 24 24 24 24 24 24 25 25 25 25 25 26 26 26 26 26 26 27 27 28 28 28 28 28 28 28 28 29 29 29 30 30 30 31 31 31 31 31 31 31 32 32 32 32 32 32 32 33 33 33 33 34 34 34 34 34 34 34 34 34 34 35 35 35 36 36 36 37 37 37 37 38 39 39 39 39 39 40 40 40 41 41 42 42 43 43 43 43 44 44 44 44 44 45 45 46 46 46 46 47 47 47 47 47 48 48 48 49 49 49 49 49 49 50 50 50 50 50 51 51 51 51 51 51 52 53 53 53 53 53 53 53 53 53 53 54 54 54 54 56 56 56 56 56 57 57 57 58 58 58 59 59 59 59 59 59 60 60 61 61 61 62 62 62 63 63 63 63 63 63 63 63 63 64 64 64 64 64 64 64 64 65 65 66 66 66 67 67 67 67 67 67 67 67 68 68 68 68 68 69 69 69 69 70 70 70 71 71 71 71 72 72 72 72 73 73 73 73 73 75 75 75 75 75 75 76 77 77 77 78 79 79 79 79 79 80 80 80 81 81 81 81 81 81 81 82 83 83 83 83 83 83 83 84 85 85 85 85 85 86 86 86 86 86 87 87 87 88 88 88 89 89 89 90 90 90 90 90 90 91 91 92 92 92 93 93 93 93 93 94 95 96 96 96 96 96 96 97 97 98 98 98 98 99 99 99 99 99 99 100 100 100 100 100 101 101 101 101 102 102 102 102 103 103 103 103 103 104 104 105 106 106 106 106 107 107 107 107 107 108 108 108 108 108 109 109 110 110 110 111 111 112 112 112 112 113 113 113 113 113 113 114 114 115 115 115 116 116 116 116 117 117 117 117 117 118 118 119 119 120 120 120 121 121 121 121 121 121 121 121 121 121 122 122 122 122 122 122 122 123 123 124 124 124 124 124 124 124 125 126 126 126 126 127 127 128 128 128 128 129 129 129 129 129 129 129 129 129 129 129 129 129 131 131 131 131 131 132 132 132 133 133 133 133 134 134 135 135 136 136 137 137 137 137 137 138 138 138 139 139 139 140 140 140 140 141 141 141 142 142 142 142 142 142 143 143 143 143 143 144 144 144 144 144 145 145 145 145 146 146 146 147 147 147 147 147 148 148 148 148 148 149 149 149 150 150 151 151 151 151 152 152 152 153 153 153 153 154 154 154 154 155 155 156 156 156 156 156 157 157 157 157 157 157 158 158 158 158 158 159 159 160 160 161 161 162 163 163 163 163 164 164 164 164 164 164 165 165 165 165 165 166 166 166 166 166 167 167 167 167 167 167 168 168 168 169 169 169 170 170 170 170 170 170 171 171 171 172 172 172 172 172 172 173 173 173 173 174 174 174 174 174 174 175 175 175 175 176 176 176 176 177 177 177 177 177 178 178 178 178 179 180 180 180 180 180 180 180 181 181 181 181 181 181 181 181 181 181 182 182 182 182 182 182 182 183 184 184 184 184 185 185 186 186 186 186 186 187 187 187 187 187 188 188 188 188 188 188 189 191 191 191 191 191 191 192 192 192 192 192 192 192 192 193 193 193 193 193 193 193 194 194 194 194 195 195 195 195 195 196 196 196 197 197 197 198 198 198 198 198 199 199 199 199 199 200 200 200 200 201 201 201 201 201 202 203 203 203 203 203 203 204 205 205 205 205 205 205 205 205 206 206 206 207 208 208 208 208 208 208 208 209 209 209 209 210 211 211 211 212 212 212 212 212 213 213 213 213 213 214 214 214 215 215 215 215 215 215 215 216 216 216 216 217 217 217 217 217 218 218 218 218 218 218 218 218 219 219 219 219 221 221 221 221 221 221 222 222 222 222 223 223 224 224 224 224 224 225 225 225 225 225 225 226 226 226 227 227 227 227 227 227 228 228 228 228 228 228 228 229 230 230 230 230 231 231 231 231 232 233 233 234 234 234 235 235 236 236 237 237 238 238 238 238 239 239 239 240 240 240 241 241 241 241 242 242 243 243 243 244 245 245 245 245 245 245 245 246 246 247 247 247 247 248 248 248 248 249 249 249 249 249 250 252 252 252 253 253 253 253 253 253 254 255 
The array is sorted correctly.
Input array:
74 83 2 86 76 240 3 172 90 16 117 122 23 145 211 218 173 58 0 197 25 30 47 185 12 23 30 114 107 3 181 45 183 207 131 27 55 255 223 169 15 180 131 63 190 206 145 131 128 241 192 154 135 7 179 147 150 233 126 97 101 75 143 148 26 162 175 201 161 6 234 201 210 133 128 8 203 137 3 99 218 195 93 217 66 160 133 217 138 27 82 103 198 249 251 88 252 34 57 181 160 59 246 234 32 238 243 3 239 246 198 225 50 180 211 140 84 208 197 222 75 48 189 41 137 48 153 21 202 210 203 130 133 57 205 165 64 216 32 167 70 118 233 144 42 188 29 127 4 114 117 103 162 171 240 164 83 137 185 30 211 252 24 112 174 229 141 6 213 197 37 52 59 14 60 102 90 209 253 94 68 234 61 254 13 45 26 97 70 76 223 49 192 15 1 134 13 6 4 90 43 42 6 223 80 67 189 171 44 186 129 136 28 191 231 138 4 121 235 75 197 90 220 254 105 86 132 214 92 161 49 160 43 151 127 123 82 84 158 151 134 32 127 26 223 222 28 227 112 127 166 173 217 131 171 67 81 72 145 173 97 58 197 140 210 188 151 60 136 54 75 134 206 203 161 197 193 189 32 169 61 199 87 142 194 26 49 19 194 195 80 155 21 22 63 231 98 215 180 235 133 255 137 83 66 138 144 28 192 176 61 117 239 148 3 41 15 77 84 97 40 5 253 157 51 60 157 245 139 201 248 40 200 130 243 155 132 131 183 92 76 108 233 179 1 5 221 40 178 145 137 242 174 254 167 89 83 188 79 86 157 95 223 222 89 210 121 246 206 168 202 146 20 180 69 141 25 58 45 227 68 47 77 242 45 108 196 224 65 43 55 62 234 142 148 188 216 133 42 190 69 244 80 210 32 14 95 57 192 5 148 4 52 249 111 97 102 51 90 31 214 9 213 56 175 106 108 159 7 150 190 173 235 158 223 11 172 206 189 133 211 105 137 31 123 16 249 89 91 203 120 145 236 101 202 19 207 78 18 79 69 232 92 72 231 83 203 171 57 160 72 13 34 210 164 21 90 157 110 182 128 254 191 204 99 1 87 171 80 106 114 13 202 206 109 201 57 152 141 234 81 77 15 211 31 20 0 146 201 110 168 194 228 223 6 191 249 118 130 97 88 84 230 58 154 179 124 235 99 129 78 204 206 189 23 102 233 23 88 43 157 24 101 129 15 131 89 128 249 59 225 177 8 63 100 186 10 224 30 134 193 108 178 167 65 226 13 163 113 221 70 111 13 171 104 149 46 57 21 160 117 111 105 245 198 205 199 73 37 93 207 254 201 17 30 131 243 139 158 221 129 228 100 6 167 204 19 77 30 65 101 11 40 71 24 102 44 63 175 178 157 246 40 246 8 70 241 115 98 167 80 227 163 180 1 194 17 117 40 47 46 141 178 86 212 202 52 121 129 68 163 54 82 227 165 90 162 150 70 4 62 14 255 89 219 120 28 76 5 68 123 51 73 69 1 54 111 54 39 104 146 202 23 68 197 188 47 127 106 117 251 32 155 250 146 214 235 38 154 80 106 45 132 203 210 253 121 209 171 0 82 157 226 225 250 32 181 41 23 151 22 19 48 41 37 34 120 112 72 18 217 42 184 213 109 26 210 231 76 246 255 22 171 90 247 29 122 172 166 145 163 52 188 235 94 66 133 78 202 229 216 3 39 168 240 149 35 59 244 135 169 83 253 84 197 244 114 183 24 144 97 51 221 125 151 83 55 28 25 26 26 241 149 161 18 230 174 173 153 162 148 90 14 169 174 51 157 152 3 45 65 196 120 54 89 39 1 169 68 26 59 214 131 208 119 13 46 158 186 199 64 102 57 198 15 96 114 36 248 117 105 177 81 226 95 34 129 192 227 221 82 126 19 238 199 3 251 245 161 206 213 89 148 134 56 164 230 170 224 87 151 194 128 96 188 224 154 61 184 222 147 35 116 166 137 83 193 252 193 218 66 14 76 215 148 132 11 123 166 235 74 181 37 202 21 225 58 39 151 107 29 138 142 10 168 143 213 226 139 150 212 70 188 56 53 201 76 64 188 106 139 30 127 177 96 172 10 155 76 25 6 105 27 12 139 196 155 97 54 182 111 34 252 44 211 145 109 127 209 41 98 237 71 249 22 31 30 152 186 106 18 56 75 45 92 215 129 111 176 183 134 31 82 154 195 133 164 48 28 5 209 150 242 48 240 128 80 134 25 130 8 67 211 83 232 143 162 106 23 202 57 157 98 235 175 61 136 107 230 189 113 207 179 195 
Sorted array:
0 0 0 1 1 1 1 1 1 2 3 3 3 3 3 3 3 3 4 4 4 4 4 5 5 5 5 5 6 6 6 6 6 6 6 7 7 8 8 8 8 9 10 10 10 11 11 11 12 12 13 13 13 13 13 13 13 14 14 14 14 14 15 15 15 15 15 15 16 16 17 17 18 18 18 18 19 19 19 19 19 20 20 21 21 21 21 21 22 22 22 22 23 23 23 23 23 23 23 24 24 24 24 25 25 25 25 25 26 26 26 26 26 26 26 26 27 27 27 28 28 28 28 28 28 29 29 29 30 30 30 30 30 30 30 30 31 31 31 31 31 32 32 32 32 32 32 32 34 34 34 34 34 35 35 36 37 37 37 37 38 39 39 39 39 40 40 40 40 40 40 41 41 41 41 41 42 42 42 42 43 43 43 43 44 44 44 45 45 45 45 45 45 45 46 46 46 47 47 47 47 48 48 48 48 48 49 49 49 50 51 51 51 51 51 52 52 52 52 53 54 54 54 54 54 54 55 55 55 56 56 56 56 57 57 57 57 57 57 57 57 58 58 58 58 58 59 59 59 59 59 60 60 60 61 61 61 61 61 62 62 63 63 63 63 64 64 64 65 65 65 65 66 66 66 66 67 67 67 68 68 68 68 68 68 69 69 69 69 70 70 70 70 70 70 71 71 72 72 72 72 73 73 74 74 75 75 75 75 75 76 76 76 76 76 76 76 76 77 77 77 77 78 78 78 79 79 80 80 80 80 80 80 80 81 81 81 82 82 82 82 82 82 83 83 83 83 83 83 83 83 83 84 84 84 84 84 86 86 86 86 87 87 87 88 88 88 89 89 89 89 89 89 89 90 90 90 90 90 90 90 90 90 91 92 92 92 92 93 93 94 94 95 95 95 96 96 96 97 97 97 97 97 97 97 97 98 98 98 98 99 99 99 100 100 101 101 101 101 102 102 102 102 102 103 103 104 104 105 105 105 105 105 106 106 106 106 106 106 106 107 107 107 108 108 108 108 109 109 109 110 110 111 111 111 111 111 111 112 112 112 113 113 114 114 114 114 114 115 116 117 117 117 117 117 117 117 118 118 119 120 120 120 120 121 121 121 121 122 122 123 123 123 123 124 125 126 126 127 127 127 127 127 127 127 128 128 128 128 128 128 129 129 129 129 129 129 129 130 130 130 130 131 131 131 131 131 131 131 131 132 132 132 132 133 133 133 133 133 133 133 133 134 134 134 134 134 134 134 135 135 136 136 136 137 137 137 137 137 137 137 138 138 138 138 139 139 139 139 139 140 140 141 141 141 141 142 142 142 143 143 143 144 144 144 145 145 145 145 145 145 145 146 146 146 146 147 147 148 148 148 148 148 148 148 149 149 149 150 150 150 150 150 151 151 151 151 151 151 151 152 152 152 153 153 154 154 154 154 154 155 155 155 155 155 157 157 157 157 157 157 157 157 157 158 158 158 158 159 160 160 160 160 160 161 161 161 161 161 162 162 162 162 162 163 163 163 163 164 164 164 164 165 165 166 166 166 166 167 167 167 167 167 168 168 168 168 169 169 169 169 169 170 171 171 171 171 171 171 171 171 172 172 172 172 173 173 173 173 173 174 174 174 174 175 175 175 175 176 176 177 177 177 178 178 178 178 179 179 179 179 180 180 180 180 180 181 181 181 181 182 182 183 183 183 183 184 184 185 185 186 186 186 186 188 188 188 188 188 188 188 188 188 189 189 189 189 189 189 190 190 190 191 191 191 192 192 192 192 192 193 193 193 193 194 194 194 194 194 195 195 195 195 196 196 196 197 197 197 197 197 197 197 197 198 198 198 198 199 199 199 199 200 201 201 201 201 201 201 201 202 202 202 202 202 202 202 202 202 203 203 203 203 203 203 204 204 204 205 205 206 206 206 206 206 206 206 207 207 207 207 208 208 209 209 209 209 210 210 210 210 210 210 210 210 211 211 211 211 211 211 211 212 212 213 213 213 213 213 214 214 214 214 215 215 215 216 216 216 217 217 217 217 218 218 218 219 220 221 221 221 221 221 222 222 222 222 223 223 223 223 223 223 223 224 224 224 224 225 225 225 225 226 226 226 226 227 227 227 227 227 228 228 229 229 230 230 230 230 231 231 231 231 232 232 233 233 233 233 234 234 234 234 234 235 235 235 235 235 235 235 235 236 237 238 238 239 239 240 240 240 240 241 241 241 242 242 242 243 243 243 244 244 244 245 245 245 246 246 246 246 246 246 247 248 248 249 249 249 249 249 249 250 250 251 251 251 252 252 252 252 253 253 253 253 254 254 254 254 254 255 255 255 255 
The array is sorted correctly.
INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
