Source Block: hdl/library/common/ad_tdd_control.v@153:163@HdlIdDef
  // tdd control related

  reg             tdd_secondary_d = 1'h0;
  reg             tdd_start_d = 1'h0;
  reg   [21:0]    tdd_counter_init_d = 22'h0;
  reg   [21:0]    tdd_frame_length_d = 22'h0;
  reg             tdd_burst_en_d = 1'h0;
  reg   [ 5:0]    tdd_burst_count_d = 5'h0;
  reg             tdd_infinite_burst_d = 1'h0;
  reg   [ 7:0]    tdd_tx_dp_delay_d = 8'h0;


Diff Content:
- 158   reg   [21:0]    tdd_frame_length_d = 22'h0;

Clone Blocks:
Clone Blocks 1:
hdl/library/common/ad_tdd_control.v@151:161
  output [23:0]   tdd_counter_status;

  // tdd control related

  reg             tdd_secondary_d = 1'h0;
  reg             tdd_start_d = 1'h0;
  reg   [21:0]    tdd_counter_init_d = 22'h0;
  reg   [21:0]    tdd_frame_length_d = 22'h0;
  reg             tdd_burst_en_d = 1'h0;
  reg   [ 5:0]    tdd_burst_count_d = 5'h0;
  reg             tdd_infinite_burst_d = 1'h0;

Clone Blocks 2:
hdl/library/common/ad_tdd_control.v@159:169
  reg             tdd_burst_en_d = 1'h0;
  reg   [ 5:0]    tdd_burst_count_d = 5'h0;
  reg             tdd_infinite_burst_d = 1'h0;
  reg   [ 7:0]    tdd_tx_dp_delay_d = 8'h0;

  reg   [21:0]    tdd_vco_rx_on_1_d = 22'h0;
  reg   [21:0]    tdd_vco_rx_off_1_d = 22'h0;
  reg   [21:0]    tdd_vco_tx_on_1_d = 22'h0;
  reg   [21:0]    tdd_vco_tx_off_1_d = 22'h0;

  reg   [21:0]    tdd_rx_on_1_d = 22'h0;

Clone Blocks 3:
hdl/library/common/ad_tdd_control.v@156:166
  reg             tdd_start_d = 1'h0;
  reg   [21:0]    tdd_counter_init_d = 22'h0;
  reg   [21:0]    tdd_frame_length_d = 22'h0;
  reg             tdd_burst_en_d = 1'h0;
  reg   [ 5:0]    tdd_burst_count_d = 5'h0;
  reg             tdd_infinite_burst_d = 1'h0;
  reg   [ 7:0]    tdd_tx_dp_delay_d = 8'h0;

  reg   [21:0]    tdd_vco_rx_on_1_d = 22'h0;
  reg   [21:0]    tdd_vco_rx_off_1_d = 22'h0;
  reg   [21:0]    tdd_vco_tx_on_1_d = 22'h0;

Clone Blocks 4:
hdl/library/common/ad_tdd_control.v@150:160

  output [23:0]   tdd_counter_status;

  // tdd control related

  reg             tdd_secondary_d = 1'h0;
  reg             tdd_start_d = 1'h0;
  reg   [21:0]    tdd_counter_init_d = 22'h0;
  reg   [21:0]    tdd_frame_length_d = 22'h0;
  reg             tdd_burst_en_d = 1'h0;
  reg   [ 5:0]    tdd_burst_count_d = 5'h0;

Clone Blocks 5:
hdl/library/common/ad_tdd_control.v@152:162

  // tdd control related

  reg             tdd_secondary_d = 1'h0;
  reg             tdd_start_d = 1'h0;
  reg   [21:0]    tdd_counter_init_d = 22'h0;
  reg   [21:0]    tdd_frame_length_d = 22'h0;
  reg             tdd_burst_en_d = 1'h0;
  reg   [ 5:0]    tdd_burst_count_d = 5'h0;
  reg             tdd_infinite_burst_d = 1'h0;
  reg   [ 7:0]    tdd_tx_dp_delay_d = 8'h0;

Clone Blocks 6:
hdl/library/common/ad_tdd_control.v@154:164

  reg             tdd_secondary_d = 1'h0;
  reg             tdd_start_d = 1'h0;
  reg   [21:0]    tdd_counter_init_d = 22'h0;
  reg   [21:0]    tdd_frame_length_d = 22'h0;
  reg             tdd_burst_en_d = 1'h0;
  reg   [ 5:0]    tdd_burst_count_d = 5'h0;
  reg             tdd_infinite_burst_d = 1'h0;
  reg   [ 7:0]    tdd_tx_dp_delay_d = 8'h0;

  reg   [21:0]    tdd_vco_rx_on_1_d = 22'h0;

Clone Blocks 7:
hdl/library/common/ad_tdd_control.v@155:165
  reg             tdd_secondary_d = 1'h0;
  reg             tdd_start_d = 1'h0;
  reg   [21:0]    tdd_counter_init_d = 22'h0;
  reg   [21:0]    tdd_frame_length_d = 22'h0;
  reg             tdd_burst_en_d = 1'h0;
  reg   [ 5:0]    tdd_burst_count_d = 5'h0;
  reg             tdd_infinite_burst_d = 1'h0;
  reg   [ 7:0]    tdd_tx_dp_delay_d = 8'h0;

  reg   [21:0]    tdd_vco_rx_on_1_d = 22'h0;
  reg   [21:0]    tdd_vco_rx_off_1_d = 22'h0;

Clone Blocks 8:
hdl/library/common/ad_tdd_control.v@157:167
  reg   [21:0]    tdd_counter_init_d = 22'h0;
  reg   [21:0]    tdd_frame_length_d = 22'h0;
  reg             tdd_burst_en_d = 1'h0;
  reg   [ 5:0]    tdd_burst_count_d = 5'h0;
  reg             tdd_infinite_burst_d = 1'h0;
  reg   [ 7:0]    tdd_tx_dp_delay_d = 8'h0;

  reg   [21:0]    tdd_vco_rx_on_1_d = 22'h0;
  reg   [21:0]    tdd_vco_rx_off_1_d = 22'h0;
  reg   [21:0]    tdd_vco_tx_on_1_d = 22'h0;
  reg   [21:0]    tdd_vco_tx_off_1_d = 22'h0;

