{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1609727014757 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1609727014758 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 04 10:23:34 2021 " "Processing started: Mon Jan 04 10:23:34 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1609727014758 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1609727014758 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SDRAM_test -c SDRAM_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off SDRAM_test -c SDRAM_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1609727014758 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1609727015180 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "27 pictureSelector.v(15) " "Verilog HDL Expression warning at pictureSelector.v(15): truncated literal to match 27 bits" {  } { { "../src/verilog/pictureSelector.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/pictureSelector.v" 15 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1609727022460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/team06/desktop/final_0103/sdram_test/src/verilog/pictureselector.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/team06/desktop/final_0103/sdram_test/src/verilog/pictureselector.v" { { "Info" "ISGN_ENTITY_NAME" "1 PICselector " "Found entity 1: PICselector" {  } { { "../src/verilog/pictureSelector.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/pictureSelector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609727022462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609727022462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/team06/desktop/final_0103/sdram_test/src/verilog/flash_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/team06/desktop/final_0103/sdram_test/src/verilog/flash_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FLASH_controller " "Found entity 1: FLASH_controller" {  } { { "../src/verilog/flash_controller.sv" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/flash_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609727022463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609727022463 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Motion_Detection.sv(86) " "Verilog HDL warning at Motion_Detection.sv(86): extended using \"x\" or \"z\"" {  } { { "../src/verilog/Motion_Detection.sv" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/Motion_Detection.sv" 86 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1609727022465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/team06/desktop/final_0103/sdram_test/src/verilog/motion_detection.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/team06/desktop/final_0103/sdram_test/src/verilog/motion_detection.sv" { { "Info" "ISGN_ENTITY_NAME" "1 motion_detection " "Found entity 1: motion_detection" {  } { { "../src/verilog/Motion_Detection.sv" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/Motion_Detection.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609727022466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609727022466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/team06/desktop/final_0103/sdram_test/src/verilog/line_buffer1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/team06/desktop/final_0103/sdram_test/src/verilog/line_buffer1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Buffer1 " "Found entity 1: Line_Buffer1" {  } { { "../src/verilog/Line_Buffer1.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/Line_Buffer1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609727022468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609727022468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/team06/desktop/final_0103/sdram_test/src/verilog/seg7_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/team06/desktop/final_0103/sdram_test/src/verilog/seg7_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "../src/verilog/SEG7_LUT.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SEG7_LUT.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609727022470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609727022470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/team06/desktop/final_0103/sdram_test/src/verilog/line_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/team06/desktop/final_0103/sdram_test/src/verilog/line_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Buffer " "Found entity 1: Line_Buffer" {  } { { "../src/verilog/Line_Buffer.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/Line_Buffer.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609727022471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609727022471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/team06/desktop/final_0103/sdram_test/src/verilog/sdram_control/sdram_wr_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/team06/desktop/final_0103/sdram_test/src/verilog/sdram_control/sdram_wr_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_WR_FIFO " "Found entity 1: Sdram_WR_FIFO" {  } { { "../src/verilog/SDRAM_control/Sdram_WR_FIFO.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/Sdram_WR_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609727022473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609727022473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/team06/desktop/final_0103/sdram_test/src/verilog/sdram_control/sdram_rd_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/team06/desktop/final_0103/sdram_test/src/verilog/sdram_control/sdram_rd_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_RD_FIFO " "Found entity 1: Sdram_RD_FIFO" {  } { { "../src/verilog/SDRAM_control/Sdram_RD_FIFO.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/Sdram_RD_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609727022475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609727022475 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SDRAM_control.v(1065) " "Verilog HDL warning at SDRAM_control.v(1065): extended using \"x\" or \"z\"" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1065 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1609727022479 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "SDRAM_Control SDRAM_control.v(818) " "Verilog Module Declaration warning at SDRAM_control.v(818): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"SDRAM_Control\"" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 818 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609727022479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/team06/desktop/final_0103/sdram_test/src/verilog/sdram_control/sdram_control.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/team06/desktop/final_0103/sdram_test/src/verilog/sdram_control/sdram_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDRAM_Control " "Found entity 1: SDRAM_Control" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 771 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609727022479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609727022479 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 sdr_data_path.v(68) " "Verilog HDL Expression warning at sdr_data_path.v(68): truncated literal to match 1 bits" {  } { { "../src/verilog/SDRAM_control/sdr_data_path.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/sdr_data_path.v" 68 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1609727022482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/team06/desktop/final_0103/sdram_test/src/verilog/sdram_control/sdr_data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/team06/desktop/final_0103/sdram_test/src/verilog/sdram_control/sdr_data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_data_path " "Found entity 1: sdr_data_path" {  } { { "../src/verilog/SDRAM_control/sdr_data_path.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/sdr_data_path.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609727022482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609727022482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/team06/desktop/final_0103/sdram_test/src/verilog/sdram_control/control_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/team06/desktop/final_0103/sdram_test/src/verilog/sdram_control/control_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_interface " "Found entity 1: control_interface" {  } { { "../src/verilog/SDRAM_control/control_interface.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/control_interface.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609727022485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609727022485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/team06/desktop/final_0103/sdram_test/src/verilog/sdram_control/command.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/team06/desktop/final_0103/sdram_test/src/verilog/sdram_control/command.v" { { "Info" "ISGN_ENTITY_NAME" "1 command " "Found entity 1: command" {  } { { "../src/verilog/SDRAM_control/command.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/command.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609727022489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609727022489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/team06/desktop/final_0103/sdram_test/src/verilog/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/team06/desktop/final_0103/sdram_test/src/verilog/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "../src/verilog/VGA_Controller.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/VGA_Controller.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609727022492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609727022492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/team06/desktop/final_0103/sdram_test/src/verilog/seg7_lut_8.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/team06/desktop/final_0103/sdram_test/src/verilog/seg7_lut_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT_8 " "Found entity 1: SEG7_LUT_8" {  } { { "../src/verilog/SEG7_LUT_8.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SEG7_LUT_8.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609727022494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609727022494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/team06/desktop/final_0103/sdram_test/src/verilog/sdram_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/team06/desktop/final_0103/sdram_test/src/verilog/sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_pll " "Found entity 1: sdram_pll" {  } { { "../src/verilog/sdram_pll.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/sdram_pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609727022496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609727022496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/team06/desktop/final_0103/sdram_test/src/verilog/reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/team06/desktop/final_0103/sdram_test/src/verilog/reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "../src/verilog/Reset_Delay.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/Reset_Delay.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609727022499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609727022499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/team06/desktop/final_0103/sdram_test/src/verilog/raw2rgb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/team06/desktop/final_0103/sdram_test/src/verilog/raw2rgb.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAW2RGB " "Found entity 1: RAW2RGB" {  } { { "../src/verilog/RAW2RGB.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/RAW2RGB.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609727022502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609727022502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/team06/desktop/final_0103/sdram_test/src/verilog/i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/team06/desktop/final_0103/sdram_test/src/verilog/i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "../src/verilog/I2C_Controller.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/I2C_Controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609727022504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609727022504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/team06/desktop/final_0103/sdram_test/src/verilog/i2c_ccd_config.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/team06/desktop/final_0103/sdram_test/src/verilog/i2c_ccd_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_CCD_Config " "Found entity 1: I2C_CCD_Config" {  } { { "../src/verilog/I2C_CCD_Config.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/I2C_CCD_Config.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609727022507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609727022507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/team06/desktop/final_0103/sdram_test/src/verilog/ccd_capture.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/team06/desktop/final_0103/sdram_test/src/verilog/ccd_capture.v" { { "Info" "ISGN_ENTITY_NAME" "1 CCD_Capture " "Found entity 1: CCD_Capture" {  } { { "../src/verilog/CCD_Capture.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/CCD_Capture.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609727022510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609727022510 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "SDRAM_test.v(786) " "Verilog HDL Module Instantiation warning at SDRAM_test.v(786): ignored dangling comma in List of Port Connections" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 786 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1609727022512 ""}
{ "Error" "EVRFX_VERI_MIXED_BY_NAME_BY_ORDER_PORT_CONNECT" "SDRAM_test.v(807) " "Verilog HDL Module Instantiation error at SDRAM_test.v(807): cannot connect instance ports both by order and by name" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 807 0 0 } }  } 0 10267 "Verilog HDL Module Instantiation error at %1!s!: cannot connect instance ports both by order and by name" 0 0 "Quartus II" 0 -1 1609727022545 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "SDRAM_test SDRAM_test.v(6) " "Ignored design unit \"SDRAM_test\" at SDRAM_test.v(6) due to previous errors" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 6 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1609727022545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/team06/desktop/final_0103/sdram_test/src/sdram_test.v 0 0 " "Found 0 design units, including 0 entities, in source file /users/team06/desktop/final_0103/sdram_test/src/sdram_test.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609727022546 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/quartus/output_files/SDRAM_test.map.smsg " "Generated suppressed messages file C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/quartus/output_files/SDRAM_test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1609727022566 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4797 " "Peak virtual memory: 4797 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1609727022633 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jan 04 10:23:42 2021 " "Processing ended: Mon Jan 04 10:23:42 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1609727022633 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1609727022633 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1609727022633 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1609727022633 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 4 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 4 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1609727023240 ""}
