#-----------------------------------------------------------
# Webtalk v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon May 10 15:06:47 2021
# Process ID: 12876
# Current directory: C:/Zynq7000/DigitalClock_FPGA/DigitalClock_FPGA.sim/sim_1/behav/xsim
# Command line: wbtcv.exe -mode batch -source C:/Zynq7000/DigitalClock_FPGA/DigitalClock_FPGA.sim/sim_1/behav/xsim/xsim.dir/tb_top_behav/webtalk/xsim_webtalk.tcl -notrace
# Log file: C:/Zynq7000/DigitalClock_FPGA/DigitalClock_FPGA.sim/sim_1/behav/xsim/webtalk.log
# Journal file: C:/Zynq7000/DigitalClock_FPGA/DigitalClock_FPGA.sim/sim_1/behav/xsim\webtalk.jou
#-----------------------------------------------------------
source C:/Zynq7000/DigitalClock_FPGA/DigitalClock_FPGA.sim/sim_1/behav/xsim/xsim.dir/tb_top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Zynq7000/DigitalClock_FPGA/DigitalClock_FPGA.sim/sim_1/behav/xsim/xsim.dir/tb_top_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon May 10 15:06:51 2021. For additional details about this file, please refer to the WebTalk help file at D:/vivado201901/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon May 10 15:06:51 2021...
