Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | O-2018.06-DWBB_201806.4 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 588 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'REG_N32_0'
  Processing 'PIPE_MEM_WB'
  Processing 'MUX_2to1_N32_0'
  Processing 'PIPE_EX_MEM'
  Processing 'ALU_CTRL_v2'
  Processing 'ALU_v2_N32'
  Processing 'PIPE_ID_EX'
  Processing 'FF_0'
  Processing 'DELAY_CHAIN_1_DelayUnits3'
  Processing 'CU'
  Processing 'HDU'
  Processing 'MUX_4to1_N32_0'
  Processing 'BRANCH_COMP_word_size32'
  Processing 'IMM_GEN'
  Processing 'JMP_ADD'
  Processing 'REG_FILE_Nbit32_Nrow32'
  Processing 'PIPE_IF_ID'
  Processing 'DELAY_CHAIN_Nbits32_DelayUnits1'
  Processing 'DELAY_CHAIN_1_DelayUnits1_0'
  Processing 'REG_N6'
  Processing 'DELAY_CHAIN_Nbits6_DelayUnits1'
  Processing 'MUX_2X1TO1X1'
  Processing 'BPU_CU'
  Processing 'SAT_CNT_Nb2_Module4_0'
  Processing 'PHT_Size64_AddrBits6'
  Processing 'SIPO_SHIFT_REG_Nbit6_0'
  Processing 'BHT_Size256_Depth6_AddrBits8'
  Processing 'AGE_CNT_Nb2_Module4_0'
  Processing 'CACHE_MEM_SetNum2_SetEntries256_TagSize24_ContentSize32_AddrBits32_SetBits0_EntriesBits8'
  Processing 'BPU'
  Processing 'DELAY_CHAIN_Nbits32_DelayUnits4'
  Processing 'INCREMENTER_STEP4'
  Processing 'RISC_V_v2'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'ALU_v2_N32_DW01_cmp6_0'
  Processing 'ALU_v2_N32_DW_sra_0'
  Processing 'ALU_v2_N32_DW01_add_0'
  Processing 'ALU_v2_N32_DW01_inc_0'
  Processing 'ALU_v2_N32_DW01_inc_1'
  Processing 'ALU_v2_N32_DW01_sub_0'
  Processing 'JMP_ADD_DW01_add_0'
  Processing 'CACHE_MEM_SetNum2_SetEntries256_TagSize24_ContentSize32_AddrBits32_SetBits0_EntriesBits8_DW01_cmp6_0'
  Processing 'CACHE_MEM_SetNum2_SetEntries256_TagSize24_ContentSize32_AddrBits32_SetBits0_EntriesBits8_DW01_cmp6_1'
  Processing 'INCREMENTER_STEP4_DW01_add_0'
  Processing 'ALU_v2_N32_DW01_inc_2'
  Processing 'ALU_v2_N32_DW01_sub_1'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:09:36  343334.2     36.33   27944.5  274127.1                          
    0:09:36  343334.2     36.33   27944.5  274127.1                          
    0:09:39  343404.4     36.30   27752.2  272282.3                          
    0:09:49  346367.4     36.29   27743.5  246365.5                          
    0:09:53  352747.4     36.29   27743.5  206328.2                          
    0:09:56  359001.1     36.29   27743.5  168516.6                          
    0:12:11  373463.7      0.00       0.0      39.9                          
    0:12:11  373463.7      0.00       0.0      39.9                          
    0:12:11  373463.7      0.00       0.0      39.9                          
    0:12:11  373463.7      0.00       0.0      39.9                          
    0:12:14  373463.7      0.00       0.0      39.9                          
    0:14:09  304578.0      0.00       0.0       0.0                          
    0:14:14  304565.5      0.00       0.0       0.0                          
    0:14:46  304565.5      0.00       0.0       0.0                          
    0:14:49  304565.5      0.00       0.0       0.0                          
    0:14:51  304565.5      0.00       0.0       0.0                          
    0:14:51  304565.5      0.00       0.0       0.0                          
    0:14:53  304565.5      0.00       0.0       0.0                          
    0:14:53  304565.5      0.00       0.0       0.0                          
    0:14:53  304565.5      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:14:53  304565.5      0.00       0.0       0.0                          
    0:14:53  304565.5      0.00       0.0       0.0                          
    0:14:53  304565.5      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:14:53  304565.5      0.00       0.0       0.0                          
    0:14:56  304565.5      0.00       0.0       0.0                          
    0:18:06  299255.6      0.00       0.0       0.0                          
    0:19:00  294458.8      0.00       0.0       0.0                          
    0:19:23  294349.2      0.00       0.0       0.0                          
    0:19:40  294330.9      0.00       0.0       0.0                          
    0:19:55  294321.0      0.00       0.0       0.0                          
    0:21:47  294311.5      0.00       0.0       0.0                          
    0:21:51  294300.3      0.00       0.0       0.0                          
    0:21:54  294290.4      0.00       0.0       0.0                          
    0:21:58  294280.9      0.00       0.0       0.0                          
    0:22:01  294271.3      0.00       0.0       0.0                          
    0:22:05  294260.9      0.00       0.0       0.0                          
    0:22:08  294246.3      0.00       0.0       0.0                          
    0:22:13  294234.3      0.00       0.0       0.0                          
    0:22:16  294225.8      0.00       0.0       0.0                          
    0:22:20  294217.0      0.00       0.0       0.0                          
    0:22:24  294207.2      0.00       0.0       0.0                          
    0:22:28  294200.8      0.00       0.0       0.0                          
    0:22:32  294196.5      0.00       0.0       0.0                          
    0:22:35  294194.9      0.00       0.0       0.0                          
    0:22:38  294193.3      0.00       0.0       0.0                          
    0:22:41  294192.3      0.00       0.0       0.0                          
    0:22:41  294192.3      0.00       0.0       0.0                          
    0:22:44  294192.3      0.00       0.0       0.0                          
    0:22:47  294037.2      0.00       0.0       0.0                          
    0:22:48  294037.2      0.00       0.0       0.0                          
    0:22:49  294037.2      0.00       0.0       0.0                          
    0:22:49  294037.2      0.00       0.0       0.0                          
    0:22:49  294037.2      0.00       0.0       0.0                          
    0:22:49  294037.2      0.00       0.0       0.0                          
    0:22:54  294037.2      0.00       0.0       0.0                          
Loading db file '/home/mg.lowpower/do/libnangate/NangateOpenCellLibrary_typical_ecsm.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'RISC_V_v2' contains 3 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'BRANCH_PREDICTION_UNIT/INSTR_CACHE/*Logic0*': 1024 load(s), 1 driver(s)
     Net 'BRANCH_PREDICTION_UNIT/INSTR_CACHE/AGE_REG_0_1/CNT_UP_DOWNN': 1024 load(s), 1 driver(s)
     Net 'BRANCH_PREDICTION_UNIT/PATTERN_HISTORY_TABLE/PHR_1/CLK': 34039 load(s), 1 driver(s)
1
