<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN"
"http://www.w3.org/TR/html4/loose.dtd">
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=iso-8859-1">
<title>Untitled Document</title>
<link href="../../timt.css" rel="stylesheet" type="text/css">
</head>

<body class="alumni" background="../../images/prog_bg.gif">
<p align="center"><strong> BCA-122 Logical Organization of Computer-II</strong></p>
<p align="justify"><strong>Note:</strong>Examiner will be required to set Nine Questions in all. First Question will be compulsory, consisting of objective type/short-answer type questions covering the entire syllabus. In addition to that eight more questions will be set, two questions from each Unit. A candidate will be required to answer five questions in all, selecting one question from each unit in addition to compulsory Question No. 1. All questions will carry equal marks.</p>

<p align="left">Total Marks : 100 Theory Paper : 90 </p>
<p> Time : 3 Hours Internal Assessment: 10 </p>

<p align="center"><b>Unit-I</b></p>

<p>Sequential  Logic: Characteristics, Flip-Flops, Clocked RS, D type, JK, T type and  Master-Slave flip-flops. State table, state diagram and state equations.  Flip-flop excitation tables</p>
<p align="justify">&nbsp;</p>

<p align="center"><b>Unit-II</b></p>

<p>Sequential  Circuits: Designing registers &ndash; Serial Input Serial Output (SISO), Serial Input  Parallel Output (SIPO), Parallel Input Serial Output (PISO), Parallel Input  Parallel Output (PIPO) and shift registers. Designing counters &ndash; Asynchronous  and Synchronous Binary Counters, Modulo-N Counters and Up-Down Counters</p>
<p align="justify">&nbsp;</p>

<p align="center"><b>Unit-III</b></p>

<p>Memory  &amp; I/O Devices: Memory Parameters, Semiconductor RAM, ROM, Magnetic and  Optical Storage devices, Flash memory, I/O Devices and their controllers.</p>
<p align="justify">&nbsp;</p>

<p align="center"><b>Unit-IV</b></p>

<p>Instruction  Design &amp; I/O Organization: Machine instruction, Instruction set selection,  Instruction cycle, Instruction Format and Addressing Modes. I/O Interface,  Interrupt structure, Program-controlled, Interrupt-controlled &amp; DMA  transfer, I/O Channels, IOP.</p>
<p><strong>Text Books : </strong></p>
<ul>
  <li>
    <ol>
    M. Morris  Mano, Digital Logic and Computer Design, Prentice Hall of India Pvt. Ltd.  </li>
  <li>V. Rajaraman,  T. Radhakrishnan, An Introduction to Digital Computer Design, Prentice Hall of  India Pvt. Ltd.</li>
</ul>


<p><strong>References : </strong></p>
<ul>
  <li>
    <ol>
    Andrew S.  Tanenbaum, Structured Computer Organization, Prentice Hall of India Pvt. Ltd.  </li>
  <li>Nicholas  Carter, Schaum&rsquo;s Outlines Computer Architecture, Tata McGraw-Hill</li>
</ul>
</body>
</html>
  M. Morris  Mano, Digital Logic and Computer Design, Prentice Hall of India Pvt. Ltd.  </li>
  <li>V. Rajaraman,  T. Radhakrishnan, An Introduction to Digital Computer Design, Prentice Hall of  India Pvt. L