/* AUTOGENERATED STUB FOR ANDROID BUILD */
#ifndef TRACE_TRACE_HW_TIMER_H
#define TRACE_TRACE_HW_TIMER_H

/* No-op trace events */
#ifndef trace_event_get_state_backends
#define trace_event_get_state_backends(id) (0)
#endif
#ifndef trace_event_get_state
#define trace_event_get_state(id) (0)
#endif
#define TRACE_ASPEED_TIMER_CTRL_ENABLE 0
#define TRACE_ASPEED_TIMER_CTRL_ENABLE_ENABLED 0
#define TRACE_ASPEED_TIMER_CTRL_ENABLE_BACKEND_DSTATE() (0)
static inline void trace_aspeed_timer_ctrl_enable(uint8_t i, bool enable) {
    (void)i;
    (void)enable;
}
#define TRACE_ASPEED_TIMER_CTRL_EXTERNAL_CLOCK 0
#define TRACE_ASPEED_TIMER_CTRL_EXTERNAL_CLOCK_ENABLED 0
#define TRACE_ASPEED_TIMER_CTRL_EXTERNAL_CLOCK_BACKEND_DSTATE() (0)
static inline void trace_aspeed_timer_ctrl_external_clock(uint8_t i, bool enable) {
    (void)i;
    (void)enable;
}
#define TRACE_ASPEED_TIMER_CTRL_OVERFLOW_INTERRUPT 0
#define TRACE_ASPEED_TIMER_CTRL_OVERFLOW_INTERRUPT_ENABLED 0
#define TRACE_ASPEED_TIMER_CTRL_OVERFLOW_INTERRUPT_BACKEND_DSTATE() (0)
static inline void trace_aspeed_timer_ctrl_overflow_interrupt(uint8_t i, bool enable) {
    (void)i;
    (void)enable;
}
#define TRACE_ASPEED_TIMER_CTRL_PULSE_ENABLE 0
#define TRACE_ASPEED_TIMER_CTRL_PULSE_ENABLE_ENABLED 0
#define TRACE_ASPEED_TIMER_CTRL_PULSE_ENABLE_BACKEND_DSTATE() (0)
static inline void trace_aspeed_timer_ctrl_pulse_enable(uint8_t i, bool enable) {
    (void)i;
    (void)enable;
}
#define TRACE_ASPEED_TIMER_READ 0
#define TRACE_ASPEED_TIMER_READ_ENABLED 0
#define TRACE_ASPEED_TIMER_READ_BACKEND_DSTATE() (0)
static inline void trace_aspeed_timer_read(uint64_t offset, uint64_t value) {
    (void)offset;
    (void)value;
}
#define TRACE_ASPEED_TIMER_SET_CTRL2 0
#define TRACE_ASPEED_TIMER_SET_CTRL2_ENABLED 0
#define TRACE_ASPEED_TIMER_SET_CTRL2_BACKEND_DSTATE() (0)
static inline void trace_aspeed_timer_set_ctrl2(uint32_t value) {
    (void)value;
}
#define TRACE_ASPEED_TIMER_SET_VALUE 0
#define TRACE_ASPEED_TIMER_SET_VALUE_ENABLED 0
#define TRACE_ASPEED_TIMER_SET_VALUE_BACKEND_DSTATE() (0)
static inline void trace_aspeed_timer_set_value(int timer, int reg, uint32_t value) {
    (void)timer;
    (void)reg;
    (void)value;
}
#define TRACE_AVR_TIMER16_CLKSRC_UPDATE 0
#define TRACE_AVR_TIMER16_CLKSRC_UPDATE_ENABLED 0
#define TRACE_AVR_TIMER16_CLKSRC_UPDATE_BACKEND_DSTATE() (0)
static inline void trace_avr_timer16_clksrc_update(uint64_t freq_hz, uint64_t period_ns, uint64_t delay_s) {
    (void)freq_hz;
    (void)period_ns;
    (void)delay_s;
}
#define TRACE_AVR_TIMER16_INTERRUPT_COUNT 0
#define TRACE_AVR_TIMER16_INTERRUPT_COUNT_ENABLED 0
#define TRACE_AVR_TIMER16_INTERRUPT_COUNT_BACKEND_DSTATE() (0)
static inline void trace_avr_timer16_interrupt_count(uint8_t cnt) {
    (void)cnt;
}
#define TRACE_AVR_TIMER16_INTERRUPT_OVERFLOW 0
#define TRACE_AVR_TIMER16_INTERRUPT_OVERFLOW_ENABLED 0
#define TRACE_AVR_TIMER16_INTERRUPT_OVERFLOW_BACKEND_DSTATE() (0)
static inline void trace_avr_timer16_interrupt_overflow(const char *reason) {
    (void)reason;
}
#define TRACE_AVR_TIMER16_NEXT_ALARM 0
#define TRACE_AVR_TIMER16_NEXT_ALARM_ENABLED 0
#define TRACE_AVR_TIMER16_NEXT_ALARM_BACKEND_DSTATE() (0)
static inline void trace_avr_timer16_next_alarm(uint64_t delay_ns) {
    (void)delay_ns;
}
#define TRACE_AVR_TIMER16_READ 0
#define TRACE_AVR_TIMER16_READ_ENABLED 0
#define TRACE_AVR_TIMER16_READ_BACKEND_DSTATE() (0)
static inline void trace_avr_timer16_read(uint8_t addr, uint8_t value) {
    (void)addr;
    (void)value;
}
#define TRACE_AVR_TIMER16_READ_IFR 0
#define TRACE_AVR_TIMER16_READ_IFR_ENABLED 0
#define TRACE_AVR_TIMER16_READ_IFR_BACKEND_DSTATE() (0)
static inline void trace_avr_timer16_read_ifr(uint8_t value) {
    (void)value;
}
#define TRACE_AVR_TIMER16_READ_IMSK 0
#define TRACE_AVR_TIMER16_READ_IMSK_ENABLED 0
#define TRACE_AVR_TIMER16_READ_IMSK_BACKEND_DSTATE() (0)
static inline void trace_avr_timer16_read_imsk(uint8_t value) {
    (void)value;
}
#define TRACE_AVR_TIMER16_WRITE 0
#define TRACE_AVR_TIMER16_WRITE_ENABLED 0
#define TRACE_AVR_TIMER16_WRITE_BACKEND_DSTATE() (0)
static inline void trace_avr_timer16_write(uint8_t addr, uint8_t value) {
    (void)addr;
    (void)value;
}
#define TRACE_AVR_TIMER16_WRITE_IMSK 0
#define TRACE_AVR_TIMER16_WRITE_IMSK_ENABLED 0
#define TRACE_AVR_TIMER16_WRITE_IMSK_BACKEND_DSTATE() (0)
static inline void trace_avr_timer16_write_imsk(uint8_t value) {
    (void)value;
}
#define TRACE_BCM2835_SYSTMR_IRQ_ACK 0
#define TRACE_BCM2835_SYSTMR_IRQ_ACK_ENABLED 0
#define TRACE_BCM2835_SYSTMR_IRQ_ACK_BACKEND_DSTATE() (0)
static inline void trace_bcm2835_systmr_irq_ack(unsigned id) {
    (void)id;
}
#define TRACE_BCM2835_SYSTMR_READ 0
#define TRACE_BCM2835_SYSTMR_READ_ENABLED 0
#define TRACE_BCM2835_SYSTMR_READ_BACKEND_DSTATE() (0)
static inline void trace_bcm2835_systmr_read(uint64_t offset, uint64_t data) {
    (void)offset;
    (void)data;
}
#define TRACE_BCM2835_SYSTMR_RUN 0
#define TRACE_BCM2835_SYSTMR_RUN_ENABLED 0
#define TRACE_BCM2835_SYSTMR_RUN_BACKEND_DSTATE() (0)
static inline void trace_bcm2835_systmr_run(unsigned id, uint64_t delay_us) {
    (void)id;
    (void)delay_us;
}
#define TRACE_BCM2835_SYSTMR_TIMER_EXPIRED 0
#define TRACE_BCM2835_SYSTMR_TIMER_EXPIRED_ENABLED 0
#define TRACE_BCM2835_SYSTMR_TIMER_EXPIRED_BACKEND_DSTATE() (0)
static inline void trace_bcm2835_systmr_timer_expired(unsigned id) {
    (void)id;
}
#define TRACE_BCM2835_SYSTMR_WRITE 0
#define TRACE_BCM2835_SYSTMR_WRITE_ENABLED 0
#define TRACE_BCM2835_SYSTMR_WRITE_BACKEND_DSTATE() (0)
static inline void trace_bcm2835_systmr_write(uint64_t offset, uint32_t data) {
    (void)offset;
    (void)data;
}
#define TRACE_CMSDK_APB_DUALTIMER_READ 0
#define TRACE_CMSDK_APB_DUALTIMER_READ_ENABLED 0
#define TRACE_CMSDK_APB_DUALTIMER_READ_BACKEND_DSTATE() (0)
static inline void trace_cmsdk_apb_dualtimer_read(uint64_t offset, uint64_t data, unsigned size) {
    (void)offset;
    (void)data;
    (void)size;
}
#define TRACE_CMSDK_APB_DUALTIMER_RESET 0
#define TRACE_CMSDK_APB_DUALTIMER_RESET_ENABLED 0
#define TRACE_CMSDK_APB_DUALTIMER_RESET_BACKEND_DSTATE() (0)
static inline void trace_cmsdk_apb_dualtimer_reset(void) {
}
#define TRACE_CMSDK_APB_DUALTIMER_WRITE 0
#define TRACE_CMSDK_APB_DUALTIMER_WRITE_ENABLED 0
#define TRACE_CMSDK_APB_DUALTIMER_WRITE_BACKEND_DSTATE() (0)
static inline void trace_cmsdk_apb_dualtimer_write(uint64_t offset, uint64_t data, unsigned size) {
    (void)offset;
    (void)data;
    (void)size;
}
#define TRACE_CMSDK_APB_TIMER_READ 0
#define TRACE_CMSDK_APB_TIMER_READ_ENABLED 0
#define TRACE_CMSDK_APB_TIMER_READ_BACKEND_DSTATE() (0)
static inline void trace_cmsdk_apb_timer_read(uint64_t offset, uint64_t data, unsigned size) {
    (void)offset;
    (void)data;
    (void)size;
}
#define TRACE_CMSDK_APB_TIMER_RESET 0
#define TRACE_CMSDK_APB_TIMER_RESET_ENABLED 0
#define TRACE_CMSDK_APB_TIMER_RESET_BACKEND_DSTATE() (0)
static inline void trace_cmsdk_apb_timer_reset(void) {
}
#define TRACE_CMSDK_APB_TIMER_WRITE 0
#define TRACE_CMSDK_APB_TIMER_WRITE_ENABLED 0
#define TRACE_CMSDK_APB_TIMER_WRITE_BACKEND_DSTATE() (0)
static inline void trace_cmsdk_apb_timer_write(uint64_t offset, uint64_t data, unsigned size) {
    (void)offset;
    (void)data;
    (void)size;
}
#define TRACE_GRLIB_GPTIMER_DISABLED 0
#define TRACE_GRLIB_GPTIMER_DISABLED_ENABLED 0
#define TRACE_GRLIB_GPTIMER_DISABLED_BACKEND_DSTATE() (0)
static inline void trace_grlib_gptimer_disabled(int id, uint32_t config) {
    (void)id;
    (void)config;
}
#define TRACE_GRLIB_GPTIMER_ENABLE 0
#define TRACE_GRLIB_GPTIMER_ENABLE_ENABLED 0
#define TRACE_GRLIB_GPTIMER_ENABLE_BACKEND_DSTATE() (0)
static inline void trace_grlib_gptimer_enable(int id, uint32_t count) {
    (void)id;
    (void)count;
}
#define TRACE_GRLIB_GPTIMER_HIT 0
#define TRACE_GRLIB_GPTIMER_HIT_ENABLED 0
#define TRACE_GRLIB_GPTIMER_HIT_BACKEND_DSTATE() (0)
static inline void trace_grlib_gptimer_hit(int id) {
    (void)id;
}
#define TRACE_GRLIB_GPTIMER_READL 0
#define TRACE_GRLIB_GPTIMER_READL_ENABLED 0
#define TRACE_GRLIB_GPTIMER_READL_BACKEND_DSTATE() (0)
static inline void trace_grlib_gptimer_readl(int id, uint64_t addr, uint32_t val) {
    (void)id;
    (void)addr;
    (void)val;
}
#define TRACE_GRLIB_GPTIMER_RESTART 0
#define TRACE_GRLIB_GPTIMER_RESTART_ENABLED 0
#define TRACE_GRLIB_GPTIMER_RESTART_BACKEND_DSTATE() (0)
static inline void trace_grlib_gptimer_restart(int id, uint32_t reload) {
    (void)id;
    (void)reload;
}
#define TRACE_GRLIB_GPTIMER_SET_SCALER 0
#define TRACE_GRLIB_GPTIMER_SET_SCALER_ENABLED 0
#define TRACE_GRLIB_GPTIMER_SET_SCALER_BACKEND_DSTATE() (0)
static inline void trace_grlib_gptimer_set_scaler(uint32_t scaler, uint32_t freq) {
    (void)scaler;
    (void)freq;
}
#define TRACE_GRLIB_GPTIMER_WRITEL 0
#define TRACE_GRLIB_GPTIMER_WRITEL_ENABLED 0
#define TRACE_GRLIB_GPTIMER_WRITEL_BACKEND_DSTATE() (0)
static inline void trace_grlib_gptimer_writel(int id, uint64_t addr, uint32_t val) {
    (void)id;
    (void)addr;
    (void)val;
}
#define TRACE_HPET_INVALID_HPET_CFG 0
#define TRACE_HPET_INVALID_HPET_CFG_ENABLED 0
#define TRACE_HPET_INVALID_HPET_CFG_BACKEND_DSTATE() (0)
static inline void trace_hpet_invalid_hpet_cfg(uint8_t reg_off) {
    (void)reg_off;
}
#define TRACE_HPET_RAM_READ 0
#define TRACE_HPET_RAM_READ_ENABLED 0
#define TRACE_HPET_RAM_READ_BACKEND_DSTATE() (0)
static inline void trace_hpet_ram_read(uint64_t addr) {
    (void)addr;
}
#define TRACE_HPET_RAM_READ_INVALID 0
#define TRACE_HPET_RAM_READ_INVALID_ENABLED 0
#define TRACE_HPET_RAM_READ_INVALID_BACKEND_DSTATE() (0)
static inline void trace_hpet_ram_read_invalid(void) {
}
#define TRACE_HPET_RAM_READ_READING_COUNTER 0
#define TRACE_HPET_RAM_READ_READING_COUNTER_ENABLED 0
#define TRACE_HPET_RAM_READ_READING_COUNTER_BACKEND_DSTATE() (0)
static inline void trace_hpet_ram_read_reading_counter(uint8_t reg_off, uint64_t cur_tick) {
    (void)reg_off;
    (void)cur_tick;
}
#define TRACE_HPET_RAM_WRITE 0
#define TRACE_HPET_RAM_WRITE_ENABLED 0
#define TRACE_HPET_RAM_WRITE_BACKEND_DSTATE() (0)
static inline void trace_hpet_ram_write(uint64_t addr, uint64_t value) {
    (void)addr;
    (void)value;
}
#define TRACE_HPET_RAM_WRITE_COUNTER_WRITE_WHILE_ENABLED 0
#define TRACE_HPET_RAM_WRITE_COUNTER_WRITE_WHILE_ENABLED_ENABLED 0
#define TRACE_HPET_RAM_WRITE_COUNTER_WRITE_WHILE_ENABLED_BACKEND_DSTATE() (0)
static inline void trace_hpet_ram_write_counter_write_while_enabled(void) {
}
#define TRACE_HPET_RAM_WRITE_COUNTER_WRITTEN 0
#define TRACE_HPET_RAM_WRITE_COUNTER_WRITTEN_ENABLED 0
#define TRACE_HPET_RAM_WRITE_COUNTER_WRITTEN_BACKEND_DSTATE() (0)
static inline void trace_hpet_ram_write_counter_written(uint8_t reg_off, uint64_t value, uint64_t counter) {
    (void)reg_off;
    (void)value;
    (void)counter;
}
#define TRACE_HPET_RAM_WRITE_INVALID 0
#define TRACE_HPET_RAM_WRITE_INVALID_ENABLED 0
#define TRACE_HPET_RAM_WRITE_INVALID_BACKEND_DSTATE() (0)
static inline void trace_hpet_ram_write_invalid(void) {
}
#define TRACE_HPET_RAM_WRITE_INVALID_TN_CMP 0
#define TRACE_HPET_RAM_WRITE_INVALID_TN_CMP_ENABLED 0
#define TRACE_HPET_RAM_WRITE_INVALID_TN_CMP_BACKEND_DSTATE() (0)
static inline void trace_hpet_ram_write_invalid_tn_cmp(void) {
}
#define TRACE_HPET_RAM_WRITE_TIMER_ID 0
#define TRACE_HPET_RAM_WRITE_TIMER_ID_ENABLED 0
#define TRACE_HPET_RAM_WRITE_TIMER_ID_BACKEND_DSTATE() (0)
static inline void trace_hpet_ram_write_timer_id(uint64_t timer_id) {
    (void)timer_id;
}
#define TRACE_HPET_RAM_WRITE_TN_CFG 0
#define TRACE_HPET_RAM_WRITE_TN_CFG_ENABLED 0
#define TRACE_HPET_RAM_WRITE_TN_CFG_BACKEND_DSTATE() (0)
static inline void trace_hpet_ram_write_tn_cfg(uint8_t reg_off) {
    (void)reg_off;
}
#define TRACE_HPET_RAM_WRITE_TN_CMP 0
#define TRACE_HPET_RAM_WRITE_TN_CMP_ENABLED 0
#define TRACE_HPET_RAM_WRITE_TN_CMP_BACKEND_DSTATE() (0)
static inline void trace_hpet_ram_write_tn_cmp(uint8_t reg_off) {
    (void)reg_off;
}
#define TRACE_HPET_TIMER_ID_OUT_OF_RANGE 0
#define TRACE_HPET_TIMER_ID_OUT_OF_RANGE_ENABLED 0
#define TRACE_HPET_TIMER_ID_OUT_OF_RANGE_BACKEND_DSTATE() (0)
static inline void trace_hpet_timer_id_out_of_range(uint8_t timer_id) {
    (void)timer_id;
}
#define TRACE_IMX_GPT_READ 0
#define TRACE_IMX_GPT_READ_ENABLED 0
#define TRACE_IMX_GPT_READ_BACKEND_DSTATE() (0)
static inline void trace_imx_gpt_read(const char *name, uint64_t value) {
    (void)name;
    (void)value;
}
#define TRACE_IMX_GPT_SET_FREQ 0
#define TRACE_IMX_GPT_SET_FREQ_ENABLED 0
#define TRACE_IMX_GPT_SET_FREQ_BACKEND_DSTATE() (0)
static inline void trace_imx_gpt_set_freq(uint32_t clksrc, uint32_t freq) {
    (void)clksrc;
    (void)freq;
}
#define TRACE_IMX_GPT_TIMEOUT 0
#define TRACE_IMX_GPT_TIMEOUT_ENABLED 0
#define TRACE_IMX_GPT_TIMEOUT_BACKEND_DSTATE() (0)
static inline void trace_imx_gpt_timeout(void) {
}
#define TRACE_IMX_GPT_WRITE 0
#define TRACE_IMX_GPT_WRITE_ENABLED 0
#define TRACE_IMX_GPT_WRITE_BACKEND_DSTATE() (0)
static inline void trace_imx_gpt_write(const char *name, uint64_t value) {
    (void)name;
    (void)value;
}
#define TRACE_NPCM7XX_TIMER_IRQ 0
#define TRACE_NPCM7XX_TIMER_IRQ_ENABLED 0
#define TRACE_NPCM7XX_TIMER_IRQ_BACKEND_DSTATE() (0)
static inline void trace_npcm7xx_timer_irq(const char *id, int timer, int state) {
    (void)id;
    (void)timer;
    (void)state;
}
#define TRACE_NPCM7XX_TIMER_READ 0
#define TRACE_NPCM7XX_TIMER_READ_ENABLED 0
#define TRACE_NPCM7XX_TIMER_READ_BACKEND_DSTATE() (0)
static inline void trace_npcm7xx_timer_read(const char *id, uint64_t offset, uint64_t value) {
    (void)id;
    (void)offset;
    (void)value;
}
#define TRACE_NPCM7XX_TIMER_WRITE 0
#define TRACE_NPCM7XX_TIMER_WRITE_ENABLED 0
#define TRACE_NPCM7XX_TIMER_WRITE_BACKEND_DSTATE() (0)
static inline void trace_npcm7xx_timer_write(const char *id, uint64_t offset, uint64_t value) {
    (void)id;
    (void)offset;
    (void)value;
}
#define TRACE_NRF51_TIMER_READ 0
#define TRACE_NRF51_TIMER_READ_ENABLED 0
#define TRACE_NRF51_TIMER_READ_BACKEND_DSTATE() (0)
static inline void trace_nrf51_timer_read(uint8_t timer_id, uint64_t addr, uint32_t value, unsigned size) {
    (void)timer_id;
    (void)addr;
    (void)value;
    (void)size;
}
#define TRACE_NRF51_TIMER_SET_COUNT 0
#define TRACE_NRF51_TIMER_SET_COUNT_ENABLED 0
#define TRACE_NRF51_TIMER_SET_COUNT_BACKEND_DSTATE() (0)
static inline void trace_nrf51_timer_set_count(uint8_t timer_id, uint8_t counter_id, uint32_t value) {
    (void)timer_id;
    (void)counter_id;
    (void)value;
}
#define TRACE_NRF51_TIMER_WRITE 0
#define TRACE_NRF51_TIMER_WRITE_ENABLED 0
#define TRACE_NRF51_TIMER_WRITE_BACKEND_DSTATE() (0)
static inline void trace_nrf51_timer_write(uint8_t timer_id, uint64_t addr, uint32_t value, unsigned size) {
    (void)timer_id;
    (void)addr;
    (void)value;
    (void)size;
}
#define TRACE_PIT_IOPORT_READ 0
#define TRACE_PIT_IOPORT_READ_ENABLED 0
#define TRACE_PIT_IOPORT_READ_BACKEND_DSTATE() (0)
static inline void trace_pit_ioport_read(uint8_t addr, uint32_t value) {
    (void)addr;
    (void)value;
}
#define TRACE_PIT_IOPORT_WRITE 0
#define TRACE_PIT_IOPORT_WRITE_ENABLED 0
#define TRACE_PIT_IOPORT_WRITE_BACKEND_DSTATE() (0)
static inline void trace_pit_ioport_write(uint8_t addr, uint32_t value) {
    (void)addr;
    (void)value;
}
#define TRACE_SH_TIMER_READ 0
#define TRACE_SH_TIMER_READ_ENABLED 0
#define TRACE_SH_TIMER_READ_BACKEND_DSTATE() (0)
static inline void trace_sh_timer_read(uint64_t offset) {
    (void)offset;
}
#define TRACE_SH_TIMER_START_STOP 0
#define TRACE_SH_TIMER_START_STOP_ENABLED 0
#define TRACE_SH_TIMER_START_STOP_BACKEND_DSTATE() (0)
static inline void trace_sh_timer_start_stop(int enable, int current) {
    (void)enable;
    (void)current;
}
#define TRACE_SH_TIMER_WRITE 0
#define TRACE_SH_TIMER_WRITE_ENABLED 0
#define TRACE_SH_TIMER_WRITE_BACKEND_DSTATE() (0)
static inline void trace_sh_timer_write(uint64_t offset, uint64_t value) {
    (void)offset;
    (void)value;
}
#define TRACE_SIFIVE_PWM_INTERRUPT 0
#define TRACE_SIFIVE_PWM_INTERRUPT_ENABLED 0
#define TRACE_SIFIVE_PWM_INTERRUPT_BACKEND_DSTATE() (0)
static inline void trace_sifive_pwm_interrupt(int num) {
    (void)num;
}
#define TRACE_SIFIVE_PWM_READ 0
#define TRACE_SIFIVE_PWM_READ_ENABLED 0
#define TRACE_SIFIVE_PWM_READ_BACKEND_DSTATE() (0)
static inline void trace_sifive_pwm_read(uint64_t offset) {
    (void)offset;
}
#define TRACE_SIFIVE_PWM_SET_ALARM 0
#define TRACE_SIFIVE_PWM_SET_ALARM_ENABLED 0
#define TRACE_SIFIVE_PWM_SET_ALARM_BACKEND_DSTATE() (0)
static inline void trace_sifive_pwm_set_alarm(uint64_t alarm, uint64_t now) {
    (void)alarm;
    (void)now;
}
#define TRACE_SIFIVE_PWM_WRITE 0
#define TRACE_SIFIVE_PWM_WRITE_ENABLED 0
#define TRACE_SIFIVE_PWM_WRITE_BACKEND_DSTATE() (0)
static inline void trace_sifive_pwm_write(uint64_t data, uint64_t offset) {
    (void)data;
    (void)offset;
}
#define TRACE_SLAVIO_TIMER_GET_OUT 0
#define TRACE_SLAVIO_TIMER_GET_OUT_ENABLED 0
#define TRACE_SLAVIO_TIMER_GET_OUT_BACKEND_DSTATE() (0)
static inline void trace_slavio_timer_get_out(uint64_t limit, uint32_t counthigh, uint32_t count) {
    (void)limit;
    (void)counthigh;
    (void)count;
}
#define TRACE_SLAVIO_TIMER_IRQ 0
#define TRACE_SLAVIO_TIMER_IRQ_ENABLED 0
#define TRACE_SLAVIO_TIMER_IRQ_BACKEND_DSTATE() (0)
static inline void trace_slavio_timer_irq(uint32_t counthigh, uint32_t count) {
    (void)counthigh;
    (void)count;
}
#define TRACE_SLAVIO_TIMER_MEM_READL 0
#define TRACE_SLAVIO_TIMER_MEM_READL_ENABLED 0
#define TRACE_SLAVIO_TIMER_MEM_READL_BACKEND_DSTATE() (0)
static inline void trace_slavio_timer_mem_readl(uint64_t addr, uint32_t ret) {
    (void)addr;
    (void)ret;
}
#define TRACE_SLAVIO_TIMER_MEM_READL_INVALID 0
#define TRACE_SLAVIO_TIMER_MEM_READL_INVALID_ENABLED 0
#define TRACE_SLAVIO_TIMER_MEM_READL_INVALID_BACKEND_DSTATE() (0)
static inline void trace_slavio_timer_mem_readl_invalid(uint64_t addr) {
    (void)addr;
}
#define TRACE_SLAVIO_TIMER_MEM_WRITEL 0
#define TRACE_SLAVIO_TIMER_MEM_WRITEL_ENABLED 0
#define TRACE_SLAVIO_TIMER_MEM_WRITEL_BACKEND_DSTATE() (0)
static inline void trace_slavio_timer_mem_writel(uint64_t addr, uint32_t val) {
    (void)addr;
    (void)val;
}
#define TRACE_SLAVIO_TIMER_MEM_WRITEL_COUNTER_INVALID 0
#define TRACE_SLAVIO_TIMER_MEM_WRITEL_COUNTER_INVALID_ENABLED 0
#define TRACE_SLAVIO_TIMER_MEM_WRITEL_COUNTER_INVALID_BACKEND_DSTATE() (0)
static inline void trace_slavio_timer_mem_writel_counter_invalid(void) {
}
#define TRACE_SLAVIO_TIMER_MEM_WRITEL_INVALID 0
#define TRACE_SLAVIO_TIMER_MEM_WRITEL_INVALID_ENABLED 0
#define TRACE_SLAVIO_TIMER_MEM_WRITEL_INVALID_BACKEND_DSTATE() (0)
static inline void trace_slavio_timer_mem_writel_invalid(uint64_t addr) {
    (void)addr;
}
#define TRACE_SLAVIO_TIMER_MEM_WRITEL_LIMIT 0
#define TRACE_SLAVIO_TIMER_MEM_WRITEL_LIMIT_ENABLED 0
#define TRACE_SLAVIO_TIMER_MEM_WRITEL_LIMIT_BACKEND_DSTATE() (0)
static inline void trace_slavio_timer_mem_writel_limit(unsigned int timer_index, uint64_t count) {
    (void)timer_index;
    (void)count;
}
#define TRACE_SLAVIO_TIMER_MEM_WRITEL_MODE_COUNTER 0
#define TRACE_SLAVIO_TIMER_MEM_WRITEL_MODE_COUNTER_ENABLED 0
#define TRACE_SLAVIO_TIMER_MEM_WRITEL_MODE_COUNTER_BACKEND_DSTATE() (0)
static inline void trace_slavio_timer_mem_writel_mode_counter(unsigned int timer_index) {
    (void)timer_index;
}
#define TRACE_SLAVIO_TIMER_MEM_WRITEL_MODE_INVALID 0
#define TRACE_SLAVIO_TIMER_MEM_WRITEL_MODE_INVALID_ENABLED 0
#define TRACE_SLAVIO_TIMER_MEM_WRITEL_MODE_INVALID_BACKEND_DSTATE() (0)
static inline void trace_slavio_timer_mem_writel_mode_invalid(void) {
}
#define TRACE_SLAVIO_TIMER_MEM_WRITEL_MODE_USER 0
#define TRACE_SLAVIO_TIMER_MEM_WRITEL_MODE_USER_ENABLED 0
#define TRACE_SLAVIO_TIMER_MEM_WRITEL_MODE_USER_BACKEND_DSTATE() (0)
static inline void trace_slavio_timer_mem_writel_mode_user(unsigned int timer_index) {
    (void)timer_index;
}
#define TRACE_SLAVIO_TIMER_MEM_WRITEL_STATUS_START 0
#define TRACE_SLAVIO_TIMER_MEM_WRITEL_STATUS_START_ENABLED 0
#define TRACE_SLAVIO_TIMER_MEM_WRITEL_STATUS_START_BACKEND_DSTATE() (0)
static inline void trace_slavio_timer_mem_writel_status_start(unsigned int timer_index) {
    (void)timer_index;
}
#define TRACE_SLAVIO_TIMER_MEM_WRITEL_STATUS_STOP 0
#define TRACE_SLAVIO_TIMER_MEM_WRITEL_STATUS_STOP_ENABLED 0
#define TRACE_SLAVIO_TIMER_MEM_WRITEL_STATUS_STOP_BACKEND_DSTATE() (0)
static inline void trace_slavio_timer_mem_writel_status_stop(unsigned int timer_index) {
    (void)timer_index;
}
#define TRACE_SSE_COUNTER_CONTROL_READ 0
#define TRACE_SSE_COUNTER_CONTROL_READ_ENABLED 0
#define TRACE_SSE_COUNTER_CONTROL_READ_BACKEND_DSTATE() (0)
static inline void trace_sse_counter_control_read(uint64_t offset, uint64_t data, unsigned size) {
    (void)offset;
    (void)data;
    (void)size;
}
#define TRACE_SSE_COUNTER_CONTROL_WRITE 0
#define TRACE_SSE_COUNTER_CONTROL_WRITE_ENABLED 0
#define TRACE_SSE_COUNTER_CONTROL_WRITE_BACKEND_DSTATE() (0)
static inline void trace_sse_counter_control_write(uint64_t offset, uint64_t data, unsigned size) {
    (void)offset;
    (void)data;
    (void)size;
}
#define TRACE_SSE_COUNTER_RESET 0
#define TRACE_SSE_COUNTER_RESET_ENABLED 0
#define TRACE_SSE_COUNTER_RESET_BACKEND_DSTATE() (0)
static inline void trace_sse_counter_reset(void) {
}
#define TRACE_SSE_COUNTER_STATUS_READ 0
#define TRACE_SSE_COUNTER_STATUS_READ_ENABLED 0
#define TRACE_SSE_COUNTER_STATUS_READ_BACKEND_DSTATE() (0)
static inline void trace_sse_counter_status_read(uint64_t offset, uint64_t data, unsigned size) {
    (void)offset;
    (void)data;
    (void)size;
}
#define TRACE_SSE_COUNTER_STATUS_WRITE 0
#define TRACE_SSE_COUNTER_STATUS_WRITE_ENABLED 0
#define TRACE_SSE_COUNTER_STATUS_WRITE_BACKEND_DSTATE() (0)
static inline void trace_sse_counter_status_write(uint64_t offset, uint64_t data, unsigned size) {
    (void)offset;
    (void)data;
    (void)size;
}
#define TRACE_SSE_TIMER_READ 0
#define TRACE_SSE_TIMER_READ_ENABLED 0
#define TRACE_SSE_TIMER_READ_BACKEND_DSTATE() (0)
static inline void trace_sse_timer_read(uint64_t offset, uint64_t data, unsigned size) {
    (void)offset;
    (void)data;
    (void)size;
}
#define TRACE_SSE_TIMER_RESET 0
#define TRACE_SSE_TIMER_RESET_ENABLED 0
#define TRACE_SSE_TIMER_RESET_BACKEND_DSTATE() (0)
static inline void trace_sse_timer_reset(void) {
}
#define TRACE_SSE_TIMER_WRITE 0
#define TRACE_SSE_TIMER_WRITE_ENABLED 0
#define TRACE_SSE_TIMER_WRITE_BACKEND_DSTATE() (0)
static inline void trace_sse_timer_write(uint64_t offset, uint64_t data, unsigned size) {
    (void)offset;
    (void)data;
    (void)size;
}
#define TRACE_SYSTICK_READ 0
#define TRACE_SYSTICK_READ_ENABLED 0
#define TRACE_SYSTICK_READ_BACKEND_DSTATE() (0)
static inline void trace_systick_read(uint64_t addr, uint32_t value, unsigned size) {
    (void)addr;
    (void)value;
    (void)size;
}
#define TRACE_SYSTICK_RELOAD 0
#define TRACE_SYSTICK_RELOAD_ENABLED 0
#define TRACE_SYSTICK_RELOAD_BACKEND_DSTATE() (0)
static inline void trace_systick_reload(void) {
}
#define TRACE_SYSTICK_TIMER_TICK 0
#define TRACE_SYSTICK_TIMER_TICK_ENABLED 0
#define TRACE_SYSTICK_TIMER_TICK_BACKEND_DSTATE() (0)
static inline void trace_systick_timer_tick(void) {
}
#define TRACE_SYSTICK_WRITE 0
#define TRACE_SYSTICK_WRITE_ENABLED 0
#define TRACE_SYSTICK_WRITE_BACKEND_DSTATE() (0)
static inline void trace_systick_write(uint64_t addr, uint32_t value, unsigned size) {
    (void)addr;
    (void)value;
    (void)size;
}

#endif