INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Mon Sep 15 00:31:55 2025
| Host         : shp running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : collision_donut
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.004ns  (required time - arrival time)
  Source:                 fork10/control/generateBlocks[0].regblock/transmitValue_reg/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            muli0/multiply_unit/q0_reg/CEP
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.574ns  (logic 0.642ns (14.037%)  route 3.932ns (85.963%))
  Logic Levels:           9  (LUT5=2 LUT6=7)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=381, unset)          0.537     0.537    fork10/control/generateBlocks[0].regblock/clk
                         FDSE                                         r  fork10/control/generateBlocks[0].regblock/transmitValue_reg/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.175     0.712 r  fork10/control/generateBlocks[0].regblock/transmitValue_reg/Q
                         net (fo=10, unplaced)        0.477     1.189    fork10/control/generateBlocks[0].regblock/transmitValue_0
                         LUT5 (Prop_lut5_I0_O)        0.123     1.312 f  fork10/control/generateBlocks[0].regblock/out0[11]_INST_0_i_14/O
                         net (fo=12, unplaced)        0.455     1.767    fork35/control/generateBlocks[2].regblock/out0[11]_INST_0_i_1
                         LUT6 (Prop_lut6_I2_O)        0.043     1.810 f  fork35/control/generateBlocks[2].regblock/out0[11]_INST_0_i_6/O
                         net (fo=7, unplaced)         0.394     2.204    fork35/control/generateBlocks[2].regblock/transmitValue_reg_5
                         LUT6 (Prop_lut6_I0_O)        0.043     2.247 f  fork35/control/generateBlocks[2].regblock/transmitValue_i_6__0/O
                         net (fo=1, unplaced)         0.742     2.989    buffer5/control/fullReg_i_9
                         LUT6 (Prop_lut6_I0_O)        0.043     3.032 f  buffer5/control/transmitValue_i_5__0/O
                         net (fo=4, unplaced)         0.266     3.298    buffer8/control/transmitValue_reg_9
                         LUT6 (Prop_lut6_I2_O)        0.043     3.341 r  buffer8/control/fullReg_i_9/O
                         net (fo=1, unplaced)         0.242     3.583    fork35/control/generateBlocks[1].regblock/transmitValue_i_2_1
                         LUT6 (Prop_lut6_I3_O)        0.043     3.626 f  fork35/control/generateBlocks[1].regblock/fullReg_i_7/O
                         net (fo=8, unplaced)         0.280     3.906    fork2/control/generateBlocks[1].regblock/transmitValue_reg_3
                         LUT6 (Prop_lut6_I1_O)        0.043     3.949 r  fork2/control/generateBlocks[1].regblock/transmitValue_i_2__0/O
                         net (fo=4, unplaced)         0.294     4.243    buffer5/control/transmitValue_reg_16
                         LUT5 (Prop_lut5_I1_O)        0.043     4.286 r  buffer5/control/fullReg_i_3/O
                         net (fo=11, unplaced)        0.316     4.602    fork5/control/generateBlocks[1].regblock/transmitValue_reg_1
                         LUT6 (Prop_lut6_I2_O)        0.043     4.645 r  fork5/control/generateBlocks[1].regblock/q0_reg_i_1__0/O
                         net (fo=49, unplaced)        0.466     5.111    muli0/multiply_unit/one_slot_break_dv_ready
                         DSP48E1                                      r  muli0/multiply_unit/q0_reg/CEP
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=381, unset)          0.510     5.510    muli0/multiply_unit/clk
                         DSP48E1                                      r  muli0/multiply_unit/q0_reg/CLK
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
                         DSP48E1 (Setup_dsp48e1_CLK_CEP)
                                                     -0.360     5.115    muli0/multiply_unit/q0_reg
  -------------------------------------------------------------------
                         required time                          5.115    
                         arrival time                          -5.111    
  -------------------------------------------------------------------
                         slack                                  0.004    




