verilog xil_defaultlib --include "../../../../Basic_1x1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../Basic_1x1.srcs/sources_1/bd/design_1/ipshared/cac7/hdl" --include "../../../../Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim_tlm" --include "../../../../Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0" --include "../../../../Basic_1x1.srcs/sources_1/bd/design_1/ipshared/c923" --include "../../../../Basic_1x1.srcs/sources_1/bd/design_1/ip/RX_block_STA_v1_0/RX_block_STA_v1_0_project.srcs/sources_1/ip/ila_0/hdl/verilog" \
"../../../bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v" \
"../../../bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_block.v" \

sv xil_defaultlib --include "../../../../Basic_1x1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../Basic_1x1.srcs/sources_1/bd/design_1/ipshared/cac7/hdl" --include "../../../../Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim_tlm" --include "../../../../Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0" --include "../../../../Basic_1x1.srcs/sources_1/bd/design_1/ipshared/c923" --include "../../../../Basic_1x1.srcs/sources_1/bd/design_1/ip/RX_block_STA_v1_0/RX_block_STA_v1_0_project.srcs/sources_1/ip/ila_0/hdl/verilog" \
"../../../bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_por_fsm_top.sv" \

verilog xil_defaultlib --include "../../../../Basic_1x1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../Basic_1x1.srcs/sources_1/bd/design_1/ipshared/cac7/hdl" --include "../../../../Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim_tlm" --include "../../../../Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0" --include "../../../../Basic_1x1.srcs/sources_1/bd/design_1/ipshared/c923" --include "../../../../Basic_1x1.srcs/sources_1/bd/design_1/ip/RX_block_STA_v1_0/RX_block_STA_v1_0_project.srcs/sources_1/ip/ila_0/hdl/verilog" \
"../../../bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_bgt_fsm.v" \

sv xil_defaultlib --include "../../../../Basic_1x1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../Basic_1x1.srcs/sources_1/bd/design_1/ipshared/cac7/hdl" --include "../../../../Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim_tlm" --include "../../../../Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0" --include "../../../../Basic_1x1.srcs/sources_1/bd/design_1/ipshared/c923" --include "../../../../Basic_1x1.srcs/sources_1/bd/design_1/ip/RX_block_STA_v1_0/RX_block_STA_v1_0_project.srcs/sources_1/ip/ila_0/hdl/verilog" \
"../../../bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_device_rom.sv" \
"../../../bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_por_fsm.sv" \
"../../../bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_por_fsm_disabled.sv" \
"../../../bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_tile_config.sv" \
"../../../bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_constants_config.sv" \

verilog xil_defaultlib --include "../../../../Basic_1x1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../Basic_1x1.srcs/sources_1/bd/design_1/ipshared/cac7/hdl" --include "../../../../Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim_tlm" --include "../../../../Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0" --include "../../../../Basic_1x1.srcs/sources_1/bd/design_1/ipshared/c923" --include "../../../../Basic_1x1.srcs/sources_1/bd/design_1/ip/RX_block_STA_v1_0/RX_block_STA_v1_0_project.srcs/sources_1/ip/ila_0/hdl/verilog" \
"../../../bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_drp_arbiter.v" \
"../../../bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_drp_arbiter_adc.v" \
"../../../bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_register_decode.v" \
"../../../bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_address_decoder.v" \
"../../../bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_axi_lite_ipif.v" \
"../../../bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_counter_f.v" \
"../../../bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_pselect_f.v" \
"../../../bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_slave_attachment.v" \
"../../../bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_rf_wrapper.v" \
"../../../bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_drp_control_top.v" \
"../../../bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_drp_control.v" \
"../../../bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_drp_access_ctrl.v" \
"../../../bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_irq_req_ack.v" \
"../../../bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_irq_sync.v" \
"../../../bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0bufg_gt_ctrl.v" \
"../../../bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_overvol_irq.v" \
"../../../bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_powerup_state_irq.v" \

sv xil_defaultlib --include "../../../../Basic_1x1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../Basic_1x1.srcs/sources_1/bd/design_1/ipshared/cac7/hdl" --include "../../../../Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim_tlm" --include "../../../../Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0" --include "../../../../Basic_1x1.srcs/sources_1/bd/design_1/ipshared/c923" --include "../../../../Basic_1x1.srcs/sources_1/bd/design_1/ip/RX_block_STA_v1_0/RX_block_STA_v1_0_project.srcs/sources_1/ip/ila_0/hdl/verilog" \
"../../../bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_mt_sysref_count.sv" \
"../../../bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_mt_mrk_count.sv" \
"../../../bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_mt_data_align.sv" \
"../../../bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_mt_fifo_ctrl.sv" \

verilog xil_defaultlib --include "../../../../Basic_1x1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../Basic_1x1.srcs/sources_1/bd/design_1/ipshared/cac7/hdl" --include "../../../../Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim_tlm" --include "../../../../Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0" --include "../../../../Basic_1x1.srcs/sources_1/bd/design_1/ipshared/c923" --include "../../../../Basic_1x1.srcs/sources_1/bd/design_1/ip/RX_block_STA_v1_0/RX_block_STA_v1_0_project.srcs/sources_1/ip/ila_0/hdl/verilog" \
"../../../bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_rst_cnt.v" \
"../../../bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" \
"../../../bd/design_1/ipshared/f27c/sync.v" \
"../../../bd/design_1/ip/design_1_sync_0_4/sim/design_1_sync_0_4.v" \
"../../../bd/design_1/ip/design_1_sync_0_5/sim/design_1_sync_0_5.v" \
"../../../bd/design_1/ip/design_1_xlconstant_0_3/sim/design_1_xlconstant_0_3.v" \
"../../../bd/design_1/ip/design_1_xlconstant_0_2/sim/design_1_xlconstant_0_2.v" \
"../../../bd/design_1/ip/design_1_sync_0_12/sim/design_1_sync_0_12.v" \
"../../../bd/design_1/ip/design_1_sync_0_13/sim/design_1_sync_0_13.v" \
"../../../bd/design_1/ip/design_1_globalstart_gpio_0/sim/design_1_globalstart_gpio_0.v" \

verilog fifo_generator_v13_2_4 --include "../../../../Basic_1x1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../Basic_1x1.srcs/sources_1/bd/design_1/ipshared/cac7/hdl" --include "../../../../Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim_tlm" --include "../../../../Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0" --include "../../../../Basic_1x1.srcs/sources_1/bd/design_1/ipshared/c923" --include "../../../../Basic_1x1.srcs/sources_1/bd/design_1/ip/RX_block_STA_v1_0/RX_block_STA_v1_0_project.srcs/sources_1/ip/ila_0/hdl/verilog" \
"../../../../Basic_1x1.srcs/sources_1/bd/design_1/ipshared/1f5a/simulation/fifo_generator_vlog_beh.v" \
"../../../../Basic_1x1.srcs/sources_1/bd/design_1/ipshared/1f5a/hdl/fifo_generator_v13_2_rfs.v" \

verilog xil_defaultlib --include "../../../../Basic_1x1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../Basic_1x1.srcs/sources_1/bd/design_1/ipshared/cac7/hdl" --include "../../../../Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim_tlm" --include "../../../../Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0" --include "../../../../Basic_1x1.srcs/sources_1/bd/design_1/ipshared/c923" --include "../../../../Basic_1x1.srcs/sources_1/bd/design_1/ip/RX_block_STA_v1_0/RX_block_STA_v1_0_project.srcs/sources_1/ip/ila_0/hdl/verilog" \
"../../../bd/design_1/ip/design_1_xbar_3/sim/design_1_xbar_3.v" \
"../../../bd/design_1/ip/design_1_xlslice_0_17/sim/design_1_xlslice_0_17.v" \
"../../../bd/design_1/ip/design_1_util_vector_logic_0_48/sim/design_1_util_vector_logic_0_48.v" \
"../../../bd/design_1/ip/design_1_util_vector_logic_0_50/sim/design_1_util_vector_logic_0_50.v" \
"../../../bd/design_1/ip/design_1_sync_0_21/sim/design_1_sync_0_21.v" \
"../../../bd/design_1/ip/design_1_xlconstant_0_15/sim/design_1_xlconstant_0_15.v" \
"../../../bd/design_1/ip/design_1_xlslice_0_19/sim/design_1_xlslice_0_19.v" \
"../../../bd/design_1/ip/design_1_util_vector_logic_0_52/sim/design_1_util_vector_logic_0_52.v" \
"../../../bd/design_1/ip/design_1_util_vector_logic_2_8/sim/design_1_util_vector_logic_2_8.v" \
"../../../bd/design_1/ip/design_1_sync_1_6/sim/design_1_sync_1_6.v" \
"../../../bd/design_1/ip/design_1_xlconstant_0_17/sim/design_1_xlconstant_0_17.v" \
"../../../bd/design_1/ip/design_1_xlslice_0_21/sim/design_1_xlslice_0_21.v" \
"../../../bd/design_1/ip/design_1_util_vector_logic_0_54/sim/design_1_util_vector_logic_0_54.v" \
"../../../bd/design_1/ip/design_1_util_vector_logic_2_10/sim/design_1_util_vector_logic_2_10.v" \
"../../../bd/design_1/ip/design_1_sync_1_8/sim/design_1_sync_1_8.v" \
"../../../bd/design_1/ip/design_1_xlconstant_0_19/sim/design_1_xlconstant_0_19.v" \
"../../../bd/design_1/ip/design_1_xlslice_0_20/sim/design_1_xlslice_0_20.v" \
"../../../bd/design_1/ip/design_1_util_vector_logic_0_53/sim/design_1_util_vector_logic_0_53.v" \
"../../../bd/design_1/ip/design_1_util_vector_logic_2_9/sim/design_1_util_vector_logic_2_9.v" \
"../../../bd/design_1/ip/design_1_sync_1_7/sim/design_1_sync_1_7.v" \
"../../../bd/design_1/ip/design_1_xlconstant_0_18/sim/design_1_xlconstant_0_18.v" \
"../../../bd/design_1/ip/design_1_globalstart_gpio_adc_0/sim/design_1_globalstart_gpio_adc_0.v" \
"../../../bd/design_1/ip/design_1_sync_1_9/sim/design_1_sync_1_9.v" \
"../../../bd/design_1/ip/design_1_xlslice_0_22/sim/design_1_xlslice_0_22.v" \
"../../../bd/design_1/ip/design_1_util_vector_logic_0_55/sim/design_1_util_vector_logic_0_55.v" \
"../../../bd/design_1/ip/design_1_util_vector_logic_2_11/sim/design_1_util_vector_logic_2_11.v" \
"../../../bd/design_1/ip/design_1_sync_1_10/sim/design_1_sync_1_10.v" \
"../../../bd/design_1/ip/design_1_xlconstant_0_20/sim/design_1_xlconstant_0_20.v" \
"../../../bd/design_1/ip/RX_block_STA_v1_0/RX_block_STA_v1_0_project.srcs/sources_1/ip/FIFO_BD_CIR_v3/sim/FIFO_BD_CIR_v3.v" \
"../../../bd/design_1/ip/design_1_RX_Block_STA_v2_0_0/src/fifo_generator_0/sim/fifo_generator_0.v" \
"../../../bd/design_1/ip/design_1_util_vector_logic_0_56/sim/design_1_util_vector_logic_0_56.v" \
"../../../bd/design_1/ip/design_1_util_vector_logic_0_57/sim/design_1_util_vector_logic_0_57.v" \
"../../../bd/design_1/ip/design_1_util_vector_logic_0_58/sim/design_1_util_vector_logic_0_58.v" \
"../../../bd/design_1/ip/design_1_util_vector_logic_0_59/sim/design_1_util_vector_logic_0_59.v" \
"../../../bd/design_1/ip/design_1_util_vector_logic_0_60/sim/design_1_util_vector_logic_0_60.v" \
"../../../bd/design_1/ip/design_1_util_vector_logic_0_61/sim/design_1_util_vector_logic_0_61.v" \
"../../../bd/design_1/ip/design_1_util_vector_logic_3_0/sim/design_1_util_vector_logic_3_0.v" \
"../../../bd/design_1/ip/design_1_util_vector_logic_4_0/sim/design_1_util_vector_logic_4_0.v" \
"../../../bd/design_1/ip/design_1_util_vector_logic_5_0/sim/design_1_util_vector_logic_5_0.v" \
"../../../bd/design_1/ip/design_1_util_vector_logic_3_1/sim/design_1_util_vector_logic_3_1.v" \
"../../../bd/design_1/ip/design_1_util_vector_logic_3_2/sim/design_1_util_vector_logic_3_2.v" \
"../../../bd/design_1/ip/design_1_util_vector_logic_3_3/sim/design_1_util_vector_logic_3_3.v" \
"../../../bd/design_1/ip/design_1_util_vector_logic_3_4/sim/design_1_util_vector_logic_3_4.v" \
"../../../bd/design_1/ip/design_1_util_vector_logic_0_62/sim/design_1_util_vector_logic_0_62.v" \
"../../../bd/design_1/ip/design_1_util_vector_logic_0_63/sim/design_1_util_vector_logic_0_63.v" \
"../../../bd/design_1/ip/design_1_util_vector_logic_0_64/sim/design_1_util_vector_logic_0_64.v" \
"../../../bd/design_1/ip/design_1_util_vector_logic_0_65/sim/design_1_util_vector_logic_0_65.v" \
"../../../bd/design_1/ip/design_1_util_vector_logic_6_0/sim/design_1_util_vector_logic_6_0.v" \
"../../../bd/design_1/ip/design_1_util_vector_logic_9_0/sim/design_1_util_vector_logic_9_0.v" \
"../../../bd/design_1/ip/design_1_util_vector_logic_9_1/sim/design_1_util_vector_logic_9_1.v" \
"../../../bd/design_1/ip/design_1_util_vector_logic_9_2/sim/design_1_util_vector_logic_9_2.v" \
"../../../bd/design_1/ip/design_1_tier2_xbar_0_0/sim/design_1_tier2_xbar_0_0.v" \
"../../../bd/design_1/ip/design_1_tier2_xbar_1_0/sim/design_1_tier2_xbar_1_0.v" \
"../../../bd/design_1/ip/design_1_tier2_xbar_2_0/sim/design_1_tier2_xbar_2_0.v" \
"../../../bd/design_1/ip/design_1_auto_ds_0/sim/design_1_auto_ds_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/ip/design_1_auto_ds_1/sim/design_1_auto_ds_1.v" \
"../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" \
"../../../bd/design_1/ip/design_1_auto_ds_2/sim/design_1_auto_ds_2.v" \
"../../../bd/design_1/ip/design_1_auto_pc_2/sim/design_1_auto_pc_2.v" \
"../../../bd/design_1/ip/design_1_auto_ds_3/sim/design_1_auto_ds_3.v" \
"../../../bd/design_1/ip/design_1_auto_pc_3/sim/design_1_auto_pc_3.v" \
"../../../bd/design_1/ip/design_1_auto_ds_4/sim/design_1_auto_ds_4.v" \
"../../../bd/design_1/ip/design_1_auto_pc_4/sim/design_1_auto_pc_4.v" \
"../../../bd/design_1/ip/design_1_auto_ds_5/sim/design_1_auto_ds_5.v" \
"../../../bd/design_1/ip/design_1_auto_pc_5/sim/design_1_auto_pc_5.v" \

verilog xil_defaultlib "glbl.v"

nosort
