

================================================================
== Vivado HLS Report for 'fft1d_0'
================================================================
* Date:           Fri May  1 00:15:30 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        proj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   2.50|     2.188|        0.31|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |  179|  179|  180|  180| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-------------------------+----------------------+-----+-----+-----+-----+---------+
        |                         |                      |  Latency  |  Interval | Pipeline|
        |         Instance        |        Module        | min | max | min | max |   Type  |
        +-------------------------+----------------------+-----+-----+-----+-----+---------+
        |fft1d_0_Loop_1_proc2_U0  |fft1d_0_Loop_1_proc2  |   34|   34|   34|   34|   none  |
        |fft1d_0_Loop_2_proc2_U0  |fft1d_0_Loop_2_proc2  |   34|   34|   34|   34|   none  |
        |fft1d_0_Block_codeRe_U0  |fft1d_0_Block_codeRe  |    0|    0|    0|    0|   none  |
        |fft_configuration_1_U0   |fft_configuration_1   |  179|  179|  179|  179|   none  |
        +-------------------------+----------------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|      32|    -|
|FIFO             |        8|      -|     167|     168|    -|
|Instance         |        2|      0|    7089|    5546|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      36|    -|
|Register         |        -|      -|       6|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |       10|      0|    7262|    5782|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      624|   1728|  460800|  230400|   96|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        1|      0|       1|       2|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+------+------+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +-------------------------+----------------------+---------+-------+------+------+-----+
    |fft1d_0_Block_codeRe_U0  |fft1d_0_Block_codeRe  |        0|      0|     3|    29|    0|
    |fft1d_0_Loop_1_proc2_U0  |fft1d_0_Loop_1_proc2  |        0|      0|    13|   108|    0|
    |fft1d_0_Loop_2_proc2_U0  |fft1d_0_Loop_2_proc2  |        0|      0|    13|   108|    0|
    |fft_configuration_1_U0   |fft_configuration_1   |        2|      0|  7060|  5301|    0|
    +-------------------------+----------------------+---------+-------+------+------+-----+
    |Total                    |                      |        2|      0|  7089|  5546|    0|
    +-------------------------+----------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +------------------------+---------+----+----+-----+------+-----+---------+
    |          Name          | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +------------------------+---------+----+----+-----+------+-----+---------+
    |config_data_V_1_chan_U  |        0|   5|   0|    -|     2|    8|       16|
    |xk_channel_U            |        4|  81|   0|    -|    32|   64|     2048|
    |xn_channel_U            |        4|  81|   0|    -|    32|   64|     2048|
    +------------------------+---------+----+----+-----+------+-----+---------+
    |Total                   |        8| 167|   0|    0|    66|  136|     4112|
    +------------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |               Variable Name              | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |fft1d_0_Block_codeRe_U0_ap_ready_count    |     +    |      0|  0|   9|           2|           1|
    |fft1d_0_Loop_1_proc2_U0_ap_ready_count    |     +    |      0|  0|   9|           2|           1|
    |ap_idle                                   |    and   |      0|  0|   2|           1|           1|
    |ap_sync_ready                             |    and   |      0|  0|   2|           1|           1|
    |fft1d_0_Block_codeRe_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |fft1d_0_Block_codeRe_U0_start_full_n      |    and   |      0|  0|   2|           1|           1|
    |fft1d_0_Loop_1_proc2_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |ap_sync_fft1d_0_Block_codeRe_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_fft1d_0_Loop_1_proc2_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                     |          |      0|  0|  32|          11|           9|
    +------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------+----+-----------+-----+-----------+
    |                     Name                     | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_fft1d_0_Block_codeRe_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_fft1d_0_Loop_1_proc2_U0_ap_ready  |   9|          2|    1|          2|
    |fft1d_0_Block_codeRe_U0_ap_ready_count        |   9|          2|    2|          4|
    |fft1d_0_Loop_1_proc2_U0_ap_ready_count        |   9|          2|    2|          4|
    +----------------------------------------------+----+-----------+-----+-----------+
    |Total                                         |  36|          8|    6|         12|
    +----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+---+----+-----+-----------+
    |                     Name                     | FF| LUT| Bits| Const Bits|
    +----------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_fft1d_0_Block_codeRe_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_fft1d_0_Loop_1_proc2_U0_ap_ready  |  1|   0|    1|          0|
    |fft1d_0_Block_codeRe_U0_ap_ready_count        |  2|   0|    2|          0|
    |fft1d_0_Loop_1_proc2_U0_ap_ready_count        |  2|   0|    2|          0|
    +----------------------------------------------+---+----+-----+-----------+
    |Total                                         |  6|   0|    6|          0|
    +----------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|in_V_dout     |  in |   64|   ap_fifo  |     in_V     |    pointer   |
|in_V_empty_n  |  in |    1|   ap_fifo  |     in_V     |    pointer   |
|in_V_read     | out |    1|   ap_fifo  |     in_V     |    pointer   |
|out_V_din     | out |   64|   ap_fifo  |     out_V    |    pointer   |
|out_V_full_n  |  in |    1|   ap_fifo  |     out_V    |    pointer   |
|out_V_write   | out |    1|   ap_fifo  |     out_V    |    pointer   |
|ap_clk        |  in |    1| ap_ctrl_hs |    fft1d.0   | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |    fft1d.0   | return value |
|ap_start      |  in |    1| ap_ctrl_hs |    fft1d.0   | return value |
|ap_done       | out |    1| ap_ctrl_hs |    fft1d.0   | return value |
|ap_ready      | out |    1| ap_ctrl_hs |    fft1d.0   | return value |
|ap_idle       | out |    1| ap_ctrl_hs |    fft1d.0   | return value |
|ap_continue   |  in |    1| ap_ctrl_hs |    fft1d.0   | return value |
+--------------+-----+-----+------------+--------------+--------------+

