// Seed: 1829981133
module module_0;
  assign id_1[-1] = id_1;
  assign module_2.id_2 = 0;
  wire id_2;
endmodule
program module_1 (
    input tri0 id_0,
    output wor id_1,
    input wand id_2,
    input tri1 id_3,
    input tri1 id_4,
    input uwire id_5,
    input logic id_6,
    input supply1 id_7
);
  wire id_9;
  bit id_10, id_11;
  always id_10 <= id_6;
  id_12(
      .id_0(-1), .id_1(id_1)
  );
  parameter id_13 = -1 || id_3;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input uwire id_0,
    input uwire id_1,
    output supply1 id_2,
    input supply0 id_3,
    input tri1 id_4,
    output wor id_5
);
  int  id_7;
  wire id_8;
  module_0 modCall_1 ();
  always_ff id_7 = id_8;
endmodule
