// Seed: 588376445
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    input logic id_1,
    output logic id_2,
    output logic id_3,
    input id_4,
    output reg id_5,
    output logic id_6,
    output id_7,
    input id_8,
    output logic id_9,
    input id_10,
    input logic id_11,
    output logic id_12,
    output id_13,
    output id_14,
    input id_15,
    input id_16,
    output id_17,
    input logic id_18,
    input id_19
);
  always @(*) id_5 <= id_4;
  assign id_6 = 1;
endmodule
