// Seed: 687901242
module module_0 (
    input  tri   id_0,
    input  uwire id_1,
    output tri0  id_2
);
endmodule
module module_1 (
    input tri0 id_0,
    output tri id_1,
    output supply0 id_2,
    input tri id_3,
    output uwire id_4,
    output tri0 id_5,
    input uwire id_6,
    output tri1 id_7,
    output wand id_8,
    input wire id_9,
    output uwire id_10,
    input supply1 id_11,
    input tri id_12
    , id_18,
    input supply1 id_13,
    input supply1 id_14,
    input wor id_15,
    input wor id_16
);
  wire id_19;
  assign id_10 = 1 == id_16 * (1);
  module_0(
      id_0, id_13, id_1
  );
  wand id_20 = 1;
  xor (id_1, id_16, id_19, id_0, id_18, id_15, id_11, id_9, id_3, id_13, id_14);
  wire id_21 = id_13;
endmodule
