
../repos/coreutils/src/[:     file format elf32-littlearm


Disassembly of section .init:

00010d38 <.init>:
   10d38:	push	{r3, lr}
   10d3c:	bl	10fec <__lxstat64@plt+0x48>
   10d40:	pop	{r3, pc}

Disassembly of section .plt:

00010d44 <calloc@plt-0x14>:
   10d44:	push	{lr}		; (str lr, [sp, #-4]!)
   10d48:	ldr	lr, [pc, #4]	; 10d54 <calloc@plt-0x4>
   10d4c:	add	lr, pc, lr
   10d50:	ldr	pc, [lr, #8]!
   10d54:	andeq	r7, r1, ip, lsr #5

00010d58 <calloc@plt>:
   10d58:	add	ip, pc, #0, 12
   10d5c:	add	ip, ip, #94208	; 0x17000
   10d60:	ldr	pc, [ip, #684]!	; 0x2ac

00010d64 <fputs_unlocked@plt>:
   10d64:	add	ip, pc, #0, 12
   10d68:	add	ip, ip, #94208	; 0x17000
   10d6c:	ldr	pc, [ip, #676]!	; 0x2a4

00010d70 <raise@plt>:
   10d70:	add	ip, pc, #0, 12
   10d74:	add	ip, ip, #94208	; 0x17000
   10d78:	ldr	pc, [ip, #668]!	; 0x29c

00010d7c <strcmp@plt>:
   10d7c:	add	ip, pc, #0, 12
   10d80:	add	ip, ip, #94208	; 0x17000
   10d84:	ldr	pc, [ip, #660]!	; 0x294

00010d88 <strtol@plt>:
   10d88:	add	ip, pc, #0, 12
   10d8c:	add	ip, ip, #94208	; 0x17000
   10d90:	ldr	pc, [ip, #652]!	; 0x28c

00010d94 <fflush@plt>:
   10d94:	add	ip, pc, #0, 12
   10d98:	add	ip, ip, #94208	; 0x17000
   10d9c:	ldr	pc, [ip, #644]!	; 0x284

00010da0 <free@plt>:
   10da0:	add	ip, pc, #0, 12
   10da4:	add	ip, ip, #94208	; 0x17000
   10da8:	ldr	pc, [ip, #636]!	; 0x27c

00010dac <_exit@plt>:
   10dac:	add	ip, pc, #0, 12
   10db0:	add	ip, ip, #94208	; 0x17000
   10db4:	ldr	pc, [ip, #628]!	; 0x274

00010db8 <memcpy@plt>:
   10db8:	add	ip, pc, #0, 12
   10dbc:	add	ip, ip, #94208	; 0x17000
   10dc0:	ldr	pc, [ip, #620]!	; 0x26c

00010dc4 <mbsinit@plt>:
   10dc4:	add	ip, pc, #0, 12
   10dc8:	add	ip, ip, #94208	; 0x17000
   10dcc:	ldr	pc, [ip, #612]!	; 0x264

00010dd0 <dcgettext@plt>:
   10dd0:	add	ip, pc, #0, 12
   10dd4:	add	ip, ip, #94208	; 0x17000
   10dd8:	ldr	pc, [ip, #604]!	; 0x25c

00010ddc <realloc@plt>:
   10ddc:	add	ip, pc, #0, 12
   10de0:	add	ip, ip, #94208	; 0x17000
   10de4:	ldr	pc, [ip, #596]!	; 0x254

00010de8 <textdomain@plt>:
   10de8:	add	ip, pc, #0, 12
   10dec:	add	ip, ip, #94208	; 0x17000
   10df0:	ldr	pc, [ip, #588]!	; 0x24c

00010df4 <geteuid@plt>:
   10df4:	add	ip, pc, #0, 12
   10df8:	add	ip, ip, #94208	; 0x17000
   10dfc:	ldr	pc, [ip, #580]!	; 0x244

00010e00 <iswprint@plt>:
   10e00:	add	ip, pc, #0, 12
   10e04:	add	ip, ip, #94208	; 0x17000
   10e08:	ldr	pc, [ip, #572]!	; 0x23c

00010e0c <getegid@plt>:
   10e0c:	add	ip, pc, #0, 12
   10e10:	add	ip, ip, #94208	; 0x17000
   10e14:	ldr	pc, [ip, #564]!	; 0x234

00010e18 <fwrite@plt>:
   10e18:	add	ip, pc, #0, 12
   10e1c:	add	ip, ip, #94208	; 0x17000
   10e20:	ldr	pc, [ip, #556]!	; 0x22c

00010e24 <lseek64@plt>:
   10e24:	add	ip, pc, #0, 12
   10e28:	add	ip, ip, #94208	; 0x17000
   10e2c:	ldr	pc, [ip, #548]!	; 0x224

00010e30 <__ctype_get_mb_cur_max@plt>:
   10e30:	add	ip, pc, #0, 12
   10e34:	add	ip, ip, #94208	; 0x17000
   10e38:	ldr	pc, [ip, #540]!	; 0x21c

00010e3c <__fpending@plt>:
   10e3c:	add	ip, pc, #0, 12
   10e40:	add	ip, ip, #94208	; 0x17000
   10e44:	ldr	pc, [ip, #532]!	; 0x214

00010e48 <mbrtowc@plt>:
   10e48:	add	ip, pc, #0, 12
   10e4c:	add	ip, ip, #94208	; 0x17000
   10e50:	ldr	pc, [ip, #524]!	; 0x20c

00010e54 <error@plt>:
   10e54:	add	ip, pc, #0, 12
   10e58:	add	ip, ip, #94208	; 0x17000
   10e5c:	ldr	pc, [ip, #516]!	; 0x204

00010e60 <malloc@plt>:
   10e60:	add	ip, pc, #0, 12
   10e64:	add	ip, ip, #94208	; 0x17000
   10e68:	ldr	pc, [ip, #508]!	; 0x1fc

00010e6c <error_at_line@plt>:
   10e6c:	add	ip, pc, #0, 12
   10e70:	add	ip, ip, #94208	; 0x17000
   10e74:	ldr	pc, [ip, #500]!	; 0x1f4

00010e78 <__libc_start_main@plt>:
   10e78:	add	ip, pc, #0, 12
   10e7c:	add	ip, ip, #94208	; 0x17000
   10e80:	ldr	pc, [ip, #492]!	; 0x1ec

00010e84 <__freading@plt>:
   10e84:	add	ip, pc, #0, 12
   10e88:	add	ip, ip, #94208	; 0x17000
   10e8c:	ldr	pc, [ip, #484]!	; 0x1e4

00010e90 <__gmon_start__@plt>:
   10e90:	add	ip, pc, #0, 12
   10e94:	add	ip, ip, #94208	; 0x17000
   10e98:	ldr	pc, [ip, #476]!	; 0x1dc

00010e9c <__ctype_b_loc@plt>:
   10e9c:	add	ip, pc, #0, 12
   10ea0:	add	ip, ip, #94208	; 0x17000
   10ea4:	ldr	pc, [ip, #468]!	; 0x1d4

00010ea8 <exit@plt>:
   10ea8:	add	ip, pc, #0, 12
   10eac:	add	ip, ip, #94208	; 0x17000
   10eb0:	ldr	pc, [ip, #460]!	; 0x1cc

00010eb4 <bcmp@plt>:
   10eb4:	add	ip, pc, #0, 12
   10eb8:	add	ip, ip, #94208	; 0x17000
   10ebc:	ldr	pc, [ip, #452]!	; 0x1c4

00010ec0 <strlen@plt>:
   10ec0:	add	ip, pc, #0, 12
   10ec4:	add	ip, ip, #94208	; 0x17000
   10ec8:	ldr	pc, [ip, #444]!	; 0x1bc

00010ecc <__errno_location@plt>:
   10ecc:	add	ip, pc, #0, 12
   10ed0:	add	ip, ip, #94208	; 0x17000
   10ed4:	ldr	pc, [ip, #436]!	; 0x1b4

00010ed8 <__cxa_atexit@plt>:
   10ed8:	add	ip, pc, #0, 12
   10edc:	add	ip, ip, #94208	; 0x17000
   10ee0:	ldr	pc, [ip, #428]!	; 0x1ac

00010ee4 <__vasprintf_chk@plt>:
   10ee4:	add	ip, pc, #0, 12
   10ee8:	add	ip, ip, #94208	; 0x17000
   10eec:	ldr	pc, [ip, #420]!	; 0x1a4

00010ef0 <memset@plt>:
   10ef0:	add	ip, pc, #0, 12
   10ef4:	add	ip, ip, #94208	; 0x17000
   10ef8:	ldr	pc, [ip, #412]!	; 0x19c

00010efc <__printf_chk@plt>:
   10efc:	add	ip, pc, #0, 12
   10f00:	add	ip, ip, #94208	; 0x17000
   10f04:	ldr	pc, [ip, #404]!	; 0x194

00010f08 <fileno@plt>:
   10f08:	add	ip, pc, #0, 12
   10f0c:	add	ip, ip, #94208	; 0x17000
   10f10:	ldr	pc, [ip, #396]!	; 0x18c

00010f14 <__fprintf_chk@plt>:
   10f14:	add	ip, pc, #0, 12
   10f18:	add	ip, ip, #94208	; 0x17000
   10f1c:	ldr	pc, [ip, #388]!	; 0x184

00010f20 <fclose@plt>:
   10f20:	add	ip, pc, #0, 12
   10f24:	add	ip, ip, #94208	; 0x17000
   10f28:	ldr	pc, [ip, #380]!	; 0x17c

00010f2c <fseeko64@plt>:
   10f2c:	add	ip, pc, #0, 12
   10f30:	add	ip, ip, #94208	; 0x17000
   10f34:	ldr	pc, [ip, #372]!	; 0x174

00010f38 <setlocale@plt>:
   10f38:	add	ip, pc, #0, 12
   10f3c:	add	ip, ip, #94208	; 0x17000
   10f40:	ldr	pc, [ip, #364]!	; 0x16c

00010f44 <strrchr@plt>:
   10f44:	add	ip, pc, #0, 12
   10f48:	add	ip, ip, #94208	; 0x17000
   10f4c:	ldr	pc, [ip, #356]!	; 0x164

00010f50 <nl_langinfo@plt>:
   10f50:	add	ip, pc, #0, 12
   10f54:	add	ip, ip, #94208	; 0x17000
   10f58:	ldr	pc, [ip, #348]!	; 0x15c

00010f5c <euidaccess@plt>:
   10f5c:	add	ip, pc, #0, 12
   10f60:	add	ip, ip, #94208	; 0x17000
   10f64:	ldr	pc, [ip, #340]!	; 0x154

00010f68 <bindtextdomain@plt>:
   10f68:	add	ip, pc, #0, 12
   10f6c:	add	ip, ip, #94208	; 0x17000
   10f70:	ldr	pc, [ip, #332]!	; 0x14c

00010f74 <__xstat64@plt>:
   10f74:	add	ip, pc, #0, 12
   10f78:	add	ip, ip, #94208	; 0x17000
   10f7c:	ldr	pc, [ip, #324]!	; 0x144

00010f80 <isatty@plt>:
   10f80:	add	ip, pc, #0, 12
   10f84:	add	ip, ip, #94208	; 0x17000
   10f88:	ldr	pc, [ip, #316]!	; 0x13c

00010f8c <strncmp@plt>:
   10f8c:	add	ip, pc, #0, 12
   10f90:	add	ip, ip, #94208	; 0x17000
   10f94:	ldr	pc, [ip, #308]!	; 0x134

00010f98 <abort@plt>:
   10f98:	add	ip, pc, #0, 12
   10f9c:	add	ip, ip, #94208	; 0x17000
   10fa0:	ldr	pc, [ip, #300]!	; 0x12c

00010fa4 <__lxstat64@plt>:
   10fa4:	add	ip, pc, #0, 12
   10fa8:	add	ip, ip, #94208	; 0x17000
   10fac:	ldr	pc, [ip, #292]!	; 0x124

Disassembly of section .text:

00010fb0 <.text>:
   10fb0:	mov	fp, #0
   10fb4:	mov	lr, #0
   10fb8:	pop	{r1}		; (ldr r1, [sp], #4)
   10fbc:	mov	r2, sp
   10fc0:	push	{r2}		; (str r2, [sp, #-4]!)
   10fc4:	push	{r0}		; (str r0, [sp, #-4]!)
   10fc8:	ldr	ip, [pc, #16]	; 10fe0 <__lxstat64@plt+0x3c>
   10fcc:	push	{ip}		; (str ip, [sp, #-4]!)
   10fd0:	ldr	r0, [pc, #12]	; 10fe4 <__lxstat64@plt+0x40>
   10fd4:	ldr	r3, [pc, #12]	; 10fe8 <__lxstat64@plt+0x44>
   10fd8:	bl	10e78 <__libc_start_main@plt>
   10fdc:	bl	10f98 <abort@plt>
   10fe0:	andeq	r6, r1, r0, lsl #9
   10fe4:	andeq	r1, r1, r4, ror #8
   10fe8:	andeq	r6, r1, r0, lsr #8
   10fec:	ldr	r3, [pc, #20]	; 11008 <__lxstat64@plt+0x64>
   10ff0:	ldr	r2, [pc, #20]	; 1100c <__lxstat64@plt+0x68>
   10ff4:	add	r3, pc, r3
   10ff8:	ldr	r2, [r3, r2]
   10ffc:	cmp	r2, #0
   11000:	bxeq	lr
   11004:	b	10e90 <__gmon_start__@plt>
   11008:	andeq	r7, r1, r4
   1100c:	ldrdeq	r0, [r0], -r4
   11010:	ldr	r0, [pc, #24]	; 11030 <__lxstat64@plt+0x8c>
   11014:	ldr	r3, [pc, #24]	; 11034 <__lxstat64@plt+0x90>
   11018:	cmp	r3, r0
   1101c:	bxeq	lr
   11020:	ldr	r3, [pc, #16]	; 11038 <__lxstat64@plt+0x94>
   11024:	cmp	r3, #0
   11028:	bxeq	lr
   1102c:	bx	r3
   11030:	andeq	r8, r2, r8, lsr #2
   11034:	andeq	r8, r2, r8, lsr #2
   11038:	andeq	r0, r0, r0
   1103c:	ldr	r0, [pc, #36]	; 11068 <__lxstat64@plt+0xc4>
   11040:	ldr	r1, [pc, #36]	; 1106c <__lxstat64@plt+0xc8>
   11044:	sub	r1, r1, r0
   11048:	asr	r1, r1, #2
   1104c:	add	r1, r1, r1, lsr #31
   11050:	asrs	r1, r1, #1
   11054:	bxeq	lr
   11058:	ldr	r3, [pc, #16]	; 11070 <__lxstat64@plt+0xcc>
   1105c:	cmp	r3, #0
   11060:	bxeq	lr
   11064:	bx	r3
   11068:	andeq	r8, r2, r8, lsr #2
   1106c:	andeq	r8, r2, r8, lsr #2
   11070:	andeq	r0, r0, r0
   11074:	push	{r4, lr}
   11078:	ldr	r4, [pc, #24]	; 11098 <__lxstat64@plt+0xf4>
   1107c:	ldrb	r3, [r4]
   11080:	cmp	r3, #0
   11084:	popne	{r4, pc}
   11088:	bl	11010 <__lxstat64@plt+0x6c>
   1108c:	mov	r3, #1
   11090:	strb	r3, [r4]
   11094:	pop	{r4, pc}
   11098:	andeq	r8, r2, r8, lsr r1
   1109c:	b	1103c <__lxstat64@plt+0x98>
   110a0:	push	{fp, lr}
   110a4:	mov	fp, sp
   110a8:	sub	sp, sp, #56	; 0x38
   110ac:	mov	r4, r0
   110b0:	cmp	r0, #0
   110b4:	bne	11420 <__lxstat64@plt+0x47c>
   110b8:	movw	r1, #25811	; 0x64d3
   110bc:	mov	r0, #0
   110c0:	mov	r2, #5
   110c4:	movt	r1, #1
   110c8:	bl	10dd0 <dcgettext@plt>
   110cc:	movw	r7, #33076	; 0x8134
   110d0:	movt	r7, #2
   110d4:	ldr	r1, [r7]
   110d8:	bl	10d64 <fputs_unlocked@plt>
   110dc:	movw	r1, #25896	; 0x6528
   110e0:	mov	r0, #0
   110e4:	mov	r2, #5
   110e8:	movt	r1, #1
   110ec:	bl	10dd0 <dcgettext@plt>
   110f0:	ldr	r1, [r7]
   110f4:	bl	10d64 <fputs_unlocked@plt>
   110f8:	movw	r1, #25945	; 0x6559
   110fc:	mov	r0, #0
   11100:	mov	r2, #5
   11104:	movt	r1, #1
   11108:	bl	10dd0 <dcgettext@plt>
   1110c:	ldr	r1, [r7]
   11110:	bl	10d64 <fputs_unlocked@plt>
   11114:	movw	r1, #25990	; 0x6586
   11118:	mov	r0, #0
   1111c:	mov	r2, #5
   11120:	movt	r1, #1
   11124:	bl	10dd0 <dcgettext@plt>
   11128:	ldr	r1, [r7]
   1112c:	bl	10d64 <fputs_unlocked@plt>
   11130:	movw	r1, #26044	; 0x65bc
   11134:	mov	r0, #0
   11138:	mov	r2, #5
   1113c:	movt	r1, #1
   11140:	bl	10dd0 <dcgettext@plt>
   11144:	ldr	r1, [r7]
   11148:	bl	10d64 <fputs_unlocked@plt>
   1114c:	movw	r1, #26164	; 0x6634
   11150:	mov	r0, #0
   11154:	mov	r2, #5
   11158:	movt	r1, #1
   1115c:	bl	10dd0 <dcgettext@plt>
   11160:	ldr	r1, [r7]
   11164:	bl	10d64 <fputs_unlocked@plt>
   11168:	movw	r1, #26413	; 0x672d
   1116c:	mov	r0, #0
   11170:	mov	r2, #5
   11174:	movt	r1, #1
   11178:	bl	10dd0 <dcgettext@plt>
   1117c:	ldr	r1, [r7]
   11180:	bl	10d64 <fputs_unlocked@plt>
   11184:	movw	r1, #26663	; 0x6827
   11188:	mov	r0, #0
   1118c:	mov	r2, #5
   11190:	movt	r1, #1
   11194:	bl	10dd0 <dcgettext@plt>
   11198:	ldr	r1, [r7]
   1119c:	bl	10d64 <fputs_unlocked@plt>
   111a0:	movw	r1, #27039	; 0x699f
   111a4:	mov	r0, #0
   111a8:	mov	r2, #5
   111ac:	movt	r1, #1
   111b0:	bl	10dd0 <dcgettext@plt>
   111b4:	ldr	r1, [r7]
   111b8:	bl	10d64 <fputs_unlocked@plt>
   111bc:	movw	r1, #27228	; 0x6a5c
   111c0:	mov	r0, #0
   111c4:	mov	r2, #5
   111c8:	movt	r1, #1
   111cc:	bl	10dd0 <dcgettext@plt>
   111d0:	ldr	r1, [r7]
   111d4:	bl	10d64 <fputs_unlocked@plt>
   111d8:	movw	r1, #27399	; 0x6b07
   111dc:	mov	r0, #0
   111e0:	mov	r2, #5
   111e4:	movt	r1, #1
   111e8:	bl	10dd0 <dcgettext@plt>
   111ec:	ldr	r1, [r7]
   111f0:	bl	10d64 <fputs_unlocked@plt>
   111f4:	movw	r1, #27674	; 0x6c1a
   111f8:	mov	r0, #0
   111fc:	mov	r2, #5
   11200:	movt	r1, #1
   11204:	bl	10dd0 <dcgettext@plt>
   11208:	ldr	r1, [r7]
   1120c:	bl	10d64 <fputs_unlocked@plt>
   11210:	movw	r1, #28034	; 0x6d82
   11214:	mov	r0, #0
   11218:	mov	r2, #5
   1121c:	movt	r1, #1
   11220:	bl	10dd0 <dcgettext@plt>
   11224:	ldr	r1, [r7]
   11228:	bl	10d64 <fputs_unlocked@plt>
   1122c:	movw	r1, #28321	; 0x6ea1
   11230:	mov	r0, #0
   11234:	mov	r2, #5
   11238:	movt	r1, #1
   1123c:	bl	10dd0 <dcgettext@plt>
   11240:	ldr	r1, [r7]
   11244:	bl	10d64 <fputs_unlocked@plt>
   11248:	movw	r1, #28546	; 0x6f82
   1124c:	mov	r0, #0
   11250:	mov	r2, #5
   11254:	movt	r1, #1
   11258:	bl	10dd0 <dcgettext@plt>
   1125c:	ldr	r1, [r7]
   11260:	bl	10d64 <fputs_unlocked@plt>
   11264:	movw	r1, #28668	; 0x6ffc
   11268:	mov	r0, #0
   1126c:	mov	r2, #5
   11270:	movt	r1, #1
   11274:	bl	10dd0 <dcgettext@plt>
   11278:	ldr	r1, [r7]
   1127c:	bl	10d64 <fputs_unlocked@plt>
   11280:	movw	r1, #28804	; 0x7084
   11284:	mov	r0, #0
   11288:	mov	r2, #5
   1128c:	movt	r1, #1
   11290:	bl	10dd0 <dcgettext@plt>
   11294:	movw	r1, #28995	; 0x7143
   11298:	mov	r5, r0
   1129c:	mov	r0, #0
   112a0:	mov	r2, #5
   112a4:	movt	r1, #1
   112a8:	bl	10dd0 <dcgettext@plt>
   112ac:	mov	r2, r0
   112b0:	mov	r0, #1
   112b4:	mov	r1, r5
   112b8:	bl	10efc <__printf_chk@plt>
   112bc:	movw	r0, #29728	; 0x7420
   112c0:	mov	r2, #48	; 0x30
   112c4:	movw	r5, #29007	; 0x714f
   112c8:	mov	r6, sp
   112cc:	movt	r0, #1
   112d0:	movt	r5, #1
   112d4:	add	r3, r0, #16
   112d8:	add	r1, r0, #32
   112dc:	vld1.64	{d18-d19}, [r0], r2
   112e0:	vld1.64	{d20-d21}, [r3]
   112e4:	vld1.64	{d16-d17}, [r1]
   112e8:	vldr	d22, [r0]
   112ec:	add	r0, r6, #16
   112f0:	add	r1, r6, #32
   112f4:	vst1.64	{d20-d21}, [r0]
   112f8:	mov	r0, r6
   112fc:	vst1.64	{d16-d17}, [r1]
   11300:	mov	r1, r5
   11304:	vst1.64	{d18-d19}, [r0], r2
   11308:	vstr	d22, [r0]
   1130c:	mov	r0, r5
   11310:	bl	10d7c <strcmp@plt>
   11314:	cmp	r0, #0
   11318:	ldrne	r1, [r6, #8]!
   1131c:	cmpne	r1, #0
   11320:	bne	1130c <__lxstat64@plt+0x368>
   11324:	movw	r1, #29222	; 0x7226
   11328:	ldr	r5, [r6, #4]
   1132c:	mov	r0, #0
   11330:	mov	r2, #5
   11334:	movt	r1, #1
   11338:	bl	10dd0 <dcgettext@plt>
   1133c:	movw	r2, #29050	; 0x717a
   11340:	movw	r3, #29245	; 0x723d
   11344:	mov	r1, r0
   11348:	mov	r0, #1
   1134c:	movt	r2, #1
   11350:	movt	r3, #1
   11354:	bl	10efc <__printf_chk@plt>
   11358:	movw	r6, #29007	; 0x714f
   1135c:	cmp	r5, #0
   11360:	mov	r0, #5
   11364:	mov	r1, #0
   11368:	movt	r6, #1
   1136c:	moveq	r5, r6
   11370:	bl	10f38 <setlocale@plt>
   11374:	cmp	r0, #0
   11378:	beq	113b0 <__lxstat64@plt+0x40c>
   1137c:	movw	r1, #29285	; 0x7265
   11380:	mov	r2, #3
   11384:	movt	r1, #1
   11388:	bl	10f8c <strncmp@plt>
   1138c:	cmp	r0, #0
   11390:	beq	113b0 <__lxstat64@plt+0x40c>
   11394:	movw	r1, #29289	; 0x7269
   11398:	mov	r0, #0
   1139c:	mov	r2, #5
   113a0:	movt	r1, #1
   113a4:	bl	10dd0 <dcgettext@plt>
   113a8:	ldr	r1, [r7]
   113ac:	bl	10d64 <fputs_unlocked@plt>
   113b0:	movw	r1, #29360	; 0x72b0
   113b4:	mov	r0, #0
   113b8:	mov	r2, #5
   113bc:	movt	r1, #1
   113c0:	bl	10dd0 <dcgettext@plt>
   113c4:	movw	r2, #29245	; 0x723d
   113c8:	mov	r1, r0
   113cc:	mov	r0, #1
   113d0:	mov	r3, r6
   113d4:	movt	r2, #1
   113d8:	bl	10efc <__printf_chk@plt>
   113dc:	movw	r1, #29387	; 0x72cb
   113e0:	mov	r0, #0
   113e4:	mov	r2, #5
   113e8:	movt	r1, #1
   113ec:	bl	10dd0 <dcgettext@plt>
   113f0:	mov	r1, r0
   113f4:	movw	r0, #29155	; 0x71e3
   113f8:	movw	r3, #25944	; 0x6558
   113fc:	cmp	r5, r6
   11400:	mov	r2, r5
   11404:	movt	r0, #1
   11408:	movt	r3, #1
   1140c:	moveq	r3, r0
   11410:	mov	r0, #1
   11414:	bl	10efc <__printf_chk@plt>
   11418:	mov	r0, r4
   1141c:	bl	10ea8 <exit@plt>
   11420:	movw	r0, #33072	; 0x8130
   11424:	movw	r1, #25772	; 0x64ac
   11428:	mov	r2, #5
   1142c:	movt	r0, #2
   11430:	movt	r1, #1
   11434:	ldr	r5, [r0]
   11438:	mov	r0, #0
   1143c:	bl	10dd0 <dcgettext@plt>
   11440:	mov	r2, r0
   11444:	movw	r0, #33104	; 0x8150
   11448:	mov	r1, #1
   1144c:	movt	r0, #2
   11450:	ldr	r3, [r0]
   11454:	mov	r0, r5
   11458:	bl	10f14 <__fprintf_chk@plt>
   1145c:	mov	r0, r4
   11460:	bl	10ea8 <exit@plt>
   11464:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   11468:	add	fp, sp, #24
   1146c:	sub	sp, sp, #16
   11470:	mov	r4, r0
   11474:	ldr	r0, [r1]
   11478:	mov	r5, r1
   1147c:	bl	12f5c <__lxstat64@plt+0x1fb8>
   11480:	movw	r1, #25944	; 0x6558
   11484:	mov	r0, #6
   11488:	movt	r1, #1
   1148c:	bl	10f38 <setlocale@plt>
   11490:	movw	r6, #29054	; 0x717e
   11494:	movw	r1, #29009	; 0x7151
   11498:	movt	r6, #1
   1149c:	movt	r1, #1
   114a0:	mov	r0, r6
   114a4:	bl	10f68 <bindtextdomain@plt>
   114a8:	mov	r0, r6
   114ac:	bl	10de8 <textdomain@plt>
   114b0:	movw	r0, #32996	; 0x80e4
   114b4:	mov	r1, #2
   114b8:	movt	r0, #2
   114bc:	str	r1, [r0]
   114c0:	movw	r0, #11800	; 0x2e18
   114c4:	movt	r0, #1
   114c8:	bl	16484 <__lxstat64@plt+0x54e0>
   114cc:	movw	r8, #33084	; 0x813c
   114d0:	cmp	r4, #2
   114d4:	movt	r8, #2
   114d8:	str	r5, [r8]
   114dc:	bne	11560 <__lxstat64@plt+0x5bc>
   114e0:	ldr	r6, [r5, #4]
   114e4:	movw	r1, #29033	; 0x7169
   114e8:	movt	r1, #1
   114ec:	mov	r0, r6
   114f0:	bl	10d7c <strcmp@plt>
   114f4:	cmp	r0, #0
   114f8:	beq	115f0 <__lxstat64@plt+0x64c>
   114fc:	movw	r1, #29040	; 0x7170
   11500:	mov	r0, r6
   11504:	movt	r1, #1
   11508:	bl	10d7c <strcmp@plt>
   1150c:	cmp	r0, #0
   11510:	bne	11564 <__lxstat64@plt+0x5c0>
   11514:	movw	r0, #32992	; 0x80e0
   11518:	movw	r1, #29081	; 0x7199
   1151c:	movw	r2, #29064	; 0x7188
   11520:	mov	r5, #0
   11524:	movt	r0, #2
   11528:	movt	r2, #1
   1152c:	movt	r1, #1
   11530:	ldr	r3, [r0]
   11534:	movw	r0, #33076	; 0x8134
   11538:	str	r2, [sp]
   1153c:	movw	r2, #29050	; 0x717a
   11540:	stmib	sp, {r1, r5}
   11544:	movw	r1, #29007	; 0x714f
   11548:	movt	r0, #2
   1154c:	movt	r1, #1
   11550:	movt	r2, #1
   11554:	ldr	r0, [r0]
   11558:	bl	154ac <__lxstat64@plt+0x4508>
   1155c:	b	115c0 <__lxstat64@plt+0x61c>
   11560:	blt	115cc <__lxstat64@plt+0x628>
   11564:	sub	r7, r4, #1
   11568:	movw	r1, #29098	; 0x71aa
   1156c:	ldr	r0, [r5, r7, lsl #2]
   11570:	movt	r1, #1
   11574:	bl	10d7c <strcmp@plt>
   11578:	cmp	r0, #0
   1157c:	bne	115cc <__lxstat64@plt+0x628>
   11580:	movw	r9, #33092	; 0x8144
   11584:	movw	r6, #33088	; 0x8140
   11588:	mov	r5, #1
   1158c:	cmp	r4, #3
   11590:	movt	r9, #2
   11594:	movt	r6, #2
   11598:	str	r5, [r9]
   1159c:	str	r7, [r6]
   115a0:	blt	115c0 <__lxstat64@plt+0x61c>
   115a4:	sub	r0, r4, #2
   115a8:	bl	11668 <__lxstat64@plt+0x6c4>
   115ac:	ldr	r1, [r6]
   115b0:	ldr	r2, [r9]
   115b4:	cmp	r2, r1
   115b8:	bne	115f8 <__lxstat64@plt+0x654>
   115bc:	eor	r5, r0, #1
   115c0:	mov	r0, r5
   115c4:	sub	sp, fp, #24
   115c8:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   115cc:	movw	r1, #29100	; 0x71ac
   115d0:	mov	r0, #0
   115d4:	mov	r2, #5
   115d8:	movt	r1, #1
   115dc:	bl	10dd0 <dcgettext@plt>
   115e0:	mov	r4, r0
   115e4:	movw	r0, #29098	; 0x71aa
   115e8:	movt	r0, #1
   115ec:	b	1161c <__lxstat64@plt+0x678>
   115f0:	mov	r0, #0
   115f4:	bl	110a0 <__lxstat64@plt+0xfc>
   115f8:	movw	r1, #29111	; 0x71b7
   115fc:	mov	r0, #0
   11600:	mov	r2, #5
   11604:	movt	r1, #1
   11608:	bl	10dd0 <dcgettext@plt>
   1160c:	mov	r4, r0
   11610:	ldr	r0, [r9]
   11614:	ldr	r1, [r8]
   11618:	ldr	r0, [r1, r0, lsl #2]
   1161c:	bl	14bb0 <__lxstat64@plt+0x3c0c>
   11620:	mov	r1, r0
   11624:	mov	r0, r4
   11628:	bl	1162c <__lxstat64@plt+0x688>
   1162c:	sub	sp, sp, #12
   11630:	push	{fp, lr}
   11634:	mov	fp, sp
   11638:	sub	sp, sp, #4
   1163c:	mov	ip, r0
   11640:	add	r0, fp, #8
   11644:	stm	r0, {r1, r2, r3}
   11648:	add	r3, fp, #8
   1164c:	mov	r0, #0
   11650:	mov	r1, #0
   11654:	mov	r2, ip
   11658:	str	r3, [sp]
   1165c:	bl	14f50 <__lxstat64@plt+0x3fac>
   11660:	mov	r0, #2
   11664:	bl	10ea8 <exit@plt>
   11668:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1166c:	add	fp, sp, #28
   11670:	sub	sp, sp, #4
   11674:	sub	r1, r0, #1
   11678:	cmp	r1, #3
   1167c:	bhi	117f8 <__lxstat64@plt+0x854>
   11680:	add	r0, pc, #0
   11684:	ldr	pc, [r0, r1, lsl #2]
   11688:	muleq	r1, r8, r6
   1168c:	muleq	r1, r4, r7
   11690:	andeq	r1, r1, ip, asr #13
   11694:	ldrdeq	r1, [r1], -r8
   11698:	movw	r0, #33092	; 0x8144
   1169c:	movt	r0, #2
   116a0:	ldr	r1, [r0]
   116a4:	add	r2, r1, #1
   116a8:	str	r2, [r0]
   116ac:	movw	r0, #33084	; 0x813c
   116b0:	movt	r0, #2
   116b4:	ldr	r0, [r0]
   116b8:	ldr	r0, [r0, r1, lsl #2]
   116bc:	ldrb	r0, [r0]
   116c0:	cmp	r0, #0
   116c4:	movwne	r0, #1
   116c8:	b	118f0 <__lxstat64@plt+0x94c>
   116cc:	sub	sp, fp, #28
   116d0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   116d4:	b	11978 <__lxstat64@plt+0x9d4>
   116d8:	movw	r5, #33092	; 0x8144
   116dc:	movw	r0, #33084	; 0x813c
   116e0:	movw	r1, #29438	; 0x72fe
   116e4:	movt	r5, #2
   116e8:	movt	r0, #2
   116ec:	movt	r1, #1
   116f0:	ldr	r6, [r5]
   116f4:	ldr	r7, [r0]
   116f8:	ldr	r4, [r7, r6, lsl #2]
   116fc:	mov	r0, r4
   11700:	bl	10d7c <strcmp@plt>
   11704:	cmp	r0, #0
   11708:	beq	118fc <__lxstat64@plt+0x958>
   1170c:	movw	r1, #29440	; 0x7300
   11710:	mov	r0, r4
   11714:	movt	r1, #1
   11718:	bl	10d7c <strcmp@plt>
   1171c:	cmp	r0, #0
   11720:	bne	1180c <__lxstat64@plt+0x868>
   11724:	add	r4, r6, #3
   11728:	movw	r1, #30125	; 0x75ad
   1172c:	ldr	r0, [r7, r4, lsl #2]
   11730:	movt	r1, #1
   11734:	bl	10d7c <strcmp@plt>
   11738:	cmp	r0, #0
   1173c:	bne	1180c <__lxstat64@plt+0x868>
   11740:	add	r0, r6, #1
   11744:	movw	r1, #29438	; 0x72fe
   11748:	str	r0, [r5]
   1174c:	movt	r1, #1
   11750:	ldr	r8, [r7, r0, lsl #2]
   11754:	mov	r0, r8
   11758:	bl	10d7c <strcmp@plt>
   1175c:	cmp	r0, #0
   11760:	beq	11944 <__lxstat64@plt+0x9a0>
   11764:	ldrb	r0, [r8]
   11768:	cmp	r0, #45	; 0x2d
   1176c:	bne	11970 <__lxstat64@plt+0x9cc>
   11770:	ldrb	r0, [r8, #1]
   11774:	cmp	r0, #0
   11778:	beq	11970 <__lxstat64@plt+0x9cc>
   1177c:	ldrb	r0, [r8, #2]
   11780:	cmp	r0, #0
   11784:	bne	11970 <__lxstat64@plt+0x9cc>
   11788:	bl	11be8 <__lxstat64@plt+0xc44>
   1178c:	ldr	r4, [r5]
   11790:	b	1195c <__lxstat64@plt+0x9b8>
   11794:	movw	r6, #33092	; 0x8144
   11798:	movw	r0, #33084	; 0x813c
   1179c:	movw	r1, #29438	; 0x72fe
   117a0:	movt	r6, #2
   117a4:	movt	r0, #2
   117a8:	movt	r1, #1
   117ac:	ldr	r5, [r6]
   117b0:	ldr	r7, [r0]
   117b4:	ldr	r4, [r7, r5, lsl #2]
   117b8:	mov	r0, r4
   117bc:	bl	10d7c <strcmp@plt>
   117c0:	cmp	r0, #0
   117c4:	beq	11924 <__lxstat64@plt+0x980>
   117c8:	ldrb	r0, [r4]
   117cc:	cmp	r0, #45	; 0x2d
   117d0:	bne	11970 <__lxstat64@plt+0x9cc>
   117d4:	ldrb	r0, [r4, #1]
   117d8:	cmp	r0, #0
   117dc:	beq	11970 <__lxstat64@plt+0x9cc>
   117e0:	ldrb	r0, [r4, #2]
   117e4:	cmp	r0, #0
   117e8:	bne	11970 <__lxstat64@plt+0x9cc>
   117ec:	sub	sp, fp, #28
   117f0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   117f4:	b	11be8 <__lxstat64@plt+0xc44>
   117f8:	cmp	r0, #1
   117fc:	blt	11974 <__lxstat64@plt+0x9d0>
   11800:	movw	r0, #33092	; 0x8144
   11804:	movt	r0, #2
   11808:	ldr	r6, [r0]
   1180c:	movw	sl, #33088	; 0x8140
   11810:	movt	sl, #2
   11814:	ldr	r0, [sl]
   11818:	cmp	r6, r0
   1181c:	bge	11970 <__lxstat64@plt+0x9cc>
   11820:	bl	12b44 <__lxstat64@plt+0x1ba0>
   11824:	movw	r4, #33092	; 0x8144
   11828:	ldr	r1, [sl]
   1182c:	mov	r5, r0
   11830:	mov	r0, #0
   11834:	movt	r4, #2
   11838:	ldr	r9, [r4]
   1183c:	cmp	r9, r1
   11840:	bge	118ec <__lxstat64@plt+0x948>
   11844:	movw	r8, #33084	; 0x813c
   11848:	movw	r6, #29515	; 0x734b
   1184c:	mov	r0, #0
   11850:	movt	r8, #2
   11854:	movt	r6, #1
   11858:	str	r0, [sp]
   1185c:	ldr	r0, [r8]
   11860:	mov	r1, r6
   11864:	ldr	r7, [r0, r9, lsl #2]
   11868:	mov	r0, r7
   1186c:	bl	10d7c <strcmp@plt>
   11870:	cmp	r0, #0
   11874:	bne	1189c <__lxstat64@plt+0x8f8>
   11878:	add	r0, r9, #1
   1187c:	str	r0, [r4]
   11880:	bl	12b44 <__lxstat64@plt+0x1ba0>
   11884:	and	r5, r5, r0
   11888:	ldr	r9, [r4]
   1188c:	ldr	r0, [sl]
   11890:	cmp	r9, r0
   11894:	blt	1185c <__lxstat64@plt+0x8b8>
   11898:	b	118e8 <__lxstat64@plt+0x944>
   1189c:	ldr	r0, [sp]
   118a0:	movw	r1, #29518	; 0x734e
   118a4:	movt	r1, #1
   118a8:	orr	r0, r0, r5
   118ac:	str	r0, [sp]
   118b0:	mov	r0, r7
   118b4:	bl	10d7c <strcmp@plt>
   118b8:	cmp	r0, #0
   118bc:	bne	11968 <__lxstat64@plt+0x9c4>
   118c0:	add	r0, r9, #1
   118c4:	str	r0, [r4]
   118c8:	bl	12b44 <__lxstat64@plt+0x1ba0>
   118cc:	mov	r5, r0
   118d0:	ldr	r9, [r4]
   118d4:	ldr	r0, [sl]
   118d8:	cmp	r9, r0
   118dc:	ldr	r0, [sp]
   118e0:	blt	11858 <__lxstat64@plt+0x8b4>
   118e4:	b	118ec <__lxstat64@plt+0x948>
   118e8:	ldr	r0, [sp]
   118ec:	orr	r0, r0, r5
   118f0:	and	r0, r0, #1
   118f4:	sub	sp, fp, #28
   118f8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   118fc:	movw	r1, #33088	; 0x8140
   11900:	add	r0, r6, #1
   11904:	movt	r1, #2
   11908:	str	r0, [r5]
   1190c:	ldr	r1, [r1]
   11910:	cmp	r0, r1
   11914:	bge	11970 <__lxstat64@plt+0x9cc>
   11918:	bl	11978 <__lxstat64@plt+0x9d4>
   1191c:	eor	r0, r0, #1
   11920:	b	118f0 <__lxstat64@plt+0x94c>
   11924:	add	r0, r5, #2
   11928:	str	r0, [r6]
   1192c:	add	r0, r7, r5, lsl #2
   11930:	ldr	r0, [r0, #4]
   11934:	ldrb	r0, [r0]
   11938:	clz	r0, r0
   1193c:	lsr	r0, r0, #5
   11940:	b	118f0 <__lxstat64@plt+0x94c>
   11944:	add	r0, r7, r6, lsl #2
   11948:	str	r4, [r5]
   1194c:	ldr	r0, [r0, #8]
   11950:	ldrb	r0, [r0]
   11954:	clz	r0, r0
   11958:	lsr	r0, r0, #5
   1195c:	add	r1, r4, #1
   11960:	str	r1, [r5]
   11964:	b	118f0 <__lxstat64@plt+0x94c>
   11968:	ldr	r0, [sp]
   1196c:	b	118f0 <__lxstat64@plt+0x94c>
   11970:	bl	123d0 <__lxstat64@plt+0x142c>
   11974:	bl	10f98 <abort@plt>
   11978:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1197c:	add	fp, sp, #28
   11980:	sub	sp, sp, #4
   11984:	movw	sl, #33092	; 0x8144
   11988:	movw	r0, #33084	; 0x813c
   1198c:	movt	sl, #2
   11990:	movt	r0, #2
   11994:	ldr	r9, [sl]
   11998:	ldr	r6, [r0]
   1199c:	add	r7, r9, #1
   119a0:	ldr	r4, [r6, r7, lsl #2]
   119a4:	mov	r0, r4
   119a8:	bl	124e0 <__lxstat64@plt+0x153c>
   119ac:	cmp	r0, #0
   119b0:	beq	119c4 <__lxstat64@plt+0xa20>
   119b4:	mov	r0, #0
   119b8:	sub	sp, fp, #28
   119bc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   119c0:	b	12614 <__lxstat64@plt+0x1670>
   119c4:	ldr	r5, [r6, r9, lsl #2]
   119c8:	movw	r1, #29438	; 0x72fe
   119cc:	movt	r1, #1
   119d0:	mov	r0, r5
   119d4:	bl	10d7c <strcmp@plt>
   119d8:	cmp	r0, #0
   119dc:	beq	11b00 <__lxstat64@plt+0xb5c>
   119e0:	movw	r1, #29440	; 0x7300
   119e4:	mov	r0, r5
   119e8:	movt	r1, #1
   119ec:	bl	10d7c <strcmp@plt>
   119f0:	cmp	r0, #0
   119f4:	bne	11a14 <__lxstat64@plt+0xa70>
   119f8:	add	r0, r6, r9, lsl #2
   119fc:	movw	r1, #30125	; 0x75ad
   11a00:	movt	r1, #1
   11a04:	ldr	r0, [r0, #8]
   11a08:	bl	10d7c <strcmp@plt>
   11a0c:	cmp	r0, #0
   11a10:	beq	11b84 <__lxstat64@plt+0xbe0>
   11a14:	movw	r1, #29515	; 0x734b
   11a18:	mov	r0, r4
   11a1c:	movt	r1, #1
   11a20:	bl	10d7c <strcmp@plt>
   11a24:	cmp	r0, #0
   11a28:	beq	11a44 <__lxstat64@plt+0xaa0>
   11a2c:	movw	r1, #29518	; 0x734e
   11a30:	mov	r0, r4
   11a34:	movt	r1, #1
   11a38:	bl	10d7c <strcmp@plt>
   11a3c:	cmp	r0, #0
   11a40:	bne	11ba8 <__lxstat64@plt+0xc04>
   11a44:	movw	r8, #33088	; 0x8140
   11a48:	movt	r8, #2
   11a4c:	ldr	r0, [r8]
   11a50:	cmp	r9, r0
   11a54:	bge	11ba4 <__lxstat64@plt+0xc00>
   11a58:	bl	12b44 <__lxstat64@plt+0x1ba0>
   11a5c:	mov	r4, r0
   11a60:	ldr	r9, [sl]
   11a64:	ldr	r0, [r8]
   11a68:	mov	r6, #0
   11a6c:	cmp	r9, r0
   11a70:	bge	11af8 <__lxstat64@plt+0xb54>
   11a74:	movw	r5, #29515	; 0x734b
   11a78:	mov	r6, #0
   11a7c:	movt	r5, #1
   11a80:	movw	r0, #33084	; 0x813c
   11a84:	mov	r1, r5
   11a88:	movt	r0, #2
   11a8c:	ldr	r0, [r0]
   11a90:	ldr	r7, [r0, r9, lsl #2]
   11a94:	mov	r0, r7
   11a98:	bl	10d7c <strcmp@plt>
   11a9c:	cmp	r0, #0
   11aa0:	bne	11ac8 <__lxstat64@plt+0xb24>
   11aa4:	add	r0, r9, #1
   11aa8:	str	r0, [sl]
   11aac:	bl	12b44 <__lxstat64@plt+0x1ba0>
   11ab0:	and	r4, r4, r0
   11ab4:	ldr	r9, [sl]
   11ab8:	ldr	r0, [r8]
   11abc:	cmp	r9, r0
   11ac0:	blt	11a80 <__lxstat64@plt+0xadc>
   11ac4:	b	11af8 <__lxstat64@plt+0xb54>
   11ac8:	movw	r1, #29518	; 0x734e
   11acc:	mov	r0, r7
   11ad0:	orr	r6, r6, r4
   11ad4:	movt	r1, #1
   11ad8:	bl	10d7c <strcmp@plt>
   11adc:	cmp	r0, #0
   11ae0:	bne	11b98 <__lxstat64@plt+0xbf4>
   11ae4:	add	r0, r9, #1
   11ae8:	str	r0, [sl]
   11aec:	bl	12b44 <__lxstat64@plt+0x1ba0>
   11af0:	mov	r4, r0
   11af4:	b	11ab4 <__lxstat64@plt+0xb10>
   11af8:	orr	r6, r6, r4
   11afc:	b	11b98 <__lxstat64@plt+0xbf4>
   11b00:	movw	r0, #33088	; 0x8140
   11b04:	str	r7, [sl]
   11b08:	movt	r0, #2
   11b0c:	ldr	r0, [r0]
   11b10:	cmp	r7, r0
   11b14:	bge	11ba4 <__lxstat64@plt+0xc00>
   11b18:	movw	r1, #29438	; 0x72fe
   11b1c:	mov	r0, r4
   11b20:	movt	r1, #1
   11b24:	bl	10d7c <strcmp@plt>
   11b28:	cmp	r0, #0
   11b2c:	beq	11b60 <__lxstat64@plt+0xbbc>
   11b30:	ldrb	r0, [r4]
   11b34:	cmp	r0, #45	; 0x2d
   11b38:	bne	11ba4 <__lxstat64@plt+0xc00>
   11b3c:	ldrb	r0, [r4, #1]
   11b40:	cmp	r0, #0
   11b44:	beq	11ba4 <__lxstat64@plt+0xc00>
   11b48:	ldrb	r0, [r4, #2]
   11b4c:	cmp	r0, #0
   11b50:	bne	11ba4 <__lxstat64@plt+0xc00>
   11b54:	bl	11be8 <__lxstat64@plt+0xc44>
   11b58:	eor	r6, r0, #1
   11b5c:	b	11b98 <__lxstat64@plt+0xbf4>
   11b60:	add	r0, r9, #3
   11b64:	str	r0, [sl]
   11b68:	add	r0, r6, r9, lsl #2
   11b6c:	ldr	r0, [r0, #8]
   11b70:	ldrb	r0, [r0]
   11b74:	clz	r0, r0
   11b78:	lsr	r0, r0, #5
   11b7c:	eor	r6, r0, #1
   11b80:	b	11b98 <__lxstat64@plt+0xbf4>
   11b84:	ldrb	r6, [r4]
   11b88:	add	r0, r9, #3
   11b8c:	str	r0, [sl]
   11b90:	cmp	r6, #0
   11b94:	movwne	r6, #1
   11b98:	and	r0, r6, #1
   11b9c:	sub	sp, fp, #28
   11ba0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11ba4:	bl	123d0 <__lxstat64@plt+0x142c>
   11ba8:	movw	r1, #29521	; 0x7351
   11bac:	mov	r0, #0
   11bb0:	mov	r2, #5
   11bb4:	movt	r1, #1
   11bb8:	bl	10dd0 <dcgettext@plt>
   11bbc:	movw	r1, #33084	; 0x813c
   11bc0:	mov	r4, r0
   11bc4:	ldr	r0, [sl]
   11bc8:	movt	r1, #2
   11bcc:	ldr	r1, [r1]
   11bd0:	add	r0, r1, r0, lsl #2
   11bd4:	ldr	r0, [r0, #4]
   11bd8:	bl	14bb0 <__lxstat64@plt+0x3c0c>
   11bdc:	mov	r1, r0
   11be0:	mov	r0, r4
   11be4:	bl	1162c <__lxstat64@plt+0x688>
   11be8:	push	{r4, r5, r6, r7, fp, lr}
   11bec:	add	fp, sp, #16
   11bf0:	sub	sp, sp, #104	; 0x68
   11bf4:	movw	r5, #33092	; 0x8144
   11bf8:	movw	r7, #33084	; 0x813c
   11bfc:	movt	r5, #2
   11c00:	movt	r7, #2
   11c04:	ldr	r1, [r5]
   11c08:	ldr	r0, [r7]
   11c0c:	ldr	r2, [r0, r1, lsl #2]
   11c10:	ldrb	r2, [r2, #1]
   11c14:	sub	r2, r2, #71	; 0x47
   11c18:	cmp	r2, #51	; 0x33
   11c1c:	bhi	12398 <__lxstat64@plt+0x13f4>
   11c20:	add	r3, pc, #4
   11c24:	mov	r6, sp
   11c28:	ldr	pc, [r3, r2, lsl #2]
   11c2c:	andeq	r2, r1, r8, ror r0
   11c30:	muleq	r1, r8, r3
   11c34:	muleq	r1, r8, r3
   11c38:	muleq	r1, r8, r3
   11c3c:	muleq	r1, r8, r3
   11c40:	strdeq	r1, [r1], -ip
   11c44:	muleq	r1, r8, r3
   11c48:	andeq	r2, r1, r0, ror #1
   11c4c:	andeq	r1, r1, ip, lsl lr
   11c50:	muleq	r1, r8, r3
   11c54:	muleq	r1, r8, r3
   11c58:	muleq	r1, r8, r3
   11c5c:	andeq	r1, r1, r4, lsl #29
   11c60:	muleq	r1, r8, r3
   11c64:	muleq	r1, r8, r3
   11c68:	muleq	r1, r8, r3
   11c6c:	muleq	r1, r8, r3
   11c70:	muleq	r1, r8, r3
   11c74:	muleq	r1, r8, r3
   11c78:	muleq	r1, r8, r3
   11c7c:	muleq	r1, r8, r3
   11c80:	muleq	r1, r8, r3
   11c84:	muleq	r1, r8, r3
   11c88:	muleq	r1, r8, r3
   11c8c:	muleq	r1, r8, r3
   11c90:	muleq	r1, r8, r3
   11c94:	muleq	r1, r8, r3
   11c98:	ldrdeq	r1, [r1], -r4
   11c9c:	andeq	r1, r1, r4, lsr #30
   11ca0:	andeq	r1, r1, r4, ror pc
   11ca4:	muleq	r1, r8, sp
   11ca8:	andeq	r1, r1, r4, asr #31
   11cac:	andeq	r1, r1, ip, asr #26
   11cb0:	strdeq	r1, [r1], -ip
   11cb4:	muleq	r1, r8, r3
   11cb8:	muleq	r1, r8, r3
   11cbc:	ldrdeq	r1, [r1], -r0
   11cc0:	muleq	r1, r8, r3
   11cc4:	muleq	r1, r8, r3
   11cc8:	andeq	r2, r1, r4, lsl r0
   11ccc:	muleq	r1, r8, r3
   11cd0:	andeq	r2, r1, r8, lsl #5
   11cd4:	muleq	r1, r8, r3
   11cd8:	andeq	r2, r1, ip, asr #32
   11cdc:	ldrdeq	r2, [r1], -r8
   11ce0:	andeq	r2, r1, r8, ror #2
   11ce4:	andeq	r2, r1, r0, ror #3
   11ce8:	muleq	r1, r8, r3
   11cec:	andeq	r2, r1, r4, lsr r3
   11cf0:	andeq	r2, r1, ip, lsr #4
   11cf4:	muleq	r1, r8, r3
   11cf8:	andeq	r2, r1, r8, asr r2
   11cfc:	movw	r3, #33088	; 0x8140
   11d00:	add	r2, r1, #1
   11d04:	movt	r3, #2
   11d08:	str	r2, [r5]
   11d0c:	ldr	r3, [r3]
   11d10:	cmp	r2, r3
   11d14:	bge	123cc <__lxstat64@plt+0x1428>
   11d18:	add	r1, r1, #2
   11d1c:	str	r1, [r5]
   11d20:	ldr	r1, [r0, r2, lsl #2]
   11d24:	mov	r2, sp
   11d28:	mov	r0, #3
   11d2c:	bl	10fa4 <__lxstat64@plt>
   11d30:	mov	r4, #0
   11d34:	cmp	r0, #0
   11d38:	bne	1236c <__lxstat64@plt+0x13c8>
   11d3c:	ldr	r0, [sp, #16]
   11d40:	and	r0, r0, #61440	; 0xf000
   11d44:	sub	r0, r0, #40960	; 0xa000
   11d48:	b	12364 <__lxstat64@plt+0x13c0>
   11d4c:	movw	r3, #33088	; 0x8140
   11d50:	add	r2, r1, #1
   11d54:	movt	r3, #2
   11d58:	str	r2, [r5]
   11d5c:	ldr	r3, [r3]
   11d60:	cmp	r2, r3
   11d64:	bge	123cc <__lxstat64@plt+0x1428>
   11d68:	add	r1, r1, #2
   11d6c:	str	r1, [r5]
   11d70:	ldr	r1, [r0, r2, lsl #2]
   11d74:	mov	r2, sp
   11d78:	mov	r0, #3
   11d7c:	bl	10f74 <__xstat64@plt>
   11d80:	mov	r4, #0
   11d84:	cmp	r0, #0
   11d88:	bne	1236c <__lxstat64@plt+0x13c8>
   11d8c:	ldrb	r0, [sp, #17]
   11d90:	ubfx	r4, r0, #2, #1
   11d94:	b	1236c <__lxstat64@plt+0x13c8>
   11d98:	movw	r3, #33088	; 0x8140
   11d9c:	add	r2, r1, #1
   11da0:	movt	r3, #2
   11da4:	str	r2, [r5]
   11da8:	ldr	r3, [r3]
   11dac:	cmp	r2, r3
   11db0:	bge	123cc <__lxstat64@plt+0x1428>
   11db4:	add	r1, r1, #2
   11db8:	str	r1, [r5]
   11dbc:	ldr	r1, [r0, r2, lsl #2]
   11dc0:	mov	r2, sp
   11dc4:	mov	r0, #3
   11dc8:	bl	10f74 <__xstat64@plt>
   11dcc:	b	12364 <__lxstat64@plt+0x13c0>
   11dd0:	movw	r3, #33088	; 0x8140
   11dd4:	add	r2, r1, #1
   11dd8:	movt	r3, #2
   11ddc:	str	r2, [r5]
   11de0:	ldr	r3, [r3]
   11de4:	cmp	r2, r3
   11de8:	bge	123cc <__lxstat64@plt+0x1428>
   11dec:	add	r1, r1, #2
   11df0:	str	r1, [r5]
   11df4:	ldr	r1, [r0, r2, lsl #2]
   11df8:	mov	r2, sp
   11dfc:	mov	r0, #3
   11e00:	bl	10f74 <__xstat64@plt>
   11e04:	mov	r4, #0
   11e08:	cmp	r0, #0
   11e0c:	bne	1236c <__lxstat64@plt+0x13c8>
   11e10:	ldrb	r0, [sp, #17]
   11e14:	ubfx	r4, r0, #1, #1
   11e18:	b	1236c <__lxstat64@plt+0x13c8>
   11e1c:	movw	r3, #33088	; 0x8140
   11e20:	add	r2, r1, #1
   11e24:	movt	r3, #2
   11e28:	str	r2, [r5]
   11e2c:	ldr	r3, [r3]
   11e30:	cmp	r2, r3
   11e34:	bge	123cc <__lxstat64@plt+0x1428>
   11e38:	add	r1, r1, #2
   11e3c:	str	r1, [r5]
   11e40:	ldr	r1, [r0, r2, lsl #2]
   11e44:	mov	r2, sp
   11e48:	mov	r0, #3
   11e4c:	bl	10f74 <__xstat64@plt>
   11e50:	mov	r4, #0
   11e54:	cmp	r0, #0
   11e58:	bne	1236c <__lxstat64@plt+0x13c8>
   11e5c:	bl	10ecc <__errno_location@plt>
   11e60:	mov	r4, #0
   11e64:	mov	r5, r0
   11e68:	str	r4, [r0]
   11e6c:	bl	10df4 <geteuid@plt>
   11e70:	cmn	r0, #1
   11e74:	beq	12378 <__lxstat64@plt+0x13d4>
   11e78:	ldr	r1, [sp, #24]
   11e7c:	sub	r0, r0, r1
   11e80:	b	12364 <__lxstat64@plt+0x13c0>
   11e84:	movw	r3, #33088	; 0x8140
   11e88:	add	r2, r1, #1
   11e8c:	movt	r3, #2
   11e90:	str	r2, [r5]
   11e94:	ldr	r3, [r3]
   11e98:	cmp	r2, r3
   11e9c:	bge	123cc <__lxstat64@plt+0x1428>
   11ea0:	add	r1, r1, #2
   11ea4:	str	r1, [r5]
   11ea8:	ldr	r1, [r0, r2, lsl #2]
   11eac:	mov	r2, sp
   11eb0:	mov	r0, #3
   11eb4:	bl	10f74 <__xstat64@plt>
   11eb8:	mov	r4, #0
   11ebc:	cmp	r0, #0
   11ec0:	bne	1236c <__lxstat64@plt+0x13c8>
   11ec4:	ldr	r0, [sp, #16]
   11ec8:	and	r0, r0, #61440	; 0xf000
   11ecc:	sub	r0, r0, #49152	; 0xc000
   11ed0:	b	12364 <__lxstat64@plt+0x13c0>
   11ed4:	movw	r3, #33088	; 0x8140
   11ed8:	add	r2, r1, #1
   11edc:	movt	r3, #2
   11ee0:	str	r2, [r5]
   11ee4:	ldr	r3, [r3]
   11ee8:	cmp	r2, r3
   11eec:	bge	123cc <__lxstat64@plt+0x1428>
   11ef0:	add	r1, r1, #2
   11ef4:	str	r1, [r5]
   11ef8:	ldr	r1, [r0, r2, lsl #2]
   11efc:	mov	r2, sp
   11f00:	mov	r0, #3
   11f04:	bl	10f74 <__xstat64@plt>
   11f08:	mov	r4, #0
   11f0c:	cmp	r0, #0
   11f10:	bne	1236c <__lxstat64@plt+0x13c8>
   11f14:	ldr	r0, [sp, #16]
   11f18:	and	r0, r0, #61440	; 0xf000
   11f1c:	sub	r0, r0, #24576	; 0x6000
   11f20:	b	12364 <__lxstat64@plt+0x13c0>
   11f24:	movw	r3, #33088	; 0x8140
   11f28:	add	r2, r1, #1
   11f2c:	movt	r3, #2
   11f30:	str	r2, [r5]
   11f34:	ldr	r3, [r3]
   11f38:	cmp	r2, r3
   11f3c:	bge	123cc <__lxstat64@plt+0x1428>
   11f40:	add	r1, r1, #2
   11f44:	str	r1, [r5]
   11f48:	ldr	r1, [r0, r2, lsl #2]
   11f4c:	mov	r2, sp
   11f50:	mov	r0, #3
   11f54:	bl	10f74 <__xstat64@plt>
   11f58:	mov	r4, #0
   11f5c:	cmp	r0, #0
   11f60:	bne	1236c <__lxstat64@plt+0x13c8>
   11f64:	ldr	r0, [sp, #16]
   11f68:	and	r0, r0, #61440	; 0xf000
   11f6c:	sub	r0, r0, #8192	; 0x2000
   11f70:	b	12364 <__lxstat64@plt+0x13c0>
   11f74:	movw	r3, #33088	; 0x8140
   11f78:	add	r2, r1, #1
   11f7c:	movt	r3, #2
   11f80:	str	r2, [r5]
   11f84:	ldr	r3, [r3]
   11f88:	cmp	r2, r3
   11f8c:	bge	123cc <__lxstat64@plt+0x1428>
   11f90:	add	r1, r1, #2
   11f94:	str	r1, [r5]
   11f98:	ldr	r1, [r0, r2, lsl #2]
   11f9c:	mov	r2, sp
   11fa0:	mov	r0, #3
   11fa4:	bl	10f74 <__xstat64@plt>
   11fa8:	mov	r4, #0
   11fac:	cmp	r0, #0
   11fb0:	bne	1236c <__lxstat64@plt+0x13c8>
   11fb4:	ldr	r0, [sp, #16]
   11fb8:	and	r0, r0, #61440	; 0xf000
   11fbc:	sub	r0, r0, #16384	; 0x4000
   11fc0:	b	12364 <__lxstat64@plt+0x13c0>
   11fc4:	movw	r3, #33088	; 0x8140
   11fc8:	add	r2, r1, #1
   11fcc:	movt	r3, #2
   11fd0:	str	r2, [r5]
   11fd4:	ldr	r3, [r3]
   11fd8:	cmp	r2, r3
   11fdc:	bge	123cc <__lxstat64@plt+0x1428>
   11fe0:	add	r1, r1, #2
   11fe4:	str	r1, [r5]
   11fe8:	ldr	r1, [r0, r2, lsl #2]
   11fec:	mov	r2, sp
   11ff0:	mov	r0, #3
   11ff4:	bl	10f74 <__xstat64@plt>
   11ff8:	mov	r4, #0
   11ffc:	cmp	r0, #0
   12000:	bne	1236c <__lxstat64@plt+0x13c8>
   12004:	ldr	r0, [sp, #16]
   12008:	and	r0, r0, #61440	; 0xf000
   1200c:	sub	r0, r0, #32768	; 0x8000
   12010:	b	12364 <__lxstat64@plt+0x13c0>
   12014:	movw	r3, #33088	; 0x8140
   12018:	add	r2, r1, #1
   1201c:	movt	r3, #2
   12020:	str	r2, [r5]
   12024:	ldr	r3, [r3]
   12028:	cmp	r2, r3
   1202c:	bge	123cc <__lxstat64@plt+0x1428>
   12030:	add	r1, r1, #2
   12034:	str	r1, [r5]
   12038:	ldr	r0, [r0, r2, lsl #2]
   1203c:	ldrb	r4, [r0]
   12040:	cmp	r4, #0
   12044:	movwne	r4, #1
   12048:	b	1236c <__lxstat64@plt+0x13c8>
   1204c:	movw	r3, #33088	; 0x8140
   12050:	add	r2, r1, #1
   12054:	movt	r3, #2
   12058:	str	r2, [r5]
   1205c:	ldr	r3, [r3]
   12060:	cmp	r2, r3
   12064:	bge	123cc <__lxstat64@plt+0x1428>
   12068:	add	r1, r1, #2
   1206c:	str	r1, [r5]
   12070:	mov	r1, #4
   12074:	b	1235c <__lxstat64@plt+0x13b8>
   12078:	movw	r3, #33088	; 0x8140
   1207c:	add	r2, r1, #1
   12080:	movt	r3, #2
   12084:	str	r2, [r5]
   12088:	ldr	r3, [r3]
   1208c:	cmp	r2, r3
   12090:	bge	123cc <__lxstat64@plt+0x1428>
   12094:	add	r1, r1, #2
   12098:	str	r1, [r5]
   1209c:	ldr	r1, [r0, r2, lsl #2]
   120a0:	mov	r2, sp
   120a4:	mov	r0, #3
   120a8:	bl	10f74 <__xstat64@plt>
   120ac:	mov	r4, #0
   120b0:	cmp	r0, #0
   120b4:	bne	1236c <__lxstat64@plt+0x13c8>
   120b8:	bl	10ecc <__errno_location@plt>
   120bc:	mov	r4, #0
   120c0:	mov	r5, r0
   120c4:	str	r4, [r0]
   120c8:	bl	10e0c <getegid@plt>
   120cc:	cmn	r0, #1
   120d0:	beq	12388 <__lxstat64@plt+0x13e4>
   120d4:	ldr	r1, [sp, #28]
   120d8:	sub	r0, r0, r1
   120dc:	b	12364 <__lxstat64@plt+0x13c0>
   120e0:	movw	r3, #33088	; 0x8140
   120e4:	add	r2, r1, #1
   120e8:	movt	r3, #2
   120ec:	str	r2, [r5]
   120f0:	ldr	r3, [r3]
   120f4:	cmp	r2, r3
   120f8:	bge	123cc <__lxstat64@plt+0x1428>
   120fc:	add	r1, r1, #2
   12100:	str	r1, [r5]
   12104:	ldr	r1, [r0, r2, lsl #2]
   12108:	mov	r2, sp
   1210c:	mov	r0, #3
   12110:	bl	10f74 <__xstat64@plt>
   12114:	mov	r4, #0
   12118:	cmp	r0, #0
   1211c:	bne	1236c <__lxstat64@plt+0x13c8>
   12120:	add	r0, r6, #72	; 0x48
   12124:	add	r1, r6, #80	; 0x50
   12128:	mov	r4, #0
   1212c:	ldr	r2, [r1]
   12130:	ldm	r0, {r0, r3}
   12134:	ldr	r1, [r1, #4]
   12138:	cmp	r2, r0
   1213c:	mov	r0, #0
   12140:	movwgt	r0, #1
   12144:	sublt	r0, r0, #1
   12148:	cmp	r1, r3
   1214c:	mov	r1, #0
   12150:	movwgt	r1, #1
   12154:	sublt	r1, r1, #1
   12158:	add	r0, r1, r0, lsl #1
   1215c:	cmp	r0, #0
   12160:	movwgt	r4, #1
   12164:	b	1236c <__lxstat64@plt+0x13c8>
   12168:	movw	r3, #33088	; 0x8140
   1216c:	add	r2, r1, #1
   12170:	movt	r3, #2
   12174:	str	r2, [r5]
   12178:	ldr	r3, [r3]
   1217c:	cmp	r2, r3
   12180:	bge	123cc <__lxstat64@plt+0x1428>
   12184:	add	r1, r1, #2
   12188:	str	r1, [r5]
   1218c:	ldr	r0, [r0, r2, lsl #2]
   12190:	bl	12420 <__lxstat64@plt+0x147c>
   12194:	mov	r6, r0
   12198:	bl	10ecc <__errno_location@plt>
   1219c:	mov	r4, #0
   121a0:	mov	r5, r0
   121a4:	mov	r1, #0
   121a8:	mov	r2, #10
   121ac:	str	r4, [r0]
   121b0:	mov	r0, r6
   121b4:	bl	10d88 <strtol@plt>
   121b8:	cmp	r0, #0
   121bc:	bmi	1236c <__lxstat64@plt+0x13c8>
   121c0:	ldr	r1, [r5]
   121c4:	cmp	r1, #34	; 0x22
   121c8:	beq	1236c <__lxstat64@plt+0x13c8>
   121cc:	bl	10f80 <isatty@plt>
   121d0:	cmp	r0, #0
   121d4:	mov	r4, r0
   121d8:	movwne	r4, #1
   121dc:	b	1236c <__lxstat64@plt+0x13c8>
   121e0:	movw	r3, #33088	; 0x8140
   121e4:	add	r2, r1, #1
   121e8:	movt	r3, #2
   121ec:	str	r2, [r5]
   121f0:	ldr	r3, [r3]
   121f4:	cmp	r2, r3
   121f8:	bge	123cc <__lxstat64@plt+0x1428>
   121fc:	add	r1, r1, #2
   12200:	str	r1, [r5]
   12204:	ldr	r1, [r0, r2, lsl #2]
   12208:	mov	r2, sp
   1220c:	mov	r0, #3
   12210:	bl	10f74 <__xstat64@plt>
   12214:	mov	r4, #0
   12218:	cmp	r0, #0
   1221c:	bne	1236c <__lxstat64@plt+0x13c8>
   12220:	ldrb	r0, [sp, #17]
   12224:	ubfx	r4, r0, #3, #1
   12228:	b	1236c <__lxstat64@plt+0x13c8>
   1222c:	movw	r3, #33088	; 0x8140
   12230:	add	r2, r1, #1
   12234:	movt	r3, #2
   12238:	str	r2, [r5]
   1223c:	ldr	r3, [r3]
   12240:	cmp	r2, r3
   12244:	bge	123cc <__lxstat64@plt+0x1428>
   12248:	add	r1, r1, #2
   1224c:	str	r1, [r5]
   12250:	mov	r1, #1
   12254:	b	1235c <__lxstat64@plt+0x13b8>
   12258:	movw	r3, #33088	; 0x8140
   1225c:	add	r2, r1, #1
   12260:	movt	r3, #2
   12264:	str	r2, [r5]
   12268:	ldr	r3, [r3]
   1226c:	cmp	r2, r3
   12270:	bge	123cc <__lxstat64@plt+0x1428>
   12274:	add	r1, r1, #2
   12278:	str	r1, [r5]
   1227c:	ldr	r0, [r0, r2, lsl #2]
   12280:	ldrb	r0, [r0]
   12284:	b	12364 <__lxstat64@plt+0x13c0>
   12288:	movw	r3, #33088	; 0x8140
   1228c:	add	r2, r1, #1
   12290:	movt	r3, #2
   12294:	str	r2, [r5]
   12298:	ldr	r3, [r3]
   1229c:	cmp	r2, r3
   122a0:	bge	123cc <__lxstat64@plt+0x1428>
   122a4:	add	r1, r1, #2
   122a8:	str	r1, [r5]
   122ac:	ldr	r1, [r0, r2, lsl #2]
   122b0:	mov	r2, sp
   122b4:	mov	r0, #3
   122b8:	bl	10f74 <__xstat64@plt>
   122bc:	mov	r4, #0
   122c0:	cmp	r0, #0
   122c4:	bne	1236c <__lxstat64@plt+0x13c8>
   122c8:	ldr	r0, [sp, #16]
   122cc:	and	r0, r0, #61440	; 0xf000
   122d0:	sub	r0, r0, #4096	; 0x1000
   122d4:	b	12364 <__lxstat64@plt+0x13c0>
   122d8:	movw	r3, #33088	; 0x8140
   122dc:	add	r2, r1, #1
   122e0:	movt	r3, #2
   122e4:	str	r2, [r5]
   122e8:	ldr	r3, [r3]
   122ec:	cmp	r2, r3
   122f0:	bge	123cc <__lxstat64@plt+0x1428>
   122f4:	add	r1, r1, #2
   122f8:	str	r1, [r5]
   122fc:	ldr	r1, [r0, r2, lsl #2]
   12300:	mov	r2, sp
   12304:	mov	r0, #3
   12308:	bl	10f74 <__xstat64@plt>
   1230c:	mov	r4, #0
   12310:	cmp	r0, #0
   12314:	bne	1236c <__lxstat64@plt+0x13c8>
   12318:	add	r0, r6, #48	; 0x30
   1231c:	mov	r4, #0
   12320:	ldrd	r0, [r0]
   12324:	rsbs	r0, r0, #0
   12328:	rscs	r0, r1, #0
   1232c:	movwlt	r4, #1
   12330:	b	1236c <__lxstat64@plt+0x13c8>
   12334:	movw	r3, #33088	; 0x8140
   12338:	add	r2, r1, #1
   1233c:	movt	r3, #2
   12340:	str	r2, [r5]
   12344:	ldr	r3, [r3]
   12348:	cmp	r2, r3
   1234c:	bge	123cc <__lxstat64@plt+0x1428>
   12350:	add	r1, r1, #2
   12354:	str	r1, [r5]
   12358:	mov	r1, #2
   1235c:	ldr	r0, [r0, r2, lsl #2]
   12360:	bl	10f5c <euidaccess@plt>
   12364:	clz	r0, r0
   12368:	lsr	r4, r0, #5
   1236c:	mov	r0, r4
   12370:	sub	sp, fp, #16
   12374:	pop	{r4, r5, r6, r7, fp, pc}
   12378:	ldr	r1, [r5]
   1237c:	cmp	r1, #0
   12380:	bne	1236c <__lxstat64@plt+0x13c8>
   12384:	b	11e78 <__lxstat64@plt+0xed4>
   12388:	ldr	r1, [r5]
   1238c:	cmp	r1, #0
   12390:	bne	1236c <__lxstat64@plt+0x13c8>
   12394:	b	120d4 <__lxstat64@plt+0x1130>
   12398:	movw	r1, #29442	; 0x7302
   1239c:	mov	r0, #0
   123a0:	mov	r2, #5
   123a4:	movt	r1, #1
   123a8:	bl	10dd0 <dcgettext@plt>
   123ac:	mov	r4, r0
   123b0:	ldr	r0, [r5]
   123b4:	ldr	r1, [r7]
   123b8:	ldr	r0, [r1, r0, lsl #2]
   123bc:	bl	14bb0 <__lxstat64@plt+0x3c0c>
   123c0:	mov	r1, r0
   123c4:	mov	r0, r4
   123c8:	bl	1162c <__lxstat64@plt+0x688>
   123cc:	bl	123d0 <__lxstat64@plt+0x142c>
   123d0:	push	{fp, lr}
   123d4:	mov	fp, sp
   123d8:	movw	r1, #29489	; 0x7331
   123dc:	mov	r0, #0
   123e0:	mov	r2, #5
   123e4:	movt	r1, #1
   123e8:	bl	10dd0 <dcgettext@plt>
   123ec:	movw	r1, #33084	; 0x813c
   123f0:	mov	r4, r0
   123f4:	movw	r0, #33088	; 0x8140
   123f8:	movt	r0, #2
   123fc:	movt	r1, #2
   12400:	ldr	r0, [r0]
   12404:	ldr	r1, [r1]
   12408:	add	r0, r1, r0, lsl #2
   1240c:	ldr	r0, [r0, #-4]
   12410:	bl	14bb0 <__lxstat64@plt+0x3c0c>
   12414:	mov	r1, r0
   12418:	mov	r0, r4
   1241c:	bl	1162c <__lxstat64@plt+0x688>
   12420:	push	{r4, r5, r6, sl, fp, lr}
   12424:	add	fp, sp, #16
   12428:	mov	r6, r0
   1242c:	sub	r5, r0, #1
   12430:	bl	10e9c <__ctype_b_loc@plt>
   12434:	ldr	r1, [r0]
   12438:	ldrb	r2, [r5, #1]!
   1243c:	ldrb	r0, [r1, r2, lsl #1]
   12440:	tst	r0, #1
   12444:	bne	12438 <__lxstat64@plt+0x1494>
   12448:	add	r3, r5, #1
   1244c:	cmp	r2, #43	; 0x2b
   12450:	mov	r0, r5
   12454:	moveq	r0, r3
   12458:	cmp	r2, #45	; 0x2d
   1245c:	moveq	r5, r3
   12460:	cmp	r2, #43	; 0x2b
   12464:	moveq	r5, r3
   12468:	ldrb	r2, [r5]
   1246c:	sub	r2, r2, #48	; 0x30
   12470:	cmp	r2, #9
   12474:	bhi	124b4 <__lxstat64@plt+0x1510>
   12478:	ldrb	r2, [r5, #1]!
   1247c:	sub	r3, r2, #48	; 0x30
   12480:	cmp	r3, #10
   12484:	bcc	12478 <__lxstat64@plt+0x14d4>
   12488:	ldrb	r3, [r1, r2, lsl #1]
   1248c:	tst	r3, #1
   12490:	beq	124ac <__lxstat64@plt+0x1508>
   12494:	mov	r3, #1
   12498:	ldrb	r2, [r5, r3]
   1249c:	add	r3, r3, #1
   124a0:	ldrb	r4, [r1, r2, lsl #1]
   124a4:	tst	r4, #1
   124a8:	bne	12498 <__lxstat64@plt+0x14f4>
   124ac:	cmp	r2, #0
   124b0:	popeq	{r4, r5, r6, sl, fp, pc}
   124b4:	movw	r1, #29470	; 0x731e
   124b8:	mov	r0, #0
   124bc:	mov	r2, #5
   124c0:	movt	r1, #1
   124c4:	bl	10dd0 <dcgettext@plt>
   124c8:	mov	r5, r0
   124cc:	mov	r0, r6
   124d0:	bl	14bb0 <__lxstat64@plt+0x3c0c>
   124d4:	mov	r1, r0
   124d8:	mov	r0, r5
   124dc:	bl	1162c <__lxstat64@plt+0x688>
   124e0:	push	{r4, r5, fp, lr}
   124e4:	add	fp, sp, #8
   124e8:	movw	r1, #29551	; 0x736f
   124ec:	mov	r5, r0
   124f0:	movt	r1, #1
   124f4:	bl	10d7c <strcmp@plt>
   124f8:	mov	r4, #1
   124fc:	cmp	r0, #0
   12500:	beq	1260c <__lxstat64@plt+0x1668>
   12504:	movw	r1, #29550	; 0x736e
   12508:	mov	r0, r5
   1250c:	movt	r1, #1
   12510:	bl	10d7c <strcmp@plt>
   12514:	cmp	r0, #0
   12518:	beq	1260c <__lxstat64@plt+0x1668>
   1251c:	movw	r1, #29553	; 0x7371
   12520:	mov	r0, r5
   12524:	movt	r1, #1
   12528:	bl	10d7c <strcmp@plt>
   1252c:	cmp	r0, #0
   12530:	beq	1260c <__lxstat64@plt+0x1668>
   12534:	movw	r1, #29556	; 0x7374
   12538:	mov	r0, r5
   1253c:	movt	r1, #1
   12540:	bl	10d7c <strcmp@plt>
   12544:	cmp	r0, #0
   12548:	beq	1260c <__lxstat64@plt+0x1668>
   1254c:	movw	r1, #29560	; 0x7378
   12550:	mov	r0, r5
   12554:	movt	r1, #1
   12558:	bl	10d7c <strcmp@plt>
   1255c:	cmp	r0, #0
   12560:	beq	1260c <__lxstat64@plt+0x1668>
   12564:	movw	r1, #29564	; 0x737c
   12568:	mov	r0, r5
   1256c:	movt	r1, #1
   12570:	bl	10d7c <strcmp@plt>
   12574:	cmp	r0, #0
   12578:	beq	1260c <__lxstat64@plt+0x1668>
   1257c:	movw	r1, #29568	; 0x7380
   12580:	mov	r0, r5
   12584:	movt	r1, #1
   12588:	bl	10d7c <strcmp@plt>
   1258c:	cmp	r0, #0
   12590:	beq	1260c <__lxstat64@plt+0x1668>
   12594:	movw	r1, #29572	; 0x7384
   12598:	mov	r0, r5
   1259c:	movt	r1, #1
   125a0:	bl	10d7c <strcmp@plt>
   125a4:	cmp	r0, #0
   125a8:	beq	1260c <__lxstat64@plt+0x1668>
   125ac:	movw	r1, #29576	; 0x7388
   125b0:	mov	r0, r5
   125b4:	movt	r1, #1
   125b8:	bl	10d7c <strcmp@plt>
   125bc:	cmp	r0, #0
   125c0:	beq	1260c <__lxstat64@plt+0x1668>
   125c4:	movw	r1, #29580	; 0x738c
   125c8:	mov	r0, r5
   125cc:	movt	r1, #1
   125d0:	bl	10d7c <strcmp@plt>
   125d4:	cmp	r0, #0
   125d8:	beq	1260c <__lxstat64@plt+0x1668>
   125dc:	movw	r1, #29584	; 0x7390
   125e0:	mov	r0, r5
   125e4:	movt	r1, #1
   125e8:	bl	10d7c <strcmp@plt>
   125ec:	cmp	r0, #0
   125f0:	beq	1260c <__lxstat64@plt+0x1668>
   125f4:	movw	r1, #29588	; 0x7394
   125f8:	mov	r0, r5
   125fc:	movt	r1, #1
   12600:	bl	10d7c <strcmp@plt>
   12604:	clz	r0, r0
   12608:	lsr	r4, r0, #5
   1260c:	mov	r0, r4
   12610:	pop	{r4, r5, fp, pc}
   12614:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12618:	add	fp, sp, #28
   1261c:	sub	sp, sp, #212	; 0xd4
   12620:	mov	r4, r0
   12624:	cmp	r0, #0
   12628:	movw	r0, #33084	; 0x813c
   1262c:	movw	r9, #33092	; 0x8144
   12630:	mov	sl, #0
   12634:	movt	r0, #2
   12638:	movt	r9, #2
   1263c:	ldr	r5, [r0]
   12640:	movw	r0, #33088	; 0x8140
   12644:	ldr	r7, [r9]
   12648:	movt	r0, #2
   1264c:	ldr	r0, [r0]
   12650:	addne	r7, r7, #1
   12654:	add	r8, r7, #1
   12658:	strne	r7, [r9]
   1265c:	sub	r0, r0, #2
   12660:	cmp	r8, r0
   12664:	bge	12694 <__lxstat64@plt+0x16f0>
   12668:	add	r0, r5, r7, lsl #2
   1266c:	movw	r1, #29635	; 0x73c3
   12670:	movt	r1, #1
   12674:	ldr	r0, [r0, #8]
   12678:	bl	10d7c <strcmp@plt>
   1267c:	cmp	r0, #0
   12680:	mov	r6, r7
   12684:	moveq	sl, #1
   12688:	moveq	r6, r8
   1268c:	streq	r8, [r9]
   12690:	b	12698 <__lxstat64@plt+0x16f4>
   12694:	mov	r6, r7
   12698:	ldr	r0, [r5, r8, lsl #2]
   1269c:	ldrb	r1, [r0]
   126a0:	cmp	r1, #61	; 0x3d
   126a4:	beq	12728 <__lxstat64@plt+0x1784>
   126a8:	cmp	r1, #45	; 0x2d
   126ac:	bne	12748 <__lxstat64@plt+0x17a4>
   126b0:	ldrb	r1, [r0, #1]
   126b4:	sub	r2, r1, #101	; 0x65
   126b8:	cmp	r2, #10
   126bc:	bhi	12900 <__lxstat64@plt+0x195c>
   126c0:	add	r3, pc, #0
   126c4:	ldr	pc, [r3, r2, lsl #2]
   126c8:			; <UNDEFINED> instruction: 0x000127b0
   126cc:	andeq	r2, r1, r0, lsl #18
   126d0:	strdeq	r2, [r1], -r4
   126d4:	andeq	r2, r1, r0, lsl #18
   126d8:	andeq	r2, r1, r0, lsl #18
   126dc:	andeq	r2, r1, r0, lsl #18
   126e0:	andeq	r2, r1, r0, lsl #18
   126e4:	strdeq	r2, [r1], -r4
   126e8:	andeq	r2, r1, r0, lsl #18
   126ec:	andeq	r2, r1, r0, ror #17
   126f0:	andeq	r2, r1, r4, ror #16
   126f4:	ldrb	r2, [r0, #2]
   126f8:	cmp	r2, #101	; 0x65
   126fc:	cmpne	r2, #116	; 0x74
   12700:	bne	12710 <__lxstat64@plt+0x176c>
   12704:	ldrb	r3, [r0, #3]
   12708:	cmp	r3, #0
   1270c:	beq	12938 <__lxstat64@plt+0x1994>
   12710:	cmp	r1, #101	; 0x65
   12714:	beq	127a8 <__lxstat64@plt+0x1804>
   12718:	cmp	r1, #110	; 0x6e
   1271c:	mov	r3, r2
   12720:	beq	128f0 <__lxstat64@plt+0x194c>
   12724:	b	12900 <__lxstat64@plt+0x195c>
   12728:	ldrb	r1, [r0, #1]
   1272c:	cmp	r1, #0
   12730:	beq	12780 <__lxstat64@plt+0x17dc>
   12734:	cmp	r1, #61	; 0x3d
   12738:	bne	12748 <__lxstat64@plt+0x17a4>
   1273c:	ldrb	r1, [r0, #2]
   12740:	cmp	r1, #0
   12744:	beq	12780 <__lxstat64@plt+0x17dc>
   12748:	movw	r1, #29550	; 0x736e
   1274c:	movt	r1, #1
   12750:	bl	10d7c <strcmp@plt>
   12754:	cmp	r0, #0
   12758:	bne	12b10 <__lxstat64@plt+0x1b6c>
   1275c:	ldr	r0, [r5, r6, lsl #2]!
   12760:	ldr	r1, [r5, #8]
   12764:	bl	10d7c <strcmp@plt>
   12768:	mov	r4, r0
   1276c:	add	r0, r6, #3
   12770:	cmp	r4, #0
   12774:	str	r0, [r9]
   12778:	movwne	r4, #1
   1277c:	b	1279c <__lxstat64@plt+0x17f8>
   12780:	ldr	r0, [r5, r6, lsl #2]!
   12784:	ldr	r1, [r5, #8]
   12788:	bl	10d7c <strcmp@plt>
   1278c:	add	r1, r6, #3
   12790:	str	r1, [r9]
   12794:	clz	r0, r0
   12798:	lsr	r4, r0, #5
   1279c:	mov	r0, r4
   127a0:	sub	sp, fp, #28
   127a4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   127a8:	mov	r3, r2
   127ac:	b	127c0 <__lxstat64@plt+0x181c>
   127b0:	ldrb	r3, [r0, #2]
   127b4:	mov	r2, #113	; 0x71
   127b8:	cmp	r3, #113	; 0x71
   127bc:	beq	12704 <__lxstat64@plt+0x1760>
   127c0:	cmp	r3, #102	; 0x66
   127c4:	ldrbeq	r0, [r0, #3]
   127c8:	cmpeq	r0, #0
   127cc:	bne	12900 <__lxstat64@plt+0x195c>
   127d0:	add	r0, r6, #3
   127d4:	str	r0, [r9]
   127d8:	orr	r0, sl, r4
   127dc:	cmp	r0, #1
   127e0:	beq	12b14 <__lxstat64@plt+0x1b70>
   127e4:	ldr	r1, [r5, r7, lsl #2]
   127e8:	add	r2, sp, #104	; 0x68
   127ec:	mov	r0, #3
   127f0:	bl	10f74 <__xstat64@plt>
   127f4:	mov	r4, #0
   127f8:	cmp	r0, #0
   127fc:	bne	1279c <__lxstat64@plt+0x17f8>
   12800:	movw	r0, #33084	; 0x813c
   12804:	mov	r2, sp
   12808:	movt	r0, #2
   1280c:	ldr	r0, [r0]
   12810:	add	r0, r0, r7, lsl #2
   12814:	ldr	r1, [r0, #8]
   12818:	mov	r0, #3
   1281c:	bl	10f74 <__xstat64@plt>
   12820:	cmp	r0, #0
   12824:	bne	1279c <__lxstat64@plt+0x17f8>
   12828:	ldr	r2, [sp, #104]	; 0x68
   1282c:	ldr	r3, [sp, #108]	; 0x6c
   12830:	ldm	sp, {r0, r1}
   12834:	eor	r1, r3, r1
   12838:	eor	r0, r2, r0
   1283c:	orrs	r0, r0, r1
   12840:	bne	1279c <__lxstat64@plt+0x17f8>
   12844:	ldr	r0, [sp, #96]	; 0x60
   12848:	ldr	r2, [sp, #200]	; 0xc8
   1284c:	ldr	r1, [sp, #100]	; 0x64
   12850:	ldr	r3, [sp, #204]	; 0xcc
   12854:	eor	r1, r3, r1
   12858:	eor	r0, r2, r0
   1285c:	orr	r0, r0, r1
   12860:	b	12794 <__lxstat64@plt+0x17f0>
   12864:	ldrb	r1, [r0, #2]
   12868:	cmp	r1, #116	; 0x74
   1286c:	ldrbeq	r0, [r0, #3]
   12870:	cmpeq	r0, #0
   12874:	bne	12900 <__lxstat64@plt+0x195c>
   12878:	add	r0, r6, #3
   1287c:	str	r0, [r9]
   12880:	orr	r0, sl, r4
   12884:	cmp	r0, #1
   12888:	beq	12b2c <__lxstat64@plt+0x1b88>
   1288c:	ldr	r1, [r5, r7, lsl #2]
   12890:	add	r2, sp, #104	; 0x68
   12894:	mov	r0, #3
   12898:	bl	10f74 <__xstat64@plt>
   1289c:	mov	r5, r0
   128a0:	cmp	r0, #0
   128a4:	bne	128b0 <__lxstat64@plt+0x190c>
   128a8:	ldr	r6, [sp, #184]	; 0xb8
   128ac:	ldr	r8, [sp, #188]	; 0xbc
   128b0:	movw	r0, #33084	; 0x813c
   128b4:	add	r2, sp, #104	; 0x68
   128b8:	movt	r0, #2
   128bc:	ldr	r0, [r0]
   128c0:	add	r0, r0, r7, lsl #2
   128c4:	ldr	r1, [r0, #8]
   128c8:	mov	r0, #3
   128cc:	bl	10f74 <__xstat64@plt>
   128d0:	cmp	r0, #0
   128d4:	beq	12ad0 <__lxstat64@plt+0x1b2c>
   128d8:	mov	r4, #0
   128dc:	b	1279c <__lxstat64@plt+0x17f8>
   128e0:	ldrb	r3, [r0, #2]
   128e4:	mov	r2, #101	; 0x65
   128e8:	cmp	r3, #101	; 0x65
   128ec:	beq	12704 <__lxstat64@plt+0x1760>
   128f0:	cmp	r3, #116	; 0x74
   128f4:	ldrbeq	r0, [r0, #3]
   128f8:	cmpeq	r0, #0
   128fc:	beq	12958 <__lxstat64@plt+0x19b4>
   12900:	movw	r1, #29661	; 0x73dd
   12904:	mov	r0, #0
   12908:	mov	r2, #5
   1290c:	movt	r1, #1
   12910:	bl	10dd0 <dcgettext@plt>
   12914:	mov	r4, r0
   12918:	movw	r0, #33084	; 0x813c
   1291c:	movt	r0, #2
   12920:	ldr	r0, [r0]
   12924:	ldr	r0, [r0, r8, lsl #2]
   12928:	bl	14bb0 <__lxstat64@plt+0x3c0c>
   1292c:	mov	r1, r0
   12930:	mov	r0, r4
   12934:	bl	1162c <__lxstat64@plt+0x688>
   12938:	ldr	r0, [r5, r7, lsl #2]
   1293c:	cmp	r4, #0
   12940:	beq	129c0 <__lxstat64@plt+0x1a1c>
   12944:	bl	10ec0 <strlen@plt>
   12948:	add	r2, sp, #104	; 0x68
   1294c:	mov	r1, #0
   12950:	bl	12f00 <__lxstat64@plt+0x1f5c>
   12954:	b	129c4 <__lxstat64@plt+0x1a20>
   12958:	add	r0, r6, #3
   1295c:	str	r0, [r9]
   12960:	orr	r0, sl, r4
   12964:	cmp	r0, #1
   12968:	beq	12b20 <__lxstat64@plt+0x1b7c>
   1296c:	ldr	r1, [r5, r7, lsl #2]
   12970:	add	r2, sp, #104	; 0x68
   12974:	mov	r0, #3
   12978:	bl	10f74 <__xstat64@plt>
   1297c:	mov	r5, r0
   12980:	cmp	r0, #0
   12984:	bne	12990 <__lxstat64@plt+0x19ec>
   12988:	ldr	r6, [sp, #184]	; 0xb8
   1298c:	ldr	r8, [sp, #188]	; 0xbc
   12990:	movw	r0, #33084	; 0x813c
   12994:	add	r2, sp, #104	; 0x68
   12998:	movt	r0, #2
   1299c:	ldr	r0, [r0]
   129a0:	add	r0, r0, r7, lsl #2
   129a4:	ldr	r1, [r0, #8]
   129a8:	mov	r0, #3
   129ac:	bl	10f74 <__xstat64@plt>
   129b0:	cmp	r0, #0
   129b4:	beq	12a88 <__lxstat64@plt+0x1ae4>
   129b8:	clz	r0, r5
   129bc:	b	12798 <__lxstat64@plt+0x17f4>
   129c0:	bl	12420 <__lxstat64@plt+0x147c>
   129c4:	movw	r5, #33084	; 0x813c
   129c8:	mov	r4, r0
   129cc:	cmp	sl, #0
   129d0:	movt	r5, #2
   129d4:	ldr	r0, [r5]
   129d8:	add	r0, r0, r7, lsl #2
   129dc:	beq	129f8 <__lxstat64@plt+0x1a54>
   129e0:	ldr	r0, [r0, #12]
   129e4:	bl	10ec0 <strlen@plt>
   129e8:	mov	r2, sp
   129ec:	mov	r1, #0
   129f0:	bl	12f00 <__lxstat64@plt+0x1f5c>
   129f4:	b	12a00 <__lxstat64@plt+0x1a5c>
   129f8:	ldr	r0, [r0, #8]
   129fc:	bl	12420 <__lxstat64@plt+0x147c>
   12a00:	mov	r1, r0
   12a04:	mov	r0, r4
   12a08:	bl	14cfc <__lxstat64@plt+0x3d58>
   12a0c:	ldr	r1, [r5]
   12a10:	ldr	r3, [r9]
   12a14:	ldr	r2, [r1, r8, lsl #2]
   12a18:	add	r3, r3, #3
   12a1c:	ldrb	r1, [r2, #2]
   12a20:	str	r3, [r9]
   12a24:	ldrb	r2, [r2, #1]
   12a28:	cmp	r2, #103	; 0x67
   12a2c:	beq	12a54 <__lxstat64@plt+0x1ab0>
   12a30:	cmp	r2, #108	; 0x6c
   12a34:	bne	12a6c <__lxstat64@plt+0x1ac8>
   12a38:	sub	r1, r1, #101	; 0x65
   12a3c:	mov	r4, #0
   12a40:	clz	r1, r1
   12a44:	lsr	r1, r1, #5
   12a48:	cmp	r0, r1
   12a4c:	movwlt	r4, #1
   12a50:	b	1279c <__lxstat64@plt+0x17f8>
   12a54:	cmp	r1, #101	; 0x65
   12a58:	mov	r1, #0
   12a5c:	mov	r4, #0
   12a60:	mvneq	r1, #0
   12a64:	cmp	r0, r1
   12a68:	b	12ac8 <__lxstat64@plt+0x1b24>
   12a6c:	sub	r1, r1, #101	; 0x65
   12a70:	clz	r0, r0
   12a74:	clz	r1, r1
   12a78:	lsr	r0, r0, #5
   12a7c:	lsr	r1, r1, #5
   12a80:	eor	r4, r0, r1
   12a84:	b	1279c <__lxstat64@plt+0x17f8>
   12a88:	mov	r4, #0
   12a8c:	cmp	r5, #0
   12a90:	bne	1279c <__lxstat64@plt+0x17f8>
   12a94:	ldr	r0, [sp, #184]	; 0xb8
   12a98:	ldr	r1, [sp, #188]	; 0xbc
   12a9c:	mov	r4, #0
   12aa0:	cmp	r6, r0
   12aa4:	mov	r0, #0
   12aa8:	movwgt	r0, #1
   12aac:	sublt	r0, r0, #1
   12ab0:	cmp	r8, r1
   12ab4:	mov	r1, #0
   12ab8:	movwgt	r1, #1
   12abc:	sublt	r1, r1, #1
   12ac0:	add	r0, r1, r0, lsl #1
   12ac4:	cmp	r0, #0
   12ac8:	movwgt	r4, #1
   12acc:	b	1279c <__lxstat64@plt+0x17f8>
   12ad0:	mov	r4, #1
   12ad4:	cmp	r5, #0
   12ad8:	bne	1279c <__lxstat64@plt+0x17f8>
   12adc:	ldr	r0, [sp, #184]	; 0xb8
   12ae0:	ldr	r1, [sp, #188]	; 0xbc
   12ae4:	mov	r2, #0
   12ae8:	cmp	r6, r0
   12aec:	mov	r0, #0
   12af0:	movwgt	r0, #1
   12af4:	sublt	r0, r0, #1
   12af8:	cmp	r8, r1
   12afc:	movwgt	r2, #1
   12b00:	sublt	r2, r2, #1
   12b04:	add	r0, r2, r0, lsl #1
   12b08:	lsr	r4, r0, #31
   12b0c:	b	1279c <__lxstat64@plt+0x17f8>
   12b10:	bl	10f98 <abort@plt>
   12b14:	movw	r1, #29615	; 0x73af
   12b18:	movt	r1, #1
   12b1c:	b	12b34 <__lxstat64@plt+0x1b90>
   12b20:	movw	r1, #29592	; 0x7398
   12b24:	movt	r1, #1
   12b28:	b	12b34 <__lxstat64@plt+0x1b90>
   12b2c:	movw	r1, #29638	; 0x73c6
   12b30:	movt	r1, #1
   12b34:	mov	r0, #0
   12b38:	mov	r2, #5
   12b3c:	bl	10dd0 <dcgettext@plt>
   12b40:	bl	1162c <__lxstat64@plt+0x688>
   12b44:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12b48:	add	fp, sp, #28
   12b4c:	sub	sp, sp, #12
   12b50:	movw	r0, #33088	; 0x8140
   12b54:	movw	sl, #33092	; 0x8144
   12b58:	movt	r0, #2
   12b5c:	movt	sl, #2
   12b60:	ldr	r5, [r0]
   12b64:	ldr	r7, [sl]
   12b68:	cmp	r5, r7
   12b6c:	ble	12dc4 <__lxstat64@plt+0x1e20>
   12b70:	movw	r0, #33084	; 0x813c
   12b74:	mov	r6, #0
   12b78:	movt	r0, #2
   12b7c:	ldr	r9, [r0]
   12b80:	ldr	r4, [r9, r7, lsl #2]
   12b84:	ldrb	r8, [r4]
   12b88:	cmp	r8, #33	; 0x21
   12b8c:	bne	12bd8 <__lxstat64@plt+0x1c34>
   12b90:	add	r1, r9, #4
   12b94:	mov	r6, #0
   12b98:	ldrb	r0, [r4, #1]
   12b9c:	cmp	r0, #0
   12ba0:	bne	12bf4 <__lxstat64@plt+0x1c50>
   12ba4:	add	r2, r7, #1
   12ba8:	cmp	r2, r5
   12bac:	str	r2, [sl]
   12bb0:	bge	12dc4 <__lxstat64@plt+0x1e20>
   12bb4:	ldr	r4, [r1, r7, lsl #2]
   12bb8:	eor	r6, r6, #1
   12bbc:	mov	r7, r2
   12bc0:	ldrb	r8, [r4]
   12bc4:	cmp	r8, #33	; 0x21
   12bc8:	beq	12b98 <__lxstat64@plt+0x1bf4>
   12bcc:	cmp	r8, #40	; 0x28
   12bd0:	beq	12be4 <__lxstat64@plt+0x1c40>
   12bd4:	b	12bf0 <__lxstat64@plt+0x1c4c>
   12bd8:	mov	r2, r7
   12bdc:	cmp	r8, #40	; 0x28
   12be0:	bne	12bf0 <__lxstat64@plt+0x1c4c>
   12be4:	ldrb	r1, [r4, #1]
   12be8:	cmp	r1, #0
   12bec:	beq	12ca4 <__lxstat64@plt+0x1d00>
   12bf0:	mov	r7, r2
   12bf4:	sub	r0, r5, r7
   12bf8:	cmp	r0, #4
   12bfc:	blt	12c38 <__lxstat64@plt+0x1c94>
   12c00:	movw	r1, #29635	; 0x73c3
   12c04:	mov	r0, r4
   12c08:	movt	r1, #1
   12c0c:	bl	10d7c <strcmp@plt>
   12c10:	cmp	r0, #0
   12c14:	bne	12c40 <__lxstat64@plt+0x1c9c>
   12c18:	add	r0, r9, r7, lsl #2
   12c1c:	ldr	r0, [r0, #8]
   12c20:	bl	124e0 <__lxstat64@plt+0x153c>
   12c24:	cmp	r0, #0
   12c28:	beq	12c40 <__lxstat64@plt+0x1c9c>
   12c2c:	mov	r0, #1
   12c30:	bl	12614 <__lxstat64@plt+0x1670>
   12c34:	b	12c94 <__lxstat64@plt+0x1cf0>
   12c38:	cmp	r0, #3
   12c3c:	bne	12c60 <__lxstat64@plt+0x1cbc>
   12c40:	add	r0, r9, r7, lsl #2
   12c44:	ldr	r0, [r0, #4]
   12c48:	bl	124e0 <__lxstat64@plt+0x153c>
   12c4c:	cmp	r0, #0
   12c50:	beq	12c60 <__lxstat64@plt+0x1cbc>
   12c54:	mov	r0, #0
   12c58:	bl	12614 <__lxstat64@plt+0x1670>
   12c5c:	b	12c94 <__lxstat64@plt+0x1cf0>
   12c60:	uxtb	r0, r8
   12c64:	cmp	r0, #45	; 0x2d
   12c68:	bne	12c84 <__lxstat64@plt+0x1ce0>
   12c6c:	ldrb	r1, [r4, #1]
   12c70:	cmp	r1, #0
   12c74:	beq	12c84 <__lxstat64@plt+0x1ce0>
   12c78:	ldrb	r1, [r4, #2]
   12c7c:	cmp	r1, #0
   12c80:	beq	12d20 <__lxstat64@plt+0x1d7c>
   12c84:	cmp	r0, #0
   12c88:	add	r1, r7, #1
   12c8c:	movwne	r0, #1
   12c90:	str	r1, [sl]
   12c94:	eor	r0, r6, r0
   12c98:	and	r0, r0, #1
   12c9c:	sub	sp, fp, #28
   12ca0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12ca4:	add	r3, r2, #1
   12ca8:	cmp	r5, r3
   12cac:	str	r3, [sl]
   12cb0:	ble	12dc4 <__lxstat64@plt+0x1e20>
   12cb4:	add	r1, r2, #2
   12cb8:	mov	r0, #1
   12cbc:	cmp	r1, r5
   12cc0:	bge	12d38 <__lxstat64@plt+0x1d94>
   12cc4:	mvn	r1, r2
   12cc8:	mov	r7, #0
   12ccc:	str	r3, [sp, #8]
   12cd0:	add	r0, r5, r1
   12cd4:	sub	r1, r5, r2
   12cd8:	str	r0, [sp, #4]
   12cdc:	add	r0, r9, r2, lsl #2
   12ce0:	movw	r9, #30125	; 0x75ad
   12ce4:	sub	r8, r1, #2
   12ce8:	movt	r9, #1
   12cec:	add	r4, r0, #8
   12cf0:	ldr	r0, [r4, r7, lsl #2]
   12cf4:	mov	r1, r9
   12cf8:	bl	10d7c <strcmp@plt>
   12cfc:	cmp	r0, #0
   12d00:	beq	12d28 <__lxstat64@plt+0x1d84>
   12d04:	cmp	r7, #3
   12d08:	beq	12d30 <__lxstat64@plt+0x1d8c>
   12d0c:	add	r7, r7, #1
   12d10:	cmp	r8, r7
   12d14:	bne	12cf0 <__lxstat64@plt+0x1d4c>
   12d18:	ldr	r0, [sp, #4]
   12d1c:	b	12d38 <__lxstat64@plt+0x1d94>
   12d20:	bl	11be8 <__lxstat64@plt+0xc44>
   12d24:	b	12c94 <__lxstat64@plt+0x1cf0>
   12d28:	add	r0, r7, #1
   12d2c:	b	12d38 <__lxstat64@plt+0x1d94>
   12d30:	ldr	r0, [sp, #8]
   12d34:	sub	r0, r5, r0
   12d38:	bl	11668 <__lxstat64@plt+0x6c4>
   12d3c:	movw	r7, #33084	; 0x813c
   12d40:	ldr	r1, [sl]
   12d44:	movt	r7, #2
   12d48:	ldr	r2, [r7]
   12d4c:	ldr	r2, [r2, r1, lsl #2]
   12d50:	cmp	r2, #0
   12d54:	beq	12dc8 <__lxstat64@plt+0x1e24>
   12d58:	ldrb	r3, [r2]
   12d5c:	cmp	r3, #41	; 0x29
   12d60:	ldrbeq	r2, [r2, #1]
   12d64:	cmpeq	r2, #0
   12d68:	beq	12dbc <__lxstat64@plt+0x1e18>
   12d6c:	movw	r1, #29701	; 0x7405
   12d70:	mov	r0, #0
   12d74:	mov	r2, #5
   12d78:	movt	r1, #1
   12d7c:	bl	10dd0 <dcgettext@plt>
   12d80:	movw	r1, #30125	; 0x75ad
   12d84:	mov	r4, r0
   12d88:	mov	r0, #0
   12d8c:	movt	r1, #1
   12d90:	bl	14ba0 <__lxstat64@plt+0x3bfc>
   12d94:	mov	r5, r0
   12d98:	ldr	r0, [sl]
   12d9c:	ldr	r1, [r7]
   12da0:	ldr	r1, [r1, r0, lsl #2]
   12da4:	mov	r0, #1
   12da8:	bl	14ba0 <__lxstat64@plt+0x3bfc>
   12dac:	mov	r2, r0
   12db0:	mov	r0, r4
   12db4:	mov	r1, r5
   12db8:	bl	1162c <__lxstat64@plt+0x688>
   12dbc:	add	r1, r1, #1
   12dc0:	b	12c90 <__lxstat64@plt+0x1cec>
   12dc4:	bl	123d0 <__lxstat64@plt+0x142c>
   12dc8:	movw	r1, #29689	; 0x73f9
   12dcc:	mov	r0, #0
   12dd0:	mov	r2, #5
   12dd4:	movt	r1, #1
   12dd8:	bl	10dd0 <dcgettext@plt>
   12ddc:	mov	r4, r0
   12de0:	movw	r0, #30125	; 0x75ad
   12de4:	movt	r0, #1
   12de8:	bl	14bb0 <__lxstat64@plt+0x3c0c>
   12dec:	mov	r1, r0
   12df0:	mov	r0, r4
   12df4:	bl	1162c <__lxstat64@plt+0x688>
   12df8:	movw	r1, #33096	; 0x8148
   12dfc:	movt	r1, #2
   12e00:	str	r0, [r1]
   12e04:	bx	lr
   12e08:	movw	r1, #33100	; 0x814c
   12e0c:	movt	r1, #2
   12e10:	strb	r0, [r1]
   12e14:	bx	lr
   12e18:	push	{r4, r5, r6, sl, fp, lr}
   12e1c:	add	fp, sp, #16
   12e20:	sub	sp, sp, #8
   12e24:	movw	r0, #33076	; 0x8134
   12e28:	movt	r0, #2
   12e2c:	ldr	r0, [r0]
   12e30:	bl	15e7c <__lxstat64@plt+0x4ed8>
   12e34:	cmp	r0, #0
   12e38:	beq	12e60 <__lxstat64@plt+0x1ebc>
   12e3c:	movw	r0, #33100	; 0x814c
   12e40:	movt	r0, #2
   12e44:	ldrb	r0, [r0]
   12e48:	cmp	r0, #0
   12e4c:	beq	12e80 <__lxstat64@plt+0x1edc>
   12e50:	bl	10ecc <__errno_location@plt>
   12e54:	ldr	r0, [r0]
   12e58:	cmp	r0, #32
   12e5c:	bne	12e80 <__lxstat64@plt+0x1edc>
   12e60:	movw	r0, #33072	; 0x8130
   12e64:	movt	r0, #2
   12e68:	ldr	r0, [r0]
   12e6c:	bl	15e7c <__lxstat64@plt+0x4ed8>
   12e70:	cmp	r0, #0
   12e74:	subeq	sp, fp, #16
   12e78:	popeq	{r4, r5, r6, sl, fp, pc}
   12e7c:	b	12ef0 <__lxstat64@plt+0x1f4c>
   12e80:	movw	r1, #29799	; 0x7467
   12e84:	mov	r0, #0
   12e88:	mov	r2, #5
   12e8c:	movt	r1, #1
   12e90:	bl	10dd0 <dcgettext@plt>
   12e94:	mov	r4, r0
   12e98:	movw	r0, #33096	; 0x8148
   12e9c:	movt	r0, #2
   12ea0:	ldr	r6, [r0]
   12ea4:	bl	10ecc <__errno_location@plt>
   12ea8:	ldr	r5, [r0]
   12eac:	cmp	r6, #0
   12eb0:	bne	12ecc <__lxstat64@plt+0x1f28>
   12eb4:	movw	r2, #29815	; 0x7477
   12eb8:	mov	r0, #0
   12ebc:	mov	r1, r5
   12ec0:	mov	r3, r4
   12ec4:	movt	r2, #1
   12ec8:	b	12eec <__lxstat64@plt+0x1f48>
   12ecc:	mov	r0, r6
   12ed0:	bl	14828 <__lxstat64@plt+0x3884>
   12ed4:	movw	r2, #29811	; 0x7473
   12ed8:	mov	r3, r0
   12edc:	str	r4, [sp]
   12ee0:	mov	r0, #0
   12ee4:	mov	r1, r5
   12ee8:	movt	r2, #1
   12eec:	bl	10e54 <error@plt>
   12ef0:	movw	r0, #32996	; 0x80e4
   12ef4:	movt	r0, #2
   12ef8:	ldr	r0, [r0]
   12efc:	bl	10dac <_exit@plt>
   12f00:	push	{r4, r5, r6, sl, fp, lr}
   12f04:	add	fp, sp, #16
   12f08:	mov	r5, r0
   12f0c:	mov	r0, #0
   12f10:	mov	r4, r1
   12f14:	add	r6, r2, #19
   12f18:	strb	r0, [r2, #20]
   12f1c:	mov	r0, r5
   12f20:	mov	r1, r4
   12f24:	mov	r2, #10
   12f28:	mov	r3, #0
   12f2c:	bl	162ac <__lxstat64@plt+0x5308>
   12f30:	add	r2, r0, r0, lsl #2
   12f34:	sub	r2, r5, r2, lsl #1
   12f38:	orr	r2, r2, #48	; 0x30
   12f3c:	strb	r2, [r6], #-1
   12f40:	rsbs	r2, r5, #9
   12f44:	mov	r5, r0
   12f48:	rscs	r2, r4, #0
   12f4c:	mov	r4, r1
   12f50:	bcc	12f1c <__lxstat64@plt+0x1f78>
   12f54:	add	r0, r6, #1
   12f58:	pop	{r4, r5, r6, sl, fp, pc}
   12f5c:	push	{r4, r5, fp, lr}
   12f60:	add	fp, sp, #8
   12f64:	cmp	r0, #0
   12f68:	beq	12ffc <__lxstat64@plt+0x2058>
   12f6c:	mov	r1, #47	; 0x2f
   12f70:	mov	r4, r0
   12f74:	bl	10f44 <strrchr@plt>
   12f78:	cmp	r0, #0
   12f7c:	mov	r5, r4
   12f80:	addne	r5, r0, #1
   12f84:	sub	r0, r5, r4
   12f88:	cmp	r0, #7
   12f8c:	blt	12fe0 <__lxstat64@plt+0x203c>
   12f90:	movw	r1, #29874	; 0x74b2
   12f94:	sub	r0, r5, #7
   12f98:	mov	r2, #7
   12f9c:	movt	r1, #1
   12fa0:	bl	10f8c <strncmp@plt>
   12fa4:	cmp	r0, #0
   12fa8:	bne	12fe0 <__lxstat64@plt+0x203c>
   12fac:	movw	r1, #29882	; 0x74ba
   12fb0:	mov	r0, r5
   12fb4:	mov	r2, #3
   12fb8:	movt	r1, #1
   12fbc:	bl	10f8c <strncmp@plt>
   12fc0:	cmp	r0, #0
   12fc4:	beq	12fd0 <__lxstat64@plt+0x202c>
   12fc8:	mov	r4, r5
   12fcc:	b	12fe0 <__lxstat64@plt+0x203c>
   12fd0:	movw	r0, #33064	; 0x8128
   12fd4:	add	r4, r5, #3
   12fd8:	movt	r0, #2
   12fdc:	str	r4, [r0]
   12fe0:	movw	r0, #33068	; 0x812c
   12fe4:	movt	r0, #2
   12fe8:	str	r4, [r0]
   12fec:	movw	r0, #33104	; 0x8150
   12ff0:	movt	r0, #2
   12ff4:	str	r4, [r0]
   12ff8:	pop	{r4, r5, fp, pc}
   12ffc:	movw	r0, #33072	; 0x8130
   13000:	mov	r1, #55	; 0x37
   13004:	mov	r2, #1
   13008:	movt	r0, #2
   1300c:	ldr	r3, [r0]
   13010:	movw	r0, #29818	; 0x747a
   13014:	movt	r0, #1
   13018:	bl	10e18 <fwrite@plt>
   1301c:	bl	10f98 <abort@plt>
   13020:	push	{r4, r5, r6, sl, fp, lr}
   13024:	add	fp, sp, #16
   13028:	mov	r4, r0
   1302c:	movw	r0, #33112	; 0x8158
   13030:	movt	r0, #2
   13034:	cmp	r4, #0
   13038:	moveq	r4, r0
   1303c:	bl	10ecc <__errno_location@plt>
   13040:	ldr	r6, [r0]
   13044:	mov	r5, r0
   13048:	mov	r0, r4
   1304c:	mov	r1, #48	; 0x30
   13050:	bl	15b40 <__lxstat64@plt+0x4b9c>
   13054:	str	r6, [r5]
   13058:	pop	{r4, r5, r6, sl, fp, pc}
   1305c:	movw	r1, #33112	; 0x8158
   13060:	cmp	r0, #0
   13064:	movt	r1, #2
   13068:	movne	r1, r0
   1306c:	ldr	r0, [r1]
   13070:	bx	lr
   13074:	movw	r2, #33112	; 0x8158
   13078:	cmp	r0, #0
   1307c:	movt	r2, #2
   13080:	movne	r2, r0
   13084:	str	r1, [r2]
   13088:	bx	lr
   1308c:	movw	r3, #33112	; 0x8158
   13090:	cmp	r0, #0
   13094:	and	r2, r2, #1
   13098:	movt	r3, #2
   1309c:	movne	r3, r0
   130a0:	ubfx	r0, r1, #5, #3
   130a4:	and	r1, r1, #31
   130a8:	add	ip, r3, r0, lsl #2
   130ac:	mov	r0, #1
   130b0:	ldr	r3, [ip, #8]
   130b4:	and	r0, r0, r3, lsr r1
   130b8:	eor	r2, r0, r2
   130bc:	eor	r1, r3, r2, lsl r1
   130c0:	str	r1, [ip, #8]
   130c4:	bx	lr
   130c8:	movw	r2, #33112	; 0x8158
   130cc:	cmp	r0, #0
   130d0:	movt	r2, #2
   130d4:	movne	r2, r0
   130d8:	ldr	r0, [r2, #4]
   130dc:	str	r1, [r2, #4]
   130e0:	bx	lr
   130e4:	push	{fp, lr}
   130e8:	mov	fp, sp
   130ec:	movw	r3, #33112	; 0x8158
   130f0:	cmp	r0, #0
   130f4:	movt	r3, #2
   130f8:	movne	r3, r0
   130fc:	cmp	r1, #0
   13100:	mov	r0, #10
   13104:	cmpne	r2, #0
   13108:	str	r0, [r3]
   1310c:	bne	13114 <__lxstat64@plt+0x2170>
   13110:	bl	10f98 <abort@plt>
   13114:	str	r1, [r3, #40]	; 0x28
   13118:	str	r2, [r3, #44]	; 0x2c
   1311c:	pop	{fp, pc}
   13120:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13124:	add	fp, sp, #28
   13128:	sub	sp, sp, #20
   1312c:	mov	r7, r0
   13130:	ldr	r0, [fp, #8]
   13134:	movw	r5, #33112	; 0x8158
   13138:	mov	r8, r3
   1313c:	mov	r9, r2
   13140:	mov	sl, r1
   13144:	movt	r5, #2
   13148:	cmp	r0, #0
   1314c:	movne	r5, r0
   13150:	bl	10ecc <__errno_location@plt>
   13154:	ldr	r2, [r5, #40]	; 0x28
   13158:	ldr	r3, [r5, #44]	; 0x2c
   1315c:	mov	r4, r0
   13160:	ldm	r5, {r0, r1}
   13164:	add	r5, r5, #8
   13168:	ldr	r6, [r4]
   1316c:	stm	sp, {r0, r1, r5}
   13170:	mov	r0, r7
   13174:	mov	r1, sl
   13178:	str	r2, [sp, #12]
   1317c:	str	r3, [sp, #16]
   13180:	mov	r2, r9
   13184:	mov	r3, r8
   13188:	bl	13198 <__lxstat64@plt+0x21f4>
   1318c:	str	r6, [r4]
   13190:	sub	sp, fp, #28
   13194:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13198:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1319c:	add	fp, sp, #28
   131a0:	sub	sp, sp, #156	; 0x9c
   131a4:	mov	r5, r0
   131a8:	add	r0, r2, #1
   131ac:	mov	r6, r1
   131b0:	mov	sl, r3
   131b4:	str	r2, [fp, #-80]	; 0xffffffb0
   131b8:	str	r0, [sp, #72]	; 0x48
   131bc:	ldr	r0, [fp, #12]
   131c0:	and	r1, r0, #1
   131c4:	str	r1, [sp, #36]	; 0x24
   131c8:	and	r1, r0, #4
   131cc:	str	r1, [sp, #32]
   131d0:	ubfx	r9, r0, #1, #1
   131d4:	bl	10e30 <__ctype_get_mb_cur_max@plt>
   131d8:	str	r0, [sp, #40]	; 0x28
   131dc:	ldr	r0, [fp, #24]
   131e0:	ldr	r7, [fp, #8]
   131e4:	mov	r1, #0
   131e8:	str	r5, [fp, #-84]	; 0xffffffac
   131ec:	str	r1, [fp, #-56]	; 0xffffffc8
   131f0:	mov	r1, #0
   131f4:	str	r1, [sp, #60]	; 0x3c
   131f8:	mov	r1, #1
   131fc:	str	r1, [fp, #-48]	; 0xffffffd0
   13200:	str	r0, [sp, #80]	; 0x50
   13204:	ldr	r0, [fp, #20]
   13208:	str	r0, [sp, #76]	; 0x4c
   1320c:	mov	r0, #0
   13210:	str	r0, [sp, #56]	; 0x38
   13214:	mov	r0, #0
   13218:	str	r0, [fp, #-88]	; 0xffffffa8
   1321c:	mov	r0, #0
   13220:	str	r0, [fp, #-72]	; 0xffffffb8
   13224:	mov	r0, #0
   13228:	cmp	r7, #10
   1322c:	bhi	141c0 <__lxstat64@plt+0x321c>
   13230:	add	r1, pc, #24
   13234:	ldr	ip, [fp, #-80]	; 0xffffffb0
   13238:	mov	r4, r6
   1323c:	mov	r8, #0
   13240:	mov	r2, #1
   13244:	mov	r3, #0
   13248:	mov	lr, sl
   1324c:	ldr	pc, [r1, r7, lsl #2]
   13250:	andeq	r3, r1, r4, lsl r3
   13254:	andeq	r3, r1, r8, ror #6
   13258:	andeq	r3, r1, r8, lsr #6
   1325c:	andeq	r3, r1, ip, lsl #6
   13260:	andeq	r3, r1, ip, asr r3
   13264:	muleq	r1, r0, r3
   13268:	andeq	r3, r1, r8, lsr r3
   1326c:	andeq	r3, r1, r4, lsl r4
   13270:	andeq	r3, r1, ip, ror r2
   13274:	andeq	r3, r1, ip, ror r2
   13278:	andeq	r3, r1, r4, lsr #5
   1327c:	movw	r0, #29966	; 0x750e
   13280:	mov	r1, r7
   13284:	movt	r0, #1
   13288:	bl	14bc8 <__lxstat64@plt+0x3c24>
   1328c:	str	r0, [sp, #76]	; 0x4c
   13290:	movw	r0, #29968	; 0x7510
   13294:	mov	r1, r7
   13298:	movt	r0, #1
   1329c:	bl	14bc8 <__lxstat64@plt+0x3c24>
   132a0:	str	r0, [sp, #80]	; 0x50
   132a4:	mov	r8, #0
   132a8:	tst	r9, #1
   132ac:	bne	132e4 <__lxstat64@plt+0x2340>
   132b0:	ldr	r0, [sp, #76]	; 0x4c
   132b4:	ldrb	r0, [r0]
   132b8:	cmp	r0, #0
   132bc:	beq	132e4 <__lxstat64@plt+0x2340>
   132c0:	ldr	r1, [sp, #76]	; 0x4c
   132c4:	mov	r8, #0
   132c8:	add	r1, r1, #1
   132cc:	cmp	r8, r4
   132d0:	strbcc	r0, [r5, r8]
   132d4:	ldrb	r0, [r1, r8]
   132d8:	add	r8, r8, #1
   132dc:	cmp	r0, #0
   132e0:	bne	132cc <__lxstat64@plt+0x2328>
   132e4:	ldr	r6, [sp, #80]	; 0x50
   132e8:	mov	r0, r6
   132ec:	bl	10ec0 <strlen@plt>
   132f0:	ldr	ip, [fp, #-80]	; 0xffffffb0
   132f4:	str	r0, [fp, #-72]	; 0xffffffb8
   132f8:	str	r6, [fp, #-88]	; 0xffffffa8
   132fc:	mov	r2, #1
   13300:	mov	r3, r9
   13304:	mov	lr, sl
   13308:	b	13414 <__lxstat64@plt+0x2470>
   1330c:	mov	r0, #1
   13310:	b	13368 <__lxstat64@plt+0x23c4>
   13314:	mov	r7, #0
   13318:	mov	r8, #0
   1331c:	mov	r2, r0
   13320:	mov	r3, #0
   13324:	b	13414 <__lxstat64@plt+0x2470>
   13328:	tst	r9, #1
   1332c:	bne	13368 <__lxstat64@plt+0x23c4>
   13330:	mov	r2, r0
   13334:	b	133c0 <__lxstat64@plt+0x241c>
   13338:	mov	r0, #1
   1333c:	mov	r8, #0
   13340:	mov	r7, #5
   13344:	mov	r2, #1
   13348:	str	r0, [fp, #-72]	; 0xffffffb8
   1334c:	movw	r0, #29964	; 0x750c
   13350:	movt	r0, #1
   13354:	str	r0, [fp, #-88]	; 0xffffffa8
   13358:	b	13388 <__lxstat64@plt+0x23e4>
   1335c:	mov	r2, #1
   13360:	tst	r9, #1
   13364:	beq	133c0 <__lxstat64@plt+0x241c>
   13368:	mov	r1, #1
   1336c:	mov	r8, #0
   13370:	mov	r7, #2
   13374:	mov	r2, r0
   13378:	str	r1, [fp, #-72]	; 0xffffffb8
   1337c:	movw	r1, #29968	; 0x7510
   13380:	movt	r1, #1
   13384:	str	r1, [fp, #-88]	; 0xffffffa8
   13388:	mov	r3, #1
   1338c:	b	13414 <__lxstat64@plt+0x2470>
   13390:	tst	r9, #1
   13394:	beq	133e4 <__lxstat64@plt+0x2440>
   13398:	mov	r0, #1
   1339c:	mov	r8, #0
   133a0:	mov	r2, #1
   133a4:	mov	r3, #1
   133a8:	mov	r7, #5
   133ac:	str	r0, [fp, #-72]	; 0xffffffb8
   133b0:	movw	r0, #29964	; 0x750c
   133b4:	movt	r0, #1
   133b8:	str	r0, [fp, #-88]	; 0xffffffa8
   133bc:	b	13414 <__lxstat64@plt+0x2470>
   133c0:	cmp	r4, #0
   133c4:	mov	r8, #1
   133c8:	mov	r3, #0
   133cc:	mov	r7, #2
   133d0:	movne	r0, #39	; 0x27
   133d4:	strbne	r0, [r5]
   133d8:	movw	r0, #29968	; 0x7510
   133dc:	movt	r0, #1
   133e0:	b	13408 <__lxstat64@plt+0x2464>
   133e4:	cmp	r4, #0
   133e8:	mov	r8, #1
   133ec:	mov	r2, #1
   133f0:	mov	r7, #5
   133f4:	mov	r3, #0
   133f8:	movne	r0, #34	; 0x22
   133fc:	strbne	r0, [r5]
   13400:	movw	r0, #29964	; 0x750c
   13404:	movt	r0, #1
   13408:	str	r0, [fp, #-88]	; 0xffffffa8
   1340c:	mov	r0, #1
   13410:	str	r0, [fp, #-72]	; 0xffffffb8
   13414:	ldr	r0, [fp, #-72]	; 0xffffffb8
   13418:	eor	r6, r3, #1
   1341c:	str	r7, [fp, #-68]	; 0xffffffbc
   13420:	str	r3, [fp, #-76]	; 0xffffffb4
   13424:	str	r2, [sp, #84]	; 0x54
   13428:	str	r6, [sp, #92]	; 0x5c
   1342c:	cmp	r0, #0
   13430:	movwne	r0, #1
   13434:	and	r1, r0, r3
   13438:	and	r1, r2, r1
   1343c:	str	r1, [sp, #48]	; 0x30
   13440:	sub	r1, r7, #2
   13444:	clz	r1, r1
   13448:	lsr	r1, r1, #5
   1344c:	and	r1, r1, r3
   13450:	str	r1, [sp, #64]	; 0x40
   13454:	subs	r1, r7, #2
   13458:	mov	r7, #0
   1345c:	movwne	r1, #1
   13460:	orr	r6, r1, r6
   13464:	and	r1, r1, r2
   13468:	and	r0, r0, r1
   1346c:	str	r6, [sp, #68]	; 0x44
   13470:	str	r0, [fp, #-60]	; 0xffffffc4
   13474:	orr	r0, r1, r3
   13478:	ldr	r1, [fp, #16]
   1347c:	eor	r0, r0, #1
   13480:	clz	r1, r1
   13484:	lsr	r1, r1, #5
   13488:	orr	r0, r1, r0
   1348c:	str	r0, [fp, #-64]	; 0xffffffc0
   13490:	eor	r0, r2, #1
   13494:	str	r0, [sp, #52]	; 0x34
   13498:	cmn	lr, #1
   1349c:	beq	134ac <__lxstat64@plt+0x2508>
   134a0:	cmp	r7, lr
   134a4:	bne	134b8 <__lxstat64@plt+0x2514>
   134a8:	b	14000 <__lxstat64@plt+0x305c>
   134ac:	ldrb	r0, [ip, r7]
   134b0:	cmp	r0, #0
   134b4:	beq	14008 <__lxstat64@plt+0x3064>
   134b8:	ldr	r0, [fp, #-60]	; 0xffffffc4
   134bc:	mov	sl, #0
   134c0:	cmp	r0, #0
   134c4:	beq	134fc <__lxstat64@plt+0x2558>
   134c8:	ldr	r0, [fp, #-72]	; 0xffffffb8
   134cc:	add	r5, r7, r0
   134d0:	cmp	r0, #2
   134d4:	bcc	134f0 <__lxstat64@plt+0x254c>
   134d8:	cmn	lr, #1
   134dc:	bne	134f0 <__lxstat64@plt+0x254c>
   134e0:	mov	r0, ip
   134e4:	bl	10ec0 <strlen@plt>
   134e8:	ldr	ip, [fp, #-80]	; 0xffffffb0
   134ec:	mov	lr, r0
   134f0:	cmp	r5, lr
   134f4:	bls	13504 <__lxstat64@plt+0x2560>
   134f8:	ldr	r5, [fp, #-84]	; 0xffffffac
   134fc:	mov	r0, #0
   13500:	b	13550 <__lxstat64@plt+0x25ac>
   13504:	ldr	r1, [fp, #-88]	; 0xffffffa8
   13508:	ldr	r2, [fp, #-72]	; 0xffffffb8
   1350c:	add	r0, ip, r7
   13510:	mov	r6, r4
   13514:	mov	r4, lr
   13518:	bl	10eb4 <bcmp@plt>
   1351c:	ldr	r2, [sp, #92]	; 0x5c
   13520:	cmp	r0, #0
   13524:	ldr	r5, [fp, #-84]	; 0xffffffac
   13528:	mov	r1, r0
   1352c:	movwne	r1, #1
   13530:	orr	r1, r1, r2
   13534:	tst	r1, #1
   13538:	beq	14090 <__lxstat64@plt+0x30ec>
   1353c:	ldr	ip, [fp, #-80]	; 0xffffffb0
   13540:	clz	r0, r0
   13544:	mov	lr, r4
   13548:	mov	r4, r6
   1354c:	lsr	r0, r0, #5
   13550:	str	r0, [fp, #-52]	; 0xffffffcc
   13554:	ldrb	r6, [ip, r7]
   13558:	cmp	r6, #126	; 0x7e
   1355c:	bhi	13a8c <__lxstat64@plt+0x2ae8>
   13560:	add	r3, pc, #16
   13564:	mov	r9, #1
   13568:	mov	r2, #110	; 0x6e
   1356c:	mov	r0, #97	; 0x61
   13570:	mov	r1, #0
   13574:	ldr	pc, [r3, r6, lsl #2]
   13578:	andeq	r3, r1, ip, ror #17
   1357c:	andeq	r3, r1, ip, lsl #21
   13580:	andeq	r3, r1, ip, lsl #21
   13584:	andeq	r3, r1, ip, lsl #21
   13588:	andeq	r3, r1, ip, lsl #21
   1358c:	andeq	r3, r1, ip, lsl #21
   13590:	andeq	r3, r1, ip, lsl #21
   13594:	andeq	r3, r1, r8, ror #22
   13598:	andeq	r3, r1, ip, asr #17
   1359c:	andeq	r3, r1, r4, asr #17
   135a0:	ldrdeq	r3, [r1], -r8
   135a4:	strdeq	r3, [r1], -r4
   135a8:			; <UNDEFINED> instruction: 0x000138bc
   135ac:	ldrdeq	r3, [r1], -r4
   135b0:	andeq	r3, r1, ip, lsl #21
   135b4:	andeq	r3, r1, ip, lsl #21
   135b8:	andeq	r3, r1, ip, lsl #21
   135bc:	andeq	r3, r1, ip, lsl #21
   135c0:	andeq	r3, r1, ip, lsl #21
   135c4:	andeq	r3, r1, ip, lsl #21
   135c8:	andeq	r3, r1, ip, lsl #21
   135cc:	andeq	r3, r1, ip, lsl #21
   135d0:	andeq	r3, r1, ip, lsl #21
   135d4:	andeq	r3, r1, ip, lsl #21
   135d8:	andeq	r3, r1, ip, lsl #21
   135dc:	andeq	r3, r1, ip, lsl #21
   135e0:	andeq	r3, r1, ip, lsl #21
   135e4:	andeq	r3, r1, ip, lsl #21
   135e8:	andeq	r3, r1, ip, lsl #21
   135ec:	andeq	r3, r1, ip, lsl #21
   135f0:	andeq	r3, r1, ip, lsl #21
   135f4:	andeq	r3, r1, ip, lsl #21
   135f8:	andeq	r3, r1, r0, ror r8
   135fc:	andeq	r3, r1, r4, ror r8
   13600:	andeq	r3, r1, r4, ror r8
   13604:	andeq	r3, r1, ip, asr r8
   13608:	andeq	r3, r1, r4, ror r8
   1360c:	andeq	r3, r1, r4, ror r7
   13610:	andeq	r3, r1, r4, ror r8
   13614:	strdeq	r3, [r1], -ip
   13618:	andeq	r3, r1, r4, ror r8
   1361c:	andeq	r3, r1, r4, ror r8
   13620:	andeq	r3, r1, r4, ror r8
   13624:	andeq	r3, r1, r4, ror r7
   13628:	andeq	r3, r1, r4, ror r7
   1362c:	andeq	r3, r1, r4, ror r7
   13630:	andeq	r3, r1, r4, ror r7
   13634:	andeq	r3, r1, r4, ror r7
   13638:	andeq	r3, r1, r4, ror r7
   1363c:	andeq	r3, r1, r4, ror r7
   13640:	andeq	r3, r1, r4, ror r7
   13644:	andeq	r3, r1, r4, ror r7
   13648:	andeq	r3, r1, r4, ror r7
   1364c:	andeq	r3, r1, r4, ror r7
   13650:	andeq	r3, r1, r4, ror r7
   13654:	andeq	r3, r1, r4, ror r7
   13658:	andeq	r3, r1, r4, ror r7
   1365c:	andeq	r3, r1, r4, ror r7
   13660:	andeq	r3, r1, r4, ror r7
   13664:	andeq	r3, r1, r4, ror r8
   13668:	andeq	r3, r1, r4, ror r8
   1366c:	andeq	r3, r1, r4, ror r8
   13670:	andeq	r3, r1, r4, ror r8
   13674:	andeq	r3, r1, r4, asr #19
   13678:	andeq	r3, r1, ip, lsl #21
   1367c:	andeq	r3, r1, r4, ror r7
   13680:	andeq	r3, r1, r4, ror r7
   13684:	andeq	r3, r1, r4, ror r7
   13688:	andeq	r3, r1, r4, ror r7
   1368c:	andeq	r3, r1, r4, ror r7
   13690:	andeq	r3, r1, r4, ror r7
   13694:	andeq	r3, r1, r4, ror r7
   13698:	andeq	r3, r1, r4, ror r7
   1369c:	andeq	r3, r1, r4, ror r7
   136a0:	andeq	r3, r1, r4, ror r7
   136a4:	andeq	r3, r1, r4, ror r7
   136a8:	andeq	r3, r1, r4, ror r7
   136ac:	andeq	r3, r1, r4, ror r7
   136b0:	andeq	r3, r1, r4, ror r7
   136b4:	andeq	r3, r1, r4, ror r7
   136b8:	andeq	r3, r1, r4, ror r7
   136bc:	andeq	r3, r1, r4, ror r7
   136c0:	andeq	r3, r1, r4, ror r7
   136c4:	andeq	r3, r1, r4, ror r7
   136c8:	andeq	r3, r1, r4, ror r7
   136cc:	andeq	r3, r1, r4, ror r7
   136d0:	andeq	r3, r1, r4, ror r7
   136d4:	andeq	r3, r1, r4, ror r7
   136d8:	andeq	r3, r1, r4, ror r7
   136dc:	andeq	r3, r1, r4, ror r7
   136e0:	andeq	r3, r1, r4, ror r7
   136e4:	andeq	r3, r1, r4, ror r8
   136e8:	muleq	r1, ip, r8
   136ec:	andeq	r3, r1, r4, ror r7
   136f0:	andeq	r3, r1, r4, ror r8
   136f4:	andeq	r3, r1, r4, ror r7
   136f8:	andeq	r3, r1, r4, ror r8
   136fc:	andeq	r3, r1, r4, ror r7
   13700:	andeq	r3, r1, r4, ror r7
   13704:	andeq	r3, r1, r4, ror r7
   13708:	andeq	r3, r1, r4, ror r7
   1370c:	andeq	r3, r1, r4, ror r7
   13710:	andeq	r3, r1, r4, ror r7
   13714:	andeq	r3, r1, r4, ror r7
   13718:	andeq	r3, r1, r4, ror r7
   1371c:	andeq	r3, r1, r4, ror r7
   13720:	andeq	r3, r1, r4, ror r7
   13724:	andeq	r3, r1, r4, ror r7
   13728:	andeq	r3, r1, r4, ror r7
   1372c:	andeq	r3, r1, r4, ror r7
   13730:	andeq	r3, r1, r4, ror r7
   13734:	andeq	r3, r1, r4, ror r7
   13738:	andeq	r3, r1, r4, ror r7
   1373c:	andeq	r3, r1, r4, ror r7
   13740:	andeq	r3, r1, r4, ror r7
   13744:	andeq	r3, r1, r4, ror r7
   13748:	andeq	r3, r1, r4, ror r7
   1374c:	andeq	r3, r1, r4, ror r7
   13750:	andeq	r3, r1, r4, ror r7
   13754:	andeq	r3, r1, r4, ror r7
   13758:	andeq	r3, r1, r4, ror r7
   1375c:	andeq	r3, r1, r4, ror r7
   13760:	andeq	r3, r1, r4, ror r7
   13764:	andeq	r3, r1, r0, lsr r8
   13768:	andeq	r3, r1, r4, ror r8
   1376c:	andeq	r3, r1, r0, lsr r8
   13770:	andeq	r3, r1, ip, asr r8
   13774:	ldr	r0, [fp, #-64]	; 0xffffffc0
   13778:	tst	r0, #1
   1377c:	bne	137a8 <__lxstat64@plt+0x2804>
   13780:	ldr	r1, [fp, #16]
   13784:	ubfx	r0, r6, #5, #3
   13788:	mov	r2, #1
   1378c:	ldr	r0, [r1, r0, lsl #2]
   13790:	and	r1, r6, #31
   13794:	tst	r0, r2, lsl r1
   13798:	beq	137a8 <__lxstat64@plt+0x2804>
   1379c:	mov	r0, r6
   137a0:	mov	r1, r9
   137a4:	b	137bc <__lxstat64@plt+0x2818>
   137a8:	ldr	r0, [fp, #-52]	; 0xffffffcc
   137ac:	mov	r1, r9
   137b0:	cmp	r0, #0
   137b4:	mov	r0, r6
   137b8:	beq	13afc <__lxstat64@plt+0x2b58>
   137bc:	ldr	r2, [fp, #-76]	; 0xffffffb4
   137c0:	tst	r2, #1
   137c4:	bne	140cc <__lxstat64@plt+0x3128>
   137c8:	ldr	r2, [fp, #-68]	; 0xffffffbc
   137cc:	ldr	r3, [fp, #-56]	; 0xffffffc8
   137d0:	subs	r2, r2, #2
   137d4:	movwne	r2, #1
   137d8:	orr	r2, r2, r3
   137dc:	tst	r2, #1
   137e0:	bne	1381c <__lxstat64@plt+0x2878>
   137e4:	cmp	r8, r4
   137e8:	movcc	r2, #39	; 0x27
   137ec:	strbcc	r2, [r5, r8]
   137f0:	add	r2, r8, #1
   137f4:	cmp	r2, r4
   137f8:	movcc	r3, #36	; 0x24
   137fc:	strbcc	r3, [r5, r2]
   13800:	add	r2, r8, #2
   13804:	add	r8, r8, #3
   13808:	cmp	r2, r4
   1380c:	movcc	r3, #39	; 0x27
   13810:	strbcc	r3, [r5, r2]
   13814:	mov	r2, #1
   13818:	str	r2, [fp, #-56]	; 0xffffffc8
   1381c:	cmp	r8, r4
   13820:	movcc	r2, #92	; 0x5c
   13824:	strbcc	r2, [r5, r8]
   13828:	add	r8, r8, #1
   1382c:	b	13b40 <__lxstat64@plt+0x2b9c>
   13830:	cmp	lr, #1
   13834:	beq	1385c <__lxstat64@plt+0x28b8>
   13838:	mov	r9, #0
   1383c:	cmn	lr, #1
   13840:	bne	13868 <__lxstat64@plt+0x28c4>
   13844:	ldrb	r0, [ip, #1]
   13848:	cmp	r0, #0
   1384c:	beq	1385c <__lxstat64@plt+0x28b8>
   13850:	mvn	lr, #0
   13854:	mov	sl, #0
   13858:	b	13774 <__lxstat64@plt+0x27d0>
   1385c:	mov	r9, #0
   13860:	cmp	r7, #0
   13864:	beq	13870 <__lxstat64@plt+0x28cc>
   13868:	mov	sl, #0
   1386c:	b	13774 <__lxstat64@plt+0x27d0>
   13870:	mov	r1, #1
   13874:	ldr	r0, [fp, #-68]	; 0xffffffbc
   13878:	cmp	r0, #2
   1387c:	bne	13894 <__lxstat64@plt+0x28f0>
   13880:	ldr	r0, [fp, #-76]	; 0xffffffb4
   13884:	mov	r9, r1
   13888:	tst	r0, #1
   1388c:	beq	13774 <__lxstat64@plt+0x27d0>
   13890:	b	140cc <__lxstat64@plt+0x3128>
   13894:	mov	r9, r1
   13898:	b	13774 <__lxstat64@plt+0x27d0>
   1389c:	ldr	r0, [fp, #-68]	; 0xffffffbc
   138a0:	cmp	r0, #2
   138a4:	bne	13ae0 <__lxstat64@plt+0x2b3c>
   138a8:	ldr	r0, [fp, #-76]	; 0xffffffb4
   138ac:	tst	r0, #1
   138b0:	bne	140cc <__lxstat64@plt+0x3128>
   138b4:	mov	sl, #0
   138b8:	b	13af4 <__lxstat64@plt+0x2b50>
   138bc:	mov	r0, #102	; 0x66
   138c0:	b	13b68 <__lxstat64@plt+0x2bc4>
   138c4:	mov	r2, #116	; 0x74
   138c8:	b	138d8 <__lxstat64@plt+0x2934>
   138cc:	mov	r0, #98	; 0x62
   138d0:	b	13b68 <__lxstat64@plt+0x2bc4>
   138d4:	mov	r2, #114	; 0x72
   138d8:	ldr	r0, [sp, #68]	; 0x44
   138dc:	tst	r0, #1
   138e0:	mov	r0, r2
   138e4:	bne	13b68 <__lxstat64@plt+0x2bc4>
   138e8:	b	140cc <__lxstat64@plt+0x3128>
   138ec:	ldr	r0, [sp, #84]	; 0x54
   138f0:	tst	r0, #1
   138f4:	beq	13b84 <__lxstat64@plt+0x2be0>
   138f8:	ldr	r0, [fp, #-76]	; 0xffffffb4
   138fc:	tst	r0, #1
   13900:	bne	141b8 <__lxstat64@plt+0x3214>
   13904:	ldr	r0, [fp, #-68]	; 0xffffffbc
   13908:	ldr	r1, [fp, #-56]	; 0xffffffc8
   1390c:	subs	r0, r0, #2
   13910:	movwne	r0, #1
   13914:	orr	r0, r0, r1
   13918:	tst	r0, #1
   1391c:	bne	13958 <__lxstat64@plt+0x29b4>
   13920:	cmp	r8, r4
   13924:	movcc	r0, #39	; 0x27
   13928:	strbcc	r0, [r5, r8]
   1392c:	add	r0, r8, #1
   13930:	cmp	r0, r4
   13934:	movcc	r1, #36	; 0x24
   13938:	strbcc	r1, [r5, r0]
   1393c:	add	r0, r8, #2
   13940:	add	r8, r8, #3
   13944:	cmp	r0, r4
   13948:	movcc	r1, #39	; 0x27
   1394c:	strbcc	r1, [r5, r0]
   13950:	mov	r0, #1
   13954:	str	r0, [fp, #-56]	; 0xffffffc8
   13958:	ldr	r1, [fp, #-68]	; 0xffffffbc
   1395c:	cmp	r8, r4
   13960:	mov	r9, #0
   13964:	mov	sl, #1
   13968:	mov	r6, #48	; 0x30
   1396c:	movcc	r0, #92	; 0x5c
   13970:	strbcc	r0, [r5, r8]
   13974:	add	r0, r8, #1
   13978:	cmp	r1, #2
   1397c:	beq	13d4c <__lxstat64@plt+0x2da8>
   13980:	add	r1, r7, #1
   13984:	cmp	r1, lr
   13988:	bcs	13d4c <__lxstat64@plt+0x2da8>
   1398c:	ldrb	r1, [ip, r1]
   13990:	sub	r1, r1, #48	; 0x30
   13994:	uxtb	r1, r1
   13998:	cmp	r1, #9
   1399c:	bhi	13d4c <__lxstat64@plt+0x2da8>
   139a0:	cmp	r0, r4
   139a4:	movcc	r1, #48	; 0x30
   139a8:	strbcc	r1, [r5, r0]
   139ac:	add	r0, r8, #2
   139b0:	add	r8, r8, #3
   139b4:	cmp	r0, r4
   139b8:	movcc	r1, #48	; 0x30
   139bc:	strbcc	r1, [r5, r0]
   139c0:	b	13774 <__lxstat64@plt+0x27d0>
   139c4:	ldr	r0, [fp, #-68]	; 0xffffffbc
   139c8:	mov	sl, #0
   139cc:	mov	r6, #63	; 0x3f
   139d0:	cmp	r0, #5
   139d4:	beq	13d54 <__lxstat64@plt+0x2db0>
   139d8:	cmp	r0, #2
   139dc:	bne	13dfc <__lxstat64@plt+0x2e58>
   139e0:	ldr	r0, [fp, #-76]	; 0xffffffb4
   139e4:	mov	r9, #0
   139e8:	tst	r0, #1
   139ec:	beq	13774 <__lxstat64@plt+0x27d0>
   139f0:	b	140cc <__lxstat64@plt+0x3128>
   139f4:	mov	r0, #118	; 0x76
   139f8:	b	13b68 <__lxstat64@plt+0x2bc4>
   139fc:	mov	r0, #1
   13a00:	mov	r6, #39	; 0x27
   13a04:	str	r0, [sp, #60]	; 0x3c
   13a08:	ldr	r0, [fp, #-68]	; 0xffffffbc
   13a0c:	cmp	r0, #2
   13a10:	bne	13ba0 <__lxstat64@plt+0x2bfc>
   13a14:	ldr	r0, [fp, #-76]	; 0xffffffb4
   13a18:	tst	r0, #1
   13a1c:	bne	140cc <__lxstat64@plt+0x3128>
   13a20:	ldr	r2, [sp, #56]	; 0x38
   13a24:	clz	r1, r4
   13a28:	mov	sl, #0
   13a2c:	mov	r9, #1
   13a30:	lsr	r1, r1, #5
   13a34:	cmp	r2, #0
   13a38:	mov	r0, r2
   13a3c:	movwne	r0, #1
   13a40:	orrs	r0, r0, r1
   13a44:	moveq	r2, r4
   13a48:	moveq	r4, r0
   13a4c:	cmp	r8, r4
   13a50:	str	r2, [sp, #56]	; 0x38
   13a54:	movcc	r0, #39	; 0x27
   13a58:	strbcc	r0, [r5, r8]
   13a5c:	add	r0, r8, #1
   13a60:	cmp	r0, r4
   13a64:	movcc	r1, #92	; 0x5c
   13a68:	strbcc	r1, [r5, r0]
   13a6c:	add	r0, r8, #2
   13a70:	add	r8, r8, #3
   13a74:	cmp	r0, r4
   13a78:	movcc	r1, #39	; 0x27
   13a7c:	strbcc	r1, [r5, r0]
   13a80:	mov	r0, #0
   13a84:	str	r0, [fp, #-56]	; 0xffffffc8
   13a88:	b	13774 <__lxstat64@plt+0x27d0>
   13a8c:	ldr	r0, [sp, #40]	; 0x28
   13a90:	str	r4, [sp, #88]	; 0x58
   13a94:	cmp	r0, #1
   13a98:	bne	13ba8 <__lxstat64@plt+0x2c04>
   13a9c:	str	lr, [sp, #28]
   13aa0:	bl	10e9c <__ctype_b_loc@plt>
   13aa4:	ldr	r0, [r0]
   13aa8:	ldr	ip, [fp, #-80]	; 0xffffffb0
   13aac:	mov	r2, #1
   13ab0:	add	r0, r0, r6, lsl #1
   13ab4:	ldrb	r0, [r0, #1]
   13ab8:	ubfx	r9, r0, #6, #1
   13abc:	ldr	r0, [sp, #52]	; 0x34
   13ac0:	cmp	r2, #1
   13ac4:	orr	r0, r9, r0
   13ac8:	bhi	13e04 <__lxstat64@plt+0x2e60>
   13acc:	tst	r0, #1
   13ad0:	beq	13e04 <__lxstat64@plt+0x2e60>
   13ad4:	ldr	lr, [sp, #28]
   13ad8:	ldr	r4, [sp, #88]	; 0x58
   13adc:	b	13774 <__lxstat64@plt+0x27d0>
   13ae0:	ldr	r1, [sp, #48]	; 0x30
   13ae4:	mov	sl, #0
   13ae8:	mov	r0, #92	; 0x5c
   13aec:	cmp	r1, #0
   13af0:	beq	13b68 <__lxstat64@plt+0x2bc4>
   13af4:	mov	r6, #92	; 0x5c
   13af8:	mov	r9, #0
   13afc:	cmp	sl, #0
   13b00:	bne	13b38 <__lxstat64@plt+0x2b94>
   13b04:	ldr	r0, [fp, #-56]	; 0xffffffc8
   13b08:	tst	r0, #1
   13b0c:	beq	13b38 <__lxstat64@plt+0x2b94>
   13b10:	cmp	r8, r4
   13b14:	movcc	r0, #39	; 0x27
   13b18:	strbcc	r0, [r5, r8]
   13b1c:	add	r0, r8, #1
   13b20:	add	r8, r8, #2
   13b24:	cmp	r0, r4
   13b28:	movcc	r1, #39	; 0x27
   13b2c:	strbcc	r1, [r5, r0]
   13b30:	mov	r0, #0
   13b34:	str	r0, [fp, #-56]	; 0xffffffc8
   13b38:	mov	r1, r9
   13b3c:	mov	r0, r6
   13b40:	cmp	r8, r4
   13b44:	strbcc	r0, [r5, r8]
   13b48:	ldr	r0, [fp, #-48]	; 0xffffffd0
   13b4c:	add	r8, r8, #1
   13b50:	and	r0, r0, r1
   13b54:	str	r0, [fp, #-48]	; 0xffffffd0
   13b58:	add	r7, r7, #1
   13b5c:	cmn	lr, #1
   13b60:	bne	134a0 <__lxstat64@plt+0x24fc>
   13b64:	b	134ac <__lxstat64@plt+0x2508>
   13b68:	ldr	r1, [sp, #84]	; 0x54
   13b6c:	mov	sl, #0
   13b70:	mov	r9, #0
   13b74:	tst	r1, #1
   13b78:	mov	r1, #0
   13b7c:	beq	13774 <__lxstat64@plt+0x27d0>
   13b80:	b	137bc <__lxstat64@plt+0x2818>
   13b84:	ldr	r0, [sp, #36]	; 0x24
   13b88:	mov	r6, #0
   13b8c:	mov	sl, #0
   13b90:	mov	r9, #0
   13b94:	cmp	r0, #0
   13b98:	beq	13774 <__lxstat64@plt+0x27d0>
   13b9c:	b	13b58 <__lxstat64@plt+0x2bb4>
   13ba0:	mov	r9, #1
   13ba4:	b	13774 <__lxstat64@plt+0x27d0>
   13ba8:	mov	r0, #0
   13bac:	cmn	lr, #1
   13bb0:	sub	r4, fp, #40	; 0x28
   13bb4:	str	r0, [fp, #-36]	; 0xffffffdc
   13bb8:	str	r0, [fp, #-40]	; 0xffffffd8
   13bbc:	bne	13bd0 <__lxstat64@plt+0x2c2c>
   13bc0:	mov	r0, ip
   13bc4:	bl	10ec0 <strlen@plt>
   13bc8:	ldr	ip, [fp, #-80]	; 0xffffffb0
   13bcc:	mov	lr, r0
   13bd0:	ldr	r0, [sp, #72]	; 0x48
   13bd4:	mov	r9, #1
   13bd8:	mov	r2, #0
   13bdc:	str	lr, [sp, #28]
   13be0:	add	r0, r0, r7
   13be4:	str	r0, [sp, #20]
   13be8:	b	13c2c <__lxstat64@plt+0x2c88>
   13bec:	ldr	r5, [sp, #44]	; 0x2c
   13bf0:	add	r5, r0, r5
   13bf4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13bf8:	bl	10e00 <iswprint@plt>
   13bfc:	cmp	r0, #0
   13c00:	sub	r4, fp, #40	; 0x28
   13c04:	movwne	r0, #1
   13c08:	and	r9, r9, r0
   13c0c:	mov	r0, r4
   13c10:	bl	10dc4 <mbsinit@plt>
   13c14:	mov	r2, r5
   13c18:	ldr	lr, [sp, #28]
   13c1c:	ldr	r5, [fp, #-84]	; 0xffffffac
   13c20:	ldr	ip, [fp, #-80]	; 0xffffffb0
   13c24:	cmp	r0, #0
   13c28:	bne	13abc <__lxstat64@plt+0x2b18>
   13c2c:	add	r0, r2, r7
   13c30:	str	r2, [sp, #44]	; 0x2c
   13c34:	mov	r3, r4
   13c38:	add	r1, ip, r0
   13c3c:	str	r0, [sp, #24]
   13c40:	sub	r2, lr, r0
   13c44:	sub	r0, fp, #44	; 0x2c
   13c48:	bl	16100 <__lxstat64@plt+0x515c>
   13c4c:	cmp	r0, #0
   13c50:	beq	13ff4 <__lxstat64@plt+0x3050>
   13c54:	cmn	r0, #1
   13c58:	beq	13fb0 <__lxstat64@plt+0x300c>
   13c5c:	ldr	lr, [sp, #28]
   13c60:	cmn	r0, #2
   13c64:	beq	13fb8 <__lxstat64@plt+0x3014>
   13c68:	ldr	r2, [sp, #64]	; 0x40
   13c6c:	ldr	r4, [sp, #88]	; 0x58
   13c70:	ldr	ip, [sp, #84]	; 0x54
   13c74:	cmp	r0, #2
   13c78:	mov	r1, #0
   13c7c:	movwcc	r1, #1
   13c80:	eor	r2, r2, #1
   13c84:	orrs	r1, r2, r1
   13c88:	bne	13bec <__lxstat64@plt+0x2c48>
   13c8c:	ldr	r1, [sp, #44]	; 0x2c
   13c90:	ldr	r2, [sp, #20]
   13c94:	add	r1, r2, r1
   13c98:	sub	r2, r0, #1
   13c9c:	b	13cac <__lxstat64@plt+0x2d08>
   13ca0:	add	r1, r1, #1
   13ca4:	subs	r2, r2, #1
   13ca8:	beq	13bec <__lxstat64@plt+0x2c48>
   13cac:	ldrb	r3, [r1]
   13cb0:	sub	r3, r3, #91	; 0x5b
   13cb4:	cmp	r3, #33	; 0x21
   13cb8:	bhi	13ca0 <__lxstat64@plt+0x2cfc>
   13cbc:	add	r5, pc, #0
   13cc0:	ldr	pc, [r5, r3, lsl #2]
   13cc4:	andeq	r4, r1, r8, lsr #1
   13cc8:	andeq	r4, r1, r8, lsr #1
   13ccc:	andeq	r3, r1, r0, lsr #25
   13cd0:	andeq	r4, r1, r8, lsr #1
   13cd4:	andeq	r3, r1, r0, lsr #25
   13cd8:	andeq	r4, r1, r8, lsr #1
   13cdc:	andeq	r3, r1, r0, lsr #25
   13ce0:	andeq	r3, r1, r0, lsr #25
   13ce4:	andeq	r3, r1, r0, lsr #25
   13ce8:	andeq	r3, r1, r0, lsr #25
   13cec:	andeq	r3, r1, r0, lsr #25
   13cf0:	andeq	r3, r1, r0, lsr #25
   13cf4:	andeq	r3, r1, r0, lsr #25
   13cf8:	andeq	r3, r1, r0, lsr #25
   13cfc:	andeq	r3, r1, r0, lsr #25
   13d00:	andeq	r3, r1, r0, lsr #25
   13d04:	andeq	r3, r1, r0, lsr #25
   13d08:	andeq	r3, r1, r0, lsr #25
   13d0c:	andeq	r3, r1, r0, lsr #25
   13d10:	andeq	r3, r1, r0, lsr #25
   13d14:	andeq	r3, r1, r0, lsr #25
   13d18:	andeq	r3, r1, r0, lsr #25
   13d1c:	andeq	r3, r1, r0, lsr #25
   13d20:	andeq	r3, r1, r0, lsr #25
   13d24:	andeq	r3, r1, r0, lsr #25
   13d28:	andeq	r3, r1, r0, lsr #25
   13d2c:	andeq	r3, r1, r0, lsr #25
   13d30:	andeq	r3, r1, r0, lsr #25
   13d34:	andeq	r3, r1, r0, lsr #25
   13d38:	andeq	r3, r1, r0, lsr #25
   13d3c:	andeq	r3, r1, r0, lsr #25
   13d40:	andeq	r3, r1, r0, lsr #25
   13d44:	andeq	r3, r1, r0, lsr #25
   13d48:	andeq	r4, r1, r8, lsr #1
   13d4c:	mov	r8, r0
   13d50:	b	13774 <__lxstat64@plt+0x27d0>
   13d54:	ldr	r0, [sp, #32]
   13d58:	cmp	r0, #0
   13d5c:	beq	13dfc <__lxstat64@plt+0x2e58>
   13d60:	add	r0, r7, #2
   13d64:	cmp	r0, lr
   13d68:	bcs	13dfc <__lxstat64@plt+0x2e58>
   13d6c:	add	r1, r7, ip
   13d70:	ldrb	r1, [r1, #1]
   13d74:	cmp	r1, #63	; 0x3f
   13d78:	bne	13dfc <__lxstat64@plt+0x2e58>
   13d7c:	ldrb	r9, [ip, r0]
   13d80:	sub	r2, r9, #33	; 0x21
   13d84:	cmp	r2, #29
   13d88:	bhi	13dfc <__lxstat64@plt+0x2e58>
   13d8c:	movw	r1, #20929	; 0x51c1
   13d90:	mov	r3, #1
   13d94:	movt	r1, #14336	; 0x3800
   13d98:	tst	r1, r3, lsl r2
   13d9c:	beq	13dfc <__lxstat64@plt+0x2e58>
   13da0:	ldr	r1, [fp, #-76]	; 0xffffffb4
   13da4:	tst	r1, #1
   13da8:	bne	140cc <__lxstat64@plt+0x3128>
   13dac:	cmp	r8, r4
   13db0:	add	r2, r8, #1
   13db4:	mov	r6, r9
   13db8:	mov	r7, r0
   13dbc:	mov	r9, #0
   13dc0:	movcc	r1, #63	; 0x3f
   13dc4:	strbcc	r1, [r5, r8]
   13dc8:	cmp	r2, r4
   13dcc:	movcc	r1, #34	; 0x22
   13dd0:	strbcc	r1, [r5, r2]
   13dd4:	add	r2, r8, #2
   13dd8:	cmp	r2, r4
   13ddc:	movcc	r1, #34	; 0x22
   13de0:	strbcc	r1, [r5, r2]
   13de4:	add	r2, r8, #3
   13de8:	add	r8, r8, #4
   13dec:	cmp	r2, r4
   13df0:	movcc	r1, #63	; 0x3f
   13df4:	strbcc	r1, [r5, r2]
   13df8:	b	13774 <__lxstat64@plt+0x27d0>
   13dfc:	mov	r9, #0
   13e00:	b	13774 <__lxstat64@plt+0x27d0>
   13e04:	ldr	lr, [sp, #28]
   13e08:	ldr	r4, [fp, #-56]	; 0xffffffc8
   13e0c:	add	r1, r2, r7
   13e10:	mov	r2, #0
   13e14:	str	r1, [sp, #44]	; 0x2c
   13e18:	tst	r0, #1
   13e1c:	bne	13f38 <__lxstat64@plt+0x2f94>
   13e20:	ldr	r1, [fp, #-76]	; 0xffffffb4
   13e24:	tst	r1, #1
   13e28:	bne	140c8 <__lxstat64@plt+0x3124>
   13e2c:	ldr	r1, [fp, #-68]	; 0xffffffbc
   13e30:	subs	r2, r1, #2
   13e34:	movwne	r2, #1
   13e38:	orr	r2, r2, r4
   13e3c:	tst	r2, #1
   13e40:	bne	13e84 <__lxstat64@plt+0x2ee0>
   13e44:	ldr	r1, [sp, #88]	; 0x58
   13e48:	add	r2, r8, #1
   13e4c:	mov	r4, #1
   13e50:	cmp	r8, r1
   13e54:	movcc	r1, #39	; 0x27
   13e58:	strbcc	r1, [r5, r8]
   13e5c:	ldr	r1, [sp, #88]	; 0x58
   13e60:	cmp	r2, r1
   13e64:	movcc	r1, #36	; 0x24
   13e68:	strbcc	r1, [r5, r2]
   13e6c:	ldr	r1, [sp, #88]	; 0x58
   13e70:	add	r2, r8, #2
   13e74:	add	r8, r8, #3
   13e78:	cmp	r2, r1
   13e7c:	movcc	r1, #39	; 0x27
   13e80:	strbcc	r1, [r5, r2]
   13e84:	ldr	r1, [sp, #88]	; 0x58
   13e88:	add	r2, r8, #1
   13e8c:	cmp	r8, r1
   13e90:	movcc	r1, #92	; 0x5c
   13e94:	strbcc	r1, [r5, r8]
   13e98:	ldr	r1, [sp, #88]	; 0x58
   13e9c:	cmp	r2, r1
   13ea0:	bcs	13eb4 <__lxstat64@plt+0x2f10>
   13ea4:	uxtb	r3, r6
   13ea8:	mov	r1, #48	; 0x30
   13eac:	orr	r3, r1, r3, lsr #6
   13eb0:	strb	r3, [r5, r2]
   13eb4:	ldr	r1, [sp, #88]	; 0x58
   13eb8:	add	r2, r8, #2
   13ebc:	add	r8, r8, #3
   13ec0:	cmp	r2, r1
   13ec4:	lsrcc	r3, r6, #3
   13ec8:	movcc	r1, #6
   13ecc:	bficc	r3, r1, #3, #29
   13ed0:	mov	r1, #6
   13ed4:	bfi	r6, r1, #3, #29
   13ed8:	strbcc	r3, [r5, r2]
   13edc:	mov	r2, #1
   13ee0:	b	13f60 <__lxstat64@plt+0x2fbc>
   13ee4:	ldr	r1, [sp, #88]	; 0x58
   13ee8:	ldr	r5, [fp, #-84]	; 0xffffffac
   13eec:	ldr	r4, [sp, #88]	; 0x58
   13ef0:	cmp	r8, r1
   13ef4:	movcc	r1, #39	; 0x27
   13ef8:	strbcc	r1, [r5, r8]
   13efc:	add	r1, r8, #1
   13f00:	add	r8, r8, #2
   13f04:	cmp	r1, r4
   13f08:	movcc	r4, #39	; 0x27
   13f0c:	strbcc	r4, [r5, r1]
   13f10:	mov	r4, #0
   13f14:	ldr	r1, [sp, #88]	; 0x58
   13f18:	cmp	r8, r1
   13f1c:	ldr	r1, [sp, #72]	; 0x48
   13f20:	strbcc	r6, [r5, r8]
   13f24:	add	r8, r8, #1
   13f28:	ldrb	r6, [r1, r7]
   13f2c:	mov	r7, r3
   13f30:	tst	r0, #1
   13f34:	beq	13e20 <__lxstat64@plt+0x2e7c>
   13f38:	ldr	r1, [fp, #-52]	; 0xffffffcc
   13f3c:	tst	r1, #1
   13f40:	beq	13f58 <__lxstat64@plt+0x2fb4>
   13f44:	ldr	r1, [sp, #88]	; 0x58
   13f48:	cmp	r8, r1
   13f4c:	movcc	r1, #92	; 0x5c
   13f50:	strbcc	r1, [r5, r8]
   13f54:	add	r8, r8, #1
   13f58:	mov	r1, #0
   13f5c:	str	r1, [fp, #-52]	; 0xffffffcc
   13f60:	ldr	r1, [sp, #44]	; 0x2c
   13f64:	add	r3, r7, #1
   13f68:	and	sl, r2, #1
   13f6c:	cmp	r1, r3
   13f70:	bls	13f94 <__lxstat64@plt+0x2ff0>
   13f74:	cmp	sl, #0
   13f78:	mvn	r5, r4
   13f7c:	movwne	sl, #1
   13f80:	orr	r5, r5, sl
   13f84:	tst	r5, #1
   13f88:	beq	13ee4 <__lxstat64@plt+0x2f40>
   13f8c:	ldr	r5, [fp, #-84]	; 0xffffffac
   13f90:	b	13f14 <__lxstat64@plt+0x2f70>
   13f94:	str	r4, [fp, #-56]	; 0xffffffc8
   13f98:	ldr	r4, [sp, #88]	; 0x58
   13f9c:	cmp	sl, #0
   13fa0:	movwne	sl, #1
   13fa4:	cmp	sl, #0
   13fa8:	beq	13b04 <__lxstat64@plt+0x2b60>
   13fac:	b	13b38 <__lxstat64@plt+0x2b94>
   13fb0:	mov	r9, #0
   13fb4:	b	13ff4 <__lxstat64@plt+0x3050>
   13fb8:	ldr	r0, [sp, #24]
   13fbc:	mov	r9, #0
   13fc0:	cmp	lr, r0
   13fc4:	bls	13ff4 <__lxstat64@plt+0x3050>
   13fc8:	ldr	ip, [fp, #-80]	; 0xffffffb0
   13fcc:	ldr	r2, [sp, #44]	; 0x2c
   13fd0:	add	r0, ip, r7
   13fd4:	ldrb	r1, [r0, r2]
   13fd8:	cmp	r1, #0
   13fdc:	beq	13abc <__lxstat64@plt+0x2b18>
   13fe0:	add	r2, r2, #1
   13fe4:	add	r1, r7, r2
   13fe8:	cmp	r1, lr
   13fec:	bcc	13fd4 <__lxstat64@plt+0x3030>
   13ff0:	b	13abc <__lxstat64@plt+0x2b18>
   13ff4:	ldr	ip, [fp, #-80]	; 0xffffffb0
   13ff8:	ldr	r2, [sp, #44]	; 0x2c
   13ffc:	b	13abc <__lxstat64@plt+0x2b18>
   14000:	mov	lr, r7
   14004:	b	1400c <__lxstat64@plt+0x3068>
   14008:	mvn	lr, #0
   1400c:	ldr	r1, [fp, #-68]	; 0xffffffbc
   14010:	ldr	r2, [fp, #-76]	; 0xffffffb4
   14014:	eor	r0, r1, #2
   14018:	orr	r0, r0, r8
   1401c:	clz	r0, r0
   14020:	lsr	r0, r0, #5
   14024:	tst	r2, r0
   14028:	bne	140cc <__lxstat64@plt+0x3128>
   1402c:	subs	r0, r1, #2
   14030:	movwne	r0, #1
   14034:	orr	r0, r2, r0
   14038:	tst	r0, #1
   1403c:	ldreq	r0, [sp, #60]	; 0x3c
   14040:	eoreq	r0, r0, #1
   14044:	tsteq	r0, #1
   14048:	bne	14160 <__lxstat64@plt+0x31bc>
   1404c:	ldr	r0, [fp, #-48]	; 0xffffffd0
   14050:	mov	sl, lr
   14054:	tst	r0, #1
   14058:	bne	1412c <__lxstat64@plt+0x3188>
   1405c:	ldr	r6, [sp, #56]	; 0x38
   14060:	mov	r9, #0
   14064:	cmp	r6, #0
   14068:	beq	14158 <__lxstat64@plt+0x31b4>
   1406c:	ldr	r0, [sp, #84]	; 0x54
   14070:	mov	r1, #0
   14074:	mov	r7, #2
   14078:	cmp	r4, #0
   1407c:	str	r1, [fp, #-48]	; 0xffffffd0
   14080:	mov	r1, #0
   14084:	str	r1, [fp, #-76]	; 0xffffffb4
   14088:	beq	13228 <__lxstat64@plt+0x2284>
   1408c:	b	14160 <__lxstat64@plt+0x31bc>
   14090:	ldr	ip, [fp, #-80]	; 0xffffffb0
   14094:	ldr	r1, [fp, #12]
   14098:	ldr	r2, [fp, #-68]	; 0xffffffbc
   1409c:	mov	lr, r4
   140a0:	mov	r4, r6
   140a4:	b	140ec <__lxstat64@plt+0x3148>
   140a8:	tst	ip, #1
   140ac:	ldr	r5, [fp, #-84]	; 0xffffffac
   140b0:	ldr	ip, [fp, #-80]	; 0xffffffb0
   140b4:	ldr	r1, [fp, #12]
   140b8:	mov	r0, #2
   140bc:	movwne	r0, #4
   140c0:	mov	r2, r0
   140c4:	b	140ec <__lxstat64@plt+0x3148>
   140c8:	ldr	r4, [sp, #88]	; 0x58
   140cc:	ldr	r1, [sp, #84]	; 0x54
   140d0:	mov	r0, #2
   140d4:	tst	r1, #1
   140d8:	movwne	r0, #4
   140dc:	ldr	r2, [fp, #-68]	; 0xffffffbc
   140e0:	ldr	r1, [fp, #12]
   140e4:	cmp	r2, #2
   140e8:	moveq	r2, r0
   140ec:	mov	r0, #0
   140f0:	bic	r1, r1, #2
   140f4:	str	r2, [sp]
   140f8:	mov	r2, ip
   140fc:	mov	r3, lr
   14100:	str	r0, [sp, #8]
   14104:	ldr	r0, [sp, #76]	; 0x4c
   14108:	str	r1, [sp, #4]
   1410c:	mov	r1, r4
   14110:	str	r0, [sp, #12]
   14114:	ldr	r0, [sp, #80]	; 0x50
   14118:	str	r0, [sp, #16]
   1411c:	mov	r0, r5
   14120:	bl	13198 <__lxstat64@plt+0x21f4>
   14124:	mov	r8, r0
   14128:	b	141ac <__lxstat64@plt+0x3208>
   1412c:	mov	r0, #5
   14130:	ldr	r1, [sp, #56]	; 0x38
   14134:	ldr	r2, [fp, #-80]	; 0xffffffb0
   14138:	mov	r3, sl
   1413c:	str	r0, [sp]
   14140:	ldr	r0, [fp, #12]
   14144:	str	r0, [sp, #4]
   14148:	ldr	r0, [fp, #16]
   1414c:	str	r0, [sp, #8]
   14150:	ldr	r0, [sp, #76]	; 0x4c
   14154:	b	14110 <__lxstat64@plt+0x316c>
   14158:	mov	r0, #0
   1415c:	str	r0, [fp, #-76]	; 0xffffffb4
   14160:	ldr	r1, [fp, #-88]	; 0xffffffa8
   14164:	cmp	r1, #0
   14168:	beq	141a0 <__lxstat64@plt+0x31fc>
   1416c:	ldr	r0, [fp, #-76]	; 0xffffffb4
   14170:	tst	r0, #1
   14174:	bne	141a0 <__lxstat64@plt+0x31fc>
   14178:	ldrb	r0, [r1]
   1417c:	cmp	r0, #0
   14180:	beq	141a0 <__lxstat64@plt+0x31fc>
   14184:	add	r1, r1, #1
   14188:	cmp	r8, r4
   1418c:	strbcc	r0, [r5, r8]
   14190:	add	r8, r8, #1
   14194:	ldrb	r0, [r1], #1
   14198:	cmp	r0, #0
   1419c:	bne	14188 <__lxstat64@plt+0x31e4>
   141a0:	cmp	r8, r4
   141a4:	movcc	r0, #0
   141a8:	strbcc	r0, [r5, r8]
   141ac:	mov	r0, r8
   141b0:	sub	sp, fp, #28
   141b4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   141b8:	mov	r0, #4
   141bc:	b	140dc <__lxstat64@plt+0x3138>
   141c0:	bl	10f98 <abort@plt>
   141c4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   141c8:	add	fp, sp, #28
   141cc:	sub	sp, sp, #28
   141d0:	movw	r5, #33112	; 0x8158
   141d4:	cmp	r2, #0
   141d8:	mov	r4, r1
   141dc:	mov	r7, r0
   141e0:	str	r0, [sp, #20]
   141e4:	movt	r5, #2
   141e8:	movne	r5, r2
   141ec:	bl	10ecc <__errno_location@plt>
   141f0:	mov	sl, r0
   141f4:	ldr	r2, [r5, #40]	; 0x28
   141f8:	ldr	r3, [r5, #44]	; 0x2c
   141fc:	ldm	r5, {r0, r1}
   14200:	orr	r8, r1, #1
   14204:	add	r9, r5, #8
   14208:	mov	r1, #0
   1420c:	ldr	r6, [sl]
   14210:	stm	sp, {r0, r8, r9}
   14214:	mov	r0, #0
   14218:	str	r2, [sp, #12]
   1421c:	str	r3, [sp, #16]
   14220:	mov	r2, r7
   14224:	mov	r3, r4
   14228:	str	r6, [sp, #24]
   1422c:	mov	r6, r4
   14230:	bl	13198 <__lxstat64@plt+0x21f4>
   14234:	add	r7, r0, #1
   14238:	mov	r0, r7
   1423c:	bl	15710 <__lxstat64@plt+0x476c>
   14240:	mov	r4, r0
   14244:	ldr	r0, [r5]
   14248:	ldr	r2, [r5, #44]	; 0x2c
   1424c:	ldr	r1, [r5, #40]	; 0x28
   14250:	mov	r3, r6
   14254:	stm	sp, {r0, r8, r9}
   14258:	str	r2, [sp, #16]
   1425c:	ldr	r2, [sp, #20]
   14260:	str	r1, [sp, #12]
   14264:	mov	r0, r4
   14268:	mov	r1, r7
   1426c:	bl	13198 <__lxstat64@plt+0x21f4>
   14270:	ldr	r0, [sp, #24]
   14274:	str	r0, [sl]
   14278:	mov	r0, r4
   1427c:	sub	sp, fp, #28
   14280:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14284:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14288:	add	fp, sp, #28
   1428c:	sub	sp, sp, #36	; 0x24
   14290:	movw	r8, #33112	; 0x8158
   14294:	cmp	r3, #0
   14298:	mov	r4, r2
   1429c:	str	r2, [sp, #24]
   142a0:	mov	r5, r1
   142a4:	mov	r6, r0
   142a8:	str	r0, [sp, #20]
   142ac:	movt	r8, #2
   142b0:	movne	r8, r3
   142b4:	bl	10ecc <__errno_location@plt>
   142b8:	str	r0, [sp, #28]
   142bc:	ldr	r1, [r8, #40]	; 0x28
   142c0:	ldr	r2, [r8, #44]	; 0x2c
   142c4:	ldr	r7, [r0]
   142c8:	cmp	r4, #0
   142cc:	add	sl, r8, #8
   142d0:	mov	r0, #0
   142d4:	ldm	r8, {r3, r9}
   142d8:	orreq	r9, r9, #1
   142dc:	stm	sp, {r3, r9, sl}
   142e0:	str	r1, [sp, #12]
   142e4:	str	r2, [sp, #16]
   142e8:	mov	r1, #0
   142ec:	mov	r2, r6
   142f0:	mov	r3, r5
   142f4:	str	r7, [sp, #32]
   142f8:	mov	r7, r5
   142fc:	bl	13198 <__lxstat64@plt+0x21f4>
   14300:	add	r4, r0, #1
   14304:	mov	r5, r0
   14308:	mov	r0, r4
   1430c:	bl	15710 <__lxstat64@plt+0x476c>
   14310:	mov	r6, r0
   14314:	ldr	r0, [r8]
   14318:	ldr	r2, [r8, #44]	; 0x2c
   1431c:	ldr	r1, [r8, #40]	; 0x28
   14320:	mov	r3, r7
   14324:	stm	sp, {r0, r9, sl}
   14328:	str	r2, [sp, #16]
   1432c:	ldr	r2, [sp, #20]
   14330:	str	r1, [sp, #12]
   14334:	mov	r0, r6
   14338:	mov	r1, r4
   1433c:	bl	13198 <__lxstat64@plt+0x21f4>
   14340:	ldr	r0, [sp, #24]
   14344:	ldr	r1, [sp, #32]
   14348:	ldr	r2, [sp, #28]
   1434c:	cmp	r0, #0
   14350:	str	r1, [r2]
   14354:	strne	r5, [r0]
   14358:	mov	r0, r6
   1435c:	sub	sp, fp, #28
   14360:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14364:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   14368:	add	fp, sp, #24
   1436c:	movw	r5, #33004	; 0x80ec
   14370:	movw	r8, #33000	; 0x80e8
   14374:	movt	r5, #2
   14378:	movt	r8, #2
   1437c:	ldr	r0, [r5]
   14380:	ldr	r4, [r8]
   14384:	cmp	r0, #2
   14388:	blt	143b4 <__lxstat64@plt+0x3410>
   1438c:	add	r7, r4, #12
   14390:	mov	r6, #0
   14394:	ldr	r0, [r7, r6, lsl #3]
   14398:	bl	15ff8 <__lxstat64@plt+0x5054>
   1439c:	ldr	r1, [r5]
   143a0:	add	r2, r6, #2
   143a4:	add	r0, r6, #1
   143a8:	mov	r6, r0
   143ac:	cmp	r2, r1
   143b0:	blt	14394 <__lxstat64@plt+0x33f0>
   143b4:	ldr	r0, [r4, #4]
   143b8:	movw	r9, #33160	; 0x8188
   143bc:	movw	r7, #33008	; 0x80f0
   143c0:	movt	r9, #2
   143c4:	movt	r7, #2
   143c8:	cmp	r0, r9
   143cc:	beq	143dc <__lxstat64@plt+0x3438>
   143d0:	bl	15ff8 <__lxstat64@plt+0x5054>
   143d4:	mov	r0, #256	; 0x100
   143d8:	stm	r7, {r0, r9}
   143dc:	cmp	r4, r7
   143e0:	beq	143f0 <__lxstat64@plt+0x344c>
   143e4:	mov	r0, r4
   143e8:	bl	15ff8 <__lxstat64@plt+0x5054>
   143ec:	str	r7, [r8]
   143f0:	mov	r0, #1
   143f4:	str	r0, [r5]
   143f8:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   143fc:	movw	r3, #33112	; 0x8158
   14400:	mvn	r2, #0
   14404:	movt	r3, #2
   14408:	b	1440c <__lxstat64@plt+0x3468>
   1440c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14410:	add	fp, sp, #28
   14414:	sub	sp, sp, #44	; 0x2c
   14418:	mov	r7, r3
   1441c:	str	r2, [sp, #36]	; 0x24
   14420:	str	r1, [sp, #32]
   14424:	mov	r5, r0
   14428:	bl	10ecc <__errno_location@plt>
   1442c:	cmp	r5, #0
   14430:	bmi	145a0 <__lxstat64@plt+0x35fc>
   14434:	cmn	r5, #-2147483647	; 0x80000001
   14438:	beq	145a0 <__lxstat64@plt+0x35fc>
   1443c:	movw	r8, #33004	; 0x80ec
   14440:	movw	r4, #33000	; 0x80e8
   14444:	str	r0, [sp, #28]
   14448:	ldr	r0, [r0]
   1444c:	movt	r8, #2
   14450:	movt	r4, #2
   14454:	ldr	r1, [r8]
   14458:	ldr	r6, [r4]
   1445c:	str	r0, [sp, #24]
   14460:	cmp	r1, r5
   14464:	ble	14470 <__lxstat64@plt+0x34cc>
   14468:	mov	sl, r6
   1446c:	b	144dc <__lxstat64@plt+0x3538>
   14470:	movw	r9, #33008	; 0x80f0
   14474:	mov	r0, #8
   14478:	str	r1, [fp, #-32]	; 0xffffffe0
   1447c:	sub	r1, r5, r1
   14480:	mvn	r3, #-2147483648	; 0x80000000
   14484:	movt	r9, #2
   14488:	str	r0, [sp]
   1448c:	add	r2, r1, #1
   14490:	sub	r1, fp, #32
   14494:	subs	r0, r6, r9
   14498:	movne	r0, r6
   1449c:	bl	15910 <__lxstat64@plt+0x496c>
   144a0:	mov	sl, r0
   144a4:	cmp	r6, r9
   144a8:	str	r0, [r4]
   144ac:	bne	144b8 <__lxstat64@plt+0x3514>
   144b0:	ldrd	r0, [r9]
   144b4:	stm	sl, {r0, r1}
   144b8:	ldr	r1, [r8]
   144bc:	ldr	r2, [fp, #-32]	; 0xffffffe0
   144c0:	add	r0, sl, r1, lsl #3
   144c4:	sub	r1, r2, r1
   144c8:	lsl	r2, r1, #3
   144cc:	mov	r1, #0
   144d0:	bl	10ef0 <memset@plt>
   144d4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   144d8:	str	r0, [r8]
   144dc:	mov	r9, sl
   144e0:	ldm	r7, {r0, r1}
   144e4:	orr	r8, r1, #1
   144e8:	add	r1, r7, #8
   144ec:	ldr	r2, [r7, #40]	; 0x28
   144f0:	ldr	r3, [r7, #44]	; 0x2c
   144f4:	ldr	r6, [r9, r5, lsl #3]!
   144f8:	str	r1, [sp, #20]
   144fc:	ldr	r4, [r9, #4]!
   14500:	stm	sp, {r0, r8}
   14504:	add	r0, sp, #8
   14508:	stm	r0, {r1, r2, r3}
   1450c:	ldr	r2, [sp, #32]
   14510:	ldr	r3, [sp, #36]	; 0x24
   14514:	mov	r1, r6
   14518:	mov	r0, r4
   1451c:	bl	13198 <__lxstat64@plt+0x21f4>
   14520:	cmp	r6, r0
   14524:	bhi	14588 <__lxstat64@plt+0x35e4>
   14528:	add	r6, r0, #1
   1452c:	movw	r0, #33160	; 0x8188
   14530:	movt	r0, #2
   14534:	str	r6, [sl, r5, lsl #3]
   14538:	cmp	r4, r0
   1453c:	beq	14548 <__lxstat64@plt+0x35a4>
   14540:	mov	r0, r4
   14544:	bl	15ff8 <__lxstat64@plt+0x5054>
   14548:	mov	r0, r6
   1454c:	bl	15710 <__lxstat64@plt+0x476c>
   14550:	str	r0, [r9]
   14554:	mov	r4, r0
   14558:	add	r3, sp, #8
   1455c:	ldr	r0, [r7]
   14560:	ldr	r1, [r7, #40]	; 0x28
   14564:	ldr	r2, [r7, #44]	; 0x2c
   14568:	stm	sp, {r0, r8}
   1456c:	ldr	r0, [sp, #20]
   14570:	stm	r3, {r0, r1, r2}
   14574:	ldr	r2, [sp, #32]
   14578:	ldr	r3, [sp, #36]	; 0x24
   1457c:	mov	r0, r4
   14580:	mov	r1, r6
   14584:	bl	13198 <__lxstat64@plt+0x21f4>
   14588:	ldr	r0, [sp, #28]
   1458c:	ldr	r1, [sp, #24]
   14590:	str	r1, [r0]
   14594:	mov	r0, r4
   14598:	sub	sp, fp, #28
   1459c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   145a0:	bl	10f98 <abort@plt>
   145a4:	movw	r3, #33112	; 0x8158
   145a8:	movt	r3, #2
   145ac:	b	1440c <__lxstat64@plt+0x3468>
   145b0:	movw	r3, #33112	; 0x8158
   145b4:	mov	r1, r0
   145b8:	mov	r0, #0
   145bc:	mvn	r2, #0
   145c0:	movt	r3, #2
   145c4:	b	1440c <__lxstat64@plt+0x3468>
   145c8:	movw	r3, #33112	; 0x8158
   145cc:	mov	r2, r1
   145d0:	mov	r1, r0
   145d4:	mov	r0, #0
   145d8:	movt	r3, #2
   145dc:	b	1440c <__lxstat64@plt+0x3468>
   145e0:	push	{fp, lr}
   145e4:	mov	fp, sp
   145e8:	sub	sp, sp, #48	; 0x30
   145ec:	vmov.i32	q8, #0	; 0x00000000
   145f0:	mov	ip, #32
   145f4:	mov	r3, sp
   145f8:	mov	lr, r2
   145fc:	cmp	r1, #10
   14600:	add	r2, r3, #16
   14604:	vst1.64	{d16-d17}, [r3], ip
   14608:	vst1.64	{d16-d17}, [r2]
   1460c:	vst1.64	{d16-d17}, [r3]
   14610:	beq	14630 <__lxstat64@plt+0x368c>
   14614:	str	r1, [sp]
   14618:	mov	r3, sp
   1461c:	mov	r1, lr
   14620:	mvn	r2, #0
   14624:	bl	1440c <__lxstat64@plt+0x3468>
   14628:	mov	sp, fp
   1462c:	pop	{fp, pc}
   14630:	bl	10f98 <abort@plt>
   14634:	push	{r4, sl, fp, lr}
   14638:	add	fp, sp, #8
   1463c:	sub	sp, sp, #48	; 0x30
   14640:	vmov.i32	q8, #0	; 0x00000000
   14644:	mov	ip, r3
   14648:	mov	r3, sp
   1464c:	mov	lr, #32
   14650:	cmp	r1, #10
   14654:	add	r4, r3, #16
   14658:	vst1.64	{d16-d17}, [r3], lr
   1465c:	vst1.64	{d16-d17}, [r4]
   14660:	vst1.64	{d16-d17}, [r3]
   14664:	beq	14684 <__lxstat64@plt+0x36e0>
   14668:	str	r1, [sp]
   1466c:	mov	r1, r2
   14670:	mov	r3, sp
   14674:	mov	r2, ip
   14678:	bl	1440c <__lxstat64@plt+0x3468>
   1467c:	sub	sp, fp, #8
   14680:	pop	{r4, sl, fp, pc}
   14684:	bl	10f98 <abort@plt>
   14688:	push	{fp, lr}
   1468c:	mov	fp, sp
   14690:	sub	sp, sp, #48	; 0x30
   14694:	vmov.i32	q8, #0	; 0x00000000
   14698:	mov	r3, sp
   1469c:	mov	ip, #32
   146a0:	cmp	r0, #10
   146a4:	add	r2, r3, #16
   146a8:	vst1.64	{d16-d17}, [r3], ip
   146ac:	vst1.64	{d16-d17}, [r2]
   146b0:	vst1.64	{d16-d17}, [r3]
   146b4:	beq	146d4 <__lxstat64@plt+0x3730>
   146b8:	str	r0, [sp]
   146bc:	mov	r3, sp
   146c0:	mov	r0, #0
   146c4:	mvn	r2, #0
   146c8:	bl	1440c <__lxstat64@plt+0x3468>
   146cc:	mov	sp, fp
   146d0:	pop	{fp, pc}
   146d4:	bl	10f98 <abort@plt>
   146d8:	push	{fp, lr}
   146dc:	mov	fp, sp
   146e0:	sub	sp, sp, #48	; 0x30
   146e4:	vmov.i32	q8, #0	; 0x00000000
   146e8:	mov	r3, sp
   146ec:	mov	ip, #32
   146f0:	cmp	r0, #10
   146f4:	add	lr, r3, #16
   146f8:	vst1.64	{d16-d17}, [r3], ip
   146fc:	vst1.64	{d16-d17}, [lr]
   14700:	vst1.64	{d16-d17}, [r3]
   14704:	beq	14720 <__lxstat64@plt+0x377c>
   14708:	str	r0, [sp]
   1470c:	mov	r3, sp
   14710:	mov	r0, #0
   14714:	bl	1440c <__lxstat64@plt+0x3468>
   14718:	mov	sp, fp
   1471c:	pop	{fp, pc}
   14720:	bl	10f98 <abort@plt>
   14724:	push	{r4, sl, fp, lr}
   14728:	add	fp, sp, #8
   1472c:	sub	sp, sp, #48	; 0x30
   14730:	mov	lr, r0
   14734:	movw	r0, #33112	; 0x8158
   14738:	mov	ip, r1
   1473c:	mov	r1, #32
   14740:	mov	r4, #1
   14744:	movt	r0, #2
   14748:	add	r3, r0, #16
   1474c:	vld1.64	{d16-d17}, [r0], r1
   14750:	vld1.64	{d20-d21}, [r0]
   14754:	vld1.64	{d18-d19}, [r3]
   14758:	mov	r3, sp
   1475c:	add	r0, r3, #32
   14760:	add	r1, r3, #16
   14764:	vst1.64	{d20-d21}, [r0]
   14768:	mov	r0, #28
   1476c:	vst1.64	{d18-d19}, [r1]
   14770:	mov	r1, r3
   14774:	and	r0, r0, r2, lsr #3
   14778:	and	r2, r2, #31
   1477c:	vst1.64	{d16-d17}, [r1], r0
   14780:	ldr	r0, [r1, #8]
   14784:	bic	r4, r4, r0, lsr r2
   14788:	eor	r0, r0, r4, lsl r2
   1478c:	mov	r2, ip
   14790:	str	r0, [r1, #8]
   14794:	mov	r0, #0
   14798:	mov	r1, lr
   1479c:	bl	1440c <__lxstat64@plt+0x3468>
   147a0:	sub	sp, fp, #8
   147a4:	pop	{r4, sl, fp, pc}
   147a8:	push	{fp, lr}
   147ac:	mov	fp, sp
   147b0:	sub	sp, sp, #48	; 0x30
   147b4:	mov	ip, r0
   147b8:	movw	r0, #33112	; 0x8158
   147bc:	mov	r2, #32
   147c0:	movt	r0, #2
   147c4:	add	r3, r0, #16
   147c8:	vld1.64	{d16-d17}, [r0], r2
   147cc:	vld1.64	{d20-d21}, [r0]
   147d0:	vld1.64	{d18-d19}, [r3]
   147d4:	mov	r3, sp
   147d8:	add	r0, r3, #32
   147dc:	add	r2, r3, #16
   147e0:	vst1.64	{d20-d21}, [r0]
   147e4:	mov	r0, #28
   147e8:	vst1.64	{d18-d19}, [r2]
   147ec:	mov	r2, r3
   147f0:	and	r0, r0, r1, lsr #3
   147f4:	and	r1, r1, #31
   147f8:	vst1.64	{d16-d17}, [r2], r0
   147fc:	mov	r0, #1
   14800:	ldr	lr, [r2, #8]
   14804:	bic	r0, r0, lr, lsr r1
   14808:	eor	r0, lr, r0, lsl r1
   1480c:	mov	r1, ip
   14810:	str	r0, [r2, #8]
   14814:	mov	r0, #0
   14818:	mvn	r2, #0
   1481c:	bl	1440c <__lxstat64@plt+0x3468>
   14820:	mov	sp, fp
   14824:	pop	{fp, pc}
   14828:	push	{fp, lr}
   1482c:	mov	fp, sp
   14830:	sub	sp, sp, #48	; 0x30
   14834:	mov	r1, r0
   14838:	movw	r0, #33112	; 0x8158
   1483c:	mov	r3, #32
   14840:	movt	r0, #2
   14844:	add	r2, r0, #16
   14848:	vld1.64	{d16-d17}, [r0], r3
   1484c:	mov	r3, sp
   14850:	vld1.64	{d18-d19}, [r2]
   14854:	vld1.64	{d20-d21}, [r0]
   14858:	add	r2, r3, #16
   1485c:	add	r0, r3, #32
   14860:	vst1.64	{d18-d19}, [r2]
   14864:	vst1.64	{d20-d21}, [r0]
   14868:	mov	r0, #12
   1486c:	mov	r2, r3
   14870:	vst1.64	{d16-d17}, [r2], r0
   14874:	ldr	r0, [r2]
   14878:	orr	r0, r0, #67108864	; 0x4000000
   1487c:	str	r0, [r2]
   14880:	mov	r0, #0
   14884:	mvn	r2, #0
   14888:	bl	1440c <__lxstat64@plt+0x3468>
   1488c:	mov	sp, fp
   14890:	pop	{fp, pc}
   14894:	push	{fp, lr}
   14898:	mov	fp, sp
   1489c:	sub	sp, sp, #48	; 0x30
   148a0:	mov	ip, r1
   148a4:	mov	r1, r0
   148a8:	movw	r0, #33112	; 0x8158
   148ac:	mov	r2, #32
   148b0:	movt	r0, #2
   148b4:	add	r3, r0, #16
   148b8:	vld1.64	{d16-d17}, [r0], r2
   148bc:	vld1.64	{d18-d19}, [r3]
   148c0:	vld1.64	{d20-d21}, [r0]
   148c4:	mov	r3, sp
   148c8:	add	r2, r3, #16
   148cc:	add	r0, r3, #32
   148d0:	vst1.64	{d18-d19}, [r2]
   148d4:	vst1.64	{d20-d21}, [r0]
   148d8:	mov	r0, #12
   148dc:	mov	r2, r3
   148e0:	vst1.64	{d16-d17}, [r2], r0
   148e4:	ldr	r0, [r2]
   148e8:	orr	r0, r0, #67108864	; 0x4000000
   148ec:	str	r0, [r2]
   148f0:	mov	r0, #0
   148f4:	mov	r2, ip
   148f8:	bl	1440c <__lxstat64@plt+0x3468>
   148fc:	mov	sp, fp
   14900:	pop	{fp, pc}
   14904:	push	{r4, sl, fp, lr}
   14908:	add	fp, sp, #8
   1490c:	sub	sp, sp, #96	; 0x60
   14910:	vmov.i32	q8, #0	; 0x00000000
   14914:	mov	ip, r2
   14918:	mov	r2, sp
   1491c:	mov	r4, #28
   14920:	cmp	r1, #10
   14924:	mov	r3, r2
   14928:	add	lr, r2, #16
   1492c:	vst1.64	{d16-d17}, [r3], r4
   14930:	vst1.64	{d16-d17}, [lr]
   14934:	vst1.32	{d16-d17}, [r3]
   14938:	beq	14988 <__lxstat64@plt+0x39e4>
   1493c:	vld1.64	{d16-d17}, [r2], r4
   14940:	vld1.64	{d18-d19}, [lr]
   14944:	add	r3, sp, #48	; 0x30
   14948:	vld1.32	{d20-d21}, [r2]
   1494c:	add	r2, r3, #20
   14950:	add	r4, r3, #4
   14954:	vst1.32	{d18-d19}, [r2]
   14958:	add	r2, r3, #32
   1495c:	vst1.32	{d16-d17}, [r4]
   14960:	vst1.32	{d20-d21}, [r2]
   14964:	str	r1, [sp, #48]	; 0x30
   14968:	mvn	r2, #0
   1496c:	ldr	r1, [sp, #60]	; 0x3c
   14970:	orr	r1, r1, #67108864	; 0x4000000
   14974:	str	r1, [sp, #60]	; 0x3c
   14978:	mov	r1, ip
   1497c:	bl	1440c <__lxstat64@plt+0x3468>
   14980:	sub	sp, fp, #8
   14984:	pop	{r4, sl, fp, pc}
   14988:	bl	10f98 <abort@plt>
   1498c:	push	{r4, r5, r6, sl, fp, lr}
   14990:	add	fp, sp, #16
   14994:	sub	sp, sp, #48	; 0x30
   14998:	mov	ip, r3
   1499c:	movw	r3, #33112	; 0x8158
   149a0:	mov	r6, #32
   149a4:	cmp	r1, #0
   149a8:	mov	r4, sp
   149ac:	movt	r3, #2
   149b0:	cmpne	r2, #0
   149b4:	add	r5, r4, #16
   149b8:	add	lr, r3, #16
   149bc:	vld1.64	{d16-d17}, [r3], r6
   149c0:	vld1.64	{d18-d19}, [lr]
   149c4:	vld1.64	{d20-d21}, [r3]
   149c8:	mov	r3, #10
   149cc:	vst1.64	{d16-d17}, [r4], r6
   149d0:	vst1.64	{d18-d19}, [r5]
   149d4:	vst1.64	{d20-d21}, [r4]
   149d8:	str	r3, [sp]
   149dc:	bne	149e4 <__lxstat64@plt+0x3a40>
   149e0:	bl	10f98 <abort@plt>
   149e4:	str	r2, [sp, #44]	; 0x2c
   149e8:	str	r1, [sp, #40]	; 0x28
   149ec:	mov	r3, sp
   149f0:	mov	r1, ip
   149f4:	mvn	r2, #0
   149f8:	bl	1440c <__lxstat64@plt+0x3468>
   149fc:	sub	sp, fp, #16
   14a00:	pop	{r4, r5, r6, sl, fp, pc}
   14a04:	push	{r4, r5, r6, sl, fp, lr}
   14a08:	add	fp, sp, #16
   14a0c:	sub	sp, sp, #48	; 0x30
   14a10:	mov	lr, r3
   14a14:	movw	r3, #33112	; 0x8158
   14a18:	mov	r6, #32
   14a1c:	cmp	r1, #0
   14a20:	mov	r4, sp
   14a24:	movt	r3, #2
   14a28:	cmpne	r2, #0
   14a2c:	add	r5, r4, #16
   14a30:	add	ip, r3, #16
   14a34:	vld1.64	{d16-d17}, [r3], r6
   14a38:	vld1.64	{d18-d19}, [ip]
   14a3c:	vld1.64	{d20-d21}, [r3]
   14a40:	mov	r3, #10
   14a44:	vst1.64	{d16-d17}, [r4], r6
   14a48:	vst1.64	{d18-d19}, [r5]
   14a4c:	vst1.64	{d20-d21}, [r4]
   14a50:	str	r3, [sp]
   14a54:	bne	14a5c <__lxstat64@plt+0x3ab8>
   14a58:	bl	10f98 <abort@plt>
   14a5c:	ldr	ip, [fp, #8]
   14a60:	str	r2, [sp, #44]	; 0x2c
   14a64:	str	r1, [sp, #40]	; 0x28
   14a68:	mov	r3, sp
   14a6c:	mov	r1, lr
   14a70:	mov	r2, ip
   14a74:	bl	1440c <__lxstat64@plt+0x3468>
   14a78:	sub	sp, fp, #16
   14a7c:	pop	{r4, r5, r6, sl, fp, pc}
   14a80:	push	{r4, sl, fp, lr}
   14a84:	add	fp, sp, #8
   14a88:	sub	sp, sp, #48	; 0x30
   14a8c:	movw	r3, #33112	; 0x8158
   14a90:	mov	lr, #32
   14a94:	mov	ip, r2
   14a98:	cmp	r0, #0
   14a9c:	movt	r3, #2
   14aa0:	cmpne	r1, #0
   14aa4:	add	r2, r3, #16
   14aa8:	vld1.64	{d16-d17}, [r3], lr
   14aac:	vld1.64	{d20-d21}, [r3]
   14ab0:	vld1.64	{d18-d19}, [r2]
   14ab4:	mov	r2, sp
   14ab8:	add	r4, r2, #16
   14abc:	vst1.64	{d16-d17}, [r2], lr
   14ac0:	vst1.64	{d20-d21}, [r2]
   14ac4:	mov	r2, #10
   14ac8:	vst1.64	{d18-d19}, [r4]
   14acc:	str	r2, [sp]
   14ad0:	bne	14ad8 <__lxstat64@plt+0x3b34>
   14ad4:	bl	10f98 <abort@plt>
   14ad8:	str	r1, [sp, #44]	; 0x2c
   14adc:	str	r0, [sp, #40]	; 0x28
   14ae0:	mov	r3, sp
   14ae4:	mov	r0, #0
   14ae8:	mov	r1, ip
   14aec:	mvn	r2, #0
   14af0:	bl	1440c <__lxstat64@plt+0x3468>
   14af4:	sub	sp, fp, #8
   14af8:	pop	{r4, sl, fp, pc}
   14afc:	push	{r4, r5, fp, lr}
   14b00:	add	fp, sp, #8
   14b04:	sub	sp, sp, #48	; 0x30
   14b08:	mov	ip, r3
   14b0c:	movw	r3, #33112	; 0x8158
   14b10:	mov	r4, #32
   14b14:	mov	lr, r2
   14b18:	cmp	r0, #0
   14b1c:	movt	r3, #2
   14b20:	cmpne	r1, #0
   14b24:	add	r2, r3, #16
   14b28:	vld1.64	{d16-d17}, [r3], r4
   14b2c:	vld1.64	{d20-d21}, [r3]
   14b30:	vld1.64	{d18-d19}, [r2]
   14b34:	mov	r2, sp
   14b38:	add	r5, r2, #16
   14b3c:	vst1.64	{d16-d17}, [r2], r4
   14b40:	vst1.64	{d20-d21}, [r2]
   14b44:	mov	r2, #10
   14b48:	vst1.64	{d18-d19}, [r5]
   14b4c:	str	r2, [sp]
   14b50:	bne	14b58 <__lxstat64@plt+0x3bb4>
   14b54:	bl	10f98 <abort@plt>
   14b58:	str	r1, [sp, #44]	; 0x2c
   14b5c:	str	r0, [sp, #40]	; 0x28
   14b60:	mov	r3, sp
   14b64:	mov	r0, #0
   14b68:	mov	r1, lr
   14b6c:	mov	r2, ip
   14b70:	bl	1440c <__lxstat64@plt+0x3468>
   14b74:	sub	sp, fp, #8
   14b78:	pop	{r4, r5, fp, pc}
   14b7c:	movw	r3, #33016	; 0x80f8
   14b80:	movt	r3, #2
   14b84:	b	1440c <__lxstat64@plt+0x3468>
   14b88:	movw	r3, #33016	; 0x80f8
   14b8c:	mov	r2, r1
   14b90:	mov	r1, r0
   14b94:	mov	r0, #0
   14b98:	movt	r3, #2
   14b9c:	b	1440c <__lxstat64@plt+0x3468>
   14ba0:	movw	r3, #33016	; 0x80f8
   14ba4:	mvn	r2, #0
   14ba8:	movt	r3, #2
   14bac:	b	1440c <__lxstat64@plt+0x3468>
   14bb0:	movw	r3, #33016	; 0x80f8
   14bb4:	mov	r1, r0
   14bb8:	mov	r0, #0
   14bbc:	mvn	r2, #0
   14bc0:	movt	r3, #2
   14bc4:	b	1440c <__lxstat64@plt+0x3468>
   14bc8:	push	{r4, r5, fp, lr}
   14bcc:	add	fp, sp, #8
   14bd0:	mov	r5, r0
   14bd4:	mov	r4, r1
   14bd8:	mov	r0, #0
   14bdc:	mov	r2, #5
   14be0:	mov	r1, r5
   14be4:	bl	10dd0 <dcgettext@plt>
   14be8:	cmp	r0, r5
   14bec:	popne	{r4, r5, fp, pc}
   14bf0:	bl	160c8 <__lxstat64@plt+0x5124>
   14bf4:	ldrb	r1, [r0]
   14bf8:	and	r1, r1, #223	; 0xdf
   14bfc:	cmp	r1, #71	; 0x47
   14c00:	beq	14c68 <__lxstat64@plt+0x3cc4>
   14c04:	cmp	r1, #85	; 0x55
   14c08:	bne	14cc0 <__lxstat64@plt+0x3d1c>
   14c0c:	ldrb	r1, [r0, #1]
   14c10:	and	r1, r1, #223	; 0xdf
   14c14:	cmp	r1, #84	; 0x54
   14c18:	bne	14cc0 <__lxstat64@plt+0x3d1c>
   14c1c:	ldrb	r1, [r0, #2]
   14c20:	and	r1, r1, #223	; 0xdf
   14c24:	cmp	r1, #70	; 0x46
   14c28:	bne	14cc0 <__lxstat64@plt+0x3d1c>
   14c2c:	ldrb	r1, [r0, #3]
   14c30:	cmp	r1, #45	; 0x2d
   14c34:	bne	14cc0 <__lxstat64@plt+0x3d1c>
   14c38:	ldrb	r1, [r0, #4]
   14c3c:	cmp	r1, #56	; 0x38
   14c40:	bne	14cc0 <__lxstat64@plt+0x3d1c>
   14c44:	ldrb	r0, [r0, #5]
   14c48:	cmp	r0, #0
   14c4c:	bne	14cc0 <__lxstat64@plt+0x3d1c>
   14c50:	ldrb	r1, [r5]
   14c54:	movw	r2, #29970	; 0x7512
   14c58:	movw	r0, #29974	; 0x7516
   14c5c:	movt	r2, #1
   14c60:	movt	r0, #1
   14c64:	b	14cf0 <__lxstat64@plt+0x3d4c>
   14c68:	ldrb	r1, [r0, #1]
   14c6c:	and	r1, r1, #223	; 0xdf
   14c70:	cmp	r1, #66	; 0x42
   14c74:	bne	14cc0 <__lxstat64@plt+0x3d1c>
   14c78:	ldrb	r1, [r0, #2]
   14c7c:	cmp	r1, #49	; 0x31
   14c80:	bne	14cc0 <__lxstat64@plt+0x3d1c>
   14c84:	ldrb	r1, [r0, #3]
   14c88:	cmp	r1, #56	; 0x38
   14c8c:	bne	14cc0 <__lxstat64@plt+0x3d1c>
   14c90:	ldrb	r1, [r0, #4]
   14c94:	cmp	r1, #48	; 0x30
   14c98:	bne	14cc0 <__lxstat64@plt+0x3d1c>
   14c9c:	ldrb	r1, [r0, #5]
   14ca0:	cmp	r1, #51	; 0x33
   14ca4:	bne	14cc0 <__lxstat64@plt+0x3d1c>
   14ca8:	ldrb	r1, [r0, #6]
   14cac:	cmp	r1, #48	; 0x30
   14cb0:	bne	14cc0 <__lxstat64@plt+0x3d1c>
   14cb4:	ldrb	r0, [r0, #7]
   14cb8:	cmp	r0, #0
   14cbc:	beq	14cdc <__lxstat64@plt+0x3d38>
   14cc0:	movw	r1, #29964	; 0x750c
   14cc4:	movw	r0, #29968	; 0x7510
   14cc8:	cmp	r4, #9
   14ccc:	movt	r1, #1
   14cd0:	movt	r0, #1
   14cd4:	moveq	r0, r1
   14cd8:	pop	{r4, r5, fp, pc}
   14cdc:	ldrb	r1, [r5]
   14ce0:	movw	r2, #29978	; 0x751a
   14ce4:	movw	r0, #29982	; 0x751e
   14ce8:	movt	r2, #1
   14cec:	movt	r0, #1
   14cf0:	cmp	r1, #96	; 0x60
   14cf4:	moveq	r0, r2
   14cf8:	pop	{r4, r5, fp, pc}
   14cfc:	push	{r4, sl, fp, lr}
   14d00:	add	fp, sp, #8
   14d04:	ldrb	r3, [r0]
   14d08:	ldrb	ip, [r1]
   14d0c:	cmp	r3, #45	; 0x2d
   14d10:	bne	14de8 <__lxstat64@plt+0x3e44>
   14d14:	ldrb	r3, [r0, #1]!
   14d18:	cmp	r3, #48	; 0x30
   14d1c:	beq	14d14 <__lxstat64@plt+0x3d70>
   14d20:	cmp	ip, #45	; 0x2d
   14d24:	bne	14ef0 <__lxstat64@plt+0x3f4c>
   14d28:	ldrb	ip, [r1, #1]!
   14d2c:	cmp	ip, #48	; 0x30
   14d30:	beq	14d28 <__lxstat64@plt+0x3d84>
   14d34:	sub	lr, r3, #48	; 0x30
   14d38:	cmp	lr, #9
   14d3c:	bhi	14d7c <__lxstat64@plt+0x3dd8>
   14d40:	cmp	ip, r3
   14d44:	bne	14d7c <__lxstat64@plt+0x3dd8>
   14d48:	mov	r2, #0
   14d4c:	add	r3, r1, r2
   14d50:	ldrb	ip, [r3, #1]
   14d54:	add	r3, r0, r2
   14d58:	add	r2, r2, #1
   14d5c:	ldrb	r3, [r3, #1]
   14d60:	sub	lr, r3, #48	; 0x30
   14d64:	cmp	ip, r3
   14d68:	bne	14d74 <__lxstat64@plt+0x3dd0>
   14d6c:	cmp	lr, #10
   14d70:	bcc	14d4c <__lxstat64@plt+0x3da8>
   14d74:	add	r1, r1, r2
   14d78:	add	r0, r0, r2
   14d7c:	cmp	lr, #9
   14d80:	mov	r2, #0
   14d84:	mov	lr, #0
   14d88:	bhi	14da8 <__lxstat64@plt+0x3e04>
   14d8c:	add	r0, r0, #1
   14d90:	mov	lr, #0
   14d94:	ldrb	r4, [r0, lr]
   14d98:	add	lr, lr, #1
   14d9c:	sub	r4, r4, #48	; 0x30
   14da0:	cmp	r4, #10
   14da4:	bcc	14d94 <__lxstat64@plt+0x3df0>
   14da8:	sub	r0, ip, #48	; 0x30
   14dac:	cmp	r0, #9
   14db0:	bhi	14dd0 <__lxstat64@plt+0x3e2c>
   14db4:	add	r0, r1, #1
   14db8:	mov	r2, #0
   14dbc:	ldrb	r1, [r0, r2]
   14dc0:	add	r2, r2, #1
   14dc4:	sub	r1, r1, #48	; 0x30
   14dc8:	cmp	r1, #10
   14dcc:	bcc	14dbc <__lxstat64@plt+0x3e18>
   14dd0:	cmp	lr, r2
   14dd4:	bne	14f08 <__lxstat64@plt+0x3f64>
   14dd8:	cmp	lr, #0
   14ddc:	subne	lr, ip, r3
   14de0:	mov	r0, lr
   14de4:	pop	{r4, sl, fp, pc}
   14de8:	cmp	ip, #45	; 0x2d
   14dec:	bne	14e38 <__lxstat64@plt+0x3e94>
   14df0:	add	r1, r1, #1
   14df4:	ldrb	r2, [r1], #1
   14df8:	cmp	r2, #48	; 0x30
   14dfc:	beq	14df4 <__lxstat64@plt+0x3e50>
   14e00:	sub	r1, r2, #48	; 0x30
   14e04:	mov	lr, #1
   14e08:	cmp	r1, #10
   14e0c:	bcc	14f00 <__lxstat64@plt+0x3f5c>
   14e10:	cmp	r3, #48	; 0x30
   14e14:	bne	14e28 <__lxstat64@plt+0x3e84>
   14e18:	add	r0, r0, #1
   14e1c:	ldrb	r3, [r0], #1
   14e20:	cmp	r3, #48	; 0x30
   14e24:	beq	14e1c <__lxstat64@plt+0x3e78>
   14e28:	sub	r0, r3, #48	; 0x30
   14e2c:	mov	lr, #0
   14e30:	cmp	r0, #10
   14e34:	b	14f0c <__lxstat64@plt+0x3f68>
   14e38:	cmp	r3, #48	; 0x30
   14e3c:	bne	14e4c <__lxstat64@plt+0x3ea8>
   14e40:	ldrb	r3, [r0, #1]!
   14e44:	b	14e38 <__lxstat64@plt+0x3e94>
   14e48:	ldrb	ip, [r1, #1]!
   14e4c:	cmp	ip, #48	; 0x30
   14e50:	beq	14e48 <__lxstat64@plt+0x3ea4>
   14e54:	sub	r2, r3, #48	; 0x30
   14e58:	cmp	r2, #9
   14e5c:	bhi	14e84 <__lxstat64@plt+0x3ee0>
   14e60:	cmp	r3, ip
   14e64:	bne	14e84 <__lxstat64@plt+0x3ee0>
   14e68:	ldrb	r3, [r0, #1]!
   14e6c:	ldrb	ip, [r1, #1]!
   14e70:	sub	r2, r3, #48	; 0x30
   14e74:	cmp	r3, ip
   14e78:	bne	14e84 <__lxstat64@plt+0x3ee0>
   14e7c:	cmp	r2, #10
   14e80:	bcc	14e68 <__lxstat64@plt+0x3ec4>
   14e84:	mov	r4, #0
   14e88:	cmp	r2, #9
   14e8c:	mov	lr, #0
   14e90:	bhi	14eb0 <__lxstat64@plt+0x3f0c>
   14e94:	add	r0, r0, #1
   14e98:	mov	lr, #0
   14e9c:	ldrb	r2, [r0, lr]
   14ea0:	add	lr, lr, #1
   14ea4:	sub	r2, r2, #48	; 0x30
   14ea8:	cmp	r2, #10
   14eac:	bcc	14e9c <__lxstat64@plt+0x3ef8>
   14eb0:	sub	r0, ip, #48	; 0x30
   14eb4:	cmp	r0, #9
   14eb8:	bhi	14ed8 <__lxstat64@plt+0x3f34>
   14ebc:	add	r0, r1, #1
   14ec0:	mov	r4, #0
   14ec4:	ldrb	r1, [r0, r4]
   14ec8:	add	r4, r4, #1
   14ecc:	sub	r1, r1, #48	; 0x30
   14ed0:	cmp	r1, #10
   14ed4:	bcc	14ec4 <__lxstat64@plt+0x3f20>
   14ed8:	cmp	lr, r4
   14edc:	bne	14f18 <__lxstat64@plt+0x3f74>
   14ee0:	cmp	lr, #0
   14ee4:	subne	lr, r3, ip
   14ee8:	mov	r0, lr
   14eec:	pop	{r4, sl, fp, pc}
   14ef0:	sub	r0, r3, #48	; 0x30
   14ef4:	mvn	lr, #0
   14ef8:	cmp	r0, #10
   14efc:	bcs	14f20 <__lxstat64@plt+0x3f7c>
   14f00:	mov	r0, lr
   14f04:	pop	{r4, sl, fp, pc}
   14f08:	mvn	lr, #0
   14f0c:	movwcc	lr, #1
   14f10:	mov	r0, lr
   14f14:	pop	{r4, sl, fp, pc}
   14f18:	mov	lr, #1
   14f1c:	b	14f44 <__lxstat64@plt+0x3fa0>
   14f20:	cmp	ip, #48	; 0x30
   14f24:	bne	14f38 <__lxstat64@plt+0x3f94>
   14f28:	add	r0, r1, #1
   14f2c:	ldrb	ip, [r0], #1
   14f30:	cmp	ip, #48	; 0x30
   14f34:	beq	14f2c <__lxstat64@plt+0x3f88>
   14f38:	sub	r0, ip, #48	; 0x30
   14f3c:	mov	lr, #0
   14f40:	cmp	r0, #10
   14f44:	mvncc	lr, #0
   14f48:	mov	r0, lr
   14f4c:	pop	{r4, sl, fp, pc}
   14f50:	push	{fp, lr}
   14f54:	mov	fp, sp
   14f58:	push	{r2, r3}
   14f5c:	mov	r2, #0
   14f60:	mov	r3, #0
   14f64:	bl	14f70 <__lxstat64@plt+0x3fcc>
   14f68:	mov	sp, fp
   14f6c:	pop	{fp, pc}
   14f70:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   14f74:	add	fp, sp, #24
   14f78:	sub	sp, sp, #8
   14f7c:	mov	r5, r1
   14f80:	mov	r6, r0
   14f84:	ldr	r0, [fp, #8]
   14f88:	ldr	r1, [fp, #12]
   14f8c:	mov	r8, r3
   14f90:	mov	r7, r2
   14f94:	bl	15c60 <__lxstat64@plt+0x4cbc>
   14f98:	cmp	r0, #0
   14f9c:	beq	14ff8 <__lxstat64@plt+0x4054>
   14fa0:	mov	r4, r0
   14fa4:	cmp	r7, #0
   14fa8:	beq	14fd0 <__lxstat64@plt+0x402c>
   14fac:	movw	r0, #29815	; 0x7477
   14fb0:	mov	r1, r5
   14fb4:	mov	r2, r7
   14fb8:	mov	r3, r8
   14fbc:	movt	r0, #1
   14fc0:	stm	sp, {r0, r4}
   14fc4:	mov	r0, r6
   14fc8:	bl	10e6c <error_at_line@plt>
   14fcc:	b	14fe8 <__lxstat64@plt+0x4044>
   14fd0:	movw	r2, #29815	; 0x7477
   14fd4:	mov	r0, r6
   14fd8:	mov	r1, r5
   14fdc:	mov	r3, r4
   14fe0:	movt	r2, #1
   14fe4:	bl	10e54 <error@plt>
   14fe8:	mov	r0, r4
   14fec:	sub	sp, fp, #24
   14ff0:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   14ff4:	b	15ff8 <__lxstat64@plt+0x5054>
   14ff8:	bl	10ecc <__errno_location@plt>
   14ffc:	movw	r1, #30072	; 0x7578
   15000:	ldr	r4, [r0]
   15004:	mov	r0, #0
   15008:	mov	r2, #5
   1500c:	movt	r1, #1
   15010:	bl	10dd0 <dcgettext@plt>
   15014:	mov	r2, r0
   15018:	mov	r0, #0
   1501c:	mov	r1, r4
   15020:	bl	10e54 <error@plt>
   15024:	bl	10f98 <abort@plt>
   15028:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   1502c:	add	fp, sp, #24
   15030:	sub	sp, sp, #32
   15034:	ldr	r6, [fp, #12]
   15038:	ldr	r7, [fp, #8]
   1503c:	mov	r4, r2
   15040:	mov	r8, r0
   15044:	cmp	r1, #0
   15048:	beq	15070 <__lxstat64@plt+0x40cc>
   1504c:	movw	r2, #30104	; 0x7598
   15050:	mov	r5, r1
   15054:	str	r3, [sp, #4]
   15058:	str	r4, [sp]
   1505c:	mov	r0, r8
   15060:	mov	r1, #1
   15064:	movt	r2, #1
   15068:	mov	r3, r5
   1506c:	b	15088 <__lxstat64@plt+0x40e4>
   15070:	movw	r2, #30116	; 0x75a4
   15074:	str	r3, [sp]
   15078:	mov	r0, r8
   1507c:	mov	r1, #1
   15080:	mov	r3, r4
   15084:	movt	r2, #1
   15088:	bl	10f14 <__fprintf_chk@plt>
   1508c:	movw	r1, #30123	; 0x75ab
   15090:	mov	r0, #0
   15094:	mov	r2, #5
   15098:	movt	r1, #1
   1509c:	bl	10dd0 <dcgettext@plt>
   150a0:	movw	r2, #30841	; 0x7879
   150a4:	mov	r3, r0
   150a8:	movw	r0, #2022	; 0x7e6
   150ac:	mov	r1, #1
   150b0:	movt	r2, #1
   150b4:	str	r0, [sp]
   150b8:	mov	r0, r8
   150bc:	bl	10f14 <__fprintf_chk@plt>
   150c0:	movw	r4, #25943	; 0x6557
   150c4:	mov	r1, r8
   150c8:	movt	r4, #1
   150cc:	mov	r0, r4
   150d0:	bl	10d64 <fputs_unlocked@plt>
   150d4:	movw	r1, #30127	; 0x75af
   150d8:	mov	r0, #0
   150dc:	mov	r2, #5
   150e0:	movt	r1, #1
   150e4:	bl	10dd0 <dcgettext@plt>
   150e8:	movw	r3, #30298	; 0x765a
   150ec:	mov	r2, r0
   150f0:	mov	r0, r8
   150f4:	mov	r1, #1
   150f8:	movt	r3, #1
   150fc:	bl	10f14 <__fprintf_chk@plt>
   15100:	mov	r0, r4
   15104:	mov	r1, r8
   15108:	bl	10d64 <fputs_unlocked@plt>
   1510c:	cmp	r6, #9
   15110:	bhi	1514c <__lxstat64@plt+0x41a8>
   15114:	add	r0, pc, #0
   15118:	ldr	pc, [r0, r6, lsl #2]
   1511c:	andeq	r5, r1, r4, asr #2
   15120:	andeq	r5, r1, r8, asr r1
   15124:	andeq	r5, r1, r8, lsl #3
   15128:			; <UNDEFINED> instruction: 0x000151b0
   1512c:	ldrdeq	r5, [r1], -r8
   15130:	andeq	r5, r1, r0, lsl #4
   15134:	andeq	r5, r1, r8, lsr #4
   15138:	andeq	r5, r1, r0, ror #4
   1513c:	andeq	r5, r1, r0, lsl #6
   15140:	andeq	r5, r1, r8, lsr #5
   15144:	sub	sp, fp, #24
   15148:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1514c:	movw	r1, #30651	; 0x77bb
   15150:	movt	r1, #1
   15154:	b	152b0 <__lxstat64@plt+0x430c>
   15158:	movw	r1, #30332	; 0x767c
   1515c:	mov	r0, #0
   15160:	mov	r2, #5
   15164:	movt	r1, #1
   15168:	bl	10dd0 <dcgettext@plt>
   1516c:	ldr	r3, [r7]
   15170:	mov	r2, r0
   15174:	mov	r0, r8
   15178:	mov	r1, #1
   1517c:	sub	sp, fp, #24
   15180:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   15184:	b	10f14 <__fprintf_chk@plt>
   15188:	movw	r1, #30348	; 0x768c
   1518c:	mov	r0, #0
   15190:	mov	r2, #5
   15194:	movt	r1, #1
   15198:	bl	10dd0 <dcgettext@plt>
   1519c:	mov	r2, r0
   151a0:	ldr	r3, [r7]
   151a4:	ldr	r0, [r7, #4]
   151a8:	str	r0, [sp]
   151ac:	b	1529c <__lxstat64@plt+0x42f8>
   151b0:	movw	r1, #30371	; 0x76a3
   151b4:	mov	r0, #0
   151b8:	mov	r2, #5
   151bc:	movt	r1, #1
   151c0:	bl	10dd0 <dcgettext@plt>
   151c4:	mov	r2, r0
   151c8:	ldr	r3, [r7]
   151cc:	ldmib	r7, {r0, r1}
   151d0:	stm	sp, {r0, r1}
   151d4:	b	1529c <__lxstat64@plt+0x42f8>
   151d8:	movw	r1, #30399	; 0x76bf
   151dc:	mov	r0, #0
   151e0:	mov	r2, #5
   151e4:	movt	r1, #1
   151e8:	bl	10dd0 <dcgettext@plt>
   151ec:	ldr	r3, [r7]
   151f0:	mov	r2, r0
   151f4:	ldmib	r7, {r0, r1, r7}
   151f8:	stm	sp, {r0, r1, r7}
   151fc:	b	1529c <__lxstat64@plt+0x42f8>
   15200:	movw	r1, #30431	; 0x76df
   15204:	mov	r0, #0
   15208:	mov	r2, #5
   1520c:	movt	r1, #1
   15210:	bl	10dd0 <dcgettext@plt>
   15214:	ldr	r3, [r7]
   15218:	mov	r2, r0
   1521c:	ldmib	r7, {r0, r1, r6, r7}
   15220:	stm	sp, {r0, r1, r6, r7}
   15224:	b	1529c <__lxstat64@plt+0x42f8>
   15228:	movw	r1, #30467	; 0x7703
   1522c:	mov	r0, #0
   15230:	mov	r2, #5
   15234:	movt	r1, #1
   15238:	bl	10dd0 <dcgettext@plt>
   1523c:	mov	r2, r0
   15240:	ldr	r3, [r7]
   15244:	ldmib	r7, {r0, r1, r6}
   15248:	ldr	r5, [r7, #16]
   1524c:	ldr	r7, [r7, #20]
   15250:	stm	sp, {r0, r1, r6}
   15254:	str	r5, [sp, #12]
   15258:	str	r7, [sp, #16]
   1525c:	b	1529c <__lxstat64@plt+0x42f8>
   15260:	movw	r1, #30507	; 0x772b
   15264:	mov	r0, #0
   15268:	mov	r2, #5
   1526c:	movt	r1, #1
   15270:	bl	10dd0 <dcgettext@plt>
   15274:	mov	r2, r0
   15278:	ldr	r3, [r7]
   1527c:	ldmib	r7, {r0, r1, r6}
   15280:	ldr	r5, [r7, #16]
   15284:	ldr	r4, [r7, #20]
   15288:	ldr	r7, [r7, #24]
   1528c:	stm	sp, {r0, r1, r6}
   15290:	str	r5, [sp, #12]
   15294:	str	r4, [sp, #16]
   15298:	str	r7, [sp, #20]
   1529c:	mov	r0, r8
   152a0:	mov	r1, #1
   152a4:	b	15350 <__lxstat64@plt+0x43ac>
   152a8:	movw	r1, #30599	; 0x7787
   152ac:	movt	r1, #1
   152b0:	mov	r0, #0
   152b4:	mov	r2, #5
   152b8:	bl	10dd0 <dcgettext@plt>
   152bc:	mov	ip, r0
   152c0:	ldr	r3, [r7]
   152c4:	ldr	r0, [r7, #4]
   152c8:	ldr	r1, [r7, #8]
   152cc:	ldr	r6, [r7, #12]
   152d0:	ldr	r5, [r7, #16]
   152d4:	ldr	r4, [r7, #20]
   152d8:	ldr	r2, [r7, #24]
   152dc:	ldr	lr, [r7, #28]
   152e0:	ldr	r7, [r7, #32]
   152e4:	stm	sp, {r0, r1, r6}
   152e8:	str	r5, [sp, #12]
   152ec:	str	r4, [sp, #16]
   152f0:	str	r2, [sp, #20]
   152f4:	str	lr, [sp, #24]
   152f8:	str	r7, [sp, #28]
   152fc:	b	15344 <__lxstat64@plt+0x43a0>
   15300:	movw	r1, #30551	; 0x7757
   15304:	mov	r0, #0
   15308:	mov	r2, #5
   1530c:	movt	r1, #1
   15310:	bl	10dd0 <dcgettext@plt>
   15314:	mov	ip, r0
   15318:	ldr	r3, [r7]
   1531c:	ldmib	r7, {r0, r1, r6}
   15320:	ldr	r5, [r7, #16]
   15324:	ldr	r4, [r7, #20]
   15328:	ldr	r2, [r7, #24]
   1532c:	ldr	r7, [r7, #28]
   15330:	stm	sp, {r0, r1, r6}
   15334:	str	r5, [sp, #12]
   15338:	str	r4, [sp, #16]
   1533c:	str	r2, [sp, #20]
   15340:	str	r7, [sp, #24]
   15344:	mov	r0, r8
   15348:	mov	r1, #1
   1534c:	mov	r2, ip
   15350:	bl	10f14 <__fprintf_chk@plt>
   15354:	sub	sp, fp, #24
   15358:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1535c:	push	{r4, sl, fp, lr}
   15360:	add	fp, sp, #8
   15364:	sub	sp, sp, #8
   15368:	ldr	ip, [fp, #8]
   1536c:	mov	lr, #0
   15370:	ldr	r4, [ip, lr, lsl #2]
   15374:	add	lr, lr, #1
   15378:	cmp	r4, #0
   1537c:	bne	15370 <__lxstat64@plt+0x43cc>
   15380:	sub	r4, lr, #1
   15384:	str	ip, [sp]
   15388:	str	r4, [sp, #4]
   1538c:	bl	15028 <__lxstat64@plt+0x4084>
   15390:	sub	sp, fp, #8
   15394:	pop	{r4, sl, fp, pc}
   15398:	push	{fp, lr}
   1539c:	mov	fp, sp
   153a0:	sub	sp, sp, #48	; 0x30
   153a4:	ldr	ip, [fp, #8]
   153a8:	ldr	lr, [ip]
   153ac:	cmp	lr, #0
   153b0:	str	lr, [sp, #8]
   153b4:	beq	15450 <__lxstat64@plt+0x44ac>
   153b8:	ldr	lr, [ip, #4]
   153bc:	cmp	lr, #0
   153c0:	str	lr, [sp, #12]
   153c4:	beq	15458 <__lxstat64@plt+0x44b4>
   153c8:	ldr	lr, [ip, #8]
   153cc:	cmp	lr, #0
   153d0:	str	lr, [sp, #16]
   153d4:	beq	15460 <__lxstat64@plt+0x44bc>
   153d8:	ldr	lr, [ip, #12]
   153dc:	cmp	lr, #0
   153e0:	str	lr, [sp, #20]
   153e4:	beq	15468 <__lxstat64@plt+0x44c4>
   153e8:	ldr	lr, [ip, #16]
   153ec:	cmp	lr, #0
   153f0:	str	lr, [sp, #24]
   153f4:	beq	15470 <__lxstat64@plt+0x44cc>
   153f8:	ldr	lr, [ip, #20]
   153fc:	cmp	lr, #0
   15400:	str	lr, [sp, #28]
   15404:	beq	15478 <__lxstat64@plt+0x44d4>
   15408:	ldr	lr, [ip, #24]
   1540c:	cmp	lr, #0
   15410:	str	lr, [sp, #32]
   15414:	beq	15480 <__lxstat64@plt+0x44dc>
   15418:	ldr	lr, [ip, #28]
   1541c:	cmp	lr, #0
   15420:	str	lr, [sp, #36]	; 0x24
   15424:	beq	15488 <__lxstat64@plt+0x44e4>
   15428:	ldr	lr, [ip, #32]
   1542c:	cmp	lr, #0
   15430:	str	lr, [sp, #40]	; 0x28
   15434:	beq	15490 <__lxstat64@plt+0x44ec>
   15438:	ldr	lr, [ip, #36]	; 0x24
   1543c:	mov	ip, #10
   15440:	cmp	lr, #0
   15444:	str	lr, [sp, #44]	; 0x2c
   15448:	movweq	ip, #9
   1544c:	b	15494 <__lxstat64@plt+0x44f0>
   15450:	mov	ip, #0
   15454:	b	15494 <__lxstat64@plt+0x44f0>
   15458:	mov	ip, #1
   1545c:	b	15494 <__lxstat64@plt+0x44f0>
   15460:	mov	ip, #2
   15464:	b	15494 <__lxstat64@plt+0x44f0>
   15468:	mov	ip, #3
   1546c:	b	15494 <__lxstat64@plt+0x44f0>
   15470:	mov	ip, #4
   15474:	b	15494 <__lxstat64@plt+0x44f0>
   15478:	mov	ip, #5
   1547c:	b	15494 <__lxstat64@plt+0x44f0>
   15480:	mov	ip, #6
   15484:	b	15494 <__lxstat64@plt+0x44f0>
   15488:	mov	ip, #7
   1548c:	b	15494 <__lxstat64@plt+0x44f0>
   15490:	mov	ip, #8
   15494:	add	lr, sp, #8
   15498:	str	ip, [sp, #4]
   1549c:	str	lr, [sp]
   154a0:	bl	15028 <__lxstat64@plt+0x4084>
   154a4:	mov	sp, fp
   154a8:	pop	{fp, pc}
   154ac:	push	{fp, lr}
   154b0:	mov	fp, sp
   154b4:	sub	sp, sp, #56	; 0x38
   154b8:	add	ip, fp, #8
   154bc:	str	ip, [sp, #12]
   154c0:	ldr	lr, [fp, #8]
   154c4:	cmp	lr, #0
   154c8:	str	lr, [sp, #16]
   154cc:	beq	15568 <__lxstat64@plt+0x45c4>
   154d0:	ldr	lr, [ip, #4]
   154d4:	cmp	lr, #0
   154d8:	str	lr, [sp, #20]
   154dc:	beq	15570 <__lxstat64@plt+0x45cc>
   154e0:	ldr	lr, [ip, #8]
   154e4:	cmp	lr, #0
   154e8:	str	lr, [sp, #24]
   154ec:	beq	15578 <__lxstat64@plt+0x45d4>
   154f0:	ldr	lr, [ip, #12]
   154f4:	cmp	lr, #0
   154f8:	str	lr, [sp, #28]
   154fc:	beq	15580 <__lxstat64@plt+0x45dc>
   15500:	ldr	lr, [ip, #16]
   15504:	cmp	lr, #0
   15508:	str	lr, [sp, #32]
   1550c:	beq	15588 <__lxstat64@plt+0x45e4>
   15510:	ldr	lr, [ip, #20]
   15514:	cmp	lr, #0
   15518:	str	lr, [sp, #36]	; 0x24
   1551c:	beq	15590 <__lxstat64@plt+0x45ec>
   15520:	ldr	lr, [ip, #24]
   15524:	cmp	lr, #0
   15528:	str	lr, [sp, #40]	; 0x28
   1552c:	beq	15598 <__lxstat64@plt+0x45f4>
   15530:	ldr	lr, [ip, #28]
   15534:	cmp	lr, #0
   15538:	str	lr, [sp, #44]	; 0x2c
   1553c:	beq	155a0 <__lxstat64@plt+0x45fc>
   15540:	ldr	lr, [ip, #32]
   15544:	cmp	lr, #0
   15548:	str	lr, [sp, #48]	; 0x30
   1554c:	beq	155a8 <__lxstat64@plt+0x4604>
   15550:	ldr	lr, [ip, #36]	; 0x24
   15554:	mov	ip, #10
   15558:	cmp	lr, #0
   1555c:	str	lr, [sp, #52]	; 0x34
   15560:	movweq	ip, #9
   15564:	b	155ac <__lxstat64@plt+0x4608>
   15568:	mov	ip, #0
   1556c:	b	155ac <__lxstat64@plt+0x4608>
   15570:	mov	ip, #1
   15574:	b	155ac <__lxstat64@plt+0x4608>
   15578:	mov	ip, #2
   1557c:	b	155ac <__lxstat64@plt+0x4608>
   15580:	mov	ip, #3
   15584:	b	155ac <__lxstat64@plt+0x4608>
   15588:	mov	ip, #4
   1558c:	b	155ac <__lxstat64@plt+0x4608>
   15590:	mov	ip, #5
   15594:	b	155ac <__lxstat64@plt+0x4608>
   15598:	mov	ip, #6
   1559c:	b	155ac <__lxstat64@plt+0x4608>
   155a0:	mov	ip, #7
   155a4:	b	155ac <__lxstat64@plt+0x4608>
   155a8:	mov	ip, #8
   155ac:	add	lr, sp, #16
   155b0:	str	ip, [sp, #4]
   155b4:	str	lr, [sp]
   155b8:	bl	15028 <__lxstat64@plt+0x4084>
   155bc:	mov	sp, fp
   155c0:	pop	{fp, pc}
   155c4:	push	{fp, lr}
   155c8:	mov	fp, sp
   155cc:	movw	r0, #33076	; 0x8134
   155d0:	movt	r0, #2
   155d4:	ldr	r1, [r0]
   155d8:	movw	r0, #25943	; 0x6557
   155dc:	movt	r0, #1
   155e0:	bl	10d64 <fputs_unlocked@plt>
   155e4:	movw	r1, #30711	; 0x77f7
   155e8:	mov	r0, #0
   155ec:	mov	r2, #5
   155f0:	movt	r1, #1
   155f4:	bl	10dd0 <dcgettext@plt>
   155f8:	movw	r2, #30731	; 0x780b
   155fc:	mov	r1, r0
   15600:	mov	r0, #1
   15604:	movt	r2, #1
   15608:	bl	10efc <__printf_chk@plt>
   1560c:	movw	r1, #30753	; 0x7821
   15610:	mov	r0, #0
   15614:	mov	r2, #5
   15618:	movt	r1, #1
   1561c:	bl	10dd0 <dcgettext@plt>
   15620:	movw	r2, #29050	; 0x717a
   15624:	movw	r3, #29245	; 0x723d
   15628:	mov	r1, r0
   1562c:	mov	r0, #1
   15630:	movt	r2, #1
   15634:	movt	r3, #1
   15638:	bl	10efc <__printf_chk@plt>
   1563c:	movw	r1, #30773	; 0x7835
   15640:	mov	r0, #0
   15644:	mov	r2, #5
   15648:	movt	r1, #1
   1564c:	bl	10dd0 <dcgettext@plt>
   15650:	movw	r2, #30812	; 0x785c
   15654:	mov	r1, r0
   15658:	mov	r0, #1
   1565c:	movt	r2, #1
   15660:	pop	{fp, lr}
   15664:	b	10efc <__printf_chk@plt>
   15668:	push	{r4, r5, r6, sl, fp, lr}
   1566c:	add	fp, sp, #16
   15670:	mov	r4, r2
   15674:	mov	r5, r1
   15678:	mov	r6, r0
   1567c:	bl	16164 <__lxstat64@plt+0x51c0>
   15680:	cmp	r0, #0
   15684:	popne	{r4, r5, r6, sl, fp, pc}
   15688:	cmp	r6, #0
   1568c:	beq	156a0 <__lxstat64@plt+0x46fc>
   15690:	cmp	r5, #0
   15694:	cmpne	r4, #0
   15698:	bne	156a0 <__lxstat64@plt+0x46fc>
   1569c:	pop	{r4, r5, r6, sl, fp, pc}
   156a0:	bl	15c1c <__lxstat64@plt+0x4c78>
   156a4:	push	{r4, r5, r6, sl, fp, lr}
   156a8:	add	fp, sp, #16
   156ac:	mov	r4, r2
   156b0:	mov	r5, r1
   156b4:	mov	r6, r0
   156b8:	bl	16164 <__lxstat64@plt+0x51c0>
   156bc:	cmp	r0, #0
   156c0:	popne	{r4, r5, r6, sl, fp, pc}
   156c4:	cmp	r6, #0
   156c8:	beq	156dc <__lxstat64@plt+0x4738>
   156cc:	cmp	r5, #0
   156d0:	cmpne	r4, #0
   156d4:	bne	156dc <__lxstat64@plt+0x4738>
   156d8:	pop	{r4, r5, r6, sl, fp, pc}
   156dc:	bl	15c1c <__lxstat64@plt+0x4c78>
   156e0:	push	{fp, lr}
   156e4:	mov	fp, sp
   156e8:	bl	15df8 <__lxstat64@plt+0x4e54>
   156ec:	cmp	r0, #0
   156f0:	popne	{fp, pc}
   156f4:	bl	15c1c <__lxstat64@plt+0x4c78>
   156f8:	push	{fp, lr}
   156fc:	mov	fp, sp
   15700:	bl	15df8 <__lxstat64@plt+0x4e54>
   15704:	cmp	r0, #0
   15708:	popne	{fp, pc}
   1570c:	bl	15c1c <__lxstat64@plt+0x4c78>
   15710:	push	{fp, lr}
   15714:	mov	fp, sp
   15718:	bl	15df8 <__lxstat64@plt+0x4e54>
   1571c:	cmp	r0, #0
   15720:	popne	{fp, pc}
   15724:	bl	15c1c <__lxstat64@plt+0x4c78>
   15728:	push	{r4, r5, fp, lr}
   1572c:	add	fp, sp, #8
   15730:	mov	r4, r1
   15734:	mov	r5, r0
   15738:	bl	15e28 <__lxstat64@plt+0x4e84>
   1573c:	cmp	r0, #0
   15740:	popne	{r4, r5, fp, pc}
   15744:	cmp	r5, #0
   15748:	beq	15758 <__lxstat64@plt+0x47b4>
   1574c:	cmp	r4, #0
   15750:	bne	15758 <__lxstat64@plt+0x47b4>
   15754:	pop	{r4, r5, fp, pc}
   15758:	bl	15c1c <__lxstat64@plt+0x4c78>
   1575c:	push	{fp, lr}
   15760:	mov	fp, sp
   15764:	cmp	r1, #0
   15768:	orreq	r1, r1, #1
   1576c:	bl	15e28 <__lxstat64@plt+0x4e84>
   15770:	cmp	r0, #0
   15774:	popne	{fp, pc}
   15778:	bl	15c1c <__lxstat64@plt+0x4c78>
   1577c:	push	{fp, lr}
   15780:	mov	fp, sp
   15784:	clz	r3, r2
   15788:	lsr	ip, r3, #5
   1578c:	clz	r3, r1
   15790:	lsr	r3, r3, #5
   15794:	orrs	r3, r3, ip
   15798:	movwne	r1, #1
   1579c:	movwne	r2, #1
   157a0:	bl	16164 <__lxstat64@plt+0x51c0>
   157a4:	cmp	r0, #0
   157a8:	popne	{fp, pc}
   157ac:	bl	15c1c <__lxstat64@plt+0x4c78>
   157b0:	push	{fp, lr}
   157b4:	mov	fp, sp
   157b8:	mov	r2, r1
   157bc:	mov	r1, r0
   157c0:	mov	r0, #0
   157c4:	bl	16164 <__lxstat64@plt+0x51c0>
   157c8:	cmp	r0, #0
   157cc:	popne	{fp, pc}
   157d0:	bl	15c1c <__lxstat64@plt+0x4c78>
   157d4:	push	{fp, lr}
   157d8:	mov	fp, sp
   157dc:	mov	r2, r1
   157e0:	mov	r1, r0
   157e4:	clz	r0, r2
   157e8:	clz	r3, r1
   157ec:	lsr	r0, r0, #5
   157f0:	lsr	r3, r3, #5
   157f4:	orrs	r0, r3, r0
   157f8:	mov	r0, #0
   157fc:	movwne	r1, #1
   15800:	movwne	r2, #1
   15804:	bl	16164 <__lxstat64@plt+0x51c0>
   15808:	cmp	r0, #0
   1580c:	popne	{fp, pc}
   15810:	bl	15c1c <__lxstat64@plt+0x4c78>
   15814:	push	{r4, r5, r6, sl, fp, lr}
   15818:	add	fp, sp, #16
   1581c:	ldr	r5, [r1]
   15820:	mov	r4, r1
   15824:	mov	r6, r0
   15828:	cmp	r0, #0
   1582c:	beq	15844 <__lxstat64@plt+0x48a0>
   15830:	mov	r0, #1
   15834:	add	r0, r0, r5, lsr #1
   15838:	adds	r5, r5, r0
   1583c:	bcc	1584c <__lxstat64@plt+0x48a8>
   15840:	b	15888 <__lxstat64@plt+0x48e4>
   15844:	cmp	r5, #0
   15848:	movweq	r5, #64	; 0x40
   1584c:	mov	r0, r6
   15850:	mov	r1, r5
   15854:	mov	r2, #1
   15858:	bl	16164 <__lxstat64@plt+0x51c0>
   1585c:	cmp	r5, #0
   15860:	mov	r1, r5
   15864:	movwne	r1, #1
   15868:	cmp	r0, #0
   1586c:	bne	15880 <__lxstat64@plt+0x48dc>
   15870:	clz	r2, r6
   15874:	lsr	r2, r2, #5
   15878:	orrs	r1, r2, r1
   1587c:	bne	15888 <__lxstat64@plt+0x48e4>
   15880:	str	r5, [r4]
   15884:	pop	{r4, r5, r6, sl, fp, pc}
   15888:	bl	15c1c <__lxstat64@plt+0x4c78>
   1588c:	push	{r4, r5, r6, r7, fp, lr}
   15890:	add	fp, sp, #16
   15894:	ldr	r5, [r1]
   15898:	mov	r6, r2
   1589c:	mov	r4, r1
   158a0:	mov	r7, r0
   158a4:	cmp	r0, #0
   158a8:	beq	158c0 <__lxstat64@plt+0x491c>
   158ac:	mov	r0, #1
   158b0:	add	r0, r0, r5, lsr #1
   158b4:	adds	r5, r5, r0
   158b8:	bcc	158d8 <__lxstat64@plt+0x4934>
   158bc:	b	1590c <__lxstat64@plt+0x4968>
   158c0:	cmp	r5, #0
   158c4:	bne	158d8 <__lxstat64@plt+0x4934>
   158c8:	mov	r0, #64	; 0x40
   158cc:	cmp	r6, #64	; 0x40
   158d0:	udiv	r5, r0, r6
   158d4:	addhi	r5, r5, #1
   158d8:	mov	r0, r7
   158dc:	mov	r1, r5
   158e0:	mov	r2, r6
   158e4:	bl	16164 <__lxstat64@plt+0x51c0>
   158e8:	cmp	r0, #0
   158ec:	bne	15904 <__lxstat64@plt+0x4960>
   158f0:	cmp	r7, #0
   158f4:	beq	1590c <__lxstat64@plt+0x4968>
   158f8:	cmp	r6, #0
   158fc:	cmpne	r5, #0
   15900:	bne	1590c <__lxstat64@plt+0x4968>
   15904:	str	r5, [r4]
   15908:	pop	{r4, r5, r6, r7, fp, pc}
   1590c:	bl	15c1c <__lxstat64@plt+0x4c78>
   15910:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   15914:	add	fp, sp, #24
   15918:	mov	r8, r1
   1591c:	ldr	r1, [r1]
   15920:	mov	r5, r0
   15924:	add	r0, r1, r1, asr #1
   15928:	cmp	r0, r1
   1592c:	mvnvs	r0, #-2147483648	; 0x80000000
   15930:	cmp	r0, r3
   15934:	mov	r7, r0
   15938:	movgt	r7, r3
   1593c:	cmn	r3, #1
   15940:	movle	r7, r0
   15944:	ldr	r0, [fp, #8]
   15948:	cmn	r0, #1
   1594c:	ble	15974 <__lxstat64@plt+0x49d0>
   15950:	cmp	r0, #0
   15954:	beq	159c8 <__lxstat64@plt+0x4a24>
   15958:	cmn	r7, #1
   1595c:	ble	1599c <__lxstat64@plt+0x49f8>
   15960:	mvn	r4, #-2147483648	; 0x80000000
   15964:	udiv	r6, r4, r0
   15968:	cmp	r6, r7
   1596c:	bge	159c8 <__lxstat64@plt+0x4a24>
   15970:	b	159d8 <__lxstat64@plt+0x4a34>
   15974:	cmn	r7, #1
   15978:	ble	159b8 <__lxstat64@plt+0x4a14>
   1597c:	cmn	r0, #1
   15980:	beq	159c8 <__lxstat64@plt+0x4a24>
   15984:	mov	r6, #-2147483648	; 0x80000000
   15988:	mvn	r4, #-2147483648	; 0x80000000
   1598c:	sdiv	r6, r6, r0
   15990:	cmp	r6, r7
   15994:	bge	159c8 <__lxstat64@plt+0x4a24>
   15998:	b	159d8 <__lxstat64@plt+0x4a34>
   1599c:	beq	159c8 <__lxstat64@plt+0x4a24>
   159a0:	mov	r6, #-2147483648	; 0x80000000
   159a4:	mvn	r4, #-2147483648	; 0x80000000
   159a8:	sdiv	r6, r6, r7
   159ac:	cmp	r6, r0
   159b0:	bge	159c8 <__lxstat64@plt+0x4a24>
   159b4:	b	159d8 <__lxstat64@plt+0x4a34>
   159b8:	mvn	r4, #-2147483648	; 0x80000000
   159bc:	sdiv	r6, r4, r0
   159c0:	cmp	r7, r6
   159c4:	blt	159d8 <__lxstat64@plt+0x4a34>
   159c8:	mul	r6, r7, r0
   159cc:	mov	r4, #64	; 0x40
   159d0:	cmp	r6, #63	; 0x3f
   159d4:	bgt	159e0 <__lxstat64@plt+0x4a3c>
   159d8:	sdiv	r7, r4, r0
   159dc:	mul	r6, r7, r0
   159e0:	cmp	r5, #0
   159e4:	moveq	r4, #0
   159e8:	streq	r4, [r8]
   159ec:	sub	r4, r7, r1
   159f0:	cmp	r4, r2
   159f4:	bge	15aa0 <__lxstat64@plt+0x4afc>
   159f8:	add	r7, r1, r2
   159fc:	mov	r6, #0
   15a00:	mov	r2, #0
   15a04:	cmp	r7, r3
   15a08:	movwgt	r6, #1
   15a0c:	cmn	r3, #1
   15a10:	movwgt	r2, #1
   15a14:	cmp	r7, r1
   15a18:	bvs	15ad4 <__lxstat64@plt+0x4b30>
   15a1c:	ands	r1, r2, r6
   15a20:	bne	15ad4 <__lxstat64@plt+0x4b30>
   15a24:	cmn	r0, #1
   15a28:	ble	15a50 <__lxstat64@plt+0x4aac>
   15a2c:	cmp	r0, #0
   15a30:	beq	15a9c <__lxstat64@plt+0x4af8>
   15a34:	cmn	r7, #1
   15a38:	ble	15a74 <__lxstat64@plt+0x4ad0>
   15a3c:	mvn	r1, #-2147483648	; 0x80000000
   15a40:	udiv	r1, r1, r0
   15a44:	cmp	r1, r7
   15a48:	bge	15a9c <__lxstat64@plt+0x4af8>
   15a4c:	b	15ad4 <__lxstat64@plt+0x4b30>
   15a50:	cmn	r7, #1
   15a54:	ble	15a8c <__lxstat64@plt+0x4ae8>
   15a58:	cmn	r0, #1
   15a5c:	beq	15a9c <__lxstat64@plt+0x4af8>
   15a60:	mov	r1, #-2147483648	; 0x80000000
   15a64:	sdiv	r1, r1, r0
   15a68:	cmp	r1, r7
   15a6c:	bge	15a9c <__lxstat64@plt+0x4af8>
   15a70:	b	15ad4 <__lxstat64@plt+0x4b30>
   15a74:	beq	15a9c <__lxstat64@plt+0x4af8>
   15a78:	mov	r1, #-2147483648	; 0x80000000
   15a7c:	sdiv	r1, r1, r7
   15a80:	cmp	r1, r0
   15a84:	bge	15a9c <__lxstat64@plt+0x4af8>
   15a88:	b	15ad4 <__lxstat64@plt+0x4b30>
   15a8c:	mvn	r1, #-2147483648	; 0x80000000
   15a90:	sdiv	r1, r1, r0
   15a94:	cmp	r7, r1
   15a98:	blt	15ad4 <__lxstat64@plt+0x4b30>
   15a9c:	mul	r6, r7, r0
   15aa0:	mov	r0, r5
   15aa4:	mov	r1, r6
   15aa8:	bl	15e28 <__lxstat64@plt+0x4e84>
   15aac:	cmp	r6, #0
   15ab0:	movwne	r6, #1
   15ab4:	cmp	r0, #0
   15ab8:	bne	15acc <__lxstat64@plt+0x4b28>
   15abc:	clz	r1, r5
   15ac0:	lsr	r1, r1, #5
   15ac4:	orrs	r1, r1, r6
   15ac8:	bne	15ad4 <__lxstat64@plt+0x4b30>
   15acc:	str	r7, [r8]
   15ad0:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   15ad4:	bl	15c1c <__lxstat64@plt+0x4c78>
   15ad8:	push	{fp, lr}
   15adc:	mov	fp, sp
   15ae0:	mov	r1, #1
   15ae4:	bl	15da4 <__lxstat64@plt+0x4e00>
   15ae8:	cmp	r0, #0
   15aec:	popne	{fp, pc}
   15af0:	bl	15c1c <__lxstat64@plt+0x4c78>
   15af4:	push	{fp, lr}
   15af8:	mov	fp, sp
   15afc:	bl	15da4 <__lxstat64@plt+0x4e00>
   15b00:	cmp	r0, #0
   15b04:	popne	{fp, pc}
   15b08:	bl	15c1c <__lxstat64@plt+0x4c78>
   15b0c:	push	{fp, lr}
   15b10:	mov	fp, sp
   15b14:	mov	r1, #1
   15b18:	bl	15da4 <__lxstat64@plt+0x4e00>
   15b1c:	cmp	r0, #0
   15b20:	popne	{fp, pc}
   15b24:	bl	15c1c <__lxstat64@plt+0x4c78>
   15b28:	push	{fp, lr}
   15b2c:	mov	fp, sp
   15b30:	bl	15da4 <__lxstat64@plt+0x4e00>
   15b34:	cmp	r0, #0
   15b38:	popne	{fp, pc}
   15b3c:	bl	15c1c <__lxstat64@plt+0x4c78>
   15b40:	push	{r4, r5, fp, lr}
   15b44:	add	fp, sp, #8
   15b48:	mov	r5, r0
   15b4c:	mov	r0, r1
   15b50:	mov	r4, r1
   15b54:	bl	15df8 <__lxstat64@plt+0x4e54>
   15b58:	cmp	r0, #0
   15b5c:	beq	15b70 <__lxstat64@plt+0x4bcc>
   15b60:	mov	r1, r5
   15b64:	mov	r2, r4
   15b68:	pop	{r4, r5, fp, lr}
   15b6c:	b	10db8 <memcpy@plt>
   15b70:	bl	15c1c <__lxstat64@plt+0x4c78>
   15b74:	push	{r4, r5, fp, lr}
   15b78:	add	fp, sp, #8
   15b7c:	mov	r5, r0
   15b80:	mov	r0, r1
   15b84:	mov	r4, r1
   15b88:	bl	15df8 <__lxstat64@plt+0x4e54>
   15b8c:	cmp	r0, #0
   15b90:	beq	15ba4 <__lxstat64@plt+0x4c00>
   15b94:	mov	r1, r5
   15b98:	mov	r2, r4
   15b9c:	pop	{r4, r5, fp, lr}
   15ba0:	b	10db8 <memcpy@plt>
   15ba4:	bl	15c1c <__lxstat64@plt+0x4c78>
   15ba8:	push	{r4, r5, fp, lr}
   15bac:	add	fp, sp, #8
   15bb0:	mov	r5, r0
   15bb4:	add	r0, r1, #1
   15bb8:	mov	r4, r1
   15bbc:	bl	15df8 <__lxstat64@plt+0x4e54>
   15bc0:	cmp	r0, #0
   15bc4:	beq	15be0 <__lxstat64@plt+0x4c3c>
   15bc8:	mov	r1, #0
   15bcc:	mov	r2, r4
   15bd0:	strb	r1, [r0, r4]
   15bd4:	mov	r1, r5
   15bd8:	pop	{r4, r5, fp, lr}
   15bdc:	b	10db8 <memcpy@plt>
   15be0:	bl	15c1c <__lxstat64@plt+0x4c78>
   15be4:	push	{r4, r5, fp, lr}
   15be8:	add	fp, sp, #8
   15bec:	mov	r4, r0
   15bf0:	bl	10ec0 <strlen@plt>
   15bf4:	add	r5, r0, #1
   15bf8:	mov	r0, r5
   15bfc:	bl	15df8 <__lxstat64@plt+0x4e54>
   15c00:	cmp	r0, #0
   15c04:	beq	15c18 <__lxstat64@plt+0x4c74>
   15c08:	mov	r1, r4
   15c0c:	mov	r2, r5
   15c10:	pop	{r4, r5, fp, lr}
   15c14:	b	10db8 <memcpy@plt>
   15c18:	bl	15c1c <__lxstat64@plt+0x4c78>
   15c1c:	push	{fp, lr}
   15c20:	mov	fp, sp
   15c24:	movw	r0, #32996	; 0x80e4
   15c28:	movw	r1, #30888	; 0x78a8
   15c2c:	mov	r2, #5
   15c30:	movt	r0, #2
   15c34:	movt	r1, #1
   15c38:	ldr	r4, [r0]
   15c3c:	mov	r0, #0
   15c40:	bl	10dd0 <dcgettext@plt>
   15c44:	movw	r2, #29815	; 0x7477
   15c48:	mov	r3, r0
   15c4c:	mov	r0, r4
   15c50:	mov	r1, #0
   15c54:	movt	r2, #1
   15c58:	bl	10e54 <error@plt>
   15c5c:	bl	10f98 <abort@plt>
   15c60:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   15c64:	add	fp, sp, #24
   15c68:	sub	sp, sp, #16
   15c6c:	mov	r3, r1
   15c70:	mov	r2, r0
   15c74:	mov	r4, #0
   15c78:	mov	r0, r2
   15c7c:	ldrb	r1, [r0, -r4, lsl #1]!
   15c80:	cmp	r1, #37	; 0x25
   15c84:	bne	15c9c <__lxstat64@plt+0x4cf8>
   15c88:	ldrb	r0, [r0, #1]
   15c8c:	cmp	r0, #115	; 0x73
   15c90:	bne	15d38 <__lxstat64@plt+0x4d94>
   15c94:	sub	r4, r4, #1
   15c98:	b	15c78 <__lxstat64@plt+0x4cd4>
   15c9c:	cmp	r1, #0
   15ca0:	bne	15d38 <__lxstat64@plt+0x4d94>
   15ca4:	cmp	r4, #0
   15ca8:	str	r3, [sp, #12]
   15cac:	str	r3, [sp, #8]
   15cb0:	beq	15d6c <__lxstat64@plt+0x4dc8>
   15cb4:	ldr	r0, [sp, #8]
   15cb8:	mov	r5, #0
   15cbc:	mov	r7, r4
   15cc0:	add	r6, r0, #4
   15cc4:	str	r6, [sp, #8]
   15cc8:	ldr	r0, [r6, #-4]
   15ccc:	bl	10ec0 <strlen@plt>
   15cd0:	adds	r5, r0, r5
   15cd4:	add	r6, r6, #4
   15cd8:	mvncs	r5, #0
   15cdc:	adds	r7, r7, #1
   15ce0:	bcc	15cc4 <__lxstat64@plt+0x4d20>
   15ce4:	cmn	r5, #1
   15ce8:	ble	15d88 <__lxstat64@plt+0x4de4>
   15cec:	add	r0, r5, #1
   15cf0:	bl	156e0 <__lxstat64@plt+0x473c>
   15cf4:	mov	r8, r0
   15cf8:	mov	r5, r0
   15cfc:	ldr	r0, [sp, #12]
   15d00:	add	r1, r0, #4
   15d04:	str	r1, [sp, #12]
   15d08:	ldr	r6, [r0]
   15d0c:	mov	r0, r6
   15d10:	bl	10ec0 <strlen@plt>
   15d14:	mov	r7, r0
   15d18:	mov	r0, r5
   15d1c:	mov	r1, r6
   15d20:	mov	r2, r7
   15d24:	bl	10db8 <memcpy@plt>
   15d28:	add	r5, r5, r7
   15d2c:	adds	r4, r4, #1
   15d30:	bcc	15cfc <__lxstat64@plt+0x4d58>
   15d34:	b	15d7c <__lxstat64@plt+0x4dd8>
   15d38:	add	r0, sp, #4
   15d3c:	mov	r1, #1
   15d40:	bl	10ee4 <__vasprintf_chk@plt>
   15d44:	cmn	r0, #1
   15d48:	ble	15d54 <__lxstat64@plt+0x4db0>
   15d4c:	ldr	r8, [sp, #4]
   15d50:	b	15d98 <__lxstat64@plt+0x4df4>
   15d54:	bl	10ecc <__errno_location@plt>
   15d58:	ldr	r0, [r0]
   15d5c:	mov	r8, #0
   15d60:	cmp	r0, #12
   15d64:	bne	15d98 <__lxstat64@plt+0x4df4>
   15d68:	bl	15c1c <__lxstat64@plt+0x4c78>
   15d6c:	mov	r0, #1
   15d70:	bl	156e0 <__lxstat64@plt+0x473c>
   15d74:	mov	r8, r0
   15d78:	mov	r5, r0
   15d7c:	mov	r0, #0
   15d80:	strb	r0, [r5]
   15d84:	b	15d98 <__lxstat64@plt+0x4df4>
   15d88:	bl	10ecc <__errno_location@plt>
   15d8c:	mov	r1, #75	; 0x4b
   15d90:	mov	r8, #0
   15d94:	str	r1, [r0]
   15d98:	mov	r0, r8
   15d9c:	sub	sp, fp, #24
   15da0:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   15da4:	clz	r2, r1
   15da8:	clz	r3, r0
   15dac:	lsr	r2, r2, #5
   15db0:	lsr	r3, r3, #5
   15db4:	orrs	r2, r3, r2
   15db8:	movwne	r1, #1
   15dbc:	movwne	r0, #1
   15dc0:	cmp	r1, #0
   15dc4:	beq	15df4 <__lxstat64@plt+0x4e50>
   15dc8:	mvn	r2, #-2147483648	; 0x80000000
   15dcc:	udiv	r2, r2, r1
   15dd0:	cmp	r2, r0
   15dd4:	bcs	15df4 <__lxstat64@plt+0x4e50>
   15dd8:	push	{fp, lr}
   15ddc:	mov	fp, sp
   15de0:	bl	10ecc <__errno_location@plt>
   15de4:	mov	r1, #12
   15de8:	str	r1, [r0]
   15dec:	mov	r0, #0
   15df0:	pop	{fp, pc}
   15df4:	b	10d58 <calloc@plt>
   15df8:	cmp	r0, #0
   15dfc:	movweq	r0, #1
   15e00:	cmn	r0, #1
   15e04:	ble	15e0c <__lxstat64@plt+0x4e68>
   15e08:	b	10e60 <malloc@plt>
   15e0c:	push	{fp, lr}
   15e10:	mov	fp, sp
   15e14:	bl	10ecc <__errno_location@plt>
   15e18:	mov	r1, #12
   15e1c:	str	r1, [r0]
   15e20:	mov	r0, #0
   15e24:	pop	{fp, pc}
   15e28:	push	{fp, lr}
   15e2c:	mov	fp, sp
   15e30:	cmp	r0, #0
   15e34:	beq	15e50 <__lxstat64@plt+0x4eac>
   15e38:	cmp	r1, #0
   15e3c:	beq	15e5c <__lxstat64@plt+0x4eb8>
   15e40:	cmn	r1, #1
   15e44:	ble	15e68 <__lxstat64@plt+0x4ec4>
   15e48:	pop	{fp, lr}
   15e4c:	b	10ddc <realloc@plt>
   15e50:	mov	r0, r1
   15e54:	pop	{fp, lr}
   15e58:	b	15df8 <__lxstat64@plt+0x4e54>
   15e5c:	bl	15ff8 <__lxstat64@plt+0x5054>
   15e60:	mov	r0, #0
   15e64:	pop	{fp, pc}
   15e68:	bl	10ecc <__errno_location@plt>
   15e6c:	mov	r1, #12
   15e70:	str	r1, [r0]
   15e74:	mov	r0, #0
   15e78:	pop	{fp, pc}
   15e7c:	push	{r4, r5, r6, sl, fp, lr}
   15e80:	add	fp, sp, #16
   15e84:	mov	r4, r0
   15e88:	bl	10e3c <__fpending@plt>
   15e8c:	ldr	r6, [r4]
   15e90:	mov	r5, r0
   15e94:	mov	r0, r4
   15e98:	bl	15f00 <__lxstat64@plt+0x4f5c>
   15e9c:	tst	r6, #32
   15ea0:	bne	15ed8 <__lxstat64@plt+0x4f34>
   15ea4:	cmp	r0, #0
   15ea8:	mov	r4, r0
   15eac:	mvnne	r4, #0
   15eb0:	cmp	r5, #0
   15eb4:	bne	15ee4 <__lxstat64@plt+0x4f40>
   15eb8:	cmp	r0, #0
   15ebc:	beq	15ee4 <__lxstat64@plt+0x4f40>
   15ec0:	bl	10ecc <__errno_location@plt>
   15ec4:	ldr	r0, [r0]
   15ec8:	subs	r4, r0, #9
   15ecc:	mvnne	r4, #0
   15ed0:	mov	r0, r4
   15ed4:	pop	{r4, r5, r6, sl, fp, pc}
   15ed8:	mvn	r4, #0
   15edc:	cmp	r0, #0
   15ee0:	beq	15eec <__lxstat64@plt+0x4f48>
   15ee4:	mov	r0, r4
   15ee8:	pop	{r4, r5, r6, sl, fp, pc}
   15eec:	bl	10ecc <__errno_location@plt>
   15ef0:	mov	r1, #0
   15ef4:	str	r1, [r0]
   15ef8:	mov	r0, r4
   15efc:	pop	{r4, r5, r6, sl, fp, pc}
   15f00:	push	{r4, r5, r6, sl, fp, lr}
   15f04:	add	fp, sp, #16
   15f08:	sub	sp, sp, #8
   15f0c:	mov	r4, r0
   15f10:	bl	10f08 <fileno@plt>
   15f14:	cmn	r0, #1
   15f18:	ble	15f8c <__lxstat64@plt+0x4fe8>
   15f1c:	mov	r0, r4
   15f20:	bl	10e84 <__freading@plt>
   15f24:	cmp	r0, #0
   15f28:	beq	15f54 <__lxstat64@plt+0x4fb0>
   15f2c:	mov	r0, r4
   15f30:	bl	10f08 <fileno@plt>
   15f34:	mov	r1, #1
   15f38:	mov	r2, #0
   15f3c:	mov	r3, #0
   15f40:	str	r1, [sp]
   15f44:	bl	10e24 <lseek64@plt>
   15f48:	and	r0, r0, r1
   15f4c:	cmn	r0, #1
   15f50:	beq	15f8c <__lxstat64@plt+0x4fe8>
   15f54:	mov	r0, r4
   15f58:	bl	15f9c <__lxstat64@plt+0x4ff8>
   15f5c:	cmp	r0, #0
   15f60:	beq	15f8c <__lxstat64@plt+0x4fe8>
   15f64:	bl	10ecc <__errno_location@plt>
   15f68:	ldr	r6, [r0]
   15f6c:	mov	r5, r0
   15f70:	mov	r0, r4
   15f74:	bl	10f20 <fclose@plt>
   15f78:	cmp	r6, #0
   15f7c:	strne	r6, [r5]
   15f80:	mvnne	r0, #0
   15f84:	sub	sp, fp, #16
   15f88:	pop	{r4, r5, r6, sl, fp, pc}
   15f8c:	mov	r0, r4
   15f90:	sub	sp, fp, #16
   15f94:	pop	{r4, r5, r6, sl, fp, lr}
   15f98:	b	10f20 <fclose@plt>
   15f9c:	push	{r4, sl, fp, lr}
   15fa0:	add	fp, sp, #8
   15fa4:	sub	sp, sp, #8
   15fa8:	mov	r4, r0
   15fac:	cmp	r0, #0
   15fb0:	beq	15fe8 <__lxstat64@plt+0x5044>
   15fb4:	mov	r0, r4
   15fb8:	bl	10e84 <__freading@plt>
   15fbc:	cmp	r0, #0
   15fc0:	beq	15fe8 <__lxstat64@plt+0x5044>
   15fc4:	ldrb	r0, [r4, #1]
   15fc8:	tst	r0, #1
   15fcc:	beq	15fe8 <__lxstat64@plt+0x5044>
   15fd0:	mov	r0, #1
   15fd4:	mov	r2, #0
   15fd8:	mov	r3, #0
   15fdc:	str	r0, [sp]
   15fe0:	mov	r0, r4
   15fe4:	bl	16020 <__lxstat64@plt+0x507c>
   15fe8:	mov	r0, r4
   15fec:	sub	sp, fp, #8
   15ff0:	pop	{r4, sl, fp, lr}
   15ff4:	b	10d94 <fflush@plt>
   15ff8:	push	{r4, r5, r6, sl, fp, lr}
   15ffc:	add	fp, sp, #16
   16000:	mov	r4, r0
   16004:	bl	10ecc <__errno_location@plt>
   16008:	ldr	r6, [r0]
   1600c:	mov	r5, r0
   16010:	mov	r0, r4
   16014:	bl	10da0 <free@plt>
   16018:	str	r6, [r5]
   1601c:	pop	{r4, r5, r6, sl, fp, pc}
   16020:	push	{r4, r5, r6, r7, fp, lr}
   16024:	add	fp, sp, #16
   16028:	sub	sp, sp, #8
   1602c:	mov	r4, r0
   16030:	ldr	r0, [r0, #4]
   16034:	mov	r5, r3
   16038:	mov	r6, r2
   1603c:	ldr	r1, [r4, #8]
   16040:	cmp	r1, r0
   16044:	bne	16060 <__lxstat64@plt+0x50bc>
   16048:	ldrd	r0, [r4, #16]
   1604c:	cmp	r1, r0
   16050:	bne	16060 <__lxstat64@plt+0x50bc>
   16054:	ldr	r0, [r4, #36]	; 0x24
   16058:	cmp	r0, #0
   1605c:	beq	16078 <__lxstat64@plt+0x50d4>
   16060:	mov	r0, r4
   16064:	mov	r2, r6
   16068:	mov	r3, r5
   1606c:	sub	sp, fp, #16
   16070:	pop	{r4, r5, r6, r7, fp, lr}
   16074:	b	10f2c <fseeko64@plt>
   16078:	ldr	r7, [fp, #8]
   1607c:	mov	r0, r4
   16080:	bl	10f08 <fileno@plt>
   16084:	mov	r2, r6
   16088:	mov	r3, r5
   1608c:	str	r7, [sp]
   16090:	bl	10e24 <lseek64@plt>
   16094:	and	r2, r0, r1
   16098:	cmn	r2, #1
   1609c:	beq	160bc <__lxstat64@plt+0x5118>
   160a0:	strd	r0, [r4, #80]	; 0x50
   160a4:	ldr	r0, [r4]
   160a8:	bic	r0, r0, #16
   160ac:	str	r0, [r4]
   160b0:	mov	r0, #0
   160b4:	sub	sp, fp, #16
   160b8:	pop	{r4, r5, r6, r7, fp, pc}
   160bc:	mvn	r0, #0
   160c0:	sub	sp, fp, #16
   160c4:	pop	{r4, r5, r6, r7, fp, pc}
   160c8:	push	{fp, lr}
   160cc:	mov	fp, sp
   160d0:	mov	r0, #14
   160d4:	bl	10f50 <nl_langinfo@plt>
   160d8:	movw	r1, #25944	; 0x6558
   160dc:	cmp	r0, #0
   160e0:	movt	r1, #1
   160e4:	movne	r1, r0
   160e8:	movw	r0, #30905	; 0x78b9
   160ec:	ldrb	r2, [r1]
   160f0:	movt	r0, #1
   160f4:	cmp	r2, #0
   160f8:	movne	r0, r1
   160fc:	pop	{fp, pc}
   16100:	push	{r4, r5, r6, r7, fp, lr}
   16104:	add	fp, sp, #16
   16108:	sub	sp, sp, #8
   1610c:	cmp	r0, #0
   16110:	add	r5, sp, #4
   16114:	mov	r7, r2
   16118:	mov	r4, r1
   1611c:	movne	r5, r0
   16120:	mov	r0, r5
   16124:	bl	10e48 <mbrtowc@plt>
   16128:	mov	r6, r0
   1612c:	cmp	r7, #0
   16130:	beq	16158 <__lxstat64@plt+0x51b4>
   16134:	cmn	r6, #2
   16138:	bcc	16158 <__lxstat64@plt+0x51b4>
   1613c:	mov	r0, #0
   16140:	bl	161a0 <__lxstat64@plt+0x51fc>
   16144:	cmp	r0, #0
   16148:	bne	16158 <__lxstat64@plt+0x51b4>
   1614c:	ldrb	r0, [r4]
   16150:	mov	r6, #1
   16154:	str	r0, [r5]
   16158:	mov	r0, r6
   1615c:	sub	sp, fp, #16
   16160:	pop	{r4, r5, r6, r7, fp, pc}
   16164:	cmp	r2, #0
   16168:	beq	16198 <__lxstat64@plt+0x51f4>
   1616c:	mvn	r3, #0
   16170:	udiv	r3, r3, r2
   16174:	cmp	r3, r1
   16178:	bcs	16198 <__lxstat64@plt+0x51f4>
   1617c:	push	{fp, lr}
   16180:	mov	fp, sp
   16184:	bl	10ecc <__errno_location@plt>
   16188:	mov	r1, #12
   1618c:	str	r1, [r0]
   16190:	mov	r0, #0
   16194:	pop	{fp, pc}
   16198:	mul	r1, r2, r1
   1619c:	b	15e28 <__lxstat64@plt+0x4e84>
   161a0:	push	{r4, sl, fp, lr}
   161a4:	add	fp, sp, #8
   161a8:	sub	sp, sp, #264	; 0x108
   161ac:	add	r1, sp, #7
   161b0:	movw	r2, #257	; 0x101
   161b4:	bl	1620c <__lxstat64@plt+0x5268>
   161b8:	mov	r4, #0
   161bc:	cmp	r0, #0
   161c0:	bne	16200 <__lxstat64@plt+0x525c>
   161c4:	movw	r1, #30911	; 0x78bf
   161c8:	add	r0, sp, #7
   161cc:	mov	r2, #2
   161d0:	movt	r1, #1
   161d4:	bl	10eb4 <bcmp@plt>
   161d8:	cmp	r0, #0
   161dc:	beq	16200 <__lxstat64@plt+0x525c>
   161e0:	movw	r1, #30913	; 0x78c1
   161e4:	add	r0, sp, #7
   161e8:	mov	r2, #6
   161ec:	movt	r1, #1
   161f0:	bl	10eb4 <bcmp@plt>
   161f4:	cmp	r0, #0
   161f8:	mov	r4, r0
   161fc:	movwne	r4, #1
   16200:	mov	r0, r4
   16204:	sub	sp, fp, #8
   16208:	pop	{r4, sl, fp, pc}
   1620c:	push	{r4, r5, r6, r7, fp, lr}
   16210:	add	fp, sp, #16
   16214:	mov	r4, r1
   16218:	mov	r1, #0
   1621c:	mov	r6, r2
   16220:	bl	10f38 <setlocale@plt>
   16224:	cmp	r0, #0
   16228:	beq	16258 <__lxstat64@plt+0x52b4>
   1622c:	mov	r7, r0
   16230:	bl	10ec0 <strlen@plt>
   16234:	cmp	r0, r6
   16238:	bcs	16274 <__lxstat64@plt+0x52d0>
   1623c:	add	r2, r0, #1
   16240:	mov	r0, r4
   16244:	mov	r1, r7
   16248:	bl	10db8 <memcpy@plt>
   1624c:	mov	r5, #0
   16250:	mov	r0, r5
   16254:	pop	{r4, r5, r6, r7, fp, pc}
   16258:	mov	r5, #22
   1625c:	cmp	r6, #0
   16260:	beq	1629c <__lxstat64@plt+0x52f8>
   16264:	mov	r0, #0
   16268:	strb	r0, [r4]
   1626c:	mov	r0, r5
   16270:	pop	{r4, r5, r6, r7, fp, pc}
   16274:	mov	r5, #34	; 0x22
   16278:	cmp	r6, #0
   1627c:	beq	1629c <__lxstat64@plt+0x52f8>
   16280:	sub	r6, r6, #1
   16284:	mov	r0, r4
   16288:	mov	r1, r7
   1628c:	mov	r2, r6
   16290:	bl	10db8 <memcpy@plt>
   16294:	mov	r0, #0
   16298:	strb	r0, [r4, r6]
   1629c:	mov	r0, r5
   162a0:	pop	{r4, r5, r6, r7, fp, pc}
   162a4:	mov	r1, #0
   162a8:	b	10f38 <setlocale@plt>
   162ac:	cmp	r3, #0
   162b0:	cmpeq	r2, #0
   162b4:	bne	162cc <__lxstat64@plt+0x5328>
   162b8:	cmp	r1, #0
   162bc:	cmpeq	r0, #0
   162c0:	mvnne	r1, #0
   162c4:	mvnne	r0, #0
   162c8:	b	162e8 <__lxstat64@plt+0x5344>
   162cc:	sub	sp, sp, #8
   162d0:	push	{sp, lr}
   162d4:	bl	162f8 <__lxstat64@plt+0x5354>
   162d8:	ldr	lr, [sp, #4]
   162dc:	add	sp, sp, #8
   162e0:	pop	{r2, r3}
   162e4:	bx	lr
   162e8:	push	{r1, lr}
   162ec:	mov	r0, #8
   162f0:	bl	10d70 <raise@plt>
   162f4:	pop	{r1, pc}
   162f8:	cmp	r1, r3
   162fc:	cmpeq	r0, r2
   16300:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16304:	mov	r4, r0
   16308:	movcc	r0, #0
   1630c:	mov	r5, r1
   16310:	ldr	lr, [sp, #36]	; 0x24
   16314:	movcc	r1, r0
   16318:	bcc	16414 <__lxstat64@plt+0x5470>
   1631c:	cmp	r3, #0
   16320:	clzeq	ip, r2
   16324:	clzne	ip, r3
   16328:	addeq	ip, ip, #32
   1632c:	cmp	r5, #0
   16330:	clzeq	r1, r4
   16334:	addeq	r1, r1, #32
   16338:	clzne	r1, r5
   1633c:	sub	ip, ip, r1
   16340:	sub	sl, ip, #32
   16344:	lsl	r9, r3, ip
   16348:	rsb	fp, ip, #32
   1634c:	orr	r9, r9, r2, lsl sl
   16350:	orr	r9, r9, r2, lsr fp
   16354:	lsl	r8, r2, ip
   16358:	cmp	r5, r9
   1635c:	cmpeq	r4, r8
   16360:	movcc	r0, #0
   16364:	movcc	r1, r0
   16368:	bcc	16384 <__lxstat64@plt+0x53e0>
   1636c:	mov	r0, #1
   16370:	subs	r4, r4, r8
   16374:	lsl	r1, r0, sl
   16378:	orr	r1, r1, r0, lsr fp
   1637c:	lsl	r0, r0, ip
   16380:	sbc	r5, r5, r9
   16384:	cmp	ip, #0
   16388:	beq	16414 <__lxstat64@plt+0x5470>
   1638c:	lsr	r6, r8, #1
   16390:	orr	r6, r6, r9, lsl #31
   16394:	lsr	r7, r9, #1
   16398:	mov	r2, ip
   1639c:	b	163c0 <__lxstat64@plt+0x541c>
   163a0:	subs	r3, r4, r6
   163a4:	sbc	r8, r5, r7
   163a8:	adds	r3, r3, r3
   163ac:	adc	r8, r8, r8
   163b0:	adds	r4, r3, #1
   163b4:	adc	r5, r8, #0
   163b8:	subs	r2, r2, #1
   163bc:	beq	163dc <__lxstat64@plt+0x5438>
   163c0:	cmp	r5, r7
   163c4:	cmpeq	r4, r6
   163c8:	bcs	163a0 <__lxstat64@plt+0x53fc>
   163cc:	adds	r4, r4, r4
   163d0:	adc	r5, r5, r5
   163d4:	subs	r2, r2, #1
   163d8:	bne	163c0 <__lxstat64@plt+0x541c>
   163dc:	lsr	r3, r4, ip
   163e0:	orr	r3, r3, r5, lsl fp
   163e4:	lsr	r2, r5, ip
   163e8:	orr	r3, r3, r5, lsr sl
   163ec:	adds	r0, r0, r4
   163f0:	mov	r4, r3
   163f4:	lsl	r3, r2, ip
   163f8:	orr	r3, r3, r4, lsl sl
   163fc:	lsl	ip, r4, ip
   16400:	orr	r3, r3, r4, lsr fp
   16404:	adc	r1, r1, r5
   16408:	subs	r0, r0, ip
   1640c:	mov	r5, r2
   16410:	sbc	r1, r1, r3
   16414:	cmp	lr, #0
   16418:	strdne	r4, [lr]
   1641c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16420:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   16424:	mov	r7, r0
   16428:	ldr	r6, [pc, #72]	; 16478 <__lxstat64@plt+0x54d4>
   1642c:	ldr	r5, [pc, #72]	; 1647c <__lxstat64@plt+0x54d8>
   16430:	add	r6, pc, r6
   16434:	add	r5, pc, r5
   16438:	sub	r6, r6, r5
   1643c:	mov	r8, r1
   16440:	mov	r9, r2
   16444:	bl	10d38 <calloc@plt-0x20>
   16448:	asrs	r6, r6, #2
   1644c:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   16450:	mov	r4, #0
   16454:	add	r4, r4, #1
   16458:	ldr	r3, [r5], #4
   1645c:	mov	r2, r9
   16460:	mov	r1, r8
   16464:	mov	r0, r7
   16468:	blx	r3
   1646c:	cmp	r6, r4
   16470:	bne	16454 <__lxstat64@plt+0x54b0>
   16474:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   16478:	ldrdeq	r1, [r1], -r4
   1647c:	andeq	r1, r1, ip, asr #21
   16480:	bx	lr
   16484:	ldr	r3, [pc, #12]	; 16498 <__lxstat64@plt+0x54f4>
   16488:	mov	r1, #0
   1648c:	add	r3, pc, r3
   16490:	ldr	r2, [r3]
   16494:	b	10ed8 <__cxa_atexit@plt>
   16498:	andeq	r1, r1, r8, asr #24

Disassembly of section .fini:

0001649c <.fini>:
   1649c:	push	{r3, lr}
   164a0:	pop	{r3, pc}
