
---------- Begin Simulation Statistics ----------
final_tick                                13647477500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    739                       # Simulator instruction rate (inst/s)
host_mem_usage                                8031724                       # Number of bytes of host memory used
host_op_rate                                      755                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 11338.09                       # Real time elapsed on the host
host_tick_rate                                 900726                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     8377932                       # Number of instructions simulated
sim_ops                                       8560750                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.010213                       # Number of seconds simulated
sim_ticks                                 10212508125                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.245798                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  412717                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               424406                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                575                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3695                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            426353                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3887                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            4499                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              612                       # Number of indirect misses.
system.cpu.branchPred.lookups                  470787                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   15359                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          582                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2808359                       # Number of instructions committed
system.cpu.committedOps                       2842467                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.067022                       # CPI: cycles per instruction
system.cpu.discardedOps                          9510                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1546898                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             93836                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           775107                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2500668                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.326049                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      498                       # number of quiesce instructions executed
system.cpu.numCycles                          8613300                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       498                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1952663     68.70%     68.70% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2003      0.07%     68.77% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.77% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.77% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.77% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.77% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.77% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.77% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.77% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.77% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.77% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.77% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.77% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.77% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.77% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.77% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.77% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.77% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.77% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.77% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.77% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.77% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.77% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.77% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.77% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.77% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.77% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.77% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.77% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.77% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.77% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.77% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.77% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.77% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.77% # Class of committed instruction
system.cpu.op_class_0::MemRead                  97931      3.45%     72.21% # Class of committed instruction
system.cpu.op_class_0::MemWrite                789870     27.79%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2842467                       # Class of committed instruction
system.cpu.quiesceCycles                      7726713                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6112632                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          564                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        726030                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  13647477500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  13647477500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  13647477500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  13647477500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              230898                       # Transaction distribution
system.membus.trans_dist::ReadResp             231373                       # Transaction distribution
system.membus.trans_dist::WriteReq             136512                       # Transaction distribution
system.membus.trans_dist::WriteResp            136512                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          297                       # Transaction distribution
system.membus.trans_dist::WriteClean              128                       # Transaction distribution
system.membus.trans_dist::CleanEvict              124                       # Transaction distribution
system.membus.trans_dist::ReadExReq               136                       # Transaction distribution
system.membus.trans_dist::ReadExResp              136                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            220                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           255                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       362496                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        362496                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          469                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          469                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           34                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1992                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       726260                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7836                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       736122                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       724992                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       724992                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1461583                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        14080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        14080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        51200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        10956                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        67164                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     23199744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     23199744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                23280988                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1093210                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000016                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.003943                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1093193    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      17      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1093210                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1877719984                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              18.4                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             9982000                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              417156                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1914000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  13647477500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            7653230                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1415040585                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             13.9                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1103750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  13647477500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  13647477500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  13647477500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  13647477500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       264192                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       264192                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       464718                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       464718                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4956                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         7836                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1449984                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1449984                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1457820                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7788                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        10956                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     23199744                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     23199744                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     23210700                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2486167250                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             24.3                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1975813009                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         19.3                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1257294000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         12.3                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  13647477500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  13647477500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  13647477500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  13647477500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  13647477500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  13647477500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  13647477500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  13647477500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  13647477500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  13647477500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  13647477500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       230400                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       230400                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       132096                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       132096                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       724992                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       724992                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     23199744                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     23199744                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       448332                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       448332    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       448332                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1057895250                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         10.4                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1284096000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         12.6                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  13647477500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  13647477500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  13647477500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  13647477500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  13647477500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     16252928                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      8454144                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     24707072                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      9437184                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     14745600                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     24182784                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4063232                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       264192                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4327424                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2359296                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       460800                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2820096                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1591472712                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    827822499                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2419295211                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    924080929                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1443876452                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2367957382                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2515553641                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2271698952                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4787252593                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  13647477500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  13647477500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  13647477500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  13647477500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  13647477500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  13647477500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  13647477500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  13647477500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  13647477500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  13647477500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  13647477500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  13647477500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  13647477500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  13647477500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  13647477500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  13647477500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  13647477500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  13647477500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  13647477500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        14080                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1024                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        15104                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        14080                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        14080                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          220                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           16                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          236                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      1378701                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       100269                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        1478971                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      1378701                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      1378701                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      1378701                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       100269                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       1478971                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  13647477500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  13647477500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  13647477500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  13647477500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  13647477500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  13647477500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  13647477500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  13647477500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  13647477500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  13647477500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  13647477500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  13647477500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  13647477500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  13647477500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     14745600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          24000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           14769600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        27200                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      8454144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8481344                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       230400                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             375                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              230775                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          425                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       132096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             132521                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1443876452                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2350059                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1446226512                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2663401                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    827822499                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            830485900                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2663401                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2271698952                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2350059                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2276712411                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       425.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    362348.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       373.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000259776250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          138                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          138                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              415671                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             140892                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      230775                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     132521                       # Number of write requests accepted
system.mem_ctrls.readBursts                    230775                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   132521                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    150                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             14395                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             14431                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             14422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             14403                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             14426                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             14419                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             14401                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             14425                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             14426                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             14415                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            14418                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            14411                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            14404                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            14411                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            14415                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            14403                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8274                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8298                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8292                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              8294                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8297                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8284                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8287                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8281                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8281                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8273                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8273                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8271                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8273                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8276                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8276                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.50                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      20.07                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7444877600                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1153125000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             13498783850                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32281.31                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58531.31                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       191                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   215151                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  123389                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.29                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.11                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                230775                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               132521                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     603                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     368                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     624                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     770                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  204059                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    8109                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    8040                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    8049                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  22950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  22024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  10297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    382                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        24614                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    944.219712                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   871.167367                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   228.939993                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          531      2.16%      2.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          626      2.54%      4.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          393      1.60%      6.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          314      1.28%      7.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          384      1.56%      9.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          352      1.43%     10.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          359      1.46%     12.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          451      1.83%     13.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        21204     86.15%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        24614                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          138                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1671.224638                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    667.228761                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63              7      5.07%      5.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.72%      5.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           42     30.43%     36.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            2      1.45%     37.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111           80     57.97%     95.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3008-3071            3      2.17%     97.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3135            3      2.17%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           138                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          138                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     960.333333                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    791.527982                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    249.498134                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              9      6.52%      6.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           14     10.14%     16.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          115     83.33%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           138                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               14760000                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    9600                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8481664                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                14769600                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8481344                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1445.29                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       830.52                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1446.23                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    830.49                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.78                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.29                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.49                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   10212406875                       # Total gap between requests
system.mem_ctrls.avgGap                      28110.43                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     14736128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        23872                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        28480                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      8453184                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1442948962.158108472824                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2337525.680059128441                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2788737.071384214796                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 827728496.911232590675                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       230400                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          375                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          425                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       132096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  13485103580                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     13680270                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   7544101625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 181249985125                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58529.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     36480.72                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  17750827.35                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1372108.05                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5383164570                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    552510000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4279886930                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  13647477500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 996                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           498                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9697548.443775                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2450513.181752                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          498    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5745375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11976250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             498                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      8818098375                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   4829379125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  13647477500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1419047                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1419047                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1419047                       # number of overall hits
system.cpu.icache.overall_hits::total         1419047                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          220                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            220                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          220                       # number of overall misses
system.cpu.icache.overall_misses::total           220                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      9557500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      9557500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      9557500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      9557500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1419267                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1419267                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1419267                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1419267                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000155                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000155                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000155                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000155                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43443.181818                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43443.181818                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43443.181818                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43443.181818                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          220                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          220                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          220                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          220                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      9207250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      9207250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      9207250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      9207250                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000155                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000155                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000155                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000155                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41851.136364                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41851.136364                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41851.136364                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41851.136364                       # average overall mshr miss latency
system.cpu.icache.replacements                     29                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1419047                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1419047                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          220                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           220                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      9557500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      9557500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1419267                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1419267                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000155                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000155                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43443.181818                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43443.181818                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          220                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          220                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      9207250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      9207250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000155                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000155                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41851.136364                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41851.136364                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  13647477500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           343.045393                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              328765                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                29                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          11336.724138                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   343.045393                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.670011                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.670011                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          346                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          332                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.675781                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2838754                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2838754                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13647477500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  13647477500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  13647477500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       156485                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           156485                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       156485                       # number of overall hits
system.cpu.dcache.overall_hits::total          156485                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          517                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            517                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          517                       # number of overall misses
system.cpu.dcache.overall_misses::total           517                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     35958375                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     35958375                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     35958375                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     35958375                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       157002                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       157002                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       157002                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       157002                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003293                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003293                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003293                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003293                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 69551.982592                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 69551.982592                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 69551.982592                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 69551.982592                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          297                       # number of writebacks
system.cpu.dcache.writebacks::total               297                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          126                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          126                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          126                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          126                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          391                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          391                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          391                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          391                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4914                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4914                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     26647375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     26647375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     26647375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     26647375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     10810875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     10810875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002490                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002490                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002490                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002490                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 68151.854220                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 68151.854220                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 68151.854220                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 68151.854220                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2200.015263                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2200.015263                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    391                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        96909                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           96909                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          256                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           256                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     17975250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     17975250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        97165                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        97165                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002635                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002635                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 70215.820312                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 70215.820312                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          255                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          255                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          498                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          498                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     17514750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     17514750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     10810875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     10810875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002624                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002624                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 68685.294118                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68685.294118                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21708.584337                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21708.584337                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        59576                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          59576                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          261                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          261                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     17983125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     17983125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        59837                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        59837                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004362                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004362                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 68900.862069                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 68900.862069                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          125                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          125                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          136                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          136                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4416                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4416                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      9132625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      9132625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002273                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002273                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 67151.654412                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 67151.654412                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       362496                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       362496                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   3765027750                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   3765027750                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10386.398057                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10386.398057                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        99884                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        99884                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       262612                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       262612                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   3662377984                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   3662377984                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 13945.965851                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 13945.965851                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  13647477500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           495.976293                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                7766                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               519                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             14.963391                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   495.976293                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.968704                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.968704                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          384                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          228                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          136                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3528367                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3528367                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  13647477500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  13647477500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                13647648125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    739                       # Simulator instruction rate (inst/s)
host_mem_usage                                8031724                       # Number of bytes of host memory used
host_op_rate                                      755                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 11338.18                       # Real time elapsed on the host
host_tick_rate                                 900733                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     8377941                       # Number of instructions simulated
sim_ops                                       8560765                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.010213                       # Number of seconds simulated
sim_ticks                                 10212678750                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.244429                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  412718                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               424413                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                576                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3697                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            426353                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3887                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            4499                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              612                       # Number of indirect misses.
system.cpu.branchPred.lookups                  470796                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   15361                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          582                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2808368                       # Number of instructions committed
system.cpu.committedOps                       2842482                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.067110                       # CPI: cycles per instruction
system.cpu.discardedOps                          9517                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1546920                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             93836                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           775107                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2500892                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.326040                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      498                       # number of quiesce instructions executed
system.cpu.numCycles                          8613573                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       498                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1952671     68.70%     68.70% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2003      0.07%     68.77% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.77% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.77% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.77% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.77% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.77% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.77% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.77% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.77% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.77% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.77% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.77% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.77% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.77% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.77% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.77% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.77% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.77% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.77% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.77% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.77% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.77% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.77% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.77% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.77% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.77% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.77% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.77% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.77% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.77% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.77% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.77% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.77% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.77% # Class of committed instruction
system.cpu.op_class_0::MemRead                  97937      3.45%     72.21% # Class of committed instruction
system.cpu.op_class_0::MemWrite                789870     27.79%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2842482                       # Class of committed instruction
system.cpu.quiesceCycles                      7726713                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6112681                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          567                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        726036                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  13647648125                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  13647648125                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  13647648125                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  13647648125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              230898                       # Transaction distribution
system.membus.trans_dist::ReadResp             231376                       # Transaction distribution
system.membus.trans_dist::WriteReq             136512                       # Transaction distribution
system.membus.trans_dist::WriteResp            136512                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          298                       # Transaction distribution
system.membus.trans_dist::WriteClean              128                       # Transaction distribution
system.membus.trans_dist::CleanEvict              126                       # Transaction distribution
system.membus.trans_dist::ReadExReq               136                       # Transaction distribution
system.membus.trans_dist::ReadExResp              136                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            222                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           256                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       362496                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        362496                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          475                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          475                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           34                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1992                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       726263                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7836                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       736125                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       724992                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       724992                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1461592                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        14208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        14208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        51328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        10956                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        67292                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     23199744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     23199744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                23281244                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1093213                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000016                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.003943                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1093196    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      17      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1093213                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1877726734                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              18.4                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             9982000                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              423656                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1914000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  13647648125                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            7658980                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1415040585                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             13.9                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1113750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  13647648125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  13647648125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  13647648125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  13647648125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       264192                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       264192                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       464718                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       464718                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4956                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         7836                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1449984                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1449984                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1457820                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7788                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        10956                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     23199744                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     23199744                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     23210700                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2486167250                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             24.3                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1975813009                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         19.3                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1257294000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         12.3                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  13647648125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  13647648125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  13647648125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  13647648125                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  13647648125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  13647648125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  13647648125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  13647648125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  13647648125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  13647648125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  13647648125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       230400                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       230400                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       132096                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       132096                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       724992                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       724992                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     23199744                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     23199744                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       448332                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       448332    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       448332                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1057895250                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         10.4                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1284096000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         12.6                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  13647648125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  13647648125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  13647648125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  13647648125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  13647648125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     16252928                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      8454144                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     24707072                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      9437184                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     14745600                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     24182784                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4063232                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       264192                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4327424                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2359296                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       460800                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2820096                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1591446123                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    827808669                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2419254792                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    924065491                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1443852329                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2367917820                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2515511613                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2271660998                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4787172611                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  13647648125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  13647648125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  13647648125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  13647648125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  13647648125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  13647648125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  13647648125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  13647648125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  13647648125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  13647648125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  13647648125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  13647648125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  13647648125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  13647648125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  13647648125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  13647648125                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  13647648125                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  13647648125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  13647648125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        14208                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1024                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        15232                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        14208                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        14208                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          222                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           16                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          238                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      1391212                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       100268                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        1491479                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      1391212                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      1391212                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      1391212                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       100268                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       1491479                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  13647648125                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  13647648125                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  13647648125                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  13647648125                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  13647648125                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  13647648125                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  13647648125                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  13647648125                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  13647648125                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  13647648125                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  13647648125                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  13647648125                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  13647648125                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  13647648125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     14745600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          24064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           14769664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        27264                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      8454144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8481408                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       230400                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             376                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              230776                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          426                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       132096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             132522                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1443852329                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2356287                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1446208616                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2669623                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    827808669                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            830478292                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2669623                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2271660998                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2356287                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2276686907                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       426.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    362348.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       374.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000259776250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          138                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          138                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              415674                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             140892                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      230776                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     132522                       # Number of write requests accepted
system.mem_ctrls.readBursts                    230776                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   132522                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    150                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             14395                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             14431                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             14422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             14403                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             14426                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             14419                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             14401                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             14425                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             14426                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             14415                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            14419                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            14411                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            14404                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            14411                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            14415                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            14403                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8274                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8298                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8292                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              8294                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8297                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8284                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8287                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8281                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8281                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8273                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8273                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8271                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8273                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8276                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8276                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.50                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      20.07                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7444877600                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1153130000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             13498810100                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32281.17                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58531.17                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       191                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   215152                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  123389                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.29                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.11                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                230776                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               132522                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     604                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     368                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     624                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     770                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  204059                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    8109                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    8040                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    8049                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  22950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  22024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  10297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    382                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        24614                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    944.219712                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   871.167367                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   228.939993                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          531      2.16%      2.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          626      2.54%      4.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          393      1.60%      6.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          314      1.28%      7.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          384      1.56%      9.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          352      1.43%     10.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          359      1.46%     12.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          451      1.83%     13.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        21204     86.15%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        24614                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          138                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1671.224638                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    667.228761                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63              7      5.07%      5.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.72%      5.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           42     30.43%     36.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            2      1.45%     37.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111           80     57.97%     95.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3008-3071            3      2.17%     97.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3135            3      2.17%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           138                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          138                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     960.333333                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    791.527982                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    249.498134                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              9      6.52%      6.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           14     10.14%     16.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          115     83.33%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           138                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               14760064                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    9600                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8481664                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                14769664                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8481408                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1445.27                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       830.50                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1446.21                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    830.48                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.78                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.29                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.49                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   10212666875                       # Total gap between requests
system.mem_ctrls.avgGap                      28110.99                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     14736128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        23936                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        28480                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      8453184                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1442924854.558849096298                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2343753.346789645962                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2788690.479468964040                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 827714667.907281398773                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       230400                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          376                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          426                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       132096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  13485103580                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     13706520                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   7544101625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 181249985125                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58529.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     36453.51                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  17709158.74                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1372108.05                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5383164570                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    552510000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4280057555                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  13647648125                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 996                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           498                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9697548.443775                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2450513.181752                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          498    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5745375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11976250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             498                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      8818269000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   4829379125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  13647648125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1419055                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1419055                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1419055                       # number of overall hits
system.cpu.icache.overall_hits::total         1419055                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          222                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            222                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          222                       # number of overall misses
system.cpu.icache.overall_misses::total           222                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      9645000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      9645000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      9645000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      9645000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1419277                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1419277                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1419277                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1419277                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000156                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000156                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000156                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000156                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43445.945946                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43445.945946                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43445.945946                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43445.945946                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          222                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          222                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          222                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          222                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      9291500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      9291500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      9291500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      9291500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000156                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000156                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000156                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000156                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41853.603604                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41853.603604                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41853.603604                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41853.603604                       # average overall mshr miss latency
system.cpu.icache.replacements                     31                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1419055                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1419055                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          222                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           222                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      9645000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      9645000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1419277                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1419277                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000156                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000156                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43445.945946                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43445.945946                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          222                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          222                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      9291500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      9291500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000156                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000156                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41853.603604                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41853.603604                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  13647648125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           343.045442                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2900370                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               377                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           7693.289125                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   343.045442                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.670011                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.670011                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          346                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          330                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.675781                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2838776                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2838776                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13647648125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  13647648125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  13647648125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       156490                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           156490                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       156490                       # number of overall hits
system.cpu.dcache.overall_hits::total          156490                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          518                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            518                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          518                       # number of overall misses
system.cpu.dcache.overall_misses::total           518                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     36018375                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     36018375                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     36018375                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     36018375                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       157008                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       157008                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       157008                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       157008                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003299                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003299                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003299                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003299                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 69533.542471                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 69533.542471                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 69533.542471                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 69533.542471                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          298                       # number of writebacks
system.cpu.dcache.writebacks::total               298                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          126                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          126                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          126                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          126                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          392                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          392                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          392                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          392                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4914                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4914                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     26705875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     26705875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     26705875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     26705875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     10810875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     10810875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002497                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002497                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002497                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002497                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 68127.232143                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 68127.232143                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 68127.232143                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 68127.232143                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2200.015263                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2200.015263                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    392                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        96914                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           96914                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          257                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           257                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     18035250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     18035250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        97171                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        97171                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002645                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002645                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 70176.070039                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 70176.070039                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          256                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          256                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          498                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          498                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     17573250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     17573250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     10810875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     10810875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002635                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002635                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 68645.507812                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68645.507812                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21708.584337                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21708.584337                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        59576                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          59576                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          261                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          261                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     17983125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     17983125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        59837                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        59837                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004362                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004362                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 68900.862069                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 68900.862069                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          125                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          125                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          136                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          136                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4416                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4416                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      9132625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      9132625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002273                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002273                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 67151.654412                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 67151.654412                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       362496                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       362496                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   3765027750                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   3765027750                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10386.398057                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10386.398057                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        99884                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        99884                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       262612                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       262612                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   3662377984                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   3662377984                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 13945.965851                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 13945.965851                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  13647648125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           495.974423                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              161234                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               904                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            178.356195                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   495.974423                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.968700                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.968700                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          384                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          228                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          135                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3528392                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3528392                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  13647648125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  13647648125                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
