// Seed: 951711239
module module_0 #(
    parameter id_4 = 32'd21
) (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  wire id_3;
  ;
  wire _id_4;
  wire id_5;
  supply1 [1 : id_4] id_6;
  wire id_7;
  parameter id_8 = ~-1'b0;
  assign module_1.id_3 = 0;
  assign id_4 = id_8;
  assign id_6 = 1 && "";
endmodule
module module_1 #(
    parameter id_1 = 32'd23
) (
    output tri id_0,
    input tri _id_1,
    output supply1 id_2,
    input wire id_3
);
  assign id_0 = -1;
  logic [1 : -1] id_5;
  ;
  module_0 modCall_1 (
      id_5,
      id_5
  );
  logic [1 'b0 : !  1  -  id_1] id_6;
  ;
  logic id_7;
  ;
endmodule
