C:/Users/Max/Documents/GitHub/141architecture/testbenches/alu_tb.sv {1 {vlog -work work -sv -stats=none C:/Users/Max/Documents/GitHub/141architecture/testbenches/alu_tb.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module alu_tb

Top level modules:
	alu_tb

} {} {}} C:/Users/Max/Documents/GitHub/141architecture/modelsim/instr_ROM.sv {1 {vlog -work work -sv -stats=none C:/Users/Max/Documents/GitHub/141architecture/modelsim/instr_ROM.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module instr_ROM

Top level modules:
	instr_ROM

} {} {}} C:/Users/Max/Documents/GitHub/141architecture/modelsim/dat_mem.sv {1 {vlog -work work -sv -stats=none C:/Users/Max/Documents/GitHub/141architecture/modelsim/dat_mem.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module dat_mem

Top level modules:
	dat_mem

} {} {}} C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv {1 {vlog -work work -sv -stats=none C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Accumulator

Top level modules:
	Accumulator

} {} {}} C:/Users/Max/Documents/GitHub/141architecture/modelsim/control.sv {1 {vlog -work work -sv -stats=none C:/Users/Max/Documents/GitHub/141architecture/modelsim/control.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module control

Top level modules:
	control

} {} {}} C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv {1 {vlog -work work -sv -stats=none C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module top_level

Top level modules:
	top_level

} {} {}} C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv {1 {vlog -work work -sv -stats=none C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module reg_file

Top level modules:
	reg_file

} {} {}} C:/Users/Max/Documents/GitHub/141architecture/testbenches/top_level_tb.sv {1 {vlog -work work -sv -stats=none C:/Users/Max/Documents/GitHub/141architecture/testbenches/top_level_tb.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module top_level_tb

Top level modules:
	top_level_tb

} {} {}} C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC_LUT.sv {1 {vlog -work work -sv -stats=none C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC_LUT.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module PC_LUT

Top level modules:
	PC_LUT

} {} {}} C:/Users/Max/Documents/GitHub/141architecture/modelsim/alu.sv {1 {vlog -work work -sv -stats=none C:/Users/Max/Documents/GitHub/141architecture/modelsim/alu.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module alu

Top level modules:
	alu

} {} {}} C:/Users/Max/Documents/GitHub/141architecture/testbenches/dat_mem_tb.sv {1 {vlog -work work -sv -stats=none C:/Users/Max/Documents/GitHub/141architecture/testbenches/dat_mem_tb.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module dat_mem_tb

Top level modules:
	dat_mem_tb

} {} {}}
