#-----------------------------------------------------------
# PlanAhead v14.6 (64-bit)
# Build 269223 by xbuild on Wed Jun  5 11:14:03 MDT 2013
# Start of session at: Wed Nov 27 13:46:20 2019
# Process ID: 5312
# Log file: C:/Users/152/Desktop/cs-m152a/lab_4/DDR/planAhead_run_2/planAhead.log
# Journal file: C:/Users/152/Desktop/cs-m152a/lab_4/DDR/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -1944 day(s)
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/Users/152/Desktop/cs-m152a/lab_4/DDR/pa.fromNetlist.tcl
# create_project -name DDR -dir "C:/Users/152/Desktop/cs-m152a/lab_4/DDR/planAhead_run_2" -part xc6slx16csg324-3
create_project: Time (s): elapsed = 00:00:06 . Memory (MB): peak = 420.961 ; gain = 64.426
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "C:/Users/152/Desktop/cs-m152a/lab_4/DDR/top.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {C:/Users/152/Desktop/cs-m152a/lab_4/DDR} }
# set_property target_constrs_file "nexys3.ucf" [current_fileset -constrset]
Adding file 'C:/Users/152/Desktop/cs-m152a/lab_4/DDR/nexys3.ucf' to fileset 'constrs_1'
# add_files [list {nexys3.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6slx16csg324-3
Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design top.ngc ...
WARNING:NetListWriters:298 - No output is written to top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus vga_controller/o_green[2 : 0] on block
   top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_lut[5 : 3] on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_lut[31 : 4] on block top is not
   reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top.edif ...
ngc2edif: Total memory usage is 80284 kilobytes

Parsing EDIF File [./planAhead_run_2/DDR.data/cache/top_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_2/DDR.data/cache/top_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-43] Netlist 'top' is not ideal for floorplanning, since the cellview 'top' defined in file 'top.ngc' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
Loading clock regions from C:/Xilinx/14.6/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.6/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.6/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.6/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/csg324/Package.xml
Loading io standards from C:/Xilinx/14.6/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.6/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.6/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [C:/Users/152/Desktop/cs-m152a/lab_4/DDR/nexys3.ucf]
Finished Parsing UCF File [C:/Users/152/Desktop/cs-m152a/lab_4/DDR/nexys3.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  BUFGP => BUFGP (IBUF, BUFG): 1 instances

Phase 0 | Netlist Checksum: 3673dd39
link_design: Time (s): elapsed = 00:00:21 . Memory (MB): peak = 577.012 ; gain = 154.676
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
 (See C:/Users/152/Desktop/cs-m152a/lab_4/DDR\planAhead_pid5312.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Wed Nov 27 14:04:01 2019...
INFO: [Common 17-83] Releasing license: PlanAhead
