--biblioteca
library ieee;
use ieee.std_logic_1164.all;

--entidade
entity BINBCD_10bits is
	port(
		sw: in std_logic_vector(9 downto 0);
		bcd: out std_logic_vector(11 downto 0)
	);
end BINBCD_10bits;

--arquitetura
architecture Hardware of BINBCD_10bits is
	component conversor7seg is
		port(
			a3, a2, a1, a0: in std_logic;
			s3, s2, s1, s0: out std_logic
		);
	end component;

	
	
	constant zero: std_logic:= '0';
begin
	conversor1: conversor7seg port map(zero,sw(7),sw(6),sw(5),s0,s1,s2,s3);

end Hardware;