// Seed: 1053576231
module module_0 (
    input reg id_0,
    input logic id_1,
    output reg id_2,
    input logic id_3,
    input logic id_4,
    input id_5
);
  initial begin
    id_2 <= id_0;
  end
  logic id_6;
  logic id_7;
  type_15(
      1, id_6
  );
  logic id_8 = id_6;
endmodule
