module key_mem (
    input wire i_rstn,
    input wire i_write_en,
    input wire i_read_en,
    input wire i_addr,
    input wire [127:0] i_data,
    output wire [127:0] o_data
);

reg [127:0] mem [0:31];

always@(i_write_en) begin
    if (i_write_en) begin
        mem[i_addr] = i_data;
    end
end

always@(i_read_en) begin
    if (i_read_en) begin
        o_data = mem[i_addr];
    end
end

always@(i_rstn) begin
    if (!i_rstn) begin
        for (int i = 0; i < 32; i = i + 1) begin
            mem[i] = 0;
        end
    end
end
    
endmodule