// Seed: 2735255467
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  initial disable id_6;
  wire id_7, id_8;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3,
      id_3
  );
  inout wire id_2;
  inout logic [7:0] id_1;
  assign id_1[-1] = -1;
  wire id_5;
  wire id_6, id_7, id_8, id_9, id_10, id_11;
endmodule
