

================================================================
== Vivado HLS Report for 'matrix_mult'
================================================================
* Date:           Sat Aug 15 11:40:47 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        Inversion_LUP1
* Solution:       No_directive
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.024|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  295|  295|  295|  295|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |            |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |- MM_L1     |  294|  294|        98|          -|          -|     3|    no    |
        | + MM_L2    |   96|   96|        32|          -|          -|     3|    no    |
        |  ++ MM_L3  |   30|   30|        10|          -|          -|     3|    no    |
        +------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    115|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      5|     348|    711|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     95|    -|
|Register         |        -|      -|     100|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      5|     448|    921|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      2|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |inverse_top_fadd_hbi_U30  |inverse_top_fadd_hbi  |        0|      2|  205|  390|    0|
    |inverse_top_fmul_cud_U31  |inverse_top_fmul_cud  |        0|      3|  143|  321|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                     |                      |        0|      5|  348|  711|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln213_1_fu_233_p2  |     +    |      0|  0|   8|           5|           5|
    |add_ln213_fu_205_p2    |     +    |      0|  0|  15|           5|           5|
    |add_ln216_fu_179_p2    |     +    |      0|  0|  15|           5|           5|
    |i_fu_135_p2            |     +    |      0|  0|  10|           2|           1|
    |j_fu_169_p2            |     +    |      0|  0|  10|           2|           1|
    |k_fu_195_p2            |     +    |      0|  0|  10|           2|           1|
    |sub_ln213_1_fu_227_p2  |     -    |      0|  0|   8|           5|           5|
    |sub_ln213_fu_157_p2    |     -    |      0|  0|  15|           5|           5|
    |icmp_ln206_fu_129_p2   |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln208_fu_163_p2   |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln211_fu_189_p2   |   icmp   |      0|  0|   8|           2|           2|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 115|          37|          34|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  59|         14|    1|         14|
    |i_0_reg_72         |   9|          2|    2|          4|
    |j_0_reg_83         |   9|          2|    2|          4|
    |k_0_reg_107        |   9|          2|    2|          4|
    |sumFinal_0_reg_94  |   9|          2|   32|         64|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  95|         22|   39|         90|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |A_inv_addr_reg_270  |   4|   0|    4|          0|
    |ap_CS_fsm           |  13|   0|   13|          0|
    |i_0_reg_72          |   2|   0|    2|          0|
    |i_reg_246           |   2|   0|    2|          0|
    |j_0_reg_83          |   2|   0|    2|          0|
    |j_reg_260           |   2|   0|    2|          0|
    |k_0_reg_107         |   2|   0|    2|          0|
    |k_reg_278           |   2|   0|    2|          0|
    |sub_ln213_reg_251   |   5|   0|    5|          0|
    |sumFinal_0_reg_94   |  32|   0|   32|          0|
    |sumTemp_reg_303     |  32|   0|   32|          0|
    |zext_ln216_reg_265  |   2|   0|    5|          3|
    +--------------------+----+----+-----+-----------+
    |Total               | 100|   0|  103|          3|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |  matrix_mult | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |  matrix_mult | return value |
|ap_start        |  in |    1| ap_ctrl_hs |  matrix_mult | return value |
|ap_done         | out |    1| ap_ctrl_hs |  matrix_mult | return value |
|ap_idle         | out |    1| ap_ctrl_hs |  matrix_mult | return value |
|ap_ready        | out |    1| ap_ctrl_hs |  matrix_mult | return value |
|U_inv_address0  | out |    4|  ap_memory |     U_inv    |     array    |
|U_inv_ce0       | out |    1|  ap_memory |     U_inv    |     array    |
|U_inv_q0        |  in |   32|  ap_memory |     U_inv    |     array    |
|L_inv_address0  | out |    4|  ap_memory |     L_inv    |     array    |
|L_inv_ce0       | out |    1|  ap_memory |     L_inv    |     array    |
|L_inv_q0        |  in |   32|  ap_memory |     L_inv    |     array    |
|A_inv_address0  | out |    4|  ap_memory |     A_inv    |     array    |
|A_inv_ce0       | out |    1|  ap_memory |     A_inv    |     array    |
|A_inv_we0       | out |    1|  ap_memory |     A_inv    |     array    |
|A_inv_d0        | out |   32|  ap_memory |     A_inv    |     array    |
+----------------+-----+-----+------------+--------------+--------------+

