

================================================================
== Vivado HLS Report for 'get_centroid_sh_Loop'
================================================================
* Date:           Wed Mar 18 11:36:18 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        WeedD
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 50.00 ns | 8.250 ns |   6.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1537|     1537| 76.850 us | 76.850 us |  1537|  1537|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1                   |     1536|     1536|        48|          -|          -|    32|    no    |
        | + get_centroid_sh_label7  |       46|       46|         2|          -|          -|    23|    no    |
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    416|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    126|    -|
|Register         |        -|      -|     137|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     137|    542|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |add_ln127_fu_329_p2     |     +    |      0|  0|  14|          10|          10|
    |h_fu_254_p2             |     +    |      0|  0|  15|           6|           1|
    |h_sum_fu_355_p2         |     +    |      0|  0|  39|          32|          32|
    |p_sum_fu_360_p2         |     +    |      0|  0|  39|          32|           1|
    |v_fu_305_p2             |     +    |      0|  0|  15|           5|           1|
    |v_sum_fu_349_p2         |     +    |      0|  0|  39|          32|          32|
    |and_ln126_fu_316_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln895_fu_373_p2     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln124_fu_248_p2    |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln125_fu_299_p2    |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln126_1_fu_311_p2  |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln126_fu_272_p2    |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln895_fu_343_p2    |   icmp   |      0|  0|  11|           8|           1|
    |ap_block_state1         |    or    |      0|  0|   2|           1|           1|
    |h_sum_4_fu_386_p3       |  select  |      0|  0|  32|           1|          32|
    |h_sum_5_fu_393_p3       |  select  |      0|  0|  32|           1|          32|
    |p_sum_4_fu_401_p3       |  select  |      0|  0|  32|           1|          32|
    |p_sum_5_fu_408_p3       |  select  |      0|  0|  32|           1|          32|
    |v_sum_4_fu_366_p3       |  select  |      0|  0|  32|           1|          32|
    |v_sum_5_fu_378_p3       |  select  |      0|  0|  32|           1|          32|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 416|         169|         309|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  27|          5|    1|          5|
    |ap_done                  |   9|          2|    1|          2|
    |c_read_out_blk_n         |   9|          2|    1|          2|
    |h_0_i_i_i_i_reg_201      |   9|          2|    6|         12|
    |h_offset_out_blk_n       |   9|          2|    1|          2|
    |h_sum_3_fu_98            |   9|          2|   32|         64|
    |p_sum_3_fu_94            |   9|          2|   32|         64|
    |possible_c_x_out_blk_n   |   9|          2|    1|          2|
    |possible_c_y_out_blk_n   |   9|          2|    1|          2|
    |v_0_i_i_i_i_reg_212      |   9|          2|    5|         10|
    |v_offset_read_out_blk_n  |   9|          2|    1|          2|
    |v_sum_3_fu_102           |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 126|         27|  114|        231|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |and_ln126_reg_493     |   1|   0|    1|          0|
    |ap_CS_fsm             |   4|   0|    4|          0|
    |ap_done_reg           |   1|   0|    1|          0|
    |h_0_i_i_i_i_reg_201   |   6|   0|    6|          0|
    |h_reg_465             |   6|   0|    6|          0|
    |h_sum_3_fu_98         |  32|   0|   32|          0|
    |icmp_ln126_reg_480    |   1|   0|    1|          0|
    |p_sum_3_fu_94         |  32|   0|   32|          0|
    |v_0_i_i_i_i_reg_212   |   5|   0|    5|          0|
    |v_reg_488             |   5|   0|    5|          0|
    |v_sum_3_fu_102        |  32|   0|   32|          0|
    |zext_ln126_1_reg_475  |   6|   0|   10|          4|
    |zext_ln126_reg_470    |   6|   0|   32|         26|
    +----------------------+----+----+-----+-----------+
    |Total                 | 137|   0|  167|         30|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+----------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+---------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs | get_centroid_sh_Loop | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs | get_centroid_sh_Loop | return value |
|ap_start                   |  in |    1| ap_ctrl_hs | get_centroid_sh_Loop | return value |
|ap_done                    | out |    1| ap_ctrl_hs | get_centroid_sh_Loop | return value |
|ap_continue                |  in |    1| ap_ctrl_hs | get_centroid_sh_Loop | return value |
|ap_idle                    | out |    1| ap_ctrl_hs | get_centroid_sh_Loop | return value |
|ap_ready                   | out |    1| ap_ctrl_hs | get_centroid_sh_Loop | return value |
|ap_return_0                | out |   32| ap_ctrl_hs | get_centroid_sh_Loop | return value |
|ap_return_1                | out |   32| ap_ctrl_hs | get_centroid_sh_Loop | return value |
|ap_return_2                | out |   32| ap_ctrl_hs | get_centroid_sh_Loop | return value |
|micro_roi_data_V_address0  | out |   10|  ap_memory |   micro_roi_data_V   |     array    |
|micro_roi_data_V_ce0       | out |    1|  ap_memory |   micro_roi_data_V   |     array    |
|micro_roi_data_V_q0        |  in |    8|  ap_memory |   micro_roi_data_V   |     array    |
|v_limit                    |  in |    8|   ap_none  |        v_limit       |    scalar    |
|h_limit                    |  in |   16|   ap_none  |        h_limit       |    scalar    |
|h_offset                   |  in |   16|   ap_none  |       h_offset       |    scalar    |
|v_offset_read              |  in |    8|   ap_none  |     v_offset_read    |    scalar    |
|possible_c_x               |  in |    8|   ap_none  |     possible_c_x     |    scalar    |
|possible_c_y               |  in |   32|   ap_none  |     possible_c_y     |    scalar    |
|c_read                     |  in |   48|   ap_none  |        c_read        |    scalar    |
|h_offset_out_din           | out |   16|   ap_fifo  |     h_offset_out     |    pointer   |
|h_offset_out_full_n        |  in |    1|   ap_fifo  |     h_offset_out     |    pointer   |
|h_offset_out_write         | out |    1|   ap_fifo  |     h_offset_out     |    pointer   |
|v_offset_read_out_din      | out |    8|   ap_fifo  |   v_offset_read_out  |    pointer   |
|v_offset_read_out_full_n   |  in |    1|   ap_fifo  |   v_offset_read_out  |    pointer   |
|v_offset_read_out_write    | out |    1|   ap_fifo  |   v_offset_read_out  |    pointer   |
|possible_c_x_out_din       | out |    8|   ap_fifo  |   possible_c_x_out   |    pointer   |
|possible_c_x_out_full_n    |  in |    1|   ap_fifo  |   possible_c_x_out   |    pointer   |
|possible_c_x_out_write     | out |    1|   ap_fifo  |   possible_c_x_out   |    pointer   |
|possible_c_y_out_din       | out |   32|   ap_fifo  |   possible_c_y_out   |    pointer   |
|possible_c_y_out_full_n    |  in |    1|   ap_fifo  |   possible_c_y_out   |    pointer   |
|possible_c_y_out_write     | out |    1|   ap_fifo  |   possible_c_y_out   |    pointer   |
|c_read_out_din             | out |   48|   ap_fifo  |      c_read_out      |    pointer   |
|c_read_out_full_n          |  in |    1|   ap_fifo  |      c_read_out      |    pointer   |
|c_read_out_write           | out |    1|   ap_fifo  |      c_read_out      |    pointer   |
+---------------------------+-----+-----+------------+----------------------+--------------+

