// Seed: 409679492
module module_0 #(
    parameter id_1 = 32'd85
) ();
  logic _id_1;
  ;
  wire [1 : "" ^  id_1] id_2, id_3, id_4;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input wand id_0,
    input wand id_1,
    input tri id_2,
    input tri id_3,
    input supply0 id_4,
    output wor id_5,
    input tri id_6,
    input supply1 id_7,
    input supply0 id_8,
    input wand id_9
);
  assign id_5 = id_0 - 1;
  module_0 modCall_1 ();
  logic id_11, id_12 = id_0 && id_6;
endmodule
