{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 18 14:14:37 2019 " "Info: Processing started: Fri Oct 18 14:14:37 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ProjetoCPU -c ProjetoCPU --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ProjetoCPU -c ProjetoCPU --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[24\] " "Warning: Node \"SS:inst15\|toWriteData\[24\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[25\] " "Warning: Node \"SS:inst15\|toWriteData\[25\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[26\] " "Warning: Node \"SS:inst15\|toWriteData\[26\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[27\] " "Warning: Node \"SS:inst15\|toWriteData\[27\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[28\] " "Warning: Node \"SS:inst15\|toWriteData\[28\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[29\] " "Warning: Node \"SS:inst15\|toWriteData\[29\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[30\] " "Warning: Node \"SS:inst15\|toWriteData\[30\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[31\] " "Warning: Node \"SS:inst15\|toWriteData\[31\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[31\] " "Warning: Node \"LS:inst14\|LSOut\[31\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[30\] " "Warning: Node \"LS:inst14\|LSOut\[30\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[0\] " "Warning: Node \"SS:inst15\|toWriteData\[0\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[1\] " "Warning: Node \"SS:inst15\|toWriteData\[1\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[2\] " "Warning: Node \"SS:inst15\|toWriteData\[2\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[3\] " "Warning: Node \"SS:inst15\|toWriteData\[3\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[4\] " "Warning: Node \"SS:inst15\|toWriteData\[4\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[5\] " "Warning: Node \"SS:inst15\|toWriteData\[5\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[6\] " "Warning: Node \"SS:inst15\|toWriteData\[6\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[7\] " "Warning: Node \"SS:inst15\|toWriteData\[7\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[8\] " "Warning: Node \"SS:inst15\|toWriteData\[8\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[9\] " "Warning: Node \"SS:inst15\|toWriteData\[9\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[10\] " "Warning: Node \"SS:inst15\|toWriteData\[10\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[11\] " "Warning: Node \"SS:inst15\|toWriteData\[11\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[12\] " "Warning: Node \"SS:inst15\|toWriteData\[12\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[13\] " "Warning: Node \"SS:inst15\|toWriteData\[13\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[14\] " "Warning: Node \"SS:inst15\|toWriteData\[14\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[15\] " "Warning: Node \"SS:inst15\|toWriteData\[15\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[28\] " "Warning: Node \"LS:inst14\|LSOut\[28\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[29\] " "Warning: Node \"LS:inst14\|LSOut\[29\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[0\] " "Warning: Node \"LS:inst14\|LSOut\[0\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[1\] " "Warning: Node \"LS:inst14\|LSOut\[1\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[2\] " "Warning: Node \"LS:inst14\|LSOut\[2\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[3\] " "Warning: Node \"LS:inst14\|LSOut\[3\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[4\] " "Warning: Node \"LS:inst14\|LSOut\[4\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[5\] " "Warning: Node \"LS:inst14\|LSOut\[5\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[7\] " "Warning: Node \"LS:inst14\|LSOut\[7\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[16\] " "Warning: Node \"SS:inst15\|toWriteData\[16\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[17\] " "Warning: Node \"SS:inst15\|toWriteData\[17\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[18\] " "Warning: Node \"SS:inst15\|toWriteData\[18\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[19\] " "Warning: Node \"SS:inst15\|toWriteData\[19\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[20\] " "Warning: Node \"SS:inst15\|toWriteData\[20\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[21\] " "Warning: Node \"SS:inst15\|toWriteData\[21\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[22\] " "Warning: Node \"SS:inst15\|toWriteData\[22\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SS:inst15\|toWriteData\[23\] " "Warning: Node \"SS:inst15\|toWriteData\[23\]\" is a latch" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[27\] " "Warning: Node \"LS:inst14\|LSOut\[27\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[26\] " "Warning: Node \"LS:inst14\|LSOut\[26\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[6\] " "Warning: Node \"LS:inst14\|LSOut\[6\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[25\] " "Warning: Node \"LS:inst14\|LSOut\[25\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[24\] " "Warning: Node \"LS:inst14\|LSOut\[24\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[23\] " "Warning: Node \"LS:inst14\|LSOut\[23\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[22\] " "Warning: Node \"LS:inst14\|LSOut\[22\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[20\] " "Warning: Node \"LS:inst14\|LSOut\[20\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[21\] " "Warning: Node \"LS:inst14\|LSOut\[21\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[19\] " "Warning: Node \"LS:inst14\|LSOut\[19\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[18\] " "Warning: Node \"LS:inst14\|LSOut\[18\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[16\] " "Warning: Node \"LS:inst14\|LSOut\[16\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[17\] " "Warning: Node \"LS:inst14\|LSOut\[17\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[14\] " "Warning: Node \"LS:inst14\|LSOut\[14\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[15\] " "Warning: Node \"LS:inst14\|LSOut\[15\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[12\] " "Warning: Node \"LS:inst14\|LSOut\[12\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[13\] " "Warning: Node \"LS:inst14\|LSOut\[13\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[8\] " "Warning: Node \"LS:inst14\|LSOut\[8\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[9\] " "Warning: Node \"LS:inst14\|LSOut\[9\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[10\] " "Warning: Node \"LS:inst14\|LSOut\[10\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[11\] " "Warning: Node \"LS:inst14\|LSOut\[11\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Hardware.bdf" "" { Schematic "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Hardware.bdf" { { 1256 88 256 1272 "clk" "" } } } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "6 " "Warning: Found 6 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "LS:inst14\|LSOut\[31\]~1 " "Info: Detected gated clock \"LS:inst14\|LSOut\[31\]~1\" as buffer" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LS:inst14\|LSOut\[31\]~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:inst4\|LSControl\[0\] " "Info: Detected ripple clock \"Controle:inst4\|LSControl\[0\]\" as buffer" {  } { { "Controle.sv" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Controle.sv" 177 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Controle:inst4\|LSControl\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:inst4\|LSControl\[1\] " "Info: Detected ripple clock \"Controle:inst4\|LSControl\[1\]\" as buffer" {  } { { "Controle.sv" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Controle.sv" 177 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Controle:inst4\|LSControl\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SS:inst15\|toWriteData\[31\]~0 " "Info: Detected gated clock \"SS:inst15\|toWriteData\[31\]~0\" as buffer" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SS:inst15\|toWriteData\[31\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:inst4\|SSControl\[1\] " "Info: Detected ripple clock \"Controle:inst4\|SSControl\[1\]\" as buffer" {  } { { "Controle.sv" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Controle.sv" 177 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Controle:inst4\|SSControl\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:inst4\|SSControl\[0\] " "Info: Detected ripple clock \"Controle:inst4\|SSControl\[0\]\" as buffer" {  } { { "Controle.sv" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Controle.sv" 177 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Controle:inst4\|SSControl\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register LS:inst14\|LSOut\[11\] register Banco_reg:Reg_Control\|Reg19\[11\] 70.7 MHz 14.144 ns Internal " "Info: Clock \"clk\" has Internal fmax of 70.7 MHz between source register \"LS:inst14\|LSOut\[11\]\" and destination register \"Banco_reg:Reg_Control\|Reg19\[11\]\" (period= 14.144 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.339 ns + Longest register register " "Info: + Longest register to register delay is 2.339 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LS:inst14\|LSOut\[11\] 1 REG LCCOMB_X25_Y16_N20 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X25_Y16_N20; Fanout = 3; REG Node = 'LS:inst14\|LSOut\[11\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LS:inst14|LSOut[11] } "NODE_NAME" } } { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.230 ns) + CELL(0.053 ns) 0.283 ns DataSrc:inst3\|Mux20~0 2 COMB LCCOMB_X25_Y16_N0 1 " "Info: 2: + IC(0.230 ns) + CELL(0.053 ns) = 0.283 ns; Loc. = LCCOMB_X25_Y16_N0; Fanout = 1; COMB Node = 'DataSrc:inst3\|Mux20~0'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.283 ns" { LS:inst14|LSOut[11] DataSrc:inst3|Mux20~0 } "NODE_NAME" } } { "DataSrc.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/DataSrc.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.210 ns) + CELL(0.053 ns) 0.546 ns DataSrc:inst3\|Mux20~2 3 COMB LCCOMB_X25_Y16_N18 32 " "Info: 3: + IC(0.210 ns) + CELL(0.053 ns) = 0.546 ns; Loc. = LCCOMB_X25_Y16_N18; Fanout = 32; COMB Node = 'DataSrc:inst3\|Mux20~2'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.263 ns" { DataSrc:inst3|Mux20~0 DataSrc:inst3|Mux20~2 } "NODE_NAME" } } { "DataSrc.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/DataSrc.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.484 ns) + CELL(0.309 ns) 2.339 ns Banco_reg:Reg_Control\|Reg19\[11\] 4 REG LCFF_X26_Y17_N25 2 " "Info: 4: + IC(1.484 ns) + CELL(0.309 ns) = 2.339 ns; Loc. = LCFF_X26_Y17_N25; Fanout = 2; REG Node = 'Banco_reg:Reg_Control\|Reg19\[11\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.793 ns" { DataSrc:inst3|Mux20~2 Banco_reg:Reg_Control|Reg19[11] } "NODE_NAME" } } { "Banco_reg.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Banco_reg.vhd" 180 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.415 ns ( 17.74 % ) " "Info: Total cell delay = 0.415 ns ( 17.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.924 ns ( 82.26 % ) " "Info: Total interconnect delay = 1.924 ns ( 82.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.339 ns" { LS:inst14|LSOut[11] DataSrc:inst3|Mux20~0 DataSrc:inst3|Mux20~2 Banco_reg:Reg_Control|Reg19[11] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.339 ns" { LS:inst14|LSOut[11] {} DataSrc:inst3|Mux20~0 {} DataSrc:inst3|Mux20~2 {} Banco_reg:Reg_Control|Reg19[11] {} } { 0.000ns 0.230ns 0.210ns 1.484ns } { 0.000ns 0.053ns 0.053ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.643 ns - Smallest " "Info: - Smallest clock skew is -4.643 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.632 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.632 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.844 ns) 0.844 ns clk 1 CLK PIN_P23 5 " "Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P23; Fanout = 5; CLK Node = 'clk'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Hardware.bdf" "" { Schematic "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Hardware.bdf" { { 1256 88 256 1272 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.187 ns clk~clkctrl 2 COMB CLKCTRL_G3 1468 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.187 ns; Loc. = CLKCTRL_G3; Fanout = 1468; COMB Node = 'clk~clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Hardware.bdf" "" { Schematic "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Hardware.bdf" { { 1256 88 256 1272 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.618 ns) 2.632 ns Banco_reg:Reg_Control\|Reg19\[11\] 3 REG LCFF_X26_Y17_N25 2 " "Info: 3: + IC(0.827 ns) + CELL(0.618 ns) = 2.632 ns; Loc. = LCFF_X26_Y17_N25; Fanout = 2; REG Node = 'Banco_reg:Reg_Control\|Reg19\[11\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.445 ns" { clk~clkctrl Banco_reg:Reg_Control|Reg19[11] } "NODE_NAME" } } { "Banco_reg.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Banco_reg.vhd" 180 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.462 ns ( 55.55 % ) " "Info: Total cell delay = 1.462 ns ( 55.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.170 ns ( 44.45 % ) " "Info: Total interconnect delay = 1.170 ns ( 44.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.632 ns" { clk clk~clkctrl Banco_reg:Reg_Control|Reg19[11] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.632 ns" { clk {} clk~combout {} clk~clkctrl {} Banco_reg:Reg_Control|Reg19[11] {} } { 0.000ns 0.000ns 0.343ns 0.827ns } { 0.000ns 0.844ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.275 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 7.275 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.844 ns) 0.844 ns clk 1 CLK PIN_P23 5 " "Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P23; Fanout = 5; CLK Node = 'clk'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Hardware.bdf" "" { Schematic "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Hardware.bdf" { { 1256 88 256 1272 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.782 ns) + CELL(0.712 ns) 3.338 ns Controle:inst4\|LSControl\[1\] 2 REG LCFF_X28_Y20_N15 26 " "Info: 2: + IC(1.782 ns) + CELL(0.712 ns) = 3.338 ns; Loc. = LCFF_X28_Y20_N15; Fanout = 26; REG Node = 'Controle:inst4\|LSControl\[1\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.494 ns" { clk Controle:inst4|LSControl[1] } "NODE_NAME" } } { "Controle.sv" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Controle.sv" 177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.854 ns) + CELL(0.225 ns) 4.417 ns LS:inst14\|LSOut\[31\]~1 3 COMB LCCOMB_X26_Y23_N4 1 " "Info: 3: + IC(0.854 ns) + CELL(0.225 ns) = 4.417 ns; Loc. = LCCOMB_X26_Y23_N4; Fanout = 1; COMB Node = 'LS:inst14\|LSOut\[31\]~1'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.079 ns" { Controle:inst4|LSControl[1] LS:inst14|LSOut[31]~1 } "NODE_NAME" } } { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.754 ns) + CELL(0.000 ns) 6.171 ns LS:inst14\|LSOut\[31\]~1clkctrl 4 COMB CLKCTRL_G14 32 " "Info: 4: + IC(1.754 ns) + CELL(0.000 ns) = 6.171 ns; Loc. = CLKCTRL_G14; Fanout = 32; COMB Node = 'LS:inst14\|LSOut\[31\]~1clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.754 ns" { LS:inst14|LSOut[31]~1 LS:inst14|LSOut[31]~1clkctrl } "NODE_NAME" } } { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.051 ns) + CELL(0.053 ns) 7.275 ns LS:inst14\|LSOut\[11\] 5 REG LCCOMB_X25_Y16_N20 3 " "Info: 5: + IC(1.051 ns) + CELL(0.053 ns) = 7.275 ns; Loc. = LCCOMB_X25_Y16_N20; Fanout = 3; REG Node = 'LS:inst14\|LSOut\[11\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.104 ns" { LS:inst14|LSOut[31]~1clkctrl LS:inst14|LSOut[11] } "NODE_NAME" } } { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.834 ns ( 25.21 % ) " "Info: Total cell delay = 1.834 ns ( 25.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.441 ns ( 74.79 % ) " "Info: Total interconnect delay = 5.441 ns ( 74.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.275 ns" { clk Controle:inst4|LSControl[1] LS:inst14|LSOut[31]~1 LS:inst14|LSOut[31]~1clkctrl LS:inst14|LSOut[11] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.275 ns" { clk {} clk~combout {} Controle:inst4|LSControl[1] {} LS:inst14|LSOut[31]~1 {} LS:inst14|LSOut[31]~1clkctrl {} LS:inst14|LSOut[11] {} } { 0.000ns 0.000ns 1.782ns 0.854ns 1.754ns 1.051ns } { 0.000ns 0.844ns 0.712ns 0.225ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.632 ns" { clk clk~clkctrl Banco_reg:Reg_Control|Reg19[11] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.632 ns" { clk {} clk~combout {} clk~clkctrl {} Banco_reg:Reg_Control|Reg19[11] {} } { 0.000ns 0.000ns 0.343ns 0.827ns } { 0.000ns 0.844ns 0.000ns 0.618ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.275 ns" { clk Controle:inst4|LSControl[1] LS:inst14|LSOut[31]~1 LS:inst14|LSOut[31]~1clkctrl LS:inst14|LSOut[11] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.275 ns" { clk {} clk~combout {} Controle:inst4|LSControl[1] {} LS:inst14|LSOut[31]~1 {} LS:inst14|LSOut[31]~1clkctrl {} LS:inst14|LSOut[11] {} } { 0.000ns 0.000ns 1.782ns 0.854ns 1.754ns 1.051ns } { 0.000ns 0.844ns 0.712ns 0.225ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Banco_reg.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Banco_reg.vhd" 180 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } } { "Banco_reg.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Banco_reg.vhd" 180 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.339 ns" { LS:inst14|LSOut[11] DataSrc:inst3|Mux20~0 DataSrc:inst3|Mux20~2 Banco_reg:Reg_Control|Reg19[11] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.339 ns" { LS:inst14|LSOut[11] {} DataSrc:inst3|Mux20~0 {} DataSrc:inst3|Mux20~2 {} Banco_reg:Reg_Control|Reg19[11] {} } { 0.000ns 0.230ns 0.210ns 1.484ns } { 0.000ns 0.053ns 0.053ns 0.309ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.632 ns" { clk clk~clkctrl Banco_reg:Reg_Control|Reg19[11] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.632 ns" { clk {} clk~combout {} clk~clkctrl {} Banco_reg:Reg_Control|Reg19[11] {} } { 0.000ns 0.000ns 0.343ns 0.827ns } { 0.000ns 0.844ns 0.000ns 0.618ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.275 ns" { clk Controle:inst4|LSControl[1] LS:inst14|LSOut[31]~1 LS:inst14|LSOut[31]~1clkctrl LS:inst14|LSOut[11] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.275 ns" { clk {} clk~combout {} Controle:inst4|LSControl[1] {} LS:inst14|LSOut[31]~1 {} LS:inst14|LSOut[31]~1clkctrl {} LS:inst14|LSOut[11] {} } { 0.000ns 0.000ns 1.782ns 0.854ns 1.754ns 1.051ns } { 0.000ns 0.844ns 0.712ns 0.225ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 184 " "Warning: Circuit may not operate. Detected 184 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Registrador:B_Control\|Saida\[3\] SS:inst15\|toWriteData\[3\] clk 4.17 ns " "Info: Found hold time violation between source  pin or register \"Registrador:B_Control\|Saida\[3\]\" and destination pin or register \"SS:inst15\|toWriteData\[3\]\" for clock \"clk\" (Hold time is 4.17 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.082 ns + Largest " "Info: + Largest clock skew is 5.082 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.712 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 7.712 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.844 ns) 0.844 ns clk 1 CLK PIN_P23 5 " "Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P23; Fanout = 5; CLK Node = 'clk'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Hardware.bdf" "" { Schematic "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Hardware.bdf" { { 1256 88 256 1272 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.782 ns) + CELL(0.712 ns) 3.338 ns Controle:inst4\|SSControl\[1\] 2 REG LCFF_X28_Y20_N7 25 " "Info: 2: + IC(1.782 ns) + CELL(0.712 ns) = 3.338 ns; Loc. = LCFF_X28_Y20_N7; Fanout = 25; REG Node = 'Controle:inst4\|SSControl\[1\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.494 ns" { clk Controle:inst4|SSControl[1] } "NODE_NAME" } } { "Controle.sv" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Controle.sv" 177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.308 ns) + CELL(0.053 ns) 4.699 ns SS:inst15\|toWriteData\[31\]~0 3 COMB LCCOMB_X20_Y17_N18 1 " "Info: 3: + IC(1.308 ns) + CELL(0.053 ns) = 4.699 ns; Loc. = LCCOMB_X20_Y17_N18; Fanout = 1; COMB Node = 'SS:inst15\|toWriteData\[31\]~0'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.361 ns" { Controle:inst4|SSControl[1] SS:inst15|toWriteData[31]~0 } "NODE_NAME" } } { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.887 ns) + CELL(0.000 ns) 6.586 ns SS:inst15\|toWriteData\[31\]~0clkctrl 4 COMB CLKCTRL_G10 32 " "Info: 4: + IC(1.887 ns) + CELL(0.000 ns) = 6.586 ns; Loc. = CLKCTRL_G10; Fanout = 32; COMB Node = 'SS:inst15\|toWriteData\[31\]~0clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.887 ns" { SS:inst15|toWriteData[31]~0 SS:inst15|toWriteData[31]~0clkctrl } "NODE_NAME" } } { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.073 ns) + CELL(0.053 ns) 7.712 ns SS:inst15\|toWriteData\[3\] 5 REG LCCOMB_X30_Y22_N30 1 " "Info: 5: + IC(1.073 ns) + CELL(0.053 ns) = 7.712 ns; Loc. = LCCOMB_X30_Y22_N30; Fanout = 1; REG Node = 'SS:inst15\|toWriteData\[3\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.126 ns" { SS:inst15|toWriteData[31]~0clkctrl SS:inst15|toWriteData[3] } "NODE_NAME" } } { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.662 ns ( 21.55 % ) " "Info: Total cell delay = 1.662 ns ( 21.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.050 ns ( 78.45 % ) " "Info: Total interconnect delay = 6.050 ns ( 78.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.712 ns" { clk Controle:inst4|SSControl[1] SS:inst15|toWriteData[31]~0 SS:inst15|toWriteData[31]~0clkctrl SS:inst15|toWriteData[3] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.712 ns" { clk {} clk~combout {} Controle:inst4|SSControl[1] {} SS:inst15|toWriteData[31]~0 {} SS:inst15|toWriteData[31]~0clkctrl {} SS:inst15|toWriteData[3] {} } { 0.000ns 0.000ns 1.782ns 1.308ns 1.887ns 1.073ns } { 0.000ns 0.844ns 0.712ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.630 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.630 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.844 ns) 0.844 ns clk 1 CLK PIN_P23 5 " "Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P23; Fanout = 5; CLK Node = 'clk'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Hardware.bdf" "" { Schematic "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Hardware.bdf" { { 1256 88 256 1272 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.187 ns clk~clkctrl 2 COMB CLKCTRL_G3 1468 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.187 ns; Loc. = CLKCTRL_G3; Fanout = 1468; COMB Node = 'clk~clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Hardware.bdf" "" { Schematic "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Hardware.bdf" { { 1256 88 256 1272 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.825 ns) + CELL(0.618 ns) 2.630 ns Registrador:B_Control\|Saida\[3\] 3 REG LCFF_X30_Y22_N3 7 " "Info: 3: + IC(0.825 ns) + CELL(0.618 ns) = 2.630 ns; Loc. = LCFF_X30_Y22_N3; Fanout = 7; REG Node = 'Registrador:B_Control\|Saida\[3\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.443 ns" { clk~clkctrl Registrador:B_Control|Saida[3] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.462 ns ( 55.59 % ) " "Info: Total cell delay = 1.462 ns ( 55.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.168 ns ( 44.41 % ) " "Info: Total interconnect delay = 1.168 ns ( 44.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.630 ns" { clk clk~clkctrl Registrador:B_Control|Saida[3] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.630 ns" { clk {} clk~combout {} clk~clkctrl {} Registrador:B_Control|Saida[3] {} } { 0.000ns 0.000ns 0.343ns 0.825ns } { 0.000ns 0.844ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.712 ns" { clk Controle:inst4|SSControl[1] SS:inst15|toWriteData[31]~0 SS:inst15|toWriteData[31]~0clkctrl SS:inst15|toWriteData[3] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.712 ns" { clk {} clk~combout {} Controle:inst4|SSControl[1] {} SS:inst15|toWriteData[31]~0 {} SS:inst15|toWriteData[31]~0clkctrl {} SS:inst15|toWriteData[3] {} } { 0.000ns 0.000ns 1.782ns 1.308ns 1.887ns 1.073ns } { 0.000ns 0.844ns 0.712ns 0.053ns 0.000ns 0.053ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.630 ns" { clk clk~clkctrl Registrador:B_Control|Saida[3] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.630 ns" { clk {} clk~combout {} clk~clkctrl {} Registrador:B_Control|Saida[3] {} } { 0.000ns 0.000ns 0.343ns 0.825ns } { 0.000ns 0.844ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "Registrador.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Registrador.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.818 ns - Shortest register register " "Info: - Shortest register to register delay is 0.818 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Registrador:B_Control\|Saida\[3\] 1 REG LCFF_X30_Y22_N3 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y22_N3; Fanout = 7; REG Node = 'Registrador:B_Control\|Saida\[3\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Registrador:B_Control|Saida[3] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.593 ns) + CELL(0.225 ns) 0.818 ns SS:inst15\|toWriteData\[3\] 2 REG LCCOMB_X30_Y22_N30 1 " "Info: 2: + IC(0.593 ns) + CELL(0.225 ns) = 0.818 ns; Loc. = LCCOMB_X30_Y22_N30; Fanout = 1; REG Node = 'SS:inst15\|toWriteData\[3\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.818 ns" { Registrador:B_Control|Saida[3] SS:inst15|toWriteData[3] } "NODE_NAME" } } { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.225 ns ( 27.51 % ) " "Info: Total cell delay = 0.225 ns ( 27.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.593 ns ( 72.49 % ) " "Info: Total interconnect delay = 0.593 ns ( 72.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.818 ns" { Registrador:B_Control|Saida[3] SS:inst15|toWriteData[3] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "0.818 ns" { Registrador:B_Control|Saida[3] {} SS:inst15|toWriteData[3] {} } { 0.000ns 0.593ns } { 0.000ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "Registrador.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Registrador.vhd" 71 -1 0 } } { "SS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/SS.v" 9 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.712 ns" { clk Controle:inst4|SSControl[1] SS:inst15|toWriteData[31]~0 SS:inst15|toWriteData[31]~0clkctrl SS:inst15|toWriteData[3] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.712 ns" { clk {} clk~combout {} Controle:inst4|SSControl[1] {} SS:inst15|toWriteData[31]~0 {} SS:inst15|toWriteData[31]~0clkctrl {} SS:inst15|toWriteData[3] {} } { 0.000ns 0.000ns 1.782ns 1.308ns 1.887ns 1.073ns } { 0.000ns 0.844ns 0.712ns 0.053ns 0.000ns 0.053ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.630 ns" { clk clk~clkctrl Registrador:B_Control|Saida[3] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.630 ns" { clk {} clk~combout {} clk~clkctrl {} Registrador:B_Control|Saida[3] {} } { 0.000ns 0.000ns 0.343ns 0.825ns } { 0.000ns 0.844ns 0.000ns 0.618ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.818 ns" { Registrador:B_Control|Saida[3] SS:inst15|toWriteData[3] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "0.818 ns" { Registrador:B_Control|Saida[3] {} SS:inst15|toWriteData[3] {} } { 0.000ns 0.593ns } { 0.000ns 0.225ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk overfloww Controle:inst4\|ALUSrcB\[0\] 16.102 ns register " "Info: tco from clock \"clk\" to destination pin \"overfloww\" through register \"Controle:inst4\|ALUSrcB\[0\]\" is 16.102 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.634 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.634 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.844 ns) 0.844 ns clk 1 CLK PIN_P23 5 " "Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P23; Fanout = 5; CLK Node = 'clk'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Hardware.bdf" "" { Schematic "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Hardware.bdf" { { 1256 88 256 1272 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.187 ns clk~clkctrl 2 COMB CLKCTRL_G3 1468 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.187 ns; Loc. = CLKCTRL_G3; Fanout = 1468; COMB Node = 'clk~clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Hardware.bdf" "" { Schematic "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Hardware.bdf" { { 1256 88 256 1272 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.829 ns) + CELL(0.618 ns) 2.634 ns Controle:inst4\|ALUSrcB\[0\] 3 REG LCFF_X28_Y21_N1 35 " "Info: 3: + IC(0.829 ns) + CELL(0.618 ns) = 2.634 ns; Loc. = LCFF_X28_Y21_N1; Fanout = 35; REG Node = 'Controle:inst4\|ALUSrcB\[0\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.447 ns" { clk~clkctrl Controle:inst4|ALUSrcB[0] } "NODE_NAME" } } { "Controle.sv" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Controle.sv" 177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.462 ns ( 55.50 % ) " "Info: Total cell delay = 1.462 ns ( 55.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.172 ns ( 44.50 % ) " "Info: Total interconnect delay = 1.172 ns ( 44.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.634 ns" { clk clk~clkctrl Controle:inst4|ALUSrcB[0] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.634 ns" { clk {} clk~combout {} clk~clkctrl {} Controle:inst4|ALUSrcB[0] {} } { 0.000ns 0.000ns 0.343ns 0.829ns } { 0.000ns 0.844ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Controle.sv" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Controle.sv" 177 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.374 ns + Longest register pin " "Info: + Longest register to pin delay is 13.374 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Controle:inst4\|ALUSrcB\[0\] 1 REG LCFF_X28_Y21_N1 35 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y21_N1; Fanout = 35; REG Node = 'Controle:inst4\|ALUSrcB\[0\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Controle:inst4|ALUSrcB[0] } "NODE_NAME" } } { "Controle.sv" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Controle.sv" 177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.904 ns) + CELL(0.228 ns) 1.132 ns ALUSrcB:inst6\|Mux29~0 2 COMB LCCOMB_X30_Y20_N2 3 " "Info: 2: + IC(0.904 ns) + CELL(0.228 ns) = 1.132 ns; Loc. = LCCOMB_X30_Y20_N2; Fanout = 3; COMB Node = 'ALUSrcB:inst6\|Mux29~0'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.132 ns" { Controle:inst4|ALUSrcB[0] ALUSrcB:inst6|Mux29~0 } "NODE_NAME" } } { "ALUSrcB.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ALUSrcB.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.614 ns) + CELL(0.053 ns) 1.799 ns Ula32:ALUControl\|Mux61~0 3 COMB LCCOMB_X29_Y21_N22 5 " "Info: 3: + IC(0.614 ns) + CELL(0.053 ns) = 1.799 ns; Loc. = LCCOMB_X29_Y21_N22; Fanout = 5; COMB Node = 'Ula32:ALUControl\|Mux61~0'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.667 ns" { ALUSrcB:inst6|Mux29~0 Ula32:ALUControl|Mux61~0 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.228 ns) 2.280 ns Ula32:ALUControl\|carry_temp\[2\]~3 4 COMB LCCOMB_X29_Y21_N6 3 " "Info: 4: + IC(0.253 ns) + CELL(0.228 ns) = 2.280 ns; Loc. = LCCOMB_X29_Y21_N6; Fanout = 3; COMB Node = 'Ula32:ALUControl\|carry_temp\[2\]~3'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.481 ns" { Ula32:ALUControl|Mux61~0 Ula32:ALUControl|carry_temp[2]~3 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.378 ns) 2.957 ns Ula32:ALUControl\|carry_temp\[4\]~7 5 COMB LCCOMB_X29_Y21_N24 2 " "Info: 5: + IC(0.299 ns) + CELL(0.378 ns) = 2.957 ns; Loc. = LCCOMB_X29_Y21_N24; Fanout = 2; COMB Node = 'Ula32:ALUControl\|carry_temp\[4\]~7'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.677 ns" { Ula32:ALUControl|carry_temp[2]~3 Ula32:ALUControl|carry_temp[4]~7 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.154 ns) 3.323 ns Ula32:ALUControl\|carry_temp\[7\]~9 6 COMB LCCOMB_X29_Y21_N28 3 " "Info: 6: + IC(0.212 ns) + CELL(0.154 ns) = 3.323 ns; Loc. = LCCOMB_X29_Y21_N28; Fanout = 3; COMB Node = 'Ula32:ALUControl\|carry_temp\[7\]~9'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.366 ns" { Ula32:ALUControl|carry_temp[4]~7 Ula32:ALUControl|carry_temp[7]~9 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.608 ns) + CELL(0.053 ns) 3.984 ns Ula32:ALUControl\|carry_temp\[9\]~10 7 COMB LCCOMB_X29_Y18_N2 5 " "Info: 7: + IC(0.608 ns) + CELL(0.053 ns) = 3.984 ns; Loc. = LCCOMB_X29_Y18_N2; Fanout = 5; COMB Node = 'Ula32:ALUControl\|carry_temp\[9\]~10'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.661 ns" { Ula32:ALUControl|carry_temp[7]~9 Ula32:ALUControl|carry_temp[9]~10 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.053 ns) 4.879 ns Ula32:ALUControl\|carry_temp\[11\]~11 8 COMB LCCOMB_X32_Y21_N16 4 " "Info: 8: + IC(0.842 ns) + CELL(0.053 ns) = 4.879 ns; Loc. = LCCOMB_X32_Y21_N16; Fanout = 4; COMB Node = 'Ula32:ALUControl\|carry_temp\[11\]~11'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.895 ns" { Ula32:ALUControl|carry_temp[9]~10 Ula32:ALUControl|carry_temp[11]~11 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.053 ns) 5.164 ns Ula32:ALUControl\|carry_temp\[13\]~12 9 COMB LCCOMB_X32_Y21_N4 3 " "Info: 9: + IC(0.232 ns) + CELL(0.053 ns) = 5.164 ns; Loc. = LCCOMB_X32_Y21_N4; Fanout = 3; COMB Node = 'Ula32:ALUControl\|carry_temp\[13\]~12'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.285 ns" { Ula32:ALUControl|carry_temp[11]~11 Ula32:ALUControl|carry_temp[13]~12 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.221 ns) + CELL(0.053 ns) 5.438 ns Ula32:ALUControl\|carry_temp\[15\]~13 10 COMB LCCOMB_X32_Y21_N10 5 " "Info: 10: + IC(0.221 ns) + CELL(0.053 ns) = 5.438 ns; Loc. = LCCOMB_X32_Y21_N10; Fanout = 5; COMB Node = 'Ula32:ALUControl\|carry_temp\[15\]~13'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.274 ns" { Ula32:ALUControl|carry_temp[13]~12 Ula32:ALUControl|carry_temp[15]~13 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.225 ns) + CELL(0.053 ns) 5.716 ns Ula32:ALUControl\|carry_temp\[17\]~14DUPLICATE 11 COMB LCCOMB_X32_Y21_N14 2 " "Info: 11: + IC(0.225 ns) + CELL(0.053 ns) = 5.716 ns; Loc. = LCCOMB_X32_Y21_N14; Fanout = 2; COMB Node = 'Ula32:ALUControl\|carry_temp\[17\]~14DUPLICATE'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.278 ns" { Ula32:ALUControl|carry_temp[15]~13 Ula32:ALUControl|carry_temp[17]~14DUPLICATE } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.219 ns) + CELL(0.053 ns) 5.988 ns Ula32:ALUControl\|carry_temp\[19\]~15 12 COMB LCCOMB_X32_Y21_N0 4 " "Info: 12: + IC(0.219 ns) + CELL(0.053 ns) = 5.988 ns; Loc. = LCCOMB_X32_Y21_N0; Fanout = 4; COMB Node = 'Ula32:ALUControl\|carry_temp\[19\]~15'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.272 ns" { Ula32:ALUControl|carry_temp[17]~14DUPLICATE Ula32:ALUControl|carry_temp[19]~15 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.227 ns) + CELL(0.053 ns) 6.268 ns Ula32:ALUControl\|carry_temp\[21\]~16 13 COMB LCCOMB_X32_Y21_N20 4 " "Info: 13: + IC(0.227 ns) + CELL(0.053 ns) = 6.268 ns; Loc. = LCCOMB_X32_Y21_N20; Fanout = 4; COMB Node = 'Ula32:ALUControl\|carry_temp\[21\]~16'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.280 ns" { Ula32:ALUControl|carry_temp[19]~15 Ula32:ALUControl|carry_temp[21]~16 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.217 ns) + CELL(0.053 ns) 6.538 ns Ula32:ALUControl\|carry_temp\[23\]~17 14 COMB LCCOMB_X32_Y21_N26 4 " "Info: 14: + IC(0.217 ns) + CELL(0.053 ns) = 6.538 ns; Loc. = LCCOMB_X32_Y21_N26; Fanout = 4; COMB Node = 'Ula32:ALUControl\|carry_temp\[23\]~17'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.270 ns" { Ula32:ALUControl|carry_temp[21]~16 Ula32:ALUControl|carry_temp[23]~17 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.053 ns) 6.803 ns Ula32:ALUControl\|carry_temp\[25\]~18 15 COMB LCCOMB_X32_Y21_N30 4 " "Info: 15: + IC(0.212 ns) + CELL(0.053 ns) = 6.803 ns; Loc. = LCCOMB_X32_Y21_N30; Fanout = 4; COMB Node = 'Ula32:ALUControl\|carry_temp\[25\]~18'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.265 ns" { Ula32:ALUControl|carry_temp[23]~17 Ula32:ALUControl|carry_temp[25]~18 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.848 ns) + CELL(0.053 ns) 7.704 ns Ula32:ALUControl\|carry_temp\[27\]~19 16 COMB LCCOMB_X29_Y25_N2 4 " "Info: 16: + IC(0.848 ns) + CELL(0.053 ns) = 7.704 ns; Loc. = LCCOMB_X29_Y25_N2; Fanout = 4; COMB Node = 'Ula32:ALUControl\|carry_temp\[27\]~19'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.901 ns" { Ula32:ALUControl|carry_temp[25]~18 Ula32:ALUControl|carry_temp[27]~19 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.053 ns) 8.127 ns Ula32:ALUControl\|carry_temp\[29\]~20 17 COMB LCCOMB_X29_Y25_N4 5 " "Info: 17: + IC(0.370 ns) + CELL(0.053 ns) = 8.127 ns; Loc. = LCCOMB_X29_Y25_N4; Fanout = 5; COMB Node = 'Ula32:ALUControl\|carry_temp\[29\]~20'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.423 ns" { Ula32:ALUControl|carry_temp[27]~19 Ula32:ALUControl|carry_temp[29]~20 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.224 ns) + CELL(0.053 ns) 8.404 ns Ula32:ALUControl\|carry_temp\[31\]~21 18 COMB LCCOMB_X29_Y25_N26 11 " "Info: 18: + IC(0.224 ns) + CELL(0.053 ns) = 8.404 ns; Loc. = LCCOMB_X29_Y25_N26; Fanout = 11; COMB Node = 'Ula32:ALUControl\|carry_temp\[31\]~21'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.277 ns" { Ula32:ALUControl|carry_temp[29]~20 Ula32:ALUControl|carry_temp[31]~21 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.840 ns) + CELL(0.154 ns) 9.398 ns Ula32:ALUControl\|Overflow 19 COMB LCCOMB_X32_Y26_N16 2 " "Info: 19: + IC(0.840 ns) + CELL(0.154 ns) = 9.398 ns; Loc. = LCCOMB_X32_Y26_N16; Fanout = 2; COMB Node = 'Ula32:ALUControl\|Overflow'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.994 ns" { Ula32:ALUControl|carry_temp[31]~21 Ula32:ALUControl|Overflow } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.994 ns) + CELL(1.982 ns) 13.374 ns overfloww 20 PIN PIN_A8 0 " "Info: 20: + IC(1.994 ns) + CELL(1.982 ns) = 13.374 ns; Loc. = PIN_A8; Fanout = 0; PIN Node = 'overfloww'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.976 ns" { Ula32:ALUControl|Overflow overfloww } "NODE_NAME" } } { "Hardware.bdf" "" { Schematic "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Hardware.bdf" { { -1032 1544 1720 -1016 "overfloww" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.813 ns ( 28.51 % ) " "Info: Total cell delay = 3.813 ns ( 28.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.561 ns ( 71.49 % ) " "Info: Total interconnect delay = 9.561 ns ( 71.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "13.374 ns" { Controle:inst4|ALUSrcB[0] ALUSrcB:inst6|Mux29~0 Ula32:ALUControl|Mux61~0 Ula32:ALUControl|carry_temp[2]~3 Ula32:ALUControl|carry_temp[4]~7 Ula32:ALUControl|carry_temp[7]~9 Ula32:ALUControl|carry_temp[9]~10 Ula32:ALUControl|carry_temp[11]~11 Ula32:ALUControl|carry_temp[13]~12 Ula32:ALUControl|carry_temp[15]~13 Ula32:ALUControl|carry_temp[17]~14DUPLICATE Ula32:ALUControl|carry_temp[19]~15 Ula32:ALUControl|carry_temp[21]~16 Ula32:ALUControl|carry_temp[23]~17 Ula32:ALUControl|carry_temp[25]~18 Ula32:ALUControl|carry_temp[27]~19 Ula32:ALUControl|carry_temp[29]~20 Ula32:ALUControl|carry_temp[31]~21 Ula32:ALUControl|Overflow overfloww } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "13.374 ns" { Controle:inst4|ALUSrcB[0] {} ALUSrcB:inst6|Mux29~0 {} Ula32:ALUControl|Mux61~0 {} Ula32:ALUControl|carry_temp[2]~3 {} Ula32:ALUControl|carry_temp[4]~7 {} Ula32:ALUControl|carry_temp[7]~9 {} Ula32:ALUControl|carry_temp[9]~10 {} Ula32:ALUControl|carry_temp[11]~11 {} Ula32:ALUControl|carry_temp[13]~12 {} Ula32:ALUControl|carry_temp[15]~13 {} Ula32:ALUControl|carry_temp[17]~14DUPLICATE {} Ula32:ALUControl|carry_temp[19]~15 {} Ula32:ALUControl|carry_temp[21]~16 {} Ula32:ALUControl|carry_temp[23]~17 {} Ula32:ALUControl|carry_temp[25]~18 {} Ula32:ALUControl|carry_temp[27]~19 {} Ula32:ALUControl|carry_temp[29]~20 {} Ula32:ALUControl|carry_temp[31]~21 {} Ula32:ALUControl|Overflow {} overfloww {} } { 0.000ns 0.904ns 0.614ns 0.253ns 0.299ns 0.212ns 0.608ns 0.842ns 0.232ns 0.221ns 0.225ns 0.219ns 0.227ns 0.217ns 0.212ns 0.848ns 0.370ns 0.224ns 0.840ns 1.994ns } { 0.000ns 0.228ns 0.053ns 0.228ns 0.378ns 0.154ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.154ns 1.982ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.634 ns" { clk clk~clkctrl Controle:inst4|ALUSrcB[0] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.634 ns" { clk {} clk~combout {} clk~clkctrl {} Controle:inst4|ALUSrcB[0] {} } { 0.000ns 0.000ns 0.343ns 0.829ns } { 0.000ns 0.844ns 0.000ns 0.618ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "13.374 ns" { Controle:inst4|ALUSrcB[0] ALUSrcB:inst6|Mux29~0 Ula32:ALUControl|Mux61~0 Ula32:ALUControl|carry_temp[2]~3 Ula32:ALUControl|carry_temp[4]~7 Ula32:ALUControl|carry_temp[7]~9 Ula32:ALUControl|carry_temp[9]~10 Ula32:ALUControl|carry_temp[11]~11 Ula32:ALUControl|carry_temp[13]~12 Ula32:ALUControl|carry_temp[15]~13 Ula32:ALUControl|carry_temp[17]~14DUPLICATE Ula32:ALUControl|carry_temp[19]~15 Ula32:ALUControl|carry_temp[21]~16 Ula32:ALUControl|carry_temp[23]~17 Ula32:ALUControl|carry_temp[25]~18 Ula32:ALUControl|carry_temp[27]~19 Ula32:ALUControl|carry_temp[29]~20 Ula32:ALUControl|carry_temp[31]~21 Ula32:ALUControl|Overflow overfloww } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "13.374 ns" { Controle:inst4|ALUSrcB[0] {} ALUSrcB:inst6|Mux29~0 {} Ula32:ALUControl|Mux61~0 {} Ula32:ALUControl|carry_temp[2]~3 {} Ula32:ALUControl|carry_temp[4]~7 {} Ula32:ALUControl|carry_temp[7]~9 {} Ula32:ALUControl|carry_temp[9]~10 {} Ula32:ALUControl|carry_temp[11]~11 {} Ula32:ALUControl|carry_temp[13]~12 {} Ula32:ALUControl|carry_temp[15]~13 {} Ula32:ALUControl|carry_temp[17]~14DUPLICATE {} Ula32:ALUControl|carry_temp[19]~15 {} Ula32:ALUControl|carry_temp[21]~16 {} Ula32:ALUControl|carry_temp[23]~17 {} Ula32:ALUControl|carry_temp[25]~18 {} Ula32:ALUControl|carry_temp[27]~19 {} Ula32:ALUControl|carry_temp[29]~20 {} Ula32:ALUControl|carry_temp[31]~21 {} Ula32:ALUControl|Overflow {} overfloww {} } { 0.000ns 0.904ns 0.614ns 0.253ns 0.299ns 0.212ns 0.608ns 0.842ns 0.232ns 0.221ns 0.225ns 0.219ns 0.227ns 0.217ns 0.212ns 0.848ns 0.370ns 0.224ns 0.840ns 1.994ns } { 0.000ns 0.228ns 0.053ns 0.228ns 0.378ns 0.154ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.154ns 1.982ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 68 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 68 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4401 " "Info: Peak virtual memory: 4401 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 18 14:14:37 2019 " "Info: Processing ended: Fri Oct 18 14:14:37 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
