Running: xsim.dir/tdc_delayline_tb_time_synth/xsimk.exe -simmode gui -wdb tdc_delayline_tb_time_synth.wdb -simrunnum 0 -socket 51495
Design successfully loaded
Design Loading Memory Usage: 30872 KB (Peak: 30872 KB)
Design Loading CPU Usage: 93 ms
Simulation completed
Simulation Memory Usage: 36956 KB (Peak: 36956 KB)
Simulation CPU Usage: 3602 ms
