v {xschem version=3.4.8RC file_version=1.3}
G {}
K {}
V {}
S {}
F {}
E {}
N -20 0 -20 90 {lab=in}
N 20 0 20 60 {lab=out}
N 20 0 90 0 {lab=out}
N 20 -50 20 0 {lab=out}
N -70 0 -20 0 {lab=in}
N -20 -80 -20 0 {lab=in}
<<<<<<< HEAD
N -160 -190 -130 -190 {lab=VDD}
N -160 -150 -130 -150 {lab=VSS}
N 210 60 250 60 {lab=VSS}
N 210 60 210 120 {lab=VSS}
N 210 120 250 120 {lab=VSS}
N 250 120 250 160 {lab=VSS}
N 200 -60 240 -60 {lab=VDD}
N 200 -120 200 -60 {lab=VDD}
N 200 -120 240 -120 {lab=VDD}
N 240 -160 240 -120 {lab=VDD}
N 20 120 20 170 {lab=VSS}
N 20 -160 20 -110 {lab=VDD}
N 20 -80 90 -80 {lab=VDD}
N 20 90 90 90 {lab=VSS}
N 240 -90 290 -90 {lab=nwell}
N 250 90 300 90 {lab=VSS}
C {ipin.sym} -70 0 0 0 {name=p2 lab=in}
C {opin.sym} 90 0 0 0 {name=p4 lab=out}
C {sg13g2_pr/sg13_lv_pmos.sym} 0 -80 0 0 {name=M3
l=0.15u
w=1u
=======
N 20 90 20 170 {lab=VSS}
N 20 -160 20 -80 {lab=VDD}
C {ipin.sym} -70 0 0 0 {name=p2 lab=in}
C {iopin.sym} 20 -160 0 0 {name=p1 lab=VDD}
C {iopin.sym} 20 170 0 0 {name=p3 lab=VSS}
C {opin.sym} 90 0 0 0 {name=p4 lab=out}
C {sg13g2_pr/sg13_lv_pmos.sym} 0 -80 0 0 {name=M3
<<<<<<< HEAD
l=1u
w=0.15u
>>>>>>> b8b78d7 (Added TG sschematics and symbols)
=======
l=0.15u
w=1u
>>>>>>> 932c286 (working schematic)
ng=1
m=1
model=sg13_lv_pmos
spiceprefix=X
}
C {sg13g2_pr/sg13_lv_nmos.sym} 0 90 0 0 {name=M4
<<<<<<< HEAD
<<<<<<< HEAD
l=0.15u
w=1u
=======
l=1u
w=0.15u
>>>>>>> b8b78d7 (Added TG sschematics and symbols)
=======
l=0.15u
w=1u
>>>>>>> 932c286 (working schematic)
ng=1
m=1
model=sg13_lv_nmos
spiceprefix=X
}
<<<<<<< HEAD
C {sg13g2_pr/sg13_lv_pmos.sym} 220 -90 0 0 {name=Mdumm1
l=0.15u
w=1u
ng=1
m=2
model=sg13_lv_pmos
spiceprefix=X
}
C {sg13g2_pr/sg13_lv_nmos.sym} 230 90 0 0 {name=Mdumm2
l=0.15u
w=1u
ng=1
m=2
model=sg13_lv_nmos
spiceprefix=X
}
C {iopin.sym} -160 -190 2 0 {name=p5 lab=VDD}
C {iopin.sym} -160 -150 2 0 {name=p6 lab=VSS}
C {lab_pin.sym} -130 -190 2 0 {name=p7 sig_type=std_logic lab=VDD}
C {lab_pin.sym} -130 -150 2 0 {name=p8 sig_type=std_logic lab=VSS}
C {lab_pin.sym} 20 -160 2 0 {name=p1 sig_type=std_logic lab=VDD}
C {lab_pin.sym} 20 170 2 0 {name=p3 sig_type=std_logic lab=VSS}
C {lab_pin.sym} 240 -160 2 0 {name=p9 sig_type=std_logic lab=VDD}
C {lab_pin.sym} 250 160 2 0 {name=p10 sig_type=std_logic lab=VSS}
C {lab_pin.sym} 90 -80 2 0 {name=p11 sig_type=std_logic lab=VDD}
C {lab_pin.sym} 90 90 2 0 {name=p12 sig_type=std_logic lab=VSS}
C {lab_pin.sym} 290 -90 2 0 {name=p17 sig_type=std_logic lab=VDD}
C {lab_pin.sym} 300 90 2 0 {name=p18 sig_type=std_logic lab=VSS}
=======
>>>>>>> b8b78d7 (Added TG sschematics and symbols)
