<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1460" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1460{left:401px;bottom:68px;letter-spacing:0.1px;}
#t2_1460{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_1460{left:69px;bottom:68px;letter-spacing:0.12px;}
#t4_1460{left:110px;bottom:68px;letter-spacing:0.1px;}
#t5_1460{left:69px;bottom:1083px;letter-spacing:0.16px;word-spacing:-0.01px;}
#t6_1460{left:359px;bottom:652px;letter-spacing:0.12px;word-spacing:0.02px;}
#t7_1460{left:69px;bottom:515px;letter-spacing:0.13px;}
#t8_1460{left:69px;bottom:492px;letter-spacing:-0.15px;word-spacing:-1.22px;}
#t9_1460{left:69px;bottom:475px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#ta_1460{left:69px;bottom:458px;letter-spacing:-0.21px;word-spacing:-0.36px;}
#tb_1460{left:69px;bottom:435px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#tc_1460{left:69px;bottom:419px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#td_1460{left:69px;bottom:402px;letter-spacing:-0.15px;word-spacing:-0.79px;}
#te_1460{left:69px;bottom:385px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tf_1460{left:69px;bottom:368px;letter-spacing:-0.14px;}
#tg_1460{left:69px;bottom:345px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#th_1460{left:69px;bottom:328px;letter-spacing:-0.17px;word-spacing:-1.07px;}
#ti_1460{left:69px;bottom:312px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#tj_1460{left:69px;bottom:289px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#tk_1460{left:69px;bottom:272px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tl_1460{left:69px;bottom:249px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#tm_1460{left:69px;bottom:232px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#tn_1460{left:69px;bottom:215px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#to_1460{left:69px;bottom:192px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#tp_1460{left:69px;bottom:176px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#tq_1460{left:69px;bottom:159px;letter-spacing:-0.17px;word-spacing:-0.46px;}
#tr_1460{left:74px;bottom:1065px;letter-spacing:-0.14px;}
#ts_1460{left:74px;bottom:1050px;letter-spacing:-0.12px;}
#tt_1460{left:310px;bottom:1065px;letter-spacing:-0.06px;word-spacing:-0.08px;}
#tu_1460{left:310px;bottom:1050px;letter-spacing:-0.09px;}
#tv_1460{left:356px;bottom:1065px;letter-spacing:-0.13px;word-spacing:0.07px;}
#tw_1460{left:356px;bottom:1050px;letter-spacing:-0.14px;}
#tx_1460{left:356px;bottom:1034px;letter-spacing:-0.14px;}
#ty_1460{left:431px;bottom:1065px;letter-spacing:-0.12px;}
#tz_1460{left:431px;bottom:1050px;letter-spacing:-0.13px;word-spacing:-0.41px;}
#t10_1460{left:518px;bottom:1065px;letter-spacing:-0.13px;}
#t11_1460{left:74px;bottom:1011px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t12_1460{left:74px;bottom:995px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t13_1460{left:310px;bottom:1011px;}
#t14_1460{left:356px;bottom:1011px;letter-spacing:-0.15px;}
#t15_1460{left:431px;bottom:1011px;letter-spacing:-0.14px;}
#t16_1460{left:518px;bottom:1011px;letter-spacing:-0.11px;}
#t17_1460{left:518px;bottom:995px;letter-spacing:-0.13px;}
#t18_1460{left:74px;bottom:972px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t19_1460{left:74px;bottom:955px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1a_1460{left:74px;bottom:938px;letter-spacing:-0.17px;}
#t1b_1460{left:310px;bottom:972px;}
#t1c_1460{left:356px;bottom:972px;letter-spacing:-0.18px;}
#t1d_1460{left:431px;bottom:972px;letter-spacing:-0.16px;}
#t1e_1460{left:518px;bottom:972px;letter-spacing:-0.11px;}
#t1f_1460{left:518px;bottom:955px;letter-spacing:-0.13px;}
#t1g_1460{left:74px;bottom:915px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1h_1460{left:74px;bottom:898px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1i_1460{left:74px;bottom:881px;letter-spacing:-0.17px;}
#t1j_1460{left:310px;bottom:915px;}
#t1k_1460{left:356px;bottom:915px;letter-spacing:-0.18px;}
#t1l_1460{left:431px;bottom:915px;letter-spacing:-0.16px;}
#t1m_1460{left:518px;bottom:915px;letter-spacing:-0.11px;}
#t1n_1460{left:518px;bottom:898px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1o_1460{left:74px;bottom:858px;letter-spacing:-0.12px;}
#t1p_1460{left:74px;bottom:842px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1q_1460{left:74px;bottom:825px;letter-spacing:-0.15px;}
#t1r_1460{left:310px;bottom:858px;}
#t1s_1460{left:356px;bottom:858px;letter-spacing:-0.15px;}
#t1t_1460{left:431px;bottom:858px;letter-spacing:-0.16px;}
#t1u_1460{left:431px;bottom:842px;letter-spacing:-0.15px;}
#t1v_1460{left:518px;bottom:858px;letter-spacing:-0.11px;}
#t1w_1460{left:518px;bottom:842px;letter-spacing:-0.12px;}
#t1x_1460{left:518px;bottom:825px;letter-spacing:-0.13px;}
#t1y_1460{left:74px;bottom:802px;letter-spacing:-0.12px;}
#t1z_1460{left:74px;bottom:785px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t20_1460{left:74px;bottom:768px;letter-spacing:-0.15px;}
#t21_1460{left:310px;bottom:802px;}
#t22_1460{left:356px;bottom:802px;letter-spacing:-0.15px;}
#t23_1460{left:431px;bottom:802px;letter-spacing:-0.16px;}
#t24_1460{left:431px;bottom:785px;letter-spacing:-0.15px;}
#t25_1460{left:518px;bottom:802px;letter-spacing:-0.11px;}
#t26_1460{left:518px;bottom:785px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t27_1460{left:518px;bottom:768px;letter-spacing:-0.13px;}
#t28_1460{left:74px;bottom:745px;letter-spacing:-0.12px;}
#t29_1460{left:74px;bottom:729px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2a_1460{left:74px;bottom:712px;letter-spacing:-0.15px;}
#t2b_1460{left:310px;bottom:745px;}
#t2c_1460{left:356px;bottom:745px;letter-spacing:-0.18px;}
#t2d_1460{left:431px;bottom:745px;letter-spacing:-0.16px;}
#t2e_1460{left:518px;bottom:745px;letter-spacing:-0.11px;}
#t2f_1460{left:518px;bottom:729px;letter-spacing:-0.12px;}
#t2g_1460{left:518px;bottom:712px;letter-spacing:-0.13px;}
#t2h_1460{left:85px;bottom:631px;letter-spacing:-0.16px;}
#t2i_1460{left:151px;bottom:631px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t2j_1460{left:276px;bottom:631px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t2k_1460{left:427px;bottom:631px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t2l_1460{left:579px;bottom:631px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t2m_1460{left:736px;bottom:631px;letter-spacing:-0.16px;word-spacing:-0.02px;}
#t2n_1460{left:100px;bottom:606px;}
#t2o_1460{left:175px;bottom:606px;letter-spacing:-0.13px;}
#t2p_1460{left:259px;bottom:606px;letter-spacing:-0.12px;}
#t2q_1460{left:418px;bottom:606px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2r_1460{left:600px;bottom:606px;letter-spacing:-0.18px;}
#t2s_1460{left:757px;bottom:606px;letter-spacing:-0.12px;}
#t2t_1460{left:100px;bottom:582px;}
#t2u_1460{left:175px;bottom:582px;letter-spacing:-0.12px;}
#t2v_1460{left:265px;bottom:582px;letter-spacing:-0.13px;}
#t2w_1460{left:423px;bottom:582px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2x_1460{left:570px;bottom:582px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2y_1460{left:757px;bottom:582px;letter-spacing:-0.12px;}
#t2z_1460{left:100px;bottom:558px;}
#t30_1460{left:176px;bottom:558px;letter-spacing:-0.12px;}
#t31_1460{left:264px;bottom:558px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t32_1460{left:419px;bottom:558px;letter-spacing:-0.11px;}
#t33_1460{left:570px;bottom:558px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t34_1460{left:757px;bottom:558px;letter-spacing:-0.12px;}

.s1_1460{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_1460{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_1460{font-size:18px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s4_1460{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s5_1460{font-size:14px;font-family:Verdana_5k9;color:#000;}
.s6_1460{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
.s7_1460{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1460" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1460Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1460" style="-webkit-user-select: none;"><object width="935" height="1210" data="1460/1460.svg" type="image/svg+xml" id="pdf1460" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1460" class="t s1_1460">UNPCKHPD—Unpack and Interleave High Packed Double Precision Floating-Point Values </span>
<span id="t2_1460" class="t s2_1460">INSTRUCTION SET REFERENCE, M-U </span>
<span id="t3_1460" class="t s1_1460">4-726 </span><span id="t4_1460" class="t s1_1460">Vol. 2B </span>
<span id="t5_1460" class="t s3_1460">UNPCKHPD—Unpack and Interleave High Packed Double Precision Floating-Point Values </span>
<span id="t6_1460" class="t s4_1460">Instruction Operand Encoding </span>
<span id="t7_1460" class="t s4_1460">Description </span>
<span id="t8_1460" class="t s5_1460">Performs an interleaved unpack of the high double precision floating-point values from the first source operand and </span>
<span id="t9_1460" class="t s5_1460">the second source operand. See Figure 4-15 in the Intel® 64 and IA-32 Architectures Software Developer’s </span>
<span id="ta_1460" class="t s5_1460">Manual, Volume 2B. </span>
<span id="tb_1460" class="t s5_1460">128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The desti- </span>
<span id="tc_1460" class="t s5_1460">nation is not distinct from the first source XMM register and the upper bits (MAXVL-1:128) of the corresponding </span>
<span id="td_1460" class="t s5_1460">ZMM register destination are unmodified. When unpacking from a memory operand, an implementation may fetch </span>
<span id="te_1460" class="t s5_1460">only the appropriate 64 bits; however, alignment to 16-byte boundary and normal segment checking will still be </span>
<span id="tf_1460" class="t s5_1460">enforced. </span>
<span id="tg_1460" class="t s5_1460">VEX.128 encoded version: The first source operand is a XMM register. The second source operand can be a XMM </span>
<span id="th_1460" class="t s5_1460">register or a 128-bit memory location. The destination operand is a XMM register. The upper bits (MAXVL-1:128) of </span>
<span id="ti_1460" class="t s5_1460">the corresponding ZMM register destination are zeroed. </span>
<span id="tj_1460" class="t s5_1460">VEX.256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM </span>
<span id="tk_1460" class="t s5_1460">register or a 256-bit memory location. The destination operand is a YMM register. </span>
<span id="tl_1460" class="t s5_1460">EVEX.512 encoded version: The first source operand is a ZMM register. The second source operand is a ZMM </span>
<span id="tm_1460" class="t s5_1460">register, a 512-bit memory location, or a 512-bit vector broadcasted from a 64-bit memory location. The destina- </span>
<span id="tn_1460" class="t s5_1460">tion operand is a ZMM register, conditionally updated using writemask k1. </span>
<span id="to_1460" class="t s5_1460">EVEX.256 encoded version: The first source operand is a YMM register. The second source operand is a YMM </span>
<span id="tp_1460" class="t s5_1460">register, a 256-bit memory location, or a 256-bit vector broadcasted from a 64-bit memory location. The destina- </span>
<span id="tq_1460" class="t s5_1460">tion operand is a YMM register, conditionally updated using writemask k1. </span>
<span id="tr_1460" class="t s6_1460">Opcode/ </span>
<span id="ts_1460" class="t s6_1460">Instruction </span>
<span id="tt_1460" class="t s6_1460">Op / </span>
<span id="tu_1460" class="t s6_1460">En </span>
<span id="tv_1460" class="t s6_1460">64/32 bit </span>
<span id="tw_1460" class="t s6_1460">Mode </span>
<span id="tx_1460" class="t s6_1460">Support </span>
<span id="ty_1460" class="t s6_1460">CPUID </span>
<span id="tz_1460" class="t s6_1460">Feature Flag </span>
<span id="t10_1460" class="t s6_1460">Description </span>
<span id="t11_1460" class="t s7_1460">66 0F 15 /r </span>
<span id="t12_1460" class="t s7_1460">UNPCKHPD xmm1, xmm2/m128 </span>
<span id="t13_1460" class="t s7_1460">A </span><span id="t14_1460" class="t s7_1460">V/V </span><span id="t15_1460" class="t s7_1460">SSE2 </span><span id="t16_1460" class="t s7_1460">Unpacks and Interleaves double precision floating-point </span>
<span id="t17_1460" class="t s7_1460">values from high quadwords of xmm1 and xmm2/m128. </span>
<span id="t18_1460" class="t s7_1460">VEX.128.66.0F.WIG 15 /r </span>
<span id="t19_1460" class="t s7_1460">VUNPCKHPD xmm1,xmm2, </span>
<span id="t1a_1460" class="t s7_1460">xmm3/m128 </span>
<span id="t1b_1460" class="t s7_1460">B </span><span id="t1c_1460" class="t s7_1460">V/V </span><span id="t1d_1460" class="t s7_1460">AVX </span><span id="t1e_1460" class="t s7_1460">Unpacks and Interleaves double precision floating-point </span>
<span id="t1f_1460" class="t s7_1460">values from high quadwords of xmm2 and xmm3/m128. </span>
<span id="t1g_1460" class="t s7_1460">VEX.256.66.0F.WIG 15 /r </span>
<span id="t1h_1460" class="t s7_1460">VUNPCKHPD ymm1,ymm2, </span>
<span id="t1i_1460" class="t s7_1460">ymm3/m256 </span>
<span id="t1j_1460" class="t s7_1460">B </span><span id="t1k_1460" class="t s7_1460">V/V </span><span id="t1l_1460" class="t s7_1460">AVX </span><span id="t1m_1460" class="t s7_1460">Unpacks and Interleaves double precision floating-point </span>
<span id="t1n_1460" class="t s7_1460">values from high quadwords of ymm2 and ymm3/m256. </span>
<span id="t1o_1460" class="t s7_1460">EVEX.128.66.0F.W1 15 /r </span>
<span id="t1p_1460" class="t s7_1460">VUNPCKHPD xmm1 {k1}{z}, xmm2, </span>
<span id="t1q_1460" class="t s7_1460">xmm3/m128/m64bcst </span>
<span id="t1r_1460" class="t s7_1460">C </span><span id="t1s_1460" class="t s7_1460">V/V </span><span id="t1t_1460" class="t s7_1460">AVX512VL </span>
<span id="t1u_1460" class="t s7_1460">AVX512F </span>
<span id="t1v_1460" class="t s7_1460">Unpacks and Interleaves double precision floating-point </span>
<span id="t1w_1460" class="t s7_1460">values from high quadwords of xmm2 and </span>
<span id="t1x_1460" class="t s7_1460">xmm3/m128/m64bcst subject to writemask k1. </span>
<span id="t1y_1460" class="t s7_1460">EVEX.256.66.0F.W1 15 /r </span>
<span id="t1z_1460" class="t s7_1460">VUNPCKHPD ymm1 {k1}{z}, ymm2, </span>
<span id="t20_1460" class="t s7_1460">ymm3/m256/m64bcst </span>
<span id="t21_1460" class="t s7_1460">C </span><span id="t22_1460" class="t s7_1460">V/V </span><span id="t23_1460" class="t s7_1460">AVX512VL </span>
<span id="t24_1460" class="t s7_1460">AVX512F </span>
<span id="t25_1460" class="t s7_1460">Unpacks and Interleaves double precision floating-point </span>
<span id="t26_1460" class="t s7_1460">values from high quadwords of ymm2 and </span>
<span id="t27_1460" class="t s7_1460">ymm3/m256/m64bcst subject to writemask k1. </span>
<span id="t28_1460" class="t s7_1460">EVEX.512.66.0F.W1 15 /r </span>
<span id="t29_1460" class="t s7_1460">VUNPCKHPD zmm1 {k1}{z}, zmm2, </span>
<span id="t2a_1460" class="t s7_1460">zmm3/m512/m64bcst </span>
<span id="t2b_1460" class="t s7_1460">C </span><span id="t2c_1460" class="t s7_1460">V/V </span><span id="t2d_1460" class="t s7_1460">AVX512F </span><span id="t2e_1460" class="t s7_1460">Unpacks and Interleaves double precision floating-point </span>
<span id="t2f_1460" class="t s7_1460">values from high quadwords of zmm2 and </span>
<span id="t2g_1460" class="t s7_1460">zmm3/m512/m64bcst subject to writemask k1. </span>
<span id="t2h_1460" class="t s6_1460">Op/En </span><span id="t2i_1460" class="t s6_1460">Tuple Type </span><span id="t2j_1460" class="t s6_1460">Operand 1 </span><span id="t2k_1460" class="t s6_1460">Operand 2 </span><span id="t2l_1460" class="t s6_1460">Operand 3 </span><span id="t2m_1460" class="t s6_1460">Operand 4 </span>
<span id="t2n_1460" class="t s7_1460">A </span><span id="t2o_1460" class="t s7_1460">N/A </span><span id="t2p_1460" class="t s7_1460">ModRM:reg (r, w) </span><span id="t2q_1460" class="t s7_1460">ModRM:r/m (r) </span><span id="t2r_1460" class="t s7_1460">N/A </span><span id="t2s_1460" class="t s7_1460">N/A </span>
<span id="t2t_1460" class="t s7_1460">B </span><span id="t2u_1460" class="t s7_1460">N/A </span><span id="t2v_1460" class="t s7_1460">ModRM:reg (w) </span><span id="t2w_1460" class="t s7_1460">VEX.vvvv (r) </span><span id="t2x_1460" class="t s7_1460">ModRM:r/m (r) </span><span id="t2y_1460" class="t s7_1460">N/A </span>
<span id="t2z_1460" class="t s7_1460">C </span><span id="t30_1460" class="t s7_1460">Full </span><span id="t31_1460" class="t s7_1460">ModRM:reg (w) </span><span id="t32_1460" class="t s7_1460">EVEX.vvvv (r) </span><span id="t33_1460" class="t s7_1460">ModRM:r/m (r) </span><span id="t34_1460" class="t s7_1460">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
