#Build: Fabric Compiler 2020.2-Lite, Build 59895, Jul 24 10:52 2020
#Install: D:\pango\PDS_2020.2-Lite\bin
#Application name: pds_shell
#OS: Windows 10 10.0.22000
#Hostname: LAPTOP-3DR578RQ
Generated by Fabric Compiler (version 2020.2-Lite build 59895) at Mon Jul 17 18:05:19 2023
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from pnr DB.
Start Report Post-PnR timing.
Constructing timing graph ...
Timing graph has been constructed successfully
Check timing ...
C: STA-3011: Clock pin 'next_state_a[0]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_a[1]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_b[0]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_b[1]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'pwm_ab_cp/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'l1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l3' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l4' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_a' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_a_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_b' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_b_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm3' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm4' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm_ab' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rgb_p' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'trig' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'a' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'b' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'echo_a' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'echo_b' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'echo_en_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'en_ab' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'p1' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'p2' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'p3' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sys_rst_n' is not constrained, it is treated as combinational input.
Begin dump timing report
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.2-Lite <build 59895>)
| Date         : Mon Jul 17 18:05:24 2023
| Design       : smart_car
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred         1000.000     {0 500}        Declared               179           0  {sys_clk}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               sys_clk_Inferred                        
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred             1.000 MHz     203.211 MHz       1000.000          4.921        995.079
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           995.079       0.000              0            467
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             0.182       0.000              0            467
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           994.593       0.000              0              1
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             1.231       0.000              0              1
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred                                  499.291       0.000              0            179
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           995.919       0.000              0            467
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             0.233       0.000              0            467
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           995.533       0.000              0              1
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             1.117       0.000              0              1
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred                                  499.609       0.000              0            179
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : counter_rgb_t[16]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_rgb_t[20]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.023  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.743
  Launch Clock Delay      :  4.383
  Clock Pessimism Removal :  0.617

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.819       4.383         ntclkbufg_0      
 CLMA_54_212/CLK                                                           r       counter_rgb_t[16]/opit_0_inv_L5Q_perm/CLK

 CLMA_54_212/Q2                    tco                   0.261       4.644 r       counter_rgb_t[16]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.430       5.074         counter_rgb_t[16]
 CLMA_54_220/Y2                    td                    0.384       5.458 r       N128_mux23_9/gateop_perm/Z
                                   net (fanout=1)        0.450       5.908         _N1456           
 CLMA_50_216/Y2                    td                    0.284       6.192 r       N26_19/gateop_perm/Z
                                   net (fanout=2)        0.263       6.455         _N1394           
 CLMA_50_216/Y0                    td                    0.387       6.842 r       N396_11/gateop_perm/Z
                                   net (fanout=1)        0.569       7.411         _N1590           
 CLMS_54_213/Y3                    td                    0.169       7.580 r       N396_13/gateop_perm/Z
                                   net (fanout=25)       0.269       7.849         _N1389           
 CLMA_54_212/Y3                    td                    0.276       8.125 r       N396/gateop/F    
                                   net (fanout=10)       0.379       8.504         N396             
 CLMS_54_209/CECO                  td                    0.118       8.622 r       counter_rgb_t[4]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=3)        0.000       8.622         _N36             
 CLMS_54_213/CECO                  td                    0.159       8.781 r       counter_rgb_t[13]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=1)        0.000       8.781         _N35             
 CLMS_54_217/CECO                  td                    0.159       8.940 r       counter_rgb_t[23]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=1)        0.000       8.940         _N34             
 CLMS_54_221/CECI                                                          r       counter_rgb_t[20]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   8.940         Logic Levels: 8  
                                                                                   Logic: 2.197ns(48.212%), Route: 2.360ns(51.788%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056    1001.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.551    1003.743         ntclkbufg_0      
 CLMS_54_221/CLK                                                           r       counter_rgb_t[20]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.617    1004.360                          
 clock uncertainty                                      -0.050    1004.310                          

 Setup time                                             -0.291    1004.019                          

 Data required time                                               1004.019                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.019                          
 Data arrival time                                                  -8.940                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.079                          
====================================================================================================

====================================================================================================

Startpoint  : counter_rgb_t[16]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_rgb_t[23]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.738
  Launch Clock Delay      :  4.383
  Clock Pessimism Removal :  0.617

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.819       4.383         ntclkbufg_0      
 CLMA_54_212/CLK                                                           r       counter_rgb_t[16]/opit_0_inv_L5Q_perm/CLK

 CLMA_54_212/Q2                    tco                   0.261       4.644 r       counter_rgb_t[16]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.430       5.074         counter_rgb_t[16]
 CLMA_54_220/Y2                    td                    0.384       5.458 r       N128_mux23_9/gateop_perm/Z
                                   net (fanout=1)        0.450       5.908         _N1456           
 CLMA_50_216/Y2                    td                    0.284       6.192 r       N26_19/gateop_perm/Z
                                   net (fanout=2)        0.263       6.455         _N1394           
 CLMA_50_216/Y0                    td                    0.387       6.842 r       N396_11/gateop_perm/Z
                                   net (fanout=1)        0.569       7.411         _N1590           
 CLMS_54_213/Y3                    td                    0.169       7.580 r       N396_13/gateop_perm/Z
                                   net (fanout=25)       0.269       7.849         _N1389           
 CLMA_54_212/Y3                    td                    0.276       8.125 r       N396/gateop/F    
                                   net (fanout=10)       0.379       8.504         N396             
 CLMS_54_209/CECO                  td                    0.118       8.622 r       counter_rgb_t[4]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=3)        0.000       8.622         _N36             
 CLMS_54_213/CECO                  td                    0.159       8.781 r       counter_rgb_t[13]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=1)        0.000       8.781         _N35             
 CLMS_54_217/CECI                                                          r       counter_rgb_t[23]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   8.781         Logic Levels: 7  
                                                                                   Logic: 2.038ns(46.339%), Route: 2.360ns(53.661%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056    1001.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.546    1003.738         ntclkbufg_0      
 CLMS_54_217/CLK                                                           r       counter_rgb_t[23]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.617    1004.355                          
 clock uncertainty                                      -0.050    1004.305                          

 Setup time                                             -0.291    1004.014                          

 Data required time                                               1004.014                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.014                          
 Data arrival time                                                  -8.781                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.233                          
====================================================================================================

====================================================================================================

Startpoint  : counter_rgb_t[16]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_rgb_t[5]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.733
  Launch Clock Delay      :  4.383
  Clock Pessimism Removal :  0.617

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.819       4.383         ntclkbufg_0      
 CLMA_54_212/CLK                                                           r       counter_rgb_t[16]/opit_0_inv_L5Q_perm/CLK

 CLMA_54_212/Q2                    tco                   0.261       4.644 r       counter_rgb_t[16]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.430       5.074         counter_rgb_t[16]
 CLMA_54_220/Y2                    td                    0.384       5.458 r       N128_mux23_9/gateop_perm/Z
                                   net (fanout=1)        0.450       5.908         _N1456           
 CLMA_50_216/Y2                    td                    0.284       6.192 r       N26_19/gateop_perm/Z
                                   net (fanout=2)        0.263       6.455         _N1394           
 CLMA_50_216/Y0                    td                    0.387       6.842 r       N396_11/gateop_perm/Z
                                   net (fanout=1)        0.569       7.411         _N1590           
 CLMS_54_213/Y3                    td                    0.169       7.580 r       N396_13/gateop_perm/Z
                                   net (fanout=25)       0.269       7.849         _N1389           
 CLMA_54_212/Y3                    td                    0.276       8.125 r       N396/gateop/F    
                                   net (fanout=10)       0.379       8.504         N396             
 CLMS_54_209/CECO                  td                    0.118       8.622 r       counter_rgb_t[4]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=3)        0.000       8.622         _N36             
 CLMS_54_213/CECI                                                          r       counter_rgb_t[5]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   8.622         Logic Levels: 6  
                                                                                   Logic: 1.879ns(44.326%), Route: 2.360ns(55.674%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056    1001.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.541    1003.733         ntclkbufg_0      
 CLMS_54_213/CLK                                                           r       counter_rgb_t[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.617    1004.350                          
 clock uncertainty                                      -0.050    1004.300                          

 Setup time                                             -0.291    1004.009                          

 Data required time                                               1004.009                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.009                          
 Data arrival time                                                  -8.622                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.387                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[19]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dis_reg_b[19]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.267  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.423
  Launch Clock Delay      :  3.784
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.592       3.784         ntclkbufg_0      
 CLMA_30_253/CLK                                                           r       counter_e_b[19]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_253/Q2                    tco                   0.223       4.007 f       counter_e_b[19]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.259       4.266         counter_e_b[19]  
 CLMA_30_245/AD                                                            f       dis_reg_b[19]/opit_0_inv/D

 Data arrival time                                                   4.266         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.266%), Route: 0.259ns(53.734%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.859       4.423         ntclkbufg_0      
 CLMA_30_245/CLK                                                           r       dis_reg_b[19]/opit_0_inv/CLK
 clock pessimism                                        -0.372       4.051                          
 clock uncertainty                                       0.000       4.051                          

 Hold time                                               0.033       4.084                          

 Data required time                                                  4.084                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.084                          
 Data arrival time                                                  -4.266                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.182                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[11]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dis_reg_b[11]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.262  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.423
  Launch Clock Delay      :  3.789
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.597       3.789         ntclkbufg_0      
 CLMA_30_248/CLK                                                           r       counter_e_b[11]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_248/Q1                    tco                   0.223       4.012 f       counter_e_b[11]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.237       4.249         counter_e_b[11]  
 CLMA_30_244/M0                                                            f       dis_reg_b[11]/opit_0_inv/D

 Data arrival time                                                   4.249         Logic Levels: 0  
                                                                                   Logic: 0.223ns(48.478%), Route: 0.237ns(51.522%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.859       4.423         ntclkbufg_0      
 CLMA_30_244/CLK                                                           r       dis_reg_b[11]/opit_0_inv/CLK
 clock pessimism                                        -0.372       4.051                          
 clock uncertainty                                       0.000       4.051                          

 Hold time                                              -0.016       4.035                          

 Data required time                                                  4.035                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.035                          
 Data arrival time                                                  -4.249                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.214                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[18]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dis_reg_b[18]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.267  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.423
  Launch Clock Delay      :  3.784
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.592       3.784         ntclkbufg_0      
 CLMA_30_253/CLK                                                           r       counter_e_b[18]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_253/Q0                    tco                   0.223       4.007 f       counter_e_b[18]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.253       4.260         counter_e_b[18]  
 CLMA_30_245/M2                                                            f       dis_reg_b[18]/opit_0_inv/D

 Data arrival time                                                   4.260         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.849%), Route: 0.253ns(53.151%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.859       4.423         ntclkbufg_0      
 CLMA_30_245/CLK                                                           r       dis_reg_b[18]/opit_0_inv/CLK
 clock pessimism                                        -0.372       4.051                          
 clock uncertainty                                       0.000       4.051                          

 Hold time                                              -0.016       4.035                          

 Data required time                                                  4.035                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.035                          
 Data arrival time                                                  -4.260                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.225                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[0]/opit_0_inv_L5Q/CLK
Endpoint    : pwm_ab_sel/opit_0/RS
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.039  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.724
  Launch Clock Delay      :  4.361
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.797       4.361         ntclkbufg_0      
 CLMA_58_176/CLK                                                           r       counter_p[0]/opit_0_inv_L5Q/CLK

 CLMA_58_176/Q1                    tco                   0.261       4.622 r       counter_p[0]/opit_0_inv_L5Q/Q
                                   net (fanout=3)        0.429       5.051         counter_p[0]     
 CLMA_58_180/Y2                    td                    0.384       5.435 r       N150_mux4_5/gateop_perm/Z
                                   net (fanout=2)        0.939       6.374         _N880            
 CLMA_58_180/Y3                    td                    0.276       6.650 r       N198_mux8/gateop_perm/Z
                                   net (fanout=1)        0.692       7.342         _N840            
 CLMA_66_188/Y2                    td                    0.389       7.731 r       N198_mux12/gateop_perm/Z
                                   net (fanout=1)        0.260       7.991         _N921            
 CLMS_66_189/Y2                    td                    0.165       8.156 r       N198_mux18_4/gateop_perm/Z
                                   net (fanout=2)        0.438       8.594         _N1562           
 CLMA_70_181/Y0                    td                    0.383       8.977 r       N409/gateop_perm/Z
                                   net (fanout=2)        0.425       9.402         N409             
 CLMA_78_180/RS                                                            r       pwm_ab_sel/opit_0/RS

 Data arrival time                                                   9.402         Logic Levels: 5  
                                                                                   Logic: 1.858ns(36.858%), Route: 3.183ns(63.142%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056    1001.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.532    1003.724         ntclkbufg_0      
 CLMA_78_180/CLK                                                           r       pwm_ab_sel/opit_0/CLK
 clock pessimism                                         0.598    1004.322                          
 clock uncertainty                                      -0.050    1004.272                          

 Recovery time                                          -0.277    1003.995                          

 Data required time                                               1003.995                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.995                          
 Data arrival time                                                  -9.402                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.593                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[17]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm_ab_sel/opit_0/RS
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.374
  Launch Clock Delay      :  3.722
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.530       3.722         ntclkbufg_0      
 CLMA_66_196/CLK                                                           r       counter_p[17]/opit_0_inv_L5Q_perm/CLK

 CLMA_66_196/Q1                    tco                   0.223       3.945 f       counter_p[17]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.388       4.333         counter_p[17]    
 CLMA_70_181/Y0                    td                    0.152       4.485 f       N409/gateop_perm/Z
                                   net (fanout=2)        0.311       4.796         N409             
 CLMA_78_180/RS                                                            f       pwm_ab_sel/opit_0/RS

 Data arrival time                                                   4.796         Logic Levels: 1  
                                                                                   Logic: 0.375ns(34.916%), Route: 0.699ns(65.084%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.810       4.374         ntclkbufg_0      
 CLMA_78_180/CLK                                                           r       pwm_ab_sel/opit_0/CLK
 clock pessimism                                        -0.598       3.776                          
 clock uncertainty                                       0.000       3.776                          

 Removal time                                           -0.211       3.565                          

 Data required time                                                  3.565                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.565                          
 Data arrival time                                                  -4.796                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.231                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[11]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm4 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.802       4.366         ntclkbufg_0      
 CLMA_58_196/CLK                                                           r       counter_p[11]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_196/Q0                    tco                   0.261       4.627 r       counter_p[11]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.515       5.142         counter_p[11]    
 CLMA_66_188/Y0                    td                    0.383       5.525 r       N158_mux8_1/gateop_perm/Z
                                   net (fanout=2)        0.455       5.980         _N1374           
 CLMA_66_180/Y2                    td                    0.384       6.364 r       N158_mux9/gateop_perm/Z
                                   net (fanout=1)        0.464       6.828         _N983            
 CLMS_66_189/Y0                    td                    0.387       7.215 r       N163_muxf6_perm/Y0
                                   net (fanout=1)        0.909       8.124         _N904            
 CLMS_66_189/Y3                    td                    0.357       8.481 f       N194_6/gateop_perm/Z
                                   net (fanout=1)        2.465      10.946         _N1107           
 IOL_7_349/DO                      td                    0.122      11.068 f       pwm4_obuf/opit_1/O
                                   net (fanout=1)        0.000      11.068         pwm4_obuf/ntO    
 IOBS_0_349/PAD                    td                    2.788      13.856 f       pwm4_obuf/opit_0/O
                                   net (fanout=1)        0.092      13.948         pwm4             
 A8                                                                        f       pwm4 (port)      

 Data arrival time                                                  13.948         Logic Levels: 6  
                                                                                   Logic: 4.682ns(48.862%), Route: 4.900ns(51.138%)
====================================================================================================

====================================================================================================

Startpoint  : counter_p[5]/opit_0_inv_L5Q/CLK
Endpoint    : pwm2 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.797       4.361         ntclkbufg_0      
 CLMA_58_192/CLK                                                           r       counter_p[5]/opit_0_inv_L5Q/CLK

 CLMA_58_192/Q2                    tco                   0.261       4.622 r       counter_p[5]/opit_0_inv_L5Q/Q
                                   net (fanout=6)        0.577       5.199         counter_p[5]     
 CLMA_58_188/Y0                    td                    0.282       5.481 r       N168_mux6_4/gateop_perm/Z
                                   net (fanout=1)        0.548       6.029         _N1597           
 CLMA_66_188/Y1                    td                    0.377       6.406 r       N168_mux8/gateop_perm/Z
                                   net (fanout=1)        0.290       6.696         _N828            
 CLMA_66_192/Y1                    td                    0.382       7.078 r       N168_mux12/gateop_perm/Z
                                   net (fanout=1)        0.260       7.338         _N991            
 CLMS_66_193/Y1                    td                    0.382       7.720 r       N181_muxf6_perm/Y1
                                   net (fanout=1)        0.261       7.981         _N911            
 CLMS_66_193/Y2                    td                    0.283       8.264 f       N173/gateop_perm/Z
                                   net (fanout=1)        2.518      10.782         nt_pwm2          
 IOL_7_322/DO                      td                    0.122      10.904 f       pwm2_obuf/opit_1/O
                                   net (fanout=1)        0.000      10.904         pwm2_obuf/ntO    
 IOBD_0_322/PAD                    td                    2.788      13.692 f       pwm2_obuf/opit_0/O
                                   net (fanout=1)        0.097      13.789         pwm2             
 B6                                                                        f       pwm2 (port)      

 Data arrival time                                                  13.789         Logic Levels: 7  
                                                                                   Logic: 4.877ns(51.729%), Route: 4.551ns(48.271%)
====================================================================================================

====================================================================================================

Startpoint  : counter_rgb_t[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : rgb_p (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.819       4.383         ntclkbufg_0      
 CLMS_54_213/CLK                                                           r       counter_rgb_t[5]/opit_0_inv_L5Q_perm/CLK

 CLMS_54_213/Q1                    tco                   0.261       4.644 r       counter_rgb_t[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.434       5.078         counter_rgb_t[5] 
 CLMA_54_204/Y1                    td                    0.276       5.354 r       N22_mux5_4/gateop_perm/Z
                                   net (fanout=2)        0.620       5.974         _N1373           
 CLMA_54_208/Y0                    td                    0.164       6.138 r       N131_mux5/gateop_perm/Z
                                   net (fanout=1)        0.739       6.877         _N968            
 CLMS_54_209/Y3                    td                    0.230       7.107 f       N147/gateop/F    
                                   net (fanout=1)        3.450      10.557         _N1              
 IOL_151_22/DO                     td                    0.122      10.679 f       rgb_p_obuf/opit_1/O
                                   net (fanout=1)        0.000      10.679         rgb_p_obuf/ntO   
 IOBD_152_22/PAD                   td                    2.788      13.467 f       rgb_p_obuf/opit_0/O
                                   net (fanout=1)        0.060      13.527         rgb_p            
 V16                                                                       f       rgb_p (port)     

 Data arrival time                                                  13.527         Logic Levels: 5  
                                                                                   Logic: 3.841ns(42.006%), Route: 5.303ns(57.994%)
====================================================================================================

====================================================================================================

Startpoint  : echo_b (port)
Endpoint    : echo_b1/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 E5                                                      0.000       0.000 r       echo_b (port)    
                                   net (fanout=1)        0.036       0.036         echo_b           
 IOBD_0_326/DIN                    td                    0.935       0.971 r       echo_b_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.971         echo_b_ibuf/ntD  
 IOL_7_326/RX_DATA_DD              td                    0.094       1.065 r       echo_b_ibuf/opit_1/OUT
                                   net (fanout=1)        1.095       2.160         nt_echo_b        
 CLMS_26_245/M2                                                            r       echo_b1/opit_0_inv/D

 Data arrival time                                                   2.160         Logic Levels: 2  
                                                                                   Logic: 1.029ns(47.639%), Route: 1.131ns(52.361%)
====================================================================================================

====================================================================================================

Startpoint  : echo_a (port)
Endpoint    : echo_a1/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 F7                                                      0.000       0.000 r       echo_a (port)    
                                   net (fanout=1)        0.055       0.055         echo_a           
 IOBD_0_294/DIN                    td                    0.935       0.990 r       echo_a_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.990         echo_a_ibuf/ntD  
 IOL_7_294/RX_DATA_DD              td                    0.094       1.084 r       echo_a_ibuf/opit_1/OUT
                                   net (fanout=1)        1.276       2.360         nt_echo_a        
 CLMA_38_228/M0                                                            r       echo_a1/opit_0_inv/D

 Data arrival time                                                   2.360         Logic Levels: 2  
                                                                                   Logic: 1.029ns(43.602%), Route: 1.331ns(56.398%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : echo_b2/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G5                                                      0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.042       0.042         sys_rst_n        
 IOBS_0_241/DIN                    td                    1.824       1.866 r       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.866         sys_rst_n_ibuf/ntD
 IOL_7_241/RX_DATA_DD              td                    0.094       1.960 r       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=89)       0.531       2.491         nt_sys_rst_n     
 CLMS_26_245/RS                                                            r       echo_b2/opit_0_inv/RS

 Data arrival time                                                   2.491         Logic Levels: 2  
                                                                                   Logic: 1.918ns(76.997%), Route: 0.573ns(23.003%)
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : counter_rgb_t[16]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_rgb_t[20]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.040  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.096
  Launch Clock Delay      :  3.542
  Clock Pessimism Removal :  0.406

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.475       3.542         ntclkbufg_0      
 CLMA_54_212/CLK                                                           r       counter_rgb_t[16]/opit_0_inv_L5Q_perm/CLK

 CLMA_54_212/Q2                    tco                   0.209       3.751 r       counter_rgb_t[16]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.366       4.117         counter_rgb_t[16]
 CLMA_54_220/Y2                    td                    0.308       4.425 r       N128_mux23_9/gateop_perm/Z
                                   net (fanout=1)        0.357       4.782         _N1456           
 CLMA_50_216/Y2                    td                    0.227       5.009 r       N26_19/gateop_perm/Z
                                   net (fanout=2)        0.242       5.251         _N1394           
 CLMA_50_216/Y0                    td                    0.310       5.561 r       N396_11/gateop_perm/Z
                                   net (fanout=1)        0.468       6.029         _N1590           
 CLMS_54_213/Y3                    td                    0.135       6.164 r       N396_13/gateop_perm/Z
                                   net (fanout=25)       0.250       6.414         _N1389           
 CLMA_54_212/Y3                    td                    0.221       6.635 r       N396/gateop/F    
                                   net (fanout=10)       0.317       6.952         N396             
 CLMS_54_209/CECO                  td                    0.094       7.046 r       counter_rgb_t[4]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=3)        0.000       7.046         _N36             
 CLMS_54_213/CECO                  td                    0.127       7.173 r       counter_rgb_t[13]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=1)        0.000       7.173         _N35             
 CLMS_54_217/CECO                  td                    0.127       7.300 r       counter_rgb_t[23]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=1)        0.000       7.300         _N34             
 CLMS_54_221/CECI                                                          r       counter_rgb_t[20]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   7.300         Logic Levels: 8  
                                                                                   Logic: 1.758ns(46.780%), Route: 2.000ns(53.220%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041    1000.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.287    1003.096         ntclkbufg_0      
 CLMS_54_221/CLK                                                           r       counter_rgb_t[20]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.406    1003.502                          
 clock uncertainty                                      -0.050    1003.452                          

 Setup time                                             -0.233    1003.219                          

 Data required time                                               1003.219                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.219                          
 Data arrival time                                                  -7.300                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.919                          
====================================================================================================

====================================================================================================

Startpoint  : counter_rgb_t[16]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_rgb_t[23]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.092
  Launch Clock Delay      :  3.542
  Clock Pessimism Removal :  0.406

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.475       3.542         ntclkbufg_0      
 CLMA_54_212/CLK                                                           r       counter_rgb_t[16]/opit_0_inv_L5Q_perm/CLK

 CLMA_54_212/Q2                    tco                   0.209       3.751 r       counter_rgb_t[16]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.366       4.117         counter_rgb_t[16]
 CLMA_54_220/Y2                    td                    0.308       4.425 r       N128_mux23_9/gateop_perm/Z
                                   net (fanout=1)        0.357       4.782         _N1456           
 CLMA_50_216/Y2                    td                    0.227       5.009 r       N26_19/gateop_perm/Z
                                   net (fanout=2)        0.242       5.251         _N1394           
 CLMA_50_216/Y0                    td                    0.310       5.561 r       N396_11/gateop_perm/Z
                                   net (fanout=1)        0.468       6.029         _N1590           
 CLMS_54_213/Y3                    td                    0.135       6.164 r       N396_13/gateop_perm/Z
                                   net (fanout=25)       0.250       6.414         _N1389           
 CLMA_54_212/Y3                    td                    0.221       6.635 r       N396/gateop/F    
                                   net (fanout=10)       0.317       6.952         N396             
 CLMS_54_209/CECO                  td                    0.094       7.046 r       counter_rgb_t[4]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=3)        0.000       7.046         _N36             
 CLMS_54_213/CECO                  td                    0.127       7.173 r       counter_rgb_t[13]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=1)        0.000       7.173         _N35             
 CLMS_54_217/CECI                                                          r       counter_rgb_t[23]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   7.173         Logic Levels: 7  
                                                                                   Logic: 1.631ns(44.919%), Route: 2.000ns(55.081%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041    1000.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.283    1003.092         ntclkbufg_0      
 CLMS_54_217/CLK                                                           r       counter_rgb_t[23]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.406    1003.498                          
 clock uncertainty                                      -0.050    1003.448                          

 Setup time                                             -0.233    1003.215                          

 Data required time                                               1003.215                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.215                          
 Data arrival time                                                  -7.173                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.042                          
====================================================================================================

====================================================================================================

Startpoint  : counter_rgb_t[16]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_rgb_t[5]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.087
  Launch Clock Delay      :  3.542
  Clock Pessimism Removal :  0.406

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.475       3.542         ntclkbufg_0      
 CLMA_54_212/CLK                                                           r       counter_rgb_t[16]/opit_0_inv_L5Q_perm/CLK

 CLMA_54_212/Q2                    tco                   0.209       3.751 r       counter_rgb_t[16]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.366       4.117         counter_rgb_t[16]
 CLMA_54_220/Y2                    td                    0.308       4.425 r       N128_mux23_9/gateop_perm/Z
                                   net (fanout=1)        0.357       4.782         _N1456           
 CLMA_50_216/Y2                    td                    0.227       5.009 r       N26_19/gateop_perm/Z
                                   net (fanout=2)        0.242       5.251         _N1394           
 CLMA_50_216/Y0                    td                    0.310       5.561 r       N396_11/gateop_perm/Z
                                   net (fanout=1)        0.468       6.029         _N1590           
 CLMS_54_213/Y3                    td                    0.135       6.164 r       N396_13/gateop_perm/Z
                                   net (fanout=25)       0.250       6.414         _N1389           
 CLMA_54_212/Y3                    td                    0.221       6.635 r       N396/gateop/F    
                                   net (fanout=10)       0.317       6.952         N396             
 CLMS_54_209/CECO                  td                    0.094       7.046 r       counter_rgb_t[4]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=3)        0.000       7.046         _N36             
 CLMS_54_213/CECI                                                          r       counter_rgb_t[5]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   7.046         Logic Levels: 6  
                                                                                   Logic: 1.504ns(42.922%), Route: 2.000ns(57.078%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041    1000.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.278    1003.087         ntclkbufg_0      
 CLMS_54_213/CLK                                                           r       counter_rgb_t[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.406    1003.493                          
 clock uncertainty                                      -0.050    1003.443                          

 Setup time                                             -0.233    1003.210                          

 Data required time                                               1003.210                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.210                          
 Data arrival time                                                  -7.046                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.164                          
====================================================================================================

====================================================================================================

Startpoint  : dis_reg_b[20]/opit_0_inv/CLK
Endpoint    : nr_b/opit_0_inv_L6Q_perm/A4
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.222  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.604
  Launch Clock Delay      :  3.124
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.315       3.124         ntclkbufg_0      
 CLMA_30_245/CLK                                                           r       dis_reg_b[20]/opit_0_inv/CLK

 CLMA_30_245/Q0                    tco                   0.197       3.321 f       dis_reg_b[20]/opit_0_inv/Q
                                   net (fanout=2)        0.169       3.490         dis_reg_b[20]    
 CLMA_30_249/A4                                                            f       nr_b/opit_0_inv_L6Q_perm/A4

 Data arrival time                                                   3.490         Logic Levels: 0  
                                                                                   Logic: 0.197ns(53.825%), Route: 0.169ns(46.175%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.537       3.604         ntclkbufg_0      
 CLMA_30_249/CLK                                                           r       nr_b/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.258       3.346                          
 clock uncertainty                                       0.000       3.346                          

 Hold time                                              -0.089       3.257                          

 Data required time                                                  3.257                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.257                          
 Data arrival time                                                  -3.490                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.233                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[19]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dis_reg_b[19]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.180  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.579
  Launch Clock Delay      :  3.141
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.332       3.141         ntclkbufg_0      
 CLMA_30_253/CLK                                                           r       counter_e_b[19]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_253/Q2                    tco                   0.197       3.338 f       counter_e_b[19]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.247       3.585         counter_e_b[19]  
 CLMA_30_245/AD                                                            f       dis_reg_b[19]/opit_0_inv/D

 Data arrival time                                                   3.585         Logic Levels: 0  
                                                                                   Logic: 0.197ns(44.369%), Route: 0.247ns(55.631%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.512       3.579         ntclkbufg_0      
 CLMA_30_245/CLK                                                           r       dis_reg_b[19]/opit_0_inv/CLK
 clock pessimism                                        -0.258       3.321                          
 clock uncertainty                                       0.000       3.321                          

 Hold time                                               0.028       3.349                          

 Data required time                                                  3.349                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.349                          
 Data arrival time                                                  -3.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.236                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dis_reg_b[3]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.574
  Launch Clock Delay      :  3.119
  Clock Pessimism Removal :  -0.406

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.310       3.119         ntclkbufg_0      
 CLMA_30_241/CLK                                                           r       counter_e_b[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_241/Q0                    tco                   0.197       3.316 f       counter_e_b[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.139       3.455         counter_e_b[3]   
 CLMA_30_240/AD                                                            f       dis_reg_b[3]/opit_0_inv/D

 Data arrival time                                                   3.455         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.631%), Route: 0.139ns(41.369%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.507       3.574         ntclkbufg_0      
 CLMA_30_240/CLK                                                           r       dis_reg_b[3]/opit_0_inv/CLK
 clock pessimism                                        -0.406       3.168                          
 clock uncertainty                                       0.000       3.168                          

 Hold time                                               0.028       3.196                          

 Data required time                                                  3.196                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.196                          
 Data arrival time                                                  -3.455                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.259                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[0]/opit_0_inv_L5Q/CLK
Endpoint    : pwm_ab_sel/opit_0/RS
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.084
  Launch Clock Delay      :  3.522
  Clock Pessimism Removal :  0.396

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.455       3.522         ntclkbufg_0      
 CLMA_58_176/CLK                                                           r       counter_p[0]/opit_0_inv_L5Q/CLK

 CLMA_58_176/Q1                    tco                   0.209       3.731 r       counter_p[0]/opit_0_inv_L5Q/Q
                                   net (fanout=3)        0.359       4.090         counter_p[0]     
 CLMA_58_180/Y2                    td                    0.308       4.398 r       N150_mux4_5/gateop_perm/Z
                                   net (fanout=2)        0.786       5.184         _N880            
 CLMA_58_180/Y3                    td                    0.221       5.405 r       N198_mux8/gateop_perm/Z
                                   net (fanout=1)        0.552       5.957         _N840            
 CLMA_66_188/Y2                    td                    0.312       6.269 r       N198_mux12/gateop_perm/Z
                                   net (fanout=1)        0.239       6.508         _N921            
 CLMS_66_189/Y2                    td                    0.132       6.640 r       N198_mux18_4/gateop_perm/Z
                                   net (fanout=2)        0.372       7.012         _N1562           
 CLMA_70_181/Y0                    td                    0.308       7.320 r       N409/gateop_perm/Z
                                   net (fanout=2)        0.354       7.674         N409             
 CLMA_78_180/RS                                                            r       pwm_ab_sel/opit_0/RS

 Data arrival time                                                   7.674         Logic Levels: 5  
                                                                                   Logic: 1.490ns(35.886%), Route: 2.662ns(64.114%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041    1000.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.275    1003.084         ntclkbufg_0      
 CLMA_78_180/CLK                                                           r       pwm_ab_sel/opit_0/CLK
 clock pessimism                                         0.396    1003.480                          
 clock uncertainty                                      -0.050    1003.430                          

 Recovery time                                          -0.223    1003.207                          

 Data required time                                               1003.207                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.207                          
 Data arrival time                                                  -7.674                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.533                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[17]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm_ab_sel/opit_0/RS
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.063  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.538
  Launch Clock Delay      :  3.079
  Clock Pessimism Removal :  -0.396

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.270       3.079         ntclkbufg_0      
 CLMA_66_196/CLK                                                           r       counter_p[17]/opit_0_inv_L5Q_perm/CLK

 CLMA_66_196/Q1                    tco                   0.197       3.276 f       counter_p[17]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.374       3.650         counter_p[17]    
 CLMA_70_181/Y0                    td                    0.121       3.771 r       N409/gateop_perm/Z
                                   net (fanout=2)        0.293       4.064         N409             
 CLMA_78_180/RS                                                            r       pwm_ab_sel/opit_0/RS

 Data arrival time                                                   4.064         Logic Levels: 1  
                                                                                   Logic: 0.318ns(32.284%), Route: 0.667ns(67.716%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.471       3.538         ntclkbufg_0      
 CLMA_78_180/CLK                                                           r       pwm_ab_sel/opit_0/CLK
 clock pessimism                                        -0.396       3.142                          
 clock uncertainty                                       0.000       3.142                          

 Removal time                                           -0.195       2.947                          

 Data required time                                                  2.947                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.947                          
 Data arrival time                                                  -4.064                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.117                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm2 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.455       3.522         ntclkbufg_0      
 CLMA_58_176/CLK                                                           r       counter_p[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_176/Q3                    tco                   0.209       3.731 r       counter_p[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.381       4.112         counter_p[7]     
 CLMA_58_188/Y0                    td                    0.308       4.420 r       N168_mux6_4/gateop_perm/Z
                                   net (fanout=1)        0.425       4.845         _N1597           
 CLMA_66_188/Y1                    td                    0.302       5.147 r       N168_mux8/gateop_perm/Z
                                   net (fanout=1)        0.234       5.381         _N828            
 CLMA_66_192/Y1                    td                    0.307       5.688 r       N168_mux12/gateop_perm/Z
                                   net (fanout=1)        0.239       5.927         _N991            
 CLMS_66_193/Y1                    td                    0.307       6.234 r       N181_muxf6_perm/Y1
                                   net (fanout=1)        0.240       6.474         _N911            
 CLMS_66_193/Y2                    td                    0.227       6.701 f       N173/gateop_perm/Z
                                   net (fanout=1)        2.475       9.176         nt_pwm2          
 IOL_7_322/DO                      td                    0.081       9.257 f       pwm2_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.257         pwm2_obuf/ntO    
 IOBD_0_322/PAD                    td                    2.049      11.306 f       pwm2_obuf/opit_0/O
                                   net (fanout=1)        0.097      11.403         pwm2             
 B6                                                                        f       pwm2 (port)      

 Data arrival time                                                  11.403         Logic Levels: 7  
                                                                                   Logic: 3.790ns(48.090%), Route: 4.091ns(51.910%)
====================================================================================================

====================================================================================================

Startpoint  : counter_p[5]/opit_0_inv_L5Q/CLK
Endpoint    : pwm4 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.455       3.522         ntclkbufg_0      
 CLMA_58_192/CLK                                                           r       counter_p[5]/opit_0_inv_L5Q/CLK

 CLMA_58_192/Q2                    tco                   0.209       3.731 r       counter_p[5]/opit_0_inv_L5Q/Q
                                   net (fanout=6)        0.541       4.272         counter_p[5]     
 CLMA_66_180/Y0                    td                    0.226       4.498 r       N158_mux3/gateop_perm/Z
                                   net (fanout=2)        0.242       4.740         _N881            
 CLMA_66_180/Y3                    td                    0.135       4.875 r       N179_mux7_7/gateop_perm/Z
                                   net (fanout=1)        0.497       5.372         _N915            
 CLMA_66_192/Y2                    td                    0.227       5.599 r       N179_mux13_4/gateop_perm/Z
                                   net (fanout=1)        0.240       5.839         _N1628           
 CLMS_66_193/Y0                    td                    0.131       5.970 r       N181_muxf6_perm/Y0
                                   net (fanout=1)        0.587       6.557         _N914            
 CLMS_66_189/Y3                    td                    0.270       6.827 f       N194_6/gateop_perm/Z
                                   net (fanout=1)        2.271       9.098         _N1107           
 IOL_7_349/DO                      td                    0.081       9.179 f       pwm4_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.179         pwm4_obuf/ntO    
 IOBS_0_349/PAD                    td                    2.049      11.228 f       pwm4_obuf/opit_0/O
                                   net (fanout=1)        0.092      11.320         pwm4             
 A8                                                                        f       pwm4 (port)      

 Data arrival time                                                  11.320         Logic Levels: 7  
                                                                                   Logic: 3.328ns(42.678%), Route: 4.470ns(57.322%)
====================================================================================================

====================================================================================================

Startpoint  : counter_rgb_t[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : rgb_p (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.475       3.542         ntclkbufg_0      
 CLMS_54_213/CLK                                                           r       counter_rgb_t[5]/opit_0_inv_L5Q_perm/CLK

 CLMS_54_213/Q1                    tco                   0.209       3.751 r       counter_rgb_t[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.370       4.121         counter_rgb_t[5] 
 CLMA_54_204/Y1                    td                    0.221       4.342 r       N22_mux5_4/gateop_perm/Z
                                   net (fanout=2)        0.482       4.824         _N1373           
 CLMA_54_208/Y0                    td                    0.131       4.955 r       N131_mux5/gateop_perm/Z
                                   net (fanout=1)        0.565       5.520         _N968            
 CLMS_54_209/Y3                    td                    0.185       5.705 f       N147/gateop/F    
                                   net (fanout=1)        3.357       9.062         _N1              
 IOL_151_22/DO                     td                    0.081       9.143 f       rgb_p_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.143         rgb_p_obuf/ntO   
 IOBD_152_22/PAD                   td                    2.049      11.192 f       rgb_p_obuf/opit_0/O
                                   net (fanout=1)        0.060      11.252         rgb_p            
 V16                                                                       f       rgb_p (port)     

 Data arrival time                                                  11.252         Logic Levels: 5  
                                                                                   Logic: 2.876ns(37.302%), Route: 4.834ns(62.698%)
====================================================================================================

====================================================================================================

Startpoint  : echo_b (port)
Endpoint    : echo_b1/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 E5                                                      0.000       0.000 r       echo_b (port)    
                                   net (fanout=1)        0.036       0.036         echo_b           
 IOBD_0_326/DIN                    td                    0.781       0.817 r       echo_b_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.817         echo_b_ibuf/ntD  
 IOL_7_326/RX_DATA_DD              td                    0.071       0.888 r       echo_b_ibuf/opit_1/OUT
                                   net (fanout=1)        0.890       1.778         nt_echo_b        
 CLMS_26_245/M2                                                            r       echo_b1/opit_0_inv/D

 Data arrival time                                                   1.778         Logic Levels: 2  
                                                                                   Logic: 0.852ns(47.919%), Route: 0.926ns(52.081%)
====================================================================================================

====================================================================================================

Startpoint  : echo_a (port)
Endpoint    : echo_a1/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 F7                                                      0.000       0.000 r       echo_a (port)    
                                   net (fanout=1)        0.055       0.055         echo_a           
 IOBD_0_294/DIN                    td                    0.781       0.836 r       echo_a_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.836         echo_a_ibuf/ntD  
 IOL_7_294/RX_DATA_DD              td                    0.071       0.907 r       echo_a_ibuf/opit_1/OUT
                                   net (fanout=1)        1.120       2.027         nt_echo_a        
 CLMA_38_228/M0                                                            r       echo_a1/opit_0_inv/D

 Data arrival time                                                   2.027         Logic Levels: 2  
                                                                                   Logic: 0.852ns(42.033%), Route: 1.175ns(57.967%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : echo_b2/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G5                                                      0.000       0.000 f       sys_rst_n (port) 
                                   net (fanout=1)        0.042       0.042         sys_rst_n        
 IOBS_0_241/DIN                    td                    1.477       1.519 f       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.519         sys_rst_n_ibuf/ntD
 IOL_7_241/RX_DATA_DD              td                    0.071       1.590 f       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=89)       0.478       2.068         nt_sys_rst_n     
 CLMS_26_245/RS                                                            f       echo_b2/opit_0_inv/RS

 Data arrival time                                                   2.068         Logic Levels: 2  
                                                                                   Logic: 1.548ns(74.855%), Route: 0.520ns(25.145%)
====================================================================================================

====================================================================================================
End dump timing report

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 7.000 sec
Action report_timing: CPU time elapsed is 6.266 sec
Current time: Mon Jul 17 18:05:24 2023
Action report_timing: Peak memory pool usage is 323,944,448 bytes
Report timing is finished successfully.
