Analysis & Synthesis report for EV21
Tue Jun 22 13:56:00 2021
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. User-Specified and Inferred Latches
 12. Logic Cells Representing Combinational Loops
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for PROGRAM:inst19|altsyncram:altsyncram_component|altsyncram_p8a1:auto_generated
 19. Source assignments for DATA:inst2|altsyncram:altsyncram_component|altsyncram_p1h1:auto_generated
 20. Source assignments for RB_v:inst3|altsyncram:R_rtl_0|altsyncram_7fe1:auto_generated
 21. Source assignments for RB_v:inst3|altsyncram:R_rtl_1|altsyncram_7fe1:auto_generated
 22. Parameter Settings for User Entity Instance: PLL:inst9|altpll:altpll_component
 23. Parameter Settings for User Entity Instance: PROGRAM:inst19|altsyncram:altsyncram_component
 24. Parameter Settings for User Entity Instance: ALU:inst6|SELEC_ALU:inst6
 25. Parameter Settings for User Entity Instance: ALU:inst6|CONST_b:inst5|lpm_constant:LPM_CONSTANT_component
 26. Parameter Settings for User Entity Instance: ALU:inst6|ADDSUB_b:inst|lpm_add_sub:LPM_ADD_SUB_component
 27. Parameter Settings for User Entity Instance: ALU:inst6|LPM_AND:inst48
 28. Parameter Settings for User Entity Instance: ALU:inst6|DIV_b:inst4|lpm_divide:LPM_DIVIDE_component
 29. Parameter Settings for User Entity Instance: ALU:inst6|MUL_b:inst3|lpm_mult:lpm_mult_component
 30. Parameter Settings for User Entity Instance: ALU:inst6|LPM_INV:inst10
 31. Parameter Settings for User Entity Instance: ALU:inst6|LPM_OR:inst25
 32. Parameter Settings for User Entity Instance: ALU:inst6|LPM_XOR:inst14
 33. Parameter Settings for User Entity Instance: DATA:inst2|altsyncram:altsyncram_component
 34. Parameter Settings for Inferred Entity Instance: RB_v:inst3|altsyncram:R_rtl_0
 35. Parameter Settings for Inferred Entity Instance: RB_v:inst3|altsyncram:R_rtl_1
 36. altpll Parameter Settings by Entity Instance
 37. altsyncram Parameter Settings by Entity Instance
 38. lpm_mult Parameter Settings by Entity Instance
 39. Post-Synthesis Netlist Statistics for Top Partition
 40. Elapsed Time Per Partition
 41. Analysis & Synthesis Messages
 42. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Jun 22 13:56:00 2021       ;
; Quartus Prime Version              ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                      ; EV21                                        ;
; Top-level Entity Name              ; CPU                                         ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,024                                       ;
;     Total combinational functions  ; 930                                         ;
;     Dedicated logic registers      ; 140                                         ;
; Total registers                    ; 140                                         ;
; Total pins                         ; 162                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 132,192                                     ;
; Embedded Multiplier 9-bit elements ; 2                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                            ; CPU                ; EV21               ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                     ;
+----------------------------------+-----------------+---------------------------------------+-------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                             ; File Name with Absolute Path                                                        ; Library ;
+----------------------------------+-----------------+---------------------------------------+-------------------------------------------------------------------------------------+---------+
; SELEC_ALU.v                      ; yes             ; User Verilog HDL File                 ; C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/SELEC_ALU.v            ;         ;
; ALU.bdf                          ; yes             ; User Block Diagram/Schematic File     ; C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/ALU.bdf                ;         ;
; SH_v.v                           ; yes             ; User Verilog HDL File                 ; C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/SH_v.v                 ;         ;
; ROM_v.v                          ; yes             ; User Verilog HDL File                 ; C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/ROM_v.v                ;         ;
; RB_v.v                           ; yes             ; User Verilog HDL File                 ; C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/RB_v.v                 ;         ;
; LATCH_v.v                        ; yes             ; User Verilog HDL File                 ; C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/LATCH_v.v              ;         ;
; CPU.bdf                          ; yes             ; User Block Diagram/Schematic File     ; C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/CPU.bdf                ;         ;
; MUX_v.v                          ; yes             ; User Verilog HDL File                 ; C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/MUX_v.v                ;         ;
; PC_v.v                           ; yes             ; User Verilog HDL File                 ; C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/PC_v.v                 ;         ;
; PLL.v                            ; yes             ; User Wizard-Generated File            ; C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/PLL.v                  ;         ;
; PROGRAM.v                        ; yes             ; User Wizard-Generated File            ; C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/PROGRAM.v              ;         ;
; data.hex                         ; yes             ; User Hexadecimal (Intel-Format) File  ; C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/data.hex               ;         ;
; DATA.v                           ; yes             ; User Wizard-Generated File            ; C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/DATA.v                 ;         ;
; program3.hex                     ; yes             ; User Hexadecimal (Intel-Format) File  ; C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/program3.hex           ;         ;
; MUXK_v.v                         ; yes             ; User Verilog HDL File                 ; C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/MUXK_v.v               ;         ;
; EFF_v.v                          ; yes             ; User Verilog HDL File                 ; C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/EFF_v.v                ;         ;
; FF_v.v                           ; yes             ; User Verilog HDL File                 ; C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/FF_v.v                 ;         ;
; EFF16_v.v                        ; yes             ; User Verilog HDL File                 ; C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/EFF16_v.v              ;         ;
; ADDSUB_b.v                       ; yes             ; User Wizard-Generated File            ; C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/ADDSUB_b.v             ;         ;
; MUL_b.v                          ; yes             ; User Wizard-Generated File            ; C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/MUL_b.v                ;         ;
; DIV_b.v                          ; yes             ; User Wizard-Generated File            ; C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/DIV_b.v                ;         ;
; CONST_b.v                        ; yes             ; User Wizard-Generated File            ; C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/CONST_b.v              ;         ;
; ELATCH_v.v                       ; yes             ; User Verilog HDL File                 ; C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/ELATCH_v.v             ;         ;
; UC_v.v                           ; yes             ; User Verilog HDL File                 ; C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/UC_v.v                 ;         ;
; altpll.tdf                       ; yes             ; Megafunction                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altpll.tdf                   ;         ;
; aglobal191.inc                   ; yes             ; Megafunction                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/aglobal191.inc               ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/stratix_pll.inc              ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/stratixii_pll.inc            ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/cycloneii_pll.inc            ;         ;
; db/pll_altpll1.v                 ; yes             ; Auto-Generated Megafunction           ; C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/db/pll_altpll1.v       ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf               ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/stratix_ram_block.inc        ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mux.inc                  ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_decode.inc               ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/a_rdenreg.inc                ;         ;
; altrom.inc                       ; yes             ; Megafunction                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altrom.inc                   ;         ;
; altram.inc                       ; yes             ; Megafunction                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altram.inc                   ;         ;
; altdpram.inc                     ; yes             ; Megafunction                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altdpram.inc                 ;         ;
; db/altsyncram_p8a1.tdf           ; yes             ; Auto-Generated Megafunction           ; C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/db/altsyncram_p8a1.tdf ;         ;
; lpm_constant.tdf                 ; yes             ; Megafunction                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_constant.tdf             ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.tdf              ;         ;
; addcore.inc                      ; yes             ; Megafunction                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/addcore.inc                  ;         ;
; look_add.inc                     ; yes             ; Megafunction                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/look_add.inc                 ;         ;
; bypassff.inc                     ; yes             ; Megafunction                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/bypassff.inc                 ;         ;
; altshift.inc                     ; yes             ; Megafunction                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altshift.inc                 ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc      ;         ;
; db/add_sub_i7i.tdf               ; yes             ; Auto-Generated Megafunction           ; C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/db/add_sub_i7i.tdf     ;         ;
; lpm_and.tdf                      ; yes             ; Megafunction                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_and.tdf                  ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_divide.tdf               ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/abs_divider.inc              ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sign_div_unsign.inc          ;         ;
; db/lpm_divide_5ds.tdf            ; yes             ; Auto-Generated Megafunction           ; C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/db/lpm_divide_5ds.tdf  ;         ;
; db/abs_divider_8dg.tdf           ; yes             ; Auto-Generated Megafunction           ; C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/db/abs_divider_8dg.tdf ;         ;
; db/alt_u_div_eaf.tdf             ; yes             ; Auto-Generated Megafunction           ; C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/db/alt_u_div_eaf.tdf   ;         ;
; db/add_sub_7pc.tdf               ; yes             ; Auto-Generated Megafunction           ; C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/db/add_sub_7pc.tdf     ;         ;
; db/add_sub_8pc.tdf               ; yes             ; Auto-Generated Megafunction           ; C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/db/add_sub_8pc.tdf     ;         ;
; db/lpm_abs_k0a.tdf               ; yes             ; Auto-Generated Megafunction           ; C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/db/lpm_abs_k0a.tdf     ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf                 ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.inc              ;         ;
; multcore.inc                     ; yes             ; Megafunction                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/multcore.inc                 ;         ;
; db/mult_l8n.tdf                  ; yes             ; Auto-Generated Megafunction           ; C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/db/mult_l8n.tdf        ;         ;
; lpm_inv.tdf                      ; yes             ; Megafunction                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_inv.tdf                  ;         ;
; lpm_or.tdf                       ; yes             ; Megafunction                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_or.tdf                   ;         ;
; lpm_xor.tdf                      ; yes             ; Megafunction                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_xor.tdf                  ;         ;
; db/altsyncram_p1h1.tdf           ; yes             ; Auto-Generated Megafunction           ; C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/db/altsyncram_p1h1.tdf ;         ;
; db/altsyncram_7fe1.tdf           ; yes             ; Auto-Generated Megafunction           ; C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/db/altsyncram_7fe1.tdf ;         ;
+----------------------------------+-----------------+---------------------------------------+-------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                 ;
+---------------------------------------------+-------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                         ;
+---------------------------------------------+-------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 1,024                                                                         ;
;                                             ;                                                                               ;
; Total combinational functions               ; 930                                                                           ;
; Logic element usage by number of LUT inputs ;                                                                               ;
;     -- 4 input functions                    ; 454                                                                           ;
;     -- 3 input functions                    ; 345                                                                           ;
;     -- <=2 input functions                  ; 131                                                                           ;
;                                             ;                                                                               ;
; Logic elements by mode                      ;                                                                               ;
;     -- normal mode                          ; 718                                                                           ;
;     -- arithmetic mode                      ; 212                                                                           ;
;                                             ;                                                                               ;
; Total registers                             ; 140                                                                           ;
;     -- Dedicated logic registers            ; 140                                                                           ;
;     -- I/O registers                        ; 0                                                                             ;
;                                             ;                                                                               ;
; I/O pins                                    ; 162                                                                           ;
; Total memory bits                           ; 132192                                                                        ;
;                                             ;                                                                               ;
; Embedded Multiplier 9-bit elements          ; 2                                                                             ;
;                                             ;                                                                               ;
; Total PLLs                                  ; 1                                                                             ;
;     -- PLLs                                 ; 1                                                                             ;
;                                             ;                                                                               ;
; Maximum fan-out node                        ; PLL:inst9|altpll:altpll_component|PLL_altpll1:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 226                                                                           ;
; Total fan-out                               ; 4686                                                                          ;
; Average fan-out                             ; 3.21                                                                          ;
+---------------------------------------------+-------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                     ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                          ; Entity Name     ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |CPU                                         ; 930 (1)             ; 140 (0)                   ; 132192      ; 2            ; 0       ; 1         ; 162  ; 0            ; |CPU                                                                                                                                                         ; CPU             ; work         ;
;    |ALU:inst6|                               ; 582 (0)             ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |CPU|ALU:inst6                                                                                                                                               ; ALU             ; work         ;
;       |ADDSUB_b:inst|                        ; 34 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|ALU:inst6|ADDSUB_b:inst                                                                                                                                 ; ADDSUB_b        ; work         ;
;          |lpm_add_sub:LPM_ADD_SUB_component| ; 34 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|ALU:inst6|ADDSUB_b:inst|lpm_add_sub:LPM_ADD_SUB_component                                                                                               ; lpm_add_sub     ; work         ;
;             |add_sub_i7i:auto_generated|     ; 34 (34)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|ALU:inst6|ADDSUB_b:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i7i:auto_generated                                                                    ; add_sub_i7i     ; work         ;
;       |DIV_b:inst4|                          ; 431 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|ALU:inst6|DIV_b:inst4                                                                                                                                   ; DIV_b           ; work         ;
;          |lpm_divide:LPM_DIVIDE_component|   ; 431 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|ALU:inst6|DIV_b:inst4|lpm_divide:LPM_DIVIDE_component                                                                                                   ; lpm_divide      ; work         ;
;             |lpm_divide_5ds:auto_generated|  ; 431 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|ALU:inst6|DIV_b:inst4|lpm_divide:LPM_DIVIDE_component|lpm_divide_5ds:auto_generated                                                                     ; lpm_divide_5ds  ; work         ;
;                |abs_divider_8dg:divider|     ; 431 (65)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|ALU:inst6|DIV_b:inst4|lpm_divide:LPM_DIVIDE_component|lpm_divide_5ds:auto_generated|abs_divider_8dg:divider                                             ; abs_divider_8dg ; work         ;
;                   |alt_u_div_eaf:divider|    ; 317 (316)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|ALU:inst6|DIV_b:inst4|lpm_divide:LPM_DIVIDE_component|lpm_divide_5ds:auto_generated|abs_divider_8dg:divider|alt_u_div_eaf:divider                       ; alt_u_div_eaf   ; work         ;
;                      |add_sub_8pc:add_sub_1| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|ALU:inst6|DIV_b:inst4|lpm_divide:LPM_DIVIDE_component|lpm_divide_5ds:auto_generated|abs_divider_8dg:divider|alt_u_div_eaf:divider|add_sub_8pc:add_sub_1 ; add_sub_8pc     ; work         ;
;                   |lpm_abs_k0a:my_abs_den|   ; 28 (28)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|ALU:inst6|DIV_b:inst4|lpm_divide:LPM_DIVIDE_component|lpm_divide_5ds:auto_generated|abs_divider_8dg:divider|lpm_abs_k0a:my_abs_den                      ; lpm_abs_k0a     ; work         ;
;                   |lpm_abs_k0a:my_abs_num|   ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|ALU:inst6|DIV_b:inst4|lpm_divide:LPM_DIVIDE_component|lpm_divide_5ds:auto_generated|abs_divider_8dg:divider|lpm_abs_k0a:my_abs_num                      ; lpm_abs_k0a     ; work         ;
;       |MUL_b:inst3|                          ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |CPU|ALU:inst6|MUL_b:inst3                                                                                                                                   ; MUL_b           ; work         ;
;          |lpm_mult:lpm_mult_component|       ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |CPU|ALU:inst6|MUL_b:inst3|lpm_mult:lpm_mult_component                                                                                                       ; lpm_mult        ; work         ;
;             |mult_l8n:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |CPU|ALU:inst6|MUL_b:inst3|lpm_mult:lpm_mult_component|mult_l8n:auto_generated                                                                               ; mult_l8n        ; work         ;
;       |SELEC_ALU:inst6|                      ; 117 (117)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|ALU:inst6|SELEC_ALU:inst6                                                                                                                               ; SELEC_ALU       ; work         ;
;    |DATA:inst2|                              ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|DATA:inst2                                                                                                                                              ; DATA            ; work         ;
;       |altsyncram:altsyncram_component|      ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|DATA:inst2|altsyncram:altsyncram_component                                                                                                              ; altsyncram      ; work         ;
;          |altsyncram_p1h1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|DATA:inst2|altsyncram:altsyncram_component|altsyncram_p1h1:auto_generated                                                                               ; altsyncram_p1h1 ; work         ;
;    |EFF16_v:inst13|                          ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|EFF16_v:inst13                                                                                                                                          ; EFF16_v         ; work         ;
;    |EFF16_v:inst14|                          ; 0 (0)               ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|EFF16_v:inst14                                                                                                                                          ; EFF16_v         ; work         ;
;    |EFF_v:inst15|                            ; 0 (0)               ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|EFF_v:inst15                                                                                                                                            ; EFF_v           ; work         ;
;    |EFF_v:inst16|                            ; 0 (0)               ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|EFF_v:inst16                                                                                                                                            ; EFF_v           ; work         ;
;    |ELATCH_v:inst4|                          ; 17 (17)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|ELATCH_v:inst4                                                                                                                                          ; ELATCH_v        ; work         ;
;    |ELATCH_v:inst5|                          ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|ELATCH_v:inst5                                                                                                                                          ; ELATCH_v        ; work         ;
;    |FF_v:inst17|                             ; 0 (0)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|FF_v:inst17                                                                                                                                             ; FF_v            ; work         ;
;    |LATCH_v:inst|                            ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|LATCH_v:inst                                                                                                                                            ; LATCH_v         ; work         ;
;    |MUXK_v:inst20|                           ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|MUXK_v:inst20                                                                                                                                           ; MUXK_v          ; work         ;
;    |MUX_v:inst21|                            ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|MUX_v:inst21                                                                                                                                            ; MUX_v           ; work         ;
;    |PC_v:inst7|                              ; 85 (85)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|PC_v:inst7                                                                                                                                              ; PC_v            ; work         ;
;    |PLL:inst9|                               ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|PLL:inst9                                                                                                                                               ; PLL             ; work         ;
;       |altpll:altpll_component|              ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|PLL:inst9|altpll:altpll_component                                                                                                                       ; altpll          ; work         ;
;          |PLL_altpll1:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|PLL:inst9|altpll:altpll_component|PLL_altpll1:auto_generated                                                                                            ; PLL_altpll1     ; work         ;
;    |PROGRAM:inst19|                          ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|PROGRAM:inst19                                                                                                                                          ; PROGRAM         ; work         ;
;       |altsyncram:altsyncram_component|      ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|PROGRAM:inst19|altsyncram:altsyncram_component                                                                                                          ; altsyncram      ; work         ;
;          |altsyncram_p8a1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|PROGRAM:inst19|altsyncram:altsyncram_component|altsyncram_p8a1:auto_generated                                                                           ; altsyncram_p8a1 ; work         ;
;    |RB_v:inst3|                              ; 0 (0)               ; 0 (0)                     ; 1120        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|RB_v:inst3                                                                                                                                              ; RB_v            ; work         ;
;       |altsyncram:R_rtl_0|                   ; 0 (0)               ; 0 (0)                     ; 560         ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|RB_v:inst3|altsyncram:R_rtl_0                                                                                                                           ; altsyncram      ; work         ;
;          |altsyncram_7fe1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 560         ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|RB_v:inst3|altsyncram:R_rtl_0|altsyncram_7fe1:auto_generated                                                                                            ; altsyncram_7fe1 ; work         ;
;       |altsyncram:R_rtl_1|                   ; 0 (0)               ; 0 (0)                     ; 560         ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|RB_v:inst3|altsyncram:R_rtl_1                                                                                                                           ; altsyncram      ; work         ;
;          |altsyncram_7fe1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 560         ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|RB_v:inst3|altsyncram:R_rtl_1|altsyncram_7fe1:auto_generated                                                                                            ; altsyncram_7fe1 ; work         ;
;    |ROM_v:inst11|                            ; 75 (75)             ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|ROM_v:inst11                                                                                                                                            ; ROM_v           ; work         ;
;    |SH_v:inst1|                              ; 30 (30)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|SH_v:inst1                                                                                                                                              ; SH_v            ; work         ;
;    |UC_v:inst10|                             ; 76 (76)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|UC_v:inst10                                                                                                                                             ; UC_v            ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------+
; Name                                                                                     ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF          ;
+------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------+
; DATA:inst2|altsyncram:altsyncram_component|altsyncram_p1h1:auto_generated|ALTSYNCRAM     ; AUTO ; Single Port      ; 4096         ; 16           ; --           ; --           ; 65536 ; data.hex     ;
; PROGRAM:inst19|altsyncram:altsyncram_component|altsyncram_p8a1:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 4096         ; 16           ; --           ; --           ; 65536 ; program3.hex ;
; RB_v:inst3|altsyncram:R_rtl_0|altsyncram_7fe1:auto_generated|ALTSYNCRAM                  ; AUTO ; Simple Dual Port ; 35           ; 16           ; 35           ; 16           ; 560   ; None         ;
; RB_v:inst3|altsyncram:R_rtl_1|altsyncram_7fe1:auto_generated|ALTSYNCRAM                  ; AUTO ; Simple Dual Port ; 35           ; 16           ; 35           ; 16           ; 560   ; None         ;
+------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 1           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 2           ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+----------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                          ;
+--------+--------------+---------+--------------+--------------+------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance              ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------------+-----------------+
; Altera ; RAM: 1-PORT  ; 19.1    ; N/A          ; N/A          ; |CPU|DATA:inst2              ; DATA.v          ;
; Altera ; LPM_ADD_SUB  ; 19.1    ; N/A          ; N/A          ; |CPU|ALU:inst6|ADDSUB_b:inst ; ADDSUB_b.v      ;
; Altera ; LPM_MULT     ; 19.1    ; N/A          ; N/A          ; |CPU|ALU:inst6|MUL_b:inst3   ; MUL_b.v         ;
; Altera ; LPM_DIVIDE   ; 19.1    ; N/A          ; N/A          ; |CPU|ALU:inst6|DIV_b:inst4   ; DIV_b.v         ;
; Altera ; LPM_CONSTANT ; 19.1    ; N/A          ; N/A          ; |CPU|ALU:inst6|CONST_b:inst5 ; CONST_b.v       ;
; Altera ; ALTPLL       ; 19.1    ; N/A          ; N/A          ; |CPU|PLL:inst9               ; PLL.v           ;
; Altera ; ROM: 1-PORT  ; 19.1    ; N/A          ; N/A          ; |CPU|PROGRAM:inst19          ; PROGRAM.v       ;
+--------+--------------+---------+--------------+--------------+------------------------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                          ;
+-----------------------------------------------------+-------------------------------------------------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                                                           ; Free of Timing Hazards ;
+-----------------------------------------------------+-------------------------------------------------------------------------------+------------------------+
; ELATCH_v:inst4|Q[15]                                ; ELATCH_v:inst4|always0                                                        ; yes                    ;
; ELATCH_v:inst4|Q[14]                                ; ELATCH_v:inst4|always0                                                        ; yes                    ;
; ELATCH_v:inst4|Q[13]                                ; ELATCH_v:inst4|always0                                                        ; yes                    ;
; ELATCH_v:inst4|Q[12]                                ; ELATCH_v:inst4|always0                                                        ; yes                    ;
; ELATCH_v:inst4|Q[11]                                ; ELATCH_v:inst4|always0                                                        ; yes                    ;
; ELATCH_v:inst4|Q[10]                                ; ELATCH_v:inst4|always0                                                        ; yes                    ;
; ELATCH_v:inst4|Q[9]                                 ; ELATCH_v:inst4|always0                                                        ; yes                    ;
; ELATCH_v:inst4|Q[8]                                 ; ELATCH_v:inst4|always0                                                        ; yes                    ;
; ELATCH_v:inst4|Q[7]                                 ; ELATCH_v:inst4|always0                                                        ; yes                    ;
; ELATCH_v:inst4|Q[6]                                 ; ELATCH_v:inst4|always0                                                        ; yes                    ;
; ELATCH_v:inst4|Q[5]                                 ; ELATCH_v:inst4|always0                                                        ; yes                    ;
; ELATCH_v:inst4|Q[4]                                 ; ELATCH_v:inst4|always0                                                        ; yes                    ;
; ELATCH_v:inst4|Q[3]                                 ; ELATCH_v:inst4|always0                                                        ; yes                    ;
; ELATCH_v:inst4|Q[2]                                 ; ELATCH_v:inst4|always0                                                        ; yes                    ;
; ELATCH_v:inst4|Q[1]                                 ; ELATCH_v:inst4|always0                                                        ; yes                    ;
; ELATCH_v:inst4|Q[0]                                 ; ELATCH_v:inst4|always0                                                        ; yes                    ;
; ELATCH_v:inst5|Q[15]                                ; ELATCH_v:inst4|always0                                                        ; yes                    ;
; ELATCH_v:inst5|Q[14]                                ; ELATCH_v:inst4|always0                                                        ; yes                    ;
; ELATCH_v:inst5|Q[13]                                ; ELATCH_v:inst4|always0                                                        ; yes                    ;
; ELATCH_v:inst5|Q[12]                                ; ELATCH_v:inst4|always0                                                        ; yes                    ;
; ELATCH_v:inst5|Q[11]                                ; ELATCH_v:inst4|always0                                                        ; yes                    ;
; ELATCH_v:inst5|Q[10]                                ; ELATCH_v:inst4|always0                                                        ; yes                    ;
; ELATCH_v:inst5|Q[9]                                 ; ELATCH_v:inst4|always0                                                        ; yes                    ;
; ELATCH_v:inst5|Q[8]                                 ; ELATCH_v:inst4|always0                                                        ; yes                    ;
; ELATCH_v:inst5|Q[7]                                 ; ELATCH_v:inst4|always0                                                        ; yes                    ;
; ELATCH_v:inst5|Q[6]                                 ; ELATCH_v:inst4|always0                                                        ; yes                    ;
; ELATCH_v:inst5|Q[5]                                 ; ELATCH_v:inst4|always0                                                        ; yes                    ;
; ELATCH_v:inst5|Q[4]                                 ; ELATCH_v:inst4|always0                                                        ; yes                    ;
; ELATCH_v:inst5|Q[3]                                 ; ELATCH_v:inst4|always0                                                        ; yes                    ;
; ELATCH_v:inst5|Q[2]                                 ; ELATCH_v:inst4|always0                                                        ; yes                    ;
; ELATCH_v:inst5|Q[1]                                 ; ELATCH_v:inst4|always0                                                        ; yes                    ;
; ELATCH_v:inst5|Q[0]                                 ; ELATCH_v:inst4|always0                                                        ; yes                    ;
; LATCH_v:inst|Q[15]                                  ; PLL:inst9|altpll:altpll_component|PLL_altpll1:auto_generated|wire_pll1_clk[3] ; yes                    ;
; LATCH_v:inst|Q[14]                                  ; PLL:inst9|altpll:altpll_component|PLL_altpll1:auto_generated|wire_pll1_clk[3] ; yes                    ;
; LATCH_v:inst|Q[13]                                  ; PLL:inst9|altpll:altpll_component|PLL_altpll1:auto_generated|wire_pll1_clk[3] ; yes                    ;
; LATCH_v:inst|Q[12]                                  ; PLL:inst9|altpll:altpll_component|PLL_altpll1:auto_generated|wire_pll1_clk[3] ; yes                    ;
; LATCH_v:inst|Q[11]                                  ; PLL:inst9|altpll:altpll_component|PLL_altpll1:auto_generated|wire_pll1_clk[3] ; yes                    ;
; LATCH_v:inst|Q[10]                                  ; PLL:inst9|altpll:altpll_component|PLL_altpll1:auto_generated|wire_pll1_clk[3] ; yes                    ;
; LATCH_v:inst|Q[9]                                   ; PLL:inst9|altpll:altpll_component|PLL_altpll1:auto_generated|wire_pll1_clk[3] ; yes                    ;
; LATCH_v:inst|Q[8]                                   ; PLL:inst9|altpll:altpll_component|PLL_altpll1:auto_generated|wire_pll1_clk[3] ; yes                    ;
; LATCH_v:inst|Q[7]                                   ; PLL:inst9|altpll:altpll_component|PLL_altpll1:auto_generated|wire_pll1_clk[3] ; yes                    ;
; LATCH_v:inst|Q[6]                                   ; PLL:inst9|altpll:altpll_component|PLL_altpll1:auto_generated|wire_pll1_clk[3] ; yes                    ;
; LATCH_v:inst|Q[5]                                   ; PLL:inst9|altpll:altpll_component|PLL_altpll1:auto_generated|wire_pll1_clk[3] ; yes                    ;
; LATCH_v:inst|Q[4]                                   ; PLL:inst9|altpll:altpll_component|PLL_altpll1:auto_generated|wire_pll1_clk[3] ; yes                    ;
; LATCH_v:inst|Q[3]                                   ; PLL:inst9|altpll:altpll_component|PLL_altpll1:auto_generated|wire_pll1_clk[3] ; yes                    ;
; LATCH_v:inst|Q[2]                                   ; PLL:inst9|altpll:altpll_component|PLL_altpll1:auto_generated|wire_pll1_clk[3] ; yes                    ;
; LATCH_v:inst|Q[1]                                   ; PLL:inst9|altpll:altpll_component|PLL_altpll1:auto_generated|wire_pll1_clk[3] ; yes                    ;
; LATCH_v:inst|Q[0]                                   ; PLL:inst9|altpll:altpll_component|PLL_altpll1:auto_generated|wire_pll1_clk[3] ; yes                    ;
; ALU:inst6|SELEC_ALU:inst6|C[15]                     ; ALU:inst6|SELEC_ALU:inst6|Mux16                                               ; yes                    ;
; ALU:inst6|SELEC_ALU:inst6|C[14]                     ; ALU:inst6|SELEC_ALU:inst6|Mux16                                               ; yes                    ;
; ALU:inst6|SELEC_ALU:inst6|C[13]                     ; ALU:inst6|SELEC_ALU:inst6|Mux16                                               ; yes                    ;
; ALU:inst6|SELEC_ALU:inst6|C[12]                     ; ALU:inst6|SELEC_ALU:inst6|Mux16                                               ; yes                    ;
; ALU:inst6|SELEC_ALU:inst6|C[11]                     ; ALU:inst6|SELEC_ALU:inst6|Mux16                                               ; yes                    ;
; ALU:inst6|SELEC_ALU:inst6|C[10]                     ; ALU:inst6|SELEC_ALU:inst6|Mux16                                               ; yes                    ;
; ALU:inst6|SELEC_ALU:inst6|C[9]                      ; ALU:inst6|SELEC_ALU:inst6|Mux16                                               ; yes                    ;
; ALU:inst6|SELEC_ALU:inst6|C[8]                      ; ALU:inst6|SELEC_ALU:inst6|Mux16                                               ; yes                    ;
; ALU:inst6|SELEC_ALU:inst6|C[7]                      ; ALU:inst6|SELEC_ALU:inst6|Mux16                                               ; yes                    ;
; ALU:inst6|SELEC_ALU:inst6|C[6]                      ; ALU:inst6|SELEC_ALU:inst6|Mux16                                               ; yes                    ;
; ALU:inst6|SELEC_ALU:inst6|C[5]                      ; ALU:inst6|SELEC_ALU:inst6|Mux16                                               ; yes                    ;
; ALU:inst6|SELEC_ALU:inst6|C[4]                      ; ALU:inst6|SELEC_ALU:inst6|Mux16                                               ; yes                    ;
; ALU:inst6|SELEC_ALU:inst6|C[3]                      ; ALU:inst6|SELEC_ALU:inst6|Mux16                                               ; yes                    ;
; ALU:inst6|SELEC_ALU:inst6|C[2]                      ; ALU:inst6|SELEC_ALU:inst6|Mux16                                               ; yes                    ;
; ALU:inst6|SELEC_ALU:inst6|C[1]                      ; ALU:inst6|SELEC_ALU:inst6|Mux16                                               ; yes                    ;
; ALU:inst6|SELEC_ALU:inst6|C[0]                      ; ALU:inst6|SELEC_ALU:inst6|Mux16                                               ; yes                    ;
; ALU:inst6|SELEC_ALU:inst6|ADD_SUB                   ; ALU:inst6|SELEC_ALU:inst6|WideOr1                                             ; yes                    ;
; Number of user-specified and inferred latches = 65  ;                                                                               ;                        ;
+-----------------------------------------------------+-------------------------------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------+
; Logic Cells Representing Combinational Loops               ;
+--------------------------------------------------------+---+
; Logic Cell Name                                        ;   ;
+--------------------------------------------------------+---+
; ALU:inst6|SELEC_ALU:inst6|Selector0~0                  ;   ;
; Number of logic cells representing combinational loops ; 1 ;
+--------------------------------------------------------+---+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; ROM_v:inst11|MIR[27,29..31]            ; Stuck at GND due to stuck port data_in ;
; EFF_v:inst15|Q[27,29..31]              ; Stuck at GND due to stuck port data_in ;
; ROM_v:inst11|MIR[0,32]                 ; Merged with ROM_v:inst11|MIR[28]       ;
; EFF_v:inst15|Q[0,28]                   ; Merged with EFF_v:inst15|Q[32]         ;
; Total Number of Removed Registers = 12 ;                                        ;
+----------------------------------------+----------------------------------------+


+-------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                               ;
+----------------------+---------------------------+----------------------------------------+
; Register name        ; Reason for Removal        ; Registers Removed due to This Register ;
+----------------------+---------------------------+----------------------------------------+
; ROM_v:inst11|MIR[31] ; Stuck at GND              ; EFF_v:inst15|Q[31]                     ;
;                      ; due to stuck port data_in ;                                        ;
; ROM_v:inst11|MIR[30] ; Stuck at GND              ; EFF_v:inst15|Q[30]                     ;
;                      ; due to stuck port data_in ;                                        ;
; ROM_v:inst11|MIR[29] ; Stuck at GND              ; EFF_v:inst15|Q[29]                     ;
;                      ; due to stuck port data_in ;                                        ;
; ROM_v:inst11|MIR[27] ; Stuck at GND              ; EFF_v:inst15|Q[27]                     ;
;                      ; due to stuck port data_in ;                                        ;
+----------------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 140   ;
; Number of registers using Synchronous Clear  ; 9     ;
; Number of registers using Synchronous Load   ; 4     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 96    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; UC_v:inst10|en0                        ; 63      ;
; UC_v:inst10|en1                        ; 18      ;
; Total number of inverted registers = 2 ;         ;
+----------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CPU|ROM_v:inst11|MIR[11]            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |CPU|UC_v:inst10|hold[1]             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |CPU|UC_v:inst10|hold_[1]            ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |CPU|ROM_v:inst11|MIR[26]            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |CPU|ROM_v:inst11|MIR[13]            ;
; 19:1               ; 11 bits   ; 132 LEs       ; 22 LEs               ; 110 LEs                ; Yes        ; |CPU|PC_v:inst7|PC[8]                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |CPU|UC_v:inst10|hold                ;
; 16:1               ; 15 bits   ; 150 LEs       ; 120 LEs              ; 30 LEs                 ; No         ; |CPU|ALU:inst6|SELEC_ALU:inst6|Mux15 ;
; 21:1               ; 3 bits    ; 42 LEs        ; 24 LEs               ; 18 LEs                 ; No         ; |CPU|UC_v:inst10|hold                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for PROGRAM:inst19|altsyncram:altsyncram_component|altsyncram_p8a1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for DATA:inst2|altsyncram:altsyncram_component|altsyncram_p1h1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------+
; Assignment                      ; Value              ; From ; To                                 ;
+---------------------------------+--------------------+------+------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                  ;
+---------------------------------+--------------------+------+------------------------------------+


+-------------------------------------------------------------------------------------+
; Source assignments for RB_v:inst3|altsyncram:R_rtl_0|altsyncram_7fe1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------+
; Assignment                      ; Value              ; From ; To                    ;
+---------------------------------+--------------------+------+-----------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                     ;
+---------------------------------+--------------------+------+-----------------------+


+-------------------------------------------------------------------------------------+
; Source assignments for RB_v:inst3|altsyncram:R_rtl_1|altsyncram_7fe1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------+
; Assignment                      ; Value              ; From ; To                    ;
+---------------------------------+--------------------+------+-----------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                     ;
+---------------------------------+--------------------+------+-----------------------+


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL:inst9|altpll:altpll_component ;
+-------------------------------+-----------------------+------------------------+
; Parameter Name                ; Value                 ; Type                   ;
+-------------------------------+-----------------------+------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                ;
; PLL_TYPE                      ; AUTO                  ; Untyped                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL ; Untyped                ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer         ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                ;
; LOCK_HIGH                     ; 1                     ; Untyped                ;
; LOCK_LOW                      ; 1                     ; Untyped                ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                ;
; SKIP_VCO                      ; OFF                   ; Untyped                ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                ;
; BANDWIDTH                     ; 0                     ; Untyped                ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                ;
; DOWN_SPREAD                   ; 0                     ; Untyped                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK3_MULTIPLY_BY              ; 1                     ; Signed Integer         ;
; CLK2_MULTIPLY_BY              ; 1                     ; Signed Integer         ;
; CLK1_MULTIPLY_BY              ; 1                     ; Signed Integer         ;
; CLK0_MULTIPLY_BY              ; 1                     ; Signed Integer         ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK3_DIVIDE_BY                ; 50                    ; Signed Integer         ;
; CLK2_DIVIDE_BY                ; 50                    ; Signed Integer         ;
; CLK1_DIVIDE_BY                ; 50                    ; Signed Integer         ;
; CLK0_DIVIDE_BY                ; 50                    ; Signed Integer         ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK3_PHASE_SHIFT              ; 500000                ; Untyped                ;
; CLK2_PHASE_SHIFT              ; 750000                ; Untyped                ;
; CLK1_PHASE_SHIFT              ; 250000                ; Untyped                ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK3_DUTY_CYCLE               ; 13                    ; Signed Integer         ;
; CLK2_DUTY_CYCLE               ; 13                    ; Signed Integer         ;
; CLK1_DUTY_CYCLE               ; 13                    ; Signed Integer         ;
; CLK0_DUTY_CYCLE               ; 13                    ; Signed Integer         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                ;
; DPA_DIVIDER                   ; 0                     ; Untyped                ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                ;
; VCO_MIN                       ; 0                     ; Untyped                ;
; VCO_MAX                       ; 0                     ; Untyped                ;
; VCO_CENTER                    ; 0                     ; Untyped                ;
; PFD_MIN                       ; 0                     ; Untyped                ;
; PFD_MAX                       ; 0                     ; Untyped                ;
; M_INITIAL                     ; 0                     ; Untyped                ;
; M                             ; 0                     ; Untyped                ;
; N                             ; 1                     ; Untyped                ;
; M2                            ; 1                     ; Untyped                ;
; N2                            ; 1                     ; Untyped                ;
; SS                            ; 1                     ; Untyped                ;
; C0_HIGH                       ; 0                     ; Untyped                ;
; C1_HIGH                       ; 0                     ; Untyped                ;
; C2_HIGH                       ; 0                     ; Untyped                ;
; C3_HIGH                       ; 0                     ; Untyped                ;
; C4_HIGH                       ; 0                     ; Untyped                ;
; C5_HIGH                       ; 0                     ; Untyped                ;
; C6_HIGH                       ; 0                     ; Untyped                ;
; C7_HIGH                       ; 0                     ; Untyped                ;
; C8_HIGH                       ; 0                     ; Untyped                ;
; C9_HIGH                       ; 0                     ; Untyped                ;
; C0_LOW                        ; 0                     ; Untyped                ;
; C1_LOW                        ; 0                     ; Untyped                ;
; C2_LOW                        ; 0                     ; Untyped                ;
; C3_LOW                        ; 0                     ; Untyped                ;
; C4_LOW                        ; 0                     ; Untyped                ;
; C5_LOW                        ; 0                     ; Untyped                ;
; C6_LOW                        ; 0                     ; Untyped                ;
; C7_LOW                        ; 0                     ; Untyped                ;
; C8_LOW                        ; 0                     ; Untyped                ;
; C9_LOW                        ; 0                     ; Untyped                ;
; C0_INITIAL                    ; 0                     ; Untyped                ;
; C1_INITIAL                    ; 0                     ; Untyped                ;
; C2_INITIAL                    ; 0                     ; Untyped                ;
; C3_INITIAL                    ; 0                     ; Untyped                ;
; C4_INITIAL                    ; 0                     ; Untyped                ;
; C5_INITIAL                    ; 0                     ; Untyped                ;
; C6_INITIAL                    ; 0                     ; Untyped                ;
; C7_INITIAL                    ; 0                     ; Untyped                ;
; C8_INITIAL                    ; 0                     ; Untyped                ;
; C9_INITIAL                    ; 0                     ; Untyped                ;
; C0_MODE                       ; BYPASS                ; Untyped                ;
; C1_MODE                       ; BYPASS                ; Untyped                ;
; C2_MODE                       ; BYPASS                ; Untyped                ;
; C3_MODE                       ; BYPASS                ; Untyped                ;
; C4_MODE                       ; BYPASS                ; Untyped                ;
; C5_MODE                       ; BYPASS                ; Untyped                ;
; C6_MODE                       ; BYPASS                ; Untyped                ;
; C7_MODE                       ; BYPASS                ; Untyped                ;
; C8_MODE                       ; BYPASS                ; Untyped                ;
; C9_MODE                       ; BYPASS                ; Untyped                ;
; C0_PH                         ; 0                     ; Untyped                ;
; C1_PH                         ; 0                     ; Untyped                ;
; C2_PH                         ; 0                     ; Untyped                ;
; C3_PH                         ; 0                     ; Untyped                ;
; C4_PH                         ; 0                     ; Untyped                ;
; C5_PH                         ; 0                     ; Untyped                ;
; C6_PH                         ; 0                     ; Untyped                ;
; C7_PH                         ; 0                     ; Untyped                ;
; C8_PH                         ; 0                     ; Untyped                ;
; C9_PH                         ; 0                     ; Untyped                ;
; L0_HIGH                       ; 1                     ; Untyped                ;
; L1_HIGH                       ; 1                     ; Untyped                ;
; G0_HIGH                       ; 1                     ; Untyped                ;
; G1_HIGH                       ; 1                     ; Untyped                ;
; G2_HIGH                       ; 1                     ; Untyped                ;
; G3_HIGH                       ; 1                     ; Untyped                ;
; E0_HIGH                       ; 1                     ; Untyped                ;
; E1_HIGH                       ; 1                     ; Untyped                ;
; E2_HIGH                       ; 1                     ; Untyped                ;
; E3_HIGH                       ; 1                     ; Untyped                ;
; L0_LOW                        ; 1                     ; Untyped                ;
; L1_LOW                        ; 1                     ; Untyped                ;
; G0_LOW                        ; 1                     ; Untyped                ;
; G1_LOW                        ; 1                     ; Untyped                ;
; G2_LOW                        ; 1                     ; Untyped                ;
; G3_LOW                        ; 1                     ; Untyped                ;
; E0_LOW                        ; 1                     ; Untyped                ;
; E1_LOW                        ; 1                     ; Untyped                ;
; E2_LOW                        ; 1                     ; Untyped                ;
; E3_LOW                        ; 1                     ; Untyped                ;
; L0_INITIAL                    ; 1                     ; Untyped                ;
; L1_INITIAL                    ; 1                     ; Untyped                ;
; G0_INITIAL                    ; 1                     ; Untyped                ;
; G1_INITIAL                    ; 1                     ; Untyped                ;
; G2_INITIAL                    ; 1                     ; Untyped                ;
; G3_INITIAL                    ; 1                     ; Untyped                ;
; E0_INITIAL                    ; 1                     ; Untyped                ;
; E1_INITIAL                    ; 1                     ; Untyped                ;
; E2_INITIAL                    ; 1                     ; Untyped                ;
; E3_INITIAL                    ; 1                     ; Untyped                ;
; L0_MODE                       ; BYPASS                ; Untyped                ;
; L1_MODE                       ; BYPASS                ; Untyped                ;
; G0_MODE                       ; BYPASS                ; Untyped                ;
; G1_MODE                       ; BYPASS                ; Untyped                ;
; G2_MODE                       ; BYPASS                ; Untyped                ;
; G3_MODE                       ; BYPASS                ; Untyped                ;
; E0_MODE                       ; BYPASS                ; Untyped                ;
; E1_MODE                       ; BYPASS                ; Untyped                ;
; E2_MODE                       ; BYPASS                ; Untyped                ;
; E3_MODE                       ; BYPASS                ; Untyped                ;
; L0_PH                         ; 0                     ; Untyped                ;
; L1_PH                         ; 0                     ; Untyped                ;
; G0_PH                         ; 0                     ; Untyped                ;
; G1_PH                         ; 0                     ; Untyped                ;
; G2_PH                         ; 0                     ; Untyped                ;
; G3_PH                         ; 0                     ; Untyped                ;
; E0_PH                         ; 0                     ; Untyped                ;
; E1_PH                         ; 0                     ; Untyped                ;
; E2_PH                         ; 0                     ; Untyped                ;
; E3_PH                         ; 0                     ; Untyped                ;
; M_PH                          ; 0                     ; Untyped                ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                ;
; CLK0_COUNTER                  ; G0                    ; Untyped                ;
; CLK1_COUNTER                  ; G0                    ; Untyped                ;
; CLK2_COUNTER                  ; G0                    ; Untyped                ;
; CLK3_COUNTER                  ; G0                    ; Untyped                ;
; CLK4_COUNTER                  ; G0                    ; Untyped                ;
; CLK5_COUNTER                  ; G0                    ; Untyped                ;
; CLK6_COUNTER                  ; E0                    ; Untyped                ;
; CLK7_COUNTER                  ; E1                    ; Untyped                ;
; CLK8_COUNTER                  ; E2                    ; Untyped                ;
; CLK9_COUNTER                  ; E3                    ; Untyped                ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                ;
; M_TIME_DELAY                  ; 0                     ; Untyped                ;
; N_TIME_DELAY                  ; 0                     ; Untyped                ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                ;
; VCO_POST_SCALE                ; 0                     ; Untyped                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped                ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                ;
; PORT_CLK1                     ; PORT_USED             ; Untyped                ;
; PORT_CLK2                     ; PORT_USED             ; Untyped                ;
; PORT_CLK3                     ; PORT_USED             ; Untyped                ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped                ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                ;
; CBXI_PARAMETER                ; PLL_altpll1           ; Untyped                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE         ;
+-------------------------------+-----------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PROGRAM:inst19|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; ROM                  ; Untyped                         ;
; WIDTH_A                            ; 16                   ; Signed Integer                  ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                  ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 1                    ; Untyped                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; program3.hex         ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_p8a1      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:inst6|SELEC_ALU:inst6 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; NOPA           ; 0000  ; Unsigned Binary                               ;
; NOPB           ; 0001  ; Unsigned Binary                               ;
; NOTA           ; 0010  ; Unsigned Binary                               ;
; AND            ; 0011  ; Unsigned Binary                               ;
; OR             ; 0100  ; Unsigned Binary                               ;
; XOR            ; 0101  ; Unsigned Binary                               ;
; ADD            ; 0110  ; Unsigned Binary                               ;
; SUB            ; 0111  ; Unsigned Binary                               ;
; MUL            ; 1000  ; Unsigned Binary                               ;
; DIV            ; 1001  ; Unsigned Binary                               ;
; MOD            ; 1010  ; Unsigned Binary                               ;
; CLRC           ; 1011  ; Unsigned Binary                               ;
; SETC           ; 1100  ; Unsigned Binary                               ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:inst6|CONST_b:inst5|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                             ;
+--------------------+------------------+------------------------------------------------------------------+
; LPM_WIDTH          ; 1                ; Signed Integer                                                   ;
; LPM_CVALUE         ; 1                ; Signed Integer                                                   ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                          ;
; CBXI_PARAMETER     ; lpm_constant_4e6 ; Untyped                                                          ;
+--------------------+------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:inst6|ADDSUB_b:inst|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+--------------+----------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                           ;
+------------------------+--------------+----------------------------------------------------------------+
; LPM_WIDTH              ; 16           ; Signed Integer                                                 ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                        ;
; LPM_DIRECTION          ; DEFAULT      ; Untyped                                                        ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                        ;
; LPM_PIPELINE           ; 0            ; Untyped                                                        ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                        ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                        ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                        ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                        ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                             ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                        ;
; USE_WYS                ; OFF          ; Untyped                                                        ;
; STYLE                  ; FAST         ; Untyped                                                        ;
; CBXI_PARAMETER         ; add_sub_i7i  ; Untyped                                                        ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                 ;
+------------------------+--------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:inst6|LPM_AND:inst48 ;
+------------------------+--------------+-------------------------------+
; Parameter Name         ; Value        ; Type                          ;
+------------------------+--------------+-------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                ;
; LPM_WIDTH              ; 16           ; Untyped                       ;
; LPM_SIZE               ; 2            ; Untyped                       ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH            ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                       ;
; CASCADE_CHAIN          ; MANUAL       ; Untyped                       ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                       ;
+------------------------+--------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:inst6|DIV_b:inst4|lpm_divide:LPM_DIVIDE_component ;
+------------------------+----------------+----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                     ;
+------------------------+----------------+----------------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Signed Integer                                           ;
; LPM_WIDTHD             ; 16             ; Signed Integer                                           ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                  ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                                  ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                  ;
; CBXI_PARAMETER         ; lpm_divide_5ds ; Untyped                                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                           ;
+------------------------+----------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:inst6|MUL_b:inst3|lpm_mult:lpm_mult_component ;
+------------------------------------------------+--------------+--------------------------------+
; Parameter Name                                 ; Value        ; Type                           ;
+------------------------------------------------+--------------+--------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                 ;
; LPM_WIDTHA                                     ; 16           ; Signed Integer                 ;
; LPM_WIDTHB                                     ; 16           ; Signed Integer                 ;
; LPM_WIDTHP                                     ; 32           ; Signed Integer                 ;
; LPM_WIDTHR                                     ; 0            ; Untyped                        ;
; LPM_WIDTHS                                     ; 1            ; Untyped                        ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                        ;
; LPM_PIPELINE                                   ; 0            ; Untyped                        ;
; LATENCY                                        ; 0            ; Untyped                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                        ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                        ;
; USE_EAB                                        ; OFF          ; Untyped                        ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                        ;
; CBXI_PARAMETER                                 ; mult_l8n     ; Untyped                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                        ;
+------------------------------------------------+--------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:inst6|LPM_INV:inst10 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; LPM_WIDTH      ; 16    ; Untyped                                      ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:inst6|LPM_OR:inst25 ;
+------------------------+--------------+------------------------------+
; Parameter Name         ; Value        ; Type                         ;
+------------------------+--------------+------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE               ;
; LPM_WIDTH              ; 16           ; Untyped                      ;
; LPM_SIZE               ; 2            ; Untyped                      ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH           ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                      ;
; CASCADE_CHAIN          ; MANUAL       ; Untyped                      ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                      ;
+------------------------+--------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:inst6|LPM_XOR:inst14 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; LPM_WIDTH      ; 16    ; Untyped                                      ;
; LPM_SIZE       ; 2     ; Untyped                                      ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DATA:inst2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------+
; Parameter Name                     ; Value                ; Type                        ;
+------------------------------------+----------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                     ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                     ;
; WIDTH_A                            ; 16                   ; Signed Integer              ;
; WIDTHAD_A                          ; 12                   ; Signed Integer              ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WIDTH_B                            ; 1                    ; Untyped                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; INIT_FILE                          ; data.hex             ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_p1h1      ; Untyped                     ;
+------------------------------------+----------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RB_v:inst3|altsyncram:R_rtl_0 ;
+------------------------------------+----------------------+--------------------+
; Parameter Name                     ; Value                ; Type               ;
+------------------------------------+----------------------+--------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped            ;
; WIDTH_A                            ; 16                   ; Untyped            ;
; WIDTHAD_A                          ; 6                    ; Untyped            ;
; NUMWORDS_A                         ; 35                   ; Untyped            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped            ;
; WIDTH_B                            ; 16                   ; Untyped            ;
; WIDTHAD_B                          ; 6                    ; Untyped            ;
; NUMWORDS_B                         ; 35                   ; Untyped            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped            ;
; BYTE_SIZE                          ; 8                    ; Untyped            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped            ;
; INIT_FILE                          ; UNUSED               ; Untyped            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped            ;
; ENABLE_ECC                         ; FALSE                ; Untyped            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped            ;
; CBXI_PARAMETER                     ; altsyncram_7fe1      ; Untyped            ;
+------------------------------------+----------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RB_v:inst3|altsyncram:R_rtl_1 ;
+------------------------------------+----------------------+--------------------+
; Parameter Name                     ; Value                ; Type               ;
+------------------------------------+----------------------+--------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped            ;
; WIDTH_A                            ; 16                   ; Untyped            ;
; WIDTHAD_A                          ; 6                    ; Untyped            ;
; NUMWORDS_A                         ; 35                   ; Untyped            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped            ;
; WIDTH_B                            ; 16                   ; Untyped            ;
; WIDTHAD_B                          ; 6                    ; Untyped            ;
; NUMWORDS_B                         ; 35                   ; Untyped            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped            ;
; BYTE_SIZE                          ; 8                    ; Untyped            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped            ;
; INIT_FILE                          ; UNUSED               ; Untyped            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped            ;
; ENABLE_ECC                         ; FALSE                ; Untyped            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped            ;
; CBXI_PARAMETER                     ; altsyncram_7fe1      ; Untyped            ;
+------------------------------------+----------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                      ;
+-------------------------------+-----------------------------------+
; Name                          ; Value                             ;
+-------------------------------+-----------------------------------+
; Number of entity instances    ; 1                                 ;
; Entity Instance               ; PLL:inst9|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                            ;
;     -- PLL_TYPE               ; AUTO                              ;
;     -- PRIMARY_CLOCK          ; INCLK0                            ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                             ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                 ;
;     -- VCO_MULTIPLY_BY        ; 0                                 ;
;     -- VCO_DIVIDE_BY          ; 0                                 ;
+-------------------------------+-----------------------------------+


+--------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                           ;
+-------------------------------------------+------------------------------------------------+
; Name                                      ; Value                                          ;
+-------------------------------------------+------------------------------------------------+
; Number of entity instances                ; 4                                              ;
; Entity Instance                           ; PROGRAM:inst19|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                            ;
;     -- WIDTH_A                            ; 16                                             ;
;     -- NUMWORDS_A                         ; 4096                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                   ;
;     -- WIDTH_B                            ; 1                                              ;
;     -- NUMWORDS_B                         ; 1                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ;
; Entity Instance                           ; DATA:inst2|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                    ;
;     -- WIDTH_A                            ; 16                                             ;
;     -- NUMWORDS_A                         ; 4096                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                   ;
;     -- WIDTH_B                            ; 1                                              ;
;     -- NUMWORDS_B                         ; 1                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ;
; Entity Instance                           ; RB_v:inst3|altsyncram:R_rtl_0                  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                      ;
;     -- WIDTH_A                            ; 16                                             ;
;     -- NUMWORDS_A                         ; 35                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                   ;
;     -- WIDTH_B                            ; 16                                             ;
;     -- NUMWORDS_B                         ; 35                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ;
; Entity Instance                           ; RB_v:inst3|altsyncram:R_rtl_1                  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                      ;
;     -- WIDTH_A                            ; 16                                             ;
;     -- NUMWORDS_A                         ; 35                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                   ;
;     -- WIDTH_B                            ; 16                                             ;
;     -- NUMWORDS_B                         ; 35                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ;
+-------------------------------------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                            ;
+---------------------------------------+---------------------------------------------------+
; Name                                  ; Value                                             ;
+---------------------------------------+---------------------------------------------------+
; Number of entity instances            ; 1                                                 ;
; Entity Instance                       ; ALU:inst6|MUL_b:inst3|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 16                                                ;
;     -- LPM_WIDTHB                     ; 16                                                ;
;     -- LPM_WIDTHP                     ; 32                                                ;
;     -- LPM_REPRESENTATION             ; SIGNED                                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                ;
;     -- USE_EAB                        ; OFF                                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                ;
+---------------------------------------+---------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 162                         ;
; cycloneiii_ff         ; 140                         ;
;     ENA               ; 96                          ;
;     SCLR              ; 8                           ;
;     SCLR SLD          ; 1                           ;
;     SLD               ; 3                           ;
;     plain             ; 32                          ;
; cycloneiii_lcell_comb ; 931                         ;
;     arith             ; 212                         ;
;         2 data inputs ; 47                          ;
;         3 data inputs ; 165                         ;
;     normal            ; 719                         ;
;         0 data inputs ; 16                          ;
;         1 data inputs ; 6                           ;
;         2 data inputs ; 63                          ;
;         3 data inputs ; 180                         ;
;         4 data inputs ; 454                         ;
; cycloneiii_mac_mult   ; 1                           ;
; cycloneiii_mac_out    ; 1                           ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 64                          ;
;                       ;                             ;
; Max LUT depth         ; 56.40                       ;
; Average LUT depth     ; 26.29                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Tue Jun 22 13:55:39 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off EV21 -c EV21
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file selec_alu.v
    Info (12023): Found entity 1: SELEC_ALU File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/SELEC_ALU.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.bdf
    Info (12023): Found entity 1: ALU
Info (12021): Found 1 design units, including 1 entities, in source file sh_v.v
    Info (12023): Found entity 1: SH_v File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/SH_v.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rom_v.v
    Info (12023): Found entity 1: ROM_v File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/ROM_v.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rb_v.v
    Info (12023): Found entity 1: RB_v File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/RB_v.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file latch_v.v
    Info (12023): Found entity 1: LATCH_v File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/LATCH_v.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpu.bdf
    Info (12023): Found entity 1: CPU
Info (12021): Found 1 design units, including 1 entities, in source file mux_v.v
    Info (12023): Found entity 1: MUX_v File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/MUX_v.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pc_v.v
    Info (12023): Found entity 1: PC_v File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/PC_v.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: PLL File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/PLL.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file program.v
    Info (12023): Found entity 1: PROGRAM File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/PROGRAM.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file data.v
    Info (12023): Found entity 1: DATA File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/DATA.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file muxk_v.v
    Info (12023): Found entity 1: MUXK_v File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/MUXK_v.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file eff_v.v
    Info (12023): Found entity 1: EFF_v File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/EFF_v.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ff_v.v
    Info (12023): Found entity 1: FF_v File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/FF_v.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file eff16_v.v
    Info (12023): Found entity 1: EFF16_v File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/EFF16_v.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file addsub_b.v
    Info (12023): Found entity 1: ADDSUB_b File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/ADDSUB_b.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file mul_b.v
    Info (12023): Found entity 1: MUL_b File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/MUL_b.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file div_b.v
    Info (12023): Found entity 1: DIV_b File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/DIV_b.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file const_b.v
    Info (12023): Found entity 1: CONST_b File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/CONST_b.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file elatch_v.v
    Info (12023): Found entity 1: ELATCH_v File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/ELATCH_v.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file uc_v.v
    Info (12023): Found entity 1: UC_v File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/UC_v.v Line: 1
Info (12127): Elaborating entity "CPU" for the top level hierarchy
Warning (275011): Block or symbol "PLL" of instance "inst9" overlaps another block or symbol
Info (12128): Elaborating entity "PLL" for hierarchy "PLL:inst9"
Info (12128): Elaborating entity "altpll" for hierarchy "PLL:inst9|altpll:altpll_component" File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/PLL.v Line: 103
Info (12130): Elaborated megafunction instantiation "PLL:inst9|altpll:altpll_component" File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/PLL.v Line: 103
Info (12133): Instantiated megafunction "PLL:inst9|altpll:altpll_component" with the following parameter: File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/PLL.v Line: 103
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "50"
    Info (12134): Parameter "clk0_duty_cycle" = "13"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "50"
    Info (12134): Parameter "clk1_duty_cycle" = "13"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "250000"
    Info (12134): Parameter "clk2_divide_by" = "50"
    Info (12134): Parameter "clk2_duty_cycle" = "13"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "750000"
    Info (12134): Parameter "clk3_divide_by" = "50"
    Info (12134): Parameter "clk3_duty_cycle" = "13"
    Info (12134): Parameter "clk3_multiply_by" = "1"
    Info (12134): Parameter "clk3_phase_shift" = "500000"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll1.v
    Info (12023): Found entity 1: PLL_altpll1 File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/db/pll_altpll1.v Line: 30
Info (12128): Elaborating entity "PLL_altpll1" for hierarchy "PLL:inst9|altpll:altpll_component|PLL_altpll1:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "EFF_v" for hierarchy "EFF_v:inst15"
Info (12128): Elaborating entity "UC_v" for hierarchy "UC_v:inst10"
Info (12128): Elaborating entity "FF_v" for hierarchy "FF_v:inst17"
Info (12128): Elaborating entity "ROM_v" for hierarchy "ROM_v:inst11"
Warning (10030): Net "ROM0.data_a" at ROM_v.v(4) has no driver or initial value, using a default initial value '0' File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/ROM_v.v Line: 4
Warning (10030): Net "ROM0.waddr_a" at ROM_v.v(4) has no driver or initial value, using a default initial value '0' File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/ROM_v.v Line: 4
Warning (10030): Net "ROM1.data_a" at ROM_v.v(5) has no driver or initial value, using a default initial value '0' File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/ROM_v.v Line: 5
Warning (10030): Net "ROM1.waddr_a" at ROM_v.v(5) has no driver or initial value, using a default initial value '0' File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/ROM_v.v Line: 5
Warning (10030): Net "ROM2.data_a" at ROM_v.v(6) has no driver or initial value, using a default initial value '0' File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/ROM_v.v Line: 6
Warning (10030): Net "ROM2.waddr_a" at ROM_v.v(6) has no driver or initial value, using a default initial value '0' File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/ROM_v.v Line: 6
Warning (10030): Net "ROM3.data_a" at ROM_v.v(7) has no driver or initial value, using a default initial value '0' File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/ROM_v.v Line: 7
Warning (10030): Net "ROM3.waddr_a" at ROM_v.v(7) has no driver or initial value, using a default initial value '0' File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/ROM_v.v Line: 7
Warning (10030): Net "ROM4.data_a" at ROM_v.v(8) has no driver or initial value, using a default initial value '0' File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/ROM_v.v Line: 8
Warning (10030): Net "ROM4.waddr_a" at ROM_v.v(8) has no driver or initial value, using a default initial value '0' File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/ROM_v.v Line: 8
Warning (10030): Net "ROM0.we_a" at ROM_v.v(4) has no driver or initial value, using a default initial value '0' File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/ROM_v.v Line: 4
Warning (10030): Net "ROM1.we_a" at ROM_v.v(5) has no driver or initial value, using a default initial value '0' File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/ROM_v.v Line: 5
Warning (10030): Net "ROM2.we_a" at ROM_v.v(6) has no driver or initial value, using a default initial value '0' File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/ROM_v.v Line: 6
Warning (10030): Net "ROM3.we_a" at ROM_v.v(7) has no driver or initial value, using a default initial value '0' File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/ROM_v.v Line: 7
Warning (10030): Net "ROM4.we_a" at ROM_v.v(8) has no driver or initial value, using a default initial value '0' File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/ROM_v.v Line: 8
Info (12128): Elaborating entity "EFF16_v" for hierarchy "EFF16_v:inst13"
Info (12128): Elaborating entity "PROGRAM" for hierarchy "PROGRAM:inst19"
Info (12128): Elaborating entity "altsyncram" for hierarchy "PROGRAM:inst19|altsyncram:altsyncram_component" File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/PROGRAM.v Line: 82
Info (12130): Elaborated megafunction instantiation "PROGRAM:inst19|altsyncram:altsyncram_component" File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/PROGRAM.v Line: 82
Info (12133): Instantiated megafunction "PROGRAM:inst19|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/PROGRAM.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "program3.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_p8a1.tdf
    Info (12023): Found entity 1: altsyncram_p8a1 File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/db/altsyncram_p8a1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_p8a1" for hierarchy "PROGRAM:inst19|altsyncram:altsyncram_component|altsyncram_p8a1:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "PC_v" for hierarchy "PC_v:inst7"
Warning (10230): Verilog HDL assignment warning at PC_v.v(24): truncated value with size 32 to match size of target (12) File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/PC_v.v Line: 24
Warning (10230): Verilog HDL assignment warning at PC_v.v(25): truncated value with size 32 to match size of target (12) File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/PC_v.v Line: 25
Warning (10230): Verilog HDL assignment warning at PC_v.v(28): truncated value with size 16 to match size of target (12) File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/PC_v.v Line: 28
Warning (10230): Verilog HDL assignment warning at PC_v.v(32): truncated value with size 16 to match size of target (12) File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/PC_v.v Line: 32
Warning (10230): Verilog HDL assignment warning at PC_v.v(34): truncated value with size 32 to match size of target (12) File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/PC_v.v Line: 34
Warning (10230): Verilog HDL assignment warning at PC_v.v(43): truncated value with size 16 to match size of target (12) File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/PC_v.v Line: 43
Warning (10230): Verilog HDL assignment warning at PC_v.v(45): truncated value with size 32 to match size of target (12) File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/PC_v.v Line: 45
Warning (10230): Verilog HDL assignment warning at PC_v.v(54): truncated value with size 16 to match size of target (12) File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/PC_v.v Line: 54
Warning (10230): Verilog HDL assignment warning at PC_v.v(56): truncated value with size 32 to match size of target (12) File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/PC_v.v Line: 56
Warning (10230): Verilog HDL assignment warning at PC_v.v(64): truncated value with size 16 to match size of target (12) File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/PC_v.v Line: 64
Warning (10230): Verilog HDL assignment warning at PC_v.v(66): truncated value with size 32 to match size of target (12) File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/PC_v.v Line: 66
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:inst6"
Info (12128): Elaborating entity "SELEC_ALU" for hierarchy "ALU:inst6|SELEC_ALU:inst6"
Warning (10235): Verilog HDL Always Construct warning at SELEC_ALU.v(28): variable "RES_NOT_A" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/SELEC_ALU.v Line: 28
Warning (10235): Verilog HDL Always Construct warning at SELEC_ALU.v(29): variable "RES_AND" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/SELEC_ALU.v Line: 29
Warning (10235): Verilog HDL Always Construct warning at SELEC_ALU.v(30): variable "RES_OR" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/SELEC_ALU.v Line: 30
Warning (10235): Verilog HDL Always Construct warning at SELEC_ALU.v(31): variable "RES_XOR" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/SELEC_ALU.v Line: 31
Warning (10235): Verilog HDL Always Construct warning at SELEC_ALU.v(34): variable "RES_ADD_SUB" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/SELEC_ALU.v Line: 34
Warning (10235): Verilog HDL Always Construct warning at SELEC_ALU.v(35): variable "CIN" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/SELEC_ALU.v Line: 35
Warning (10235): Verilog HDL Always Construct warning at SELEC_ALU.v(36): variable "OVERFLOW" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/SELEC_ALU.v Line: 36
Warning (10235): Verilog HDL Always Construct warning at SELEC_ALU.v(40): variable "RES_ADD_SUB" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/SELEC_ALU.v Line: 40
Warning (10235): Verilog HDL Always Construct warning at SELEC_ALU.v(41): variable "CIN" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/SELEC_ALU.v Line: 41
Warning (10235): Verilog HDL Always Construct warning at SELEC_ALU.v(42): variable "OVERFLOW" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/SELEC_ALU.v Line: 42
Warning (10235): Verilog HDL Always Construct warning at SELEC_ALU.v(45): variable "RES_MULT" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/SELEC_ALU.v Line: 45
Warning (10230): Verilog HDL assignment warning at SELEC_ALU.v(45): truncated value with size 32 to match size of target (16) File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/SELEC_ALU.v Line: 45
Warning (10235): Verilog HDL Always Construct warning at SELEC_ALU.v(47): variable "RES_DIV" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/SELEC_ALU.v Line: 47
Warning (10235): Verilog HDL Always Construct warning at SELEC_ALU.v(48): variable "RES_MOD" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/SELEC_ALU.v Line: 48
Warning (10235): Verilog HDL Always Construct warning at SELEC_ALU.v(49): variable "RES_CLRC" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/SELEC_ALU.v Line: 49
Warning (10235): Verilog HDL Always Construct warning at SELEC_ALU.v(50): variable "RES_SETC" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/SELEC_ALU.v Line: 50
Warning (10235): Verilog HDL Always Construct warning at SELEC_ALU.v(53): variable "C" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/SELEC_ALU.v Line: 53
Warning (10235): Verilog HDL Always Construct warning at SELEC_ALU.v(55): variable "C" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/SELEC_ALU.v Line: 55
Warning (10240): Verilog HDL Always Construct warning at SELEC_ALU.v(23): inferring latch(es) for variable "C", which holds its previous value in one or more paths through the always construct File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/SELEC_ALU.v Line: 23
Warning (10240): Verilog HDL Always Construct warning at SELEC_ALU.v(23): inferring latch(es) for variable "ADD_SUB", which holds its previous value in one or more paths through the always construct File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/SELEC_ALU.v Line: 23
Info (10041): Inferred latch for "ADD_SUB" at SELEC_ALU.v(23) File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/SELEC_ALU.v Line: 23
Info (10041): Inferred latch for "C[0]" at SELEC_ALU.v(23) File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/SELEC_ALU.v Line: 23
Info (10041): Inferred latch for "C[1]" at SELEC_ALU.v(23) File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/SELEC_ALU.v Line: 23
Info (10041): Inferred latch for "C[2]" at SELEC_ALU.v(23) File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/SELEC_ALU.v Line: 23
Info (10041): Inferred latch for "C[3]" at SELEC_ALU.v(23) File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/SELEC_ALU.v Line: 23
Info (10041): Inferred latch for "C[4]" at SELEC_ALU.v(23) File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/SELEC_ALU.v Line: 23
Info (10041): Inferred latch for "C[5]" at SELEC_ALU.v(23) File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/SELEC_ALU.v Line: 23
Info (10041): Inferred latch for "C[6]" at SELEC_ALU.v(23) File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/SELEC_ALU.v Line: 23
Info (10041): Inferred latch for "C[7]" at SELEC_ALU.v(23) File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/SELEC_ALU.v Line: 23
Info (10041): Inferred latch for "C[8]" at SELEC_ALU.v(23) File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/SELEC_ALU.v Line: 23
Info (10041): Inferred latch for "C[9]" at SELEC_ALU.v(23) File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/SELEC_ALU.v Line: 23
Info (10041): Inferred latch for "C[10]" at SELEC_ALU.v(23) File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/SELEC_ALU.v Line: 23
Info (10041): Inferred latch for "C[11]" at SELEC_ALU.v(23) File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/SELEC_ALU.v Line: 23
Info (10041): Inferred latch for "C[12]" at SELEC_ALU.v(23) File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/SELEC_ALU.v Line: 23
Info (10041): Inferred latch for "C[13]" at SELEC_ALU.v(23) File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/SELEC_ALU.v Line: 23
Info (10041): Inferred latch for "C[14]" at SELEC_ALU.v(23) File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/SELEC_ALU.v Line: 23
Info (10041): Inferred latch for "C[15]" at SELEC_ALU.v(23) File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/SELEC_ALU.v Line: 23
Info (12128): Elaborating entity "CONST_b" for hierarchy "ALU:inst6|CONST_b:inst5"
Info (12128): Elaborating entity "lpm_constant" for hierarchy "ALU:inst6|CONST_b:inst5|lpm_constant:LPM_CONSTANT_component" File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/CONST_b.v Line: 49
Info (12130): Elaborated megafunction instantiation "ALU:inst6|CONST_b:inst5|lpm_constant:LPM_CONSTANT_component" File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/CONST_b.v Line: 49
Info (12133): Instantiated megafunction "ALU:inst6|CONST_b:inst5|lpm_constant:LPM_CONSTANT_component" with the following parameter: File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/CONST_b.v Line: 49
    Info (12134): Parameter "lpm_cvalue" = "1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "1"
Info (12128): Elaborating entity "ADDSUB_b" for hierarchy "ALU:inst6|ADDSUB_b:inst"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "ALU:inst6|ADDSUB_b:inst|lpm_add_sub:LPM_ADD_SUB_component" File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/ADDSUB_b.v Line: 78
Info (12130): Elaborated megafunction instantiation "ALU:inst6|ADDSUB_b:inst|lpm_add_sub:LPM_ADD_SUB_component" File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/ADDSUB_b.v Line: 78
Info (12133): Instantiated megafunction "ALU:inst6|ADDSUB_b:inst|lpm_add_sub:LPM_ADD_SUB_component" with the following parameter: File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/ADDSUB_b.v Line: 78
    Info (12134): Parameter "lpm_direction" = "UNUSED"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=NO,CIN_USED=YES"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_ADD_SUB"
    Info (12134): Parameter "lpm_width" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_i7i.tdf
    Info (12023): Found entity 1: add_sub_i7i File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/db/add_sub_i7i.tdf Line: 23
Info (12128): Elaborating entity "add_sub_i7i" for hierarchy "ALU:inst6|ADDSUB_b:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i7i:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "LPM_AND" for hierarchy "ALU:inst6|LPM_AND:inst48"
Info (12130): Elaborated megafunction instantiation "ALU:inst6|LPM_AND:inst48"
Info (12133): Instantiated megafunction "ALU:inst6|LPM_AND:inst48" with the following parameter:
    Info (12134): Parameter "LPM_SIZE" = "2"
    Info (12134): Parameter "LPM_WIDTH" = "16"
Info (12128): Elaborating entity "DIV_b" for hierarchy "ALU:inst6|DIV_b:inst4"
Info (12128): Elaborating entity "lpm_divide" for hierarchy "ALU:inst6|DIV_b:inst4|lpm_divide:LPM_DIVIDE_component" File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/DIV_b.v Line: 63
Info (12130): Elaborated megafunction instantiation "ALU:inst6|DIV_b:inst4|lpm_divide:LPM_DIVIDE_component" File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/DIV_b.v Line: 63
Info (12133): Instantiated megafunction "ALU:inst6|DIV_b:inst4|lpm_divide:LPM_DIVIDE_component" with the following parameter: File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/DIV_b.v Line: 63
    Info (12134): Parameter "lpm_drepresentation" = "SIGNED"
    Info (12134): Parameter "lpm_hint" = "LPM_REMAINDERPOSITIVE=FALSE"
    Info (12134): Parameter "lpm_nrepresentation" = "SIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_DIVIDE"
    Info (12134): Parameter "lpm_widthd" = "16"
    Info (12134): Parameter "lpm_widthn" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_5ds.tdf
    Info (12023): Found entity 1: lpm_divide_5ds File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/db/lpm_divide_5ds.tdf Line: 25
Info (12128): Elaborating entity "lpm_divide_5ds" for hierarchy "ALU:inst6|DIV_b:inst4|lpm_divide:LPM_DIVIDE_component|lpm_divide_5ds:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_divide.tdf Line: 148
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_8dg.tdf
    Info (12023): Found entity 1: abs_divider_8dg File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/db/abs_divider_8dg.tdf Line: 27
Info (12128): Elaborating entity "abs_divider_8dg" for hierarchy "ALU:inst6|DIV_b:inst4|lpm_divide:LPM_DIVIDE_component|lpm_divide_5ds:auto_generated|abs_divider_8dg:divider" File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/db/lpm_divide_5ds.tdf Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_eaf.tdf
    Info (12023): Found entity 1: alt_u_div_eaf File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/db/alt_u_div_eaf.tdf Line: 27
Info (12128): Elaborating entity "alt_u_div_eaf" for hierarchy "ALU:inst6|DIV_b:inst4|lpm_divide:LPM_DIVIDE_component|lpm_divide_5ds:auto_generated|abs_divider_8dg:divider|alt_u_div_eaf:divider" File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/db/abs_divider_8dg.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/db/add_sub_7pc.tdf Line: 23
Info (12128): Elaborating entity "add_sub_7pc" for hierarchy "ALU:inst6|DIV_b:inst4|lpm_divide:LPM_DIVIDE_component|lpm_divide_5ds:auto_generated|abs_divider_8dg:divider|alt_u_div_eaf:divider|add_sub_7pc:add_sub_0" File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/db/alt_u_div_eaf.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/db/add_sub_8pc.tdf Line: 23
Info (12128): Elaborating entity "add_sub_8pc" for hierarchy "ALU:inst6|DIV_b:inst4|lpm_divide:LPM_DIVIDE_component|lpm_divide_5ds:auto_generated|abs_divider_8dg:divider|alt_u_div_eaf:divider|add_sub_8pc:add_sub_1" File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/db/alt_u_div_eaf.tdf Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_k0a.tdf
    Info (12023): Found entity 1: lpm_abs_k0a File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/db/lpm_abs_k0a.tdf Line: 25
Info (12128): Elaborating entity "lpm_abs_k0a" for hierarchy "ALU:inst6|DIV_b:inst4|lpm_divide:LPM_DIVIDE_component|lpm_divide_5ds:auto_generated|abs_divider_8dg:divider|lpm_abs_k0a:my_abs_den" File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/db/abs_divider_8dg.tdf Line: 36
Info (12128): Elaborating entity "MUL_b" for hierarchy "ALU:inst6|MUL_b:inst3"
Info (12128): Elaborating entity "lpm_mult" for hierarchy "ALU:inst6|MUL_b:inst3|lpm_mult:lpm_mult_component" File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/MUL_b.v Line: 60
Info (12130): Elaborated megafunction instantiation "ALU:inst6|MUL_b:inst3|lpm_mult:lpm_mult_component" File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/MUL_b.v Line: 60
Info (12133): Instantiated megafunction "ALU:inst6|MUL_b:inst3|lpm_mult:lpm_mult_component" with the following parameter: File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/MUL_b.v Line: 60
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=5"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_MULT"
    Info (12134): Parameter "lpm_widtha" = "16"
    Info (12134): Parameter "lpm_widthb" = "16"
    Info (12134): Parameter "lpm_widthp" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_l8n.tdf
    Info (12023): Found entity 1: mult_l8n File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/db/mult_l8n.tdf Line: 29
Info (12128): Elaborating entity "mult_l8n" for hierarchy "ALU:inst6|MUL_b:inst3|lpm_mult:lpm_mult_component|mult_l8n:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 377
Info (12128): Elaborating entity "LPM_INV" for hierarchy "ALU:inst6|LPM_INV:inst10"
Info (12130): Elaborated megafunction instantiation "ALU:inst6|LPM_INV:inst10"
Info (12133): Instantiated megafunction "ALU:inst6|LPM_INV:inst10" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "16"
Info (12128): Elaborating entity "LPM_OR" for hierarchy "ALU:inst6|LPM_OR:inst25"
Info (12130): Elaborated megafunction instantiation "ALU:inst6|LPM_OR:inst25"
Info (12133): Instantiated megafunction "ALU:inst6|LPM_OR:inst25" with the following parameter:
    Info (12134): Parameter "LPM_SIZE" = "2"
    Info (12134): Parameter "LPM_WIDTH" = "16"
Info (12128): Elaborating entity "LPM_XOR" for hierarchy "ALU:inst6|LPM_XOR:inst14"
Info (12130): Elaborated megafunction instantiation "ALU:inst6|LPM_XOR:inst14"
Info (12133): Instantiated megafunction "ALU:inst6|LPM_XOR:inst14" with the following parameter:
    Info (12134): Parameter "LPM_SIZE" = "2"
    Info (12134): Parameter "LPM_WIDTH" = "16"
Info (12128): Elaborating entity "ELATCH_v" for hierarchy "ELATCH_v:inst4"
Warning (10240): Verilog HDL Always Construct warning at ELATCH_v.v(6): inferring latch(es) for variable "Q", which holds its previous value in one or more paths through the always construct File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/ELATCH_v.v Line: 6
Info (10041): Inferred latch for "Q[0]" at ELATCH_v.v(6) File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/ELATCH_v.v Line: 6
Info (10041): Inferred latch for "Q[1]" at ELATCH_v.v(6) File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/ELATCH_v.v Line: 6
Info (10041): Inferred latch for "Q[2]" at ELATCH_v.v(6) File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/ELATCH_v.v Line: 6
Info (10041): Inferred latch for "Q[3]" at ELATCH_v.v(6) File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/ELATCH_v.v Line: 6
Info (10041): Inferred latch for "Q[4]" at ELATCH_v.v(6) File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/ELATCH_v.v Line: 6
Info (10041): Inferred latch for "Q[5]" at ELATCH_v.v(6) File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/ELATCH_v.v Line: 6
Info (10041): Inferred latch for "Q[6]" at ELATCH_v.v(6) File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/ELATCH_v.v Line: 6
Info (10041): Inferred latch for "Q[7]" at ELATCH_v.v(6) File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/ELATCH_v.v Line: 6
Info (10041): Inferred latch for "Q[8]" at ELATCH_v.v(6) File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/ELATCH_v.v Line: 6
Info (10041): Inferred latch for "Q[9]" at ELATCH_v.v(6) File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/ELATCH_v.v Line: 6
Info (10041): Inferred latch for "Q[10]" at ELATCH_v.v(6) File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/ELATCH_v.v Line: 6
Info (10041): Inferred latch for "Q[11]" at ELATCH_v.v(6) File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/ELATCH_v.v Line: 6
Info (10041): Inferred latch for "Q[12]" at ELATCH_v.v(6) File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/ELATCH_v.v Line: 6
Info (10041): Inferred latch for "Q[13]" at ELATCH_v.v(6) File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/ELATCH_v.v Line: 6
Info (10041): Inferred latch for "Q[14]" at ELATCH_v.v(6) File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/ELATCH_v.v Line: 6
Info (10041): Inferred latch for "Q[15]" at ELATCH_v.v(6) File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/ELATCH_v.v Line: 6
Info (12128): Elaborating entity "MUX_v" for hierarchy "MUX_v:inst21"
Info (12128): Elaborating entity "RB_v" for hierarchy "RB_v:inst3"
Info (12128): Elaborating entity "LATCH_v" for hierarchy "LATCH_v:inst"
Warning (10240): Verilog HDL Always Construct warning at LATCH_v.v(5): inferring latch(es) for variable "Q", which holds its previous value in one or more paths through the always construct File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/LATCH_v.v Line: 5
Info (10041): Inferred latch for "Q[0]" at LATCH_v.v(5) File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/LATCH_v.v Line: 5
Info (10041): Inferred latch for "Q[1]" at LATCH_v.v(5) File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/LATCH_v.v Line: 5
Info (10041): Inferred latch for "Q[2]" at LATCH_v.v(5) File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/LATCH_v.v Line: 5
Info (10041): Inferred latch for "Q[3]" at LATCH_v.v(5) File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/LATCH_v.v Line: 5
Info (10041): Inferred latch for "Q[4]" at LATCH_v.v(5) File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/LATCH_v.v Line: 5
Info (10041): Inferred latch for "Q[5]" at LATCH_v.v(5) File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/LATCH_v.v Line: 5
Info (10041): Inferred latch for "Q[6]" at LATCH_v.v(5) File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/LATCH_v.v Line: 5
Info (10041): Inferred latch for "Q[7]" at LATCH_v.v(5) File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/LATCH_v.v Line: 5
Info (10041): Inferred latch for "Q[8]" at LATCH_v.v(5) File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/LATCH_v.v Line: 5
Info (10041): Inferred latch for "Q[9]" at LATCH_v.v(5) File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/LATCH_v.v Line: 5
Info (10041): Inferred latch for "Q[10]" at LATCH_v.v(5) File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/LATCH_v.v Line: 5
Info (10041): Inferred latch for "Q[11]" at LATCH_v.v(5) File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/LATCH_v.v Line: 5
Info (10041): Inferred latch for "Q[12]" at LATCH_v.v(5) File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/LATCH_v.v Line: 5
Info (10041): Inferred latch for "Q[13]" at LATCH_v.v(5) File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/LATCH_v.v Line: 5
Info (10041): Inferred latch for "Q[14]" at LATCH_v.v(5) File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/LATCH_v.v Line: 5
Info (10041): Inferred latch for "Q[15]" at LATCH_v.v(5) File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/LATCH_v.v Line: 5
Info (12128): Elaborating entity "SH_v" for hierarchy "SH_v:inst1"
Info (12128): Elaborating entity "DATA" for hierarchy "DATA:inst2"
Info (12128): Elaborating entity "altsyncram" for hierarchy "DATA:inst2|altsyncram:altsyncram_component" File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/DATA.v Line: 86
Info (12130): Elaborated megafunction instantiation "DATA:inst2|altsyncram:altsyncram_component" File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/DATA.v Line: 86
Info (12133): Instantiated megafunction "DATA:inst2|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/DATA.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "data.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_p1h1.tdf
    Info (12023): Found entity 1: altsyncram_p1h1 File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/db/altsyncram_p1h1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_p1h1" for hierarchy "DATA:inst2|altsyncram:altsyncram_component|altsyncram_p1h1:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "MUXK_v" for hierarchy "MUXK_v:inst20"
Info (13014): Ignored 32 buffer(s)
    Info (13016): Ignored 32 CARRY_SUM buffer(s)
Warning (276027): Inferred dual-clock RAM node "RB_v:inst3|R_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "RB_v:inst3|R_rtl_1" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (276014): Found 5 instances of uninferred RAM logic
    Info (276004): RAM logic "ROM_v:inst11|ROM3" is uninferred due to inappropriate RAM size File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/ROM_v.v Line: 7
    Info (276004): RAM logic "ROM_v:inst11|ROM4" is uninferred due to inappropriate RAM size File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/ROM_v.v Line: 8
    Info (276004): RAM logic "ROM_v:inst11|ROM2" is uninferred due to inappropriate RAM size File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/ROM_v.v Line: 6
    Info (276004): RAM logic "ROM_v:inst11|ROM1" is uninferred due to inappropriate RAM size File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/ROM_v.v Line: 5
    Info (276004): RAM logic "ROM_v:inst11|ROM0" is uninferred due to inappropriate RAM size File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/ROM_v.v Line: 4
Critical Warning (127005): Memory depth (16) in the design file differs from memory depth (11) in the Memory Initialization File "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/db/EV21.ram3_ROM_v_58e5cf4.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (8) in the design file differs from memory depth (7) in the Memory Initialization File "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/db/EV21.ram4_ROM_v_58e5cf4.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (16) in the design file differs from memory depth (9) in the Memory Initialization File "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/db/EV21.ram2_ROM_v_58e5cf4.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (16) in the design file differs from memory depth (12) in the Memory Initialization File "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/db/EV21.ram1_ROM_v_58e5cf4.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (8) in the design file differs from memory depth (7) in the Memory Initialization File "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/db/EV21.ram0_ROM_v_58e5cf4.hdl.mif" -- setting initial value for remaining addresses to 0
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "RB_v:inst3|R_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 35
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 35
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "RB_v:inst3|R_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 35
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 35
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "RB_v:inst3|altsyncram:R_rtl_0"
Info (12133): Instantiated megafunction "RB_v:inst3|altsyncram:R_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "35"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "35"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7fe1.tdf
    Info (12023): Found entity 1: altsyncram_7fe1 File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/db/altsyncram_7fe1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "RB_v:inst3|altsyncram:R_rtl_1"
Info (12133): Instantiated megafunction "RB_v:inst3|altsyncram:R_rtl_1" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "35"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "35"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Warning (13012): Latch ALU:inst6|SELEC_ALU:inst6|C[15] has unsafe behavior File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/SELEC_ALU.v Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EFF_v:inst16|Q[18] File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/EFF_v.v Line: 5
Warning (13012): Latch ALU:inst6|SELEC_ALU:inst6|C[14] has unsafe behavior File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/SELEC_ALU.v Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EFF_v:inst16|Q[18] File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/EFF_v.v Line: 5
Warning (13012): Latch ALU:inst6|SELEC_ALU:inst6|C[13] has unsafe behavior File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/SELEC_ALU.v Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EFF_v:inst16|Q[18] File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/EFF_v.v Line: 5
Warning (13012): Latch ALU:inst6|SELEC_ALU:inst6|C[12] has unsafe behavior File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/SELEC_ALU.v Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EFF_v:inst16|Q[18] File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/EFF_v.v Line: 5
Warning (13012): Latch ALU:inst6|SELEC_ALU:inst6|C[11] has unsafe behavior File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/SELEC_ALU.v Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EFF_v:inst16|Q[18] File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/EFF_v.v Line: 5
Warning (13012): Latch ALU:inst6|SELEC_ALU:inst6|C[10] has unsafe behavior File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/SELEC_ALU.v Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EFF_v:inst16|Q[18] File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/EFF_v.v Line: 5
Warning (13012): Latch ALU:inst6|SELEC_ALU:inst6|C[9] has unsafe behavior File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/SELEC_ALU.v Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EFF_v:inst16|Q[18] File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/EFF_v.v Line: 5
Warning (13012): Latch ALU:inst6|SELEC_ALU:inst6|C[8] has unsafe behavior File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/SELEC_ALU.v Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EFF_v:inst16|Q[18] File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/EFF_v.v Line: 5
Warning (13012): Latch ALU:inst6|SELEC_ALU:inst6|C[7] has unsafe behavior File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/SELEC_ALU.v Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EFF_v:inst16|Q[18] File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/EFF_v.v Line: 5
Warning (13012): Latch ALU:inst6|SELEC_ALU:inst6|C[6] has unsafe behavior File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/SELEC_ALU.v Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EFF_v:inst16|Q[18] File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/EFF_v.v Line: 5
Warning (13012): Latch ALU:inst6|SELEC_ALU:inst6|C[5] has unsafe behavior File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/SELEC_ALU.v Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EFF_v:inst16|Q[18] File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/EFF_v.v Line: 5
Warning (13012): Latch ALU:inst6|SELEC_ALU:inst6|C[4] has unsafe behavior File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/SELEC_ALU.v Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EFF_v:inst16|Q[18] File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/EFF_v.v Line: 5
Warning (13012): Latch ALU:inst6|SELEC_ALU:inst6|C[3] has unsafe behavior File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/SELEC_ALU.v Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EFF_v:inst16|Q[18] File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/EFF_v.v Line: 5
Warning (13012): Latch ALU:inst6|SELEC_ALU:inst6|C[2] has unsafe behavior File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/SELEC_ALU.v Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EFF_v:inst16|Q[18] File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/EFF_v.v Line: 5
Warning (13012): Latch ALU:inst6|SELEC_ALU:inst6|C[1] has unsafe behavior File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/SELEC_ALU.v Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EFF_v:inst16|Q[18] File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/EFF_v.v Line: 5
Warning (13012): Latch ALU:inst6|SELEC_ALU:inst6|C[0] has unsafe behavior File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/SELEC_ALU.v Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EFF_v:inst16|Q[17] File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/EFF_v.v Line: 5
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "outMIR0A[4]" is stuck at GND
    Warning (13410): Pin "outMIR0A[3]" is stuck at GND
    Warning (13410): Pin "outMIR0A[2]" is stuck at GND
    Warning (13410): Pin "outMIR0A[0]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/output_files/EV21.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1255 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 1 input pins
    Info (21059): Implemented 161 output pins
    Info (21061): Implemented 1026 logic cells
    Info (21064): Implemented 64 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 2 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 94 warnings
    Info: Peak virtual memory: 4811 megabytes
    Info: Processing ended: Tue Jun 22 13:56:00 2021
    Info: Elapsed time: 00:00:21
    Info: Total CPU time (on all processors): 00:00:44


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/output_files/EV21.map.smsg.


