#### Lecture 01: Introduction

```mermaid
graph LR
A{{Editor}} --> B(Source code) --> C{{Compiler}} --> D(Object code) --> E{{Linker}} --> F(Executable code)
style A fill:#f96
style C fill:#f96
style E fill:#f96

```

`HelloWorld.c` $\to$ `HelloWorld.s` $\to$ `HelloWorld.o`

## Lecture 02: C Programming

```C
// preprocessor directives
// main function header
int main(void) {
	// variable declarations
	// executable statements
}
```

#### Preprocessor directives:

- Header file: `#include <stdio.h>`
- Macro expansion: `#define PI 3.14`
- Conditional compilation

#### Variable declarations:

Every variable has a data type, implicit type conversions supported

Identifier case sensitive, must not begin with digit

Without initialisation, variable contains an unknown value **(not 0)**

`'A'` (`char` type) $\neq$ `"A"` (`String` type, contain a `null` operator)

#### Executable statements:

- Input data / output result

	`lf`: placeholder for float for `scanf`

	Escape sequence: `\"`, `%%`

- Computation

	- Truth values:

		No boolean, `0` is `false`, any other value is `true`

	- Operators:

		`&&`/`||`: logical operators

		`&`/`|`: bitwise operators

	- Selection structures:

		```C
		switch (<variable/expression>) {
		  case value:
				...
				break;
			...
			default:
				...
		}
		```

## Lecture 03: Number Systems

#### Decimal to Binary Conversion:

Whole numbers: division by 2, LSB to MSB

Fractions: multiplication by 2, MSB to LSB

#### Sign-and-Magnitude:

$\left[-2^{n-1} +1, \, 2^{n-1} -1\right]$, invert sign bit for negation

#### 1s Complement:

$\left[-2^{n-1} +1, \, 2^{n-1} -1\right]$, invert all bits for negation

**Addition / Subtraction:**

1. If there is carry-out of MSB, $+1$ to result
2. Overflow if result is opposite sign of both operands

#### 2s Complement:

$\left[-2^{n-1}, \, 2^{n-1} -1\right]$, invert all bits and $+1$ for negation

**Addition / Subtraction:**

1. Ignore carry out of MSB
2. Overflow if
	1. Carry-in and carry-out of MSB are different
	2. Result opposite sign of both operands

#### Excess:

Translate entire representation

| Value | Binary | Value | Sign & Mag | 1s Comp | 2s Comp |
| ----- | ------ | ----- | ---------- | ------- | ------- |
| `+7`  | `0111` | `-0`  | `1000`     | `1111`  | $\sim$  |
| `+6`  | `0110` | `-1`  | `1001`     | `1110`  | `1111`  |
| `+5`  | `0101` | `-2`  | `1010`     | `1101`  | `1110`  |
| `+4`  | `0100` | `-3`  | `1011`     | `1100`  | `1101`  |
| `+3`  | `0011` | `-4`  | `1100`     | `1011`  | `1100`  |
| `+2`  | `0010` | `-5`  | `1101`     | `1010`  | `1011`  |
| `+1`  | `0001` | `-6`  | `1110`     | `1001`  | `1010`  |
| `+0`  | `0000` | `-7`  | `1111`     | `1000`  | `1001`  |
|       |        | `-8`  |            |         | `1000`  |

#### IEEE 754 Floating-Point Representation:

- Sign (1 bit): `0` for `+`, `1` for `-`
- Exponent (8 bit): excess-127
- Mantissa(23 bit): normalised with implicit leading bit `1`

## Lecture 04: Pointers and Functions

#### Pointers:

Address operator `&`, dereferencing operator `*`

Declaration `type *name`, format specifier `%p`

Increment: `p++` will increment `sizeof(type)`

#### Functions:

```c
// function prototype
return_type function_name(param_type);
int main(void) {...}
// function definition
return_type function_name(param_type, param) {
  ...
}
```

Pass-by-value, use pointers to modify variable outside lexical scoping

```c
void swap(int *, int *);
int main(void) {
  int a = 0; int b = 1;
  swap(&a, &b);
  return 0;
}
void swap(int *ptr1, int *ptr2) {
  int temp;
  temp = *ptr1; *ptr1 = *ptr2; *ptr2 = temp;
}

// using bitwise operator
void swap(int *a, int* b) {
  *a = *a ^ *b;
  *b = *a ^ *b;
  *a = *a ^ *b;
}
```

## Lecture 05: Arrays, Strings and Structures

#### Arrays:

```c
// declaration: type, name, size
int a[3] = {1, 2, 3};
// length automatically inferred
int b[] = {4, 5, 6};
// remaining initialised to 0
int c[10] = {7, 8, 9};
```

Array name refers to address of first element i.e. `&arr[0]`

Fixed pointer, cannot do assignment or be altered

No need to pass its address to function

No need to put size inside `[]` during function declaration

#### Strings:

Array of `char` terminated by null character `\0`

Read:

- `fgets(str, size, stdin)`, may need to replace `\n` with `\0`
- `scanf("%s", str)`, stop at first space

Print:

- `puts(str)`
- `printf("%s\n", str)`

Functions:

- `strlen(s)`
- `str<n>cmp(s1, s2<, n>)`
	- `0` if `s1 == s2`, `-ve` if `s1 < s2`, `+ve` if `s1 > s2`
- `str<n>cpy(s1, s2<, n>)`

#### Structures:

```c
// definition only, no memory allocated
typedef struct {
	type1 member1;
  type2 member2;
}struct_name;
```

Can do assignments, entire structure copied

Need to pass in address to function

`.` operator to access member of structure variable

`.` has higher precedence than `*`

`struct_ptr->member` is shortcut for `(*struct_ptr).member`

## Lecture 07-09: MIPS

#### Load-store Model:

Load data from memory into 32 registers in processor to avoid frequent access, store data after computation

#### Assembly Language:

Each line contains at most 1 instruction

`op  dest,  src1,  src2` $\to$ `dest = src1 op src2`

16-bit 2s complement

#### Arithmetic Operations:

```assembly
add $s0, $s1, $s2		# addition
sub $s0, $s1, $s2 	# subtraction
addi $s0, $s0, 1 		# add immediate
add $s0, $s1, $zero # register 0 for assignment
```

No `subi`, can just `addi` a negative integer

#### 1. Logical Operations:

##### Shifting:

```assembly
sll $s0, $s0, 3 # var *= 8 (2^3)
srl $s0, $s0, 2 # car /= 4 (2^2)
```

##### Bitwise:

```assembly
# AND (masking operation)
and $t0, $t1, $t2 
# OR (force bits to 1)
and $t0, $t1, $t2 
# NOR (implement NOT)
nor $t0, $t0, $zero
# XOR (implement NOT)
xor $t0, $t0, $t1 # t1 = 1
```

AND masking:

- `0` for positions to be ignored: turn to `0`

- `1` for positions to be copied

OR forcing:

- `0` for positions to be copied
- `1` for positions to be forced: turn to `1`
- `ori` use zero extension, need `lui` if negative

#### 2. Memory Instructions:

```assembly
lw $t0, 4($s0)	# load word
sw $t0, 12($s0)	# store word
lb $t1, 3($s1)	# load byte
sb $t1, 5($s1)	# store byte
```

Registers do not have data type

Consecutive word addresses differ by 4 bytes (alignment)

#### 3. Decisions:

```assembly
# conditional
bne $s0, $s1, If 		# branch if equal
beq $s2, $s3, Else	# branch if not equal
# unconditional
j Loop							# jump
# other
slt $t0, $s1, $s2		# set on less than
# $t0 = 1 if $s1 < $s2, else $t0 = 0
```

#### Instruction Formats:

32 bits fixed length

##### 1. R-format: `op $rd, $rs, $rt`

`opcode 6|rs 5|rt 5|rd 5|shamt 5|funct 6`

`rd` receive result, `shamt = 0` for all non-shift instructions

##### 2. I-format: `op $rt, $rs, immd`

`opcode 6|rs 5|rt 5|immd 16`

`rt` receive result, `immd` 2's complement $[-2^{15}, \,2^{15} - 1]$

`immd` = number of words from `PC + 4`

##### 3. J-format: `op immd`

`opcode 6|immd 26`

32 bit memory address = 4 MSB from PC + 26 from immd + 2 from alignment

#### Addressing Modes:

- Register
- Immediate (`addi`, `andi`, `ori`, `slti`)
- Base (`lw`, `sw`)
- PC-relative (`beq, bne`)
- Pseudo-direct (`j`)

## Lecture 10: ISA

5 concepts in ISA design

#### 1. Data Storage:

Stack, Accumulator, Register-Register, Memory-Memory

#### 2. Memory Addressing Modes:

Big-endian: MSB at lowest address

Little-endian: LSB at lowest address

#### 3. Operations in Instruction Set:

Make common instructions fast

#### 4. Instruction Formats:

1. Variable-length (CISC)

	Multi-step fetch and decode

2. Fixed-length (RISC)

	Easy fetch and decode

3. Hybrid

#### 5. Encoding the Instruction Set:

Opcode has variable lengths to avoid wasted bits, e.g.

Type-A `opcode 6|operand 5|operand 5`

Type-B `opcode 11|operand 5`

Maximise least restricted case (type-B) to have maximum number of instructions

## Lecture 11: Datapath

#### 1. Fetch Stage:

`PC` fetch instruction from mem, `PC += 4`

#### 2. Decode Stage:

Read `opcode` and data from all necessary registers

#### 3. ALU Stage:

Inputs: 2 * 32-bit

Control: 4-bit to decide operation

Outputs: results of operation, 1-bit `isZero` signal

#### 4. Memory Stage:

Inputs: memory address, data to be written for store

Control: `MemRead` or `MemWrite`, only one asserted

Output: data read from memory for load

#### 5. Register Write Stage:

No write for store, branch, jump

## Lecture 12: Control

All `MUX` top `0` bottom `1` expect `MemToReg`

Two-level decoding

##### 1. Generate 2-bit `ALUop` from `opcode`

|           | `ALUop` | `RegDst` | `ALUSrc` | `MemToReg` | `RegWrite` | `MemRead` | `MemWrite` | `Branch` |
| --------- | :-----: | :------: | :------: | :--------: | :--------: | :-------: | :--------: | :------: |
| **`lw`**  |  `00`   |   `0`    |   `1`    |    `1`     |    `1`     |    `1`    |    `0`     |   `0`    |
| **`sw`**  |  `00`   |   `X`    |   `1`    |    `X`     |    `0`     |    `0`    |    `1`     |   `0`    |
| **`beq`** |  `01`   |   `X`    |   `0`    |    `X`     |    `0`     |    `0`    |    `0`     |   `1`    |
| **R**     |  `10`   |   `1`    |   `0`    |    `0`     |    `1`     |    `0`    |    `0`     |   `0`    |

##### 2. Generate 4-bit `ALUcontrol` from `ALUop` and `funct`

| `ALUcontrol` | A invert | B invert | Operation | Function |
| :----------: | :------: | :------: | :-------: | :------: |
|    `0000`    |   `0`    |   `0`    |   `00`    |  `AND`   |
|    `0001`    |   `0`    |   `0`    |   `01`    |   `OR`   |
|    `0010`    |   `0`    |   `0`    |   `10`    |  `add`   |
|    `0110`    |   `0`    |   `1`    |   `10`    |  `sub`   |
|    `1100`    |   `1`    |   `1`    |   `00`    |  `NOR`   |

## Lecture 13: Boolean Algebra

#### Precedence and Theorems:

$' >\bullet > +$

| Theorems     | Statements                                                   |
| ------------ | ------------------------------------------------------------ |
| Identity     | $A + 0 = A$<br />$A \cdot 1 = A$                             |
| Inverse      | $A + A' = 1$<br />$A \cdot A' = 0$                           |
| Commutative  | $A + B = B + A$<br />$A \cdot B = B \cdot A$                 |
| Associative  | $A + (B + C) = (A + B) + C$<br />$A \cdot (B \cdot C) = (A \cdot B) \cdot C$ |
| Distributive | $A \cdot (B + C) = (A \cdot B) + (A \cdot C)$<br />$A + (B \cdot C) = (A + B) \cdot (A + C)$ |
| Idempotency  | $X + X = X$<br />$X \cdot X = X$                             |
| One/Zero     | $X + 1 = 1$<br />$X \cdot 0 = 0$                             |
| Involution   | $(X')' = X$                                                  |
| Absorption 1 | $X + X \cdot Y = X$<br />$X \cdot (X + Y) = X$               |
| Absorption 2 | $X + (X' \cdot Y) = X + Y$<br />$X \cdot (X' + Y) = X \cdot Y$ |
| De Morgan's  | $(X + Y)' = X' \cdot Y'$<br />$(X \cdot Y)' = X' + Y'$       |
| Consensus    | $X \cdot Y + X' \cdot Z + Y \cdot Z = X \cdot Y + X' \cdot Z$<br />$(X + Y) \cdot (X' + Z) \cdot (Y + Z) = (X + Y) \cdot (X' + Z)$ |

#### Duality:

Boolean equation remains valid if $\bullet/+$ and $0/1$ are interchanged

#### Standard forms:

All boolean expressions can be expressed in SOP or POS

#### Minterms and Maxterms:

|     Term     | Minterm |   Term   | Maxterm |
| :----------: | :-----: | :------: | :-----: |
| $x'\cdot y'$ |  `m0`   | $x'+ y'$ |  `M3`   |
| $x'\cdot y$  |  `m1`   | $x' + y$ |  `M2`   |
| $x \cdot y'$ |  `m2`   | $x + y'$ |  `M1`   |
| $x \cdot y$  |  `m3`   | $x + y$  |  `M0`   |

Minterm is complement of maxterm

$\displaystyle \sum m(\dots) \, \prod M(\dots)$

$m\alpha \cdot m\beta = 0, \, M\alpha + M\beta = 1$

## Lecture 14: Logic Circuits

$\{\text{AND, OR, NOT}\}$, $\{\text{NAND}\}$, $\{\text{NOR}\}$

SOP: 2 level AND-OR  / 2 level NAND

POS: 2 level OR-AND / 2 level NOR

## Lecture 15: Simplification

#### K-maps:

Each cell in $n$-variable K-map has $n$ adjacent neighbours

Don't care conditions help simplify expression further

**PI**: product term by combining maximum possible number of minterms

**EPI**: PI that includes at least one minterm not covered by any other PI

##### To obtain SOP:

1. Circle all PIs
2. Identify and select all EPIs
3. Select minimum subset of remaining PIs

##### To obtain POS:

1. Invert K-map
2. Group and obtain SOP
3. Invert again

## Lecture 17: Combinational Circuits

#### Gate level design:

1. State Problem
2. Determine inputs and outputs
3. Draw truth table / K-map
4. Obtain simplified boolean functions
5. Draw logic diagram

#### Block level design:

e.g. 4-bit ripple-carry adder by cascading 4 full adder

#### Summary of Arithmetic Circuits:

- Half adder
- Full adder
- 4-bit parallel adder
- Magnitude comparator

#### Circuit Delays:

Given logic gate with delay $t$, if inputs are stable at times $t_1, t_2, \dots, t_n$, then earliest time in which the output will be stable is $\max(t_1, t_2, \dots, t_n) + t$

Max delay for n-bit ripple-carry adder: $((n - 1) \times 2 + 3)t$

## Lecture 18: MSI Components

one-enable vs zero-enable

active high vs active low

#### Decoder:

$n$ inputs $\to 2^n$ outputs

##### Implementing Functions:

Combinational circuits with $n$ inputs and $m$ outputs can be implemented with $n:2^n$ decoder and $m$ logic gates

Minterms: active high + OR / active low + NAND

Maxterms: active high + NOR / active low + AND

#### Encoder:

$2^n$ inputs $\to n$ outputs

Priority encoder: if $\geq 1$ input equal to 1, input with highest priority takes precedence

#### Demultiplexer:

$n$ inputs $\to 2^n$ outputs

Identical to decoder with enable

#### Multiplexer:

$2^n$ inputs $\to 1$ output with $n$ selection lines

Made from $n:2^n$ decoder and $2^n$ input lines, one to each AND gate

$Y = I_0 \cdot m_0 + I_1 \cdot m_1 + I_2 \cdot m_2 + I_3 \cdot m_3$

IC Package: selection and enable inputs common to all MUX within package

Larger MUX can be constructed from smaller MUX

##### Implementing Functions ($n$ inputs):

- $2^n:1$ MUX
	1. Express in sum of minterms
	2. $n$ variables as $n$ selection lines
	3. $1$ on data line if minterm, $0$ otherwise
- $2^{(n-1)}:1$ MUX
	1. Express in sum of minterms
	2. Reserve one variable for input lines
	3. Truth table, group inputs by selection line values

## Lecture 19: Sequential Logic

Latches: edge-triggered, asynchronous

FLip-flops: pulse-triggered, synchronous

$m$ flip-flops, $n$ inputs $\to 2^{m+n}$ rows in state table

#### Characteristic Tables:

|  J   |  K   |      Q+       |
| :--: | :--: | :-----------: |
| `0`  | `0`  | Q (no change) |
| `0`  | `1`  |  `0` (reset)  |
| `1`  | `0`  |   `1` (set)   |
| `1`  | `1`  |  Q' (toggle)  |

|  S   |  R   |      Q+       |
| :--: | :--: | :-----------: |
| `0`  | `0`  | Q (no change) |
| `0`  | `1`  |  `0` (reset)  |
| `1`  | `0`  |   `1` (set)   |
| `1`  | `1`  |    invalid    |

|  D   |     Q+      |
| :--: | :---------: |
| `0`  | `0` (reset) |
| `1`  |  `1` (set)  |

|  T   |      Q+       |
| :--: | :-----------: |
| `0`  | Q (no change) |
| `1`  |  Q' (toggle)  |

#### Excitation Table:

|  Q   |  Q+  |  JK  |  SR  |  D   |  T   |
| :--: | :--: | :--: | :--: | :--: | :--: |
| `0`  | `0`  | `0X` | `0X` | `0`  | `0`  |
| `0`  | `1`  | `1X` | `10` | `1`  | `1`  |
| `1`  | `0`  | `X1` | `01` | `0`  | `1`  |
| `1`  | `1`  | `X0` | `X0` | `1`  | `0`  |

#### Design:

1. Derive state table
2. number of flip-flops = $\log_2S$ (number of states)
3. Derive excitation and output table
4. Derive flip-flop input functions from K-map (unused as don't care condition)

## Lecture 20-21: Pipelining

**F**etch, **D**ecode, **E**xecute, **M**emory, **W**rite

#### Performance:

1. Single cycle

	$\text{Time}_{\text{seq}} = I \times \sum^N_{k = 1} T_k$

2. Multi cycle

	$\text{Time}_{\text{multi}} = I \times \text{Average CPI} \times \max(T_k)$

3. Pipeline

	$\text{Time}_{\text{pipeline}} = (I + N - 1) \times (\max(T_k) + T_d)$

	Ideal speedup $\approx N$

#### Pipeline Hazards:

##### 1. Structural Hazards:

Simultaneous use of hardware (memory and register)

*Solutions:*

1. Stall pipeline

2. Separate instruction and data memory

	Split register cycle into half writing half reading

##### 2. Data Hazards:

Read after write, stale result

*Solutions:*

1. Forward result, bypass data from register $(\texttt{E} \to \texttt{E})$
2. Stall pipeline for 1 cycle during $\texttt{lw}$ $(\texttt{M} \to \texttt{E})$

##### 3. Control Hazards:

Stall 3 cycles for fetching correct instructions

*Solutions:*

1. Early branching

	Register comparison and decision made in stage 2 $(\texttt{D})$, stall 1 cycle

	Problems:

	- Register involved in comparison produced by preceding instruction, stall 2 cycles
	- $\texttt{lw}$ followed by branch, stall 3 cycles, no improvement

2. Branch prediction

	All branches assumed not taken

	Flush successor instructions if taken

3. Delayed branching

	Move instructions to branch-delay slots

	Instructions executed regardless of branch outcome

	If no instructions can be found, add $\texttt{nop}$ instruction

## Lecture 22-23: Cache

Temporal locality / Spatial locality

$\begin{aligned} \text{Average Access Time } = & \text{ Hit Rate} \times \text{Hit Time } + \\ & (1 - \text{Hit Rate}) \times \text{Miss Penalty} \end{aligned}$

#### Cache Misses:

- Compulsory
- Conflict
- Capacity

#### Handling Cache Misses:

##### Read Miss:

â€‹	Load data into cache

##### Write Miss:

 1. Write allocate

	Change only required word, follow write policy

 2. Write around

	Do not load to cache, write to main memory directly

#### Write Policy:

1. Write-through

	Write to both cache and main memory

	Problem: slow speed

	Solution: write buffer

2. Write-back

	Write to main memory only when cache block is evicted

	Problem: wasteful if write back every block

	Solution: add an additional dirty bit

#### Direct Mapping:

$\texttt{[Tag (32-N-M)][Index M][Offset N]}$

Cache block size: $2^N$ bytes

Number of cache blocks: $2^M$

Cache Hit $= \texttt{[Tag Matches]} \land \texttt{[Valid]}$

#### Set Associative:

$\texttt{[Tag (32-N-M)][Index M][Offset N]}$

Cache block size: $2^N$ bytes

Number of cache sets: $2^M$

Each set contains $\texttt{N}$ cache blocks

Need to simultaneously search all tags in the set

#### Fully Associative:

$\texttt{[Tag (32-N)][Offset N]}$

Cache block size: $2^N$

Can be placed at any location, need to search all cache blocks
