<?xml version="1.0" encoding="UTF-8"?>
<Root VersionMajor="1" VersionMinor="15">
  <GenAppInfo Name="Vivado" Version="2022.1" CL="3510589" TimeStamp="Thu Mar 31 07:42:58 2022"/>
  <DSA Vendor="xilinx" BoardId="u250" Name="gen3x16_xdma_4_1" VersionMajor="202210" VersionMinor="1" Description="" FeatureRomTimestamp="0" DcpLogicFunctionStripped="false" DcpEncrypt="false" Unified="true" Fixed="false" DefaultOutputType="xclbin">
    <Build UsesPR="false" PlatformState="pre_synth" AcceleratorBinaryContent="bitstream" ValidBinaryContentValues="dcp,bitstream" TopModuleName="pfm_top_wrapper"/>
    <Board Name="xilinx.com:au250:1.4" Vendor="xilinx.com" Part="xcu250-figd2104-2L-e" BoardPart="xilinx.com:au250:part0:1.4">
      <Memories>
        <Memory Name="static_region_sim_ddr_0" Type="ddr4" Size="16GB" LowestAddress="343597383680" HighestAddress="360777252863">
          <Config>
            <Param Name="AXI_ARBITRATION_SCHEME" Value="RD_PRI_REG"/>
            <Param Name="BURST_LENGTH" Value="8"/>
            <Param Name="C0.APP_ADDR_WIDTH" Value="31"/>
            <Param Name="C0.APP_DATA_WIDTH" Value="512"/>
            <Param Name="C0.ControllerType" Value="DDR4_SDRAM"/>
            <Param Name="C0.DDR4_ADDR_WIDTH" Value="17"/>
            <Param Name="C0.DDR4_AXI_ADDR_WIDTH" Value="34"/>
            <Param Name="C0.DDR4_AXI_DATA_WIDTH" Value="512"/>
            <Param Name="C0.DDR4_AXI_ID_WIDTH" Value="1"/>
            <Param Name="C0.DDR4_AutoPrecharge" Value="false"/>
            <Param Name="C0.DDR4_AxiNarrowBurst" Value="false"/>
            <Param Name="C0.DDR4_BANK_GROUP_WIDTH" Value="2"/>
            <Param Name="C0.DDR4_BANK_WIDTH" Value="2"/>
            <Param Name="C0.DDR4_CL" Value="0"/>
            <Param Name="C0.DDR4_COLUMN_WIDTH" Value="10"/>
            <Param Name="C0.DDR4_CWL" Value="0"/>
            <Param Name="C0.DDR4_Mem_Add_Map" Value="ROW_COLUMN_BANK_INTLV"/>
            <Param Name="C0.DDR4_Ordering" Value="Normal"/>
            <Param Name="C0.DDR4_RANK_WIDTH" Value="1"/>
            <Param Name="C0.DDR4_ROW_WIDTH" Value="17"/>
            <Param Name="C0.DDR4_tCK" Value="833"/>
            <Param Name="C0.DDR4_tCKE" Value="0"/>
            <Param Name="C0.DDR4_tFAW" Value="16"/>
            <Param Name="C0.DDR4_tMRD" Value="2"/>
            <Param Name="C0.DDR4_tRAS" Value="39"/>
            <Param Name="C0.DDR4_tRCD" Value="17"/>
            <Param Name="C0.DDR4_tREFI" Value="9363"/>
            <Param Name="C0.DDR4_tRFC" Value="421"/>
            <Param Name="C0.DDR4_tRP" Value="17"/>
            <Param Name="C0.DDR4_tRRD" Value=""/>
            <Param Name="C0.DDR4_tRRD_L" Value="6"/>
            <Param Name="C0.DDR4_tRRD_S" Value="4"/>
            <Param Name="C0.DDR4_tRTP" Value="10"/>
            <Param Name="C0.DDR4_tWR" Value="19"/>
            <Param Name="C0.DDR4_tWTR" Value=""/>
            <Param Name="C0.DDR4_tWTR_L" Value="10"/>
            <Param Name="C0.DDR4_tWTR_S" Value="4"/>
            <Param Name="C0.DDR4_tXPR" Value="109"/>
            <Param Name="C0.DDR4_tZQCS" Value="128"/>
            <Param Name="C0.DDR4_tZQI" Value="0"/>
            <Param Name="C0.DDR4_tZQINIT" Value="256"/>
            <Param Name="CAS_LATENCY" Value="17"/>
            <Param Name="CAS_WRITE_LATENCY" Value="12"/>
            <Param Name="DATA_WIDTH" Value="72"/>
            <Param Name="MEMORY_PART" Value="MTA18ASF2G72PZ-2G3"/>
            <Param Name="MEM_ADDR_MAP" Value="ROW_COLUMN_BANK_INTLV"/>
            <Param Name="TIMEPERIOD_PS" Value="833"/>
          </Config>
        </Memory>
        <Memory Name="static_region_sim_ddr_0" Type="ddr4" Size="16GB" LowestAddress="343597383680" HighestAddress="360777252863">
          <Config>
            <Param Name="AXI_ARBITRATION_SCHEME" Value="RD_PRI_REG"/>
            <Param Name="BURST_LENGTH" Value="8"/>
            <Param Name="C0.APP_ADDR_WIDTH" Value="31"/>
            <Param Name="C0.APP_DATA_WIDTH" Value="512"/>
            <Param Name="C0.ControllerType" Value="DDR4_SDRAM"/>
            <Param Name="C0.DDR4_ADDR_WIDTH" Value="17"/>
            <Param Name="C0.DDR4_AXI_ADDR_WIDTH" Value="34"/>
            <Param Name="C0.DDR4_AXI_DATA_WIDTH" Value="512"/>
            <Param Name="C0.DDR4_AXI_ID_WIDTH" Value="1"/>
            <Param Name="C0.DDR4_AutoPrecharge" Value="false"/>
            <Param Name="C0.DDR4_AxiNarrowBurst" Value="false"/>
            <Param Name="C0.DDR4_BANK_GROUP_WIDTH" Value="2"/>
            <Param Name="C0.DDR4_BANK_WIDTH" Value="2"/>
            <Param Name="C0.DDR4_CL" Value="0"/>
            <Param Name="C0.DDR4_COLUMN_WIDTH" Value="10"/>
            <Param Name="C0.DDR4_CWL" Value="0"/>
            <Param Name="C0.DDR4_Mem_Add_Map" Value="ROW_COLUMN_BANK_INTLV"/>
            <Param Name="C0.DDR4_Ordering" Value="Normal"/>
            <Param Name="C0.DDR4_RANK_WIDTH" Value="1"/>
            <Param Name="C0.DDR4_ROW_WIDTH" Value="17"/>
            <Param Name="C0.DDR4_tCK" Value="833"/>
            <Param Name="C0.DDR4_tCKE" Value="0"/>
            <Param Name="C0.DDR4_tFAW" Value="16"/>
            <Param Name="C0.DDR4_tMRD" Value="2"/>
            <Param Name="C0.DDR4_tRAS" Value="39"/>
            <Param Name="C0.DDR4_tRCD" Value="17"/>
            <Param Name="C0.DDR4_tREFI" Value="9363"/>
            <Param Name="C0.DDR4_tRFC" Value="421"/>
            <Param Name="C0.DDR4_tRP" Value="17"/>
            <Param Name="C0.DDR4_tRRD" Value=""/>
            <Param Name="C0.DDR4_tRRD_L" Value="6"/>
            <Param Name="C0.DDR4_tRRD_S" Value="4"/>
            <Param Name="C0.DDR4_tRTP" Value="10"/>
            <Param Name="C0.DDR4_tWR" Value="19"/>
            <Param Name="C0.DDR4_tWTR" Value=""/>
            <Param Name="C0.DDR4_tWTR_L" Value="10"/>
            <Param Name="C0.DDR4_tWTR_S" Value="4"/>
            <Param Name="C0.DDR4_tXPR" Value="109"/>
            <Param Name="C0.DDR4_tZQCS" Value="128"/>
            <Param Name="C0.DDR4_tZQI" Value="0"/>
            <Param Name="C0.DDR4_tZQINIT" Value="256"/>
            <Param Name="CAS_LATENCY" Value="17"/>
            <Param Name="CAS_WRITE_LATENCY" Value="12"/>
            <Param Name="DATA_WIDTH" Value="72"/>
            <Param Name="MEMORY_PART" Value="MTA18ASF2G72PZ-2G3"/>
            <Param Name="MEM_ADDR_MAP" Value="ROW_COLUMN_BANK_INTLV"/>
            <Param Name="TIMEPERIOD_PS" Value="833"/>
          </Config>
        </Memory>
      </Memories>
      <Images>
        <Img Type="HDPI" File=""/>
        <Img Type="MDPI" File=""/>
        <Img Type="LDPI" File=""/>
      </Images>
      <PCIeId Vendor="" Device="" Subsystem=""/>
    </Board>
    <Devices>
      <Device Name="fpga0" Type="8" FpgaDevice="virtexuplus:xcu250:figd2104:-2L:e">
        <Core Name="OCL_REGION_0" Type="clc_region" ComputeUnits="60" InstancePath="pfm_top_wrapper/pfm_top_i/pfm_dynamic_inst" DRBDName="pfm_dynamic.bd"/>
      </Device>
    </Devices>
    <Files>
      <File Type="PRE_SYS_LINK_OVERLAY_TCL" Name="tcl_hooks/dynamic_prelink.tcl"/>
      <File Type="POST_SYS_LINK_OVERLAY_TCL" Name="tcl_hooks/dynamic_postlink.tcl"/>
      <File Type="HPFM" Name="hw_emu.hpfm"/>
      <File Type="REBUILD_TCL" Name="prj/rebuild.tcl"/>
      <File Type="TOP_BD" Name="prj/202210_1_dev.srcs/sources_1/bd/pfm_top/pfm_top.bd"/>
      <File Type="IP_REPO_PATH" Name="iprepo"/>
      <File Type="BOARD_REPO_PATH" Name="board"/>
      <File Type="EXT_META_JSON" Name="ext_metadata.json"/>
    </Files>
  </DSA>
</Root>
