TimeQuest Timing Analyzer report for dp_ram
Thu May 04 13:44:55 2017
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1000mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1000mV 85C Model Setup Summary
  8. Slow 1000mV 85C Model Hold Summary
  9. Slow 1000mV 85C Model Recovery Summary
 10. Slow 1000mV 85C Model Removal Summary
 11. Slow 1000mV 85C Model Minimum Pulse Width Summary
 12. Slow 1000mV 85C Model Setup: 'r_clk'
 13. Slow 1000mV 85C Model Setup: 'w_clk'
 14. Slow 1000mV 85C Model Hold: 'w_clk'
 15. Slow 1000mV 85C Model Hold: 'r_clk'
 16. Slow 1000mV 85C Model Minimum Pulse Width: 'r_clk'
 17. Slow 1000mV 85C Model Minimum Pulse Width: 'w_clk'
 18. Setup Times
 19. Hold Times
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Slow 1000mV 85C Model Metastability Report
 23. Slow 1000mV 0C Model Fmax Summary
 24. Slow 1000mV 0C Model Setup Summary
 25. Slow 1000mV 0C Model Hold Summary
 26. Slow 1000mV 0C Model Recovery Summary
 27. Slow 1000mV 0C Model Removal Summary
 28. Slow 1000mV 0C Model Minimum Pulse Width Summary
 29. Slow 1000mV 0C Model Setup: 'r_clk'
 30. Slow 1000mV 0C Model Setup: 'w_clk'
 31. Slow 1000mV 0C Model Hold: 'w_clk'
 32. Slow 1000mV 0C Model Hold: 'r_clk'
 33. Slow 1000mV 0C Model Minimum Pulse Width: 'r_clk'
 34. Slow 1000mV 0C Model Minimum Pulse Width: 'w_clk'
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Slow 1000mV 0C Model Metastability Report
 40. Fast 1000mV 0C Model Setup Summary
 41. Fast 1000mV 0C Model Hold Summary
 42. Fast 1000mV 0C Model Recovery Summary
 43. Fast 1000mV 0C Model Removal Summary
 44. Fast 1000mV 0C Model Minimum Pulse Width Summary
 45. Fast 1000mV 0C Model Setup: 'r_clk'
 46. Fast 1000mV 0C Model Setup: 'w_clk'
 47. Fast 1000mV 0C Model Hold: 'w_clk'
 48. Fast 1000mV 0C Model Hold: 'r_clk'
 49. Fast 1000mV 0C Model Minimum Pulse Width: 'r_clk'
 50. Fast 1000mV 0C Model Minimum Pulse Width: 'w_clk'
 51. Setup Times
 52. Hold Times
 53. Clock to Output Times
 54. Minimum Clock to Output Times
 55. Fast 1000mV 0C Model Metastability Report
 56. Multicorner Timing Analysis Summary
 57. Setup Times
 58. Hold Times
 59. Clock to Output Times
 60. Minimum Clock to Output Times
 61. Board Trace Model Assignments
 62. Input Transition Times
 63. Signal Integrity Metrics (Slow 1000mv 0c Model)
 64. Signal Integrity Metrics (Slow 1000mv 85c Model)
 65. Signal Integrity Metrics (Fast 1000mv 0c Model)
 66. Setup Transfers
 67. Hold Transfers
 68. Report TCCS
 69. Report RSKM
 70. Unconstrained Paths
 71. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name      ; dp_ram                                              ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE6E22C9L                                        ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; r_clk      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { r_clk } ;
; w_clk      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { w_clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+--------------------------------------------------+
; Slow 1000mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 151.06 MHz ; 151.06 MHz      ; r_clk      ;      ;
; 201.17 MHz ; 201.17 MHz      ; w_clk      ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1000mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; r_clk ; -5.620 ; -126.291           ;
; w_clk ; -3.971 ; -247.251           ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1000mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; w_clk ; 0.665 ; 0.000              ;
; r_clk ; 0.675 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1000mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1000mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1000mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; r_clk ; -3.000 ; -246.672                         ;
; w_clk ; -3.000 ; -224.520                         ;
+-------+--------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1000mV 85C Model Setup: 'r_clk'                                                                                                                                                 ;
+--------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.620 ; r_ctrl:r_ctrl_inst|addr[2]                        ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[5] ; r_clk        ; r_clk       ; 1.000        ; -0.116     ; 6.525      ;
; -5.548 ; r_ctrl:r_ctrl_inst|addr[2]                        ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[7] ; r_clk        ; r_clk       ; 1.000        ; -0.118     ; 6.451      ;
; -5.474 ; r_ctrl:r_ctrl_inst|addr[2]                        ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[0] ; r_clk        ; r_clk       ; 1.000        ; -0.119     ; 6.376      ;
; -5.284 ; r_ctrl:r_ctrl_inst|addr[2]                        ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[4] ; r_clk        ; r_clk       ; 1.000        ; -0.117     ; 6.188      ;
; -5.226 ; r_ctrl:r_ctrl_inst|addr[2]                        ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[6] ; r_clk        ; r_clk       ; 1.000        ; -0.118     ; 6.129      ;
; -5.200 ; r_ctrl:r_ctrl_inst|addr[1]                        ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[5] ; r_clk        ; r_clk       ; 1.000        ; -0.116     ; 6.105      ;
; -5.169 ; r_ctrl:r_ctrl_inst|addr[0]                        ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[7] ; r_clk        ; r_clk       ; 1.000        ; -0.118     ; 6.072      ;
; -5.158 ; r_ctrl:r_ctrl_inst|addr[2]                        ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[2] ; r_clk        ; r_clk       ; 1.000        ; -0.119     ; 6.060      ;
; -5.148 ; r_ctrl:r_ctrl_inst|addr[2]                        ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[3] ; r_clk        ; r_clk       ; 1.000        ; -0.118     ; 6.051      ;
; -5.119 ; r_ctrl:r_ctrl_inst|addr[1]                        ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[7] ; r_clk        ; r_clk       ; 1.000        ; -0.118     ; 6.022      ;
; -5.092 ; r_ctrl:r_ctrl_inst|addr[0]                        ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[0] ; r_clk        ; r_clk       ; 1.000        ; -0.119     ; 5.994      ;
; -5.072 ; r_ctrl:r_ctrl_inst|addr[2]                        ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[1] ; r_clk        ; r_clk       ; 1.000        ; -0.119     ; 5.974      ;
; -5.013 ; r_ctrl:r_ctrl_inst|addr[0]                        ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[4] ; r_clk        ; r_clk       ; 1.000        ; -0.117     ; 5.917      ;
; -4.849 ; r_ctrl:r_ctrl_inst|addr[0]                        ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[3] ; r_clk        ; r_clk       ; 1.000        ; -0.118     ; 5.752      ;
; -4.822 ; r_ctrl:r_ctrl_inst|addr[0]                        ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[6] ; r_clk        ; r_clk       ; 1.000        ; -0.118     ; 5.725      ;
; -4.817 ; r_ctrl:r_ctrl_inst|addr[0]                        ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[5] ; r_clk        ; r_clk       ; 1.000        ; -0.116     ; 5.722      ;
; -4.808 ; r_ctrl:r_ctrl_inst|addr[0]                        ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[2] ; r_clk        ; r_clk       ; 1.000        ; -0.119     ; 5.710      ;
; -4.782 ; r_ctrl:r_ctrl_inst|addr[0]                        ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[1] ; r_clk        ; r_clk       ; 1.000        ; -0.119     ; 5.684      ;
; -4.524 ; r_ctrl:r_ctrl_inst|addr[1]                        ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[0] ; r_clk        ; r_clk       ; 1.000        ; -0.119     ; 5.426      ;
; -4.502 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[16] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[0] ; r_clk        ; r_clk       ; 1.000        ; -0.122     ; 5.401      ;
; -4.484 ; r_ctrl:r_ctrl_inst|addr[1]                        ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[2] ; r_clk        ; r_clk       ; 1.000        ; -0.119     ; 5.386      ;
; -4.461 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[18] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[2] ; r_clk        ; r_clk       ; 1.000        ; -0.122     ; 5.360      ;
; -4.450 ; r_ctrl:r_ctrl_inst|addr[1]                        ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[4] ; r_clk        ; r_clk       ; 1.000        ; -0.117     ; 5.354      ;
; -4.442 ; r_ctrl:r_ctrl_inst|addr[1]                        ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[6] ; r_clk        ; r_clk       ; 1.000        ; -0.118     ; 5.345      ;
; -4.438 ; r_ctrl:r_ctrl_inst|addr[1]                        ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[3] ; r_clk        ; r_clk       ; 1.000        ; -0.118     ; 5.341      ;
; -4.386 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[13] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[5] ; r_clk        ; r_clk       ; 1.000        ; -0.111     ; 5.296      ;
; -4.355 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[20] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[4] ; r_clk        ; r_clk       ; 1.000        ; -0.120     ; 5.256      ;
; -4.309 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[9]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[1] ; r_clk        ; r_clk       ; 1.000        ; -0.120     ; 5.210      ;
; -4.243 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[21] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[5] ; r_clk        ; r_clk       ; 1.000        ; -0.119     ; 5.145      ;
; -4.240 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[22] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[6] ; r_clk        ; r_clk       ; 1.000        ; -0.121     ; 5.140      ;
; -4.235 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[31] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[7] ; r_clk        ; r_clk       ; 1.000        ; -0.116     ; 5.140      ;
; -4.205 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[24] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[0] ; r_clk        ; r_clk       ; 1.000        ; -0.117     ; 5.109      ;
; -4.183 ; r_ctrl:r_ctrl_inst|addr[1]                        ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[1] ; r_clk        ; r_clk       ; 1.000        ; -0.119     ; 5.085      ;
; -4.106 ; r_ctrl:r_ctrl_inst|addr[0]                        ; r_ctrl:r_ctrl_inst|r_empty                        ; r_clk        ; r_clk       ; 1.000        ; -0.120     ; 5.007      ;
; -4.080 ; r_ctrl:r_ctrl_inst|addr[0]                        ; r_ctrl:r_ctrl_inst|gaddr[1]                       ; r_clk        ; r_clk       ; 1.000        ; -0.120     ; 4.981      ;
; -4.010 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[11] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[3] ; r_clk        ; r_clk       ; 1.000        ; -0.119     ; 4.912      ;
; -3.818 ; r_ctrl:r_ctrl_inst|addr[1]                        ; r_ctrl:r_ctrl_inst|r_empty                        ; r_clk        ; r_clk       ; 1.000        ; -0.120     ; 4.719      ;
; -3.792 ; r_ctrl:r_ctrl_inst|addr[1]                        ; r_ctrl:r_ctrl_inst|gaddr[1]                       ; r_clk        ; r_clk       ; 1.000        ; -0.120     ; 4.693      ;
; -3.777 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[17] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[1] ; r_clk        ; r_clk       ; 1.000        ; -0.122     ; 4.676      ;
; -3.752 ; r_ctrl:r_ctrl_inst|r_empty                        ; r_ctrl:r_ctrl_inst|r_empty                        ; r_clk        ; r_clk       ; 1.000        ; -0.119     ; 4.654      ;
; -3.726 ; r_ctrl:r_ctrl_inst|r_empty                        ; r_ctrl:r_ctrl_inst|gaddr[1]                       ; r_clk        ; r_clk       ; 1.000        ; -0.119     ; 4.628      ;
; -3.555 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[0]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[0] ; r_clk        ; r_clk       ; 1.000        ; -0.120     ; 4.456      ;
; -3.526 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[2]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[2] ; r_clk        ; r_clk       ; 1.000        ; -0.119     ; 4.428      ;
; -3.493 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[15] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[7] ; r_clk        ; r_clk       ; 1.000        ; -0.119     ; 4.395      ;
; -3.486 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[40] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[0] ; r_clk        ; r_clk       ; 1.000        ; -0.117     ; 4.390      ;
; -3.478 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[4]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[4] ; r_clk        ; r_clk       ; 1.000        ; -0.118     ; 4.381      ;
; -3.433 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[19] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[3] ; r_clk        ; r_clk       ; 1.000        ; -0.121     ; 4.333      ;
; -3.387 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[5]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[5] ; r_clk        ; r_clk       ; 1.000        ; -0.114     ; 4.294      ;
; -3.376 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[23] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[7] ; r_clk        ; r_clk       ; 1.000        ; -0.121     ; 4.276      ;
; -3.301 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[26] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[2] ; r_clk        ; r_clk       ; 1.000        ; -0.119     ; 4.203      ;
; -3.221 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[27] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[3] ; r_clk        ; r_clk       ; 1.000        ; -0.116     ; 4.126      ;
; -3.180 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[28] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[4] ; r_clk        ; r_clk       ; 1.000        ; -0.115     ; 4.086      ;
; -3.166 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[30] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[6] ; r_clk        ; r_clk       ; 1.000        ; -0.117     ; 4.070      ;
; -3.154 ; r_ctrl:r_ctrl_inst|addr[2]                        ; r_ctrl:r_ctrl_inst|r_empty                        ; r_clk        ; r_clk       ; 1.000        ; -0.120     ; 4.055      ;
; -3.096 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[25] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[1] ; r_clk        ; r_clk       ; 1.000        ; -0.117     ; 4.000      ;
; -2.972 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[8]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[0] ; r_clk        ; r_clk       ; 1.000        ; -0.120     ; 3.873      ;
; -2.942 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[10] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[2] ; r_clk        ; r_clk       ; 1.000        ; -0.119     ; 3.844      ;
; -2.873 ; r_ctrl:r_ctrl_inst|addr[1]                        ; r_ctrl:r_ctrl_inst|addr[2]                        ; r_clk        ; r_clk       ; 1.000        ; -0.118     ; 3.776      ;
; -2.806 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[29] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[5] ; r_clk        ; r_clk       ; 1.000        ; -0.114     ; 3.713      ;
; -2.796 ; r_ctrl:r_ctrl_inst|addr[1]                        ; r_ctrl:r_ctrl_inst|addr[3]                        ; r_clk        ; r_clk       ; 1.000        ; -0.120     ; 3.697      ;
; -2.785 ; r_ctrl:r_ctrl_inst|addr[0]                        ; r_ctrl:r_ctrl_inst|addr[3]                        ; r_clk        ; r_clk       ; 1.000        ; -0.120     ; 3.686      ;
; -2.781 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[1]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[1] ; r_clk        ; r_clk       ; 1.000        ; -0.118     ; 3.684      ;
; -2.780 ; r_ctrl:r_ctrl_inst|addr[0]                        ; r_ctrl:r_ctrl_inst|addr[2]                        ; r_clk        ; r_clk       ; 1.000        ; -0.118     ; 3.683      ;
; -2.779 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[3]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[3] ; r_clk        ; r_clk       ; 1.000        ; -0.118     ; 3.682      ;
; -2.778 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[6]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[6] ; r_clk        ; r_clk       ; 1.000        ; -0.118     ; 3.681      ;
; -2.764 ; r_ctrl:r_ctrl_inst|addr[3]                        ; r_ctrl:r_ctrl_inst|r_empty                        ; r_clk        ; r_clk       ; 1.000        ; -0.119     ; 3.666      ;
; -2.596 ; r_ctrl:r_ctrl_inst|addr[0]                        ; r_ctrl:r_ctrl_inst|addr[1]                        ; r_clk        ; r_clk       ; 1.000        ; -0.118     ; 3.499      ;
; -2.553 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[58] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[2] ; r_clk        ; r_clk       ; 1.000        ; -0.121     ; 3.453      ;
; -2.547 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[54] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[6] ; r_clk        ; r_clk       ; 1.000        ; -0.125     ; 3.443      ;
; -2.494 ; r_ctrl:r_ctrl_inst|w_gaddr_d2[3]                  ; r_ctrl:r_ctrl_inst|r_empty                        ; r_clk        ; r_clk       ; 1.000        ; -0.120     ; 3.395      ;
; -2.487 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[50] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[2] ; r_clk        ; r_clk       ; 1.000        ; -0.121     ; 3.387      ;
; -2.447 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[51] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[3] ; r_clk        ; r_clk       ; 1.000        ; -0.120     ; 3.348      ;
; -2.426 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[49] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[1] ; r_clk        ; r_clk       ; 1.000        ; -0.121     ; 3.326      ;
; -2.407 ; r_ctrl:r_ctrl_inst|addr[1]                        ; r_ctrl:r_ctrl_inst|gaddr[0]                       ; r_clk        ; r_clk       ; 1.000        ; -0.120     ; 3.308      ;
; -2.392 ; r_ctrl:r_ctrl_inst|addr[2]                        ; r_ctrl:r_ctrl_inst|gaddr[1]                       ; r_clk        ; r_clk       ; 1.000        ; -0.120     ; 3.293      ;
; -2.387 ; r_ctrl:r_ctrl_inst|addr[0]                        ; r_ctrl:r_ctrl_inst|gaddr[0]                       ; r_clk        ; r_clk       ; 1.000        ; -0.120     ; 3.288      ;
; -2.345 ; r_ctrl:r_ctrl_inst|r_empty                        ; r_ctrl:r_ctrl_inst|addr[2]                        ; r_clk        ; r_clk       ; 1.000        ; -0.117     ; 3.249      ;
; -2.344 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[48] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[0] ; r_clk        ; r_clk       ; 1.000        ; -0.121     ; 3.244      ;
; -2.331 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[55] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[7] ; r_clk        ; r_clk       ; 1.000        ; -0.121     ; 3.231      ;
; -2.330 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[59] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[3] ; r_clk        ; r_clk       ; 1.000        ; -0.120     ; 3.231      ;
; -2.290 ; r_ctrl:r_ctrl_inst|addr[2]                        ; r_ctrl:r_ctrl_inst|addr[3]                        ; r_clk        ; r_clk       ; 1.000        ; -0.120     ; 3.191      ;
; -2.268 ; r_ctrl:r_ctrl_inst|r_empty                        ; r_ctrl:r_ctrl_inst|addr[3]                        ; r_clk        ; r_clk       ; 1.000        ; -0.119     ; 3.170      ;
; -2.262 ; r_ctrl:r_ctrl_inst|addr[1]                        ; r_ctrl:r_ctrl_inst|addr[1]                        ; r_clk        ; r_clk       ; 1.000        ; -0.118     ; 3.165      ;
; -2.256 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[42] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[2] ; r_clk        ; r_clk       ; 1.000        ; -0.118     ; 3.159      ;
; -2.206 ; r_ctrl:r_ctrl_inst|addr[1]                        ; r_ctrl:r_ctrl_inst|gaddr[2]                       ; r_clk        ; r_clk       ; 1.000        ; -0.120     ; 3.107      ;
; -2.200 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[57] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[1] ; r_clk        ; r_clk       ; 1.000        ; -0.121     ; 3.100      ;
; -2.197 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[14] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[6] ; r_clk        ; r_clk       ; 1.000        ; -0.118     ; 3.100      ;
; -2.196 ; r_ctrl:r_ctrl_inst|r_empty                        ; r_ctrl:r_ctrl_inst|addr[1]                        ; r_clk        ; r_clk       ; 1.000        ; -0.117     ; 3.100      ;
; -2.195 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[7]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[7] ; r_clk        ; r_clk       ; 1.000        ; -0.118     ; 3.098      ;
; -2.195 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[12] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[4] ; r_clk        ; r_clk       ; 1.000        ; -0.118     ; 3.098      ;
; -2.194 ; r_ctrl:r_ctrl_inst|addr[0]                        ; r_ctrl:r_ctrl_inst|gaddr[2]                       ; r_clk        ; r_clk       ; 1.000        ; -0.120     ; 3.095      ;
; -2.158 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[36] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[4] ; r_clk        ; r_clk       ; 1.000        ; -0.118     ; 3.061      ;
; -1.913 ; r_ctrl:r_ctrl_inst|r_empty                        ; r_ctrl:r_ctrl_inst|gaddr[0]                       ; r_clk        ; r_clk       ; 1.000        ; -0.119     ; 2.815      ;
; -1.900 ; r_ctrl:r_ctrl_inst|addr[3]                        ; r_ctrl:r_ctrl_inst|addr[3]                        ; r_clk        ; r_clk       ; 1.000        ; -0.119     ; 2.802      ;
; -1.862 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[37]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[37] ; w_clk        ; r_clk       ; 1.000        ; -0.142     ; 2.721      ;
; -1.842 ; r_ctrl:r_ctrl_inst|w_gaddr_d1[0]                  ; r_ctrl:r_ctrl_inst|w_gaddr_d2[0]                  ; r_clk        ; r_clk       ; 1.000        ; -0.120     ; 2.743      ;
; -1.814 ; r_ctrl:r_ctrl_inst|addr[2]                        ; r_ctrl:r_ctrl_inst|gaddr[2]                       ; r_clk        ; r_clk       ; 1.000        ; -0.120     ; 2.715      ;
; -1.801 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[45] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[5] ; r_clk        ; r_clk       ; 1.000        ; -0.119     ; 2.703      ;
; -1.750 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[61] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[5] ; r_clk        ; r_clk       ; 1.000        ; -0.118     ; 2.653      ;
; -1.718 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[62] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[6] ; r_clk        ; r_clk       ; 1.000        ; -0.120     ; 2.619      ;
+--------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1000mV 85C Model Setup: 'w_clk'                                                                                                                         ;
+--------+----------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.971 ; w_ctrl:w_ctrl_inst|w_full  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[30] ; w_clk        ; w_clk       ; 1.000        ; -0.121     ; 4.871      ;
; -3.844 ; w_ctrl:w_ctrl_inst|w_full  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[26] ; w_clk        ; w_clk       ; 1.000        ; -0.120     ; 4.745      ;
; -3.753 ; w_ctrl:w_ctrl_inst|addr[0] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[35] ; w_clk        ; w_clk       ; 1.000        ; -0.119     ; 4.655      ;
; -3.753 ; w_ctrl:w_ctrl_inst|addr[0] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[38] ; w_clk        ; w_clk       ; 1.000        ; -0.119     ; 4.655      ;
; -3.740 ; w_ctrl:w_ctrl_inst|addr[0] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[54] ; w_clk        ; w_clk       ; 1.000        ; -0.111     ; 4.650      ;
; -3.734 ; w_ctrl:w_ctrl_inst|w_full  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[35] ; w_clk        ; w_clk       ; 1.000        ; -0.119     ; 4.636      ;
; -3.734 ; w_ctrl:w_ctrl_inst|w_full  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[38] ; w_clk        ; w_clk       ; 1.000        ; -0.119     ; 4.636      ;
; -3.716 ; w_ctrl:w_ctrl_inst|addr[0] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[32] ; w_clk        ; w_clk       ; 1.000        ; -0.120     ; 4.617      ;
; -3.716 ; w_ctrl:w_ctrl_inst|addr[0] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[33] ; w_clk        ; w_clk       ; 1.000        ; -0.120     ; 4.617      ;
; -3.716 ; w_ctrl:w_ctrl_inst|addr[0] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[34] ; w_clk        ; w_clk       ; 1.000        ; -0.120     ; 4.617      ;
; -3.697 ; w_ctrl:w_ctrl_inst|w_full  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[32] ; w_clk        ; w_clk       ; 1.000        ; -0.120     ; 4.598      ;
; -3.697 ; w_ctrl:w_ctrl_inst|w_full  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[33] ; w_clk        ; w_clk       ; 1.000        ; -0.120     ; 4.598      ;
; -3.697 ; w_ctrl:w_ctrl_inst|w_full  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[34] ; w_clk        ; w_clk       ; 1.000        ; -0.120     ; 4.598      ;
; -3.630 ; w_ctrl:w_ctrl_inst|w_full  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[54] ; w_clk        ; w_clk       ; 1.000        ; -0.111     ; 4.540      ;
; -3.609 ; w_ctrl:w_ctrl_inst|addr[0] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[39] ; w_clk        ; w_clk       ; 1.000        ; -0.119     ; 4.511      ;
; -3.605 ; w_ctrl:w_ctrl_inst|addr[0] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[36] ; w_clk        ; w_clk       ; 1.000        ; -0.118     ; 4.508      ;
; -3.605 ; w_ctrl:w_ctrl_inst|addr[0] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[37] ; w_clk        ; w_clk       ; 1.000        ; -0.118     ; 4.508      ;
; -3.590 ; w_ctrl:w_ctrl_inst|w_full  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[39] ; w_clk        ; w_clk       ; 1.000        ; -0.119     ; 4.492      ;
; -3.586 ; w_ctrl:w_ctrl_inst|w_full  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[36] ; w_clk        ; w_clk       ; 1.000        ; -0.118     ; 4.489      ;
; -3.586 ; w_ctrl:w_ctrl_inst|w_full  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[37] ; w_clk        ; w_clk       ; 1.000        ; -0.118     ; 4.489      ;
; -3.576 ; w_ctrl:w_ctrl_inst|addr[0] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[13] ; w_clk        ; w_clk       ; 1.000        ; -0.123     ; 4.474      ;
; -3.568 ; w_ctrl:w_ctrl_inst|addr[1] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[54] ; w_clk        ; w_clk       ; 1.000        ; -0.111     ; 4.478      ;
; -3.564 ; w_ctrl:w_ctrl_inst|w_full  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[13] ; w_clk        ; w_clk       ; 1.000        ; -0.123     ; 4.462      ;
; -3.555 ; w_ctrl:w_ctrl_inst|addr[0] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[8]  ; w_clk        ; w_clk       ; 1.000        ; -0.117     ; 4.459      ;
; -3.555 ; w_ctrl:w_ctrl_inst|addr[0] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[9]  ; w_clk        ; w_clk       ; 1.000        ; -0.117     ; 4.459      ;
; -3.555 ; w_ctrl:w_ctrl_inst|addr[0] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[10] ; w_clk        ; w_clk       ; 1.000        ; -0.117     ; 4.459      ;
; -3.555 ; w_ctrl:w_ctrl_inst|addr[0] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[11] ; w_clk        ; w_clk       ; 1.000        ; -0.117     ; 4.459      ;
; -3.555 ; w_ctrl:w_ctrl_inst|addr[0] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[12] ; w_clk        ; w_clk       ; 1.000        ; -0.117     ; 4.459      ;
; -3.555 ; w_ctrl:w_ctrl_inst|addr[0] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[14] ; w_clk        ; w_clk       ; 1.000        ; -0.117     ; 4.459      ;
; -3.555 ; w_ctrl:w_ctrl_inst|addr[0] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[15] ; w_clk        ; w_clk       ; 1.000        ; -0.117     ; 4.459      ;
; -3.551 ; w_ctrl:w_ctrl_inst|addr[0] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[16] ; w_clk        ; w_clk       ; 1.000        ; -0.116     ; 4.456      ;
; -3.551 ; w_ctrl:w_ctrl_inst|addr[0] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[17] ; w_clk        ; w_clk       ; 1.000        ; -0.116     ; 4.456      ;
; -3.551 ; w_ctrl:w_ctrl_inst|addr[0] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[18] ; w_clk        ; w_clk       ; 1.000        ; -0.116     ; 4.456      ;
; -3.551 ; w_ctrl:w_ctrl_inst|addr[0] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[19] ; w_clk        ; w_clk       ; 1.000        ; -0.116     ; 4.456      ;
; -3.551 ; w_ctrl:w_ctrl_inst|addr[0] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[20] ; w_clk        ; w_clk       ; 1.000        ; -0.116     ; 4.456      ;
; -3.551 ; w_ctrl:w_ctrl_inst|addr[0] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[21] ; w_clk        ; w_clk       ; 1.000        ; -0.116     ; 4.456      ;
; -3.551 ; w_ctrl:w_ctrl_inst|addr[0] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[22] ; w_clk        ; w_clk       ; 1.000        ; -0.116     ; 4.456      ;
; -3.551 ; w_ctrl:w_ctrl_inst|addr[0] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[23] ; w_clk        ; w_clk       ; 1.000        ; -0.116     ; 4.456      ;
; -3.544 ; w_ctrl:w_ctrl_inst|w_full  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[8]  ; w_clk        ; w_clk       ; 1.000        ; -0.117     ; 4.448      ;
; -3.544 ; w_ctrl:w_ctrl_inst|w_full  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[9]  ; w_clk        ; w_clk       ; 1.000        ; -0.117     ; 4.448      ;
; -3.544 ; w_ctrl:w_ctrl_inst|w_full  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[10] ; w_clk        ; w_clk       ; 1.000        ; -0.117     ; 4.448      ;
; -3.544 ; w_ctrl:w_ctrl_inst|w_full  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[11] ; w_clk        ; w_clk       ; 1.000        ; -0.117     ; 4.448      ;
; -3.544 ; w_ctrl:w_ctrl_inst|w_full  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[12] ; w_clk        ; w_clk       ; 1.000        ; -0.117     ; 4.448      ;
; -3.544 ; w_ctrl:w_ctrl_inst|w_full  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[14] ; w_clk        ; w_clk       ; 1.000        ; -0.117     ; 4.448      ;
; -3.544 ; w_ctrl:w_ctrl_inst|w_full  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[15] ; w_clk        ; w_clk       ; 1.000        ; -0.117     ; 4.448      ;
; -3.541 ; w_ctrl:w_ctrl_inst|w_full  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[24] ; w_clk        ; w_clk       ; 1.000        ; -0.120     ; 4.442      ;
; -3.541 ; w_ctrl:w_ctrl_inst|w_full  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[25] ; w_clk        ; w_clk       ; 1.000        ; -0.120     ; 4.442      ;
; -3.541 ; w_ctrl:w_ctrl_inst|w_full  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[27] ; w_clk        ; w_clk       ; 1.000        ; -0.120     ; 4.442      ;
; -3.541 ; w_ctrl:w_ctrl_inst|w_full  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[28] ; w_clk        ; w_clk       ; 1.000        ; -0.120     ; 4.442      ;
; -3.541 ; w_ctrl:w_ctrl_inst|w_full  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[29] ; w_clk        ; w_clk       ; 1.000        ; -0.120     ; 4.442      ;
; -3.541 ; w_ctrl:w_ctrl_inst|w_full  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[31] ; w_clk        ; w_clk       ; 1.000        ; -0.120     ; 4.442      ;
; -3.529 ; w_ctrl:w_ctrl_inst|w_full  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[45] ; w_clk        ; w_clk       ; 1.000        ; -0.115     ; 4.435      ;
; -3.500 ; w_ctrl:w_ctrl_inst|addr[0] ; w_ctrl:w_ctrl_inst|w_full                        ; w_clk        ; w_clk       ; 1.000        ; -0.118     ; 4.403      ;
; -3.486 ; w_ctrl:w_ctrl_inst|addr[0] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[45] ; w_clk        ; w_clk       ; 1.000        ; -0.115     ; 4.392      ;
; -3.459 ; w_ctrl:w_ctrl_inst|addr[1] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[35] ; w_clk        ; w_clk       ; 1.000        ; -0.119     ; 4.361      ;
; -3.459 ; w_ctrl:w_ctrl_inst|addr[1] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[38] ; w_clk        ; w_clk       ; 1.000        ; -0.119     ; 4.361      ;
; -3.449 ; w_ctrl:w_ctrl_inst|addr[1] ; w_ctrl:w_ctrl_inst|w_full                        ; w_clk        ; w_clk       ; 1.000        ; -0.118     ; 4.352      ;
; -3.448 ; w_ctrl:w_ctrl_inst|w_full  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[16] ; w_clk        ; w_clk       ; 1.000        ; -0.116     ; 4.353      ;
; -3.448 ; w_ctrl:w_ctrl_inst|w_full  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[17] ; w_clk        ; w_clk       ; 1.000        ; -0.116     ; 4.353      ;
; -3.448 ; w_ctrl:w_ctrl_inst|w_full  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[18] ; w_clk        ; w_clk       ; 1.000        ; -0.116     ; 4.353      ;
; -3.448 ; w_ctrl:w_ctrl_inst|w_full  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[19] ; w_clk        ; w_clk       ; 1.000        ; -0.116     ; 4.353      ;
; -3.448 ; w_ctrl:w_ctrl_inst|w_full  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[20] ; w_clk        ; w_clk       ; 1.000        ; -0.116     ; 4.353      ;
; -3.448 ; w_ctrl:w_ctrl_inst|w_full  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[21] ; w_clk        ; w_clk       ; 1.000        ; -0.116     ; 4.353      ;
; -3.448 ; w_ctrl:w_ctrl_inst|w_full  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[22] ; w_clk        ; w_clk       ; 1.000        ; -0.116     ; 4.353      ;
; -3.448 ; w_ctrl:w_ctrl_inst|w_full  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[23] ; w_clk        ; w_clk       ; 1.000        ; -0.116     ; 4.353      ;
; -3.430 ; w_ctrl:w_ctrl_inst|addr[2] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[30] ; w_clk        ; w_clk       ; 1.000        ; -0.121     ; 4.330      ;
; -3.423 ; w_ctrl:w_ctrl_inst|addr[3] ; w_ctrl:w_ctrl_inst|w_full                        ; w_clk        ; w_clk       ; 1.000        ; -0.119     ; 4.325      ;
; -3.423 ; w_ctrl:w_ctrl_inst|addr[1] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[16] ; w_clk        ; w_clk       ; 1.000        ; -0.116     ; 4.328      ;
; -3.423 ; w_ctrl:w_ctrl_inst|addr[1] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[17] ; w_clk        ; w_clk       ; 1.000        ; -0.116     ; 4.328      ;
; -3.423 ; w_ctrl:w_ctrl_inst|addr[1] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[18] ; w_clk        ; w_clk       ; 1.000        ; -0.116     ; 4.328      ;
; -3.423 ; w_ctrl:w_ctrl_inst|addr[1] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[19] ; w_clk        ; w_clk       ; 1.000        ; -0.116     ; 4.328      ;
; -3.423 ; w_ctrl:w_ctrl_inst|addr[1] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[20] ; w_clk        ; w_clk       ; 1.000        ; -0.116     ; 4.328      ;
; -3.423 ; w_ctrl:w_ctrl_inst|addr[1] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[21] ; w_clk        ; w_clk       ; 1.000        ; -0.116     ; 4.328      ;
; -3.423 ; w_ctrl:w_ctrl_inst|addr[1] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[22] ; w_clk        ; w_clk       ; 1.000        ; -0.116     ; 4.328      ;
; -3.423 ; w_ctrl:w_ctrl_inst|addr[1] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[23] ; w_clk        ; w_clk       ; 1.000        ; -0.116     ; 4.328      ;
; -3.422 ; w_ctrl:w_ctrl_inst|addr[1] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[32] ; w_clk        ; w_clk       ; 1.000        ; -0.120     ; 4.323      ;
; -3.422 ; w_ctrl:w_ctrl_inst|addr[1] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[33] ; w_clk        ; w_clk       ; 1.000        ; -0.120     ; 4.323      ;
; -3.422 ; w_ctrl:w_ctrl_inst|addr[1] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[34] ; w_clk        ; w_clk       ; 1.000        ; -0.120     ; 4.323      ;
; -3.342 ; w_ctrl:w_ctrl_inst|addr[1] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[13] ; w_clk        ; w_clk       ; 1.000        ; -0.123     ; 4.240      ;
; -3.334 ; w_ctrl:w_ctrl_inst|addr[0] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[30] ; w_clk        ; w_clk       ; 1.000        ; -0.121     ; 4.234      ;
; -3.322 ; w_ctrl:w_ctrl_inst|addr[1] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[8]  ; w_clk        ; w_clk       ; 1.000        ; -0.117     ; 4.226      ;
; -3.322 ; w_ctrl:w_ctrl_inst|addr[1] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[9]  ; w_clk        ; w_clk       ; 1.000        ; -0.117     ; 4.226      ;
; -3.322 ; w_ctrl:w_ctrl_inst|addr[1] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[10] ; w_clk        ; w_clk       ; 1.000        ; -0.117     ; 4.226      ;
; -3.322 ; w_ctrl:w_ctrl_inst|addr[1] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[11] ; w_clk        ; w_clk       ; 1.000        ; -0.117     ; 4.226      ;
; -3.322 ; w_ctrl:w_ctrl_inst|addr[1] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[12] ; w_clk        ; w_clk       ; 1.000        ; -0.117     ; 4.226      ;
; -3.322 ; w_ctrl:w_ctrl_inst|addr[1] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[14] ; w_clk        ; w_clk       ; 1.000        ; -0.117     ; 4.226      ;
; -3.322 ; w_ctrl:w_ctrl_inst|addr[1] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[15] ; w_clk        ; w_clk       ; 1.000        ; -0.117     ; 4.226      ;
; -3.315 ; w_ctrl:w_ctrl_inst|addr[1] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[39] ; w_clk        ; w_clk       ; 1.000        ; -0.119     ; 4.217      ;
; -3.311 ; w_ctrl:w_ctrl_inst|addr[1] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[36] ; w_clk        ; w_clk       ; 1.000        ; -0.118     ; 4.214      ;
; -3.311 ; w_ctrl:w_ctrl_inst|addr[1] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[37] ; w_clk        ; w_clk       ; 1.000        ; -0.118     ; 4.214      ;
; -3.308 ; w_ctrl:w_ctrl_inst|addr[1] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[45] ; w_clk        ; w_clk       ; 1.000        ; -0.115     ; 4.214      ;
; -3.303 ; w_ctrl:w_ctrl_inst|addr[2] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[26] ; w_clk        ; w_clk       ; 1.000        ; -0.120     ; 4.204      ;
; -3.276 ; w_ctrl:w_ctrl_inst|addr[1] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[30] ; w_clk        ; w_clk       ; 1.000        ; -0.121     ; 4.176      ;
; -3.246 ; w_ctrl:w_ctrl_inst|addr[1] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[56] ; w_clk        ; w_clk       ; 1.000        ; -0.117     ; 4.150      ;
; -3.246 ; w_ctrl:w_ctrl_inst|addr[1] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[57] ; w_clk        ; w_clk       ; 1.000        ; -0.117     ; 4.150      ;
; -3.246 ; w_ctrl:w_ctrl_inst|addr[1] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[58] ; w_clk        ; w_clk       ; 1.000        ; -0.117     ; 4.150      ;
; -3.246 ; w_ctrl:w_ctrl_inst|addr[1] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[59] ; w_clk        ; w_clk       ; 1.000        ; -0.117     ; 4.150      ;
; -3.246 ; w_ctrl:w_ctrl_inst|addr[1] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[60] ; w_clk        ; w_clk       ; 1.000        ; -0.117     ; 4.150      ;
; -3.246 ; w_ctrl:w_ctrl_inst|addr[1] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[61] ; w_clk        ; w_clk       ; 1.000        ; -0.117     ; 4.150      ;
; -3.246 ; w_ctrl:w_ctrl_inst|addr[1] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[62] ; w_clk        ; w_clk       ; 1.000        ; -0.117     ; 4.150      ;
+--------+----------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1000mV 85C Model Hold: 'w_clk'                                                                                                                               ;
+-------+----------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.665 ; r_ctrl:r_ctrl_inst|gaddr[0]      ; w_ctrl:w_ctrl_inst|r_gaddr_d1[0]                 ; r_clk        ; w_clk       ; 0.000        ; 0.144      ; 1.209      ;
; 0.665 ; r_ctrl:r_ctrl_inst|gaddr[2]      ; w_ctrl:w_ctrl_inst|r_gaddr_d1[2]                 ; r_clk        ; w_clk       ; 0.000        ; 0.144      ; 1.209      ;
; 0.666 ; r_ctrl:r_ctrl_inst|gaddr[1]      ; w_ctrl:w_ctrl_inst|r_gaddr_d1[1]                 ; r_clk        ; w_clk       ; 0.000        ; 0.144      ; 1.210      ;
; 0.708 ; r_ctrl:r_ctrl_inst|addr[3]       ; w_ctrl:w_ctrl_inst|r_gaddr_d1[3]                 ; r_clk        ; w_clk       ; 0.000        ; 0.144      ; 1.252      ;
; 0.730 ; w_ctrl:w_ctrl_inst|addr[3]       ; w_ctrl:w_ctrl_inst|addr[3]                       ; w_clk        ; w_clk       ; 0.000        ; 0.119      ; 1.209      ;
; 0.731 ; w_ctrl:w_ctrl_inst|addr[0]       ; w_ctrl:w_ctrl_inst|addr[0]                       ; w_clk        ; w_clk       ; 0.000        ; 0.118      ; 1.209      ;
; 1.068 ; w_ctrl:w_ctrl_inst|r_gaddr_d2[0] ; w_ctrl:w_ctrl_inst|w_full                        ; w_clk        ; w_clk       ; 0.000        ; 0.118      ; 1.546      ;
; 1.272 ; w_ctrl:w_ctrl_inst|r_gaddr_d2[1] ; w_ctrl:w_ctrl_inst|w_full                        ; w_clk        ; w_clk       ; 0.000        ; 0.118      ; 1.750      ;
; 1.296 ; w_ctrl:w_ctrl_inst|addr[1]       ; w_ctrl:w_ctrl_inst|gaddr[0]                      ; w_clk        ; w_clk       ; 0.000        ; 0.118      ; 1.774      ;
; 1.348 ; w_ctrl:w_ctrl_inst|w_full        ; w_ctrl:w_ctrl_inst|gaddr[0]                      ; w_clk        ; w_clk       ; 0.000        ; 0.118      ; 1.826      ;
; 1.382 ; w_ctrl:w_ctrl_inst|addr[3]       ; w_ctrl:w_ctrl_inst|gaddr[2]                      ; w_clk        ; w_clk       ; 0.000        ; 0.119      ; 1.861      ;
; 1.520 ; w_ctrl:w_ctrl_inst|r_gaddr_d2[3] ; w_ctrl:w_ctrl_inst|w_full                        ; w_clk        ; w_clk       ; 0.000        ; 0.118      ; 1.998      ;
; 1.652 ; w_ctrl:w_ctrl_inst|addr[1]       ; w_ctrl:w_ctrl_inst|w_full                        ; w_clk        ; w_clk       ; 0.000        ; 0.118      ; 2.130      ;
; 1.715 ; w_ctrl:w_ctrl_inst|w_full        ; w_ctrl:w_ctrl_inst|w_full                        ; w_clk        ; w_clk       ; 0.000        ; 0.118      ; 2.193      ;
; 1.718 ; w_ctrl:w_ctrl_inst|w_full        ; w_ctrl:w_ctrl_inst|addr[0]                       ; w_clk        ; w_clk       ; 0.000        ; 0.118      ; 2.196      ;
; 1.778 ; w_ctrl:w_ctrl_inst|r_gaddr_d1[2] ; w_ctrl:w_ctrl_inst|r_gaddr_d2[2]                 ; w_clk        ; w_clk       ; 0.000        ; 0.120      ; 2.258      ;
; 1.790 ; w_ctrl:w_ctrl_inst|r_gaddr_d1[0] ; w_ctrl:w_ctrl_inst|r_gaddr_d2[0]                 ; w_clk        ; w_clk       ; 0.000        ; 0.120      ; 2.270      ;
; 1.799 ; w_ctrl:w_ctrl_inst|addr[2]       ; w_ctrl:w_ctrl_inst|addr[2]                       ; w_clk        ; w_clk       ; 0.000        ; 0.118      ; 2.277      ;
; 1.831 ; w_ctrl:w_ctrl_inst|r_gaddr_d1[3] ; w_ctrl:w_ctrl_inst|r_gaddr_d2[3]                 ; w_clk        ; w_clk       ; 0.000        ; 0.120      ; 2.311      ;
; 1.851 ; w_ctrl:w_ctrl_inst|r_gaddr_d1[1] ; w_ctrl:w_ctrl_inst|r_gaddr_d2[1]                 ; w_clk        ; w_clk       ; 0.000        ; 0.120      ; 2.331      ;
; 1.879 ; w_ctrl:w_ctrl_inst|addr[2]       ; w_ctrl:w_ctrl_inst|addr[3]                       ; w_clk        ; w_clk       ; 0.000        ; 0.119      ; 2.358      ;
; 1.883 ; w_ctrl:w_ctrl_inst|addr[2]       ; w_ctrl:w_ctrl_inst|gaddr[1]                      ; w_clk        ; w_clk       ; 0.000        ; 0.119      ; 2.362      ;
; 1.909 ; w_ctrl:w_ctrl_inst|addr[2]       ; w_ctrl:w_ctrl_inst|gaddr[2]                      ; w_clk        ; w_clk       ; 0.000        ; 0.119      ; 2.388      ;
; 1.955 ; w_ctrl:w_ctrl_inst|w_full        ; w_ctrl:w_ctrl_inst|addr[2]                       ; w_clk        ; w_clk       ; 0.000        ; 0.118      ; 2.433      ;
; 1.959 ; w_ctrl:w_ctrl_inst|w_full        ; w_ctrl:w_ctrl_inst|gaddr[1]                      ; w_clk        ; w_clk       ; 0.000        ; 0.119      ; 2.438      ;
; 1.964 ; w_ctrl:w_ctrl_inst|addr[0]       ; w_ctrl:w_ctrl_inst|gaddr[0]                      ; w_clk        ; w_clk       ; 0.000        ; 0.118      ; 2.442      ;
; 1.974 ; w_ctrl:w_ctrl_inst|addr[2]       ; w_ctrl:w_ctrl_inst|w_full                        ; w_clk        ; w_clk       ; 0.000        ; 0.118      ; 2.452      ;
; 2.194 ; w_ctrl:w_ctrl_inst|r_gaddr_d2[2] ; w_ctrl:w_ctrl_inst|w_full                        ; w_clk        ; w_clk       ; 0.000        ; 0.118      ; 2.672      ;
; 2.221 ; w_ctrl:w_ctrl_inst|w_full        ; w_ctrl:w_ctrl_inst|gaddr[2]                      ; w_clk        ; w_clk       ; 0.000        ; 0.119      ; 2.700      ;
; 2.261 ; w_ctrl:w_ctrl_inst|w_full        ; w_ctrl:w_ctrl_inst|addr[1]                       ; w_clk        ; w_clk       ; 0.000        ; 0.118      ; 2.739      ;
; 2.288 ; w_ctrl:w_ctrl_inst|addr[0]       ; w_ctrl:w_ctrl_inst|w_full                        ; w_clk        ; w_clk       ; 0.000        ; 0.118      ; 2.766      ;
; 2.390 ; w_ctrl:w_ctrl_inst|addr[0]       ; w_ctrl:w_ctrl_inst|addr[2]                       ; w_clk        ; w_clk       ; 0.000        ; 0.118      ; 2.868      ;
; 2.419 ; w_ctrl:w_ctrl_inst|w_full        ; w_ctrl:w_ctrl_inst|addr[3]                       ; w_clk        ; w_clk       ; 0.000        ; 0.119      ; 2.898      ;
; 2.447 ; w_ctrl:w_ctrl_inst|addr[1]       ; w_ctrl:w_ctrl_inst|gaddr[1]                      ; w_clk        ; w_clk       ; 0.000        ; 0.119      ; 2.926      ;
; 2.461 ; w_ctrl:w_ctrl_inst|addr[1]       ; w_ctrl:w_ctrl_inst|addr[2]                       ; w_clk        ; w_clk       ; 0.000        ; 0.118      ; 2.939      ;
; 2.517 ; w_ctrl:w_ctrl_inst|addr[0]       ; w_ctrl:w_ctrl_inst|gaddr[1]                      ; w_clk        ; w_clk       ; 0.000        ; 0.119      ; 2.996      ;
; 2.591 ; w_ctrl:w_ctrl_inst|addr[3]       ; w_ctrl:w_ctrl_inst|w_full                        ; w_clk        ; w_clk       ; 0.000        ; 0.118      ; 3.069      ;
; 2.733 ; w_ctrl:w_ctrl_inst|addr[0]       ; w_ctrl:w_ctrl_inst|gaddr[2]                      ; w_clk        ; w_clk       ; 0.000        ; 0.119      ; 3.212      ;
; 2.749 ; w_ctrl:w_ctrl_inst|addr[1]       ; w_ctrl:w_ctrl_inst|addr[1]                       ; w_clk        ; w_clk       ; 0.000        ; 0.118      ; 3.227      ;
; 2.804 ; w_ctrl:w_ctrl_inst|addr[1]       ; w_ctrl:w_ctrl_inst|gaddr[2]                      ; w_clk        ; w_clk       ; 0.000        ; 0.119      ; 3.283      ;
; 2.828 ; w_ctrl:w_ctrl_inst|addr[0]       ; w_ctrl:w_ctrl_inst|addr[1]                       ; w_clk        ; w_clk       ; 0.000        ; 0.118      ; 3.306      ;
; 2.878 ; w_ctrl:w_ctrl_inst|addr[0]       ; w_ctrl:w_ctrl_inst|addr[3]                       ; w_clk        ; w_clk       ; 0.000        ; 0.119      ; 3.357      ;
; 2.890 ; w_ctrl:w_ctrl_inst|addr[2]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[40] ; w_clk        ; w_clk       ; 0.000        ; 0.117      ; 3.367      ;
; 2.890 ; w_ctrl:w_ctrl_inst|addr[2]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[41] ; w_clk        ; w_clk       ; 0.000        ; 0.117      ; 3.367      ;
; 2.890 ; w_ctrl:w_ctrl_inst|addr[2]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[42] ; w_clk        ; w_clk       ; 0.000        ; 0.117      ; 3.367      ;
; 2.890 ; w_ctrl:w_ctrl_inst|addr[2]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[43] ; w_clk        ; w_clk       ; 0.000        ; 0.117      ; 3.367      ;
; 2.890 ; w_ctrl:w_ctrl_inst|addr[2]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[44] ; w_clk        ; w_clk       ; 0.000        ; 0.117      ; 3.367      ;
; 2.890 ; w_ctrl:w_ctrl_inst|addr[2]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[46] ; w_clk        ; w_clk       ; 0.000        ; 0.117      ; 3.367      ;
; 2.890 ; w_ctrl:w_ctrl_inst|addr[2]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[47] ; w_clk        ; w_clk       ; 0.000        ; 0.117      ; 3.367      ;
; 2.949 ; w_ctrl:w_ctrl_inst|addr[1]       ; w_ctrl:w_ctrl_inst|addr[3]                       ; w_clk        ; w_clk       ; 0.000        ; 0.119      ; 3.428      ;
; 2.963 ; w_ctrl:w_ctrl_inst|addr[2]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[0]  ; w_clk        ; w_clk       ; 0.000        ; 0.117      ; 3.440      ;
; 2.963 ; w_ctrl:w_ctrl_inst|addr[2]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[1]  ; w_clk        ; w_clk       ; 0.000        ; 0.117      ; 3.440      ;
; 2.963 ; w_ctrl:w_ctrl_inst|addr[2]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[2]  ; w_clk        ; w_clk       ; 0.000        ; 0.117      ; 3.440      ;
; 2.963 ; w_ctrl:w_ctrl_inst|addr[2]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[3]  ; w_clk        ; w_clk       ; 0.000        ; 0.117      ; 3.440      ;
; 2.963 ; w_ctrl:w_ctrl_inst|addr[2]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[4]  ; w_clk        ; w_clk       ; 0.000        ; 0.117      ; 3.440      ;
; 2.963 ; w_ctrl:w_ctrl_inst|addr[2]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[5]  ; w_clk        ; w_clk       ; 0.000        ; 0.117      ; 3.440      ;
; 2.963 ; w_ctrl:w_ctrl_inst|addr[2]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[6]  ; w_clk        ; w_clk       ; 0.000        ; 0.117      ; 3.440      ;
; 2.963 ; w_ctrl:w_ctrl_inst|addr[2]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[7]  ; w_clk        ; w_clk       ; 0.000        ; 0.117      ; 3.440      ;
; 3.110 ; w_ctrl:w_ctrl_inst|addr[2]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[48] ; w_clk        ; w_clk       ; 0.000        ; 0.120      ; 3.590      ;
; 3.110 ; w_ctrl:w_ctrl_inst|addr[2]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[49] ; w_clk        ; w_clk       ; 0.000        ; 0.120      ; 3.590      ;
; 3.110 ; w_ctrl:w_ctrl_inst|addr[2]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[50] ; w_clk        ; w_clk       ; 0.000        ; 0.120      ; 3.590      ;
; 3.110 ; w_ctrl:w_ctrl_inst|addr[2]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[51] ; w_clk        ; w_clk       ; 0.000        ; 0.120      ; 3.590      ;
; 3.110 ; w_ctrl:w_ctrl_inst|addr[2]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[52] ; w_clk        ; w_clk       ; 0.000        ; 0.120      ; 3.590      ;
; 3.110 ; w_ctrl:w_ctrl_inst|addr[2]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[53] ; w_clk        ; w_clk       ; 0.000        ; 0.120      ; 3.590      ;
; 3.110 ; w_ctrl:w_ctrl_inst|addr[2]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[55] ; w_clk        ; w_clk       ; 0.000        ; 0.120      ; 3.590      ;
; 3.137 ; w_ctrl:w_ctrl_inst|addr[0]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[0]  ; w_clk        ; w_clk       ; 0.000        ; 0.117      ; 3.614      ;
; 3.137 ; w_ctrl:w_ctrl_inst|addr[0]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[1]  ; w_clk        ; w_clk       ; 0.000        ; 0.117      ; 3.614      ;
; 3.137 ; w_ctrl:w_ctrl_inst|addr[0]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[2]  ; w_clk        ; w_clk       ; 0.000        ; 0.117      ; 3.614      ;
; 3.137 ; w_ctrl:w_ctrl_inst|addr[0]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[3]  ; w_clk        ; w_clk       ; 0.000        ; 0.117      ; 3.614      ;
; 3.137 ; w_ctrl:w_ctrl_inst|addr[0]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[4]  ; w_clk        ; w_clk       ; 0.000        ; 0.117      ; 3.614      ;
; 3.137 ; w_ctrl:w_ctrl_inst|addr[0]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[5]  ; w_clk        ; w_clk       ; 0.000        ; 0.117      ; 3.614      ;
; 3.137 ; w_ctrl:w_ctrl_inst|addr[0]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[6]  ; w_clk        ; w_clk       ; 0.000        ; 0.117      ; 3.614      ;
; 3.137 ; w_ctrl:w_ctrl_inst|addr[0]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[7]  ; w_clk        ; w_clk       ; 0.000        ; 0.117      ; 3.614      ;
; 3.201 ; w_ctrl:w_ctrl_inst|addr[2]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[56] ; w_clk        ; w_clk       ; 0.000        ; 0.120      ; 3.681      ;
; 3.201 ; w_ctrl:w_ctrl_inst|addr[2]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[57] ; w_clk        ; w_clk       ; 0.000        ; 0.120      ; 3.681      ;
; 3.201 ; w_ctrl:w_ctrl_inst|addr[2]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[58] ; w_clk        ; w_clk       ; 0.000        ; 0.120      ; 3.681      ;
; 3.201 ; w_ctrl:w_ctrl_inst|addr[2]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[59] ; w_clk        ; w_clk       ; 0.000        ; 0.120      ; 3.681      ;
; 3.201 ; w_ctrl:w_ctrl_inst|addr[2]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[60] ; w_clk        ; w_clk       ; 0.000        ; 0.120      ; 3.681      ;
; 3.201 ; w_ctrl:w_ctrl_inst|addr[2]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[61] ; w_clk        ; w_clk       ; 0.000        ; 0.120      ; 3.681      ;
; 3.201 ; w_ctrl:w_ctrl_inst|addr[2]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[62] ; w_clk        ; w_clk       ; 0.000        ; 0.120      ; 3.681      ;
; 3.201 ; w_ctrl:w_ctrl_inst|addr[2]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[63] ; w_clk        ; w_clk       ; 0.000        ; 0.120      ; 3.681      ;
; 3.225 ; w_ctrl:w_ctrl_inst|addr[1]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[24] ; w_clk        ; w_clk       ; 0.000        ; 0.116      ; 3.701      ;
; 3.225 ; w_ctrl:w_ctrl_inst|addr[1]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[25] ; w_clk        ; w_clk       ; 0.000        ; 0.116      ; 3.701      ;
; 3.225 ; w_ctrl:w_ctrl_inst|addr[1]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[27] ; w_clk        ; w_clk       ; 0.000        ; 0.116      ; 3.701      ;
; 3.225 ; w_ctrl:w_ctrl_inst|addr[1]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[28] ; w_clk        ; w_clk       ; 0.000        ; 0.116      ; 3.701      ;
; 3.225 ; w_ctrl:w_ctrl_inst|addr[1]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[29] ; w_clk        ; w_clk       ; 0.000        ; 0.116      ; 3.701      ;
; 3.225 ; w_ctrl:w_ctrl_inst|addr[1]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[31] ; w_clk        ; w_clk       ; 0.000        ; 0.116      ; 3.701      ;
; 3.253 ; w_ctrl:w_ctrl_inst|addr[2]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[8]  ; w_clk        ; w_clk       ; 0.000        ; 0.119      ; 3.732      ;
; 3.253 ; w_ctrl:w_ctrl_inst|addr[2]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[9]  ; w_clk        ; w_clk       ; 0.000        ; 0.119      ; 3.732      ;
; 3.253 ; w_ctrl:w_ctrl_inst|addr[2]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[10] ; w_clk        ; w_clk       ; 0.000        ; 0.119      ; 3.732      ;
; 3.253 ; w_ctrl:w_ctrl_inst|addr[2]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[11] ; w_clk        ; w_clk       ; 0.000        ; 0.119      ; 3.732      ;
; 3.253 ; w_ctrl:w_ctrl_inst|addr[2]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[12] ; w_clk        ; w_clk       ; 0.000        ; 0.119      ; 3.732      ;
; 3.253 ; w_ctrl:w_ctrl_inst|addr[2]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[14] ; w_clk        ; w_clk       ; 0.000        ; 0.119      ; 3.732      ;
; 3.253 ; w_ctrl:w_ctrl_inst|addr[2]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[15] ; w_clk        ; w_clk       ; 0.000        ; 0.119      ; 3.732      ;
; 3.274 ; w_ctrl:w_ctrl_inst|addr[2]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[13] ; w_clk        ; w_clk       ; 0.000        ; 0.113      ; 3.747      ;
; 3.280 ; w_ctrl:w_ctrl_inst|addr[2]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[45] ; w_clk        ; w_clk       ; 0.000        ; 0.121      ; 3.761      ;
; 3.309 ; w_ctrl:w_ctrl_inst|addr[0]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[24] ; w_clk        ; w_clk       ; 0.000        ; 0.116      ; 3.785      ;
; 3.309 ; w_ctrl:w_ctrl_inst|addr[0]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[25] ; w_clk        ; w_clk       ; 0.000        ; 0.116      ; 3.785      ;
; 3.309 ; w_ctrl:w_ctrl_inst|addr[0]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[27] ; w_clk        ; w_clk       ; 0.000        ; 0.116      ; 3.785      ;
; 3.309 ; w_ctrl:w_ctrl_inst|addr[0]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[28] ; w_clk        ; w_clk       ; 0.000        ; 0.116      ; 3.785      ;
+-------+----------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1000mV 85C Model Hold: 'r_clk'                                                                                                                                                 ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.675 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[61]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[61] ; w_clk        ; r_clk       ; 0.000        ; 0.134      ; 1.209      ;
; 0.675 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[20]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[20] ; w_clk        ; r_clk       ; 0.000        ; 0.134      ; 1.209      ;
; 0.675 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[59]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[59] ; w_clk        ; r_clk       ; 0.000        ; 0.134      ; 1.209      ;
; 0.675 ; w_ctrl:w_ctrl_inst|gaddr[1]                       ; r_ctrl:r_ctrl_inst|w_gaddr_d1[1]                  ; w_clk        ; r_clk       ; 0.000        ; 0.134      ; 1.209      ;
; 0.676 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[53]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[53] ; w_clk        ; r_clk       ; 0.000        ; 0.133      ; 1.209      ;
; 0.676 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[28]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[28] ; w_clk        ; r_clk       ; 0.000        ; 0.133      ; 1.209      ;
; 0.676 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[27]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[27] ; w_clk        ; r_clk       ; 0.000        ; 0.133      ; 1.209      ;
; 0.676 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[18]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[18] ; w_clk        ; r_clk       ; 0.000        ; 0.134      ; 1.210      ;
; 0.676 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[25]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[25] ; w_clk        ; r_clk       ; 0.000        ; 0.133      ; 1.209      ;
; 0.677 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[62]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[62] ; w_clk        ; r_clk       ; 0.000        ; 0.134      ; 1.211      ;
; 0.677 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[52]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[52] ; w_clk        ; r_clk       ; 0.000        ; 0.133      ; 1.210      ;
; 0.677 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[19]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[19] ; w_clk        ; r_clk       ; 0.000        ; 0.134      ; 1.211      ;
; 0.677 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[58]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[58] ; w_clk        ; r_clk       ; 0.000        ; 0.134      ; 1.211      ;
; 0.677 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[24]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[24] ; w_clk        ; r_clk       ; 0.000        ; 0.133      ; 1.210      ;
; 0.677 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[16]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[16] ; w_clk        ; r_clk       ; 0.000        ; 0.134      ; 1.211      ;
; 0.678 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[54]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[54] ; w_clk        ; r_clk       ; 0.000        ; 0.133      ; 1.211      ;
; 0.678 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[22]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[22] ; w_clk        ; r_clk       ; 0.000        ; 0.134      ; 1.212      ;
; 0.678 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[21]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[21] ; w_clk        ; r_clk       ; 0.000        ; 0.134      ; 1.212      ;
; 0.678 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[13]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[13] ; w_clk        ; r_clk       ; 0.000        ; 0.133      ; 1.211      ;
; 0.678 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[60]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[60] ; w_clk        ; r_clk       ; 0.000        ; 0.134      ; 1.212      ;
; 0.678 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[36]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[36] ; w_clk        ; r_clk       ; 0.000        ; 0.134      ; 1.212      ;
; 0.678 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[51]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[51] ; w_clk        ; r_clk       ; 0.000        ; 0.133      ; 1.211      ;
; 0.678 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[11]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[11] ; w_clk        ; r_clk       ; 0.000        ; 0.133      ; 1.211      ;
; 0.678 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[50]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[50] ; w_clk        ; r_clk       ; 0.000        ; 0.133      ; 1.211      ;
; 0.678 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[57]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[57] ; w_clk        ; r_clk       ; 0.000        ; 0.134      ; 1.212      ;
; 0.678 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[49]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[49] ; w_clk        ; r_clk       ; 0.000        ; 0.133      ; 1.211      ;
; 0.678 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[17]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[17] ; w_clk        ; r_clk       ; 0.000        ; 0.134      ; 1.212      ;
; 0.678 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[9]   ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[9]  ; w_clk        ; r_clk       ; 0.000        ; 0.133      ; 1.211      ;
; 0.679 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[63]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[63] ; w_clk        ; r_clk       ; 0.000        ; 0.134      ; 1.213      ;
; 0.679 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[31]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[31] ; w_clk        ; r_clk       ; 0.000        ; 0.133      ; 1.212      ;
; 0.679 ; w_ctrl:w_ctrl_inst|gaddr[2]                       ; r_ctrl:r_ctrl_inst|w_gaddr_d1[2]                  ; w_clk        ; r_clk       ; 0.000        ; 0.134      ; 1.213      ;
; 0.680 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[15]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[15] ; w_clk        ; r_clk       ; 0.000        ; 0.133      ; 1.213      ;
; 0.680 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[45]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[45] ; w_clk        ; r_clk       ; 0.000        ; 0.133      ; 1.213      ;
; 0.680 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[48]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[48] ; w_clk        ; r_clk       ; 0.000        ; 0.133      ; 1.213      ;
; 0.731 ; r_ctrl:r_ctrl_inst|addr[2]                        ; r_ctrl:r_ctrl_inst|addr[2]                        ; r_clk        ; r_clk       ; 0.000        ; 0.118      ; 1.209      ;
; 0.731 ; r_ctrl:r_ctrl_inst|addr[0]                        ; r_ctrl:r_ctrl_inst|addr[0]                        ; r_clk        ; r_clk       ; 0.000        ; 0.118      ; 1.209      ;
; 0.751 ; w_ctrl:w_ctrl_inst|addr[3]                        ; r_ctrl:r_ctrl_inst|w_gaddr_d1[3]                  ; w_clk        ; r_clk       ; 0.000        ; 0.134      ; 1.285      ;
; 0.897 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[30]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[30] ; w_clk        ; r_clk       ; 0.000        ; 0.135      ; 1.432      ;
; 0.903 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[40]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[40] ; w_clk        ; r_clk       ; 0.000        ; 0.132      ; 1.435      ;
; 0.906 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[55]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[55] ; w_clk        ; r_clk       ; 0.000        ; 0.134      ; 1.440      ;
; 0.929 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[56]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[56] ; w_clk        ; r_clk       ; 0.000        ; 0.133      ; 1.462      ;
; 0.930 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[26]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[26] ; w_clk        ; r_clk       ; 0.000        ; 0.135      ; 1.465      ;
; 1.058 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[29]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[29] ; w_clk        ; r_clk       ; 0.000        ; 0.133      ; 1.591      ;
; 1.058 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[34]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[34] ; w_clk        ; r_clk       ; 0.000        ; 0.134      ; 1.592      ;
; 1.058 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[33]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[33] ; w_clk        ; r_clk       ; 0.000        ; 0.134      ; 1.592      ;
; 1.058 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[32]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[32] ; w_clk        ; r_clk       ; 0.000        ; 0.134      ; 1.592      ;
; 1.059 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[39]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[39] ; w_clk        ; r_clk       ; 0.000        ; 0.134      ; 1.593      ;
; 1.059 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[38]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[38] ; w_clk        ; r_clk       ; 0.000        ; 0.134      ; 1.593      ;
; 1.060 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[23]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[23] ; w_clk        ; r_clk       ; 0.000        ; 0.134      ; 1.594      ;
; 1.060 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[12]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[12] ; w_clk        ; r_clk       ; 0.000        ; 0.133      ; 1.593      ;
; 1.061 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[35]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[35] ; w_clk        ; r_clk       ; 0.000        ; 0.134      ; 1.595      ;
; 1.061 ; w_ctrl:w_ctrl_inst|gaddr[0]                       ; r_ctrl:r_ctrl_inst|w_gaddr_d1[0]                  ; w_clk        ; r_clk       ; 0.000        ; 0.133      ; 1.594      ;
; 1.216 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[60] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[4] ; r_clk        ; r_clk       ; 0.000        ; 0.118      ; 1.694      ;
; 1.266 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[32] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[0] ; r_clk        ; r_clk       ; 0.000        ; 0.118      ; 1.744      ;
; 1.271 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[47] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[7] ; r_clk        ; r_clk       ; 0.000        ; 0.118      ; 1.749      ;
; 1.272 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[38] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[6] ; r_clk        ; r_clk       ; 0.000        ; 0.118      ; 1.750      ;
; 1.272 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[34] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[2] ; r_clk        ; r_clk       ; 0.000        ; 0.118      ; 1.750      ;
; 1.272 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[41] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[1] ; r_clk        ; r_clk       ; 0.000        ; 0.118      ; 1.750      ;
; 1.274 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[43] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[3] ; r_clk        ; r_clk       ; 0.000        ; 0.118      ; 1.752      ;
; 1.320 ; r_ctrl:r_ctrl_inst|w_gaddr_d2[1]                  ; r_ctrl:r_ctrl_inst|r_empty                        ; r_clk        ; r_clk       ; 0.000        ; 0.119      ; 1.799      ;
; 1.321 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[5]   ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[5]  ; w_clk        ; r_clk       ; 0.000        ; 0.132      ; 1.853      ;
; 1.333 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[1]   ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[1]  ; w_clk        ; r_clk       ; 0.000        ; 0.133      ; 1.866      ;
; 1.336 ; r_ctrl:r_ctrl_inst|w_gaddr_d1[3]                  ; r_ctrl:r_ctrl_inst|w_gaddr_d2[3]                  ; r_clk        ; r_clk       ; 0.000        ; 0.118      ; 1.814      ;
; 1.362 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[42]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[42] ; w_clk        ; r_clk       ; 0.000        ; 0.133      ; 1.895      ;
; 1.485 ; r_ctrl:r_ctrl_inst|r_empty                        ; r_ctrl:r_ctrl_inst|addr[0]                        ; r_clk        ; r_clk       ; 0.000        ; 0.120      ; 1.965      ;
; 1.520 ; r_ctrl:r_ctrl_inst|w_gaddr_d2[0]                  ; r_ctrl:r_ctrl_inst|r_empty                        ; r_clk        ; r_clk       ; 0.000        ; 0.119      ; 1.999      ;
; 1.548 ; r_ctrl:r_ctrl_inst|addr[3]                        ; r_ctrl:r_ctrl_inst|gaddr[2]                       ; r_clk        ; r_clk       ; 0.000        ; 0.119      ; 2.027      ;
; 1.576 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[0]   ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[0]  ; w_clk        ; r_clk       ; 0.000        ; 0.135      ; 2.111      ;
; 1.589 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[7]   ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[7]  ; w_clk        ; r_clk       ; 0.000        ; 0.134      ; 2.123      ;
; 1.592 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[4]   ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[4]  ; w_clk        ; r_clk       ; 0.000        ; 0.135      ; 2.127      ;
; 1.594 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[2]   ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[2]  ; w_clk        ; r_clk       ; 0.000        ; 0.134      ; 2.128      ;
; 1.598 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[10]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[10] ; w_clk        ; r_clk       ; 0.000        ; 0.132      ; 2.130      ;
; 1.620 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[44]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[44] ; w_clk        ; r_clk       ; 0.000        ; 0.135      ; 2.155      ;
; 1.622 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[53] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[5] ; r_clk        ; r_clk       ; 0.000        ; 0.118      ; 2.100      ;
; 1.632 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[14]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[14] ; w_clk        ; r_clk       ; 0.000        ; 0.132      ; 2.164      ;
; 1.636 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[63] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[7] ; r_clk        ; r_clk       ; 0.000        ; 0.117      ; 2.113      ;
; 1.638 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[8]   ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[8]  ; w_clk        ; r_clk       ; 0.000        ; 0.133      ; 2.171      ;
; 1.667 ; r_ctrl:r_ctrl_inst|w_gaddr_d1[2]                  ; r_ctrl:r_ctrl_inst|w_gaddr_d2[2]                  ; r_clk        ; r_clk       ; 0.000        ; 0.117      ; 2.144      ;
; 1.672 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[47]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[47] ; w_clk        ; r_clk       ; 0.000        ; 0.134      ; 2.206      ;
; 1.698 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[56] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[0] ; r_clk        ; r_clk       ; 0.000        ; 0.116      ; 2.174      ;
; 1.719 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[43]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[43] ; w_clk        ; r_clk       ; 0.000        ; 0.134      ; 2.253      ;
; 1.721 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[6]   ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[6]  ; w_clk        ; r_clk       ; 0.000        ; 0.134      ; 2.255      ;
; 1.735 ; r_ctrl:r_ctrl_inst|w_gaddr_d2[2]                  ; r_ctrl:r_ctrl_inst|r_empty                        ; r_clk        ; r_clk       ; 0.000        ; 0.119      ; 2.214      ;
; 1.737 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[52] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[4] ; r_clk        ; r_clk       ; 0.000        ; 0.117      ; 2.214      ;
; 1.765 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[3]   ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[3]  ; w_clk        ; r_clk       ; 0.000        ; 0.134      ; 2.299      ;
; 1.768 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[46]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[46] ; w_clk        ; r_clk       ; 0.000        ; 0.134      ; 2.302      ;
; 1.770 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[62] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[6] ; r_clk        ; r_clk       ; 0.000        ; 0.117      ; 2.247      ;
; 1.774 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[41]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[41] ; w_clk        ; r_clk       ; 0.000        ; 0.133      ; 2.307      ;
; 1.803 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[44] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[4] ; r_clk        ; r_clk       ; 0.000        ; 0.118      ; 2.281      ;
; 1.806 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[39] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[7] ; r_clk        ; r_clk       ; 0.000        ; 0.118      ; 2.284      ;
; 1.808 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[33] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[1] ; r_clk        ; r_clk       ; 0.000        ; 0.118      ; 2.286      ;
; 1.809 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[35] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[3] ; r_clk        ; r_clk       ; 0.000        ; 0.118      ; 2.287      ;
; 1.812 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[46] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[6] ; r_clk        ; r_clk       ; 0.000        ; 0.118      ; 2.290      ;
; 1.815 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[37] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[5] ; r_clk        ; r_clk       ; 0.000        ; 0.118      ; 2.293      ;
; 1.825 ; r_ctrl:r_ctrl_inst|w_gaddr_d1[1]                  ; r_ctrl:r_ctrl_inst|w_gaddr_d2[1]                  ; r_clk        ; r_clk       ; 0.000        ; 0.117      ; 2.302      ;
; 1.836 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[61] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[5] ; r_clk        ; r_clk       ; 0.000        ; 0.119      ; 2.315      ;
; 1.851 ; r_ctrl:r_ctrl_inst|r_empty                        ; r_ctrl:r_ctrl_inst|gaddr[2]                       ; r_clk        ; r_clk       ; 0.000        ; 0.119      ; 2.330      ;
; 1.903 ; r_ctrl:r_ctrl_inst|r_empty                        ; r_ctrl:r_ctrl_inst|gaddr[0]                       ; r_clk        ; r_clk       ; 0.000        ; 0.119      ; 2.382      ;
; 1.951 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[45] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[5] ; r_clk        ; r_clk       ; 0.000        ; 0.117      ; 2.428      ;
; 1.987 ; r_ctrl:r_ctrl_inst|addr[2]                        ; r_ctrl:r_ctrl_inst|gaddr[2]                       ; r_clk        ; r_clk       ; 0.000        ; 0.117      ; 2.464      ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1000mV 85C Model Minimum Pulse Width: 'r_clk'                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                            ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; r_clk ; Rise       ; r_clk                                             ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[0]  ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[10] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[11] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[12] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[13] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[14] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[15] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[16] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[17] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[18] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[19] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[1]  ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[20] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[21] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[22] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[23] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[24] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[25] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[26] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[27] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[28] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[29] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[2]  ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[30] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[31] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[32] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[33] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[34] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[35] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[36] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[37] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[38] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[39] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[3]  ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[40] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[41] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[42] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[43] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[44] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[45] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[46] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[47] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[48] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[49] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[4]  ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[50] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[51] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[52] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[53] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[54] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[55] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[56] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[57] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[58] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[59] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[5]  ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[60] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[61] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[62] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[63] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[6]  ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[7]  ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[8]  ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[9]  ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[0] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[1] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[2] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[3] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[4] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[5] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[6] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[7] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|addr[0]                        ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|addr[1]                        ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|addr[2]                        ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|addr[3]                        ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|gaddr[0]                       ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|gaddr[1]                       ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|gaddr[2]                       ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|r_empty                        ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d1[0]                  ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d1[1]                  ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d1[2]                  ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d1[3]                  ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d2[0]                  ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d2[1]                  ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d2[2]                  ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d2[3]                  ;
; 0.040  ; 0.256        ; 0.216          ; High Pulse Width ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[0]  ;
; 0.040  ; 0.256        ; 0.216          ; High Pulse Width ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[10] ;
; 0.040  ; 0.256        ; 0.216          ; High Pulse Width ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[13] ;
; 0.040  ; 0.256        ; 0.216          ; High Pulse Width ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[14] ;
; 0.040  ; 0.256        ; 0.216          ; High Pulse Width ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[16] ;
; 0.040  ; 0.256        ; 0.216          ; High Pulse Width ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[17] ;
; 0.040  ; 0.256        ; 0.216          ; High Pulse Width ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[18] ;
; 0.040  ; 0.256        ; 0.216          ; High Pulse Width ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[19] ;
; 0.040  ; 0.256        ; 0.216          ; High Pulse Width ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[1]  ;
; 0.040  ; 0.256        ; 0.216          ; High Pulse Width ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[20] ;
; 0.040  ; 0.256        ; 0.216          ; High Pulse Width ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[21] ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1000mV 85C Model Minimum Pulse Width: 'w_clk'                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                           ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; w_clk ; Rise       ; w_clk                                            ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[0]  ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[10] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[11] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[12] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[13] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[14] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[15] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[16] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[17] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[18] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[19] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[1]  ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[20] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[21] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[22] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[23] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[24] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[25] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[26] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[27] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[28] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[29] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[2]  ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[30] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[31] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[32] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[33] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[34] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[35] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[36] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[37] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[38] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[39] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[3]  ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[40] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[41] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[42] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[43] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[44] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[45] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[46] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[47] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[48] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[49] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[4]  ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[50] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[51] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[52] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[53] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[54] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[55] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[56] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[57] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[58] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[59] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[5]  ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[60] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[61] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[62] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[63] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[6]  ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[7]  ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[8]  ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[9]  ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|addr[0]                       ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|addr[1]                       ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|addr[2]                       ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|addr[3]                       ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|gaddr[0]                      ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|gaddr[1]                      ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|gaddr[2]                      ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d1[0]                 ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d1[1]                 ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d1[2]                 ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d1[3]                 ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d2[0]                 ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d2[1]                 ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d2[2]                 ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d2[3]                 ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|w_full                        ;
; 0.040  ; 0.256        ; 0.216          ; High Pulse Width ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[13] ;
; 0.040  ; 0.256        ; 0.216          ; High Pulse Width ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[16] ;
; 0.040  ; 0.256        ; 0.216          ; High Pulse Width ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[17] ;
; 0.040  ; 0.256        ; 0.216          ; High Pulse Width ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[18] ;
; 0.040  ; 0.256        ; 0.216          ; High Pulse Width ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[19] ;
; 0.040  ; 0.256        ; 0.216          ; High Pulse Width ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[20] ;
; 0.040  ; 0.256        ; 0.216          ; High Pulse Width ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[21] ;
; 0.040  ; 0.256        ; 0.216          ; High Pulse Width ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[22] ;
; 0.040  ; 0.256        ; 0.216          ; High Pulse Width ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[23] ;
; 0.040  ; 0.256        ; 0.216          ; High Pulse Width ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[26] ;
; 0.040  ; 0.256        ; 0.216          ; High Pulse Width ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[30] ;
; 0.040  ; 0.256        ; 0.216          ; High Pulse Width ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[32] ;
; 0.040  ; 0.256        ; 0.216          ; High Pulse Width ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[33] ;
; 0.040  ; 0.256        ; 0.216          ; High Pulse Width ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[34] ;
; 0.040  ; 0.256        ; 0.216          ; High Pulse Width ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[35] ;
; 0.040  ; 0.256        ; 0.216          ; High Pulse Width ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[36] ;
; 0.040  ; 0.256        ; 0.216          ; High Pulse Width ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[37] ;
; 0.040  ; 0.256        ; 0.216          ; High Pulse Width ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[38] ;
; 0.040  ; 0.256        ; 0.216          ; High Pulse Width ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[39] ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; r_en       ; r_clk      ; 6.011 ; 6.319 ; Rise       ; r_clk           ;
; w_data[*]  ; w_clk      ; 5.004 ; 4.992 ; Rise       ; w_clk           ;
;  w_data[0] ; w_clk      ; 3.700 ; 3.911 ; Rise       ; w_clk           ;
;  w_data[1] ; w_clk      ; 3.873 ; 3.960 ; Rise       ; w_clk           ;
;  w_data[2] ; w_clk      ; 3.402 ; 3.572 ; Rise       ; w_clk           ;
;  w_data[3] ; w_clk      ; 5.004 ; 4.992 ; Rise       ; w_clk           ;
;  w_data[4] ; w_clk      ; 4.180 ; 4.345 ; Rise       ; w_clk           ;
;  w_data[5] ; w_clk      ; 4.458 ; 4.537 ; Rise       ; w_clk           ;
;  w_data[6] ; w_clk      ; 4.059 ; 4.231 ; Rise       ; w_clk           ;
;  w_data[7] ; w_clk      ; 4.511 ; 4.606 ; Rise       ; w_clk           ;
; w_en       ; w_clk      ; 7.962 ; 8.095 ; Rise       ; w_clk           ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; r_en       ; r_clk      ; -3.116 ; -3.295 ; Rise       ; r_clk           ;
; w_data[*]  ; w_clk      ; -2.261 ; -2.452 ; Rise       ; w_clk           ;
;  w_data[0] ; w_clk      ; -2.274 ; -2.467 ; Rise       ; w_clk           ;
;  w_data[1] ; w_clk      ; -2.733 ; -2.854 ; Rise       ; w_clk           ;
;  w_data[2] ; w_clk      ; -2.313 ; -2.501 ; Rise       ; w_clk           ;
;  w_data[3] ; w_clk      ; -2.777 ; -2.889 ; Rise       ; w_clk           ;
;  w_data[4] ; w_clk      ; -2.740 ; -2.858 ; Rise       ; w_clk           ;
;  w_data[5] ; w_clk      ; -2.261 ; -2.452 ; Rise       ; w_clk           ;
;  w_data[6] ; w_clk      ; -2.732 ; -2.856 ; Rise       ; w_clk           ;
;  w_data[7] ; w_clk      ; -2.717 ; -2.851 ; Rise       ; w_clk           ;
; w_en       ; w_clk      ; -3.313 ; -3.472 ; Rise       ; w_clk           ;
+------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; r_data[*]  ; r_clk      ; 11.873 ; 11.793 ; Rise       ; r_clk           ;
;  r_data[0] ; r_clk      ; 10.696 ; 10.434 ; Rise       ; r_clk           ;
;  r_data[1] ; r_clk      ; 10.354 ; 10.189 ; Rise       ; r_clk           ;
;  r_data[2] ; r_clk      ; 9.841  ; 9.752  ; Rise       ; r_clk           ;
;  r_data[3] ; r_clk      ; 10.331 ; 10.171 ; Rise       ; r_clk           ;
;  r_data[4] ; r_clk      ; 11.873 ; 11.793 ; Rise       ; r_clk           ;
;  r_data[5] ; r_clk      ; 10.313 ; 10.118 ; Rise       ; r_clk           ;
;  r_data[6] ; r_clk      ; 10.301 ; 10.139 ; Rise       ; r_clk           ;
;  r_data[7] ; r_clk      ; 10.011 ; 9.902  ; Rise       ; r_clk           ;
; r_empty    ; r_clk      ; 10.778 ; 10.625 ; Rise       ; r_clk           ;
; w_full     ; w_clk      ; 11.927 ; 11.572 ; Rise       ; w_clk           ;
+------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; r_data[*]  ; r_clk      ; 9.360  ; 9.274  ; Rise       ; r_clk           ;
;  r_data[0] ; r_clk      ; 10.181 ; 9.928  ; Rise       ; r_clk           ;
;  r_data[1] ; r_clk      ; 9.853  ; 9.692  ; Rise       ; r_clk           ;
;  r_data[2] ; r_clk      ; 9.360  ; 9.274  ; Rise       ; r_clk           ;
;  r_data[3] ; r_clk      ; 9.831  ; 9.676  ; Rise       ; r_clk           ;
;  r_data[4] ; r_clk      ; 11.352 ; 11.278 ; Rise       ; r_clk           ;
;  r_data[5] ; r_clk      ; 9.814  ; 9.625  ; Rise       ; r_clk           ;
;  r_data[6] ; r_clk      ; 9.789  ; 9.633  ; Rise       ; r_clk           ;
;  r_data[7] ; r_clk      ; 9.524  ; 9.418  ; Rise       ; r_clk           ;
; r_empty    ; r_clk      ; 10.259 ; 10.111 ; Rise       ; r_clk           ;
; w_full     ; w_clk      ; 11.364 ; 11.021 ; Rise       ; w_clk           ;
+------------+------------+--------+--------+------------+-----------------+


----------------------------------------------
; Slow 1000mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------+
; Slow 1000mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 150.22 MHz ; 150.22 MHz      ; r_clk      ;      ;
; 199.72 MHz ; 199.72 MHz      ; w_clk      ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1000mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; r_clk ; -5.657 ; -127.481          ;
; w_clk ; -4.007 ; -249.464          ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1000mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; w_clk ; 0.678 ; 0.000             ;
; r_clk ; 0.685 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1000mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1000mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1000mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; r_clk ; -3.000 ; -249.037                        ;
; w_clk ; -3.000 ; -226.688                        ;
+-------+--------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1000mV 0C Model Setup: 'r_clk'                                                                                                                                                  ;
+--------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.657 ; r_ctrl:r_ctrl_inst|addr[2]                        ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[5] ; r_clk        ; r_clk       ; 1.000        ; -0.113     ; 6.576      ;
; -5.536 ; r_ctrl:r_ctrl_inst|addr[2]                        ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[7] ; r_clk        ; r_clk       ; 1.000        ; -0.115     ; 6.453      ;
; -5.508 ; r_ctrl:r_ctrl_inst|addr[2]                        ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[0] ; r_clk        ; r_clk       ; 1.000        ; -0.116     ; 6.424      ;
; -5.270 ; r_ctrl:r_ctrl_inst|addr[2]                        ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[4] ; r_clk        ; r_clk       ; 1.000        ; -0.113     ; 6.189      ;
; -5.254 ; r_ctrl:r_ctrl_inst|addr[2]                        ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[6] ; r_clk        ; r_clk       ; 1.000        ; -0.115     ; 6.171      ;
; -5.224 ; r_ctrl:r_ctrl_inst|addr[1]                        ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[5] ; r_clk        ; r_clk       ; 1.000        ; -0.113     ; 6.143      ;
; -5.193 ; r_ctrl:r_ctrl_inst|addr[2]                        ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[2] ; r_clk        ; r_clk       ; 1.000        ; -0.116     ; 6.109      ;
; -5.177 ; r_ctrl:r_ctrl_inst|addr[2]                        ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[3] ; r_clk        ; r_clk       ; 1.000        ; -0.115     ; 6.094      ;
; -5.120 ; r_ctrl:r_ctrl_inst|addr[0]                        ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[7] ; r_clk        ; r_clk       ; 1.000        ; -0.115     ; 6.037      ;
; -5.100 ; r_ctrl:r_ctrl_inst|addr[2]                        ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[1] ; r_clk        ; r_clk       ; 1.000        ; -0.116     ; 6.016      ;
; -5.092 ; r_ctrl:r_ctrl_inst|addr[0]                        ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[0] ; r_clk        ; r_clk       ; 1.000        ; -0.116     ; 6.008      ;
; -5.073 ; r_ctrl:r_ctrl_inst|addr[1]                        ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[7] ; r_clk        ; r_clk       ; 1.000        ; -0.115     ; 5.990      ;
; -4.978 ; r_ctrl:r_ctrl_inst|addr[0]                        ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[4] ; r_clk        ; r_clk       ; 1.000        ; -0.113     ; 5.897      ;
; -4.838 ; r_ctrl:r_ctrl_inst|addr[0]                        ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[6] ; r_clk        ; r_clk       ; 1.000        ; -0.115     ; 5.755      ;
; -4.823 ; r_ctrl:r_ctrl_inst|addr[0]                        ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[5] ; r_clk        ; r_clk       ; 1.000        ; -0.113     ; 5.742      ;
; -4.821 ; r_ctrl:r_ctrl_inst|addr[0]                        ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[2] ; r_clk        ; r_clk       ; 1.000        ; -0.116     ; 5.737      ;
; -4.802 ; r_ctrl:r_ctrl_inst|addr[0]                        ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[3] ; r_clk        ; r_clk       ; 1.000        ; -0.115     ; 5.719      ;
; -4.743 ; r_ctrl:r_ctrl_inst|addr[0]                        ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[1] ; r_clk        ; r_clk       ; 1.000        ; -0.116     ; 5.659      ;
; -4.517 ; r_ctrl:r_ctrl_inst|addr[1]                        ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[0] ; r_clk        ; r_clk       ; 1.000        ; -0.116     ; 5.433      ;
; -4.478 ; r_ctrl:r_ctrl_inst|addr[1]                        ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[2] ; r_clk        ; r_clk       ; 1.000        ; -0.116     ; 5.394      ;
; -4.466 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[16] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[0] ; r_clk        ; r_clk       ; 1.000        ; -0.119     ; 5.379      ;
; -4.446 ; r_ctrl:r_ctrl_inst|addr[1]                        ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[3] ; r_clk        ; r_clk       ; 1.000        ; -0.115     ; 5.363      ;
; -4.439 ; r_ctrl:r_ctrl_inst|addr[1]                        ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[4] ; r_clk        ; r_clk       ; 1.000        ; -0.113     ; 5.358      ;
; -4.427 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[18] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[2] ; r_clk        ; r_clk       ; 1.000        ; -0.119     ; 5.340      ;
; -4.379 ; r_ctrl:r_ctrl_inst|addr[1]                        ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[6] ; r_clk        ; r_clk       ; 1.000        ; -0.115     ; 5.296      ;
; -4.372 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[20] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[4] ; r_clk        ; r_clk       ; 1.000        ; -0.116     ; 5.288      ;
; -4.363 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[13] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[5] ; r_clk        ; r_clk       ; 1.000        ; -0.108     ; 5.287      ;
; -4.263 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[22] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[6] ; r_clk        ; r_clk       ; 1.000        ; -0.118     ; 5.177      ;
; -4.254 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[9]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[1] ; r_clk        ; r_clk       ; 1.000        ; -0.118     ; 5.168      ;
; -4.251 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[31] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[7] ; r_clk        ; r_clk       ; 1.000        ; -0.114     ; 5.169      ;
; -4.241 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[21] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[5] ; r_clk        ; r_clk       ; 1.000        ; -0.116     ; 5.157      ;
; -4.217 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[24] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[0] ; r_clk        ; r_clk       ; 1.000        ; -0.115     ; 5.134      ;
; -4.192 ; r_ctrl:r_ctrl_inst|addr[1]                        ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[1] ; r_clk        ; r_clk       ; 1.000        ; -0.116     ; 5.108      ;
; -4.066 ; r_ctrl:r_ctrl_inst|addr[0]                        ; r_ctrl:r_ctrl_inst|r_empty                        ; r_clk        ; r_clk       ; 1.000        ; -0.116     ; 4.982      ;
; -4.019 ; r_ctrl:r_ctrl_inst|addr[0]                        ; r_ctrl:r_ctrl_inst|gaddr[1]                       ; r_clk        ; r_clk       ; 1.000        ; -0.116     ; 4.935      ;
; -3.982 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[11] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[3] ; r_clk        ; r_clk       ; 1.000        ; -0.117     ; 4.897      ;
; -3.821 ; r_ctrl:r_ctrl_inst|addr[1]                        ; r_ctrl:r_ctrl_inst|r_empty                        ; r_clk        ; r_clk       ; 1.000        ; -0.116     ; 4.737      ;
; -3.774 ; r_ctrl:r_ctrl_inst|addr[1]                        ; r_ctrl:r_ctrl_inst|gaddr[1]                       ; r_clk        ; r_clk       ; 1.000        ; -0.116     ; 4.690      ;
; -3.728 ; r_ctrl:r_ctrl_inst|r_empty                        ; r_ctrl:r_ctrl_inst|r_empty                        ; r_clk        ; r_clk       ; 1.000        ; -0.115     ; 4.645      ;
; -3.710 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[17] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[1] ; r_clk        ; r_clk       ; 1.000        ; -0.119     ; 4.623      ;
; -3.681 ; r_ctrl:r_ctrl_inst|r_empty                        ; r_ctrl:r_ctrl_inst|gaddr[1]                       ; r_clk        ; r_clk       ; 1.000        ; -0.115     ; 4.598      ;
; -3.598 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[0]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[0] ; r_clk        ; r_clk       ; 1.000        ; -0.117     ; 4.513      ;
; -3.569 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[2]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[2] ; r_clk        ; r_clk       ; 1.000        ; -0.116     ; 4.485      ;
; -3.517 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[4]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[4] ; r_clk        ; r_clk       ; 1.000        ; -0.114     ; 4.435      ;
; -3.514 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[15] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[7] ; r_clk        ; r_clk       ; 1.000        ; -0.117     ; 4.429      ;
; -3.455 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[19] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[3] ; r_clk        ; r_clk       ; 1.000        ; -0.118     ; 4.369      ;
; -3.439 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[40] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[0] ; r_clk        ; r_clk       ; 1.000        ; -0.115     ; 4.356      ;
; -3.435 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[5]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[5] ; r_clk        ; r_clk       ; 1.000        ; -0.112     ; 4.355      ;
; -3.411 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[23] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[7] ; r_clk        ; r_clk       ; 1.000        ; -0.118     ; 4.325      ;
; -3.247 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[26] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[2] ; r_clk        ; r_clk       ; 1.000        ; -0.116     ; 4.163      ;
; -3.169 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[27] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[3] ; r_clk        ; r_clk       ; 1.000        ; -0.114     ; 4.087      ;
; -3.139 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[28] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[4] ; r_clk        ; r_clk       ; 1.000        ; -0.112     ; 4.059      ;
; -3.139 ; r_ctrl:r_ctrl_inst|addr[2]                        ; r_ctrl:r_ctrl_inst|r_empty                        ; r_clk        ; r_clk       ; 1.000        ; -0.116     ; 4.055      ;
; -3.115 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[30] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[6] ; r_clk        ; r_clk       ; 1.000        ; -0.114     ; 4.033      ;
; -3.075 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[25] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[1] ; r_clk        ; r_clk       ; 1.000        ; -0.115     ; 3.992      ;
; -3.015 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[8]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[0] ; r_clk        ; r_clk       ; 1.000        ; -0.117     ; 3.930      ;
; -2.986 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[10] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[2] ; r_clk        ; r_clk       ; 1.000        ; -0.116     ; 3.902      ;
; -2.884 ; r_ctrl:r_ctrl_inst|addr[1]                        ; r_ctrl:r_ctrl_inst|addr[2]                        ; r_clk        ; r_clk       ; 1.000        ; -0.115     ; 3.801      ;
; -2.854 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[29] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[5] ; r_clk        ; r_clk       ; 1.000        ; -0.112     ; 3.774      ;
; -2.824 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[1]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[1] ; r_clk        ; r_clk       ; 1.000        ; -0.115     ; 3.741      ;
; -2.821 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[3]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[3] ; r_clk        ; r_clk       ; 1.000        ; -0.115     ; 3.738      ;
; -2.821 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[6]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[6] ; r_clk        ; r_clk       ; 1.000        ; -0.115     ; 3.738      ;
; -2.799 ; r_ctrl:r_ctrl_inst|addr[1]                        ; r_ctrl:r_ctrl_inst|addr[3]                        ; r_clk        ; r_clk       ; 1.000        ; -0.116     ; 3.715      ;
; -2.798 ; r_ctrl:r_ctrl_inst|addr[0]                        ; r_ctrl:r_ctrl_inst|addr[2]                        ; r_clk        ; r_clk       ; 1.000        ; -0.115     ; 3.715      ;
; -2.759 ; r_ctrl:r_ctrl_inst|addr[0]                        ; r_ctrl:r_ctrl_inst|addr[3]                        ; r_clk        ; r_clk       ; 1.000        ; -0.116     ; 3.675      ;
; -2.728 ; r_ctrl:r_ctrl_inst|addr[3]                        ; r_ctrl:r_ctrl_inst|r_empty                        ; r_clk        ; r_clk       ; 1.000        ; -0.115     ; 3.645      ;
; -2.585 ; r_ctrl:r_ctrl_inst|addr[0]                        ; r_ctrl:r_ctrl_inst|addr[1]                        ; r_clk        ; r_clk       ; 1.000        ; -0.115     ; 3.502      ;
; -2.555 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[58] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[2] ; r_clk        ; r_clk       ; 1.000        ; -0.118     ; 3.469      ;
; -2.534 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[54] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[6] ; r_clk        ; r_clk       ; 1.000        ; -0.123     ; 3.443      ;
; -2.508 ; r_ctrl:r_ctrl_inst|w_gaddr_d2[3]                  ; r_ctrl:r_ctrl_inst|r_empty                        ; r_clk        ; r_clk       ; 1.000        ; -0.116     ; 3.424      ;
; -2.463 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[50] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[2] ; r_clk        ; r_clk       ; 1.000        ; -0.119     ; 3.376      ;
; -2.399 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[49] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[1] ; r_clk        ; r_clk       ; 1.000        ; -0.119     ; 3.312      ;
; -2.398 ; r_ctrl:r_ctrl_inst|addr[1]                        ; r_ctrl:r_ctrl_inst|gaddr[0]                       ; r_clk        ; r_clk       ; 1.000        ; -0.116     ; 3.314      ;
; -2.392 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[51] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[3] ; r_clk        ; r_clk       ; 1.000        ; -0.118     ; 3.306      ;
; -2.373 ; r_ctrl:r_ctrl_inst|addr[2]                        ; r_ctrl:r_ctrl_inst|gaddr[1]                       ; r_clk        ; r_clk       ; 1.000        ; -0.116     ; 3.289      ;
; -2.356 ; r_ctrl:r_ctrl_inst|r_empty                        ; r_ctrl:r_ctrl_inst|addr[2]                        ; r_clk        ; r_clk       ; 1.000        ; -0.114     ; 3.274      ;
; -2.356 ; r_ctrl:r_ctrl_inst|addr[0]                        ; r_ctrl:r_ctrl_inst|gaddr[0]                       ; r_clk        ; r_clk       ; 1.000        ; -0.116     ; 3.272      ;
; -2.341 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[59] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[3] ; r_clk        ; r_clk       ; 1.000        ; -0.117     ; 3.256      ;
; -2.298 ; r_ctrl:r_ctrl_inst|addr[1]                        ; r_ctrl:r_ctrl_inst|addr[1]                        ; r_clk        ; r_clk       ; 1.000        ; -0.115     ; 3.215      ;
; -2.297 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[48] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[0] ; r_clk        ; r_clk       ; 1.000        ; -0.119     ; 3.210      ;
; -2.275 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[42] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[2] ; r_clk        ; r_clk       ; 1.000        ; -0.115     ; 3.192      ;
; -2.272 ; r_ctrl:r_ctrl_inst|addr[2]                        ; r_ctrl:r_ctrl_inst|addr[3]                        ; r_clk        ; r_clk       ; 1.000        ; -0.116     ; 3.188      ;
; -2.271 ; r_ctrl:r_ctrl_inst|r_empty                        ; r_ctrl:r_ctrl_inst|addr[3]                        ; r_clk        ; r_clk       ; 1.000        ; -0.115     ; 3.188      ;
; -2.270 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[55] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[7] ; r_clk        ; r_clk       ; 1.000        ; -0.118     ; 3.184      ;
; -2.240 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[14] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[6] ; r_clk        ; r_clk       ; 1.000        ; -0.115     ; 3.157      ;
; -2.238 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[12] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[4] ; r_clk        ; r_clk       ; 1.000        ; -0.115     ; 3.155      ;
; -2.237 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[7]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[7] ; r_clk        ; r_clk       ; 1.000        ; -0.115     ; 3.154      ;
; -2.212 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[57] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[1] ; r_clk        ; r_clk       ; 1.000        ; -0.118     ; 3.126      ;
; -2.211 ; r_ctrl:r_ctrl_inst|addr[1]                        ; r_ctrl:r_ctrl_inst|gaddr[2]                       ; r_clk        ; r_clk       ; 1.000        ; -0.116     ; 3.127      ;
; -2.205 ; r_ctrl:r_ctrl_inst|r_empty                        ; r_ctrl:r_ctrl_inst|addr[1]                        ; r_clk        ; r_clk       ; 1.000        ; -0.114     ; 3.123      ;
; -2.170 ; r_ctrl:r_ctrl_inst|addr[0]                        ; r_ctrl:r_ctrl_inst|gaddr[2]                       ; r_clk        ; r_clk       ; 1.000        ; -0.116     ; 3.086      ;
; -2.108 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[36] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[4] ; r_clk        ; r_clk       ; 1.000        ; -0.114     ; 3.026      ;
; -1.918 ; r_ctrl:r_ctrl_inst|r_empty                        ; r_ctrl:r_ctrl_inst|gaddr[0]                       ; r_clk        ; r_clk       ; 1.000        ; -0.115     ; 2.835      ;
; -1.902 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[37]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[37] ; w_clk        ; r_clk       ; 1.000        ; -0.136     ; 2.778      ;
; -1.883 ; r_ctrl:r_ctrl_inst|w_gaddr_d1[0]                  ; r_ctrl:r_ctrl_inst|w_gaddr_d2[0]                  ; r_clk        ; r_clk       ; 1.000        ; -0.117     ; 2.798      ;
; -1.866 ; r_ctrl:r_ctrl_inst|addr[3]                        ; r_ctrl:r_ctrl_inst|addr[3]                        ; r_clk        ; r_clk       ; 1.000        ; -0.115     ; 2.783      ;
; -1.803 ; r_ctrl:r_ctrl_inst|addr[2]                        ; r_ctrl:r_ctrl_inst|gaddr[2]                       ; r_clk        ; r_clk       ; 1.000        ; -0.116     ; 2.719      ;
; -1.766 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[45] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[5] ; r_clk        ; r_clk       ; 1.000        ; -0.116     ; 2.682      ;
; -1.700 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[61] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[5] ; r_clk        ; r_clk       ; 1.000        ; -0.115     ; 2.617      ;
; -1.683 ; r_ctrl:r_ctrl_inst|r_empty                        ; r_ctrl:r_ctrl_inst|gaddr[2]                       ; r_clk        ; r_clk       ; 1.000        ; -0.115     ; 2.600      ;
+--------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1000mV 0C Model Setup: 'w_clk'                                                                                                                          ;
+--------+----------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.007 ; w_ctrl:w_ctrl_inst|w_full  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[30] ; w_clk        ; w_clk       ; 1.000        ; -0.118     ; 4.921      ;
; -3.882 ; w_ctrl:w_ctrl_inst|w_full  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[26] ; w_clk        ; w_clk       ; 1.000        ; -0.117     ; 4.797      ;
; -3.785 ; w_ctrl:w_ctrl_inst|w_full  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[35] ; w_clk        ; w_clk       ; 1.000        ; -0.116     ; 4.701      ;
; -3.785 ; w_ctrl:w_ctrl_inst|w_full  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[38] ; w_clk        ; w_clk       ; 1.000        ; -0.116     ; 4.701      ;
; -3.741 ; w_ctrl:w_ctrl_inst|w_full  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[32] ; w_clk        ; w_clk       ; 1.000        ; -0.117     ; 4.656      ;
; -3.741 ; w_ctrl:w_ctrl_inst|w_full  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[33] ; w_clk        ; w_clk       ; 1.000        ; -0.117     ; 4.656      ;
; -3.741 ; w_ctrl:w_ctrl_inst|w_full  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[34] ; w_clk        ; w_clk       ; 1.000        ; -0.117     ; 4.656      ;
; -3.735 ; w_ctrl:w_ctrl_inst|addr[0] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[35] ; w_clk        ; w_clk       ; 1.000        ; -0.116     ; 4.651      ;
; -3.735 ; w_ctrl:w_ctrl_inst|addr[0] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[38] ; w_clk        ; w_clk       ; 1.000        ; -0.116     ; 4.651      ;
; -3.718 ; w_ctrl:w_ctrl_inst|addr[0] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[54] ; w_clk        ; w_clk       ; 1.000        ; -0.109     ; 4.641      ;
; -3.691 ; w_ctrl:w_ctrl_inst|addr[0] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[32] ; w_clk        ; w_clk       ; 1.000        ; -0.117     ; 4.606      ;
; -3.691 ; w_ctrl:w_ctrl_inst|addr[0] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[33] ; w_clk        ; w_clk       ; 1.000        ; -0.117     ; 4.606      ;
; -3.691 ; w_ctrl:w_ctrl_inst|addr[0] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[34] ; w_clk        ; w_clk       ; 1.000        ; -0.117     ; 4.606      ;
; -3.676 ; w_ctrl:w_ctrl_inst|w_full  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[54] ; w_clk        ; w_clk       ; 1.000        ; -0.109     ; 4.599      ;
; -3.647 ; w_ctrl:w_ctrl_inst|w_full  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[39] ; w_clk        ; w_clk       ; 1.000        ; -0.116     ; 4.563      ;
; -3.640 ; w_ctrl:w_ctrl_inst|w_full  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[36] ; w_clk        ; w_clk       ; 1.000        ; -0.115     ; 4.557      ;
; -3.640 ; w_ctrl:w_ctrl_inst|w_full  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[37] ; w_clk        ; w_clk       ; 1.000        ; -0.115     ; 4.557      ;
; -3.615 ; w_ctrl:w_ctrl_inst|w_full  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[13] ; w_clk        ; w_clk       ; 1.000        ; -0.121     ; 4.526      ;
; -3.603 ; w_ctrl:w_ctrl_inst|addr[1] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[54] ; w_clk        ; w_clk       ; 1.000        ; -0.109     ; 4.526      ;
; -3.597 ; w_ctrl:w_ctrl_inst|addr[0] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[39] ; w_clk        ; w_clk       ; 1.000        ; -0.116     ; 4.513      ;
; -3.595 ; w_ctrl:w_ctrl_inst|w_full  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[8]  ; w_clk        ; w_clk       ; 1.000        ; -0.115     ; 4.512      ;
; -3.595 ; w_ctrl:w_ctrl_inst|w_full  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[9]  ; w_clk        ; w_clk       ; 1.000        ; -0.115     ; 4.512      ;
; -3.595 ; w_ctrl:w_ctrl_inst|w_full  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[10] ; w_clk        ; w_clk       ; 1.000        ; -0.115     ; 4.512      ;
; -3.595 ; w_ctrl:w_ctrl_inst|w_full  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[11] ; w_clk        ; w_clk       ; 1.000        ; -0.115     ; 4.512      ;
; -3.595 ; w_ctrl:w_ctrl_inst|w_full  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[12] ; w_clk        ; w_clk       ; 1.000        ; -0.115     ; 4.512      ;
; -3.595 ; w_ctrl:w_ctrl_inst|w_full  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[14] ; w_clk        ; w_clk       ; 1.000        ; -0.115     ; 4.512      ;
; -3.595 ; w_ctrl:w_ctrl_inst|w_full  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[15] ; w_clk        ; w_clk       ; 1.000        ; -0.115     ; 4.512      ;
; -3.590 ; w_ctrl:w_ctrl_inst|addr[0] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[36] ; w_clk        ; w_clk       ; 1.000        ; -0.115     ; 4.507      ;
; -3.590 ; w_ctrl:w_ctrl_inst|addr[0] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[37] ; w_clk        ; w_clk       ; 1.000        ; -0.115     ; 4.507      ;
; -3.581 ; w_ctrl:w_ctrl_inst|w_full  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[24] ; w_clk        ; w_clk       ; 1.000        ; -0.117     ; 4.496      ;
; -3.581 ; w_ctrl:w_ctrl_inst|w_full  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[25] ; w_clk        ; w_clk       ; 1.000        ; -0.117     ; 4.496      ;
; -3.581 ; w_ctrl:w_ctrl_inst|w_full  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[27] ; w_clk        ; w_clk       ; 1.000        ; -0.117     ; 4.496      ;
; -3.581 ; w_ctrl:w_ctrl_inst|w_full  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[28] ; w_clk        ; w_clk       ; 1.000        ; -0.117     ; 4.496      ;
; -3.581 ; w_ctrl:w_ctrl_inst|w_full  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[29] ; w_clk        ; w_clk       ; 1.000        ; -0.117     ; 4.496      ;
; -3.581 ; w_ctrl:w_ctrl_inst|w_full  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[31] ; w_clk        ; w_clk       ; 1.000        ; -0.117     ; 4.496      ;
; -3.577 ; w_ctrl:w_ctrl_inst|w_full  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[45] ; w_clk        ; w_clk       ; 1.000        ; -0.113     ; 4.496      ;
; -3.556 ; w_ctrl:w_ctrl_inst|addr[0] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[13] ; w_clk        ; w_clk       ; 1.000        ; -0.121     ; 4.467      ;
; -3.547 ; w_ctrl:w_ctrl_inst|addr[0] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[16] ; w_clk        ; w_clk       ; 1.000        ; -0.113     ; 4.466      ;
; -3.547 ; w_ctrl:w_ctrl_inst|addr[0] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[17] ; w_clk        ; w_clk       ; 1.000        ; -0.113     ; 4.466      ;
; -3.547 ; w_ctrl:w_ctrl_inst|addr[0] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[18] ; w_clk        ; w_clk       ; 1.000        ; -0.113     ; 4.466      ;
; -3.547 ; w_ctrl:w_ctrl_inst|addr[0] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[19] ; w_clk        ; w_clk       ; 1.000        ; -0.113     ; 4.466      ;
; -3.547 ; w_ctrl:w_ctrl_inst|addr[0] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[20] ; w_clk        ; w_clk       ; 1.000        ; -0.113     ; 4.466      ;
; -3.547 ; w_ctrl:w_ctrl_inst|addr[0] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[21] ; w_clk        ; w_clk       ; 1.000        ; -0.113     ; 4.466      ;
; -3.547 ; w_ctrl:w_ctrl_inst|addr[0] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[22] ; w_clk        ; w_clk       ; 1.000        ; -0.113     ; 4.466      ;
; -3.547 ; w_ctrl:w_ctrl_inst|addr[0] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[23] ; w_clk        ; w_clk       ; 1.000        ; -0.113     ; 4.466      ;
; -3.536 ; w_ctrl:w_ctrl_inst|addr[0] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[8]  ; w_clk        ; w_clk       ; 1.000        ; -0.115     ; 4.453      ;
; -3.536 ; w_ctrl:w_ctrl_inst|addr[0] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[9]  ; w_clk        ; w_clk       ; 1.000        ; -0.115     ; 4.453      ;
; -3.536 ; w_ctrl:w_ctrl_inst|addr[0] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[10] ; w_clk        ; w_clk       ; 1.000        ; -0.115     ; 4.453      ;
; -3.536 ; w_ctrl:w_ctrl_inst|addr[0] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[11] ; w_clk        ; w_clk       ; 1.000        ; -0.115     ; 4.453      ;
; -3.536 ; w_ctrl:w_ctrl_inst|addr[0] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[12] ; w_clk        ; w_clk       ; 1.000        ; -0.115     ; 4.453      ;
; -3.536 ; w_ctrl:w_ctrl_inst|addr[0] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[14] ; w_clk        ; w_clk       ; 1.000        ; -0.115     ; 4.453      ;
; -3.536 ; w_ctrl:w_ctrl_inst|addr[0] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[15] ; w_clk        ; w_clk       ; 1.000        ; -0.115     ; 4.453      ;
; -3.517 ; w_ctrl:w_ctrl_inst|addr[0] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[45] ; w_clk        ; w_clk       ; 1.000        ; -0.113     ; 4.436      ;
; -3.507 ; w_ctrl:w_ctrl_inst|w_full  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[16] ; w_clk        ; w_clk       ; 1.000        ; -0.113     ; 4.426      ;
; -3.507 ; w_ctrl:w_ctrl_inst|w_full  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[17] ; w_clk        ; w_clk       ; 1.000        ; -0.113     ; 4.426      ;
; -3.507 ; w_ctrl:w_ctrl_inst|w_full  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[18] ; w_clk        ; w_clk       ; 1.000        ; -0.113     ; 4.426      ;
; -3.507 ; w_ctrl:w_ctrl_inst|w_full  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[19] ; w_clk        ; w_clk       ; 1.000        ; -0.113     ; 4.426      ;
; -3.507 ; w_ctrl:w_ctrl_inst|w_full  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[20] ; w_clk        ; w_clk       ; 1.000        ; -0.113     ; 4.426      ;
; -3.507 ; w_ctrl:w_ctrl_inst|w_full  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[21] ; w_clk        ; w_clk       ; 1.000        ; -0.113     ; 4.426      ;
; -3.507 ; w_ctrl:w_ctrl_inst|w_full  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[22] ; w_clk        ; w_clk       ; 1.000        ; -0.113     ; 4.426      ;
; -3.507 ; w_ctrl:w_ctrl_inst|w_full  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[23] ; w_clk        ; w_clk       ; 1.000        ; -0.113     ; 4.426      ;
; -3.470 ; w_ctrl:w_ctrl_inst|addr[0] ; w_ctrl:w_ctrl_inst|w_full                        ; w_clk        ; w_clk       ; 1.000        ; -0.115     ; 4.387      ;
; -3.463 ; w_ctrl:w_ctrl_inst|addr[1] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[35] ; w_clk        ; w_clk       ; 1.000        ; -0.116     ; 4.379      ;
; -3.463 ; w_ctrl:w_ctrl_inst|addr[1] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[38] ; w_clk        ; w_clk       ; 1.000        ; -0.116     ; 4.379      ;
; -3.442 ; w_ctrl:w_ctrl_inst|addr[2] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[30] ; w_clk        ; w_clk       ; 1.000        ; -0.118     ; 4.356      ;
; -3.435 ; w_ctrl:w_ctrl_inst|addr[1] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[16] ; w_clk        ; w_clk       ; 1.000        ; -0.113     ; 4.354      ;
; -3.435 ; w_ctrl:w_ctrl_inst|addr[1] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[17] ; w_clk        ; w_clk       ; 1.000        ; -0.113     ; 4.354      ;
; -3.435 ; w_ctrl:w_ctrl_inst|addr[1] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[18] ; w_clk        ; w_clk       ; 1.000        ; -0.113     ; 4.354      ;
; -3.435 ; w_ctrl:w_ctrl_inst|addr[1] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[19] ; w_clk        ; w_clk       ; 1.000        ; -0.113     ; 4.354      ;
; -3.435 ; w_ctrl:w_ctrl_inst|addr[1] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[20] ; w_clk        ; w_clk       ; 1.000        ; -0.113     ; 4.354      ;
; -3.435 ; w_ctrl:w_ctrl_inst|addr[1] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[21] ; w_clk        ; w_clk       ; 1.000        ; -0.113     ; 4.354      ;
; -3.435 ; w_ctrl:w_ctrl_inst|addr[1] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[22] ; w_clk        ; w_clk       ; 1.000        ; -0.113     ; 4.354      ;
; -3.435 ; w_ctrl:w_ctrl_inst|addr[1] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[23] ; w_clk        ; w_clk       ; 1.000        ; -0.113     ; 4.354      ;
; -3.419 ; w_ctrl:w_ctrl_inst|addr[1] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[32] ; w_clk        ; w_clk       ; 1.000        ; -0.117     ; 4.334      ;
; -3.419 ; w_ctrl:w_ctrl_inst|addr[1] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[33] ; w_clk        ; w_clk       ; 1.000        ; -0.117     ; 4.334      ;
; -3.419 ; w_ctrl:w_ctrl_inst|addr[1] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[34] ; w_clk        ; w_clk       ; 1.000        ; -0.117     ; 4.334      ;
; -3.400 ; w_ctrl:w_ctrl_inst|addr[1] ; w_ctrl:w_ctrl_inst|w_full                        ; w_clk        ; w_clk       ; 1.000        ; -0.115     ; 4.317      ;
; -3.398 ; w_ctrl:w_ctrl_inst|addr[3] ; w_ctrl:w_ctrl_inst|w_full                        ; w_clk        ; w_clk       ; 1.000        ; -0.115     ; 4.315      ;
; -3.345 ; w_ctrl:w_ctrl_inst|addr[1] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[13] ; w_clk        ; w_clk       ; 1.000        ; -0.121     ; 4.256      ;
; -3.326 ; w_ctrl:w_ctrl_inst|addr[0] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[30] ; w_clk        ; w_clk       ; 1.000        ; -0.118     ; 4.240      ;
; -3.325 ; w_ctrl:w_ctrl_inst|addr[1] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[39] ; w_clk        ; w_clk       ; 1.000        ; -0.116     ; 4.241      ;
; -3.325 ; w_ctrl:w_ctrl_inst|addr[1] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[8]  ; w_clk        ; w_clk       ; 1.000        ; -0.115     ; 4.242      ;
; -3.325 ; w_ctrl:w_ctrl_inst|addr[1] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[9]  ; w_clk        ; w_clk       ; 1.000        ; -0.115     ; 4.242      ;
; -3.325 ; w_ctrl:w_ctrl_inst|addr[1] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[10] ; w_clk        ; w_clk       ; 1.000        ; -0.115     ; 4.242      ;
; -3.325 ; w_ctrl:w_ctrl_inst|addr[1] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[11] ; w_clk        ; w_clk       ; 1.000        ; -0.115     ; 4.242      ;
; -3.325 ; w_ctrl:w_ctrl_inst|addr[1] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[12] ; w_clk        ; w_clk       ; 1.000        ; -0.115     ; 4.242      ;
; -3.325 ; w_ctrl:w_ctrl_inst|addr[1] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[14] ; w_clk        ; w_clk       ; 1.000        ; -0.115     ; 4.242      ;
; -3.325 ; w_ctrl:w_ctrl_inst|addr[1] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[15] ; w_clk        ; w_clk       ; 1.000        ; -0.115     ; 4.242      ;
; -3.318 ; w_ctrl:w_ctrl_inst|addr[1] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[36] ; w_clk        ; w_clk       ; 1.000        ; -0.115     ; 4.235      ;
; -3.318 ; w_ctrl:w_ctrl_inst|addr[1] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[37] ; w_clk        ; w_clk       ; 1.000        ; -0.115     ; 4.235      ;
; -3.317 ; w_ctrl:w_ctrl_inst|addr[2] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[26] ; w_clk        ; w_clk       ; 1.000        ; -0.117     ; 4.232      ;
; -3.312 ; w_ctrl:w_ctrl_inst|addr[1] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[45] ; w_clk        ; w_clk       ; 1.000        ; -0.113     ; 4.231      ;
; -3.275 ; w_ctrl:w_ctrl_inst|addr[0] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[48] ; w_clk        ; w_clk       ; 1.000        ; -0.114     ; 4.193      ;
; -3.275 ; w_ctrl:w_ctrl_inst|addr[0] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[49] ; w_clk        ; w_clk       ; 1.000        ; -0.114     ; 4.193      ;
; -3.275 ; w_ctrl:w_ctrl_inst|addr[0] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[50] ; w_clk        ; w_clk       ; 1.000        ; -0.114     ; 4.193      ;
; -3.275 ; w_ctrl:w_ctrl_inst|addr[0] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[51] ; w_clk        ; w_clk       ; 1.000        ; -0.114     ; 4.193      ;
; -3.275 ; w_ctrl:w_ctrl_inst|addr[0] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[52] ; w_clk        ; w_clk       ; 1.000        ; -0.114     ; 4.193      ;
; -3.275 ; w_ctrl:w_ctrl_inst|addr[0] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[53] ; w_clk        ; w_clk       ; 1.000        ; -0.114     ; 4.193      ;
; -3.275 ; w_ctrl:w_ctrl_inst|addr[0] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[55] ; w_clk        ; w_clk       ; 1.000        ; -0.114     ; 4.193      ;
; -3.272 ; w_ctrl:w_ctrl_inst|addr[1] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[30] ; w_clk        ; w_clk       ; 1.000        ; -0.118     ; 4.186      ;
+--------+----------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1000mV 0C Model Hold: 'w_clk'                                                                                                                                ;
+-------+----------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.678 ; r_ctrl:r_ctrl_inst|gaddr[0]      ; w_ctrl:w_ctrl_inst|r_gaddr_d1[0]                 ; r_clk        ; w_clk       ; 0.000        ; 0.137      ; 1.241      ;
; 0.679 ; r_ctrl:r_ctrl_inst|gaddr[2]      ; w_ctrl:w_ctrl_inst|r_gaddr_d1[2]                 ; r_clk        ; w_clk       ; 0.000        ; 0.137      ; 1.242      ;
; 0.680 ; r_ctrl:r_ctrl_inst|gaddr[1]      ; w_ctrl:w_ctrl_inst|r_gaddr_d1[1]                 ; r_clk        ; w_clk       ; 0.000        ; 0.137      ; 1.243      ;
; 0.722 ; r_ctrl:r_ctrl_inst|addr[3]       ; w_ctrl:w_ctrl_inst|r_gaddr_d1[3]                 ; r_clk        ; w_clk       ; 0.000        ; 0.137      ; 1.285      ;
; 0.731 ; w_ctrl:w_ctrl_inst|addr[0]       ; w_ctrl:w_ctrl_inst|addr[0]                       ; w_clk        ; w_clk       ; 0.000        ; 0.115      ; 1.232      ;
; 0.731 ; w_ctrl:w_ctrl_inst|addr[3]       ; w_ctrl:w_ctrl_inst|addr[3]                       ; w_clk        ; w_clk       ; 0.000        ; 0.115      ; 1.232      ;
; 1.068 ; w_ctrl:w_ctrl_inst|r_gaddr_d2[0] ; w_ctrl:w_ctrl_inst|w_full                        ; w_clk        ; w_clk       ; 0.000        ; 0.115      ; 1.569      ;
; 1.259 ; w_ctrl:w_ctrl_inst|r_gaddr_d2[1] ; w_ctrl:w_ctrl_inst|w_full                        ; w_clk        ; w_clk       ; 0.000        ; 0.115      ; 1.760      ;
; 1.283 ; w_ctrl:w_ctrl_inst|addr[1]       ; w_ctrl:w_ctrl_inst|gaddr[0]                      ; w_clk        ; w_clk       ; 0.000        ; 0.115      ; 1.784      ;
; 1.332 ; w_ctrl:w_ctrl_inst|w_full        ; w_ctrl:w_ctrl_inst|gaddr[0]                      ; w_clk        ; w_clk       ; 0.000        ; 0.115      ; 1.833      ;
; 1.390 ; w_ctrl:w_ctrl_inst|addr[3]       ; w_ctrl:w_ctrl_inst|gaddr[2]                      ; w_clk        ; w_clk       ; 0.000        ; 0.115      ; 1.891      ;
; 1.529 ; w_ctrl:w_ctrl_inst|r_gaddr_d2[3] ; w_ctrl:w_ctrl_inst|w_full                        ; w_clk        ; w_clk       ; 0.000        ; 0.115      ; 2.030      ;
; 1.654 ; w_ctrl:w_ctrl_inst|addr[1]       ; w_ctrl:w_ctrl_inst|w_full                        ; w_clk        ; w_clk       ; 0.000        ; 0.115      ; 2.155      ;
; 1.699 ; w_ctrl:w_ctrl_inst|w_full        ; w_ctrl:w_ctrl_inst|addr[0]                       ; w_clk        ; w_clk       ; 0.000        ; 0.115      ; 2.200      ;
; 1.715 ; w_ctrl:w_ctrl_inst|w_full        ; w_ctrl:w_ctrl_inst|w_full                        ; w_clk        ; w_clk       ; 0.000        ; 0.115      ; 2.216      ;
; 1.758 ; w_ctrl:w_ctrl_inst|r_gaddr_d1[2] ; w_ctrl:w_ctrl_inst|r_gaddr_d2[2]                 ; w_clk        ; w_clk       ; 0.000        ; 0.117      ; 2.261      ;
; 1.773 ; w_ctrl:w_ctrl_inst|r_gaddr_d1[0] ; w_ctrl:w_ctrl_inst|r_gaddr_d2[0]                 ; w_clk        ; w_clk       ; 0.000        ; 0.117      ; 2.276      ;
; 1.790 ; w_ctrl:w_ctrl_inst|addr[2]       ; w_ctrl:w_ctrl_inst|addr[2]                       ; w_clk        ; w_clk       ; 0.000        ; 0.115      ; 2.291      ;
; 1.809 ; w_ctrl:w_ctrl_inst|r_gaddr_d1[3] ; w_ctrl:w_ctrl_inst|r_gaddr_d2[3]                 ; w_clk        ; w_clk       ; 0.000        ; 0.117      ; 2.312      ;
; 1.823 ; w_ctrl:w_ctrl_inst|r_gaddr_d1[1] ; w_ctrl:w_ctrl_inst|r_gaddr_d2[1]                 ; w_clk        ; w_clk       ; 0.000        ; 0.117      ; 2.326      ;
; 1.864 ; w_ctrl:w_ctrl_inst|addr[2]       ; w_ctrl:w_ctrl_inst|addr[3]                       ; w_clk        ; w_clk       ; 0.000        ; 0.115      ; 2.365      ;
; 1.867 ; w_ctrl:w_ctrl_inst|addr[2]       ; w_ctrl:w_ctrl_inst|gaddr[1]                      ; w_clk        ; w_clk       ; 0.000        ; 0.115      ; 2.368      ;
; 1.885 ; w_ctrl:w_ctrl_inst|addr[2]       ; w_ctrl:w_ctrl_inst|gaddr[2]                      ; w_clk        ; w_clk       ; 0.000        ; 0.115      ; 2.386      ;
; 1.903 ; w_ctrl:w_ctrl_inst|w_full        ; w_ctrl:w_ctrl_inst|gaddr[1]                      ; w_clk        ; w_clk       ; 0.000        ; 0.115      ; 2.404      ;
; 1.930 ; w_ctrl:w_ctrl_inst|w_full        ; w_ctrl:w_ctrl_inst|addr[2]                       ; w_clk        ; w_clk       ; 0.000        ; 0.115      ; 2.431      ;
; 1.958 ; w_ctrl:w_ctrl_inst|addr[0]       ; w_ctrl:w_ctrl_inst|gaddr[0]                      ; w_clk        ; w_clk       ; 0.000        ; 0.115      ; 2.459      ;
; 1.972 ; w_ctrl:w_ctrl_inst|addr[2]       ; w_ctrl:w_ctrl_inst|w_full                        ; w_clk        ; w_clk       ; 0.000        ; 0.115      ; 2.473      ;
; 2.188 ; w_ctrl:w_ctrl_inst|r_gaddr_d2[2] ; w_ctrl:w_ctrl_inst|w_full                        ; w_clk        ; w_clk       ; 0.000        ; 0.115      ; 2.689      ;
; 2.192 ; w_ctrl:w_ctrl_inst|w_full        ; w_ctrl:w_ctrl_inst|gaddr[2]                      ; w_clk        ; w_clk       ; 0.000        ; 0.115      ; 2.693      ;
; 2.233 ; w_ctrl:w_ctrl_inst|w_full        ; w_ctrl:w_ctrl_inst|addr[1]                       ; w_clk        ; w_clk       ; 0.000        ; 0.115      ; 2.734      ;
; 2.275 ; w_ctrl:w_ctrl_inst|addr[0]       ; w_ctrl:w_ctrl_inst|w_full                        ; w_clk        ; w_clk       ; 0.000        ; 0.115      ; 2.776      ;
; 2.358 ; w_ctrl:w_ctrl_inst|addr[0]       ; w_ctrl:w_ctrl_inst|addr[2]                       ; w_clk        ; w_clk       ; 0.000        ; 0.115      ; 2.859      ;
; 2.360 ; w_ctrl:w_ctrl_inst|w_full        ; w_ctrl:w_ctrl_inst|addr[3]                       ; w_clk        ; w_clk       ; 0.000        ; 0.115      ; 2.861      ;
; 2.397 ; w_ctrl:w_ctrl_inst|addr[1]       ; w_ctrl:w_ctrl_inst|gaddr[1]                      ; w_clk        ; w_clk       ; 0.000        ; 0.115      ; 2.898      ;
; 2.442 ; w_ctrl:w_ctrl_inst|addr[1]       ; w_ctrl:w_ctrl_inst|addr[2]                       ; w_clk        ; w_clk       ; 0.000        ; 0.115      ; 2.943      ;
; 2.481 ; w_ctrl:w_ctrl_inst|addr[0]       ; w_ctrl:w_ctrl_inst|gaddr[1]                      ; w_clk        ; w_clk       ; 0.000        ; 0.115      ; 2.982      ;
; 2.585 ; w_ctrl:w_ctrl_inst|addr[3]       ; w_ctrl:w_ctrl_inst|w_full                        ; w_clk        ; w_clk       ; 0.000        ; 0.115      ; 3.086      ;
; 2.717 ; w_ctrl:w_ctrl_inst|addr[0]       ; w_ctrl:w_ctrl_inst|gaddr[2]                      ; w_clk        ; w_clk       ; 0.000        ; 0.115      ; 3.218      ;
; 2.727 ; w_ctrl:w_ctrl_inst|addr[1]       ; w_ctrl:w_ctrl_inst|addr[1]                       ; w_clk        ; w_clk       ; 0.000        ; 0.115      ; 3.228      ;
; 2.801 ; w_ctrl:w_ctrl_inst|addr[1]       ; w_ctrl:w_ctrl_inst|gaddr[2]                      ; w_clk        ; w_clk       ; 0.000        ; 0.115      ; 3.302      ;
; 2.811 ; w_ctrl:w_ctrl_inst|addr[0]       ; w_ctrl:w_ctrl_inst|addr[1]                       ; w_clk        ; w_clk       ; 0.000        ; 0.115      ; 3.312      ;
; 2.863 ; w_ctrl:w_ctrl_inst|addr[0]       ; w_ctrl:w_ctrl_inst|addr[3]                       ; w_clk        ; w_clk       ; 0.000        ; 0.115      ; 3.364      ;
; 2.933 ; w_ctrl:w_ctrl_inst|addr[2]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[40] ; w_clk        ; w_clk       ; 0.000        ; 0.114      ; 3.433      ;
; 2.933 ; w_ctrl:w_ctrl_inst|addr[2]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[41] ; w_clk        ; w_clk       ; 0.000        ; 0.114      ; 3.433      ;
; 2.933 ; w_ctrl:w_ctrl_inst|addr[2]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[42] ; w_clk        ; w_clk       ; 0.000        ; 0.114      ; 3.433      ;
; 2.933 ; w_ctrl:w_ctrl_inst|addr[2]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[43] ; w_clk        ; w_clk       ; 0.000        ; 0.114      ; 3.433      ;
; 2.933 ; w_ctrl:w_ctrl_inst|addr[2]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[44] ; w_clk        ; w_clk       ; 0.000        ; 0.114      ; 3.433      ;
; 2.933 ; w_ctrl:w_ctrl_inst|addr[2]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[46] ; w_clk        ; w_clk       ; 0.000        ; 0.114      ; 3.433      ;
; 2.933 ; w_ctrl:w_ctrl_inst|addr[2]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[47] ; w_clk        ; w_clk       ; 0.000        ; 0.114      ; 3.433      ;
; 2.947 ; w_ctrl:w_ctrl_inst|addr[1]       ; w_ctrl:w_ctrl_inst|addr[3]                       ; w_clk        ; w_clk       ; 0.000        ; 0.115      ; 3.448      ;
; 3.014 ; w_ctrl:w_ctrl_inst|addr[2]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[0]  ; w_clk        ; w_clk       ; 0.000        ; 0.114      ; 3.514      ;
; 3.014 ; w_ctrl:w_ctrl_inst|addr[2]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[1]  ; w_clk        ; w_clk       ; 0.000        ; 0.114      ; 3.514      ;
; 3.014 ; w_ctrl:w_ctrl_inst|addr[2]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[2]  ; w_clk        ; w_clk       ; 0.000        ; 0.114      ; 3.514      ;
; 3.014 ; w_ctrl:w_ctrl_inst|addr[2]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[3]  ; w_clk        ; w_clk       ; 0.000        ; 0.114      ; 3.514      ;
; 3.014 ; w_ctrl:w_ctrl_inst|addr[2]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[4]  ; w_clk        ; w_clk       ; 0.000        ; 0.114      ; 3.514      ;
; 3.014 ; w_ctrl:w_ctrl_inst|addr[2]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[5]  ; w_clk        ; w_clk       ; 0.000        ; 0.114      ; 3.514      ;
; 3.014 ; w_ctrl:w_ctrl_inst|addr[2]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[6]  ; w_clk        ; w_clk       ; 0.000        ; 0.114      ; 3.514      ;
; 3.014 ; w_ctrl:w_ctrl_inst|addr[2]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[7]  ; w_clk        ; w_clk       ; 0.000        ; 0.114      ; 3.514      ;
; 3.148 ; w_ctrl:w_ctrl_inst|addr[2]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[48] ; w_clk        ; w_clk       ; 0.000        ; 0.117      ; 3.651      ;
; 3.148 ; w_ctrl:w_ctrl_inst|addr[2]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[49] ; w_clk        ; w_clk       ; 0.000        ; 0.117      ; 3.651      ;
; 3.148 ; w_ctrl:w_ctrl_inst|addr[2]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[50] ; w_clk        ; w_clk       ; 0.000        ; 0.117      ; 3.651      ;
; 3.148 ; w_ctrl:w_ctrl_inst|addr[2]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[51] ; w_clk        ; w_clk       ; 0.000        ; 0.117      ; 3.651      ;
; 3.148 ; w_ctrl:w_ctrl_inst|addr[2]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[52] ; w_clk        ; w_clk       ; 0.000        ; 0.117      ; 3.651      ;
; 3.148 ; w_ctrl:w_ctrl_inst|addr[2]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[53] ; w_clk        ; w_clk       ; 0.000        ; 0.117      ; 3.651      ;
; 3.148 ; w_ctrl:w_ctrl_inst|addr[2]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[55] ; w_clk        ; w_clk       ; 0.000        ; 0.117      ; 3.651      ;
; 3.187 ; w_ctrl:w_ctrl_inst|addr[0]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[0]  ; w_clk        ; w_clk       ; 0.000        ; 0.114      ; 3.687      ;
; 3.187 ; w_ctrl:w_ctrl_inst|addr[0]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[1]  ; w_clk        ; w_clk       ; 0.000        ; 0.114      ; 3.687      ;
; 3.187 ; w_ctrl:w_ctrl_inst|addr[0]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[2]  ; w_clk        ; w_clk       ; 0.000        ; 0.114      ; 3.687      ;
; 3.187 ; w_ctrl:w_ctrl_inst|addr[0]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[3]  ; w_clk        ; w_clk       ; 0.000        ; 0.114      ; 3.687      ;
; 3.187 ; w_ctrl:w_ctrl_inst|addr[0]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[4]  ; w_clk        ; w_clk       ; 0.000        ; 0.114      ; 3.687      ;
; 3.187 ; w_ctrl:w_ctrl_inst|addr[0]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[5]  ; w_clk        ; w_clk       ; 0.000        ; 0.114      ; 3.687      ;
; 3.187 ; w_ctrl:w_ctrl_inst|addr[0]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[6]  ; w_clk        ; w_clk       ; 0.000        ; 0.114      ; 3.687      ;
; 3.187 ; w_ctrl:w_ctrl_inst|addr[0]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[7]  ; w_clk        ; w_clk       ; 0.000        ; 0.114      ; 3.687      ;
; 3.234 ; w_ctrl:w_ctrl_inst|addr[2]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[56] ; w_clk        ; w_clk       ; 0.000        ; 0.116      ; 3.736      ;
; 3.234 ; w_ctrl:w_ctrl_inst|addr[2]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[57] ; w_clk        ; w_clk       ; 0.000        ; 0.116      ; 3.736      ;
; 3.234 ; w_ctrl:w_ctrl_inst|addr[2]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[58] ; w_clk        ; w_clk       ; 0.000        ; 0.116      ; 3.736      ;
; 3.234 ; w_ctrl:w_ctrl_inst|addr[2]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[59] ; w_clk        ; w_clk       ; 0.000        ; 0.116      ; 3.736      ;
; 3.234 ; w_ctrl:w_ctrl_inst|addr[2]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[60] ; w_clk        ; w_clk       ; 0.000        ; 0.116      ; 3.736      ;
; 3.234 ; w_ctrl:w_ctrl_inst|addr[2]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[61] ; w_clk        ; w_clk       ; 0.000        ; 0.116      ; 3.736      ;
; 3.234 ; w_ctrl:w_ctrl_inst|addr[2]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[62] ; w_clk        ; w_clk       ; 0.000        ; 0.116      ; 3.736      ;
; 3.234 ; w_ctrl:w_ctrl_inst|addr[2]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[63] ; w_clk        ; w_clk       ; 0.000        ; 0.116      ; 3.736      ;
; 3.251 ; w_ctrl:w_ctrl_inst|addr[1]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[24] ; w_clk        ; w_clk       ; 0.000        ; 0.113      ; 3.750      ;
; 3.251 ; w_ctrl:w_ctrl_inst|addr[1]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[25] ; w_clk        ; w_clk       ; 0.000        ; 0.113      ; 3.750      ;
; 3.251 ; w_ctrl:w_ctrl_inst|addr[1]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[27] ; w_clk        ; w_clk       ; 0.000        ; 0.113      ; 3.750      ;
; 3.251 ; w_ctrl:w_ctrl_inst|addr[1]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[28] ; w_clk        ; w_clk       ; 0.000        ; 0.113      ; 3.750      ;
; 3.251 ; w_ctrl:w_ctrl_inst|addr[1]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[29] ; w_clk        ; w_clk       ; 0.000        ; 0.113      ; 3.750      ;
; 3.251 ; w_ctrl:w_ctrl_inst|addr[1]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[31] ; w_clk        ; w_clk       ; 0.000        ; 0.113      ; 3.750      ;
; 3.274 ; w_ctrl:w_ctrl_inst|addr[2]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[8]  ; w_clk        ; w_clk       ; 0.000        ; 0.116      ; 3.776      ;
; 3.274 ; w_ctrl:w_ctrl_inst|addr[2]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[9]  ; w_clk        ; w_clk       ; 0.000        ; 0.116      ; 3.776      ;
; 3.274 ; w_ctrl:w_ctrl_inst|addr[2]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[10] ; w_clk        ; w_clk       ; 0.000        ; 0.116      ; 3.776      ;
; 3.274 ; w_ctrl:w_ctrl_inst|addr[2]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[11] ; w_clk        ; w_clk       ; 0.000        ; 0.116      ; 3.776      ;
; 3.274 ; w_ctrl:w_ctrl_inst|addr[2]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[12] ; w_clk        ; w_clk       ; 0.000        ; 0.116      ; 3.776      ;
; 3.274 ; w_ctrl:w_ctrl_inst|addr[2]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[14] ; w_clk        ; w_clk       ; 0.000        ; 0.116      ; 3.776      ;
; 3.274 ; w_ctrl:w_ctrl_inst|addr[2]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[15] ; w_clk        ; w_clk       ; 0.000        ; 0.116      ; 3.776      ;
; 3.298 ; w_ctrl:w_ctrl_inst|addr[2]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[13] ; w_clk        ; w_clk       ; 0.000        ; 0.109      ; 3.793      ;
; 3.313 ; w_ctrl:w_ctrl_inst|addr[2]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[45] ; w_clk        ; w_clk       ; 0.000        ; 0.117      ; 3.816      ;
; 3.339 ; w_ctrl:w_ctrl_inst|addr[0]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[24] ; w_clk        ; w_clk       ; 0.000        ; 0.113      ; 3.838      ;
; 3.339 ; w_ctrl:w_ctrl_inst|addr[0]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[25] ; w_clk        ; w_clk       ; 0.000        ; 0.113      ; 3.838      ;
; 3.339 ; w_ctrl:w_ctrl_inst|addr[0]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[27] ; w_clk        ; w_clk       ; 0.000        ; 0.113      ; 3.838      ;
; 3.339 ; w_ctrl:w_ctrl_inst|addr[0]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[28] ; w_clk        ; w_clk       ; 0.000        ; 0.113      ; 3.838      ;
+-------+----------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1000mV 0C Model Hold: 'r_clk'                                                                                                                                                  ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.685 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[53]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[53] ; w_clk        ; r_clk       ; 0.000        ; 0.130      ; 1.241      ;
; 0.686 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[20]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[20] ; w_clk        ; r_clk       ; 0.000        ; 0.129      ; 1.241      ;
; 0.686 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[27]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[27] ; w_clk        ; r_clk       ; 0.000        ; 0.129      ; 1.241      ;
; 0.686 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[25]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[25] ; w_clk        ; r_clk       ; 0.000        ; 0.129      ; 1.241      ;
; 0.686 ; w_ctrl:w_ctrl_inst|gaddr[1]                       ; r_ctrl:r_ctrl_inst|w_gaddr_d1[1]                  ; w_clk        ; r_clk       ; 0.000        ; 0.129      ; 1.241      ;
; 0.687 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[54]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[54] ; w_clk        ; r_clk       ; 0.000        ; 0.130      ; 1.243      ;
; 0.687 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[61]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[61] ; w_clk        ; r_clk       ; 0.000        ; 0.129      ; 1.242      ;
; 0.687 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[52]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[52] ; w_clk        ; r_clk       ; 0.000        ; 0.130      ; 1.243      ;
; 0.687 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[28]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[28] ; w_clk        ; r_clk       ; 0.000        ; 0.129      ; 1.242      ;
; 0.687 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[59]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[59] ; w_clk        ; r_clk       ; 0.000        ; 0.129      ; 1.242      ;
; 0.687 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[51]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[51] ; w_clk        ; r_clk       ; 0.000        ; 0.130      ; 1.243      ;
; 0.687 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[11]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[11] ; w_clk        ; r_clk       ; 0.000        ; 0.130      ; 1.243      ;
; 0.687 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[18]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[18] ; w_clk        ; r_clk       ; 0.000        ; 0.129      ; 1.242      ;
; 0.687 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[49]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[49] ; w_clk        ; r_clk       ; 0.000        ; 0.130      ; 1.243      ;
; 0.687 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[9]   ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[9]  ; w_clk        ; r_clk       ; 0.000        ; 0.130      ; 1.243      ;
; 0.687 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[24]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[24] ; w_clk        ; r_clk       ; 0.000        ; 0.129      ; 1.242      ;
; 0.688 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[15]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[15] ; w_clk        ; r_clk       ; 0.000        ; 0.130      ; 1.244      ;
; 0.688 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[62]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[62] ; w_clk        ; r_clk       ; 0.000        ; 0.129      ; 1.243      ;
; 0.688 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[22]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[22] ; w_clk        ; r_clk       ; 0.000        ; 0.129      ; 1.243      ;
; 0.688 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[13]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[13] ; w_clk        ; r_clk       ; 0.000        ; 0.129      ; 1.243      ;
; 0.688 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[19]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[19] ; w_clk        ; r_clk       ; 0.000        ; 0.129      ; 1.243      ;
; 0.688 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[58]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[58] ; w_clk        ; r_clk       ; 0.000        ; 0.129      ; 1.243      ;
; 0.688 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[50]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[50] ; w_clk        ; r_clk       ; 0.000        ; 0.130      ; 1.244      ;
; 0.688 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[16]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[16] ; w_clk        ; r_clk       ; 0.000        ; 0.129      ; 1.243      ;
; 0.689 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[63]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[63] ; w_clk        ; r_clk       ; 0.000        ; 0.129      ; 1.244      ;
; 0.689 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[31]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[31] ; w_clk        ; r_clk       ; 0.000        ; 0.129      ; 1.244      ;
; 0.689 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[45]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[45] ; w_clk        ; r_clk       ; 0.000        ; 0.129      ; 1.244      ;
; 0.689 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[21]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[21] ; w_clk        ; r_clk       ; 0.000        ; 0.129      ; 1.244      ;
; 0.689 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[60]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[60] ; w_clk        ; r_clk       ; 0.000        ; 0.129      ; 1.244      ;
; 0.689 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[36]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[36] ; w_clk        ; r_clk       ; 0.000        ; 0.129      ; 1.244      ;
; 0.689 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[57]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[57] ; w_clk        ; r_clk       ; 0.000        ; 0.129      ; 1.244      ;
; 0.689 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[17]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[17] ; w_clk        ; r_clk       ; 0.000        ; 0.129      ; 1.244      ;
; 0.689 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[48]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[48] ; w_clk        ; r_clk       ; 0.000        ; 0.130      ; 1.245      ;
; 0.690 ; w_ctrl:w_ctrl_inst|gaddr[2]                       ; r_ctrl:r_ctrl_inst|w_gaddr_d1[2]                  ; w_clk        ; r_clk       ; 0.000        ; 0.129      ; 1.245      ;
; 0.731 ; r_ctrl:r_ctrl_inst|addr[2]                        ; r_ctrl:r_ctrl_inst|addr[2]                        ; r_clk        ; r_clk       ; 0.000        ; 0.115      ; 1.232      ;
; 0.731 ; r_ctrl:r_ctrl_inst|addr[0]                        ; r_ctrl:r_ctrl_inst|addr[0]                        ; r_clk        ; r_clk       ; 0.000        ; 0.115      ; 1.232      ;
; 0.765 ; w_ctrl:w_ctrl_inst|addr[3]                        ; r_ctrl:r_ctrl_inst|w_gaddr_d1[3]                  ; w_clk        ; r_clk       ; 0.000        ; 0.129      ; 1.320      ;
; 0.910 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[30]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[30] ; w_clk        ; r_clk       ; 0.000        ; 0.130      ; 1.466      ;
; 0.917 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[55]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[55] ; w_clk        ; r_clk       ; 0.000        ; 0.130      ; 1.473      ;
; 0.917 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[40]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[40] ; w_clk        ; r_clk       ; 0.000        ; 0.128      ; 1.471      ;
; 0.941 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[56]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[56] ; w_clk        ; r_clk       ; 0.000        ; 0.128      ; 1.495      ;
; 0.942 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[26]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[26] ; w_clk        ; r_clk       ; 0.000        ; 0.130      ; 1.498      ;
; 1.098 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[29]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[29] ; w_clk        ; r_clk       ; 0.000        ; 0.129      ; 1.653      ;
; 1.098 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[12]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[12] ; w_clk        ; r_clk       ; 0.000        ; 0.130      ; 1.654      ;
; 1.098 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[34]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[34] ; w_clk        ; r_clk       ; 0.000        ; 0.129      ; 1.653      ;
; 1.098 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[33]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[33] ; w_clk        ; r_clk       ; 0.000        ; 0.129      ; 1.653      ;
; 1.098 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[32]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[32] ; w_clk        ; r_clk       ; 0.000        ; 0.129      ; 1.653      ;
; 1.099 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[39]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[39] ; w_clk        ; r_clk       ; 0.000        ; 0.129      ; 1.654      ;
; 1.099 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[38]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[38] ; w_clk        ; r_clk       ; 0.000        ; 0.129      ; 1.654      ;
; 1.100 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[23]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[23] ; w_clk        ; r_clk       ; 0.000        ; 0.129      ; 1.655      ;
; 1.100 ; w_ctrl:w_ctrl_inst|gaddr[0]                       ; r_ctrl:r_ctrl_inst|w_gaddr_d1[0]                  ; w_clk        ; r_clk       ; 0.000        ; 0.129      ; 1.655      ;
; 1.101 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[35]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[35] ; w_clk        ; r_clk       ; 0.000        ; 0.129      ; 1.656      ;
; 1.223 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[60] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[4] ; r_clk        ; r_clk       ; 0.000        ; 0.115      ; 1.724      ;
; 1.254 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[32] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[0] ; r_clk        ; r_clk       ; 0.000        ; 0.115      ; 1.755      ;
; 1.259 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[47] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[7] ; r_clk        ; r_clk       ; 0.000        ; 0.115      ; 1.760      ;
; 1.260 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[38] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[6] ; r_clk        ; r_clk       ; 0.000        ; 0.115      ; 1.761      ;
; 1.260 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[34] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[2] ; r_clk        ; r_clk       ; 0.000        ; 0.115      ; 1.761      ;
; 1.260 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[41] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[1] ; r_clk        ; r_clk       ; 0.000        ; 0.115      ; 1.761      ;
; 1.261 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[43] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[3] ; r_clk        ; r_clk       ; 0.000        ; 0.115      ; 1.762      ;
; 1.283 ; r_ctrl:r_ctrl_inst|w_gaddr_d1[3]                  ; r_ctrl:r_ctrl_inst|w_gaddr_d2[3]                  ; r_clk        ; r_clk       ; 0.000        ; 0.114      ; 1.783      ;
; 1.308 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[42]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[42] ; w_clk        ; r_clk       ; 0.000        ; 0.128      ; 1.862      ;
; 1.324 ; r_ctrl:r_ctrl_inst|w_gaddr_d2[1]                  ; r_ctrl:r_ctrl_inst|r_empty                        ; r_clk        ; r_clk       ; 0.000        ; 0.115      ; 1.825      ;
; 1.363 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[5]   ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[5]  ; w_clk        ; r_clk       ; 0.000        ; 0.128      ; 1.917      ;
; 1.373 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[1]   ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[1]  ; w_clk        ; r_clk       ; 0.000        ; 0.128      ; 1.927      ;
; 1.436 ; r_ctrl:r_ctrl_inst|r_empty                        ; r_ctrl:r_ctrl_inst|addr[0]                        ; r_clk        ; r_clk       ; 0.000        ; 0.116      ; 1.938      ;
; 1.531 ; r_ctrl:r_ctrl_inst|w_gaddr_d2[0]                  ; r_ctrl:r_ctrl_inst|r_empty                        ; r_clk        ; r_clk       ; 0.000        ; 0.115      ; 2.032      ;
; 1.546 ; r_ctrl:r_ctrl_inst|addr[3]                        ; r_ctrl:r_ctrl_inst|gaddr[2]                       ; r_clk        ; r_clk       ; 0.000        ; 0.115      ; 2.047      ;
; 1.564 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[0]   ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[0]  ; w_clk        ; r_clk       ; 0.000        ; 0.130      ; 2.120      ;
; 1.580 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[7]   ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[7]  ; w_clk        ; r_clk       ; 0.000        ; 0.129      ; 2.135      ;
; 1.582 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[2]   ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[2]  ; w_clk        ; r_clk       ; 0.000        ; 0.129      ; 2.137      ;
; 1.587 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[4]   ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[4]  ; w_clk        ; r_clk       ; 0.000        ; 0.130      ; 2.143      ;
; 1.587 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[10]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[10] ; w_clk        ; r_clk       ; 0.000        ; 0.128      ; 2.141      ;
; 1.604 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[44]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[44] ; w_clk        ; r_clk       ; 0.000        ; 0.131      ; 2.161      ;
; 1.613 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[14]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[14] ; w_clk        ; r_clk       ; 0.000        ; 0.128      ; 2.167      ;
; 1.621 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[53] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[5] ; r_clk        ; r_clk       ; 0.000        ; 0.116      ; 2.123      ;
; 1.626 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[8]   ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[8]  ; w_clk        ; r_clk       ; 0.000        ; 0.129      ; 2.181      ;
; 1.631 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[63] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[7] ; r_clk        ; r_clk       ; 0.000        ; 0.113      ; 2.130      ;
; 1.654 ; r_ctrl:r_ctrl_inst|w_gaddr_d1[2]                  ; r_ctrl:r_ctrl_inst|w_gaddr_d2[2]                  ; r_clk        ; r_clk       ; 0.000        ; 0.113      ; 2.153      ;
; 1.658 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[47]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[47] ; w_clk        ; r_clk       ; 0.000        ; 0.129      ; 2.213      ;
; 1.699 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[56] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[0] ; r_clk        ; r_clk       ; 0.000        ; 0.113      ; 2.198      ;
; 1.701 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[43]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[43] ; w_clk        ; r_clk       ; 0.000        ; 0.129      ; 2.256      ;
; 1.706 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[6]   ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[6]  ; w_clk        ; r_clk       ; 0.000        ; 0.129      ; 2.261      ;
; 1.729 ; r_ctrl:r_ctrl_inst|w_gaddr_d2[2]                  ; r_ctrl:r_ctrl_inst|r_empty                        ; r_clk        ; r_clk       ; 0.000        ; 0.115      ; 2.230      ;
; 1.740 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[3]   ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[3]  ; w_clk        ; r_clk       ; 0.000        ; 0.129      ; 2.295      ;
; 1.744 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[46]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[46] ; w_clk        ; r_clk       ; 0.000        ; 0.129      ; 2.299      ;
; 1.745 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[52] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[4] ; r_clk        ; r_clk       ; 0.000        ; 0.115      ; 2.246      ;
; 1.751 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[41]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[41] ; w_clk        ; r_clk       ; 0.000        ; 0.128      ; 2.305      ;
; 1.764 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[62] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[6] ; r_clk        ; r_clk       ; 0.000        ; 0.113      ; 2.263      ;
; 1.782 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[39] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[7] ; r_clk        ; r_clk       ; 0.000        ; 0.115      ; 2.283      ;
; 1.782 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[44] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[4] ; r_clk        ; r_clk       ; 0.000        ; 0.115      ; 2.283      ;
; 1.784 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[35] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[3] ; r_clk        ; r_clk       ; 0.000        ; 0.115      ; 2.285      ;
; 1.787 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[33] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[1] ; r_clk        ; r_clk       ; 0.000        ; 0.115      ; 2.288      ;
; 1.788 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[46] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[6] ; r_clk        ; r_clk       ; 0.000        ; 0.115      ; 2.289      ;
; 1.788 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[37] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[5] ; r_clk        ; r_clk       ; 0.000        ; 0.116      ; 2.290      ;
; 1.811 ; r_ctrl:r_ctrl_inst|w_gaddr_d1[1]                  ; r_ctrl:r_ctrl_inst|w_gaddr_d2[1]                  ; r_clk        ; r_clk       ; 0.000        ; 0.113      ; 2.310      ;
; 1.833 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[61] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[5] ; r_clk        ; r_clk       ; 0.000        ; 0.116      ; 2.335      ;
; 1.837 ; r_ctrl:r_ctrl_inst|r_empty                        ; r_ctrl:r_ctrl_inst|gaddr[2]                       ; r_clk        ; r_clk       ; 0.000        ; 0.115      ; 2.338      ;
; 1.897 ; r_ctrl:r_ctrl_inst|r_empty                        ; r_ctrl:r_ctrl_inst|gaddr[0]                       ; r_clk        ; r_clk       ; 0.000        ; 0.115      ; 2.398      ;
; 1.950 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[45] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[5] ; r_clk        ; r_clk       ; 0.000        ; 0.115      ; 2.451      ;
; 1.951 ; r_ctrl:r_ctrl_inst|addr[2]                        ; r_ctrl:r_ctrl_inst|gaddr[2]                       ; r_clk        ; r_clk       ; 0.000        ; 0.114      ; 2.451      ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1000mV 0C Model Minimum Pulse Width: 'r_clk'                                                                                  ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                            ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; r_clk ; Rise       ; r_clk                                             ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[0]  ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[10] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[11] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[12] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[13] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[14] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[15] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[16] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[17] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[18] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[19] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[1]  ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[20] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[21] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[22] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[23] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[24] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[25] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[26] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[27] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[28] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[29] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[2]  ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[30] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[31] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[32] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[33] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[34] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[35] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[36] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[37] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[38] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[39] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[3]  ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[40] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[41] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[42] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[43] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[44] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[45] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[46] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[47] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[48] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[49] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[4]  ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[50] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[51] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[52] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[53] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[54] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[55] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[56] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[57] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[58] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[59] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[5]  ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[60] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[61] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[62] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[63] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[6]  ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[7]  ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[8]  ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[9]  ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[0] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[1] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[2] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[3] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[4] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[5] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[6] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[7] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|addr[0]                        ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|addr[1]                        ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|addr[2]                        ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|addr[3]                        ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|gaddr[0]                       ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|gaddr[1]                       ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|gaddr[2]                       ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|r_empty                        ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d1[0]                  ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d1[1]                  ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d1[2]                  ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d1[3]                  ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d2[0]                  ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d2[1]                  ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d2[2]                  ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d2[3]                  ;
; -0.028 ; 0.188        ; 0.216          ; High Pulse Width ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[11] ;
; -0.028 ; 0.188        ; 0.216          ; High Pulse Width ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[12] ;
; -0.028 ; 0.188        ; 0.216          ; High Pulse Width ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[15] ;
; -0.028 ; 0.188        ; 0.216          ; High Pulse Width ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[16] ;
; -0.028 ; 0.188        ; 0.216          ; High Pulse Width ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[17] ;
; -0.028 ; 0.188        ; 0.216          ; High Pulse Width ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[18] ;
; -0.028 ; 0.188        ; 0.216          ; High Pulse Width ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[19] ;
; -0.028 ; 0.188        ; 0.216          ; High Pulse Width ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[20] ;
; -0.028 ; 0.188        ; 0.216          ; High Pulse Width ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[21] ;
; -0.028 ; 0.188        ; 0.216          ; High Pulse Width ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[22] ;
; -0.028 ; 0.188        ; 0.216          ; High Pulse Width ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[23] ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1000mV 0C Model Minimum Pulse Width: 'w_clk'                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                           ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; w_clk ; Rise       ; w_clk                                            ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[0]  ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[10] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[11] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[12] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[13] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[14] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[15] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[16] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[17] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[18] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[19] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[1]  ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[20] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[21] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[22] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[23] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[24] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[25] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[26] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[27] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[28] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[29] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[2]  ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[30] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[31] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[32] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[33] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[34] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[35] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[36] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[37] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[38] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[39] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[3]  ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[40] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[41] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[42] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[43] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[44] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[45] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[46] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[47] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[48] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[49] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[4]  ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[50] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[51] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[52] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[53] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[54] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[55] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[56] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[57] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[58] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[59] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[5]  ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[60] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[61] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[62] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[63] ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[6]  ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[7]  ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[8]  ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[9]  ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|addr[0]                       ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|addr[1]                       ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|addr[2]                       ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|addr[3]                       ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|gaddr[0]                      ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|gaddr[1]                      ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|gaddr[2]                      ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d1[0]                 ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d1[1]                 ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d1[2]                 ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d1[3]                 ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d2[0]                 ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d2[1]                 ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d2[2]                 ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d2[3]                 ;
; -2.769 ; 1.000        ; 3.769          ; Min Period       ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|w_full                        ;
; -0.028 ; 0.188        ; 0.216          ; High Pulse Width ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[10] ;
; -0.028 ; 0.188        ; 0.216          ; High Pulse Width ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[11] ;
; -0.028 ; 0.188        ; 0.216          ; High Pulse Width ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[12] ;
; -0.028 ; 0.188        ; 0.216          ; High Pulse Width ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[14] ;
; -0.028 ; 0.188        ; 0.216          ; High Pulse Width ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[15] ;
; -0.028 ; 0.188        ; 0.216          ; High Pulse Width ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[16] ;
; -0.028 ; 0.188        ; 0.216          ; High Pulse Width ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[17] ;
; -0.028 ; 0.188        ; 0.216          ; High Pulse Width ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[18] ;
; -0.028 ; 0.188        ; 0.216          ; High Pulse Width ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[19] ;
; -0.028 ; 0.188        ; 0.216          ; High Pulse Width ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[20] ;
; -0.028 ; 0.188        ; 0.216          ; High Pulse Width ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[21] ;
; -0.028 ; 0.188        ; 0.216          ; High Pulse Width ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[22] ;
; -0.028 ; 0.188        ; 0.216          ; High Pulse Width ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[23] ;
; -0.028 ; 0.188        ; 0.216          ; High Pulse Width ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[48] ;
; -0.028 ; 0.188        ; 0.216          ; High Pulse Width ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[49] ;
; -0.028 ; 0.188        ; 0.216          ; High Pulse Width ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[50] ;
; -0.028 ; 0.188        ; 0.216          ; High Pulse Width ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[51] ;
; -0.028 ; 0.188        ; 0.216          ; High Pulse Width ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[52] ;
; -0.028 ; 0.188        ; 0.216          ; High Pulse Width ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[53] ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; r_en       ; r_clk      ; 5.815 ; 5.999 ; Rise       ; r_clk           ;
; w_data[*]  ; w_clk      ; 4.818 ; 4.587 ; Rise       ; w_clk           ;
;  w_data[0] ; w_clk      ; 3.523 ; 3.585 ; Rise       ; w_clk           ;
;  w_data[1] ; w_clk      ; 3.689 ; 3.600 ; Rise       ; w_clk           ;
;  w_data[2] ; w_clk      ; 3.221 ; 3.278 ; Rise       ; w_clk           ;
;  w_data[3] ; w_clk      ; 4.818 ; 4.587 ; Rise       ; w_clk           ;
;  w_data[4] ; w_clk      ; 3.992 ; 3.989 ; Rise       ; w_clk           ;
;  w_data[5] ; w_clk      ; 4.275 ; 4.154 ; Rise       ; w_clk           ;
;  w_data[6] ; w_clk      ; 3.887 ; 3.890 ; Rise       ; w_clk           ;
;  w_data[7] ; w_clk      ; 4.329 ; 4.229 ; Rise       ; w_clk           ;
; w_en       ; w_clk      ; 7.785 ; 7.672 ; Rise       ; w_clk           ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; r_en       ; r_clk      ; -2.930 ; -2.961 ; Rise       ; r_clk           ;
; w_data[*]  ; w_clk      ; -2.096 ; -2.153 ; Rise       ; w_clk           ;
;  w_data[0] ; w_clk      ; -2.104 ; -2.169 ; Rise       ; w_clk           ;
;  w_data[1] ; w_clk      ; -2.553 ; -2.531 ; Rise       ; w_clk           ;
;  w_data[2] ; w_clk      ; -2.147 ; -2.192 ; Rise       ; w_clk           ;
;  w_data[3] ; w_clk      ; -2.605 ; -2.561 ; Rise       ; w_clk           ;
;  w_data[4] ; w_clk      ; -2.567 ; -2.526 ; Rise       ; w_clk           ;
;  w_data[5] ; w_clk      ; -2.096 ; -2.153 ; Rise       ; w_clk           ;
;  w_data[6] ; w_clk      ; -2.566 ; -2.528 ; Rise       ; w_clk           ;
;  w_data[7] ; w_clk      ; -2.549 ; -2.522 ; Rise       ; w_clk           ;
; w_en       ; w_clk      ; -3.121 ; -3.108 ; Rise       ; w_clk           ;
+------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; r_data[*]  ; r_clk      ; 11.372 ; 11.177 ; Rise       ; r_clk           ;
;  r_data[0] ; r_clk      ; 10.376 ; 10.033 ; Rise       ; r_clk           ;
;  r_data[1] ; r_clk      ; 10.045 ; 9.800  ; Rise       ; r_clk           ;
;  r_data[2] ; r_clk      ; 9.535  ; 9.407  ; Rise       ; r_clk           ;
;  r_data[3] ; r_clk      ; 10.011 ; 9.792  ; Rise       ; r_clk           ;
;  r_data[4] ; r_clk      ; 11.372 ; 11.177 ; Rise       ; r_clk           ;
;  r_data[5] ; r_clk      ; 9.999  ; 9.747  ; Rise       ; r_clk           ;
;  r_data[6] ; r_clk      ; 9.994  ; 9.722  ; Rise       ; r_clk           ;
;  r_data[7] ; r_clk      ; 9.699  ; 9.550  ; Rise       ; r_clk           ;
; r_empty    ; r_clk      ; 10.455 ; 10.235 ; Rise       ; r_clk           ;
; w_full     ; w_clk      ; 11.593 ; 11.099 ; Rise       ; w_clk           ;
+------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; r_data[*]  ; r_clk      ; 9.120  ; 8.996  ; Rise       ; r_clk           ;
;  r_data[0] ; r_clk      ; 9.927  ; 9.597  ; Rise       ; r_clk           ;
;  r_data[1] ; r_clk      ; 9.610  ; 9.373  ; Rise       ; r_clk           ;
;  r_data[2] ; r_clk      ; 9.120  ; 8.996  ; Rise       ; r_clk           ;
;  r_data[3] ; r_clk      ; 9.577  ; 9.365  ; Rise       ; r_clk           ;
;  r_data[4] ; r_clk      ; 10.934 ; 10.748 ; Rise       ; r_clk           ;
;  r_data[5] ; r_clk      ; 9.565  ; 9.321  ; Rise       ; r_clk           ;
;  r_data[6] ; r_clk      ; 9.564  ; 9.301  ; Rise       ; r_clk           ;
;  r_data[7] ; r_clk      ; 9.278  ; 9.133  ; Rise       ; r_clk           ;
; r_empty    ; r_clk      ; 10.003 ; 9.791  ; Rise       ; r_clk           ;
; w_full     ; w_clk      ; 11.096 ; 10.620 ; Rise       ; w_clk           ;
+------------+------------+--------+--------+------------+-----------------+


---------------------------------------------
; Slow 1000mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1000mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; r_clk ; -1.624 ; -17.483           ;
; w_clk ; -0.962 ; -55.173           ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1000mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; w_clk ; 0.228 ; 0.000             ;
; r_clk ; 0.231 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1000mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1000mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1000mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; r_clk ; -3.000 ; -158.144                        ;
; w_clk ; -3.000 ; -144.040                        ;
+-------+--------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1000mV 0C Model Setup: 'r_clk'                                                                                                                                                  ;
+--------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.624 ; r_ctrl:r_ctrl_inst|addr[2]                        ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[7] ; r_clk        ; r_clk       ; 1.000        ; -0.050     ; 2.567      ;
; -1.618 ; r_ctrl:r_ctrl_inst|addr[2]                        ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[5] ; r_clk        ; r_clk       ; 1.000        ; -0.047     ; 2.564      ;
; -1.590 ; r_ctrl:r_ctrl_inst|addr[2]                        ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[0] ; r_clk        ; r_clk       ; 1.000        ; -0.051     ; 2.532      ;
; -1.540 ; r_ctrl:r_ctrl_inst|addr[0]                        ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[7] ; r_clk        ; r_clk       ; 1.000        ; -0.050     ; 2.483      ;
; -1.536 ; r_ctrl:r_ctrl_inst|addr[2]                        ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[4] ; r_clk        ; r_clk       ; 1.000        ; -0.048     ; 2.481      ;
; -1.523 ; r_ctrl:r_ctrl_inst|addr[1]                        ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[5] ; r_clk        ; r_clk       ; 1.000        ; -0.047     ; 2.469      ;
; -1.498 ; r_ctrl:r_ctrl_inst|addr[0]                        ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[0] ; r_clk        ; r_clk       ; 1.000        ; -0.051     ; 2.440      ;
; -1.493 ; r_ctrl:r_ctrl_inst|addr[1]                        ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[7] ; r_clk        ; r_clk       ; 1.000        ; -0.050     ; 2.436      ;
; -1.472 ; r_ctrl:r_ctrl_inst|addr[2]                        ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[6] ; r_clk        ; r_clk       ; 1.000        ; -0.050     ; 2.415      ;
; -1.468 ; r_ctrl:r_ctrl_inst|addr[2]                        ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[3] ; r_clk        ; r_clk       ; 1.000        ; -0.050     ; 2.411      ;
; -1.464 ; r_ctrl:r_ctrl_inst|addr[2]                        ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[2] ; r_clk        ; r_clk       ; 1.000        ; -0.051     ; 2.406      ;
; -1.432 ; r_ctrl:r_ctrl_inst|addr[2]                        ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[1] ; r_clk        ; r_clk       ; 1.000        ; -0.051     ; 2.374      ;
; -1.425 ; r_ctrl:r_ctrl_inst|addr[0]                        ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[4] ; r_clk        ; r_clk       ; 1.000        ; -0.048     ; 2.370      ;
; -1.415 ; r_ctrl:r_ctrl_inst|addr[0]                        ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[3] ; r_clk        ; r_clk       ; 1.000        ; -0.050     ; 2.358      ;
; -1.389 ; r_ctrl:r_ctrl_inst|addr[0]                        ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[5] ; r_clk        ; r_clk       ; 1.000        ; -0.047     ; 2.335      ;
; -1.386 ; r_ctrl:r_ctrl_inst|addr[0]                        ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[6] ; r_clk        ; r_clk       ; 1.000        ; -0.050     ; 2.329      ;
; -1.379 ; r_ctrl:r_ctrl_inst|addr[0]                        ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[1] ; r_clk        ; r_clk       ; 1.000        ; -0.051     ; 2.321      ;
; -1.363 ; r_ctrl:r_ctrl_inst|addr[0]                        ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[2] ; r_clk        ; r_clk       ; 1.000        ; -0.051     ; 2.305      ;
; -1.285 ; r_ctrl:r_ctrl_inst|addr[1]                        ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[3] ; r_clk        ; r_clk       ; 1.000        ; -0.050     ; 2.228      ;
; -1.266 ; r_ctrl:r_ctrl_inst|addr[1]                        ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[4] ; r_clk        ; r_clk       ; 1.000        ; -0.048     ; 2.211      ;
; -1.266 ; r_ctrl:r_ctrl_inst|addr[1]                        ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[6] ; r_clk        ; r_clk       ; 1.000        ; -0.050     ; 2.209      ;
; -1.261 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[16] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[0] ; r_clk        ; r_clk       ; 1.000        ; -0.054     ; 2.200      ;
; -1.259 ; r_ctrl:r_ctrl_inst|addr[1]                        ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[0] ; r_clk        ; r_clk       ; 1.000        ; -0.051     ; 2.201      ;
; -1.236 ; r_ctrl:r_ctrl_inst|addr[1]                        ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[2] ; r_clk        ; r_clk       ; 1.000        ; -0.051     ; 2.178      ;
; -1.235 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[18] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[2] ; r_clk        ; r_clk       ; 1.000        ; -0.054     ; 2.174      ;
; -1.220 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[21] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[5] ; r_clk        ; r_clk       ; 1.000        ; -0.050     ; 2.163      ;
; -1.215 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[20] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[4] ; r_clk        ; r_clk       ; 1.000        ; -0.051     ; 2.157      ;
; -1.206 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[9]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[1] ; r_clk        ; r_clk       ; 1.000        ; -0.053     ; 2.146      ;
; -1.197 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[13] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[5] ; r_clk        ; r_clk       ; 1.000        ; -0.042     ; 2.148      ;
; -1.194 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[24] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[0] ; r_clk        ; r_clk       ; 1.000        ; -0.049     ; 2.138      ;
; -1.176 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[22] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[6] ; r_clk        ; r_clk       ; 1.000        ; -0.053     ; 2.116      ;
; -1.147 ; r_ctrl:r_ctrl_inst|addr[1]                        ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[1] ; r_clk        ; r_clk       ; 1.000        ; -0.051     ; 2.089      ;
; -1.139 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[31] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[7] ; r_clk        ; r_clk       ; 1.000        ; -0.048     ; 2.084      ;
; -1.129 ; r_ctrl:r_ctrl_inst|addr[0]                        ; r_ctrl:r_ctrl_inst|gaddr[1]                       ; r_clk        ; r_clk       ; 1.000        ; -0.051     ; 2.071      ;
; -1.127 ; r_ctrl:r_ctrl_inst|addr[0]                        ; r_ctrl:r_ctrl_inst|r_empty                        ; r_clk        ; r_clk       ; 1.000        ; -0.051     ; 2.069      ;
; -1.061 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[11] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[3] ; r_clk        ; r_clk       ; 1.000        ; -0.052     ; 2.002      ;
; -1.004 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[17] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[1] ; r_clk        ; r_clk       ; 1.000        ; -0.054     ; 1.943      ;
; -0.993 ; r_ctrl:r_ctrl_inst|addr[1]                        ; r_ctrl:r_ctrl_inst|gaddr[1]                       ; r_clk        ; r_clk       ; 1.000        ; -0.051     ; 1.935      ;
; -0.991 ; r_ctrl:r_ctrl_inst|addr[1]                        ; r_ctrl:r_ctrl_inst|r_empty                        ; r_clk        ; r_clk       ; 1.000        ; -0.051     ; 1.933      ;
; -0.975 ; r_ctrl:r_ctrl_inst|r_empty                        ; r_ctrl:r_ctrl_inst|gaddr[1]                       ; r_clk        ; r_clk       ; 1.000        ; -0.050     ; 1.918      ;
; -0.973 ; r_ctrl:r_ctrl_inst|r_empty                        ; r_ctrl:r_ctrl_inst|r_empty                        ; r_clk        ; r_clk       ; 1.000        ; -0.050     ; 1.916      ;
; -0.900 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[40] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[0] ; r_clk        ; r_clk       ; 1.000        ; -0.049     ; 1.844      ;
; -0.870 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[15] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[7] ; r_clk        ; r_clk       ; 1.000        ; -0.052     ; 1.811      ;
; -0.858 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[19] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[3] ; r_clk        ; r_clk       ; 1.000        ; -0.053     ; 1.798      ;
; -0.835 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[0]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[0] ; r_clk        ; r_clk       ; 1.000        ; -0.052     ; 1.776      ;
; -0.813 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[2]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[2] ; r_clk        ; r_clk       ; 1.000        ; -0.051     ; 1.755      ;
; -0.800 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[26] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[2] ; r_clk        ; r_clk       ; 1.000        ; -0.051     ; 1.742      ;
; -0.785 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[4]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[4] ; r_clk        ; r_clk       ; 1.000        ; -0.049     ; 1.729      ;
; -0.749 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[23] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[7] ; r_clk        ; r_clk       ; 1.000        ; -0.053     ; 1.689      ;
; -0.743 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[5]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[5] ; r_clk        ; r_clk       ; 1.000        ; -0.045     ; 1.691      ;
; -0.743 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[27] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[3] ; r_clk        ; r_clk       ; 1.000        ; -0.048     ; 1.688      ;
; -0.734 ; r_ctrl:r_ctrl_inst|addr[2]                        ; r_ctrl:r_ctrl_inst|r_empty                        ; r_clk        ; r_clk       ; 1.000        ; -0.051     ; 1.676      ;
; -0.726 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[28] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[4] ; r_clk        ; r_clk       ; 1.000        ; -0.046     ; 1.673      ;
; -0.718 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[30] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[6] ; r_clk        ; r_clk       ; 1.000        ; -0.049     ; 1.662      ;
; -0.693 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[25] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[1] ; r_clk        ; r_clk       ; 1.000        ; -0.049     ; 1.637      ;
; -0.628 ; r_ctrl:r_ctrl_inst|addr[1]                        ; r_ctrl:r_ctrl_inst|addr[2]                        ; r_clk        ; r_clk       ; 1.000        ; -0.050     ; 1.571      ;
; -0.615 ; r_ctrl:r_ctrl_inst|addr[0]                        ; r_ctrl:r_ctrl_inst|addr[2]                        ; r_clk        ; r_clk       ; 1.000        ; -0.050     ; 1.558      ;
; -0.601 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[8]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[0] ; r_clk        ; r_clk       ; 1.000        ; -0.052     ; 1.542      ;
; -0.591 ; r_ctrl:r_ctrl_inst|addr[1]                        ; r_ctrl:r_ctrl_inst|addr[3]                        ; r_clk        ; r_clk       ; 1.000        ; -0.051     ; 1.533      ;
; -0.579 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[10] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[2] ; r_clk        ; r_clk       ; 1.000        ; -0.051     ; 1.521      ;
; -0.578 ; r_ctrl:r_ctrl_inst|addr[0]                        ; r_ctrl:r_ctrl_inst|addr[3]                        ; r_clk        ; r_clk       ; 1.000        ; -0.051     ; 1.520      ;
; -0.546 ; r_ctrl:r_ctrl_inst|addr[3]                        ; r_ctrl:r_ctrl_inst|r_empty                        ; r_clk        ; r_clk       ; 1.000        ; -0.050     ; 1.489      ;
; -0.543 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[54] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[6] ; r_clk        ; r_clk       ; 1.000        ; -0.057     ; 1.479      ;
; -0.511 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[29] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[5] ; r_clk        ; r_clk       ; 1.000        ; -0.045     ; 1.459      ;
; -0.504 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[3]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[3] ; r_clk        ; r_clk       ; 1.000        ; -0.050     ; 1.447      ;
; -0.504 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[1]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[1] ; r_clk        ; r_clk       ; 1.000        ; -0.050     ; 1.447      ;
; -0.503 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[6]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[6] ; r_clk        ; r_clk       ; 1.000        ; -0.050     ; 1.446      ;
; -0.499 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[58] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[2] ; r_clk        ; r_clk       ; 1.000        ; -0.053     ; 1.439      ;
; -0.493 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[50] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[2] ; r_clk        ; r_clk       ; 1.000        ; -0.054     ; 1.432      ;
; -0.476 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[51] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[3] ; r_clk        ; r_clk       ; 1.000        ; -0.053     ; 1.416      ;
; -0.466 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[49] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[1] ; r_clk        ; r_clk       ; 1.000        ; -0.054     ; 1.405      ;
; -0.455 ; r_ctrl:r_ctrl_inst|addr[0]                        ; r_ctrl:r_ctrl_inst|addr[1]                        ; r_clk        ; r_clk       ; 1.000        ; -0.050     ; 1.398      ;
; -0.428 ; r_ctrl:r_ctrl_inst|addr[1]                        ; r_ctrl:r_ctrl_inst|gaddr[0]                       ; r_clk        ; r_clk       ; 1.000        ; -0.051     ; 1.370      ;
; -0.424 ; r_ctrl:r_ctrl_inst|addr[2]                        ; r_ctrl:r_ctrl_inst|gaddr[1]                       ; r_clk        ; r_clk       ; 1.000        ; -0.051     ; 1.366      ;
; -0.422 ; r_ctrl:r_ctrl_inst|w_gaddr_d2[3]                  ; r_ctrl:r_ctrl_inst|r_empty                        ; r_clk        ; r_clk       ; 1.000        ; -0.051     ; 1.364      ;
; -0.413 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[55] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[7] ; r_clk        ; r_clk       ; 1.000        ; -0.054     ; 1.352      ;
; -0.413 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[48] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[0] ; r_clk        ; r_clk       ; 1.000        ; -0.054     ; 1.352      ;
; -0.411 ; r_ctrl:r_ctrl_inst|addr[0]                        ; r_ctrl:r_ctrl_inst|gaddr[0]                       ; r_clk        ; r_clk       ; 1.000        ; -0.051     ; 1.353      ;
; -0.399 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[59] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[3] ; r_clk        ; r_clk       ; 1.000        ; -0.052     ; 1.340      ;
; -0.390 ; r_ctrl:r_ctrl_inst|addr[2]                        ; r_ctrl:r_ctrl_inst|addr[3]                        ; r_clk        ; r_clk       ; 1.000        ; -0.051     ; 1.332      ;
; -0.363 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[57] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[1] ; r_clk        ; r_clk       ; 1.000        ; -0.053     ; 1.303      ;
; -0.355 ; r_ctrl:r_ctrl_inst|addr[1]                        ; r_ctrl:r_ctrl_inst|gaddr[2]                       ; r_clk        ; r_clk       ; 1.000        ; -0.051     ; 1.297      ;
; -0.342 ; r_ctrl:r_ctrl_inst|addr[0]                        ; r_ctrl:r_ctrl_inst|gaddr[2]                       ; r_clk        ; r_clk       ; 1.000        ; -0.051     ; 1.284      ;
; -0.341 ; r_ctrl:r_ctrl_inst|r_empty                        ; r_ctrl:r_ctrl_inst|addr[2]                        ; r_clk        ; r_clk       ; 1.000        ; -0.049     ; 1.285      ;
; -0.319 ; r_ctrl:r_ctrl_inst|r_empty                        ; r_ctrl:r_ctrl_inst|addr[3]                        ; r_clk        ; r_clk       ; 1.000        ; -0.050     ; 1.262      ;
; -0.319 ; r_ctrl:r_ctrl_inst|addr[1]                        ; r_ctrl:r_ctrl_inst|addr[1]                        ; r_clk        ; r_clk       ; 1.000        ; -0.050     ; 1.262      ;
; -0.315 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[36] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[4] ; r_clk        ; r_clk       ; 1.000        ; -0.049     ; 1.259      ;
; -0.308 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[42] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[2] ; r_clk        ; r_clk       ; 1.000        ; -0.050     ; 1.251      ;
; -0.301 ; r_ctrl:r_ctrl_inst|r_empty                        ; r_ctrl:r_ctrl_inst|addr[1]                        ; r_clk        ; r_clk       ; 1.000        ; -0.049     ; 1.245      ;
; -0.271 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[14] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[6] ; r_clk        ; r_clk       ; 1.000        ; -0.050     ; 1.214      ;
; -0.269 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[7]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[7] ; r_clk        ; r_clk       ; 1.000        ; -0.050     ; 1.212      ;
; -0.268 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[12] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[4] ; r_clk        ; r_clk       ; 1.000        ; -0.050     ; 1.211      ;
; -0.202 ; r_ctrl:r_ctrl_inst|addr[3]                        ; r_ctrl:r_ctrl_inst|addr[3]                        ; r_clk        ; r_clk       ; 1.000        ; -0.050     ; 1.145      ;
; -0.195 ; r_ctrl:r_ctrl_inst|addr[2]                        ; r_ctrl:r_ctrl_inst|gaddr[2]                       ; r_clk        ; r_clk       ; 1.000        ; -0.051     ; 1.137      ;
; -0.169 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[37]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[37] ; w_clk        ; r_clk       ; 1.000        ; -0.060     ; 1.082      ;
; -0.166 ; r_ctrl:r_ctrl_inst|r_empty                        ; r_ctrl:r_ctrl_inst|gaddr[0]                       ; r_clk        ; r_clk       ; 1.000        ; -0.050     ; 1.109      ;
; -0.163 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[61] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[5] ; r_clk        ; r_clk       ; 1.000        ; -0.049     ; 1.107      ;
; -0.159 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[45] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[5] ; r_clk        ; r_clk       ; 1.000        ; -0.051     ; 1.101      ;
; -0.153 ; r_ctrl:r_ctrl_inst|w_gaddr_d1[0]                  ; r_ctrl:r_ctrl_inst|w_gaddr_d2[0]                  ; r_clk        ; r_clk       ; 1.000        ; -0.052     ; 1.094      ;
; -0.150 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[62] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[6] ; r_clk        ; r_clk       ; 1.000        ; -0.052     ; 1.091      ;
+--------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1000mV 0C Model Setup: 'w_clk'                                                                                                                          ;
+--------+----------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.962 ; w_ctrl:w_ctrl_inst|w_full  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[30] ; w_clk        ; w_clk       ; 1.000        ; -0.053     ; 1.902      ;
; -0.936 ; w_ctrl:w_ctrl_inst|addr[0] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[54] ; w_clk        ; w_clk       ; 1.000        ; -0.044     ; 1.885      ;
; -0.929 ; w_ctrl:w_ctrl_inst|addr[1] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[54] ; w_clk        ; w_clk       ; 1.000        ; -0.044     ; 1.878      ;
; -0.927 ; w_ctrl:w_ctrl_inst|addr[0] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[35] ; w_clk        ; w_clk       ; 1.000        ; -0.051     ; 1.869      ;
; -0.927 ; w_ctrl:w_ctrl_inst|addr[0] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[38] ; w_clk        ; w_clk       ; 1.000        ; -0.051     ; 1.869      ;
; -0.926 ; w_ctrl:w_ctrl_inst|addr[0] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[32] ; w_clk        ; w_clk       ; 1.000        ; -0.052     ; 1.867      ;
; -0.926 ; w_ctrl:w_ctrl_inst|addr[0] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[33] ; w_clk        ; w_clk       ; 1.000        ; -0.052     ; 1.867      ;
; -0.926 ; w_ctrl:w_ctrl_inst|addr[0] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[34] ; w_clk        ; w_clk       ; 1.000        ; -0.052     ; 1.867      ;
; -0.923 ; w_ctrl:w_ctrl_inst|addr[0] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[13] ; w_clk        ; w_clk       ; 1.000        ; -0.056     ; 1.860      ;
; -0.905 ; w_ctrl:w_ctrl_inst|addr[0] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[8]  ; w_clk        ; w_clk       ; 1.000        ; -0.049     ; 1.849      ;
; -0.905 ; w_ctrl:w_ctrl_inst|addr[0] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[9]  ; w_clk        ; w_clk       ; 1.000        ; -0.049     ; 1.849      ;
; -0.905 ; w_ctrl:w_ctrl_inst|addr[0] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[10] ; w_clk        ; w_clk       ; 1.000        ; -0.049     ; 1.849      ;
; -0.905 ; w_ctrl:w_ctrl_inst|addr[0] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[11] ; w_clk        ; w_clk       ; 1.000        ; -0.049     ; 1.849      ;
; -0.905 ; w_ctrl:w_ctrl_inst|addr[0] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[12] ; w_clk        ; w_clk       ; 1.000        ; -0.049     ; 1.849      ;
; -0.905 ; w_ctrl:w_ctrl_inst|addr[0] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[14] ; w_clk        ; w_clk       ; 1.000        ; -0.049     ; 1.849      ;
; -0.905 ; w_ctrl:w_ctrl_inst|addr[0] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[15] ; w_clk        ; w_clk       ; 1.000        ; -0.049     ; 1.849      ;
; -0.904 ; w_ctrl:w_ctrl_inst|w_full  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[26] ; w_clk        ; w_clk       ; 1.000        ; -0.052     ; 1.845      ;
; -0.881 ; w_ctrl:w_ctrl_inst|addr[0] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[45] ; w_clk        ; w_clk       ; 1.000        ; -0.047     ; 1.827      ;
; -0.875 ; w_ctrl:w_ctrl_inst|addr[0] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[39] ; w_clk        ; w_clk       ; 1.000        ; -0.051     ; 1.817      ;
; -0.874 ; w_ctrl:w_ctrl_inst|w_full  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[35] ; w_clk        ; w_clk       ; 1.000        ; -0.051     ; 1.816      ;
; -0.874 ; w_ctrl:w_ctrl_inst|w_full  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[38] ; w_clk        ; w_clk       ; 1.000        ; -0.051     ; 1.816      ;
; -0.873 ; w_ctrl:w_ctrl_inst|w_full  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[32] ; w_clk        ; w_clk       ; 1.000        ; -0.052     ; 1.814      ;
; -0.873 ; w_ctrl:w_ctrl_inst|w_full  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[33] ; w_clk        ; w_clk       ; 1.000        ; -0.052     ; 1.814      ;
; -0.873 ; w_ctrl:w_ctrl_inst|w_full  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[34] ; w_clk        ; w_clk       ; 1.000        ; -0.052     ; 1.814      ;
; -0.872 ; w_ctrl:w_ctrl_inst|addr[0] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[36] ; w_clk        ; w_clk       ; 1.000        ; -0.050     ; 1.815      ;
; -0.872 ; w_ctrl:w_ctrl_inst|addr[0] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[37] ; w_clk        ; w_clk       ; 1.000        ; -0.050     ; 1.815      ;
; -0.858 ; w_ctrl:w_ctrl_inst|addr[1] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[16] ; w_clk        ; w_clk       ; 1.000        ; -0.048     ; 1.803      ;
; -0.858 ; w_ctrl:w_ctrl_inst|addr[1] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[17] ; w_clk        ; w_clk       ; 1.000        ; -0.048     ; 1.803      ;
; -0.858 ; w_ctrl:w_ctrl_inst|addr[1] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[18] ; w_clk        ; w_clk       ; 1.000        ; -0.048     ; 1.803      ;
; -0.858 ; w_ctrl:w_ctrl_inst|addr[1] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[19] ; w_clk        ; w_clk       ; 1.000        ; -0.048     ; 1.803      ;
; -0.858 ; w_ctrl:w_ctrl_inst|addr[1] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[20] ; w_clk        ; w_clk       ; 1.000        ; -0.048     ; 1.803      ;
; -0.858 ; w_ctrl:w_ctrl_inst|addr[1] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[21] ; w_clk        ; w_clk       ; 1.000        ; -0.048     ; 1.803      ;
; -0.858 ; w_ctrl:w_ctrl_inst|addr[1] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[22] ; w_clk        ; w_clk       ; 1.000        ; -0.048     ; 1.803      ;
; -0.858 ; w_ctrl:w_ctrl_inst|addr[1] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[23] ; w_clk        ; w_clk       ; 1.000        ; -0.048     ; 1.803      ;
; -0.856 ; w_ctrl:w_ctrl_inst|addr[0] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[16] ; w_clk        ; w_clk       ; 1.000        ; -0.048     ; 1.801      ;
; -0.856 ; w_ctrl:w_ctrl_inst|addr[0] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[17] ; w_clk        ; w_clk       ; 1.000        ; -0.048     ; 1.801      ;
; -0.856 ; w_ctrl:w_ctrl_inst|addr[0] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[18] ; w_clk        ; w_clk       ; 1.000        ; -0.048     ; 1.801      ;
; -0.856 ; w_ctrl:w_ctrl_inst|addr[0] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[19] ; w_clk        ; w_clk       ; 1.000        ; -0.048     ; 1.801      ;
; -0.856 ; w_ctrl:w_ctrl_inst|addr[0] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[20] ; w_clk        ; w_clk       ; 1.000        ; -0.048     ; 1.801      ;
; -0.856 ; w_ctrl:w_ctrl_inst|addr[0] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[21] ; w_clk        ; w_clk       ; 1.000        ; -0.048     ; 1.801      ;
; -0.856 ; w_ctrl:w_ctrl_inst|addr[0] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[22] ; w_clk        ; w_clk       ; 1.000        ; -0.048     ; 1.801      ;
; -0.856 ; w_ctrl:w_ctrl_inst|addr[0] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[23] ; w_clk        ; w_clk       ; 1.000        ; -0.048     ; 1.801      ;
; -0.832 ; w_ctrl:w_ctrl_inst|w_full  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[54] ; w_clk        ; w_clk       ; 1.000        ; -0.044     ; 1.781      ;
; -0.829 ; w_ctrl:w_ctrl_inst|addr[3] ; w_ctrl:w_ctrl_inst|w_full                        ; w_clk        ; w_clk       ; 1.000        ; -0.050     ; 1.772      ;
; -0.828 ; w_ctrl:w_ctrl_inst|addr[0] ; w_ctrl:w_ctrl_inst|w_full                        ; w_clk        ; w_clk       ; 1.000        ; -0.050     ; 1.771      ;
; -0.820 ; w_ctrl:w_ctrl_inst|addr[1] ; w_ctrl:w_ctrl_inst|w_full                        ; w_clk        ; w_clk       ; 1.000        ; -0.050     ; 1.763      ;
; -0.819 ; w_ctrl:w_ctrl_inst|w_full  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[39] ; w_clk        ; w_clk       ; 1.000        ; -0.051     ; 1.761      ;
; -0.818 ; w_ctrl:w_ctrl_inst|w_full  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[13] ; w_clk        ; w_clk       ; 1.000        ; -0.056     ; 1.755      ;
; -0.815 ; w_ctrl:w_ctrl_inst|addr[0] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[30] ; w_clk        ; w_clk       ; 1.000        ; -0.053     ; 1.755      ;
; -0.814 ; w_ctrl:w_ctrl_inst|w_full  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[36] ; w_clk        ; w_clk       ; 1.000        ; -0.050     ; 1.757      ;
; -0.814 ; w_ctrl:w_ctrl_inst|w_full  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[37] ; w_clk        ; w_clk       ; 1.000        ; -0.050     ; 1.757      ;
; -0.801 ; w_ctrl:w_ctrl_inst|w_full  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[24] ; w_clk        ; w_clk       ; 1.000        ; -0.053     ; 1.741      ;
; -0.801 ; w_ctrl:w_ctrl_inst|w_full  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[25] ; w_clk        ; w_clk       ; 1.000        ; -0.053     ; 1.741      ;
; -0.801 ; w_ctrl:w_ctrl_inst|w_full  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[27] ; w_clk        ; w_clk       ; 1.000        ; -0.053     ; 1.741      ;
; -0.801 ; w_ctrl:w_ctrl_inst|w_full  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[28] ; w_clk        ; w_clk       ; 1.000        ; -0.053     ; 1.741      ;
; -0.801 ; w_ctrl:w_ctrl_inst|w_full  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[29] ; w_clk        ; w_clk       ; 1.000        ; -0.053     ; 1.741      ;
; -0.801 ; w_ctrl:w_ctrl_inst|w_full  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[31] ; w_clk        ; w_clk       ; 1.000        ; -0.053     ; 1.741      ;
; -0.800 ; w_ctrl:w_ctrl_inst|w_full  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[8]  ; w_clk        ; w_clk       ; 1.000        ; -0.049     ; 1.744      ;
; -0.800 ; w_ctrl:w_ctrl_inst|w_full  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[9]  ; w_clk        ; w_clk       ; 1.000        ; -0.049     ; 1.744      ;
; -0.800 ; w_ctrl:w_ctrl_inst|w_full  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[10] ; w_clk        ; w_clk       ; 1.000        ; -0.049     ; 1.744      ;
; -0.800 ; w_ctrl:w_ctrl_inst|w_full  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[11] ; w_clk        ; w_clk       ; 1.000        ; -0.049     ; 1.744      ;
; -0.800 ; w_ctrl:w_ctrl_inst|w_full  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[12] ; w_clk        ; w_clk       ; 1.000        ; -0.049     ; 1.744      ;
; -0.800 ; w_ctrl:w_ctrl_inst|w_full  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[14] ; w_clk        ; w_clk       ; 1.000        ; -0.049     ; 1.744      ;
; -0.800 ; w_ctrl:w_ctrl_inst|w_full  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[15] ; w_clk        ; w_clk       ; 1.000        ; -0.049     ; 1.744      ;
; -0.799 ; w_ctrl:w_ctrl_inst|addr[2] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[30] ; w_clk        ; w_clk       ; 1.000        ; -0.053     ; 1.739      ;
; -0.793 ; w_ctrl:w_ctrl_inst|addr[1] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[35] ; w_clk        ; w_clk       ; 1.000        ; -0.051     ; 1.735      ;
; -0.793 ; w_ctrl:w_ctrl_inst|addr[1] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[38] ; w_clk        ; w_clk       ; 1.000        ; -0.051     ; 1.735      ;
; -0.792 ; w_ctrl:w_ctrl_inst|addr[1] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[32] ; w_clk        ; w_clk       ; 1.000        ; -0.052     ; 1.733      ;
; -0.792 ; w_ctrl:w_ctrl_inst|addr[1] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[33] ; w_clk        ; w_clk       ; 1.000        ; -0.052     ; 1.733      ;
; -0.792 ; w_ctrl:w_ctrl_inst|addr[1] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[34] ; w_clk        ; w_clk       ; 1.000        ; -0.052     ; 1.733      ;
; -0.790 ; w_ctrl:w_ctrl_inst|addr[1] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[30] ; w_clk        ; w_clk       ; 1.000        ; -0.053     ; 1.730      ;
; -0.782 ; w_ctrl:w_ctrl_inst|w_full  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[45] ; w_clk        ; w_clk       ; 1.000        ; -0.047     ; 1.728      ;
; -0.773 ; w_ctrl:w_ctrl_inst|addr[1] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[56] ; w_clk        ; w_clk       ; 1.000        ; -0.049     ; 1.717      ;
; -0.773 ; w_ctrl:w_ctrl_inst|addr[1] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[57] ; w_clk        ; w_clk       ; 1.000        ; -0.049     ; 1.717      ;
; -0.773 ; w_ctrl:w_ctrl_inst|addr[1] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[58] ; w_clk        ; w_clk       ; 1.000        ; -0.049     ; 1.717      ;
; -0.773 ; w_ctrl:w_ctrl_inst|addr[1] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[59] ; w_clk        ; w_clk       ; 1.000        ; -0.049     ; 1.717      ;
; -0.773 ; w_ctrl:w_ctrl_inst|addr[1] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[60] ; w_clk        ; w_clk       ; 1.000        ; -0.049     ; 1.717      ;
; -0.773 ; w_ctrl:w_ctrl_inst|addr[1] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[61] ; w_clk        ; w_clk       ; 1.000        ; -0.049     ; 1.717      ;
; -0.773 ; w_ctrl:w_ctrl_inst|addr[1] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[62] ; w_clk        ; w_clk       ; 1.000        ; -0.049     ; 1.717      ;
; -0.773 ; w_ctrl:w_ctrl_inst|addr[1] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[63] ; w_clk        ; w_clk       ; 1.000        ; -0.049     ; 1.717      ;
; -0.760 ; w_ctrl:w_ctrl_inst|addr[1] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[13] ; w_clk        ; w_clk       ; 1.000        ; -0.056     ; 1.697      ;
; -0.757 ; w_ctrl:w_ctrl_inst|addr[0] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[26] ; w_clk        ; w_clk       ; 1.000        ; -0.052     ; 1.698      ;
; -0.754 ; w_ctrl:w_ctrl_inst|w_full  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[16] ; w_clk        ; w_clk       ; 1.000        ; -0.048     ; 1.699      ;
; -0.754 ; w_ctrl:w_ctrl_inst|w_full  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[17] ; w_clk        ; w_clk       ; 1.000        ; -0.048     ; 1.699      ;
; -0.754 ; w_ctrl:w_ctrl_inst|w_full  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[18] ; w_clk        ; w_clk       ; 1.000        ; -0.048     ; 1.699      ;
; -0.754 ; w_ctrl:w_ctrl_inst|w_full  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[19] ; w_clk        ; w_clk       ; 1.000        ; -0.048     ; 1.699      ;
; -0.754 ; w_ctrl:w_ctrl_inst|w_full  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[20] ; w_clk        ; w_clk       ; 1.000        ; -0.048     ; 1.699      ;
; -0.754 ; w_ctrl:w_ctrl_inst|w_full  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[21] ; w_clk        ; w_clk       ; 1.000        ; -0.048     ; 1.699      ;
; -0.754 ; w_ctrl:w_ctrl_inst|w_full  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[22] ; w_clk        ; w_clk       ; 1.000        ; -0.048     ; 1.699      ;
; -0.754 ; w_ctrl:w_ctrl_inst|w_full  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[23] ; w_clk        ; w_clk       ; 1.000        ; -0.048     ; 1.699      ;
; -0.749 ; w_ctrl:w_ctrl_inst|addr[2] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[26] ; w_clk        ; w_clk       ; 1.000        ; -0.052     ; 1.690      ;
; -0.744 ; w_ctrl:w_ctrl_inst|addr[1] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[8]  ; w_clk        ; w_clk       ; 1.000        ; -0.049     ; 1.688      ;
; -0.744 ; w_ctrl:w_ctrl_inst|addr[1] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[9]  ; w_clk        ; w_clk       ; 1.000        ; -0.049     ; 1.688      ;
; -0.744 ; w_ctrl:w_ctrl_inst|addr[1] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[10] ; w_clk        ; w_clk       ; 1.000        ; -0.049     ; 1.688      ;
; -0.744 ; w_ctrl:w_ctrl_inst|addr[1] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[11] ; w_clk        ; w_clk       ; 1.000        ; -0.049     ; 1.688      ;
; -0.744 ; w_ctrl:w_ctrl_inst|addr[1] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[12] ; w_clk        ; w_clk       ; 1.000        ; -0.049     ; 1.688      ;
; -0.744 ; w_ctrl:w_ctrl_inst|addr[1] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[14] ; w_clk        ; w_clk       ; 1.000        ; -0.049     ; 1.688      ;
; -0.744 ; w_ctrl:w_ctrl_inst|addr[1] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[15] ; w_clk        ; w_clk       ; 1.000        ; -0.049     ; 1.688      ;
; -0.744 ; w_ctrl:w_ctrl_inst|addr[1] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[45] ; w_clk        ; w_clk       ; 1.000        ; -0.047     ; 1.690      ;
; -0.742 ; w_ctrl:w_ctrl_inst|addr[2] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[54] ; w_clk        ; w_clk       ; 1.000        ; -0.044     ; 1.691      ;
+--------+----------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1000mV 0C Model Hold: 'w_clk'                                                                                                                                ;
+-------+----------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.228 ; r_ctrl:r_ctrl_inst|gaddr[0]      ; w_ctrl:w_ctrl_inst|r_gaddr_d1[0]                 ; r_clk        ; w_clk       ; 0.000        ; 0.062      ; 0.457      ;
; 0.228 ; r_ctrl:r_ctrl_inst|gaddr[2]      ; w_ctrl:w_ctrl_inst|r_gaddr_d1[2]                 ; r_clk        ; w_clk       ; 0.000        ; 0.062      ; 0.457      ;
; 0.229 ; r_ctrl:r_ctrl_inst|gaddr[1]      ; w_ctrl:w_ctrl_inst|r_gaddr_d1[1]                 ; r_clk        ; w_clk       ; 0.000        ; 0.062      ; 0.458      ;
; 0.247 ; r_ctrl:r_ctrl_inst|addr[3]       ; w_ctrl:w_ctrl_inst|r_gaddr_d1[3]                 ; r_clk        ; w_clk       ; 0.000        ; 0.062      ; 0.476      ;
; 0.286 ; w_ctrl:w_ctrl_inst|addr[0]       ; w_ctrl:w_ctrl_inst|addr[0]                       ; w_clk        ; w_clk       ; 0.000        ; 0.050      ; 0.463      ;
; 0.286 ; w_ctrl:w_ctrl_inst|addr[3]       ; w_ctrl:w_ctrl_inst|addr[3]                       ; w_clk        ; w_clk       ; 0.000        ; 0.050      ; 0.463      ;
; 0.416 ; w_ctrl:w_ctrl_inst|r_gaddr_d2[0] ; w_ctrl:w_ctrl_inst|w_full                        ; w_clk        ; w_clk       ; 0.000        ; 0.050      ; 0.593      ;
; 0.500 ; w_ctrl:w_ctrl_inst|r_gaddr_d2[1] ; w_ctrl:w_ctrl_inst|w_full                        ; w_clk        ; w_clk       ; 0.000        ; 0.050      ; 0.677      ;
; 0.511 ; w_ctrl:w_ctrl_inst|addr[1]       ; w_ctrl:w_ctrl_inst|gaddr[0]                      ; w_clk        ; w_clk       ; 0.000        ; 0.050      ; 0.688      ;
; 0.535 ; w_ctrl:w_ctrl_inst|addr[3]       ; w_ctrl:w_ctrl_inst|gaddr[2]                      ; w_clk        ; w_clk       ; 0.000        ; 0.050      ; 0.712      ;
; 0.539 ; w_ctrl:w_ctrl_inst|w_full        ; w_ctrl:w_ctrl_inst|gaddr[0]                      ; w_clk        ; w_clk       ; 0.000        ; 0.050      ; 0.716      ;
; 0.582 ; w_ctrl:w_ctrl_inst|r_gaddr_d2[3] ; w_ctrl:w_ctrl_inst|w_full                        ; w_clk        ; w_clk       ; 0.000        ; 0.050      ; 0.759      ;
; 0.641 ; w_ctrl:w_ctrl_inst|addr[1]       ; w_ctrl:w_ctrl_inst|w_full                        ; w_clk        ; w_clk       ; 0.000        ; 0.050      ; 0.818      ;
; 0.654 ; w_ctrl:w_ctrl_inst|w_full        ; w_ctrl:w_ctrl_inst|addr[0]                       ; w_clk        ; w_clk       ; 0.000        ; 0.050      ; 0.831      ;
; 0.669 ; w_ctrl:w_ctrl_inst|w_full        ; w_ctrl:w_ctrl_inst|w_full                        ; w_clk        ; w_clk       ; 0.000        ; 0.050      ; 0.846      ;
; 0.675 ; w_ctrl:w_ctrl_inst|r_gaddr_d1[2] ; w_ctrl:w_ctrl_inst|r_gaddr_d2[2]                 ; w_clk        ; w_clk       ; 0.000        ; 0.052      ; 0.854      ;
; 0.677 ; w_ctrl:w_ctrl_inst|r_gaddr_d1[0] ; w_ctrl:w_ctrl_inst|r_gaddr_d2[0]                 ; w_clk        ; w_clk       ; 0.000        ; 0.052      ; 0.856      ;
; 0.685 ; w_ctrl:w_ctrl_inst|r_gaddr_d1[3] ; w_ctrl:w_ctrl_inst|r_gaddr_d2[3]                 ; w_clk        ; w_clk       ; 0.000        ; 0.052      ; 0.864      ;
; 0.695 ; w_ctrl:w_ctrl_inst|r_gaddr_d1[1] ; w_ctrl:w_ctrl_inst|r_gaddr_d2[1]                 ; w_clk        ; w_clk       ; 0.000        ; 0.052      ; 0.874      ;
; 0.730 ; w_ctrl:w_ctrl_inst|addr[2]       ; w_ctrl:w_ctrl_inst|addr[2]                       ; w_clk        ; w_clk       ; 0.000        ; 0.050      ; 0.907      ;
; 0.736 ; w_ctrl:w_ctrl_inst|addr[2]       ; w_ctrl:w_ctrl_inst|addr[3]                       ; w_clk        ; w_clk       ; 0.000        ; 0.050      ; 0.913      ;
; 0.740 ; w_ctrl:w_ctrl_inst|addr[2]       ; w_ctrl:w_ctrl_inst|gaddr[1]                      ; w_clk        ; w_clk       ; 0.000        ; 0.050      ; 0.917      ;
; 0.749 ; w_ctrl:w_ctrl_inst|addr[2]       ; w_ctrl:w_ctrl_inst|gaddr[2]                      ; w_clk        ; w_clk       ; 0.000        ; 0.050      ; 0.926      ;
; 0.763 ; w_ctrl:w_ctrl_inst|addr[0]       ; w_ctrl:w_ctrl_inst|gaddr[0]                      ; w_clk        ; w_clk       ; 0.000        ; 0.050      ; 0.940      ;
; 0.773 ; w_ctrl:w_ctrl_inst|addr[2]       ; w_ctrl:w_ctrl_inst|w_full                        ; w_clk        ; w_clk       ; 0.000        ; 0.050      ; 0.950      ;
; 0.801 ; w_ctrl:w_ctrl_inst|w_full        ; w_ctrl:w_ctrl_inst|addr[2]                       ; w_clk        ; w_clk       ; 0.000        ; 0.050      ; 0.978      ;
; 0.813 ; w_ctrl:w_ctrl_inst|w_full        ; w_ctrl:w_ctrl_inst|gaddr[1]                      ; w_clk        ; w_clk       ; 0.000        ; 0.050      ; 0.990      ;
; 0.846 ; w_ctrl:w_ctrl_inst|r_gaddr_d2[2] ; w_ctrl:w_ctrl_inst|w_full                        ; w_clk        ; w_clk       ; 0.000        ; 0.050      ; 1.023      ;
; 0.892 ; w_ctrl:w_ctrl_inst|w_full        ; w_ctrl:w_ctrl_inst|addr[1]                       ; w_clk        ; w_clk       ; 0.000        ; 0.050      ; 1.069      ;
; 0.893 ; w_ctrl:w_ctrl_inst|addr[0]       ; w_ctrl:w_ctrl_inst|w_full                        ; w_clk        ; w_clk       ; 0.000        ; 0.050      ; 1.070      ;
; 0.930 ; w_ctrl:w_ctrl_inst|w_full        ; w_ctrl:w_ctrl_inst|gaddr[2]                      ; w_clk        ; w_clk       ; 0.000        ; 0.050      ; 1.107      ;
; 0.954 ; w_ctrl:w_ctrl_inst|addr[0]       ; w_ctrl:w_ctrl_inst|addr[2]                       ; w_clk        ; w_clk       ; 0.000        ; 0.050      ; 1.131      ;
; 0.963 ; w_ctrl:w_ctrl_inst|addr[1]       ; w_ctrl:w_ctrl_inst|addr[2]                       ; w_clk        ; w_clk       ; 0.000        ; 0.050      ; 1.140      ;
; 0.996 ; w_ctrl:w_ctrl_inst|addr[0]       ; w_ctrl:w_ctrl_inst|gaddr[1]                      ; w_clk        ; w_clk       ; 0.000        ; 0.050      ; 1.173      ;
; 0.996 ; w_ctrl:w_ctrl_inst|addr[1]       ; w_ctrl:w_ctrl_inst|gaddr[1]                      ; w_clk        ; w_clk       ; 0.000        ; 0.050      ; 1.173      ;
; 1.003 ; w_ctrl:w_ctrl_inst|addr[3]       ; w_ctrl:w_ctrl_inst|w_full                        ; w_clk        ; w_clk       ; 0.000        ; 0.050      ; 1.180      ;
; 1.019 ; w_ctrl:w_ctrl_inst|w_full        ; w_ctrl:w_ctrl_inst|addr[3]                       ; w_clk        ; w_clk       ; 0.000        ; 0.050      ; 1.196      ;
; 1.075 ; w_ctrl:w_ctrl_inst|addr[0]       ; w_ctrl:w_ctrl_inst|addr[1]                       ; w_clk        ; w_clk       ; 0.000        ; 0.050      ; 1.252      ;
; 1.075 ; w_ctrl:w_ctrl_inst|addr[1]       ; w_ctrl:w_ctrl_inst|addr[1]                       ; w_clk        ; w_clk       ; 0.000        ; 0.050      ; 1.252      ;
; 1.077 ; w_ctrl:w_ctrl_inst|addr[0]       ; w_ctrl:w_ctrl_inst|gaddr[2]                      ; w_clk        ; w_clk       ; 0.000        ; 0.050      ; 1.254      ;
; 1.086 ; w_ctrl:w_ctrl_inst|addr[1]       ; w_ctrl:w_ctrl_inst|gaddr[2]                      ; w_clk        ; w_clk       ; 0.000        ; 0.050      ; 1.263      ;
; 1.133 ; w_ctrl:w_ctrl_inst|addr[0]       ; w_ctrl:w_ctrl_inst|addr[3]                       ; w_clk        ; w_clk       ; 0.000        ; 0.050      ; 1.310      ;
; 1.134 ; w_ctrl:w_ctrl_inst|addr[2]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[40] ; w_clk        ; w_clk       ; 0.000        ; 0.049      ; 1.310      ;
; 1.134 ; w_ctrl:w_ctrl_inst|addr[2]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[41] ; w_clk        ; w_clk       ; 0.000        ; 0.049      ; 1.310      ;
; 1.134 ; w_ctrl:w_ctrl_inst|addr[2]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[42] ; w_clk        ; w_clk       ; 0.000        ; 0.049      ; 1.310      ;
; 1.134 ; w_ctrl:w_ctrl_inst|addr[2]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[43] ; w_clk        ; w_clk       ; 0.000        ; 0.049      ; 1.310      ;
; 1.134 ; w_ctrl:w_ctrl_inst|addr[2]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[44] ; w_clk        ; w_clk       ; 0.000        ; 0.049      ; 1.310      ;
; 1.134 ; w_ctrl:w_ctrl_inst|addr[2]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[46] ; w_clk        ; w_clk       ; 0.000        ; 0.049      ; 1.310      ;
; 1.134 ; w_ctrl:w_ctrl_inst|addr[2]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[47] ; w_clk        ; w_clk       ; 0.000        ; 0.049      ; 1.310      ;
; 1.142 ; w_ctrl:w_ctrl_inst|addr[1]       ; w_ctrl:w_ctrl_inst|addr[3]                       ; w_clk        ; w_clk       ; 0.000        ; 0.050      ; 1.319      ;
; 1.197 ; w_ctrl:w_ctrl_inst|addr[2]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[0]  ; w_clk        ; w_clk       ; 0.000        ; 0.049      ; 1.373      ;
; 1.197 ; w_ctrl:w_ctrl_inst|addr[2]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[1]  ; w_clk        ; w_clk       ; 0.000        ; 0.049      ; 1.373      ;
; 1.197 ; w_ctrl:w_ctrl_inst|addr[2]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[2]  ; w_clk        ; w_clk       ; 0.000        ; 0.049      ; 1.373      ;
; 1.197 ; w_ctrl:w_ctrl_inst|addr[2]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[3]  ; w_clk        ; w_clk       ; 0.000        ; 0.049      ; 1.373      ;
; 1.197 ; w_ctrl:w_ctrl_inst|addr[2]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[4]  ; w_clk        ; w_clk       ; 0.000        ; 0.049      ; 1.373      ;
; 1.197 ; w_ctrl:w_ctrl_inst|addr[2]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[5]  ; w_clk        ; w_clk       ; 0.000        ; 0.049      ; 1.373      ;
; 1.197 ; w_ctrl:w_ctrl_inst|addr[2]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[6]  ; w_clk        ; w_clk       ; 0.000        ; 0.049      ; 1.373      ;
; 1.197 ; w_ctrl:w_ctrl_inst|addr[2]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[7]  ; w_clk        ; w_clk       ; 0.000        ; 0.049      ; 1.373      ;
; 1.206 ; w_ctrl:w_ctrl_inst|addr[2]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[48] ; w_clk        ; w_clk       ; 0.000        ; 0.052      ; 1.385      ;
; 1.206 ; w_ctrl:w_ctrl_inst|addr[2]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[49] ; w_clk        ; w_clk       ; 0.000        ; 0.052      ; 1.385      ;
; 1.206 ; w_ctrl:w_ctrl_inst|addr[2]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[50] ; w_clk        ; w_clk       ; 0.000        ; 0.052      ; 1.385      ;
; 1.206 ; w_ctrl:w_ctrl_inst|addr[2]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[51] ; w_clk        ; w_clk       ; 0.000        ; 0.052      ; 1.385      ;
; 1.206 ; w_ctrl:w_ctrl_inst|addr[2]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[52] ; w_clk        ; w_clk       ; 0.000        ; 0.052      ; 1.385      ;
; 1.206 ; w_ctrl:w_ctrl_inst|addr[2]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[53] ; w_clk        ; w_clk       ; 0.000        ; 0.052      ; 1.385      ;
; 1.206 ; w_ctrl:w_ctrl_inst|addr[2]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[55] ; w_clk        ; w_clk       ; 0.000        ; 0.052      ; 1.385      ;
; 1.242 ; w_ctrl:w_ctrl_inst|addr[2]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[56] ; w_clk        ; w_clk       ; 0.000        ; 0.051      ; 1.420      ;
; 1.242 ; w_ctrl:w_ctrl_inst|addr[2]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[57] ; w_clk        ; w_clk       ; 0.000        ; 0.051      ; 1.420      ;
; 1.242 ; w_ctrl:w_ctrl_inst|addr[2]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[58] ; w_clk        ; w_clk       ; 0.000        ; 0.051      ; 1.420      ;
; 1.242 ; w_ctrl:w_ctrl_inst|addr[2]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[59] ; w_clk        ; w_clk       ; 0.000        ; 0.051      ; 1.420      ;
; 1.242 ; w_ctrl:w_ctrl_inst|addr[2]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[60] ; w_clk        ; w_clk       ; 0.000        ; 0.051      ; 1.420      ;
; 1.242 ; w_ctrl:w_ctrl_inst|addr[2]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[61] ; w_clk        ; w_clk       ; 0.000        ; 0.051      ; 1.420      ;
; 1.242 ; w_ctrl:w_ctrl_inst|addr[2]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[62] ; w_clk        ; w_clk       ; 0.000        ; 0.051      ; 1.420      ;
; 1.242 ; w_ctrl:w_ctrl_inst|addr[2]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[63] ; w_clk        ; w_clk       ; 0.000        ; 0.051      ; 1.420      ;
; 1.262 ; w_ctrl:w_ctrl_inst|addr[1]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[24] ; w_clk        ; w_clk       ; 0.000        ; 0.047      ; 1.436      ;
; 1.262 ; w_ctrl:w_ctrl_inst|addr[1]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[25] ; w_clk        ; w_clk       ; 0.000        ; 0.047      ; 1.436      ;
; 1.262 ; w_ctrl:w_ctrl_inst|addr[1]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[27] ; w_clk        ; w_clk       ; 0.000        ; 0.047      ; 1.436      ;
; 1.262 ; w_ctrl:w_ctrl_inst|addr[1]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[28] ; w_clk        ; w_clk       ; 0.000        ; 0.047      ; 1.436      ;
; 1.262 ; w_ctrl:w_ctrl_inst|addr[1]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[29] ; w_clk        ; w_clk       ; 0.000        ; 0.047      ; 1.436      ;
; 1.262 ; w_ctrl:w_ctrl_inst|addr[1]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[31] ; w_clk        ; w_clk       ; 0.000        ; 0.047      ; 1.436      ;
; 1.268 ; w_ctrl:w_ctrl_inst|addr[0]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[0]  ; w_clk        ; w_clk       ; 0.000        ; 0.049      ; 1.444      ;
; 1.268 ; w_ctrl:w_ctrl_inst|addr[0]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[1]  ; w_clk        ; w_clk       ; 0.000        ; 0.049      ; 1.444      ;
; 1.268 ; w_ctrl:w_ctrl_inst|addr[0]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[2]  ; w_clk        ; w_clk       ; 0.000        ; 0.049      ; 1.444      ;
; 1.268 ; w_ctrl:w_ctrl_inst|addr[0]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[3]  ; w_clk        ; w_clk       ; 0.000        ; 0.049      ; 1.444      ;
; 1.268 ; w_ctrl:w_ctrl_inst|addr[0]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[4]  ; w_clk        ; w_clk       ; 0.000        ; 0.049      ; 1.444      ;
; 1.268 ; w_ctrl:w_ctrl_inst|addr[0]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[5]  ; w_clk        ; w_clk       ; 0.000        ; 0.049      ; 1.444      ;
; 1.268 ; w_ctrl:w_ctrl_inst|addr[0]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[6]  ; w_clk        ; w_clk       ; 0.000        ; 0.049      ; 1.444      ;
; 1.268 ; w_ctrl:w_ctrl_inst|addr[0]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[7]  ; w_clk        ; w_clk       ; 0.000        ; 0.049      ; 1.444      ;
; 1.284 ; w_ctrl:w_ctrl_inst|addr[2]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[45] ; w_clk        ; w_clk       ; 0.000        ; 0.053      ; 1.464      ;
; 1.292 ; w_ctrl:w_ctrl_inst|addr[0]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[24] ; w_clk        ; w_clk       ; 0.000        ; 0.047      ; 1.466      ;
; 1.292 ; w_ctrl:w_ctrl_inst|addr[0]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[25] ; w_clk        ; w_clk       ; 0.000        ; 0.047      ; 1.466      ;
; 1.292 ; w_ctrl:w_ctrl_inst|addr[0]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[27] ; w_clk        ; w_clk       ; 0.000        ; 0.047      ; 1.466      ;
; 1.292 ; w_ctrl:w_ctrl_inst|addr[0]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[28] ; w_clk        ; w_clk       ; 0.000        ; 0.047      ; 1.466      ;
; 1.292 ; w_ctrl:w_ctrl_inst|addr[0]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[29] ; w_clk        ; w_clk       ; 0.000        ; 0.047      ; 1.466      ;
; 1.292 ; w_ctrl:w_ctrl_inst|addr[0]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[31] ; w_clk        ; w_clk       ; 0.000        ; 0.047      ; 1.466      ;
; 1.304 ; w_ctrl:w_ctrl_inst|addr[2]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[36] ; w_clk        ; w_clk       ; 0.000        ; 0.050      ; 1.481      ;
; 1.304 ; w_ctrl:w_ctrl_inst|addr[2]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[37] ; w_clk        ; w_clk       ; 0.000        ; 0.050      ; 1.481      ;
; 1.306 ; w_ctrl:w_ctrl_inst|addr[2]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[39] ; w_clk        ; w_clk       ; 0.000        ; 0.049      ; 1.482      ;
; 1.323 ; w_ctrl:w_ctrl_inst|addr[0]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[56] ; w_clk        ; w_clk       ; 0.000        ; 0.051      ; 1.501      ;
; 1.323 ; w_ctrl:w_ctrl_inst|addr[0]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[57] ; w_clk        ; w_clk       ; 0.000        ; 0.051      ; 1.501      ;
; 1.323 ; w_ctrl:w_ctrl_inst|addr[0]       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[58] ; w_clk        ; w_clk       ; 0.000        ; 0.051      ; 1.501      ;
+-------+----------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1000mV 0C Model Hold: 'r_clk'                                                                                                                                                  ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.231 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[53]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[53] ; w_clk        ; r_clk       ; 0.000        ; 0.058      ; 0.456      ;
; 0.232 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[61]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[61] ; w_clk        ; r_clk       ; 0.000        ; 0.058      ; 0.457      ;
; 0.232 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[28]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[28] ; w_clk        ; r_clk       ; 0.000        ; 0.058      ; 0.457      ;
; 0.232 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[20]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[20] ; w_clk        ; r_clk       ; 0.000        ; 0.058      ; 0.457      ;
; 0.232 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[59]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[59] ; w_clk        ; r_clk       ; 0.000        ; 0.058      ; 0.457      ;
; 0.232 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[27]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[27] ; w_clk        ; r_clk       ; 0.000        ; 0.058      ; 0.457      ;
; 0.232 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[18]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[18] ; w_clk        ; r_clk       ; 0.000        ; 0.058      ; 0.457      ;
; 0.232 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[25]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[25] ; w_clk        ; r_clk       ; 0.000        ; 0.058      ; 0.457      ;
; 0.232 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[24]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[24] ; w_clk        ; r_clk       ; 0.000        ; 0.058      ; 0.457      ;
; 0.232 ; w_ctrl:w_ctrl_inst|gaddr[1]                       ; r_ctrl:r_ctrl_inst|w_gaddr_d1[1]                  ; w_clk        ; r_clk       ; 0.000        ; 0.058      ; 0.457      ;
; 0.233 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[52]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[52] ; w_clk        ; r_clk       ; 0.000        ; 0.058      ; 0.458      ;
; 0.234 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[62]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[62] ; w_clk        ; r_clk       ; 0.000        ; 0.058      ; 0.459      ;
; 0.234 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[54]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[54] ; w_clk        ; r_clk       ; 0.000        ; 0.058      ; 0.459      ;
; 0.234 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[22]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[22] ; w_clk        ; r_clk       ; 0.000        ; 0.058      ; 0.459      ;
; 0.234 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[13]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[13] ; w_clk        ; r_clk       ; 0.000        ; 0.058      ; 0.459      ;
; 0.234 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[51]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[51] ; w_clk        ; r_clk       ; 0.000        ; 0.058      ; 0.459      ;
; 0.234 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[19]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[19] ; w_clk        ; r_clk       ; 0.000        ; 0.058      ; 0.459      ;
; 0.234 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[11]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[11] ; w_clk        ; r_clk       ; 0.000        ; 0.058      ; 0.459      ;
; 0.234 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[58]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[58] ; w_clk        ; r_clk       ; 0.000        ; 0.058      ; 0.459      ;
; 0.234 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[50]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[50] ; w_clk        ; r_clk       ; 0.000        ; 0.058      ; 0.459      ;
; 0.234 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[49]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[49] ; w_clk        ; r_clk       ; 0.000        ; 0.058      ; 0.459      ;
; 0.234 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[9]   ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[9]  ; w_clk        ; r_clk       ; 0.000        ; 0.058      ; 0.459      ;
; 0.234 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[16]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[16] ; w_clk        ; r_clk       ; 0.000        ; 0.058      ; 0.459      ;
; 0.236 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[63]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[63] ; w_clk        ; r_clk       ; 0.000        ; 0.058      ; 0.461      ;
; 0.236 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[15]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[15] ; w_clk        ; r_clk       ; 0.000        ; 0.058      ; 0.461      ;
; 0.236 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[31]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[31] ; w_clk        ; r_clk       ; 0.000        ; 0.058      ; 0.461      ;
; 0.236 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[45]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[45] ; w_clk        ; r_clk       ; 0.000        ; 0.058      ; 0.461      ;
; 0.236 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[21]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[21] ; w_clk        ; r_clk       ; 0.000        ; 0.058      ; 0.461      ;
; 0.236 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[60]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[60] ; w_clk        ; r_clk       ; 0.000        ; 0.058      ; 0.461      ;
; 0.236 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[36]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[36] ; w_clk        ; r_clk       ; 0.000        ; 0.058      ; 0.461      ;
; 0.236 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[57]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[57] ; w_clk        ; r_clk       ; 0.000        ; 0.058      ; 0.461      ;
; 0.236 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[17]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[17] ; w_clk        ; r_clk       ; 0.000        ; 0.058      ; 0.461      ;
; 0.236 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[48]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[48] ; w_clk        ; r_clk       ; 0.000        ; 0.058      ; 0.461      ;
; 0.236 ; w_ctrl:w_ctrl_inst|gaddr[2]                       ; r_ctrl:r_ctrl_inst|w_gaddr_d1[2]                  ; w_clk        ; r_clk       ; 0.000        ; 0.058      ; 0.461      ;
; 0.265 ; w_ctrl:w_ctrl_inst|addr[3]                        ; r_ctrl:r_ctrl_inst|w_gaddr_d1[3]                  ; w_clk        ; r_clk       ; 0.000        ; 0.058      ; 0.490      ;
; 0.286 ; r_ctrl:r_ctrl_inst|addr[2]                        ; r_ctrl:r_ctrl_inst|addr[2]                        ; r_clk        ; r_clk       ; 0.000        ; 0.050      ; 0.463      ;
; 0.286 ; r_ctrl:r_ctrl_inst|addr[0]                        ; r_ctrl:r_ctrl_inst|addr[0]                        ; r_clk        ; r_clk       ; 0.000        ; 0.050      ; 0.463      ;
; 0.307 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[30]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[30] ; w_clk        ; r_clk       ; 0.000        ; 0.059      ; 0.533      ;
; 0.311 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[55]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[55] ; w_clk        ; r_clk       ; 0.000        ; 0.059      ; 0.537      ;
; 0.315 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[40]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[40] ; w_clk        ; r_clk       ; 0.000        ; 0.056      ; 0.538      ;
; 0.320 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[26]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[26] ; w_clk        ; r_clk       ; 0.000        ; 0.059      ; 0.546      ;
; 0.324 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[56]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[56] ; w_clk        ; r_clk       ; 0.000        ; 0.057      ; 0.548      ;
; 0.353 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[29]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[29] ; w_clk        ; r_clk       ; 0.000        ; 0.058      ; 0.578      ;
; 0.353 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[34]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[34] ; w_clk        ; r_clk       ; 0.000        ; 0.058      ; 0.578      ;
; 0.353 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[33]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[33] ; w_clk        ; r_clk       ; 0.000        ; 0.058      ; 0.578      ;
; 0.353 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[32]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[32] ; w_clk        ; r_clk       ; 0.000        ; 0.058      ; 0.578      ;
; 0.354 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[39]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[39] ; w_clk        ; r_clk       ; 0.000        ; 0.058      ; 0.579      ;
; 0.354 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[38]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[38] ; w_clk        ; r_clk       ; 0.000        ; 0.058      ; 0.579      ;
; 0.354 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[12]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[12] ; w_clk        ; r_clk       ; 0.000        ; 0.058      ; 0.579      ;
; 0.355 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[23]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[23] ; w_clk        ; r_clk       ; 0.000        ; 0.058      ; 0.580      ;
; 0.355 ; w_ctrl:w_ctrl_inst|gaddr[0]                       ; r_ctrl:r_ctrl_inst|w_gaddr_d1[0]                  ; w_clk        ; r_clk       ; 0.000        ; 0.058      ; 0.580      ;
; 0.357 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[35]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[35] ; w_clk        ; r_clk       ; 0.000        ; 0.058      ; 0.582      ;
; 0.446 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[5]   ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[5]  ; w_clk        ; r_clk       ; 0.000        ; 0.056      ; 0.669      ;
; 0.451 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[1]   ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[1]  ; w_clk        ; r_clk       ; 0.000        ; 0.057      ; 0.675      ;
; 0.459 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[60] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[4] ; r_clk        ; r_clk       ; 0.000        ; 0.050      ; 0.636      ;
; 0.498 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[32] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[0] ; r_clk        ; r_clk       ; 0.000        ; 0.050      ; 0.675      ;
; 0.500 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[47] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[7] ; r_clk        ; r_clk       ; 0.000        ; 0.050      ; 0.677      ;
; 0.500 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[38] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[6] ; r_clk        ; r_clk       ; 0.000        ; 0.050      ; 0.677      ;
; 0.500 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[41] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[1] ; r_clk        ; r_clk       ; 0.000        ; 0.050      ; 0.677      ;
; 0.501 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[42]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[42] ; w_clk        ; r_clk       ; 0.000        ; 0.057      ; 0.725      ;
; 0.501 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[43] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[3] ; r_clk        ; r_clk       ; 0.000        ; 0.050      ; 0.678      ;
; 0.501 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[34] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[2] ; r_clk        ; r_clk       ; 0.000        ; 0.050      ; 0.678      ;
; 0.507 ; r_ctrl:r_ctrl_inst|w_gaddr_d2[1]                  ; r_ctrl:r_ctrl_inst|r_empty                        ; r_clk        ; r_clk       ; 0.000        ; 0.050      ; 0.684      ;
; 0.511 ; r_ctrl:r_ctrl_inst|w_gaddr_d1[3]                  ; r_ctrl:r_ctrl_inst|w_gaddr_d2[3]                  ; r_clk        ; r_clk       ; 0.000        ; 0.049      ; 0.687      ;
; 0.554 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[0]   ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[0]  ; w_clk        ; r_clk       ; 0.000        ; 0.059      ; 0.780      ;
; 0.558 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[2]   ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[2]  ; w_clk        ; r_clk       ; 0.000        ; 0.058      ; 0.783      ;
; 0.561 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[7]   ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[7]  ; w_clk        ; r_clk       ; 0.000        ; 0.058      ; 0.786      ;
; 0.563 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[44]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[44] ; w_clk        ; r_clk       ; 0.000        ; 0.060      ; 0.790      ;
; 0.564 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[10]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[10] ; w_clk        ; r_clk       ; 0.000        ; 0.056      ; 0.787      ;
; 0.566 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[14]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[14] ; w_clk        ; r_clk       ; 0.000        ; 0.056      ; 0.789      ;
; 0.566 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[4]   ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[4]  ; w_clk        ; r_clk       ; 0.000        ; 0.059      ; 0.792      ;
; 0.573 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[8]   ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[8]  ; w_clk        ; r_clk       ; 0.000        ; 0.057      ; 0.797      ;
; 0.584 ; r_ctrl:r_ctrl_inst|w_gaddr_d2[0]                  ; r_ctrl:r_ctrl_inst|r_empty                        ; r_clk        ; r_clk       ; 0.000        ; 0.050      ; 0.761      ;
; 0.587 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[47]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[47] ; w_clk        ; r_clk       ; 0.000        ; 0.058      ; 0.812      ;
; 0.590 ; r_ctrl:r_ctrl_inst|r_empty                        ; r_ctrl:r_ctrl_inst|addr[0]                        ; r_clk        ; r_clk       ; 0.000        ; 0.051      ; 0.768      ;
; 0.602 ; r_ctrl:r_ctrl_inst|addr[3]                        ; r_ctrl:r_ctrl_inst|gaddr[2]                       ; r_clk        ; r_clk       ; 0.000        ; 0.050      ; 0.779      ;
; 0.616 ; r_ctrl:r_ctrl_inst|w_gaddr_d1[2]                  ; r_ctrl:r_ctrl_inst|w_gaddr_d2[2]                  ; r_clk        ; r_clk       ; 0.000        ; 0.048      ; 0.791      ;
; 0.622 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[6]   ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[6]  ; w_clk        ; r_clk       ; 0.000        ; 0.058      ; 0.847      ;
; 0.622 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[43]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[43] ; w_clk        ; r_clk       ; 0.000        ; 0.058      ; 0.847      ;
; 0.629 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[3]   ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[3]  ; w_clk        ; r_clk       ; 0.000        ; 0.058      ; 0.854      ;
; 0.629 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[53] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[5] ; r_clk        ; r_clk       ; 0.000        ; 0.050      ; 0.806      ;
; 0.631 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[46]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[46] ; w_clk        ; r_clk       ; 0.000        ; 0.058      ; 0.856      ;
; 0.632 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[63] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[7] ; r_clk        ; r_clk       ; 0.000        ; 0.048      ; 0.807      ;
; 0.634 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[41]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[41] ; w_clk        ; r_clk       ; 0.000        ; 0.057      ; 0.858      ;
; 0.651 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[56] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[0] ; r_clk        ; r_clk       ; 0.000        ; 0.048      ; 0.826      ;
; 0.662 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[52] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[4] ; r_clk        ; r_clk       ; 0.000        ; 0.049      ; 0.838      ;
; 0.677 ; r_ctrl:r_ctrl_inst|w_gaddr_d2[2]                  ; r_ctrl:r_ctrl_inst|r_empty                        ; r_clk        ; r_clk       ; 0.000        ; 0.050      ; 0.854      ;
; 0.684 ; r_ctrl:r_ctrl_inst|w_gaddr_d1[1]                  ; r_ctrl:r_ctrl_inst|w_gaddr_d2[1]                  ; r_clk        ; r_clk       ; 0.000        ; 0.048      ; 0.859      ;
; 0.697 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[62] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[6] ; r_clk        ; r_clk       ; 0.000        ; 0.048      ; 0.872      ;
; 0.704 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[61] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[5] ; r_clk        ; r_clk       ; 0.000        ; 0.051      ; 0.882      ;
; 0.712 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[44] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[4] ; r_clk        ; r_clk       ; 0.000        ; 0.050      ; 0.889      ;
; 0.713 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[39] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[7] ; r_clk        ; r_clk       ; 0.000        ; 0.050      ; 0.890      ;
; 0.713 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[33] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[1] ; r_clk        ; r_clk       ; 0.000        ; 0.050      ; 0.890      ;
; 0.714 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[46] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[6] ; r_clk        ; r_clk       ; 0.000        ; 0.050      ; 0.891      ;
; 0.714 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[35] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[3] ; r_clk        ; r_clk       ; 0.000        ; 0.050      ; 0.891      ;
; 0.715 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[37] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[5] ; r_clk        ; r_clk       ; 0.000        ; 0.050      ; 0.892      ;
; 0.741 ; r_ctrl:r_ctrl_inst|r_empty                        ; r_ctrl:r_ctrl_inst|gaddr[0]                       ; r_clk        ; r_clk       ; 0.000        ; 0.050      ; 0.918      ;
; 0.746 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[37]  ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[37] ; w_clk        ; r_clk       ; 0.000        ; 0.060      ; 0.973      ;
; 0.748 ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[45] ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[5] ; r_clk        ; r_clk       ; 0.000        ; 0.049      ; 0.924      ;
; 0.750 ; r_ctrl:r_ctrl_inst|r_empty                        ; r_ctrl:r_ctrl_inst|gaddr[2]                       ; r_clk        ; r_clk       ; 0.000        ; 0.050      ; 0.927      ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1000mV 0C Model Minimum Pulse Width: 'r_clk'                                                                                 ;
+--------+--------------+----------------+-----------------+-------+------------+---------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                            ;
+--------+--------------+----------------+-----------------+-------+------------+---------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; r_clk ; Rise       ; r_clk                                             ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[0]  ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[10] ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[11] ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[12] ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[13] ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[14] ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[15] ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[16] ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[17] ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[18] ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[19] ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[1]  ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[20] ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[21] ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[22] ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[23] ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[24] ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[25] ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[26] ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[27] ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[28] ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[29] ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[2]  ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[30] ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[31] ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[32] ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[33] ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[34] ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[35] ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[36] ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[37] ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[38] ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[39] ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[3]  ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[40] ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[41] ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[42] ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[43] ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[44] ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[45] ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[46] ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[47] ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[48] ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[49] ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[4]  ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[50] ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[51] ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[52] ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[53] ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[54] ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[55] ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[56] ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[57] ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[58] ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[59] ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[5]  ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[60] ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[61] ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[62] ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[63] ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[6]  ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[7]  ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[8]  ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[9]  ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[0] ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[1] ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[2] ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[3] ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[4] ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[5] ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[6] ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|r_data[7] ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|addr[0]                        ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|addr[1]                        ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|addr[2]                        ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|addr[3]                        ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|gaddr[0]                       ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|gaddr[1]                       ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|gaddr[2]                       ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|r_empty                        ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d1[0]                  ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d1[1]                  ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d1[2]                  ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d1[3]                  ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d2[0]                  ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d2[1]                  ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d2[2]                  ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d2[3]                  ;
; 0.060  ; 0.244        ; 0.184          ; Low Pulse Width ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[54] ;
; 0.061  ; 0.245        ; 0.184          ; Low Pulse Width ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[24] ;
; 0.061  ; 0.245        ; 0.184          ; Low Pulse Width ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[25] ;
; 0.061  ; 0.245        ; 0.184          ; Low Pulse Width ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[27] ;
; 0.061  ; 0.245        ; 0.184          ; Low Pulse Width ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[28] ;
; 0.061  ; 0.245        ; 0.184          ; Low Pulse Width ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[29] ;
; 0.061  ; 0.245        ; 0.184          ; Low Pulse Width ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[31] ;
; 0.061  ; 0.245        ; 0.184          ; Low Pulse Width ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[40] ;
; 0.061  ; 0.245        ; 0.184          ; Low Pulse Width ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[5]  ;
; 0.062  ; 0.246        ; 0.184          ; Low Pulse Width ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[0]  ;
; 0.062  ; 0.246        ; 0.184          ; Low Pulse Width ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data1[10] ;
+--------+--------------+----------------+-----------------+-------+------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1000mV 0C Model Minimum Pulse Width: 'w_clk'                                                                                ;
+--------+--------------+----------------+-----------------+-------+------------+--------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                           ;
+--------+--------------+----------------+-----------------+-------+------------+--------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; w_clk ; Rise       ; w_clk                                            ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[0]  ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[10] ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[11] ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[12] ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[13] ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[14] ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[15] ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[16] ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[17] ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[18] ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[19] ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[1]  ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[20] ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[21] ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[22] ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[23] ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[24] ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[25] ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[26] ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[27] ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[28] ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[29] ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[2]  ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[30] ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[31] ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[32] ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[33] ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[34] ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[35] ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[36] ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[37] ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[38] ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[39] ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[3]  ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[40] ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[41] ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[42] ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[43] ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[44] ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[45] ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[46] ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[47] ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[48] ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[49] ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[4]  ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[50] ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[51] ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[52] ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[53] ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[54] ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[55] ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[56] ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[57] ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[58] ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[59] ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[5]  ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[60] ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[61] ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[62] ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[63] ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[6]  ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[7]  ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[8]  ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[9]  ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|addr[0]                       ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|addr[1]                       ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|addr[2]                       ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|addr[3]                       ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|gaddr[0]                      ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|gaddr[1]                      ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|gaddr[2]                      ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d1[0]                 ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d1[1]                 ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d1[2]                 ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d1[3]                 ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d2[0]                 ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d2[1]                 ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d2[2]                 ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d2[3]                 ;
; -1.763 ; 1.000        ; 2.763          ; Min Period      ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|w_full                        ;
; 0.060  ; 0.244        ; 0.184          ; Low Pulse Width ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[54] ;
; 0.061  ; 0.245        ; 0.184          ; Low Pulse Width ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[24] ;
; 0.061  ; 0.245        ; 0.184          ; Low Pulse Width ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[25] ;
; 0.061  ; 0.245        ; 0.184          ; Low Pulse Width ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[27] ;
; 0.061  ; 0.245        ; 0.184          ; Low Pulse Width ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[28] ;
; 0.061  ; 0.245        ; 0.184          ; Low Pulse Width ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[29] ;
; 0.061  ; 0.245        ; 0.184          ; Low Pulse Width ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[31] ;
; 0.062  ; 0.246        ; 0.184          ; Low Pulse Width ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[0]  ;
; 0.062  ; 0.246        ; 0.184          ; Low Pulse Width ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[10] ;
; 0.062  ; 0.246        ; 0.184          ; Low Pulse Width ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[11] ;
; 0.062  ; 0.246        ; 0.184          ; Low Pulse Width ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[12] ;
; 0.062  ; 0.246        ; 0.184          ; Low Pulse Width ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[13] ;
; 0.062  ; 0.246        ; 0.184          ; Low Pulse Width ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[14] ;
; 0.062  ; 0.246        ; 0.184          ; Low Pulse Width ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[15] ;
; 0.062  ; 0.246        ; 0.184          ; Low Pulse Width ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[16] ;
; 0.062  ; 0.246        ; 0.184          ; Low Pulse Width ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[17] ;
; 0.062  ; 0.246        ; 0.184          ; Low Pulse Width ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[18] ;
; 0.062  ; 0.246        ; 0.184          ; Low Pulse Width ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[19] ;
; 0.062  ; 0.246        ; 0.184          ; Low Pulse Width ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram:dp_ram_inst|data[1]  ;
+--------+--------------+----------------+-----------------+-------+------------+--------------------------------------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; r_en       ; r_clk      ; 2.688 ; 3.229 ; Rise       ; r_clk           ;
; w_data[*]  ; w_clk      ; 2.189 ; 2.768 ; Rise       ; w_clk           ;
;  w_data[0] ; w_clk      ; 1.688 ; 2.254 ; Rise       ; w_clk           ;
;  w_data[1] ; w_clk      ; 1.779 ; 2.330 ; Rise       ; w_clk           ;
;  w_data[2] ; w_clk      ; 1.577 ; 2.115 ; Rise       ; w_clk           ;
;  w_data[3] ; w_clk      ; 2.189 ; 2.768 ; Rise       ; w_clk           ;
;  w_data[4] ; w_clk      ; 1.891 ; 2.474 ; Rise       ; w_clk           ;
;  w_data[5] ; w_clk      ; 1.976 ; 2.552 ; Rise       ; w_clk           ;
;  w_data[6] ; w_clk      ; 1.847 ; 2.423 ; Rise       ; w_clk           ;
;  w_data[7] ; w_clk      ; 2.022 ; 2.602 ; Rise       ; w_clk           ;
; w_en       ; w_clk      ; 3.394 ; 4.094 ; Rise       ; w_clk           ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; r_en       ; r_clk      ; -1.459 ; -2.010 ; Rise       ; r_clk           ;
; w_data[*]  ; w_clk      ; -1.133 ; -1.650 ; Rise       ; w_clk           ;
;  w_data[0] ; w_clk      ; -1.139 ; -1.655 ; Rise       ; w_clk           ;
;  w_data[1] ; w_clk      ; -1.326 ; -1.851 ; Rise       ; w_clk           ;
;  w_data[2] ; w_clk      ; -1.151 ; -1.665 ; Rise       ; w_clk           ;
;  w_data[3] ; w_clk      ; -1.340 ; -1.866 ; Rise       ; w_clk           ;
;  w_data[4] ; w_clk      ; -1.319 ; -1.847 ; Rise       ; w_clk           ;
;  w_data[5] ; w_clk      ; -1.133 ; -1.650 ; Rise       ; w_clk           ;
;  w_data[6] ; w_clk      ; -1.299 ; -1.828 ; Rise       ; w_clk           ;
;  w_data[7] ; w_clk      ; -1.311 ; -1.842 ; Rise       ; w_clk           ;
; w_en       ; w_clk      ; -1.575 ; -2.146 ; Rise       ; w_clk           ;
+------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------+
; Clock to Output Times                                                  ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; r_data[*]  ; r_clk      ; 5.501 ; 5.643 ; Rise       ; r_clk           ;
;  r_data[0] ; r_clk      ; 4.686 ; 4.772 ; Rise       ; r_clk           ;
;  r_data[1] ; r_clk      ; 4.550 ; 4.651 ; Rise       ; r_clk           ;
;  r_data[2] ; r_clk      ; 4.354 ; 4.435 ; Rise       ; r_clk           ;
;  r_data[3] ; r_clk      ; 4.557 ; 4.652 ; Rise       ; r_clk           ;
;  r_data[4] ; r_clk      ; 5.501 ; 5.643 ; Rise       ; r_clk           ;
;  r_data[5] ; r_clk      ; 4.530 ; 4.622 ; Rise       ; r_clk           ;
;  r_data[6] ; r_clk      ; 4.530 ; 4.631 ; Rise       ; r_clk           ;
;  r_data[7] ; r_clk      ; 4.429 ; 4.515 ; Rise       ; r_clk           ;
; r_empty    ; r_clk      ; 4.763 ; 4.882 ; Rise       ; r_clk           ;
; w_full     ; w_clk      ; 5.204 ; 5.339 ; Rise       ; w_clk           ;
+------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; r_data[*]  ; r_clk      ; 4.162 ; 4.240 ; Rise       ; r_clk           ;
;  r_data[0] ; r_clk      ; 4.480 ; 4.564 ; Rise       ; r_clk           ;
;  r_data[1] ; r_clk      ; 4.350 ; 4.448 ; Rise       ; r_clk           ;
;  r_data[2] ; r_clk      ; 4.162 ; 4.240 ; Rise       ; r_clk           ;
;  r_data[3] ; r_clk      ; 4.356 ; 4.448 ; Rise       ; r_clk           ;
;  r_data[4] ; r_clk      ; 5.308 ; 5.446 ; Rise       ; r_clk           ;
;  r_data[5] ; r_clk      ; 4.331 ; 4.420 ; Rise       ; r_clk           ;
;  r_data[6] ; r_clk      ; 4.341 ; 4.439 ; Rise       ; r_clk           ;
;  r_data[7] ; r_clk      ; 4.233 ; 4.317 ; Rise       ; r_clk           ;
; r_empty    ; r_clk      ; 4.555 ; 4.669 ; Rise       ; r_clk           ;
; w_full     ; w_clk      ; 4.978 ; 5.108 ; Rise       ; w_clk           ;
+------------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Fast 1000mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -5.657   ; 0.228 ; N/A      ; N/A     ; -3.000              ;
;  r_clk           ; -5.657   ; 0.231 ; N/A      ; N/A     ; -3.000              ;
;  w_clk           ; -4.007   ; 0.228 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -376.945 ; 0.0   ; 0.0      ; 0.0     ; -475.725            ;
;  r_clk           ; -127.481 ; 0.000 ; N/A      ; N/A     ; -249.037            ;
;  w_clk           ; -249.464 ; 0.000 ; N/A      ; N/A     ; -226.688            ;
+------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; r_en       ; r_clk      ; 6.011 ; 6.319 ; Rise       ; r_clk           ;
; w_data[*]  ; w_clk      ; 5.004 ; 4.992 ; Rise       ; w_clk           ;
;  w_data[0] ; w_clk      ; 3.700 ; 3.911 ; Rise       ; w_clk           ;
;  w_data[1] ; w_clk      ; 3.873 ; 3.960 ; Rise       ; w_clk           ;
;  w_data[2] ; w_clk      ; 3.402 ; 3.572 ; Rise       ; w_clk           ;
;  w_data[3] ; w_clk      ; 5.004 ; 4.992 ; Rise       ; w_clk           ;
;  w_data[4] ; w_clk      ; 4.180 ; 4.345 ; Rise       ; w_clk           ;
;  w_data[5] ; w_clk      ; 4.458 ; 4.537 ; Rise       ; w_clk           ;
;  w_data[6] ; w_clk      ; 4.059 ; 4.231 ; Rise       ; w_clk           ;
;  w_data[7] ; w_clk      ; 4.511 ; 4.606 ; Rise       ; w_clk           ;
; w_en       ; w_clk      ; 7.962 ; 8.095 ; Rise       ; w_clk           ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; r_en       ; r_clk      ; -1.459 ; -2.010 ; Rise       ; r_clk           ;
; w_data[*]  ; w_clk      ; -1.133 ; -1.650 ; Rise       ; w_clk           ;
;  w_data[0] ; w_clk      ; -1.139 ; -1.655 ; Rise       ; w_clk           ;
;  w_data[1] ; w_clk      ; -1.326 ; -1.851 ; Rise       ; w_clk           ;
;  w_data[2] ; w_clk      ; -1.151 ; -1.665 ; Rise       ; w_clk           ;
;  w_data[3] ; w_clk      ; -1.340 ; -1.866 ; Rise       ; w_clk           ;
;  w_data[4] ; w_clk      ; -1.319 ; -1.847 ; Rise       ; w_clk           ;
;  w_data[5] ; w_clk      ; -1.133 ; -1.650 ; Rise       ; w_clk           ;
;  w_data[6] ; w_clk      ; -1.299 ; -1.828 ; Rise       ; w_clk           ;
;  w_data[7] ; w_clk      ; -1.311 ; -1.842 ; Rise       ; w_clk           ;
; w_en       ; w_clk      ; -1.575 ; -2.146 ; Rise       ; w_clk           ;
+------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; r_data[*]  ; r_clk      ; 11.873 ; 11.793 ; Rise       ; r_clk           ;
;  r_data[0] ; r_clk      ; 10.696 ; 10.434 ; Rise       ; r_clk           ;
;  r_data[1] ; r_clk      ; 10.354 ; 10.189 ; Rise       ; r_clk           ;
;  r_data[2] ; r_clk      ; 9.841  ; 9.752  ; Rise       ; r_clk           ;
;  r_data[3] ; r_clk      ; 10.331 ; 10.171 ; Rise       ; r_clk           ;
;  r_data[4] ; r_clk      ; 11.873 ; 11.793 ; Rise       ; r_clk           ;
;  r_data[5] ; r_clk      ; 10.313 ; 10.118 ; Rise       ; r_clk           ;
;  r_data[6] ; r_clk      ; 10.301 ; 10.139 ; Rise       ; r_clk           ;
;  r_data[7] ; r_clk      ; 10.011 ; 9.902  ; Rise       ; r_clk           ;
; r_empty    ; r_clk      ; 10.778 ; 10.625 ; Rise       ; r_clk           ;
; w_full     ; w_clk      ; 11.927 ; 11.572 ; Rise       ; w_clk           ;
+------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; r_data[*]  ; r_clk      ; 4.162 ; 4.240 ; Rise       ; r_clk           ;
;  r_data[0] ; r_clk      ; 4.480 ; 4.564 ; Rise       ; r_clk           ;
;  r_data[1] ; r_clk      ; 4.350 ; 4.448 ; Rise       ; r_clk           ;
;  r_data[2] ; r_clk      ; 4.162 ; 4.240 ; Rise       ; r_clk           ;
;  r_data[3] ; r_clk      ; 4.356 ; 4.448 ; Rise       ; r_clk           ;
;  r_data[4] ; r_clk      ; 5.308 ; 5.446 ; Rise       ; r_clk           ;
;  r_data[5] ; r_clk      ; 4.331 ; 4.420 ; Rise       ; r_clk           ;
;  r_data[6] ; r_clk      ; 4.341 ; 4.439 ; Rise       ; r_clk           ;
;  r_data[7] ; r_clk      ; 4.233 ; 4.317 ; Rise       ; r_clk           ;
; r_empty    ; r_clk      ; 4.555 ; 4.669 ; Rise       ; r_clk           ;
; w_full     ; w_clk      ; 4.978 ; 5.108 ; Rise       ; w_clk           ;
+------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; w_full        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; r_data[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; r_data[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; r_data[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; r_data[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; r_data[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; r_data[5]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; r_data[6]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; r_data[7]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; r_empty       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; w_en                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; w_clk                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rst_n                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; r_clk                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; r_en                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; w_data[0]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; w_data[1]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; w_data[2]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; w_data[3]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; w_data[4]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; w_data[5]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; w_data[6]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; w_data[7]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1000mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; w_full        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.0386 V           ; 0.104 V                              ; 0.089 V                              ; 4.34e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.0386 V          ; 0.104 V                             ; 0.089 V                             ; 4.34e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; r_data[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.0386 V           ; 0.104 V                              ; 0.089 V                              ; 4.34e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.0386 V          ; 0.104 V                             ; 0.089 V                             ; 4.34e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; r_data[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.0386 V           ; 0.104 V                              ; 0.089 V                              ; 4.34e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.0386 V          ; 0.104 V                             ; 0.089 V                             ; 4.34e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; r_data[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.0386 V           ; 0.104 V                              ; 0.089 V                              ; 4.34e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.0386 V          ; 0.104 V                             ; 0.089 V                             ; 4.34e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; r_data[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.0386 V           ; 0.104 V                              ; 0.089 V                              ; 4.34e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.0386 V          ; 0.104 V                             ; 0.089 V                             ; 4.34e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; r_data[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.06e-09 V                   ; 2.33 V              ; -0.00502 V          ; 0.209 V                              ; 0.081 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.06e-09 V                  ; 2.33 V             ; -0.00502 V         ; 0.209 V                             ; 0.081 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; r_data[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.0386 V           ; 0.104 V                              ; 0.089 V                              ; 4.34e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.0386 V          ; 0.104 V                             ; 0.089 V                             ; 4.34e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; r_data[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.06e-09 V                   ; 2.36 V              ; -0.0275 V           ; 0.21 V                               ; 0.07 V                               ; 5.22e-10 s                  ; 5.68e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.06e-09 V                  ; 2.36 V             ; -0.0275 V          ; 0.21 V                              ; 0.07 V                              ; 5.22e-10 s                 ; 5.68e-10 s                 ; Yes                       ; Yes                       ;
; r_data[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.0386 V           ; 0.104 V                              ; 0.089 V                              ; 4.34e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.0386 V          ; 0.104 V                             ; 0.089 V                             ; 4.34e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; r_empty       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.0386 V           ; 0.104 V                              ; 0.089 V                              ; 4.34e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.0386 V          ; 0.104 V                             ; 0.089 V                             ; 4.34e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0207 V           ; 0.198 V                              ; 0.03 V                               ; 3.14e-10 s                  ; 3.1e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0207 V          ; 0.198 V                             ; 0.03 V                              ; 3.14e-10 s                 ; 3.1e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.7e-09 V                    ; 2.37 V              ; -0.0222 V           ; 0.172 V                              ; 0.066 V                              ; 4.96e-10 s                  ; 6.55e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.7e-09 V                   ; 2.37 V             ; -0.0222 V          ; 0.172 V                             ; 0.066 V                             ; 4.96e-10 s                 ; 6.55e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1000mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; w_full        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0281 V           ; 0.143 V                              ; 0.06 V                               ; 4.82e-10 s                  ; 4.78e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0281 V          ; 0.143 V                             ; 0.06 V                              ; 4.82e-10 s                 ; 4.78e-10 s                 ; Yes                       ; Yes                       ;
; r_data[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0281 V           ; 0.143 V                              ; 0.06 V                               ; 4.82e-10 s                  ; 4.78e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0281 V          ; 0.143 V                             ; 0.06 V                              ; 4.82e-10 s                 ; 4.78e-10 s                 ; Yes                       ; Yes                       ;
; r_data[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0281 V           ; 0.143 V                              ; 0.06 V                               ; 4.82e-10 s                  ; 4.78e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0281 V          ; 0.143 V                             ; 0.06 V                              ; 4.82e-10 s                 ; 4.78e-10 s                 ; Yes                       ; Yes                       ;
; r_data[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0281 V           ; 0.143 V                              ; 0.06 V                               ; 4.82e-10 s                  ; 4.78e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0281 V          ; 0.143 V                             ; 0.06 V                              ; 4.82e-10 s                 ; 4.78e-10 s                 ; Yes                       ; Yes                       ;
; r_data[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0281 V           ; 0.143 V                              ; 0.06 V                               ; 4.82e-10 s                  ; 4.78e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0281 V          ; 0.143 V                             ; 0.06 V                              ; 4.82e-10 s                 ; 4.78e-10 s                 ; Yes                       ; Yes                       ;
; r_data[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.00283 V          ; 0.088 V                              ; 0.075 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.00283 V         ; 0.088 V                             ; 0.075 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; r_data[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0281 V           ; 0.143 V                              ; 0.06 V                               ; 4.82e-10 s                  ; 4.78e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0281 V          ; 0.143 V                             ; 0.06 V                              ; 4.82e-10 s                 ; 4.78e-10 s                 ; Yes                       ; Yes                       ;
; r_data[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.0209 V           ; 0.139 V                              ; 0.062 V                              ; 6.9e-10 s                   ; 6.53e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.0209 V          ; 0.139 V                             ; 0.062 V                             ; 6.9e-10 s                  ; 6.53e-10 s                 ; Yes                       ; Yes                       ;
; r_data[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0281 V           ; 0.143 V                              ; 0.06 V                               ; 4.82e-10 s                  ; 4.78e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0281 V          ; 0.143 V                             ; 0.06 V                              ; 4.82e-10 s                 ; 4.78e-10 s                 ; Yes                       ; Yes                       ;
; r_empty       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0281 V           ; 0.143 V                              ; 0.06 V                               ; 4.82e-10 s                  ; 4.78e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0281 V          ; 0.143 V                             ; 0.06 V                              ; 4.82e-10 s                 ; 4.78e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.0226 V           ; 0.096 V                              ; 0.068 V                              ; 4.5e-10 s                   ; 3.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.0226 V          ; 0.096 V                             ; 0.068 V                             ; 4.5e-10 s                  ; 3.98e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.0135 V           ; 0.107 V                              ; 0.067 V                              ; 6.59e-10 s                  ; 8.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.0135 V          ; 0.107 V                             ; 0.067 V                             ; 6.59e-10 s                 ; 8.27e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1000mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; w_full        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.04e-08 V                   ; 2.71 V              ; -0.0455 V           ; 0.17 V                               ; 0.057 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.04e-08 V                  ; 2.71 V             ; -0.0455 V          ; 0.17 V                              ; 0.057 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; r_data[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.04e-08 V                   ; 2.71 V              ; -0.0455 V           ; 0.17 V                               ; 0.057 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.04e-08 V                  ; 2.71 V             ; -0.0455 V          ; 0.17 V                              ; 0.057 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; r_data[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.04e-08 V                   ; 2.71 V              ; -0.0455 V           ; 0.17 V                               ; 0.057 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.04e-08 V                  ; 2.71 V             ; -0.0455 V          ; 0.17 V                              ; 0.057 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; r_data[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.04e-08 V                   ; 2.71 V              ; -0.0455 V           ; 0.17 V                               ; 0.057 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.04e-08 V                  ; 2.71 V             ; -0.0455 V          ; 0.17 V                              ; 0.057 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; r_data[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.04e-08 V                   ; 2.71 V              ; -0.0455 V           ; 0.17 V                               ; 0.057 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.04e-08 V                  ; 2.71 V             ; -0.0455 V          ; 0.17 V                              ; 0.057 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; r_data[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.72e-08 V                   ; 2.64 V              ; -0.0115 V           ; 0.202 V                              ; 0.118 V                              ; 2.37e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.72e-08 V                  ; 2.64 V             ; -0.0115 V          ; 0.202 V                             ; 0.118 V                             ; 2.37e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; r_data[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.04e-08 V                   ; 2.71 V              ; -0.0455 V           ; 0.17 V                               ; 0.057 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.04e-08 V                  ; 2.71 V             ; -0.0455 V          ; 0.17 V                              ; 0.057 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; r_data[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.72e-08 V                   ; 2.71 V              ; -0.0204 V           ; 0.145 V                              ; 0.065 V                              ; 4.51e-10 s                  ; 4.12e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.72e-08 V                  ; 2.71 V             ; -0.0204 V          ; 0.145 V                             ; 0.065 V                             ; 4.51e-10 s                 ; 4.12e-10 s                 ; No                        ; Yes                       ;
; r_data[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.04e-08 V                   ; 2.71 V              ; -0.0455 V           ; 0.17 V                               ; 0.057 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.04e-08 V                  ; 2.71 V             ; -0.0455 V          ; 0.17 V                              ; 0.057 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; r_empty       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.04e-08 V                   ; 2.71 V              ; -0.0455 V           ; 0.17 V                               ; 0.057 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.04e-08 V                  ; 2.71 V             ; -0.0455 V          ; 0.17 V                              ; 0.057 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.21e-08 V                   ; 2.74 V              ; -0.0824 V           ; 0.159 V                              ; 0.115 V                              ; 2.7e-10 s                   ; 2.18e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.21e-08 V                  ; 2.74 V             ; -0.0824 V          ; 0.159 V                             ; 0.115 V                             ; 2.7e-10 s                  ; 2.18e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.55e-08 V                   ; 2.7 V               ; -0.0204 V           ; 0.273 V                              ; 0.058 V                              ; 3.2e-10 s                   ; 5.11e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.55e-08 V                  ; 2.7 V              ; -0.0204 V          ; 0.273 V                             ; 0.058 V                             ; 3.2e-10 s                  ; 5.11e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; r_clk      ; r_clk    ; 253      ; 0        ; 0        ; 0        ;
; w_clk      ; r_clk    ; 68       ; 0        ; 0        ; 0        ;
; r_clk      ; w_clk    ; 4        ; 0        ; 0        ; 0        ;
; w_clk      ; w_clk    ; 313      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; r_clk      ; r_clk    ; 253      ; 0        ; 0        ; 0        ;
; w_clk      ; r_clk    ; 68       ; 0        ; 0        ; 0        ;
; r_clk      ; w_clk    ; 4        ; 0        ; 0        ; 0        ;
; w_clk      ; w_clk    ; 313      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 11    ; 11   ;
; Unconstrained Input Port Paths  ; 176   ; 176  ;
; Unconstrained Output Ports      ; 10    ; 10   ;
; Unconstrained Output Port Paths ; 10    ; 10   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Thu May 04 13:44:53 2017
Info: Command: quartus_sta dp_ram -c dp_ram
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (21077): Core supply voltage is 1.0V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'dp_ram.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name w_clk w_clk
    Info (332105): create_clock -period 1.000 -name r_clk r_clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1000mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -5.620
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.620            -126.291 r_clk 
    Info (332119):    -3.971            -247.251 w_clk 
Info (332146): Worst-case hold slack is 0.665
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.665               0.000 w_clk 
    Info (332119):     0.675               0.000 r_clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -246.672 r_clk 
    Info (332119):    -3.000            -224.520 w_clk 
Info: Analyzing Slow 1000mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -5.657
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.657            -127.481 r_clk 
    Info (332119):    -4.007            -249.464 w_clk 
Info (332146): Worst-case hold slack is 0.678
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.678               0.000 w_clk 
    Info (332119):     0.685               0.000 r_clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -249.037 r_clk 
    Info (332119):    -3.000            -226.688 w_clk 
Info: Analyzing Fast 1000mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.624
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.624             -17.483 r_clk 
    Info (332119):    -0.962             -55.173 w_clk 
Info (332146): Worst-case hold slack is 0.228
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.228               0.000 w_clk 
    Info (332119):     0.231               0.000 r_clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -158.144 r_clk 
    Info (332119):    -3.000            -144.040 w_clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 484 megabytes
    Info: Processing ended: Thu May 04 13:44:55 2017
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


