Info (10281): Verilog HDL Declaration information at Queue.sv(83): object "done" differs only in case from object "DONE" in the same scope File: D:/CPEN/Year3/CPEN391/hardware-7b155bb762288057a624a9cbf5f614c8d2561e35/src/fpga/actual_pathfinding/Queue.sv Line: 83
Warning (10268): Verilog HDL information at Queue.sv(203): always construct contains both blocking and non-blocking assignments File: D:/CPEN/Year3/CPEN391/hardware-7b155bb762288057a624a9cbf5f614c8d2561e35/src/fpga/actual_pathfinding/Queue.sv Line: 203
Info (10281): Verilog HDL Declaration information at Queue.sv(166): object "done" differs only in case from object "DONE" in the same scope File: D:/CPEN/Year3/CPEN391/hardware-7b155bb762288057a624a9cbf5f614c8d2561e35/src/fpga/actual_pathfinding/Queue.sv Line: 166
Info (10281): Verilog HDL Declaration information at Explored.sv(83): object "done" differs only in case from object "DONE" in the same scope File: D:/CPEN/Year3/CPEN391/hardware-7b155bb762288057a624a9cbf5f614c8d2561e35/src/fpga/actual_pathfinding/Explored.sv Line: 83
Info (10281): Verilog HDL Declaration information at Explored.sv(160): object "done" differs only in case from object "DONE" in the same scope File: D:/CPEN/Year3/CPEN391/hardware-7b155bb762288057a624a9cbf5f614c8d2561e35/src/fpga/actual_pathfinding/Explored.sv Line: 160
Info (10281): Verilog HDL Declaration information at Dijkstra_Mem.sv(73): object "find_node" differs only in case from object "FIND_NODE" in the same scope File: D:/CPEN/Year3/CPEN391/hardware-7b155bb762288057a624a9cbf5f614c8d2561e35/src/fpga/actual_pathfinding/Dijkstra_Mem.sv Line: 73
Info (10281): Verilog HDL Declaration information at Dijkstra_Mem.sv(86): object "done" differs only in case from object "DONE" in the same scope File: D:/CPEN/Year3/CPEN391/hardware-7b155bb762288057a624a9cbf5f614c8d2561e35/src/fpga/actual_pathfinding/Dijkstra_Mem.sv Line: 86
Info (10281): Verilog HDL Declaration information at Dijkstra.sv(38): object "start" differs only in case from object "START" in the same scope File: D:/CPEN/Year3/CPEN391/hardware-7b155bb762288057a624a9cbf5f614c8d2561e35/src/fpga/actual_pathfinding/Dijkstra.sv Line: 38
Info (10281): Verilog HDL Declaration information at Dijkstra.sv(44): object "success" differs only in case from object "SUCCESS" in the same scope File: D:/CPEN/Year3/CPEN391/hardware-7b155bb762288057a624a9cbf5f614c8d2561e35/src/fpga/actual_pathfinding/Dijkstra.sv Line: 44
Info (10281): Verilog HDL Declaration information at CPEN391_Computer_mm_interconnect_1_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/CPEN/Year3/CPEN391/hardware-7b155bb762288057a624a9cbf5f614c8d2561e35/project/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at CPEN391_Computer_mm_interconnect_1_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/CPEN/Year3/CPEN391/hardware-7b155bb762288057a624a9cbf5f614c8d2561e35/project/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at CPEN391_Computer_mm_interconnect_1_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/CPEN/Year3/CPEN391/hardware-7b155bb762288057a624a9cbf5f614c8d2561e35/project/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at CPEN391_Computer_mm_interconnect_1_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/CPEN/Year3/CPEN391/hardware-7b155bb762288057a624a9cbf5f614c8d2561e35/project/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object "BYTE_TO_WORD_SHIFT" differs only in case from object "byte_to_word_shift" in the same scope File: D:/CPEN/Year3/CPEN391/hardware-7b155bb762288057a624a9cbf5f614c8d2561e35/project/quartus/CPEN391_Computer/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 139
Info (10281): Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object "addr_incr" differs only in case from object "ADDR_INCR" in the same scope File: D:/CPEN/Year3/CPEN391/hardware-7b155bb762288057a624a9cbf5f614c8d2561e35/project/quartus/CPEN391_Computer/synthesis/submodules/altera_wrap_burst_converter.sv Line: 279
Info (10281): Verilog HDL Declaration information at CPEN391_Computer_mm_interconnect_0_router_014.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/CPEN/Year3/CPEN391/hardware-7b155bb762288057a624a9cbf5f614c8d2561e35/project/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_014.sv Line: 48
Info (10281): Verilog HDL Declaration information at CPEN391_Computer_mm_interconnect_0_router_014.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/CPEN/Year3/CPEN391/hardware-7b155bb762288057a624a9cbf5f614c8d2561e35/project/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_014.sv Line: 49
Info (10281): Verilog HDL Declaration information at CPEN391_Computer_mm_interconnect_0_router_007.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/CPEN/Year3/CPEN391/hardware-7b155bb762288057a624a9cbf5f614c8d2561e35/project/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_007.sv Line: 48
Info (10281): Verilog HDL Declaration information at CPEN391_Computer_mm_interconnect_0_router_007.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/CPEN/Year3/CPEN391/hardware-7b155bb762288057a624a9cbf5f614c8d2561e35/project/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_007.sv Line: 49
Info (10281): Verilog HDL Declaration information at CPEN391_Computer_mm_interconnect_0_router_006.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/CPEN/Year3/CPEN391/hardware-7b155bb762288057a624a9cbf5f614c8d2561e35/project/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_006.sv Line: 48
Info (10281): Verilog HDL Declaration information at CPEN391_Computer_mm_interconnect_0_router_006.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/CPEN/Year3/CPEN391/hardware-7b155bb762288057a624a9cbf5f614c8d2561e35/project/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_006.sv Line: 49
Info (10281): Verilog HDL Declaration information at CPEN391_Computer_mm_interconnect_0_router_005.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/CPEN/Year3/CPEN391/hardware-7b155bb762288057a624a9cbf5f614c8d2561e35/project/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_005.sv Line: 48
Info (10281): Verilog HDL Declaration information at CPEN391_Computer_mm_interconnect_0_router_005.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/CPEN/Year3/CPEN391/hardware-7b155bb762288057a624a9cbf5f614c8d2561e35/project/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_005.sv Line: 49
Info (10281): Verilog HDL Declaration information at CPEN391_Computer_mm_interconnect_0_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/CPEN/Year3/CPEN391/hardware-7b155bb762288057a624a9cbf5f614c8d2561e35/project/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at CPEN391_Computer_mm_interconnect_0_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/CPEN/Year3/CPEN391/hardware-7b155bb762288057a624a9cbf5f614c8d2561e35/project/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_003.sv Line: 49
Info (10281): Verilog HDL Declaration information at CPEN391_Computer_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/CPEN/Year3/CPEN391/hardware-7b155bb762288057a624a9cbf5f614c8d2561e35/project/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at CPEN391_Computer_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/CPEN/Year3/CPEN391/hardware-7b155bb762288057a624a9cbf5f614c8d2561e35/project/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at CPEN391_Computer_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/CPEN/Year3/CPEN391/hardware-7b155bb762288057a624a9cbf5f614c8d2561e35/project/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at CPEN391_Computer_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/CPEN/Year3/CPEN391/hardware-7b155bb762288057a624a9cbf5f614c8d2561e35/project/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router.sv Line: 49
Warning (10273): Verilog HDL warning at CPEN391_Computer_SDRAM_test_component.v(236): extended using "x" or "z" File: D:/CPEN/Year3/CPEN391/hardware-7b155bb762288057a624a9cbf5f614c8d2561e35/project/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_SDRAM_test_component.v Line: 236
Warning (10273): Verilog HDL warning at CPEN391_Computer_SDRAM_test_component.v(237): extended using "x" or "z" File: D:/CPEN/Year3/CPEN391/hardware-7b155bb762288057a624a9cbf5f614c8d2561e35/project/quartus/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_SDRAM_test_component.v Line: 237
