Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date              : Sun Nov 23 21:57:17 2025
| Host              : DESKTOP-92OKADH running 64-bit major release  (build 9200)
| Command           : report_timing_summary -file ./report/FIR_Halfband_v1_timing_routed.rpt
| Design            : bd_0_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  37          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (19)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.539        0.000                      0                18130        0.041        0.000                      0                18130        4.238        0.000                       0                  3861  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              3.539        0.000                      0                18130        0.041        0.000                      0                18130        4.238        0.000                       0                  3861  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.539ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.238ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.539ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_7s_26s_26_4_1_U46/FIR_Halfband_v1_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/y3_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.422ns  (logic 3.153ns (49.096%)  route 3.269ns (50.904%))
  Logic Levels:           16  (CARRY8=8 LUT2=3 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.029ns = ( 10.029 - 10.000 ) 
    Source Clock Delay      (SCD):    0.077ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4088, unset)         0.077     0.077    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_7s_26s_26_4_1_U46/FIR_Halfband_v1_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X3Y43        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_7s_26s_26_4_1_U46/FIR_Halfband_v1_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X3Y43        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[1])
                                                      0.282     0.359 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_7s_26s_26_4_1_U46/FIR_Halfband_v1_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/P[1]
                         net (fo=1, routed)           0.340     0.699    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_7s_26s_26_4_1_U46/FIR_Halfband_v1_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/p_reg_reg_n_104
    SLICE_X15Y105        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.152     0.851 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_7s_26s_26_4_1_U46/FIR_Halfband_v1_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/FIR_accu32_fu_2899_p2_carry_i_7/O
                         net (fo=1, routed)           0.013     0.864    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_7s_26s_26_4_1_U46_n_25
    SLICE_X15Y105        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[2])
                                                      0.175     1.039 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2_carry/O[2]
                         net (fo=1, routed)           0.223     1.262    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/sext_ln71_161_fu_2872_p1[2]
    SLICE_X16Y105        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.187     1.449 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__77_carry_i_6/O
                         net (fo=1, routed)           0.015     1.464    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__77_carry_i_6_n_0
    SLICE_X16Y105        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[5])
                                                      0.278     1.742 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__77_carry/O[5]
                         net (fo=2, routed)           0.560     2.302    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/sext_ln71_171_fu_2885_p1[5]
    SLICE_X15Y81         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.224     2.526 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__158_carry_i_3/O
                         net (fo=1, routed)           0.015     2.541    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__158_carry_i_3_n_0
    SLICE_X15Y81         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     2.773 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__158_carry/CO[7]
                         net (fo=1, routed)           0.030     2.803    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__158_carry_n_0
    SLICE_X15Y82         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.114     2.917 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__158_carry__0/O[3]
                         net (fo=2, routed)           0.559     3.476    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/sext_ln71_172_fu_2895_p1[11]
    SLICE_X16Y66         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.187     3.663 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__334_carry__0_i_4/O
                         net (fo=2, routed)           0.264     3.926    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__334_carry__0_i_4_n_0
    SLICE_X16Y66         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.223     4.149 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__334_carry__0_i_12/O
                         net (fo=1, routed)           0.011     4.160    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__334_carry__0_i_12_n_0
    SLICE_X16Y66         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.232     4.392 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__334_carry__0/CO[7]
                         net (fo=1, routed)           0.030     4.422    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__334_carry__0_n_0
    SLICE_X16Y67         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.119     4.541 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__334_carry__1/O[4]
                         net (fo=3, routed)           0.329     4.870    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_14ns_32s_32_4_1_U43/FIR_Halfband_v1_ama_addmuladd_16s_16s_14ns_32s_32_4_1_DSP48_0_U/y3_reg[15][4]
    SLICE_X14Y62         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.152     5.022 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_14ns_32s_32_4_1_U43/FIR_Halfband_v1_ama_addmuladd_16s_16s_14ns_32s_32_4_1_DSP48_0_U/FIR_accu32_fu_2899_p2__429_carry__1_i_19/O
                         net (fo=2, routed)           0.334     5.356    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_14ns_32s_32_4_1_U43/FIR_Halfband_v1_ama_addmuladd_16s_16s_14ns_32s_32_4_1_DSP48_0_U/FIR_accu32_fu_2899_p2__429_carry__1_i_19_n_0
    SLICE_X14Y62         LUT5 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.137     5.493 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_14ns_32s_32_4_1_U43/FIR_Halfband_v1_ama_addmuladd_16s_16s_14ns_32s_32_4_1_DSP48_0_U/FIR_accu32_fu_2899_p2__429_carry__1_i_3/O
                         net (fo=2, routed)           0.468     5.961    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_14ns_32s_32_4_1_U43/FIR_Halfband_v1_ama_addmuladd_16s_16s_14ns_32s_32_4_1_DSP48_0_U/add_ln71_5_reg_3800_reg[21][5]
    SLICE_X15Y62         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.056     6.017 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_14ns_32s_32_4_1_U43/FIR_Halfband_v1_ama_addmuladd_16s_16s_14ns_32s_32_4_1_DSP48_0_U/FIR_accu32_fu_2899_p2__429_carry__1_i_11/O
                         net (fo=1, routed)           0.015     6.032    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_14ns_32s_32_4_1_U43_n_50
    SLICE_X15Y62         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     6.264 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__429_carry__1/CO[7]
                         net (fo=1, routed)           0.030     6.294    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__429_carry__1_n_0
    SLICE_X15Y63         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.171     6.465 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__429_carry__2/O[7]
                         net (fo=1, routed)           0.034     6.499    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448_ap_return[15]
    SLICE_X15Y63         FDRE                                         r  bd_0_i/hls_inst/inst/y3_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4088, unset)         0.029    10.029    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X15Y63         FDRE                                         r  bd_0_i/hls_inst/inst/y3_reg[15]/C
                         clock pessimism              0.000    10.029    
                         clock uncertainty           -0.035     9.994    
    SLICE_X15Y63         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.044    10.038    bd_0_i/hls_inst/inst/y3_reg[15]
  -------------------------------------------------------------------
                         required time                         10.038    
                         arrival time                          -6.499    
  -------------------------------------------------------------------
                         slack                                  3.539    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_440/FIR_delays_write_int_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_440/FIR_delays_write_read_reg_117_pp0_iter3_reg_reg[15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.082ns (58.307%)  route 0.059ns (41.693%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.057ns
    Source Clock Delay      (SCD):    0.014ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4088, unset)         0.014     0.014    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_440/ap_clk
    SLICE_X12Y88         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_440/FIR_delays_write_int_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y88         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.082     0.096 r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_440/FIR_delays_write_int_reg_reg[15]/Q
                         net (fo=13, routed)          0.059     0.155    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_440/FIR_delays_write_int_reg_reg_n_0_[15]
    SLICE_X12Y87         SRL16E                                       r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_440/FIR_delays_write_read_reg_117_pp0_iter3_reg_reg[15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4088, unset)         0.057     0.057    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_440/ap_clk
    SLICE_X12Y87         SRL16E                                       r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_440/FIR_delays_write_read_reg_117_pp0_iter3_reg_reg[15]_srl4/CLK
                         clock pessimism              0.000     0.057    
    SLICE_X12Y87         SRL16E (Hold_H5LUT_SLICEM_CLK_D)
                                                      0.057     0.114    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_440/FIR_delays_write_read_reg_117_pp0_iter3_reg_reg[15]_srl4
  -------------------------------------------------------------------
                         required time                         -0.114    
                         arrival time                           0.155    
  -------------------------------------------------------------------
                         slack                                  0.041    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     SRL16E/CLK  n/a            1.524         10.000      8.476      SLICE_X17Y92  bd_0_i/hls_inst/inst/p_ZL21H_filter_FIR_int_1_21_1_reg[15]_fwrd__3_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.762         5.000       4.238      SLICE_X17Y92  bd_0_i/hls_inst/inst/p_ZL21H_filter_FIR_int_1_21_1_reg[15]_fwrd__3_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.762         5.000       4.238      SLICE_X17Y92  bd_0_i/hls_inst/inst/p_ZL21H_filter_FIR_int_1_21_1_reg[15]_fwrd__3_srl4/CLK



