

================================================================
== Vitis HLS Report for 'main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3'
================================================================
* Date:           Fri Apr 19 10:54:42 2024

* Version:        2023.2.1 (Build 4070103 on Dec 13 2023)
* Project:        ultra96ms2_418
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    10346|    10346|  0.103 ms|  0.103 ms|  10346|  10346|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3  |    10344|    10344|        14|          1|          1|  10332|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 15


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 1
  Pipeline-0 : II = 1, D = 15, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%w = alloca i32 1" [ultra96ms2_418/utils.cpp:45->ultra96ms2_418/main_func.cpp:58]   --->   Operation 17 'alloca' 'w' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%h = alloca i32 1" [ultra96ms2_418/utils.cpp:44->ultra96ms2_418/main_func.cpp:58]   --->   Operation 18 'alloca' 'h' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten24 = alloca i32 1"   --->   Operation 19 'alloca' 'indvar_flatten24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%c = alloca i32 1" [ultra96ms2_418/utils.cpp:43->ultra96ms2_418/main_func.cpp:58]   --->   Operation 20 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%indvar_flatten37 = alloca i32 1"   --->   Operation 21 'alloca' 'indvar_flatten37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%input_feature_map_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_feature_map"   --->   Operation 22 'read' 'input_feature_map_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln43_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln43"   --->   Operation 23 'read' 'zext_ln43_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %empty"   --->   Operation 24 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln43_cast = zext i8 %zext_ln43_read"   --->   Operation 25 'zext' 'zext_ln43_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fm, void @empty_13, i32 0, i32 0, void @empty_10, i32 0, i32 1, void @empty_8, void @empty_9, void @empty_10, i32 16, i32 16, i32 16, i32 16, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.48ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten37"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 28 [1/1] (0.48ns)   --->   "%store_ln43 = store i2 0, i2 %c" [ultra96ms2_418/utils.cpp:43->ultra96ms2_418/main_func.cpp:58]   --->   Operation 28 'store' 'store_ln43' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 29 [1/1] (0.48ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten24"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 30 [1/1] (0.48ns)   --->   "%store_ln44 = store i6 0, i6 %h" [ultra96ms2_418/utils.cpp:44->ultra96ms2_418/main_func.cpp:58]   --->   Operation 30 'store' 'store_ln44' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 31 [1/1] (0.48ns)   --->   "%store_ln45 = store i7 0, i7 %w" [ultra96ms2_418/utils.cpp:45->ultra96ms2_418/main_func.cpp:58]   --->   Operation 31 'store' 'store_ln45' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body8.i"   --->   Operation 32 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.57>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%indvar_flatten24_load = load i13 %indvar_flatten24" [ultra96ms2_418/utils.cpp:44->ultra96ms2_418/main_func.cpp:58]   --->   Operation 33 'load' 'indvar_flatten24_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%indvar_flatten37_load = load i14 %indvar_flatten37" [ultra96ms2_418/utils.cpp:43->ultra96ms2_418/main_func.cpp:58]   --->   Operation 34 'load' 'indvar_flatten37_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %fm"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.98ns)   --->   "%icmp_ln43 = icmp_eq  i14 %indvar_flatten37_load, i14 10332" [ultra96ms2_418/utils.cpp:43->ultra96ms2_418/main_func.cpp:58]   --->   Operation 36 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.98ns)   --->   "%add_ln43_1 = add i14 %indvar_flatten37_load, i14 1" [ultra96ms2_418/utils.cpp:43->ultra96ms2_418/main_func.cpp:58]   --->   Operation 37 'add' 'add_ln43_1' <Predicate = true> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln43 = br i1 %icmp_ln43, void %for.inc37.i, void %VITIS_LOOP_31_2.i.preheader.exitStub" [ultra96ms2_418/utils.cpp:43->ultra96ms2_418/main_func.cpp:58]   --->   Operation 38 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%w_load = load i7 %w" [ultra96ms2_418/utils.cpp:45->ultra96ms2_418/main_func.cpp:58]   --->   Operation 39 'load' 'w_load' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%c_load = load i2 %c" [ultra96ms2_418/utils.cpp:43->ultra96ms2_418/main_func.cpp:58]   --->   Operation 40 'load' 'c_load' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.62ns)   --->   "%add_ln43 = add i2 %c_load, i2 1" [ultra96ms2_418/utils.cpp:43->ultra96ms2_418/main_func.cpp:58]   --->   Operation 41 'add' 'add_ln43' <Predicate = (!icmp_ln43)> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.97ns)   --->   "%icmp_ln44 = icmp_eq  i13 %indvar_flatten24_load, i13 3444" [ultra96ms2_418/utils.cpp:44->ultra96ms2_418/main_func.cpp:58]   --->   Operation 42 'icmp' 'icmp_ln44' <Predicate = (!icmp_ln43)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node and_ln43)   --->   "%xor_ln43 = xor i1 %icmp_ln44, i1 1" [ultra96ms2_418/utils.cpp:43->ultra96ms2_418/main_func.cpp:58]   --->   Operation 43 'xor' 'xor_ln43' <Predicate = (!icmp_ln43)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.89ns)   --->   "%icmp_ln45 = icmp_eq  i7 %w_load, i7 82" [ultra96ms2_418/utils.cpp:45->ultra96ms2_418/main_func.cpp:58]   --->   Operation 44 'icmp' 'icmp_ln45' <Predicate = (!icmp_ln43)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln43 = and i1 %icmp_ln45, i1 %xor_ln43" [ultra96ms2_418/utils.cpp:43->ultra96ms2_418/main_func.cpp:58]   --->   Operation 45 'and' 'and_ln43' <Predicate = (!icmp_ln43)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.26ns)   --->   "%select_ln43_1 = select i1 %icmp_ln44, i2 %add_ln43, i2 %c_load" [ultra96ms2_418/utils.cpp:43->ultra96ms2_418/main_func.cpp:58]   --->   Operation 46 'select' 'select_ln43_1' <Predicate = (!icmp_ln43)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node select_ln44)   --->   "%or_ln44 = or i1 %and_ln43, i1 %icmp_ln44" [ultra96ms2_418/utils.cpp:44->ultra96ms2_418/main_func.cpp:58]   --->   Operation 47 'or' 'or_ln44' <Predicate = (!icmp_ln43)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln44 = select i1 %or_ln44, i7 0, i7 %w_load" [ultra96ms2_418/utils.cpp:44->ultra96ms2_418/main_func.cpp:58]   --->   Operation 48 'select' 'select_ln44' <Predicate = (!icmp_ln43)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln43_1 = zext i2 %select_ln43_1" [ultra96ms2_418/utils.cpp:43->ultra96ms2_418/main_func.cpp:58]   --->   Operation 49 'zext' 'zext_ln43_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 50 [3/3] (1.08ns) (grouped into DSP with root node tmp4)   --->   "%empty_35 = mul i18 %zext_ln43_1, i18 51200" [ultra96ms2_418/utils.cpp:43->ultra96ms2_418/main_func.cpp:58]   --->   Operation 50 'mul' 'empty_35' <Predicate = (!icmp_ln43)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 51 [11/11] (1.84ns)   --->   "%urem_ln45 = urem i7 %select_ln44, i7 3" [ultra96ms2_418/utils.cpp:45->ultra96ms2_418/main_func.cpp:58]   --->   Operation 51 'urem' 'urem_ln45' <Predicate = (!icmp_ln43)> <Delay = 1.84> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.89ns)   --->   "%add_ln45 = add i7 %select_ln44, i7 1" [ultra96ms2_418/utils.cpp:45->ultra96ms2_418/main_func.cpp:58]   --->   Operation 52 'add' 'add_ln45' <Predicate = (!icmp_ln43)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.97ns)   --->   "%add_ln44_1 = add i13 %indvar_flatten24_load, i13 1" [ultra96ms2_418/utils.cpp:44->ultra96ms2_418/main_func.cpp:58]   --->   Operation 53 'add' 'add_ln44_1' <Predicate = (!icmp_ln43)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.48ns)   --->   "%select_ln44_2 = select i1 %icmp_ln44, i13 1, i13 %add_ln44_1" [ultra96ms2_418/utils.cpp:44->ultra96ms2_418/main_func.cpp:58]   --->   Operation 54 'select' 'select_ln44_2' <Predicate = (!icmp_ln43)> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.48ns)   --->   "%store_ln43 = store i14 %add_ln43_1, i14 %indvar_flatten37" [ultra96ms2_418/utils.cpp:43->ultra96ms2_418/main_func.cpp:58]   --->   Operation 55 'store' 'store_ln43' <Predicate = (!icmp_ln43)> <Delay = 0.48>
ST_2 : Operation 56 [1/1] (0.48ns)   --->   "%store_ln43 = store i2 %select_ln43_1, i2 %c" [ultra96ms2_418/utils.cpp:43->ultra96ms2_418/main_func.cpp:58]   --->   Operation 56 'store' 'store_ln43' <Predicate = (!icmp_ln43)> <Delay = 0.48>
ST_2 : Operation 57 [1/1] (0.48ns)   --->   "%store_ln44 = store i13 %select_ln44_2, i13 %indvar_flatten24" [ultra96ms2_418/utils.cpp:44->ultra96ms2_418/main_func.cpp:58]   --->   Operation 57 'store' 'store_ln44' <Predicate = (!icmp_ln43)> <Delay = 0.48>
ST_2 : Operation 58 [1/1] (0.48ns)   --->   "%store_ln45 = store i7 %add_ln45, i7 %w" [ultra96ms2_418/utils.cpp:45->ultra96ms2_418/main_func.cpp:58]   --->   Operation 58 'store' 'store_ln45' <Predicate = (!icmp_ln43)> <Delay = 0.48>

State 3 <SV = 2> <Delay = 3.30>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%h_load = load i6 %h" [ultra96ms2_418/utils.cpp:43->ultra96ms2_418/main_func.cpp:58]   --->   Operation 59 'load' 'h_load' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.44ns)   --->   "%select_ln43 = select i1 %icmp_ln44, i6 0, i6 %h_load" [ultra96ms2_418/utils.cpp:43->ultra96ms2_418/main_func.cpp:58]   --->   Operation 60 'select' 'select_ln43' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.88ns)   --->   "%add_ln44 = add i6 %select_ln43, i6 1" [ultra96ms2_418/utils.cpp:44->ultra96ms2_418/main_func.cpp:58]   --->   Operation 61 'add' 'add_ln44' <Predicate = (and_ln43)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.44ns)   --->   "%select_ln44_1 = select i1 %and_ln43, i6 %add_ln44, i6 %select_ln43" [ultra96ms2_418/utils.cpp:44->ultra96ms2_418/main_func.cpp:58]   --->   Operation 62 'select' 'select_ln44_1' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 63 [2/3] (1.08ns) (grouped into DSP with root node tmp4)   --->   "%empty_35 = mul i18 %zext_ln43_1, i18 51200" [ultra96ms2_418/utils.cpp:43->ultra96ms2_418/main_func.cpp:58]   --->   Operation 63 'mul' 'empty_35' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 64 [10/10] (1.53ns)   --->   "%urem_ln44 = urem i6 %select_ln44_1, i6 3" [ultra96ms2_418/utils.cpp:44->ultra96ms2_418/main_func.cpp:58]   --->   Operation 64 'urem' 'urem_ln44' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [10/11] (1.84ns)   --->   "%urem_ln45 = urem i7 %select_ln44, i7 3" [ultra96ms2_418/utils.cpp:45->ultra96ms2_418/main_func.cpp:58]   --->   Operation 65 'urem' 'urem_ln45' <Predicate = true> <Delay = 1.84> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.48ns)   --->   "%store_ln44 = store i6 %select_ln44_1, i6 %h" [ultra96ms2_418/utils.cpp:44->ultra96ms2_418/main_func.cpp:58]   --->   Operation 66 'store' 'store_ln44' <Predicate = true> <Delay = 0.48>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln45 = br void %for.body8.i" [ultra96ms2_418/utils.cpp:45->ultra96ms2_418/main_func.cpp:58]   --->   Operation 67 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.61>
ST_4 : Operation 68 [1/3] (0.00ns) (grouped into DSP with root node tmp4)   --->   "%empty_35 = mul i18 %zext_ln43_1, i18 51200" [ultra96ms2_418/utils.cpp:43->ultra96ms2_418/main_func.cpp:58]   --->   Operation 68 'mul' 'empty_35' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i6 %select_ln44_1" [ultra96ms2_418/utils.cpp:44->ultra96ms2_418/main_func.cpp:58]   --->   Operation 69 'zext' 'zext_ln44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln44_1 = zext i6 %select_ln44_1" [ultra96ms2_418/utils.cpp:44->ultra96ms2_418/main_func.cpp:58]   --->   Operation 70 'zext' 'zext_ln44_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (2.17ns)   --->   "%mul_ln44 = mul i13 %zext_ln44_1, i13 86" [ultra96ms2_418/utils.cpp:44->ultra96ms2_418/main_func.cpp:58]   --->   Operation 71 'mul' 'mul_ln44' <Predicate = true> <Delay = 2.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i5 @_ssdm_op_PartSelect.i5.i13.i32.i32, i13 %mul_ln44, i32 8, i32 12" [ultra96ms2_418/utils.cpp:44->ultra96ms2_418/main_func.cpp:58]   --->   Operation 72 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [9/10] (1.53ns)   --->   "%urem_ln44 = urem i6 %select_ln44_1, i6 3" [ultra96ms2_418/utils.cpp:44->ultra96ms2_418/main_func.cpp:58]   --->   Operation 73 'urem' 'urem_ln44' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%tmp2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i2.i2.i3, i2 %tmp, i2 %tmp, i3 0"   --->   Operation 74 'bitconcatenate' 'tmp2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%tmp2_cast = zext i7 %tmp2"   --->   Operation 75 'zext' 'tmp2_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.88ns)   --->   "%tmp3 = add i7 %zext_ln44, i7 127" [ultra96ms2_418/utils.cpp:44->ultra96ms2_418/main_func.cpp:58]   --->   Operation 76 'add' 'tmp3' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%tmp3_cast = sext i7 %tmp3" [ultra96ms2_418/utils.cpp:44->ultra96ms2_418/main_func.cpp:58]   --->   Operation 77 'sext' 'tmp3_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.89ns)   --->   "%empty_36 = add i9 %tmp3_cast, i9 %tmp2_cast" [ultra96ms2_418/utils.cpp:44->ultra96ms2_418/main_func.cpp:58]   --->   Operation 78 'add' 'empty_36' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%p_shl5 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %empty_36, i6 0" [ultra96ms2_418/utils.cpp:44->ultra96ms2_418/main_func.cpp:58]   --->   Operation 79 'bitconcatenate' 'p_shl5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%p_shl5_cast = sext i15 %p_shl5" [ultra96ms2_418/utils.cpp:44->ultra96ms2_418/main_func.cpp:58]   --->   Operation 80 'sext' 'p_shl5_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [2/2] (0.83ns) (root node of the DSP)   --->   "%tmp4 = add i18 %p_shl5_cast, i18 %empty_35" [ultra96ms2_418/utils.cpp:44->ultra96ms2_418/main_func.cpp:58]   --->   Operation 81 'add' 'tmp4' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 82 [9/11] (1.84ns)   --->   "%urem_ln45 = urem i7 %select_ln44, i7 3" [ultra96ms2_418/utils.cpp:45->ultra96ms2_418/main_func.cpp:58]   --->   Operation 82 'urem' 'urem_ln45' <Predicate = true> <Delay = 1.84> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.37>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %select_ln43_1, i4 0" [ultra96ms2_418/utils.cpp:50->ultra96ms2_418/main_func.cpp:58]   --->   Operation 83 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i6 %tmp_s" [ultra96ms2_418/utils.cpp:50->ultra96ms2_418/main_func.cpp:58]   --->   Operation 84 'zext' 'zext_ln50' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %select_ln43_1, i1 0" [ultra96ms2_418/utils.cpp:50->ultra96ms2_418/main_func.cpp:58]   --->   Operation 85 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln50_1 = zext i3 %tmp_7" [ultra96ms2_418/utils.cpp:50->ultra96ms2_418/main_func.cpp:58]   --->   Operation 86 'zext' 'zext_ln50_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.88ns)   --->   "%sub_ln50 = sub i7 %zext_ln50, i7 %zext_ln50_1" [ultra96ms2_418/utils.cpp:50->ultra96ms2_418/main_func.cpp:58]   --->   Operation 87 'sub' 'sub_ln50' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln43 = sext i7 %sub_ln50" [ultra96ms2_418/utils.cpp:43->ultra96ms2_418/main_func.cpp:58]   --->   Operation 88 'sext' 'sext_ln43' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln50_2 = zext i5 %tmp_9" [ultra96ms2_418/utils.cpp:50->ultra96ms2_418/main_func.cpp:58]   --->   Operation 89 'zext' 'zext_ln50_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.89ns)   --->   "%add_ln50 = add i8 %sext_ln43, i8 %zext_ln50_2" [ultra96ms2_418/utils.cpp:50->ultra96ms2_418/main_func.cpp:58]   --->   Operation 90 'add' 'add_ln50' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln50 = trunc i8 %add_ln50" [ultra96ms2_418/utils.cpp:50->ultra96ms2_418/main_func.cpp:58]   --->   Operation 91 'trunc' 'trunc_ln50' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_10 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln50, i5 0" [ultra96ms2_418/utils.cpp:50->ultra96ms2_418/main_func.cpp:58]   --->   Operation 92 'bitconcatenate' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_11 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln50, i2 0" [ultra96ms2_418/utils.cpp:50->ultra96ms2_418/main_func.cpp:58]   --->   Operation 93 'bitconcatenate' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln50 = sext i10 %tmp_11" [ultra96ms2_418/utils.cpp:50->ultra96ms2_418/main_func.cpp:58]   --->   Operation 94 'sext' 'sext_ln50' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln50_1 = sub i11 %tmp_10, i11 %sext_ln50" [ultra96ms2_418/utils.cpp:50->ultra96ms2_418/main_func.cpp:58]   --->   Operation 95 'sub' 'sub_ln50_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 96 [8/10] (1.53ns)   --->   "%urem_ln44 = urem i6 %select_ln44_1, i6 3" [ultra96ms2_418/utils.cpp:44->ultra96ms2_418/main_func.cpp:58]   --->   Operation 96 'urem' 'urem_ln44' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%p_shl4 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i9.i8, i9 %empty_36, i8 0" [ultra96ms2_418/utils.cpp:44->ultra96ms2_418/main_func.cpp:58]   --->   Operation 97 'bitconcatenate' 'p_shl4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%p_shl4_cast = sext i17 %p_shl4" [ultra96ms2_418/utils.cpp:44->ultra96ms2_418/main_func.cpp:58]   --->   Operation 98 'sext' 'p_shl4_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [1/2] (0.83ns) (root node of the DSP)   --->   "%tmp4 = add i18 %p_shl5_cast, i18 %empty_35" [ultra96ms2_418/utils.cpp:44->ultra96ms2_418/main_func.cpp:58]   --->   Operation 99 'add' 'tmp4' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 100 [1/1] (1.03ns)   --->   "%add_ln48 = add i18 %tmp4, i18 %p_shl4_cast" [ultra96ms2_418/utils.cpp:48->ultra96ms2_418/main_func.cpp:58]   --->   Operation 100 'add' 'add_ln48' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (0.92ns)   --->   "%empty_37 = icmp_ugt  i9 %empty_36, i9 159" [ultra96ms2_418/utils.cpp:44->ultra96ms2_418/main_func.cpp:58]   --->   Operation 101 'icmp' 'empty_37' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i7 %select_ln44" [ultra96ms2_418/utils.cpp:45->ultra96ms2_418/main_func.cpp:58]   --->   Operation 102 'zext' 'zext_ln45' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln45_1 = zext i7 %select_ln44" [ultra96ms2_418/utils.cpp:45->ultra96ms2_418/main_func.cpp:58]   --->   Operation 103 'zext' 'zext_ln45_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (2.08ns)   --->   "%mul_ln45 = mul i15 %zext_ln45_1, i15 171" [ultra96ms2_418/utils.cpp:45->ultra96ms2_418/main_func.cpp:58]   --->   Operation 104 'mul' 'mul_ln45' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i6 @_ssdm_op_PartSelect.i6.i15.i32.i32, i15 %mul_ln45, i32 9, i32 14" [ultra96ms2_418/utils.cpp:45->ultra96ms2_418/main_func.cpp:58]   --->   Operation 105 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln50_3 = zext i6 %tmp_12" [ultra96ms2_418/utils.cpp:50->ultra96ms2_418/main_func.cpp:58]   --->   Operation 106 'zext' 'zext_ln50_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (1.07ns) (root node of TernaryAdder)   --->   "%add_ln50_1 = add i11 %sub_ln50_1, i11 %zext_ln50_3" [ultra96ms2_418/utils.cpp:50->ultra96ms2_418/main_func.cpp:58]   --->   Operation 107 'add' 'add_ln50_1' <Predicate = true> <Delay = 1.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 108 [8/11] (1.84ns)   --->   "%urem_ln45 = urem i7 %select_ln44, i7 3" [ultra96ms2_418/utils.cpp:45->ultra96ms2_418/main_func.cpp:58]   --->   Operation 108 'urem' 'urem_ln45' <Predicate = true> <Delay = 1.84> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (0.89ns)   --->   "%add_ln47 = add i8 %zext_ln45, i8 255" [ultra96ms2_418/utils.cpp:47->ultra96ms2_418/main_func.cpp:58]   --->   Operation 109 'add' 'add_ln47' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln47 = sext i8 %add_ln47" [ultra96ms2_418/utils.cpp:47->ultra96ms2_418/main_func.cpp:58]   --->   Operation 110 'sext' 'sext_ln47' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.90ns)   --->   "%add_ln47_1 = add i10 %sext_ln47, i10 %zext_ln43_cast" [ultra96ms2_418/utils.cpp:47->ultra96ms2_418/main_func.cpp:58]   --->   Operation 111 'add' 'add_ln47_1' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln49 = sext i10 %add_ln47_1" [ultra96ms2_418/utils.cpp:49->ultra96ms2_418/main_func.cpp:58]   --->   Operation 112 'sext' 'sext_ln49' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.93ns)   --->   "%icmp_ln49 = icmp_ugt  i10 %add_ln47_1, i10 319" [ultra96ms2_418/utils.cpp:49->ultra96ms2_418/main_func.cpp:58]   --->   Operation 113 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 0.93> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.33ns)   --->   "%or_ln49 = or i1 %icmp_ln49, i1 %empty_37" [ultra96ms2_418/utils.cpp:49->ultra96ms2_418/main_func.cpp:58]   --->   Operation 114 'or' 'or_ln49' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %or_ln49, void %if.else.i, void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i" [ultra96ms2_418/utils.cpp:49->ultra96ms2_418/main_func.cpp:58]   --->   Operation 115 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (1.03ns)   --->   "%add_ln53_1 = add i18 %add_ln48, i18 %sext_ln49" [ultra96ms2_418/utils.cpp:53->ultra96ms2_418/main_func.cpp:58]   --->   Operation 116 'add' 'add_ln53_1' <Predicate = (!or_ln49)> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i18.i1, i18 %add_ln53_1, i1 0" [ultra96ms2_418/utils.cpp:53->ultra96ms2_418/main_func.cpp:58]   --->   Operation 117 'bitconcatenate' 'shl_ln' <Predicate = (!or_ln49)> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i19 %shl_ln" [ultra96ms2_418/utils.cpp:53->ultra96ms2_418/main_func.cpp:58]   --->   Operation 118 'zext' 'zext_ln53' <Predicate = (!or_ln49)> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (1.47ns)   --->   "%add_ln53 = add i64 %zext_ln53, i64 %input_feature_map_read" [ultra96ms2_418/utils.cpp:53->ultra96ms2_418/main_func.cpp:58]   --->   Operation 119 'add' 'add_ln53' <Predicate = (!or_ln49)> <Delay = 1.47> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln53, i32 1, i32 63" [ultra96ms2_418/utils.cpp:53->ultra96ms2_418/main_func.cpp:58]   --->   Operation 120 'partselect' 'trunc_ln6' <Predicate = (!or_ln49)> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln53 = sext i63 %trunc_ln6" [ultra96ms2_418/utils.cpp:53->ultra96ms2_418/main_func.cpp:58]   --->   Operation 121 'sext' 'sext_ln53' <Predicate = (!or_ln49)> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%fm_addr = getelementptr i16 %fm, i64 %sext_ln53" [ultra96ms2_418/utils.cpp:53->ultra96ms2_418/main_func.cpp:58]   --->   Operation 122 'getelementptr' 'fm_addr' <Predicate = (!or_ln49)> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i8"   --->   Operation 123 'br' 'br_ln0' <Predicate = (!or_ln49)> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln50 = br void %for.inc.i8" [ultra96ms2_418/utils.cpp:50->ultra96ms2_418/main_func.cpp:58]   --->   Operation 124 'br' 'br_ln50' <Predicate = (or_ln49)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 125 [7/10] (1.53ns)   --->   "%urem_ln44 = urem i6 %select_ln44_1, i6 3" [ultra96ms2_418/utils.cpp:44->ultra96ms2_418/main_func.cpp:58]   --->   Operation 125 'urem' 'urem_ln44' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 126 [7/11] (1.84ns)   --->   "%urem_ln45 = urem i7 %select_ln44, i7 3" [ultra96ms2_418/utils.cpp:45->ultra96ms2_418/main_func.cpp:58]   --->   Operation 126 'urem' 'urem_ln45' <Predicate = true> <Delay = 1.84> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 127 [8/8] (7.30ns)   --->   "%fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %fm_addr, i32 1" [ultra96ms2_418/utils.cpp:53->ultra96ms2_418/main_func.cpp:58]   --->   Operation 127 'readreq' 'fm_load_req' <Predicate = (!or_ln49)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 128 [6/10] (1.53ns)   --->   "%urem_ln44 = urem i6 %select_ln44_1, i6 3" [ultra96ms2_418/utils.cpp:44->ultra96ms2_418/main_func.cpp:58]   --->   Operation 128 'urem' 'urem_ln44' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 129 [6/11] (1.84ns)   --->   "%urem_ln45 = urem i7 %select_ln44, i7 3" [ultra96ms2_418/utils.cpp:45->ultra96ms2_418/main_func.cpp:58]   --->   Operation 129 'urem' 'urem_ln45' <Predicate = true> <Delay = 1.84> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 130 [7/8] (7.30ns)   --->   "%fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %fm_addr, i32 1" [ultra96ms2_418/utils.cpp:53->ultra96ms2_418/main_func.cpp:58]   --->   Operation 130 'readreq' 'fm_load_req' <Predicate = (!or_ln49)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 131 [5/10] (1.53ns)   --->   "%urem_ln44 = urem i6 %select_ln44_1, i6 3" [ultra96ms2_418/utils.cpp:44->ultra96ms2_418/main_func.cpp:58]   --->   Operation 131 'urem' 'urem_ln44' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 132 [5/11] (1.84ns)   --->   "%urem_ln45 = urem i7 %select_ln44, i7 3" [ultra96ms2_418/utils.cpp:45->ultra96ms2_418/main_func.cpp:58]   --->   Operation 132 'urem' 'urem_ln45' <Predicate = true> <Delay = 1.84> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 133 [6/8] (7.30ns)   --->   "%fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %fm_addr, i32 1" [ultra96ms2_418/utils.cpp:53->ultra96ms2_418/main_func.cpp:58]   --->   Operation 133 'readreq' 'fm_load_req' <Predicate = (!or_ln49)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 134 [4/10] (1.53ns)   --->   "%urem_ln44 = urem i6 %select_ln44_1, i6 3" [ultra96ms2_418/utils.cpp:44->ultra96ms2_418/main_func.cpp:58]   --->   Operation 134 'urem' 'urem_ln44' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 135 [4/11] (1.84ns)   --->   "%urem_ln45 = urem i7 %select_ln44, i7 3" [ultra96ms2_418/utils.cpp:45->ultra96ms2_418/main_func.cpp:58]   --->   Operation 135 'urem' 'urem_ln45' <Predicate = true> <Delay = 1.84> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 136 [5/8] (7.30ns)   --->   "%fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %fm_addr, i32 1" [ultra96ms2_418/utils.cpp:53->ultra96ms2_418/main_func.cpp:58]   --->   Operation 136 'readreq' 'fm_load_req' <Predicate = (!or_ln49)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 137 [3/10] (1.53ns)   --->   "%urem_ln44 = urem i6 %select_ln44_1, i6 3" [ultra96ms2_418/utils.cpp:44->ultra96ms2_418/main_func.cpp:58]   --->   Operation 137 'urem' 'urem_ln44' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 138 [3/11] (1.84ns)   --->   "%urem_ln45 = urem i7 %select_ln44, i7 3" [ultra96ms2_418/utils.cpp:45->ultra96ms2_418/main_func.cpp:58]   --->   Operation 138 'urem' 'urem_ln45' <Predicate = true> <Delay = 1.84> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 139 [4/8] (7.30ns)   --->   "%fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %fm_addr, i32 1" [ultra96ms2_418/utils.cpp:53->ultra96ms2_418/main_func.cpp:58]   --->   Operation 139 'readreq' 'fm_load_req' <Predicate = (!or_ln49)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 140 [2/10] (1.53ns)   --->   "%urem_ln44 = urem i6 %select_ln44_1, i6 3" [ultra96ms2_418/utils.cpp:44->ultra96ms2_418/main_func.cpp:58]   --->   Operation 140 'urem' 'urem_ln44' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 141 [2/11] (1.84ns)   --->   "%urem_ln45 = urem i7 %select_ln44, i7 3" [ultra96ms2_418/utils.cpp:45->ultra96ms2_418/main_func.cpp:58]   --->   Operation 141 'urem' 'urem_ln45' <Predicate = true> <Delay = 1.84> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 142 [3/8] (7.30ns)   --->   "%fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %fm_addr, i32 1" [ultra96ms2_418/utils.cpp:53->ultra96ms2_418/main_func.cpp:58]   --->   Operation 142 'readreq' 'fm_load_req' <Predicate = (!or_ln49)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 143 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_str"   --->   Operation 143 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 144 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10332, i64 10332, i64 10332"   --->   Operation 144 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 145 [1/10] (1.53ns)   --->   "%urem_ln44 = urem i6 %select_ln44_1, i6 3" [ultra96ms2_418/utils.cpp:44->ultra96ms2_418/main_func.cpp:58]   --->   Operation 145 'urem' 'urem_ln44' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 146 [1/1] (0.00ns)   --->   "%trunc_ln44 = trunc i2 %urem_ln44" [ultra96ms2_418/utils.cpp:44->ultra96ms2_418/main_func.cpp:58]   --->   Operation 146 'trunc' 'trunc_ln44' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 147 [1/1] (0.00ns)   --->   "%specpipeline_ln45 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_10" [ultra96ms2_418/utils.cpp:45->ultra96ms2_418/main_func.cpp:58]   --->   Operation 147 'specpipeline' 'specpipeline_ln45' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln50_4 = zext i11 %add_ln50_1" [ultra96ms2_418/utils.cpp:50->ultra96ms2_418/main_func.cpp:58]   --->   Operation 148 'zext' 'zext_ln50_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 149 [1/1] (0.00ns)   --->   "%inBuffer3x3_0_0_addr = getelementptr i16 %inBuffer3x3_0_0, i64 0, i64 %zext_ln50_4" [ultra96ms2_418/utils.cpp:50->ultra96ms2_418/main_func.cpp:58]   --->   Operation 149 'getelementptr' 'inBuffer3x3_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 150 [1/1] (0.00ns)   --->   "%inBuffer3x3_0_1_addr = getelementptr i16 %inBuffer3x3_0_1, i64 0, i64 %zext_ln50_4" [ultra96ms2_418/utils.cpp:50->ultra96ms2_418/main_func.cpp:58]   --->   Operation 150 'getelementptr' 'inBuffer3x3_0_1_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 151 [1/1] (0.00ns)   --->   "%inBuffer3x3_0_2_addr = getelementptr i16 %inBuffer3x3_0_2, i64 0, i64 %zext_ln50_4" [ultra96ms2_418/utils.cpp:50->ultra96ms2_418/main_func.cpp:58]   --->   Operation 151 'getelementptr' 'inBuffer3x3_0_2_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 152 [1/1] (0.00ns)   --->   "%inBuffer3x3_1_0_addr = getelementptr i16 %inBuffer3x3_1_0, i64 0, i64 %zext_ln50_4" [ultra96ms2_418/utils.cpp:50->ultra96ms2_418/main_func.cpp:58]   --->   Operation 152 'getelementptr' 'inBuffer3x3_1_0_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 153 [1/1] (0.00ns)   --->   "%inBuffer3x3_1_1_addr = getelementptr i16 %inBuffer3x3_1_1, i64 0, i64 %zext_ln50_4" [ultra96ms2_418/utils.cpp:50->ultra96ms2_418/main_func.cpp:58]   --->   Operation 153 'getelementptr' 'inBuffer3x3_1_1_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 154 [1/1] (0.00ns)   --->   "%inBuffer3x3_1_2_addr = getelementptr i16 %inBuffer3x3_1_2, i64 0, i64 %zext_ln50_4" [ultra96ms2_418/utils.cpp:50->ultra96ms2_418/main_func.cpp:58]   --->   Operation 154 'getelementptr' 'inBuffer3x3_1_2_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 155 [1/1] (0.00ns)   --->   "%inBuffer3x3_2_0_addr = getelementptr i16 %inBuffer3x3_2_0, i64 0, i64 %zext_ln50_4" [ultra96ms2_418/utils.cpp:50->ultra96ms2_418/main_func.cpp:58]   --->   Operation 155 'getelementptr' 'inBuffer3x3_2_0_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 156 [1/1] (0.00ns)   --->   "%inBuffer3x3_2_1_addr = getelementptr i16 %inBuffer3x3_2_1, i64 0, i64 %zext_ln50_4" [ultra96ms2_418/utils.cpp:50->ultra96ms2_418/main_func.cpp:58]   --->   Operation 156 'getelementptr' 'inBuffer3x3_2_1_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 157 [1/1] (0.00ns)   --->   "%inBuffer3x3_2_2_addr = getelementptr i16 %inBuffer3x3_2_2, i64 0, i64 %zext_ln50_4" [ultra96ms2_418/utils.cpp:50->ultra96ms2_418/main_func.cpp:58]   --->   Operation 157 'getelementptr' 'inBuffer3x3_2_2_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 158 [1/11] (1.84ns)   --->   "%urem_ln45 = urem i7 %select_ln44, i7 3" [ultra96ms2_418/utils.cpp:45->ultra96ms2_418/main_func.cpp:58]   --->   Operation 158 'urem' 'urem_ln45' <Predicate = true> <Delay = 1.84> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 159 [1/1] (0.00ns)   --->   "%trunc_ln45 = trunc i2 %urem_ln45" [ultra96ms2_418/utils.cpp:45->ultra96ms2_418/main_func.cpp:58]   --->   Operation 159 'trunc' 'trunc_ln45' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 160 [2/8] (7.30ns)   --->   "%fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %fm_addr, i32 1" [ultra96ms2_418/utils.cpp:53->ultra96ms2_418/main_func.cpp:58]   --->   Operation 160 'readreq' 'fm_load_req' <Predicate = (!or_ln49)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 161 [1/1] (1.03ns)   --->   "%switch_ln53 = switch i2 %trunc_ln44, void %arrayidx2548.i.case.2, i2 0, void %arrayidx2548.i.case.0, i2 1, void %arrayidx2548.i.case.1" [ultra96ms2_418/utils.cpp:53->ultra96ms2_418/main_func.cpp:58]   --->   Operation 161 'switch' 'switch_ln53' <Predicate = (!or_ln49)> <Delay = 1.03>
ST_12 : Operation 162 [1/1] (1.03ns)   --->   "%switch_ln53 = switch i2 %trunc_ln45, void %arrayidx2548.i.case.2159, i2 0, void %arrayidx2548.i.case.0157, i2 1, void %arrayidx2548.i.case.1158" [ultra96ms2_418/utils.cpp:53->ultra96ms2_418/main_func.cpp:58]   --->   Operation 162 'switch' 'switch_ln53' <Predicate = (!or_ln49 & trunc_ln44 == 1)> <Delay = 1.03>
ST_12 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln53 = br void %arrayidx2548.i.exit" [ultra96ms2_418/utils.cpp:53->ultra96ms2_418/main_func.cpp:58]   --->   Operation 163 'br' 'br_ln53' <Predicate = (!or_ln49 & trunc_ln44 == 1)> <Delay = 0.00>
ST_12 : Operation 164 [1/1] (1.03ns)   --->   "%switch_ln53 = switch i2 %trunc_ln45, void %arrayidx2548.i.case.2154, i2 0, void %arrayidx2548.i.case.0152, i2 1, void %arrayidx2548.i.case.1153" [ultra96ms2_418/utils.cpp:53->ultra96ms2_418/main_func.cpp:58]   --->   Operation 164 'switch' 'switch_ln53' <Predicate = (!or_ln49 & trunc_ln44 == 0)> <Delay = 1.03>
ST_12 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln53 = br void %arrayidx2548.i.exit" [ultra96ms2_418/utils.cpp:53->ultra96ms2_418/main_func.cpp:58]   --->   Operation 165 'br' 'br_ln53' <Predicate = (!or_ln49 & trunc_ln44 == 0)> <Delay = 0.00>
ST_12 : Operation 166 [1/1] (1.03ns)   --->   "%switch_ln53 = switch i2 %trunc_ln45, void %arrayidx2548.i.case.2164, i2 0, void %arrayidx2548.i.case.0162, i2 1, void %arrayidx2548.i.case.1163" [ultra96ms2_418/utils.cpp:53->ultra96ms2_418/main_func.cpp:58]   --->   Operation 166 'switch' 'switch_ln53' <Predicate = (!or_ln49 & trunc_ln44 != 0 & trunc_ln44 != 1)> <Delay = 1.03>
ST_12 : Operation 167 [1/1] (0.00ns)   --->   "%br_ln53 = br void %arrayidx2548.i.exit" [ultra96ms2_418/utils.cpp:53->ultra96ms2_418/main_func.cpp:58]   --->   Operation 167 'br' 'br_ln53' <Predicate = (!or_ln49 & trunc_ln44 != 0 & trunc_ln44 != 1)> <Delay = 0.00>
ST_12 : Operation 168 [1/1] (1.03ns)   --->   "%switch_ln50 = switch i2 %trunc_ln44, void %arrayidx2548.i.case.2168, i2 0, void %arrayidx2548.i.case.0166, i2 1, void %arrayidx2548.i.case.1167" [ultra96ms2_418/utils.cpp:50->ultra96ms2_418/main_func.cpp:58]   --->   Operation 168 'switch' 'switch_ln50' <Predicate = (or_ln49)> <Delay = 1.03>
ST_12 : Operation 169 [1/1] (1.03ns)   --->   "%switch_ln50 = switch i2 %trunc_ln45, void %arrayidx2548.i.case.2178, i2 0, void %arrayidx2548.i.case.0176, i2 1, void %arrayidx2548.i.case.1177" [ultra96ms2_418/utils.cpp:50->ultra96ms2_418/main_func.cpp:58]   --->   Operation 169 'switch' 'switch_ln50' <Predicate = (or_ln49 & trunc_ln44 == 1)> <Delay = 1.03>
ST_12 : Operation 170 [1/1] (1.35ns)   --->   "%store_ln50 = store i16 0, i11 %inBuffer3x3_1_1_addr" [ultra96ms2_418/utils.cpp:50->ultra96ms2_418/main_func.cpp:58]   --->   Operation 170 'store' 'store_ln50' <Predicate = (or_ln49 & trunc_ln44 == 1 & trunc_ln45 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_12 : Operation 171 [1/1] (0.00ns)   --->   "%br_ln50 = br void %arrayidx2548.i.exit175" [ultra96ms2_418/utils.cpp:50->ultra96ms2_418/main_func.cpp:58]   --->   Operation 171 'br' 'br_ln50' <Predicate = (or_ln49 & trunc_ln44 == 1 & trunc_ln45 == 1)> <Delay = 0.00>
ST_12 : Operation 172 [1/1] (1.35ns)   --->   "%store_ln50 = store i16 0, i11 %inBuffer3x3_1_0_addr" [ultra96ms2_418/utils.cpp:50->ultra96ms2_418/main_func.cpp:58]   --->   Operation 172 'store' 'store_ln50' <Predicate = (or_ln49 & trunc_ln44 == 1 & trunc_ln45 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_12 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln50 = br void %arrayidx2548.i.exit175" [ultra96ms2_418/utils.cpp:50->ultra96ms2_418/main_func.cpp:58]   --->   Operation 173 'br' 'br_ln50' <Predicate = (or_ln49 & trunc_ln44 == 1 & trunc_ln45 == 0)> <Delay = 0.00>
ST_12 : Operation 174 [1/1] (1.35ns)   --->   "%store_ln50 = store i16 0, i11 %inBuffer3x3_1_2_addr" [ultra96ms2_418/utils.cpp:50->ultra96ms2_418/main_func.cpp:58]   --->   Operation 174 'store' 'store_ln50' <Predicate = (or_ln49 & trunc_ln44 == 1 & trunc_ln45 != 0 & trunc_ln45 != 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_12 : Operation 175 [1/1] (0.00ns)   --->   "%br_ln50 = br void %arrayidx2548.i.exit175" [ultra96ms2_418/utils.cpp:50->ultra96ms2_418/main_func.cpp:58]   --->   Operation 175 'br' 'br_ln50' <Predicate = (or_ln49 & trunc_ln44 == 1 & trunc_ln45 != 0 & trunc_ln45 != 1)> <Delay = 0.00>
ST_12 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln50 = br void %arrayidx2548.i.exit165" [ultra96ms2_418/utils.cpp:50->ultra96ms2_418/main_func.cpp:58]   --->   Operation 176 'br' 'br_ln50' <Predicate = (or_ln49 & trunc_ln44 == 1)> <Delay = 0.00>
ST_12 : Operation 177 [1/1] (1.03ns)   --->   "%switch_ln50 = switch i2 %trunc_ln45, void %arrayidx2548.i.case.2173, i2 0, void %arrayidx2548.i.case.0171, i2 1, void %arrayidx2548.i.case.1172" [ultra96ms2_418/utils.cpp:50->ultra96ms2_418/main_func.cpp:58]   --->   Operation 177 'switch' 'switch_ln50' <Predicate = (or_ln49 & trunc_ln44 == 0)> <Delay = 1.03>
ST_12 : Operation 178 [1/1] (1.35ns)   --->   "%store_ln50 = store i16 0, i11 %inBuffer3x3_0_1_addr" [ultra96ms2_418/utils.cpp:50->ultra96ms2_418/main_func.cpp:58]   --->   Operation 178 'store' 'store_ln50' <Predicate = (or_ln49 & trunc_ln44 == 0 & trunc_ln45 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_12 : Operation 179 [1/1] (0.00ns)   --->   "%br_ln50 = br void %arrayidx2548.i.exit170" [ultra96ms2_418/utils.cpp:50->ultra96ms2_418/main_func.cpp:58]   --->   Operation 179 'br' 'br_ln50' <Predicate = (or_ln49 & trunc_ln44 == 0 & trunc_ln45 == 1)> <Delay = 0.00>
ST_12 : Operation 180 [1/1] (1.35ns)   --->   "%store_ln50 = store i16 0, i11 %inBuffer3x3_0_0_addr" [ultra96ms2_418/utils.cpp:50->ultra96ms2_418/main_func.cpp:58]   --->   Operation 180 'store' 'store_ln50' <Predicate = (or_ln49 & trunc_ln44 == 0 & trunc_ln45 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_12 : Operation 181 [1/1] (0.00ns)   --->   "%br_ln50 = br void %arrayidx2548.i.exit170" [ultra96ms2_418/utils.cpp:50->ultra96ms2_418/main_func.cpp:58]   --->   Operation 181 'br' 'br_ln50' <Predicate = (or_ln49 & trunc_ln44 == 0 & trunc_ln45 == 0)> <Delay = 0.00>
ST_12 : Operation 182 [1/1] (1.35ns)   --->   "%store_ln50 = store i16 0, i11 %inBuffer3x3_0_2_addr" [ultra96ms2_418/utils.cpp:50->ultra96ms2_418/main_func.cpp:58]   --->   Operation 182 'store' 'store_ln50' <Predicate = (or_ln49 & trunc_ln44 == 0 & trunc_ln45 != 0 & trunc_ln45 != 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_12 : Operation 183 [1/1] (0.00ns)   --->   "%br_ln50 = br void %arrayidx2548.i.exit170" [ultra96ms2_418/utils.cpp:50->ultra96ms2_418/main_func.cpp:58]   --->   Operation 183 'br' 'br_ln50' <Predicate = (or_ln49 & trunc_ln44 == 0 & trunc_ln45 != 0 & trunc_ln45 != 1)> <Delay = 0.00>
ST_12 : Operation 184 [1/1] (0.00ns)   --->   "%br_ln50 = br void %arrayidx2548.i.exit165" [ultra96ms2_418/utils.cpp:50->ultra96ms2_418/main_func.cpp:58]   --->   Operation 184 'br' 'br_ln50' <Predicate = (or_ln49 & trunc_ln44 == 0)> <Delay = 0.00>
ST_12 : Operation 185 [1/1] (1.03ns)   --->   "%switch_ln50 = switch i2 %trunc_ln45, void %arrayidx2548.i.case.2183, i2 0, void %arrayidx2548.i.case.0181, i2 1, void %arrayidx2548.i.case.1182" [ultra96ms2_418/utils.cpp:50->ultra96ms2_418/main_func.cpp:58]   --->   Operation 185 'switch' 'switch_ln50' <Predicate = (or_ln49 & trunc_ln44 != 0 & trunc_ln44 != 1)> <Delay = 1.03>
ST_12 : Operation 186 [1/1] (1.35ns)   --->   "%store_ln50 = store i16 0, i11 %inBuffer3x3_2_1_addr" [ultra96ms2_418/utils.cpp:50->ultra96ms2_418/main_func.cpp:58]   --->   Operation 186 'store' 'store_ln50' <Predicate = (or_ln49 & trunc_ln44 != 0 & trunc_ln44 != 1 & trunc_ln45 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_12 : Operation 187 [1/1] (0.00ns)   --->   "%br_ln50 = br void %arrayidx2548.i.exit180" [ultra96ms2_418/utils.cpp:50->ultra96ms2_418/main_func.cpp:58]   --->   Operation 187 'br' 'br_ln50' <Predicate = (or_ln49 & trunc_ln44 != 0 & trunc_ln44 != 1 & trunc_ln45 == 1)> <Delay = 0.00>
ST_12 : Operation 188 [1/1] (1.35ns)   --->   "%store_ln50 = store i16 0, i11 %inBuffer3x3_2_0_addr" [ultra96ms2_418/utils.cpp:50->ultra96ms2_418/main_func.cpp:58]   --->   Operation 188 'store' 'store_ln50' <Predicate = (or_ln49 & trunc_ln44 != 0 & trunc_ln44 != 1 & trunc_ln45 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_12 : Operation 189 [1/1] (0.00ns)   --->   "%br_ln50 = br void %arrayidx2548.i.exit180" [ultra96ms2_418/utils.cpp:50->ultra96ms2_418/main_func.cpp:58]   --->   Operation 189 'br' 'br_ln50' <Predicate = (or_ln49 & trunc_ln44 != 0 & trunc_ln44 != 1 & trunc_ln45 == 0)> <Delay = 0.00>
ST_12 : Operation 190 [1/1] (1.35ns)   --->   "%store_ln50 = store i16 0, i11 %inBuffer3x3_2_2_addr" [ultra96ms2_418/utils.cpp:50->ultra96ms2_418/main_func.cpp:58]   --->   Operation 190 'store' 'store_ln50' <Predicate = (or_ln49 & trunc_ln44 != 0 & trunc_ln44 != 1 & trunc_ln45 != 0 & trunc_ln45 != 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_12 : Operation 191 [1/1] (0.00ns)   --->   "%br_ln50 = br void %arrayidx2548.i.exit180" [ultra96ms2_418/utils.cpp:50->ultra96ms2_418/main_func.cpp:58]   --->   Operation 191 'br' 'br_ln50' <Predicate = (or_ln49 & trunc_ln44 != 0 & trunc_ln44 != 1 & trunc_ln45 != 0 & trunc_ln45 != 1)> <Delay = 0.00>
ST_12 : Operation 192 [1/1] (0.00ns)   --->   "%br_ln50 = br void %arrayidx2548.i.exit165" [ultra96ms2_418/utils.cpp:50->ultra96ms2_418/main_func.cpp:58]   --->   Operation 192 'br' 'br_ln50' <Predicate = (or_ln49 & trunc_ln44 != 0 & trunc_ln44 != 1)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 193 [1/8] (7.30ns)   --->   "%fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %fm_addr, i32 1" [ultra96ms2_418/utils.cpp:53->ultra96ms2_418/main_func.cpp:58]   --->   Operation 193 'readreq' 'fm_load_req' <Predicate = (!or_ln49)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 194 [1/1] (7.30ns)   --->   "%fm_addr_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i16 %fm_addr" [ultra96ms2_418/utils.cpp:53->ultra96ms2_418/main_func.cpp:58]   --->   Operation 194 'read' 'fm_addr_read' <Predicate = (!or_ln49)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 213 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 213 'ret' 'ret_ln0' <Predicate = (icmp_ln43)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 1.35>
ST_15 : Operation 195 [1/1] (1.35ns)   --->   "%store_ln53 = store i16 %fm_addr_read, i11 %inBuffer3x3_1_1_addr" [ultra96ms2_418/utils.cpp:53->ultra96ms2_418/main_func.cpp:58]   --->   Operation 195 'store' 'store_ln53' <Predicate = (!or_ln49 & trunc_ln44 == 1 & trunc_ln45 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_15 : Operation 196 [1/1] (0.00ns)   --->   "%br_ln53 = br void %arrayidx2548.i.exit156" [ultra96ms2_418/utils.cpp:53->ultra96ms2_418/main_func.cpp:58]   --->   Operation 196 'br' 'br_ln53' <Predicate = (!or_ln49 & trunc_ln44 == 1 & trunc_ln45 == 1)> <Delay = 0.00>
ST_15 : Operation 197 [1/1] (1.35ns)   --->   "%store_ln53 = store i16 %fm_addr_read, i11 %inBuffer3x3_1_0_addr" [ultra96ms2_418/utils.cpp:53->ultra96ms2_418/main_func.cpp:58]   --->   Operation 197 'store' 'store_ln53' <Predicate = (!or_ln49 & trunc_ln44 == 1 & trunc_ln45 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_15 : Operation 198 [1/1] (0.00ns)   --->   "%br_ln53 = br void %arrayidx2548.i.exit156" [ultra96ms2_418/utils.cpp:53->ultra96ms2_418/main_func.cpp:58]   --->   Operation 198 'br' 'br_ln53' <Predicate = (!or_ln49 & trunc_ln44 == 1 & trunc_ln45 == 0)> <Delay = 0.00>
ST_15 : Operation 199 [1/1] (1.35ns)   --->   "%store_ln53 = store i16 %fm_addr_read, i11 %inBuffer3x3_1_2_addr" [ultra96ms2_418/utils.cpp:53->ultra96ms2_418/main_func.cpp:58]   --->   Operation 199 'store' 'store_ln53' <Predicate = (!or_ln49 & trunc_ln44 == 1 & trunc_ln45 != 0 & trunc_ln45 != 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_15 : Operation 200 [1/1] (0.00ns)   --->   "%br_ln53 = br void %arrayidx2548.i.exit156" [ultra96ms2_418/utils.cpp:53->ultra96ms2_418/main_func.cpp:58]   --->   Operation 200 'br' 'br_ln53' <Predicate = (!or_ln49 & trunc_ln44 == 1 & trunc_ln45 != 0 & trunc_ln45 != 1)> <Delay = 0.00>
ST_15 : Operation 201 [1/1] (1.35ns)   --->   "%store_ln53 = store i16 %fm_addr_read, i11 %inBuffer3x3_0_1_addr" [ultra96ms2_418/utils.cpp:53->ultra96ms2_418/main_func.cpp:58]   --->   Operation 201 'store' 'store_ln53' <Predicate = (!or_ln49 & trunc_ln44 == 0 & trunc_ln45 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_15 : Operation 202 [1/1] (0.00ns)   --->   "%br_ln53 = br void %arrayidx2548.i.exit151" [ultra96ms2_418/utils.cpp:53->ultra96ms2_418/main_func.cpp:58]   --->   Operation 202 'br' 'br_ln53' <Predicate = (!or_ln49 & trunc_ln44 == 0 & trunc_ln45 == 1)> <Delay = 0.00>
ST_15 : Operation 203 [1/1] (1.35ns)   --->   "%store_ln53 = store i16 %fm_addr_read, i11 %inBuffer3x3_0_0_addr" [ultra96ms2_418/utils.cpp:53->ultra96ms2_418/main_func.cpp:58]   --->   Operation 203 'store' 'store_ln53' <Predicate = (!or_ln49 & trunc_ln44 == 0 & trunc_ln45 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_15 : Operation 204 [1/1] (0.00ns)   --->   "%br_ln53 = br void %arrayidx2548.i.exit151" [ultra96ms2_418/utils.cpp:53->ultra96ms2_418/main_func.cpp:58]   --->   Operation 204 'br' 'br_ln53' <Predicate = (!or_ln49 & trunc_ln44 == 0 & trunc_ln45 == 0)> <Delay = 0.00>
ST_15 : Operation 205 [1/1] (1.35ns)   --->   "%store_ln53 = store i16 %fm_addr_read, i11 %inBuffer3x3_0_2_addr" [ultra96ms2_418/utils.cpp:53->ultra96ms2_418/main_func.cpp:58]   --->   Operation 205 'store' 'store_ln53' <Predicate = (!or_ln49 & trunc_ln44 == 0 & trunc_ln45 != 0 & trunc_ln45 != 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_15 : Operation 206 [1/1] (0.00ns)   --->   "%br_ln53 = br void %arrayidx2548.i.exit151" [ultra96ms2_418/utils.cpp:53->ultra96ms2_418/main_func.cpp:58]   --->   Operation 206 'br' 'br_ln53' <Predicate = (!or_ln49 & trunc_ln44 == 0 & trunc_ln45 != 0 & trunc_ln45 != 1)> <Delay = 0.00>
ST_15 : Operation 207 [1/1] (1.35ns)   --->   "%store_ln53 = store i16 %fm_addr_read, i11 %inBuffer3x3_2_1_addr" [ultra96ms2_418/utils.cpp:53->ultra96ms2_418/main_func.cpp:58]   --->   Operation 207 'store' 'store_ln53' <Predicate = (!or_ln49 & trunc_ln44 != 0 & trunc_ln44 != 1 & trunc_ln45 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_15 : Operation 208 [1/1] (0.00ns)   --->   "%br_ln53 = br void %arrayidx2548.i.exit161" [ultra96ms2_418/utils.cpp:53->ultra96ms2_418/main_func.cpp:58]   --->   Operation 208 'br' 'br_ln53' <Predicate = (!or_ln49 & trunc_ln44 != 0 & trunc_ln44 != 1 & trunc_ln45 == 1)> <Delay = 0.00>
ST_15 : Operation 209 [1/1] (1.35ns)   --->   "%store_ln53 = store i16 %fm_addr_read, i11 %inBuffer3x3_2_0_addr" [ultra96ms2_418/utils.cpp:53->ultra96ms2_418/main_func.cpp:58]   --->   Operation 209 'store' 'store_ln53' <Predicate = (!or_ln49 & trunc_ln44 != 0 & trunc_ln44 != 1 & trunc_ln45 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_15 : Operation 210 [1/1] (0.00ns)   --->   "%br_ln53 = br void %arrayidx2548.i.exit161" [ultra96ms2_418/utils.cpp:53->ultra96ms2_418/main_func.cpp:58]   --->   Operation 210 'br' 'br_ln53' <Predicate = (!or_ln49 & trunc_ln44 != 0 & trunc_ln44 != 1 & trunc_ln45 == 0)> <Delay = 0.00>
ST_15 : Operation 211 [1/1] (1.35ns)   --->   "%store_ln53 = store i16 %fm_addr_read, i11 %inBuffer3x3_2_2_addr" [ultra96ms2_418/utils.cpp:53->ultra96ms2_418/main_func.cpp:58]   --->   Operation 211 'store' 'store_ln53' <Predicate = (!or_ln49 & trunc_ln44 != 0 & trunc_ln44 != 1 & trunc_ln45 != 0 & trunc_ln45 != 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_15 : Operation 212 [1/1] (0.00ns)   --->   "%br_ln53 = br void %arrayidx2548.i.exit161" [ultra96ms2_418/utils.cpp:53->ultra96ms2_418/main_func.cpp:58]   --->   Operation 212 'br' 'br_ln53' <Predicate = (!or_ln49 & trunc_ln44 != 0 & trunc_ln44 != 1 & trunc_ln45 != 0 & trunc_ln45 != 1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln43]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_feature_map]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inBuffer3x3_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ inBuffer3x3_0_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ inBuffer3x3_0_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ inBuffer3x3_1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ inBuffer3x3_1_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ inBuffer3x3_1_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ inBuffer3x3_2_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ inBuffer3x3_2_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ inBuffer3x3_2_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
w                      (alloca           ) [ 0110000000000000]
h                      (alloca           ) [ 0111000000000000]
indvar_flatten24       (alloca           ) [ 0110000000000000]
c                      (alloca           ) [ 0110000000000000]
indvar_flatten37       (alloca           ) [ 0110000000000000]
input_feature_map_read (read             ) [ 0111110000000000]
zext_ln43_read         (read             ) [ 0000000000000000]
tmp                    (read             ) [ 0111100000000000]
zext_ln43_cast         (zext             ) [ 0111110000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000]
store_ln0              (store            ) [ 0000000000000000]
store_ln43             (store            ) [ 0000000000000000]
store_ln0              (store            ) [ 0000000000000000]
store_ln44             (store            ) [ 0000000000000000]
store_ln45             (store            ) [ 0000000000000000]
br_ln0                 (br               ) [ 0000000000000000]
indvar_flatten24_load  (load             ) [ 0000000000000000]
indvar_flatten37_load  (load             ) [ 0000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000000]
icmp_ln43              (icmp             ) [ 0111111111111110]
add_ln43_1             (add              ) [ 0000000000000000]
br_ln43                (br               ) [ 0000000000000000]
w_load                 (load             ) [ 0000000000000000]
c_load                 (load             ) [ 0000000000000000]
add_ln43               (add              ) [ 0000000000000000]
icmp_ln44              (icmp             ) [ 0101000000000000]
xor_ln43               (xor              ) [ 0000000000000000]
icmp_ln45              (icmp             ) [ 0000000000000000]
and_ln43               (and              ) [ 0101000000000000]
select_ln43_1          (select           ) [ 0101110000000000]
or_ln44                (or               ) [ 0000000000000000]
select_ln44            (select           ) [ 0101111111111000]
zext_ln43_1            (zext             ) [ 0101100000000000]
add_ln45               (add              ) [ 0000000000000000]
add_ln44_1             (add              ) [ 0000000000000000]
select_ln44_2          (select           ) [ 0000000000000000]
store_ln43             (store            ) [ 0000000000000000]
store_ln43             (store            ) [ 0000000000000000]
store_ln44             (store            ) [ 0000000000000000]
store_ln45             (store            ) [ 0000000000000000]
h_load                 (load             ) [ 0000000000000000]
select_ln43            (select           ) [ 0000000000000000]
add_ln44               (add              ) [ 0000000000000000]
select_ln44_1          (select           ) [ 0100111111111000]
store_ln44             (store            ) [ 0000000000000000]
br_ln45                (br               ) [ 0000000000000000]
empty_35               (mul              ) [ 0100010000000000]
zext_ln44              (zext             ) [ 0000000000000000]
zext_ln44_1            (zext             ) [ 0000000000000000]
mul_ln44               (mul              ) [ 0000000000000000]
tmp_9                  (partselect       ) [ 0100010000000000]
tmp2                   (bitconcatenate   ) [ 0000000000000000]
tmp2_cast              (zext             ) [ 0000000000000000]
tmp3                   (add              ) [ 0000000000000000]
tmp3_cast              (sext             ) [ 0000000000000000]
empty_36               (add              ) [ 0100010000000000]
p_shl5                 (bitconcatenate   ) [ 0000000000000000]
p_shl5_cast            (sext             ) [ 0100010000000000]
tmp_s                  (bitconcatenate   ) [ 0000000000000000]
zext_ln50              (zext             ) [ 0000000000000000]
tmp_7                  (bitconcatenate   ) [ 0000000000000000]
zext_ln50_1            (zext             ) [ 0000000000000000]
sub_ln50               (sub              ) [ 0000000000000000]
sext_ln43              (sext             ) [ 0000000000000000]
zext_ln50_2            (zext             ) [ 0000000000000000]
add_ln50               (add              ) [ 0000000000000000]
trunc_ln50             (trunc            ) [ 0000000000000000]
tmp_10                 (bitconcatenate   ) [ 0000000000000000]
tmp_11                 (bitconcatenate   ) [ 0000000000000000]
sext_ln50              (sext             ) [ 0000000000000000]
sub_ln50_1             (sub              ) [ 0000000000000000]
p_shl4                 (bitconcatenate   ) [ 0000000000000000]
p_shl4_cast            (sext             ) [ 0000000000000000]
tmp4                   (add              ) [ 0000000000000000]
add_ln48               (add              ) [ 0000000000000000]
empty_37               (icmp             ) [ 0000000000000000]
zext_ln45              (zext             ) [ 0000000000000000]
zext_ln45_1            (zext             ) [ 0000000000000000]
mul_ln45               (mul              ) [ 0000000000000000]
tmp_12                 (partselect       ) [ 0000000000000000]
zext_ln50_3            (zext             ) [ 0000000000000000]
add_ln50_1             (add              ) [ 0100001111111000]
add_ln47               (add              ) [ 0000000000000000]
sext_ln47              (sext             ) [ 0000000000000000]
add_ln47_1             (add              ) [ 0000000000000000]
sext_ln49              (sext             ) [ 0000000000000000]
icmp_ln49              (icmp             ) [ 0000000000000000]
or_ln49                (or               ) [ 0100011111111111]
br_ln49                (br               ) [ 0000000000000000]
add_ln53_1             (add              ) [ 0000000000000000]
shl_ln                 (bitconcatenate   ) [ 0000000000000000]
zext_ln53              (zext             ) [ 0000000000000000]
add_ln53               (add              ) [ 0000000000000000]
trunc_ln6              (partselect       ) [ 0000000000000000]
sext_ln53              (sext             ) [ 0000000000000000]
fm_addr                (getelementptr    ) [ 0100001111111110]
br_ln0                 (br               ) [ 0000000000000000]
br_ln50                (br               ) [ 0000000000000000]
specloopname_ln0       (specloopname     ) [ 0000000000000000]
speclooptripcount_ln0  (speclooptripcount) [ 0000000000000000]
urem_ln44              (urem             ) [ 0000000000000000]
trunc_ln44             (trunc            ) [ 0100000000001111]
specpipeline_ln45      (specpipeline     ) [ 0000000000000000]
zext_ln50_4            (zext             ) [ 0000000000000000]
inBuffer3x3_0_0_addr   (getelementptr    ) [ 0100000000000111]
inBuffer3x3_0_1_addr   (getelementptr    ) [ 0100000000000111]
inBuffer3x3_0_2_addr   (getelementptr    ) [ 0100000000000111]
inBuffer3x3_1_0_addr   (getelementptr    ) [ 0100000000000111]
inBuffer3x3_1_1_addr   (getelementptr    ) [ 0100000000000111]
inBuffer3x3_1_2_addr   (getelementptr    ) [ 0100000000000111]
inBuffer3x3_2_0_addr   (getelementptr    ) [ 0100000000000111]
inBuffer3x3_2_1_addr   (getelementptr    ) [ 0100000000000111]
inBuffer3x3_2_2_addr   (getelementptr    ) [ 0100000000000111]
urem_ln45              (urem             ) [ 0000000000000000]
trunc_ln45             (trunc            ) [ 0100000000001111]
switch_ln53            (switch           ) [ 0000000000000000]
switch_ln53            (switch           ) [ 0000000000000000]
br_ln53                (br               ) [ 0000000000000000]
switch_ln53            (switch           ) [ 0000000000000000]
br_ln53                (br               ) [ 0000000000000000]
switch_ln53            (switch           ) [ 0000000000000000]
br_ln53                (br               ) [ 0000000000000000]
switch_ln50            (switch           ) [ 0000000000000000]
switch_ln50            (switch           ) [ 0000000000000000]
store_ln50             (store            ) [ 0000000000000000]
br_ln50                (br               ) [ 0000000000000000]
store_ln50             (store            ) [ 0000000000000000]
br_ln50                (br               ) [ 0000000000000000]
store_ln50             (store            ) [ 0000000000000000]
br_ln50                (br               ) [ 0000000000000000]
br_ln50                (br               ) [ 0000000000000000]
switch_ln50            (switch           ) [ 0000000000000000]
store_ln50             (store            ) [ 0000000000000000]
br_ln50                (br               ) [ 0000000000000000]
store_ln50             (store            ) [ 0000000000000000]
br_ln50                (br               ) [ 0000000000000000]
store_ln50             (store            ) [ 0000000000000000]
br_ln50                (br               ) [ 0000000000000000]
br_ln50                (br               ) [ 0000000000000000]
switch_ln50            (switch           ) [ 0000000000000000]
store_ln50             (store            ) [ 0000000000000000]
br_ln50                (br               ) [ 0000000000000000]
store_ln50             (store            ) [ 0000000000000000]
br_ln50                (br               ) [ 0000000000000000]
store_ln50             (store            ) [ 0000000000000000]
br_ln50                (br               ) [ 0000000000000000]
br_ln50                (br               ) [ 0000000000000000]
fm_load_req            (readreq          ) [ 0000000000000000]
fm_addr_read           (read             ) [ 0100000000000001]
store_ln53             (store            ) [ 0000000000000000]
br_ln53                (br               ) [ 0000000000000000]
store_ln53             (store            ) [ 0000000000000000]
br_ln53                (br               ) [ 0000000000000000]
store_ln53             (store            ) [ 0000000000000000]
br_ln53                (br               ) [ 0000000000000000]
store_ln53             (store            ) [ 0000000000000000]
br_ln53                (br               ) [ 0000000000000000]
store_ln53             (store            ) [ 0000000000000000]
br_ln53                (br               ) [ 0000000000000000]
store_ln53             (store            ) [ 0000000000000000]
br_ln53                (br               ) [ 0000000000000000]
store_ln53             (store            ) [ 0000000000000000]
br_ln53                (br               ) [ 0000000000000000]
store_ln53             (store            ) [ 0000000000000000]
br_ln53                (br               ) [ 0000000000000000]
store_ln53             (store            ) [ 0000000000000000]
br_ln53                (br               ) [ 0000000000000000]
ret_ln0                (ret              ) [ 0000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fm">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fm"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="empty">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="zext_ln43">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln43"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_feature_map">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_feature_map"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="inBuffer3x3_0_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inBuffer3x3_0_0"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="inBuffer3x3_0_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inBuffer3x3_0_1"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="inBuffer3x3_0_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inBuffer3x3_0_2"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="inBuffer3x3_1_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inBuffer3x3_1_0"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="inBuffer3x3_1_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inBuffer3x3_1_1"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="inBuffer3x3_1_2">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inBuffer3x3_1_2"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="inBuffer3x3_2_0">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inBuffer3x3_2_0"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="inBuffer3x3_2_1">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inBuffer3x3_2_1"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="inBuffer3x3_2_2">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inBuffer3x3_2_2"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i2.i2.i3"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i9.i6"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i2.i4"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i2.i1"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i6.i5"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i9.i8"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i18.i1"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i16P1A"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_str"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i16P1A"/></StgValue>
</bind>
</comp>

<comp id="158" class="1004" name="w_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="w/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="h_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="h/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="indvar_flatten24_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten24/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="c_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="indvar_flatten37_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten37/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="input_feature_map_read_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="64" slack="0"/>
<pin id="180" dir="0" index="1" bw="64" slack="0"/>
<pin id="181" dir="1" index="2" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_feature_map_read/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="zext_ln43_read_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="8" slack="0"/>
<pin id="186" dir="0" index="1" bw="8" slack="0"/>
<pin id="187" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln43_read/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="tmp_read_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="2" slack="0"/>
<pin id="192" dir="0" index="1" bw="2" slack="0"/>
<pin id="193" dir="1" index="2" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_readreq_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="0" index="1" bw="16" slack="1"/>
<pin id="199" dir="0" index="2" bw="1" slack="0"/>
<pin id="200" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="fm_load_req/6 "/>
</bind>
</comp>

<comp id="203" class="1004" name="fm_addr_read_read_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="16" slack="0"/>
<pin id="205" dir="0" index="1" bw="16" slack="9"/>
<pin id="206" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fm_addr_read/14 "/>
</bind>
</comp>

<comp id="208" class="1004" name="inBuffer3x3_0_0_addr_gep_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="16" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="0" index="2" bw="11" slack="0"/>
<pin id="212" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inBuffer3x3_0_0_addr/12 "/>
</bind>
</comp>

<comp id="215" class="1004" name="inBuffer3x3_0_1_addr_gep_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="16" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="0" index="2" bw="11" slack="0"/>
<pin id="219" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inBuffer3x3_0_1_addr/12 "/>
</bind>
</comp>

<comp id="222" class="1004" name="inBuffer3x3_0_2_addr_gep_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="16" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="0" index="2" bw="11" slack="0"/>
<pin id="226" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inBuffer3x3_0_2_addr/12 "/>
</bind>
</comp>

<comp id="229" class="1004" name="inBuffer3x3_1_0_addr_gep_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="16" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="0" index="2" bw="11" slack="0"/>
<pin id="233" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inBuffer3x3_1_0_addr/12 "/>
</bind>
</comp>

<comp id="236" class="1004" name="inBuffer3x3_1_1_addr_gep_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="16" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="0" index="2" bw="11" slack="0"/>
<pin id="240" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inBuffer3x3_1_1_addr/12 "/>
</bind>
</comp>

<comp id="243" class="1004" name="inBuffer3x3_1_2_addr_gep_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="16" slack="0"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="0" index="2" bw="11" slack="0"/>
<pin id="247" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inBuffer3x3_1_2_addr/12 "/>
</bind>
</comp>

<comp id="250" class="1004" name="inBuffer3x3_2_0_addr_gep_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="16" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="0" index="2" bw="11" slack="0"/>
<pin id="254" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inBuffer3x3_2_0_addr/12 "/>
</bind>
</comp>

<comp id="257" class="1004" name="inBuffer3x3_2_1_addr_gep_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="16" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="0" index="2" bw="11" slack="0"/>
<pin id="261" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inBuffer3x3_2_1_addr/12 "/>
</bind>
</comp>

<comp id="264" class="1004" name="inBuffer3x3_2_2_addr_gep_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="16" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="0" index="2" bw="11" slack="0"/>
<pin id="268" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inBuffer3x3_2_2_addr/12 "/>
</bind>
</comp>

<comp id="271" class="1004" name="grp_access_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="11" slack="3"/>
<pin id="273" dir="0" index="1" bw="16" slack="1"/>
<pin id="274" dir="0" index="2" bw="0" slack="0"/>
<pin id="276" dir="0" index="4" bw="11" slack="0"/>
<pin id="277" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="278" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="275" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="279" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/12 store_ln53/15 "/>
</bind>
</comp>

<comp id="282" class="1004" name="grp_access_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="11" slack="3"/>
<pin id="284" dir="0" index="1" bw="16" slack="1"/>
<pin id="285" dir="0" index="2" bw="0" slack="0"/>
<pin id="287" dir="0" index="4" bw="11" slack="0"/>
<pin id="288" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="289" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="286" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="290" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/12 store_ln53/15 "/>
</bind>
</comp>

<comp id="293" class="1004" name="grp_access_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="11" slack="3"/>
<pin id="295" dir="0" index="1" bw="16" slack="1"/>
<pin id="296" dir="0" index="2" bw="0" slack="0"/>
<pin id="298" dir="0" index="4" bw="11" slack="0"/>
<pin id="299" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="300" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="297" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="301" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/12 store_ln53/15 "/>
</bind>
</comp>

<comp id="304" class="1004" name="grp_access_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="11" slack="3"/>
<pin id="306" dir="0" index="1" bw="16" slack="1"/>
<pin id="307" dir="0" index="2" bw="0" slack="0"/>
<pin id="309" dir="0" index="4" bw="11" slack="0"/>
<pin id="310" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="311" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="308" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="312" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/12 store_ln53/15 "/>
</bind>
</comp>

<comp id="315" class="1004" name="grp_access_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="11" slack="3"/>
<pin id="317" dir="0" index="1" bw="16" slack="1"/>
<pin id="318" dir="0" index="2" bw="0" slack="0"/>
<pin id="320" dir="0" index="4" bw="11" slack="0"/>
<pin id="321" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="322" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="319" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="323" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/12 store_ln53/15 "/>
</bind>
</comp>

<comp id="326" class="1004" name="grp_access_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="11" slack="3"/>
<pin id="328" dir="0" index="1" bw="16" slack="1"/>
<pin id="329" dir="0" index="2" bw="0" slack="0"/>
<pin id="331" dir="0" index="4" bw="11" slack="0"/>
<pin id="332" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="333" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="330" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="334" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/12 store_ln53/15 "/>
</bind>
</comp>

<comp id="337" class="1004" name="grp_access_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="11" slack="3"/>
<pin id="339" dir="0" index="1" bw="16" slack="1"/>
<pin id="340" dir="0" index="2" bw="0" slack="0"/>
<pin id="342" dir="0" index="4" bw="11" slack="0"/>
<pin id="343" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="344" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="341" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="345" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/12 store_ln53/15 "/>
</bind>
</comp>

<comp id="348" class="1004" name="grp_access_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="11" slack="3"/>
<pin id="350" dir="0" index="1" bw="16" slack="1"/>
<pin id="351" dir="0" index="2" bw="0" slack="0"/>
<pin id="353" dir="0" index="4" bw="11" slack="0"/>
<pin id="354" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="355" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="352" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="356" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/12 store_ln53/15 "/>
</bind>
</comp>

<comp id="359" class="1004" name="grp_access_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="11" slack="3"/>
<pin id="361" dir="0" index="1" bw="16" slack="1"/>
<pin id="362" dir="0" index="2" bw="0" slack="0"/>
<pin id="364" dir="0" index="4" bw="11" slack="0"/>
<pin id="365" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="366" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="363" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="367" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/12 store_ln53/15 "/>
</bind>
</comp>

<comp id="370" class="1004" name="zext_ln43_cast_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="8" slack="0"/>
<pin id="372" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43_cast/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="store_ln0_store_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="0"/>
<pin id="376" dir="0" index="1" bw="14" slack="0"/>
<pin id="377" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="379" class="1004" name="store_ln43_store_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="0"/>
<pin id="381" dir="0" index="1" bw="2" slack="0"/>
<pin id="382" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="store_ln0_store_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="0"/>
<pin id="386" dir="0" index="1" bw="13" slack="0"/>
<pin id="387" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="389" class="1004" name="store_ln44_store_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="0"/>
<pin id="391" dir="0" index="1" bw="6" slack="0"/>
<pin id="392" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/1 "/>
</bind>
</comp>

<comp id="394" class="1004" name="store_ln45_store_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="0"/>
<pin id="396" dir="0" index="1" bw="7" slack="0"/>
<pin id="397" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/1 "/>
</bind>
</comp>

<comp id="399" class="1004" name="indvar_flatten24_load_load_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="13" slack="1"/>
<pin id="401" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten24_load/2 "/>
</bind>
</comp>

<comp id="402" class="1004" name="indvar_flatten37_load_load_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="14" slack="1"/>
<pin id="404" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten37_load/2 "/>
</bind>
</comp>

<comp id="405" class="1004" name="icmp_ln43_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="14" slack="0"/>
<pin id="407" dir="0" index="1" bw="14" slack="0"/>
<pin id="408" dir="1" index="2" bw="1" slack="12"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln43/2 "/>
</bind>
</comp>

<comp id="411" class="1004" name="add_ln43_1_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="14" slack="0"/>
<pin id="413" dir="0" index="1" bw="1" slack="0"/>
<pin id="414" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43_1/2 "/>
</bind>
</comp>

<comp id="417" class="1004" name="w_load_load_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="7" slack="1"/>
<pin id="419" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_load/2 "/>
</bind>
</comp>

<comp id="420" class="1004" name="c_load_load_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="2" slack="1"/>
<pin id="422" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_load/2 "/>
</bind>
</comp>

<comp id="423" class="1004" name="add_ln43_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="2" slack="0"/>
<pin id="425" dir="0" index="1" bw="1" slack="0"/>
<pin id="426" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43/2 "/>
</bind>
</comp>

<comp id="429" class="1004" name="icmp_ln44_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="13" slack="0"/>
<pin id="431" dir="0" index="1" bw="13" slack="0"/>
<pin id="432" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln44/2 "/>
</bind>
</comp>

<comp id="435" class="1004" name="xor_ln43_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="1" slack="0"/>
<pin id="437" dir="0" index="1" bw="1" slack="0"/>
<pin id="438" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln43/2 "/>
</bind>
</comp>

<comp id="441" class="1004" name="icmp_ln45_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="7" slack="0"/>
<pin id="443" dir="0" index="1" bw="7" slack="0"/>
<pin id="444" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45/2 "/>
</bind>
</comp>

<comp id="447" class="1004" name="and_ln43_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="0"/>
<pin id="449" dir="0" index="1" bw="1" slack="0"/>
<pin id="450" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln43/2 "/>
</bind>
</comp>

<comp id="453" class="1004" name="select_ln43_1_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="0"/>
<pin id="455" dir="0" index="1" bw="2" slack="0"/>
<pin id="456" dir="0" index="2" bw="2" slack="0"/>
<pin id="457" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln43_1/2 "/>
</bind>
</comp>

<comp id="461" class="1004" name="or_ln44_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="1" slack="0"/>
<pin id="463" dir="0" index="1" bw="1" slack="0"/>
<pin id="464" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln44/2 "/>
</bind>
</comp>

<comp id="467" class="1004" name="select_ln44_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="1" slack="0"/>
<pin id="469" dir="0" index="1" bw="1" slack="0"/>
<pin id="470" dir="0" index="2" bw="7" slack="0"/>
<pin id="471" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln44/2 "/>
</bind>
</comp>

<comp id="475" class="1004" name="zext_ln43_1_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="2" slack="0"/>
<pin id="477" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43_1/2 "/>
</bind>
</comp>

<comp id="479" class="1004" name="grp_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="7" slack="0"/>
<pin id="481" dir="0" index="1" bw="3" slack="0"/>
<pin id="482" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln45/2 "/>
</bind>
</comp>

<comp id="485" class="1004" name="add_ln45_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="7" slack="0"/>
<pin id="487" dir="0" index="1" bw="1" slack="0"/>
<pin id="488" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln45/2 "/>
</bind>
</comp>

<comp id="491" class="1004" name="add_ln44_1_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="13" slack="0"/>
<pin id="493" dir="0" index="1" bw="1" slack="0"/>
<pin id="494" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44_1/2 "/>
</bind>
</comp>

<comp id="497" class="1004" name="select_ln44_2_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="1" slack="0"/>
<pin id="499" dir="0" index="1" bw="1" slack="0"/>
<pin id="500" dir="0" index="2" bw="13" slack="0"/>
<pin id="501" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln44_2/2 "/>
</bind>
</comp>

<comp id="505" class="1004" name="store_ln43_store_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="14" slack="0"/>
<pin id="507" dir="0" index="1" bw="14" slack="1"/>
<pin id="508" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/2 "/>
</bind>
</comp>

<comp id="510" class="1004" name="store_ln43_store_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="2" slack="0"/>
<pin id="512" dir="0" index="1" bw="2" slack="1"/>
<pin id="513" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/2 "/>
</bind>
</comp>

<comp id="515" class="1004" name="store_ln44_store_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="13" slack="0"/>
<pin id="517" dir="0" index="1" bw="13" slack="1"/>
<pin id="518" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/2 "/>
</bind>
</comp>

<comp id="520" class="1004" name="store_ln45_store_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="7" slack="0"/>
<pin id="522" dir="0" index="1" bw="7" slack="1"/>
<pin id="523" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/2 "/>
</bind>
</comp>

<comp id="525" class="1004" name="h_load_load_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="6" slack="2"/>
<pin id="527" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="h_load/3 "/>
</bind>
</comp>

<comp id="528" class="1004" name="select_ln43_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="1" slack="1"/>
<pin id="530" dir="0" index="1" bw="1" slack="0"/>
<pin id="531" dir="0" index="2" bw="6" slack="0"/>
<pin id="532" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln43/3 "/>
</bind>
</comp>

<comp id="535" class="1004" name="add_ln44_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="6" slack="0"/>
<pin id="537" dir="0" index="1" bw="1" slack="0"/>
<pin id="538" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44/3 "/>
</bind>
</comp>

<comp id="541" class="1004" name="select_ln44_1_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="1" slack="1"/>
<pin id="543" dir="0" index="1" bw="6" slack="0"/>
<pin id="544" dir="0" index="2" bw="6" slack="0"/>
<pin id="545" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln44_1/3 "/>
</bind>
</comp>

<comp id="548" class="1004" name="grp_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="6" slack="0"/>
<pin id="550" dir="0" index="1" bw="3" slack="0"/>
<pin id="551" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln44/3 "/>
</bind>
</comp>

<comp id="554" class="1004" name="store_ln44_store_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="6" slack="0"/>
<pin id="556" dir="0" index="1" bw="6" slack="2"/>
<pin id="557" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/3 "/>
</bind>
</comp>

<comp id="559" class="1004" name="zext_ln44_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="6" slack="1"/>
<pin id="561" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44/4 "/>
</bind>
</comp>

<comp id="562" class="1004" name="zext_ln44_1_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="6" slack="1"/>
<pin id="564" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_1/4 "/>
</bind>
</comp>

<comp id="565" class="1004" name="mul_ln44_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="6" slack="0"/>
<pin id="567" dir="0" index="1" bw="8" slack="0"/>
<pin id="568" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln44/4 "/>
</bind>
</comp>

<comp id="571" class="1004" name="tmp_9_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="5" slack="0"/>
<pin id="573" dir="0" index="1" bw="13" slack="0"/>
<pin id="574" dir="0" index="2" bw="5" slack="0"/>
<pin id="575" dir="0" index="3" bw="5" slack="0"/>
<pin id="576" dir="1" index="4" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="581" class="1004" name="tmp2_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="7" slack="0"/>
<pin id="583" dir="0" index="1" bw="2" slack="3"/>
<pin id="584" dir="0" index="2" bw="2" slack="3"/>
<pin id="585" dir="0" index="3" bw="1" slack="0"/>
<pin id="586" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp2/4 "/>
</bind>
</comp>

<comp id="589" class="1004" name="tmp2_cast_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="7" slack="0"/>
<pin id="591" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp2_cast/4 "/>
</bind>
</comp>

<comp id="593" class="1004" name="tmp3_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="6" slack="0"/>
<pin id="595" dir="0" index="1" bw="1" slack="0"/>
<pin id="596" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/4 "/>
</bind>
</comp>

<comp id="599" class="1004" name="tmp3_cast_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="7" slack="0"/>
<pin id="601" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp3_cast/4 "/>
</bind>
</comp>

<comp id="603" class="1004" name="empty_36_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="7" slack="0"/>
<pin id="605" dir="0" index="1" bw="7" slack="0"/>
<pin id="606" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_36/4 "/>
</bind>
</comp>

<comp id="609" class="1004" name="p_shl5_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="15" slack="0"/>
<pin id="611" dir="0" index="1" bw="9" slack="0"/>
<pin id="612" dir="0" index="2" bw="1" slack="0"/>
<pin id="613" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl5/4 "/>
</bind>
</comp>

<comp id="617" class="1004" name="p_shl5_cast_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="15" slack="0"/>
<pin id="619" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl5_cast/4 "/>
</bind>
</comp>

<comp id="621" class="1004" name="tmp_s_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="6" slack="0"/>
<pin id="623" dir="0" index="1" bw="2" slack="3"/>
<pin id="624" dir="0" index="2" bw="1" slack="0"/>
<pin id="625" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="628" class="1004" name="zext_ln50_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="6" slack="0"/>
<pin id="630" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50/5 "/>
</bind>
</comp>

<comp id="632" class="1004" name="tmp_7_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="3" slack="0"/>
<pin id="634" dir="0" index="1" bw="2" slack="3"/>
<pin id="635" dir="0" index="2" bw="1" slack="0"/>
<pin id="636" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/5 "/>
</bind>
</comp>

<comp id="639" class="1004" name="zext_ln50_1_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="3" slack="0"/>
<pin id="641" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50_1/5 "/>
</bind>
</comp>

<comp id="643" class="1004" name="sub_ln50_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="6" slack="0"/>
<pin id="645" dir="0" index="1" bw="3" slack="0"/>
<pin id="646" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln50/5 "/>
</bind>
</comp>

<comp id="649" class="1004" name="sext_ln43_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="7" slack="0"/>
<pin id="651" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln43/5 "/>
</bind>
</comp>

<comp id="653" class="1004" name="zext_ln50_2_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="5" slack="1"/>
<pin id="655" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50_2/5 "/>
</bind>
</comp>

<comp id="656" class="1004" name="add_ln50_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="7" slack="0"/>
<pin id="658" dir="0" index="1" bw="5" slack="0"/>
<pin id="659" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln50/5 "/>
</bind>
</comp>

<comp id="662" class="1004" name="trunc_ln50_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="8" slack="0"/>
<pin id="664" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln50/5 "/>
</bind>
</comp>

<comp id="666" class="1004" name="tmp_10_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="11" slack="0"/>
<pin id="668" dir="0" index="1" bw="6" slack="0"/>
<pin id="669" dir="0" index="2" bw="1" slack="0"/>
<pin id="670" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/5 "/>
</bind>
</comp>

<comp id="674" class="1004" name="tmp_11_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="10" slack="0"/>
<pin id="676" dir="0" index="1" bw="8" slack="0"/>
<pin id="677" dir="0" index="2" bw="1" slack="0"/>
<pin id="678" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11/5 "/>
</bind>
</comp>

<comp id="682" class="1004" name="sext_ln50_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="10" slack="0"/>
<pin id="684" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln50/5 "/>
</bind>
</comp>

<comp id="686" class="1004" name="sub_ln50_1_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="11" slack="0"/>
<pin id="688" dir="0" index="1" bw="10" slack="0"/>
<pin id="689" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln50_1/5 "/>
</bind>
</comp>

<comp id="692" class="1004" name="p_shl4_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="17" slack="0"/>
<pin id="694" dir="0" index="1" bw="9" slack="1"/>
<pin id="695" dir="0" index="2" bw="1" slack="0"/>
<pin id="696" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4/5 "/>
</bind>
</comp>

<comp id="699" class="1004" name="p_shl4_cast_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="17" slack="0"/>
<pin id="701" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl4_cast/5 "/>
</bind>
</comp>

<comp id="703" class="1004" name="add_ln48_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="18" slack="0"/>
<pin id="705" dir="0" index="1" bw="17" slack="0"/>
<pin id="706" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48/5 "/>
</bind>
</comp>

<comp id="708" class="1004" name="empty_37_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="9" slack="1"/>
<pin id="710" dir="0" index="1" bw="9" slack="0"/>
<pin id="711" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_37/5 "/>
</bind>
</comp>

<comp id="713" class="1004" name="zext_ln45_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="7" slack="3"/>
<pin id="715" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45/5 "/>
</bind>
</comp>

<comp id="716" class="1004" name="zext_ln45_1_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="7" slack="3"/>
<pin id="718" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45_1/5 "/>
</bind>
</comp>

<comp id="719" class="1004" name="mul_ln45_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="7" slack="0"/>
<pin id="721" dir="0" index="1" bw="9" slack="0"/>
<pin id="722" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln45/5 "/>
</bind>
</comp>

<comp id="725" class="1004" name="tmp_12_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="6" slack="0"/>
<pin id="727" dir="0" index="1" bw="15" slack="0"/>
<pin id="728" dir="0" index="2" bw="5" slack="0"/>
<pin id="729" dir="0" index="3" bw="5" slack="0"/>
<pin id="730" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/5 "/>
</bind>
</comp>

<comp id="735" class="1004" name="zext_ln50_3_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="6" slack="0"/>
<pin id="737" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50_3/5 "/>
</bind>
</comp>

<comp id="739" class="1004" name="add_ln50_1_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="11" slack="0"/>
<pin id="741" dir="0" index="1" bw="6" slack="0"/>
<pin id="742" dir="1" index="2" bw="11" slack="7"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln50_1/5 "/>
</bind>
</comp>

<comp id="745" class="1004" name="add_ln47_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="7" slack="0"/>
<pin id="747" dir="0" index="1" bw="1" slack="0"/>
<pin id="748" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln47/5 "/>
</bind>
</comp>

<comp id="751" class="1004" name="sext_ln47_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="8" slack="0"/>
<pin id="753" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln47/5 "/>
</bind>
</comp>

<comp id="755" class="1004" name="add_ln47_1_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="8" slack="0"/>
<pin id="757" dir="0" index="1" bw="8" slack="4"/>
<pin id="758" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln47_1/5 "/>
</bind>
</comp>

<comp id="760" class="1004" name="sext_ln49_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="10" slack="0"/>
<pin id="762" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln49/5 "/>
</bind>
</comp>

<comp id="764" class="1004" name="icmp_ln49_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="10" slack="0"/>
<pin id="766" dir="0" index="1" bw="10" slack="0"/>
<pin id="767" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln49/5 "/>
</bind>
</comp>

<comp id="770" class="1004" name="or_ln49_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="1" slack="0"/>
<pin id="772" dir="0" index="1" bw="1" slack="0"/>
<pin id="773" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln49/5 "/>
</bind>
</comp>

<comp id="776" class="1004" name="add_ln53_1_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="18" slack="0"/>
<pin id="778" dir="0" index="1" bw="10" slack="0"/>
<pin id="779" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53_1/5 "/>
</bind>
</comp>

<comp id="782" class="1004" name="shl_ln_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="19" slack="0"/>
<pin id="784" dir="0" index="1" bw="18" slack="0"/>
<pin id="785" dir="0" index="2" bw="1" slack="0"/>
<pin id="786" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/5 "/>
</bind>
</comp>

<comp id="790" class="1004" name="zext_ln53_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="19" slack="0"/>
<pin id="792" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53/5 "/>
</bind>
</comp>

<comp id="794" class="1004" name="add_ln53_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="19" slack="0"/>
<pin id="796" dir="0" index="1" bw="64" slack="4"/>
<pin id="797" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53/5 "/>
</bind>
</comp>

<comp id="799" class="1004" name="trunc_ln6_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="63" slack="0"/>
<pin id="801" dir="0" index="1" bw="64" slack="0"/>
<pin id="802" dir="0" index="2" bw="1" slack="0"/>
<pin id="803" dir="0" index="3" bw="7" slack="0"/>
<pin id="804" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln6/5 "/>
</bind>
</comp>

<comp id="809" class="1004" name="sext_ln53_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="63" slack="0"/>
<pin id="811" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln53/5 "/>
</bind>
</comp>

<comp id="813" class="1004" name="fm_addr_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="16" slack="0"/>
<pin id="815" dir="0" index="1" bw="63" slack="0"/>
<pin id="816" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fm_addr/5 "/>
</bind>
</comp>

<comp id="819" class="1004" name="trunc_ln44_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="2" slack="0"/>
<pin id="821" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln44/12 "/>
</bind>
</comp>

<comp id="823" class="1004" name="zext_ln50_4_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="11" slack="7"/>
<pin id="825" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50_4/12 "/>
</bind>
</comp>

<comp id="835" class="1004" name="trunc_ln45_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="2" slack="0"/>
<pin id="837" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln45/12 "/>
</bind>
</comp>

<comp id="839" class="1007" name="grp_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="2" slack="0"/>
<pin id="841" dir="0" index="1" bw="16" slack="0"/>
<pin id="842" dir="0" index="2" bw="15" slack="0"/>
<pin id="843" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="empty_35/2 tmp4/4 "/>
</bind>
</comp>

<comp id="848" class="1005" name="w_reg_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="7" slack="0"/>
<pin id="850" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="w "/>
</bind>
</comp>

<comp id="855" class="1005" name="h_reg_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="6" slack="0"/>
<pin id="857" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="h "/>
</bind>
</comp>

<comp id="862" class="1005" name="indvar_flatten24_reg_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="13" slack="0"/>
<pin id="864" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten24 "/>
</bind>
</comp>

<comp id="869" class="1005" name="c_reg_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="2" slack="0"/>
<pin id="871" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="876" class="1005" name="indvar_flatten37_reg_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="14" slack="0"/>
<pin id="878" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten37 "/>
</bind>
</comp>

<comp id="883" class="1005" name="input_feature_map_read_reg_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="64" slack="4"/>
<pin id="885" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="input_feature_map_read "/>
</bind>
</comp>

<comp id="888" class="1005" name="tmp_reg_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="2" slack="3"/>
<pin id="890" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="894" class="1005" name="zext_ln43_cast_reg_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="10" slack="4"/>
<pin id="896" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln43_cast "/>
</bind>
</comp>

<comp id="899" class="1005" name="icmp_ln43_reg_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="1" slack="12"/>
<pin id="901" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln43 "/>
</bind>
</comp>

<comp id="903" class="1005" name="icmp_ln44_reg_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="1" slack="1"/>
<pin id="905" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln44 "/>
</bind>
</comp>

<comp id="908" class="1005" name="and_ln43_reg_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="1" slack="1"/>
<pin id="910" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln43 "/>
</bind>
</comp>

<comp id="913" class="1005" name="select_ln43_1_reg_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="2" slack="3"/>
<pin id="915" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="select_ln43_1 "/>
</bind>
</comp>

<comp id="919" class="1005" name="select_ln44_reg_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="7" slack="1"/>
<pin id="921" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="select_ln44 "/>
</bind>
</comp>

<comp id="926" class="1005" name="zext_ln43_1_reg_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="18" slack="1"/>
<pin id="928" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln43_1 "/>
</bind>
</comp>

<comp id="931" class="1005" name="select_ln44_1_reg_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="6" slack="1"/>
<pin id="933" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="select_ln44_1 "/>
</bind>
</comp>

<comp id="938" class="1005" name="tmp_9_reg_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="5" slack="1"/>
<pin id="940" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="943" class="1005" name="empty_36_reg_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="9" slack="1"/>
<pin id="945" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="empty_36 "/>
</bind>
</comp>

<comp id="949" class="1005" name="p_shl5_cast_reg_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="18" slack="1"/>
<pin id="951" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="p_shl5_cast "/>
</bind>
</comp>

<comp id="954" class="1005" name="add_ln50_1_reg_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="11" slack="7"/>
<pin id="956" dir="1" index="1" bw="11" slack="7"/>
</pin_list>
<bind>
<opset="add_ln50_1 "/>
</bind>
</comp>

<comp id="959" class="1005" name="or_ln49_reg_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="1" slack="1"/>
<pin id="961" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln49 "/>
</bind>
</comp>

<comp id="963" class="1005" name="fm_addr_reg_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="16" slack="1"/>
<pin id="965" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="fm_addr "/>
</bind>
</comp>

<comp id="969" class="1005" name="trunc_ln44_reg_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="2" slack="3"/>
<pin id="971" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln44 "/>
</bind>
</comp>

<comp id="973" class="1005" name="inBuffer3x3_0_0_addr_reg_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="11" slack="3"/>
<pin id="975" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="inBuffer3x3_0_0_addr "/>
</bind>
</comp>

<comp id="978" class="1005" name="inBuffer3x3_0_1_addr_reg_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="11" slack="3"/>
<pin id="980" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="inBuffer3x3_0_1_addr "/>
</bind>
</comp>

<comp id="983" class="1005" name="inBuffer3x3_0_2_addr_reg_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="11" slack="3"/>
<pin id="985" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="inBuffer3x3_0_2_addr "/>
</bind>
</comp>

<comp id="988" class="1005" name="inBuffer3x3_1_0_addr_reg_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="11" slack="3"/>
<pin id="990" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="inBuffer3x3_1_0_addr "/>
</bind>
</comp>

<comp id="993" class="1005" name="inBuffer3x3_1_1_addr_reg_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="11" slack="3"/>
<pin id="995" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="inBuffer3x3_1_1_addr "/>
</bind>
</comp>

<comp id="998" class="1005" name="inBuffer3x3_1_2_addr_reg_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="11" slack="3"/>
<pin id="1000" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="inBuffer3x3_1_2_addr "/>
</bind>
</comp>

<comp id="1003" class="1005" name="inBuffer3x3_2_0_addr_reg_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="11" slack="3"/>
<pin id="1005" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="inBuffer3x3_2_0_addr "/>
</bind>
</comp>

<comp id="1008" class="1005" name="inBuffer3x3_2_1_addr_reg_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="11" slack="3"/>
<pin id="1010" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="inBuffer3x3_2_1_addr "/>
</bind>
</comp>

<comp id="1013" class="1005" name="inBuffer3x3_2_2_addr_reg_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="11" slack="3"/>
<pin id="1015" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="inBuffer3x3_2_2_addr "/>
</bind>
</comp>

<comp id="1018" class="1005" name="trunc_ln45_reg_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="2" slack="3"/>
<pin id="1020" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln45 "/>
</bind>
</comp>

<comp id="1022" class="1005" name="fm_addr_read_reg_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="16" slack="1"/>
<pin id="1024" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="fm_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="161"><net_src comp="26" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="26" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="26" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="26" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="26" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="182"><net_src comp="28" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="6" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="30" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="4" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="32" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="2" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="201"><net_src comp="140" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="26" pin="0"/><net_sink comp="196" pin=2"/></net>

<net id="207"><net_src comp="156" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="213"><net_src comp="8" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="152" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="220"><net_src comp="10" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="152" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="227"><net_src comp="12" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="152" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="234"><net_src comp="14" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="152" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="241"><net_src comp="16" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="152" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="248"><net_src comp="18" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="152" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="255"><net_src comp="20" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="152" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="262"><net_src comp="22" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="263"><net_src comp="152" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="269"><net_src comp="24" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="152" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="280"><net_src comp="154" pin="0"/><net_sink comp="271" pin=4"/></net>

<net id="281"><net_src comp="236" pin="3"/><net_sink comp="271" pin=2"/></net>

<net id="291"><net_src comp="154" pin="0"/><net_sink comp="282" pin=4"/></net>

<net id="292"><net_src comp="229" pin="3"/><net_sink comp="282" pin=2"/></net>

<net id="302"><net_src comp="154" pin="0"/><net_sink comp="293" pin=4"/></net>

<net id="303"><net_src comp="243" pin="3"/><net_sink comp="293" pin=2"/></net>

<net id="313"><net_src comp="154" pin="0"/><net_sink comp="304" pin=4"/></net>

<net id="314"><net_src comp="215" pin="3"/><net_sink comp="304" pin=2"/></net>

<net id="324"><net_src comp="154" pin="0"/><net_sink comp="315" pin=4"/></net>

<net id="325"><net_src comp="208" pin="3"/><net_sink comp="315" pin=2"/></net>

<net id="335"><net_src comp="154" pin="0"/><net_sink comp="326" pin=4"/></net>

<net id="336"><net_src comp="222" pin="3"/><net_sink comp="326" pin=2"/></net>

<net id="346"><net_src comp="154" pin="0"/><net_sink comp="337" pin=4"/></net>

<net id="347"><net_src comp="257" pin="3"/><net_sink comp="337" pin=2"/></net>

<net id="357"><net_src comp="154" pin="0"/><net_sink comp="348" pin=4"/></net>

<net id="358"><net_src comp="250" pin="3"/><net_sink comp="348" pin=2"/></net>

<net id="368"><net_src comp="154" pin="0"/><net_sink comp="359" pin=4"/></net>

<net id="369"><net_src comp="264" pin="3"/><net_sink comp="359" pin=2"/></net>

<net id="373"><net_src comp="184" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="378"><net_src comp="50" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="383"><net_src comp="52" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="388"><net_src comp="54" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="393"><net_src comp="56" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="398"><net_src comp="58" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="409"><net_src comp="402" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="62" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="415"><net_src comp="402" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="64" pin="0"/><net_sink comp="411" pin=1"/></net>

<net id="427"><net_src comp="420" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="66" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="433"><net_src comp="399" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="68" pin="0"/><net_sink comp="429" pin=1"/></net>

<net id="439"><net_src comp="429" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="70" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="445"><net_src comp="417" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="72" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="451"><net_src comp="441" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="435" pin="2"/><net_sink comp="447" pin=1"/></net>

<net id="458"><net_src comp="429" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="459"><net_src comp="423" pin="2"/><net_sink comp="453" pin=1"/></net>

<net id="460"><net_src comp="420" pin="1"/><net_sink comp="453" pin=2"/></net>

<net id="465"><net_src comp="447" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="466"><net_src comp="429" pin="2"/><net_sink comp="461" pin=1"/></net>

<net id="472"><net_src comp="461" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="473"><net_src comp="58" pin="0"/><net_sink comp="467" pin=1"/></net>

<net id="474"><net_src comp="417" pin="1"/><net_sink comp="467" pin=2"/></net>

<net id="478"><net_src comp="453" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="483"><net_src comp="467" pin="3"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="76" pin="0"/><net_sink comp="479" pin=1"/></net>

<net id="489"><net_src comp="467" pin="3"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="78" pin="0"/><net_sink comp="485" pin=1"/></net>

<net id="495"><net_src comp="399" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="80" pin="0"/><net_sink comp="491" pin=1"/></net>

<net id="502"><net_src comp="429" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="503"><net_src comp="80" pin="0"/><net_sink comp="497" pin=1"/></net>

<net id="504"><net_src comp="491" pin="2"/><net_sink comp="497" pin=2"/></net>

<net id="509"><net_src comp="411" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="514"><net_src comp="453" pin="3"/><net_sink comp="510" pin=0"/></net>

<net id="519"><net_src comp="497" pin="3"/><net_sink comp="515" pin=0"/></net>

<net id="524"><net_src comp="485" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="533"><net_src comp="56" pin="0"/><net_sink comp="528" pin=1"/></net>

<net id="534"><net_src comp="525" pin="1"/><net_sink comp="528" pin=2"/></net>

<net id="539"><net_src comp="528" pin="3"/><net_sink comp="535" pin=0"/></net>

<net id="540"><net_src comp="82" pin="0"/><net_sink comp="535" pin=1"/></net>

<net id="546"><net_src comp="535" pin="2"/><net_sink comp="541" pin=1"/></net>

<net id="547"><net_src comp="528" pin="3"/><net_sink comp="541" pin=2"/></net>

<net id="552"><net_src comp="541" pin="3"/><net_sink comp="548" pin=0"/></net>

<net id="553"><net_src comp="84" pin="0"/><net_sink comp="548" pin=1"/></net>

<net id="558"><net_src comp="541" pin="3"/><net_sink comp="554" pin=0"/></net>

<net id="569"><net_src comp="562" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="570"><net_src comp="86" pin="0"/><net_sink comp="565" pin=1"/></net>

<net id="577"><net_src comp="88" pin="0"/><net_sink comp="571" pin=0"/></net>

<net id="578"><net_src comp="565" pin="2"/><net_sink comp="571" pin=1"/></net>

<net id="579"><net_src comp="90" pin="0"/><net_sink comp="571" pin=2"/></net>

<net id="580"><net_src comp="92" pin="0"/><net_sink comp="571" pin=3"/></net>

<net id="587"><net_src comp="94" pin="0"/><net_sink comp="581" pin=0"/></net>

<net id="588"><net_src comp="96" pin="0"/><net_sink comp="581" pin=3"/></net>

<net id="592"><net_src comp="581" pin="4"/><net_sink comp="589" pin=0"/></net>

<net id="597"><net_src comp="559" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="598"><net_src comp="98" pin="0"/><net_sink comp="593" pin=1"/></net>

<net id="602"><net_src comp="593" pin="2"/><net_sink comp="599" pin=0"/></net>

<net id="607"><net_src comp="599" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="608"><net_src comp="589" pin="1"/><net_sink comp="603" pin=1"/></net>

<net id="614"><net_src comp="100" pin="0"/><net_sink comp="609" pin=0"/></net>

<net id="615"><net_src comp="603" pin="2"/><net_sink comp="609" pin=1"/></net>

<net id="616"><net_src comp="56" pin="0"/><net_sink comp="609" pin=2"/></net>

<net id="620"><net_src comp="609" pin="3"/><net_sink comp="617" pin=0"/></net>

<net id="626"><net_src comp="102" pin="0"/><net_sink comp="621" pin=0"/></net>

<net id="627"><net_src comp="104" pin="0"/><net_sink comp="621" pin=2"/></net>

<net id="631"><net_src comp="621" pin="3"/><net_sink comp="628" pin=0"/></net>

<net id="637"><net_src comp="106" pin="0"/><net_sink comp="632" pin=0"/></net>

<net id="638"><net_src comp="108" pin="0"/><net_sink comp="632" pin=2"/></net>

<net id="642"><net_src comp="632" pin="3"/><net_sink comp="639" pin=0"/></net>

<net id="647"><net_src comp="628" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="648"><net_src comp="639" pin="1"/><net_sink comp="643" pin=1"/></net>

<net id="652"><net_src comp="643" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="660"><net_src comp="649" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="661"><net_src comp="653" pin="1"/><net_sink comp="656" pin=1"/></net>

<net id="665"><net_src comp="656" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="671"><net_src comp="110" pin="0"/><net_sink comp="666" pin=0"/></net>

<net id="672"><net_src comp="662" pin="1"/><net_sink comp="666" pin=1"/></net>

<net id="673"><net_src comp="112" pin="0"/><net_sink comp="666" pin=2"/></net>

<net id="679"><net_src comp="114" pin="0"/><net_sink comp="674" pin=0"/></net>

<net id="680"><net_src comp="656" pin="2"/><net_sink comp="674" pin=1"/></net>

<net id="681"><net_src comp="52" pin="0"/><net_sink comp="674" pin=2"/></net>

<net id="685"><net_src comp="674" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="690"><net_src comp="666" pin="3"/><net_sink comp="686" pin=0"/></net>

<net id="691"><net_src comp="682" pin="1"/><net_sink comp="686" pin=1"/></net>

<net id="697"><net_src comp="116" pin="0"/><net_sink comp="692" pin=0"/></net>

<net id="698"><net_src comp="118" pin="0"/><net_sink comp="692" pin=2"/></net>

<net id="702"><net_src comp="692" pin="3"/><net_sink comp="699" pin=0"/></net>

<net id="707"><net_src comp="699" pin="1"/><net_sink comp="703" pin=1"/></net>

<net id="712"><net_src comp="120" pin="0"/><net_sink comp="708" pin=1"/></net>

<net id="723"><net_src comp="716" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="724"><net_src comp="122" pin="0"/><net_sink comp="719" pin=1"/></net>

<net id="731"><net_src comp="124" pin="0"/><net_sink comp="725" pin=0"/></net>

<net id="732"><net_src comp="719" pin="2"/><net_sink comp="725" pin=1"/></net>

<net id="733"><net_src comp="126" pin="0"/><net_sink comp="725" pin=2"/></net>

<net id="734"><net_src comp="128" pin="0"/><net_sink comp="725" pin=3"/></net>

<net id="738"><net_src comp="725" pin="4"/><net_sink comp="735" pin=0"/></net>

<net id="743"><net_src comp="686" pin="2"/><net_sink comp="739" pin=0"/></net>

<net id="744"><net_src comp="735" pin="1"/><net_sink comp="739" pin=1"/></net>

<net id="749"><net_src comp="713" pin="1"/><net_sink comp="745" pin=0"/></net>

<net id="750"><net_src comp="130" pin="0"/><net_sink comp="745" pin=1"/></net>

<net id="754"><net_src comp="745" pin="2"/><net_sink comp="751" pin=0"/></net>

<net id="759"><net_src comp="751" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="763"><net_src comp="755" pin="2"/><net_sink comp="760" pin=0"/></net>

<net id="768"><net_src comp="755" pin="2"/><net_sink comp="764" pin=0"/></net>

<net id="769"><net_src comp="132" pin="0"/><net_sink comp="764" pin=1"/></net>

<net id="774"><net_src comp="764" pin="2"/><net_sink comp="770" pin=0"/></net>

<net id="775"><net_src comp="708" pin="2"/><net_sink comp="770" pin=1"/></net>

<net id="780"><net_src comp="703" pin="2"/><net_sink comp="776" pin=0"/></net>

<net id="781"><net_src comp="760" pin="1"/><net_sink comp="776" pin=1"/></net>

<net id="787"><net_src comp="134" pin="0"/><net_sink comp="782" pin=0"/></net>

<net id="788"><net_src comp="776" pin="2"/><net_sink comp="782" pin=1"/></net>

<net id="789"><net_src comp="108" pin="0"/><net_sink comp="782" pin=2"/></net>

<net id="793"><net_src comp="782" pin="3"/><net_sink comp="790" pin=0"/></net>

<net id="798"><net_src comp="790" pin="1"/><net_sink comp="794" pin=0"/></net>

<net id="805"><net_src comp="136" pin="0"/><net_sink comp="799" pin=0"/></net>

<net id="806"><net_src comp="794" pin="2"/><net_sink comp="799" pin=1"/></net>

<net id="807"><net_src comp="26" pin="0"/><net_sink comp="799" pin=2"/></net>

<net id="808"><net_src comp="138" pin="0"/><net_sink comp="799" pin=3"/></net>

<net id="812"><net_src comp="799" pin="4"/><net_sink comp="809" pin=0"/></net>

<net id="817"><net_src comp="0" pin="0"/><net_sink comp="813" pin=0"/></net>

<net id="818"><net_src comp="809" pin="1"/><net_sink comp="813" pin=1"/></net>

<net id="822"><net_src comp="548" pin="2"/><net_sink comp="819" pin=0"/></net>

<net id="826"><net_src comp="823" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="828"><net_src comp="823" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="829"><net_src comp="823" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="830"><net_src comp="823" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="831"><net_src comp="823" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="832"><net_src comp="823" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="833"><net_src comp="823" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="834"><net_src comp="823" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="838"><net_src comp="479" pin="2"/><net_sink comp="835" pin=0"/></net>

<net id="844"><net_src comp="475" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="845"><net_src comp="74" pin="0"/><net_sink comp="839" pin=1"/></net>

<net id="846"><net_src comp="617" pin="1"/><net_sink comp="839" pin=2"/></net>

<net id="847"><net_src comp="839" pin="3"/><net_sink comp="703" pin=0"/></net>

<net id="851"><net_src comp="158" pin="1"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="853"><net_src comp="848" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="854"><net_src comp="848" pin="1"/><net_sink comp="520" pin=1"/></net>

<net id="858"><net_src comp="162" pin="1"/><net_sink comp="855" pin=0"/></net>

<net id="859"><net_src comp="855" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="860"><net_src comp="855" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="861"><net_src comp="855" pin="1"/><net_sink comp="554" pin=1"/></net>

<net id="865"><net_src comp="166" pin="1"/><net_sink comp="862" pin=0"/></net>

<net id="866"><net_src comp="862" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="867"><net_src comp="862" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="868"><net_src comp="862" pin="1"/><net_sink comp="515" pin=1"/></net>

<net id="872"><net_src comp="170" pin="1"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="379" pin=1"/></net>

<net id="874"><net_src comp="869" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="875"><net_src comp="869" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="879"><net_src comp="174" pin="1"/><net_sink comp="876" pin=0"/></net>

<net id="880"><net_src comp="876" pin="1"/><net_sink comp="374" pin=1"/></net>

<net id="881"><net_src comp="876" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="882"><net_src comp="876" pin="1"/><net_sink comp="505" pin=1"/></net>

<net id="886"><net_src comp="178" pin="2"/><net_sink comp="883" pin=0"/></net>

<net id="887"><net_src comp="883" pin="1"/><net_sink comp="794" pin=1"/></net>

<net id="891"><net_src comp="190" pin="2"/><net_sink comp="888" pin=0"/></net>

<net id="892"><net_src comp="888" pin="1"/><net_sink comp="581" pin=1"/></net>

<net id="893"><net_src comp="888" pin="1"/><net_sink comp="581" pin=2"/></net>

<net id="897"><net_src comp="370" pin="1"/><net_sink comp="894" pin=0"/></net>

<net id="898"><net_src comp="894" pin="1"/><net_sink comp="755" pin=1"/></net>

<net id="902"><net_src comp="405" pin="2"/><net_sink comp="899" pin=0"/></net>

<net id="906"><net_src comp="429" pin="2"/><net_sink comp="903" pin=0"/></net>

<net id="907"><net_src comp="903" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="911"><net_src comp="447" pin="2"/><net_sink comp="908" pin=0"/></net>

<net id="912"><net_src comp="908" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="916"><net_src comp="453" pin="3"/><net_sink comp="913" pin=0"/></net>

<net id="917"><net_src comp="913" pin="1"/><net_sink comp="621" pin=1"/></net>

<net id="918"><net_src comp="913" pin="1"/><net_sink comp="632" pin=1"/></net>

<net id="922"><net_src comp="467" pin="3"/><net_sink comp="919" pin=0"/></net>

<net id="923"><net_src comp="919" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="924"><net_src comp="919" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="925"><net_src comp="919" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="929"><net_src comp="475" pin="1"/><net_sink comp="926" pin=0"/></net>

<net id="930"><net_src comp="926" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="934"><net_src comp="541" pin="3"/><net_sink comp="931" pin=0"/></net>

<net id="935"><net_src comp="931" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="936"><net_src comp="931" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="937"><net_src comp="931" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="941"><net_src comp="571" pin="4"/><net_sink comp="938" pin=0"/></net>

<net id="942"><net_src comp="938" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="946"><net_src comp="603" pin="2"/><net_sink comp="943" pin=0"/></net>

<net id="947"><net_src comp="943" pin="1"/><net_sink comp="692" pin=1"/></net>

<net id="948"><net_src comp="943" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="952"><net_src comp="617" pin="1"/><net_sink comp="949" pin=0"/></net>

<net id="953"><net_src comp="949" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="957"><net_src comp="739" pin="2"/><net_sink comp="954" pin=0"/></net>

<net id="958"><net_src comp="954" pin="1"/><net_sink comp="823" pin=0"/></net>

<net id="962"><net_src comp="770" pin="2"/><net_sink comp="959" pin=0"/></net>

<net id="966"><net_src comp="813" pin="2"/><net_sink comp="963" pin=0"/></net>

<net id="967"><net_src comp="963" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="968"><net_src comp="963" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="972"><net_src comp="819" pin="1"/><net_sink comp="969" pin=0"/></net>

<net id="976"><net_src comp="208" pin="3"/><net_sink comp="973" pin=0"/></net>

<net id="977"><net_src comp="973" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="981"><net_src comp="215" pin="3"/><net_sink comp="978" pin=0"/></net>

<net id="982"><net_src comp="978" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="986"><net_src comp="222" pin="3"/><net_sink comp="983" pin=0"/></net>

<net id="987"><net_src comp="983" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="991"><net_src comp="229" pin="3"/><net_sink comp="988" pin=0"/></net>

<net id="992"><net_src comp="988" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="996"><net_src comp="236" pin="3"/><net_sink comp="993" pin=0"/></net>

<net id="997"><net_src comp="993" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="1001"><net_src comp="243" pin="3"/><net_sink comp="998" pin=0"/></net>

<net id="1002"><net_src comp="998" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="1006"><net_src comp="250" pin="3"/><net_sink comp="1003" pin=0"/></net>

<net id="1007"><net_src comp="1003" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="1011"><net_src comp="257" pin="3"/><net_sink comp="1008" pin=0"/></net>

<net id="1012"><net_src comp="1008" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="1016"><net_src comp="264" pin="3"/><net_sink comp="1013" pin=0"/></net>

<net id="1017"><net_src comp="1013" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="1021"><net_src comp="835" pin="1"/><net_sink comp="1018" pin=0"/></net>

<net id="1025"><net_src comp="203" pin="2"/><net_sink comp="1022" pin=0"/></net>

<net id="1026"><net_src comp="1022" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="1027"><net_src comp="1022" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="1028"><net_src comp="1022" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="1029"><net_src comp="1022" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="1030"><net_src comp="1022" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="1031"><net_src comp="1022" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="1032"><net_src comp="1022" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="1033"><net_src comp="1022" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="1034"><net_src comp="1022" pin="1"/><net_sink comp="359" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: inBuffer3x3_0_0 | {12 15 }
	Port: inBuffer3x3_0_1 | {12 15 }
	Port: inBuffer3x3_0_2 | {12 15 }
	Port: inBuffer3x3_1_0 | {12 15 }
	Port: inBuffer3x3_1_1 | {12 15 }
	Port: inBuffer3x3_1_2 | {12 15 }
	Port: inBuffer3x3_2_0 | {12 15 }
	Port: inBuffer3x3_2_1 | {12 15 }
	Port: inBuffer3x3_2_2 | {12 15 }
 - Input state : 
	Port: main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3 : fm | {6 7 8 9 10 11 12 13 14 }
	Port: main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3 : empty | {1 }
	Port: main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3 : zext_ln43 | {1 }
	Port: main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3 : input_feature_map | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln43 : 1
		store_ln0 : 1
		store_ln44 : 1
		store_ln45 : 1
	State 2
		icmp_ln43 : 1
		add_ln43_1 : 1
		br_ln43 : 2
		add_ln43 : 1
		icmp_ln44 : 1
		xor_ln43 : 2
		icmp_ln45 : 1
		and_ln43 : 2
		select_ln43_1 : 2
		or_ln44 : 2
		select_ln44 : 2
		zext_ln43_1 : 3
		empty_35 : 4
		urem_ln45 : 3
		add_ln45 : 3
		add_ln44_1 : 1
		select_ln44_2 : 2
		store_ln43 : 2
		store_ln43 : 3
		store_ln44 : 3
		store_ln45 : 4
	State 3
		select_ln43 : 1
		add_ln44 : 2
		select_ln44_1 : 3
		urem_ln44 : 4
		store_ln44 : 4
	State 4
		mul_ln44 : 1
		tmp_9 : 2
		tmp2_cast : 1
		tmp3 : 1
		tmp3_cast : 2
		empty_36 : 3
		p_shl5 : 4
		p_shl5_cast : 5
		tmp4 : 6
	State 5
		zext_ln50 : 1
		zext_ln50_1 : 1
		sub_ln50 : 2
		sext_ln43 : 3
		add_ln50 : 4
		trunc_ln50 : 5
		tmp_10 : 6
		tmp_11 : 5
		sext_ln50 : 6
		sub_ln50_1 : 7
		p_shl4_cast : 1
		add_ln48 : 2
		mul_ln45 : 1
		tmp_12 : 2
		zext_ln50_3 : 3
		add_ln50_1 : 8
		add_ln47 : 1
		sext_ln47 : 2
		add_ln47_1 : 3
		sext_ln49 : 4
		icmp_ln49 : 4
		or_ln49 : 5
		br_ln49 : 5
		add_ln53_1 : 5
		shl_ln : 6
		zext_ln53 : 7
		add_ln53 : 8
		trunc_ln6 : 9
		sext_ln53 : 10
		fm_addr : 11
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		trunc_ln44 : 1
		inBuffer3x3_0_0_addr : 1
		inBuffer3x3_0_1_addr : 1
		inBuffer3x3_0_2_addr : 1
		inBuffer3x3_1_0_addr : 1
		inBuffer3x3_1_1_addr : 1
		inBuffer3x3_1_2_addr : 1
		inBuffer3x3_2_0_addr : 1
		inBuffer3x3_2_1_addr : 1
		inBuffer3x3_2_2_addr : 1
		trunc_ln45 : 1
		switch_ln53 : 2
		switch_ln53 : 2
		switch_ln53 : 2
		switch_ln53 : 2
		switch_ln50 : 2
		switch_ln50 : 2
		store_ln50 : 2
		store_ln50 : 2
		store_ln50 : 2
		switch_ln50 : 2
		store_ln50 : 2
		store_ln50 : 2
		store_ln50 : 2
		switch_ln50 : 2
		store_ln50 : 2
		store_ln50 : 2
		store_ln50 : 2
	State 13
	State 14
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|---------|
| Operation|           Functional Unit          |   DSP   |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|---------|
|   urem   |             grp_fu_479             |    0    |   158   |    87   |
|          |             grp_fu_548             |    0    |   128   |    68   |
|----------|------------------------------------|---------|---------|---------|
|          |          add_ln43_1_fu_411         |    0    |    0    |    21   |
|          |           add_ln43_fu_423          |    0    |    0    |    9    |
|          |           add_ln45_fu_485          |    0    |    0    |    14   |
|          |          add_ln44_1_fu_491         |    0    |    0    |    20   |
|          |           add_ln44_fu_535          |    0    |    0    |    13   |
|          |             tmp3_fu_593            |    0    |    0    |    13   |
|    add   |           empty_36_fu_603          |    0    |    0    |    14   |
|          |           add_ln50_fu_656          |    0    |    0    |    14   |
|          |           add_ln48_fu_703          |    0    |    0    |    25   |
|          |          add_ln50_1_fu_739         |    0    |    0    |    17   |
|          |           add_ln47_fu_745          |    0    |    0    |    14   |
|          |          add_ln47_1_fu_755         |    0    |    0    |    15   |
|          |          add_ln53_1_fu_776         |    0    |    0    |    25   |
|          |           add_ln53_fu_794          |    0    |    0    |    71   |
|----------|------------------------------------|---------|---------|---------|
|    mul   |           mul_ln44_fu_565          |    0    |    0    |    40   |
|          |           mul_ln45_fu_719          |    0    |    0    |    50   |
|----------|------------------------------------|---------|---------|---------|
|          |          icmp_ln43_fu_405          |    0    |    0    |    21   |
|          |          icmp_ln44_fu_429          |    0    |    0    |    20   |
|   icmp   |          icmp_ln45_fu_441          |    0    |    0    |    14   |
|          |           empty_37_fu_708          |    0    |    0    |    16   |
|          |          icmp_ln49_fu_764          |    0    |    0    |    17   |
|----------|------------------------------------|---------|---------|---------|
|          |        select_ln43_1_fu_453        |    0    |    0    |    2    |
|          |         select_ln44_fu_467         |    0    |    0    |    7    |
|  select  |        select_ln44_2_fu_497        |    0    |    0    |    13   |
|          |         select_ln43_fu_528         |    0    |    0    |    6    |
|          |        select_ln44_1_fu_541        |    0    |    0    |    6    |
|----------|------------------------------------|---------|---------|---------|
|    sub   |           sub_ln50_fu_643          |    0    |    0    |    13   |
|          |          sub_ln50_1_fu_686         |    0    |    0    |    17   |
|----------|------------------------------------|---------|---------|---------|
|    or    |           or_ln44_fu_461           |    0    |    0    |    2    |
|          |           or_ln49_fu_770           |    0    |    0    |    2    |
|----------|------------------------------------|---------|---------|---------|
|    xor   |           xor_ln43_fu_435          |    0    |    0    |    2    |
|----------|------------------------------------|---------|---------|---------|
|    and   |           and_ln43_fu_447          |    0    |    0    |    2    |
|----------|------------------------------------|---------|---------|---------|
|  muladd  |             grp_fu_839             |    1    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          | input_feature_map_read_read_fu_178 |    0    |    0    |    0    |
|   read   |     zext_ln43_read_read_fu_184     |    0    |    0    |    0    |
|          |           tmp_read_fu_190          |    0    |    0    |    0    |
|          |      fm_addr_read_read_fu_203      |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|  readreq |         grp_readreq_fu_196         |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |        zext_ln43_cast_fu_370       |    0    |    0    |    0    |
|          |         zext_ln43_1_fu_475         |    0    |    0    |    0    |
|          |          zext_ln44_fu_559          |    0    |    0    |    0    |
|          |         zext_ln44_1_fu_562         |    0    |    0    |    0    |
|          |          tmp2_cast_fu_589          |    0    |    0    |    0    |
|          |          zext_ln50_fu_628          |    0    |    0    |    0    |
|   zext   |         zext_ln50_1_fu_639         |    0    |    0    |    0    |
|          |         zext_ln50_2_fu_653         |    0    |    0    |    0    |
|          |          zext_ln45_fu_713          |    0    |    0    |    0    |
|          |         zext_ln45_1_fu_716         |    0    |    0    |    0    |
|          |         zext_ln50_3_fu_735         |    0    |    0    |    0    |
|          |          zext_ln53_fu_790          |    0    |    0    |    0    |
|          |         zext_ln50_4_fu_823         |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |            tmp_9_fu_571            |    0    |    0    |    0    |
|partselect|            tmp_12_fu_725           |    0    |    0    |    0    |
|          |          trunc_ln6_fu_799          |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |             tmp2_fu_581            |    0    |    0    |    0    |
|          |            p_shl5_fu_609           |    0    |    0    |    0    |
|          |            tmp_s_fu_621            |    0    |    0    |    0    |
|bitconcatenate|            tmp_7_fu_632            |    0    |    0    |    0    |
|          |            tmp_10_fu_666           |    0    |    0    |    0    |
|          |            tmp_11_fu_674           |    0    |    0    |    0    |
|          |            p_shl4_fu_692           |    0    |    0    |    0    |
|          |            shl_ln_fu_782           |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |          tmp3_cast_fu_599          |    0    |    0    |    0    |
|          |         p_shl5_cast_fu_617         |    0    |    0    |    0    |
|          |          sext_ln43_fu_649          |    0    |    0    |    0    |
|   sext   |          sext_ln50_fu_682          |    0    |    0    |    0    |
|          |         p_shl4_cast_fu_699         |    0    |    0    |    0    |
|          |          sext_ln47_fu_751          |    0    |    0    |    0    |
|          |          sext_ln49_fu_760          |    0    |    0    |    0    |
|          |          sext_ln53_fu_809          |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |          trunc_ln50_fu_662         |    0    |    0    |    0    |
|   trunc  |          trunc_ln44_fu_819         |    0    |    0    |    0    |
|          |          trunc_ln45_fu_835         |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|   Total  |                                    |    1    |   286   |   690   |
|----------|------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|      add_ln50_1_reg_954      |   11   |
|       and_ln43_reg_908       |    1   |
|           c_reg_869          |    2   |
|       empty_36_reg_943       |    9   |
|     fm_addr_read_reg_1022    |   16   |
|        fm_addr_reg_963       |   16   |
|           h_reg_855          |    6   |
|       icmp_ln43_reg_899      |    1   |
|       icmp_ln44_reg_903      |    1   |
| inBuffer3x3_0_0_addr_reg_973 |   11   |
| inBuffer3x3_0_1_addr_reg_978 |   11   |
| inBuffer3x3_0_2_addr_reg_983 |   11   |
| inBuffer3x3_1_0_addr_reg_988 |   11   |
| inBuffer3x3_1_1_addr_reg_993 |   11   |
| inBuffer3x3_1_2_addr_reg_998 |   11   |
| inBuffer3x3_2_0_addr_reg_1003|   11   |
| inBuffer3x3_2_1_addr_reg_1008|   11   |
| inBuffer3x3_2_2_addr_reg_1013|   11   |
|   indvar_flatten24_reg_862   |   13   |
|   indvar_flatten37_reg_876   |   14   |
|input_feature_map_read_reg_883|   64   |
|        or_ln49_reg_959       |    1   |
|      p_shl5_cast_reg_949     |   18   |
|     select_ln43_1_reg_913    |    2   |
|     select_ln44_1_reg_931    |    6   |
|      select_ln44_reg_919     |    7   |
|         tmp_9_reg_938        |    5   |
|          tmp_reg_888         |    2   |
|      trunc_ln44_reg_969      |    2   |
|      trunc_ln45_reg_1018     |    2   |
|           w_reg_848          |    7   |
|      zext_ln43_1_reg_926     |   18   |
|    zext_ln43_cast_reg_894    |   10   |
+------------------------------+--------+
|             Total            |   333  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_479 |  p0  |   2  |   7  |   14   ||    9    |
| grp_fu_548 |  p0  |   2  |   6  |   12   ||    9    |
| grp_fu_839 |  p0  |   3  |   2  |    6   ||    14   |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   32   ||  1.525  ||    32   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |   286  |   690  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   32   |
|  Register |    -   |    -   |   333  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    1   |   619  |   722  |
+-----------+--------+--------+--------+--------+
