
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022901    0.000798    0.056790 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019368    0.022990    0.064970    0.121760 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022993    0.000625    0.122385 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006293    0.028612    0.169179    0.291565 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.028612    0.000322    0.291886 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009105    0.054397    0.392525    0.684411 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.054397    0.000373    0.684785 v fanout76/A (sg13g2_buf_8)
     8    0.045793    0.032776    0.094067    0.778852 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.033552    0.003664    0.782515 v _146_/A2 (sg13g2_o21ai_1)
     4    0.024770    0.268885    0.231156    1.013672 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.268921    0.002564    1.016236 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.008308    0.093999    0.150702    1.166937 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.094000    0.000480    1.167418 v _267_/A1 (sg13g2_o21ai_1)
     1    0.004520    0.084233    0.119541    1.286959 ^ _267_/Y (sg13g2_o21ai_1)
                                                         _091_ (net)
                      0.084234    0.000316    1.287275 ^ _270_/A1 (sg13g2_a21oi_1)
     1    0.007467    0.070030    0.094202    1.381476 v _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.070039    0.000789    1.382265 v _273_/A (sg13g2_nor2_1)
     1    0.006294    0.076467    0.089431    1.471696 ^ _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.076500    0.000606    1.472302 ^ _274_/B1 (sg13g2_a22oi_1)
     1    0.005347    0.061764    0.078065    1.550367 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.061764    0.000385    1.550752 v output15/A (sg13g2_buf_2)
     1    0.054343    0.091957    0.150406    1.701158 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.092066    0.002186    1.703344 v sine_out[1] (out)
                                              1.703344   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.703344   data arrival time
---------------------------------------------------------------------------------------------
                                              2.146656   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022901    0.000798    0.056790 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019368    0.022990    0.064970    0.121760 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022993    0.000625    0.122385 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006293    0.028612    0.169179    0.291565 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.028612    0.000322    0.291886 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009105    0.054397    0.392525    0.684411 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.054397    0.000373    0.684785 v fanout76/A (sg13g2_buf_8)
     8    0.045793    0.032776    0.094067    0.778852 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.033552    0.003664    0.782515 v _146_/A2 (sg13g2_o21ai_1)
     4    0.024770    0.268885    0.231156    1.013672 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.268921    0.002564    1.016236 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.008308    0.093999    0.150702    1.166937 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.094000    0.000500    1.167437 v _235_/A2 (sg13g2_o21ai_1)
     1    0.005470    0.096789    0.119408    1.286845 ^ _235_/Y (sg13g2_o21ai_1)
                                                         _060_ (net)
                      0.096790    0.000721    1.287566 ^ _239_/B (sg13g2_and3_1)
     1    0.008520    0.051997    0.155123    1.442689 ^ _239_/X (sg13g2_and3_1)
                                                         _064_ (net)
                      0.052004    0.000640    1.443329 ^ _256_/A2 (sg13g2_a22oi_1)
     1    0.004511    0.069765    0.076601    1.519930 v _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.069765    0.000304    1.520235 v output4/A (sg13g2_buf_2)
     1    0.055301    0.094074    0.153698    1.673932 v output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.094435    0.004494    1.678426 v sine_out[0] (out)
                                              1.678426   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.678426   data arrival time
---------------------------------------------------------------------------------------------
                                              2.171575   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022901    0.000798    0.056790 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019368    0.022990    0.064970    0.121760 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022993    0.000625    0.122385 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006293    0.028612    0.169179    0.291565 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.028612    0.000322    0.291886 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009105    0.054397    0.392525    0.684411 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.054397    0.000373    0.684785 v fanout76/A (sg13g2_buf_8)
     8    0.045793    0.032776    0.094067    0.778852 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.033552    0.003664    0.782515 v _146_/A2 (sg13g2_o21ai_1)
     4    0.024770    0.268885    0.231156    1.013672 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.268905    0.001920    1.015591 ^ _185_/B (sg13g2_nor2_2)
     5    0.027770    0.101569    0.143319    1.158910 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.101763    0.003563    1.162473 v _278_/B (sg13g2_nor2_1)
     1    0.010973    0.115778    0.123430    1.285903 ^ _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.115810    0.001567    1.287470 ^ output33/A (sg13g2_buf_2)
     1    0.052751    0.114569    0.176958    1.464428 ^ output33/X (sg13g2_buf_2)
                                                         sine_out[6] (net)
                      0.114806    0.003786    1.468214 ^ sine_out[6] (out)
                                              1.468214   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.468214   data arrival time
---------------------------------------------------------------------------------------------
                                              2.381786   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022901    0.000798    0.056790 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019368    0.022990    0.064970    0.121760 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022993    0.000625    0.122385 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006293    0.028612    0.169179    0.291565 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.028612    0.000322    0.291886 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009105    0.054397    0.392525    0.684411 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.054397    0.000373    0.684785 v fanout76/A (sg13g2_buf_8)
     8    0.045793    0.032776    0.094067    0.778852 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.033552    0.003664    0.782515 v _146_/A2 (sg13g2_o21ai_1)
     4    0.024770    0.268885    0.231156    1.013672 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.268905    0.001920    1.015591 ^ _185_/B (sg13g2_nor2_2)
     5    0.027770    0.101569    0.143319    1.158910 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.101801    0.003887    1.162797 v _189_/A2 (sg13g2_o21ai_1)
     1    0.003517    0.081639    0.107771    1.270568 ^ _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.081639    0.000265    1.270833 ^ output29/A (sg13g2_buf_2)
     1    0.054509    0.117874    0.165319    1.436152 ^ output29/X (sg13g2_buf_2)
                                                         sine_out[32] (net)
                      0.118110    0.004311    1.440464 ^ sine_out[32] (out)
                                              1.440464   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.440464   data arrival time
---------------------------------------------------------------------------------------------
                                              2.409536   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022901    0.000798    0.056790 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019368    0.022990    0.064970    0.121760 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022993    0.000625    0.122385 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006293    0.028612    0.169179    0.291565 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.028612    0.000322    0.291886 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009105    0.054397    0.392525    0.684411 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.054397    0.000373    0.684785 v fanout76/A (sg13g2_buf_8)
     8    0.045793    0.032776    0.094067    0.778852 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.033552    0.003664    0.782515 v _146_/A2 (sg13g2_o21ai_1)
     4    0.024770    0.268885    0.231156    1.013672 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.268905    0.001920    1.015591 ^ _185_/B (sg13g2_nor2_2)
     5    0.027770    0.101569    0.143319    1.158910 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.101821    0.004043    1.162953 v _186_/A2 (sg13g2_a21oi_1)
     1    0.003778    0.064256    0.101255    1.264208 ^ _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.064256    0.000147    1.264355 ^ output27/A (sg13g2_buf_2)
     1    0.055255    0.119676    0.156497    1.420852 ^ output27/X (sg13g2_buf_2)
                                                         sine_out[30] (net)
                      0.120155    0.006160    1.427012 ^ sine_out[30] (out)
                                              1.427012   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.427012   data arrival time
---------------------------------------------------------------------------------------------
                                              2.422988   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022901    0.000798    0.056790 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019368    0.022990    0.064970    0.121760 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022993    0.000625    0.122385 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006293    0.028612    0.169179    0.291565 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.028612    0.000322    0.291886 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009105    0.054397    0.392525    0.684411 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.054397    0.000373    0.684785 v fanout76/A (sg13g2_buf_8)
     8    0.045793    0.032776    0.094067    0.778852 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.033552    0.003664    0.782515 v _146_/A2 (sg13g2_o21ai_1)
     4    0.024770    0.268885    0.231156    1.013672 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.268934    0.002987    1.016659 ^ _147_/B (sg13g2_nand2_1)
     2    0.009455    0.093320    0.138497    1.155156 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.093323    0.000628    1.155784 v _275_/B (sg13g2_nor2_1)
     1    0.005196    0.072032    0.084322    1.240106 ^ _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.072033    0.000210    1.240316 ^ output30/A (sg13g2_buf_2)
     1    0.054568    0.117437    0.162364    1.402680 ^ output30/X (sg13g2_buf_2)
                                                         sine_out[3] (net)
                      0.117516    0.001757    1.404437 ^ sine_out[3] (out)
                                              1.404437   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.404437   data arrival time
---------------------------------------------------------------------------------------------
                                              2.445563   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022901    0.000798    0.056790 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019368    0.022990    0.064970    0.121760 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022993    0.000625    0.122385 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006293    0.028612    0.169179    0.291565 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.028612    0.000322    0.291886 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009105    0.054397    0.392525    0.684411 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.054397    0.000373    0.684785 v fanout76/A (sg13g2_buf_8)
     8    0.045793    0.032776    0.094067    0.778852 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.033552    0.003664    0.782515 v _146_/A2 (sg13g2_o21ai_1)
     4    0.024770    0.268885    0.231156    1.013672 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.268934    0.002987    1.016659 ^ _147_/B (sg13g2_nand2_1)
     2    0.009455    0.093320    0.138497    1.155156 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.093327    0.000855    1.156011 v _149_/B (sg13g2_nand2_1)
     1    0.010880    0.067364    0.086258    1.242269 ^ _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.067392    0.001088    1.243357 ^ output10/A (sg13g2_buf_2)
     1    0.051739    0.111782    0.156279    1.399636 ^ output10/X (sg13g2_buf_2)
                                                         sine_out[15] (net)
                      0.111849    0.001488    1.401124 ^ sine_out[15] (out)
                                              1.401124   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.401124   data arrival time
---------------------------------------------------------------------------------------------
                                              2.448876   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022901    0.000798    0.056790 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019368    0.022990    0.064970    0.121760 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022993    0.000625    0.122385 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006344    0.036269    0.173828    0.296213 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.036290    0.000322    0.296535 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009391    0.057394    0.383242    0.679777 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.057394    0.000385    0.680163 ^ fanout76/A (sg13g2_buf_8)
     8    0.047024    0.036870    0.090799    0.770961 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.038074    0.005103    0.776065 ^ _128_/A (sg13g2_inv_2)
     5    0.023693    0.045160    0.050755    0.826819 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.045279    0.001926    0.828745 v _163_/A1 (sg13g2_o21ai_1)
     4    0.023865    0.260643    0.236601    1.065346 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.260675    0.002375    1.067721 ^ _164_/A2 (sg13g2_a21oi_1)
     1    0.004784    0.075725    0.128290    1.196011 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.075725    0.000297    1.196308 v output17/A (sg13g2_buf_2)
     1    0.053309    0.091089    0.154881    1.351189 v output17/X (sg13g2_buf_2)
                                                         sine_out[21] (net)
                      0.091349    0.003686    1.354875 v sine_out[21] (out)
                                              1.354875   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.354875   data arrival time
---------------------------------------------------------------------------------------------
                                              2.495125   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022901    0.000798    0.056790 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019368    0.022990    0.064970    0.121760 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022993    0.000625    0.122385 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006344    0.036269    0.173828    0.296213 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.036290    0.000322    0.296535 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009391    0.057394    0.383242    0.679777 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.057394    0.000385    0.680163 ^ fanout76/A (sg13g2_buf_8)
     8    0.047024    0.036870    0.090799    0.770961 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.038074    0.005103    0.776065 ^ _128_/A (sg13g2_inv_2)
     5    0.023693    0.045160    0.050755    0.826819 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.045279    0.001926    0.828745 v _163_/A1 (sg13g2_o21ai_1)
     4    0.023865    0.260643    0.236601    1.065346 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.260675    0.002360    1.067706 ^ _184_/A1 (sg13g2_a21oi_1)
     1    0.004332    0.084244    0.122475    1.190181 v _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.084244    0.000170    1.190351 v output25/A (sg13g2_buf_2)
     1    0.054744    0.092701    0.161805    1.352157 v output25/X (sg13g2_buf_2)
                                                         sine_out[29] (net)
                      0.092753    0.002031    1.354188 v sine_out[29] (out)
                                              1.354188   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.354188   data arrival time
---------------------------------------------------------------------------------------------
                                              2.495812   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022901    0.000798    0.056790 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019368    0.022990    0.064970    0.121760 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022993    0.000625    0.122385 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006344    0.036269    0.173828    0.296213 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.036290    0.000322    0.296535 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009391    0.057394    0.383242    0.679777 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.057394    0.000385    0.680163 ^ fanout76/A (sg13g2_buf_8)
     8    0.047024    0.036870    0.090799    0.770961 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.038074    0.005103    0.776065 ^ _128_/A (sg13g2_inv_2)
     5    0.023693    0.045160    0.050755    0.826819 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.045279    0.001926    0.828745 v _163_/A1 (sg13g2_o21ai_1)
     4    0.023865    0.260643    0.236601    1.065346 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.260665    0.001960    1.067307 ^ _282_/A2 (sg13g2_a21oi_1)
     1    0.003438    0.069309    0.120408    1.187715 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.069309    0.000244    1.187959 v output5/A (sg13g2_buf_2)
     1    0.053254    0.090945    0.151824    1.339783 v output5/X (sg13g2_buf_2)
                                                         sine_out[10] (net)
                      0.091204    0.003659    1.343442 v sine_out[10] (out)
                                              1.343442   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.343442   data arrival time
---------------------------------------------------------------------------------------------
                                              2.506558   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022901    0.000798    0.056790 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019368    0.022990    0.064970    0.121760 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022993    0.000625    0.122385 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006344    0.036269    0.173828    0.296213 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.036290    0.000322    0.296535 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009391    0.057394    0.383242    0.679777 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.057394    0.000385    0.680163 ^ fanout76/A (sg13g2_buf_8)
     8    0.047024    0.036870    0.090799    0.770961 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.038074    0.005103    0.776065 ^ _128_/A (sg13g2_inv_2)
     5    0.023693    0.045160    0.050755    0.826819 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.045279    0.001926    0.828745 v _163_/A1 (sg13g2_o21ai_1)
     4    0.023865    0.260643    0.236601    1.065346 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.260659    0.001715    1.067061 ^ _276_/B (sg13g2_nor2_1)
     1    0.009594    0.078699    0.108279    1.175340 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.078706    0.000801    1.176141 v output31/A (sg13g2_buf_2)
     1    0.054050    0.092212    0.157210    1.333351 v output31/X (sg13g2_buf_2)
                                                         sine_out[4] (net)
                      0.092464    0.003645    1.336996 v sine_out[4] (out)
                                              1.336996   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.336996   data arrival time
---------------------------------------------------------------------------------------------
                                              2.513005   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022901    0.000798    0.056790 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019368    0.022990    0.064970    0.121760 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022993    0.000625    0.122385 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006293    0.028612    0.169179    0.291565 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.028612    0.000322    0.291886 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009105    0.054397    0.392525    0.684411 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.054397    0.000373    0.684785 v fanout76/A (sg13g2_buf_8)
     8    0.045793    0.032776    0.094067    0.778852 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.033552    0.003664    0.782515 v _146_/A2 (sg13g2_o21ai_1)
     4    0.024770    0.268885    0.231156    1.013672 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.268905    0.001951    1.015623 ^ _171_/A (sg13g2_nand2_1)
     1    0.004180    0.074634    0.098977    1.114600 v _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.074634    0.000279    1.114879 v _172_/B (sg13g2_nand2_1)
     1    0.007351    0.051376    0.066439    1.181318 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.051382    0.000524    1.181842 ^ output21/A (sg13g2_buf_2)
     1    0.052990    0.114855    0.148527    1.330369 ^ output21/X (sg13g2_buf_2)
                                                         sine_out[25] (net)
                      0.115043    0.003805    1.334174 ^ sine_out[25] (out)
                                              1.334174   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.334174   data arrival time
---------------------------------------------------------------------------------------------
                                              2.515826   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022902    0.000849    0.056842 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019163    0.022898    0.064844    0.121686 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022906    0.000950    0.122636 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002743    0.019123    0.160599    0.283235 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.019123    0.000109    0.283344 v fanout68/A (sg13g2_buf_2)
     5    0.037106    0.069671    0.107357    0.390701 v fanout68/X (sg13g2_buf_2)
                                                         net68 (net)
                      0.069859    0.002874    0.393575 v fanout67/A (sg13g2_buf_8)
     8    0.041189    0.031295    0.100212    0.493787 v fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.032276    0.004174    0.497961 v _142_/A (sg13g2_or2_1)
     7    0.030724    0.106675    0.178502    0.676462 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.106713    0.001890    0.678353 v _143_/B (sg13g2_nor2_1)
     2    0.010831    0.115288    0.124353    0.802705 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.115294    0.000677    0.803382 ^ _144_/B (sg13g2_nand2_1)
     2    0.008692    0.077866    0.100401    0.903783 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.077899    0.000566    0.904349 v _212_/B (sg13g2_nor2_1)
     2    0.011172    0.113939    0.116710    1.021059 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.113950    0.000922    1.021981 ^ output26/A (sg13g2_buf_2)
     1    0.056166    0.121438    0.180689    1.202671 ^ output26/X (sg13g2_buf_2)
                                                         sine_out[2] (net)
                      0.121680    0.004430    1.207100 ^ sine_out[2] (out)
                                              1.207100   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.207100   data arrival time
---------------------------------------------------------------------------------------------
                                              2.642900   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022901    0.000798    0.056790 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019368    0.022990    0.064970    0.121760 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022993    0.000625    0.122385 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006344    0.036269    0.173828    0.296213 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.036290    0.000322    0.296535 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009391    0.057394    0.383242    0.679777 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.057394    0.000385    0.680163 ^ fanout76/A (sg13g2_buf_8)
     8    0.047024    0.036870    0.090799    0.770961 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.038074    0.005103    0.776065 ^ _128_/A (sg13g2_inv_2)
     5    0.023693    0.045160    0.050755    0.826819 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.045290    0.002005    0.828825 v _138_/A (sg13g2_nor2_1)
     2    0.009296    0.116694    0.099181    0.928005 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.116698    0.000511    0.928517 ^ _139_/A2 (sg13g2_a21oi_1)
     1    0.003265    0.049706    0.088186    1.016702 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.049706    0.000127    1.016830 v output8/A (sg13g2_buf_2)
     1    0.052198    0.088661    0.142608    1.159437 v output8/X (sg13g2_buf_2)
                                                         sine_out[13] (net)
                      0.088692    0.001562    1.161000 v sine_out[13] (out)
                                              1.161000   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.161000   data arrival time
---------------------------------------------------------------------------------------------
                                              2.689000   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022902    0.000849    0.056842 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019163    0.022898    0.064844    0.121686 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022906    0.000950    0.122636 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002743    0.019123    0.160599    0.283235 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.019123    0.000109    0.283344 v fanout68/A (sg13g2_buf_2)
     5    0.037106    0.069671    0.107357    0.390701 v fanout68/X (sg13g2_buf_2)
                                                         net68 (net)
                      0.069859    0.002874    0.393575 v fanout67/A (sg13g2_buf_8)
     8    0.041189    0.031295    0.100212    0.493787 v fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.032276    0.004174    0.497961 v _142_/A (sg13g2_or2_1)
     7    0.030724    0.106675    0.178502    0.676462 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.106713    0.001890    0.678353 v _143_/B (sg13g2_nor2_1)
     2    0.010831    0.115288    0.124353    0.802705 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.115294    0.000677    0.803382 ^ _144_/B (sg13g2_nand2_1)
     2    0.008692    0.077866    0.100401    0.903783 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.077900    0.000611    0.904395 v _145_/B (sg13g2_nand2_1)
     1    0.010167    0.063167    0.077066    0.981460 ^ _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.063205    0.001248    0.982709 ^ output9/A (sg13g2_buf_2)
     1    0.051816    0.111919    0.154286    1.136995 ^ output9/X (sg13g2_buf_2)
                                                         sine_out[14] (net)
                      0.111988    0.001539    1.138534 ^ sine_out[14] (out)
                                              1.138534   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.138534   data arrival time
---------------------------------------------------------------------------------------------
                                              2.711466   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022901    0.000798    0.056790 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019368    0.022990    0.064970    0.121760 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022993    0.000625    0.122385 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006344    0.036269    0.173828    0.296213 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.036290    0.000322    0.296535 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009391    0.057394    0.383242    0.679777 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.057394    0.000385    0.680163 ^ fanout76/A (sg13g2_buf_8)
     8    0.047024    0.036870    0.090799    0.770961 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.038074    0.005103    0.776065 ^ _128_/A (sg13g2_inv_2)
     5    0.023693    0.045160    0.050755    0.826819 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.045290    0.002005    0.828825 v _138_/A (sg13g2_nor2_1)
     2    0.009296    0.116694    0.099181    0.928005 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.116699    0.000606    0.928612 ^ _279_/B (sg13g2_nor2_1)
     1    0.004473    0.038572    0.058861    0.987473 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.038573    0.000293    0.987766 v output34/A (sg13g2_buf_2)
     1    0.053214    0.090726    0.136812    1.124578 v output34/X (sg13g2_buf_2)
                                                         sine_out[7] (net)
                      0.090961    0.003785    1.128363 v sine_out[7] (out)
                                              1.128363   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.128363   data arrival time
---------------------------------------------------------------------------------------------
                                              2.721637   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022901    0.000798    0.056790 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019368    0.022990    0.064970    0.121760 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022995    0.000780    0.122540 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008759    0.035730    0.175190    0.297730 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.035733    0.000356    0.298085 v fanout72/A (sg13g2_buf_8)
     8    0.055364    0.035974    0.088168    0.386254 v fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.037023    0.004724    0.390977 v fanout71/A (sg13g2_buf_8)
     8    0.033566    0.027861    0.082866    0.473844 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.027889    0.001471    0.475314 v _126_/A (sg13g2_inv_1)
     3    0.014481    0.066138    0.062856    0.538170 ^ _126_/Y (sg13g2_inv_1)
                                                         _099_ (net)
                      0.066152    0.000809    0.538979 ^ _161_/B (sg13g2_nand2_1)
     3    0.016461    0.105772    0.118503    0.657482 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.105839    0.001694    0.659176 v _177_/B (sg13g2_nand2_1)
     3    0.015775    0.088693    0.108571    0.767747 ^ _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.088706    0.000915    0.768662 ^ _179_/A (sg13g2_nand2_1)
     2    0.006981    0.060934    0.079987    0.848650 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.060936    0.000403    0.849053 v _281_/B (sg13g2_nor2_1)
     1    0.008377    0.090026    0.093256    0.942309 ^ _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.090042    0.000951    0.943260 ^ output35/A (sg13g2_buf_2)
     1    0.052372    0.113617    0.166907    1.110167 ^ output35/X (sg13g2_buf_2)
                                                         sine_out[8] (net)
                      0.113789    0.003617    1.113784 ^ sine_out[8] (out)
                                              1.113784   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.113784   data arrival time
---------------------------------------------------------------------------------------------
                                              2.736216   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022902    0.000849    0.056842 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019163    0.022898    0.064844    0.121686 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022900    0.000455    0.122141 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.007514    0.040625    0.177158    0.299299 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.040632    0.000532    0.299831 ^ fanout63/A (sg13g2_buf_2)
     5    0.033811    0.078634    0.114642    0.414473 ^ fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.078682    0.001621    0.416094 ^ fanout62/A (sg13g2_buf_1)
     4    0.026820    0.115543    0.150131    0.566225 ^ fanout62/X (sg13g2_buf_1)
                                                         net62 (net)
                      0.115587    0.000612    0.566837 ^ fanout61/A (sg13g2_buf_1)
     4    0.024615    0.106534    0.156538    0.723375 ^ fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.106642    0.002192    0.725567 ^ _181_/A (sg13g2_and2_1)
     4    0.018546    0.086731    0.155197    0.880764 ^ _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.086742    0.001028    0.881792 ^ _187_/B1 (sg13g2_o21ai_1)
     1    0.004642    0.050100    0.066680    0.948472 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.050103    0.000304    0.948776 v output28/A (sg13g2_buf_2)
     1    0.055969    0.094971    0.145119    1.093895 v output28/X (sg13g2_buf_2)
                                                         sine_out[31] (net)
                      0.095263    0.004318    1.098214 v sine_out[31] (out)
                                              1.098214   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.098214   data arrival time
---------------------------------------------------------------------------------------------
                                              2.751786   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022902    0.000849    0.056842 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019163    0.022898    0.064844    0.121686 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022900    0.000455    0.122141 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.007514    0.040625    0.177158    0.299299 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.040632    0.000532    0.299831 ^ fanout63/A (sg13g2_buf_2)
     5    0.033811    0.078634    0.114642    0.414473 ^ fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.078682    0.001621    0.416094 ^ fanout62/A (sg13g2_buf_1)
     4    0.026820    0.115543    0.150131    0.566225 ^ fanout62/X (sg13g2_buf_1)
                                                         net62 (net)
                      0.115587    0.000612    0.566837 ^ fanout61/A (sg13g2_buf_1)
     4    0.024615    0.106534    0.156538    0.723375 ^ fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.106668    0.002579    0.725954 ^ _135_/A (sg13g2_nor2_1)
     1    0.010355    0.056856    0.084262    0.810216 v _135_/Y (sg13g2_nor2_1)
                                                         _105_ (net)
                      0.056889    0.000601    0.810817 v _174_/A (sg13g2_nand2_1)
     1    0.003624    0.043139    0.041705    0.852522 ^ _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.043139    0.000269    0.852790 ^ _175_/B (sg13g2_nand2_1)
     1    0.008446    0.067807    0.074659    0.927449 v _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.067823    0.000825    0.928274 v output22/A (sg13g2_buf_2)
     1    0.053625    0.091495    0.151516    1.079790 v output22/X (sg13g2_buf_2)
                                                         sine_out[26] (net)
                      0.091745    0.003614    1.083404 v sine_out[26] (out)
                                              1.083404   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.083404   data arrival time
---------------------------------------------------------------------------------------------
                                              2.766596   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022902    0.000849    0.056842 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019163    0.022898    0.064844    0.121686 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022900    0.000455    0.122141 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.007514    0.040625    0.177158    0.299299 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.040632    0.000532    0.299831 ^ fanout63/A (sg13g2_buf_2)
     5    0.033811    0.078634    0.114642    0.414473 ^ fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.078682    0.001621    0.416094 ^ fanout62/A (sg13g2_buf_1)
     4    0.026820    0.115543    0.150131    0.566225 ^ fanout62/X (sg13g2_buf_1)
                                                         net62 (net)
                      0.115587    0.000612    0.566837 ^ fanout61/A (sg13g2_buf_1)
     4    0.024615    0.106534    0.156538    0.723375 ^ fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.106644    0.002224    0.725599 ^ _150_/A (sg13g2_and2_1)
     3    0.012092    0.061761    0.135568    0.861167 ^ _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.061762    0.000318    0.861485 ^ _162_/A1 (sg13g2_a21oi_1)
     1    0.004735    0.053477    0.072531    0.934016 v _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.053477    0.000296    0.934311 v output16/A (sg13g2_buf_2)
     1    0.053064    0.090554    0.143975    1.078287 v output16/X (sg13g2_buf_2)
                                                         sine_out[20] (net)
                      0.090806    0.003611    1.081897 v sine_out[20] (out)
                                              1.081897   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.081897   data arrival time
---------------------------------------------------------------------------------------------
                                              2.768103   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022902    0.000849    0.056842 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019163    0.022898    0.064844    0.121686 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022900    0.000455    0.122141 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.007514    0.040625    0.177158    0.299299 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.040632    0.000532    0.299831 ^ fanout63/A (sg13g2_buf_2)
     5    0.033811    0.078634    0.114642    0.414473 ^ fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.078682    0.001621    0.416094 ^ fanout62/A (sg13g2_buf_1)
     4    0.026820    0.115543    0.150131    0.566225 ^ fanout62/X (sg13g2_buf_1)
                                                         net62 (net)
                      0.115587    0.000612    0.566837 ^ fanout61/A (sg13g2_buf_1)
     4    0.024615    0.106534    0.156538    0.723375 ^ fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.106644    0.002224    0.725599 ^ _150_/A (sg13g2_and2_1)
     3    0.012092    0.061761    0.135568    0.861167 ^ _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.061765    0.000523    0.861689 ^ _165_/A1 (sg13g2_a21oi_1)
     1    0.004228    0.052174    0.070230    0.931919 v _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.052175    0.000281    0.932201 v output18/A (sg13g2_buf_2)
     1    0.052492    0.089689    0.142689    1.074889 v output18/X (sg13g2_buf_2)
                                                         sine_out[22] (net)
                      0.089944    0.003615    1.078504 v sine_out[22] (out)
                                              1.078504   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.078504   data arrival time
---------------------------------------------------------------------------------------------
                                              2.771496   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022901    0.000798    0.056790 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019368    0.022990    0.064970    0.121760 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022991    0.000475    0.122236 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.008960    0.046065    0.181434    0.303669 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.046067    0.000364    0.304034 ^ fanout75/A (sg13g2_buf_8)
     6    0.036495    0.031433    0.082210    0.386243 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.031643    0.001753    0.387996 ^ fanout74/A (sg13g2_buf_1)
     4    0.022024    0.097055    0.115994    0.503990 ^ fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.097092    0.001579    0.505569 ^ _137_/B (sg13g2_nand3_1)
     5    0.019870    0.189848    0.199564    0.705133 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.189900    0.000982    0.706116 v _156_/B (sg13g2_nand2b_1)
     2    0.010260    0.084197    0.111513    0.817629 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.084238    0.000674    0.818302 ^ _157_/A2 (sg13g2_a21oi_1)
     1    0.006265    0.060237    0.091613    0.909915 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.060255    0.000709    0.910624 v output13/A (sg13g2_buf_2)
     1    0.051712    0.088011    0.147185    1.057810 v output13/X (sg13g2_buf_2)
                                                         sine_out[18] (net)
                      0.088039    0.001503    1.059313 v sine_out[18] (out)
                                              1.059313   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.059313   data arrival time
---------------------------------------------------------------------------------------------
                                              2.790687   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022901    0.000798    0.056790 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019368    0.022990    0.064970    0.121760 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022995    0.000780    0.122540 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008759    0.035730    0.175190    0.297730 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.035733    0.000356    0.298085 v fanout72/A (sg13g2_buf_8)
     8    0.055364    0.035974    0.088168    0.386254 v fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.037023    0.004724    0.390977 v fanout71/A (sg13g2_buf_8)
     8    0.033566    0.027861    0.082866    0.473844 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.027889    0.001471    0.475314 v _126_/A (sg13g2_inv_1)
     3    0.014481    0.066138    0.062856    0.538170 ^ _126_/Y (sg13g2_inv_1)
                                                         _099_ (net)
                      0.066152    0.000809    0.538979 ^ _161_/B (sg13g2_nand2_1)
     3    0.016461    0.105772    0.118503    0.657482 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.105839    0.001694    0.659176 v _177_/B (sg13g2_nand2_1)
     3    0.015775    0.088693    0.108571    0.767747 ^ _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.088706    0.000915    0.768662 ^ _179_/A (sg13g2_nand2_1)
     2    0.006981    0.060934    0.079987    0.848650 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.060936    0.000425    0.849074 v _180_/B (sg13g2_nand2_1)
     1    0.006430    0.045700    0.058087    0.907161 ^ _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.045701    0.000410    0.907571 ^ output24/A (sg13g2_buf_2)
     1    0.054371    0.117627    0.147529    1.055100 ^ output24/X (sg13g2_buf_2)
                                                         sine_out[28] (net)
                      0.117833    0.004025    1.059124 ^ sine_out[28] (out)
                                              1.059124   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.059124   data arrival time
---------------------------------------------------------------------------------------------
                                              2.790876   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022902    0.000849    0.056842 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019163    0.022898    0.064844    0.121686 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022906    0.000950    0.122636 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002743    0.019123    0.160599    0.283235 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.019123    0.000109    0.283344 v fanout68/A (sg13g2_buf_2)
     5    0.037106    0.069671    0.107357    0.390701 v fanout68/X (sg13g2_buf_2)
                                                         net68 (net)
                      0.069859    0.002874    0.393575 v fanout67/A (sg13g2_buf_8)
     8    0.041189    0.031295    0.100212    0.493787 v fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.032276    0.004174    0.497961 v _142_/A (sg13g2_or2_1)
     7    0.030724    0.106675    0.178502    0.676462 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.106694    0.001420    0.677883 v _168_/B (sg13g2_nor2_1)
     2    0.007405    0.089724    0.101986    0.779869 ^ _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.089724    0.000219    0.780088 ^ _169_/B (sg13g2_nand2_1)
     1    0.006207    0.064783    0.081490    0.861579 v _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.064788    0.000634    0.862213 v _170_/B (sg13g2_nand2_1)
     1    0.003819    0.037396    0.050971    0.913184 ^ _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.037397    0.000381    0.913565 ^ output20/A (sg13g2_buf_2)
     1    0.052461    0.113131    0.142538    1.056103 ^ output20/X (sg13g2_buf_2)
                                                         sine_out[24] (net)
                      0.113194    0.001405    1.057508 ^ sine_out[24] (out)
                                              1.057508   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.057508   data arrival time
---------------------------------------------------------------------------------------------
                                              2.792492   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022902    0.000849    0.056842 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019163    0.022898    0.064844    0.121686 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022900    0.000455    0.122141 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.007514    0.040625    0.177158    0.299299 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.040632    0.000532    0.299831 ^ fanout63/A (sg13g2_buf_2)
     5    0.033811    0.078634    0.114642    0.414473 ^ fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.078682    0.001621    0.416094 ^ fanout62/A (sg13g2_buf_1)
     4    0.026820    0.115543    0.150131    0.566225 ^ fanout62/X (sg13g2_buf_1)
                                                         net62 (net)
                      0.115612    0.001530    0.567755 ^ fanout60/A (sg13g2_buf_8)
     8    0.036112    0.034406    0.112702    0.680457 ^ fanout60/X (sg13g2_buf_8)
                                                         net60 (net)
                      0.034869    0.003867    0.684324 ^ _151_/A (sg13g2_nand2_2)
     5    0.025996    0.088507    0.088090    0.772414 v _151_/Y (sg13g2_nand2_2)
                                                         _117_ (net)
                      0.088530    0.001201    0.773615 v _166_/B (sg13g2_nor2_1)
     1    0.005266    0.077908    0.083172    0.856787 ^ _166_/Y (sg13g2_nor2_1)
                                                         _010_ (net)
                      0.077909    0.000361    0.857148 ^ _167_/B (sg13g2_nor2_1)
     1    0.005837    0.035384    0.053223    0.910371 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.035388    0.000370    0.910741 v output19/A (sg13g2_buf_2)
     1    0.052817    0.090102    0.134908    1.045650 v output19/X (sg13g2_buf_2)
                                                         sine_out[23] (net)
                      0.090325    0.003674    1.049324 v sine_out[23] (out)
                                              1.049324   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.049324   data arrival time
---------------------------------------------------------------------------------------------
                                              2.800676   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022902    0.000849    0.056842 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019163    0.022898    0.064844    0.121686 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022900    0.000455    0.122141 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.007514    0.040625    0.177158    0.299299 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.040632    0.000532    0.299831 ^ fanout63/A (sg13g2_buf_2)
     5    0.033811    0.078634    0.114642    0.414473 ^ fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.078682    0.001621    0.416094 ^ fanout62/A (sg13g2_buf_1)
     4    0.026820    0.115543    0.150131    0.566225 ^ fanout62/X (sg13g2_buf_1)
                                                         net62 (net)
                      0.115612    0.001530    0.567755 ^ fanout60/A (sg13g2_buf_8)
     8    0.036112    0.034406    0.112702    0.680457 ^ fanout60/X (sg13g2_buf_8)
                                                         net60 (net)
                      0.034869    0.003867    0.684324 ^ _151_/A (sg13g2_nand2_2)
     5    0.025996    0.088507    0.088090    0.772414 v _151_/Y (sg13g2_nand2_2)
                                                         _117_ (net)
                      0.088576    0.002055    0.774468 v _159_/B1 (sg13g2_a21oi_1)
     1    0.003236    0.064158    0.082700    0.857168 ^ _159_/Y (sg13g2_a21oi_1)
                                                         _123_ (net)
                      0.064158    0.000129    0.857297 ^ _160_/B (sg13g2_nor2_1)
     1    0.007434    0.037507    0.053097    0.910394 v _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.037527    0.000703    0.911098 v output14/A (sg13g2_buf_2)
     1    0.051817    0.088010    0.136307    1.047404 v output14/X (sg13g2_buf_2)
                                                         sine_out[19] (net)
                      0.088041    0.001563    1.048967 v sine_out[19] (out)
                                              1.048967   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.048967   data arrival time
---------------------------------------------------------------------------------------------
                                              2.801033   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022901    0.000798    0.056790 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019368    0.022990    0.064970    0.121760 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022991    0.000475    0.122236 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.008674    0.035484    0.174983    0.297218 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.035487    0.000353    0.297571 v fanout75/A (sg13g2_buf_8)
     6    0.035681    0.028479    0.082459    0.380030 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.028643    0.001713    0.381743 v fanout74/A (sg13g2_buf_1)
     4    0.021601    0.075274    0.106811    0.488554 v fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.075295    0.001183    0.489737 v _140_/A (sg13g2_nor2_2)
     5    0.029188    0.135422    0.144492    0.634229 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.135455    0.001733    0.635962 ^ _152_/B (sg13g2_nor2_2)
     4    0.018927    0.062677    0.087808    0.723770 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.062694    0.000964    0.724734 v _155_/B1 (sg13g2_a221oi_1)
     1    0.004111    0.119847    0.138604    0.863338 ^ _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.119848    0.000161    0.863498 ^ output12/A (sg13g2_buf_2)
     1    0.051675    0.112021    0.178341    1.041839 ^ output12/X (sg13g2_buf_2)
                                                         sine_out[17] (net)
                      0.112041    0.001485    1.043325 ^ sine_out[17] (out)
                                              1.043325   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.043325   data arrival time
---------------------------------------------------------------------------------------------
                                              2.806675   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022901    0.000798    0.056790 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019368    0.022990    0.064970    0.121760 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022991    0.000475    0.122236 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.008960    0.046065    0.181434    0.303669 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.046067    0.000364    0.304034 ^ fanout75/A (sg13g2_buf_8)
     6    0.036495    0.031433    0.082210    0.386243 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.031643    0.001753    0.387996 ^ fanout74/A (sg13g2_buf_1)
     4    0.022024    0.097055    0.115994    0.503990 ^ fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.097092    0.001579    0.505569 ^ _137_/B (sg13g2_nand3_1)
     5    0.019870    0.189848    0.199564    0.705133 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.189900    0.000982    0.706116 v _156_/B (sg13g2_nand2b_1)
     2    0.010260    0.084197    0.111513    0.817629 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.084243    0.000842    0.818471 ^ _176_/A2 (sg13g2_o21ai_1)
     1    0.003437    0.048543    0.070185    0.888656 v _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.048545    0.000135    0.888791 v output23/A (sg13g2_buf_2)
     1    0.054670    0.093050    0.141758    1.030549 v output23/X (sg13g2_buf_2)
                                                         sine_out[27] (net)
                      0.093643    0.006046    1.036595 v sine_out[27] (out)
                                              1.036595   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.036595   data arrival time
---------------------------------------------------------------------------------------------
                                              2.813405   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022902    0.000849    0.056842 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019163    0.022898    0.064844    0.121686 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022900    0.000455    0.122141 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.007427    0.031810    0.171871    0.294012 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.031844    0.000523    0.294535 v fanout63/A (sg13g2_buf_2)
     5    0.033439    0.064362    0.108162    0.402697 v fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.064761    0.004163    0.406860 v fanout59/A (sg13g2_buf_8)
     8    0.035569    0.029410    0.096731    0.503591 v fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.029573    0.002270    0.505861 v _130_/A (sg13g2_nor2_1)
     2    0.014174    0.132009    0.122110    0.627971 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.132033    0.001468    0.629440 ^ _136_/B (sg13g2_nand2b_2)
     4    0.023133    0.097064    0.116443    0.745883 v _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.097127    0.002062    0.747945 v _277_/A (sg13g2_nor2_1)
     1    0.005949    0.072091    0.096180    0.844125 ^ _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.072092    0.000362    0.844487 ^ output32/A (sg13g2_buf_2)
     1    0.053080    0.114456    0.160254    1.004741 ^ output32/X (sg13g2_buf_2)
                                                         sine_out[5] (net)
                      0.114540    0.001839    1.006580 ^ sine_out[5] (out)
                                              1.006580   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.006580   data arrival time
---------------------------------------------------------------------------------------------
                                              2.843420   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022901    0.000798    0.056790 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019368    0.022990    0.064970    0.121760 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022991    0.000475    0.122236 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.008674    0.035484    0.174983    0.297218 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.035487    0.000353    0.297571 v fanout75/A (sg13g2_buf_8)
     6    0.035681    0.028479    0.082459    0.380030 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.028643    0.001713    0.381743 v fanout74/A (sg13g2_buf_1)
     4    0.021601    0.075274    0.106811    0.488554 v fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.075295    0.001183    0.489737 v _140_/A (sg13g2_nor2_2)
     5    0.029188    0.135422    0.144492    0.634229 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.135455    0.001733    0.635962 ^ _152_/B (sg13g2_nor2_2)
     4    0.018927    0.062677    0.087808    0.723770 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.062697    0.001042    0.724812 v _283_/A2 (sg13g2_a21oi_1)
     1    0.005116    0.078581    0.095464    0.820276 ^ _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.078582    0.000326    0.820601 ^ output6/A (sg13g2_buf_2)
     1    0.052791    0.114421    0.161808    0.982410 ^ output6/X (sg13g2_buf_2)
                                                         sine_out[11] (net)
                      0.114595    0.003652    0.986062 ^ sine_out[11] (out)
                                              0.986062   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.986062   data arrival time
---------------------------------------------------------------------------------------------
                                              2.863939   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022902    0.000849    0.056842 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019163    0.022898    0.064844    0.121686 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022900    0.000455    0.122141 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.007427    0.031810    0.171871    0.294012 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.031844    0.000523    0.294535 v fanout63/A (sg13g2_buf_2)
     5    0.033439    0.064362    0.108162    0.402697 v fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.064761    0.004163    0.406860 v fanout59/A (sg13g2_buf_8)
     8    0.035569    0.029410    0.096731    0.503591 v fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.029495    0.001724    0.505315 v _131_/A (sg13g2_or2_1)
     6    0.027315    0.096497    0.169754    0.675069 v _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.096515    0.001324    0.676394 v _280_/B1 (sg13g2_a21oi_1)
     1    0.006032    0.084984    0.103157    0.779551 ^ _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.084984    0.000368    0.779919 ^ output36/A (sg13g2_buf_2)
     1    0.051957    0.112275    0.165241    0.945160 ^ output36/X (sg13g2_buf_2)
                                                         sine_out[9] (net)
                      0.112296    0.001538    0.946698 ^ sine_out[9] (out)
                                              0.946698   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.946698   data arrival time
---------------------------------------------------------------------------------------------
                                              2.903302   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022902    0.000849    0.056842 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019163    0.022898    0.064844    0.121686 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022906    0.000950    0.122636 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002743    0.019123    0.160599    0.283235 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.019123    0.000109    0.283344 v fanout68/A (sg13g2_buf_2)
     5    0.037106    0.069671    0.107357    0.390701 v fanout68/X (sg13g2_buf_2)
                                                         net68 (net)
                      0.069859    0.002874    0.393575 v fanout67/A (sg13g2_buf_8)
     8    0.041189    0.031295    0.100212    0.493787 v fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.032276    0.004174    0.497961 v _142_/A (sg13g2_or2_1)
     7    0.030724    0.106675    0.178502    0.676462 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.106701    0.001603    0.678065 v _148_/A2 (sg13g2_a21oi_1)
     1    0.004570    0.070059    0.107275    0.785341 ^ _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.070060    0.000183    0.785523 ^ output11/A (sg13g2_buf_2)
     1    0.051733    0.112112    0.157790    0.943313 ^ output11/X (sg13g2_buf_2)
                                                         sine_out[16] (net)
                      0.112122    0.001117    0.944430 ^ sine_out[16] (out)
                                              0.944430   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.944430   data arrival time
---------------------------------------------------------------------------------------------
                                              2.905570   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022902    0.000849    0.056842 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019163    0.022898    0.064844    0.121686 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022900    0.000455    0.122141 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.007427    0.031810    0.171871    0.294012 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.031844    0.000523    0.294535 v fanout63/A (sg13g2_buf_2)
     5    0.033439    0.064362    0.108162    0.402697 v fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.064761    0.004163    0.406860 v fanout59/A (sg13g2_buf_8)
     8    0.035569    0.029410    0.096731    0.503591 v fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.029573    0.002270    0.505861 v _130_/A (sg13g2_nor2_1)
     2    0.014174    0.132009    0.122110    0.627971 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.132027    0.001292    0.629264 ^ _284_/A (sg13g2_and2_1)
     1    0.006052    0.040289    0.123859    0.753123 ^ _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.040292    0.000372    0.753495 ^ output7/A (sg13g2_buf_2)
     1    0.052659    0.114140    0.142689    0.896184 ^ output7/X (sg13g2_buf_2)
                                                         sine_out[12] (net)
                      0.114313    0.003630    0.899813 ^ sine_out[12] (out)
                                              0.899813   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.899813   data arrival time
---------------------------------------------------------------------------------------------
                                              2.950187   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022901    0.000798    0.056790 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019368    0.022990    0.064970    0.121760 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022993    0.000625    0.122385 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006344    0.036269    0.173828    0.296213 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.036290    0.000322    0.296535 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009391    0.057394    0.383242    0.679777 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.057394    0.000385    0.680163 ^ fanout76/A (sg13g2_buf_8)
     8    0.047024    0.036870    0.090799    0.770961 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.038074    0.005103    0.776065 ^ _128_/A (sg13g2_inv_2)
     5    0.023693    0.045160    0.050755    0.826819 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.045169    0.000548    0.827367 v _193_/A1 (sg13g2_o21ai_1)
     2    0.009915    0.132929    0.139297    0.966665 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.132929    0.000392    0.967057 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.010466    0.093441    0.126045    1.093102 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.093442    0.000582    1.093684 v _203_/A1 (sg13g2_o21ai_1)
     2    0.011589    0.148511    0.169731    1.263415 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.148516    0.000658    1.264072 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.012365    0.103000    0.141542    1.405615 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.103048    0.000916    1.406531 v _209_/A2 (sg13g2_o21ai_1)
     1    0.008522    0.123950    0.144837    1.551368 ^ _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.123952    0.000673    1.552041 ^ _211_/A (sg13g2_xnor2_1)
     1    0.002587    0.061214    0.116297    1.668338 ^ _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.061214    0.000095    1.668433 ^ _299_/D (sg13g2_dfrbpq_1)
                                              1.668433   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.018386    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000711    5.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    5.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022902    0.000850    5.056842 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019163    0.022898    0.064843    5.121686 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022900    0.000470    5.122155 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.972155   clock uncertainty
                                  0.000000    4.972155   clock reconvergence pessimism
                                 -0.125696    4.846459   library setup time
                                              4.846459   data required time
---------------------------------------------------------------------------------------------
                                              4.846459   data required time
                                             -1.668433   data arrival time
---------------------------------------------------------------------------------------------
                                              3.178026   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022901    0.000798    0.056790 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019368    0.022990    0.064970    0.121760 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022993    0.000625    0.122385 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006344    0.036269    0.173828    0.296213 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.036290    0.000322    0.296535 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009391    0.057394    0.383242    0.679777 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.057394    0.000385    0.680163 ^ fanout76/A (sg13g2_buf_8)
     8    0.047024    0.036870    0.090799    0.770961 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.038074    0.005103    0.776065 ^ _128_/A (sg13g2_inv_2)
     5    0.023693    0.045160    0.050755    0.826819 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.045169    0.000548    0.827367 v _193_/A1 (sg13g2_o21ai_1)
     2    0.009915    0.132929    0.139297    0.966665 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.132929    0.000392    0.967057 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.010466    0.093441    0.126045    1.093102 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.093442    0.000582    1.093684 v _203_/A1 (sg13g2_o21ai_1)
     2    0.011589    0.148511    0.169731    1.263415 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.148516    0.000658    1.264072 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.012365    0.103000    0.141542    1.405615 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.103047    0.000883    1.406498 v _208_/B (sg13g2_xor2_1)
     1    0.002255    0.054488    0.117436    1.523934 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.054488    0.000085    1.524019 v _298_/D (sg13g2_dfrbpq_1)
                                              1.524019   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.018386    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000711    5.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    5.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022902    0.000850    5.056842 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019163    0.022898    0.064843    5.121686 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022900    0.000455    5.122140 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.972141   clock uncertainty
                                  0.000000    4.972141   clock reconvergence pessimism
                                 -0.124309    4.847832   library setup time
                                              4.847832   data required time
---------------------------------------------------------------------------------------------
                                              4.847832   data required time
                                             -1.524019   data arrival time
---------------------------------------------------------------------------------------------
                                              3.323813   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022901    0.000798    0.056790 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019368    0.022990    0.064970    0.121760 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022995    0.000791    0.122551 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.009194    0.036942    0.176128    0.298680 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.036952    0.000565    0.299245 v _127_/A (sg13g2_inv_1)
     1    0.008038    0.042470    0.046717    0.345961 ^ _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.042489    0.000718    0.346679 ^ output3/A (sg13g2_buf_2)
     1    0.052079    0.112851    0.143766    0.490445 ^ output3/X (sg13g2_buf_2)
                                                         signB (net)
                      0.112930    0.002462    0.492907 ^ signB (out)
                                              0.492907   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.492907   data arrival time
---------------------------------------------------------------------------------------------
                                              3.357093   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022901    0.000798    0.056790 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019368    0.022990    0.064970    0.121760 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022995    0.000791    0.122551 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.009348    0.047519    0.182440    0.304991 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.047531    0.000721    0.305712 ^ output2/A (sg13g2_buf_2)
     1    0.050922    0.110537    0.144760    0.450472 ^ output2/X (sg13g2_buf_2)
                                                         sign (net)
                      0.110606    0.002267    0.452739 ^ sign (out)
                                              0.452739   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.452739   data arrival time
---------------------------------------------------------------------------------------------
                                              3.397261   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022901    0.000798    0.056790 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019368    0.022990    0.064970    0.121760 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022993    0.000625    0.122385 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006344    0.036269    0.173828    0.296213 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.036290    0.000322    0.296535 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009391    0.057394    0.383242    0.679777 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.057394    0.000385    0.680163 ^ fanout76/A (sg13g2_buf_8)
     8    0.047024    0.036870    0.090799    0.770961 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.038074    0.005103    0.776065 ^ _128_/A (sg13g2_inv_2)
     5    0.023693    0.045160    0.050755    0.826819 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.045169    0.000548    0.827367 v _193_/A1 (sg13g2_o21ai_1)
     2    0.009915    0.132929    0.139297    0.966665 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.132929    0.000392    0.967057 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.010466    0.093441    0.126045    1.093102 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.093442    0.000582    1.093684 v _203_/A1 (sg13g2_o21ai_1)
     2    0.011589    0.148511    0.169731    1.263415 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.148517    0.000754    1.264168 ^ _204_/B (sg13g2_xor2_1)
     1    0.002204    0.055032    0.127454    1.391623 ^ _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.055033    0.000150    1.391772 ^ _297_/D (sg13g2_dfrbpq_1)
                                              1.391772   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.018386    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000711    5.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    5.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022902    0.000850    5.056842 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019163    0.022898    0.064843    5.121686 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022906    0.000950    5.122636 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.972636   clock uncertainty
                                  0.000000    4.972636   clock reconvergence pessimism
                                 -0.123687    4.848948   library setup time
                                              4.848948   data required time
---------------------------------------------------------------------------------------------
                                              4.848948   data required time
                                             -1.391772   data arrival time
---------------------------------------------------------------------------------------------
                                              3.457176   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022902    0.000849    0.056842 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019163    0.022898    0.064844    0.121686 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022906    0.000950    0.122636 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002743    0.019123    0.160599    0.283235 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.019123    0.000109    0.283344 v fanout68/A (sg13g2_buf_2)
     5    0.037106    0.069671    0.107357    0.390701 v fanout68/X (sg13g2_buf_2)
                                                         net68 (net)
                      0.069859    0.002874    0.393575 v fanout67/A (sg13g2_buf_8)
     8    0.041189    0.031295    0.100212    0.493787 v fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.032276    0.004174    0.497961 v _142_/A (sg13g2_or2_1)
     7    0.030724    0.106675    0.178502    0.676462 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.106713    0.001890    0.678353 v _143_/B (sg13g2_nor2_1)
     2    0.010831    0.115288    0.124353    0.802705 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.115294    0.000677    0.803382 ^ _144_/B (sg13g2_nand2_1)
     2    0.008692    0.077866    0.100401    0.903783 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.077899    0.000566    0.904349 v _212_/B (sg13g2_nor2_1)
     2    0.011172    0.113939    0.116710    1.021059 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.113952    0.000979    1.022038 ^ _213_/C (sg13g2_nand3_1)
     2    0.010733    0.112710    0.148394    1.170433 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.112758    0.000795    1.171228 v _214_/B (sg13g2_xnor2_1)
     1    0.003497    0.042756    0.118731    1.289960 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.042756    0.000195    1.290154 v _300_/D (sg13g2_dfrbpq_1)
                                              1.290154   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.018386    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000711    5.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    5.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022901    0.000798    5.056790 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019368    0.022990    0.064970    5.121760 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022995    0.000791    5.122551 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.972551   clock uncertainty
                                  0.000000    4.972551   clock reconvergence pessimism
                                 -0.120058    4.852493   library setup time
                                              4.852493   data required time
---------------------------------------------------------------------------------------------
                                              4.852493   data required time
                                             -1.290154   data arrival time
---------------------------------------------------------------------------------------------
                                              3.562339   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022902    0.000849    0.056842 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019163    0.022898    0.064844    0.121686 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022906    0.000950    0.122636 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002743    0.019123    0.160599    0.283235 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.019123    0.000109    0.283344 v fanout68/A (sg13g2_buf_2)
     5    0.037106    0.069671    0.107357    0.390701 v fanout68/X (sg13g2_buf_2)
                                                         net68 (net)
                      0.069859    0.002874    0.393575 v fanout67/A (sg13g2_buf_8)
     8    0.041189    0.031295    0.100212    0.493787 v fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.032276    0.004174    0.497961 v _142_/A (sg13g2_or2_1)
     7    0.030724    0.106675    0.178502    0.676462 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.106713    0.001890    0.678353 v _143_/B (sg13g2_nor2_1)
     2    0.010831    0.115288    0.124353    0.802705 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.115294    0.000677    0.803382 ^ _144_/B (sg13g2_nand2_1)
     2    0.008692    0.077866    0.100401    0.903783 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.077899    0.000566    0.904349 v _212_/B (sg13g2_nor2_1)
     2    0.011172    0.113939    0.116710    1.021059 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.113952    0.000979    1.022038 ^ _213_/C (sg13g2_nand3_1)
     2    0.010733    0.112710    0.148394    1.170433 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.112712    0.000713    1.171146 v _218_/B1 (sg13g2_o21ai_1)
     1    0.004694    0.082982    0.069369    1.240515 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.082982    0.000305    1.240820 ^ _219_/A (sg13g2_inv_1)
     1    0.001987    0.025103    0.039453    1.280273 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.025103    0.000131    1.280403 v _301_/D (sg13g2_dfrbpq_1)
                                              1.280403   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.018386    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000711    5.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    5.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022901    0.000798    5.056790 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019368    0.022990    0.064970    5.121760 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022995    0.000791    5.122552 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.972552   clock uncertainty
                                  0.000000    4.972552   clock reconvergence pessimism
                                 -0.113699    4.858853   library setup time
                                              4.858853   data required time
---------------------------------------------------------------------------------------------
                                              4.858853   data required time
                                             -1.280403   data arrival time
---------------------------------------------------------------------------------------------
                                              3.578450   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022901    0.000798    0.056790 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019368    0.022990    0.064970    0.121760 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022993    0.000625    0.122385 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006344    0.036269    0.173828    0.296213 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.036290    0.000322    0.296535 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009391    0.057394    0.383242    0.679777 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.057394    0.000385    0.680163 ^ fanout76/A (sg13g2_buf_8)
     8    0.047024    0.036870    0.090799    0.770961 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.038074    0.005103    0.776065 ^ _128_/A (sg13g2_inv_2)
     5    0.023693    0.045160    0.050755    0.826819 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.045169    0.000548    0.827367 v _193_/A1 (sg13g2_o21ai_1)
     2    0.009915    0.132929    0.139297    0.966665 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.132929    0.000392    0.967057 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.010466    0.093441    0.126045    1.093102 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.093444    0.000690    1.093792 v _200_/A (sg13g2_xor2_1)
     1    0.002856    0.053615    0.120560    1.214353 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.053616    0.000176    1.214529 v _296_/D (sg13g2_dfrbpq_1)
                                              1.214529   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.018386    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000711    5.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    5.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022902    0.000850    5.056842 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019163    0.022898    0.064843    5.121686 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022918    0.001225    5.122910 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.972910   clock uncertainty
                                  0.000000    4.972910   clock reconvergence pessimism
                                 -0.123990    4.848920   library setup time
                                              4.848920   data required time
---------------------------------------------------------------------------------------------
                                              4.848920   data required time
                                             -1.214529   data arrival time
---------------------------------------------------------------------------------------------
                                              3.634392   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022901    0.000798    0.056790 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019368    0.022990    0.064970    0.121760 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022993    0.000625    0.122385 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006344    0.036269    0.173828    0.296213 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.036290    0.000322    0.296535 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009391    0.057394    0.383242    0.679777 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.057394    0.000385    0.680163 ^ fanout76/A (sg13g2_buf_8)
     8    0.047024    0.036870    0.090799    0.770961 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.038074    0.005103    0.776065 ^ _128_/A (sg13g2_inv_2)
     5    0.023693    0.045160    0.050755    0.826819 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.045169    0.000548    0.827367 v _193_/A1 (sg13g2_o21ai_1)
     2    0.009915    0.132929    0.139297    0.966665 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.132929    0.000342    0.967007 ^ _196_/A (sg13g2_xor2_1)
     1    0.002449    0.057183    0.128950    1.095957 ^ _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.057183    0.000170    1.096127 ^ _295_/D (sg13g2_dfrbpq_1)
                                              1.096127   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.018386    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000711    5.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    5.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022901    0.000798    5.056790 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019368    0.022990    0.064970    5.121760 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022995    0.000779    5.122540 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.972540   clock uncertainty
                                  0.000000    4.972540   clock reconvergence pessimism
                                 -0.124373    4.848167   library setup time
                                              4.848167   data required time
---------------------------------------------------------------------------------------------
                                              4.848167   data required time
                                             -1.096127   data arrival time
---------------------------------------------------------------------------------------------
                                              3.752041   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022901    0.000798    0.056790 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019368    0.022990    0.064970    0.121760 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022993    0.000625    0.122385 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006344    0.036269    0.173828    0.296213 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.036290    0.000322    0.296535 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009391    0.057394    0.383242    0.679777 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.057394    0.000385    0.680163 ^ fanout76/A (sg13g2_buf_8)
     8    0.047024    0.036870    0.090799    0.770961 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.038065    0.005080    0.776042 ^ _192_/A (sg13g2_xnor2_1)
     1    0.001581    0.058601    0.082419    0.858461 ^ _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.058601    0.000062    0.858522 ^ _294_/D (sg13g2_dfrbpq_1)
                                              0.858522   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.018386    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000711    5.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    5.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022901    0.000798    5.056790 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019368    0.022990    0.064970    5.121760 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022991    0.000475    5.122236 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.972236   clock uncertainty
                                  0.000000    4.972236   clock reconvergence pessimism
                                 -0.124833    4.847402   library setup time
                                              4.847402   data required time
---------------------------------------------------------------------------------------------
                                              4.847402   data required time
                                             -0.858522   data arrival time
---------------------------------------------------------------------------------------------
                                              3.988880   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018386    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000710    0.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    0.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022901    0.000798    0.056790 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019368    0.022990    0.064970    0.121760 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022993    0.000625    0.122385 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006293    0.028612    0.169179    0.291565 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.028612    0.000322    0.291886 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009105    0.054397    0.392525    0.684411 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.054397    0.000373    0.684785 v fanout76/A (sg13g2_buf_8)
     8    0.045793    0.032776    0.094067    0.778852 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.034067    0.004955    0.783807 v _128_/A (sg13g2_inv_2)
     5    0.023930    0.056628    0.055815    0.839622 ^ _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.056692    0.001573    0.841194 ^ _293_/D (sg13g2_dfrbpq_1)
                                              0.841194   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.018386    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001421    0.000711    5.000710 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021416    0.022892    0.055282    5.055993 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022901    0.000798    5.056790 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019368    0.022990    0.064970    5.121760 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022993    0.000625    5.122386 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.972385   clock uncertainty
                                  0.000000    4.972385   clock reconvergence pessimism
                                 -0.124213    4.848172   library setup time
                                              4.848172   data required time
---------------------------------------------------------------------------------------------
                                              4.848172   data required time
                                             -0.841194   data arrival time
---------------------------------------------------------------------------------------------
                                              4.006977   slack (MET)



