Analysis & Synthesis report for CPU_Design
Fri May 22 19:02:52 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Source assignments for CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated
 13. Parameter Settings for User Entity Instance: LPM_SHIFTREG:acc
 14. Parameter Settings for User Entity Instance: BUSMUX:MUX3
 15. Parameter Settings for User Entity Instance: CPU_RAM:RAM|altsyncram:altsyncram_component
 16. Parameter Settings for User Entity Instance: BUSMUX:MUX1
 17. Parameter Settings for User Entity Instance: BUSMUX:MUX2
 18. Parameter Settings for User Entity Instance: LPM_FF:IR1
 19. Parameter Settings for User Entity Instance: LPM_COUNTER:PC
 20. Parameter Settings for User Entity Instance: LPM_ADD_SUB:ALU
 21. lpm_shiftreg Parameter Settings by Entity Instance
 22. altsyncram Parameter Settings by Entity Instance
 23. Post-Synthesis Netlist Statistics for Top Partition
 24. Elapsed Time Per Partition
 25. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri May 22 19:02:52 2020           ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                   ; CPU_Design                                      ;
; Top-level Entity Name           ; CPU_Design                                      ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 46                                              ;
; Total pins                      ; 79                                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 65,536                                          ;
; Total DSP Blocks                ; 0                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 0                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; CPU_Design         ; CPU_Design         ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-6         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                      ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                        ; Library ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------+---------+
; CPU_RAM.v                        ; yes             ; User Wizard-Generated File             ; C:/Users/huang/OneDrive - Imperial College London/DECA/DECA4/CPU_RAM.v              ;         ;
; CPU_Design.bdf                   ; yes             ; User Block Diagram/Schematic File      ; C:/Users/huang/OneDrive - Imperial College London/DECA/DECA4/CPU_Design.bdf         ;         ;
; statemachine.v                   ; yes             ; User Verilog HDL File                  ; C:/Users/huang/OneDrive - Imperial College London/DECA/DECA4/statemachine.v         ;         ;
; registerx3.bdf                   ; yes             ; User Block Diagram/Schematic File      ; C:/Users/huang/OneDrive - Imperial College London/DECA/DECA4/registerx3.bdf         ;         ;
; Decoder.v                        ; yes             ; User Verilog HDL File                  ; C:/Users/huang/OneDrive - Imperial College London/DECA/DECA4/Decoder.v              ;         ;
; compare.v                        ; yes             ; User Verilog HDL File                  ; C:/Users/huang/OneDrive - Imperial College London/DECA/DECA4/compare.v              ;         ;
; LDI_select.v                     ; yes             ; User Verilog HDL File                  ; C:/Users/huang/OneDrive - Imperial College London/DECA/DECA4/LDI_select.v           ;         ;
; lpm_shiftreg.tdf                 ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                  ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_constant.inc                  ;         ;
; dffeea.inc                       ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/dffeea.inc                        ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/aglobal181.inc                    ;         ;
; busmux.tdf                       ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/busmux.tdf                        ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mux.inc                       ;         ;
; lpm_mux.tdf                      ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mux.tdf                       ;         ;
; muxlut.inc                       ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/muxlut.inc                        ;         ;
; bypassff.inc                     ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/bypassff.inc                      ;         ;
; altshift.inc                     ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altshift.inc                      ;         ;
; db/mux_flc.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/huang/OneDrive - Imperial College London/DECA/DECA4/db/mux_flc.tdf         ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf                    ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc             ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_decode.inc                    ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                     ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altrom.inc                        ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altram.inc                        ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altdpram.inc                      ;         ;
; db/altsyncram_1uo1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/huang/OneDrive - Imperial College London/DECA/DECA4/db/altsyncram_1uo1.tdf ;         ;
; testdata (1).mif                 ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/huang/OneDrive - Imperial College London/DECA/DECA4/testdata (1).mif       ;         ;
; db/mux_blc.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/huang/OneDrive - Imperial College London/DECA/DECA4/db/mux_blc.tdf         ;         ;
; lpm_ff.tdf                       ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_ff.tdf                        ;         ;
; lpm_counter.tdf                  ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_counter.tdf                   ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                   ;         ;
; cmpconst.inc                     ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/cmpconst.inc                      ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_compare.inc                   ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_counter.inc                   ;         ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_counter_stratix.inc           ;         ;
; db/cntr_0gh.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/huang/OneDrive - Imperial College London/DECA/DECA4/db/cntr_0gh.tdf        ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf                   ;         ;
; addcore.inc                      ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/addcore.inc                       ;         ;
; look_add.inc                     ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/look_add.inc                      ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc           ;         ;
; db/add_sub_19d.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/huang/OneDrive - Imperial College London/DECA/DECA4/db/add_sub_19d.tdf     ;         ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimate of Logic utilization (ALMs needed) ; 58          ;
;                                             ;             ;
; Combinational ALUT usage for logic          ; 94          ;
;     -- 7 input functions                    ; 0           ;
;     -- 6 input functions                    ; 5           ;
;     -- 5 input functions                    ; 36          ;
;     -- 4 input functions                    ; 5           ;
;     -- <=3 input functions                  ; 48          ;
;                                             ;             ;
; Dedicated logic registers                   ; 46          ;
;                                             ;             ;
; I/O pins                                    ; 79          ;
; Total MLAB memory bits                      ; 0           ;
; Total block memory bits                     ; 65536       ;
;                                             ;             ;
; Total DSP Blocks                            ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; Clock~input ;
; Maximum fan-out                             ; 62          ;
; Total fan-out                               ; 929         ;
; Average fan-out                             ; 2.96        ;
+---------------------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                          ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                    ; Entity Name     ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------+-----------------+--------------+
; |CPU_Design                               ; 94 (0)              ; 46 (0)                    ; 65536             ; 0          ; 79   ; 0            ; |CPU_Design                                                                            ; CPU_Design      ; work         ;
;    |CPU_RAM:RAM|                          ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |CPU_Design|CPU_RAM:RAM                                                                ; CPU_RAM         ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |CPU_Design|CPU_RAM:RAM|altsyncram:altsyncram_component                                ; altsyncram      ; work         ;
;          |altsyncram_1uo1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |CPU_Design|CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated ; altsyncram_1uo1 ; work         ;
;    |Decoder:inst7|                        ; 14 (14)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU_Design|Decoder:inst7                                                              ; Decoder         ; work         ;
;    |busmux:MUX1|                          ; 12 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU_Design|busmux:MUX1                                                                ; busmux          ; work         ;
;       |lpm_mux:$00000|                    ; 12 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU_Design|busmux:MUX1|lpm_mux:$00000                                                 ; lpm_mux         ; work         ;
;          |mux_blc:auto_generated|         ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU_Design|busmux:MUX1|lpm_mux:$00000|mux_blc:auto_generated                          ; mux_blc         ; work         ;
;    |busmux:MUX2|                          ; 16 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU_Design|busmux:MUX2                                                                ; busmux          ; work         ;
;       |lpm_mux:$00000|                    ; 16 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU_Design|busmux:MUX2|lpm_mux:$00000                                                 ; lpm_mux         ; work         ;
;          |mux_flc:auto_generated|         ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU_Design|busmux:MUX2|lpm_mux:$00000|mux_flc:auto_generated                          ; mux_flc         ; work         ;
;    |compare:inst1|                        ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU_Design|compare:inst1                                                              ; compare         ; work         ;
;    |lpm_add_sub:ALU|                      ; 17 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU_Design|lpm_add_sub:ALU                                                            ; lpm_add_sub     ; work         ;
;       |add_sub_19d:auto_generated|        ; 17 (17)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU_Design|lpm_add_sub:ALU|add_sub_19d:auto_generated                                 ; add_sub_19d     ; work         ;
;    |lpm_counter:PC|                       ; 13 (0)              ; 12 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |CPU_Design|lpm_counter:PC                                                             ; lpm_counter     ; work         ;
;       |cntr_0gh:auto_generated|           ; 13 (13)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |CPU_Design|lpm_counter:PC|cntr_0gh:auto_generated                                     ; cntr_0gh        ; work         ;
;    |lpm_ff:IR1|                           ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |CPU_Design|lpm_ff:IR1                                                                 ; lpm_ff          ; work         ;
;    |lpm_shiftreg:acc|                     ; 16 (16)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |CPU_Design|lpm_shiftreg:acc                                                           ; lpm_shiftreg    ; work         ;
;    |registerx3:inst|                      ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU_Design|registerx3:inst                                                            ; registerx3      ; work         ;
;    |statemachine:statemachine|            ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU_Design|statemachine:statemachine                                                  ; statemachine    ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+------------------+
; Name                                                                                  ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF              ;
+---------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+------------------+
; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 4096         ; 16           ; --           ; --           ; 65536 ; testdata (1).mif ;
+---------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+------------------+


+-----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                     ;
+--------+--------------+---------+--------------+--------------+-------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance         ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------+-----------------+
; Altera ; RAM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |CPU_Design|CPU_RAM:RAM ; CPU_RAM.v       ;
+--------+--------------+---------+--------------+--------------+-------------------------+-----------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 46    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 28    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 28    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------+
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |CPU_Design|lpm_shiftreg:acc|dffs[7] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPM_SHIFTREG:acc ;
+------------------------+-----------+--------------------------+
; Parameter Name         ; Value     ; Type                     ;
+------------------------+-----------+--------------------------+
; LPM_WIDTH              ; 16        ; Untyped                  ;
; LPM_DIRECTION          ; RIGHT     ; Untyped                  ;
; LPM_AVALUE             ; UNUSED    ; Untyped                  ;
; LPM_SVALUE             ; UNUSED    ; Untyped                  ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                  ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE           ;
+------------------------+-----------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: BUSMUX:MUX3 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; WIDTH          ; 16    ; Untyped                         ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_RAM:RAM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                      ;
; WIDTH_A                            ; 16                   ; Signed Integer               ;
; WIDTHAD_A                          ; 12                   ; Signed Integer               ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Untyped                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; testdata (1).mif     ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_1uo1      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: BUSMUX:MUX1 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; WIDTH          ; 12    ; Untyped                         ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: BUSMUX:MUX2 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; WIDTH          ; 16    ; Untyped                         ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPM_FF:IR1 ;
+------------------------+-----------+--------------------+
; Parameter Name         ; Value     ; Type               ;
+------------------------+-----------+--------------------+
; LPM_WIDTH              ; 16        ; Untyped            ;
; LPM_AVALUE             ; UNUSED    ; Untyped            ;
; LPM_SVALUE             ; UNUSED    ; Untyped            ;
; LPM_FFTYPE             ; DFF       ; Untyped            ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped            ;
; CBXI_PARAMETER         ; NOTHING   ; Untyped            ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY         ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY       ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE       ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE     ;
+------------------------+-----------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPM_COUNTER:PC     ;
+------------------------+-------------------+--------------------+
; Parameter Name         ; Value             ; Type               ;
+------------------------+-------------------+--------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY         ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY       ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE       ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE     ;
; LPM_WIDTH              ; 12                ; Untyped            ;
; LPM_DIRECTION          ; DEFAULT           ; Untyped            ;
; LPM_MODULUS            ; 0                 ; Untyped            ;
; LPM_AVALUE             ; UNUSED            ; Untyped            ;
; LPM_SVALUE             ; UNUSED            ; Untyped            ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped            ;
; DEVICE_FAMILY          ; Cyclone V         ; Untyped            ;
; CARRY_CHAIN            ; MANUAL            ; Untyped            ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK ;
; CARRY_CNT_EN           ; SMART             ; Untyped            ;
; LABWIDE_SCLR           ; ON                ; Untyped            ;
; USE_NEW_VERSION        ; TRUE              ; Untyped            ;
; CBXI_PARAMETER         ; cntr_0gh          ; Untyped            ;
+------------------------+-------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPM_ADD_SUB:ALU ;
+------------------------+-------------+-----------------------+
; Parameter Name         ; Value       ; Type                  ;
+------------------------+-------------+-----------------------+
; LPM_WIDTH              ; 16          ; Untyped               ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped               ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped               ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped               ;
; LPM_PIPELINE           ; 0           ; Untyped               ;
; MAXIMIZE_SPEED         ; 5           ; Untyped               ;
; REGISTERED_AT_END      ; 0           ; Untyped               ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped               ;
; USE_CS_BUFFERS         ; 1           ; Untyped               ;
; CARRY_CHAIN            ; MANUAL      ; Untyped               ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH    ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped               ;
; USE_WYS                ; OFF         ; Untyped               ;
; STYLE                  ; FAST        ; Untyped               ;
; CBXI_PARAMETER         ; add_sub_19d ; Untyped               ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE        ;
+------------------------+-------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------+
; lpm_shiftreg Parameter Settings by Entity Instance ;
+----------------------------+-----------------------+
; Name                       ; Value                 ;
+----------------------------+-----------------------+
; Number of entity instances ; 1                     ;
; Entity Instance            ; LPM_SHIFTREG:acc      ;
;     -- LPM_WIDTH           ; 16                    ;
;     -- LPM_DIRECTION       ; RIGHT                 ;
+----------------------------+-----------------------+


+-----------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                        ;
+-------------------------------------------+---------------------------------------------+
; Name                                      ; Value                                       ;
+-------------------------------------------+---------------------------------------------+
; Number of entity instances                ; 1                                           ;
; Entity Instance                           ; CPU_RAM:RAM|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                 ;
;     -- WIDTH_A                            ; 16                                          ;
;     -- NUMWORDS_A                         ; 4096                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                ;
;     -- WIDTH_B                            ; 1                                           ;
;     -- NUMWORDS_B                         ; 1                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
+-------------------------------------------+---------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 46                          ;
;     ENA               ; 16                          ;
;     ENA SLD           ; 12                          ;
;     SLD               ; 16                          ;
;     plain             ; 2                           ;
; arriav_lcell_comb     ; 95                          ;
;     arith             ; 29                          ;
;         1 data inputs ; 13                          ;
;         3 data inputs ; 16                          ;
;     normal            ; 66                          ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 1                           ;
;         3 data inputs ; 17                          ;
;         4 data inputs ; 5                           ;
;         5 data inputs ; 36                          ;
;         6 data inputs ; 5                           ;
; boundary_port         ; 79                          ;
; stratixv_ram_block    ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 5.60                        ;
; Average LUT depth     ; 3.07                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Fri May 22 19:02:40 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU_Design -c CPU_Design
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file cpu_ram.v
    Info (12023): Found entity 1: CPU_RAM File: C:/Users/huang/OneDrive - Imperial College London/DECA/DECA4/CPU_RAM.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file cpu_design.bdf
    Info (12023): Found entity 1: CPU_Design
Info (12021): Found 1 design units, including 1 entities, in source file statemachine.v
    Info (12023): Found entity 1: statemachine File: C:/Users/huang/OneDrive - Imperial College London/DECA/DECA4/statemachine.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file registerx3.bdf
    Info (12023): Found entity 1: registerx3
Info (12021): Found 1 design units, including 1 entities, in source file decoder.v
    Info (12023): Found entity 1: Decoder File: C:/Users/huang/OneDrive - Imperial College London/DECA/DECA4/Decoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file compare.v
    Info (12023): Found entity 1: compare File: C:/Users/huang/OneDrive - Imperial College London/DECA/DECA4/compare.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ldi_select.v
    Info (12023): Found entity 1: LDI_select File: C:/Users/huang/OneDrive - Imperial College London/DECA/DECA4/LDI_select.v Line: 1
Info (12127): Elaborating entity "CPU_Design" for the top level hierarchy
Info (12128): Elaborating entity "statemachine" for hierarchy "statemachine:statemachine"
Info (12128): Elaborating entity "Decoder" for hierarchy "Decoder:inst7"
Warning (10036): Verilog HDL or VHDL warning at Decoder.v(25): object "STP" assigned a value but never read File: C:/Users/huang/OneDrive - Imperial College London/DECA/DECA4/Decoder.v Line: 25
Info (12128): Elaborating entity "compare" for hierarchy "compare:inst1"
Info (12128): Elaborating entity "LPM_SHIFTREG" for hierarchy "LPM_SHIFTREG:acc"
Info (12130): Elaborated megafunction instantiation "LPM_SHIFTREG:acc"
Info (12133): Instantiated megafunction "LPM_SHIFTREG:acc" with the following parameter:
    Info (12134): Parameter "LPM_DIRECTION" = "RIGHT"
    Info (12134): Parameter "LPM_WIDTH" = "16"
Info (12128): Elaborating entity "BUSMUX" for hierarchy "BUSMUX:MUX3"
Info (12130): Elaborated megafunction instantiation "BUSMUX:MUX3"
Info (12133): Instantiated megafunction "BUSMUX:MUX3" with the following parameter:
    Info (12134): Parameter "WIDTH" = "16"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "BUSMUX:MUX3|lpm_mux:$00000" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/busmux.tdf Line: 43
Info (12131): Elaborated megafunction instantiation "BUSMUX:MUX3|lpm_mux:$00000", which is child of megafunction instantiation "BUSMUX:MUX3" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/busmux.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_flc.tdf
    Info (12023): Found entity 1: mux_flc File: C:/Users/huang/OneDrive - Imperial College London/DECA/DECA4/db/mux_flc.tdf Line: 22
Info (12128): Elaborating entity "mux_flc" for hierarchy "BUSMUX:MUX3|lpm_mux:$00000|mux_flc:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mux.tdf Line: 86
Info (12128): Elaborating entity "LDI_select" for hierarchy "LDI_select:inst12"
Info (12128): Elaborating entity "CPU_RAM" for hierarchy "CPU_RAM:RAM"
Info (12128): Elaborating entity "altsyncram" for hierarchy "CPU_RAM:RAM|altsyncram:altsyncram_component" File: C:/Users/huang/OneDrive - Imperial College London/DECA/DECA4/CPU_RAM.v Line: 85
Info (12130): Elaborated megafunction instantiation "CPU_RAM:RAM|altsyncram:altsyncram_component" File: C:/Users/huang/OneDrive - Imperial College London/DECA/DECA4/CPU_RAM.v Line: 85
Info (12133): Instantiated megafunction "CPU_RAM:RAM|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/huang/OneDrive - Imperial College London/DECA/DECA4/CPU_RAM.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "testdata (1).mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[0]|INIT_FILE The value assigned is testdata (1).mif and the valid value list is UNUSED|testdata (1).mif File: C:/Users/huang/OneDrive - Imperial College London/DECA/DECA4/db/altsyncram_1uo1.tdf Line: 445
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[1]|INIT_FILE The value assigned is testdata (1).mif and the valid value list is UNUSED|testdata (1).mif File: C:/Users/huang/OneDrive - Imperial College London/DECA/DECA4/db/altsyncram_1uo1.tdf Line: 448
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[2]|INIT_FILE The value assigned is testdata (1).mif and the valid value list is UNUSED|testdata (1).mif File: C:/Users/huang/OneDrive - Imperial College London/DECA/DECA4/db/altsyncram_1uo1.tdf Line: 451
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[3]|INIT_FILE The value assigned is testdata (1).mif and the valid value list is UNUSED|testdata (1).mif File: C:/Users/huang/OneDrive - Imperial College London/DECA/DECA4/db/altsyncram_1uo1.tdf Line: 454
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[4]|INIT_FILE The value assigned is testdata (1).mif and the valid value list is UNUSED|testdata (1).mif File: C:/Users/huang/OneDrive - Imperial College London/DECA/DECA4/db/altsyncram_1uo1.tdf Line: 457
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[5]|INIT_FILE The value assigned is testdata (1).mif and the valid value list is UNUSED|testdata (1).mif File: C:/Users/huang/OneDrive - Imperial College London/DECA/DECA4/db/altsyncram_1uo1.tdf Line: 460
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[6]|INIT_FILE The value assigned is testdata (1).mif and the valid value list is UNUSED|testdata (1).mif File: C:/Users/huang/OneDrive - Imperial College London/DECA/DECA4/db/altsyncram_1uo1.tdf Line: 463
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[7]|INIT_FILE The value assigned is testdata (1).mif and the valid value list is UNUSED|testdata (1).mif File: C:/Users/huang/OneDrive - Imperial College London/DECA/DECA4/db/altsyncram_1uo1.tdf Line: 466
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[8]|INIT_FILE The value assigned is testdata (1).mif and the valid value list is UNUSED|testdata (1).mif File: C:/Users/huang/OneDrive - Imperial College London/DECA/DECA4/db/altsyncram_1uo1.tdf Line: 469
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[9]|INIT_FILE The value assigned is testdata (1).mif and the valid value list is UNUSED|testdata (1).mif File: C:/Users/huang/OneDrive - Imperial College London/DECA/DECA4/db/altsyncram_1uo1.tdf Line: 472
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[10]|INIT_FILE The value assigned is testdata (1).mif and the valid value list is UNUSED|testdata (1).mif File: C:/Users/huang/OneDrive - Imperial College London/DECA/DECA4/db/altsyncram_1uo1.tdf Line: 475
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[11]|INIT_FILE The value assigned is testdata (1).mif and the valid value list is UNUSED|testdata (1).mif File: C:/Users/huang/OneDrive - Imperial College London/DECA/DECA4/db/altsyncram_1uo1.tdf Line: 478
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[12]|INIT_FILE The value assigned is testdata (1).mif and the valid value list is UNUSED|testdata (1).mif File: C:/Users/huang/OneDrive - Imperial College London/DECA/DECA4/db/altsyncram_1uo1.tdf Line: 481
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[13]|INIT_FILE The value assigned is testdata (1).mif and the valid value list is UNUSED|testdata (1).mif File: C:/Users/huang/OneDrive - Imperial College London/DECA/DECA4/db/altsyncram_1uo1.tdf Line: 484
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[14]|INIT_FILE The value assigned is testdata (1).mif and the valid value list is UNUSED|testdata (1).mif File: C:/Users/huang/OneDrive - Imperial College London/DECA/DECA4/db/altsyncram_1uo1.tdf Line: 487
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[15]|INIT_FILE The value assigned is testdata (1).mif and the valid value list is UNUSED|testdata (1).mif File: C:/Users/huang/OneDrive - Imperial College London/DECA/DECA4/db/altsyncram_1uo1.tdf Line: 490
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1uo1.tdf
    Info (12023): Found entity 1: altsyncram_1uo1 File: C:/Users/huang/OneDrive - Imperial College London/DECA/DECA4/db/altsyncram_1uo1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_1uo1" for hierarchy "CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "BUSMUX" for hierarchy "BUSMUX:MUX1"
Info (12130): Elaborated megafunction instantiation "BUSMUX:MUX1"
Info (12133): Instantiated megafunction "BUSMUX:MUX1" with the following parameter:
    Info (12134): Parameter "WIDTH" = "12"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "BUSMUX:MUX1|lpm_mux:$00000" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/busmux.tdf Line: 43
Info (12131): Elaborated megafunction instantiation "BUSMUX:MUX1|lpm_mux:$00000", which is child of megafunction instantiation "BUSMUX:MUX1" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/busmux.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_blc.tdf
    Info (12023): Found entity 1: mux_blc File: C:/Users/huang/OneDrive - Imperial College London/DECA/DECA4/db/mux_blc.tdf Line: 22
Info (12128): Elaborating entity "mux_blc" for hierarchy "BUSMUX:MUX1|lpm_mux:$00000|mux_blc:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mux.tdf Line: 86
Info (12128): Elaborating entity "LPM_FF" for hierarchy "LPM_FF:IR1"
Info (12130): Elaborated megafunction instantiation "LPM_FF:IR1"
Info (12133): Instantiated megafunction "LPM_FF:IR1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "16"
Info (12128): Elaborating entity "LPM_COUNTER" for hierarchy "LPM_COUNTER:PC"
Info (12130): Elaborated megafunction instantiation "LPM_COUNTER:PC"
Info (12133): Instantiated megafunction "LPM_COUNTER:PC" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "12"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_0gh.tdf
    Info (12023): Found entity 1: cntr_0gh File: C:/Users/huang/OneDrive - Imperial College London/DECA/DECA4/db/cntr_0gh.tdf Line: 25
Info (12128): Elaborating entity "cntr_0gh" for hierarchy "LPM_COUNTER:PC|cntr_0gh:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_counter.tdf Line: 258
Info (12128): Elaborating entity "LPM_ADD_SUB" for hierarchy "LPM_ADD_SUB:ALU"
Info (12130): Elaborated megafunction instantiation "LPM_ADD_SUB:ALU"
Info (12133): Instantiated megafunction "LPM_ADD_SUB:ALU" with the following parameter:
    Info (12134): Parameter "LPM_DIRECTION" = "DEFAULT"
    Info (12134): Parameter "LPM_WIDTH" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_19d.tdf
    Info (12023): Found entity 1: add_sub_19d File: C:/Users/huang/OneDrive - Imperial College London/DECA/DECA4/db/add_sub_19d.tdf Line: 25
Info (12128): Elaborating entity "add_sub_19d" for hierarchy "LPM_ADD_SUB:ALU|add_sub_19d:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "registerx3" for hierarchy "registerx3:inst"
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 205 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 1 input pins
    Info (21059): Implemented 78 output pins
    Info (21061): Implemented 110 logic cells
    Info (21064): Implemented 16 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings
    Info: Peak virtual memory: 4871 megabytes
    Info: Processing ended: Fri May 22 19:02:52 2020
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:23


