strict digraph "" {
	node [label="\N"];
	"Leaf_41:AL"	 [def_var="['sync1']",
		label="Leaf_41:AL"];
	"48:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f4415e11590>",
		fillcolor=springgreen,
		label="48:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"50:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4415e11650>",
		fillcolor=firebrick,
		label="50:NS
sync1 <= sync1 + 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4415e11650>]",
		style=filled,
		typ=NonblockingSubstitution];
	"48:IF" -> "50:NS"	 [cond="['sync1']",
		label="(~&sync1)",
		lineno=48];
	"41:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f4415e11f90>",
		clk_sens=True,
		fillcolor=gold,
		label="41:AL",
		sens="['clk48']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['new_bit_available', 'RcvData', 'end_of_Ethernet_frame', 'sync1']"];
	"41:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f4415e170d0>",
		fillcolor=turquoise,
		label="41:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"41:AL" -> "41:BL"	 [cond="[]",
		lineno=None];
	"43:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4415e11dd0>",
		fillcolor=firebrick,
		label="43:NS
sync1 <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4415e11dd0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"43:NS" -> "Leaf_41:AL"	 [cond="[]",
		lineno=None];
	"42:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f4415e11a50>",
		fillcolor=springgreen,
		label="42:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"42:IF" -> "43:NS"	 [cond="['end_of_Ethernet_frame']",
		label=end_of_Ethernet_frame,
		lineno=42];
	"44:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f4415e11a90>",
		fillcolor=springgreen,
		label="44:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"42:IF" -> "44:IF"	 [cond="['end_of_Ethernet_frame']",
		label="!(end_of_Ethernet_frame)",
		lineno=42];
	"45:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f4415e11ad0>",
		fillcolor=turquoise,
		label="45:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"46:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f4415e11b10>",
		fillcolor=springgreen,
		label="46:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"45:BL" -> "46:IF"	 [cond="[]",
		lineno=None];
	"47:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4415e118d0>",
		fillcolor=firebrick,
		label="47:NS
sync1 <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4415e118d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"47:NS" -> "Leaf_41:AL"	 [cond="[]",
		lineno=None];
	"46:IF" -> "48:IF"	 [cond="['RcvData', 'RcvData']",
		label="!((!((RcvData == 8'h55) || (RcvData == 8'hAA))))",
		lineno=46];
	"46:IF" -> "47:NS"	 [cond="['RcvData', 'RcvData']",
		label="(!((RcvData == 8'h55) || (RcvData == 8'hAA)))",
		lineno=46];
	"44:IF" -> "45:BL"	 [cond="['new_bit_available']",
		label=new_bit_available,
		lineno=44];
	"41:BL" -> "42:IF"	 [cond="[]",
		lineno=None];
	"50:NS" -> "Leaf_41:AL"	 [cond="[]",
		lineno=None];
}
