module part3 (SW, LEDR);

	input [9:0] SW;
	output [9:0] LEDR;
	
	wire [3:0] A, B, S; 
	wire Cin, Cout;
	
	assign LEDR[3:0] = S;
	assign LEDR[4] = S;
	
	
	
endmodule

module FA (a, b, cin, s, cout);

	input a, b, cin;
	output s, cout;
	
	assign s = (a ^ b) ^ cin;
	assign c = (~(a ^ b) & b) | ((a ^ b) & cin);

endmodule