1 -239 -200  19681 800  0 0
2 -239 800  19601 1800  0 0
3 -239 1800  19681 2800  0 0
4 -239 2800  19681 3800  0 0
5 -239 3800  19761 4800  0 0
6 -239 4800  19761 5800  0 0
7 -239 5800  19601 6800  0 0
8 -239 6800  19761 7800  0 0
9 -239 7800  19761 8800  0 0
10 -239 8800  19681 9800  0 0
11 -239 9800  19681 10800  0 0
12 -239 10800  19681 11800  0 0
13 -239 11800  19681 12800  0 0
14 -239 12800  19681 13800  0 0
15 -239 13800  19761 14800  0 0
16 -239 14800  19681 15800  0 0
17 -239 15800  19761 16800  0 0
18 -239 16800  19681 17800  0 0
twpin_clk 881 18000  961 18100  3 -4
twpin_reset 7601 18000  7681 18100  3 -4
twpin_d_in[0] 19961 260  20061 340  6 -2
twpin_d_in[1] 19961 4430  20061 4510  6 -2
twpin_d_in[2] 19961 4630  20061 4710  6 -2
twpin_d_in[3] 19961 5090  20061 5170  6 -2
twpin_d_in[4] 19961 10430  20061 10510  6 -2
twpin_d_in[5] 19961 12430  20061 12510  6 -2
twpin_d_in[6] 19961 12630  20061 12710  6 -2
twpin_d_in[7] 19961 12830  20061 12910  6 -2
twpin_wr_en 18561 18000  18641 18100  3 -4
twpin_rd_en 18801 18000  18881 18100  3 -4
twpin_full 19961 17460  20061 17540  6 -2
twpin_empty 19961 17260  20061 17340  6 -2
twpin_d_out[0] -539 15260  -439 15340  7 -1
twpin_d_out[1] -539 15460  -439 15540  7 -1
twpin_d_out[2] -539 16920  -439 17000  7 -1
twpin_d_out[3] -539 17120  -439 17200  7 -1
twpin_d_out[4] -539 17320  -439 17400  7 -1
twpin_d_out[5] -539 17520  -439 17600  7 -1
twpin_d_out[6] -539 17720  -439 17800  7 -1
twpin_d_out[7] -539 17920  -439 18000  7 -1
twpin_fifo_counter[0] 19081 -500  19161 -400  0 -3
twpin_fifo_counter[1] 19281 -500  19361 -400  0 -3
twpin_fifo_counter[2] 19481 -500  19561 -400  0 -3
twpin_fifo_counter[3] 19681 -500  19761 -400  0 -3
twpin_fifo_counter[4] 19881 -500  19961 -400  0 -3
