$date
	Sun Oct 23 05:24:01 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#357113
b10100 !
1"
#357114
b10100 &
b10100 %
1$
#357115
0"
#357118
b1010 &
b1010 %
#357122
b101 &
b101 %
#357126
b10000 &
b10000 %
#357130
b1000 &
b1000 %
#357134
b100 &
b100 %
#357138
b10 &
b10 %
#357142
b1 &
1#
b1 %
#357146
b0 &
b0 %
0#
0$
#1346695
b10 !
1"
#1346698
b10 &
b10 %
1$
#1346699
0"
#1346702
b1 &
1#
b1 %
#1346706
b0 &
b0 %
0#
0$
#2311541
b10110 !
1"
#2311542
b10110 &
b10110 %
1$
#2311543
0"
#2311546
b1011 &
b1011 %
#2311550
b100010 &
b100010 %
#2311554
b10001 &
b10001 %
#2311558
b110100 &
b110100 %
#2311562
b11010 &
b11010 %
#2311566
b1101 &
b1101 %
#2311570
b101000 &
b101000 %
#2311574
b10100 &
b10100 %
#2311578
b1010 &
b1010 %
#2311582
b101 &
b101 %
#2311586
b10000 &
b10000 %
#2311590
b1000 &
b1000 %
#2311594
b100 &
b100 %
#2311598
b10 &
b10 %
#2311602
b1 &
b1 %
1#
#2311606
b0 &
0#
b0 %
0$
#4500012
