// Seed: 2136797260
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_7;
  wire id_8;
  assign id_2 = id_8;
endmodule
module module_1 (
    output uwire id_0,
    input  wire  id_1,
    input  wire  id_2
);
  initial id_0 = {id_1, 1'h0 - 1, id_2, 1, 1};
  supply0 id_4 = (id_2);
  wire id_5;
  module_0(
      id_5, id_5, id_5, id_5, id_5, id_5
  );
  wire id_6;
  wire id_7 = id_6;
  wire id_8;
  wire id_9;
  wire id_10, id_11;
  always id_9 = id_8;
  wire id_12;
endmodule
