// Seed: 3288883493
module module_0 (
    input  tri  id_0,
    input  tri1 id_1,
    output wand id_2
);
  assign module_1.type_18 = 0;
  supply1 id_4;
  always #1 begin : LABEL_0
    assume #1  ({id_0, id_0} == id_4) $display(id_0, 1'b0);
  end
endmodule
module module_0 (
    input wor id_0,
    output logic id_1,
    input wor id_2,
    input logic id_3,
    output logic id_4,
    input supply1 id_5,
    output wire id_6,
    input tri1 id_7,
    output supply1 id_8,
    input tri0 id_9,
    input wor id_10,
    input tri module_1,
    output supply1 id_12
);
  initial begin : LABEL_0
    id_4 <= id_3;
    id_1 <= #1 1;
  end
  module_0 modCall_1 (
      id_10,
      id_10,
      id_8
  );
endmodule
