
#####  START OF RAM REPORT FOR COMPILE POINT: h264_top  #####

#####  LSRAM REPORT  #####

INSTANTIATED     RTL_INSTANCE                                                                                                                                                                                            PRIMITIVE_TYPE     USER_ATTRIBUTE         MAPPED_INSTANCE                                                                                                                                                                                              DEPTH_X_WIDTH(A/B)     LOW-POWER_MODE     ECC     A_DOUT_PIPE_REG(EN/ARST/SRST)     B_DOUT_PIPE_REG(EN/ARST/SRST)     WRITE_MODE(A/B)               COMMENTS                                                            
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
NO               Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.video_fifo_0.ram2port_inst.io1l[63:0]                                                                                                                     RAM                syn_ramstyle=lsram     Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.video_fifo_0.ram2port_inst.io1l_io1l_0_0                                                                                                                       4KX5_4KX5              0                  0       1(0/1/0)                          0(0/0/0)                          (WRITE_FIRST/WRITE_FIRST)     Found property syn_ramstyle="lsram". Inferring instance using LSRAM.
                                                                                                                                                                                                                                                                   Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.video_fifo_0.ram2port_inst.io1l_io1l_0_1                                                                                                                       4KX5_4KX5              0                  0       1(0/1/0)                          0(0/0/0)                          (WRITE_FIRST/WRITE_FIRST)                                                                         
                                                                                                                                                                                                                                                                   Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.video_fifo_0.ram2port_inst.io1l_io1l_0_2                                                                                                                       4KX5_4KX5              0                  0       1(0/1/0)                          0(0/0/0)                          (WRITE_FIRST/WRITE_FIRST)                                                                         
                                                                                                                                                                                                                                                                   Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.video_fifo_0.ram2port_inst.io1l_io1l_0_3                                                                                                                       4KX5_4KX5              0                  0       1(0/1/0)                          0(0/0/0)                          (WRITE_FIRST/WRITE_FIRST)                                                                         
                                                                                                                                                                                                                                                                   Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.video_fifo_0.ram2port_inst.io1l_io1l_0_4                                                                                                                       4KX5_4KX5              0                  0       1(0/1/0)                          0(0/0/0)                          (WRITE_FIRST/WRITE_FIRST)                                                                         
                                                                                                                                                                                                                                                                   Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.video_fifo_0.ram2port_inst.io1l_io1l_0_5                                                                                                                       4KX5_4KX5              0                  0       1(0/1/0)                          0(0/0/0)                          (WRITE_FIRST/WRITE_FIRST)                                                                         
                                                                                                                                                                                                                                                                   Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.video_fifo_0.ram2port_inst.io1l_io1l_0_6                                                                                                                       4KX5_4KX5              0                  0       1(0/1/0)                          0(0/0/0)                          (WRITE_FIRST/WRITE_FIRST)                                                                         
                                                                                                                                                                                                                                                                   Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.video_fifo_0.ram2port_inst.io1l_io1l_0_7                                                                                                                       4KX5_4KX5              0                  0       1(0/1/0)                          0(0/0/0)                          (WRITE_FIRST/WRITE_FIRST)                                                                         
                                                                                                                                                                                                                                                                   Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.video_fifo_0.ram2port_inst.io1l_io1l_0_8                                                                                                                       4KX5_4KX5              0                  0       1(0/1/0)                          0(0/0/0)                          (WRITE_FIRST/WRITE_FIRST)                                                                         
                                                                                                                                                                                                                                                                   Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.video_fifo_0.ram2port_inst.io1l_io1l_0_9                                                                                                                       4KX5_4KX5              0                  0       1(0/1/0)                          0(0/0/0)                          (WRITE_FIRST/WRITE_FIRST)                                                                         
                                                                                                                                                                                                                                                                   Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.video_fifo_0.ram2port_inst.io1l_io1l_0_10                                                                                                                      4KX5_4KX5              0                  0       1(0/1/0)                          0(0/0/0)                          (WRITE_FIRST/WRITE_FIRST)                                                                         
                                                                                                                                                                                                                                                                   Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.video_fifo_0.ram2port_inst.io1l_io1l_0_11                                                                                                                      4KX5_4KX5              0                  0       1(0/1/0)                          0(0/0/0)                          (WRITE_FIRST/WRITE_FIRST)                                                                         
                                                                                                                                                                                                                                                                   Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.video_fifo_0.ram2port_inst.io1l_io1l_0_12                                                                                                                      4KX4_4KX4              0                  0       1(0/1/0)                          0(0/0/0)                          (WRITE_FIRST/WRITE_FIRST)                                                                         
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
NO               Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1\.DDR_AXI4_ARBITER_PF_0.ddr_rw_arbiter_0.v_wr_data_fifo.genblk24\.UI_ram_wrapper_1.L3_syncnonpipe.pf_ram[63:0]     RAM                DEFAULT                Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1\.DDR_AXI4_ARBITER_PF_0.ddr_rw_arbiter_0.v_wr_data_fifo.genblk24\.UI_ram_wrapper_1.L3_syncnonpipe.pf_ram_pf_ram_0_0     512X40_512X40          0                  0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)         RAM instance meets the required threshold for mapping using LSRAM.  
                                                                                                                                                                                                                                                                   Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1\.DDR_AXI4_ARBITER_PF_0.ddr_rw_arbiter_0.v_wr_data_fifo.genblk24\.UI_ram_wrapper_1.L3_syncnonpipe.pf_ram_pf_ram_0_1     512X40_512X40          0                  0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)                                                                             
========================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================

#####  URAM REPORT  #####

INSTANTIATED     RTL_INSTANCE                                                                                                                                                                                          PRIMITIVE_TYPE     USER_ATTRIBUTE     MAPPED_INSTANCE                                                                                                                                                                                             DEPTH_X_WIDTH     LOW-POWER_MODE     ECC     R_ADDR_REG(EN/ARST/SRST)     R_DATA_PIPE_REG(EN/ARST/SRST)     COMMENTS                                                         
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
NO               Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1\.DDR_AXI4_ARBITER_PF_0.ddr_rw_arbiter_0.v_wr_len_fifo.genblk24\.UI_ram_wrapper_1.L3_syncnonpipe.pf_ram[7:0]     RAM                DEFAULT            Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1\.DDR_AXI4_ARBITER_PF_0.ddr_rw_arbiter_0.v_wr_len_fifo.genblk24\.UI_ram_wrapper_1.L3_syncnonpipe.pf_ram_pf_ram_0_0     64X12             0                  0       0(0/0/0)                     1(1/0/0)                          RAM instance meets the required threshold for mapping using URAM.
======================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================

#####  REG/LOGIC REPORT  #####

RTL_INSTANCE     PRIMITIVE_TYPE     USER_ATTRIBUTE     COMMENTS
---------------------------------------------------------------
===============================================================

#####  END OF RAM REPORT FOR COMPILE POINT: h264_top  #####

