
tgr2020_handson4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000dc98  08000140  08000140  00010140  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000154  0800ddd8  0800ddd8  0001ddd8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800df2c  0800df2c  0001df2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800df34  0800df34  0001df34  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800df38  0800df38  0001df38  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000170  20000004  0800df3c  00020004  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 TIMERSERVER_CONTEXT 00000099  20000174  0800e0ac  00020174  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 BLE_DRIVER_CONTEXT 00000045  20000210  0800e145  00020210  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 SYSTEM_DRIVER_CONTEXT 00000011  20000258  0800e18a  00020258  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 BLE_APP_CONTEXT 000000aa  2000026c  0800e19b  0002026c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          000003d4  20000318  0800e245  00020318  2**2
                  ALLOC
 12 ._user_heap_stack 00000604  200006ec  0800e245  000206ec  2**0
                  ALLOC
 13 .ARM.attributes 00000030  00000000  00000000  00020316  2**0
                  CONTENTS, READONLY
 14 MAPPING_TABLE 00000024  20030000  20030000  00030000  2**2
                  ALLOC
 15 MB_MEM1       0000019f  20030024  20030024  00030000  2**2
                  ALLOC
 16 MB_MEM2       00000880  200301c4  200301c4  00030000  2**2
                  ALLOC
 17 .debug_info   00053998  00000000  00000000  00020346  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_abbrev 000076c4  00000000  00000000  00073cde  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_aranges 00003d98  00000000  00000000  0007b3a8  2**3
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_ranges 00003a50  00000000  00000000  0007f140  2**3
                  CONTENTS, READONLY, DEBUGGING
 21 .debug_macro  0002e879  00000000  00000000  00082b90  2**0
                  CONTENTS, READONLY, DEBUGGING
 22 .debug_line   0002c097  00000000  00000000  000b1409  2**0
                  CONTENTS, READONLY, DEBUGGING
 23 .debug_str    001076de  00000000  00000000  000dd4a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 24 .comment      0000007b  00000000  00000000  001e4b7e  2**0
                  CONTENTS, READONLY
 25 .debug_frame  00010618  00000000  00000000  001e4bfc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	; (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	; (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	; (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	20000318 	.word	0x20000318
 800015c:	00000000 	.word	0x00000000
 8000160:	0800ddc0 	.word	0x0800ddc0

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	; (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	; (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	; (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	2000031c 	.word	0x2000031c
 800017c:	0800ddc0 	.word	0x0800ddc0

08000180 <strlen>:
 8000180:	4603      	mov	r3, r0
 8000182:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000186:	2a00      	cmp	r2, #0
 8000188:	d1fb      	bne.n	8000182 <strlen+0x2>
 800018a:	1a18      	subs	r0, r3, r0
 800018c:	3801      	subs	r0, #1
 800018e:	4770      	bx	lr

08000190 <__aeabi_uldivmod>:
 8000190:	b953      	cbnz	r3, 80001a8 <__aeabi_uldivmod+0x18>
 8000192:	b94a      	cbnz	r2, 80001a8 <__aeabi_uldivmod+0x18>
 8000194:	2900      	cmp	r1, #0
 8000196:	bf08      	it	eq
 8000198:	2800      	cmpeq	r0, #0
 800019a:	bf1c      	itt	ne
 800019c:	f04f 31ff 	movne.w	r1, #4294967295
 80001a0:	f04f 30ff 	movne.w	r0, #4294967295
 80001a4:	f000 b972 	b.w	800048c <__aeabi_idiv0>
 80001a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001b0:	f000 f806 	bl	80001c0 <__udivmoddi4>
 80001b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001bc:	b004      	add	sp, #16
 80001be:	4770      	bx	lr

080001c0 <__udivmoddi4>:
 80001c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001c4:	9e08      	ldr	r6, [sp, #32]
 80001c6:	4604      	mov	r4, r0
 80001c8:	4688      	mov	r8, r1
 80001ca:	2b00      	cmp	r3, #0
 80001cc:	d14b      	bne.n	8000266 <__udivmoddi4+0xa6>
 80001ce:	428a      	cmp	r2, r1
 80001d0:	4615      	mov	r5, r2
 80001d2:	d967      	bls.n	80002a4 <__udivmoddi4+0xe4>
 80001d4:	fab2 f282 	clz	r2, r2
 80001d8:	b14a      	cbz	r2, 80001ee <__udivmoddi4+0x2e>
 80001da:	f1c2 0720 	rsb	r7, r2, #32
 80001de:	fa01 f302 	lsl.w	r3, r1, r2
 80001e2:	fa20 f707 	lsr.w	r7, r0, r7
 80001e6:	4095      	lsls	r5, r2
 80001e8:	ea47 0803 	orr.w	r8, r7, r3
 80001ec:	4094      	lsls	r4, r2
 80001ee:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80001f2:	0c23      	lsrs	r3, r4, #16
 80001f4:	fbb8 f7fe 	udiv	r7, r8, lr
 80001f8:	fa1f fc85 	uxth.w	ip, r5
 80001fc:	fb0e 8817 	mls	r8, lr, r7, r8
 8000200:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000204:	fb07 f10c 	mul.w	r1, r7, ip
 8000208:	4299      	cmp	r1, r3
 800020a:	d909      	bls.n	8000220 <__udivmoddi4+0x60>
 800020c:	18eb      	adds	r3, r5, r3
 800020e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000212:	f080 811b 	bcs.w	800044c <__udivmoddi4+0x28c>
 8000216:	4299      	cmp	r1, r3
 8000218:	f240 8118 	bls.w	800044c <__udivmoddi4+0x28c>
 800021c:	3f02      	subs	r7, #2
 800021e:	442b      	add	r3, r5
 8000220:	1a5b      	subs	r3, r3, r1
 8000222:	b2a4      	uxth	r4, r4
 8000224:	fbb3 f0fe 	udiv	r0, r3, lr
 8000228:	fb0e 3310 	mls	r3, lr, r0, r3
 800022c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000230:	fb00 fc0c 	mul.w	ip, r0, ip
 8000234:	45a4      	cmp	ip, r4
 8000236:	d909      	bls.n	800024c <__udivmoddi4+0x8c>
 8000238:	192c      	adds	r4, r5, r4
 800023a:	f100 33ff 	add.w	r3, r0, #4294967295
 800023e:	f080 8107 	bcs.w	8000450 <__udivmoddi4+0x290>
 8000242:	45a4      	cmp	ip, r4
 8000244:	f240 8104 	bls.w	8000450 <__udivmoddi4+0x290>
 8000248:	3802      	subs	r0, #2
 800024a:	442c      	add	r4, r5
 800024c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000250:	eba4 040c 	sub.w	r4, r4, ip
 8000254:	2700      	movs	r7, #0
 8000256:	b11e      	cbz	r6, 8000260 <__udivmoddi4+0xa0>
 8000258:	40d4      	lsrs	r4, r2
 800025a:	2300      	movs	r3, #0
 800025c:	e9c6 4300 	strd	r4, r3, [r6]
 8000260:	4639      	mov	r1, r7
 8000262:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000266:	428b      	cmp	r3, r1
 8000268:	d909      	bls.n	800027e <__udivmoddi4+0xbe>
 800026a:	2e00      	cmp	r6, #0
 800026c:	f000 80eb 	beq.w	8000446 <__udivmoddi4+0x286>
 8000270:	2700      	movs	r7, #0
 8000272:	e9c6 0100 	strd	r0, r1, [r6]
 8000276:	4638      	mov	r0, r7
 8000278:	4639      	mov	r1, r7
 800027a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800027e:	fab3 f783 	clz	r7, r3
 8000282:	2f00      	cmp	r7, #0
 8000284:	d147      	bne.n	8000316 <__udivmoddi4+0x156>
 8000286:	428b      	cmp	r3, r1
 8000288:	d302      	bcc.n	8000290 <__udivmoddi4+0xd0>
 800028a:	4282      	cmp	r2, r0
 800028c:	f200 80fa 	bhi.w	8000484 <__udivmoddi4+0x2c4>
 8000290:	1a84      	subs	r4, r0, r2
 8000292:	eb61 0303 	sbc.w	r3, r1, r3
 8000296:	2001      	movs	r0, #1
 8000298:	4698      	mov	r8, r3
 800029a:	2e00      	cmp	r6, #0
 800029c:	d0e0      	beq.n	8000260 <__udivmoddi4+0xa0>
 800029e:	e9c6 4800 	strd	r4, r8, [r6]
 80002a2:	e7dd      	b.n	8000260 <__udivmoddi4+0xa0>
 80002a4:	b902      	cbnz	r2, 80002a8 <__udivmoddi4+0xe8>
 80002a6:	deff      	udf	#255	; 0xff
 80002a8:	fab2 f282 	clz	r2, r2
 80002ac:	2a00      	cmp	r2, #0
 80002ae:	f040 808f 	bne.w	80003d0 <__udivmoddi4+0x210>
 80002b2:	1b49      	subs	r1, r1, r5
 80002b4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002b8:	fa1f f885 	uxth.w	r8, r5
 80002bc:	2701      	movs	r7, #1
 80002be:	fbb1 fcfe 	udiv	ip, r1, lr
 80002c2:	0c23      	lsrs	r3, r4, #16
 80002c4:	fb0e 111c 	mls	r1, lr, ip, r1
 80002c8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002cc:	fb08 f10c 	mul.w	r1, r8, ip
 80002d0:	4299      	cmp	r1, r3
 80002d2:	d907      	bls.n	80002e4 <__udivmoddi4+0x124>
 80002d4:	18eb      	adds	r3, r5, r3
 80002d6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80002da:	d202      	bcs.n	80002e2 <__udivmoddi4+0x122>
 80002dc:	4299      	cmp	r1, r3
 80002de:	f200 80cd 	bhi.w	800047c <__udivmoddi4+0x2bc>
 80002e2:	4684      	mov	ip, r0
 80002e4:	1a59      	subs	r1, r3, r1
 80002e6:	b2a3      	uxth	r3, r4
 80002e8:	fbb1 f0fe 	udiv	r0, r1, lr
 80002ec:	fb0e 1410 	mls	r4, lr, r0, r1
 80002f0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80002f4:	fb08 f800 	mul.w	r8, r8, r0
 80002f8:	45a0      	cmp	r8, r4
 80002fa:	d907      	bls.n	800030c <__udivmoddi4+0x14c>
 80002fc:	192c      	adds	r4, r5, r4
 80002fe:	f100 33ff 	add.w	r3, r0, #4294967295
 8000302:	d202      	bcs.n	800030a <__udivmoddi4+0x14a>
 8000304:	45a0      	cmp	r8, r4
 8000306:	f200 80b6 	bhi.w	8000476 <__udivmoddi4+0x2b6>
 800030a:	4618      	mov	r0, r3
 800030c:	eba4 0408 	sub.w	r4, r4, r8
 8000310:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000314:	e79f      	b.n	8000256 <__udivmoddi4+0x96>
 8000316:	f1c7 0c20 	rsb	ip, r7, #32
 800031a:	40bb      	lsls	r3, r7
 800031c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000320:	ea4e 0e03 	orr.w	lr, lr, r3
 8000324:	fa01 f407 	lsl.w	r4, r1, r7
 8000328:	fa20 f50c 	lsr.w	r5, r0, ip
 800032c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000330:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000334:	4325      	orrs	r5, r4
 8000336:	fbb3 f9f8 	udiv	r9, r3, r8
 800033a:	0c2c      	lsrs	r4, r5, #16
 800033c:	fb08 3319 	mls	r3, r8, r9, r3
 8000340:	fa1f fa8e 	uxth.w	sl, lr
 8000344:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000348:	fb09 f40a 	mul.w	r4, r9, sl
 800034c:	429c      	cmp	r4, r3
 800034e:	fa02 f207 	lsl.w	r2, r2, r7
 8000352:	fa00 f107 	lsl.w	r1, r0, r7
 8000356:	d90b      	bls.n	8000370 <__udivmoddi4+0x1b0>
 8000358:	eb1e 0303 	adds.w	r3, lr, r3
 800035c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000360:	f080 8087 	bcs.w	8000472 <__udivmoddi4+0x2b2>
 8000364:	429c      	cmp	r4, r3
 8000366:	f240 8084 	bls.w	8000472 <__udivmoddi4+0x2b2>
 800036a:	f1a9 0902 	sub.w	r9, r9, #2
 800036e:	4473      	add	r3, lr
 8000370:	1b1b      	subs	r3, r3, r4
 8000372:	b2ad      	uxth	r5, r5
 8000374:	fbb3 f0f8 	udiv	r0, r3, r8
 8000378:	fb08 3310 	mls	r3, r8, r0, r3
 800037c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000380:	fb00 fa0a 	mul.w	sl, r0, sl
 8000384:	45a2      	cmp	sl, r4
 8000386:	d908      	bls.n	800039a <__udivmoddi4+0x1da>
 8000388:	eb1e 0404 	adds.w	r4, lr, r4
 800038c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000390:	d26b      	bcs.n	800046a <__udivmoddi4+0x2aa>
 8000392:	45a2      	cmp	sl, r4
 8000394:	d969      	bls.n	800046a <__udivmoddi4+0x2aa>
 8000396:	3802      	subs	r0, #2
 8000398:	4474      	add	r4, lr
 800039a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800039e:	fba0 8902 	umull	r8, r9, r0, r2
 80003a2:	eba4 040a 	sub.w	r4, r4, sl
 80003a6:	454c      	cmp	r4, r9
 80003a8:	46c2      	mov	sl, r8
 80003aa:	464b      	mov	r3, r9
 80003ac:	d354      	bcc.n	8000458 <__udivmoddi4+0x298>
 80003ae:	d051      	beq.n	8000454 <__udivmoddi4+0x294>
 80003b0:	2e00      	cmp	r6, #0
 80003b2:	d069      	beq.n	8000488 <__udivmoddi4+0x2c8>
 80003b4:	ebb1 050a 	subs.w	r5, r1, sl
 80003b8:	eb64 0403 	sbc.w	r4, r4, r3
 80003bc:	fa04 fc0c 	lsl.w	ip, r4, ip
 80003c0:	40fd      	lsrs	r5, r7
 80003c2:	40fc      	lsrs	r4, r7
 80003c4:	ea4c 0505 	orr.w	r5, ip, r5
 80003c8:	e9c6 5400 	strd	r5, r4, [r6]
 80003cc:	2700      	movs	r7, #0
 80003ce:	e747      	b.n	8000260 <__udivmoddi4+0xa0>
 80003d0:	f1c2 0320 	rsb	r3, r2, #32
 80003d4:	fa20 f703 	lsr.w	r7, r0, r3
 80003d8:	4095      	lsls	r5, r2
 80003da:	fa01 f002 	lsl.w	r0, r1, r2
 80003de:	fa21 f303 	lsr.w	r3, r1, r3
 80003e2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80003e6:	4338      	orrs	r0, r7
 80003e8:	0c01      	lsrs	r1, r0, #16
 80003ea:	fbb3 f7fe 	udiv	r7, r3, lr
 80003ee:	fa1f f885 	uxth.w	r8, r5
 80003f2:	fb0e 3317 	mls	r3, lr, r7, r3
 80003f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003fa:	fb07 f308 	mul.w	r3, r7, r8
 80003fe:	428b      	cmp	r3, r1
 8000400:	fa04 f402 	lsl.w	r4, r4, r2
 8000404:	d907      	bls.n	8000416 <__udivmoddi4+0x256>
 8000406:	1869      	adds	r1, r5, r1
 8000408:	f107 3cff 	add.w	ip, r7, #4294967295
 800040c:	d22f      	bcs.n	800046e <__udivmoddi4+0x2ae>
 800040e:	428b      	cmp	r3, r1
 8000410:	d92d      	bls.n	800046e <__udivmoddi4+0x2ae>
 8000412:	3f02      	subs	r7, #2
 8000414:	4429      	add	r1, r5
 8000416:	1acb      	subs	r3, r1, r3
 8000418:	b281      	uxth	r1, r0
 800041a:	fbb3 f0fe 	udiv	r0, r3, lr
 800041e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000422:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000426:	fb00 f308 	mul.w	r3, r0, r8
 800042a:	428b      	cmp	r3, r1
 800042c:	d907      	bls.n	800043e <__udivmoddi4+0x27e>
 800042e:	1869      	adds	r1, r5, r1
 8000430:	f100 3cff 	add.w	ip, r0, #4294967295
 8000434:	d217      	bcs.n	8000466 <__udivmoddi4+0x2a6>
 8000436:	428b      	cmp	r3, r1
 8000438:	d915      	bls.n	8000466 <__udivmoddi4+0x2a6>
 800043a:	3802      	subs	r0, #2
 800043c:	4429      	add	r1, r5
 800043e:	1ac9      	subs	r1, r1, r3
 8000440:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000444:	e73b      	b.n	80002be <__udivmoddi4+0xfe>
 8000446:	4637      	mov	r7, r6
 8000448:	4630      	mov	r0, r6
 800044a:	e709      	b.n	8000260 <__udivmoddi4+0xa0>
 800044c:	4607      	mov	r7, r0
 800044e:	e6e7      	b.n	8000220 <__udivmoddi4+0x60>
 8000450:	4618      	mov	r0, r3
 8000452:	e6fb      	b.n	800024c <__udivmoddi4+0x8c>
 8000454:	4541      	cmp	r1, r8
 8000456:	d2ab      	bcs.n	80003b0 <__udivmoddi4+0x1f0>
 8000458:	ebb8 0a02 	subs.w	sl, r8, r2
 800045c:	eb69 020e 	sbc.w	r2, r9, lr
 8000460:	3801      	subs	r0, #1
 8000462:	4613      	mov	r3, r2
 8000464:	e7a4      	b.n	80003b0 <__udivmoddi4+0x1f0>
 8000466:	4660      	mov	r0, ip
 8000468:	e7e9      	b.n	800043e <__udivmoddi4+0x27e>
 800046a:	4618      	mov	r0, r3
 800046c:	e795      	b.n	800039a <__udivmoddi4+0x1da>
 800046e:	4667      	mov	r7, ip
 8000470:	e7d1      	b.n	8000416 <__udivmoddi4+0x256>
 8000472:	4681      	mov	r9, r0
 8000474:	e77c      	b.n	8000370 <__udivmoddi4+0x1b0>
 8000476:	3802      	subs	r0, #2
 8000478:	442c      	add	r4, r5
 800047a:	e747      	b.n	800030c <__udivmoddi4+0x14c>
 800047c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000480:	442b      	add	r3, r5
 8000482:	e72f      	b.n	80002e4 <__udivmoddi4+0x124>
 8000484:	4638      	mov	r0, r7
 8000486:	e708      	b.n	800029a <__udivmoddi4+0xda>
 8000488:	4637      	mov	r7, r6
 800048a:	e6e9      	b.n	8000260 <__udivmoddi4+0xa0>

0800048c <__aeabi_idiv0>:
 800048c:	4770      	bx	lr
 800048e:	bf00      	nop

08000490 <LL_RCC_SetClkAfterWakeFromStop>:
  *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_MSI
  *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_HSI
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetClkAfterWakeFromStop(uint32_t Clock)
{
 8000490:	b480      	push	{r7}
 8000492:	b083      	sub	sp, #12
 8000494:	af00      	add	r7, sp, #0
 8000496:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPWUCK, Clock);
 8000498:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800049c:	689b      	ldr	r3, [r3, #8]
 800049e:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 80004a2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80004a6:	687b      	ldr	r3, [r7, #4]
 80004a8:	4313      	orrs	r3, r2
 80004aa:	608b      	str	r3, [r1, #8]
}
 80004ac:	bf00      	nop
 80004ae:	370c      	adds	r7, #12
 80004b0:	46bd      	mov	sp, r7
 80004b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004b6:	4770      	bx	lr

080004b8 <APPE_Init>:

/* USER CODE END PFP */

/* Functions Definition ------------------------------------------------------*/
void APPE_Init( void )
{
 80004b8:	b580      	push	{r7, lr}
 80004ba:	af00      	add	r7, sp, #0
  SystemPower_Config(); /**< Configure the system Power Mode */
 80004bc:	f000 f80a 	bl	80004d4 <SystemPower_Config>

  HW_TS_Init(hw_ts_InitMode_Full, &hrtc); /**< Initialize the TimerServer */
 80004c0:	4903      	ldr	r1, [pc, #12]	; (80004d0 <APPE_Init+0x18>)
 80004c2:	2000      	movs	r0, #0
 80004c4:	f000 fcbe 	bl	8000e44 <HW_TS_Init>

/* USER CODE BEGIN APPE_Init_1 */

/* USER CODE END APPE_Init_1 */
  appe_Tl_Init();	/* Initialize all transport layers */
 80004c8:	f000 f80e 	bl	80004e8 <appe_Tl_Init>
   * This system event is received with APPE_SysUserEvtRx()
   */
/* USER CODE BEGIN APPE_Init_2 */

/* USER CODE END APPE_Init_2 */
   return;
 80004cc:	bf00      	nop
}
 80004ce:	bd80      	pop	{r7, pc}
 80004d0:	20000628 	.word	0x20000628

080004d4 <SystemPower_Config>:
 *
 * @param  None
 * @retval None
 */
static void SystemPower_Config( void )
{
 80004d4:	b580      	push	{r7, lr}
 80004d6:	af00      	add	r7, sp, #0

  /**
   * Select HSI as system clock source after Wake Up from Stop mode
   */
  LL_RCC_SetClkAfterWakeFromStop(LL_RCC_STOP_WAKEUPCLOCK_HSI);
 80004d8:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80004dc:	f7ff ffd8 	bl	8000490 <LL_RCC_SetClkAfterWakeFromStop>

  /* Initialize low power manager */
  UTIL_LPM_Init( );
 80004e0:	f00d f9fa 	bl	800d8d8 <UTIL_LPM_Init>
   *  Enable USB power
   */
  HAL_PWREx_EnableVddUSB();
#endif

  return;
 80004e4:	bf00      	nop
}
 80004e6:	bd80      	pop	{r7, pc}

080004e8 <appe_Tl_Init>:

static void appe_Tl_Init( void )
{
 80004e8:	b580      	push	{r7, lr}
 80004ea:	b088      	sub	sp, #32
 80004ec:	af00      	add	r7, sp, #0
  TL_MM_Config_t tl_mm_config;
  SHCI_TL_HciInitConf_t SHci_Tl_Init_Conf;
  /**< Reference table initialization */
  TL_Init();
 80004ee:	f00c f909 	bl	800c704 <TL_Init>

  /**< System channel initialization */
  UTIL_SEQ_RegTask( 1<< CFG_TASK_SYSTEM_HCI_ASYNCH_EVT_ID, UTIL_SEQ_RFU, shci_user_evt_proc );
 80004f2:	4a11      	ldr	r2, [pc, #68]	; (8000538 <appe_Tl_Init+0x50>)
 80004f4:	2100      	movs	r1, #0
 80004f6:	2020      	movs	r0, #32
 80004f8:	f00d fb0a 	bl	800db10 <UTIL_SEQ_RegTask>
  SHci_Tl_Init_Conf.p_cmdbuffer = (uint8_t*)&SystemCmdBuffer;
 80004fc:	4b0f      	ldr	r3, [pc, #60]	; (800053c <appe_Tl_Init+0x54>)
 80004fe:	603b      	str	r3, [r7, #0]
  SHci_Tl_Init_Conf.StatusNotCallBack = APPE_SysStatusNot;
 8000500:	4b0f      	ldr	r3, [pc, #60]	; (8000540 <appe_Tl_Init+0x58>)
 8000502:	607b      	str	r3, [r7, #4]
  shci_init(APPE_SysUserEvtRx, (void*) &SHci_Tl_Init_Conf);
 8000504:	463b      	mov	r3, r7
 8000506:	4619      	mov	r1, r3
 8000508:	480e      	ldr	r0, [pc, #56]	; (8000544 <appe_Tl_Init+0x5c>)
 800050a:	f00b ffc5 	bl	800c498 <shci_init>

  /**< Memory Manager channel initialization */
  tl_mm_config.p_BleSpareEvtBuffer = BleSpareEvtBuffer;
 800050e:	4b0e      	ldr	r3, [pc, #56]	; (8000548 <appe_Tl_Init+0x60>)
 8000510:	60bb      	str	r3, [r7, #8]
  tl_mm_config.p_SystemSpareEvtBuffer = SystemSpareEvtBuffer;
 8000512:	4b0e      	ldr	r3, [pc, #56]	; (800054c <appe_Tl_Init+0x64>)
 8000514:	60fb      	str	r3, [r7, #12]
  tl_mm_config.p_AsynchEvtPool = EvtPool;
 8000516:	4b0e      	ldr	r3, [pc, #56]	; (8000550 <appe_Tl_Init+0x68>)
 8000518:	613b      	str	r3, [r7, #16]
  tl_mm_config.AsynchEvtPoolSize = POOL_SIZE;
 800051a:	f240 533c 	movw	r3, #1340	; 0x53c
 800051e:	617b      	str	r3, [r7, #20]
  TL_MM_Init( &tl_mm_config );
 8000520:	f107 0308 	add.w	r3, r7, #8
 8000524:	4618      	mov	r0, r3
 8000526:	f00c f9fb 	bl	800c920 <TL_MM_Init>

  TL_Enable();
 800052a:	f00c f8e5 	bl	800c6f8 <TL_Enable>

  return;
 800052e:	bf00      	nop
}
 8000530:	3720      	adds	r7, #32
 8000532:	46bd      	mov	sp, r7
 8000534:	bd80      	pop	{r7, pc}
 8000536:	bf00      	nop
 8000538:	0800c4d1 	.word	0x0800c4d1
 800053c:	20030700 	.word	0x20030700
 8000540:	08000555 	.word	0x08000555
 8000544:	0800056b 	.word	0x0800056b
 8000548:	20030918 	.word	0x20030918
 800054c:	2003080c 	.word	0x2003080c
 8000550:	200301c4 	.word	0x200301c4

08000554 <APPE_SysStatusNot>:

static void APPE_SysStatusNot( SHCI_TL_CmdStatus_t status )
{
 8000554:	b480      	push	{r7}
 8000556:	b083      	sub	sp, #12
 8000558:	af00      	add	r7, sp, #0
 800055a:	4603      	mov	r3, r0
 800055c:	71fb      	strb	r3, [r7, #7]
  UNUSED(status);
  return;
 800055e:	bf00      	nop
}
 8000560:	370c      	adds	r7, #12
 8000562:	46bd      	mov	sp, r7
 8000564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000568:	4770      	bx	lr

0800056a <APPE_SysUserEvtRx>:

static void APPE_SysUserEvtRx( void * pPayload )
{
 800056a:	b580      	push	{r7, lr}
 800056c:	b082      	sub	sp, #8
 800056e:	af00      	add	r7, sp, #0
 8000570:	6078      	str	r0, [r7, #4]
  UNUSED(pPayload);
  /* Traces channel initialization */
  TL_TRACES_Init( );
 8000572:	f00c fa45 	bl	800ca00 <TL_TRACES_Init>

  APP_BLE_Init( );
 8000576:	f00c fb79 	bl	800cc6c <APP_BLE_Init>
  UTIL_LPM_SetOffMode(1U << CFG_LPM_APP, UTIL_LPM_ENABLE);
 800057a:	2100      	movs	r1, #0
 800057c:	2001      	movs	r0, #1
 800057e:	f00d f9bd 	bl	800d8fc <UTIL_LPM_SetOffMode>
  return;
 8000582:	bf00      	nop
}
 8000584:	3708      	adds	r7, #8
 8000586:	46bd      	mov	sp, r7
 8000588:	bd80      	pop	{r7, pc}

0800058a <UTIL_SEQ_Idle>:
 * WRAP FUNCTIONS
 *
 *************************************************************/

void UTIL_SEQ_Idle( void )
{
 800058a:	b480      	push	{r7}
 800058c:	af00      	add	r7, sp, #0
#if ( CFG_LPM_SUPPORTED == 1)
  UTIL_LPM_EnterLowPower( );
#endif
  return;
 800058e:	bf00      	nop
}
 8000590:	46bd      	mov	sp, r7
 8000592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000596:	4770      	bx	lr

08000598 <UTIL_SEQ_EvtIdle>:
  *
  * @param  evt_waited_bm : Event pending.
  * @retval None
  */
void UTIL_SEQ_EvtIdle( UTIL_SEQ_bm_t task_id_bm, UTIL_SEQ_bm_t evt_waited_bm )
{
 8000598:	b580      	push	{r7, lr}
 800059a:	b082      	sub	sp, #8
 800059c:	af00      	add	r7, sp, #0
 800059e:	6078      	str	r0, [r7, #4]
 80005a0:	6039      	str	r1, [r7, #0]
  UTIL_SEQ_Run( UTIL_SEQ_DEFAULT );
 80005a2:	f04f 30ff 	mov.w	r0, #4294967295
 80005a6:	f00d f9d7 	bl	800d958 <UTIL_SEQ_Run>
}
 80005aa:	bf00      	nop
 80005ac:	3708      	adds	r7, #8
 80005ae:	46bd      	mov	sp, r7
 80005b0:	bd80      	pop	{r7, pc}

080005b2 <shci_notify_asynch_evt>:

void shci_notify_asynch_evt(void* pdata)
{
 80005b2:	b580      	push	{r7, lr}
 80005b4:	b082      	sub	sp, #8
 80005b6:	af00      	add	r7, sp, #0
 80005b8:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetTask( 1<<CFG_TASK_SYSTEM_HCI_ASYNCH_EVT_ID, CFG_SCH_PRIO_0);
 80005ba:	2100      	movs	r1, #0
 80005bc:	2020      	movs	r0, #32
 80005be:	f00d fac7 	bl	800db50 <UTIL_SEQ_SetTask>
  return;
 80005c2:	bf00      	nop
}
 80005c4:	3708      	adds	r7, #8
 80005c6:	46bd      	mov	sp, r7
 80005c8:	bd80      	pop	{r7, pc}

080005ca <shci_cmd_resp_release>:

void shci_cmd_resp_release(uint32_t flag)
{
 80005ca:	b580      	push	{r7, lr}
 80005cc:	b082      	sub	sp, #8
 80005ce:	af00      	add	r7, sp, #0
 80005d0:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetEvt( 1<< CFG_IDLEEVT_SYSTEM_HCI_CMD_EVT_RSP_ID );
 80005d2:	2002      	movs	r0, #2
 80005d4:	f00d fb22 	bl	800dc1c <UTIL_SEQ_SetEvt>
  return;
 80005d8:	bf00      	nop
}
 80005da:	3708      	adds	r7, #8
 80005dc:	46bd      	mov	sp, r7
 80005de:	bd80      	pop	{r7, pc}

080005e0 <shci_cmd_resp_wait>:

void shci_cmd_resp_wait(uint32_t timeout)
{
 80005e0:	b580      	push	{r7, lr}
 80005e2:	b082      	sub	sp, #8
 80005e4:	af00      	add	r7, sp, #0
 80005e6:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_WaitEvt( 1<< CFG_IDLEEVT_SYSTEM_HCI_CMD_EVT_RSP_ID );
 80005e8:	2002      	movs	r0, #2
 80005ea:	f00d fb35 	bl	800dc58 <UTIL_SEQ_WaitEvt>
  return;
 80005ee:	bf00      	nop
}
 80005f0:	3708      	adds	r7, #8
 80005f2:	46bd      	mov	sp, r7
 80005f4:	bd80      	pop	{r7, pc}
	...

080005f8 <LL_EXTI_EnableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 80005f8:	b480      	push	{r7}
 80005fa:	b083      	sub	sp, #12
 80005fc:	af00      	add	r7, sp, #0
 80005fe:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8000600:	4b06      	ldr	r3, [pc, #24]	; (800061c <LL_EXTI_EnableIT_0_31+0x24>)
 8000602:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8000606:	4905      	ldr	r1, [pc, #20]	; (800061c <LL_EXTI_EnableIT_0_31+0x24>)
 8000608:	687b      	ldr	r3, [r7, #4]
 800060a:	4313      	orrs	r3, r2
 800060c:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
}
 8000610:	bf00      	nop
 8000612:	370c      	adds	r7, #12
 8000614:	46bd      	mov	sp, r7
 8000616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800061a:	4770      	bx	lr
 800061c:	58000800 	.word	0x58000800

08000620 <LL_EXTI_EnableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_21
  *         @arg @ref LL_EXTI_LINE_31
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 8000620:	b480      	push	{r7}
 8000622:	b083      	sub	sp, #12
 8000624:	af00      	add	r7, sp, #0
 8000626:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8000628:	4b05      	ldr	r3, [pc, #20]	; (8000640 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800062a:	681a      	ldr	r2, [r3, #0]
 800062c:	4904      	ldr	r1, [pc, #16]	; (8000640 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800062e:	687b      	ldr	r3, [r7, #4]
 8000630:	4313      	orrs	r3, r2
 8000632:	600b      	str	r3, [r1, #0]

}
 8000634:	bf00      	nop
 8000636:	370c      	adds	r7, #12
 8000638:	46bd      	mov	sp, r7
 800063a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800063e:	4770      	bx	lr
 8000640:	58000800 	.word	0x58000800

08000644 <ReadRtcSsrValue>:
 *         reliability of the value
 * @param  None
 * @retval SSR value read
 */
static uint32_t ReadRtcSsrValue(void)
{
 8000644:	b480      	push	{r7}
 8000646:	b083      	sub	sp, #12
 8000648:	af00      	add	r7, sp, #0
  uint32_t first_read;
  uint32_t second_read;

  first_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 800064a:	4b0d      	ldr	r3, [pc, #52]	; (8000680 <ReadRtcSsrValue+0x3c>)
 800064c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800064e:	b29b      	uxth	r3, r3
 8000650:	607b      	str	r3, [r7, #4]

  second_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 8000652:	4b0b      	ldr	r3, [pc, #44]	; (8000680 <ReadRtcSsrValue+0x3c>)
 8000654:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000656:	b29b      	uxth	r3, r3
 8000658:	603b      	str	r3, [r7, #0]

  while(first_read != second_read)
 800065a:	e005      	b.n	8000668 <ReadRtcSsrValue+0x24>
  {
    first_read = second_read;
 800065c:	683b      	ldr	r3, [r7, #0]
 800065e:	607b      	str	r3, [r7, #4]

    second_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 8000660:	4b07      	ldr	r3, [pc, #28]	; (8000680 <ReadRtcSsrValue+0x3c>)
 8000662:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000664:	b29b      	uxth	r3, r3
 8000666:	603b      	str	r3, [r7, #0]
  while(first_read != second_read)
 8000668:	687a      	ldr	r2, [r7, #4]
 800066a:	683b      	ldr	r3, [r7, #0]
 800066c:	429a      	cmp	r2, r3
 800066e:	d1f5      	bne.n	800065c <ReadRtcSsrValue+0x18>
  }

  return second_read;
 8000670:	683b      	ldr	r3, [r7, #0]
}
 8000672:	4618      	mov	r0, r3
 8000674:	370c      	adds	r7, #12
 8000676:	46bd      	mov	sp, r7
 8000678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800067c:	4770      	bx	lr
 800067e:	bf00      	nop
 8000680:	40002800 	.word	0x40002800

08000684 <LinkTimerAfter>:
 * @param  TimerID:   The ID of the Timer
 * @param  RefTimerID: The ID of the Timer to be linked after
 * @retval None
 */
static void LinkTimerAfter(uint8_t TimerID, uint8_t RefTimerID)
{
 8000684:	b480      	push	{r7}
 8000686:	b085      	sub	sp, #20
 8000688:	af00      	add	r7, sp, #0
 800068a:	4603      	mov	r3, r0
 800068c:	460a      	mov	r2, r1
 800068e:	71fb      	strb	r3, [r7, #7]
 8000690:	4613      	mov	r3, r2
 8000692:	71bb      	strb	r3, [r7, #6]
  uint8_t next_id;

  next_id = aTimerContext[RefTimerID].NextID;
 8000694:	79ba      	ldrb	r2, [r7, #6]
 8000696:	491d      	ldr	r1, [pc, #116]	; (800070c <LinkTimerAfter+0x88>)
 8000698:	4613      	mov	r3, r2
 800069a:	005b      	lsls	r3, r3, #1
 800069c:	4413      	add	r3, r2
 800069e:	00db      	lsls	r3, r3, #3
 80006a0:	440b      	add	r3, r1
 80006a2:	3315      	adds	r3, #21
 80006a4:	781b      	ldrb	r3, [r3, #0]
 80006a6:	73fb      	strb	r3, [r7, #15]

  if(next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 80006a8:	7bfb      	ldrb	r3, [r7, #15]
 80006aa:	2b06      	cmp	r3, #6
 80006ac:	d009      	beq.n	80006c2 <LinkTimerAfter+0x3e>
  {
    aTimerContext[next_id].PreviousID = TimerID;
 80006ae:	7bfa      	ldrb	r2, [r7, #15]
 80006b0:	4916      	ldr	r1, [pc, #88]	; (800070c <LinkTimerAfter+0x88>)
 80006b2:	4613      	mov	r3, r2
 80006b4:	005b      	lsls	r3, r3, #1
 80006b6:	4413      	add	r3, r2
 80006b8:	00db      	lsls	r3, r3, #3
 80006ba:	440b      	add	r3, r1
 80006bc:	3314      	adds	r3, #20
 80006be:	79fa      	ldrb	r2, [r7, #7]
 80006c0:	701a      	strb	r2, [r3, #0]
  }
  aTimerContext[TimerID].NextID = next_id;
 80006c2:	79fa      	ldrb	r2, [r7, #7]
 80006c4:	4911      	ldr	r1, [pc, #68]	; (800070c <LinkTimerAfter+0x88>)
 80006c6:	4613      	mov	r3, r2
 80006c8:	005b      	lsls	r3, r3, #1
 80006ca:	4413      	add	r3, r2
 80006cc:	00db      	lsls	r3, r3, #3
 80006ce:	440b      	add	r3, r1
 80006d0:	3315      	adds	r3, #21
 80006d2:	7bfa      	ldrb	r2, [r7, #15]
 80006d4:	701a      	strb	r2, [r3, #0]
  aTimerContext[TimerID].PreviousID = RefTimerID ;
 80006d6:	79fa      	ldrb	r2, [r7, #7]
 80006d8:	490c      	ldr	r1, [pc, #48]	; (800070c <LinkTimerAfter+0x88>)
 80006da:	4613      	mov	r3, r2
 80006dc:	005b      	lsls	r3, r3, #1
 80006de:	4413      	add	r3, r2
 80006e0:	00db      	lsls	r3, r3, #3
 80006e2:	440b      	add	r3, r1
 80006e4:	3314      	adds	r3, #20
 80006e6:	79ba      	ldrb	r2, [r7, #6]
 80006e8:	701a      	strb	r2, [r3, #0]
  aTimerContext[RefTimerID].NextID = TimerID;
 80006ea:	79ba      	ldrb	r2, [r7, #6]
 80006ec:	4907      	ldr	r1, [pc, #28]	; (800070c <LinkTimerAfter+0x88>)
 80006ee:	4613      	mov	r3, r2
 80006f0:	005b      	lsls	r3, r3, #1
 80006f2:	4413      	add	r3, r2
 80006f4:	00db      	lsls	r3, r3, #3
 80006f6:	440b      	add	r3, r1
 80006f8:	3315      	adds	r3, #21
 80006fa:	79fa      	ldrb	r2, [r7, #7]
 80006fc:	701a      	strb	r2, [r3, #0]

  return;
 80006fe:	bf00      	nop
}
 8000700:	3714      	adds	r7, #20
 8000702:	46bd      	mov	sp, r7
 8000704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000708:	4770      	bx	lr
 800070a:	bf00      	nop
 800070c:	20000174 	.word	0x20000174

08000710 <LinkTimerBefore>:
 * @param  TimerID:   The ID of the Timer
 * @param  RefTimerID: The ID of the Timer to be linked before
 * @retval None
 */
static void LinkTimerBefore(uint8_t TimerID, uint8_t RefTimerID)
{
 8000710:	b480      	push	{r7}
 8000712:	b085      	sub	sp, #20
 8000714:	af00      	add	r7, sp, #0
 8000716:	4603      	mov	r3, r0
 8000718:	460a      	mov	r2, r1
 800071a:	71fb      	strb	r3, [r7, #7]
 800071c:	4613      	mov	r3, r2
 800071e:	71bb      	strb	r3, [r7, #6]
  uint8_t previous_id;

  if(RefTimerID != CurrentRunningTimerID)
 8000720:	4b29      	ldr	r3, [pc, #164]	; (80007c8 <LinkTimerBefore+0xb8>)
 8000722:	781b      	ldrb	r3, [r3, #0]
 8000724:	b2db      	uxtb	r3, r3
 8000726:	79ba      	ldrb	r2, [r7, #6]
 8000728:	429a      	cmp	r2, r3
 800072a:	d032      	beq.n	8000792 <LinkTimerBefore+0x82>
  {
    previous_id = aTimerContext[RefTimerID].PreviousID;
 800072c:	79ba      	ldrb	r2, [r7, #6]
 800072e:	4927      	ldr	r1, [pc, #156]	; (80007cc <LinkTimerBefore+0xbc>)
 8000730:	4613      	mov	r3, r2
 8000732:	005b      	lsls	r3, r3, #1
 8000734:	4413      	add	r3, r2
 8000736:	00db      	lsls	r3, r3, #3
 8000738:	440b      	add	r3, r1
 800073a:	3314      	adds	r3, #20
 800073c:	781b      	ldrb	r3, [r3, #0]
 800073e:	73fb      	strb	r3, [r7, #15]

    aTimerContext[previous_id].NextID = TimerID;
 8000740:	7bfa      	ldrb	r2, [r7, #15]
 8000742:	4922      	ldr	r1, [pc, #136]	; (80007cc <LinkTimerBefore+0xbc>)
 8000744:	4613      	mov	r3, r2
 8000746:	005b      	lsls	r3, r3, #1
 8000748:	4413      	add	r3, r2
 800074a:	00db      	lsls	r3, r3, #3
 800074c:	440b      	add	r3, r1
 800074e:	3315      	adds	r3, #21
 8000750:	79fa      	ldrb	r2, [r7, #7]
 8000752:	701a      	strb	r2, [r3, #0]
    aTimerContext[TimerID].NextID = RefTimerID;
 8000754:	79fa      	ldrb	r2, [r7, #7]
 8000756:	491d      	ldr	r1, [pc, #116]	; (80007cc <LinkTimerBefore+0xbc>)
 8000758:	4613      	mov	r3, r2
 800075a:	005b      	lsls	r3, r3, #1
 800075c:	4413      	add	r3, r2
 800075e:	00db      	lsls	r3, r3, #3
 8000760:	440b      	add	r3, r1
 8000762:	3315      	adds	r3, #21
 8000764:	79ba      	ldrb	r2, [r7, #6]
 8000766:	701a      	strb	r2, [r3, #0]
    aTimerContext[TimerID].PreviousID = previous_id ;
 8000768:	79fa      	ldrb	r2, [r7, #7]
 800076a:	4918      	ldr	r1, [pc, #96]	; (80007cc <LinkTimerBefore+0xbc>)
 800076c:	4613      	mov	r3, r2
 800076e:	005b      	lsls	r3, r3, #1
 8000770:	4413      	add	r3, r2
 8000772:	00db      	lsls	r3, r3, #3
 8000774:	440b      	add	r3, r1
 8000776:	3314      	adds	r3, #20
 8000778:	7bfa      	ldrb	r2, [r7, #15]
 800077a:	701a      	strb	r2, [r3, #0]
    aTimerContext[RefTimerID].PreviousID = TimerID;
 800077c:	79ba      	ldrb	r2, [r7, #6]
 800077e:	4913      	ldr	r1, [pc, #76]	; (80007cc <LinkTimerBefore+0xbc>)
 8000780:	4613      	mov	r3, r2
 8000782:	005b      	lsls	r3, r3, #1
 8000784:	4413      	add	r3, r2
 8000786:	00db      	lsls	r3, r3, #3
 8000788:	440b      	add	r3, r1
 800078a:	3314      	adds	r3, #20
 800078c:	79fa      	ldrb	r2, [r7, #7]
 800078e:	701a      	strb	r2, [r3, #0]
  {
    aTimerContext[TimerID].NextID = RefTimerID;
    aTimerContext[RefTimerID].PreviousID = TimerID;
  }

  return;
 8000790:	e014      	b.n	80007bc <LinkTimerBefore+0xac>
    aTimerContext[TimerID].NextID = RefTimerID;
 8000792:	79fa      	ldrb	r2, [r7, #7]
 8000794:	490d      	ldr	r1, [pc, #52]	; (80007cc <LinkTimerBefore+0xbc>)
 8000796:	4613      	mov	r3, r2
 8000798:	005b      	lsls	r3, r3, #1
 800079a:	4413      	add	r3, r2
 800079c:	00db      	lsls	r3, r3, #3
 800079e:	440b      	add	r3, r1
 80007a0:	3315      	adds	r3, #21
 80007a2:	79ba      	ldrb	r2, [r7, #6]
 80007a4:	701a      	strb	r2, [r3, #0]
    aTimerContext[RefTimerID].PreviousID = TimerID;
 80007a6:	79ba      	ldrb	r2, [r7, #6]
 80007a8:	4908      	ldr	r1, [pc, #32]	; (80007cc <LinkTimerBefore+0xbc>)
 80007aa:	4613      	mov	r3, r2
 80007ac:	005b      	lsls	r3, r3, #1
 80007ae:	4413      	add	r3, r2
 80007b0:	00db      	lsls	r3, r3, #3
 80007b2:	440b      	add	r3, r1
 80007b4:	3314      	adds	r3, #20
 80007b6:	79fa      	ldrb	r2, [r7, #7]
 80007b8:	701a      	strb	r2, [r3, #0]
  return;
 80007ba:	bf00      	nop
}
 80007bc:	3714      	adds	r7, #20
 80007be:	46bd      	mov	sp, r7
 80007c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007c4:	4770      	bx	lr
 80007c6:	bf00      	nop
 80007c8:	20000204 	.word	0x20000204
 80007cc:	20000174 	.word	0x20000174

080007d0 <linkTimer>:
 * @brief  Insert a Timer in the list
 * @param  TimerID:   The ID of the Timer
 * @retval None
 */
static uint16_t linkTimer(uint8_t TimerID)
{
 80007d0:	b580      	push	{r7, lr}
 80007d2:	b084      	sub	sp, #16
 80007d4:	af00      	add	r7, sp, #0
 80007d6:	4603      	mov	r3, r0
 80007d8:	71fb      	strb	r3, [r7, #7]
  uint32_t time_left;
  uint16_t time_elapsed;
  uint8_t timer_id_lookup;
  uint8_t next_id;

  if(CurrentRunningTimerID == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 80007da:	4b4e      	ldr	r3, [pc, #312]	; (8000914 <linkTimer+0x144>)
 80007dc:	781b      	ldrb	r3, [r3, #0]
 80007de:	b2db      	uxtb	r3, r3
 80007e0:	2b06      	cmp	r3, #6
 80007e2:	d118      	bne.n	8000816 <linkTimer+0x46>
  {
    /**
     * No timer in the list
     */
    PreviousRunningTimerID = CurrentRunningTimerID;
 80007e4:	4b4b      	ldr	r3, [pc, #300]	; (8000914 <linkTimer+0x144>)
 80007e6:	781b      	ldrb	r3, [r3, #0]
 80007e8:	b2da      	uxtb	r2, r3
 80007ea:	4b4b      	ldr	r3, [pc, #300]	; (8000918 <linkTimer+0x148>)
 80007ec:	701a      	strb	r2, [r3, #0]
    CurrentRunningTimerID = TimerID;
 80007ee:	4a49      	ldr	r2, [pc, #292]	; (8000914 <linkTimer+0x144>)
 80007f0:	79fb      	ldrb	r3, [r7, #7]
 80007f2:	7013      	strb	r3, [r2, #0]
    aTimerContext[TimerID].NextID = CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER;
 80007f4:	79fa      	ldrb	r2, [r7, #7]
 80007f6:	4949      	ldr	r1, [pc, #292]	; (800091c <linkTimer+0x14c>)
 80007f8:	4613      	mov	r3, r2
 80007fa:	005b      	lsls	r3, r3, #1
 80007fc:	4413      	add	r3, r2
 80007fe:	00db      	lsls	r3, r3, #3
 8000800:	440b      	add	r3, r1
 8000802:	3315      	adds	r3, #21
 8000804:	2206      	movs	r2, #6
 8000806:	701a      	strb	r2, [r3, #0]

    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 8000808:	4b45      	ldr	r3, [pc, #276]	; (8000920 <linkTimer+0x150>)
 800080a:	f04f 32ff 	mov.w	r2, #4294967295
 800080e:	601a      	str	r2, [r3, #0]
    time_elapsed = 0;
 8000810:	2300      	movs	r3, #0
 8000812:	81fb      	strh	r3, [r7, #14]
 8000814:	e078      	b.n	8000908 <linkTimer+0x138>
  }
  else
  {
    time_elapsed = ReturnTimeElapsed();
 8000816:	f000 f909 	bl	8000a2c <ReturnTimeElapsed>
 800081a:	4603      	mov	r3, r0
 800081c:	81fb      	strh	r3, [r7, #14]

    /**
     * update count of the timer to be linked
     */
    aTimerContext[TimerID].CountLeft += time_elapsed;
 800081e:	79fa      	ldrb	r2, [r7, #7]
 8000820:	493e      	ldr	r1, [pc, #248]	; (800091c <linkTimer+0x14c>)
 8000822:	4613      	mov	r3, r2
 8000824:	005b      	lsls	r3, r3, #1
 8000826:	4413      	add	r3, r2
 8000828:	00db      	lsls	r3, r3, #3
 800082a:	440b      	add	r3, r1
 800082c:	3308      	adds	r3, #8
 800082e:	6819      	ldr	r1, [r3, #0]
 8000830:	89fb      	ldrh	r3, [r7, #14]
 8000832:	79fa      	ldrb	r2, [r7, #7]
 8000834:	4419      	add	r1, r3
 8000836:	4839      	ldr	r0, [pc, #228]	; (800091c <linkTimer+0x14c>)
 8000838:	4613      	mov	r3, r2
 800083a:	005b      	lsls	r3, r3, #1
 800083c:	4413      	add	r3, r2
 800083e:	00db      	lsls	r3, r3, #3
 8000840:	4403      	add	r3, r0
 8000842:	3308      	adds	r3, #8
 8000844:	6019      	str	r1, [r3, #0]
    time_left = aTimerContext[TimerID].CountLeft;
 8000846:	79fa      	ldrb	r2, [r7, #7]
 8000848:	4934      	ldr	r1, [pc, #208]	; (800091c <linkTimer+0x14c>)
 800084a:	4613      	mov	r3, r2
 800084c:	005b      	lsls	r3, r3, #1
 800084e:	4413      	add	r3, r2
 8000850:	00db      	lsls	r3, r3, #3
 8000852:	440b      	add	r3, r1
 8000854:	3308      	adds	r3, #8
 8000856:	681b      	ldr	r3, [r3, #0]
 8000858:	60bb      	str	r3, [r7, #8]

    /**
     * Search for index where the new timer shall be linked
     */
    if(aTimerContext[CurrentRunningTimerID].CountLeft <= time_left)
 800085a:	4b2e      	ldr	r3, [pc, #184]	; (8000914 <linkTimer+0x144>)
 800085c:	781b      	ldrb	r3, [r3, #0]
 800085e:	b2db      	uxtb	r3, r3
 8000860:	4619      	mov	r1, r3
 8000862:	4a2e      	ldr	r2, [pc, #184]	; (800091c <linkTimer+0x14c>)
 8000864:	460b      	mov	r3, r1
 8000866:	005b      	lsls	r3, r3, #1
 8000868:	440b      	add	r3, r1
 800086a:	00db      	lsls	r3, r3, #3
 800086c:	4413      	add	r3, r2
 800086e:	3308      	adds	r3, #8
 8000870:	681b      	ldr	r3, [r3, #0]
 8000872:	68ba      	ldr	r2, [r7, #8]
 8000874:	429a      	cmp	r2, r3
 8000876:	d337      	bcc.n	80008e8 <linkTimer+0x118>
    {
      /**
       * Search for the ID after the first one
       */
      timer_id_lookup = CurrentRunningTimerID;
 8000878:	4b26      	ldr	r3, [pc, #152]	; (8000914 <linkTimer+0x144>)
 800087a:	781b      	ldrb	r3, [r3, #0]
 800087c:	737b      	strb	r3, [r7, #13]
      next_id = aTimerContext[timer_id_lookup].NextID;
 800087e:	7b7a      	ldrb	r2, [r7, #13]
 8000880:	4926      	ldr	r1, [pc, #152]	; (800091c <linkTimer+0x14c>)
 8000882:	4613      	mov	r3, r2
 8000884:	005b      	lsls	r3, r3, #1
 8000886:	4413      	add	r3, r2
 8000888:	00db      	lsls	r3, r3, #3
 800088a:	440b      	add	r3, r1
 800088c:	3315      	adds	r3, #21
 800088e:	781b      	ldrb	r3, [r3, #0]
 8000890:	733b      	strb	r3, [r7, #12]
      while((next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[next_id].CountLeft <= time_left))
 8000892:	e013      	b.n	80008bc <linkTimer+0xec>
      {
        timer_id_lookup = aTimerContext[timer_id_lookup].NextID;
 8000894:	7b7a      	ldrb	r2, [r7, #13]
 8000896:	4921      	ldr	r1, [pc, #132]	; (800091c <linkTimer+0x14c>)
 8000898:	4613      	mov	r3, r2
 800089a:	005b      	lsls	r3, r3, #1
 800089c:	4413      	add	r3, r2
 800089e:	00db      	lsls	r3, r3, #3
 80008a0:	440b      	add	r3, r1
 80008a2:	3315      	adds	r3, #21
 80008a4:	781b      	ldrb	r3, [r3, #0]
 80008a6:	737b      	strb	r3, [r7, #13]
        next_id = aTimerContext[timer_id_lookup].NextID;
 80008a8:	7b7a      	ldrb	r2, [r7, #13]
 80008aa:	491c      	ldr	r1, [pc, #112]	; (800091c <linkTimer+0x14c>)
 80008ac:	4613      	mov	r3, r2
 80008ae:	005b      	lsls	r3, r3, #1
 80008b0:	4413      	add	r3, r2
 80008b2:	00db      	lsls	r3, r3, #3
 80008b4:	440b      	add	r3, r1
 80008b6:	3315      	adds	r3, #21
 80008b8:	781b      	ldrb	r3, [r3, #0]
 80008ba:	733b      	strb	r3, [r7, #12]
      while((next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[next_id].CountLeft <= time_left))
 80008bc:	7b3b      	ldrb	r3, [r7, #12]
 80008be:	2b06      	cmp	r3, #6
 80008c0:	d00b      	beq.n	80008da <linkTimer+0x10a>
 80008c2:	7b3a      	ldrb	r2, [r7, #12]
 80008c4:	4915      	ldr	r1, [pc, #84]	; (800091c <linkTimer+0x14c>)
 80008c6:	4613      	mov	r3, r2
 80008c8:	005b      	lsls	r3, r3, #1
 80008ca:	4413      	add	r3, r2
 80008cc:	00db      	lsls	r3, r3, #3
 80008ce:	440b      	add	r3, r1
 80008d0:	3308      	adds	r3, #8
 80008d2:	681b      	ldr	r3, [r3, #0]
 80008d4:	68ba      	ldr	r2, [r7, #8]
 80008d6:	429a      	cmp	r2, r3
 80008d8:	d2dc      	bcs.n	8000894 <linkTimer+0xc4>
      }

      /**
       * Link after the ID
       */
      LinkTimerAfter(TimerID, timer_id_lookup);
 80008da:	7b7a      	ldrb	r2, [r7, #13]
 80008dc:	79fb      	ldrb	r3, [r7, #7]
 80008de:	4611      	mov	r1, r2
 80008e0:	4618      	mov	r0, r3
 80008e2:	f7ff fecf 	bl	8000684 <LinkTimerAfter>
 80008e6:	e00f      	b.n	8000908 <linkTimer+0x138>
    else
    {
      /**
       * Link before the first ID
       */
      LinkTimerBefore(TimerID, CurrentRunningTimerID);
 80008e8:	4b0a      	ldr	r3, [pc, #40]	; (8000914 <linkTimer+0x144>)
 80008ea:	781b      	ldrb	r3, [r3, #0]
 80008ec:	b2da      	uxtb	r2, r3
 80008ee:	79fb      	ldrb	r3, [r7, #7]
 80008f0:	4611      	mov	r1, r2
 80008f2:	4618      	mov	r0, r3
 80008f4:	f7ff ff0c 	bl	8000710 <LinkTimerBefore>
      PreviousRunningTimerID = CurrentRunningTimerID;
 80008f8:	4b06      	ldr	r3, [pc, #24]	; (8000914 <linkTimer+0x144>)
 80008fa:	781b      	ldrb	r3, [r3, #0]
 80008fc:	b2da      	uxtb	r2, r3
 80008fe:	4b06      	ldr	r3, [pc, #24]	; (8000918 <linkTimer+0x148>)
 8000900:	701a      	strb	r2, [r3, #0]
      CurrentRunningTimerID = TimerID;
 8000902:	4a04      	ldr	r2, [pc, #16]	; (8000914 <linkTimer+0x144>)
 8000904:	79fb      	ldrb	r3, [r7, #7]
 8000906:	7013      	strb	r3, [r2, #0]
    }
  }

  return time_elapsed;
 8000908:	89fb      	ldrh	r3, [r7, #14]
}
 800090a:	4618      	mov	r0, r3
 800090c:	3710      	adds	r7, #16
 800090e:	46bd      	mov	sp, r7
 8000910:	bd80      	pop	{r7, pc}
 8000912:	bf00      	nop
 8000914:	20000204 	.word	0x20000204
 8000918:	20000205 	.word	0x20000205
 800091c:	20000174 	.word	0x20000174
 8000920:	20000208 	.word	0x20000208

08000924 <UnlinkTimer>:
 * @param  TimerID:   The ID of the Timer
 * @param  RequestReadSSR: Request to read the SSR register or not
 * @retval None
 */
static void UnlinkTimer(uint8_t TimerID, RequestReadSSR_t RequestReadSSR)
{
 8000924:	b480      	push	{r7}
 8000926:	b085      	sub	sp, #20
 8000928:	af00      	add	r7, sp, #0
 800092a:	4603      	mov	r3, r0
 800092c:	460a      	mov	r2, r1
 800092e:	71fb      	strb	r3, [r7, #7]
 8000930:	4613      	mov	r3, r2
 8000932:	71bb      	strb	r3, [r7, #6]
  uint8_t previous_id;
  uint8_t next_id;

  if(TimerID == CurrentRunningTimerID)
 8000934:	4b39      	ldr	r3, [pc, #228]	; (8000a1c <UnlinkTimer+0xf8>)
 8000936:	781b      	ldrb	r3, [r3, #0]
 8000938:	b2db      	uxtb	r3, r3
 800093a:	79fa      	ldrb	r2, [r7, #7]
 800093c:	429a      	cmp	r2, r3
 800093e:	d111      	bne.n	8000964 <UnlinkTimer+0x40>
  {
    PreviousRunningTimerID = CurrentRunningTimerID;
 8000940:	4b36      	ldr	r3, [pc, #216]	; (8000a1c <UnlinkTimer+0xf8>)
 8000942:	781b      	ldrb	r3, [r3, #0]
 8000944:	b2da      	uxtb	r2, r3
 8000946:	4b36      	ldr	r3, [pc, #216]	; (8000a20 <UnlinkTimer+0xfc>)
 8000948:	701a      	strb	r2, [r3, #0]
    CurrentRunningTimerID = aTimerContext[TimerID].NextID;
 800094a:	79fa      	ldrb	r2, [r7, #7]
 800094c:	4935      	ldr	r1, [pc, #212]	; (8000a24 <UnlinkTimer+0x100>)
 800094e:	4613      	mov	r3, r2
 8000950:	005b      	lsls	r3, r3, #1
 8000952:	4413      	add	r3, r2
 8000954:	00db      	lsls	r3, r3, #3
 8000956:	440b      	add	r3, r1
 8000958:	3315      	adds	r3, #21
 800095a:	781b      	ldrb	r3, [r3, #0]
 800095c:	b2da      	uxtb	r2, r3
 800095e:	4b2f      	ldr	r3, [pc, #188]	; (8000a1c <UnlinkTimer+0xf8>)
 8000960:	701a      	strb	r2, [r3, #0]
 8000962:	e03e      	b.n	80009e2 <UnlinkTimer+0xbe>
  }
  else
  {
    previous_id = aTimerContext[TimerID].PreviousID;
 8000964:	79fa      	ldrb	r2, [r7, #7]
 8000966:	492f      	ldr	r1, [pc, #188]	; (8000a24 <UnlinkTimer+0x100>)
 8000968:	4613      	mov	r3, r2
 800096a:	005b      	lsls	r3, r3, #1
 800096c:	4413      	add	r3, r2
 800096e:	00db      	lsls	r3, r3, #3
 8000970:	440b      	add	r3, r1
 8000972:	3314      	adds	r3, #20
 8000974:	781b      	ldrb	r3, [r3, #0]
 8000976:	73fb      	strb	r3, [r7, #15]
    next_id = aTimerContext[TimerID].NextID;
 8000978:	79fa      	ldrb	r2, [r7, #7]
 800097a:	492a      	ldr	r1, [pc, #168]	; (8000a24 <UnlinkTimer+0x100>)
 800097c:	4613      	mov	r3, r2
 800097e:	005b      	lsls	r3, r3, #1
 8000980:	4413      	add	r3, r2
 8000982:	00db      	lsls	r3, r3, #3
 8000984:	440b      	add	r3, r1
 8000986:	3315      	adds	r3, #21
 8000988:	781b      	ldrb	r3, [r3, #0]
 800098a:	73bb      	strb	r3, [r7, #14]

    aTimerContext[previous_id].NextID = aTimerContext[TimerID].NextID;
 800098c:	79f9      	ldrb	r1, [r7, #7]
 800098e:	7bfa      	ldrb	r2, [r7, #15]
 8000990:	4824      	ldr	r0, [pc, #144]	; (8000a24 <UnlinkTimer+0x100>)
 8000992:	460b      	mov	r3, r1
 8000994:	005b      	lsls	r3, r3, #1
 8000996:	440b      	add	r3, r1
 8000998:	00db      	lsls	r3, r3, #3
 800099a:	4403      	add	r3, r0
 800099c:	3315      	adds	r3, #21
 800099e:	781b      	ldrb	r3, [r3, #0]
 80009a0:	b2d8      	uxtb	r0, r3
 80009a2:	4920      	ldr	r1, [pc, #128]	; (8000a24 <UnlinkTimer+0x100>)
 80009a4:	4613      	mov	r3, r2
 80009a6:	005b      	lsls	r3, r3, #1
 80009a8:	4413      	add	r3, r2
 80009aa:	00db      	lsls	r3, r3, #3
 80009ac:	440b      	add	r3, r1
 80009ae:	3315      	adds	r3, #21
 80009b0:	4602      	mov	r2, r0
 80009b2:	701a      	strb	r2, [r3, #0]
    if(next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 80009b4:	7bbb      	ldrb	r3, [r7, #14]
 80009b6:	2b06      	cmp	r3, #6
 80009b8:	d013      	beq.n	80009e2 <UnlinkTimer+0xbe>
    {
      aTimerContext[next_id].PreviousID = aTimerContext[TimerID].PreviousID;
 80009ba:	79f9      	ldrb	r1, [r7, #7]
 80009bc:	7bba      	ldrb	r2, [r7, #14]
 80009be:	4819      	ldr	r0, [pc, #100]	; (8000a24 <UnlinkTimer+0x100>)
 80009c0:	460b      	mov	r3, r1
 80009c2:	005b      	lsls	r3, r3, #1
 80009c4:	440b      	add	r3, r1
 80009c6:	00db      	lsls	r3, r3, #3
 80009c8:	4403      	add	r3, r0
 80009ca:	3314      	adds	r3, #20
 80009cc:	781b      	ldrb	r3, [r3, #0]
 80009ce:	b2d8      	uxtb	r0, r3
 80009d0:	4914      	ldr	r1, [pc, #80]	; (8000a24 <UnlinkTimer+0x100>)
 80009d2:	4613      	mov	r3, r2
 80009d4:	005b      	lsls	r3, r3, #1
 80009d6:	4413      	add	r3, r2
 80009d8:	00db      	lsls	r3, r3, #3
 80009da:	440b      	add	r3, r1
 80009dc:	3314      	adds	r3, #20
 80009de:	4602      	mov	r2, r0
 80009e0:	701a      	strb	r2, [r3, #0]
  }

  /**
   * Timer is out of the list
   */
  aTimerContext[TimerID].TimerIDStatus = TimerID_Created;
 80009e2:	79fa      	ldrb	r2, [r7, #7]
 80009e4:	490f      	ldr	r1, [pc, #60]	; (8000a24 <UnlinkTimer+0x100>)
 80009e6:	4613      	mov	r3, r2
 80009e8:	005b      	lsls	r3, r3, #1
 80009ea:	4413      	add	r3, r2
 80009ec:	00db      	lsls	r3, r3, #3
 80009ee:	440b      	add	r3, r1
 80009f0:	330c      	adds	r3, #12
 80009f2:	2201      	movs	r2, #1
 80009f4:	701a      	strb	r2, [r3, #0]

  if((CurrentRunningTimerID == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (RequestReadSSR == SSR_Read_Requested))
 80009f6:	4b09      	ldr	r3, [pc, #36]	; (8000a1c <UnlinkTimer+0xf8>)
 80009f8:	781b      	ldrb	r3, [r3, #0]
 80009fa:	b2db      	uxtb	r3, r3
 80009fc:	2b06      	cmp	r3, #6
 80009fe:	d107      	bne.n	8000a10 <UnlinkTimer+0xec>
 8000a00:	79bb      	ldrb	r3, [r7, #6]
 8000a02:	2b00      	cmp	r3, #0
 8000a04:	d104      	bne.n	8000a10 <UnlinkTimer+0xec>
  {
    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 8000a06:	4b08      	ldr	r3, [pc, #32]	; (8000a28 <UnlinkTimer+0x104>)
 8000a08:	f04f 32ff 	mov.w	r2, #4294967295
 8000a0c:	601a      	str	r2, [r3, #0]
  }

  return;
 8000a0e:	bf00      	nop
 8000a10:	bf00      	nop
}
 8000a12:	3714      	adds	r7, #20
 8000a14:	46bd      	mov	sp, r7
 8000a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a1a:	4770      	bx	lr
 8000a1c:	20000204 	.word	0x20000204
 8000a20:	20000205 	.word	0x20000205
 8000a24:	20000174 	.word	0x20000174
 8000a28:	20000208 	.word	0x20000208

08000a2c <ReturnTimeElapsed>:
 *        since the time the timer has been started
 * @param  None
 * @retval Time expired in Ticks
 */
static uint16_t ReturnTimeElapsed(void)
{
 8000a2c:	b580      	push	{r7, lr}
 8000a2e:	b082      	sub	sp, #8
 8000a30:	af00      	add	r7, sp, #0
  uint32_t  return_value;
  uint32_t  wrap_counter;

  if(SSRValueOnLastSetup != SSR_FORBIDDEN_VALUE)
 8000a32:	4b1a      	ldr	r3, [pc, #104]	; (8000a9c <ReturnTimeElapsed+0x70>)
 8000a34:	681b      	ldr	r3, [r3, #0]
 8000a36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000a3a:	d026      	beq.n	8000a8a <ReturnTimeElapsed+0x5e>
  {
    return_value = ReadRtcSsrValue(); /**< Read SSR register first */
 8000a3c:	f7ff fe02 	bl	8000644 <ReadRtcSsrValue>
 8000a40:	6078      	str	r0, [r7, #4]

    if (SSRValueOnLastSetup >= return_value)
 8000a42:	4b16      	ldr	r3, [pc, #88]	; (8000a9c <ReturnTimeElapsed+0x70>)
 8000a44:	681b      	ldr	r3, [r3, #0]
 8000a46:	687a      	ldr	r2, [r7, #4]
 8000a48:	429a      	cmp	r2, r3
 8000a4a:	d805      	bhi.n	8000a58 <ReturnTimeElapsed+0x2c>
    {
      return_value = SSRValueOnLastSetup - return_value;
 8000a4c:	4b13      	ldr	r3, [pc, #76]	; (8000a9c <ReturnTimeElapsed+0x70>)
 8000a4e:	681a      	ldr	r2, [r3, #0]
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	1ad3      	subs	r3, r2, r3
 8000a54:	607b      	str	r3, [r7, #4]
 8000a56:	e00a      	b.n	8000a6e <ReturnTimeElapsed+0x42>
    }
    else
    {
      wrap_counter = SynchPrescalerUserConfig - return_value;
 8000a58:	4b11      	ldr	r3, [pc, #68]	; (8000aa0 <ReturnTimeElapsed+0x74>)
 8000a5a:	881b      	ldrh	r3, [r3, #0]
 8000a5c:	461a      	mov	r2, r3
 8000a5e:	687b      	ldr	r3, [r7, #4]
 8000a60:	1ad3      	subs	r3, r2, r3
 8000a62:	603b      	str	r3, [r7, #0]
      return_value = SSRValueOnLastSetup + wrap_counter;
 8000a64:	4b0d      	ldr	r3, [pc, #52]	; (8000a9c <ReturnTimeElapsed+0x70>)
 8000a66:	681b      	ldr	r3, [r3, #0]
 8000a68:	683a      	ldr	r2, [r7, #0]
 8000a6a:	4413      	add	r3, r2
 8000a6c:	607b      	str	r3, [r7, #4]

    /**
     * At this stage, ReturnValue holds the number of ticks counted by SSR
     * Need to translate in number of ticks counted by the Wakeuptimer
     */
    return_value = return_value*AsynchPrescalerUserConfig;
 8000a6e:	4b0d      	ldr	r3, [pc, #52]	; (8000aa4 <ReturnTimeElapsed+0x78>)
 8000a70:	781b      	ldrb	r3, [r3, #0]
 8000a72:	461a      	mov	r2, r3
 8000a74:	687b      	ldr	r3, [r7, #4]
 8000a76:	fb02 f303 	mul.w	r3, r2, r3
 8000a7a:	607b      	str	r3, [r7, #4]
    return_value = return_value >> WakeupTimerDivider;
 8000a7c:	4b0a      	ldr	r3, [pc, #40]	; (8000aa8 <ReturnTimeElapsed+0x7c>)
 8000a7e:	781b      	ldrb	r3, [r3, #0]
 8000a80:	461a      	mov	r2, r3
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	40d3      	lsrs	r3, r2
 8000a86:	607b      	str	r3, [r7, #4]
 8000a88:	e001      	b.n	8000a8e <ReturnTimeElapsed+0x62>
  }
  else
  {
    return_value = 0;
 8000a8a:	2300      	movs	r3, #0
 8000a8c:	607b      	str	r3, [r7, #4]
  }

  return (uint16_t)return_value;
 8000a8e:	687b      	ldr	r3, [r7, #4]
 8000a90:	b29b      	uxth	r3, r3
}
 8000a92:	4618      	mov	r0, r3
 8000a94:	3708      	adds	r7, #8
 8000a96:	46bd      	mov	sp, r7
 8000a98:	bd80      	pop	{r7, pc}
 8000a9a:	bf00      	nop
 8000a9c:	20000208 	.word	0x20000208
 8000aa0:	2000033a 	.word	0x2000033a
 8000aa4:	20000339 	.word	0x20000339
 8000aa8:	20000338 	.word	0x20000338

08000aac <RestartWakeupCounter>:
 *    It assumes all condition are met to be allowed to write the wakeup counter
 * @param  Value: Value to be written in the counter
 * @retval None
 */
static void RestartWakeupCounter(uint16_t Value)
{
 8000aac:	b580      	push	{r7, lr}
 8000aae:	b082      	sub	sp, #8
 8000ab0:	af00      	add	r7, sp, #0
 8000ab2:	4603      	mov	r3, r0
 8000ab4:	80fb      	strh	r3, [r7, #6]
   * The wakeuptimer has been disabled in the calling function to reduce the time to poll the WUTWF
   * FLAG when the new value will have to be written
   *  __HAL_RTC_WAKEUPTIMER_DISABLE(phrtc);
   */

  if(Value == 0)
 8000ab6:	88fb      	ldrh	r3, [r7, #6]
 8000ab8:	2b00      	cmp	r3, #0
 8000aba:	d108      	bne.n	8000ace <RestartWakeupCounter+0x22>
  {
    SSRValueOnLastSetup = ReadRtcSsrValue();
 8000abc:	f7ff fdc2 	bl	8000644 <ReadRtcSsrValue>
 8000ac0:	4602      	mov	r2, r0
 8000ac2:	4b24      	ldr	r3, [pc, #144]	; (8000b54 <RestartWakeupCounter+0xa8>)
 8000ac4:	601a      	str	r2, [r3, #0]

    /**
     * Simulate that the Timer expired
     */
    HAL_NVIC_SetPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);
 8000ac6:	2003      	movs	r0, #3
 8000ac8:	f004 ff73 	bl	80059b2 <HAL_NVIC_SetPendingIRQ>
    __HAL_RTC_WAKEUPTIMER_ENABLE(phrtc);    /**<  Enable the Wakeup Timer */

    HW_TS_RTC_CountUpdated_AppNot();
  }

  return ;
 8000acc:	e03e      	b.n	8000b4c <RestartWakeupCounter+0xa0>
    if((Value > 1) ||(WakeupTimerDivider != 1))
 8000ace:	88fb      	ldrh	r3, [r7, #6]
 8000ad0:	2b01      	cmp	r3, #1
 8000ad2:	d803      	bhi.n	8000adc <RestartWakeupCounter+0x30>
 8000ad4:	4b20      	ldr	r3, [pc, #128]	; (8000b58 <RestartWakeupCounter+0xac>)
 8000ad6:	781b      	ldrb	r3, [r3, #0]
 8000ad8:	2b01      	cmp	r3, #1
 8000ada:	d002      	beq.n	8000ae2 <RestartWakeupCounter+0x36>
      Value -= 1;
 8000adc:	88fb      	ldrh	r3, [r7, #6]
 8000ade:	3b01      	subs	r3, #1
 8000ae0:	80fb      	strh	r3, [r7, #6]
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(phrtc, RTC_FLAG_WUTWF) == RESET);
 8000ae2:	bf00      	nop
 8000ae4:	4b1d      	ldr	r3, [pc, #116]	; (8000b5c <RestartWakeupCounter+0xb0>)
 8000ae6:	681b      	ldr	r3, [r3, #0]
 8000ae8:	681b      	ldr	r3, [r3, #0]
 8000aea:	68db      	ldr	r3, [r3, #12]
 8000aec:	f003 0304 	and.w	r3, r3, #4
 8000af0:	2b00      	cmp	r3, #0
 8000af2:	d0f7      	beq.n	8000ae4 <RestartWakeupCounter+0x38>
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(phrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 8000af4:	4b19      	ldr	r3, [pc, #100]	; (8000b5c <RestartWakeupCounter+0xb0>)
 8000af6:	681b      	ldr	r3, [r3, #0]
 8000af8:	681b      	ldr	r3, [r3, #0]
 8000afa:	68db      	ldr	r3, [r3, #12]
 8000afc:	b2da      	uxtb	r2, r3
 8000afe:	4b17      	ldr	r3, [pc, #92]	; (8000b5c <RestartWakeupCounter+0xb0>)
 8000b00:	681b      	ldr	r3, [r3, #0]
 8000b02:	681b      	ldr	r3, [r3, #0]
 8000b04:	f462 6290 	orn	r2, r2, #1152	; 0x480
 8000b08:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 8000b0a:	4b15      	ldr	r3, [pc, #84]	; (8000b60 <RestartWakeupCounter+0xb4>)
 8000b0c:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8000b10:	60da      	str	r2, [r3, #12]
    HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);   /**<  Clear pending bit in NVIC */
 8000b12:	2003      	movs	r0, #3
 8000b14:	f004 ff5b 	bl	80059ce <HAL_NVIC_ClearPendingIRQ>
    MODIFY_REG(RTC->WUTR, RTC_WUTR_WUT, Value);
 8000b18:	4b12      	ldr	r3, [pc, #72]	; (8000b64 <RestartWakeupCounter+0xb8>)
 8000b1a:	695b      	ldr	r3, [r3, #20]
 8000b1c:	0c1b      	lsrs	r3, r3, #16
 8000b1e:	041b      	lsls	r3, r3, #16
 8000b20:	88fa      	ldrh	r2, [r7, #6]
 8000b22:	4910      	ldr	r1, [pc, #64]	; (8000b64 <RestartWakeupCounter+0xb8>)
 8000b24:	4313      	orrs	r3, r2
 8000b26:	614b      	str	r3, [r1, #20]
    SSRValueOnLastSetup = ReadRtcSsrValue();
 8000b28:	f7ff fd8c 	bl	8000644 <ReadRtcSsrValue>
 8000b2c:	4602      	mov	r2, r0
 8000b2e:	4b09      	ldr	r3, [pc, #36]	; (8000b54 <RestartWakeupCounter+0xa8>)
 8000b30:	601a      	str	r2, [r3, #0]
    __HAL_RTC_WAKEUPTIMER_ENABLE(phrtc);    /**<  Enable the Wakeup Timer */
 8000b32:	4b0a      	ldr	r3, [pc, #40]	; (8000b5c <RestartWakeupCounter+0xb0>)
 8000b34:	681b      	ldr	r3, [r3, #0]
 8000b36:	681b      	ldr	r3, [r3, #0]
 8000b38:	689a      	ldr	r2, [r3, #8]
 8000b3a:	4b08      	ldr	r3, [pc, #32]	; (8000b5c <RestartWakeupCounter+0xb0>)
 8000b3c:	681b      	ldr	r3, [r3, #0]
 8000b3e:	681b      	ldr	r3, [r3, #0]
 8000b40:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8000b44:	609a      	str	r2, [r3, #8]
    HW_TS_RTC_CountUpdated_AppNot();
 8000b46:	f3af 8000 	nop.w
  return ;
 8000b4a:	bf00      	nop
}
 8000b4c:	3708      	adds	r7, #8
 8000b4e:	46bd      	mov	sp, r7
 8000b50:	bd80      	pop	{r7, pc}
 8000b52:	bf00      	nop
 8000b54:	20000208 	.word	0x20000208
 8000b58:	20000338 	.word	0x20000338
 8000b5c:	20000334 	.word	0x20000334
 8000b60:	58000800 	.word	0x58000800
 8000b64:	40002800 	.word	0x40002800

08000b68 <RescheduleTimerList>:
 *    2) Setup the wakeuptimer
 * @param  None
 * @retval None
 */
static void RescheduleTimerList(void)
{
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	b084      	sub	sp, #16
 8000b6c:	af00      	add	r7, sp, #0

  /**
   * The wakeuptimer is disabled now to reduce the time to poll the WUTWF
   * FLAG when the new value will have to be written
   */
  if((READ_BIT(RTC->CR, RTC_CR_WUTE) == (RTC_CR_WUTE)) == SET)
 8000b6e:	4b47      	ldr	r3, [pc, #284]	; (8000c8c <RescheduleTimerList+0x124>)
 8000b70:	689b      	ldr	r3, [r3, #8]
 8000b72:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000b76:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000b7a:	d108      	bne.n	8000b8e <RescheduleTimerList+0x26>
  {
    /**
     * Wait for the flag to be back to 0 when the wakeup timer is enabled
     */
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(phrtc, RTC_FLAG_WUTWF) == SET);
 8000b7c:	bf00      	nop
 8000b7e:	4b44      	ldr	r3, [pc, #272]	; (8000c90 <RescheduleTimerList+0x128>)
 8000b80:	681b      	ldr	r3, [r3, #0]
 8000b82:	681b      	ldr	r3, [r3, #0]
 8000b84:	68db      	ldr	r3, [r3, #12]
 8000b86:	f003 0304 	and.w	r3, r3, #4
 8000b8a:	2b00      	cmp	r3, #0
 8000b8c:	d1f7      	bne.n	8000b7e <RescheduleTimerList+0x16>
  }
  __HAL_RTC_WAKEUPTIMER_DISABLE(phrtc);   /**<  Disable the Wakeup Timer */
 8000b8e:	4b40      	ldr	r3, [pc, #256]	; (8000c90 <RescheduleTimerList+0x128>)
 8000b90:	681b      	ldr	r3, [r3, #0]
 8000b92:	681b      	ldr	r3, [r3, #0]
 8000b94:	689a      	ldr	r2, [r3, #8]
 8000b96:	4b3e      	ldr	r3, [pc, #248]	; (8000c90 <RescheduleTimerList+0x128>)
 8000b98:	681b      	ldr	r3, [r3, #0]
 8000b9a:	681b      	ldr	r3, [r3, #0]
 8000b9c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8000ba0:	609a      	str	r2, [r3, #8]

  localTimerID = CurrentRunningTimerID;
 8000ba2:	4b3c      	ldr	r3, [pc, #240]	; (8000c94 <RescheduleTimerList+0x12c>)
 8000ba4:	781b      	ldrb	r3, [r3, #0]
 8000ba6:	73fb      	strb	r3, [r7, #15]

  /**
   * Calculate what will be the value to write in the wakeuptimer
   */
  timecountleft = aTimerContext[localTimerID].CountLeft;
 8000ba8:	7bfa      	ldrb	r2, [r7, #15]
 8000baa:	493b      	ldr	r1, [pc, #236]	; (8000c98 <RescheduleTimerList+0x130>)
 8000bac:	4613      	mov	r3, r2
 8000bae:	005b      	lsls	r3, r3, #1
 8000bb0:	4413      	add	r3, r2
 8000bb2:	00db      	lsls	r3, r3, #3
 8000bb4:	440b      	add	r3, r1
 8000bb6:	3308      	adds	r3, #8
 8000bb8:	681b      	ldr	r3, [r3, #0]
 8000bba:	60bb      	str	r3, [r7, #8]

  /**
   * Read how much has been counted
   */
  time_elapsed = ReturnTimeElapsed();
 8000bbc:	f7ff ff36 	bl	8000a2c <ReturnTimeElapsed>
 8000bc0:	4603      	mov	r3, r0
 8000bc2:	80fb      	strh	r3, [r7, #6]

  if(timecountleft < time_elapsed )
 8000bc4:	88fb      	ldrh	r3, [r7, #6]
 8000bc6:	68ba      	ldr	r2, [r7, #8]
 8000bc8:	429a      	cmp	r2, r3
 8000bca:	d205      	bcs.n	8000bd8 <RescheduleTimerList+0x70>
  {
    /**
     * There is no tick left to count
     */
    wakeup_timer_value = 0;
 8000bcc:	2300      	movs	r3, #0
 8000bce:	81bb      	strh	r3, [r7, #12]
    WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 8000bd0:	4b32      	ldr	r3, [pc, #200]	; (8000c9c <RescheduleTimerList+0x134>)
 8000bd2:	2201      	movs	r2, #1
 8000bd4:	701a      	strb	r2, [r3, #0]
 8000bd6:	e04d      	b.n	8000c74 <RescheduleTimerList+0x10c>
  }
  else
  {
    if(timecountleft > (time_elapsed + MaxWakeupTimerSetup))
 8000bd8:	88fb      	ldrh	r3, [r7, #6]
 8000bda:	4a31      	ldr	r2, [pc, #196]	; (8000ca0 <RescheduleTimerList+0x138>)
 8000bdc:	8812      	ldrh	r2, [r2, #0]
 8000bde:	b292      	uxth	r2, r2
 8000be0:	4413      	add	r3, r2
 8000be2:	461a      	mov	r2, r3
 8000be4:	68bb      	ldr	r3, [r7, #8]
 8000be6:	4293      	cmp	r3, r2
 8000be8:	d906      	bls.n	8000bf8 <RescheduleTimerList+0x90>
    {
      /**
       * The number of tick left is greater than the Wakeuptimer maximum value
       */
      wakeup_timer_value = MaxWakeupTimerSetup;
 8000bea:	4b2d      	ldr	r3, [pc, #180]	; (8000ca0 <RescheduleTimerList+0x138>)
 8000bec:	881b      	ldrh	r3, [r3, #0]
 8000bee:	81bb      	strh	r3, [r7, #12]

      WakeupTimerLimitation = WakeupTimerValue_Overpassed;
 8000bf0:	4b2a      	ldr	r3, [pc, #168]	; (8000c9c <RescheduleTimerList+0x134>)
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	701a      	strb	r2, [r3, #0]
 8000bf6:	e03d      	b.n	8000c74 <RescheduleTimerList+0x10c>
    }
    else
    {
      wakeup_timer_value = timecountleft - time_elapsed;
 8000bf8:	68bb      	ldr	r3, [r7, #8]
 8000bfa:	b29a      	uxth	r2, r3
 8000bfc:	88fb      	ldrh	r3, [r7, #6]
 8000bfe:	1ad3      	subs	r3, r2, r3
 8000c00:	81bb      	strh	r3, [r7, #12]
      WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 8000c02:	4b26      	ldr	r3, [pc, #152]	; (8000c9c <RescheduleTimerList+0x134>)
 8000c04:	2201      	movs	r2, #1
 8000c06:	701a      	strb	r2, [r3, #0]
  }

  /**
   * update ticks left to be counted for each timer
   */
  while(localTimerID != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8000c08:	e034      	b.n	8000c74 <RescheduleTimerList+0x10c>
  {
    if (aTimerContext[localTimerID].CountLeft < time_elapsed)
 8000c0a:	7bfa      	ldrb	r2, [r7, #15]
 8000c0c:	4922      	ldr	r1, [pc, #136]	; (8000c98 <RescheduleTimerList+0x130>)
 8000c0e:	4613      	mov	r3, r2
 8000c10:	005b      	lsls	r3, r3, #1
 8000c12:	4413      	add	r3, r2
 8000c14:	00db      	lsls	r3, r3, #3
 8000c16:	440b      	add	r3, r1
 8000c18:	3308      	adds	r3, #8
 8000c1a:	681a      	ldr	r2, [r3, #0]
 8000c1c:	88fb      	ldrh	r3, [r7, #6]
 8000c1e:	429a      	cmp	r2, r3
 8000c20:	d20a      	bcs.n	8000c38 <RescheduleTimerList+0xd0>
    {
      aTimerContext[localTimerID].CountLeft = 0;
 8000c22:	7bfa      	ldrb	r2, [r7, #15]
 8000c24:	491c      	ldr	r1, [pc, #112]	; (8000c98 <RescheduleTimerList+0x130>)
 8000c26:	4613      	mov	r3, r2
 8000c28:	005b      	lsls	r3, r3, #1
 8000c2a:	4413      	add	r3, r2
 8000c2c:	00db      	lsls	r3, r3, #3
 8000c2e:	440b      	add	r3, r1
 8000c30:	3308      	adds	r3, #8
 8000c32:	2200      	movs	r2, #0
 8000c34:	601a      	str	r2, [r3, #0]
 8000c36:	e013      	b.n	8000c60 <RescheduleTimerList+0xf8>
    }
    else
    {
      aTimerContext[localTimerID].CountLeft -= time_elapsed;
 8000c38:	7bfa      	ldrb	r2, [r7, #15]
 8000c3a:	4917      	ldr	r1, [pc, #92]	; (8000c98 <RescheduleTimerList+0x130>)
 8000c3c:	4613      	mov	r3, r2
 8000c3e:	005b      	lsls	r3, r3, #1
 8000c40:	4413      	add	r3, r2
 8000c42:	00db      	lsls	r3, r3, #3
 8000c44:	440b      	add	r3, r1
 8000c46:	3308      	adds	r3, #8
 8000c48:	6819      	ldr	r1, [r3, #0]
 8000c4a:	88fb      	ldrh	r3, [r7, #6]
 8000c4c:	7bfa      	ldrb	r2, [r7, #15]
 8000c4e:	1ac9      	subs	r1, r1, r3
 8000c50:	4811      	ldr	r0, [pc, #68]	; (8000c98 <RescheduleTimerList+0x130>)
 8000c52:	4613      	mov	r3, r2
 8000c54:	005b      	lsls	r3, r3, #1
 8000c56:	4413      	add	r3, r2
 8000c58:	00db      	lsls	r3, r3, #3
 8000c5a:	4403      	add	r3, r0
 8000c5c:	3308      	adds	r3, #8
 8000c5e:	6019      	str	r1, [r3, #0]
    }
    localTimerID = aTimerContext[localTimerID].NextID;
 8000c60:	7bfa      	ldrb	r2, [r7, #15]
 8000c62:	490d      	ldr	r1, [pc, #52]	; (8000c98 <RescheduleTimerList+0x130>)
 8000c64:	4613      	mov	r3, r2
 8000c66:	005b      	lsls	r3, r3, #1
 8000c68:	4413      	add	r3, r2
 8000c6a:	00db      	lsls	r3, r3, #3
 8000c6c:	440b      	add	r3, r1
 8000c6e:	3315      	adds	r3, #21
 8000c70:	781b      	ldrb	r3, [r3, #0]
 8000c72:	73fb      	strb	r3, [r7, #15]
  while(localTimerID != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8000c74:	7bfb      	ldrb	r3, [r7, #15]
 8000c76:	2b06      	cmp	r3, #6
 8000c78:	d1c7      	bne.n	8000c0a <RescheduleTimerList+0xa2>
  }

  /**
   * Write next count
   */
  RestartWakeupCounter(wakeup_timer_value);
 8000c7a:	89bb      	ldrh	r3, [r7, #12]
 8000c7c:	4618      	mov	r0, r3
 8000c7e:	f7ff ff15 	bl	8000aac <RestartWakeupCounter>

  return ;
 8000c82:	bf00      	nop
}
 8000c84:	3710      	adds	r7, #16
 8000c86:	46bd      	mov	sp, r7
 8000c88:	bd80      	pop	{r7, pc}
 8000c8a:	bf00      	nop
 8000c8c:	40002800 	.word	0x40002800
 8000c90:	20000334 	.word	0x20000334
 8000c94:	20000204 	.word	0x20000204
 8000c98:	20000174 	.word	0x20000174
 8000c9c:	2000020c 	.word	0x2000020c
 8000ca0:	2000033c 	.word	0x2000033c

08000ca4 <HW_TS_RTC_Wakeup_Handler>:
 * In order to ease maintainability, the unlock is done at the top and the lock at then end
 * in case some new implementation is coming in the future
 */

void HW_TS_RTC_Wakeup_Handler(void)
{
 8000ca4:	b580      	push	{r7, lr}
 8000ca6:	b08a      	sub	sp, #40	; 0x28
 8000ca8:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8000caa:	f3ef 8310 	mrs	r3, PRIMASK
 8000cae:	617b      	str	r3, [r7, #20]
  return(result);
 8000cb0:	697b      	ldr	r3, [r7, #20]
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8000cb2:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("cpsid i" : : : "memory");
 8000cb4:	b672      	cpsid	i
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

/* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( phrtc );
 8000cb6:	4b5e      	ldr	r3, [pc, #376]	; (8000e30 <HW_TS_RTC_Wakeup_Handler+0x18c>)
 8000cb8:	681b      	ldr	r3, [r3, #0]
 8000cba:	681b      	ldr	r3, [r3, #0]
 8000cbc:	22ca      	movs	r2, #202	; 0xca
 8000cbe:	625a      	str	r2, [r3, #36]	; 0x24
 8000cc0:	4b5b      	ldr	r3, [pc, #364]	; (8000e30 <HW_TS_RTC_Wakeup_Handler+0x18c>)
 8000cc2:	681b      	ldr	r3, [r3, #0]
 8000cc4:	681b      	ldr	r3, [r3, #0]
 8000cc6:	2253      	movs	r2, #83	; 0x53
 8000cc8:	625a      	str	r2, [r3, #36]	; 0x24
  /**
   * Disable the Wakeup Timer
   * This may speed up a bit the processing to wait the timer to be disabled
   * The timer is still counting 2 RTCCLK
   */
  __HAL_RTC_WAKEUPTIMER_DISABLE(phrtc);
 8000cca:	4b59      	ldr	r3, [pc, #356]	; (8000e30 <HW_TS_RTC_Wakeup_Handler+0x18c>)
 8000ccc:	681b      	ldr	r3, [r3, #0]
 8000cce:	681b      	ldr	r3, [r3, #0]
 8000cd0:	689a      	ldr	r2, [r3, #8]
 8000cd2:	4b57      	ldr	r3, [pc, #348]	; (8000e30 <HW_TS_RTC_Wakeup_Handler+0x18c>)
 8000cd4:	681b      	ldr	r3, [r3, #0]
 8000cd6:	681b      	ldr	r3, [r3, #0]
 8000cd8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8000cdc:	609a      	str	r2, [r3, #8]

  local_current_running_timer_id = CurrentRunningTimerID;
 8000cde:	4b55      	ldr	r3, [pc, #340]	; (8000e34 <HW_TS_RTC_Wakeup_Handler+0x190>)
 8000ce0:	781b      	ldrb	r3, [r3, #0]
 8000ce2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  if(aTimerContext[local_current_running_timer_id].TimerIDStatus == TimerID_Running)
 8000ce6:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8000cea:	4953      	ldr	r1, [pc, #332]	; (8000e38 <HW_TS_RTC_Wakeup_Handler+0x194>)
 8000cec:	4613      	mov	r3, r2
 8000cee:	005b      	lsls	r3, r3, #1
 8000cf0:	4413      	add	r3, r2
 8000cf2:	00db      	lsls	r3, r3, #3
 8000cf4:	440b      	add	r3, r1
 8000cf6:	330c      	adds	r3, #12
 8000cf8:	781b      	ldrb	r3, [r3, #0]
 8000cfa:	b2db      	uxtb	r3, r3
 8000cfc:	2b02      	cmp	r3, #2
 8000cfe:	d170      	bne.n	8000de2 <HW_TS_RTC_Wakeup_Handler+0x13e>
  {
    ptimer_callback = aTimerContext[local_current_running_timer_id].pTimerCallBack;
 8000d00:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8000d04:	494c      	ldr	r1, [pc, #304]	; (8000e38 <HW_TS_RTC_Wakeup_Handler+0x194>)
 8000d06:	4613      	mov	r3, r2
 8000d08:	005b      	lsls	r3, r3, #1
 8000d0a:	4413      	add	r3, r2
 8000d0c:	00db      	lsls	r3, r3, #3
 8000d0e:	440b      	add	r3, r1
 8000d10:	681b      	ldr	r3, [r3, #0]
 8000d12:	61fb      	str	r3, [r7, #28]
    timer_process_id = aTimerContext[local_current_running_timer_id].TimerProcessID;
 8000d14:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8000d18:	4947      	ldr	r1, [pc, #284]	; (8000e38 <HW_TS_RTC_Wakeup_Handler+0x194>)
 8000d1a:	4613      	mov	r3, r2
 8000d1c:	005b      	lsls	r3, r3, #1
 8000d1e:	4413      	add	r3, r2
 8000d20:	00db      	lsls	r3, r3, #3
 8000d22:	440b      	add	r3, r1
 8000d24:	3310      	adds	r3, #16
 8000d26:	681b      	ldr	r3, [r3, #0]
 8000d28:	61bb      	str	r3, [r7, #24]
     * However, due to the inaccuracy of the reading of the time elapsed, it may return there is 1 tick
     * to be left whereas the count is over
     * A more secure implementation has been done with a flag to state whereas the full count has been written
     * in the wakeuptimer or not
     */
    if(WakeupTimerLimitation != WakeupTimerValue_Overpassed)
 8000d2a:	4b44      	ldr	r3, [pc, #272]	; (8000e3c <HW_TS_RTC_Wakeup_Handler+0x198>)
 8000d2c:	781b      	ldrb	r3, [r3, #0]
 8000d2e:	b2db      	uxtb	r3, r3
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d04e      	beq.n	8000dd2 <HW_TS_RTC_Wakeup_Handler+0x12e>
    {
      if(aTimerContext[local_current_running_timer_id].TimerMode == hw_ts_Repeated)
 8000d34:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8000d38:	493f      	ldr	r1, [pc, #252]	; (8000e38 <HW_TS_RTC_Wakeup_Handler+0x194>)
 8000d3a:	4613      	mov	r3, r2
 8000d3c:	005b      	lsls	r3, r3, #1
 8000d3e:	4413      	add	r3, r2
 8000d40:	00db      	lsls	r3, r3, #3
 8000d42:	440b      	add	r3, r1
 8000d44:	330d      	adds	r3, #13
 8000d46:	781b      	ldrb	r3, [r3, #0]
 8000d48:	b2db      	uxtb	r3, r3
 8000d4a:	2b01      	cmp	r3, #1
 8000d4c:	d125      	bne.n	8000d9a <HW_TS_RTC_Wakeup_Handler+0xf6>
      {
        UnlinkTimer(local_current_running_timer_id, SSR_Read_Not_Requested);
 8000d4e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8000d52:	2101      	movs	r1, #1
 8000d54:	4618      	mov	r0, r3
 8000d56:	f7ff fde5 	bl	8000924 <UnlinkTimer>
 8000d5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d5c:	613b      	str	r3, [r7, #16]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8000d5e:	693b      	ldr	r3, [r7, #16]
 8000d60:	f383 8810 	msr	PRIMASK, r3
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
        __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
        HW_TS_Start(local_current_running_timer_id, aTimerContext[local_current_running_timer_id].CounterInit);
 8000d64:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8000d68:	4933      	ldr	r1, [pc, #204]	; (8000e38 <HW_TS_RTC_Wakeup_Handler+0x194>)
 8000d6a:	4613      	mov	r3, r2
 8000d6c:	005b      	lsls	r3, r3, #1
 8000d6e:	4413      	add	r3, r2
 8000d70:	00db      	lsls	r3, r3, #3
 8000d72:	440b      	add	r3, r1
 8000d74:	3304      	adds	r3, #4
 8000d76:	681a      	ldr	r2, [r3, #0]
 8000d78:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8000d7c:	4611      	mov	r1, r2
 8000d7e:	4618      	mov	r0, r3
 8000d80:	f000 fa40 	bl	8001204 <HW_TS_Start>

        /* Disable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_DISABLE( phrtc );
 8000d84:	4b2a      	ldr	r3, [pc, #168]	; (8000e30 <HW_TS_RTC_Wakeup_Handler+0x18c>)
 8000d86:	681b      	ldr	r3, [r3, #0]
 8000d88:	681b      	ldr	r3, [r3, #0]
 8000d8a:	22ca      	movs	r2, #202	; 0xca
 8000d8c:	625a      	str	r2, [r3, #36]	; 0x24
 8000d8e:	4b28      	ldr	r3, [pc, #160]	; (8000e30 <HW_TS_RTC_Wakeup_Handler+0x18c>)
 8000d90:	681b      	ldr	r3, [r3, #0]
 8000d92:	681b      	ldr	r3, [r3, #0]
 8000d94:	2253      	movs	r2, #83	; 0x53
 8000d96:	625a      	str	r2, [r3, #36]	; 0x24
 8000d98:	e013      	b.n	8000dc2 <HW_TS_RTC_Wakeup_Handler+0x11e>
 8000d9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d9c:	60fb      	str	r3, [r7, #12]
 8000d9e:	68fb      	ldr	r3, [r7, #12]
 8000da0:	f383 8810 	msr	PRIMASK, r3
      else
      {
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
        __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
        HW_TS_Stop(local_current_running_timer_id);
 8000da4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8000da8:	4618      	mov	r0, r3
 8000daa:	f000 f9a1 	bl	80010f0 <HW_TS_Stop>

        /* Disable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_DISABLE( phrtc );
 8000dae:	4b20      	ldr	r3, [pc, #128]	; (8000e30 <HW_TS_RTC_Wakeup_Handler+0x18c>)
 8000db0:	681b      	ldr	r3, [r3, #0]
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	22ca      	movs	r2, #202	; 0xca
 8000db6:	625a      	str	r2, [r3, #36]	; 0x24
 8000db8:	4b1d      	ldr	r3, [pc, #116]	; (8000e30 <HW_TS_RTC_Wakeup_Handler+0x18c>)
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	681b      	ldr	r3, [r3, #0]
 8000dbe:	2253      	movs	r2, #83	; 0x53
 8000dc0:	625a      	str	r2, [r3, #36]	; 0x24
        }

      HW_TS_RTC_Int_AppNot(timer_process_id, local_current_running_timer_id, ptimer_callback);
 8000dc2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8000dc6:	69fa      	ldr	r2, [r7, #28]
 8000dc8:	4619      	mov	r1, r3
 8000dca:	69b8      	ldr	r0, [r7, #24]
 8000dcc:	f000 faa0 	bl	8001310 <HW_TS_RTC_Int_AppNot>
 8000dd0:	e024      	b.n	8000e1c <HW_TS_RTC_Wakeup_Handler+0x178>
    }
    else
    {
      RescheduleTimerList();
 8000dd2:	f7ff fec9 	bl	8000b68 <RescheduleTimerList>
 8000dd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000dd8:	60bb      	str	r3, [r7, #8]
 8000dda:	68bb      	ldr	r3, [r7, #8]
 8000ddc:	f383 8810 	msr	PRIMASK, r3
 8000de0:	e01c      	b.n	8000e1c <HW_TS_RTC_Wakeup_Handler+0x178>
    /**
     * We should never end up in this case
     * However, if due to any bug in the timer server this is the case, the mistake may not impact the user.
     * We could just clean the interrupt flag and get out from this unexpected interrupt
     */
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(phrtc, RTC_FLAG_WUTWF) == RESET);
 8000de2:	bf00      	nop
 8000de4:	4b12      	ldr	r3, [pc, #72]	; (8000e30 <HW_TS_RTC_Wakeup_Handler+0x18c>)
 8000de6:	681b      	ldr	r3, [r3, #0]
 8000de8:	681b      	ldr	r3, [r3, #0]
 8000dea:	68db      	ldr	r3, [r3, #12]
 8000dec:	f003 0304 	and.w	r3, r3, #4
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	d0f7      	beq.n	8000de4 <HW_TS_RTC_Wakeup_Handler+0x140>
     * It takes 2 RTCCLK between the time the WUTE bit is disabled and the
     * time the timer is disabled. The WUTWF bit somehow guarantee the system is stable
     * Otherwise, when the timer is periodic with 1 Tick, it may generate an extra interrupt in between
     * due to the autoreload feature
     */
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(phrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 8000df4:	4b0e      	ldr	r3, [pc, #56]	; (8000e30 <HW_TS_RTC_Wakeup_Handler+0x18c>)
 8000df6:	681b      	ldr	r3, [r3, #0]
 8000df8:	681b      	ldr	r3, [r3, #0]
 8000dfa:	68db      	ldr	r3, [r3, #12]
 8000dfc:	b2da      	uxtb	r2, r3
 8000dfe:	4b0c      	ldr	r3, [pc, #48]	; (8000e30 <HW_TS_RTC_Wakeup_Handler+0x18c>)
 8000e00:	681b      	ldr	r3, [r3, #0]
 8000e02:	681b      	ldr	r3, [r3, #0]
 8000e04:	f462 6290 	orn	r2, r2, #1152	; 0x480
 8000e08:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 8000e0a:	4b0d      	ldr	r3, [pc, #52]	; (8000e40 <HW_TS_RTC_Wakeup_Handler+0x19c>)
 8000e0c:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8000e10:	60da      	str	r2, [r3, #12]
 8000e12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e14:	607b      	str	r3, [r7, #4]
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	f383 8810 	msr	PRIMASK, r3
    __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( phrtc );
 8000e1c:	4b04      	ldr	r3, [pc, #16]	; (8000e30 <HW_TS_RTC_Wakeup_Handler+0x18c>)
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	681b      	ldr	r3, [r3, #0]
 8000e22:	22ff      	movs	r2, #255	; 0xff
 8000e24:	625a      	str	r2, [r3, #36]	; 0x24

  return;
 8000e26:	bf00      	nop
}
 8000e28:	3728      	adds	r7, #40	; 0x28
 8000e2a:	46bd      	mov	sp, r7
 8000e2c:	bd80      	pop	{r7, pc}
 8000e2e:	bf00      	nop
 8000e30:	20000334 	.word	0x20000334
 8000e34:	20000204 	.word	0x20000204
 8000e38:	20000174 	.word	0x20000174
 8000e3c:	2000020c 	.word	0x2000020c
 8000e40:	58000800 	.word	0x58000800

08000e44 <HW_TS_Init>:

void HW_TS_Init(HW_TS_InitMode_t TimerInitMode, RTC_HandleTypeDef *hrtc)
{
 8000e44:	b580      	push	{r7, lr}
 8000e46:	b086      	sub	sp, #24
 8000e48:	af00      	add	r7, sp, #0
 8000e4a:	4603      	mov	r3, r0
 8000e4c:	6039      	str	r1, [r7, #0]
 8000e4e:	71fb      	strb	r3, [r7, #7]
  uint32_t localmaxwakeuptimersetup;

  /**
   * Get RTC handler
   */
  phrtc = hrtc;
 8000e50:	4a61      	ldr	r2, [pc, #388]	; (8000fd8 <HW_TS_Init+0x194>)
 8000e52:	683b      	ldr	r3, [r7, #0]
 8000e54:	6013      	str	r3, [r2, #0]

 /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( phrtc );
 8000e56:	4b60      	ldr	r3, [pc, #384]	; (8000fd8 <HW_TS_Init+0x194>)
 8000e58:	681b      	ldr	r3, [r3, #0]
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	22ca      	movs	r2, #202	; 0xca
 8000e5e:	625a      	str	r2, [r3, #36]	; 0x24
 8000e60:	4b5d      	ldr	r3, [pc, #372]	; (8000fd8 <HW_TS_Init+0x194>)
 8000e62:	681b      	ldr	r3, [r3, #0]
 8000e64:	681b      	ldr	r3, [r3, #0]
 8000e66:	2253      	movs	r2, #83	; 0x53
 8000e68:	625a      	str	r2, [r3, #36]	; 0x24

  SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8000e6a:	4b5c      	ldr	r3, [pc, #368]	; (8000fdc <HW_TS_Init+0x198>)
 8000e6c:	689b      	ldr	r3, [r3, #8]
 8000e6e:	4a5b      	ldr	r2, [pc, #364]	; (8000fdc <HW_TS_Init+0x198>)
 8000e70:	f043 0320 	orr.w	r3, r3, #32
 8000e74:	6093      	str	r3, [r2, #8]

  /**
   * Readout the user config
   */
  WakeupTimerDivider = (4 - ((uint32_t)(READ_BIT(RTC->CR, RTC_CR_WUCKSEL))));
 8000e76:	4b59      	ldr	r3, [pc, #356]	; (8000fdc <HW_TS_Init+0x198>)
 8000e78:	689b      	ldr	r3, [r3, #8]
 8000e7a:	b2db      	uxtb	r3, r3
 8000e7c:	f003 0307 	and.w	r3, r3, #7
 8000e80:	b2db      	uxtb	r3, r3
 8000e82:	f1c3 0304 	rsb	r3, r3, #4
 8000e86:	b2da      	uxtb	r2, r3
 8000e88:	4b55      	ldr	r3, [pc, #340]	; (8000fe0 <HW_TS_Init+0x19c>)
 8000e8a:	701a      	strb	r2, [r3, #0]

  AsynchPrescalerUserConfig = (uint8_t)(READ_BIT(RTC->PRER, RTC_PRER_PREDIV_A) >> (uint32_t)POSITION_VAL(RTC_PRER_PREDIV_A)) + 1;
 8000e8c:	4b53      	ldr	r3, [pc, #332]	; (8000fdc <HW_TS_Init+0x198>)
 8000e8e:	691b      	ldr	r3, [r3, #16]
 8000e90:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8000e94:	f44f 02fe 	mov.w	r2, #8323072	; 0x7f0000
 8000e98:	60fa      	str	r2, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e9a:	68fa      	ldr	r2, [r7, #12]
 8000e9c:	fa92 f2a2 	rbit	r2, r2
 8000ea0:	60ba      	str	r2, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000ea2:	68ba      	ldr	r2, [r7, #8]
 8000ea4:	fab2 f282 	clz	r2, r2
 8000ea8:	b2d2      	uxtb	r2, r2
 8000eaa:	40d3      	lsrs	r3, r2
 8000eac:	b2db      	uxtb	r3, r3
 8000eae:	3301      	adds	r3, #1
 8000eb0:	b2da      	uxtb	r2, r3
 8000eb2:	4b4c      	ldr	r3, [pc, #304]	; (8000fe4 <HW_TS_Init+0x1a0>)
 8000eb4:	701a      	strb	r2, [r3, #0]

  SynchPrescalerUserConfig = (uint16_t)(READ_BIT(RTC->PRER, RTC_PRER_PREDIV_S)) + 1;
 8000eb6:	4b49      	ldr	r3, [pc, #292]	; (8000fdc <HW_TS_Init+0x198>)
 8000eb8:	691b      	ldr	r3, [r3, #16]
 8000eba:	b29b      	uxth	r3, r3
 8000ebc:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8000ec0:	b29b      	uxth	r3, r3
 8000ec2:	3301      	adds	r3, #1
 8000ec4:	b29a      	uxth	r2, r3
 8000ec6:	4b48      	ldr	r3, [pc, #288]	; (8000fe8 <HW_TS_Init+0x1a4>)
 8000ec8:	801a      	strh	r2, [r3, #0]

  /**
   *  Margin is taken to avoid wrong calculation when the wrap around is there and some
   *  application interrupts may have delayed the reading
   */
  localmaxwakeuptimersetup = ((((SynchPrescalerUserConfig - 1)*AsynchPrescalerUserConfig) - CFG_HW_TS_RTC_HANDLER_MAX_DELAY) >> WakeupTimerDivider);
 8000eca:	4b47      	ldr	r3, [pc, #284]	; (8000fe8 <HW_TS_Init+0x1a4>)
 8000ecc:	881b      	ldrh	r3, [r3, #0]
 8000ece:	3b01      	subs	r3, #1
 8000ed0:	4a44      	ldr	r2, [pc, #272]	; (8000fe4 <HW_TS_Init+0x1a0>)
 8000ed2:	7812      	ldrb	r2, [r2, #0]
 8000ed4:	fb02 f303 	mul.w	r3, r2, r3
 8000ed8:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8000edc:	4a40      	ldr	r2, [pc, #256]	; (8000fe0 <HW_TS_Init+0x19c>)
 8000ede:	7812      	ldrb	r2, [r2, #0]
 8000ee0:	40d3      	lsrs	r3, r2
 8000ee2:	613b      	str	r3, [r7, #16]

  if(localmaxwakeuptimersetup >= 0xFFFF)
 8000ee4:	693b      	ldr	r3, [r7, #16]
 8000ee6:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8000eea:	4293      	cmp	r3, r2
 8000eec:	d904      	bls.n	8000ef8 <HW_TS_Init+0xb4>
  {
    MaxWakeupTimerSetup = 0xFFFF;
 8000eee:	4b3f      	ldr	r3, [pc, #252]	; (8000fec <HW_TS_Init+0x1a8>)
 8000ef0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000ef4:	801a      	strh	r2, [r3, #0]
 8000ef6:	e003      	b.n	8000f00 <HW_TS_Init+0xbc>
  }
  else
  {
    MaxWakeupTimerSetup = (uint16_t)localmaxwakeuptimersetup;
 8000ef8:	693b      	ldr	r3, [r7, #16]
 8000efa:	b29a      	uxth	r2, r3
 8000efc:	4b3b      	ldr	r3, [pc, #236]	; (8000fec <HW_TS_Init+0x1a8>)
 8000efe:	801a      	strh	r2, [r3, #0]
  }

  /**
   * Configure EXTI module
   */
  LL_EXTI_EnableRisingTrig_0_31(RTC_EXTI_LINE_WAKEUPTIMER_EVENT);
 8000f00:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8000f04:	f7ff fb8c 	bl	8000620 <LL_EXTI_EnableRisingTrig_0_31>
  LL_EXTI_EnableIT_0_31(RTC_EXTI_LINE_WAKEUPTIMER_EVENT);
 8000f08:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8000f0c:	f7ff fb74 	bl	80005f8 <LL_EXTI_EnableIT_0_31>

  if(TimerInitMode == hw_ts_InitMode_Full)
 8000f10:	79fb      	ldrb	r3, [r7, #7]
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	d143      	bne.n	8000f9e <HW_TS_Init+0x15a>
  {
    WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 8000f16:	4b36      	ldr	r3, [pc, #216]	; (8000ff0 <HW_TS_Init+0x1ac>)
 8000f18:	2201      	movs	r2, #1
 8000f1a:	701a      	strb	r2, [r3, #0]
    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 8000f1c:	4b35      	ldr	r3, [pc, #212]	; (8000ff4 <HW_TS_Init+0x1b0>)
 8000f1e:	f04f 32ff 	mov.w	r2, #4294967295
 8000f22:	601a      	str	r2, [r3, #0]

    /**
     * Initialize the timer server
     */
    for(loop = 0; loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER; loop++)
 8000f24:	2300      	movs	r3, #0
 8000f26:	75fb      	strb	r3, [r7, #23]
 8000f28:	e00c      	b.n	8000f44 <HW_TS_Init+0x100>
    {
      aTimerContext[loop].TimerIDStatus = TimerID_Free;
 8000f2a:	7dfa      	ldrb	r2, [r7, #23]
 8000f2c:	4932      	ldr	r1, [pc, #200]	; (8000ff8 <HW_TS_Init+0x1b4>)
 8000f2e:	4613      	mov	r3, r2
 8000f30:	005b      	lsls	r3, r3, #1
 8000f32:	4413      	add	r3, r2
 8000f34:	00db      	lsls	r3, r3, #3
 8000f36:	440b      	add	r3, r1
 8000f38:	330c      	adds	r3, #12
 8000f3a:	2200      	movs	r2, #0
 8000f3c:	701a      	strb	r2, [r3, #0]
    for(loop = 0; loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER; loop++)
 8000f3e:	7dfb      	ldrb	r3, [r7, #23]
 8000f40:	3301      	adds	r3, #1
 8000f42:	75fb      	strb	r3, [r7, #23]
 8000f44:	7dfb      	ldrb	r3, [r7, #23]
 8000f46:	2b05      	cmp	r3, #5
 8000f48:	d9ef      	bls.n	8000f2a <HW_TS_Init+0xe6>
    }

    CurrentRunningTimerID = CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER;   /**<  Set ID to non valid value */
 8000f4a:	4b2c      	ldr	r3, [pc, #176]	; (8000ffc <HW_TS_Init+0x1b8>)
 8000f4c:	2206      	movs	r2, #6
 8000f4e:	701a      	strb	r2, [r3, #0]

    __HAL_RTC_WAKEUPTIMER_DISABLE(phrtc);                       /**<  Disable the Wakeup Timer */
 8000f50:	4b21      	ldr	r3, [pc, #132]	; (8000fd8 <HW_TS_Init+0x194>)
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	681b      	ldr	r3, [r3, #0]
 8000f56:	689a      	ldr	r2, [r3, #8]
 8000f58:	4b1f      	ldr	r3, [pc, #124]	; (8000fd8 <HW_TS_Init+0x194>)
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	681b      	ldr	r3, [r3, #0]
 8000f5e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8000f62:	609a      	str	r2, [r3, #8]
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(phrtc, RTC_FLAG_WUTF);     /**<  Clear flag in RTC module */
 8000f64:	4b1c      	ldr	r3, [pc, #112]	; (8000fd8 <HW_TS_Init+0x194>)
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	681b      	ldr	r3, [r3, #0]
 8000f6a:	68db      	ldr	r3, [r3, #12]
 8000f6c:	b2da      	uxtb	r2, r3
 8000f6e:	4b1a      	ldr	r3, [pc, #104]	; (8000fd8 <HW_TS_Init+0x194>)
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	f462 6290 	orn	r2, r2, #1152	; 0x480
 8000f78:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module  */
 8000f7a:	4b21      	ldr	r3, [pc, #132]	; (8001000 <HW_TS_Init+0x1bc>)
 8000f7c:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8000f80:	60da      	str	r2, [r3, #12]
    HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);       /**<  Clear pending bit in NVIC  */
 8000f82:	2003      	movs	r0, #3
 8000f84:	f004 fd23 	bl	80059ce <HAL_NVIC_ClearPendingIRQ>
    __HAL_RTC_WAKEUPTIMER_ENABLE_IT(phrtc, RTC_IT_WUT);         /**<  Enable interrupt in RTC module  */
 8000f88:	4b13      	ldr	r3, [pc, #76]	; (8000fd8 <HW_TS_Init+0x194>)
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	689a      	ldr	r2, [r3, #8]
 8000f90:	4b11      	ldr	r3, [pc, #68]	; (8000fd8 <HW_TS_Init+0x194>)
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	681b      	ldr	r3, [r3, #0]
 8000f96:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8000f9a:	609a      	str	r2, [r3, #8]
 8000f9c:	e00a      	b.n	8000fb4 <HW_TS_Init+0x170>
  }
  else
  {
    if(__HAL_RTC_WAKEUPTIMER_GET_FLAG(phrtc, RTC_FLAG_WUTF) != RESET)
 8000f9e:	4b0e      	ldr	r3, [pc, #56]	; (8000fd8 <HW_TS_Init+0x194>)
 8000fa0:	681b      	ldr	r3, [r3, #0]
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	68db      	ldr	r3, [r3, #12]
 8000fa6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	d002      	beq.n	8000fb4 <HW_TS_Init+0x170>
    {
      /**
       * Simulate that the Timer expired
       */
      HAL_NVIC_SetPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);
 8000fae:	2003      	movs	r0, #3
 8000fb0:	f004 fcff 	bl	80059b2 <HAL_NVIC_SetPendingIRQ>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( phrtc );
 8000fb4:	4b08      	ldr	r3, [pc, #32]	; (8000fd8 <HW_TS_Init+0x194>)
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	681b      	ldr	r3, [r3, #0]
 8000fba:	22ff      	movs	r2, #255	; 0xff
 8000fbc:	625a      	str	r2, [r3, #36]	; 0x24

  HAL_NVIC_SetPriority(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID, CFG_HW_TS_NVIC_RTC_WAKEUP_IT_PREEMPTPRIO, CFG_HW_TS_NVIC_RTC_WAKEUP_IT_SUBPRIO);   /**<  Set NVIC priority */
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	2103      	movs	r1, #3
 8000fc2:	2003      	movs	r0, #3
 8000fc4:	f004 fcb3 	bl	800592e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 8000fc8:	2003      	movs	r0, #3
 8000fca:	f004 fcca 	bl	8005962 <HAL_NVIC_EnableIRQ>

  return;
 8000fce:	bf00      	nop
}
 8000fd0:	3718      	adds	r7, #24
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	bd80      	pop	{r7, pc}
 8000fd6:	bf00      	nop
 8000fd8:	20000334 	.word	0x20000334
 8000fdc:	40002800 	.word	0x40002800
 8000fe0:	20000338 	.word	0x20000338
 8000fe4:	20000339 	.word	0x20000339
 8000fe8:	2000033a 	.word	0x2000033a
 8000fec:	2000033c 	.word	0x2000033c
 8000ff0:	2000020c 	.word	0x2000020c
 8000ff4:	20000208 	.word	0x20000208
 8000ff8:	20000174 	.word	0x20000174
 8000ffc:	20000204 	.word	0x20000204
 8001000:	58000800 	.word	0x58000800

08001004 <HW_TS_Create>:

HW_TS_ReturnStatus_t HW_TS_Create(uint32_t TimerProcessID, uint8_t *pTimerId, HW_TS_Mode_t TimerMode, HW_TS_pTimerCb_t pftimeout_handler)
{
 8001004:	b480      	push	{r7}
 8001006:	b08b      	sub	sp, #44	; 0x2c
 8001008:	af00      	add	r7, sp, #0
 800100a:	60f8      	str	r0, [r7, #12]
 800100c:	60b9      	str	r1, [r7, #8]
 800100e:	603b      	str	r3, [r7, #0]
 8001010:	4613      	mov	r3, r2
 8001012:	71fb      	strb	r3, [r7, #7]
  HW_TS_ReturnStatus_t localreturnstatus;
  uint8_t loop = 0;
 8001014:	2300      	movs	r3, #0
 8001016:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800101a:	f3ef 8310 	mrs	r3, PRIMASK
 800101e:	61fb      	str	r3, [r7, #28]
  return(result);
 8001020:	69fb      	ldr	r3, [r7, #28]
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8001022:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 8001024:	b672      	cpsid	i
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  while((loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[loop].TimerIDStatus != TimerID_Free))
 8001026:	e004      	b.n	8001032 <HW_TS_Create+0x2e>
  {
    loop++;
 8001028:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800102c:	3301      	adds	r3, #1
 800102e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  while((loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[loop].TimerIDStatus != TimerID_Free))
 8001032:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001036:	2b05      	cmp	r3, #5
 8001038:	d80c      	bhi.n	8001054 <HW_TS_Create+0x50>
 800103a:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800103e:	492b      	ldr	r1, [pc, #172]	; (80010ec <HW_TS_Create+0xe8>)
 8001040:	4613      	mov	r3, r2
 8001042:	005b      	lsls	r3, r3, #1
 8001044:	4413      	add	r3, r2
 8001046:	00db      	lsls	r3, r3, #3
 8001048:	440b      	add	r3, r1
 800104a:	330c      	adds	r3, #12
 800104c:	781b      	ldrb	r3, [r3, #0]
 800104e:	b2db      	uxtb	r3, r3
 8001050:	2b00      	cmp	r3, #0
 8001052:	d1e9      	bne.n	8001028 <HW_TS_Create+0x24>
  }

  if(loop != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8001054:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001058:	2b06      	cmp	r3, #6
 800105a:	d037      	beq.n	80010cc <HW_TS_Create+0xc8>
  {
    aTimerContext[loop].TimerIDStatus = TimerID_Created;
 800105c:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8001060:	4922      	ldr	r1, [pc, #136]	; (80010ec <HW_TS_Create+0xe8>)
 8001062:	4613      	mov	r3, r2
 8001064:	005b      	lsls	r3, r3, #1
 8001066:	4413      	add	r3, r2
 8001068:	00db      	lsls	r3, r3, #3
 800106a:	440b      	add	r3, r1
 800106c:	330c      	adds	r3, #12
 800106e:	2201      	movs	r2, #1
 8001070:	701a      	strb	r2, [r3, #0]
 8001072:	6a3b      	ldr	r3, [r7, #32]
 8001074:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001076:	69bb      	ldr	r3, [r7, #24]
 8001078:	f383 8810 	msr	PRIMASK, r3

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
    __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

    aTimerContext[loop].TimerProcessID = TimerProcessID;
 800107c:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8001080:	491a      	ldr	r1, [pc, #104]	; (80010ec <HW_TS_Create+0xe8>)
 8001082:	4613      	mov	r3, r2
 8001084:	005b      	lsls	r3, r3, #1
 8001086:	4413      	add	r3, r2
 8001088:	00db      	lsls	r3, r3, #3
 800108a:	440b      	add	r3, r1
 800108c:	3310      	adds	r3, #16
 800108e:	68fa      	ldr	r2, [r7, #12]
 8001090:	601a      	str	r2, [r3, #0]
    aTimerContext[loop].TimerMode = TimerMode;
 8001092:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8001096:	4915      	ldr	r1, [pc, #84]	; (80010ec <HW_TS_Create+0xe8>)
 8001098:	4613      	mov	r3, r2
 800109a:	005b      	lsls	r3, r3, #1
 800109c:	4413      	add	r3, r2
 800109e:	00db      	lsls	r3, r3, #3
 80010a0:	440b      	add	r3, r1
 80010a2:	330d      	adds	r3, #13
 80010a4:	79fa      	ldrb	r2, [r7, #7]
 80010a6:	701a      	strb	r2, [r3, #0]
    aTimerContext[loop].pTimerCallBack = pftimeout_handler;
 80010a8:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 80010ac:	490f      	ldr	r1, [pc, #60]	; (80010ec <HW_TS_Create+0xe8>)
 80010ae:	4613      	mov	r3, r2
 80010b0:	005b      	lsls	r3, r3, #1
 80010b2:	4413      	add	r3, r2
 80010b4:	00db      	lsls	r3, r3, #3
 80010b6:	440b      	add	r3, r1
 80010b8:	683a      	ldr	r2, [r7, #0]
 80010ba:	601a      	str	r2, [r3, #0]
    *pTimerId = loop;
 80010bc:	68bb      	ldr	r3, [r7, #8]
 80010be:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 80010c2:	701a      	strb	r2, [r3, #0]

    localreturnstatus = hw_ts_Successful;
 80010c4:	2300      	movs	r3, #0
 80010c6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80010ca:	e007      	b.n	80010dc <HW_TS_Create+0xd8>
 80010cc:	6a3b      	ldr	r3, [r7, #32]
 80010ce:	617b      	str	r3, [r7, #20]
 80010d0:	697b      	ldr	r3, [r7, #20]
 80010d2:	f383 8810 	msr	PRIMASK, r3
  {
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
    __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

    localreturnstatus = hw_ts_Failed;
 80010d6:	2301      	movs	r3, #1
 80010d8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  return(localreturnstatus);
 80010dc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80010e0:	4618      	mov	r0, r3
 80010e2:	372c      	adds	r7, #44	; 0x2c
 80010e4:	46bd      	mov	sp, r7
 80010e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ea:	4770      	bx	lr
 80010ec:	20000174 	.word	0x20000174

080010f0 <HW_TS_Stop>:

  return;
}

void HW_TS_Stop(uint8_t timer_id)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b086      	sub	sp, #24
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	4603      	mov	r3, r0
 80010f8:	71fb      	strb	r3, [r7, #7]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80010fa:	f3ef 8310 	mrs	r3, PRIMASK
 80010fe:	60fb      	str	r3, [r7, #12]
  return(result);
 8001100:	68fb      	ldr	r3, [r7, #12]
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8001102:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8001104:	b672      	cpsid	i
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  HAL_NVIC_DisableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);    /**<  Disable NVIC */
 8001106:	2003      	movs	r0, #3
 8001108:	f004 fc39 	bl	800597e <HAL_NVIC_DisableIRQ>

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( phrtc );
 800110c:	4b37      	ldr	r3, [pc, #220]	; (80011ec <HW_TS_Stop+0xfc>)
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	22ca      	movs	r2, #202	; 0xca
 8001114:	625a      	str	r2, [r3, #36]	; 0x24
 8001116:	4b35      	ldr	r3, [pc, #212]	; (80011ec <HW_TS_Stop+0xfc>)
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	2253      	movs	r2, #83	; 0x53
 800111e:	625a      	str	r2, [r3, #36]	; 0x24

  if(aTimerContext[timer_id].TimerIDStatus == TimerID_Running)
 8001120:	79fa      	ldrb	r2, [r7, #7]
 8001122:	4933      	ldr	r1, [pc, #204]	; (80011f0 <HW_TS_Stop+0x100>)
 8001124:	4613      	mov	r3, r2
 8001126:	005b      	lsls	r3, r3, #1
 8001128:	4413      	add	r3, r2
 800112a:	00db      	lsls	r3, r3, #3
 800112c:	440b      	add	r3, r1
 800112e:	330c      	adds	r3, #12
 8001130:	781b      	ldrb	r3, [r3, #0]
 8001132:	b2db      	uxtb	r3, r3
 8001134:	2b02      	cmp	r3, #2
 8001136:	d148      	bne.n	80011ca <HW_TS_Stop+0xda>
  {
    UnlinkTimer(timer_id, SSR_Read_Requested);
 8001138:	79fb      	ldrb	r3, [r7, #7]
 800113a:	2100      	movs	r1, #0
 800113c:	4618      	mov	r0, r3
 800113e:	f7ff fbf1 	bl	8000924 <UnlinkTimer>
    localcurrentrunningtimerid = CurrentRunningTimerID;
 8001142:	4b2c      	ldr	r3, [pc, #176]	; (80011f4 <HW_TS_Stop+0x104>)
 8001144:	781b      	ldrb	r3, [r3, #0]
 8001146:	74fb      	strb	r3, [r7, #19]

    if(localcurrentrunningtimerid == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8001148:	7cfb      	ldrb	r3, [r7, #19]
 800114a:	2b06      	cmp	r3, #6
 800114c:	d135      	bne.n	80011ba <HW_TS_Stop+0xca>
       */

      /**
       * Disable the timer
       */
      if((READ_BIT(RTC->CR, RTC_CR_WUTE) == (RTC_CR_WUTE)) == SET)
 800114e:	4b2a      	ldr	r3, [pc, #168]	; (80011f8 <HW_TS_Stop+0x108>)
 8001150:	689b      	ldr	r3, [r3, #8]
 8001152:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001156:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800115a:	d108      	bne.n	800116e <HW_TS_Stop+0x7e>
      {
        /**
         * Wait for the flag to be back to 0 when the wakeup timer is enabled
         */
        while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(phrtc, RTC_FLAG_WUTWF) == SET);
 800115c:	bf00      	nop
 800115e:	4b23      	ldr	r3, [pc, #140]	; (80011ec <HW_TS_Stop+0xfc>)
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	68db      	ldr	r3, [r3, #12]
 8001166:	f003 0304 	and.w	r3, r3, #4
 800116a:	2b00      	cmp	r3, #0
 800116c:	d1f7      	bne.n	800115e <HW_TS_Stop+0x6e>
      }
      __HAL_RTC_WAKEUPTIMER_DISABLE(phrtc);   /**<  Disable the Wakeup Timer */
 800116e:	4b1f      	ldr	r3, [pc, #124]	; (80011ec <HW_TS_Stop+0xfc>)
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	689a      	ldr	r2, [r3, #8]
 8001176:	4b1d      	ldr	r3, [pc, #116]	; (80011ec <HW_TS_Stop+0xfc>)
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001180:	609a      	str	r2, [r3, #8]

      while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(phrtc, RTC_FLAG_WUTWF) == RESET);
 8001182:	bf00      	nop
 8001184:	4b19      	ldr	r3, [pc, #100]	; (80011ec <HW_TS_Stop+0xfc>)
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	68db      	ldr	r3, [r3, #12]
 800118c:	f003 0304 	and.w	r3, r3, #4
 8001190:	2b00      	cmp	r3, #0
 8001192:	d0f7      	beq.n	8001184 <HW_TS_Stop+0x94>
       * It takes 2 RTCCLK between the time the WUTE bit is disabled and the
       * time the timer is disabled. The WUTWF bit somehow guarantee the system is stable
       * Otherwise, when the timer is periodic with 1 Tick, it may generate an extra interrupt in between
       * due to the autoreload feature
       */
      __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(phrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 8001194:	4b15      	ldr	r3, [pc, #84]	; (80011ec <HW_TS_Stop+0xfc>)
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	68db      	ldr	r3, [r3, #12]
 800119c:	b2da      	uxtb	r2, r3
 800119e:	4b13      	ldr	r3, [pc, #76]	; (80011ec <HW_TS_Stop+0xfc>)
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	f462 6290 	orn	r2, r2, #1152	; 0x480
 80011a8:	60da      	str	r2, [r3, #12]
      __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 80011aa:	4b14      	ldr	r3, [pc, #80]	; (80011fc <HW_TS_Stop+0x10c>)
 80011ac:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 80011b0:	60da      	str	r2, [r3, #12]
      HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);   /**<  Clear pending bit in NVIC */
 80011b2:	2003      	movs	r0, #3
 80011b4:	f004 fc0b 	bl	80059ce <HAL_NVIC_ClearPendingIRQ>
 80011b8:	e007      	b.n	80011ca <HW_TS_Stop+0xda>
    }
    else if(PreviousRunningTimerID != localcurrentrunningtimerid)
 80011ba:	4b11      	ldr	r3, [pc, #68]	; (8001200 <HW_TS_Stop+0x110>)
 80011bc:	781b      	ldrb	r3, [r3, #0]
 80011be:	b2db      	uxtb	r3, r3
 80011c0:	7cfa      	ldrb	r2, [r7, #19]
 80011c2:	429a      	cmp	r2, r3
 80011c4:	d001      	beq.n	80011ca <HW_TS_Stop+0xda>
    {
      RescheduleTimerList();
 80011c6:	f7ff fccf 	bl	8000b68 <RescheduleTimerList>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( phrtc );
 80011ca:	4b08      	ldr	r3, [pc, #32]	; (80011ec <HW_TS_Stop+0xfc>)
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	22ff      	movs	r2, #255	; 0xff
 80011d2:	625a      	str	r2, [r3, #36]	; 0x24

  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 80011d4:	2003      	movs	r0, #3
 80011d6:	f004 fbc4 	bl	8005962 <HAL_NVIC_EnableIRQ>
 80011da:	697b      	ldr	r3, [r7, #20]
 80011dc:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80011de:	68bb      	ldr	r3, [r7, #8]
 80011e0:	f383 8810 	msr	PRIMASK, r3

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

  return;
 80011e4:	bf00      	nop
}
 80011e6:	3718      	adds	r7, #24
 80011e8:	46bd      	mov	sp, r7
 80011ea:	bd80      	pop	{r7, pc}
 80011ec:	20000334 	.word	0x20000334
 80011f0:	20000174 	.word	0x20000174
 80011f4:	20000204 	.word	0x20000204
 80011f8:	40002800 	.word	0x40002800
 80011fc:	58000800 	.word	0x58000800
 8001200:	20000205 	.word	0x20000205

08001204 <HW_TS_Start>:

void HW_TS_Start(uint8_t timer_id, uint32_t timeout_ticks)
{
 8001204:	b580      	push	{r7, lr}
 8001206:	b086      	sub	sp, #24
 8001208:	af00      	add	r7, sp, #0
 800120a:	4603      	mov	r3, r0
 800120c:	6039      	str	r1, [r7, #0]
 800120e:	71fb      	strb	r3, [r7, #7]

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

  if(aTimerContext[timer_id].TimerIDStatus == TimerID_Running)
 8001210:	79fa      	ldrb	r2, [r7, #7]
 8001212:	493b      	ldr	r1, [pc, #236]	; (8001300 <HW_TS_Start+0xfc>)
 8001214:	4613      	mov	r3, r2
 8001216:	005b      	lsls	r3, r3, #1
 8001218:	4413      	add	r3, r2
 800121a:	00db      	lsls	r3, r3, #3
 800121c:	440b      	add	r3, r1
 800121e:	330c      	adds	r3, #12
 8001220:	781b      	ldrb	r3, [r3, #0]
 8001222:	b2db      	uxtb	r3, r3
 8001224:	2b02      	cmp	r3, #2
 8001226:	d103      	bne.n	8001230 <HW_TS_Start+0x2c>
  {
    HW_TS_Stop( timer_id );
 8001228:	79fb      	ldrb	r3, [r7, #7]
 800122a:	4618      	mov	r0, r3
 800122c:	f7ff ff60 	bl	80010f0 <HW_TS_Stop>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001230:	f3ef 8310 	mrs	r3, PRIMASK
 8001234:	60fb      	str	r3, [r7, #12]
  return(result);
 8001236:	68fb      	ldr	r3, [r7, #12]
  }

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8001238:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800123a:	b672      	cpsid	i
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  HAL_NVIC_DisableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);    /**<  Disable NVIC */
 800123c:	2003      	movs	r0, #3
 800123e:	f004 fb9e 	bl	800597e <HAL_NVIC_DisableIRQ>

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( phrtc );
 8001242:	4b30      	ldr	r3, [pc, #192]	; (8001304 <HW_TS_Start+0x100>)
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	22ca      	movs	r2, #202	; 0xca
 800124a:	625a      	str	r2, [r3, #36]	; 0x24
 800124c:	4b2d      	ldr	r3, [pc, #180]	; (8001304 <HW_TS_Start+0x100>)
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	2253      	movs	r2, #83	; 0x53
 8001254:	625a      	str	r2, [r3, #36]	; 0x24

  aTimerContext[timer_id].TimerIDStatus = TimerID_Running;
 8001256:	79fa      	ldrb	r2, [r7, #7]
 8001258:	4929      	ldr	r1, [pc, #164]	; (8001300 <HW_TS_Start+0xfc>)
 800125a:	4613      	mov	r3, r2
 800125c:	005b      	lsls	r3, r3, #1
 800125e:	4413      	add	r3, r2
 8001260:	00db      	lsls	r3, r3, #3
 8001262:	440b      	add	r3, r1
 8001264:	330c      	adds	r3, #12
 8001266:	2202      	movs	r2, #2
 8001268:	701a      	strb	r2, [r3, #0]

  aTimerContext[timer_id].CountLeft = timeout_ticks;
 800126a:	79fa      	ldrb	r2, [r7, #7]
 800126c:	4924      	ldr	r1, [pc, #144]	; (8001300 <HW_TS_Start+0xfc>)
 800126e:	4613      	mov	r3, r2
 8001270:	005b      	lsls	r3, r3, #1
 8001272:	4413      	add	r3, r2
 8001274:	00db      	lsls	r3, r3, #3
 8001276:	440b      	add	r3, r1
 8001278:	3308      	adds	r3, #8
 800127a:	683a      	ldr	r2, [r7, #0]
 800127c:	601a      	str	r2, [r3, #0]
  aTimerContext[timer_id].CounterInit = timeout_ticks;
 800127e:	79fa      	ldrb	r2, [r7, #7]
 8001280:	491f      	ldr	r1, [pc, #124]	; (8001300 <HW_TS_Start+0xfc>)
 8001282:	4613      	mov	r3, r2
 8001284:	005b      	lsls	r3, r3, #1
 8001286:	4413      	add	r3, r2
 8001288:	00db      	lsls	r3, r3, #3
 800128a:	440b      	add	r3, r1
 800128c:	3304      	adds	r3, #4
 800128e:	683a      	ldr	r2, [r7, #0]
 8001290:	601a      	str	r2, [r3, #0]

  time_elapsed =  linkTimer(timer_id);
 8001292:	79fb      	ldrb	r3, [r7, #7]
 8001294:	4618      	mov	r0, r3
 8001296:	f7ff fa9b 	bl	80007d0 <linkTimer>
 800129a:	4603      	mov	r3, r0
 800129c:	827b      	strh	r3, [r7, #18]

  localcurrentrunningtimerid = CurrentRunningTimerID;
 800129e:	4b1a      	ldr	r3, [pc, #104]	; (8001308 <HW_TS_Start+0x104>)
 80012a0:	781b      	ldrb	r3, [r3, #0]
 80012a2:	747b      	strb	r3, [r7, #17]

  if(PreviousRunningTimerID != localcurrentrunningtimerid)
 80012a4:	4b19      	ldr	r3, [pc, #100]	; (800130c <HW_TS_Start+0x108>)
 80012a6:	781b      	ldrb	r3, [r3, #0]
 80012a8:	b2db      	uxtb	r3, r3
 80012aa:	7c7a      	ldrb	r2, [r7, #17]
 80012ac:	429a      	cmp	r2, r3
 80012ae:	d002      	beq.n	80012b6 <HW_TS_Start+0xb2>
  {
    RescheduleTimerList();
 80012b0:	f7ff fc5a 	bl	8000b68 <RescheduleTimerList>
 80012b4:	e013      	b.n	80012de <HW_TS_Start+0xda>
  }
  else
  {
    aTimerContext[timer_id].CountLeft -= time_elapsed;
 80012b6:	79fa      	ldrb	r2, [r7, #7]
 80012b8:	4911      	ldr	r1, [pc, #68]	; (8001300 <HW_TS_Start+0xfc>)
 80012ba:	4613      	mov	r3, r2
 80012bc:	005b      	lsls	r3, r3, #1
 80012be:	4413      	add	r3, r2
 80012c0:	00db      	lsls	r3, r3, #3
 80012c2:	440b      	add	r3, r1
 80012c4:	3308      	adds	r3, #8
 80012c6:	6819      	ldr	r1, [r3, #0]
 80012c8:	8a7b      	ldrh	r3, [r7, #18]
 80012ca:	79fa      	ldrb	r2, [r7, #7]
 80012cc:	1ac9      	subs	r1, r1, r3
 80012ce:	480c      	ldr	r0, [pc, #48]	; (8001300 <HW_TS_Start+0xfc>)
 80012d0:	4613      	mov	r3, r2
 80012d2:	005b      	lsls	r3, r3, #1
 80012d4:	4413      	add	r3, r2
 80012d6:	00db      	lsls	r3, r3, #3
 80012d8:	4403      	add	r3, r0
 80012da:	3308      	adds	r3, #8
 80012dc:	6019      	str	r1, [r3, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( phrtc );
 80012de:	4b09      	ldr	r3, [pc, #36]	; (8001304 <HW_TS_Start+0x100>)
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	22ff      	movs	r2, #255	; 0xff
 80012e6:	625a      	str	r2, [r3, #36]	; 0x24

  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 80012e8:	2003      	movs	r0, #3
 80012ea:	f004 fb3a 	bl	8005962 <HAL_NVIC_EnableIRQ>
 80012ee:	697b      	ldr	r3, [r7, #20]
 80012f0:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80012f2:	68bb      	ldr	r3, [r7, #8]
 80012f4:	f383 8810 	msr	PRIMASK, r3

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

  return;
 80012f8:	bf00      	nop
}
 80012fa:	3718      	adds	r7, #24
 80012fc:	46bd      	mov	sp, r7
 80012fe:	bd80      	pop	{r7, pc}
 8001300:	20000174 	.word	0x20000174
 8001304:	20000334 	.word	0x20000334
 8001308:	20000204 	.word	0x20000204
 800130c:	20000205 	.word	0x20000205

08001310 <HW_TS_RTC_Int_AppNot>:

  return (return_value);
}

__weak void HW_TS_RTC_Int_AppNot(uint32_t TimerProcessID, uint8_t TimerID, HW_TS_pTimerCb_t pTimerCallBack)
{
 8001310:	b580      	push	{r7, lr}
 8001312:	b084      	sub	sp, #16
 8001314:	af00      	add	r7, sp, #0
 8001316:	60f8      	str	r0, [r7, #12]
 8001318:	460b      	mov	r3, r1
 800131a:	607a      	str	r2, [r7, #4]
 800131c:	72fb      	strb	r3, [r7, #11]
  pTimerCallBack();
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	4798      	blx	r3

  return;
 8001322:	bf00      	nop
}
 8001324:	3710      	adds	r7, #16
 8001326:	46bd      	mov	sp, r7
 8001328:	bd80      	pop	{r7, pc}
	...

0800132c <HAL_UART_TxCpltCallback>:

    return;
}

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	b082      	sub	sp, #8
 8001330:	af00      	add	r7, sp, #0
 8001332:	6078      	str	r0, [r7, #4]
    switch ((uint32_t)huart->Instance)
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	461a      	mov	r2, r3
 800133a:	4b08      	ldr	r3, [pc, #32]	; (800135c <HAL_UART_TxCpltCallback+0x30>)
 800133c:	429a      	cmp	r2, r3
 800133e:	d000      	beq.n	8001342 <HAL_UART_TxCpltCallback+0x16>
            }
            break;
#endif

        default:
            break;
 8001340:	e007      	b.n	8001352 <HAL_UART_TxCpltCallback+0x26>
            if(HW_huart1TxCb)
 8001342:	4b07      	ldr	r3, [pc, #28]	; (8001360 <HAL_UART_TxCpltCallback+0x34>)
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	2b00      	cmp	r3, #0
 8001348:	d002      	beq.n	8001350 <HAL_UART_TxCpltCallback+0x24>
                HW_huart1TxCb();
 800134a:	4b05      	ldr	r3, [pc, #20]	; (8001360 <HAL_UART_TxCpltCallback+0x34>)
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	4798      	blx	r3
            break;
 8001350:	bf00      	nop
    }

    return;
 8001352:	bf00      	nop
}
 8001354:	3708      	adds	r7, #8
 8001356:	46bd      	mov	sp, r7
 8001358:	bd80      	pop	{r7, pc}
 800135a:	bf00      	nop
 800135c:	40013800 	.word	0x40013800
 8001360:	20000558 	.word	0x20000558

08001364 <LL_RCC_LSE_SetDriveCapability>:
{
 8001364:	b480      	push	{r7}
 8001366:	b083      	sub	sp, #12
 8001368:	af00      	add	r7, sp, #0
 800136a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 800136c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001370:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001374:	f023 0218 	bic.w	r2, r3, #24
 8001378:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	4313      	orrs	r3, r2
 8001380:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8001384:	bf00      	nop
 8001386:	370c      	adds	r7, #12
 8001388:	46bd      	mov	sp, r7
 800138a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800138e:	4770      	bx	lr

08001390 <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_ADC
  *         @arg @ref LL_AHB2_GRP1_PERIPH_AES1
  * @retval None
*/
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8001390:	b480      	push	{r7}
 8001392:	b085      	sub	sp, #20
 8001394:	af00      	add	r7, sp, #0
 8001396:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001398:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800139c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800139e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	4313      	orrs	r3, r2
 80013a6:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80013a8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80013ac:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	4013      	ands	r3, r2
 80013b2:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80013b4:	68fb      	ldr	r3, [r7, #12]
}
 80013b6:	bf00      	nop
 80013b8:	3714      	adds	r7, #20
 80013ba:	46bd      	mov	sp, r7
 80013bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c0:	4770      	bx	lr
	...

080013c4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80013c4:	b580      	push	{r7, lr}
 80013c6:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80013c8:	f004 f8f4 	bl	80055b4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80013cc:	f000 f90e 	bl	80015ec <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_TIM16_Init();
 80013d0:	f000 f9bc 	bl	800174c <MX_TIM16_Init>
  MX_TIM17_Init();
 80013d4:	f000 f9e2 	bl	800179c <MX_TIM17_Init>
  MX_GPIO_Init();
 80013d8:	f000 fa52 	bl	8001880 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 80013dc:	f000 fa04 	bl	80017e8 <MX_USART1_UART_Init>
  MX_RF_Init();
 80013e0:	f000 f984 	bl	80016ec <MX_RF_Init>
  MX_RTC_Init();
 80013e4:	f000 f98a 	bl	80016fc <MX_RTC_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init code for STM32_WPAN */  
  APPE_Init();
 80013e8:	f7ff f866 	bl	80004b8 <APPE_Init>

  MX_MEMS_Init();
 80013ec:	f009 fb7c 	bl	800aae8 <MX_MEMS_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    UTIL_SEQ_Run(UTIL_SEQ_DEFAULT);
 80013f0:	f04f 30ff 	mov.w	r0, #4294967295
 80013f4:	f00c fab0 	bl	800d958 <UTIL_SEQ_Run>
    /* USER CODE END WHILE */

    MX_MEMS_Process();
 80013f8:	f009 fb82 	bl	800ab00 <MX_MEMS_Process>
    /* USER CODE BEGIN 3 */

    if (run_this_once) {
 80013fc:	4b69      	ldr	r3, [pc, #420]	; (80015a4 <main+0x1e0>)
 80013fe:	781b      	ldrb	r3, [r3, #0]
 8001400:	2b00      	cmp	r3, #0
 8001402:	d008      	beq.n	8001416 <main+0x52>
      HAL_TIM_Base_Start_IT(&htim16);
 8001404:	4868      	ldr	r0, [pc, #416]	; (80015a8 <main+0x1e4>)
 8001406:	f007 fb8d 	bl	8008b24 <HAL_TIM_Base_Start_IT>
      HAL_TIM_Base_Start_IT(&htim17);
 800140a:	4868      	ldr	r0, [pc, #416]	; (80015ac <main+0x1e8>)
 800140c:	f007 fb8a 	bl	8008b24 <HAL_TIM_Base_Start_IT>
      run_this_once = 0;
 8001410:	4b64      	ldr	r3, [pc, #400]	; (80015a4 <main+0x1e0>)
 8001412:	2200      	movs	r2, #0
 8001414:	701a      	strb	r2, [r3, #0]
    }


    /* STATE SWITCHING ------------------------------------------------------ */
    switch (state)
 8001416:	4b66      	ldr	r3, [pc, #408]	; (80015b0 <main+0x1ec>)
 8001418:	781b      	ldrb	r3, [r3, #0]
 800141a:	2b03      	cmp	r3, #3
 800141c:	f200 80ba 	bhi.w	8001594 <main+0x1d0>
 8001420:	a201      	add	r2, pc, #4	; (adr r2, 8001428 <main+0x64>)
 8001422:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001426:	bf00      	nop
 8001428:	08001439 	.word	0x08001439
 800142c:	0800148b 	.word	0x0800148b
 8001430:	080014b9 	.word	0x080014b9
 8001434:	08001577 	.word	0x08001577
    {
    case NORMAL:
      HAL_UART_Transmit(&huart1, (uint8_t*) prompt_moving, strlen(prompt_moving), 1000);
 8001438:	485e      	ldr	r0, [pc, #376]	; (80015b4 <main+0x1f0>)
 800143a:	f7fe fea1 	bl	8000180 <strlen>
 800143e:	4603      	mov	r3, r0
 8001440:	b29a      	uxth	r2, r3
 8001442:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001446:	495b      	ldr	r1, [pc, #364]	; (80015b4 <main+0x1f0>)
 8001448:	485b      	ldr	r0, [pc, #364]	; (80015b8 <main+0x1f4>)
 800144a:	f007 fdcf 	bl	8008fec <HAL_UART_Transmit>

      if (still_timeout_count == STILL_TIMEOUT) {
 800144e:	4b5b      	ldr	r3, [pc, #364]	; (80015bc <main+0x1f8>)
 8001450:	781b      	ldrb	r3, [r3, #0]
 8001452:	b2db      	uxtb	r3, r3
 8001454:	2b05      	cmp	r3, #5
 8001456:	d10a      	bne.n	800146e <main+0xaa>
        // send noti that the person is dead
    	  // UTIL_SEQ_SetTask(1<<CFG_TASK_SW1_BUTTON_PUSHED_ID, CFG_SCH_PRIO_0);

        // send noti when person die
        state = UNCONCIOUS;
 8001458:	4b55      	ldr	r3, [pc, #340]	; (80015b0 <main+0x1ec>)
 800145a:	2201      	movs	r2, #1
 800145c:	701a      	strb	r2, [r3, #0]
        motion_status = MAYBE_DEAD;
 800145e:	4b58      	ldr	r3, [pc, #352]	; (80015c0 <main+0x1fc>)
 8001460:	2208      	movs	r2, #8
 8001462:	701a      	strb	r2, [r3, #0]
        UTIL_SEQ_SetTask(1<<CFG_IdleTask_Update_Temperature, CFG_SCH_PRIO_0);
 8001464:	2100      	movs	r1, #0
 8001466:	2010      	movs	r0, #16
 8001468:	f00c fb72 	bl	800db50 <UTIL_SEQ_SetTask>
      else if (motion_status == MAN_FLY) {
        state = FALL;
        UTIL_SEQ_SetTask(1<<CFG_IdleTask_Update_Temperature, CFG_SCH_PRIO_0);
      }

      break;
 800146c:	e094      	b.n	8001598 <main+0x1d4>
      else if (motion_status == MAN_FLY) {
 800146e:	4b54      	ldr	r3, [pc, #336]	; (80015c0 <main+0x1fc>)
 8001470:	781b      	ldrb	r3, [r3, #0]
 8001472:	b2db      	uxtb	r3, r3
 8001474:	2b81      	cmp	r3, #129	; 0x81
 8001476:	f040 808f 	bne.w	8001598 <main+0x1d4>
        state = FALL;
 800147a:	4b4d      	ldr	r3, [pc, #308]	; (80015b0 <main+0x1ec>)
 800147c:	2202      	movs	r2, #2
 800147e:	701a      	strb	r2, [r3, #0]
        UTIL_SEQ_SetTask(1<<CFG_IdleTask_Update_Temperature, CFG_SCH_PRIO_0);
 8001480:	2100      	movs	r1, #0
 8001482:	2010      	movs	r0, #16
 8001484:	f00c fb64 	bl	800db50 <UTIL_SEQ_SetTask>
      break;
 8001488:	e086      	b.n	8001598 <main+0x1d4>
    
    case UNCONCIOUS:
      HAL_UART_Transmit(&huart1, (uint8_t*) prompt_dead, strlen(prompt_dead), 1000);
 800148a:	484e      	ldr	r0, [pc, #312]	; (80015c4 <main+0x200>)
 800148c:	f7fe fe78 	bl	8000180 <strlen>
 8001490:	4603      	mov	r3, r0
 8001492:	b29a      	uxth	r2, r3
 8001494:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001498:	494a      	ldr	r1, [pc, #296]	; (80015c4 <main+0x200>)
 800149a:	4847      	ldr	r0, [pc, #284]	; (80015b8 <main+0x1f4>)
 800149c:	f007 fda6 	bl	8008fec <HAL_UART_Transmit>

      still_timeout_count = 0;
 80014a0:	4b46      	ldr	r3, [pc, #280]	; (80015bc <main+0x1f8>)
 80014a2:	2200      	movs	r2, #0
 80014a4:	701a      	strb	r2, [r3, #0]
      if (motion_status == OK) {
 80014a6:	4b46      	ldr	r3, [pc, #280]	; (80015c0 <main+0x1fc>)
 80014a8:	781b      	ldrb	r3, [r3, #0]
 80014aa:	b2db      	uxtb	r3, r3
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d175      	bne.n	800159c <main+0x1d8>
        state = NORMAL;
 80014b0:	4b3f      	ldr	r3, [pc, #252]	; (80015b0 <main+0x1ec>)
 80014b2:	2200      	movs	r2, #0
 80014b4:	701a      	strb	r2, [r3, #0]
      }

      break;
 80014b6:	e071      	b.n	800159c <main+0x1d8>

    case FALL:
      HAL_UART_Transmit(&huart1, (uint8_t*) prompt_fall, strlen(prompt_fall), 1000);
 80014b8:	4843      	ldr	r0, [pc, #268]	; (80015c8 <main+0x204>)
 80014ba:	f7fe fe61 	bl	8000180 <strlen>
 80014be:	4603      	mov	r3, r0
 80014c0:	b29a      	uxth	r2, r3
 80014c2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80014c6:	4940      	ldr	r1, [pc, #256]	; (80015c8 <main+0x204>)
 80014c8:	483b      	ldr	r0, [pc, #236]	; (80015b8 <main+0x1f4>)
 80014ca:	f007 fd8f 	bl	8008fec <HAL_UART_Transmit>

      axe_x_diff = accelero_val.x - old_axe_x;
 80014ce:	4b3f      	ldr	r3, [pc, #252]	; (80015cc <main+0x208>)
 80014d0:	681a      	ldr	r2, [r3, #0]
 80014d2:	4b3f      	ldr	r3, [pc, #252]	; (80015d0 <main+0x20c>)
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	1ad3      	subs	r3, r2, r3
 80014d8:	4a3e      	ldr	r2, [pc, #248]	; (80015d4 <main+0x210>)
 80014da:	6013      	str	r3, [r2, #0]
      axe_y_diff = accelero_val.y - old_axe_y;
 80014dc:	4b3b      	ldr	r3, [pc, #236]	; (80015cc <main+0x208>)
 80014de:	685a      	ldr	r2, [r3, #4]
 80014e0:	4b3d      	ldr	r3, [pc, #244]	; (80015d8 <main+0x214>)
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	1ad3      	subs	r3, r2, r3
 80014e6:	4a3d      	ldr	r2, [pc, #244]	; (80015dc <main+0x218>)
 80014e8:	6013      	str	r3, [r2, #0]

      if ((axe_x_diff > 700 || axe_x_diff < -700 || axe_y_diff > 700 || axe_y_diff < -700) && trip_period < 500) {
 80014ea:	4b3a      	ldr	r3, [pc, #232]	; (80015d4 <main+0x210>)
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	f5b3 7f2f 	cmp.w	r3, #700	; 0x2bc
 80014f2:	dc0e      	bgt.n	8001512 <main+0x14e>
 80014f4:	4b37      	ldr	r3, [pc, #220]	; (80015d4 <main+0x210>)
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	f513 7f2f 	cmn.w	r3, #700	; 0x2bc
 80014fc:	db09      	blt.n	8001512 <main+0x14e>
 80014fe:	4b37      	ldr	r3, [pc, #220]	; (80015dc <main+0x218>)
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	f5b3 7f2f 	cmp.w	r3, #700	; 0x2bc
 8001506:	dc04      	bgt.n	8001512 <main+0x14e>
 8001508:	4b34      	ldr	r3, [pc, #208]	; (80015dc <main+0x218>)
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	f513 7f2f 	cmn.w	r3, #700	; 0x2bc
 8001510:	da13      	bge.n	800153a <main+0x176>
 8001512:	4b33      	ldr	r3, [pc, #204]	; (80015e0 <main+0x21c>)
 8001514:	881b      	ldrh	r3, [r3, #0]
 8001516:	b29b      	uxth	r3, r3
 8001518:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800151c:	d20d      	bcs.n	800153a <main+0x176>
        motion_status = TRIP_TO_HEAVEN; 
 800151e:	4b28      	ldr	r3, [pc, #160]	; (80015c0 <main+0x1fc>)
 8001520:	22ff      	movs	r2, #255	; 0xff
 8001522:	701a      	strb	r2, [r3, #0]
        HAL_UART_Transmit(&huart1, (uint8_t*) prompt_trip, strlen(prompt_trip), 1000);
 8001524:	482f      	ldr	r0, [pc, #188]	; (80015e4 <main+0x220>)
 8001526:	f7fe fe2b 	bl	8000180 <strlen>
 800152a:	4603      	mov	r3, r0
 800152c:	b29a      	uxth	r2, r3
 800152e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001532:	492c      	ldr	r1, [pc, #176]	; (80015e4 <main+0x220>)
 8001534:	4820      	ldr	r0, [pc, #128]	; (80015b8 <main+0x1f4>)
 8001536:	f007 fd59 	bl	8008fec <HAL_UART_Transmit>
      }

      // Damn I'm dead.
      if (still_timeout_count == STILL_TIMEOUT) {
 800153a:	4b20      	ldr	r3, [pc, #128]	; (80015bc <main+0x1f8>)
 800153c:	781b      	ldrb	r3, [r3, #0]
 800153e:	b2db      	uxtb	r3, r3
 8001540:	2b05      	cmp	r3, #5
 8001542:	d109      	bne.n	8001558 <main+0x194>
        state = UNCONCIOUS;
 8001544:	4b1a      	ldr	r3, [pc, #104]	; (80015b0 <main+0x1ec>)
 8001546:	2201      	movs	r2, #1
 8001548:	701a      	strb	r2, [r3, #0]
    	  UTIL_SEQ_SetTask(1<<CFG_IdleTask_Update_Temperature, CFG_SCH_PRIO_0);
 800154a:	2100      	movs	r1, #0
 800154c:	2010      	movs	r0, #16
 800154e:	f00c faff 	bl	800db50 <UTIL_SEQ_SetTask>
        motion_status = MAYBE_DEAD; 
 8001552:	4b1b      	ldr	r3, [pc, #108]	; (80015c0 <main+0x1fc>)
 8001554:	2208      	movs	r2, #8
 8001556:	701a      	strb	r2, [r3, #0]
      }

      // shit I'm alive
      if (motion_status == MAN_FLY) {
 8001558:	4b19      	ldr	r3, [pc, #100]	; (80015c0 <main+0x1fc>)
 800155a:	781b      	ldrb	r3, [r3, #0]
 800155c:	b2db      	uxtb	r3, r3
 800155e:	2b81      	cmp	r3, #129	; 0x81
 8001560:	d11e      	bne.n	80015a0 <main+0x1dc>
        state = NORMAL;
 8001562:	4b13      	ldr	r3, [pc, #76]	; (80015b0 <main+0x1ec>)
 8001564:	2200      	movs	r2, #0
 8001566:	701a      	strb	r2, [r3, #0]
        still_timeout_count = 0;
 8001568:	4b14      	ldr	r3, [pc, #80]	; (80015bc <main+0x1f8>)
 800156a:	2200      	movs	r2, #0
 800156c:	701a      	strb	r2, [r3, #0]
        trip_period = 0;
 800156e:	4b1c      	ldr	r3, [pc, #112]	; (80015e0 <main+0x21c>)
 8001570:	2200      	movs	r2, #0
 8001572:	801a      	strh	r2, [r3, #0]
      }

      break;
 8001574:	e014      	b.n	80015a0 <main+0x1dc>
    
    case FLY:
      HAL_UART_Transmit(&huart1, (uint8_t*) prompt_up, strlen(prompt_up), 1000);
 8001576:	481c      	ldr	r0, [pc, #112]	; (80015e8 <main+0x224>)
 8001578:	f7fe fe02 	bl	8000180 <strlen>
 800157c:	4603      	mov	r3, r0
 800157e:	b29a      	uxth	r2, r3
 8001580:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001584:	4918      	ldr	r1, [pc, #96]	; (80015e8 <main+0x224>)
 8001586:	480c      	ldr	r0, [pc, #48]	; (80015b8 <main+0x1f4>)
 8001588:	f007 fd30 	bl	8008fec <HAL_UART_Transmit>
      state = NORMAL;
 800158c:	4b08      	ldr	r3, [pc, #32]	; (80015b0 <main+0x1ec>)
 800158e:	2200      	movs	r2, #0
 8001590:	701a      	strb	r2, [r3, #0]
      break;
 8001592:	e006      	b.n	80015a2 <main+0x1de>

    default:
      break;
 8001594:	bf00      	nop
 8001596:	e72b      	b.n	80013f0 <main+0x2c>
      break;
 8001598:	bf00      	nop
 800159a:	e729      	b.n	80013f0 <main+0x2c>
      break;
 800159c:	bf00      	nop
 800159e:	e727      	b.n	80013f0 <main+0x2c>
      break;
 80015a0:	bf00      	nop
    UTIL_SEQ_Run(UTIL_SEQ_DEFAULT);
 80015a2:	e725      	b.n	80013f0 <main+0x2c>
 80015a4:	20000005 	.word	0x20000005
 80015a8:	2000064c 	.word	0x2000064c
 80015ac:	2000055c 	.word	0x2000055c
 80015b0:	2000034d 	.word	0x2000034d
 80015b4:	20000008 	.word	0x20000008
 80015b8:	2000059c 	.word	0x2000059c
 80015bc:	2000034c 	.word	0x2000034c
 80015c0:	2000034e 	.word	0x2000034e
 80015c4:	20000020 	.word	0x20000020
 80015c8:	20000038 	.word	0x20000038
 80015cc:	20000340 	.word	0x20000340
 80015d0:	20000354 	.word	0x20000354
 80015d4:	20000364 	.word	0x20000364
 80015d8:	20000358 	.word	0x20000358
 80015dc:	20000368 	.word	0x20000368
 80015e0:	20000350 	.word	0x20000350
 80015e4:	20000068 	.word	0x20000068
 80015e8:	20000050 	.word	0x20000050

080015ec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	b0ae      	sub	sp, #184	; 0xb8
 80015f0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80015f2:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80015f6:	2248      	movs	r2, #72	; 0x48
 80015f8:	2100      	movs	r1, #0
 80015fa:	4618      	mov	r0, r3
 80015fc:	f00c fbd7 	bl	800ddae <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001600:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001604:	2200      	movs	r2, #0
 8001606:	601a      	str	r2, [r3, #0]
 8001608:	605a      	str	r2, [r3, #4]
 800160a:	609a      	str	r2, [r3, #8]
 800160c:	60da      	str	r2, [r3, #12]
 800160e:	611a      	str	r2, [r3, #16]
 8001610:	615a      	str	r2, [r3, #20]
 8001612:	619a      	str	r2, [r3, #24]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001614:	1d3b      	adds	r3, r7, #4
 8001616:	2250      	movs	r2, #80	; 0x50
 8001618:	2100      	movs	r1, #0
 800161a:	4618      	mov	r0, r3
 800161c:	f00c fbc7 	bl	800ddae <memset>

  /** Configure LSE Drive Capability 
  */
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8001620:	2000      	movs	r0, #0
 8001622:	f7ff fe9f 	bl	8001364 <LL_RCC_LSE_SetDriveCapability>
  /** Configure the main internal regulator output voltage 
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001626:	4b30      	ldr	r3, [pc, #192]	; (80016e8 <SystemClock_Config+0xfc>)
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800162e:	4a2e      	ldr	r2, [pc, #184]	; (80016e8 <SystemClock_Config+0xfc>)
 8001630:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001634:	6013      	str	r3, [r2, #0]
 8001636:	4b2c      	ldr	r3, [pc, #176]	; (80016e8 <SystemClock_Config+0xfc>)
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800163e:	603b      	str	r3, [r7, #0]
 8001640:	683b      	ldr	r3, [r7, #0]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE
 8001642:	2307      	movs	r3, #7
 8001644:	673b      	str	r3, [r7, #112]	; 0x70
                              |RCC_OSCILLATORTYPE_LSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001646:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800164a:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800164c:	2301      	movs	r3, #1
 800164e:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001650:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001654:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001656:	2340      	movs	r3, #64	; 0x40
 8001658:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800165c:	2300      	movs	r3, #0
 800165e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001662:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8001666:	4618      	mov	r0, r3
 8001668:	f005 fe36 	bl	80072d8 <HAL_RCC_OscConfig>
 800166c:	4603      	mov	r3, r0
 800166e:	2b00      	cmp	r3, #0
 8001670:	d001      	beq.n	8001676 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8001672:	f000 fa21 	bl	8001ab8 <Error_Handler>
  }
  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK4|RCC_CLOCKTYPE_HCLK2
 8001676:	236f      	movs	r3, #111	; 0x6f
 8001678:	657b      	str	r3, [r7, #84]	; 0x54
                              |RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 800167a:	2302      	movs	r3, #2
 800167c:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800167e:	2300      	movs	r3, #0
 8001680:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001682:	2300      	movs	r3, #0
 8001684:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001686:	2300      	movs	r3, #0
 8001688:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV1;
 800168a:	2300      	movs	r3, #0
 800168c:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_ClkInitStruct.AHBCLK4Divider = RCC_SYSCLK_DIV1;
 800168e:	2300      	movs	r3, #0
 8001690:	66fb      	str	r3, [r7, #108]	; 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001692:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001696:	2101      	movs	r1, #1
 8001698:	4618      	mov	r0, r3
 800169a:	f006 f97b 	bl	8007994 <HAL_RCC_ClockConfig>
 800169e:	4603      	mov	r3, r0
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d001      	beq.n	80016a8 <SystemClock_Config+0xbc>
  {
    Error_Handler();
 80016a4:	f000 fa08 	bl	8001ab8 <Error_Handler>
  }
  /** Initializes the peripherals clocks 
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SMPS|RCC_PERIPHCLK_RFWAKEUP
 80016a8:	f643 0305 	movw	r3, #14341	; 0x3805
 80016ac:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_USART1
                              |RCC_PERIPHCLK_I2C1;
  PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80016ae:	2300      	movs	r3, #0
 80016b0:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80016b2:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 80016b6:	627b      	str	r3, [r7, #36]	; 0x24
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80016b8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80016bc:	647b      	str	r3, [r7, #68]	; 0x44
  PeriphClkInitStruct.RFWakeUpClockSelection = RCC_RFWKPCLKSOURCE_LSE;
 80016be:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80016c2:	64bb      	str	r3, [r7, #72]	; 0x48
  PeriphClkInitStruct.SmpsClockSelection = RCC_SMPSCLKSOURCE_HSE;
 80016c4:	2302      	movs	r3, #2
 80016c6:	64fb      	str	r3, [r7, #76]	; 0x4c
  PeriphClkInitStruct.SmpsDivSelection = RCC_SMPSCLKDIV_RANGE0;
 80016c8:	2300      	movs	r3, #0
 80016ca:	653b      	str	r3, [r7, #80]	; 0x50

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80016cc:	1d3b      	adds	r3, r7, #4
 80016ce:	4618      	mov	r0, r3
 80016d0:	f006 fd9b 	bl	800820a <HAL_RCCEx_PeriphCLKConfig>
 80016d4:	4603      	mov	r3, r0
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d001      	beq.n	80016de <SystemClock_Config+0xf2>
  {
    Error_Handler();
 80016da:	f000 f9ed 	bl	8001ab8 <Error_Handler>
  }
  /* USER CODE BEGIN Smps */

  /* USER CODE END Smps */
}
 80016de:	bf00      	nop
 80016e0:	37b8      	adds	r7, #184	; 0xb8
 80016e2:	46bd      	mov	sp, r7
 80016e4:	bd80      	pop	{r7, pc}
 80016e6:	bf00      	nop
 80016e8:	58000400 	.word	0x58000400

080016ec <MX_RF_Init>:
  * @brief RF Initialization Function
  * @param None
  * @retval None
  */
static void MX_RF_Init(void)
{
 80016ec:	b480      	push	{r7}
 80016ee:	af00      	add	r7, sp, #0
  /* USER CODE END RF_Init 1 */
  /* USER CODE BEGIN RF_Init 2 */

  /* USER CODE END RF_Init 2 */

}
 80016f0:	bf00      	nop
 80016f2:	46bd      	mov	sp, r7
 80016f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f8:	4770      	bx	lr
	...

080016fc <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only 
  */
  hrtc.Instance = RTC;
 8001700:	4b10      	ldr	r3, [pc, #64]	; (8001744 <MX_RTC_Init+0x48>)
 8001702:	4a11      	ldr	r2, [pc, #68]	; (8001748 <MX_RTC_Init+0x4c>)
 8001704:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001706:	4b0f      	ldr	r3, [pc, #60]	; (8001744 <MX_RTC_Init+0x48>)
 8001708:	2200      	movs	r2, #0
 800170a:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = CFG_RTC_ASYNCH_PRESCALER;
 800170c:	4b0d      	ldr	r3, [pc, #52]	; (8001744 <MX_RTC_Init+0x48>)
 800170e:	220f      	movs	r2, #15
 8001710:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = CFG_RTC_SYNCH_PRESCALER;
 8001712:	4b0c      	ldr	r3, [pc, #48]	; (8001744 <MX_RTC_Init+0x48>)
 8001714:	f647 72ff 	movw	r2, #32767	; 0x7fff
 8001718:	60da      	str	r2, [r3, #12]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800171a:	480a      	ldr	r0, [pc, #40]	; (8001744 <MX_RTC_Init+0x48>)
 800171c:	f006 fffb 	bl	8008716 <HAL_RTC_Init>
 8001720:	4603      	mov	r3, r0
 8001722:	2b00      	cmp	r3, #0
 8001724:	d001      	beq.n	800172a <MX_RTC_Init+0x2e>
  {
    Error_Handler();
 8001726:	f000 f9c7 	bl	8001ab8 <Error_Handler>
  }
  /** Enable the WakeUp 
  */
  if (HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, 0, RTC_WAKEUPCLOCK_RTCCLK_DIV16) != HAL_OK)
 800172a:	2200      	movs	r2, #0
 800172c:	2100      	movs	r1, #0
 800172e:	4805      	ldr	r0, [pc, #20]	; (8001744 <MX_RTC_Init+0x48>)
 8001730:	f007 f8e0 	bl	80088f4 <HAL_RTCEx_SetWakeUpTimer_IT>
 8001734:	4603      	mov	r3, r0
 8001736:	2b00      	cmp	r3, #0
 8001738:	d001      	beq.n	800173e <MX_RTC_Init+0x42>
  {
    Error_Handler();
 800173a:	f000 f9bd 	bl	8001ab8 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 800173e:	bf00      	nop
 8001740:	bd80      	pop	{r7, pc}
 8001742:	bf00      	nop
 8001744:	20000628 	.word	0x20000628
 8001748:	40002800 	.word	0x40002800

0800174c <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8001750:	4b10      	ldr	r3, [pc, #64]	; (8001794 <MX_TIM16_Init+0x48>)
 8001752:	4a11      	ldr	r2, [pc, #68]	; (8001798 <MX_TIM16_Init+0x4c>)
 8001754:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 16001;
 8001756:	4b0f      	ldr	r3, [pc, #60]	; (8001794 <MX_TIM16_Init+0x48>)
 8001758:	f643 6281 	movw	r2, #16001	; 0x3e81
 800175c:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 800175e:	4b0d      	ldr	r3, [pc, #52]	; (8001794 <MX_TIM16_Init+0x48>)
 8001760:	2200      	movs	r2, #0
 8001762:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 2001;
 8001764:	4b0b      	ldr	r3, [pc, #44]	; (8001794 <MX_TIM16_Init+0x48>)
 8001766:	f240 72d1 	movw	r2, #2001	; 0x7d1
 800176a:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800176c:	4b09      	ldr	r3, [pc, #36]	; (8001794 <MX_TIM16_Init+0x48>)
 800176e:	2200      	movs	r2, #0
 8001770:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8001772:	4b08      	ldr	r3, [pc, #32]	; (8001794 <MX_TIM16_Init+0x48>)
 8001774:	2200      	movs	r2, #0
 8001776:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001778:	4b06      	ldr	r3, [pc, #24]	; (8001794 <MX_TIM16_Init+0x48>)
 800177a:	2280      	movs	r2, #128	; 0x80
 800177c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 800177e:	4805      	ldr	r0, [pc, #20]	; (8001794 <MX_TIM16_Init+0x48>)
 8001780:	f007 f9a4 	bl	8008acc <HAL_TIM_Base_Init>
 8001784:	4603      	mov	r3, r0
 8001786:	2b00      	cmp	r3, #0
 8001788:	d001      	beq.n	800178e <MX_TIM16_Init+0x42>
  {
    Error_Handler();
 800178a:	f000 f995 	bl	8001ab8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 800178e:	bf00      	nop
 8001790:	bd80      	pop	{r7, pc}
 8001792:	bf00      	nop
 8001794:	2000064c 	.word	0x2000064c
 8001798:	40014400 	.word	0x40014400

0800179c <MX_TIM17_Init>:
  * @brief TIM17 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM17_Init(void)
{
 800179c:	b580      	push	{r7, lr}
 800179e:	af00      	add	r7, sp, #0
  /* USER CODE END TIM17_Init 0 */

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 80017a0:	4b0f      	ldr	r3, [pc, #60]	; (80017e0 <MX_TIM17_Init+0x44>)
 80017a2:	4a10      	ldr	r2, [pc, #64]	; (80017e4 <MX_TIM17_Init+0x48>)
 80017a4:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 161;
 80017a6:	4b0e      	ldr	r3, [pc, #56]	; (80017e0 <MX_TIM17_Init+0x44>)
 80017a8:	22a1      	movs	r2, #161	; 0xa1
 80017aa:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017ac:	4b0c      	ldr	r3, [pc, #48]	; (80017e0 <MX_TIM17_Init+0x44>)
 80017ae:	2200      	movs	r2, #0
 80017b0:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 2001;
 80017b2:	4b0b      	ldr	r3, [pc, #44]	; (80017e0 <MX_TIM17_Init+0x44>)
 80017b4:	f240 72d1 	movw	r2, #2001	; 0x7d1
 80017b8:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80017ba:	4b09      	ldr	r3, [pc, #36]	; (80017e0 <MX_TIM17_Init+0x44>)
 80017bc:	2200      	movs	r2, #0
 80017be:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 80017c0:	4b07      	ldr	r3, [pc, #28]	; (80017e0 <MX_TIM17_Init+0x44>)
 80017c2:	2200      	movs	r2, #0
 80017c4:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80017c6:	4b06      	ldr	r3, [pc, #24]	; (80017e0 <MX_TIM17_Init+0x44>)
 80017c8:	2280      	movs	r2, #128	; 0x80
 80017ca:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 80017cc:	4804      	ldr	r0, [pc, #16]	; (80017e0 <MX_TIM17_Init+0x44>)
 80017ce:	f007 f97d 	bl	8008acc <HAL_TIM_Base_Init>
 80017d2:	4603      	mov	r3, r0
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d001      	beq.n	80017dc <MX_TIM17_Init+0x40>
  {
    Error_Handler();
 80017d8:	f000 f96e 	bl	8001ab8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */

}
 80017dc:	bf00      	nop
 80017de:	bd80      	pop	{r7, pc}
 80017e0:	2000055c 	.word	0x2000055c
 80017e4:	40014800 	.word	0x40014800

080017e8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80017ec:	4b22      	ldr	r3, [pc, #136]	; (8001878 <MX_USART1_UART_Init+0x90>)
 80017ee:	4a23      	ldr	r2, [pc, #140]	; (800187c <MX_USART1_UART_Init+0x94>)
 80017f0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80017f2:	4b21      	ldr	r3, [pc, #132]	; (8001878 <MX_USART1_UART_Init+0x90>)
 80017f4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80017f8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80017fa:	4b1f      	ldr	r3, [pc, #124]	; (8001878 <MX_USART1_UART_Init+0x90>)
 80017fc:	2200      	movs	r2, #0
 80017fe:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001800:	4b1d      	ldr	r3, [pc, #116]	; (8001878 <MX_USART1_UART_Init+0x90>)
 8001802:	2200      	movs	r2, #0
 8001804:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001806:	4b1c      	ldr	r3, [pc, #112]	; (8001878 <MX_USART1_UART_Init+0x90>)
 8001808:	2200      	movs	r2, #0
 800180a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800180c:	4b1a      	ldr	r3, [pc, #104]	; (8001878 <MX_USART1_UART_Init+0x90>)
 800180e:	220c      	movs	r2, #12
 8001810:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001812:	4b19      	ldr	r3, [pc, #100]	; (8001878 <MX_USART1_UART_Init+0x90>)
 8001814:	2200      	movs	r2, #0
 8001816:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001818:	4b17      	ldr	r3, [pc, #92]	; (8001878 <MX_USART1_UART_Init+0x90>)
 800181a:	2200      	movs	r2, #0
 800181c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800181e:	4b16      	ldr	r3, [pc, #88]	; (8001878 <MX_USART1_UART_Init+0x90>)
 8001820:	2200      	movs	r2, #0
 8001822:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001824:	4b14      	ldr	r3, [pc, #80]	; (8001878 <MX_USART1_UART_Init+0x90>)
 8001826:	2200      	movs	r2, #0
 8001828:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800182a:	4b13      	ldr	r3, [pc, #76]	; (8001878 <MX_USART1_UART_Init+0x90>)
 800182c:	2200      	movs	r2, #0
 800182e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001830:	4811      	ldr	r0, [pc, #68]	; (8001878 <MX_USART1_UART_Init+0x90>)
 8001832:	f007 fb8b 	bl	8008f4c <HAL_UART_Init>
 8001836:	4603      	mov	r3, r0
 8001838:	2b00      	cmp	r3, #0
 800183a:	d001      	beq.n	8001840 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 800183c:	f000 f93c 	bl	8001ab8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001840:	2100      	movs	r1, #0
 8001842:	480d      	ldr	r0, [pc, #52]	; (8001878 <MX_USART1_UART_Init+0x90>)
 8001844:	f009 f86c 	bl	800a920 <HAL_UARTEx_SetTxFifoThreshold>
 8001848:	4603      	mov	r3, r0
 800184a:	2b00      	cmp	r3, #0
 800184c:	d001      	beq.n	8001852 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 800184e:	f000 f933 	bl	8001ab8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001852:	2100      	movs	r1, #0
 8001854:	4808      	ldr	r0, [pc, #32]	; (8001878 <MX_USART1_UART_Init+0x90>)
 8001856:	f009 f8a1 	bl	800a99c <HAL_UARTEx_SetRxFifoThreshold>
 800185a:	4603      	mov	r3, r0
 800185c:	2b00      	cmp	r3, #0
 800185e:	d001      	beq.n	8001864 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001860:	f000 f92a 	bl	8001ab8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8001864:	4804      	ldr	r0, [pc, #16]	; (8001878 <MX_USART1_UART_Init+0x90>)
 8001866:	f009 f822 	bl	800a8ae <HAL_UARTEx_DisableFifoMode>
 800186a:	4603      	mov	r3, r0
 800186c:	2b00      	cmp	r3, #0
 800186e:	d001      	beq.n	8001874 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001870:	f000 f922 	bl	8001ab8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001874:	bf00      	nop
 8001876:	bd80      	pop	{r7, pc}
 8001878:	2000059c 	.word	0x2000059c
 800187c:	40013800 	.word	0x40013800

08001880 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001880:	b580      	push	{r7, lr}
 8001882:	b086      	sub	sp, #24
 8001884:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001886:	1d3b      	adds	r3, r7, #4
 8001888:	2200      	movs	r2, #0
 800188a:	601a      	str	r2, [r3, #0]
 800188c:	605a      	str	r2, [r3, #4]
 800188e:	609a      	str	r2, [r3, #8]
 8001890:	60da      	str	r2, [r3, #12]
 8001892:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001894:	2004      	movs	r0, #4
 8001896:	f7ff fd7b 	bl	8001390 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800189a:	2002      	movs	r0, #2
 800189c:	f7ff fd78 	bl	8001390 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80018a0:	2001      	movs	r0, #1
 80018a2:	f7ff fd75 	bl	8001390 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80018a6:	2008      	movs	r0, #8
 80018a8:	f7ff fd72 	bl	8001390 <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD2_Pin|LD3_Pin|LD1_Pin, GPIO_PIN_RESET);
 80018ac:	2200      	movs	r2, #0
 80018ae:	2123      	movs	r1, #35	; 0x23
 80018b0:	4821      	ldr	r0, [pc, #132]	; (8001938 <MX_GPIO_Init+0xb8>)
 80018b2:	f004 fb47 	bl	8005f44 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_BTN1_Pin */
  GPIO_InitStruct.Pin = USER_BTN1_Pin;
 80018b6:	2310      	movs	r3, #16
 80018b8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80018ba:	4b20      	ldr	r3, [pc, #128]	; (800193c <MX_GPIO_Init+0xbc>)
 80018bc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80018be:	2301      	movs	r3, #1
 80018c0:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(USER_BTN1_GPIO_Port, &GPIO_InitStruct);
 80018c2:	1d3b      	adds	r3, r7, #4
 80018c4:	4619      	mov	r1, r3
 80018c6:	481e      	ldr	r0, [pc, #120]	; (8001940 <MX_GPIO_Init+0xc0>)
 80018c8:	f004 f8ee 	bl	8005aa8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin LD3_Pin LD1_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|LD3_Pin|LD1_Pin;
 80018cc:	2323      	movs	r3, #35	; 0x23
 80018ce:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018d0:	2301      	movs	r3, #1
 80018d2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018d4:	2300      	movs	r3, #0
 80018d6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018d8:	2300      	movs	r3, #0
 80018da:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018dc:	1d3b      	adds	r3, r7, #4
 80018de:	4619      	mov	r1, r3
 80018e0:	4815      	ldr	r0, [pc, #84]	; (8001938 <MX_GPIO_Init+0xb8>)
 80018e2:	f004 f8e1 	bl	8005aa8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80018e6:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80018ea:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018ec:	2302      	movs	r3, #2
 80018ee:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018f0:	2300      	movs	r3, #0
 80018f2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018f4:	2300      	movs	r3, #0
 80018f6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF10_USB;
 80018f8:	230a      	movs	r3, #10
 80018fa:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018fc:	1d3b      	adds	r3, r7, #4
 80018fe:	4619      	mov	r1, r3
 8001900:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001904:	f004 f8d0 	bl	8005aa8 <HAL_GPIO_Init>

  /*Configure GPIO pins : B2_Pin B3_Pin */
  GPIO_InitStruct.Pin = B2_Pin|B3_Pin;
 8001908:	2303      	movs	r3, #3
 800190a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800190c:	2300      	movs	r3, #0
 800190e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001910:	2300      	movs	r3, #0
 8001912:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001914:	1d3b      	adds	r3, r7, #4
 8001916:	4619      	mov	r1, r3
 8001918:	480a      	ldr	r0, [pc, #40]	; (8001944 <MX_GPIO_Init+0xc4>)
 800191a:	f004 f8c5 	bl	8005aa8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 800191e:	2200      	movs	r2, #0
 8001920:	2100      	movs	r1, #0
 8001922:	200a      	movs	r0, #10
 8001924:	f004 f803 	bl	800592e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8001928:	200a      	movs	r0, #10
 800192a:	f004 f81a 	bl	8005962 <HAL_NVIC_EnableIRQ>

}
 800192e:	bf00      	nop
 8001930:	3718      	adds	r7, #24
 8001932:	46bd      	mov	sp, r7
 8001934:	bd80      	pop	{r7, pc}
 8001936:	bf00      	nop
 8001938:	48000400 	.word	0x48000400
 800193c:	10210000 	.word	0x10210000
 8001940:	48000800 	.word	0x48000800
 8001944:	48000c00 	.word	0x48000c00

08001948 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */

/* ISR ---------------------------------------------------------------------- */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) 
{
 8001948:	b580      	push	{r7, lr}
 800194a:	b082      	sub	sp, #8
 800194c:	af00      	add	r7, sp, #0
 800194e:	6078      	str	r0, [r7, #4]
  if (htim == &htim16) {
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	4a27      	ldr	r2, [pc, #156]	; (80019f0 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8001954:	4293      	cmp	r3, r2
 8001956:	d11f      	bne.n	8001998 <HAL_TIM_PeriodElapsedCallback+0x50>
    
    if (!is_moving(&old_axe_x, &old_axe_y, &old_axe_z)) {
 8001958:	4a26      	ldr	r2, [pc, #152]	; (80019f4 <HAL_TIM_PeriodElapsedCallback+0xac>)
 800195a:	4927      	ldr	r1, [pc, #156]	; (80019f8 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 800195c:	4827      	ldr	r0, [pc, #156]	; (80019fc <HAL_TIM_PeriodElapsedCallback+0xb4>)
 800195e:	f000 f85b 	bl	8001a18 <is_moving>
 8001962:	4603      	mov	r3, r0
 8001964:	2b00      	cmp	r3, #0
 8001966:	d107      	bne.n	8001978 <HAL_TIM_PeriodElapsedCallback+0x30>
      still_timeout_count++;
 8001968:	4b25      	ldr	r3, [pc, #148]	; (8001a00 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 800196a:	781b      	ldrb	r3, [r3, #0]
 800196c:	b2db      	uxtb	r3, r3
 800196e:	3301      	adds	r3, #1
 8001970:	b2da      	uxtb	r2, r3
 8001972:	4b23      	ldr	r3, [pc, #140]	; (8001a00 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8001974:	701a      	strb	r2, [r3, #0]
 8001976:	e002      	b.n	800197e <HAL_TIM_PeriodElapsedCallback+0x36>
    } else {
      still_timeout_count = 0;
 8001978:	4b21      	ldr	r3, [pc, #132]	; (8001a00 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 800197a:	2200      	movs	r2, #0
 800197c:	701a      	strb	r2, [r3, #0]
    }

    old_axe_x = accelero_val.x;
 800197e:	4b21      	ldr	r3, [pc, #132]	; (8001a04 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	4a1e      	ldr	r2, [pc, #120]	; (80019fc <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8001984:	6013      	str	r3, [r2, #0]
    old_axe_y = accelero_val.y;
 8001986:	4b1f      	ldr	r3, [pc, #124]	; (8001a04 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8001988:	685b      	ldr	r3, [r3, #4]
 800198a:	4a1b      	ldr	r2, [pc, #108]	; (80019f8 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 800198c:	6013      	str	r3, [r2, #0]
    old_axe_z = accelero_val.z;
 800198e:	4b1d      	ldr	r3, [pc, #116]	; (8001a04 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8001990:	689b      	ldr	r3, [r3, #8]
 8001992:	4a18      	ldr	r2, [pc, #96]	; (80019f4 <HAL_TIM_PeriodElapsedCallback+0xac>)
 8001994:	6013      	str	r3, [r2, #0]
    if (motion_status == MAN_DOWN) {
      trip_period += 10;
    }
  }

}
 8001996:	e027      	b.n	80019e8 <HAL_TIM_PeriodElapsedCallback+0xa0>
  else if (htim == &htim17) {
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	4a1b      	ldr	r2, [pc, #108]	; (8001a08 <HAL_TIM_PeriodElapsedCallback+0xc0>)
 800199c:	4293      	cmp	r3, r2
 800199e:	d123      	bne.n	80019e8 <HAL_TIM_PeriodElapsedCallback+0xa0>
    axe_z_diff = accelero_val.z - old_axe_z;
 80019a0:	4b18      	ldr	r3, [pc, #96]	; (8001a04 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 80019a2:	689a      	ldr	r2, [r3, #8]
 80019a4:	4b13      	ldr	r3, [pc, #76]	; (80019f4 <HAL_TIM_PeriodElapsedCallback+0xac>)
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	1ad3      	subs	r3, r2, r3
 80019aa:	4a18      	ldr	r2, [pc, #96]	; (8001a0c <HAL_TIM_PeriodElapsedCallback+0xc4>)
 80019ac:	6013      	str	r3, [r2, #0]
    if (axe_z_diff > 700) {
 80019ae:	4b17      	ldr	r3, [pc, #92]	; (8001a0c <HAL_TIM_PeriodElapsedCallback+0xc4>)
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	f5b3 7f2f 	cmp.w	r3, #700	; 0x2bc
 80019b6:	dd03      	ble.n	80019c0 <HAL_TIM_PeriodElapsedCallback+0x78>
      motion_status = MAN_DOWN;
 80019b8:	4b15      	ldr	r3, [pc, #84]	; (8001a10 <HAL_TIM_PeriodElapsedCallback+0xc8>)
 80019ba:	2280      	movs	r2, #128	; 0x80
 80019bc:	701a      	strb	r2, [r3, #0]
 80019be:	e007      	b.n	80019d0 <HAL_TIM_PeriodElapsedCallback+0x88>
    else if (axe_z_diff < -700) {
 80019c0:	4b12      	ldr	r3, [pc, #72]	; (8001a0c <HAL_TIM_PeriodElapsedCallback+0xc4>)
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	f513 7f2f 	cmn.w	r3, #700	; 0x2bc
 80019c8:	da02      	bge.n	80019d0 <HAL_TIM_PeriodElapsedCallback+0x88>
      motion_status = MAN_FLY;
 80019ca:	4b11      	ldr	r3, [pc, #68]	; (8001a10 <HAL_TIM_PeriodElapsedCallback+0xc8>)
 80019cc:	2281      	movs	r2, #129	; 0x81
 80019ce:	701a      	strb	r2, [r3, #0]
    if (motion_status == MAN_DOWN) {
 80019d0:	4b0f      	ldr	r3, [pc, #60]	; (8001a10 <HAL_TIM_PeriodElapsedCallback+0xc8>)
 80019d2:	781b      	ldrb	r3, [r3, #0]
 80019d4:	b2db      	uxtb	r3, r3
 80019d6:	2b80      	cmp	r3, #128	; 0x80
 80019d8:	d106      	bne.n	80019e8 <HAL_TIM_PeriodElapsedCallback+0xa0>
      trip_period += 10;
 80019da:	4b0e      	ldr	r3, [pc, #56]	; (8001a14 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 80019dc:	881b      	ldrh	r3, [r3, #0]
 80019de:	b29b      	uxth	r3, r3
 80019e0:	330a      	adds	r3, #10
 80019e2:	b29a      	uxth	r2, r3
 80019e4:	4b0b      	ldr	r3, [pc, #44]	; (8001a14 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 80019e6:	801a      	strh	r2, [r3, #0]
}
 80019e8:	bf00      	nop
 80019ea:	3708      	adds	r7, #8
 80019ec:	46bd      	mov	sp, r7
 80019ee:	bd80      	pop	{r7, pc}
 80019f0:	2000064c 	.word	0x2000064c
 80019f4:	2000035c 	.word	0x2000035c
 80019f8:	20000358 	.word	0x20000358
 80019fc:	20000354 	.word	0x20000354
 8001a00:	2000034c 	.word	0x2000034c
 8001a04:	20000340 	.word	0x20000340
 8001a08:	2000055c 	.word	0x2000055c
 8001a0c:	20000360 	.word	0x20000360
 8001a10:	2000034e 	.word	0x2000034e
 8001a14:	20000350 	.word	0x20000350

08001a18 <is_moving>:


/* USER DEFINED ------------------------------------------------------------- */
code_status is_moving(int32_t* x, int32_t* y, int32_t* z)
{
 8001a18:	b480      	push	{r7}
 8001a1a:	b087      	sub	sp, #28
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	60f8      	str	r0, [r7, #12]
 8001a20:	60b9      	str	r1, [r7, #8]
 8001a22:	607a      	str	r2, [r7, #4]
  uint8_t is_really_moving = 0;
 8001a24:	2300      	movs	r3, #0
 8001a26:	75fb      	strb	r3, [r7, #23]

  if (accelero_val.x - *x > 20 || accelero_val.x - *x < -20) {
 8001a28:	4b21      	ldr	r3, [pc, #132]	; (8001ab0 <is_moving+0x98>)
 8001a2a:	681a      	ldr	r2, [r3, #0]
 8001a2c:	68fb      	ldr	r3, [r7, #12]
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	1ad3      	subs	r3, r2, r3
 8001a32:	2b14      	cmp	r3, #20
 8001a34:	dc07      	bgt.n	8001a46 <is_moving+0x2e>
 8001a36:	4b1e      	ldr	r3, [pc, #120]	; (8001ab0 <is_moving+0x98>)
 8001a38:	681a      	ldr	r2, [r3, #0]
 8001a3a:	68fb      	ldr	r3, [r7, #12]
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	1ad3      	subs	r3, r2, r3
 8001a40:	f113 0f14 	cmn.w	r3, #20
 8001a44:	da02      	bge.n	8001a4c <is_moving+0x34>
    is_really_moving = 1;
 8001a46:	2301      	movs	r3, #1
 8001a48:	75fb      	strb	r3, [r7, #23]
 8001a4a:	e022      	b.n	8001a92 <is_moving+0x7a>
  }
  else if (accelero_val.y - *y > 20 || accelero_val.y - *y < -20) {
 8001a4c:	4b18      	ldr	r3, [pc, #96]	; (8001ab0 <is_moving+0x98>)
 8001a4e:	685a      	ldr	r2, [r3, #4]
 8001a50:	68bb      	ldr	r3, [r7, #8]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	1ad3      	subs	r3, r2, r3
 8001a56:	2b14      	cmp	r3, #20
 8001a58:	dc07      	bgt.n	8001a6a <is_moving+0x52>
 8001a5a:	4b15      	ldr	r3, [pc, #84]	; (8001ab0 <is_moving+0x98>)
 8001a5c:	685a      	ldr	r2, [r3, #4]
 8001a5e:	68bb      	ldr	r3, [r7, #8]
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	1ad3      	subs	r3, r2, r3
 8001a64:	f113 0f14 	cmn.w	r3, #20
 8001a68:	da02      	bge.n	8001a70 <is_moving+0x58>
    is_really_moving = 1;
 8001a6a:	2301      	movs	r3, #1
 8001a6c:	75fb      	strb	r3, [r7, #23]
 8001a6e:	e010      	b.n	8001a92 <is_moving+0x7a>
  }
  else if (accelero_val.z - *z > 20 || accelero_val.z - *z < -20) {
 8001a70:	4b0f      	ldr	r3, [pc, #60]	; (8001ab0 <is_moving+0x98>)
 8001a72:	689a      	ldr	r2, [r3, #8]
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	1ad3      	subs	r3, r2, r3
 8001a7a:	2b14      	cmp	r3, #20
 8001a7c:	dc07      	bgt.n	8001a8e <is_moving+0x76>
 8001a7e:	4b0c      	ldr	r3, [pc, #48]	; (8001ab0 <is_moving+0x98>)
 8001a80:	689a      	ldr	r2, [r3, #8]
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	1ad3      	subs	r3, r2, r3
 8001a88:	f113 0f14 	cmn.w	r3, #20
 8001a8c:	da01      	bge.n	8001a92 <is_moving+0x7a>
    is_really_moving = 1;
 8001a8e:	2301      	movs	r3, #1
 8001a90:	75fb      	strb	r3, [r7, #23]
  }

  if (is_really_moving) {
 8001a92:	7dfb      	ldrb	r3, [r7, #23]
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d004      	beq.n	8001aa2 <is_moving+0x8a>
    motion_status = OK;
 8001a98:	4b06      	ldr	r3, [pc, #24]	; (8001ab4 <is_moving+0x9c>)
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	701a      	strb	r2, [r3, #0]
    return 1;
 8001a9e:	2301      	movs	r3, #1
 8001aa0:	e000      	b.n	8001aa4 <is_moving+0x8c>
  }

  return 0;
 8001aa2:	2300      	movs	r3, #0
}
 8001aa4:	4618      	mov	r0, r3
 8001aa6:	371c      	adds	r7, #28
 8001aa8:	46bd      	mov	sp, r7
 8001aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aae:	4770      	bx	lr
 8001ab0:	20000340 	.word	0x20000340
 8001ab4:	2000034e 	.word	0x2000034e

08001ab8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001ab8:	b480      	push	{r7}
 8001aba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001abc:	bf00      	nop
 8001abe:	46bd      	mov	sp, r7
 8001ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac4:	4770      	bx	lr

08001ac6 <LL_RCC_EnableRTC>:
  * @brief  Enable RTC
  * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_EnableRTC(void)
{
 8001ac6:	b480      	push	{r7}
 8001ac8:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 8001aca:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001ace:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001ad2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001ad6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001ada:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8001ade:	bf00      	nop
 8001ae0:	46bd      	mov	sp, r7
 8001ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae6:	4770      	bx	lr

08001ae8 <LL_AHB2_GRP1_EnableClock>:
{
 8001ae8:	b480      	push	{r7}
 8001aea:	b085      	sub	sp, #20
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001af0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001af4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001af6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	4313      	orrs	r3, r2
 8001afe:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001b00:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001b04:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	4013      	ands	r3, r2
 8001b0a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001b0c:	68fb      	ldr	r3, [r7, #12]
}
 8001b0e:	bf00      	nop
 8001b10:	3714      	adds	r7, #20
 8001b12:	46bd      	mov	sp, r7
 8001b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b18:	4770      	bx	lr

08001b1a <LL_AHB3_GRP1_EnableClock>:
  *         @arg @ref LL_AHB3_GRP1_PERIPH_IPCC
  *         @arg @ref LL_AHB3_GRP1_PERIPH_FLASH
  * @retval None
*/
__STATIC_INLINE void LL_AHB3_GRP1_EnableClock(uint32_t Periphs)
{
 8001b1a:	b480      	push	{r7}
 8001b1c:	b085      	sub	sp, #20
 8001b1e:	af00      	add	r7, sp, #0
 8001b20:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB3ENR, Periphs);
 8001b22:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001b26:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001b28:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	4313      	orrs	r3, r2
 8001b30:	650b      	str	r3, [r1, #80]	; 0x50
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 8001b32:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001b36:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	4013      	ands	r3, r2
 8001b3c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001b3e:	68fb      	ldr	r3, [r7, #12]
}
 8001b40:	bf00      	nop
 8001b42:	3714      	adds	r7, #20
 8001b44:	46bd      	mov	sp, r7
 8001b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b4a:	4770      	bx	lr

08001b4c <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
  *         @arg @ref LL_APB2_GRP1_PERIPH_SAI1
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8001b4c:	b480      	push	{r7}
 8001b4e:	b085      	sub	sp, #20
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8001b54:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001b58:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001b5a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	4313      	orrs	r3, r2
 8001b62:	660b      	str	r3, [r1, #96]	; 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8001b64:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001b68:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	4013      	ands	r3, r2
 8001b6e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001b70:	68fb      	ldr	r3, [r7, #12]
}
 8001b72:	bf00      	nop
 8001b74:	3714      	adds	r7, #20
 8001b76:	46bd      	mov	sp, r7
 8001b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b7c:	4770      	bx	lr

08001b7e <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b7e:	b580      	push	{r7, lr}
 8001b80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_HSEM_CLK_ENABLE();
 8001b82:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8001b86:	f7ff ffc8 	bl	8001b1a <LL_AHB3_GRP1_EnableClock>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b8a:	bf00      	nop
 8001b8c:	bd80      	pop	{r7, pc}
	...

08001b90 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8001b90:	b580      	push	{r7, lr}
 8001b92:	b082      	sub	sp, #8
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	4a08      	ldr	r2, [pc, #32]	; (8001bc0 <HAL_RTC_MspInit+0x30>)
 8001b9e:	4293      	cmp	r3, r2
 8001ba0:	d109      	bne.n	8001bb6 <HAL_RTC_MspInit+0x26>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001ba2:	f7ff ff90 	bl	8001ac6 <LL_RCC_EnableRTC>
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_WKUP_IRQn, 0, 0);
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	2100      	movs	r1, #0
 8001baa:	2003      	movs	r0, #3
 8001bac:	f003 febf 	bl	800592e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_WKUP_IRQn);
 8001bb0:	2003      	movs	r0, #3
 8001bb2:	f003 fed6 	bl	8005962 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8001bb6:	bf00      	nop
 8001bb8:	3708      	adds	r7, #8
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	bd80      	pop	{r7, pc}
 8001bbe:	bf00      	nop
 8001bc0:	40002800 	.word	0x40002800

08001bc4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	b082      	sub	sp, #8
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM16)
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	4a12      	ldr	r2, [pc, #72]	; (8001c1c <HAL_TIM_Base_MspInit+0x58>)
 8001bd2:	4293      	cmp	r3, r2
 8001bd4:	d10c      	bne.n	8001bf0 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM16_MspInit 0 */

  /* USER CODE END TIM16_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM16_CLK_ENABLE();
 8001bd6:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8001bda:	f7ff ffb7 	bl	8001b4c <LL_APB2_GRP1_EnableClock>
    /* TIM16 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8001bde:	2200      	movs	r2, #0
 8001be0:	2100      	movs	r1, #0
 8001be2:	2019      	movs	r0, #25
 8001be4:	f003 fea3 	bl	800592e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8001be8:	2019      	movs	r0, #25
 8001bea:	f003 feba 	bl	8005962 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }

}
 8001bee:	e010      	b.n	8001c12 <HAL_TIM_Base_MspInit+0x4e>
  else if(htim_base->Instance==TIM17)
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	4a0a      	ldr	r2, [pc, #40]	; (8001c20 <HAL_TIM_Base_MspInit+0x5c>)
 8001bf6:	4293      	cmp	r3, r2
 8001bf8:	d10b      	bne.n	8001c12 <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM17_CLK_ENABLE();
 8001bfa:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8001bfe:	f7ff ffa5 	bl	8001b4c <LL_APB2_GRP1_EnableClock>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 0, 0);
 8001c02:	2200      	movs	r2, #0
 8001c04:	2100      	movs	r1, #0
 8001c06:	201a      	movs	r0, #26
 8001c08:	f003 fe91 	bl	800592e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 8001c0c:	201a      	movs	r0, #26
 8001c0e:	f003 fea8 	bl	8005962 <HAL_NVIC_EnableIRQ>
}
 8001c12:	bf00      	nop
 8001c14:	3708      	adds	r7, #8
 8001c16:	46bd      	mov	sp, r7
 8001c18:	bd80      	pop	{r7, pc}
 8001c1a:	bf00      	nop
 8001c1c:	40014400 	.word	0x40014400
 8001c20:	40014800 	.word	0x40014800

08001c24 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001c24:	b580      	push	{r7, lr}
 8001c26:	b088      	sub	sp, #32
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c2c:	f107 030c 	add.w	r3, r7, #12
 8001c30:	2200      	movs	r2, #0
 8001c32:	601a      	str	r2, [r3, #0]
 8001c34:	605a      	str	r2, [r3, #4]
 8001c36:	609a      	str	r2, [r3, #8]
 8001c38:	60da      	str	r2, [r3, #12]
 8001c3a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	4a12      	ldr	r2, [pc, #72]	; (8001c8c <HAL_UART_MspInit+0x68>)
 8001c42:	4293      	cmp	r3, r2
 8001c44:	d11e      	bne.n	8001c84 <HAL_UART_MspInit+0x60>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001c46:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001c4a:	f7ff ff7f 	bl	8001b4c <LL_APB2_GRP1_EnableClock>
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c4e:	2002      	movs	r0, #2
 8001c50:	f7ff ff4a 	bl	8001ae8 <LL_AHB2_GRP1_EnableClock>
    /**USART1 GPIO Configuration    
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8001c54:	23c0      	movs	r3, #192	; 0xc0
 8001c56:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c58:	2302      	movs	r3, #2
 8001c5a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c5c:	2300      	movs	r3, #0
 8001c5e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c60:	2300      	movs	r3, #0
 8001c62:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001c64:	2307      	movs	r3, #7
 8001c66:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c68:	f107 030c 	add.w	r3, r7, #12
 8001c6c:	4619      	mov	r1, r3
 8001c6e:	4808      	ldr	r0, [pc, #32]	; (8001c90 <HAL_UART_MspInit+0x6c>)
 8001c70:	f003 ff1a 	bl	8005aa8 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001c74:	2200      	movs	r2, #0
 8001c76:	2100      	movs	r1, #0
 8001c78:	2024      	movs	r0, #36	; 0x24
 8001c7a:	f003 fe58 	bl	800592e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001c7e:	2024      	movs	r0, #36	; 0x24
 8001c80:	f003 fe6f 	bl	8005962 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001c84:	bf00      	nop
 8001c86:	3720      	adds	r7, #32
 8001c88:	46bd      	mov	sp, r7
 8001c8a:	bd80      	pop	{r7, pc}
 8001c8c:	40013800 	.word	0x40013800
 8001c90:	48000400 	.word	0x48000400

08001c94 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c94:	b480      	push	{r7}
 8001c96:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001c98:	bf00      	nop
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca0:	4770      	bx	lr

08001ca2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ca2:	b480      	push	{r7}
 8001ca4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ca6:	e7fe      	b.n	8001ca6 <HardFault_Handler+0x4>

08001ca8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001ca8:	b480      	push	{r7}
 8001caa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001cac:	e7fe      	b.n	8001cac <MemManage_Handler+0x4>

08001cae <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001cae:	b480      	push	{r7}
 8001cb0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001cb2:	e7fe      	b.n	8001cb2 <BusFault_Handler+0x4>

08001cb4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001cb4:	b480      	push	{r7}
 8001cb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001cb8:	e7fe      	b.n	8001cb8 <UsageFault_Handler+0x4>

08001cba <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001cba:	b480      	push	{r7}
 8001cbc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001cbe:	bf00      	nop
 8001cc0:	46bd      	mov	sp, r7
 8001cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc6:	4770      	bx	lr

08001cc8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001cc8:	b480      	push	{r7}
 8001cca:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001ccc:	bf00      	nop
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd4:	4770      	bx	lr

08001cd6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001cd6:	b480      	push	{r7}
 8001cd8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001cda:	bf00      	nop
 8001cdc:	46bd      	mov	sp, r7
 8001cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce2:	4770      	bx	lr

08001ce4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001ce8:	f003 fcbe 	bl	8005668 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001cec:	bf00      	nop
 8001cee:	bd80      	pop	{r7, pc}

08001cf0 <RTC_WKUP_IRQHandler>:

/**
  * @brief This function handles RTC wake-up interrupt through EXTI line 19.
  */
void RTC_WKUP_IRQHandler(void)
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_WKUP_IRQn 0 */

  /* USER CODE END RTC_WKUP_IRQn 0 */
  HAL_RTCEx_WakeUpTimerIRQHandler(&hrtc);
 8001cf4:	4803      	ldr	r0, [pc, #12]	; (8001d04 <RTC_WKUP_IRQHandler+0x14>)
 8001cf6:	f006 feb9 	bl	8008a6c <HAL_RTCEx_WakeUpTimerIRQHandler>
  /* USER CODE BEGIN RTC_WKUP_IRQn 1 */
  HW_TS_RTC_Wakeup_Handler();
 8001cfa:	f7fe ffd3 	bl	8000ca4 <HW_TS_RTC_Wakeup_Handler>
  /* USER CODE END RTC_WKUP_IRQn 1 */
}
 8001cfe:	bf00      	nop
 8001d00:	bd80      	pop	{r7, pc}
 8001d02:	bf00      	nop
 8001d04:	20000628 	.word	0x20000628

08001d08 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 8001d0c:	2010      	movs	r0, #16
 8001d0e:	f004 f94b 	bl	8005fa8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8001d12:	bf00      	nop
 8001d14:	bd80      	pop	{r7, pc}
	...

08001d18 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 8001d1c:	4802      	ldr	r0, [pc, #8]	; (8001d28 <TIM1_UP_TIM16_IRQHandler+0x10>)
 8001d1e:	f006 ff2b 	bl	8008b78 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8001d22:	bf00      	nop
 8001d24:	bd80      	pop	{r7, pc}
 8001d26:	bf00      	nop
 8001d28:	2000064c 	.word	0x2000064c

08001d2c <TIM1_TRG_COM_TIM17_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM17 global interrupt.
  */
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 8001d30:	4802      	ldr	r0, [pc, #8]	; (8001d3c <TIM1_TRG_COM_TIM17_IRQHandler+0x10>)
 8001d32:	f006 ff21 	bl	8008b78 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 1 */
}
 8001d36:	bf00      	nop
 8001d38:	bd80      	pop	{r7, pc}
 8001d3a:	bf00      	nop
 8001d3c:	2000055c 	.word	0x2000055c

08001d40 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001d40:	b580      	push	{r7, lr}
 8001d42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001d44:	4802      	ldr	r0, [pc, #8]	; (8001d50 <USART1_IRQHandler+0x10>)
 8001d46:	f007 f9e7 	bl	8009118 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001d4a:	bf00      	nop
 8001d4c:	bd80      	pop	{r7, pc}
 8001d4e:	bf00      	nop
 8001d50:	2000059c 	.word	0x2000059c

08001d54 <IPCC_C1_TX_IRQHandler>:

/* USER CODE BEGIN 1 */
void IPCC_C1_TX_IRQHandler(void)
{
 8001d54:	b580      	push	{r7, lr}
 8001d56:	af00      	add	r7, sp, #0
  HW_IPCC_Tx_Handler();
 8001d58:	f00b fcae 	bl	800d6b8 <HW_IPCC_Tx_Handler>
  return;
 8001d5c:	bf00      	nop
}
 8001d5e:	bd80      	pop	{r7, pc}

08001d60 <IPCC_C1_RX_IRQHandler>:

void IPCC_C1_RX_IRQHandler(void)
{
 8001d60:	b580      	push	{r7, lr}
 8001d62:	af00      	add	r7, sp, #0
  HW_IPCC_Rx_Handler();
 8001d64:	f00b fc70 	bl	800d648 <HW_IPCC_Rx_Handler>
  return;
 8001d68:	bf00      	nop
}
 8001d6a:	bd80      	pop	{r7, pc}

08001d6c <LL_AHB2_GRP1_EnableClock>:
{
 8001d6c:	b480      	push	{r7}
 8001d6e:	b085      	sub	sp, #20
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001d74:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001d78:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001d7a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	4313      	orrs	r3, r2
 8001d82:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001d84:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001d88:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	4013      	ands	r3, r2
 8001d8e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001d90:	68fb      	ldr	r3, [r7, #12]
}
 8001d92:	bf00      	nop
 8001d94:	3714      	adds	r7, #20
 8001d96:	46bd      	mov	sp, r7
 8001d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d9c:	4770      	bx	lr

08001d9e <LL_APB1_GRP1_EnableClock>:
{
 8001d9e:	b480      	push	{r7}
 8001da0:	b085      	sub	sp, #20
 8001da2:	af00      	add	r7, sp, #0
 8001da4:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8001da6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001daa:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001dac:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	4313      	orrs	r3, r2
 8001db4:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8001db6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001dba:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	4013      	ands	r3, r2
 8001dc0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001dc2:	68fb      	ldr	r3, [r7, #12]
}
 8001dc4:	bf00      	nop
 8001dc6:	3714      	adds	r7, #20
 8001dc8:	46bd      	mov	sp, r7
 8001dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dce:	4770      	bx	lr

08001dd0 <LL_APB1_GRP1_DisableClock>:
{
 8001dd0:	b480      	push	{r7}
 8001dd2:	b083      	sub	sp, #12
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1ENR1, Periphs);
 8001dd8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001ddc:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	43db      	mvns	r3, r3
 8001de2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001de6:	4013      	ands	r3, r2
 8001de8:	658b      	str	r3, [r1, #88]	; 0x58
}
 8001dea:	bf00      	nop
 8001dec:	370c      	adds	r7, #12
 8001dee:	46bd      	mov	sp, r7
 8001df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df4:	4770      	bx	lr
	...

08001df8 <BSP_I2C1_Init>:
/**
  * @brief  Initialize I2C HAL
  * @retval BSP status
  */
int32_t BSP_I2C1_Init(void) 
{
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	b082      	sub	sp, #8
 8001dfc:	af00      	add	r7, sp, #0

  int32_t ret = BSP_ERROR_NONE;
 8001dfe:	2300      	movs	r3, #0
 8001e00:	607b      	str	r3, [r7, #4]
  
  hi2c1.Instance  = I2C1;
 8001e02:	4b19      	ldr	r3, [pc, #100]	; (8001e68 <BSP_I2C1_Init+0x70>)
 8001e04:	4a19      	ldr	r2, [pc, #100]	; (8001e6c <BSP_I2C1_Init+0x74>)
 8001e06:	601a      	str	r2, [r3, #0]

  if(I2C1InitCounter++ == 0)
 8001e08:	4b19      	ldr	r3, [pc, #100]	; (8001e70 <BSP_I2C1_Init+0x78>)
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	1c5a      	adds	r2, r3, #1
 8001e0e:	4918      	ldr	r1, [pc, #96]	; (8001e70 <BSP_I2C1_Init+0x78>)
 8001e10:	600a      	str	r2, [r1, #0]
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d122      	bne.n	8001e5c <BSP_I2C1_Init+0x64>
  {     
    if (HAL_I2C_GetState(&hi2c1) == HAL_I2C_STATE_RESET)
 8001e16:	4814      	ldr	r0, [pc, #80]	; (8001e68 <BSP_I2C1_Init+0x70>)
 8001e18:	f004 fbde 	bl	80065d8 <HAL_I2C_GetState>
 8001e1c:	4603      	mov	r3, r0
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d11c      	bne.n	8001e5c <BSP_I2C1_Init+0x64>
    {  
    #if (USE_HAL_I2C_REGISTER_CALLBACKS == 0)
      /* Init the I2C Msp */
      I2C1_MspInit(&hi2c1);
 8001e22:	4811      	ldr	r0, [pc, #68]	; (8001e68 <BSP_I2C1_Init+0x70>)
 8001e24:	f000 f8fe 	bl	8002024 <I2C1_MspInit>
        {
          return BSP_ERROR_MSP_FAILURE;
        }
      }
    #endif
      if(ret == BSP_ERROR_NONE)
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d116      	bne.n	8001e5c <BSP_I2C1_Init+0x64>
	  {
    	/* Init the I2C */
    	if(MX_I2C1_Init(&hi2c1) != HAL_OK)
 8001e2e:	480e      	ldr	r0, [pc, #56]	; (8001e68 <BSP_I2C1_Init+0x70>)
 8001e30:	f000 f8b4 	bl	8001f9c <MX_I2C1_Init>
 8001e34:	4603      	mov	r3, r0
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d003      	beq.n	8001e42 <BSP_I2C1_Init+0x4a>
    	{
      		ret = BSP_ERROR_BUS_FAILURE;
 8001e3a:	f06f 0307 	mvn.w	r3, #7
 8001e3e:	607b      	str	r3, [r7, #4]
 8001e40:	e00c      	b.n	8001e5c <BSP_I2C1_Init+0x64>
    	}
    	else if(HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK) 
 8001e42:	2100      	movs	r1, #0
 8001e44:	4808      	ldr	r0, [pc, #32]	; (8001e68 <BSP_I2C1_Init+0x70>)
 8001e46:	f004 fdfd 	bl	8006a44 <HAL_I2CEx_ConfigAnalogFilter>
 8001e4a:	4603      	mov	r3, r0
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d003      	beq.n	8001e58 <BSP_I2C1_Init+0x60>
    	{
      	  ret = BSP_ERROR_BUS_FAILURE;    		
 8001e50:	f06f 0307 	mvn.w	r3, #7
 8001e54:	607b      	str	r3, [r7, #4]
 8001e56:	e001      	b.n	8001e5c <BSP_I2C1_Init+0x64>
    	}
    	else
    	{
      		ret = BSP_ERROR_NONE;
 8001e58:	2300      	movs	r3, #0
 8001e5a:	607b      	str	r3, [r7, #4]
    	}
	  }	
    }
  }
  return ret;
 8001e5c:	687b      	ldr	r3, [r7, #4]
}
 8001e5e:	4618      	mov	r0, r3
 8001e60:	3708      	adds	r7, #8
 8001e62:	46bd      	mov	sp, r7
 8001e64:	bd80      	pop	{r7, pc}
 8001e66:	bf00      	nop
 8001e68:	2000068c 	.word	0x2000068c
 8001e6c:	40005400 	.word	0x40005400
 8001e70:	2000036c 	.word	0x2000036c

08001e74 <BSP_I2C1_DeInit>:
/**
  * @brief  DeInitialize I2C HAL.
  * @retval BSP status
  */
int32_t BSP_I2C1_DeInit(void) 
{
 8001e74:	b580      	push	{r7, lr}
 8001e76:	b082      	sub	sp, #8
 8001e78:	af00      	add	r7, sp, #0
  int32_t ret = BSP_ERROR_NONE;
 8001e7a:	2300      	movs	r3, #0
 8001e7c:	607b      	str	r3, [r7, #4]
  
  if (I2C1InitCounter > 0)
 8001e7e:	4b0f      	ldr	r3, [pc, #60]	; (8001ebc <BSP_I2C1_DeInit+0x48>)
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d014      	beq.n	8001eb0 <BSP_I2C1_DeInit+0x3c>
  {       
    if (--I2C1InitCounter == 0)
 8001e86:	4b0d      	ldr	r3, [pc, #52]	; (8001ebc <BSP_I2C1_DeInit+0x48>)
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	3b01      	subs	r3, #1
 8001e8c:	4a0b      	ldr	r2, [pc, #44]	; (8001ebc <BSP_I2C1_DeInit+0x48>)
 8001e8e:	6013      	str	r3, [r2, #0]
 8001e90:	4b0a      	ldr	r3, [pc, #40]	; (8001ebc <BSP_I2C1_DeInit+0x48>)
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d10b      	bne.n	8001eb0 <BSP_I2C1_DeInit+0x3c>
    {    
  #if (USE_HAL_I2C_REGISTER_CALLBACKS == 0)
    	/* DeInit the I2C */ 
    	I2C1_MspDeInit(&hi2c1);
 8001e98:	4809      	ldr	r0, [pc, #36]	; (8001ec0 <BSP_I2C1_DeInit+0x4c>)
 8001e9a:	f000 f8e5 	bl	8002068 <I2C1_MspDeInit>
  #endif  
  		/* DeInit the I2C */ 
  		if (HAL_I2C_DeInit(&hi2c1) != HAL_OK) 
 8001e9e:	4808      	ldr	r0, [pc, #32]	; (8001ec0 <BSP_I2C1_DeInit+0x4c>)
 8001ea0:	f004 f929 	bl	80060f6 <HAL_I2C_DeInit>
 8001ea4:	4603      	mov	r3, r0
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d002      	beq.n	8001eb0 <BSP_I2C1_DeInit+0x3c>
  		{
    		ret = BSP_ERROR_BUS_FAILURE;
 8001eaa:	f06f 0307 	mvn.w	r3, #7
 8001eae:	607b      	str	r3, [r7, #4]
  		}
    }
  }
  return ret;
 8001eb0:	687b      	ldr	r3, [r7, #4]
}
 8001eb2:	4618      	mov	r0, r3
 8001eb4:	3708      	adds	r7, #8
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	bd80      	pop	{r7, pc}
 8001eba:	bf00      	nop
 8001ebc:	2000036c 	.word	0x2000036c
 8001ec0:	2000068c 	.word	0x2000068c

08001ec4 <BSP_I2C1_WriteReg>:
  * @param  Length Data Length
  * @retval BSP status
  */

int32_t BSP_I2C1_WriteReg(uint16_t DevAddr, uint16_t Reg, uint8_t *pData, uint16_t Length)
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	b08a      	sub	sp, #40	; 0x28
 8001ec8:	af04      	add	r7, sp, #16
 8001eca:	60ba      	str	r2, [r7, #8]
 8001ecc:	461a      	mov	r2, r3
 8001ece:	4603      	mov	r3, r0
 8001ed0:	81fb      	strh	r3, [r7, #14]
 8001ed2:	460b      	mov	r3, r1
 8001ed4:	81bb      	strh	r3, [r7, #12]
 8001ed6:	4613      	mov	r3, r2
 8001ed8:	80fb      	strh	r3, [r7, #6]
  int32_t ret = BSP_ERROR_NONE;  
 8001eda:	2300      	movs	r3, #0
 8001edc:	617b      	str	r3, [r7, #20]
  
  if (HAL_I2C_Mem_Write(&hi2c1, DevAddr,Reg, I2C_MEMADD_SIZE_8BIT,pData, Length, BUS_I2C1_POLL_TIMEOUT) != HAL_OK)
 8001ede:	89ba      	ldrh	r2, [r7, #12]
 8001ee0:	89f9      	ldrh	r1, [r7, #14]
 8001ee2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001ee6:	9302      	str	r3, [sp, #8]
 8001ee8:	88fb      	ldrh	r3, [r7, #6]
 8001eea:	9301      	str	r3, [sp, #4]
 8001eec:	68bb      	ldr	r3, [r7, #8]
 8001eee:	9300      	str	r3, [sp, #0]
 8001ef0:	2301      	movs	r3, #1
 8001ef2:	480c      	ldr	r0, [pc, #48]	; (8001f24 <BSP_I2C1_WriteReg+0x60>)
 8001ef4:	f004 f942 	bl	800617c <HAL_I2C_Mem_Write>
 8001ef8:	4603      	mov	r3, r0
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d00c      	beq.n	8001f18 <BSP_I2C1_WriteReg+0x54>
  {    
    if (HAL_I2C_GetError(&hi2c1) == HAL_I2C_ERROR_AF)
 8001efe:	4809      	ldr	r0, [pc, #36]	; (8001f24 <BSP_I2C1_WriteReg+0x60>)
 8001f00:	f004 fb78 	bl	80065f4 <HAL_I2C_GetError>
 8001f04:	4603      	mov	r3, r0
 8001f06:	2b04      	cmp	r3, #4
 8001f08:	d103      	bne.n	8001f12 <BSP_I2C1_WriteReg+0x4e>
    {
      ret = BSP_ERROR_BUS_ACKNOWLEDGE_FAILURE;
 8001f0a:	f06f 0365 	mvn.w	r3, #101	; 0x65
 8001f0e:	617b      	str	r3, [r7, #20]
 8001f10:	e002      	b.n	8001f18 <BSP_I2C1_WriteReg+0x54>
    }
    else
    {
      ret =  BSP_ERROR_PERIPH_FAILURE;
 8001f12:	f06f 0303 	mvn.w	r3, #3
 8001f16:	617b      	str	r3, [r7, #20]
    }
  }
  return ret;
 8001f18:	697b      	ldr	r3, [r7, #20]
}
 8001f1a:	4618      	mov	r0, r3
 8001f1c:	3718      	adds	r7, #24
 8001f1e:	46bd      	mov	sp, r7
 8001f20:	bd80      	pop	{r7, pc}
 8001f22:	bf00      	nop
 8001f24:	2000068c 	.word	0x2000068c

08001f28 <BSP_I2C1_ReadReg>:
  * @param  pData  Pointer to data buffer to read
  * @param  Length Data Length
  * @retval BSP status
  */
int32_t  BSP_I2C1_ReadReg(uint16_t DevAddr, uint16_t Reg, uint8_t *pData, uint16_t Length) 
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	b08a      	sub	sp, #40	; 0x28
 8001f2c:	af04      	add	r7, sp, #16
 8001f2e:	60ba      	str	r2, [r7, #8]
 8001f30:	461a      	mov	r2, r3
 8001f32:	4603      	mov	r3, r0
 8001f34:	81fb      	strh	r3, [r7, #14]
 8001f36:	460b      	mov	r3, r1
 8001f38:	81bb      	strh	r3, [r7, #12]
 8001f3a:	4613      	mov	r3, r2
 8001f3c:	80fb      	strh	r3, [r7, #6]
  int32_t ret = BSP_ERROR_NONE;
 8001f3e:	2300      	movs	r3, #0
 8001f40:	617b      	str	r3, [r7, #20]
  
  if (HAL_I2C_Mem_Read(&hi2c1, DevAddr, Reg, I2C_MEMADD_SIZE_8BIT, pData, Length, BUS_I2C1_POLL_TIMEOUT) != HAL_OK)
 8001f42:	89ba      	ldrh	r2, [r7, #12]
 8001f44:	89f9      	ldrh	r1, [r7, #14]
 8001f46:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001f4a:	9302      	str	r3, [sp, #8]
 8001f4c:	88fb      	ldrh	r3, [r7, #6]
 8001f4e:	9301      	str	r3, [sp, #4]
 8001f50:	68bb      	ldr	r3, [r7, #8]
 8001f52:	9300      	str	r3, [sp, #0]
 8001f54:	2301      	movs	r3, #1
 8001f56:	480c      	ldr	r0, [pc, #48]	; (8001f88 <BSP_I2C1_ReadReg+0x60>)
 8001f58:	f004 fa24 	bl	80063a4 <HAL_I2C_Mem_Read>
 8001f5c:	4603      	mov	r3, r0
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d00c      	beq.n	8001f7c <BSP_I2C1_ReadReg+0x54>
  { 
    if (HAL_I2C_GetError(&hi2c1) == HAL_I2C_ERROR_AF)
 8001f62:	4809      	ldr	r0, [pc, #36]	; (8001f88 <BSP_I2C1_ReadReg+0x60>)
 8001f64:	f004 fb46 	bl	80065f4 <HAL_I2C_GetError>
 8001f68:	4603      	mov	r3, r0
 8001f6a:	2b04      	cmp	r3, #4
 8001f6c:	d103      	bne.n	8001f76 <BSP_I2C1_ReadReg+0x4e>
    {
      ret = BSP_ERROR_BUS_ACKNOWLEDGE_FAILURE;
 8001f6e:	f06f 0365 	mvn.w	r3, #101	; 0x65
 8001f72:	617b      	str	r3, [r7, #20]
 8001f74:	e002      	b.n	8001f7c <BSP_I2C1_ReadReg+0x54>
    }
    else
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8001f76:	f06f 0303 	mvn.w	r3, #3
 8001f7a:	617b      	str	r3, [r7, #20]
    }
  }
  return ret;
 8001f7c:	697b      	ldr	r3, [r7, #20]
}
 8001f7e:	4618      	mov	r0, r3
 8001f80:	3718      	adds	r7, #24
 8001f82:	46bd      	mov	sp, r7
 8001f84:	bd80      	pop	{r7, pc}
 8001f86:	bf00      	nop
 8001f88:	2000068c 	.word	0x2000068c

08001f8c <BSP_GetTick>:

/**
  * @brief  Return system tick in ms
  * @retval Current HAL time base time stamp
  */
int32_t BSP_GetTick(void) {
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 8001f90:	f003 fb7c 	bl	800568c <HAL_GetTick>
 8001f94:	4603      	mov	r3, r0
}
 8001f96:	4618      	mov	r0, r3
 8001f98:	bd80      	pop	{r7, pc}
	...

08001f9c <MX_I2C1_Init>:

/* I2C1 init function */ 

__weak HAL_StatusTypeDef MX_I2C1_Init(I2C_HandleTypeDef* hi2c)
{
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	b084      	sub	sp, #16
 8001fa0:	af00      	add	r7, sp, #0
 8001fa2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8001fa4:	2300      	movs	r3, #0
 8001fa6:	73fb      	strb	r3, [r7, #15]
  hi2c->Instance = I2C1;
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	4a1c      	ldr	r2, [pc, #112]	; (800201c <MX_I2C1_Init+0x80>)
 8001fac:	601a      	str	r2, [r3, #0]
  hi2c->Init.Timing = 0x00707CBB;
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	4a1b      	ldr	r2, [pc, #108]	; (8002020 <MX_I2C1_Init+0x84>)
 8001fb2:	605a      	str	r2, [r3, #4]
  hi2c->Init.OwnAddress1 = 0;
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	2200      	movs	r2, #0
 8001fb8:	609a      	str	r2, [r3, #8]
  hi2c->Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	2201      	movs	r2, #1
 8001fbe:	60da      	str	r2, [r3, #12]
  hi2c->Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	2200      	movs	r2, #0
 8001fc4:	611a      	str	r2, [r3, #16]
  hi2c->Init.OwnAddress2 = 0;
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	2200      	movs	r2, #0
 8001fca:	615a      	str	r2, [r3, #20]
  hi2c->Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	2200      	movs	r2, #0
 8001fd0:	619a      	str	r2, [r3, #24]
  hi2c->Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	2200      	movs	r2, #0
 8001fd6:	61da      	str	r2, [r3, #28]
  hi2c->Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	2200      	movs	r2, #0
 8001fdc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(hi2c) != HAL_OK)
 8001fde:	6878      	ldr	r0, [r7, #4]
 8001fe0:	f003 fffa 	bl	8005fd8 <HAL_I2C_Init>
 8001fe4:	4603      	mov	r3, r0
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d001      	beq.n	8001fee <MX_I2C1_Init+0x52>
  {
    ret = HAL_ERROR;
 8001fea:	2301      	movs	r3, #1
 8001fec:	73fb      	strb	r3, [r7, #15]
  }

  if (HAL_I2CEx_ConfigAnalogFilter(hi2c, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001fee:	2100      	movs	r1, #0
 8001ff0:	6878      	ldr	r0, [r7, #4]
 8001ff2:	f004 fd27 	bl	8006a44 <HAL_I2CEx_ConfigAnalogFilter>
 8001ff6:	4603      	mov	r3, r0
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d001      	beq.n	8002000 <MX_I2C1_Init+0x64>
  {
    ret = HAL_ERROR;
 8001ffc:	2301      	movs	r3, #1
 8001ffe:	73fb      	strb	r3, [r7, #15]
  }

  if (HAL_I2CEx_ConfigDigitalFilter(hi2c, 0) != HAL_OK)
 8002000:	2100      	movs	r1, #0
 8002002:	6878      	ldr	r0, [r7, #4]
 8002004:	f004 fd69 	bl	8006ada <HAL_I2CEx_ConfigDigitalFilter>
 8002008:	4603      	mov	r3, r0
 800200a:	2b00      	cmp	r3, #0
 800200c:	d001      	beq.n	8002012 <MX_I2C1_Init+0x76>
  {
    ret = HAL_ERROR;
 800200e:	2301      	movs	r3, #1
 8002010:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8002012:	7bfb      	ldrb	r3, [r7, #15]
}
 8002014:	4618      	mov	r0, r3
 8002016:	3710      	adds	r7, #16
 8002018:	46bd      	mov	sp, r7
 800201a:	bd80      	pop	{r7, pc}
 800201c:	40005400 	.word	0x40005400
 8002020:	00707cbb 	.word	0x00707cbb

08002024 <I2C1_MspInit>:

static void I2C1_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8002024:	b580      	push	{r7, lr}
 8002026:	b088      	sub	sp, #32
 8002028:	af00      	add	r7, sp, #0
 800202a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800202c:	2002      	movs	r0, #2
 800202e:	f7ff fe9d 	bl	8001d6c <LL_AHB2_GRP1_EnableClock>
    /**I2C1 GPIO Configuration    
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002032:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002036:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002038:	2312      	movs	r3, #18
 800203a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800203c:	2301      	movs	r3, #1
 800203e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002040:	2300      	movs	r3, #0
 8002042:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002044:	2304      	movs	r3, #4
 8002046:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002048:	f107 030c 	add.w	r3, r7, #12
 800204c:	4619      	mov	r1, r3
 800204e:	4805      	ldr	r0, [pc, #20]	; (8002064 <I2C1_MspInit+0x40>)
 8002050:	f003 fd2a 	bl	8005aa8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002054:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8002058:	f7ff fea1 	bl	8001d9e <LL_APB1_GRP1_EnableClock>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
}
 800205c:	bf00      	nop
 800205e:	3720      	adds	r7, #32
 8002060:	46bd      	mov	sp, r7
 8002062:	bd80      	pop	{r7, pc}
 8002064:	48000400 	.word	0x48000400

08002068 <I2C1_MspDeInit>:

static void I2C1_MspDeInit(I2C_HandleTypeDef* i2cHandle)
{
 8002068:	b580      	push	{r7, lr}
 800206a:	b082      	sub	sp, #8
 800206c:	af00      	add	r7, sp, #0
 800206e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 8002070:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8002074:	f7ff feac 	bl	8001dd0 <LL_APB1_GRP1_DisableClock>
  
    /**I2C1 GPIO Configuration    
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA 
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_8|GPIO_PIN_9);
 8002078:	f44f 7140 	mov.w	r1, #768	; 0x300
 800207c:	4803      	ldr	r0, [pc, #12]	; (800208c <I2C1_MspDeInit+0x24>)
 800207e:	f003 fe83 	bl	8005d88 <HAL_GPIO_DeInit>

  /* USER CODE BEGIN I2C1_MspDeInit 1 */

  /* USER CODE END I2C1_MspDeInit 1 */
}
 8002082:	bf00      	nop
 8002084:	3708      	adds	r7, #8
 8002086:	46bd      	mov	sp, r7
 8002088:	bd80      	pop	{r7, pc}
 800208a:	bf00      	nop
 800208c:	48000400 	.word	0x48000400

08002090 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002090:	b480      	push	{r7}
 8002092:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined(VECT_TAB_SRAM) && defined(VECT_TAB_BASE_ADDRESS)  
  /* program in SRAMx */
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;  /* Vector Table Relocation in Internal SRAMx for CPU1 */
#else    /* program in FLASH */
  SCB->VTOR = VECT_TAB_OFFSET;              /* Vector Table Relocation in Internal FLASH */
 8002094:	4b26      	ldr	r3, [pc, #152]	; (8002130 <SystemInit+0xa0>)
 8002096:	2200      	movs	r2, #0
 8002098:	609a      	str	r2, [r3, #8]
#endif

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL)));  /* set CP10 and CP11 Full Access */
 800209a:	4b25      	ldr	r3, [pc, #148]	; (8002130 <SystemInit+0xa0>)
 800209c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80020a0:	4a23      	ldr	r2, [pc, #140]	; (8002130 <SystemInit+0xa0>)
 80020a2:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80020a6:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 80020aa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80020b4:	f043 0301 	orr.w	r3, r3, #1
 80020b8:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00070000U;
 80020ba:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80020be:	f44f 22e0 	mov.w	r2, #458752	; 0x70000
 80020c2:	609a      	str	r2, [r3, #8]

  /* Reset PLLSAI1ON, PLLON, HSECSSON, HSEON, HSION, and MSIPLLON bits */
  RCC->CR &= (uint32_t)0xFAF6FEFBU;
 80020c4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80020c8:	681a      	ldr	r2, [r3, #0]
 80020ca:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80020ce:	4b19      	ldr	r3, [pc, #100]	; (8002134 <SystemInit+0xa4>)
 80020d0:	4013      	ands	r3, r2
 80020d2:	600b      	str	r3, [r1, #0]

  /*!< Reset LSI1 and LSI2 bits */
  RCC->CSR &= (uint32_t)0xFFFFFFFAU;
 80020d4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80020d8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80020dc:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80020e0:	f023 0305 	bic.w	r3, r3, #5
 80020e4:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
  
  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 80020e8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80020ec:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80020f0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80020f4:	f023 0301 	bic.w	r3, r3, #1
 80020f8:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
    
  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x22041000U;
 80020fc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002100:	4a0d      	ldr	r2, [pc, #52]	; (8002138 <SystemInit+0xa8>)
 8002102:	60da      	str	r2, [r3, #12]

#if defined(STM32WB55xx)
  /* Reset PLLSAI1CFGR register */
  RCC->PLLSAI1CFGR = 0x22041000U;
 8002104:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002108:	4a0b      	ldr	r2, [pc, #44]	; (8002138 <SystemInit+0xa8>)
 800210a:	611a      	str	r2, [r3, #16]
#endif
  
  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800210c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002116:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800211a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 800211c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002120:	2200      	movs	r2, #0
 8002122:	619a      	str	r2, [r3, #24]
}
 8002124:	bf00      	nop
 8002126:	46bd      	mov	sp, r7
 8002128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800212c:	4770      	bx	lr
 800212e:	bf00      	nop
 8002130:	e000ed00 	.word	0xe000ed00
 8002134:	faf6fefb 	.word	0xfaf6fefb
 8002138:	22041000 	.word	0x22041000

0800213c <SystemCoreClockUpdate>:
  *
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 800213c:	b480      	push	{r7}
 800213e:	b087      	sub	sp, #28
 8002140:	af00      	add	r7, sp, #0
  uint32_t tmp, msirange, pllvco, pllr, pllsource , pllm;

  /* Get MSI Range frequency--------------------------------------------------*/

  /*MSI frequency range in Hz*/
  msirange = MSIRangeTable[(RCC->CR & RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos];
 8002142:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	091b      	lsrs	r3, r3, #4
 800214a:	f003 030f 	and.w	r3, r3, #15
 800214e:	4a47      	ldr	r2, [pc, #284]	; (800226c <SystemCoreClockUpdate+0x130>)
 8002150:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002154:	613b      	str	r3, [r7, #16]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002156:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800215a:	689b      	ldr	r3, [r3, #8]
 800215c:	f003 030c 	and.w	r3, r3, #12
 8002160:	2b0c      	cmp	r3, #12
 8002162:	d867      	bhi.n	8002234 <SystemCoreClockUpdate+0xf8>
 8002164:	a201      	add	r2, pc, #4	; (adr r2, 800216c <SystemCoreClockUpdate+0x30>)
 8002166:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800216a:	bf00      	nop
 800216c:	080021a1 	.word	0x080021a1
 8002170:	08002235 	.word	0x08002235
 8002174:	08002235 	.word	0x08002235
 8002178:	08002235 	.word	0x08002235
 800217c:	080021a9 	.word	0x080021a9
 8002180:	08002235 	.word	0x08002235
 8002184:	08002235 	.word	0x08002235
 8002188:	08002235 	.word	0x08002235
 800218c:	080021b1 	.word	0x080021b1
 8002190:	08002235 	.word	0x08002235
 8002194:	08002235 	.word	0x08002235
 8002198:	08002235 	.word	0x08002235
 800219c:	080021b9 	.word	0x080021b9
  {
    case 0x00:   /* MSI used as system clock source */
      SystemCoreClock = msirange;
 80021a0:	4a33      	ldr	r2, [pc, #204]	; (8002270 <SystemCoreClockUpdate+0x134>)
 80021a2:	693b      	ldr	r3, [r7, #16]
 80021a4:	6013      	str	r3, [r2, #0]
      break;
 80021a6:	e049      	b.n	800223c <SystemCoreClockUpdate+0x100>

    case 0x04:  /* HSI used as system clock source */
      /* HSI used as system clock source */
        SystemCoreClock = HSI_VALUE;
 80021a8:	4b31      	ldr	r3, [pc, #196]	; (8002270 <SystemCoreClockUpdate+0x134>)
 80021aa:	4a32      	ldr	r2, [pc, #200]	; (8002274 <SystemCoreClockUpdate+0x138>)
 80021ac:	601a      	str	r2, [r3, #0]
      break;
 80021ae:	e045      	b.n	800223c <SystemCoreClockUpdate+0x100>

    case 0x08:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 80021b0:	4b2f      	ldr	r3, [pc, #188]	; (8002270 <SystemCoreClockUpdate+0x134>)
 80021b2:	4a31      	ldr	r2, [pc, #196]	; (8002278 <SystemCoreClockUpdate+0x13c>)
 80021b4:	601a      	str	r2, [r3, #0]
      break;
 80021b6:	e041      	b.n	800223c <SystemCoreClockUpdate+0x100>

    case 0x0C: /* PLL used as system clock  source */
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLR
         */
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 80021b8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80021bc:	68db      	ldr	r3, [r3, #12]
 80021be:	f003 0303 	and.w	r3, r3, #3
 80021c2:	60fb      	str	r3, [r7, #12]
      pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1UL ;
 80021c4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80021c8:	68db      	ldr	r3, [r3, #12]
 80021ca:	091b      	lsrs	r3, r3, #4
 80021cc:	f003 0307 	and.w	r3, r3, #7
 80021d0:	3301      	adds	r3, #1
 80021d2:	60bb      	str	r3, [r7, #8]

      if(pllsource == 0x02UL) /* HSI used as PLL clock source */
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	2b02      	cmp	r3, #2
 80021d8:	d105      	bne.n	80021e6 <SystemCoreClockUpdate+0xaa>
      {
        pllvco = (HSI_VALUE / pllm);
 80021da:	4a26      	ldr	r2, [pc, #152]	; (8002274 <SystemCoreClockUpdate+0x138>)
 80021dc:	68bb      	ldr	r3, [r7, #8]
 80021de:	fbb2 f3f3 	udiv	r3, r2, r3
 80021e2:	617b      	str	r3, [r7, #20]
 80021e4:	e00d      	b.n	8002202 <SystemCoreClockUpdate+0xc6>
      }
      else if(pllsource == 0x03UL) /* HSE used as PLL clock source */
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	2b03      	cmp	r3, #3
 80021ea:	d105      	bne.n	80021f8 <SystemCoreClockUpdate+0xbc>
      {
        pllvco = (HSE_VALUE / pllm);
 80021ec:	4a22      	ldr	r2, [pc, #136]	; (8002278 <SystemCoreClockUpdate+0x13c>)
 80021ee:	68bb      	ldr	r3, [r7, #8]
 80021f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80021f4:	617b      	str	r3, [r7, #20]
 80021f6:	e004      	b.n	8002202 <SystemCoreClockUpdate+0xc6>
      }
      else /* MSI used as PLL clock source */
      {
        pllvco = (msirange / pllm);
 80021f8:	693a      	ldr	r2, [r7, #16]
 80021fa:	68bb      	ldr	r3, [r7, #8]
 80021fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8002200:	617b      	str	r3, [r7, #20]
      }
      
      pllvco = pllvco * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002202:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002206:	68db      	ldr	r3, [r3, #12]
 8002208:	0a1b      	lsrs	r3, r3, #8
 800220a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800220e:	697b      	ldr	r3, [r7, #20]
 8002210:	fb02 f303 	mul.w	r3, r2, r3
 8002214:	617b      	str	r3, [r7, #20]
      pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1UL);
 8002216:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800221a:	68db      	ldr	r3, [r3, #12]
 800221c:	0f5b      	lsrs	r3, r3, #29
 800221e:	f003 0307 	and.w	r3, r3, #7
 8002222:	3301      	adds	r3, #1
 8002224:	607b      	str	r3, [r7, #4]
      
      SystemCoreClock = pllvco/pllr;
 8002226:	697a      	ldr	r2, [r7, #20]
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	fbb2 f3f3 	udiv	r3, r2, r3
 800222e:	4a10      	ldr	r2, [pc, #64]	; (8002270 <SystemCoreClockUpdate+0x134>)
 8002230:	6013      	str	r3, [r2, #0]
      break;
 8002232:	e003      	b.n	800223c <SystemCoreClockUpdate+0x100>

    default:
      SystemCoreClock = msirange;
 8002234:	4a0e      	ldr	r2, [pc, #56]	; (8002270 <SystemCoreClockUpdate+0x134>)
 8002236:	693b      	ldr	r3, [r7, #16]
 8002238:	6013      	str	r3, [r2, #0]
      break;
 800223a:	bf00      	nop
  }
  
  /* Compute HCLK clock frequency --------------------------------------------*/
  /* Get HCLK1 prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 800223c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002240:	689b      	ldr	r3, [r3, #8]
 8002242:	091b      	lsrs	r3, r3, #4
 8002244:	f003 030f 	and.w	r3, r3, #15
 8002248:	4a0c      	ldr	r2, [pc, #48]	; (800227c <SystemCoreClockUpdate+0x140>)
 800224a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800224e:	603b      	str	r3, [r7, #0]
  /* HCLK clock frequency */
  SystemCoreClock = SystemCoreClock / tmp;
 8002250:	4b07      	ldr	r3, [pc, #28]	; (8002270 <SystemCoreClockUpdate+0x134>)
 8002252:	681a      	ldr	r2, [r3, #0]
 8002254:	683b      	ldr	r3, [r7, #0]
 8002256:	fbb2 f3f3 	udiv	r3, r2, r3
 800225a:	4a05      	ldr	r2, [pc, #20]	; (8002270 <SystemCoreClockUpdate+0x134>)
 800225c:	6013      	str	r3, [r2, #0]

}
 800225e:	bf00      	nop
 8002260:	371c      	adds	r7, #28
 8002262:	46bd      	mov	sp, r7
 8002264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002268:	4770      	bx	lr
 800226a:	bf00      	nop
 800226c:	0800deac 	.word	0x0800deac
 8002270:	2000007c 	.word	0x2000007c
 8002274:	00f42400 	.word	0x00f42400
 8002278:	01e84800 	.word	0x01e84800
 800227c:	0800de4c 	.word	0x0800de4c

08002280 <CopyDataInit>:
  bl LoopCopyDataInit
.endm

.section  .text.data_initializers
CopyDataInit:
  ldr r4, [r2, r3]
 8002280:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002282:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002284:	3304      	adds	r3, #4

08002286 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002286:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002288:	428c      	cmp	r4, r1
  bcc  CopyDataInit
 800228a:	d3f9      	bcc.n	8002280 <CopyDataInit>
  bx lr
 800228c:	4770      	bx	lr

0800228e <FillZerobss>:

FillZerobss:
  str  r3, [r0]
 800228e:	6003      	str	r3, [r0, #0]
  adds r0, r0, #4
 8002290:	3004      	adds	r0, #4

08002292 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r0, r1
 8002292:	4288      	cmp	r0, r1
  bcc FillZerobss
 8002294:	d3fb      	bcc.n	800228e <FillZerobss>
  bx lr
 8002296:	4770      	bx	lr

08002298 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002298:	480c      	ldr	r0, [pc, #48]	; (80022cc <LoopForever+0x4>)
  mov   sp, r0          /* set stack pointer */
 800229a:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  INIT_DATA _sdata, _edata, _sidata
 800229c:	480c      	ldr	r0, [pc, #48]	; (80022d0 <LoopForever+0x8>)
 800229e:	490d      	ldr	r1, [pc, #52]	; (80022d4 <LoopForever+0xc>)
 80022a0:	4a0d      	ldr	r2, [pc, #52]	; (80022d8 <LoopForever+0x10>)
 80022a2:	2300      	movs	r3, #0
 80022a4:	f7ff ffef 	bl	8002286 <LoopCopyDataInit>

/* Zero fill the bss segments. */
  INIT_BSS _sbss, _ebss
 80022a8:	480c      	ldr	r0, [pc, #48]	; (80022dc <LoopForever+0x14>)
 80022aa:	490d      	ldr	r1, [pc, #52]	; (80022e0 <LoopForever+0x18>)
 80022ac:	2300      	movs	r3, #0
 80022ae:	f7ff fff0 	bl	8002292 <LoopFillZerobss>
  INIT_BSS _sMB_MEM2, _eMB_MEM2
 80022b2:	480c      	ldr	r0, [pc, #48]	; (80022e4 <LoopForever+0x1c>)
 80022b4:	490c      	ldr	r1, [pc, #48]	; (80022e8 <LoopForever+0x20>)
 80022b6:	2300      	movs	r3, #0
 80022b8:	f7ff ffeb 	bl	8002292 <LoopFillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80022bc:	f7ff fee8 	bl	8002090 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 80022c0:	f00b fd46 	bl	800dd50 <__libc_init_array>
/* Call the application s entry point.*/
	bl	main
 80022c4:	f7ff f87e 	bl	80013c4 <main>

080022c8 <LoopForever>:

LoopForever:
  b LoopForever
 80022c8:	e7fe      	b.n	80022c8 <LoopForever>
 80022ca:	0000      	.short	0x0000
  ldr   r0, =_estack
 80022cc:	20030000 	.word	0x20030000
  INIT_DATA _sdata, _edata, _sidata
 80022d0:	20000004 	.word	0x20000004
 80022d4:	20000174 	.word	0x20000174
 80022d8:	0800df3c 	.word	0x0800df3c
  INIT_BSS _sbss, _ebss
 80022dc:	20000318 	.word	0x20000318
 80022e0:	200006ec 	.word	0x200006ec
  INIT_BSS _sMB_MEM2, _eMB_MEM2
 80022e4:	200301c4 	.word	0x200301c4
 80022e8:	20030a44 	.word	0x20030a44

080022ec <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80022ec:	e7fe      	b.n	80022ec <ADC1_IRQHandler>
	...

080022f0 <LSM303AGR_ACC_RegisterBusIO>:
 * @brief  Register Component Bus IO operations
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM303AGR_ACC_RegisterBusIO(LSM303AGR_ACC_Object_t *pObj, LSM303AGR_IO_t *pIO)
{
 80022f0:	b580      	push	{r7, lr}
 80022f2:	b084      	sub	sp, #16
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	6078      	str	r0, [r7, #4]
 80022f8:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM303AGR_OK;
 80022fa:	2300      	movs	r3, #0
 80022fc:	60fb      	str	r3, [r7, #12]

  if (pObj == NULL)
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	2b00      	cmp	r3, #0
 8002302:	d103      	bne.n	800230c <LSM303AGR_ACC_RegisterBusIO+0x1c>
  {
    ret = LSM303AGR_ERROR;
 8002304:	f04f 33ff 	mov.w	r3, #4294967295
 8002308:	60fb      	str	r3, [r7, #12]
 800230a:	e04d      	b.n	80023a8 <LSM303AGR_ACC_RegisterBusIO+0xb8>
  }
  else
  {
    pObj->IO.Init      = pIO->Init;
 800230c:	683b      	ldr	r3, [r7, #0]
 800230e:	681a      	ldr	r2, [r3, #0]
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	601a      	str	r2, [r3, #0]
    pObj->IO.DeInit    = pIO->DeInit;
 8002314:	683b      	ldr	r3, [r7, #0]
 8002316:	685a      	ldr	r2, [r3, #4]
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	605a      	str	r2, [r3, #4]
    pObj->IO.BusType   = pIO->BusType;
 800231c:	683b      	ldr	r3, [r7, #0]
 800231e:	689a      	ldr	r2, [r3, #8]
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	609a      	str	r2, [r3, #8]
    pObj->IO.Address   = pIO->Address;
 8002324:	683b      	ldr	r3, [r7, #0]
 8002326:	7b1a      	ldrb	r2, [r3, #12]
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	731a      	strb	r2, [r3, #12]
    pObj->IO.WriteReg  = pIO->WriteReg;
 800232c:	683b      	ldr	r3, [r7, #0]
 800232e:	691a      	ldr	r2, [r3, #16]
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	611a      	str	r2, [r3, #16]
    pObj->IO.ReadReg   = pIO->ReadReg;
 8002334:	683b      	ldr	r3, [r7, #0]
 8002336:	695a      	ldr	r2, [r3, #20]
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	615a      	str	r2, [r3, #20]
    pObj->IO.GetTick   = pIO->GetTick;
 800233c:	683b      	ldr	r3, [r7, #0]
 800233e:	699a      	ldr	r2, [r3, #24]
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	619a      	str	r2, [r3, #24]

    pObj->Ctx.read_reg  = ReadAccRegWrap;
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	4a1b      	ldr	r2, [pc, #108]	; (80023b4 <LSM303AGR_ACC_RegisterBusIO+0xc4>)
 8002348:	621a      	str	r2, [r3, #32]
    pObj->Ctx.write_reg = WriteAccRegWrap;
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	4a1a      	ldr	r2, [pc, #104]	; (80023b8 <LSM303AGR_ACC_RegisterBusIO+0xc8>)
 800234e:	61da      	str	r2, [r3, #28]
    pObj->Ctx.handle    = pObj;
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	687a      	ldr	r2, [r7, #4]
 8002354:	625a      	str	r2, [r3, #36]	; 0x24

    if (pObj->IO.Init == NULL)
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	2b00      	cmp	r3, #0
 800235c:	d103      	bne.n	8002366 <LSM303AGR_ACC_RegisterBusIO+0x76>
    {
      ret = LSM303AGR_ERROR;
 800235e:	f04f 33ff 	mov.w	r3, #4294967295
 8002362:	60fb      	str	r3, [r7, #12]
 8002364:	e020      	b.n	80023a8 <LSM303AGR_ACC_RegisterBusIO+0xb8>
    }
    else if (pObj->IO.Init() != LSM303AGR_OK)
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	4798      	blx	r3
 800236c:	4603      	mov	r3, r0
 800236e:	2b00      	cmp	r3, #0
 8002370:	d003      	beq.n	800237a <LSM303AGR_ACC_RegisterBusIO+0x8a>
    {
      ret = LSM303AGR_ERROR;
 8002372:	f04f 33ff 	mov.w	r3, #4294967295
 8002376:	60fb      	str	r3, [r7, #12]
 8002378:	e016      	b.n	80023a8 <LSM303AGR_ACC_RegisterBusIO+0xb8>
    }
    else
    {
      if (pObj->IO.BusType == LSM303AGR_SPI_3WIRES_BUS) /* SPI 3-Wires */
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	689b      	ldr	r3, [r3, #8]
 800237e:	2b01      	cmp	r3, #1
 8002380:	d112      	bne.n	80023a8 <LSM303AGR_ACC_RegisterBusIO+0xb8>
      {
        /* Enable the SPI 3-Wires support only the first time */
        if (pObj->is_initialized == 0U)
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002388:	2b00      	cmp	r3, #0
 800238a:	d10d      	bne.n	80023a8 <LSM303AGR_ACC_RegisterBusIO+0xb8>
        {
          /* Enable SPI 3-Wires on the component */
          uint8_t data = 0x01;
 800238c:	2301      	movs	r3, #1
 800238e:	72fb      	strb	r3, [r7, #11]

          if (LSM303AGR_ACC_Write_Reg(pObj, LSM303AGR_CTRL_REG4_A, data) != LSM303AGR_OK)
 8002390:	7afb      	ldrb	r3, [r7, #11]
 8002392:	461a      	mov	r2, r3
 8002394:	2123      	movs	r1, #35	; 0x23
 8002396:	6878      	ldr	r0, [r7, #4]
 8002398:	f000 fb52 	bl	8002a40 <LSM303AGR_ACC_Write_Reg>
 800239c:	4603      	mov	r3, r0
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d002      	beq.n	80023a8 <LSM303AGR_ACC_RegisterBusIO+0xb8>
          {
            return LSM303AGR_ERROR;
 80023a2:	f04f 33ff 	mov.w	r3, #4294967295
 80023a6:	e000      	b.n	80023aa <LSM303AGR_ACC_RegisterBusIO+0xba>
        }
      }
    }
  }

  return ret;
 80023a8:	68fb      	ldr	r3, [r7, #12]
}
 80023aa:	4618      	mov	r0, r3
 80023ac:	3710      	adds	r7, #16
 80023ae:	46bd      	mov	sp, r7
 80023b0:	bd80      	pop	{r7, pc}
 80023b2:	bf00      	nop
 80023b4:	08003251 	.word	0x08003251
 80023b8:	080032b3 	.word	0x080032b3

080023bc <LSM303AGR_ACC_Init>:
 * @brief  Initialize the LSM303AGR sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM303AGR_ACC_Init(LSM303AGR_ACC_Object_t *pObj)
{
 80023bc:	b580      	push	{r7, lr}
 80023be:	b082      	sub	sp, #8
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	6078      	str	r0, [r7, #4]
  /* Enable BDU */
  if (lsm303agr_xl_block_data_update_set(&(pObj->Ctx), PROPERTY_ENABLE) != LSM303AGR_OK)
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	331c      	adds	r3, #28
 80023c8:	2101      	movs	r1, #1
 80023ca:	4618      	mov	r0, r3
 80023cc:	f001 f948 	bl	8003660 <lsm303agr_xl_block_data_update_set>
 80023d0:	4603      	mov	r3, r0
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d002      	beq.n	80023dc <LSM303AGR_ACC_Init+0x20>
  {
    return LSM303AGR_ERROR;
 80023d6:	f04f 33ff 	mov.w	r3, #4294967295
 80023da:	e02c      	b.n	8002436 <LSM303AGR_ACC_Init+0x7a>
  }

  /* FIFO mode selection */
  if (lsm303agr_xl_fifo_mode_set(&(pObj->Ctx), LSM303AGR_BYPASS_MODE) != LSM303AGR_OK)
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	331c      	adds	r3, #28
 80023e0:	2100      	movs	r1, #0
 80023e2:	4618      	mov	r0, r3
 80023e4:	f001 fa77 	bl	80038d6 <lsm303agr_xl_fifo_mode_set>
 80023e8:	4603      	mov	r3, r0
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d002      	beq.n	80023f4 <LSM303AGR_ACC_Init+0x38>
  {
    return LSM303AGR_ERROR;
 80023ee:	f04f 33ff 	mov.w	r3, #4294967295
 80023f2:	e020      	b.n	8002436 <LSM303AGR_ACC_Init+0x7a>
  }

  /* Select default output data rate. */
  pObj->acc_odr = LSM303AGR_XL_ODR_100Hz;
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	2205      	movs	r2, #5
 80023f8:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  /* Output data rate selection - power down. */
  if (lsm303agr_xl_data_rate_set(&(pObj->Ctx), LSM303AGR_XL_POWER_DOWN) != LSM303AGR_OK)
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	331c      	adds	r3, #28
 8002400:	2100      	movs	r1, #0
 8002402:	4618      	mov	r0, r3
 8002404:	f001 f84c 	bl	80034a0 <lsm303agr_xl_data_rate_set>
 8002408:	4603      	mov	r3, r0
 800240a:	2b00      	cmp	r3, #0
 800240c:	d002      	beq.n	8002414 <LSM303AGR_ACC_Init+0x58>
  {
    return LSM303AGR_ERROR;
 800240e:	f04f 33ff 	mov.w	r3, #4294967295
 8002412:	e010      	b.n	8002436 <LSM303AGR_ACC_Init+0x7a>
  }

  /* Full scale selection. */
  if (lsm303agr_xl_full_scale_set(&(pObj->Ctx), LSM303AGR_2g) != LSM303AGR_OK)
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	331c      	adds	r3, #28
 8002418:	2100      	movs	r1, #0
 800241a:	4618      	mov	r0, r3
 800241c:	f001 f8c2 	bl	80035a4 <lsm303agr_xl_full_scale_set>
 8002420:	4603      	mov	r3, r0
 8002422:	2b00      	cmp	r3, #0
 8002424:	d002      	beq.n	800242c <LSM303AGR_ACC_Init+0x70>
  {
    return LSM303AGR_ERROR;
 8002426:	f04f 33ff 	mov.w	r3, #4294967295
 800242a:	e004      	b.n	8002436 <LSM303AGR_ACC_Init+0x7a>
  }

  pObj->is_initialized = 1;
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	2201      	movs	r2, #1
 8002430:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  return LSM303AGR_OK;
 8002434:	2300      	movs	r3, #0
}
 8002436:	4618      	mov	r0, r3
 8002438:	3708      	adds	r7, #8
 800243a:	46bd      	mov	sp, r7
 800243c:	bd80      	pop	{r7, pc}

0800243e <LSM303AGR_ACC_DeInit>:
 * @brief  Deinitialize the LSM303AGR accelerometer sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM303AGR_ACC_DeInit(LSM303AGR_ACC_Object_t *pObj)
{
 800243e:	b580      	push	{r7, lr}
 8002440:	b082      	sub	sp, #8
 8002442:	af00      	add	r7, sp, #0
 8002444:	6078      	str	r0, [r7, #4]
  /* Disable the component */
  if (LSM303AGR_ACC_Disable(pObj) != LSM303AGR_OK)
 8002446:	6878      	ldr	r0, [r7, #4]
 8002448:	f000 f87c 	bl	8002544 <LSM303AGR_ACC_Disable>
 800244c:	4603      	mov	r3, r0
 800244e:	2b00      	cmp	r3, #0
 8002450:	d002      	beq.n	8002458 <LSM303AGR_ACC_DeInit+0x1a>
  {
    return LSM303AGR_ERROR;
 8002452:	f04f 33ff 	mov.w	r3, #4294967295
 8002456:	e008      	b.n	800246a <LSM303AGR_ACC_DeInit+0x2c>
  }

  /* Reset output data rate. */
  pObj->acc_odr = LSM303AGR_XL_POWER_DOWN;
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	2200      	movs	r2, #0
 800245c:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
  pObj->is_initialized = 0;
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	2200      	movs	r2, #0
 8002464:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  return LSM303AGR_OK;
 8002468:	2300      	movs	r3, #0
}
 800246a:	4618      	mov	r0, r3
 800246c:	3708      	adds	r7, #8
 800246e:	46bd      	mov	sp, r7
 8002470:	bd80      	pop	{r7, pc}

08002472 <LSM303AGR_ACC_ReadID>:
 * @param  pObj the device pObj
 * @param  Id the WHO_AM_I value
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM303AGR_ACC_ReadID(LSM303AGR_ACC_Object_t *pObj, uint8_t *Id)
{
 8002472:	b580      	push	{r7, lr}
 8002474:	b082      	sub	sp, #8
 8002476:	af00      	add	r7, sp, #0
 8002478:	6078      	str	r0, [r7, #4]
 800247a:	6039      	str	r1, [r7, #0]
  if (lsm303agr_xl_device_id_get(&(pObj->Ctx), Id) != LSM303AGR_OK)
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	331c      	adds	r3, #28
 8002480:	6839      	ldr	r1, [r7, #0]
 8002482:	4618      	mov	r0, r3
 8002484:	f001 f9df 	bl	8003846 <lsm303agr_xl_device_id_get>
 8002488:	4603      	mov	r3, r0
 800248a:	2b00      	cmp	r3, #0
 800248c:	d002      	beq.n	8002494 <LSM303AGR_ACC_ReadID+0x22>
  {
    return LSM303AGR_ERROR;
 800248e:	f04f 33ff 	mov.w	r3, #4294967295
 8002492:	e000      	b.n	8002496 <LSM303AGR_ACC_ReadID+0x24>
  }

  return LSM303AGR_OK;
 8002494:	2300      	movs	r3, #0
}
 8002496:	4618      	mov	r0, r3
 8002498:	3708      	adds	r7, #8
 800249a:	46bd      	mov	sp, r7
 800249c:	bd80      	pop	{r7, pc}
	...

080024a0 <LSM303AGR_ACC_GetCapabilities>:
 * @param  pObj Component object pointer
 * @param  Capabilities pointer to LSM303AGR accelerometer sensor capabilities
 * @retval Component status
 */
int32_t LSM303AGR_ACC_GetCapabilities(LSM303AGR_ACC_Object_t *pObj, LSM303AGR_Capabilities_t *Capabilities)
{
 80024a0:	b480      	push	{r7}
 80024a2:	b083      	sub	sp, #12
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	6078      	str	r0, [r7, #4]
 80024a8:	6039      	str	r1, [r7, #0]
  /* Prevent unused argument(s) compilation warning */
  (void)(pObj);

  Capabilities->Acc          = 1;
 80024aa:	683b      	ldr	r3, [r7, #0]
 80024ac:	2201      	movs	r2, #1
 80024ae:	701a      	strb	r2, [r3, #0]
  Capabilities->Gyro         = 0;
 80024b0:	683b      	ldr	r3, [r7, #0]
 80024b2:	2200      	movs	r2, #0
 80024b4:	705a      	strb	r2, [r3, #1]
  Capabilities->Magneto      = 0;
 80024b6:	683b      	ldr	r3, [r7, #0]
 80024b8:	2200      	movs	r2, #0
 80024ba:	709a      	strb	r2, [r3, #2]
  Capabilities->LowPower     = 0;
 80024bc:	683b      	ldr	r3, [r7, #0]
 80024be:	2200      	movs	r2, #0
 80024c0:	70da      	strb	r2, [r3, #3]
  Capabilities->GyroMaxFS    = 0;
 80024c2:	683b      	ldr	r3, [r7, #0]
 80024c4:	2200      	movs	r2, #0
 80024c6:	605a      	str	r2, [r3, #4]
  Capabilities->AccMaxFS     = 16;
 80024c8:	683b      	ldr	r3, [r7, #0]
 80024ca:	2210      	movs	r2, #16
 80024cc:	609a      	str	r2, [r3, #8]
  Capabilities->MagMaxFS     = 0;
 80024ce:	683b      	ldr	r3, [r7, #0]
 80024d0:	2200      	movs	r2, #0
 80024d2:	60da      	str	r2, [r3, #12]
  Capabilities->GyroMaxOdr   = 0.0f;
 80024d4:	683b      	ldr	r3, [r7, #0]
 80024d6:	f04f 0200 	mov.w	r2, #0
 80024da:	611a      	str	r2, [r3, #16]
  Capabilities->AccMaxOdr    = 400.0f;
 80024dc:	683b      	ldr	r3, [r7, #0]
 80024de:	4a06      	ldr	r2, [pc, #24]	; (80024f8 <LSM303AGR_ACC_GetCapabilities+0x58>)
 80024e0:	615a      	str	r2, [r3, #20]
  Capabilities->MagMaxOdr    = 0.0f;
 80024e2:	683b      	ldr	r3, [r7, #0]
 80024e4:	f04f 0200 	mov.w	r2, #0
 80024e8:	619a      	str	r2, [r3, #24]
  return LSM303AGR_OK;
 80024ea:	2300      	movs	r3, #0
}
 80024ec:	4618      	mov	r0, r3
 80024ee:	370c      	adds	r7, #12
 80024f0:	46bd      	mov	sp, r7
 80024f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f6:	4770      	bx	lr
 80024f8:	43c80000 	.word	0x43c80000

080024fc <LSM303AGR_ACC_Enable>:
 * @brief  Enable the LSM303AGR accelerometer sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM303AGR_ACC_Enable(LSM303AGR_ACC_Object_t *pObj)
{
 80024fc:	b580      	push	{r7, lr}
 80024fe:	b082      	sub	sp, #8
 8002500:	af00      	add	r7, sp, #0
 8002502:	6078      	str	r0, [r7, #4]
  /* Check if the component is already enabled */
  if (pObj->acc_is_enabled == 1U)
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 800250a:	2b01      	cmp	r3, #1
 800250c:	d101      	bne.n	8002512 <LSM303AGR_ACC_Enable+0x16>
  {
    return LSM303AGR_OK;
 800250e:	2300      	movs	r3, #0
 8002510:	e014      	b.n	800253c <LSM303AGR_ACC_Enable+0x40>
  }

  /* Output data rate selection. */
  if (lsm303agr_xl_data_rate_set(&(pObj->Ctx), pObj->acc_odr) != LSM303AGR_OK)
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	f103 021c 	add.w	r2, r3, #28
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 800251e:	4619      	mov	r1, r3
 8002520:	4610      	mov	r0, r2
 8002522:	f000 ffbd 	bl	80034a0 <lsm303agr_xl_data_rate_set>
 8002526:	4603      	mov	r3, r0
 8002528:	2b00      	cmp	r3, #0
 800252a:	d002      	beq.n	8002532 <LSM303AGR_ACC_Enable+0x36>
  {
    return LSM303AGR_ERROR;
 800252c:	f04f 33ff 	mov.w	r3, #4294967295
 8002530:	e004      	b.n	800253c <LSM303AGR_ACC_Enable+0x40>
  }

  pObj->acc_is_enabled = 1;
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	2201      	movs	r2, #1
 8002536:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  return LSM303AGR_OK;
 800253a:	2300      	movs	r3, #0
}
 800253c:	4618      	mov	r0, r3
 800253e:	3708      	adds	r7, #8
 8002540:	46bd      	mov	sp, r7
 8002542:	bd80      	pop	{r7, pc}

08002544 <LSM303AGR_ACC_Disable>:
 * @brief  Disable the LSM303AGR accelerometer sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM303AGR_ACC_Disable(LSM303AGR_ACC_Object_t *pObj)
{
 8002544:	b580      	push	{r7, lr}
 8002546:	b082      	sub	sp, #8
 8002548:	af00      	add	r7, sp, #0
 800254a:	6078      	str	r0, [r7, #4]
  /* Check if the component is already disabled */
  if (pObj->acc_is_enabled == 0U)
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8002552:	2b00      	cmp	r3, #0
 8002554:	d101      	bne.n	800255a <LSM303AGR_ACC_Disable+0x16>
  {
    return LSM303AGR_OK;
 8002556:	2300      	movs	r3, #0
 8002558:	e01f      	b.n	800259a <LSM303AGR_ACC_Disable+0x56>
  }

  /* Get current output data rate. */
  if (lsm303agr_xl_data_rate_get(&(pObj->Ctx), &pObj->acc_odr) != LSM303AGR_OK)
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	f103 021c 	add.w	r2, r3, #28
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	332a      	adds	r3, #42	; 0x2a
 8002564:	4619      	mov	r1, r3
 8002566:	4610      	mov	r0, r2
 8002568:	f000 ffc0 	bl	80034ec <lsm303agr_xl_data_rate_get>
 800256c:	4603      	mov	r3, r0
 800256e:	2b00      	cmp	r3, #0
 8002570:	d002      	beq.n	8002578 <LSM303AGR_ACC_Disable+0x34>
  {
    return LSM303AGR_ERROR;
 8002572:	f04f 33ff 	mov.w	r3, #4294967295
 8002576:	e010      	b.n	800259a <LSM303AGR_ACC_Disable+0x56>
  }

  /* Output data rate selection - power down. */
  if (lsm303agr_xl_data_rate_set(&(pObj->Ctx), LSM303AGR_XL_POWER_DOWN) != LSM303AGR_OK)
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	331c      	adds	r3, #28
 800257c:	2100      	movs	r1, #0
 800257e:	4618      	mov	r0, r3
 8002580:	f000 ff8e 	bl	80034a0 <lsm303agr_xl_data_rate_set>
 8002584:	4603      	mov	r3, r0
 8002586:	2b00      	cmp	r3, #0
 8002588:	d002      	beq.n	8002590 <LSM303AGR_ACC_Disable+0x4c>
  {
    return LSM303AGR_ERROR;
 800258a:	f04f 33ff 	mov.w	r3, #4294967295
 800258e:	e004      	b.n	800259a <LSM303AGR_ACC_Disable+0x56>
  }

  pObj->acc_is_enabled = 0;
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	2200      	movs	r2, #0
 8002594:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  return LSM303AGR_OK;
 8002598:	2300      	movs	r3, #0
}
 800259a:	4618      	mov	r0, r3
 800259c:	3708      	adds	r7, #8
 800259e:	46bd      	mov	sp, r7
 80025a0:	bd80      	pop	{r7, pc}

080025a2 <LSM303AGR_ACC_GetSensitivity>:
 * @param  pObj the device pObj
 * @param  Sensitivity pointer
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM303AGR_ACC_GetSensitivity(LSM303AGR_ACC_Object_t *pObj, float *Sensitivity)
{
 80025a2:	b580      	push	{r7, lr}
 80025a4:	b084      	sub	sp, #16
 80025a6:	af00      	add	r7, sp, #0
 80025a8:	6078      	str	r0, [r7, #4]
 80025aa:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM303AGR_OK;
 80025ac:	2300      	movs	r3, #0
 80025ae:	60fb      	str	r3, [r7, #12]
  lsm303agr_op_md_a_t op_mode;

  /* Read operative mode from sensor. */
  if (lsm303agr_xl_operating_mode_get(&(pObj->Ctx), &op_mode) != LSM303AGR_OK)
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	331c      	adds	r3, #28
 80025b4:	f107 020b 	add.w	r2, r7, #11
 80025b8:	4611      	mov	r1, r2
 80025ba:	4618      	mov	r0, r3
 80025bc:	f000 ff3c 	bl	8003438 <lsm303agr_xl_operating_mode_get>
 80025c0:	4603      	mov	r3, r0
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d002      	beq.n	80025cc <LSM303AGR_ACC_GetSensitivity+0x2a>
  {
    return LSM303AGR_ERROR;
 80025c6:	f04f 33ff 	mov.w	r3, #4294967295
 80025ca:	e02e      	b.n	800262a <LSM303AGR_ACC_GetSensitivity+0x88>
  }

  /* Store the Sensitivity based on actual full scale. */
  switch (op_mode)
 80025cc:	7afb      	ldrb	r3, [r7, #11]
 80025ce:	2b01      	cmp	r3, #1
 80025d0:	d00d      	beq.n	80025ee <LSM303AGR_ACC_GetSensitivity+0x4c>
 80025d2:	2b02      	cmp	r3, #2
 80025d4:	d015      	beq.n	8002602 <LSM303AGR_ACC_GetSensitivity+0x60>
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d11d      	bne.n	8002616 <LSM303AGR_ACC_GetSensitivity+0x74>
  {
    case LSM303AGR_HR_12bit:
      if (LSM303AGR_ACC_GetSensitivityHR(pObj, Sensitivity) != LSM303AGR_OK)
 80025da:	6839      	ldr	r1, [r7, #0]
 80025dc:	6878      	ldr	r0, [r7, #4]
 80025de:	f000 fca9 	bl	8002f34 <LSM303AGR_ACC_GetSensitivityHR>
 80025e2:	4603      	mov	r3, r0
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d01a      	beq.n	800261e <LSM303AGR_ACC_GetSensitivity+0x7c>
      {
        return LSM303AGR_ERROR;
 80025e8:	f04f 33ff 	mov.w	r3, #4294967295
 80025ec:	e01d      	b.n	800262a <LSM303AGR_ACC_GetSensitivity+0x88>
      }
      break;

    case LSM303AGR_NM_10bit:
      if (LSM303AGR_ACC_GetSensitivityNM(pObj, Sensitivity) != LSM303AGR_OK)
 80025ee:	6839      	ldr	r1, [r7, #0]
 80025f0:	6878      	ldr	r0, [r7, #4]
 80025f2:	f000 fce5 	bl	8002fc0 <LSM303AGR_ACC_GetSensitivityNM>
 80025f6:	4603      	mov	r3, r0
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d012      	beq.n	8002622 <LSM303AGR_ACC_GetSensitivity+0x80>
      {
        return LSM303AGR_ERROR;
 80025fc:	f04f 33ff 	mov.w	r3, #4294967295
 8002600:	e013      	b.n	800262a <LSM303AGR_ACC_GetSensitivity+0x88>
      }
      break;

    case LSM303AGR_LP_8bit:
      if (LSM303AGR_ACC_GetSensitivityLP(pObj, Sensitivity) != LSM303AGR_OK)
 8002602:	6839      	ldr	r1, [r7, #0]
 8002604:	6878      	ldr	r0, [r7, #4]
 8002606:	f000 fd21 	bl	800304c <LSM303AGR_ACC_GetSensitivityLP>
 800260a:	4603      	mov	r3, r0
 800260c:	2b00      	cmp	r3, #0
 800260e:	d00a      	beq.n	8002626 <LSM303AGR_ACC_GetSensitivity+0x84>
      {
        return LSM303AGR_ERROR;
 8002610:	f04f 33ff 	mov.w	r3, #4294967295
 8002614:	e009      	b.n	800262a <LSM303AGR_ACC_GetSensitivity+0x88>
      }
      break;

    default:
      ret = LSM303AGR_ERROR;
 8002616:	f04f 33ff 	mov.w	r3, #4294967295
 800261a:	60fb      	str	r3, [r7, #12]
      break;
 800261c:	e004      	b.n	8002628 <LSM303AGR_ACC_GetSensitivity+0x86>
      break;
 800261e:	bf00      	nop
 8002620:	e002      	b.n	8002628 <LSM303AGR_ACC_GetSensitivity+0x86>
      break;
 8002622:	bf00      	nop
 8002624:	e000      	b.n	8002628 <LSM303AGR_ACC_GetSensitivity+0x86>
      break;
 8002626:	bf00      	nop
  }

  return ret;
 8002628:	68fb      	ldr	r3, [r7, #12]
}
 800262a:	4618      	mov	r0, r3
 800262c:	3710      	adds	r7, #16
 800262e:	46bd      	mov	sp, r7
 8002630:	bd80      	pop	{r7, pc}
	...

08002634 <LSM303AGR_ACC_GetOutputDataRate>:
 * @param  pObj the device pObj
 * @param  Odr pointer where the output data rate is written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM303AGR_ACC_GetOutputDataRate(LSM303AGR_ACC_Object_t *pObj, float *Odr)
{
 8002634:	b580      	push	{r7, lr}
 8002636:	b084      	sub	sp, #16
 8002638:	af00      	add	r7, sp, #0
 800263a:	6078      	str	r0, [r7, #4]
 800263c:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM303AGR_OK;
 800263e:	2300      	movs	r3, #0
 8002640:	60fb      	str	r3, [r7, #12]
  lsm303agr_op_md_a_t op_mode;
  lsm303agr_odr_a_t odr_low_level;

  /* Read operative mode from sensor. */
  if (lsm303agr_xl_operating_mode_get(&(pObj->Ctx), &op_mode) != LSM303AGR_OK)
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	331c      	adds	r3, #28
 8002646:	f107 020b 	add.w	r2, r7, #11
 800264a:	4611      	mov	r1, r2
 800264c:	4618      	mov	r0, r3
 800264e:	f000 fef3 	bl	8003438 <lsm303agr_xl_operating_mode_get>
 8002652:	4603      	mov	r3, r0
 8002654:	2b00      	cmp	r3, #0
 8002656:	d002      	beq.n	800265e <LSM303AGR_ACC_GetOutputDataRate+0x2a>
  {
    return LSM303AGR_ERROR;
 8002658:	f04f 33ff 	mov.w	r3, #4294967295
 800265c:	e09f      	b.n	800279e <LSM303AGR_ACC_GetOutputDataRate+0x16a>
  }

  /* Get current output data rate. */
  if (lsm303agr_xl_data_rate_get(&(pObj->Ctx), &odr_low_level) != LSM303AGR_OK)
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	331c      	adds	r3, #28
 8002662:	f107 020a 	add.w	r2, r7, #10
 8002666:	4611      	mov	r1, r2
 8002668:	4618      	mov	r0, r3
 800266a:	f000 ff3f 	bl	80034ec <lsm303agr_xl_data_rate_get>
 800266e:	4603      	mov	r3, r0
 8002670:	2b00      	cmp	r3, #0
 8002672:	d002      	beq.n	800267a <LSM303AGR_ACC_GetOutputDataRate+0x46>
  {
    return LSM303AGR_ERROR;
 8002674:	f04f 33ff 	mov.w	r3, #4294967295
 8002678:	e091      	b.n	800279e <LSM303AGR_ACC_GetOutputDataRate+0x16a>
  }

  if (op_mode == LSM303AGR_LP_8bit) /* LP mode */
 800267a:	7afb      	ldrb	r3, [r7, #11]
 800267c:	2b02      	cmp	r3, #2
 800267e:	d148      	bne.n	8002712 <LSM303AGR_ACC_GetOutputDataRate+0xde>
  {
    switch (odr_low_level)
 8002680:	7abb      	ldrb	r3, [r7, #10]
 8002682:	2b09      	cmp	r3, #9
 8002684:	d840      	bhi.n	8002708 <LSM303AGR_ACC_GetOutputDataRate+0xd4>
 8002686:	a201      	add	r2, pc, #4	; (adr r2, 800268c <LSM303AGR_ACC_GetOutputDataRate+0x58>)
 8002688:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800268c:	080026b5 	.word	0x080026b5
 8002690:	080026bf 	.word	0x080026bf
 8002694:	080026c9 	.word	0x080026c9
 8002698:	080026d1 	.word	0x080026d1
 800269c:	080026d9 	.word	0x080026d9
 80026a0:	080026e1 	.word	0x080026e1
 80026a4:	080026e9 	.word	0x080026e9
 80026a8:	080026f1 	.word	0x080026f1
 80026ac:	080026f9 	.word	0x080026f9
 80026b0:	08002701 	.word	0x08002701
    {
      case LSM303AGR_XL_POWER_DOWN:
        *Odr = 0.0f;
 80026b4:	683b      	ldr	r3, [r7, #0]
 80026b6:	f04f 0200 	mov.w	r2, #0
 80026ba:	601a      	str	r2, [r3, #0]
        break;
 80026bc:	e06e      	b.n	800279c <LSM303AGR_ACC_GetOutputDataRate+0x168>

      case LSM303AGR_XL_ODR_1Hz:
        *Odr = 1.0f;
 80026be:	683b      	ldr	r3, [r7, #0]
 80026c0:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80026c4:	601a      	str	r2, [r3, #0]
        break;
 80026c6:	e069      	b.n	800279c <LSM303AGR_ACC_GetOutputDataRate+0x168>

      case LSM303AGR_XL_ODR_10Hz:
        *Odr = 10.0f;
 80026c8:	683b      	ldr	r3, [r7, #0]
 80026ca:	4a37      	ldr	r2, [pc, #220]	; (80027a8 <LSM303AGR_ACC_GetOutputDataRate+0x174>)
 80026cc:	601a      	str	r2, [r3, #0]
        break;
 80026ce:	e065      	b.n	800279c <LSM303AGR_ACC_GetOutputDataRate+0x168>

      case LSM303AGR_XL_ODR_25Hz:
        *Odr = 25.0f;
 80026d0:	683b      	ldr	r3, [r7, #0]
 80026d2:	4a36      	ldr	r2, [pc, #216]	; (80027ac <LSM303AGR_ACC_GetOutputDataRate+0x178>)
 80026d4:	601a      	str	r2, [r3, #0]
        break;
 80026d6:	e061      	b.n	800279c <LSM303AGR_ACC_GetOutputDataRate+0x168>

      case LSM303AGR_XL_ODR_50Hz:
        *Odr = 50.0f;
 80026d8:	683b      	ldr	r3, [r7, #0]
 80026da:	4a35      	ldr	r2, [pc, #212]	; (80027b0 <LSM303AGR_ACC_GetOutputDataRate+0x17c>)
 80026dc:	601a      	str	r2, [r3, #0]
        break;
 80026de:	e05d      	b.n	800279c <LSM303AGR_ACC_GetOutputDataRate+0x168>

      case LSM303AGR_XL_ODR_100Hz:
        *Odr = 100.0f;
 80026e0:	683b      	ldr	r3, [r7, #0]
 80026e2:	4a34      	ldr	r2, [pc, #208]	; (80027b4 <LSM303AGR_ACC_GetOutputDataRate+0x180>)
 80026e4:	601a      	str	r2, [r3, #0]
        break;
 80026e6:	e059      	b.n	800279c <LSM303AGR_ACC_GetOutputDataRate+0x168>

      case LSM303AGR_XL_ODR_200Hz:
        *Odr = 200.0f;
 80026e8:	683b      	ldr	r3, [r7, #0]
 80026ea:	4a33      	ldr	r2, [pc, #204]	; (80027b8 <LSM303AGR_ACC_GetOutputDataRate+0x184>)
 80026ec:	601a      	str	r2, [r3, #0]
        break;
 80026ee:	e055      	b.n	800279c <LSM303AGR_ACC_GetOutputDataRate+0x168>

      case LSM303AGR_XL_ODR_400Hz:
        *Odr = 400.0f;
 80026f0:	683b      	ldr	r3, [r7, #0]
 80026f2:	4a32      	ldr	r2, [pc, #200]	; (80027bc <LSM303AGR_ACC_GetOutputDataRate+0x188>)
 80026f4:	601a      	str	r2, [r3, #0]
        break;
 80026f6:	e051      	b.n	800279c <LSM303AGR_ACC_GetOutputDataRate+0x168>

      case LSM303AGR_XL_ODR_1kHz620_LP:
        *Odr = 1620.0f;
 80026f8:	683b      	ldr	r3, [r7, #0]
 80026fa:	4a31      	ldr	r2, [pc, #196]	; (80027c0 <LSM303AGR_ACC_GetOutputDataRate+0x18c>)
 80026fc:	601a      	str	r2, [r3, #0]
        break;
 80026fe:	e04d      	b.n	800279c <LSM303AGR_ACC_GetOutputDataRate+0x168>

      case LSM303AGR_XL_ODR_1kHz344_NM_HP_5kHz376_LP:
        *Odr = 5376.0f;
 8002700:	683b      	ldr	r3, [r7, #0]
 8002702:	4a30      	ldr	r2, [pc, #192]	; (80027c4 <LSM303AGR_ACC_GetOutputDataRate+0x190>)
 8002704:	601a      	str	r2, [r3, #0]
        break;
 8002706:	e049      	b.n	800279c <LSM303AGR_ACC_GetOutputDataRate+0x168>

      default:
        ret = LSM303AGR_ERROR;
 8002708:	f04f 33ff 	mov.w	r3, #4294967295
 800270c:	60fb      	str	r3, [r7, #12]
        break;
 800270e:	bf00      	nop
 8002710:	e044      	b.n	800279c <LSM303AGR_ACC_GetOutputDataRate+0x168>
    }
  }
  else /* HR and NM modes */
  {
    switch (odr_low_level)
 8002712:	7abb      	ldrb	r3, [r7, #10]
 8002714:	2b09      	cmp	r3, #9
 8002716:	d83d      	bhi.n	8002794 <LSM303AGR_ACC_GetOutputDataRate+0x160>
 8002718:	a201      	add	r2, pc, #4	; (adr r2, 8002720 <LSM303AGR_ACC_GetOutputDataRate+0xec>)
 800271a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800271e:	bf00      	nop
 8002720:	08002749 	.word	0x08002749
 8002724:	08002753 	.word	0x08002753
 8002728:	0800275d 	.word	0x0800275d
 800272c:	08002765 	.word	0x08002765
 8002730:	0800276d 	.word	0x0800276d
 8002734:	08002775 	.word	0x08002775
 8002738:	0800277d 	.word	0x0800277d
 800273c:	08002785 	.word	0x08002785
 8002740:	08002795 	.word	0x08002795
 8002744:	0800278d 	.word	0x0800278d
    {
      case LSM303AGR_XL_POWER_DOWN:
        *Odr = 0.0f;
 8002748:	683b      	ldr	r3, [r7, #0]
 800274a:	f04f 0200 	mov.w	r2, #0
 800274e:	601a      	str	r2, [r3, #0]
        break;
 8002750:	e024      	b.n	800279c <LSM303AGR_ACC_GetOutputDataRate+0x168>

      case LSM303AGR_XL_ODR_1Hz:
        *Odr = 1.0f;
 8002752:	683b      	ldr	r3, [r7, #0]
 8002754:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8002758:	601a      	str	r2, [r3, #0]
        break;
 800275a:	e01f      	b.n	800279c <LSM303AGR_ACC_GetOutputDataRate+0x168>

      case LSM303AGR_XL_ODR_10Hz:
        *Odr = 10.0f;
 800275c:	683b      	ldr	r3, [r7, #0]
 800275e:	4a12      	ldr	r2, [pc, #72]	; (80027a8 <LSM303AGR_ACC_GetOutputDataRate+0x174>)
 8002760:	601a      	str	r2, [r3, #0]
        break;
 8002762:	e01b      	b.n	800279c <LSM303AGR_ACC_GetOutputDataRate+0x168>

      case LSM303AGR_XL_ODR_25Hz:
        *Odr = 25.0f;
 8002764:	683b      	ldr	r3, [r7, #0]
 8002766:	4a11      	ldr	r2, [pc, #68]	; (80027ac <LSM303AGR_ACC_GetOutputDataRate+0x178>)
 8002768:	601a      	str	r2, [r3, #0]
        break;
 800276a:	e017      	b.n	800279c <LSM303AGR_ACC_GetOutputDataRate+0x168>

      case LSM303AGR_XL_ODR_50Hz:
        *Odr = 50.0f;
 800276c:	683b      	ldr	r3, [r7, #0]
 800276e:	4a10      	ldr	r2, [pc, #64]	; (80027b0 <LSM303AGR_ACC_GetOutputDataRate+0x17c>)
 8002770:	601a      	str	r2, [r3, #0]
        break;
 8002772:	e013      	b.n	800279c <LSM303AGR_ACC_GetOutputDataRate+0x168>

      case LSM303AGR_XL_ODR_100Hz:
        *Odr = 100.0f;
 8002774:	683b      	ldr	r3, [r7, #0]
 8002776:	4a0f      	ldr	r2, [pc, #60]	; (80027b4 <LSM303AGR_ACC_GetOutputDataRate+0x180>)
 8002778:	601a      	str	r2, [r3, #0]
        break;
 800277a:	e00f      	b.n	800279c <LSM303AGR_ACC_GetOutputDataRate+0x168>

      case LSM303AGR_XL_ODR_200Hz:
        *Odr = 200.0f;
 800277c:	683b      	ldr	r3, [r7, #0]
 800277e:	4a0e      	ldr	r2, [pc, #56]	; (80027b8 <LSM303AGR_ACC_GetOutputDataRate+0x184>)
 8002780:	601a      	str	r2, [r3, #0]
        break;
 8002782:	e00b      	b.n	800279c <LSM303AGR_ACC_GetOutputDataRate+0x168>

      case LSM303AGR_XL_ODR_400Hz:
        *Odr = 400.0f;
 8002784:	683b      	ldr	r3, [r7, #0]
 8002786:	4a0d      	ldr	r2, [pc, #52]	; (80027bc <LSM303AGR_ACC_GetOutputDataRate+0x188>)
 8002788:	601a      	str	r2, [r3, #0]
        break;
 800278a:	e007      	b.n	800279c <LSM303AGR_ACC_GetOutputDataRate+0x168>

      case LSM303AGR_XL_ODR_1kHz344_NM_HP_5kHz376_LP:
        *Odr = 1344.0f;
 800278c:	683b      	ldr	r3, [r7, #0]
 800278e:	4a0e      	ldr	r2, [pc, #56]	; (80027c8 <LSM303AGR_ACC_GetOutputDataRate+0x194>)
 8002790:	601a      	str	r2, [r3, #0]
        break;
 8002792:	e003      	b.n	800279c <LSM303AGR_ACC_GetOutputDataRate+0x168>

      default:
        ret = LSM303AGR_ERROR;
 8002794:	f04f 33ff 	mov.w	r3, #4294967295
 8002798:	60fb      	str	r3, [r7, #12]
        break;
 800279a:	bf00      	nop
    }
  }

  return ret;
 800279c:	68fb      	ldr	r3, [r7, #12]
}
 800279e:	4618      	mov	r0, r3
 80027a0:	3710      	adds	r7, #16
 80027a2:	46bd      	mov	sp, r7
 80027a4:	bd80      	pop	{r7, pc}
 80027a6:	bf00      	nop
 80027a8:	41200000 	.word	0x41200000
 80027ac:	41c80000 	.word	0x41c80000
 80027b0:	42480000 	.word	0x42480000
 80027b4:	42c80000 	.word	0x42c80000
 80027b8:	43480000 	.word	0x43480000
 80027bc:	43c80000 	.word	0x43c80000
 80027c0:	44ca8000 	.word	0x44ca8000
 80027c4:	45a80000 	.word	0x45a80000
 80027c8:	44a80000 	.word	0x44a80000

080027cc <LSM303AGR_ACC_SetOutputDataRate>:
 * @param  pObj the device pObj
 * @param  Odr the output data rate value to be set
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM303AGR_ACC_SetOutputDataRate(LSM303AGR_ACC_Object_t *pObj, float Odr)
{
 80027cc:	b580      	push	{r7, lr}
 80027ce:	b082      	sub	sp, #8
 80027d0:	af00      	add	r7, sp, #0
 80027d2:	6078      	str	r0, [r7, #4]
 80027d4:	ed87 0a00 	vstr	s0, [r7]
  /* Check if the component is enabled */
  if (pObj->acc_is_enabled == 1U)
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 80027de:	2b01      	cmp	r3, #1
 80027e0:	d106      	bne.n	80027f0 <LSM303AGR_ACC_SetOutputDataRate+0x24>
  {
    return LSM303AGR_ACC_SetOutputDataRate_When_Enabled(pObj, Odr);
 80027e2:	ed97 0a00 	vldr	s0, [r7]
 80027e6:	6878      	ldr	r0, [r7, #4]
 80027e8:	f000 fc76 	bl	80030d8 <LSM303AGR_ACC_SetOutputDataRate_When_Enabled>
 80027ec:	4603      	mov	r3, r0
 80027ee:	e005      	b.n	80027fc <LSM303AGR_ACC_SetOutputDataRate+0x30>
  }
  else
  {
    return LSM303AGR_ACC_SetOutputDataRate_When_Disabled(pObj, Odr);
 80027f0:	ed97 0a00 	vldr	s0, [r7]
 80027f4:	6878      	ldr	r0, [r7, #4]
 80027f6:	f000 fcd1 	bl	800319c <LSM303AGR_ACC_SetOutputDataRate_When_Disabled>
 80027fa:	4603      	mov	r3, r0
  }
}
 80027fc:	4618      	mov	r0, r3
 80027fe:	3708      	adds	r7, #8
 8002800:	46bd      	mov	sp, r7
 8002802:	bd80      	pop	{r7, pc}

08002804 <LSM303AGR_ACC_GetFullScale>:
 * @param  pObj the device pObj
 * @param  FullScale pointer where the full scale is written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM303AGR_ACC_GetFullScale(LSM303AGR_ACC_Object_t *pObj, int32_t *FullScale)
{
 8002804:	b580      	push	{r7, lr}
 8002806:	b084      	sub	sp, #16
 8002808:	af00      	add	r7, sp, #0
 800280a:	6078      	str	r0, [r7, #4]
 800280c:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM303AGR_OK;
 800280e:	2300      	movs	r3, #0
 8002810:	60fb      	str	r3, [r7, #12]
  lsm303agr_fs_a_t fs_low_level;

  /* Read actual full scale selection from sensor. */
  if (lsm303agr_xl_full_scale_get(&(pObj->Ctx), &fs_low_level) != LSM303AGR_OK)
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	331c      	adds	r3, #28
 8002816:	f107 020b 	add.w	r2, r7, #11
 800281a:	4611      	mov	r1, r2
 800281c:	4618      	mov	r0, r3
 800281e:	f000 fee7 	bl	80035f0 <lsm303agr_xl_full_scale_get>
 8002822:	4603      	mov	r3, r0
 8002824:	2b00      	cmp	r3, #0
 8002826:	d002      	beq.n	800282e <LSM303AGR_ACC_GetFullScale+0x2a>
  {
    return LSM303AGR_ERROR;
 8002828:	f04f 33ff 	mov.w	r3, #4294967295
 800282c:	e023      	b.n	8002876 <LSM303AGR_ACC_GetFullScale+0x72>
  }

  switch (fs_low_level)
 800282e:	7afb      	ldrb	r3, [r7, #11]
 8002830:	2b03      	cmp	r3, #3
 8002832:	d81b      	bhi.n	800286c <LSM303AGR_ACC_GetFullScale+0x68>
 8002834:	a201      	add	r2, pc, #4	; (adr r2, 800283c <LSM303AGR_ACC_GetFullScale+0x38>)
 8002836:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800283a:	bf00      	nop
 800283c:	0800284d 	.word	0x0800284d
 8002840:	08002855 	.word	0x08002855
 8002844:	0800285d 	.word	0x0800285d
 8002848:	08002865 	.word	0x08002865
  {
    case LSM303AGR_2g:
      *FullScale =  2;
 800284c:	683b      	ldr	r3, [r7, #0]
 800284e:	2202      	movs	r2, #2
 8002850:	601a      	str	r2, [r3, #0]
      break;
 8002852:	e00f      	b.n	8002874 <LSM303AGR_ACC_GetFullScale+0x70>

    case LSM303AGR_4g:
      *FullScale =  4;
 8002854:	683b      	ldr	r3, [r7, #0]
 8002856:	2204      	movs	r2, #4
 8002858:	601a      	str	r2, [r3, #0]
      break;
 800285a:	e00b      	b.n	8002874 <LSM303AGR_ACC_GetFullScale+0x70>

    case LSM303AGR_8g:
      *FullScale =  8;
 800285c:	683b      	ldr	r3, [r7, #0]
 800285e:	2208      	movs	r2, #8
 8002860:	601a      	str	r2, [r3, #0]
      break;
 8002862:	e007      	b.n	8002874 <LSM303AGR_ACC_GetFullScale+0x70>

    case LSM303AGR_16g:
      *FullScale = 16;
 8002864:	683b      	ldr	r3, [r7, #0]
 8002866:	2210      	movs	r2, #16
 8002868:	601a      	str	r2, [r3, #0]
      break;
 800286a:	e003      	b.n	8002874 <LSM303AGR_ACC_GetFullScale+0x70>

    default:
      ret = LSM303AGR_ERROR;
 800286c:	f04f 33ff 	mov.w	r3, #4294967295
 8002870:	60fb      	str	r3, [r7, #12]
      break;
 8002872:	bf00      	nop
  }

  return ret;
 8002874:	68fb      	ldr	r3, [r7, #12]
}
 8002876:	4618      	mov	r0, r3
 8002878:	3710      	adds	r7, #16
 800287a:	46bd      	mov	sp, r7
 800287c:	bd80      	pop	{r7, pc}
 800287e:	bf00      	nop

08002880 <LSM303AGR_ACC_SetFullScale>:
 * @param  pObj the device pObj
 * @param  FullScale the functional full scale to be set
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM303AGR_ACC_SetFullScale(LSM303AGR_ACC_Object_t *pObj, int32_t FullScale)
{
 8002880:	b580      	push	{r7, lr}
 8002882:	b084      	sub	sp, #16
 8002884:	af00      	add	r7, sp, #0
 8002886:	6078      	str	r0, [r7, #4]
 8002888:	6039      	str	r1, [r7, #0]
  lsm303agr_fs_a_t new_fs;

  new_fs = (FullScale <= 2) ? LSM303AGR_2g
           : (FullScale <= 4) ? LSM303AGR_4g
 800288a:	683b      	ldr	r3, [r7, #0]
 800288c:	2b02      	cmp	r3, #2
 800288e:	dd0b      	ble.n	80028a8 <LSM303AGR_ACC_SetFullScale+0x28>
 8002890:	683b      	ldr	r3, [r7, #0]
 8002892:	2b04      	cmp	r3, #4
 8002894:	dd06      	ble.n	80028a4 <LSM303AGR_ACC_SetFullScale+0x24>
 8002896:	683b      	ldr	r3, [r7, #0]
 8002898:	2b08      	cmp	r3, #8
 800289a:	dc01      	bgt.n	80028a0 <LSM303AGR_ACC_SetFullScale+0x20>
 800289c:	2302      	movs	r3, #2
 800289e:	e004      	b.n	80028aa <LSM303AGR_ACC_SetFullScale+0x2a>
 80028a0:	2303      	movs	r3, #3
 80028a2:	e002      	b.n	80028aa <LSM303AGR_ACC_SetFullScale+0x2a>
 80028a4:	2301      	movs	r3, #1
 80028a6:	e000      	b.n	80028aa <LSM303AGR_ACC_SetFullScale+0x2a>
 80028a8:	2300      	movs	r3, #0
  new_fs = (FullScale <= 2) ? LSM303AGR_2g
 80028aa:	73fb      	strb	r3, [r7, #15]
           : (FullScale <= 8) ? LSM303AGR_8g
           :                    LSM303AGR_16g;

  if (lsm303agr_xl_full_scale_set(&(pObj->Ctx), new_fs) != LSM303AGR_OK)
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	331c      	adds	r3, #28
 80028b0:	7bfa      	ldrb	r2, [r7, #15]
 80028b2:	4611      	mov	r1, r2
 80028b4:	4618      	mov	r0, r3
 80028b6:	f000 fe75 	bl	80035a4 <lsm303agr_xl_full_scale_set>
 80028ba:	4603      	mov	r3, r0
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d002      	beq.n	80028c6 <LSM303AGR_ACC_SetFullScale+0x46>
  {
    return LSM303AGR_ERROR;
 80028c0:	f04f 33ff 	mov.w	r3, #4294967295
 80028c4:	e000      	b.n	80028c8 <LSM303AGR_ACC_SetFullScale+0x48>
  }

  return LSM303AGR_OK;
 80028c6:	2300      	movs	r3, #0
}
 80028c8:	4618      	mov	r0, r3
 80028ca:	3710      	adds	r7, #16
 80028cc:	46bd      	mov	sp, r7
 80028ce:	bd80      	pop	{r7, pc}

080028d0 <LSM303AGR_ACC_GetAxesRaw>:
 * @param  pObj the device pObj
 * @param  Value pointer where the raw values of the axes are written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM303AGR_ACC_GetAxesRaw(LSM303AGR_ACC_Object_t *pObj, LSM303AGR_AxesRaw_t *Value)
{
 80028d0:	b580      	push	{r7, lr}
 80028d2:	b088      	sub	sp, #32
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	6078      	str	r0, [r7, #4]
 80028d8:	6039      	str	r1, [r7, #0]
  int16_t divisor = 1;
 80028da:	2301      	movs	r3, #1
 80028dc:	83fb      	strh	r3, [r7, #30]
  lsm303agr_axis3bit16_t data_raw;
  int32_t ret = LSM303AGR_OK;
 80028de:	2300      	movs	r3, #0
 80028e0:	61bb      	str	r3, [r7, #24]
  lsm303agr_op_md_a_t op_mode;

  /* Read operative mode from sensor. */
  if (lsm303agr_xl_operating_mode_get(&(pObj->Ctx), &op_mode) != LSM303AGR_OK)
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	331c      	adds	r3, #28
 80028e6:	f107 020f 	add.w	r2, r7, #15
 80028ea:	4611      	mov	r1, r2
 80028ec:	4618      	mov	r0, r3
 80028ee:	f000 fda3 	bl	8003438 <lsm303agr_xl_operating_mode_get>
 80028f2:	4603      	mov	r3, r0
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d002      	beq.n	80028fe <LSM303AGR_ACC_GetAxesRaw+0x2e>
  {
    return LSM303AGR_ERROR;
 80028f8:	f04f 33ff 	mov.w	r3, #4294967295
 80028fc:	e047      	b.n	800298e <LSM303AGR_ACC_GetAxesRaw+0xbe>
  }

  /* Store the sensitivity based on actual full scale. */
  switch (op_mode)
 80028fe:	7bfb      	ldrb	r3, [r7, #15]
 8002900:	2b01      	cmp	r3, #1
 8002902:	d006      	beq.n	8002912 <LSM303AGR_ACC_GetAxesRaw+0x42>
 8002904:	2b02      	cmp	r3, #2
 8002906:	d007      	beq.n	8002918 <LSM303AGR_ACC_GetAxesRaw+0x48>
 8002908:	2b00      	cmp	r3, #0
 800290a:	d109      	bne.n	8002920 <LSM303AGR_ACC_GetAxesRaw+0x50>
  {
    case LSM303AGR_HR_12bit:
      divisor = 16;
 800290c:	2310      	movs	r3, #16
 800290e:	83fb      	strh	r3, [r7, #30]
      break;
 8002910:	e00a      	b.n	8002928 <LSM303AGR_ACC_GetAxesRaw+0x58>

    case LSM303AGR_NM_10bit:
      divisor = 64;
 8002912:	2340      	movs	r3, #64	; 0x40
 8002914:	83fb      	strh	r3, [r7, #30]
      break;
 8002916:	e007      	b.n	8002928 <LSM303AGR_ACC_GetAxesRaw+0x58>

    case LSM303AGR_LP_8bit:
      divisor = 256;
 8002918:	f44f 7380 	mov.w	r3, #256	; 0x100
 800291c:	83fb      	strh	r3, [r7, #30]
      break;
 800291e:	e003      	b.n	8002928 <LSM303AGR_ACC_GetAxesRaw+0x58>

    default:
      ret = LSM303AGR_ERROR;
 8002920:	f04f 33ff 	mov.w	r3, #4294967295
 8002924:	61bb      	str	r3, [r7, #24]
      break;
 8002926:	bf00      	nop
  }

  if (ret == LSM303AGR_ERROR)
 8002928:	69bb      	ldr	r3, [r7, #24]
 800292a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800292e:	d101      	bne.n	8002934 <LSM303AGR_ACC_GetAxesRaw+0x64>
  {
    return ret;
 8002930:	69bb      	ldr	r3, [r7, #24]
 8002932:	e02c      	b.n	800298e <LSM303AGR_ACC_GetAxesRaw+0xbe>
  }

  /* Read raw data values. */
  if (lsm303agr_acceleration_raw_get(&(pObj->Ctx), data_raw.u8bit) != LSM303AGR_OK)
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	331c      	adds	r3, #28
 8002938:	f107 0210 	add.w	r2, r7, #16
 800293c:	4611      	mov	r1, r2
 800293e:	4618      	mov	r0, r3
 8002940:	f000 feb4 	bl	80036ac <lsm303agr_acceleration_raw_get>
 8002944:	4603      	mov	r3, r0
 8002946:	2b00      	cmp	r3, #0
 8002948:	d002      	beq.n	8002950 <LSM303AGR_ACC_GetAxesRaw+0x80>
  {
    return LSM303AGR_ERROR;
 800294a:	f04f 33ff 	mov.w	r3, #4294967295
 800294e:	e01e      	b.n	800298e <LSM303AGR_ACC_GetAxesRaw+0xbe>
  }

  /* Format the data. */
  Value->x = (data_raw.i16bit[0] / divisor);
 8002950:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8002954:	461a      	mov	r2, r3
 8002956:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800295a:	fb92 f3f3 	sdiv	r3, r2, r3
 800295e:	b21a      	sxth	r2, r3
 8002960:	683b      	ldr	r3, [r7, #0]
 8002962:	801a      	strh	r2, [r3, #0]
  Value->y = (data_raw.i16bit[1] / divisor);
 8002964:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8002968:	461a      	mov	r2, r3
 800296a:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800296e:	fb92 f3f3 	sdiv	r3, r2, r3
 8002972:	b21a      	sxth	r2, r3
 8002974:	683b      	ldr	r3, [r7, #0]
 8002976:	805a      	strh	r2, [r3, #2]
  Value->z = (data_raw.i16bit[2] / divisor);
 8002978:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800297c:	461a      	mov	r2, r3
 800297e:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8002982:	fb92 f3f3 	sdiv	r3, r2, r3
 8002986:	b21a      	sxth	r2, r3
 8002988:	683b      	ldr	r3, [r7, #0]
 800298a:	809a      	strh	r2, [r3, #4]

  return ret;
 800298c:	69bb      	ldr	r3, [r7, #24]
}
 800298e:	4618      	mov	r0, r3
 8002990:	3720      	adds	r7, #32
 8002992:	46bd      	mov	sp, r7
 8002994:	bd80      	pop	{r7, pc}

08002996 <LSM303AGR_ACC_GetAxes>:
 * @param  pObj the device pObj
 * @param  Acceleration pointer where the values of the axes are written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM303AGR_ACC_GetAxes(LSM303AGR_ACC_Object_t *pObj, LSM303AGR_Axes_t *Acceleration)
{
 8002996:	b580      	push	{r7, lr}
 8002998:	b086      	sub	sp, #24
 800299a:	af00      	add	r7, sp, #0
 800299c:	6078      	str	r0, [r7, #4]
 800299e:	6039      	str	r1, [r7, #0]
  LSM303AGR_AxesRaw_t data_raw;
  float sensitivity = 0.0f;
 80029a0:	f04f 0300 	mov.w	r3, #0
 80029a4:	60fb      	str	r3, [r7, #12]

  /* Read raw data values. */
  if (LSM303AGR_ACC_GetAxesRaw(pObj, &data_raw) != LSM303AGR_OK)
 80029a6:	f107 0310 	add.w	r3, r7, #16
 80029aa:	4619      	mov	r1, r3
 80029ac:	6878      	ldr	r0, [r7, #4]
 80029ae:	f7ff ff8f 	bl	80028d0 <LSM303AGR_ACC_GetAxesRaw>
 80029b2:	4603      	mov	r3, r0
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d002      	beq.n	80029be <LSM303AGR_ACC_GetAxes+0x28>
  {
    return LSM303AGR_ERROR;
 80029b8:	f04f 33ff 	mov.w	r3, #4294967295
 80029bc:	e03c      	b.n	8002a38 <LSM303AGR_ACC_GetAxes+0xa2>
  }

  /* Get LSM303AGR actual sensitivity. */
  if (LSM303AGR_ACC_GetSensitivity(pObj, &sensitivity) != LSM303AGR_OK)
 80029be:	f107 030c 	add.w	r3, r7, #12
 80029c2:	4619      	mov	r1, r3
 80029c4:	6878      	ldr	r0, [r7, #4]
 80029c6:	f7ff fdec 	bl	80025a2 <LSM303AGR_ACC_GetSensitivity>
 80029ca:	4603      	mov	r3, r0
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d002      	beq.n	80029d6 <LSM303AGR_ACC_GetAxes+0x40>
  {
    return LSM303AGR_ERROR;
 80029d0:	f04f 33ff 	mov.w	r3, #4294967295
 80029d4:	e030      	b.n	8002a38 <LSM303AGR_ACC_GetAxes+0xa2>
  }

  /* Calculate the data. */
  Acceleration->x = (int32_t)((float)((float)data_raw.x * sensitivity));
 80029d6:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80029da:	ee07 3a90 	vmov	s15, r3
 80029de:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80029e2:	edd7 7a03 	vldr	s15, [r7, #12]
 80029e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80029ea:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80029ee:	ee17 2a90 	vmov	r2, s15
 80029f2:	683b      	ldr	r3, [r7, #0]
 80029f4:	601a      	str	r2, [r3, #0]
  Acceleration->y = (int32_t)((float)((float)data_raw.y * sensitivity));
 80029f6:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80029fa:	ee07 3a90 	vmov	s15, r3
 80029fe:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002a02:	edd7 7a03 	vldr	s15, [r7, #12]
 8002a06:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a0a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002a0e:	ee17 2a90 	vmov	r2, s15
 8002a12:	683b      	ldr	r3, [r7, #0]
 8002a14:	605a      	str	r2, [r3, #4]
  Acceleration->z = (int32_t)((float)((float)data_raw.z * sensitivity));
 8002a16:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8002a1a:	ee07 3a90 	vmov	s15, r3
 8002a1e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002a22:	edd7 7a03 	vldr	s15, [r7, #12]
 8002a26:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a2a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002a2e:	ee17 2a90 	vmov	r2, s15
 8002a32:	683b      	ldr	r3, [r7, #0]
 8002a34:	609a      	str	r2, [r3, #8]

  return LSM303AGR_OK;
 8002a36:	2300      	movs	r3, #0
}
 8002a38:	4618      	mov	r0, r3
 8002a3a:	3718      	adds	r7, #24
 8002a3c:	46bd      	mov	sp, r7
 8002a3e:	bd80      	pop	{r7, pc}

08002a40 <LSM303AGR_ACC_Write_Reg>:
 * @param  Reg address to be written
 * @param  Data value to be written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM303AGR_ACC_Write_Reg(LSM303AGR_ACC_Object_t *pObj, uint8_t Reg, uint8_t Data)
{
 8002a40:	b580      	push	{r7, lr}
 8002a42:	b082      	sub	sp, #8
 8002a44:	af00      	add	r7, sp, #0
 8002a46:	6078      	str	r0, [r7, #4]
 8002a48:	460b      	mov	r3, r1
 8002a4a:	70fb      	strb	r3, [r7, #3]
 8002a4c:	4613      	mov	r3, r2
 8002a4e:	70bb      	strb	r3, [r7, #2]
  if (lsm303agr_write_reg(&(pObj->Ctx), Reg, &Data, 1) != LSM303AGR_OK)
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	f103 001c 	add.w	r0, r3, #28
 8002a56:	1cba      	adds	r2, r7, #2
 8002a58:	78f9      	ldrb	r1, [r7, #3]
 8002a5a:	2301      	movs	r3, #1
 8002a5c:	f000 fcd4 	bl	8003408 <lsm303agr_write_reg>
 8002a60:	4603      	mov	r3, r0
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d002      	beq.n	8002a6c <LSM303AGR_ACC_Write_Reg+0x2c>
  {
    return LSM303AGR_ERROR;
 8002a66:	f04f 33ff 	mov.w	r3, #4294967295
 8002a6a:	e000      	b.n	8002a6e <LSM303AGR_ACC_Write_Reg+0x2e>
  }

  return LSM303AGR_OK;
 8002a6c:	2300      	movs	r3, #0
}
 8002a6e:	4618      	mov	r0, r3
 8002a70:	3708      	adds	r7, #8
 8002a72:	46bd      	mov	sp, r7
 8002a74:	bd80      	pop	{r7, pc}
	...

08002a78 <LSM303AGR_MAG_RegisterBusIO>:
 * @brief  Register Component Bus IO operations
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM303AGR_MAG_RegisterBusIO(LSM303AGR_MAG_Object_t *pObj, LSM303AGR_IO_t *pIO)
{
 8002a78:	b580      	push	{r7, lr}
 8002a7a:	b084      	sub	sp, #16
 8002a7c:	af00      	add	r7, sp, #0
 8002a7e:	6078      	str	r0, [r7, #4]
 8002a80:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM303AGR_OK;
 8002a82:	2300      	movs	r3, #0
 8002a84:	60fb      	str	r3, [r7, #12]

  if (pObj == NULL)
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d103      	bne.n	8002a94 <LSM303AGR_MAG_RegisterBusIO+0x1c>
  {
    ret = LSM303AGR_ERROR;
 8002a8c:	f04f 33ff 	mov.w	r3, #4294967295
 8002a90:	60fb      	str	r3, [r7, #12]
 8002a92:	e04b      	b.n	8002b2c <LSM303AGR_MAG_RegisterBusIO+0xb4>
  }
  else
  {
    pObj->IO.Init      = pIO->Init;
 8002a94:	683b      	ldr	r3, [r7, #0]
 8002a96:	681a      	ldr	r2, [r3, #0]
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	601a      	str	r2, [r3, #0]
    pObj->IO.DeInit    = pIO->DeInit;
 8002a9c:	683b      	ldr	r3, [r7, #0]
 8002a9e:	685a      	ldr	r2, [r3, #4]
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	605a      	str	r2, [r3, #4]
    pObj->IO.BusType   = pIO->BusType;
 8002aa4:	683b      	ldr	r3, [r7, #0]
 8002aa6:	689a      	ldr	r2, [r3, #8]
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	609a      	str	r2, [r3, #8]
    pObj->IO.Address   = pIO->Address;
 8002aac:	683b      	ldr	r3, [r7, #0]
 8002aae:	7b1a      	ldrb	r2, [r3, #12]
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	731a      	strb	r2, [r3, #12]
    pObj->IO.WriteReg  = pIO->WriteReg;
 8002ab4:	683b      	ldr	r3, [r7, #0]
 8002ab6:	691a      	ldr	r2, [r3, #16]
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	611a      	str	r2, [r3, #16]
    pObj->IO.ReadReg   = pIO->ReadReg;
 8002abc:	683b      	ldr	r3, [r7, #0]
 8002abe:	695a      	ldr	r2, [r3, #20]
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	615a      	str	r2, [r3, #20]
    pObj->IO.GetTick   = pIO->GetTick;
 8002ac4:	683b      	ldr	r3, [r7, #0]
 8002ac6:	699a      	ldr	r2, [r3, #24]
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	619a      	str	r2, [r3, #24]

    pObj->Ctx.read_reg  = ReadMagRegWrap;
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	4a1a      	ldr	r2, [pc, #104]	; (8002b38 <LSM303AGR_MAG_RegisterBusIO+0xc0>)
 8002ad0:	621a      	str	r2, [r3, #32]
    pObj->Ctx.write_reg = WriteMagRegWrap;
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	4a19      	ldr	r2, [pc, #100]	; (8002b3c <LSM303AGR_MAG_RegisterBusIO+0xc4>)
 8002ad6:	61da      	str	r2, [r3, #28]
    pObj->Ctx.handle    = pObj;
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	687a      	ldr	r2, [r7, #4]
 8002adc:	625a      	str	r2, [r3, #36]	; 0x24

    if (pObj->IO.Init == NULL)
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d103      	bne.n	8002aee <LSM303AGR_MAG_RegisterBusIO+0x76>
    {
      ret = LSM303AGR_ERROR;
 8002ae6:	f04f 33ff 	mov.w	r3, #4294967295
 8002aea:	60fb      	str	r3, [r7, #12]
 8002aec:	e01e      	b.n	8002b2c <LSM303AGR_MAG_RegisterBusIO+0xb4>
    }
    else if (pObj->IO.Init() != LSM303AGR_OK)
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	4798      	blx	r3
 8002af4:	4603      	mov	r3, r0
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d003      	beq.n	8002b02 <LSM303AGR_MAG_RegisterBusIO+0x8a>
    {
      ret = LSM303AGR_ERROR;
 8002afa:	f04f 33ff 	mov.w	r3, #4294967295
 8002afe:	60fb      	str	r3, [r7, #12]
 8002b00:	e014      	b.n	8002b2c <LSM303AGR_MAG_RegisterBusIO+0xb4>
    }
    else
    {
      if (pObj->IO.BusType != LSM303AGR_I2C_BUS) /* If the bus type is not I2C */
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	689b      	ldr	r3, [r3, #8]
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d010      	beq.n	8002b2c <LSM303AGR_MAG_RegisterBusIO+0xb4>
      {
        /* Disable I2C interface support only the first time */
        if (pObj->is_initialized == 0U)
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d10b      	bne.n	8002b2c <LSM303AGR_MAG_RegisterBusIO+0xb4>
        {
          /* Disable I2C interface on the component */
          if (lsm303agr_mag_i2c_interface_set(&(pObj->Ctx), LSM303AGR_I2C_DISABLE) != LSM303AGR_OK)
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	331c      	adds	r3, #28
 8002b18:	2101      	movs	r1, #1
 8002b1a:	4618      	mov	r0, r3
 8002b1c:	f000 ff01 	bl	8003922 <lsm303agr_mag_i2c_interface_set>
 8002b20:	4603      	mov	r3, r0
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d002      	beq.n	8002b2c <LSM303AGR_MAG_RegisterBusIO+0xb4>
          {
            return LSM303AGR_ERROR;
 8002b26:	f04f 33ff 	mov.w	r3, #4294967295
 8002b2a:	e000      	b.n	8002b2e <LSM303AGR_MAG_RegisterBusIO+0xb6>
        }
      }
    }
  }

  return ret;
 8002b2c:	68fb      	ldr	r3, [r7, #12]
}
 8002b2e:	4618      	mov	r0, r3
 8002b30:	3710      	adds	r7, #16
 8002b32:	46bd      	mov	sp, r7
 8002b34:	bd80      	pop	{r7, pc}
 8002b36:	bf00      	nop
 8002b38:	08003315 	.word	0x08003315
 8002b3c:	08003377 	.word	0x08003377

08002b40 <LSM303AGR_MAG_Init>:
 * @brief  Initialize the LSM303AGR sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM303AGR_MAG_Init(LSM303AGR_MAG_Object_t *pObj)
{
 8002b40:	b580      	push	{r7, lr}
 8002b42:	b082      	sub	sp, #8
 8002b44:	af00      	add	r7, sp, #0
 8002b46:	6078      	str	r0, [r7, #4]
  /* Enable BDU */
  if (lsm303agr_mag_block_data_update_set(&(pObj->Ctx), PROPERTY_ENABLE) != LSM303AGR_OK)
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	331c      	adds	r3, #28
 8002b4c:	2101      	movs	r1, #1
 8002b4e:	4618      	mov	r0, r3
 8002b50:	f000 fe42 	bl	80037d8 <lsm303agr_mag_block_data_update_set>
 8002b54:	4603      	mov	r3, r0
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d002      	beq.n	8002b60 <LSM303AGR_MAG_Init+0x20>
  {
    return LSM303AGR_ERROR;
 8002b5a:	f04f 33ff 	mov.w	r3, #4294967295
 8002b5e:	e028      	b.n	8002bb2 <LSM303AGR_MAG_Init+0x72>
  }

  /* Operating mode selection - power down */
  if (lsm303agr_mag_operating_mode_set(&(pObj->Ctx), LSM303AGR_POWER_DOWN) != LSM303AGR_OK)
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	331c      	adds	r3, #28
 8002b64:	2102      	movs	r1, #2
 8002b66:	4618      	mov	r0, r3
 8002b68:	f000 fdb1 	bl	80036ce <lsm303agr_mag_operating_mode_set>
 8002b6c:	4603      	mov	r3, r0
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d002      	beq.n	8002b78 <LSM303AGR_MAG_Init+0x38>
  {
    return LSM303AGR_ERROR;
 8002b72:	f04f 33ff 	mov.w	r3, #4294967295
 8002b76:	e01c      	b.n	8002bb2 <LSM303AGR_MAG_Init+0x72>
  }

  /* Output data rate selection */
  if (lsm303agr_mag_data_rate_set(&(pObj->Ctx), LSM303AGR_MG_ODR_100Hz) != LSM303AGR_OK)
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	331c      	adds	r3, #28
 8002b7c:	2103      	movs	r1, #3
 8002b7e:	4618      	mov	r0, r3
 8002b80:	f000 fdcb 	bl	800371a <lsm303agr_mag_data_rate_set>
 8002b84:	4603      	mov	r3, r0
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d002      	beq.n	8002b90 <LSM303AGR_MAG_Init+0x50>
  {
    return LSM303AGR_ERROR;
 8002b8a:	f04f 33ff 	mov.w	r3, #4294967295
 8002b8e:	e010      	b.n	8002bb2 <LSM303AGR_MAG_Init+0x72>
  }

  /* Self Test disabled. */
  if (lsm303agr_mag_self_test_set(&(pObj->Ctx), PROPERTY_DISABLE) != LSM303AGR_OK)
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	331c      	adds	r3, #28
 8002b94:	2100      	movs	r1, #0
 8002b96:	4618      	mov	r0, r3
 8002b98:	f000 fe77 	bl	800388a <lsm303agr_mag_self_test_set>
 8002b9c:	4603      	mov	r3, r0
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d002      	beq.n	8002ba8 <LSM303AGR_MAG_Init+0x68>
  {
    return LSM303AGR_ERROR;
 8002ba2:	f04f 33ff 	mov.w	r3, #4294967295
 8002ba6:	e004      	b.n	8002bb2 <LSM303AGR_MAG_Init+0x72>
  }

  pObj->is_initialized = 1;
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	2201      	movs	r2, #1
 8002bac:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  return LSM303AGR_OK;
 8002bb0:	2300      	movs	r3, #0
}
 8002bb2:	4618      	mov	r0, r3
 8002bb4:	3708      	adds	r7, #8
 8002bb6:	46bd      	mov	sp, r7
 8002bb8:	bd80      	pop	{r7, pc}

08002bba <LSM303AGR_MAG_DeInit>:
 * @brief  Deinitialize the LSM303AGR magnetometer sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM303AGR_MAG_DeInit(LSM303AGR_MAG_Object_t *pObj)
{
 8002bba:	b580      	push	{r7, lr}
 8002bbc:	b082      	sub	sp, #8
 8002bbe:	af00      	add	r7, sp, #0
 8002bc0:	6078      	str	r0, [r7, #4]
  /* Disable the component */
  if (LSM303AGR_MAG_Disable(pObj) != LSM303AGR_OK)
 8002bc2:	6878      	ldr	r0, [r7, #4]
 8002bc4:	f000 f874 	bl	8002cb0 <LSM303AGR_MAG_Disable>
 8002bc8:	4603      	mov	r3, r0
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d002      	beq.n	8002bd4 <LSM303AGR_MAG_DeInit+0x1a>
  {
    return LSM303AGR_ERROR;
 8002bce:	f04f 33ff 	mov.w	r3, #4294967295
 8002bd2:	e004      	b.n	8002bde <LSM303AGR_MAG_DeInit+0x24>
  }

  pObj->is_initialized = 0;
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	2200      	movs	r2, #0
 8002bd8:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  return LSM303AGR_OK;
 8002bdc:	2300      	movs	r3, #0
}
 8002bde:	4618      	mov	r0, r3
 8002be0:	3708      	adds	r7, #8
 8002be2:	46bd      	mov	sp, r7
 8002be4:	bd80      	pop	{r7, pc}

08002be6 <LSM303AGR_MAG_ReadID>:
 * @param  pObj the device pObj
 * @param  Id the WHO_AM_I value
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM303AGR_MAG_ReadID(LSM303AGR_MAG_Object_t *pObj, uint8_t *Id)
{
 8002be6:	b580      	push	{r7, lr}
 8002be8:	b082      	sub	sp, #8
 8002bea:	af00      	add	r7, sp, #0
 8002bec:	6078      	str	r0, [r7, #4]
 8002bee:	6039      	str	r1, [r7, #0]
  if (lsm303agr_mag_device_id_get(&(pObj->Ctx), Id) != LSM303AGR_OK)
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	331c      	adds	r3, #28
 8002bf4:	6839      	ldr	r1, [r7, #0]
 8002bf6:	4618      	mov	r0, r3
 8002bf8:	f000 fe36 	bl	8003868 <lsm303agr_mag_device_id_get>
 8002bfc:	4603      	mov	r3, r0
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d002      	beq.n	8002c08 <LSM303AGR_MAG_ReadID+0x22>
  {
    return LSM303AGR_ERROR;
 8002c02:	f04f 33ff 	mov.w	r3, #4294967295
 8002c06:	e000      	b.n	8002c0a <LSM303AGR_MAG_ReadID+0x24>
  }

  return LSM303AGR_OK;
 8002c08:	2300      	movs	r3, #0
}
 8002c0a:	4618      	mov	r0, r3
 8002c0c:	3708      	adds	r7, #8
 8002c0e:	46bd      	mov	sp, r7
 8002c10:	bd80      	pop	{r7, pc}
	...

08002c14 <LSM303AGR_MAG_GetCapabilities>:
 * @param  pObj Component object pointer
 * @param  Capabilities pointer to LSM303AGR magnetometer sensor capabilities
 * @retval Component status
 */
int32_t LSM303AGR_MAG_GetCapabilities(LSM303AGR_MAG_Object_t *pObj, LSM303AGR_Capabilities_t *Capabilities)
{
 8002c14:	b480      	push	{r7}
 8002c16:	b083      	sub	sp, #12
 8002c18:	af00      	add	r7, sp, #0
 8002c1a:	6078      	str	r0, [r7, #4]
 8002c1c:	6039      	str	r1, [r7, #0]
  /* Prevent unused argument(s) compilation warning */
  (void)(pObj);

  Capabilities->Acc          = 0;
 8002c1e:	683b      	ldr	r3, [r7, #0]
 8002c20:	2200      	movs	r2, #0
 8002c22:	701a      	strb	r2, [r3, #0]
  Capabilities->Gyro         = 0;
 8002c24:	683b      	ldr	r3, [r7, #0]
 8002c26:	2200      	movs	r2, #0
 8002c28:	705a      	strb	r2, [r3, #1]
  Capabilities->Magneto      = 1;
 8002c2a:	683b      	ldr	r3, [r7, #0]
 8002c2c:	2201      	movs	r2, #1
 8002c2e:	709a      	strb	r2, [r3, #2]
  Capabilities->LowPower     = 0;
 8002c30:	683b      	ldr	r3, [r7, #0]
 8002c32:	2200      	movs	r2, #0
 8002c34:	70da      	strb	r2, [r3, #3]
  Capabilities->GyroMaxFS    = 0;
 8002c36:	683b      	ldr	r3, [r7, #0]
 8002c38:	2200      	movs	r2, #0
 8002c3a:	605a      	str	r2, [r3, #4]
  Capabilities->AccMaxFS     = 0;
 8002c3c:	683b      	ldr	r3, [r7, #0]
 8002c3e:	2200      	movs	r2, #0
 8002c40:	609a      	str	r2, [r3, #8]
  Capabilities->MagMaxFS     = 50;
 8002c42:	683b      	ldr	r3, [r7, #0]
 8002c44:	2232      	movs	r2, #50	; 0x32
 8002c46:	60da      	str	r2, [r3, #12]
  Capabilities->GyroMaxOdr   = 0.0f;
 8002c48:	683b      	ldr	r3, [r7, #0]
 8002c4a:	f04f 0200 	mov.w	r2, #0
 8002c4e:	611a      	str	r2, [r3, #16]
  Capabilities->AccMaxOdr    = 0.0f;
 8002c50:	683b      	ldr	r3, [r7, #0]
 8002c52:	f04f 0200 	mov.w	r2, #0
 8002c56:	615a      	str	r2, [r3, #20]
  Capabilities->MagMaxOdr    = 100.0f;
 8002c58:	683b      	ldr	r3, [r7, #0]
 8002c5a:	4a04      	ldr	r2, [pc, #16]	; (8002c6c <LSM303AGR_MAG_GetCapabilities+0x58>)
 8002c5c:	619a      	str	r2, [r3, #24]
  return LSM303AGR_OK;
 8002c5e:	2300      	movs	r3, #0
}
 8002c60:	4618      	mov	r0, r3
 8002c62:	370c      	adds	r7, #12
 8002c64:	46bd      	mov	sp, r7
 8002c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c6a:	4770      	bx	lr
 8002c6c:	42c80000 	.word	0x42c80000

08002c70 <LSM303AGR_MAG_Enable>:
 * @brief Enable the LSM303AGR magnetometer sensor
 * @param pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM303AGR_MAG_Enable(LSM303AGR_MAG_Object_t *pObj)
{
 8002c70:	b580      	push	{r7, lr}
 8002c72:	b082      	sub	sp, #8
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	6078      	str	r0, [r7, #4]
  /* Check if the component is already enabled */
  if (pObj->mag_is_enabled == 1U)
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8002c7e:	2b01      	cmp	r3, #1
 8002c80:	d101      	bne.n	8002c86 <LSM303AGR_MAG_Enable+0x16>
  {
    return LSM303AGR_OK;
 8002c82:	2300      	movs	r3, #0
 8002c84:	e010      	b.n	8002ca8 <LSM303AGR_MAG_Enable+0x38>
  }

  /* Output data rate selection. */
  if (lsm303agr_mag_operating_mode_set(&(pObj->Ctx), LSM303AGR_CONTINUOUS_MODE) != LSM303AGR_OK)
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	331c      	adds	r3, #28
 8002c8a:	2100      	movs	r1, #0
 8002c8c:	4618      	mov	r0, r3
 8002c8e:	f000 fd1e 	bl	80036ce <lsm303agr_mag_operating_mode_set>
 8002c92:	4603      	mov	r3, r0
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d002      	beq.n	8002c9e <LSM303AGR_MAG_Enable+0x2e>
  {
    return LSM303AGR_ERROR;
 8002c98:	f04f 33ff 	mov.w	r3, #4294967295
 8002c9c:	e004      	b.n	8002ca8 <LSM303AGR_MAG_Enable+0x38>
  }

  pObj->mag_is_enabled = 1;
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	2201      	movs	r2, #1
 8002ca2:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  return LSM303AGR_OK;
 8002ca6:	2300      	movs	r3, #0
}
 8002ca8:	4618      	mov	r0, r3
 8002caa:	3708      	adds	r7, #8
 8002cac:	46bd      	mov	sp, r7
 8002cae:	bd80      	pop	{r7, pc}

08002cb0 <LSM303AGR_MAG_Disable>:
 * @brief Disable the LSM303AGR magnetometer sensor
 * @param pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM303AGR_MAG_Disable(LSM303AGR_MAG_Object_t *pObj)
{
 8002cb0:	b580      	push	{r7, lr}
 8002cb2:	b082      	sub	sp, #8
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	6078      	str	r0, [r7, #4]
  /* Check if the component is already disabled */
  if (pObj->mag_is_enabled == 0U)
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d101      	bne.n	8002cc6 <LSM303AGR_MAG_Disable+0x16>
  {
    return LSM303AGR_OK;
 8002cc2:	2300      	movs	r3, #0
 8002cc4:	e010      	b.n	8002ce8 <LSM303AGR_MAG_Disable+0x38>
  }

  /* Output data rate selection - power down. */
  if (lsm303agr_mag_operating_mode_set(&(pObj->Ctx), LSM303AGR_POWER_DOWN) != LSM303AGR_OK)
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	331c      	adds	r3, #28
 8002cca:	2102      	movs	r1, #2
 8002ccc:	4618      	mov	r0, r3
 8002cce:	f000 fcfe 	bl	80036ce <lsm303agr_mag_operating_mode_set>
 8002cd2:	4603      	mov	r3, r0
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d002      	beq.n	8002cde <LSM303AGR_MAG_Disable+0x2e>
  {
    return LSM303AGR_ERROR;
 8002cd8:	f04f 33ff 	mov.w	r3, #4294967295
 8002cdc:	e004      	b.n	8002ce8 <LSM303AGR_MAG_Disable+0x38>
  }

  pObj->mag_is_enabled = 0;
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	2200      	movs	r2, #0
 8002ce2:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  return LSM303AGR_OK;
 8002ce6:	2300      	movs	r3, #0
}
 8002ce8:	4618      	mov	r0, r3
 8002cea:	3708      	adds	r7, #8
 8002cec:	46bd      	mov	sp, r7
 8002cee:	bd80      	pop	{r7, pc}

08002cf0 <LSM303AGR_MAG_GetSensitivity>:
 * @param  pObj the device pObj
 * @param  Sensitivity pointer
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM303AGR_MAG_GetSensitivity(LSM303AGR_MAG_Object_t *pObj, float *Sensitivity)
{
 8002cf0:	b480      	push	{r7}
 8002cf2:	b083      	sub	sp, #12
 8002cf4:	af00      	add	r7, sp, #0
 8002cf6:	6078      	str	r0, [r7, #4]
 8002cf8:	6039      	str	r1, [r7, #0]
  *Sensitivity = LSM303AGR_MAG_SENSITIVITY_FS_50GAUSS;
 8002cfa:	683b      	ldr	r3, [r7, #0]
 8002cfc:	f04f 527f 	mov.w	r2, #1069547520	; 0x3fc00000
 8002d00:	601a      	str	r2, [r3, #0]

  return LSM303AGR_OK;
 8002d02:	2300      	movs	r3, #0
}
 8002d04:	4618      	mov	r0, r3
 8002d06:	370c      	adds	r7, #12
 8002d08:	46bd      	mov	sp, r7
 8002d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d0e:	4770      	bx	lr

08002d10 <LSM303AGR_MAG_GetOutputDataRate>:
 * @param  pObj the device pObj
 * @param  Odr pointer where the output data rate is written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM303AGR_MAG_GetOutputDataRate(LSM303AGR_MAG_Object_t *pObj, float *Odr)
{
 8002d10:	b580      	push	{r7, lr}
 8002d12:	b084      	sub	sp, #16
 8002d14:	af00      	add	r7, sp, #0
 8002d16:	6078      	str	r0, [r7, #4]
 8002d18:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM303AGR_OK;
 8002d1a:	2300      	movs	r3, #0
 8002d1c:	60fb      	str	r3, [r7, #12]
  lsm303agr_mg_odr_m_t odr_low_level;

  /* Get current output data rate. */
  if (lsm303agr_mag_data_rate_get(&(pObj->Ctx), &odr_low_level) != LSM303AGR_OK)
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	331c      	adds	r3, #28
 8002d22:	f107 020b 	add.w	r2, r7, #11
 8002d26:	4611      	mov	r1, r2
 8002d28:	4618      	mov	r0, r3
 8002d2a:	f000 fd1d 	bl	8003768 <lsm303agr_mag_data_rate_get>
 8002d2e:	4603      	mov	r3, r0
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d002      	beq.n	8002d3a <LSM303AGR_MAG_GetOutputDataRate+0x2a>
  {
    return LSM303AGR_ERROR;
 8002d34:	f04f 33ff 	mov.w	r3, #4294967295
 8002d38:	e023      	b.n	8002d82 <LSM303AGR_MAG_GetOutputDataRate+0x72>
  }

  switch (odr_low_level)
 8002d3a:	7afb      	ldrb	r3, [r7, #11]
 8002d3c:	2b03      	cmp	r3, #3
 8002d3e:	d81b      	bhi.n	8002d78 <LSM303AGR_MAG_GetOutputDataRate+0x68>
 8002d40:	a201      	add	r2, pc, #4	; (adr r2, 8002d48 <LSM303AGR_MAG_GetOutputDataRate+0x38>)
 8002d42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d46:	bf00      	nop
 8002d48:	08002d59 	.word	0x08002d59
 8002d4c:	08002d61 	.word	0x08002d61
 8002d50:	08002d69 	.word	0x08002d69
 8002d54:	08002d71 	.word	0x08002d71
  {
    case LSM303AGR_MG_ODR_10Hz:
      *Odr = 10.0f;
 8002d58:	683b      	ldr	r3, [r7, #0]
 8002d5a:	4a0c      	ldr	r2, [pc, #48]	; (8002d8c <LSM303AGR_MAG_GetOutputDataRate+0x7c>)
 8002d5c:	601a      	str	r2, [r3, #0]
      break;
 8002d5e:	e00f      	b.n	8002d80 <LSM303AGR_MAG_GetOutputDataRate+0x70>

    case LSM303AGR_MG_ODR_20Hz:
      *Odr = 20.0f;
 8002d60:	683b      	ldr	r3, [r7, #0]
 8002d62:	4a0b      	ldr	r2, [pc, #44]	; (8002d90 <LSM303AGR_MAG_GetOutputDataRate+0x80>)
 8002d64:	601a      	str	r2, [r3, #0]
      break;
 8002d66:	e00b      	b.n	8002d80 <LSM303AGR_MAG_GetOutputDataRate+0x70>

    case LSM303AGR_MG_ODR_50Hz:
      *Odr = 50.0f;
 8002d68:	683b      	ldr	r3, [r7, #0]
 8002d6a:	4a0a      	ldr	r2, [pc, #40]	; (8002d94 <LSM303AGR_MAG_GetOutputDataRate+0x84>)
 8002d6c:	601a      	str	r2, [r3, #0]
      break;
 8002d6e:	e007      	b.n	8002d80 <LSM303AGR_MAG_GetOutputDataRate+0x70>

    case LSM303AGR_MG_ODR_100Hz:
      *Odr = 100.0f;
 8002d70:	683b      	ldr	r3, [r7, #0]
 8002d72:	4a09      	ldr	r2, [pc, #36]	; (8002d98 <LSM303AGR_MAG_GetOutputDataRate+0x88>)
 8002d74:	601a      	str	r2, [r3, #0]
      break;
 8002d76:	e003      	b.n	8002d80 <LSM303AGR_MAG_GetOutputDataRate+0x70>

    default:
      ret = LSM303AGR_ERROR;
 8002d78:	f04f 33ff 	mov.w	r3, #4294967295
 8002d7c:	60fb      	str	r3, [r7, #12]
      break;
 8002d7e:	bf00      	nop
  }

  return ret;
 8002d80:	68fb      	ldr	r3, [r7, #12]
}
 8002d82:	4618      	mov	r0, r3
 8002d84:	3710      	adds	r7, #16
 8002d86:	46bd      	mov	sp, r7
 8002d88:	bd80      	pop	{r7, pc}
 8002d8a:	bf00      	nop
 8002d8c:	41200000 	.word	0x41200000
 8002d90:	41a00000 	.word	0x41a00000
 8002d94:	42480000 	.word	0x42480000
 8002d98:	42c80000 	.word	0x42c80000

08002d9c <LSM303AGR_MAG_SetOutputDataRate>:
 * @param  pObj the device pObj
 * @param  Odr the output data rate value to be set
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM303AGR_MAG_SetOutputDataRate(LSM303AGR_MAG_Object_t *pObj, float Odr)
{
 8002d9c:	b580      	push	{r7, lr}
 8002d9e:	b084      	sub	sp, #16
 8002da0:	af00      	add	r7, sp, #0
 8002da2:	6078      	str	r0, [r7, #4]
 8002da4:	ed87 0a00 	vstr	s0, [r7]
  lsm303agr_mg_odr_m_t new_odr;

  new_odr = (Odr <= 10.000f) ? LSM303AGR_MG_ODR_10Hz
            : (Odr <= 20.000f) ? LSM303AGR_MG_ODR_20Hz
 8002da8:	edd7 7a00 	vldr	s15, [r7]
 8002dac:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8002db0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002db4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002db8:	d801      	bhi.n	8002dbe <LSM303AGR_MAG_SetOutputDataRate+0x22>
 8002dba:	2300      	movs	r3, #0
 8002dbc:	e016      	b.n	8002dec <LSM303AGR_MAG_SetOutputDataRate+0x50>
 8002dbe:	edd7 7a00 	vldr	s15, [r7]
 8002dc2:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8002dc6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002dca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002dce:	d801      	bhi.n	8002dd4 <LSM303AGR_MAG_SetOutputDataRate+0x38>
 8002dd0:	2301      	movs	r3, #1
 8002dd2:	e00b      	b.n	8002dec <LSM303AGR_MAG_SetOutputDataRate+0x50>
 8002dd4:	edd7 7a00 	vldr	s15, [r7]
 8002dd8:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 8002e14 <LSM303AGR_MAG_SetOutputDataRate+0x78>
 8002ddc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002de0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002de4:	d801      	bhi.n	8002dea <LSM303AGR_MAG_SetOutputDataRate+0x4e>
 8002de6:	2302      	movs	r3, #2
 8002de8:	e000      	b.n	8002dec <LSM303AGR_MAG_SetOutputDataRate+0x50>
 8002dea:	2303      	movs	r3, #3
  new_odr = (Odr <= 10.000f) ? LSM303AGR_MG_ODR_10Hz
 8002dec:	73fb      	strb	r3, [r7, #15]
            : (Odr <= 50.000f) ? LSM303AGR_MG_ODR_50Hz
            :                    LSM303AGR_MG_ODR_100Hz;

  if (lsm303agr_mag_data_rate_set(&(pObj->Ctx), new_odr) != LSM303AGR_OK)
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	331c      	adds	r3, #28
 8002df2:	7bfa      	ldrb	r2, [r7, #15]
 8002df4:	4611      	mov	r1, r2
 8002df6:	4618      	mov	r0, r3
 8002df8:	f000 fc8f 	bl	800371a <lsm303agr_mag_data_rate_set>
 8002dfc:	4603      	mov	r3, r0
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d002      	beq.n	8002e08 <LSM303AGR_MAG_SetOutputDataRate+0x6c>
  {
    return LSM303AGR_ERROR;
 8002e02:	f04f 33ff 	mov.w	r3, #4294967295
 8002e06:	e000      	b.n	8002e0a <LSM303AGR_MAG_SetOutputDataRate+0x6e>
  }

  return LSM303AGR_OK;
 8002e08:	2300      	movs	r3, #0
}
 8002e0a:	4618      	mov	r0, r3
 8002e0c:	3710      	adds	r7, #16
 8002e0e:	46bd      	mov	sp, r7
 8002e10:	bd80      	pop	{r7, pc}
 8002e12:	bf00      	nop
 8002e14:	42480000 	.word	0x42480000

08002e18 <LSM303AGR_MAG_GetFullScale>:
 * @param  pObj the device pObj
 * @param  FullScale pointer where the full scale is written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM303AGR_MAG_GetFullScale(LSM303AGR_MAG_Object_t *pObj, int32_t *FullScale)
{
 8002e18:	b480      	push	{r7}
 8002e1a:	b083      	sub	sp, #12
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	6078      	str	r0, [r7, #4]
 8002e20:	6039      	str	r1, [r7, #0]
  *FullScale = 50;
 8002e22:	683b      	ldr	r3, [r7, #0]
 8002e24:	2232      	movs	r2, #50	; 0x32
 8002e26:	601a      	str	r2, [r3, #0]

  return LSM303AGR_OK;
 8002e28:	2300      	movs	r3, #0
}
 8002e2a:	4618      	mov	r0, r3
 8002e2c:	370c      	adds	r7, #12
 8002e2e:	46bd      	mov	sp, r7
 8002e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e34:	4770      	bx	lr

08002e36 <LSM303AGR_MAG_SetFullScale>:
 * @param  pObj the device pObj
 * @param  FullScale the functional full scale to be set
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM303AGR_MAG_SetFullScale(LSM303AGR_MAG_Object_t *pObj, int32_t FullScale)
{
 8002e36:	b480      	push	{r7}
 8002e38:	b083      	sub	sp, #12
 8002e3a:	af00      	add	r7, sp, #0
 8002e3c:	6078      	str	r0, [r7, #4]
 8002e3e:	6039      	str	r1, [r7, #0]
  return LSM303AGR_OK;
 8002e40:	2300      	movs	r3, #0
}
 8002e42:	4618      	mov	r0, r3
 8002e44:	370c      	adds	r7, #12
 8002e46:	46bd      	mov	sp, r7
 8002e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e4c:	4770      	bx	lr

08002e4e <LSM303AGR_MAG_GetAxesRaw>:
 * @param  pObj the device pObj
 * @param  Value pointer where the raw values of the axes are written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM303AGR_MAG_GetAxesRaw(LSM303AGR_MAG_Object_t *pObj, LSM303AGR_AxesRaw_t *Value)
{
 8002e4e:	b580      	push	{r7, lr}
 8002e50:	b084      	sub	sp, #16
 8002e52:	af00      	add	r7, sp, #0
 8002e54:	6078      	str	r0, [r7, #4]
 8002e56:	6039      	str	r1, [r7, #0]
  lsm303agr_axis3bit16_t data_raw;

  /* Read raw data values. */
  if (lsm303agr_magnetic_raw_get(&(pObj->Ctx), data_raw.u8bit) != LSM303AGR_OK)
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	331c      	adds	r3, #28
 8002e5c:	f107 0208 	add.w	r2, r7, #8
 8002e60:	4611      	mov	r1, r2
 8002e62:	4618      	mov	r0, r3
 8002e64:	f000 fcde 	bl	8003824 <lsm303agr_magnetic_raw_get>
 8002e68:	4603      	mov	r3, r0
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d002      	beq.n	8002e74 <LSM303AGR_MAG_GetAxesRaw+0x26>
  {
    return LSM303AGR_ERROR;
 8002e6e:	f04f 33ff 	mov.w	r3, #4294967295
 8002e72:	e00c      	b.n	8002e8e <LSM303AGR_MAG_GetAxesRaw+0x40>
  }

  /* Format the data. */
  Value->x = data_raw.i16bit[0];
 8002e74:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8002e78:	683b      	ldr	r3, [r7, #0]
 8002e7a:	801a      	strh	r2, [r3, #0]
  Value->y = data_raw.i16bit[1];
 8002e7c:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8002e80:	683b      	ldr	r3, [r7, #0]
 8002e82:	805a      	strh	r2, [r3, #2]
  Value->z = data_raw.i16bit[2];
 8002e84:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8002e88:	683b      	ldr	r3, [r7, #0]
 8002e8a:	809a      	strh	r2, [r3, #4]

  return LSM303AGR_OK;
 8002e8c:	2300      	movs	r3, #0
}
 8002e8e:	4618      	mov	r0, r3
 8002e90:	3710      	adds	r7, #16
 8002e92:	46bd      	mov	sp, r7
 8002e94:	bd80      	pop	{r7, pc}

08002e96 <LSM303AGR_MAG_GetAxes>:
 * @param  pObj the device pObj
 * @param  MagneticField pointer where the values of the axes are written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM303AGR_MAG_GetAxes(LSM303AGR_MAG_Object_t *pObj, LSM303AGR_Axes_t *MagneticField)
{
 8002e96:	b580      	push	{r7, lr}
 8002e98:	b086      	sub	sp, #24
 8002e9a:	af00      	add	r7, sp, #0
 8002e9c:	6078      	str	r0, [r7, #4]
 8002e9e:	6039      	str	r1, [r7, #0]
  lsm303agr_axis3bit16_t data_raw;
  float sensitivity;

  /* Read raw data values. */
  if (lsm303agr_magnetic_raw_get(&(pObj->Ctx), data_raw.u8bit) != LSM303AGR_OK)
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	331c      	adds	r3, #28
 8002ea4:	f107 0210 	add.w	r2, r7, #16
 8002ea8:	4611      	mov	r1, r2
 8002eaa:	4618      	mov	r0, r3
 8002eac:	f000 fcba 	bl	8003824 <lsm303agr_magnetic_raw_get>
 8002eb0:	4603      	mov	r3, r0
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d002      	beq.n	8002ebc <LSM303AGR_MAG_GetAxes+0x26>
  {
    return LSM303AGR_ERROR;
 8002eb6:	f04f 33ff 	mov.w	r3, #4294967295
 8002eba:	e036      	b.n	8002f2a <LSM303AGR_MAG_GetAxes+0x94>
  }

  /* Get LSM303AGR actual sensitivity. */
  (void)LSM303AGR_MAG_GetSensitivity(pObj, &sensitivity);
 8002ebc:	f107 030c 	add.w	r3, r7, #12
 8002ec0:	4619      	mov	r1, r3
 8002ec2:	6878      	ldr	r0, [r7, #4]
 8002ec4:	f7ff ff14 	bl	8002cf0 <LSM303AGR_MAG_GetSensitivity>

  /* Calculate the data. */
  MagneticField->x = (int32_t)((float)((float)data_raw.i16bit[0] * sensitivity));
 8002ec8:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8002ecc:	ee07 3a90 	vmov	s15, r3
 8002ed0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002ed4:	edd7 7a03 	vldr	s15, [r7, #12]
 8002ed8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002edc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002ee0:	ee17 2a90 	vmov	r2, s15
 8002ee4:	683b      	ldr	r3, [r7, #0]
 8002ee6:	601a      	str	r2, [r3, #0]
  MagneticField->y = (int32_t)((float)((float)data_raw.i16bit[1] * sensitivity));
 8002ee8:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8002eec:	ee07 3a90 	vmov	s15, r3
 8002ef0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002ef4:	edd7 7a03 	vldr	s15, [r7, #12]
 8002ef8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002efc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002f00:	ee17 2a90 	vmov	r2, s15
 8002f04:	683b      	ldr	r3, [r7, #0]
 8002f06:	605a      	str	r2, [r3, #4]
  MagneticField->z = (int32_t)((float)((float)data_raw.i16bit[2] * sensitivity));
 8002f08:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8002f0c:	ee07 3a90 	vmov	s15, r3
 8002f10:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002f14:	edd7 7a03 	vldr	s15, [r7, #12]
 8002f18:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002f1c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002f20:	ee17 2a90 	vmov	r2, s15
 8002f24:	683b      	ldr	r3, [r7, #0]
 8002f26:	609a      	str	r2, [r3, #8]

  return LSM303AGR_OK;
 8002f28:	2300      	movs	r3, #0
}
 8002f2a:	4618      	mov	r0, r3
 8002f2c:	3718      	adds	r7, #24
 8002f2e:	46bd      	mov	sp, r7
 8002f30:	bd80      	pop	{r7, pc}
	...

08002f34 <LSM303AGR_ACC_GetSensitivityHR>:
 * @param  pObj the device pObj
 * @param  Sensitivity pointer to sensitivity
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t LSM303AGR_ACC_GetSensitivityHR(LSM303AGR_ACC_Object_t *pObj, float *Sensitivity)
{
 8002f34:	b580      	push	{r7, lr}
 8002f36:	b084      	sub	sp, #16
 8002f38:	af00      	add	r7, sp, #0
 8002f3a:	6078      	str	r0, [r7, #4]
 8002f3c:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM303AGR_OK;
 8002f3e:	2300      	movs	r3, #0
 8002f40:	60fb      	str	r3, [r7, #12]
  lsm303agr_fs_a_t fullscale;

  /* Read actual full scale selection from sensor. */
  if (lsm303agr_xl_full_scale_get(&(pObj->Ctx), &fullscale) != LSM303AGR_OK)
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	331c      	adds	r3, #28
 8002f46:	f107 020b 	add.w	r2, r7, #11
 8002f4a:	4611      	mov	r1, r2
 8002f4c:	4618      	mov	r0, r3
 8002f4e:	f000 fb4f 	bl	80035f0 <lsm303agr_xl_full_scale_get>
 8002f52:	4603      	mov	r3, r0
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d002      	beq.n	8002f5e <LSM303AGR_ACC_GetSensitivityHR+0x2a>
  {
    return LSM303AGR_ERROR;
 8002f58:	f04f 33ff 	mov.w	r3, #4294967295
 8002f5c:	e023      	b.n	8002fa6 <LSM303AGR_ACC_GetSensitivityHR+0x72>
  }

  /* Store the sensitivity based on actual full scale. */
  switch (fullscale)
 8002f5e:	7afb      	ldrb	r3, [r7, #11]
 8002f60:	2b03      	cmp	r3, #3
 8002f62:	d81b      	bhi.n	8002f9c <LSM303AGR_ACC_GetSensitivityHR+0x68>
 8002f64:	a201      	add	r2, pc, #4	; (adr r2, 8002f6c <LSM303AGR_ACC_GetSensitivityHR+0x38>)
 8002f66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f6a:	bf00      	nop
 8002f6c:	08002f7d 	.word	0x08002f7d
 8002f70:	08002f85 	.word	0x08002f85
 8002f74:	08002f8d 	.word	0x08002f8d
 8002f78:	08002f95 	.word	0x08002f95
  {
    case LSM303AGR_2g:
      *Sensitivity = (float)LSM303AGR_ACC_SENSITIVITY_FS_2G_HIGH_RESOLUTION_MODE;
 8002f7c:	683b      	ldr	r3, [r7, #0]
 8002f7e:	4a0c      	ldr	r2, [pc, #48]	; (8002fb0 <LSM303AGR_ACC_GetSensitivityHR+0x7c>)
 8002f80:	601a      	str	r2, [r3, #0]
      break;
 8002f82:	e00f      	b.n	8002fa4 <LSM303AGR_ACC_GetSensitivityHR+0x70>

    case LSM303AGR_4g:
      *Sensitivity = (float)LSM303AGR_ACC_SENSITIVITY_FS_4G_HIGH_RESOLUTION_MODE;
 8002f84:	683b      	ldr	r3, [r7, #0]
 8002f86:	4a0b      	ldr	r2, [pc, #44]	; (8002fb4 <LSM303AGR_ACC_GetSensitivityHR+0x80>)
 8002f88:	601a      	str	r2, [r3, #0]
      break;
 8002f8a:	e00b      	b.n	8002fa4 <LSM303AGR_ACC_GetSensitivityHR+0x70>

    case LSM303AGR_8g:
      *Sensitivity = (float)LSM303AGR_ACC_SENSITIVITY_FS_8G_HIGH_RESOLUTION_MODE;
 8002f8c:	683b      	ldr	r3, [r7, #0]
 8002f8e:	4a0a      	ldr	r2, [pc, #40]	; (8002fb8 <LSM303AGR_ACC_GetSensitivityHR+0x84>)
 8002f90:	601a      	str	r2, [r3, #0]
      break;
 8002f92:	e007      	b.n	8002fa4 <LSM303AGR_ACC_GetSensitivityHR+0x70>

    case LSM303AGR_16g:
      *Sensitivity = (float)LSM303AGR_ACC_SENSITIVITY_FS_16G_HIGH_RESOLUTION_MODE;
 8002f94:	683b      	ldr	r3, [r7, #0]
 8002f96:	4a09      	ldr	r2, [pc, #36]	; (8002fbc <LSM303AGR_ACC_GetSensitivityHR+0x88>)
 8002f98:	601a      	str	r2, [r3, #0]
      break;
 8002f9a:	e003      	b.n	8002fa4 <LSM303AGR_ACC_GetSensitivityHR+0x70>

    default:
      ret = LSM303AGR_ERROR;
 8002f9c:	f04f 33ff 	mov.w	r3, #4294967295
 8002fa0:	60fb      	str	r3, [r7, #12]
      break;
 8002fa2:	bf00      	nop
  }

  return ret;
 8002fa4:	68fb      	ldr	r3, [r7, #12]
}
 8002fa6:	4618      	mov	r0, r3
 8002fa8:	3710      	adds	r7, #16
 8002faa:	46bd      	mov	sp, r7
 8002fac:	bd80      	pop	{r7, pc}
 8002fae:	bf00      	nop
 8002fb0:	3f7ae148 	.word	0x3f7ae148
 8002fb4:	3ff9999a 	.word	0x3ff9999a
 8002fb8:	4079999a 	.word	0x4079999a
 8002fbc:	413b851f 	.word	0x413b851f

08002fc0 <LSM303AGR_ACC_GetSensitivityNM>:
 * @param  pObj the device pObj
 * @param  Sensitivity pointer to sensitivity
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t LSM303AGR_ACC_GetSensitivityNM(LSM303AGR_ACC_Object_t *pObj, float *Sensitivity)
{
 8002fc0:	b580      	push	{r7, lr}
 8002fc2:	b084      	sub	sp, #16
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	6078      	str	r0, [r7, #4]
 8002fc8:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM303AGR_OK;
 8002fca:	2300      	movs	r3, #0
 8002fcc:	60fb      	str	r3, [r7, #12]
  lsm303agr_fs_a_t fullscale;

  /* Read actual full scale selection from sensor. */
  if (lsm303agr_xl_full_scale_get(&(pObj->Ctx), &fullscale) != LSM303AGR_OK)
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	331c      	adds	r3, #28
 8002fd2:	f107 020b 	add.w	r2, r7, #11
 8002fd6:	4611      	mov	r1, r2
 8002fd8:	4618      	mov	r0, r3
 8002fda:	f000 fb09 	bl	80035f0 <lsm303agr_xl_full_scale_get>
 8002fde:	4603      	mov	r3, r0
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d002      	beq.n	8002fea <LSM303AGR_ACC_GetSensitivityNM+0x2a>
  {
    return LSM303AGR_ERROR;
 8002fe4:	f04f 33ff 	mov.w	r3, #4294967295
 8002fe8:	e023      	b.n	8003032 <LSM303AGR_ACC_GetSensitivityNM+0x72>
  }

  /* Store the sensitivity based on actual full scale. */
  switch (fullscale)
 8002fea:	7afb      	ldrb	r3, [r7, #11]
 8002fec:	2b03      	cmp	r3, #3
 8002fee:	d81b      	bhi.n	8003028 <LSM303AGR_ACC_GetSensitivityNM+0x68>
 8002ff0:	a201      	add	r2, pc, #4	; (adr r2, 8002ff8 <LSM303AGR_ACC_GetSensitivityNM+0x38>)
 8002ff2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ff6:	bf00      	nop
 8002ff8:	08003009 	.word	0x08003009
 8002ffc:	08003011 	.word	0x08003011
 8003000:	08003019 	.word	0x08003019
 8003004:	08003021 	.word	0x08003021
  {
    case LSM303AGR_2g:
      *Sensitivity = (float)LSM303AGR_ACC_SENSITIVITY_FS_2G_NORMAL_MODE;
 8003008:	683b      	ldr	r3, [r7, #0]
 800300a:	4a0c      	ldr	r2, [pc, #48]	; (800303c <LSM303AGR_ACC_GetSensitivityNM+0x7c>)
 800300c:	601a      	str	r2, [r3, #0]
      break;
 800300e:	e00f      	b.n	8003030 <LSM303AGR_ACC_GetSensitivityNM+0x70>

    case LSM303AGR_4g:
      *Sensitivity = (float)LSM303AGR_ACC_SENSITIVITY_FS_4G_NORMAL_MODE;
 8003010:	683b      	ldr	r3, [r7, #0]
 8003012:	4a0b      	ldr	r2, [pc, #44]	; (8003040 <LSM303AGR_ACC_GetSensitivityNM+0x80>)
 8003014:	601a      	str	r2, [r3, #0]
      break;
 8003016:	e00b      	b.n	8003030 <LSM303AGR_ACC_GetSensitivityNM+0x70>

    case LSM303AGR_8g:
      *Sensitivity = (float)LSM303AGR_ACC_SENSITIVITY_FS_8G_NORMAL_MODE;
 8003018:	683b      	ldr	r3, [r7, #0]
 800301a:	4a0a      	ldr	r2, [pc, #40]	; (8003044 <LSM303AGR_ACC_GetSensitivityNM+0x84>)
 800301c:	601a      	str	r2, [r3, #0]
      break;
 800301e:	e007      	b.n	8003030 <LSM303AGR_ACC_GetSensitivityNM+0x70>

    case LSM303AGR_16g:
      *Sensitivity = (float)LSM303AGR_ACC_SENSITIVITY_FS_16G_NORMAL_MODE;
 8003020:	683b      	ldr	r3, [r7, #0]
 8003022:	4a09      	ldr	r2, [pc, #36]	; (8003048 <LSM303AGR_ACC_GetSensitivityNM+0x88>)
 8003024:	601a      	str	r2, [r3, #0]
      break;
 8003026:	e003      	b.n	8003030 <LSM303AGR_ACC_GetSensitivityNM+0x70>

    default:
      ret = LSM303AGR_ERROR;
 8003028:	f04f 33ff 	mov.w	r3, #4294967295
 800302c:	60fb      	str	r3, [r7, #12]
      break;
 800302e:	bf00      	nop
  }

  return ret;
 8003030:	68fb      	ldr	r3, [r7, #12]
}
 8003032:	4618      	mov	r0, r3
 8003034:	3710      	adds	r7, #16
 8003036:	46bd      	mov	sp, r7
 8003038:	bd80      	pop	{r7, pc}
 800303a:	bf00      	nop
 800303c:	4079999a 	.word	0x4079999a
 8003040:	40fa3d71 	.word	0x40fa3d71
 8003044:	417a147b 	.word	0x417a147b
 8003048:	423b999a 	.word	0x423b999a

0800304c <LSM303AGR_ACC_GetSensitivityLP>:
 * @param  pObj the device pObj
 * @param  Sensitivity pointer to sensitivity
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t LSM303AGR_ACC_GetSensitivityLP(LSM303AGR_ACC_Object_t *pObj, float *Sensitivity)
{
 800304c:	b580      	push	{r7, lr}
 800304e:	b084      	sub	sp, #16
 8003050:	af00      	add	r7, sp, #0
 8003052:	6078      	str	r0, [r7, #4]
 8003054:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM303AGR_OK;
 8003056:	2300      	movs	r3, #0
 8003058:	60fb      	str	r3, [r7, #12]
  lsm303agr_fs_a_t fullscale;

  /* Read actual full scale selection from sensor. */
  if (lsm303agr_xl_full_scale_get(&(pObj->Ctx), &fullscale) != LSM303AGR_OK)
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	331c      	adds	r3, #28
 800305e:	f107 020b 	add.w	r2, r7, #11
 8003062:	4611      	mov	r1, r2
 8003064:	4618      	mov	r0, r3
 8003066:	f000 fac3 	bl	80035f0 <lsm303agr_xl_full_scale_get>
 800306a:	4603      	mov	r3, r0
 800306c:	2b00      	cmp	r3, #0
 800306e:	d002      	beq.n	8003076 <LSM303AGR_ACC_GetSensitivityLP+0x2a>
  {
    return LSM303AGR_ERROR;
 8003070:	f04f 33ff 	mov.w	r3, #4294967295
 8003074:	e023      	b.n	80030be <LSM303AGR_ACC_GetSensitivityLP+0x72>
  }

  /* Store the sensitivity based on actual full scale. */
  switch (fullscale)
 8003076:	7afb      	ldrb	r3, [r7, #11]
 8003078:	2b03      	cmp	r3, #3
 800307a:	d81b      	bhi.n	80030b4 <LSM303AGR_ACC_GetSensitivityLP+0x68>
 800307c:	a201      	add	r2, pc, #4	; (adr r2, 8003084 <LSM303AGR_ACC_GetSensitivityLP+0x38>)
 800307e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003082:	bf00      	nop
 8003084:	08003095 	.word	0x08003095
 8003088:	0800309d 	.word	0x0800309d
 800308c:	080030a5 	.word	0x080030a5
 8003090:	080030ad 	.word	0x080030ad
  {
    case LSM303AGR_2g:
      *Sensitivity = (float)LSM303AGR_ACC_SENSITIVITY_FS_2G_LOW_POWER_MODE;
 8003094:	683b      	ldr	r3, [r7, #0]
 8003096:	4a0c      	ldr	r2, [pc, #48]	; (80030c8 <LSM303AGR_ACC_GetSensitivityLP+0x7c>)
 8003098:	601a      	str	r2, [r3, #0]
      break;
 800309a:	e00f      	b.n	80030bc <LSM303AGR_ACC_GetSensitivityLP+0x70>

    case LSM303AGR_4g:
      *Sensitivity = (float)LSM303AGR_ACC_SENSITIVITY_FS_4G_LOW_POWER_MODE;
 800309c:	683b      	ldr	r3, [r7, #0]
 800309e:	4a0b      	ldr	r2, [pc, #44]	; (80030cc <LSM303AGR_ACC_GetSensitivityLP+0x80>)
 80030a0:	601a      	str	r2, [r3, #0]
      break;
 80030a2:	e00b      	b.n	80030bc <LSM303AGR_ACC_GetSensitivityLP+0x70>

    case LSM303AGR_8g:
      *Sensitivity = (float)LSM303AGR_ACC_SENSITIVITY_FS_8G_LOW_POWER_MODE;
 80030a4:	683b      	ldr	r3, [r7, #0]
 80030a6:	4a0a      	ldr	r2, [pc, #40]	; (80030d0 <LSM303AGR_ACC_GetSensitivityLP+0x84>)
 80030a8:	601a      	str	r2, [r3, #0]
      break;
 80030aa:	e007      	b.n	80030bc <LSM303AGR_ACC_GetSensitivityLP+0x70>

    case LSM303AGR_16g:
      *Sensitivity = (float)LSM303AGR_ACC_SENSITIVITY_FS_16G_LOW_POWER_MODE;
 80030ac:	683b      	ldr	r3, [r7, #0]
 80030ae:	4a09      	ldr	r2, [pc, #36]	; (80030d4 <LSM303AGR_ACC_GetSensitivityLP+0x88>)
 80030b0:	601a      	str	r2, [r3, #0]
      break;
 80030b2:	e003      	b.n	80030bc <LSM303AGR_ACC_GetSensitivityLP+0x70>

    default:
      ret = LSM303AGR_ERROR;
 80030b4:	f04f 33ff 	mov.w	r3, #4294967295
 80030b8:	60fb      	str	r3, [r7, #12]
      break;
 80030ba:	bf00      	nop
  }

  return ret;
 80030bc:	68fb      	ldr	r3, [r7, #12]
}
 80030be:	4618      	mov	r0, r3
 80030c0:	3710      	adds	r7, #16
 80030c2:	46bd      	mov	sp, r7
 80030c4:	bd80      	pop	{r7, pc}
 80030c6:	bf00      	nop
 80030c8:	417a147b 	.word	0x417a147b
 80030cc:	41fa147b 	.word	0x41fa147b
 80030d0:	427a147b 	.word	0x427a147b
 80030d4:	433b947b 	.word	0x433b947b

080030d8 <LSM303AGR_ACC_SetOutputDataRate_When_Enabled>:
 * @param  pObj the device pObj
 * @param  Odr the functional output data rate to be set
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t LSM303AGR_ACC_SetOutputDataRate_When_Enabled(LSM303AGR_ACC_Object_t *pObj, float Odr)
{
 80030d8:	b580      	push	{r7, lr}
 80030da:	b084      	sub	sp, #16
 80030dc:	af00      	add	r7, sp, #0
 80030de:	6078      	str	r0, [r7, #4]
 80030e0:	ed87 0a00 	vstr	s0, [r7]
  lsm303agr_odr_a_t new_odr;

  new_odr = (Odr <=    1.0f) ? LSM303AGR_XL_ODR_1Hz
            : (Odr <=   10.0f) ? LSM303AGR_XL_ODR_10Hz
 80030e4:	edd7 7a00 	vldr	s15, [r7]
 80030e8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80030ec:	eef4 7ac7 	vcmpe.f32	s15, s14
 80030f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80030f4:	d801      	bhi.n	80030fa <LSM303AGR_ACC_SetOutputDataRate_When_Enabled+0x22>
 80030f6:	2301      	movs	r3, #1
 80030f8:	e037      	b.n	800316a <LSM303AGR_ACC_SetOutputDataRate_When_Enabled+0x92>
 80030fa:	edd7 7a00 	vldr	s15, [r7]
 80030fe:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8003102:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003106:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800310a:	d801      	bhi.n	8003110 <LSM303AGR_ACC_SetOutputDataRate_When_Enabled+0x38>
 800310c:	2302      	movs	r3, #2
 800310e:	e02c      	b.n	800316a <LSM303AGR_ACC_SetOutputDataRate_When_Enabled+0x92>
 8003110:	edd7 7a00 	vldr	s15, [r7]
 8003114:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 8003118:	eef4 7ac7 	vcmpe.f32	s15, s14
 800311c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003120:	d801      	bhi.n	8003126 <LSM303AGR_ACC_SetOutputDataRate_When_Enabled+0x4e>
 8003122:	2303      	movs	r3, #3
 8003124:	e021      	b.n	800316a <LSM303AGR_ACC_SetOutputDataRate_When_Enabled+0x92>
 8003126:	edd7 7a00 	vldr	s15, [r7]
 800312a:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8003190 <LSM303AGR_ACC_SetOutputDataRate_When_Enabled+0xb8>
 800312e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003132:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003136:	d801      	bhi.n	800313c <LSM303AGR_ACC_SetOutputDataRate_When_Enabled+0x64>
 8003138:	2304      	movs	r3, #4
 800313a:	e016      	b.n	800316a <LSM303AGR_ACC_SetOutputDataRate_When_Enabled+0x92>
 800313c:	edd7 7a00 	vldr	s15, [r7]
 8003140:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8003194 <LSM303AGR_ACC_SetOutputDataRate_When_Enabled+0xbc>
 8003144:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003148:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800314c:	d801      	bhi.n	8003152 <LSM303AGR_ACC_SetOutputDataRate_When_Enabled+0x7a>
 800314e:	2305      	movs	r3, #5
 8003150:	e00b      	b.n	800316a <LSM303AGR_ACC_SetOutputDataRate_When_Enabled+0x92>
 8003152:	edd7 7a00 	vldr	s15, [r7]
 8003156:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8003198 <LSM303AGR_ACC_SetOutputDataRate_When_Enabled+0xc0>
 800315a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800315e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003162:	d801      	bhi.n	8003168 <LSM303AGR_ACC_SetOutputDataRate_When_Enabled+0x90>
 8003164:	2306      	movs	r3, #6
 8003166:	e000      	b.n	800316a <LSM303AGR_ACC_SetOutputDataRate_When_Enabled+0x92>
 8003168:	2307      	movs	r3, #7
  new_odr = (Odr <=    1.0f) ? LSM303AGR_XL_ODR_1Hz
 800316a:	73fb      	strb	r3, [r7, #15]
            : (Odr <=  100.0f) ? LSM303AGR_XL_ODR_100Hz
            : (Odr <=  200.0f) ? LSM303AGR_XL_ODR_200Hz
            :                    LSM303AGR_XL_ODR_400Hz;

  /* Output data rate selection. */
  if (lsm303agr_xl_data_rate_set(&(pObj->Ctx), new_odr) != LSM303AGR_OK)
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	331c      	adds	r3, #28
 8003170:	7bfa      	ldrb	r2, [r7, #15]
 8003172:	4611      	mov	r1, r2
 8003174:	4618      	mov	r0, r3
 8003176:	f000 f993 	bl	80034a0 <lsm303agr_xl_data_rate_set>
 800317a:	4603      	mov	r3, r0
 800317c:	2b00      	cmp	r3, #0
 800317e:	d002      	beq.n	8003186 <LSM303AGR_ACC_SetOutputDataRate_When_Enabled+0xae>
  {
    return LSM303AGR_ERROR;
 8003180:	f04f 33ff 	mov.w	r3, #4294967295
 8003184:	e000      	b.n	8003188 <LSM303AGR_ACC_SetOutputDataRate_When_Enabled+0xb0>
  }

  return LSM303AGR_OK;
 8003186:	2300      	movs	r3, #0
}
 8003188:	4618      	mov	r0, r3
 800318a:	3710      	adds	r7, #16
 800318c:	46bd      	mov	sp, r7
 800318e:	bd80      	pop	{r7, pc}
 8003190:	42480000 	.word	0x42480000
 8003194:	42c80000 	.word	0x42c80000
 8003198:	43480000 	.word	0x43480000

0800319c <LSM303AGR_ACC_SetOutputDataRate_When_Disabled>:
 * @param  pObj the device pObj
 * @param  Odr the functional output data rate to be set
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t LSM303AGR_ACC_SetOutputDataRate_When_Disabled(LSM303AGR_ACC_Object_t *pObj, float Odr)
{
 800319c:	b480      	push	{r7}
 800319e:	b083      	sub	sp, #12
 80031a0:	af00      	add	r7, sp, #0
 80031a2:	6078      	str	r0, [r7, #4]
 80031a4:	ed87 0a00 	vstr	s0, [r7]
  pObj->acc_odr = (Odr <=    1.0f) ? LSM303AGR_XL_ODR_1Hz
                  : (Odr <=   10.0f) ? LSM303AGR_XL_ODR_10Hz
 80031a8:	edd7 7a00 	vldr	s15, [r7]
 80031ac:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80031b0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80031b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031b8:	d801      	bhi.n	80031be <LSM303AGR_ACC_SetOutputDataRate_When_Disabled+0x22>
 80031ba:	2301      	movs	r3, #1
 80031bc:	e037      	b.n	800322e <LSM303AGR_ACC_SetOutputDataRate_When_Disabled+0x92>
 80031be:	edd7 7a00 	vldr	s15, [r7]
 80031c2:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80031c6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80031ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031ce:	d801      	bhi.n	80031d4 <LSM303AGR_ACC_SetOutputDataRate_When_Disabled+0x38>
 80031d0:	2302      	movs	r3, #2
 80031d2:	e02c      	b.n	800322e <LSM303AGR_ACC_SetOutputDataRate_When_Disabled+0x92>
 80031d4:	edd7 7a00 	vldr	s15, [r7]
 80031d8:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 80031dc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80031e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031e4:	d801      	bhi.n	80031ea <LSM303AGR_ACC_SetOutputDataRate_When_Disabled+0x4e>
 80031e6:	2303      	movs	r3, #3
 80031e8:	e021      	b.n	800322e <LSM303AGR_ACC_SetOutputDataRate_When_Disabled+0x92>
 80031ea:	edd7 7a00 	vldr	s15, [r7]
 80031ee:	ed9f 7a15 	vldr	s14, [pc, #84]	; 8003244 <LSM303AGR_ACC_SetOutputDataRate_When_Disabled+0xa8>
 80031f2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80031f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031fa:	d801      	bhi.n	8003200 <LSM303AGR_ACC_SetOutputDataRate_When_Disabled+0x64>
 80031fc:	2304      	movs	r3, #4
 80031fe:	e016      	b.n	800322e <LSM303AGR_ACC_SetOutputDataRate_When_Disabled+0x92>
 8003200:	edd7 7a00 	vldr	s15, [r7]
 8003204:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8003248 <LSM303AGR_ACC_SetOutputDataRate_When_Disabled+0xac>
 8003208:	eef4 7ac7 	vcmpe.f32	s15, s14
 800320c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003210:	d801      	bhi.n	8003216 <LSM303AGR_ACC_SetOutputDataRate_When_Disabled+0x7a>
 8003212:	2305      	movs	r3, #5
 8003214:	e00b      	b.n	800322e <LSM303AGR_ACC_SetOutputDataRate_When_Disabled+0x92>
 8003216:	edd7 7a00 	vldr	s15, [r7]
 800321a:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 800324c <LSM303AGR_ACC_SetOutputDataRate_When_Disabled+0xb0>
 800321e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003222:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003226:	d801      	bhi.n	800322c <LSM303AGR_ACC_SetOutputDataRate_When_Disabled+0x90>
 8003228:	2306      	movs	r3, #6
 800322a:	e000      	b.n	800322e <LSM303AGR_ACC_SetOutputDataRate_When_Disabled+0x92>
 800322c:	2307      	movs	r3, #7
  pObj->acc_odr = (Odr <=    1.0f) ? LSM303AGR_XL_ODR_1Hz
 800322e:	687a      	ldr	r2, [r7, #4]
 8003230:	f882 302a 	strb.w	r3, [r2, #42]	; 0x2a
                  : (Odr <=   50.0f) ? LSM303AGR_XL_ODR_50Hz
                  : (Odr <=  100.0f) ? LSM303AGR_XL_ODR_100Hz
                  : (Odr <=  200.0f) ? LSM303AGR_XL_ODR_200Hz
                  :                    LSM303AGR_XL_ODR_400Hz;

  return LSM303AGR_OK;
 8003234:	2300      	movs	r3, #0
}
 8003236:	4618      	mov	r0, r3
 8003238:	370c      	adds	r7, #12
 800323a:	46bd      	mov	sp, r7
 800323c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003240:	4770      	bx	lr
 8003242:	bf00      	nop
 8003244:	42480000 	.word	0x42480000
 8003248:	42c80000 	.word	0x42c80000
 800324c:	43480000 	.word	0x43480000

08003250 <ReadAccRegWrap>:
 * @param  pData the stored data pointer
 * @param  Length the length
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t ReadAccRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 8003250:	b590      	push	{r4, r7, lr}
 8003252:	b087      	sub	sp, #28
 8003254:	af00      	add	r7, sp, #0
 8003256:	60f8      	str	r0, [r7, #12]
 8003258:	607a      	str	r2, [r7, #4]
 800325a:	461a      	mov	r2, r3
 800325c:	460b      	mov	r3, r1
 800325e:	72fb      	strb	r3, [r7, #11]
 8003260:	4613      	mov	r3, r2
 8003262:	813b      	strh	r3, [r7, #8]
  LSM303AGR_ACC_Object_t *pObj = (LSM303AGR_ACC_Object_t *)Handle;
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	617b      	str	r3, [r7, #20]

  if (pObj->IO.BusType == LSM303AGR_I2C_BUS) /* I2C */
 8003268:	697b      	ldr	r3, [r7, #20]
 800326a:	689b      	ldr	r3, [r3, #8]
 800326c:	2b00      	cmp	r3, #0
 800326e:	d10e      	bne.n	800328e <ReadAccRegWrap+0x3e>
  {
    /* Enable Multi-byte read */
    return pObj->IO.ReadReg(pObj->IO.Address, (Reg | 0x80U), pData, Length);
 8003270:	697b      	ldr	r3, [r7, #20]
 8003272:	695c      	ldr	r4, [r3, #20]
 8003274:	697b      	ldr	r3, [r7, #20]
 8003276:	7b1b      	ldrb	r3, [r3, #12]
 8003278:	b298      	uxth	r0, r3
 800327a:	7afb      	ldrb	r3, [r7, #11]
 800327c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003280:	b2db      	uxtb	r3, r3
 8003282:	b299      	uxth	r1, r3
 8003284:	893b      	ldrh	r3, [r7, #8]
 8003286:	687a      	ldr	r2, [r7, #4]
 8003288:	47a0      	blx	r4
 800328a:	4603      	mov	r3, r0
 800328c:	e00d      	b.n	80032aa <ReadAccRegWrap+0x5a>
  }
  else   /* SPI 3-Wires */
  {
    /* Enable Multi-byte read */
    return pObj->IO.ReadReg(pObj->IO.Address, (Reg | 0x40U), pData, Length);
 800328e:	697b      	ldr	r3, [r7, #20]
 8003290:	695c      	ldr	r4, [r3, #20]
 8003292:	697b      	ldr	r3, [r7, #20]
 8003294:	7b1b      	ldrb	r3, [r3, #12]
 8003296:	b298      	uxth	r0, r3
 8003298:	7afb      	ldrb	r3, [r7, #11]
 800329a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800329e:	b2db      	uxtb	r3, r3
 80032a0:	b299      	uxth	r1, r3
 80032a2:	893b      	ldrh	r3, [r7, #8]
 80032a4:	687a      	ldr	r2, [r7, #4]
 80032a6:	47a0      	blx	r4
 80032a8:	4603      	mov	r3, r0
  }
}
 80032aa:	4618      	mov	r0, r3
 80032ac:	371c      	adds	r7, #28
 80032ae:	46bd      	mov	sp, r7
 80032b0:	bd90      	pop	{r4, r7, pc}

080032b2 <WriteAccRegWrap>:
 * @param  pData the stored data pointer
 * @param  Length the length
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t WriteAccRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 80032b2:	b590      	push	{r4, r7, lr}
 80032b4:	b087      	sub	sp, #28
 80032b6:	af00      	add	r7, sp, #0
 80032b8:	60f8      	str	r0, [r7, #12]
 80032ba:	607a      	str	r2, [r7, #4]
 80032bc:	461a      	mov	r2, r3
 80032be:	460b      	mov	r3, r1
 80032c0:	72fb      	strb	r3, [r7, #11]
 80032c2:	4613      	mov	r3, r2
 80032c4:	813b      	strh	r3, [r7, #8]
  LSM303AGR_ACC_Object_t *pObj = (LSM303AGR_ACC_Object_t *)Handle;
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	617b      	str	r3, [r7, #20]

  if (pObj->IO.BusType == LSM303AGR_I2C_BUS) /* I2C */
 80032ca:	697b      	ldr	r3, [r7, #20]
 80032cc:	689b      	ldr	r3, [r3, #8]
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d10e      	bne.n	80032f0 <WriteAccRegWrap+0x3e>
  {
    /* Enable Multi-byte write */
    return pObj->IO.WriteReg(pObj->IO.Address, (Reg | 0x80U), pData, Length);
 80032d2:	697b      	ldr	r3, [r7, #20]
 80032d4:	691c      	ldr	r4, [r3, #16]
 80032d6:	697b      	ldr	r3, [r7, #20]
 80032d8:	7b1b      	ldrb	r3, [r3, #12]
 80032da:	b298      	uxth	r0, r3
 80032dc:	7afb      	ldrb	r3, [r7, #11]
 80032de:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80032e2:	b2db      	uxtb	r3, r3
 80032e4:	b299      	uxth	r1, r3
 80032e6:	893b      	ldrh	r3, [r7, #8]
 80032e8:	687a      	ldr	r2, [r7, #4]
 80032ea:	47a0      	blx	r4
 80032ec:	4603      	mov	r3, r0
 80032ee:	e00d      	b.n	800330c <WriteAccRegWrap+0x5a>
  }
  else   /* SPI 3-Wires */
  {
    /* Enable Multi-byte write */
    return pObj->IO.WriteReg(pObj->IO.Address, (Reg | 0x40U), pData, Length);
 80032f0:	697b      	ldr	r3, [r7, #20]
 80032f2:	691c      	ldr	r4, [r3, #16]
 80032f4:	697b      	ldr	r3, [r7, #20]
 80032f6:	7b1b      	ldrb	r3, [r3, #12]
 80032f8:	b298      	uxth	r0, r3
 80032fa:	7afb      	ldrb	r3, [r7, #11]
 80032fc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003300:	b2db      	uxtb	r3, r3
 8003302:	b299      	uxth	r1, r3
 8003304:	893b      	ldrh	r3, [r7, #8]
 8003306:	687a      	ldr	r2, [r7, #4]
 8003308:	47a0      	blx	r4
 800330a:	4603      	mov	r3, r0
  }
}
 800330c:	4618      	mov	r0, r3
 800330e:	371c      	adds	r7, #28
 8003310:	46bd      	mov	sp, r7
 8003312:	bd90      	pop	{r4, r7, pc}

08003314 <ReadMagRegWrap>:
 * @param  pData the stored data pointer
 * @param  Length the length
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t ReadMagRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 8003314:	b590      	push	{r4, r7, lr}
 8003316:	b087      	sub	sp, #28
 8003318:	af00      	add	r7, sp, #0
 800331a:	60f8      	str	r0, [r7, #12]
 800331c:	607a      	str	r2, [r7, #4]
 800331e:	461a      	mov	r2, r3
 8003320:	460b      	mov	r3, r1
 8003322:	72fb      	strb	r3, [r7, #11]
 8003324:	4613      	mov	r3, r2
 8003326:	813b      	strh	r3, [r7, #8]
  LSM303AGR_MAG_Object_t *pObj = (LSM303AGR_MAG_Object_t *)Handle;
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	617b      	str	r3, [r7, #20]

  if (pObj->IO.BusType == LSM303AGR_I2C_BUS) /* I2C */
 800332c:	697b      	ldr	r3, [r7, #20]
 800332e:	689b      	ldr	r3, [r3, #8]
 8003330:	2b00      	cmp	r3, #0
 8003332:	d10e      	bne.n	8003352 <ReadMagRegWrap+0x3e>
  {
    /* Enable Multi-byte read */
    return pObj->IO.ReadReg(pObj->IO.Address, (Reg | 0x80U), pData, Length);
 8003334:	697b      	ldr	r3, [r7, #20]
 8003336:	695c      	ldr	r4, [r3, #20]
 8003338:	697b      	ldr	r3, [r7, #20]
 800333a:	7b1b      	ldrb	r3, [r3, #12]
 800333c:	b298      	uxth	r0, r3
 800333e:	7afb      	ldrb	r3, [r7, #11]
 8003340:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003344:	b2db      	uxtb	r3, r3
 8003346:	b299      	uxth	r1, r3
 8003348:	893b      	ldrh	r3, [r7, #8]
 800334a:	687a      	ldr	r2, [r7, #4]
 800334c:	47a0      	blx	r4
 800334e:	4603      	mov	r3, r0
 8003350:	e00d      	b.n	800336e <ReadMagRegWrap+0x5a>
  }
  else   /* SPI 3-Wires */
  {
    /* Enable Multi-byte read */
    return pObj->IO.ReadReg(pObj->IO.Address, (Reg | 0x40U), pData, Length);
 8003352:	697b      	ldr	r3, [r7, #20]
 8003354:	695c      	ldr	r4, [r3, #20]
 8003356:	697b      	ldr	r3, [r7, #20]
 8003358:	7b1b      	ldrb	r3, [r3, #12]
 800335a:	b298      	uxth	r0, r3
 800335c:	7afb      	ldrb	r3, [r7, #11]
 800335e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003362:	b2db      	uxtb	r3, r3
 8003364:	b299      	uxth	r1, r3
 8003366:	893b      	ldrh	r3, [r7, #8]
 8003368:	687a      	ldr	r2, [r7, #4]
 800336a:	47a0      	blx	r4
 800336c:	4603      	mov	r3, r0
  }
}
 800336e:	4618      	mov	r0, r3
 8003370:	371c      	adds	r7, #28
 8003372:	46bd      	mov	sp, r7
 8003374:	bd90      	pop	{r4, r7, pc}

08003376 <WriteMagRegWrap>:
 * @param  pData the stored data pointer
 * @param  Length the length
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t WriteMagRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 8003376:	b590      	push	{r4, r7, lr}
 8003378:	b087      	sub	sp, #28
 800337a:	af00      	add	r7, sp, #0
 800337c:	60f8      	str	r0, [r7, #12]
 800337e:	607a      	str	r2, [r7, #4]
 8003380:	461a      	mov	r2, r3
 8003382:	460b      	mov	r3, r1
 8003384:	72fb      	strb	r3, [r7, #11]
 8003386:	4613      	mov	r3, r2
 8003388:	813b      	strh	r3, [r7, #8]
  LSM303AGR_MAG_Object_t *pObj = (LSM303AGR_MAG_Object_t *)Handle;
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	617b      	str	r3, [r7, #20]

  if (pObj->IO.BusType == LSM303AGR_I2C_BUS) /* I2C */
 800338e:	697b      	ldr	r3, [r7, #20]
 8003390:	689b      	ldr	r3, [r3, #8]
 8003392:	2b00      	cmp	r3, #0
 8003394:	d10e      	bne.n	80033b4 <WriteMagRegWrap+0x3e>
  {
    /* Enable Multi-byte write */
    return pObj->IO.WriteReg(pObj->IO.Address, (Reg | 0x80U), pData, Length);
 8003396:	697b      	ldr	r3, [r7, #20]
 8003398:	691c      	ldr	r4, [r3, #16]
 800339a:	697b      	ldr	r3, [r7, #20]
 800339c:	7b1b      	ldrb	r3, [r3, #12]
 800339e:	b298      	uxth	r0, r3
 80033a0:	7afb      	ldrb	r3, [r7, #11]
 80033a2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80033a6:	b2db      	uxtb	r3, r3
 80033a8:	b299      	uxth	r1, r3
 80033aa:	893b      	ldrh	r3, [r7, #8]
 80033ac:	687a      	ldr	r2, [r7, #4]
 80033ae:	47a0      	blx	r4
 80033b0:	4603      	mov	r3, r0
 80033b2:	e00d      	b.n	80033d0 <WriteMagRegWrap+0x5a>
  }
  else   /* SPI 3-Wires */
  {
    /* Enable Multi-byte write */
    return pObj->IO.WriteReg(pObj->IO.Address, (Reg | 0x40U), pData, Length);
 80033b4:	697b      	ldr	r3, [r7, #20]
 80033b6:	691c      	ldr	r4, [r3, #16]
 80033b8:	697b      	ldr	r3, [r7, #20]
 80033ba:	7b1b      	ldrb	r3, [r3, #12]
 80033bc:	b298      	uxth	r0, r3
 80033be:	7afb      	ldrb	r3, [r7, #11]
 80033c0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80033c4:	b2db      	uxtb	r3, r3
 80033c6:	b299      	uxth	r1, r3
 80033c8:	893b      	ldrh	r3, [r7, #8]
 80033ca:	687a      	ldr	r2, [r7, #4]
 80033cc:	47a0      	blx	r4
 80033ce:	4603      	mov	r3, r0
  }
}
 80033d0:	4618      	mov	r0, r3
 80033d2:	371c      	adds	r7, #28
 80033d4:	46bd      	mov	sp, r7
 80033d6:	bd90      	pop	{r4, r7, pc}

080033d8 <lsm303agr_read_reg>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm303agr_read_reg(stmdev_ctx_t* ctx, uint8_t reg, uint8_t* data,
                         uint16_t len)
{
 80033d8:	b590      	push	{r4, r7, lr}
 80033da:	b087      	sub	sp, #28
 80033dc:	af00      	add	r7, sp, #0
 80033de:	60f8      	str	r0, [r7, #12]
 80033e0:	607a      	str	r2, [r7, #4]
 80033e2:	461a      	mov	r2, r3
 80033e4:	460b      	mov	r3, r1
 80033e6:	72fb      	strb	r3, [r7, #11]
 80033e8:	4613      	mov	r3, r2
 80033ea:	813b      	strh	r3, [r7, #8]
  int32_t ret;
  ret = ctx->read_reg(ctx->handle, reg, data, len);
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	685c      	ldr	r4, [r3, #4]
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	6898      	ldr	r0, [r3, #8]
 80033f4:	893b      	ldrh	r3, [r7, #8]
 80033f6:	7af9      	ldrb	r1, [r7, #11]
 80033f8:	687a      	ldr	r2, [r7, #4]
 80033fa:	47a0      	blx	r4
 80033fc:	6178      	str	r0, [r7, #20]
  return ret;
 80033fe:	697b      	ldr	r3, [r7, #20]
}
 8003400:	4618      	mov	r0, r3
 8003402:	371c      	adds	r7, #28
 8003404:	46bd      	mov	sp, r7
 8003406:	bd90      	pop	{r4, r7, pc}

08003408 <lsm303agr_write_reg>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm303agr_write_reg(stmdev_ctx_t* ctx, uint8_t reg, uint8_t* data,
                          uint16_t len)
{
 8003408:	b590      	push	{r4, r7, lr}
 800340a:	b087      	sub	sp, #28
 800340c:	af00      	add	r7, sp, #0
 800340e:	60f8      	str	r0, [r7, #12]
 8003410:	607a      	str	r2, [r7, #4]
 8003412:	461a      	mov	r2, r3
 8003414:	460b      	mov	r3, r1
 8003416:	72fb      	strb	r3, [r7, #11]
 8003418:	4613      	mov	r3, r2
 800341a:	813b      	strh	r3, [r7, #8]
  int32_t ret;
  ret = ctx->write_reg(ctx->handle, reg, data, len);
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	681c      	ldr	r4, [r3, #0]
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	6898      	ldr	r0, [r3, #8]
 8003424:	893b      	ldrh	r3, [r7, #8]
 8003426:	7af9      	ldrb	r1, [r7, #11]
 8003428:	687a      	ldr	r2, [r7, #4]
 800342a:	47a0      	blx	r4
 800342c:	6178      	str	r0, [r7, #20]
  return ret;
 800342e:	697b      	ldr	r3, [r7, #20]
}
 8003430:	4618      	mov	r0, r3
 8003432:	371c      	adds	r7, #28
 8003434:	46bd      	mov	sp, r7
 8003436:	bd90      	pop	{r4, r7, pc}

08003438 <lsm303agr_xl_operating_mode_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm303agr_xl_operating_mode_get(stmdev_ctx_t *ctx,
                                        lsm303agr_op_md_a_t *val)
{
 8003438:	b580      	push	{r7, lr}
 800343a:	b086      	sub	sp, #24
 800343c:	af00      	add	r7, sp, #0
 800343e:	6078      	str	r0, [r7, #4]
 8003440:	6039      	str	r1, [r7, #0]
  lsm303agr_ctrl_reg4_a_t ctrl_reg4_a;
  lsm303agr_ctrl_reg1_a_t ctrl_reg1_a;
  int32_t ret;
  
  ret = lsm303agr_read_reg(ctx, LSM303AGR_CTRL_REG1_A,
 8003442:	f107 020c 	add.w	r2, r7, #12
 8003446:	2301      	movs	r3, #1
 8003448:	2120      	movs	r1, #32
 800344a:	6878      	ldr	r0, [r7, #4]
 800344c:	f7ff ffc4 	bl	80033d8 <lsm303agr_read_reg>
 8003450:	6178      	str	r0, [r7, #20]
                           (uint8_t*)&ctrl_reg1_a, 1);
  if(ret == 0){
 8003452:	697b      	ldr	r3, [r7, #20]
 8003454:	2b00      	cmp	r3, #0
 8003456:	d107      	bne.n	8003468 <lsm303agr_xl_operating_mode_get+0x30>
    ret = lsm303agr_read_reg(ctx, LSM303AGR_CTRL_REG4_A,
 8003458:	f107 0210 	add.w	r2, r7, #16
 800345c:	2301      	movs	r3, #1
 800345e:	2123      	movs	r1, #35	; 0x23
 8003460:	6878      	ldr	r0, [r7, #4]
 8003462:	f7ff ffb9 	bl	80033d8 <lsm303agr_read_reg>
 8003466:	6178      	str	r0, [r7, #20]
                             (uint8_t*)&ctrl_reg4_a, 1);
  }

  if ( ctrl_reg1_a.lpen != PROPERTY_DISABLE ){
 8003468:	7b3b      	ldrb	r3, [r7, #12]
 800346a:	f003 0308 	and.w	r3, r3, #8
 800346e:	b2db      	uxtb	r3, r3
 8003470:	2b00      	cmp	r3, #0
 8003472:	d003      	beq.n	800347c <lsm303agr_xl_operating_mode_get+0x44>
    *val = LSM303AGR_LP_8bit;
 8003474:	683b      	ldr	r3, [r7, #0]
 8003476:	2202      	movs	r2, #2
 8003478:	701a      	strb	r2, [r3, #0]
 800347a:	e00c      	b.n	8003496 <lsm303agr_xl_operating_mode_get+0x5e>
  } else if (ctrl_reg4_a.hr  != PROPERTY_DISABLE ) {
 800347c:	7c3b      	ldrb	r3, [r7, #16]
 800347e:	f003 0308 	and.w	r3, r3, #8
 8003482:	b2db      	uxtb	r3, r3
 8003484:	2b00      	cmp	r3, #0
 8003486:	d003      	beq.n	8003490 <lsm303agr_xl_operating_mode_get+0x58>
    *val = LSM303AGR_HR_12bit;
 8003488:	683b      	ldr	r3, [r7, #0]
 800348a:	2200      	movs	r2, #0
 800348c:	701a      	strb	r2, [r3, #0]
 800348e:	e002      	b.n	8003496 <lsm303agr_xl_operating_mode_get+0x5e>
  } else{
    *val = LSM303AGR_NM_10bit;
 8003490:	683b      	ldr	r3, [r7, #0]
 8003492:	2201      	movs	r2, #1
 8003494:	701a      	strb	r2, [r3, #0]
  }

  return ret;
 8003496:	697b      	ldr	r3, [r7, #20]
}
 8003498:	4618      	mov	r0, r3
 800349a:	3718      	adds	r7, #24
 800349c:	46bd      	mov	sp, r7
 800349e:	bd80      	pop	{r7, pc}

080034a0 <lsm303agr_xl_data_rate_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm303agr_xl_data_rate_set(stmdev_ctx_t *ctx,
                                   lsm303agr_odr_a_t val)
{
 80034a0:	b580      	push	{r7, lr}
 80034a2:	b084      	sub	sp, #16
 80034a4:	af00      	add	r7, sp, #0
 80034a6:	6078      	str	r0, [r7, #4]
 80034a8:	460b      	mov	r3, r1
 80034aa:	70fb      	strb	r3, [r7, #3]
  lsm303agr_ctrl_reg1_a_t ctrl_reg1_a;
  int32_t ret;

  ret = lsm303agr_read_reg(ctx, LSM303AGR_CTRL_REG1_A,
 80034ac:	f107 0208 	add.w	r2, r7, #8
 80034b0:	2301      	movs	r3, #1
 80034b2:	2120      	movs	r1, #32
 80034b4:	6878      	ldr	r0, [r7, #4]
 80034b6:	f7ff ff8f 	bl	80033d8 <lsm303agr_read_reg>
 80034ba:	60f8      	str	r0, [r7, #12]
                           (uint8_t*)&ctrl_reg1_a, 1);
  if(ret == 0){
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d10f      	bne.n	80034e2 <lsm303agr_xl_data_rate_set+0x42>
    ctrl_reg1_a.odr = (uint8_t)val;
 80034c2:	78fb      	ldrb	r3, [r7, #3]
 80034c4:	f003 030f 	and.w	r3, r3, #15
 80034c8:	b2da      	uxtb	r2, r3
 80034ca:	7a3b      	ldrb	r3, [r7, #8]
 80034cc:	f362 1307 	bfi	r3, r2, #4, #4
 80034d0:	723b      	strb	r3, [r7, #8]
   ret = lsm303agr_write_reg(ctx, LSM303AGR_CTRL_REG1_A,
 80034d2:	f107 0208 	add.w	r2, r7, #8
 80034d6:	2301      	movs	r3, #1
 80034d8:	2120      	movs	r1, #32
 80034da:	6878      	ldr	r0, [r7, #4]
 80034dc:	f7ff ff94 	bl	8003408 <lsm303agr_write_reg>
 80034e0:	60f8      	str	r0, [r7, #12]
                             (uint8_t*)&ctrl_reg1_a, 1);
  }

  return ret;
 80034e2:	68fb      	ldr	r3, [r7, #12]
}
 80034e4:	4618      	mov	r0, r3
 80034e6:	3710      	adds	r7, #16
 80034e8:	46bd      	mov	sp, r7
 80034ea:	bd80      	pop	{r7, pc}

080034ec <lsm303agr_xl_data_rate_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm303agr_xl_data_rate_get(stmdev_ctx_t *ctx,
                                   lsm303agr_odr_a_t *val)
{
 80034ec:	b580      	push	{r7, lr}
 80034ee:	b084      	sub	sp, #16
 80034f0:	af00      	add	r7, sp, #0
 80034f2:	6078      	str	r0, [r7, #4]
 80034f4:	6039      	str	r1, [r7, #0]
  lsm303agr_ctrl_reg1_a_t ctrl_reg1_a;
  int32_t ret;

  ret = lsm303agr_read_reg(ctx, LSM303AGR_CTRL_REG1_A,
 80034f6:	f107 0208 	add.w	r2, r7, #8
 80034fa:	2301      	movs	r3, #1
 80034fc:	2120      	movs	r1, #32
 80034fe:	6878      	ldr	r0, [r7, #4]
 8003500:	f7ff ff6a 	bl	80033d8 <lsm303agr_read_reg>
 8003504:	60f8      	str	r0, [r7, #12]
                           (uint8_t*)&ctrl_reg1_a, 1);

  switch (ctrl_reg1_a.odr){
 8003506:	7a3b      	ldrb	r3, [r7, #8]
 8003508:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800350c:	b2db      	uxtb	r3, r3
 800350e:	2b09      	cmp	r3, #9
 8003510:	d83e      	bhi.n	8003590 <lsm303agr_xl_data_rate_get+0xa4>
 8003512:	a201      	add	r2, pc, #4	; (adr r2, 8003518 <lsm303agr_xl_data_rate_get+0x2c>)
 8003514:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003518:	08003541 	.word	0x08003541
 800351c:	08003549 	.word	0x08003549
 8003520:	08003551 	.word	0x08003551
 8003524:	08003559 	.word	0x08003559
 8003528:	08003561 	.word	0x08003561
 800352c:	08003569 	.word	0x08003569
 8003530:	08003571 	.word	0x08003571
 8003534:	08003579 	.word	0x08003579
 8003538:	08003581 	.word	0x08003581
 800353c:	08003589 	.word	0x08003589
    case LSM303AGR_XL_POWER_DOWN:
      *val = LSM303AGR_XL_POWER_DOWN;
 8003540:	683b      	ldr	r3, [r7, #0]
 8003542:	2200      	movs	r2, #0
 8003544:	701a      	strb	r2, [r3, #0]
      break;
 8003546:	e027      	b.n	8003598 <lsm303agr_xl_data_rate_get+0xac>
    case LSM303AGR_XL_ODR_1Hz:
      *val = LSM303AGR_XL_ODR_1Hz;
 8003548:	683b      	ldr	r3, [r7, #0]
 800354a:	2201      	movs	r2, #1
 800354c:	701a      	strb	r2, [r3, #0]
      break;
 800354e:	e023      	b.n	8003598 <lsm303agr_xl_data_rate_get+0xac>
    case LSM303AGR_XL_ODR_10Hz:
      *val = LSM303AGR_XL_ODR_10Hz;
 8003550:	683b      	ldr	r3, [r7, #0]
 8003552:	2202      	movs	r2, #2
 8003554:	701a      	strb	r2, [r3, #0]
      break;
 8003556:	e01f      	b.n	8003598 <lsm303agr_xl_data_rate_get+0xac>
    case LSM303AGR_XL_ODR_25Hz:
      *val = LSM303AGR_XL_ODR_25Hz;
 8003558:	683b      	ldr	r3, [r7, #0]
 800355a:	2203      	movs	r2, #3
 800355c:	701a      	strb	r2, [r3, #0]
      break;
 800355e:	e01b      	b.n	8003598 <lsm303agr_xl_data_rate_get+0xac>
    case LSM303AGR_XL_ODR_50Hz:
      *val = LSM303AGR_XL_ODR_50Hz;
 8003560:	683b      	ldr	r3, [r7, #0]
 8003562:	2204      	movs	r2, #4
 8003564:	701a      	strb	r2, [r3, #0]
      break;
 8003566:	e017      	b.n	8003598 <lsm303agr_xl_data_rate_get+0xac>
    case LSM303AGR_XL_ODR_100Hz:
      *val = LSM303AGR_XL_ODR_100Hz;
 8003568:	683b      	ldr	r3, [r7, #0]
 800356a:	2205      	movs	r2, #5
 800356c:	701a      	strb	r2, [r3, #0]
      break;
 800356e:	e013      	b.n	8003598 <lsm303agr_xl_data_rate_get+0xac>
    case LSM303AGR_XL_ODR_200Hz:
      *val = LSM303AGR_XL_ODR_200Hz;
 8003570:	683b      	ldr	r3, [r7, #0]
 8003572:	2206      	movs	r2, #6
 8003574:	701a      	strb	r2, [r3, #0]
      break;
 8003576:	e00f      	b.n	8003598 <lsm303agr_xl_data_rate_get+0xac>
    case LSM303AGR_XL_ODR_400Hz:
      *val = LSM303AGR_XL_ODR_400Hz;
 8003578:	683b      	ldr	r3, [r7, #0]
 800357a:	2207      	movs	r2, #7
 800357c:	701a      	strb	r2, [r3, #0]
      break;
 800357e:	e00b      	b.n	8003598 <lsm303agr_xl_data_rate_get+0xac>
    case LSM303AGR_XL_ODR_1kHz620_LP:
      *val = LSM303AGR_XL_ODR_1kHz620_LP;
 8003580:	683b      	ldr	r3, [r7, #0]
 8003582:	2208      	movs	r2, #8
 8003584:	701a      	strb	r2, [r3, #0]
      break;
 8003586:	e007      	b.n	8003598 <lsm303agr_xl_data_rate_get+0xac>
    case LSM303AGR_XL_ODR_1kHz344_NM_HP_5kHz376_LP:
      *val = LSM303AGR_XL_ODR_1kHz344_NM_HP_5kHz376_LP;
 8003588:	683b      	ldr	r3, [r7, #0]
 800358a:	2209      	movs	r2, #9
 800358c:	701a      	strb	r2, [r3, #0]
      break;
 800358e:	e003      	b.n	8003598 <lsm303agr_xl_data_rate_get+0xac>
    default:
      *val = LSM303AGR_XL_POWER_DOWN;
 8003590:	683b      	ldr	r3, [r7, #0]
 8003592:	2200      	movs	r2, #0
 8003594:	701a      	strb	r2, [r3, #0]
      break;
 8003596:	bf00      	nop
  }

  return ret;
 8003598:	68fb      	ldr	r3, [r7, #12]
}
 800359a:	4618      	mov	r0, r3
 800359c:	3710      	adds	r7, #16
 800359e:	46bd      	mov	sp, r7
 80035a0:	bd80      	pop	{r7, pc}
 80035a2:	bf00      	nop

080035a4 <lsm303agr_xl_full_scale_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm303agr_xl_full_scale_set(stmdev_ctx_t *ctx,
                                    lsm303agr_fs_a_t val)
{
 80035a4:	b580      	push	{r7, lr}
 80035a6:	b084      	sub	sp, #16
 80035a8:	af00      	add	r7, sp, #0
 80035aa:	6078      	str	r0, [r7, #4]
 80035ac:	460b      	mov	r3, r1
 80035ae:	70fb      	strb	r3, [r7, #3]
  lsm303agr_ctrl_reg4_a_t ctrl_reg4_a;
  int32_t ret;

  ret = lsm303agr_read_reg(ctx, LSM303AGR_CTRL_REG4_A,
 80035b0:	f107 0208 	add.w	r2, r7, #8
 80035b4:	2301      	movs	r3, #1
 80035b6:	2123      	movs	r1, #35	; 0x23
 80035b8:	6878      	ldr	r0, [r7, #4]
 80035ba:	f7ff ff0d 	bl	80033d8 <lsm303agr_read_reg>
 80035be:	60f8      	str	r0, [r7, #12]
                           (uint8_t*)&ctrl_reg4_a, 1);
  if(ret == 0){
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d10f      	bne.n	80035e6 <lsm303agr_xl_full_scale_set+0x42>
    ctrl_reg4_a.fs = (uint8_t)val;
 80035c6:	78fb      	ldrb	r3, [r7, #3]
 80035c8:	f003 0303 	and.w	r3, r3, #3
 80035cc:	b2da      	uxtb	r2, r3
 80035ce:	7a3b      	ldrb	r3, [r7, #8]
 80035d0:	f362 1305 	bfi	r3, r2, #4, #2
 80035d4:	723b      	strb	r3, [r7, #8]
    ret = lsm303agr_write_reg(ctx, LSM303AGR_CTRL_REG4_A,
 80035d6:	f107 0208 	add.w	r2, r7, #8
 80035da:	2301      	movs	r3, #1
 80035dc:	2123      	movs	r1, #35	; 0x23
 80035de:	6878      	ldr	r0, [r7, #4]
 80035e0:	f7ff ff12 	bl	8003408 <lsm303agr_write_reg>
 80035e4:	60f8      	str	r0, [r7, #12]
                              (uint8_t*)&ctrl_reg4_a, 1);
  }

  return ret;
 80035e6:	68fb      	ldr	r3, [r7, #12]
}
 80035e8:	4618      	mov	r0, r3
 80035ea:	3710      	adds	r7, #16
 80035ec:	46bd      	mov	sp, r7
 80035ee:	bd80      	pop	{r7, pc}

080035f0 <lsm303agr_xl_full_scale_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm303agr_xl_full_scale_get(stmdev_ctx_t *ctx,
                                    lsm303agr_fs_a_t *val)
{
 80035f0:	b580      	push	{r7, lr}
 80035f2:	b084      	sub	sp, #16
 80035f4:	af00      	add	r7, sp, #0
 80035f6:	6078      	str	r0, [r7, #4]
 80035f8:	6039      	str	r1, [r7, #0]
  lsm303agr_ctrl_reg4_a_t ctrl_reg4_a;
  int32_t ret;

  ret = lsm303agr_read_reg(ctx, LSM303AGR_CTRL_REG4_A,
 80035fa:	f107 0208 	add.w	r2, r7, #8
 80035fe:	2301      	movs	r3, #1
 8003600:	2123      	movs	r1, #35	; 0x23
 8003602:	6878      	ldr	r0, [r7, #4]
 8003604:	f7ff fee8 	bl	80033d8 <lsm303agr_read_reg>
 8003608:	60f8      	str	r0, [r7, #12]
                           (uint8_t*)&ctrl_reg4_a, 1);

  switch (ctrl_reg4_a.fs){
 800360a:	7a3b      	ldrb	r3, [r7, #8]
 800360c:	f3c3 1301 	ubfx	r3, r3, #4, #2
 8003610:	b2db      	uxtb	r3, r3
 8003612:	2b03      	cmp	r3, #3
 8003614:	d81a      	bhi.n	800364c <lsm303agr_xl_full_scale_get+0x5c>
 8003616:	a201      	add	r2, pc, #4	; (adr r2, 800361c <lsm303agr_xl_full_scale_get+0x2c>)
 8003618:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800361c:	0800362d 	.word	0x0800362d
 8003620:	08003635 	.word	0x08003635
 8003624:	0800363d 	.word	0x0800363d
 8003628:	08003645 	.word	0x08003645
    case LSM303AGR_2g:
      *val = LSM303AGR_2g;
 800362c:	683b      	ldr	r3, [r7, #0]
 800362e:	2200      	movs	r2, #0
 8003630:	701a      	strb	r2, [r3, #0]
      break;
 8003632:	e00f      	b.n	8003654 <lsm303agr_xl_full_scale_get+0x64>
    case LSM303AGR_4g:
      *val = LSM303AGR_4g;
 8003634:	683b      	ldr	r3, [r7, #0]
 8003636:	2201      	movs	r2, #1
 8003638:	701a      	strb	r2, [r3, #0]
      break;
 800363a:	e00b      	b.n	8003654 <lsm303agr_xl_full_scale_get+0x64>
    case LSM303AGR_8g:
      *val = LSM303AGR_8g;
 800363c:	683b      	ldr	r3, [r7, #0]
 800363e:	2202      	movs	r2, #2
 8003640:	701a      	strb	r2, [r3, #0]
      break;
 8003642:	e007      	b.n	8003654 <lsm303agr_xl_full_scale_get+0x64>
    case LSM303AGR_16g:
      *val = LSM303AGR_16g;
 8003644:	683b      	ldr	r3, [r7, #0]
 8003646:	2203      	movs	r2, #3
 8003648:	701a      	strb	r2, [r3, #0]
      break;
 800364a:	e003      	b.n	8003654 <lsm303agr_xl_full_scale_get+0x64>
    default:
      *val = LSM303AGR_2g;
 800364c:	683b      	ldr	r3, [r7, #0]
 800364e:	2200      	movs	r2, #0
 8003650:	701a      	strb	r2, [r3, #0]
      break;
 8003652:	bf00      	nop
  }
  return ret;
 8003654:	68fb      	ldr	r3, [r7, #12]
}
 8003656:	4618      	mov	r0, r3
 8003658:	3710      	adds	r7, #16
 800365a:	46bd      	mov	sp, r7
 800365c:	bd80      	pop	{r7, pc}
 800365e:	bf00      	nop

08003660 <lsm303agr_xl_block_data_update_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm303agr_xl_block_data_update_set(stmdev_ctx_t *ctx,
                                           uint8_t val)
{
 8003660:	b580      	push	{r7, lr}
 8003662:	b084      	sub	sp, #16
 8003664:	af00      	add	r7, sp, #0
 8003666:	6078      	str	r0, [r7, #4]
 8003668:	460b      	mov	r3, r1
 800366a:	70fb      	strb	r3, [r7, #3]
  lsm303agr_ctrl_reg4_a_t ctrl_reg4_a;
  int32_t ret;

  ret = lsm303agr_read_reg(ctx, LSM303AGR_CTRL_REG4_A,
 800366c:	f107 0208 	add.w	r2, r7, #8
 8003670:	2301      	movs	r3, #1
 8003672:	2123      	movs	r1, #35	; 0x23
 8003674:	6878      	ldr	r0, [r7, #4]
 8003676:	f7ff feaf 	bl	80033d8 <lsm303agr_read_reg>
 800367a:	60f8      	str	r0, [r7, #12]
                           (uint8_t*)&ctrl_reg4_a, 1);
  if(ret == 0){
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	2b00      	cmp	r3, #0
 8003680:	d10f      	bne.n	80036a2 <lsm303agr_xl_block_data_update_set+0x42>
    ctrl_reg4_a.bdu = (uint8_t)val;
 8003682:	78fb      	ldrb	r3, [r7, #3]
 8003684:	f003 0301 	and.w	r3, r3, #1
 8003688:	b2da      	uxtb	r2, r3
 800368a:	7a3b      	ldrb	r3, [r7, #8]
 800368c:	f362 13c7 	bfi	r3, r2, #7, #1
 8003690:	723b      	strb	r3, [r7, #8]
    ret = lsm303agr_write_reg(ctx, LSM303AGR_CTRL_REG4_A,
 8003692:	f107 0208 	add.w	r2, r7, #8
 8003696:	2301      	movs	r3, #1
 8003698:	2123      	movs	r1, #35	; 0x23
 800369a:	6878      	ldr	r0, [r7, #4]
 800369c:	f7ff feb4 	bl	8003408 <lsm303agr_write_reg>
 80036a0:	60f8      	str	r0, [r7, #12]
                              (uint8_t*)&ctrl_reg4_a, 1);
  }

  return ret;
 80036a2:	68fb      	ldr	r3, [r7, #12]
}
 80036a4:	4618      	mov	r0, r3
 80036a6:	3710      	adds	r7, #16
 80036a8:	46bd      	mov	sp, r7
 80036aa:	bd80      	pop	{r7, pc}

080036ac <lsm303agr_acceleration_raw_get>:
  * @param  buff   Buffer that stores data read.(ptr)
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm303agr_acceleration_raw_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 80036ac:	b580      	push	{r7, lr}
 80036ae:	b084      	sub	sp, #16
 80036b0:	af00      	add	r7, sp, #0
 80036b2:	6078      	str	r0, [r7, #4]
 80036b4:	6039      	str	r1, [r7, #0]
  int32_t ret;
  ret = lsm303agr_read_reg(ctx, LSM303AGR_OUT_X_L_A, buff, 6);
 80036b6:	2306      	movs	r3, #6
 80036b8:	683a      	ldr	r2, [r7, #0]
 80036ba:	2128      	movs	r1, #40	; 0x28
 80036bc:	6878      	ldr	r0, [r7, #4]
 80036be:	f7ff fe8b 	bl	80033d8 <lsm303agr_read_reg>
 80036c2:	60f8      	str	r0, [r7, #12]
  return ret;
 80036c4:	68fb      	ldr	r3, [r7, #12]
}
 80036c6:	4618      	mov	r0, r3
 80036c8:	3710      	adds	r7, #16
 80036ca:	46bd      	mov	sp, r7
 80036cc:	bd80      	pop	{r7, pc}

080036ce <lsm303agr_mag_operating_mode_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm303agr_mag_operating_mode_set(stmdev_ctx_t *ctx,
                                         lsm303agr_md_m_t val)
{
 80036ce:	b580      	push	{r7, lr}
 80036d0:	b084      	sub	sp, #16
 80036d2:	af00      	add	r7, sp, #0
 80036d4:	6078      	str	r0, [r7, #4]
 80036d6:	460b      	mov	r3, r1
 80036d8:	70fb      	strb	r3, [r7, #3]
  lsm303agr_cfg_reg_a_m_t cfg_reg_a_m;
  int32_t ret;

  ret = lsm303agr_read_reg(ctx, LSM303AGR_CFG_REG_A_M,
 80036da:	f107 0208 	add.w	r2, r7, #8
 80036de:	2301      	movs	r3, #1
 80036e0:	2160      	movs	r1, #96	; 0x60
 80036e2:	6878      	ldr	r0, [r7, #4]
 80036e4:	f7ff fe78 	bl	80033d8 <lsm303agr_read_reg>
 80036e8:	60f8      	str	r0, [r7, #12]
                           (uint8_t*)&cfg_reg_a_m, 1);
  if(ret == 0){
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d10f      	bne.n	8003710 <lsm303agr_mag_operating_mode_set+0x42>
    cfg_reg_a_m.md = (uint8_t)val;
 80036f0:	78fb      	ldrb	r3, [r7, #3]
 80036f2:	f003 0303 	and.w	r3, r3, #3
 80036f6:	b2da      	uxtb	r2, r3
 80036f8:	7a3b      	ldrb	r3, [r7, #8]
 80036fa:	f362 0301 	bfi	r3, r2, #0, #2
 80036fe:	723b      	strb	r3, [r7, #8]
    ret = lsm303agr_write_reg(ctx, LSM303AGR_CFG_REG_A_M,
 8003700:	f107 0208 	add.w	r2, r7, #8
 8003704:	2301      	movs	r3, #1
 8003706:	2160      	movs	r1, #96	; 0x60
 8003708:	6878      	ldr	r0, [r7, #4]
 800370a:	f7ff fe7d 	bl	8003408 <lsm303agr_write_reg>
 800370e:	60f8      	str	r0, [r7, #12]
                              (uint8_t*)&cfg_reg_a_m, 1);
  }

  return ret;
 8003710:	68fb      	ldr	r3, [r7, #12]
}
 8003712:	4618      	mov	r0, r3
 8003714:	3710      	adds	r7, #16
 8003716:	46bd      	mov	sp, r7
 8003718:	bd80      	pop	{r7, pc}

0800371a <lsm303agr_mag_data_rate_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm303agr_mag_data_rate_set(stmdev_ctx_t *ctx,
                                    lsm303agr_mg_odr_m_t val)
{
 800371a:	b580      	push	{r7, lr}
 800371c:	b084      	sub	sp, #16
 800371e:	af00      	add	r7, sp, #0
 8003720:	6078      	str	r0, [r7, #4]
 8003722:	460b      	mov	r3, r1
 8003724:	70fb      	strb	r3, [r7, #3]
  lsm303agr_cfg_reg_a_m_t cfg_reg_a_m;
  int32_t ret;

  ret = lsm303agr_read_reg(ctx, LSM303AGR_CFG_REG_A_M,
 8003726:	f107 0208 	add.w	r2, r7, #8
 800372a:	2301      	movs	r3, #1
 800372c:	2160      	movs	r1, #96	; 0x60
 800372e:	6878      	ldr	r0, [r7, #4]
 8003730:	f7ff fe52 	bl	80033d8 <lsm303agr_read_reg>
 8003734:	60f8      	str	r0, [r7, #12]
                           (uint8_t*)&cfg_reg_a_m, 1);
  if(ret == 0){
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	2b00      	cmp	r3, #0
 800373a:	d10f      	bne.n	800375c <lsm303agr_mag_data_rate_set+0x42>
    cfg_reg_a_m.odr = (uint8_t)val;
 800373c:	78fb      	ldrb	r3, [r7, #3]
 800373e:	f003 0303 	and.w	r3, r3, #3
 8003742:	b2da      	uxtb	r2, r3
 8003744:	7a3b      	ldrb	r3, [r7, #8]
 8003746:	f362 0383 	bfi	r3, r2, #2, #2
 800374a:	723b      	strb	r3, [r7, #8]
    ret = lsm303agr_write_reg(ctx, LSM303AGR_CFG_REG_A_M,
 800374c:	f107 0208 	add.w	r2, r7, #8
 8003750:	2301      	movs	r3, #1
 8003752:	2160      	movs	r1, #96	; 0x60
 8003754:	6878      	ldr	r0, [r7, #4]
 8003756:	f7ff fe57 	bl	8003408 <lsm303agr_write_reg>
 800375a:	60f8      	str	r0, [r7, #12]
                              (uint8_t*)&cfg_reg_a_m, 1);
  }

  return ret;
 800375c:	68fb      	ldr	r3, [r7, #12]
}
 800375e:	4618      	mov	r0, r3
 8003760:	3710      	adds	r7, #16
 8003762:	46bd      	mov	sp, r7
 8003764:	bd80      	pop	{r7, pc}
	...

08003768 <lsm303agr_mag_data_rate_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm303agr_mag_data_rate_get(stmdev_ctx_t *ctx,
                                    lsm303agr_mg_odr_m_t *val)
{
 8003768:	b580      	push	{r7, lr}
 800376a:	b084      	sub	sp, #16
 800376c:	af00      	add	r7, sp, #0
 800376e:	6078      	str	r0, [r7, #4]
 8003770:	6039      	str	r1, [r7, #0]
  lsm303agr_cfg_reg_a_m_t cfg_reg_a_m;
  int32_t ret;

  ret = lsm303agr_read_reg(ctx, LSM303AGR_CFG_REG_A_M,
 8003772:	f107 0208 	add.w	r2, r7, #8
 8003776:	2301      	movs	r3, #1
 8003778:	2160      	movs	r1, #96	; 0x60
 800377a:	6878      	ldr	r0, [r7, #4]
 800377c:	f7ff fe2c 	bl	80033d8 <lsm303agr_read_reg>
 8003780:	60f8      	str	r0, [r7, #12]
                           (uint8_t*)&cfg_reg_a_m, 1);

    switch (cfg_reg_a_m.odr){
 8003782:	7a3b      	ldrb	r3, [r7, #8]
 8003784:	f3c3 0381 	ubfx	r3, r3, #2, #2
 8003788:	b2db      	uxtb	r3, r3
 800378a:	2b03      	cmp	r3, #3
 800378c:	d81a      	bhi.n	80037c4 <lsm303agr_mag_data_rate_get+0x5c>
 800378e:	a201      	add	r2, pc, #4	; (adr r2, 8003794 <lsm303agr_mag_data_rate_get+0x2c>)
 8003790:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003794:	080037a5 	.word	0x080037a5
 8003798:	080037ad 	.word	0x080037ad
 800379c:	080037b5 	.word	0x080037b5
 80037a0:	080037bd 	.word	0x080037bd
    case LSM303AGR_MG_ODR_10Hz:
      *val = LSM303AGR_MG_ODR_10Hz;
 80037a4:	683b      	ldr	r3, [r7, #0]
 80037a6:	2200      	movs	r2, #0
 80037a8:	701a      	strb	r2, [r3, #0]
      break;
 80037aa:	e00f      	b.n	80037cc <lsm303agr_mag_data_rate_get+0x64>
    case LSM303AGR_MG_ODR_20Hz:
      *val = LSM303AGR_MG_ODR_20Hz;
 80037ac:	683b      	ldr	r3, [r7, #0]
 80037ae:	2201      	movs	r2, #1
 80037b0:	701a      	strb	r2, [r3, #0]
      break;
 80037b2:	e00b      	b.n	80037cc <lsm303agr_mag_data_rate_get+0x64>
    case LSM303AGR_MG_ODR_50Hz:
      *val = LSM303AGR_MG_ODR_50Hz;
 80037b4:	683b      	ldr	r3, [r7, #0]
 80037b6:	2202      	movs	r2, #2
 80037b8:	701a      	strb	r2, [r3, #0]
      break;
 80037ba:	e007      	b.n	80037cc <lsm303agr_mag_data_rate_get+0x64>
    case LSM303AGR_MG_ODR_100Hz:
      *val = LSM303AGR_MG_ODR_100Hz;
 80037bc:	683b      	ldr	r3, [r7, #0]
 80037be:	2203      	movs	r2, #3
 80037c0:	701a      	strb	r2, [r3, #0]
      break;
 80037c2:	e003      	b.n	80037cc <lsm303agr_mag_data_rate_get+0x64>
    default:
      *val = LSM303AGR_MG_ODR_10Hz;
 80037c4:	683b      	ldr	r3, [r7, #0]
 80037c6:	2200      	movs	r2, #0
 80037c8:	701a      	strb	r2, [r3, #0]
      break;
 80037ca:	bf00      	nop
  }
  return ret;
 80037cc:	68fb      	ldr	r3, [r7, #12]
}
 80037ce:	4618      	mov	r0, r3
 80037d0:	3710      	adds	r7, #16
 80037d2:	46bd      	mov	sp, r7
 80037d4:	bd80      	pop	{r7, pc}
 80037d6:	bf00      	nop

080037d8 <lsm303agr_mag_block_data_update_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm303agr_mag_block_data_update_set(stmdev_ctx_t *ctx,
                                            uint8_t val)
{
 80037d8:	b580      	push	{r7, lr}
 80037da:	b084      	sub	sp, #16
 80037dc:	af00      	add	r7, sp, #0
 80037de:	6078      	str	r0, [r7, #4]
 80037e0:	460b      	mov	r3, r1
 80037e2:	70fb      	strb	r3, [r7, #3]
  lsm303agr_cfg_reg_c_m_t cfg_reg_c_m;
  int32_t ret;

  ret = lsm303agr_read_reg(ctx, LSM303AGR_CFG_REG_C_M,
 80037e4:	f107 0208 	add.w	r2, r7, #8
 80037e8:	2301      	movs	r3, #1
 80037ea:	2162      	movs	r1, #98	; 0x62
 80037ec:	6878      	ldr	r0, [r7, #4]
 80037ee:	f7ff fdf3 	bl	80033d8 <lsm303agr_read_reg>
 80037f2:	60f8      	str	r0, [r7, #12]
                           (uint8_t*)&cfg_reg_c_m, 1);
  if(ret == 0){
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d10f      	bne.n	800381a <lsm303agr_mag_block_data_update_set+0x42>
    cfg_reg_c_m.bdu = (uint8_t)val;
 80037fa:	78fb      	ldrb	r3, [r7, #3]
 80037fc:	f003 0301 	and.w	r3, r3, #1
 8003800:	b2da      	uxtb	r2, r3
 8003802:	7a3b      	ldrb	r3, [r7, #8]
 8003804:	f362 1304 	bfi	r3, r2, #4, #1
 8003808:	723b      	strb	r3, [r7, #8]
    ret = lsm303agr_write_reg(ctx, LSM303AGR_CFG_REG_C_M,
 800380a:	f107 0208 	add.w	r2, r7, #8
 800380e:	2301      	movs	r3, #1
 8003810:	2162      	movs	r1, #98	; 0x62
 8003812:	6878      	ldr	r0, [r7, #4]
 8003814:	f7ff fdf8 	bl	8003408 <lsm303agr_write_reg>
 8003818:	60f8      	str	r0, [r7, #12]
                              (uint8_t*)&cfg_reg_c_m, 1);
  }

  return ret;
 800381a:	68fb      	ldr	r3, [r7, #12]
}
 800381c:	4618      	mov	r0, r3
 800381e:	3710      	adds	r7, #16
 8003820:	46bd      	mov	sp, r7
 8003822:	bd80      	pop	{r7, pc}

08003824 <lsm303agr_magnetic_raw_get>:
  * @param  buff   Buffer that stores data read.(ptr)
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm303agr_magnetic_raw_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 8003824:	b580      	push	{r7, lr}
 8003826:	b084      	sub	sp, #16
 8003828:	af00      	add	r7, sp, #0
 800382a:	6078      	str	r0, [r7, #4]
 800382c:	6039      	str	r1, [r7, #0]
  int32_t ret;
  ret = lsm303agr_read_reg(ctx, LSM303AGR_OUTX_L_REG_M, buff, 6);
 800382e:	2306      	movs	r3, #6
 8003830:	683a      	ldr	r2, [r7, #0]
 8003832:	2168      	movs	r1, #104	; 0x68
 8003834:	6878      	ldr	r0, [r7, #4]
 8003836:	f7ff fdcf 	bl	80033d8 <lsm303agr_read_reg>
 800383a:	60f8      	str	r0, [r7, #12]
  return ret;
 800383c:	68fb      	ldr	r3, [r7, #12]
}
 800383e:	4618      	mov	r0, r3
 8003840:	3710      	adds	r7, #16
 8003842:	46bd      	mov	sp, r7
 8003844:	bd80      	pop	{r7, pc}

08003846 <lsm303agr_xl_device_id_get>:
  * @param  buff   Buffer that stores data read.(ptr)
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm303agr_xl_device_id_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 8003846:	b580      	push	{r7, lr}
 8003848:	b084      	sub	sp, #16
 800384a:	af00      	add	r7, sp, #0
 800384c:	6078      	str	r0, [r7, #4]
 800384e:	6039      	str	r1, [r7, #0]
  int32_t ret;
  ret = lsm303agr_read_reg(ctx, LSM303AGR_WHO_AM_I_A, buff, 1);
 8003850:	2301      	movs	r3, #1
 8003852:	683a      	ldr	r2, [r7, #0]
 8003854:	210f      	movs	r1, #15
 8003856:	6878      	ldr	r0, [r7, #4]
 8003858:	f7ff fdbe 	bl	80033d8 <lsm303agr_read_reg>
 800385c:	60f8      	str	r0, [r7, #12]
  return ret;
 800385e:	68fb      	ldr	r3, [r7, #12]
}
 8003860:	4618      	mov	r0, r3
 8003862:	3710      	adds	r7, #16
 8003864:	46bd      	mov	sp, r7
 8003866:	bd80      	pop	{r7, pc}

08003868 <lsm303agr_mag_device_id_get>:
  * @param  buff   Buffer that stores data read.(ptr)
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm303agr_mag_device_id_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 8003868:	b580      	push	{r7, lr}
 800386a:	b084      	sub	sp, #16
 800386c:	af00      	add	r7, sp, #0
 800386e:	6078      	str	r0, [r7, #4]
 8003870:	6039      	str	r1, [r7, #0]
  int32_t ret;
  ret = lsm303agr_read_reg(ctx, LSM303AGR_WHO_AM_I_M, buff, 1);
 8003872:	2301      	movs	r3, #1
 8003874:	683a      	ldr	r2, [r7, #0]
 8003876:	214f      	movs	r1, #79	; 0x4f
 8003878:	6878      	ldr	r0, [r7, #4]
 800387a:	f7ff fdad 	bl	80033d8 <lsm303agr_read_reg>
 800387e:	60f8      	str	r0, [r7, #12]
  return ret;
 8003880:	68fb      	ldr	r3, [r7, #12]
}
 8003882:	4618      	mov	r0, r3
 8003884:	3710      	adds	r7, #16
 8003886:	46bd      	mov	sp, r7
 8003888:	bd80      	pop	{r7, pc}

0800388a <lsm303agr_mag_self_test_set>:
  * @param  val    Change the values of self_test in reg CFG_REG_C_M
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm303agr_mag_self_test_set(stmdev_ctx_t *ctx, uint8_t val)
{
 800388a:	b580      	push	{r7, lr}
 800388c:	b084      	sub	sp, #16
 800388e:	af00      	add	r7, sp, #0
 8003890:	6078      	str	r0, [r7, #4]
 8003892:	460b      	mov	r3, r1
 8003894:	70fb      	strb	r3, [r7, #3]
  lsm303agr_cfg_reg_c_m_t cfg_reg_c_m;
  int32_t ret;

  ret = lsm303agr_read_reg(ctx, LSM303AGR_CFG_REG_C_M,
 8003896:	f107 0208 	add.w	r2, r7, #8
 800389a:	2301      	movs	r3, #1
 800389c:	2162      	movs	r1, #98	; 0x62
 800389e:	6878      	ldr	r0, [r7, #4]
 80038a0:	f7ff fd9a 	bl	80033d8 <lsm303agr_read_reg>
 80038a4:	60f8      	str	r0, [r7, #12]
                           (uint8_t*)&cfg_reg_c_m, 1);
  if(ret == 0){
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d10f      	bne.n	80038cc <lsm303agr_mag_self_test_set+0x42>
    cfg_reg_c_m.self_test = (uint8_t)val;
 80038ac:	78fb      	ldrb	r3, [r7, #3]
 80038ae:	f003 0301 	and.w	r3, r3, #1
 80038b2:	b2da      	uxtb	r2, r3
 80038b4:	7a3b      	ldrb	r3, [r7, #8]
 80038b6:	f362 0341 	bfi	r3, r2, #1, #1
 80038ba:	723b      	strb	r3, [r7, #8]
    ret = lsm303agr_write_reg(ctx, LSM303AGR_CFG_REG_C_M,
 80038bc:	f107 0208 	add.w	r2, r7, #8
 80038c0:	2301      	movs	r3, #1
 80038c2:	2162      	movs	r1, #98	; 0x62
 80038c4:	6878      	ldr	r0, [r7, #4]
 80038c6:	f7ff fd9f 	bl	8003408 <lsm303agr_write_reg>
 80038ca:	60f8      	str	r0, [r7, #12]
                              (uint8_t*)&cfg_reg_c_m, 1);
  }

  return ret;
 80038cc:	68fb      	ldr	r3, [r7, #12]
}
 80038ce:	4618      	mov	r0, r3
 80038d0:	3710      	adds	r7, #16
 80038d2:	46bd      	mov	sp, r7
 80038d4:	bd80      	pop	{r7, pc}

080038d6 <lsm303agr_xl_fifo_mode_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm303agr_xl_fifo_mode_set(stmdev_ctx_t *ctx,
                                   lsm303agr_fm_a_t val)
{
 80038d6:	b580      	push	{r7, lr}
 80038d8:	b084      	sub	sp, #16
 80038da:	af00      	add	r7, sp, #0
 80038dc:	6078      	str	r0, [r7, #4]
 80038de:	460b      	mov	r3, r1
 80038e0:	70fb      	strb	r3, [r7, #3]
  lsm303agr_fifo_ctrl_reg_a_t fifo_ctrl_reg_a;
  int32_t ret;

  ret = lsm303agr_read_reg(ctx, LSM303AGR_FIFO_CTRL_REG_A,
 80038e2:	f107 0208 	add.w	r2, r7, #8
 80038e6:	2301      	movs	r3, #1
 80038e8:	212e      	movs	r1, #46	; 0x2e
 80038ea:	6878      	ldr	r0, [r7, #4]
 80038ec:	f7ff fd74 	bl	80033d8 <lsm303agr_read_reg>
 80038f0:	60f8      	str	r0, [r7, #12]
                           (uint8_t*)&fifo_ctrl_reg_a, 1);
  if(ret == 0){
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d10f      	bne.n	8003918 <lsm303agr_xl_fifo_mode_set+0x42>
    fifo_ctrl_reg_a.fm = (uint8_t)val;
 80038f8:	78fb      	ldrb	r3, [r7, #3]
 80038fa:	f003 0303 	and.w	r3, r3, #3
 80038fe:	b2da      	uxtb	r2, r3
 8003900:	7a3b      	ldrb	r3, [r7, #8]
 8003902:	f362 1387 	bfi	r3, r2, #6, #2
 8003906:	723b      	strb	r3, [r7, #8]
    ret = lsm303agr_write_reg(ctx, LSM303AGR_FIFO_CTRL_REG_A,
 8003908:	f107 0208 	add.w	r2, r7, #8
 800390c:	2301      	movs	r3, #1
 800390e:	212e      	movs	r1, #46	; 0x2e
 8003910:	6878      	ldr	r0, [r7, #4]
 8003912:	f7ff fd79 	bl	8003408 <lsm303agr_write_reg>
 8003916:	60f8      	str	r0, [r7, #12]
                              (uint8_t*)&fifo_ctrl_reg_a, 1);
  }

  return ret;
 8003918:	68fb      	ldr	r3, [r7, #12]
}
 800391a:	4618      	mov	r0, r3
 800391c:	3710      	adds	r7, #16
 800391e:	46bd      	mov	sp, r7
 8003920:	bd80      	pop	{r7, pc}

08003922 <lsm303agr_mag_i2c_interface_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm303agr_mag_i2c_interface_set(stmdev_ctx_t *ctx,
                                        lsm303agr_i2c_dis_m_t val)
{
 8003922:	b580      	push	{r7, lr}
 8003924:	b084      	sub	sp, #16
 8003926:	af00      	add	r7, sp, #0
 8003928:	6078      	str	r0, [r7, #4]
 800392a:	460b      	mov	r3, r1
 800392c:	70fb      	strb	r3, [r7, #3]
  lsm303agr_cfg_reg_c_m_t cfg_reg_c_m;
  int32_t ret;

  ret = lsm303agr_read_reg(ctx, LSM303AGR_CFG_REG_C_M,
 800392e:	f107 0208 	add.w	r2, r7, #8
 8003932:	2301      	movs	r3, #1
 8003934:	2162      	movs	r1, #98	; 0x62
 8003936:	6878      	ldr	r0, [r7, #4]
 8003938:	f7ff fd4e 	bl	80033d8 <lsm303agr_read_reg>
 800393c:	60f8      	str	r0, [r7, #12]
                           (uint8_t*)&cfg_reg_c_m, 1);
  if(ret == 0){
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	2b00      	cmp	r3, #0
 8003942:	d10f      	bne.n	8003964 <lsm303agr_mag_i2c_interface_set+0x42>
    cfg_reg_c_m.i2c_dis = (uint8_t)val;
 8003944:	78fb      	ldrb	r3, [r7, #3]
 8003946:	f003 0301 	and.w	r3, r3, #1
 800394a:	b2da      	uxtb	r2, r3
 800394c:	7a3b      	ldrb	r3, [r7, #8]
 800394e:	f362 1345 	bfi	r3, r2, #5, #1
 8003952:	723b      	strb	r3, [r7, #8]
    ret = lsm303agr_write_reg(ctx, LSM303AGR_CFG_REG_C_M,
 8003954:	f107 0208 	add.w	r2, r7, #8
 8003958:	2301      	movs	r3, #1
 800395a:	2162      	movs	r1, #98	; 0x62
 800395c:	6878      	ldr	r0, [r7, #4]
 800395e:	f7ff fd53 	bl	8003408 <lsm303agr_write_reg>
 8003962:	60f8      	str	r0, [r7, #12]
                              (uint8_t*)&cfg_reg_c_m, 1);
  }

  return ret;
 8003964:	68fb      	ldr	r3, [r7, #12]
}
 8003966:	4618      	mov	r0, r3
 8003968:	3710      	adds	r7, #16
 800396a:	46bd      	mov	sp, r7
 800396c:	bd80      	pop	{r7, pc}
	...

08003970 <LSM6DSL_RegisterBusIO>:
 * @brief  Register Component Bus IO operations
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_RegisterBusIO(LSM6DSL_Object_t *pObj, LSM6DSL_IO_t *pIO)
{
 8003970:	b580      	push	{r7, lr}
 8003972:	b084      	sub	sp, #16
 8003974:	af00      	add	r7, sp, #0
 8003976:	6078      	str	r0, [r7, #4]
 8003978:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSL_OK;
 800397a:	2300      	movs	r3, #0
 800397c:	60fb      	str	r3, [r7, #12]

  if (pObj == NULL)
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	2b00      	cmp	r3, #0
 8003982:	d103      	bne.n	800398c <LSM6DSL_RegisterBusIO+0x1c>
  {
    ret = LSM6DSL_ERROR;
 8003984:	f04f 33ff 	mov.w	r3, #4294967295
 8003988:	60fb      	str	r3, [r7, #12]
 800398a:	e04d      	b.n	8003a28 <LSM6DSL_RegisterBusIO+0xb8>
  }
  else
  {
    pObj->IO.Init      = pIO->Init;
 800398c:	683b      	ldr	r3, [r7, #0]
 800398e:	681a      	ldr	r2, [r3, #0]
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	601a      	str	r2, [r3, #0]
    pObj->IO.DeInit    = pIO->DeInit;
 8003994:	683b      	ldr	r3, [r7, #0]
 8003996:	685a      	ldr	r2, [r3, #4]
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	605a      	str	r2, [r3, #4]
    pObj->IO.BusType   = pIO->BusType;
 800399c:	683b      	ldr	r3, [r7, #0]
 800399e:	689a      	ldr	r2, [r3, #8]
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	609a      	str	r2, [r3, #8]
    pObj->IO.Address   = pIO->Address;
 80039a4:	683b      	ldr	r3, [r7, #0]
 80039a6:	7b1a      	ldrb	r2, [r3, #12]
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	731a      	strb	r2, [r3, #12]
    pObj->IO.WriteReg  = pIO->WriteReg;
 80039ac:	683b      	ldr	r3, [r7, #0]
 80039ae:	691a      	ldr	r2, [r3, #16]
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	611a      	str	r2, [r3, #16]
    pObj->IO.ReadReg   = pIO->ReadReg;
 80039b4:	683b      	ldr	r3, [r7, #0]
 80039b6:	695a      	ldr	r2, [r3, #20]
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	615a      	str	r2, [r3, #20]
    pObj->IO.GetTick   = pIO->GetTick;
 80039bc:	683b      	ldr	r3, [r7, #0]
 80039be:	699a      	ldr	r2, [r3, #24]
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	619a      	str	r2, [r3, #24]

    pObj->Ctx.read_reg  = ReadRegWrap;
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	4a1b      	ldr	r2, [pc, #108]	; (8003a34 <LSM6DSL_RegisterBusIO+0xc4>)
 80039c8:	621a      	str	r2, [r3, #32]
    pObj->Ctx.write_reg = WriteRegWrap;
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	4a1a      	ldr	r2, [pc, #104]	; (8003a38 <LSM6DSL_RegisterBusIO+0xc8>)
 80039ce:	61da      	str	r2, [r3, #28]
    pObj->Ctx.handle   = pObj;
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	687a      	ldr	r2, [r7, #4]
 80039d4:	625a      	str	r2, [r3, #36]	; 0x24

    if (pObj->IO.Init == NULL)
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d103      	bne.n	80039e6 <LSM6DSL_RegisterBusIO+0x76>
    {
      ret = LSM6DSL_ERROR;
 80039de:	f04f 33ff 	mov.w	r3, #4294967295
 80039e2:	60fb      	str	r3, [r7, #12]
 80039e4:	e020      	b.n	8003a28 <LSM6DSL_RegisterBusIO+0xb8>
    }
    else if (pObj->IO.Init() != LSM6DSL_OK)
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	4798      	blx	r3
 80039ec:	4603      	mov	r3, r0
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d003      	beq.n	80039fa <LSM6DSL_RegisterBusIO+0x8a>
    {
      ret = LSM6DSL_ERROR;
 80039f2:	f04f 33ff 	mov.w	r3, #4294967295
 80039f6:	60fb      	str	r3, [r7, #12]
 80039f8:	e016      	b.n	8003a28 <LSM6DSL_RegisterBusIO+0xb8>
    }
    else
    {
      if (pObj->IO.BusType == LSM6DSL_SPI_3WIRES_BUS) /* SPI 3-Wires */
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	689b      	ldr	r3, [r3, #8]
 80039fe:	2b02      	cmp	r3, #2
 8003a00:	d112      	bne.n	8003a28 <LSM6DSL_RegisterBusIO+0xb8>
      {
        /* Enable the SPI 3-Wires support only the first time */
        if (pObj->is_initialized == 0U)
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d10d      	bne.n	8003a28 <LSM6DSL_RegisterBusIO+0xb8>
        {
          /* Enable SPI 3-Wires on the component */
          uint8_t data = 0x0C;
 8003a0c:	230c      	movs	r3, #12
 8003a0e:	72fb      	strb	r3, [r7, #11]

          if (LSM6DSL_Write_Reg(pObj, LSM6DSL_CTRL3_C, data) != LSM6DSL_OK)
 8003a10:	7afb      	ldrb	r3, [r7, #11]
 8003a12:	461a      	mov	r2, r3
 8003a14:	2112      	movs	r1, #18
 8003a16:	6878      	ldr	r0, [r7, #4]
 8003a18:	f000 fd2d 	bl	8004476 <LSM6DSL_Write_Reg>
 8003a1c:	4603      	mov	r3, r0
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d002      	beq.n	8003a28 <LSM6DSL_RegisterBusIO+0xb8>
          {
            ret = LSM6DSL_ERROR;
 8003a22:	f04f 33ff 	mov.w	r3, #4294967295
 8003a26:	60fb      	str	r3, [r7, #12]
        }
      }
    }
  }

  return ret;
 8003a28:	68fb      	ldr	r3, [r7, #12]
}
 8003a2a:	4618      	mov	r0, r3
 8003a2c:	3710      	adds	r7, #16
 8003a2e:	46bd      	mov	sp, r7
 8003a30:	bd80      	pop	{r7, pc}
 8003a32:	bf00      	nop
 8003a34:	080048e5 	.word	0x080048e5
 8003a38:	0800491b 	.word	0x0800491b

08003a3c <LSM6DSL_Init>:
 * @brief  Initialize the LSM6DSL sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_Init(LSM6DSL_Object_t *pObj)
{
 8003a3c:	b580      	push	{r7, lr}
 8003a3e:	b082      	sub	sp, #8
 8003a40:	af00      	add	r7, sp, #0
 8003a42:	6078      	str	r0, [r7, #4]
  /* Enable register address automatically incremented during a multiple byte
  access with a serial interface. */
  if (lsm6dsl_auto_increment_set(&(pObj->Ctx), PROPERTY_ENABLE) != LSM6DSL_OK)
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	331c      	adds	r3, #28
 8003a48:	2101      	movs	r1, #1
 8003a4a:	4618      	mov	r0, r3
 8003a4c:	f001 f9e5 	bl	8004e1a <lsm6dsl_auto_increment_set>
 8003a50:	4603      	mov	r3, r0
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d002      	beq.n	8003a5c <LSM6DSL_Init+0x20>
  {
    return LSM6DSL_ERROR;
 8003a56:	f04f 33ff 	mov.w	r3, #4294967295
 8003a5a:	e054      	b.n	8003b06 <LSM6DSL_Init+0xca>
  }

  /* Enable BDU */
  if (lsm6dsl_block_data_update_set(&(pObj->Ctx), PROPERTY_ENABLE) != LSM6DSL_OK)
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	331c      	adds	r3, #28
 8003a60:	2101      	movs	r1, #1
 8003a62:	4618      	mov	r0, r3
 8003a64:	f001 f980 	bl	8004d68 <lsm6dsl_block_data_update_set>
 8003a68:	4603      	mov	r3, r0
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d002      	beq.n	8003a74 <LSM6DSL_Init+0x38>
  {
    return LSM6DSL_ERROR;
 8003a6e:	f04f 33ff 	mov.w	r3, #4294967295
 8003a72:	e048      	b.n	8003b06 <LSM6DSL_Init+0xca>
  }

  /* FIFO mode selection */
  if (lsm6dsl_fifo_mode_set(&(pObj->Ctx), LSM6DSL_BYPASS_MODE) != LSM6DSL_OK)
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	331c      	adds	r3, #28
 8003a78:	2100      	movs	r1, #0
 8003a7a:	4618      	mov	r0, r3
 8003a7c:	f001 f9f3 	bl	8004e66 <lsm6dsl_fifo_mode_set>
 8003a80:	4603      	mov	r3, r0
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d002      	beq.n	8003a8c <LSM6DSL_Init+0x50>
  {
    return LSM6DSL_ERROR;
 8003a86:	f04f 33ff 	mov.w	r3, #4294967295
 8003a8a:	e03c      	b.n	8003b06 <LSM6DSL_Init+0xca>
  }

  /* Select default output data rate. */
  pObj->acc_odr = LSM6DSL_XL_ODR_104Hz;
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	2204      	movs	r2, #4
 8003a90:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b

  /* Output data rate selection - power down. */
  if (lsm6dsl_xl_data_rate_set(&(pObj->Ctx), LSM6DSL_XL_ODR_OFF) != LSM6DSL_OK)
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	331c      	adds	r3, #28
 8003a98:	2100      	movs	r1, #0
 8003a9a:	4618      	mov	r0, r3
 8003a9c:	f000 ffe6 	bl	8004a6c <lsm6dsl_xl_data_rate_set>
 8003aa0:	4603      	mov	r3, r0
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d002      	beq.n	8003aac <LSM6DSL_Init+0x70>
  {
    return LSM6DSL_ERROR;
 8003aa6:	f04f 33ff 	mov.w	r3, #4294967295
 8003aaa:	e02c      	b.n	8003b06 <LSM6DSL_Init+0xca>
  }

  /* Full scale selection. */
  if (lsm6dsl_xl_full_scale_set(&(pObj->Ctx), LSM6DSL_2g) != LSM6DSL_OK)
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	331c      	adds	r3, #28
 8003ab0:	2100      	movs	r1, #0
 8003ab2:	4618      	mov	r0, r3
 8003ab4:	f000 ff7c 	bl	80049b0 <lsm6dsl_xl_full_scale_set>
 8003ab8:	4603      	mov	r3, r0
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d002      	beq.n	8003ac4 <LSM6DSL_Init+0x88>
  {
    return LSM6DSL_ERROR;
 8003abe:	f04f 33ff 	mov.w	r3, #4294967295
 8003ac2:	e020      	b.n	8003b06 <LSM6DSL_Init+0xca>
  }

  /* Select default output data rate. */
  pObj->gyro_odr = LSM6DSL_GY_ODR_104Hz;
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	2204      	movs	r2, #4
 8003ac8:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  /* Output data rate selection - power down. */
  if (lsm6dsl_gy_data_rate_set(&(pObj->Ctx), LSM6DSL_GY_ODR_OFF) != LSM6DSL_OK)
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	331c      	adds	r3, #28
 8003ad0:	2100      	movs	r1, #0
 8003ad2:	4618      	mov	r0, r3
 8003ad4:	f001 f8c0 	bl	8004c58 <lsm6dsl_gy_data_rate_set>
 8003ad8:	4603      	mov	r3, r0
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d002      	beq.n	8003ae4 <LSM6DSL_Init+0xa8>
  {
    return LSM6DSL_ERROR;
 8003ade:	f04f 33ff 	mov.w	r3, #4294967295
 8003ae2:	e010      	b.n	8003b06 <LSM6DSL_Init+0xca>
  }

  /* Full scale selection. */
  if (lsm6dsl_gy_full_scale_set(&(pObj->Ctx), LSM6DSL_2000dps) != LSM6DSL_OK)
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	331c      	adds	r3, #28
 8003ae8:	2106      	movs	r1, #6
 8003aea:	4618      	mov	r0, r3
 8003aec:	f001 f84c 	bl	8004b88 <lsm6dsl_gy_full_scale_set>
 8003af0:	4603      	mov	r3, r0
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d002      	beq.n	8003afc <LSM6DSL_Init+0xc0>
  {
    return LSM6DSL_ERROR;
 8003af6:	f04f 33ff 	mov.w	r3, #4294967295
 8003afa:	e004      	b.n	8003b06 <LSM6DSL_Init+0xca>
  }

  pObj->is_initialized = 1;
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	2201      	movs	r2, #1
 8003b00:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  return LSM6DSL_OK;
 8003b04:	2300      	movs	r3, #0
}
 8003b06:	4618      	mov	r0, r3
 8003b08:	3708      	adds	r7, #8
 8003b0a:	46bd      	mov	sp, r7
 8003b0c:	bd80      	pop	{r7, pc}

08003b0e <LSM6DSL_DeInit>:
 * @brief  Deinitialize the LSM6DSL sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_DeInit(LSM6DSL_Object_t *pObj)
{
 8003b0e:	b580      	push	{r7, lr}
 8003b10:	b082      	sub	sp, #8
 8003b12:	af00      	add	r7, sp, #0
 8003b14:	6078      	str	r0, [r7, #4]
  /* Disable the component */
  if (LSM6DSL_ACC_Disable(pObj) != LSM6DSL_OK)
 8003b16:	6878      	ldr	r0, [r7, #4]
 8003b18:	f000 f888 	bl	8003c2c <LSM6DSL_ACC_Disable>
 8003b1c:	4603      	mov	r3, r0
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d002      	beq.n	8003b28 <LSM6DSL_DeInit+0x1a>
  {
    return LSM6DSL_ERROR;
 8003b22:	f04f 33ff 	mov.w	r3, #4294967295
 8003b26:	e015      	b.n	8003b54 <LSM6DSL_DeInit+0x46>
  }

  if (LSM6DSL_GYRO_Disable(pObj) != LSM6DSL_OK)
 8003b28:	6878      	ldr	r0, [r7, #4]
 8003b2a:	f000 fa9a 	bl	8004062 <LSM6DSL_GYRO_Disable>
 8003b2e:	4603      	mov	r3, r0
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d002      	beq.n	8003b3a <LSM6DSL_DeInit+0x2c>
  {
    return LSM6DSL_ERROR;
 8003b34:	f04f 33ff 	mov.w	r3, #4294967295
 8003b38:	e00c      	b.n	8003b54 <LSM6DSL_DeInit+0x46>
  }

  /* Reset output data rate. */
  pObj->acc_odr = LSM6DSL_XL_ODR_OFF;
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	2200      	movs	r2, #0
 8003b3e:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
  pObj->gyro_odr = LSM6DSL_GY_ODR_OFF;
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	2200      	movs	r2, #0
 8003b46:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  pObj->is_initialized = 0;
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	2200      	movs	r2, #0
 8003b4e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  return LSM6DSL_OK;
 8003b52:	2300      	movs	r3, #0
}
 8003b54:	4618      	mov	r0, r3
 8003b56:	3708      	adds	r7, #8
 8003b58:	46bd      	mov	sp, r7
 8003b5a:	bd80      	pop	{r7, pc}

08003b5c <LSM6DSL_ReadID>:
 * @param  pObj the device pObj
 * @param  Id the WHO_AM_I value
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_ReadID(LSM6DSL_Object_t *pObj, uint8_t *Id)
{
 8003b5c:	b580      	push	{r7, lr}
 8003b5e:	b082      	sub	sp, #8
 8003b60:	af00      	add	r7, sp, #0
 8003b62:	6078      	str	r0, [r7, #4]
 8003b64:	6039      	str	r1, [r7, #0]
  if (lsm6dsl_device_id_get(&(pObj->Ctx), Id) != LSM6DSL_OK)
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	331c      	adds	r3, #28
 8003b6a:	6839      	ldr	r1, [r7, #0]
 8003b6c:	4618      	mov	r0, r3
 8003b6e:	f001 f943 	bl	8004df8 <lsm6dsl_device_id_get>
 8003b72:	4603      	mov	r3, r0
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d002      	beq.n	8003b7e <LSM6DSL_ReadID+0x22>
  {
    return LSM6DSL_ERROR;
 8003b78:	f04f 33ff 	mov.w	r3, #4294967295
 8003b7c:	e000      	b.n	8003b80 <LSM6DSL_ReadID+0x24>
  }

  return LSM6DSL_OK;
 8003b7e:	2300      	movs	r3, #0
}
 8003b80:	4618      	mov	r0, r3
 8003b82:	3708      	adds	r7, #8
 8003b84:	46bd      	mov	sp, r7
 8003b86:	bd80      	pop	{r7, pc}

08003b88 <LSM6DSL_GetCapabilities>:
 * @param  pObj Component object pointer
 * @param  Capabilities pointer to LSM6DSL sensor capabilities
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_GetCapabilities(LSM6DSL_Object_t *pObj, LSM6DSL_Capabilities_t *Capabilities)
{
 8003b88:	b480      	push	{r7}
 8003b8a:	b083      	sub	sp, #12
 8003b8c:	af00      	add	r7, sp, #0
 8003b8e:	6078      	str	r0, [r7, #4]
 8003b90:	6039      	str	r1, [r7, #0]
  /* Prevent unused argument(s) compilation warning */
  (void)(pObj);

  Capabilities->Acc          = 1;
 8003b92:	683b      	ldr	r3, [r7, #0]
 8003b94:	2201      	movs	r2, #1
 8003b96:	701a      	strb	r2, [r3, #0]
  Capabilities->Gyro         = 1;
 8003b98:	683b      	ldr	r3, [r7, #0]
 8003b9a:	2201      	movs	r2, #1
 8003b9c:	705a      	strb	r2, [r3, #1]
  Capabilities->Magneto      = 0;
 8003b9e:	683b      	ldr	r3, [r7, #0]
 8003ba0:	2200      	movs	r2, #0
 8003ba2:	709a      	strb	r2, [r3, #2]
  Capabilities->LowPower     = 0;
 8003ba4:	683b      	ldr	r3, [r7, #0]
 8003ba6:	2200      	movs	r2, #0
 8003ba8:	70da      	strb	r2, [r3, #3]
  Capabilities->GyroMaxFS    = 2000;
 8003baa:	683b      	ldr	r3, [r7, #0]
 8003bac:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8003bb0:	605a      	str	r2, [r3, #4]
  Capabilities->AccMaxFS     = 16;
 8003bb2:	683b      	ldr	r3, [r7, #0]
 8003bb4:	2210      	movs	r2, #16
 8003bb6:	609a      	str	r2, [r3, #8]
  Capabilities->MagMaxFS     = 0;
 8003bb8:	683b      	ldr	r3, [r7, #0]
 8003bba:	2200      	movs	r2, #0
 8003bbc:	60da      	str	r2, [r3, #12]
  Capabilities->GyroMaxOdr   = 6660.0f;
 8003bbe:	683b      	ldr	r3, [r7, #0]
 8003bc0:	4a07      	ldr	r2, [pc, #28]	; (8003be0 <LSM6DSL_GetCapabilities+0x58>)
 8003bc2:	611a      	str	r2, [r3, #16]
  Capabilities->AccMaxOdr    = 6660.0f;
 8003bc4:	683b      	ldr	r3, [r7, #0]
 8003bc6:	4a06      	ldr	r2, [pc, #24]	; (8003be0 <LSM6DSL_GetCapabilities+0x58>)
 8003bc8:	615a      	str	r2, [r3, #20]
  Capabilities->MagMaxOdr    = 0.0f;
 8003bca:	683b      	ldr	r3, [r7, #0]
 8003bcc:	f04f 0200 	mov.w	r2, #0
 8003bd0:	619a      	str	r2, [r3, #24]
  return LSM6DSL_OK;
 8003bd2:	2300      	movs	r3, #0
}
 8003bd4:	4618      	mov	r0, r3
 8003bd6:	370c      	adds	r7, #12
 8003bd8:	46bd      	mov	sp, r7
 8003bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bde:	4770      	bx	lr
 8003be0:	45d02000 	.word	0x45d02000

08003be4 <LSM6DSL_ACC_Enable>:
 * @brief  Enable the LSM6DSL accelerometer sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_ACC_Enable(LSM6DSL_Object_t *pObj)
{
 8003be4:	b580      	push	{r7, lr}
 8003be6:	b082      	sub	sp, #8
 8003be8:	af00      	add	r7, sp, #0
 8003bea:	6078      	str	r0, [r7, #4]
  /* Check if the component is already enabled */
  if (pObj->acc_is_enabled == 1U)
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8003bf2:	2b01      	cmp	r3, #1
 8003bf4:	d101      	bne.n	8003bfa <LSM6DSL_ACC_Enable+0x16>
  {
    return LSM6DSL_OK;
 8003bf6:	2300      	movs	r3, #0
 8003bf8:	e014      	b.n	8003c24 <LSM6DSL_ACC_Enable+0x40>
  }

  /* Output data rate selection. */
  if (lsm6dsl_xl_data_rate_set(&(pObj->Ctx), pObj->acc_odr) != LSM6DSL_OK)
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	f103 021c 	add.w	r2, r3, #28
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 8003c06:	4619      	mov	r1, r3
 8003c08:	4610      	mov	r0, r2
 8003c0a:	f000 ff2f 	bl	8004a6c <lsm6dsl_xl_data_rate_set>
 8003c0e:	4603      	mov	r3, r0
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d002      	beq.n	8003c1a <LSM6DSL_ACC_Enable+0x36>
  {
    return LSM6DSL_ERROR;
 8003c14:	f04f 33ff 	mov.w	r3, #4294967295
 8003c18:	e004      	b.n	8003c24 <LSM6DSL_ACC_Enable+0x40>
  }

  pObj->acc_is_enabled = 1;
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	2201      	movs	r2, #1
 8003c1e:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  return LSM6DSL_OK;
 8003c22:	2300      	movs	r3, #0
}
 8003c24:	4618      	mov	r0, r3
 8003c26:	3708      	adds	r7, #8
 8003c28:	46bd      	mov	sp, r7
 8003c2a:	bd80      	pop	{r7, pc}

08003c2c <LSM6DSL_ACC_Disable>:
 * @brief  Disable the LSM6DSL accelerometer sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_ACC_Disable(LSM6DSL_Object_t *pObj)
{
 8003c2c:	b580      	push	{r7, lr}
 8003c2e:	b082      	sub	sp, #8
 8003c30:	af00      	add	r7, sp, #0
 8003c32:	6078      	str	r0, [r7, #4]
  /* Check if the component is already disabled */
  if (pObj->acc_is_enabled == 0U)
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d101      	bne.n	8003c42 <LSM6DSL_ACC_Disable+0x16>
  {
    return LSM6DSL_OK;
 8003c3e:	2300      	movs	r3, #0
 8003c40:	e01f      	b.n	8003c82 <LSM6DSL_ACC_Disable+0x56>
  }

  /* Get current output data rate. */
  if (lsm6dsl_xl_data_rate_get(&(pObj->Ctx), &pObj->acc_odr) != LSM6DSL_OK)
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	f103 021c 	add.w	r2, r3, #28
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	332b      	adds	r3, #43	; 0x2b
 8003c4c:	4619      	mov	r1, r3
 8003c4e:	4610      	mov	r0, r2
 8003c50:	f000 ff32 	bl	8004ab8 <lsm6dsl_xl_data_rate_get>
 8003c54:	4603      	mov	r3, r0
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d002      	beq.n	8003c60 <LSM6DSL_ACC_Disable+0x34>
  {
    return LSM6DSL_ERROR;
 8003c5a:	f04f 33ff 	mov.w	r3, #4294967295
 8003c5e:	e010      	b.n	8003c82 <LSM6DSL_ACC_Disable+0x56>
  }

  /* Output data rate selection - power down. */
  if (lsm6dsl_xl_data_rate_set(&(pObj->Ctx), LSM6DSL_XL_ODR_OFF) != LSM6DSL_OK)
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	331c      	adds	r3, #28
 8003c64:	2100      	movs	r1, #0
 8003c66:	4618      	mov	r0, r3
 8003c68:	f000 ff00 	bl	8004a6c <lsm6dsl_xl_data_rate_set>
 8003c6c:	4603      	mov	r3, r0
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d002      	beq.n	8003c78 <LSM6DSL_ACC_Disable+0x4c>
  {
    return LSM6DSL_ERROR;
 8003c72:	f04f 33ff 	mov.w	r3, #4294967295
 8003c76:	e004      	b.n	8003c82 <LSM6DSL_ACC_Disable+0x56>
  }

  pObj->acc_is_enabled = 0;
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	2200      	movs	r2, #0
 8003c7c:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  return LSM6DSL_OK;
 8003c80:	2300      	movs	r3, #0
}
 8003c82:	4618      	mov	r0, r3
 8003c84:	3708      	adds	r7, #8
 8003c86:	46bd      	mov	sp, r7
 8003c88:	bd80      	pop	{r7, pc}
	...

08003c8c <LSM6DSL_ACC_GetSensitivity>:
 * @param  pObj the device pObj
 * @param  Sensitivity pointer
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_ACC_GetSensitivity(LSM6DSL_Object_t *pObj, float *Sensitivity)
{
 8003c8c:	b580      	push	{r7, lr}
 8003c8e:	b084      	sub	sp, #16
 8003c90:	af00      	add	r7, sp, #0
 8003c92:	6078      	str	r0, [r7, #4]
 8003c94:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSL_OK;
 8003c96:	2300      	movs	r3, #0
 8003c98:	60fb      	str	r3, [r7, #12]
  lsm6dsl_fs_xl_t full_scale;

  /* Read actual full scale selection from sensor. */
  if (lsm6dsl_xl_full_scale_get(&(pObj->Ctx), &full_scale) != LSM6DSL_OK)
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	331c      	adds	r3, #28
 8003c9e:	f107 020b 	add.w	r2, r7, #11
 8003ca2:	4611      	mov	r1, r2
 8003ca4:	4618      	mov	r0, r3
 8003ca6:	f000 fea9 	bl	80049fc <lsm6dsl_xl_full_scale_get>
 8003caa:	4603      	mov	r3, r0
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d002      	beq.n	8003cb6 <LSM6DSL_ACC_GetSensitivity+0x2a>
  {
    return LSM6DSL_ERROR;
 8003cb0:	f04f 33ff 	mov.w	r3, #4294967295
 8003cb4:	e023      	b.n	8003cfe <LSM6DSL_ACC_GetSensitivity+0x72>
  }

  /* Store the Sensitivity based on actual full scale. */
  switch (full_scale)
 8003cb6:	7afb      	ldrb	r3, [r7, #11]
 8003cb8:	2b03      	cmp	r3, #3
 8003cba:	d81b      	bhi.n	8003cf4 <LSM6DSL_ACC_GetSensitivity+0x68>
 8003cbc:	a201      	add	r2, pc, #4	; (adr r2, 8003cc4 <LSM6DSL_ACC_GetSensitivity+0x38>)
 8003cbe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003cc2:	bf00      	nop
 8003cc4:	08003cd5 	.word	0x08003cd5
 8003cc8:	08003ced 	.word	0x08003ced
 8003ccc:	08003cdd 	.word	0x08003cdd
 8003cd0:	08003ce5 	.word	0x08003ce5
  {
    case LSM6DSL_2g:
      *Sensitivity = LSM6DSL_ACC_SENSITIVITY_FS_2G;
 8003cd4:	683b      	ldr	r3, [r7, #0]
 8003cd6:	4a0c      	ldr	r2, [pc, #48]	; (8003d08 <LSM6DSL_ACC_GetSensitivity+0x7c>)
 8003cd8:	601a      	str	r2, [r3, #0]
      break;
 8003cda:	e00f      	b.n	8003cfc <LSM6DSL_ACC_GetSensitivity+0x70>

    case LSM6DSL_4g:
      *Sensitivity = LSM6DSL_ACC_SENSITIVITY_FS_4G;
 8003cdc:	683b      	ldr	r3, [r7, #0]
 8003cde:	4a0b      	ldr	r2, [pc, #44]	; (8003d0c <LSM6DSL_ACC_GetSensitivity+0x80>)
 8003ce0:	601a      	str	r2, [r3, #0]
      break;
 8003ce2:	e00b      	b.n	8003cfc <LSM6DSL_ACC_GetSensitivity+0x70>

    case LSM6DSL_8g:
      *Sensitivity = LSM6DSL_ACC_SENSITIVITY_FS_8G;
 8003ce4:	683b      	ldr	r3, [r7, #0]
 8003ce6:	4a0a      	ldr	r2, [pc, #40]	; (8003d10 <LSM6DSL_ACC_GetSensitivity+0x84>)
 8003ce8:	601a      	str	r2, [r3, #0]
      break;
 8003cea:	e007      	b.n	8003cfc <LSM6DSL_ACC_GetSensitivity+0x70>

    case LSM6DSL_16g:
      *Sensitivity = LSM6DSL_ACC_SENSITIVITY_FS_16G;
 8003cec:	683b      	ldr	r3, [r7, #0]
 8003cee:	4a09      	ldr	r2, [pc, #36]	; (8003d14 <LSM6DSL_ACC_GetSensitivity+0x88>)
 8003cf0:	601a      	str	r2, [r3, #0]
      break;
 8003cf2:	e003      	b.n	8003cfc <LSM6DSL_ACC_GetSensitivity+0x70>

    default:
      ret = LSM6DSL_ERROR;
 8003cf4:	f04f 33ff 	mov.w	r3, #4294967295
 8003cf8:	60fb      	str	r3, [r7, #12]
      break;
 8003cfa:	bf00      	nop
  }

  return ret;
 8003cfc:	68fb      	ldr	r3, [r7, #12]
}
 8003cfe:	4618      	mov	r0, r3
 8003d00:	3710      	adds	r7, #16
 8003d02:	46bd      	mov	sp, r7
 8003d04:	bd80      	pop	{r7, pc}
 8003d06:	bf00      	nop
 8003d08:	3d79db23 	.word	0x3d79db23
 8003d0c:	3df9db23 	.word	0x3df9db23
 8003d10:	3e79db23 	.word	0x3e79db23
 8003d14:	3ef9db23 	.word	0x3ef9db23

08003d18 <LSM6DSL_ACC_GetOutputDataRate>:
 * @param  pObj the device pObj
 * @param  Odr pointer where the output data rate is written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_ACC_GetOutputDataRate(LSM6DSL_Object_t *pObj, float *Odr)
{
 8003d18:	b580      	push	{r7, lr}
 8003d1a:	b084      	sub	sp, #16
 8003d1c:	af00      	add	r7, sp, #0
 8003d1e:	6078      	str	r0, [r7, #4]
 8003d20:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSL_OK;
 8003d22:	2300      	movs	r3, #0
 8003d24:	60fb      	str	r3, [r7, #12]
  lsm6dsl_odr_xl_t odr_low_level;

  /* Get current output data rate. */
  if (lsm6dsl_xl_data_rate_get(&(pObj->Ctx), &odr_low_level) != LSM6DSL_OK)
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	331c      	adds	r3, #28
 8003d2a:	f107 020b 	add.w	r2, r7, #11
 8003d2e:	4611      	mov	r1, r2
 8003d30:	4618      	mov	r0, r3
 8003d32:	f000 fec1 	bl	8004ab8 <lsm6dsl_xl_data_rate_get>
 8003d36:	4603      	mov	r3, r0
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d002      	beq.n	8003d42 <LSM6DSL_ACC_GetOutputDataRate+0x2a>
  {
    return LSM6DSL_ERROR;
 8003d3c:	f04f 33ff 	mov.w	r3, #4294967295
 8003d40:	e054      	b.n	8003dec <LSM6DSL_ACC_GetOutputDataRate+0xd4>
  }

  switch (odr_low_level)
 8003d42:	7afb      	ldrb	r3, [r7, #11]
 8003d44:	2b0b      	cmp	r3, #11
 8003d46:	d84c      	bhi.n	8003de2 <LSM6DSL_ACC_GetOutputDataRate+0xca>
 8003d48:	a201      	add	r2, pc, #4	; (adr r2, 8003d50 <LSM6DSL_ACC_GetOutputDataRate+0x38>)
 8003d4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d4e:	bf00      	nop
 8003d50:	08003d81 	.word	0x08003d81
 8003d54:	08003d93 	.word	0x08003d93
 8003d58:	08003d9b 	.word	0x08003d9b
 8003d5c:	08003da3 	.word	0x08003da3
 8003d60:	08003dab 	.word	0x08003dab
 8003d64:	08003db3 	.word	0x08003db3
 8003d68:	08003dbb 	.word	0x08003dbb
 8003d6c:	08003dc3 	.word	0x08003dc3
 8003d70:	08003dcb 	.word	0x08003dcb
 8003d74:	08003dd3 	.word	0x08003dd3
 8003d78:	08003ddb 	.word	0x08003ddb
 8003d7c:	08003d8b 	.word	0x08003d8b
  {
    case LSM6DSL_XL_ODR_OFF:
      *Odr = 0.0f;
 8003d80:	683b      	ldr	r3, [r7, #0]
 8003d82:	f04f 0200 	mov.w	r2, #0
 8003d86:	601a      	str	r2, [r3, #0]
      break;
 8003d88:	e02f      	b.n	8003dea <LSM6DSL_ACC_GetOutputDataRate+0xd2>

    case LSM6DSL_XL_ODR_1Hz6:
      *Odr = 1.6f;
 8003d8a:	683b      	ldr	r3, [r7, #0]
 8003d8c:	4a19      	ldr	r2, [pc, #100]	; (8003df4 <LSM6DSL_ACC_GetOutputDataRate+0xdc>)
 8003d8e:	601a      	str	r2, [r3, #0]
      break;
 8003d90:	e02b      	b.n	8003dea <LSM6DSL_ACC_GetOutputDataRate+0xd2>

    case LSM6DSL_XL_ODR_12Hz5:
      *Odr = 12.5f;
 8003d92:	683b      	ldr	r3, [r7, #0]
 8003d94:	4a18      	ldr	r2, [pc, #96]	; (8003df8 <LSM6DSL_ACC_GetOutputDataRate+0xe0>)
 8003d96:	601a      	str	r2, [r3, #0]
      break;
 8003d98:	e027      	b.n	8003dea <LSM6DSL_ACC_GetOutputDataRate+0xd2>

    case LSM6DSL_XL_ODR_26Hz:
      *Odr = 26.0f;
 8003d9a:	683b      	ldr	r3, [r7, #0]
 8003d9c:	4a17      	ldr	r2, [pc, #92]	; (8003dfc <LSM6DSL_ACC_GetOutputDataRate+0xe4>)
 8003d9e:	601a      	str	r2, [r3, #0]
      break;
 8003da0:	e023      	b.n	8003dea <LSM6DSL_ACC_GetOutputDataRate+0xd2>

    case LSM6DSL_XL_ODR_52Hz:
      *Odr = 52.0f;
 8003da2:	683b      	ldr	r3, [r7, #0]
 8003da4:	4a16      	ldr	r2, [pc, #88]	; (8003e00 <LSM6DSL_ACC_GetOutputDataRate+0xe8>)
 8003da6:	601a      	str	r2, [r3, #0]
      break;
 8003da8:	e01f      	b.n	8003dea <LSM6DSL_ACC_GetOutputDataRate+0xd2>

    case LSM6DSL_XL_ODR_104Hz:
      *Odr = 104.0f;
 8003daa:	683b      	ldr	r3, [r7, #0]
 8003dac:	4a15      	ldr	r2, [pc, #84]	; (8003e04 <LSM6DSL_ACC_GetOutputDataRate+0xec>)
 8003dae:	601a      	str	r2, [r3, #0]
      break;
 8003db0:	e01b      	b.n	8003dea <LSM6DSL_ACC_GetOutputDataRate+0xd2>

    case LSM6DSL_XL_ODR_208Hz:
      *Odr = 208.0f;
 8003db2:	683b      	ldr	r3, [r7, #0]
 8003db4:	4a14      	ldr	r2, [pc, #80]	; (8003e08 <LSM6DSL_ACC_GetOutputDataRate+0xf0>)
 8003db6:	601a      	str	r2, [r3, #0]
      break;
 8003db8:	e017      	b.n	8003dea <LSM6DSL_ACC_GetOutputDataRate+0xd2>

    case LSM6DSL_XL_ODR_416Hz:
      *Odr = 416.0f;
 8003dba:	683b      	ldr	r3, [r7, #0]
 8003dbc:	4a13      	ldr	r2, [pc, #76]	; (8003e0c <LSM6DSL_ACC_GetOutputDataRate+0xf4>)
 8003dbe:	601a      	str	r2, [r3, #0]
      break;
 8003dc0:	e013      	b.n	8003dea <LSM6DSL_ACC_GetOutputDataRate+0xd2>

    case LSM6DSL_XL_ODR_833Hz:
      *Odr = 833.0f;
 8003dc2:	683b      	ldr	r3, [r7, #0]
 8003dc4:	4a12      	ldr	r2, [pc, #72]	; (8003e10 <LSM6DSL_ACC_GetOutputDataRate+0xf8>)
 8003dc6:	601a      	str	r2, [r3, #0]
      break;
 8003dc8:	e00f      	b.n	8003dea <LSM6DSL_ACC_GetOutputDataRate+0xd2>

    case LSM6DSL_XL_ODR_1k66Hz:
      *Odr = 1660.0f;
 8003dca:	683b      	ldr	r3, [r7, #0]
 8003dcc:	4a11      	ldr	r2, [pc, #68]	; (8003e14 <LSM6DSL_ACC_GetOutputDataRate+0xfc>)
 8003dce:	601a      	str	r2, [r3, #0]
      break;
 8003dd0:	e00b      	b.n	8003dea <LSM6DSL_ACC_GetOutputDataRate+0xd2>

    case LSM6DSL_XL_ODR_3k33Hz:
      *Odr = 3330.0f;
 8003dd2:	683b      	ldr	r3, [r7, #0]
 8003dd4:	4a10      	ldr	r2, [pc, #64]	; (8003e18 <LSM6DSL_ACC_GetOutputDataRate+0x100>)
 8003dd6:	601a      	str	r2, [r3, #0]
      break;
 8003dd8:	e007      	b.n	8003dea <LSM6DSL_ACC_GetOutputDataRate+0xd2>

    case LSM6DSL_XL_ODR_6k66Hz:
      *Odr = 6660.0f;
 8003dda:	683b      	ldr	r3, [r7, #0]
 8003ddc:	4a0f      	ldr	r2, [pc, #60]	; (8003e1c <LSM6DSL_ACC_GetOutputDataRate+0x104>)
 8003dde:	601a      	str	r2, [r3, #0]
      break;
 8003de0:	e003      	b.n	8003dea <LSM6DSL_ACC_GetOutputDataRate+0xd2>

    default:
      ret = LSM6DSL_ERROR;
 8003de2:	f04f 33ff 	mov.w	r3, #4294967295
 8003de6:	60fb      	str	r3, [r7, #12]
      break;
 8003de8:	bf00      	nop
  }

  return ret;
 8003dea:	68fb      	ldr	r3, [r7, #12]
}
 8003dec:	4618      	mov	r0, r3
 8003dee:	3710      	adds	r7, #16
 8003df0:	46bd      	mov	sp, r7
 8003df2:	bd80      	pop	{r7, pc}
 8003df4:	3fcccccd 	.word	0x3fcccccd
 8003df8:	41480000 	.word	0x41480000
 8003dfc:	41d00000 	.word	0x41d00000
 8003e00:	42500000 	.word	0x42500000
 8003e04:	42d00000 	.word	0x42d00000
 8003e08:	43500000 	.word	0x43500000
 8003e0c:	43d00000 	.word	0x43d00000
 8003e10:	44504000 	.word	0x44504000
 8003e14:	44cf8000 	.word	0x44cf8000
 8003e18:	45502000 	.word	0x45502000
 8003e1c:	45d02000 	.word	0x45d02000

08003e20 <LSM6DSL_ACC_SetOutputDataRate>:
 * @param  pObj the device pObj
 * @param  Odr the output data rate value to be set
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_ACC_SetOutputDataRate(LSM6DSL_Object_t *pObj, float Odr)
{
 8003e20:	b580      	push	{r7, lr}
 8003e22:	b082      	sub	sp, #8
 8003e24:	af00      	add	r7, sp, #0
 8003e26:	6078      	str	r0, [r7, #4]
 8003e28:	ed87 0a00 	vstr	s0, [r7]
  /* Check if the component is enabled */
  if (pObj->acc_is_enabled == 1U)
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8003e32:	2b01      	cmp	r3, #1
 8003e34:	d106      	bne.n	8003e44 <LSM6DSL_ACC_SetOutputDataRate+0x24>
  {
    return LSM6DSL_ACC_SetOutputDataRate_When_Enabled(pObj, Odr);
 8003e36:	ed97 0a00 	vldr	s0, [r7]
 8003e3a:	6878      	ldr	r0, [r7, #4]
 8003e3c:	f000 fb36 	bl	80044ac <LSM6DSL_ACC_SetOutputDataRate_When_Enabled>
 8003e40:	4603      	mov	r3, r0
 8003e42:	e005      	b.n	8003e50 <LSM6DSL_ACC_SetOutputDataRate+0x30>
  }
  else
  {
    return LSM6DSL_ACC_SetOutputDataRate_When_Disabled(pObj, Odr);
 8003e44:	ed97 0a00 	vldr	s0, [r7]
 8003e48:	6878      	ldr	r0, [r7, #4]
 8003e4a:	f000 fbbb 	bl	80045c4 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled>
 8003e4e:	4603      	mov	r3, r0
  }
}
 8003e50:	4618      	mov	r0, r3
 8003e52:	3708      	adds	r7, #8
 8003e54:	46bd      	mov	sp, r7
 8003e56:	bd80      	pop	{r7, pc}

08003e58 <LSM6DSL_ACC_GetFullScale>:
 * @param  pObj the device pObj
 * @param  FullScale pointer where the full scale is written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_ACC_GetFullScale(LSM6DSL_Object_t *pObj, int32_t *FullScale)
{
 8003e58:	b580      	push	{r7, lr}
 8003e5a:	b084      	sub	sp, #16
 8003e5c:	af00      	add	r7, sp, #0
 8003e5e:	6078      	str	r0, [r7, #4]
 8003e60:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSL_OK;
 8003e62:	2300      	movs	r3, #0
 8003e64:	60fb      	str	r3, [r7, #12]
  lsm6dsl_fs_xl_t fs_low_level;

  /* Read actual full scale selection from sensor. */
  if (lsm6dsl_xl_full_scale_get(&(pObj->Ctx), &fs_low_level) != LSM6DSL_OK)
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	331c      	adds	r3, #28
 8003e6a:	f107 020b 	add.w	r2, r7, #11
 8003e6e:	4611      	mov	r1, r2
 8003e70:	4618      	mov	r0, r3
 8003e72:	f000 fdc3 	bl	80049fc <lsm6dsl_xl_full_scale_get>
 8003e76:	4603      	mov	r3, r0
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d002      	beq.n	8003e82 <LSM6DSL_ACC_GetFullScale+0x2a>
  {
    return LSM6DSL_ERROR;
 8003e7c:	f04f 33ff 	mov.w	r3, #4294967295
 8003e80:	e023      	b.n	8003eca <LSM6DSL_ACC_GetFullScale+0x72>
  }

  switch (fs_low_level)
 8003e82:	7afb      	ldrb	r3, [r7, #11]
 8003e84:	2b03      	cmp	r3, #3
 8003e86:	d81b      	bhi.n	8003ec0 <LSM6DSL_ACC_GetFullScale+0x68>
 8003e88:	a201      	add	r2, pc, #4	; (adr r2, 8003e90 <LSM6DSL_ACC_GetFullScale+0x38>)
 8003e8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e8e:	bf00      	nop
 8003e90:	08003ea1 	.word	0x08003ea1
 8003e94:	08003eb9 	.word	0x08003eb9
 8003e98:	08003ea9 	.word	0x08003ea9
 8003e9c:	08003eb1 	.word	0x08003eb1
  {
    case LSM6DSL_2g:
      *FullScale =  2;
 8003ea0:	683b      	ldr	r3, [r7, #0]
 8003ea2:	2202      	movs	r2, #2
 8003ea4:	601a      	str	r2, [r3, #0]
      break;
 8003ea6:	e00f      	b.n	8003ec8 <LSM6DSL_ACC_GetFullScale+0x70>

    case LSM6DSL_4g:
      *FullScale =  4;
 8003ea8:	683b      	ldr	r3, [r7, #0]
 8003eaa:	2204      	movs	r2, #4
 8003eac:	601a      	str	r2, [r3, #0]
      break;
 8003eae:	e00b      	b.n	8003ec8 <LSM6DSL_ACC_GetFullScale+0x70>

    case LSM6DSL_8g:
      *FullScale =  8;
 8003eb0:	683b      	ldr	r3, [r7, #0]
 8003eb2:	2208      	movs	r2, #8
 8003eb4:	601a      	str	r2, [r3, #0]
      break;
 8003eb6:	e007      	b.n	8003ec8 <LSM6DSL_ACC_GetFullScale+0x70>

    case LSM6DSL_16g:
      *FullScale = 16;
 8003eb8:	683b      	ldr	r3, [r7, #0]
 8003eba:	2210      	movs	r2, #16
 8003ebc:	601a      	str	r2, [r3, #0]
      break;
 8003ebe:	e003      	b.n	8003ec8 <LSM6DSL_ACC_GetFullScale+0x70>

    default:
      ret = LSM6DSL_ERROR;
 8003ec0:	f04f 33ff 	mov.w	r3, #4294967295
 8003ec4:	60fb      	str	r3, [r7, #12]
      break;
 8003ec6:	bf00      	nop
  }

  return ret;
 8003ec8:	68fb      	ldr	r3, [r7, #12]
}
 8003eca:	4618      	mov	r0, r3
 8003ecc:	3710      	adds	r7, #16
 8003ece:	46bd      	mov	sp, r7
 8003ed0:	bd80      	pop	{r7, pc}
 8003ed2:	bf00      	nop

08003ed4 <LSM6DSL_ACC_SetFullScale>:
 * @param  pObj the device pObj
 * @param  FullScale the functional full scale to be set
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_ACC_SetFullScale(LSM6DSL_Object_t *pObj, int32_t FullScale)
{
 8003ed4:	b580      	push	{r7, lr}
 8003ed6:	b084      	sub	sp, #16
 8003ed8:	af00      	add	r7, sp, #0
 8003eda:	6078      	str	r0, [r7, #4]
 8003edc:	6039      	str	r1, [r7, #0]
  lsm6dsl_fs_xl_t new_fs;

  /* Seems like MISRA C-2012 rule 14.3a violation but only from single file statical analysis point of view because
     the parameter passed to the function is not known at the moment of analysis */
  new_fs = (FullScale <= 2) ? LSM6DSL_2g
           : (FullScale <= 4) ? LSM6DSL_4g
 8003ede:	683b      	ldr	r3, [r7, #0]
 8003ee0:	2b02      	cmp	r3, #2
 8003ee2:	dd0b      	ble.n	8003efc <LSM6DSL_ACC_SetFullScale+0x28>
 8003ee4:	683b      	ldr	r3, [r7, #0]
 8003ee6:	2b04      	cmp	r3, #4
 8003ee8:	dd06      	ble.n	8003ef8 <LSM6DSL_ACC_SetFullScale+0x24>
 8003eea:	683b      	ldr	r3, [r7, #0]
 8003eec:	2b08      	cmp	r3, #8
 8003eee:	dc01      	bgt.n	8003ef4 <LSM6DSL_ACC_SetFullScale+0x20>
 8003ef0:	2303      	movs	r3, #3
 8003ef2:	e004      	b.n	8003efe <LSM6DSL_ACC_SetFullScale+0x2a>
 8003ef4:	2301      	movs	r3, #1
 8003ef6:	e002      	b.n	8003efe <LSM6DSL_ACC_SetFullScale+0x2a>
 8003ef8:	2302      	movs	r3, #2
 8003efa:	e000      	b.n	8003efe <LSM6DSL_ACC_SetFullScale+0x2a>
 8003efc:	2300      	movs	r3, #0
  new_fs = (FullScale <= 2) ? LSM6DSL_2g
 8003efe:	73fb      	strb	r3, [r7, #15]
           : (FullScale <= 8) ? LSM6DSL_8g
           :                    LSM6DSL_16g;

  if (lsm6dsl_xl_full_scale_set(&(pObj->Ctx), new_fs) != LSM6DSL_OK)
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	331c      	adds	r3, #28
 8003f04:	7bfa      	ldrb	r2, [r7, #15]
 8003f06:	4611      	mov	r1, r2
 8003f08:	4618      	mov	r0, r3
 8003f0a:	f000 fd51 	bl	80049b0 <lsm6dsl_xl_full_scale_set>
 8003f0e:	4603      	mov	r3, r0
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d002      	beq.n	8003f1a <LSM6DSL_ACC_SetFullScale+0x46>
  {
    return LSM6DSL_ERROR;
 8003f14:	f04f 33ff 	mov.w	r3, #4294967295
 8003f18:	e000      	b.n	8003f1c <LSM6DSL_ACC_SetFullScale+0x48>
  }

  return LSM6DSL_OK;
 8003f1a:	2300      	movs	r3, #0
}
 8003f1c:	4618      	mov	r0, r3
 8003f1e:	3710      	adds	r7, #16
 8003f20:	46bd      	mov	sp, r7
 8003f22:	bd80      	pop	{r7, pc}

08003f24 <LSM6DSL_ACC_GetAxesRaw>:
 * @param  pObj the device pObj
 * @param  Value pointer where the raw values of the axes are written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_ACC_GetAxesRaw(LSM6DSL_Object_t *pObj, LSM6DSL_AxesRaw_t *Value)
{
 8003f24:	b580      	push	{r7, lr}
 8003f26:	b084      	sub	sp, #16
 8003f28:	af00      	add	r7, sp, #0
 8003f2a:	6078      	str	r0, [r7, #4]
 8003f2c:	6039      	str	r1, [r7, #0]
  lsm6dsl_axis3bit16_t data_raw;

  /* Read raw data values. */
  if (lsm6dsl_acceleration_raw_get(&(pObj->Ctx), data_raw.u8bit) != LSM6DSL_OK)
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	331c      	adds	r3, #28
 8003f32:	f107 0208 	add.w	r2, r7, #8
 8003f36:	4611      	mov	r1, r2
 8003f38:	4618      	mov	r0, r3
 8003f3a:	f000 ff4c 	bl	8004dd6 <lsm6dsl_acceleration_raw_get>
 8003f3e:	4603      	mov	r3, r0
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d002      	beq.n	8003f4a <LSM6DSL_ACC_GetAxesRaw+0x26>
  {
    return LSM6DSL_ERROR;
 8003f44:	f04f 33ff 	mov.w	r3, #4294967295
 8003f48:	e00c      	b.n	8003f64 <LSM6DSL_ACC_GetAxesRaw+0x40>
  }

  /* Format the data. */
  Value->x = data_raw.i16bit[0];
 8003f4a:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8003f4e:	683b      	ldr	r3, [r7, #0]
 8003f50:	801a      	strh	r2, [r3, #0]
  Value->y = data_raw.i16bit[1];
 8003f52:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8003f56:	683b      	ldr	r3, [r7, #0]
 8003f58:	805a      	strh	r2, [r3, #2]
  Value->z = data_raw.i16bit[2];
 8003f5a:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8003f5e:	683b      	ldr	r3, [r7, #0]
 8003f60:	809a      	strh	r2, [r3, #4]

  return LSM6DSL_OK;
 8003f62:	2300      	movs	r3, #0
}
 8003f64:	4618      	mov	r0, r3
 8003f66:	3710      	adds	r7, #16
 8003f68:	46bd      	mov	sp, r7
 8003f6a:	bd80      	pop	{r7, pc}

08003f6c <LSM6DSL_ACC_GetAxes>:
 * @param  pObj the device pObj
 * @param  Acceleration pointer where the values of the axes are written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_ACC_GetAxes(LSM6DSL_Object_t *pObj, LSM6DSL_Axes_t *Acceleration)
{
 8003f6c:	b580      	push	{r7, lr}
 8003f6e:	b086      	sub	sp, #24
 8003f70:	af00      	add	r7, sp, #0
 8003f72:	6078      	str	r0, [r7, #4]
 8003f74:	6039      	str	r1, [r7, #0]
  lsm6dsl_axis3bit16_t data_raw;
  float sensitivity = 0.0f;
 8003f76:	f04f 0300 	mov.w	r3, #0
 8003f7a:	60fb      	str	r3, [r7, #12]

  /* Read raw data values. */
  if (lsm6dsl_acceleration_raw_get(&(pObj->Ctx), data_raw.u8bit) != LSM6DSL_OK)
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	331c      	adds	r3, #28
 8003f80:	f107 0210 	add.w	r2, r7, #16
 8003f84:	4611      	mov	r1, r2
 8003f86:	4618      	mov	r0, r3
 8003f88:	f000 ff25 	bl	8004dd6 <lsm6dsl_acceleration_raw_get>
 8003f8c:	4603      	mov	r3, r0
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d002      	beq.n	8003f98 <LSM6DSL_ACC_GetAxes+0x2c>
  {
    return LSM6DSL_ERROR;
 8003f92:	f04f 33ff 	mov.w	r3, #4294967295
 8003f96:	e03c      	b.n	8004012 <LSM6DSL_ACC_GetAxes+0xa6>
  }

  /* Get LSM6DSL actual sensitivity. */
  if (LSM6DSL_ACC_GetSensitivity(pObj, &sensitivity) != LSM6DSL_OK)
 8003f98:	f107 030c 	add.w	r3, r7, #12
 8003f9c:	4619      	mov	r1, r3
 8003f9e:	6878      	ldr	r0, [r7, #4]
 8003fa0:	f7ff fe74 	bl	8003c8c <LSM6DSL_ACC_GetSensitivity>
 8003fa4:	4603      	mov	r3, r0
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d002      	beq.n	8003fb0 <LSM6DSL_ACC_GetAxes+0x44>
  {
    return LSM6DSL_ERROR;
 8003faa:	f04f 33ff 	mov.w	r3, #4294967295
 8003fae:	e030      	b.n	8004012 <LSM6DSL_ACC_GetAxes+0xa6>
  }

  /* Calculate the data. */
  Acceleration->x = (int32_t)((float)((float)data_raw.i16bit[0] * sensitivity));
 8003fb0:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8003fb4:	ee07 3a90 	vmov	s15, r3
 8003fb8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003fbc:	edd7 7a03 	vldr	s15, [r7, #12]
 8003fc0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003fc4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003fc8:	ee17 2a90 	vmov	r2, s15
 8003fcc:	683b      	ldr	r3, [r7, #0]
 8003fce:	601a      	str	r2, [r3, #0]
  Acceleration->y = (int32_t)((float)((float)data_raw.i16bit[1] * sensitivity));
 8003fd0:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8003fd4:	ee07 3a90 	vmov	s15, r3
 8003fd8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003fdc:	edd7 7a03 	vldr	s15, [r7, #12]
 8003fe0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003fe4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003fe8:	ee17 2a90 	vmov	r2, s15
 8003fec:	683b      	ldr	r3, [r7, #0]
 8003fee:	605a      	str	r2, [r3, #4]
  Acceleration->z = (int32_t)((float)((float)data_raw.i16bit[2] * sensitivity));
 8003ff0:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8003ff4:	ee07 3a90 	vmov	s15, r3
 8003ff8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003ffc:	edd7 7a03 	vldr	s15, [r7, #12]
 8004000:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004004:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004008:	ee17 2a90 	vmov	r2, s15
 800400c:	683b      	ldr	r3, [r7, #0]
 800400e:	609a      	str	r2, [r3, #8]

  return LSM6DSL_OK;
 8004010:	2300      	movs	r3, #0
}
 8004012:	4618      	mov	r0, r3
 8004014:	3718      	adds	r7, #24
 8004016:	46bd      	mov	sp, r7
 8004018:	bd80      	pop	{r7, pc}

0800401a <LSM6DSL_GYRO_Enable>:
 * @brief  Enable the LSM6DSL gyroscope sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_GYRO_Enable(LSM6DSL_Object_t *pObj)
{
 800401a:	b580      	push	{r7, lr}
 800401c:	b082      	sub	sp, #8
 800401e:	af00      	add	r7, sp, #0
 8004020:	6078      	str	r0, [r7, #4]
  /* Check if the component is already enabled */
  if (pObj->gyro_is_enabled == 1U)
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 8004028:	2b01      	cmp	r3, #1
 800402a:	d101      	bne.n	8004030 <LSM6DSL_GYRO_Enable+0x16>
  {
    return LSM6DSL_OK;
 800402c:	2300      	movs	r3, #0
 800402e:	e014      	b.n	800405a <LSM6DSL_GYRO_Enable+0x40>
  }

  /* Output data rate selection. */
  if (lsm6dsl_gy_data_rate_set(&(pObj->Ctx), pObj->gyro_odr) != LSM6DSL_OK)
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	f103 021c 	add.w	r2, r3, #28
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800403c:	4619      	mov	r1, r3
 800403e:	4610      	mov	r0, r2
 8004040:	f000 fe0a 	bl	8004c58 <lsm6dsl_gy_data_rate_set>
 8004044:	4603      	mov	r3, r0
 8004046:	2b00      	cmp	r3, #0
 8004048:	d002      	beq.n	8004050 <LSM6DSL_GYRO_Enable+0x36>
  {
    return LSM6DSL_ERROR;
 800404a:	f04f 33ff 	mov.w	r3, #4294967295
 800404e:	e004      	b.n	800405a <LSM6DSL_GYRO_Enable+0x40>
  }

  pObj->gyro_is_enabled = 1;
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	2201      	movs	r2, #1
 8004054:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return LSM6DSL_OK;
 8004058:	2300      	movs	r3, #0
}
 800405a:	4618      	mov	r0, r3
 800405c:	3708      	adds	r7, #8
 800405e:	46bd      	mov	sp, r7
 8004060:	bd80      	pop	{r7, pc}

08004062 <LSM6DSL_GYRO_Disable>:
 * @brief  Disable the LSM6DSL gyroscope sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_GYRO_Disable(LSM6DSL_Object_t *pObj)
{
 8004062:	b580      	push	{r7, lr}
 8004064:	b082      	sub	sp, #8
 8004066:	af00      	add	r7, sp, #0
 8004068:	6078      	str	r0, [r7, #4]
  /* Check if the component is already disabled */
  if (pObj->gyro_is_enabled == 0U)
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 8004070:	2b00      	cmp	r3, #0
 8004072:	d101      	bne.n	8004078 <LSM6DSL_GYRO_Disable+0x16>
  {
    return LSM6DSL_OK;
 8004074:	2300      	movs	r3, #0
 8004076:	e01f      	b.n	80040b8 <LSM6DSL_GYRO_Disable+0x56>
  }

  /* Get current output data rate. */
  if (lsm6dsl_gy_data_rate_get(&(pObj->Ctx), &pObj->gyro_odr) != LSM6DSL_OK)
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	f103 021c 	add.w	r2, r3, #28
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	332c      	adds	r3, #44	; 0x2c
 8004082:	4619      	mov	r1, r3
 8004084:	4610      	mov	r0, r2
 8004086:	f000 fe0d 	bl	8004ca4 <lsm6dsl_gy_data_rate_get>
 800408a:	4603      	mov	r3, r0
 800408c:	2b00      	cmp	r3, #0
 800408e:	d002      	beq.n	8004096 <LSM6DSL_GYRO_Disable+0x34>
  {
    return LSM6DSL_ERROR;
 8004090:	f04f 33ff 	mov.w	r3, #4294967295
 8004094:	e010      	b.n	80040b8 <LSM6DSL_GYRO_Disable+0x56>
  }

  /* Output data rate selection - power down. */
  if (lsm6dsl_gy_data_rate_set(&(pObj->Ctx), LSM6DSL_GY_ODR_OFF) != LSM6DSL_OK)
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	331c      	adds	r3, #28
 800409a:	2100      	movs	r1, #0
 800409c:	4618      	mov	r0, r3
 800409e:	f000 fddb 	bl	8004c58 <lsm6dsl_gy_data_rate_set>
 80040a2:	4603      	mov	r3, r0
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d002      	beq.n	80040ae <LSM6DSL_GYRO_Disable+0x4c>
  {
    return LSM6DSL_ERROR;
 80040a8:	f04f 33ff 	mov.w	r3, #4294967295
 80040ac:	e004      	b.n	80040b8 <LSM6DSL_GYRO_Disable+0x56>
  }

  pObj->gyro_is_enabled = 0;
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	2200      	movs	r2, #0
 80040b2:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return LSM6DSL_OK;
 80040b6:	2300      	movs	r3, #0
}
 80040b8:	4618      	mov	r0, r3
 80040ba:	3708      	adds	r7, #8
 80040bc:	46bd      	mov	sp, r7
 80040be:	bd80      	pop	{r7, pc}

080040c0 <LSM6DSL_GYRO_GetSensitivity>:
 * @param  pObj the device pObj
 * @param  Sensitivity pointer
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_GYRO_GetSensitivity(LSM6DSL_Object_t *pObj, float *Sensitivity)
{
 80040c0:	b580      	push	{r7, lr}
 80040c2:	b084      	sub	sp, #16
 80040c4:	af00      	add	r7, sp, #0
 80040c6:	6078      	str	r0, [r7, #4]
 80040c8:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSL_OK;
 80040ca:	2300      	movs	r3, #0
 80040cc:	60fb      	str	r3, [r7, #12]
  lsm6dsl_fs_g_t full_scale;

  /* Read actual full scale selection from sensor. */
  if (lsm6dsl_gy_full_scale_get(&(pObj->Ctx), &full_scale) != LSM6DSL_OK)
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	331c      	adds	r3, #28
 80040d2:	f107 020b 	add.w	r2, r7, #11
 80040d6:	4611      	mov	r1, r2
 80040d8:	4618      	mov	r0, r3
 80040da:	f000 fd7b 	bl	8004bd4 <lsm6dsl_gy_full_scale_get>
 80040de:	4603      	mov	r3, r0
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d002      	beq.n	80040ea <LSM6DSL_GYRO_GetSensitivity+0x2a>
  {
    return LSM6DSL_ERROR;
 80040e4:	f04f 33ff 	mov.w	r3, #4294967295
 80040e8:	e02d      	b.n	8004146 <LSM6DSL_GYRO_GetSensitivity+0x86>
  }

  /* Store the sensitivity based on actual full scale. */
  switch (full_scale)
 80040ea:	7afb      	ldrb	r3, [r7, #11]
 80040ec:	2b06      	cmp	r3, #6
 80040ee:	d825      	bhi.n	800413c <LSM6DSL_GYRO_GetSensitivity+0x7c>
 80040f0:	a201      	add	r2, pc, #4	; (adr r2, 80040f8 <LSM6DSL_GYRO_GetSensitivity+0x38>)
 80040f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80040f6:	bf00      	nop
 80040f8:	0800411d 	.word	0x0800411d
 80040fc:	08004115 	.word	0x08004115
 8004100:	08004125 	.word	0x08004125
 8004104:	0800413d 	.word	0x0800413d
 8004108:	0800412d 	.word	0x0800412d
 800410c:	0800413d 	.word	0x0800413d
 8004110:	08004135 	.word	0x08004135
  {
    case LSM6DSL_125dps:
      *Sensitivity = LSM6DSL_GYRO_SENSITIVITY_FS_125DPS;
 8004114:	683b      	ldr	r3, [r7, #0]
 8004116:	4a0e      	ldr	r2, [pc, #56]	; (8004150 <LSM6DSL_GYRO_GetSensitivity+0x90>)
 8004118:	601a      	str	r2, [r3, #0]
      break;
 800411a:	e013      	b.n	8004144 <LSM6DSL_GYRO_GetSensitivity+0x84>

    case LSM6DSL_250dps:
      *Sensitivity = LSM6DSL_GYRO_SENSITIVITY_FS_250DPS;
 800411c:	683b      	ldr	r3, [r7, #0]
 800411e:	4a0d      	ldr	r2, [pc, #52]	; (8004154 <LSM6DSL_GYRO_GetSensitivity+0x94>)
 8004120:	601a      	str	r2, [r3, #0]
      break;
 8004122:	e00f      	b.n	8004144 <LSM6DSL_GYRO_GetSensitivity+0x84>

    case LSM6DSL_500dps:
      *Sensitivity = LSM6DSL_GYRO_SENSITIVITY_FS_500DPS;
 8004124:	683b      	ldr	r3, [r7, #0]
 8004126:	4a0c      	ldr	r2, [pc, #48]	; (8004158 <LSM6DSL_GYRO_GetSensitivity+0x98>)
 8004128:	601a      	str	r2, [r3, #0]
      break;
 800412a:	e00b      	b.n	8004144 <LSM6DSL_GYRO_GetSensitivity+0x84>

    case LSM6DSL_1000dps:
      *Sensitivity = LSM6DSL_GYRO_SENSITIVITY_FS_1000DPS;
 800412c:	683b      	ldr	r3, [r7, #0]
 800412e:	4a0b      	ldr	r2, [pc, #44]	; (800415c <LSM6DSL_GYRO_GetSensitivity+0x9c>)
 8004130:	601a      	str	r2, [r3, #0]
      break;
 8004132:	e007      	b.n	8004144 <LSM6DSL_GYRO_GetSensitivity+0x84>

    case LSM6DSL_2000dps:
      *Sensitivity = LSM6DSL_GYRO_SENSITIVITY_FS_2000DPS;
 8004134:	683b      	ldr	r3, [r7, #0]
 8004136:	4a0a      	ldr	r2, [pc, #40]	; (8004160 <LSM6DSL_GYRO_GetSensitivity+0xa0>)
 8004138:	601a      	str	r2, [r3, #0]
      break;
 800413a:	e003      	b.n	8004144 <LSM6DSL_GYRO_GetSensitivity+0x84>

    default:
      ret = LSM6DSL_ERROR;
 800413c:	f04f 33ff 	mov.w	r3, #4294967295
 8004140:	60fb      	str	r3, [r7, #12]
      break;
 8004142:	bf00      	nop
  }

  return ret;
 8004144:	68fb      	ldr	r3, [r7, #12]
}
 8004146:	4618      	mov	r0, r3
 8004148:	3710      	adds	r7, #16
 800414a:	46bd      	mov	sp, r7
 800414c:	bd80      	pop	{r7, pc}
 800414e:	bf00      	nop
 8004150:	408c0000 	.word	0x408c0000
 8004154:	410c0000 	.word	0x410c0000
 8004158:	418c0000 	.word	0x418c0000
 800415c:	420c0000 	.word	0x420c0000
 8004160:	428c0000 	.word	0x428c0000

08004164 <LSM6DSL_GYRO_GetOutputDataRate>:
 * @param  pObj the device pObj
 * @param  Odr pointer where the output data rate is written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_GYRO_GetOutputDataRate(LSM6DSL_Object_t *pObj, float *Odr)
{
 8004164:	b580      	push	{r7, lr}
 8004166:	b084      	sub	sp, #16
 8004168:	af00      	add	r7, sp, #0
 800416a:	6078      	str	r0, [r7, #4]
 800416c:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSL_OK;
 800416e:	2300      	movs	r3, #0
 8004170:	60fb      	str	r3, [r7, #12]
  lsm6dsl_odr_g_t odr_low_level;

  /* Get current output data rate. */
  if (lsm6dsl_gy_data_rate_get(&(pObj->Ctx), &odr_low_level) != LSM6DSL_OK)
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	331c      	adds	r3, #28
 8004176:	f107 020b 	add.w	r2, r7, #11
 800417a:	4611      	mov	r1, r2
 800417c:	4618      	mov	r0, r3
 800417e:	f000 fd91 	bl	8004ca4 <lsm6dsl_gy_data_rate_get>
 8004182:	4603      	mov	r3, r0
 8004184:	2b00      	cmp	r3, #0
 8004186:	d002      	beq.n	800418e <LSM6DSL_GYRO_GetOutputDataRate+0x2a>
  {
    return LSM6DSL_ERROR;
 8004188:	f04f 33ff 	mov.w	r3, #4294967295
 800418c:	e04e      	b.n	800422c <LSM6DSL_GYRO_GetOutputDataRate+0xc8>
  }

  switch (odr_low_level)
 800418e:	7afb      	ldrb	r3, [r7, #11]
 8004190:	2b0a      	cmp	r3, #10
 8004192:	d846      	bhi.n	8004222 <LSM6DSL_GYRO_GetOutputDataRate+0xbe>
 8004194:	a201      	add	r2, pc, #4	; (adr r2, 800419c <LSM6DSL_GYRO_GetOutputDataRate+0x38>)
 8004196:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800419a:	bf00      	nop
 800419c:	080041c9 	.word	0x080041c9
 80041a0:	080041d3 	.word	0x080041d3
 80041a4:	080041db 	.word	0x080041db
 80041a8:	080041e3 	.word	0x080041e3
 80041ac:	080041eb 	.word	0x080041eb
 80041b0:	080041f3 	.word	0x080041f3
 80041b4:	080041fb 	.word	0x080041fb
 80041b8:	08004203 	.word	0x08004203
 80041bc:	0800420b 	.word	0x0800420b
 80041c0:	08004213 	.word	0x08004213
 80041c4:	0800421b 	.word	0x0800421b
  {
    case LSM6DSL_GY_ODR_OFF:
      *Odr = 0.0f;
 80041c8:	683b      	ldr	r3, [r7, #0]
 80041ca:	f04f 0200 	mov.w	r2, #0
 80041ce:	601a      	str	r2, [r3, #0]
      break;
 80041d0:	e02b      	b.n	800422a <LSM6DSL_GYRO_GetOutputDataRate+0xc6>

    case LSM6DSL_GY_ODR_12Hz5:
      *Odr = 12.5f;
 80041d2:	683b      	ldr	r3, [r7, #0]
 80041d4:	4a17      	ldr	r2, [pc, #92]	; (8004234 <LSM6DSL_GYRO_GetOutputDataRate+0xd0>)
 80041d6:	601a      	str	r2, [r3, #0]
      break;
 80041d8:	e027      	b.n	800422a <LSM6DSL_GYRO_GetOutputDataRate+0xc6>

    case LSM6DSL_GY_ODR_26Hz:
      *Odr = 26.0f;
 80041da:	683b      	ldr	r3, [r7, #0]
 80041dc:	4a16      	ldr	r2, [pc, #88]	; (8004238 <LSM6DSL_GYRO_GetOutputDataRate+0xd4>)
 80041de:	601a      	str	r2, [r3, #0]
      break;
 80041e0:	e023      	b.n	800422a <LSM6DSL_GYRO_GetOutputDataRate+0xc6>

    case LSM6DSL_GY_ODR_52Hz:
      *Odr = 52.0f;
 80041e2:	683b      	ldr	r3, [r7, #0]
 80041e4:	4a15      	ldr	r2, [pc, #84]	; (800423c <LSM6DSL_GYRO_GetOutputDataRate+0xd8>)
 80041e6:	601a      	str	r2, [r3, #0]
      break;
 80041e8:	e01f      	b.n	800422a <LSM6DSL_GYRO_GetOutputDataRate+0xc6>

    case LSM6DSL_GY_ODR_104Hz:
      *Odr = 104.0f;
 80041ea:	683b      	ldr	r3, [r7, #0]
 80041ec:	4a14      	ldr	r2, [pc, #80]	; (8004240 <LSM6DSL_GYRO_GetOutputDataRate+0xdc>)
 80041ee:	601a      	str	r2, [r3, #0]
      break;
 80041f0:	e01b      	b.n	800422a <LSM6DSL_GYRO_GetOutputDataRate+0xc6>

    case LSM6DSL_GY_ODR_208Hz:
      *Odr = 208.0f;
 80041f2:	683b      	ldr	r3, [r7, #0]
 80041f4:	4a13      	ldr	r2, [pc, #76]	; (8004244 <LSM6DSL_GYRO_GetOutputDataRate+0xe0>)
 80041f6:	601a      	str	r2, [r3, #0]
      break;
 80041f8:	e017      	b.n	800422a <LSM6DSL_GYRO_GetOutputDataRate+0xc6>

    case LSM6DSL_GY_ODR_416Hz:
      *Odr = 416.0f;
 80041fa:	683b      	ldr	r3, [r7, #0]
 80041fc:	4a12      	ldr	r2, [pc, #72]	; (8004248 <LSM6DSL_GYRO_GetOutputDataRate+0xe4>)
 80041fe:	601a      	str	r2, [r3, #0]
      break;
 8004200:	e013      	b.n	800422a <LSM6DSL_GYRO_GetOutputDataRate+0xc6>

    case LSM6DSL_GY_ODR_833Hz:
      *Odr = 833.0f;
 8004202:	683b      	ldr	r3, [r7, #0]
 8004204:	4a11      	ldr	r2, [pc, #68]	; (800424c <LSM6DSL_GYRO_GetOutputDataRate+0xe8>)
 8004206:	601a      	str	r2, [r3, #0]
      break;
 8004208:	e00f      	b.n	800422a <LSM6DSL_GYRO_GetOutputDataRate+0xc6>

    case LSM6DSL_GY_ODR_1k66Hz:
      *Odr =  1660.0f;
 800420a:	683b      	ldr	r3, [r7, #0]
 800420c:	4a10      	ldr	r2, [pc, #64]	; (8004250 <LSM6DSL_GYRO_GetOutputDataRate+0xec>)
 800420e:	601a      	str	r2, [r3, #0]
      break;
 8004210:	e00b      	b.n	800422a <LSM6DSL_GYRO_GetOutputDataRate+0xc6>

    case LSM6DSL_GY_ODR_3k33Hz:
      *Odr =  3330.0f;
 8004212:	683b      	ldr	r3, [r7, #0]
 8004214:	4a0f      	ldr	r2, [pc, #60]	; (8004254 <LSM6DSL_GYRO_GetOutputDataRate+0xf0>)
 8004216:	601a      	str	r2, [r3, #0]
      break;
 8004218:	e007      	b.n	800422a <LSM6DSL_GYRO_GetOutputDataRate+0xc6>

    case LSM6DSL_GY_ODR_6k66Hz:
      *Odr =  6660.0f;
 800421a:	683b      	ldr	r3, [r7, #0]
 800421c:	4a0e      	ldr	r2, [pc, #56]	; (8004258 <LSM6DSL_GYRO_GetOutputDataRate+0xf4>)
 800421e:	601a      	str	r2, [r3, #0]
      break;
 8004220:	e003      	b.n	800422a <LSM6DSL_GYRO_GetOutputDataRate+0xc6>

    default:
      ret = LSM6DSL_ERROR;
 8004222:	f04f 33ff 	mov.w	r3, #4294967295
 8004226:	60fb      	str	r3, [r7, #12]
      break;
 8004228:	bf00      	nop
  }

  return ret;
 800422a:	68fb      	ldr	r3, [r7, #12]
}
 800422c:	4618      	mov	r0, r3
 800422e:	3710      	adds	r7, #16
 8004230:	46bd      	mov	sp, r7
 8004232:	bd80      	pop	{r7, pc}
 8004234:	41480000 	.word	0x41480000
 8004238:	41d00000 	.word	0x41d00000
 800423c:	42500000 	.word	0x42500000
 8004240:	42d00000 	.word	0x42d00000
 8004244:	43500000 	.word	0x43500000
 8004248:	43d00000 	.word	0x43d00000
 800424c:	44504000 	.word	0x44504000
 8004250:	44cf8000 	.word	0x44cf8000
 8004254:	45502000 	.word	0x45502000
 8004258:	45d02000 	.word	0x45d02000

0800425c <LSM6DSL_GYRO_SetOutputDataRate>:
 * @param  pObj the device pObj
 * @param  Odr the output data rate value to be set
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_GYRO_SetOutputDataRate(LSM6DSL_Object_t *pObj, float Odr)
{
 800425c:	b580      	push	{r7, lr}
 800425e:	b082      	sub	sp, #8
 8004260:	af00      	add	r7, sp, #0
 8004262:	6078      	str	r0, [r7, #4]
 8004264:	ed87 0a00 	vstr	s0, [r7]
  /* Check if the component is enabled */
  if (pObj->gyro_is_enabled == 1U)
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 800426e:	2b01      	cmp	r3, #1
 8004270:	d106      	bne.n	8004280 <LSM6DSL_GYRO_SetOutputDataRate+0x24>
  {
    return LSM6DSL_GYRO_SetOutputDataRate_When_Enabled(pObj, Odr);
 8004272:	ed97 0a00 	vldr	s0, [r7]
 8004276:	6878      	ldr	r0, [r7, #4]
 8004278:	f000 fa26 	bl	80046c8 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled>
 800427c:	4603      	mov	r3, r0
 800427e:	e005      	b.n	800428c <LSM6DSL_GYRO_SetOutputDataRate+0x30>
  }
  else
  {
    return LSM6DSL_GYRO_SetOutputDataRate_When_Disabled(pObj, Odr);
 8004280:	ed97 0a00 	vldr	s0, [r7]
 8004284:	6878      	ldr	r0, [r7, #4]
 8004286:	f000 faab 	bl	80047e0 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled>
 800428a:	4603      	mov	r3, r0
  }
}
 800428c:	4618      	mov	r0, r3
 800428e:	3708      	adds	r7, #8
 8004290:	46bd      	mov	sp, r7
 8004292:	bd80      	pop	{r7, pc}

08004294 <LSM6DSL_GYRO_GetFullScale>:
 * @param  pObj the device pObj
 * @param  FullScale pointer where the full scale is written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_GYRO_GetFullScale(LSM6DSL_Object_t *pObj, int32_t  *FullScale)
{
 8004294:	b580      	push	{r7, lr}
 8004296:	b084      	sub	sp, #16
 8004298:	af00      	add	r7, sp, #0
 800429a:	6078      	str	r0, [r7, #4]
 800429c:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSL_OK;
 800429e:	2300      	movs	r3, #0
 80042a0:	60fb      	str	r3, [r7, #12]
  lsm6dsl_fs_g_t fs_low_level;

  /* Read actual full scale selection from sensor. */
  if (lsm6dsl_gy_full_scale_get(&(pObj->Ctx), &fs_low_level) != LSM6DSL_OK)
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	331c      	adds	r3, #28
 80042a6:	f107 020b 	add.w	r2, r7, #11
 80042aa:	4611      	mov	r1, r2
 80042ac:	4618      	mov	r0, r3
 80042ae:	f000 fc91 	bl	8004bd4 <lsm6dsl_gy_full_scale_get>
 80042b2:	4603      	mov	r3, r0
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d002      	beq.n	80042be <LSM6DSL_GYRO_GetFullScale+0x2a>
  {
    return LSM6DSL_ERROR;
 80042b8:	f04f 33ff 	mov.w	r3, #4294967295
 80042bc:	e030      	b.n	8004320 <LSM6DSL_GYRO_GetFullScale+0x8c>
  }

  switch (fs_low_level)
 80042be:	7afb      	ldrb	r3, [r7, #11]
 80042c0:	2b06      	cmp	r3, #6
 80042c2:	d828      	bhi.n	8004316 <LSM6DSL_GYRO_GetFullScale+0x82>
 80042c4:	a201      	add	r2, pc, #4	; (adr r2, 80042cc <LSM6DSL_GYRO_GetFullScale+0x38>)
 80042c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80042ca:	bf00      	nop
 80042cc:	080042f1 	.word	0x080042f1
 80042d0:	080042e9 	.word	0x080042e9
 80042d4:	080042f9 	.word	0x080042f9
 80042d8:	08004317 	.word	0x08004317
 80042dc:	08004303 	.word	0x08004303
 80042e0:	08004317 	.word	0x08004317
 80042e4:	0800430d 	.word	0x0800430d
  {
    case LSM6DSL_125dps:
      *FullScale =  125;
 80042e8:	683b      	ldr	r3, [r7, #0]
 80042ea:	227d      	movs	r2, #125	; 0x7d
 80042ec:	601a      	str	r2, [r3, #0]
      break;
 80042ee:	e016      	b.n	800431e <LSM6DSL_GYRO_GetFullScale+0x8a>

    case LSM6DSL_250dps:
      *FullScale =  250;
 80042f0:	683b      	ldr	r3, [r7, #0]
 80042f2:	22fa      	movs	r2, #250	; 0xfa
 80042f4:	601a      	str	r2, [r3, #0]
      break;
 80042f6:	e012      	b.n	800431e <LSM6DSL_GYRO_GetFullScale+0x8a>

    case LSM6DSL_500dps:
      *FullScale =  500;
 80042f8:	683b      	ldr	r3, [r7, #0]
 80042fa:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80042fe:	601a      	str	r2, [r3, #0]
      break;
 8004300:	e00d      	b.n	800431e <LSM6DSL_GYRO_GetFullScale+0x8a>

    case LSM6DSL_1000dps:
      *FullScale = 1000;
 8004302:	683b      	ldr	r3, [r7, #0]
 8004304:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004308:	601a      	str	r2, [r3, #0]
      break;
 800430a:	e008      	b.n	800431e <LSM6DSL_GYRO_GetFullScale+0x8a>

    case LSM6DSL_2000dps:
      *FullScale = 2000;
 800430c:	683b      	ldr	r3, [r7, #0]
 800430e:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8004312:	601a      	str	r2, [r3, #0]
      break;
 8004314:	e003      	b.n	800431e <LSM6DSL_GYRO_GetFullScale+0x8a>

    default:
      ret = LSM6DSL_ERROR;
 8004316:	f04f 33ff 	mov.w	r3, #4294967295
 800431a:	60fb      	str	r3, [r7, #12]
      break;
 800431c:	bf00      	nop
  }

  return ret;
 800431e:	68fb      	ldr	r3, [r7, #12]
}
 8004320:	4618      	mov	r0, r3
 8004322:	3710      	adds	r7, #16
 8004324:	46bd      	mov	sp, r7
 8004326:	bd80      	pop	{r7, pc}

08004328 <LSM6DSL_GYRO_SetFullScale>:
 * @param  pObj the device pObj
 * @param  FullScale the functional full scale to be set
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_GYRO_SetFullScale(LSM6DSL_Object_t *pObj, int32_t FullScale)
{
 8004328:	b580      	push	{r7, lr}
 800432a:	b084      	sub	sp, #16
 800432c:	af00      	add	r7, sp, #0
 800432e:	6078      	str	r0, [r7, #4]
 8004330:	6039      	str	r1, [r7, #0]
  lsm6dsl_fs_g_t new_fs;

  new_fs = (FullScale <= 125)  ? LSM6DSL_125dps
           : (FullScale <= 250)  ? LSM6DSL_250dps
 8004332:	683b      	ldr	r3, [r7, #0]
 8004334:	2b7d      	cmp	r3, #125	; 0x7d
 8004336:	dd12      	ble.n	800435e <LSM6DSL_GYRO_SetFullScale+0x36>
 8004338:	683b      	ldr	r3, [r7, #0]
 800433a:	2bfa      	cmp	r3, #250	; 0xfa
 800433c:	dd0d      	ble.n	800435a <LSM6DSL_GYRO_SetFullScale+0x32>
 800433e:	683b      	ldr	r3, [r7, #0]
 8004340:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8004344:	dd07      	ble.n	8004356 <LSM6DSL_GYRO_SetFullScale+0x2e>
 8004346:	683b      	ldr	r3, [r7, #0]
 8004348:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800434c:	dc01      	bgt.n	8004352 <LSM6DSL_GYRO_SetFullScale+0x2a>
 800434e:	2304      	movs	r3, #4
 8004350:	e006      	b.n	8004360 <LSM6DSL_GYRO_SetFullScale+0x38>
 8004352:	2306      	movs	r3, #6
 8004354:	e004      	b.n	8004360 <LSM6DSL_GYRO_SetFullScale+0x38>
 8004356:	2302      	movs	r3, #2
 8004358:	e002      	b.n	8004360 <LSM6DSL_GYRO_SetFullScale+0x38>
 800435a:	2300      	movs	r3, #0
 800435c:	e000      	b.n	8004360 <LSM6DSL_GYRO_SetFullScale+0x38>
 800435e:	2301      	movs	r3, #1
  new_fs = (FullScale <= 125)  ? LSM6DSL_125dps
 8004360:	73fb      	strb	r3, [r7, #15]
           : (FullScale <= 500)  ? LSM6DSL_500dps
           : (FullScale <= 1000) ? LSM6DSL_1000dps
           :                       LSM6DSL_2000dps;

  if (lsm6dsl_gy_full_scale_set(&(pObj->Ctx), new_fs) != LSM6DSL_OK)
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	331c      	adds	r3, #28
 8004366:	7bfa      	ldrb	r2, [r7, #15]
 8004368:	4611      	mov	r1, r2
 800436a:	4618      	mov	r0, r3
 800436c:	f000 fc0c 	bl	8004b88 <lsm6dsl_gy_full_scale_set>
 8004370:	4603      	mov	r3, r0
 8004372:	2b00      	cmp	r3, #0
 8004374:	d002      	beq.n	800437c <LSM6DSL_GYRO_SetFullScale+0x54>
  {
    return LSM6DSL_ERROR;
 8004376:	f04f 33ff 	mov.w	r3, #4294967295
 800437a:	e000      	b.n	800437e <LSM6DSL_GYRO_SetFullScale+0x56>
  }

  return LSM6DSL_OK;
 800437c:	2300      	movs	r3, #0
}
 800437e:	4618      	mov	r0, r3
 8004380:	3710      	adds	r7, #16
 8004382:	46bd      	mov	sp, r7
 8004384:	bd80      	pop	{r7, pc}

08004386 <LSM6DSL_GYRO_GetAxesRaw>:
 * @param  pObj the device pObj
 * @param  Value pointer where the raw values of the axes are written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_GYRO_GetAxesRaw(LSM6DSL_Object_t *pObj, LSM6DSL_AxesRaw_t *Value)
{
 8004386:	b580      	push	{r7, lr}
 8004388:	b084      	sub	sp, #16
 800438a:	af00      	add	r7, sp, #0
 800438c:	6078      	str	r0, [r7, #4]
 800438e:	6039      	str	r1, [r7, #0]
  lsm6dsl_axis3bit16_t data_raw;

  /* Read raw data values. */
  if (lsm6dsl_angular_rate_raw_get(&(pObj->Ctx), data_raw.u8bit) != LSM6DSL_OK)
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	331c      	adds	r3, #28
 8004394:	f107 0208 	add.w	r2, r7, #8
 8004398:	4611      	mov	r1, r2
 800439a:	4618      	mov	r0, r3
 800439c:	f000 fd0a 	bl	8004db4 <lsm6dsl_angular_rate_raw_get>
 80043a0:	4603      	mov	r3, r0
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d002      	beq.n	80043ac <LSM6DSL_GYRO_GetAxesRaw+0x26>
  {
    return LSM6DSL_ERROR;
 80043a6:	f04f 33ff 	mov.w	r3, #4294967295
 80043aa:	e00c      	b.n	80043c6 <LSM6DSL_GYRO_GetAxesRaw+0x40>
  }

  /* Format the data. */
  Value->x = data_raw.i16bit[0];
 80043ac:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80043b0:	683b      	ldr	r3, [r7, #0]
 80043b2:	801a      	strh	r2, [r3, #0]
  Value->y = data_raw.i16bit[1];
 80043b4:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 80043b8:	683b      	ldr	r3, [r7, #0]
 80043ba:	805a      	strh	r2, [r3, #2]
  Value->z = data_raw.i16bit[2];
 80043bc:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 80043c0:	683b      	ldr	r3, [r7, #0]
 80043c2:	809a      	strh	r2, [r3, #4]

  return LSM6DSL_OK;
 80043c4:	2300      	movs	r3, #0
}
 80043c6:	4618      	mov	r0, r3
 80043c8:	3710      	adds	r7, #16
 80043ca:	46bd      	mov	sp, r7
 80043cc:	bd80      	pop	{r7, pc}

080043ce <LSM6DSL_GYRO_GetAxes>:
 * @param  pObj the device pObj
 * @param  AngularRate pointer where the values of the axes are written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_GYRO_GetAxes(LSM6DSL_Object_t *pObj, LSM6DSL_Axes_t *AngularRate)
{
 80043ce:	b580      	push	{r7, lr}
 80043d0:	b086      	sub	sp, #24
 80043d2:	af00      	add	r7, sp, #0
 80043d4:	6078      	str	r0, [r7, #4]
 80043d6:	6039      	str	r1, [r7, #0]
  lsm6dsl_axis3bit16_t data_raw;
  float sensitivity;

  /* Read raw data values. */
  if (lsm6dsl_angular_rate_raw_get(&(pObj->Ctx), data_raw.u8bit) != LSM6DSL_OK)
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	331c      	adds	r3, #28
 80043dc:	f107 0210 	add.w	r2, r7, #16
 80043e0:	4611      	mov	r1, r2
 80043e2:	4618      	mov	r0, r3
 80043e4:	f000 fce6 	bl	8004db4 <lsm6dsl_angular_rate_raw_get>
 80043e8:	4603      	mov	r3, r0
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d002      	beq.n	80043f4 <LSM6DSL_GYRO_GetAxes+0x26>
  {
    return LSM6DSL_ERROR;
 80043ee:	f04f 33ff 	mov.w	r3, #4294967295
 80043f2:	e03c      	b.n	800446e <LSM6DSL_GYRO_GetAxes+0xa0>
  }

  /* Get LSM6DSL actual sensitivity. */
  if (LSM6DSL_GYRO_GetSensitivity(pObj, &sensitivity) != LSM6DSL_OK)
 80043f4:	f107 030c 	add.w	r3, r7, #12
 80043f8:	4619      	mov	r1, r3
 80043fa:	6878      	ldr	r0, [r7, #4]
 80043fc:	f7ff fe60 	bl	80040c0 <LSM6DSL_GYRO_GetSensitivity>
 8004400:	4603      	mov	r3, r0
 8004402:	2b00      	cmp	r3, #0
 8004404:	d002      	beq.n	800440c <LSM6DSL_GYRO_GetAxes+0x3e>
  {
    return LSM6DSL_ERROR;
 8004406:	f04f 33ff 	mov.w	r3, #4294967295
 800440a:	e030      	b.n	800446e <LSM6DSL_GYRO_GetAxes+0xa0>
  }

  /* Calculate the data. */
  AngularRate->x = (int32_t)((float)((float)data_raw.i16bit[0] * sensitivity));
 800440c:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8004410:	ee07 3a90 	vmov	s15, r3
 8004414:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004418:	edd7 7a03 	vldr	s15, [r7, #12]
 800441c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004420:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004424:	ee17 2a90 	vmov	r2, s15
 8004428:	683b      	ldr	r3, [r7, #0]
 800442a:	601a      	str	r2, [r3, #0]
  AngularRate->y = (int32_t)((float)((float)data_raw.i16bit[1] * sensitivity));
 800442c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8004430:	ee07 3a90 	vmov	s15, r3
 8004434:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004438:	edd7 7a03 	vldr	s15, [r7, #12]
 800443c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004440:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004444:	ee17 2a90 	vmov	r2, s15
 8004448:	683b      	ldr	r3, [r7, #0]
 800444a:	605a      	str	r2, [r3, #4]
  AngularRate->z = (int32_t)((float)((float)data_raw.i16bit[2] * sensitivity));
 800444c:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8004450:	ee07 3a90 	vmov	s15, r3
 8004454:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004458:	edd7 7a03 	vldr	s15, [r7, #12]
 800445c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004460:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004464:	ee17 2a90 	vmov	r2, s15
 8004468:	683b      	ldr	r3, [r7, #0]
 800446a:	609a      	str	r2, [r3, #8]

  return LSM6DSL_OK;
 800446c:	2300      	movs	r3, #0
}
 800446e:	4618      	mov	r0, r3
 8004470:	3718      	adds	r7, #24
 8004472:	46bd      	mov	sp, r7
 8004474:	bd80      	pop	{r7, pc}

08004476 <LSM6DSL_Write_Reg>:
 * @param  Reg address to be written
 * @param  Data value to be written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_Write_Reg(LSM6DSL_Object_t *pObj, uint8_t Reg, uint8_t Data)
{
 8004476:	b580      	push	{r7, lr}
 8004478:	b082      	sub	sp, #8
 800447a:	af00      	add	r7, sp, #0
 800447c:	6078      	str	r0, [r7, #4]
 800447e:	460b      	mov	r3, r1
 8004480:	70fb      	strb	r3, [r7, #3]
 8004482:	4613      	mov	r3, r2
 8004484:	70bb      	strb	r3, [r7, #2]
  if (lsm6dsl_write_reg(&(pObj->Ctx), Reg, &Data, 1) != LSM6DSL_OK)
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	f103 001c 	add.w	r0, r3, #28
 800448c:	1cba      	adds	r2, r7, #2
 800448e:	78f9      	ldrb	r1, [r7, #3]
 8004490:	2301      	movs	r3, #1
 8004492:	f000 fa75 	bl	8004980 <lsm6dsl_write_reg>
 8004496:	4603      	mov	r3, r0
 8004498:	2b00      	cmp	r3, #0
 800449a:	d002      	beq.n	80044a2 <LSM6DSL_Write_Reg+0x2c>
  {
    return LSM6DSL_ERROR;
 800449c:	f04f 33ff 	mov.w	r3, #4294967295
 80044a0:	e000      	b.n	80044a4 <LSM6DSL_Write_Reg+0x2e>
  }

  return LSM6DSL_OK;
 80044a2:	2300      	movs	r3, #0
}
 80044a4:	4618      	mov	r0, r3
 80044a6:	3708      	adds	r7, #8
 80044a8:	46bd      	mov	sp, r7
 80044aa:	bd80      	pop	{r7, pc}

080044ac <LSM6DSL_ACC_SetOutputDataRate_When_Enabled>:
 * @param  pObj the device pObj
 * @param  Odr the functional output data rate to be set
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t LSM6DSL_ACC_SetOutputDataRate_When_Enabled(LSM6DSL_Object_t *pObj, float Odr)
{
 80044ac:	b580      	push	{r7, lr}
 80044ae:	b084      	sub	sp, #16
 80044b0:	af00      	add	r7, sp, #0
 80044b2:	6078      	str	r0, [r7, #4]
 80044b4:	ed87 0a00 	vstr	s0, [r7]
  lsm6dsl_odr_xl_t new_odr;

  new_odr = (Odr <=   12.5f) ? LSM6DSL_XL_ODR_12Hz5
          : (Odr <=   26.0f) ? LSM6DSL_XL_ODR_26Hz
 80044b8:	edd7 7a00 	vldr	s15, [r7]
 80044bc:	eeb2 7a09 	vmov.f32	s14, #41	; 0x41480000  12.5
 80044c0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80044c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80044c8:	d801      	bhi.n	80044ce <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x22>
 80044ca:	2301      	movs	r3, #1
 80044cc:	e058      	b.n	8004580 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 80044ce:	edd7 7a00 	vldr	s15, [r7]
 80044d2:	eeb3 7a0a 	vmov.f32	s14, #58	; 0x41d00000  26.0
 80044d6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80044da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80044de:	d801      	bhi.n	80044e4 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x38>
 80044e0:	2302      	movs	r3, #2
 80044e2:	e04d      	b.n	8004580 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 80044e4:	edd7 7a00 	vldr	s15, [r7]
 80044e8:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 80045a8 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xfc>
 80044ec:	eef4 7ac7 	vcmpe.f32	s15, s14
 80044f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80044f4:	d801      	bhi.n	80044fa <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x4e>
 80044f6:	2303      	movs	r3, #3
 80044f8:	e042      	b.n	8004580 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 80044fa:	edd7 7a00 	vldr	s15, [r7]
 80044fe:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 80045ac <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x100>
 8004502:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004506:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800450a:	d801      	bhi.n	8004510 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x64>
 800450c:	2304      	movs	r3, #4
 800450e:	e037      	b.n	8004580 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 8004510:	edd7 7a00 	vldr	s15, [r7]
 8004514:	ed9f 7a26 	vldr	s14, [pc, #152]	; 80045b0 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x104>
 8004518:	eef4 7ac7 	vcmpe.f32	s15, s14
 800451c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004520:	d801      	bhi.n	8004526 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x7a>
 8004522:	2305      	movs	r3, #5
 8004524:	e02c      	b.n	8004580 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 8004526:	edd7 7a00 	vldr	s15, [r7]
 800452a:	ed9f 7a22 	vldr	s14, [pc, #136]	; 80045b4 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x108>
 800452e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004532:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004536:	d801      	bhi.n	800453c <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x90>
 8004538:	2306      	movs	r3, #6
 800453a:	e021      	b.n	8004580 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 800453c:	edd7 7a00 	vldr	s15, [r7]
 8004540:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 80045b8 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x10c>
 8004544:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004548:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800454c:	d801      	bhi.n	8004552 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xa6>
 800454e:	2307      	movs	r3, #7
 8004550:	e016      	b.n	8004580 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 8004552:	edd7 7a00 	vldr	s15, [r7]
 8004556:	ed9f 7a19 	vldr	s14, [pc, #100]	; 80045bc <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x110>
 800455a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800455e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004562:	d801      	bhi.n	8004568 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xbc>
 8004564:	2308      	movs	r3, #8
 8004566:	e00b      	b.n	8004580 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 8004568:	edd7 7a00 	vldr	s15, [r7]
 800456c:	ed9f 7a14 	vldr	s14, [pc, #80]	; 80045c0 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x114>
 8004570:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004574:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004578:	d801      	bhi.n	800457e <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd2>
 800457a:	2309      	movs	r3, #9
 800457c:	e000      	b.n	8004580 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 800457e:	230a      	movs	r3, #10
  new_odr = (Odr <=   12.5f) ? LSM6DSL_XL_ODR_12Hz5
 8004580:	73fb      	strb	r3, [r7, #15]
          : (Odr <= 1660.0f) ? LSM6DSL_XL_ODR_1k66Hz
          : (Odr <= 3330.0f) ? LSM6DSL_XL_ODR_3k33Hz
          :                    LSM6DSL_XL_ODR_6k66Hz;

  /* Output data rate selection. */
  if (lsm6dsl_xl_data_rate_set(&(pObj->Ctx), new_odr) != LSM6DSL_OK)
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	331c      	adds	r3, #28
 8004586:	7bfa      	ldrb	r2, [r7, #15]
 8004588:	4611      	mov	r1, r2
 800458a:	4618      	mov	r0, r3
 800458c:	f000 fa6e 	bl	8004a6c <lsm6dsl_xl_data_rate_set>
 8004590:	4603      	mov	r3, r0
 8004592:	2b00      	cmp	r3, #0
 8004594:	d002      	beq.n	800459c <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xf0>
  {
    return LSM6DSL_ERROR;
 8004596:	f04f 33ff 	mov.w	r3, #4294967295
 800459a:	e000      	b.n	800459e <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xf2>
  }

  return LSM6DSL_OK;
 800459c:	2300      	movs	r3, #0
}
 800459e:	4618      	mov	r0, r3
 80045a0:	3710      	adds	r7, #16
 80045a2:	46bd      	mov	sp, r7
 80045a4:	bd80      	pop	{r7, pc}
 80045a6:	bf00      	nop
 80045a8:	42500000 	.word	0x42500000
 80045ac:	42d00000 	.word	0x42d00000
 80045b0:	43500000 	.word	0x43500000
 80045b4:	43d00000 	.word	0x43d00000
 80045b8:	44504000 	.word	0x44504000
 80045bc:	44cf8000 	.word	0x44cf8000
 80045c0:	45502000 	.word	0x45502000

080045c4 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled>:
 * @param  pObj the device pObj
 * @param  Odr the functional output data rate to be set
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t LSM6DSL_ACC_SetOutputDataRate_When_Disabled(LSM6DSL_Object_t *pObj, float Odr)
{
 80045c4:	b480      	push	{r7}
 80045c6:	b083      	sub	sp, #12
 80045c8:	af00      	add	r7, sp, #0
 80045ca:	6078      	str	r0, [r7, #4]
 80045cc:	ed87 0a00 	vstr	s0, [r7]
  pObj->acc_odr = (Odr <=   12.5f) ? LSM6DSL_XL_ODR_12Hz5
                : (Odr <=   26.0f) ? LSM6DSL_XL_ODR_26Hz
 80045d0:	edd7 7a00 	vldr	s15, [r7]
 80045d4:	eeb2 7a09 	vmov.f32	s14, #41	; 0x41480000  12.5
 80045d8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80045dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80045e0:	d801      	bhi.n	80045e6 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0x22>
 80045e2:	2301      	movs	r3, #1
 80045e4:	e058      	b.n	8004698 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 80045e6:	edd7 7a00 	vldr	s15, [r7]
 80045ea:	eeb3 7a0a 	vmov.f32	s14, #58	; 0x41d00000  26.0
 80045ee:	eef4 7ac7 	vcmpe.f32	s15, s14
 80045f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80045f6:	d801      	bhi.n	80045fc <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0x38>
 80045f8:	2302      	movs	r3, #2
 80045fa:	e04d      	b.n	8004698 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 80045fc:	edd7 7a00 	vldr	s15, [r7]
 8004600:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 80046ac <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xe8>
 8004604:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004608:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800460c:	d801      	bhi.n	8004612 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0x4e>
 800460e:	2303      	movs	r3, #3
 8004610:	e042      	b.n	8004698 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 8004612:	edd7 7a00 	vldr	s15, [r7]
 8004616:	ed9f 7a26 	vldr	s14, [pc, #152]	; 80046b0 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xec>
 800461a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800461e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004622:	d801      	bhi.n	8004628 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0x64>
 8004624:	2304      	movs	r3, #4
 8004626:	e037      	b.n	8004698 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 8004628:	edd7 7a00 	vldr	s15, [r7]
 800462c:	ed9f 7a21 	vldr	s14, [pc, #132]	; 80046b4 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xf0>
 8004630:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004634:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004638:	d801      	bhi.n	800463e <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0x7a>
 800463a:	2305      	movs	r3, #5
 800463c:	e02c      	b.n	8004698 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 800463e:	edd7 7a00 	vldr	s15, [r7]
 8004642:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 80046b8 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xf4>
 8004646:	eef4 7ac7 	vcmpe.f32	s15, s14
 800464a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800464e:	d801      	bhi.n	8004654 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0x90>
 8004650:	2306      	movs	r3, #6
 8004652:	e021      	b.n	8004698 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 8004654:	edd7 7a00 	vldr	s15, [r7]
 8004658:	ed9f 7a18 	vldr	s14, [pc, #96]	; 80046bc <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xf8>
 800465c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004660:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004664:	d801      	bhi.n	800466a <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xa6>
 8004666:	2307      	movs	r3, #7
 8004668:	e016      	b.n	8004698 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 800466a:	edd7 7a00 	vldr	s15, [r7]
 800466e:	ed9f 7a14 	vldr	s14, [pc, #80]	; 80046c0 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xfc>
 8004672:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004676:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800467a:	d801      	bhi.n	8004680 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xbc>
 800467c:	2308      	movs	r3, #8
 800467e:	e00b      	b.n	8004698 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 8004680:	edd7 7a00 	vldr	s15, [r7]
 8004684:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 80046c4 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0x100>
 8004688:	eef4 7ac7 	vcmpe.f32	s15, s14
 800468c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004690:	d801      	bhi.n	8004696 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd2>
 8004692:	2309      	movs	r3, #9
 8004694:	e000      	b.n	8004698 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 8004696:	230a      	movs	r3, #10
  pObj->acc_odr = (Odr <=   12.5f) ? LSM6DSL_XL_ODR_12Hz5
 8004698:	687a      	ldr	r2, [r7, #4]
 800469a:	f882 302b 	strb.w	r3, [r2, #43]	; 0x2b
                : (Odr <=  833.0f) ? LSM6DSL_XL_ODR_833Hz
                : (Odr <= 1660.0f) ? LSM6DSL_XL_ODR_1k66Hz
                : (Odr <= 3330.0f) ? LSM6DSL_XL_ODR_3k33Hz
                :                    LSM6DSL_XL_ODR_6k66Hz;

  return LSM6DSL_OK;
 800469e:	2300      	movs	r3, #0
}
 80046a0:	4618      	mov	r0, r3
 80046a2:	370c      	adds	r7, #12
 80046a4:	46bd      	mov	sp, r7
 80046a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046aa:	4770      	bx	lr
 80046ac:	42500000 	.word	0x42500000
 80046b0:	42d00000 	.word	0x42d00000
 80046b4:	43500000 	.word	0x43500000
 80046b8:	43d00000 	.word	0x43d00000
 80046bc:	44504000 	.word	0x44504000
 80046c0:	44cf8000 	.word	0x44cf8000
 80046c4:	45502000 	.word	0x45502000

080046c8 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled>:
 * @param  pObj the device pObj
 * @param  Odr the functional output data rate to be set
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t LSM6DSL_GYRO_SetOutputDataRate_When_Enabled(LSM6DSL_Object_t *pObj, float Odr)
{
 80046c8:	b580      	push	{r7, lr}
 80046ca:	b084      	sub	sp, #16
 80046cc:	af00      	add	r7, sp, #0
 80046ce:	6078      	str	r0, [r7, #4]
 80046d0:	ed87 0a00 	vstr	s0, [r7]
  lsm6dsl_odr_g_t new_odr;

  new_odr = (Odr <=   12.5f) ? LSM6DSL_GY_ODR_12Hz5
          : (Odr <=   26.0f) ? LSM6DSL_GY_ODR_26Hz
 80046d4:	edd7 7a00 	vldr	s15, [r7]
 80046d8:	eeb2 7a09 	vmov.f32	s14, #41	; 0x41480000  12.5
 80046dc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80046e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80046e4:	d801      	bhi.n	80046ea <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0x22>
 80046e6:	2301      	movs	r3, #1
 80046e8:	e058      	b.n	800479c <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 80046ea:	edd7 7a00 	vldr	s15, [r7]
 80046ee:	eeb3 7a0a 	vmov.f32	s14, #58	; 0x41d00000  26.0
 80046f2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80046f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80046fa:	d801      	bhi.n	8004700 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0x38>
 80046fc:	2302      	movs	r3, #2
 80046fe:	e04d      	b.n	800479c <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 8004700:	edd7 7a00 	vldr	s15, [r7]
 8004704:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 80047c4 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xfc>
 8004708:	eef4 7ac7 	vcmpe.f32	s15, s14
 800470c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004710:	d801      	bhi.n	8004716 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0x4e>
 8004712:	2303      	movs	r3, #3
 8004714:	e042      	b.n	800479c <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 8004716:	edd7 7a00 	vldr	s15, [r7]
 800471a:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 80047c8 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0x100>
 800471e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004722:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004726:	d801      	bhi.n	800472c <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0x64>
 8004728:	2304      	movs	r3, #4
 800472a:	e037      	b.n	800479c <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 800472c:	edd7 7a00 	vldr	s15, [r7]
 8004730:	ed9f 7a26 	vldr	s14, [pc, #152]	; 80047cc <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0x104>
 8004734:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004738:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800473c:	d801      	bhi.n	8004742 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0x7a>
 800473e:	2305      	movs	r3, #5
 8004740:	e02c      	b.n	800479c <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 8004742:	edd7 7a00 	vldr	s15, [r7]
 8004746:	ed9f 7a22 	vldr	s14, [pc, #136]	; 80047d0 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0x108>
 800474a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800474e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004752:	d801      	bhi.n	8004758 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0x90>
 8004754:	2306      	movs	r3, #6
 8004756:	e021      	b.n	800479c <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 8004758:	edd7 7a00 	vldr	s15, [r7]
 800475c:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 80047d4 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0x10c>
 8004760:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004764:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004768:	d801      	bhi.n	800476e <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xa6>
 800476a:	2307      	movs	r3, #7
 800476c:	e016      	b.n	800479c <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 800476e:	edd7 7a00 	vldr	s15, [r7]
 8004772:	ed9f 7a19 	vldr	s14, [pc, #100]	; 80047d8 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0x110>
 8004776:	eef4 7ac7 	vcmpe.f32	s15, s14
 800477a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800477e:	d801      	bhi.n	8004784 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xbc>
 8004780:	2308      	movs	r3, #8
 8004782:	e00b      	b.n	800479c <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 8004784:	edd7 7a00 	vldr	s15, [r7]
 8004788:	ed9f 7a14 	vldr	s14, [pc, #80]	; 80047dc <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0x114>
 800478c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004790:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004794:	d801      	bhi.n	800479a <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xd2>
 8004796:	2309      	movs	r3, #9
 8004798:	e000      	b.n	800479c <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 800479a:	230a      	movs	r3, #10
  new_odr = (Odr <=   12.5f) ? LSM6DSL_GY_ODR_12Hz5
 800479c:	73fb      	strb	r3, [r7, #15]
          : (Odr <= 1660.0f) ? LSM6DSL_GY_ODR_1k66Hz
          : (Odr <= 3330.0f) ? LSM6DSL_GY_ODR_3k33Hz
          :                    LSM6DSL_GY_ODR_6k66Hz;

  /* Output data rate selection. */
  if (lsm6dsl_gy_data_rate_set(&(pObj->Ctx), new_odr) != LSM6DSL_OK)
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	331c      	adds	r3, #28
 80047a2:	7bfa      	ldrb	r2, [r7, #15]
 80047a4:	4611      	mov	r1, r2
 80047a6:	4618      	mov	r0, r3
 80047a8:	f000 fa56 	bl	8004c58 <lsm6dsl_gy_data_rate_set>
 80047ac:	4603      	mov	r3, r0
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d002      	beq.n	80047b8 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xf0>
  {
    return LSM6DSL_ERROR;
 80047b2:	f04f 33ff 	mov.w	r3, #4294967295
 80047b6:	e000      	b.n	80047ba <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xf2>
  }

  return LSM6DSL_OK;
 80047b8:	2300      	movs	r3, #0
}
 80047ba:	4618      	mov	r0, r3
 80047bc:	3710      	adds	r7, #16
 80047be:	46bd      	mov	sp, r7
 80047c0:	bd80      	pop	{r7, pc}
 80047c2:	bf00      	nop
 80047c4:	42500000 	.word	0x42500000
 80047c8:	42d00000 	.word	0x42d00000
 80047cc:	43500000 	.word	0x43500000
 80047d0:	43d00000 	.word	0x43d00000
 80047d4:	44504000 	.word	0x44504000
 80047d8:	44cf8000 	.word	0x44cf8000
 80047dc:	45502000 	.word	0x45502000

080047e0 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled>:
 * @param  pObj the device pObj
 * @param  Odr the functional output data rate to be set
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t LSM6DSL_GYRO_SetOutputDataRate_When_Disabled(LSM6DSL_Object_t *pObj, float Odr)
{
 80047e0:	b480      	push	{r7}
 80047e2:	b083      	sub	sp, #12
 80047e4:	af00      	add	r7, sp, #0
 80047e6:	6078      	str	r0, [r7, #4]
 80047e8:	ed87 0a00 	vstr	s0, [r7]
  pObj->gyro_odr = (Odr <=   12.5f) ? LSM6DSL_GY_ODR_12Hz5
                 : (Odr <=   26.0f) ? LSM6DSL_GY_ODR_26Hz
 80047ec:	edd7 7a00 	vldr	s15, [r7]
 80047f0:	eeb2 7a09 	vmov.f32	s14, #41	; 0x41480000  12.5
 80047f4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80047f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80047fc:	d801      	bhi.n	8004802 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0x22>
 80047fe:	2301      	movs	r3, #1
 8004800:	e058      	b.n	80048b4 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 8004802:	edd7 7a00 	vldr	s15, [r7]
 8004806:	eeb3 7a0a 	vmov.f32	s14, #58	; 0x41d00000  26.0
 800480a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800480e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004812:	d801      	bhi.n	8004818 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0x38>
 8004814:	2302      	movs	r3, #2
 8004816:	e04d      	b.n	80048b4 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 8004818:	edd7 7a00 	vldr	s15, [r7]
 800481c:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 80048c8 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xe8>
 8004820:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004824:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004828:	d801      	bhi.n	800482e <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0x4e>
 800482a:	2303      	movs	r3, #3
 800482c:	e042      	b.n	80048b4 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 800482e:	edd7 7a00 	vldr	s15, [r7]
 8004832:	ed9f 7a26 	vldr	s14, [pc, #152]	; 80048cc <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xec>
 8004836:	eef4 7ac7 	vcmpe.f32	s15, s14
 800483a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800483e:	d801      	bhi.n	8004844 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0x64>
 8004840:	2304      	movs	r3, #4
 8004842:	e037      	b.n	80048b4 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 8004844:	edd7 7a00 	vldr	s15, [r7]
 8004848:	ed9f 7a21 	vldr	s14, [pc, #132]	; 80048d0 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xf0>
 800484c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004850:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004854:	d801      	bhi.n	800485a <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0x7a>
 8004856:	2305      	movs	r3, #5
 8004858:	e02c      	b.n	80048b4 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 800485a:	edd7 7a00 	vldr	s15, [r7]
 800485e:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 80048d4 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xf4>
 8004862:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004866:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800486a:	d801      	bhi.n	8004870 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0x90>
 800486c:	2306      	movs	r3, #6
 800486e:	e021      	b.n	80048b4 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 8004870:	edd7 7a00 	vldr	s15, [r7]
 8004874:	ed9f 7a18 	vldr	s14, [pc, #96]	; 80048d8 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xf8>
 8004878:	eef4 7ac7 	vcmpe.f32	s15, s14
 800487c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004880:	d801      	bhi.n	8004886 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xa6>
 8004882:	2307      	movs	r3, #7
 8004884:	e016      	b.n	80048b4 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 8004886:	edd7 7a00 	vldr	s15, [r7]
 800488a:	ed9f 7a14 	vldr	s14, [pc, #80]	; 80048dc <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xfc>
 800488e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004892:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004896:	d801      	bhi.n	800489c <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xbc>
 8004898:	2308      	movs	r3, #8
 800489a:	e00b      	b.n	80048b4 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 800489c:	edd7 7a00 	vldr	s15, [r7]
 80048a0:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 80048e0 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0x100>
 80048a4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80048a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80048ac:	d801      	bhi.n	80048b2 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xd2>
 80048ae:	2309      	movs	r3, #9
 80048b0:	e000      	b.n	80048b4 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 80048b2:	230a      	movs	r3, #10
  pObj->gyro_odr = (Odr <=   12.5f) ? LSM6DSL_GY_ODR_12Hz5
 80048b4:	687a      	ldr	r2, [r7, #4]
 80048b6:	f882 302c 	strb.w	r3, [r2, #44]	; 0x2c
                 : (Odr <=  833.0f) ? LSM6DSL_GY_ODR_833Hz
                 : (Odr <= 1660.0f) ? LSM6DSL_GY_ODR_1k66Hz
                 : (Odr <= 3330.0f) ? LSM6DSL_GY_ODR_3k33Hz
                 :                    LSM6DSL_GY_ODR_6k66Hz;

  return LSM6DSL_OK;
 80048ba:	2300      	movs	r3, #0
}
 80048bc:	4618      	mov	r0, r3
 80048be:	370c      	adds	r7, #12
 80048c0:	46bd      	mov	sp, r7
 80048c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c6:	4770      	bx	lr
 80048c8:	42500000 	.word	0x42500000
 80048cc:	42d00000 	.word	0x42d00000
 80048d0:	43500000 	.word	0x43500000
 80048d4:	43d00000 	.word	0x43d00000
 80048d8:	44504000 	.word	0x44504000
 80048dc:	44cf8000 	.word	0x44cf8000
 80048e0:	45502000 	.word	0x45502000

080048e4 <ReadRegWrap>:
 * @param  pData the stored data pointer
 * @param  Length the length
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t ReadRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 80048e4:	b590      	push	{r4, r7, lr}
 80048e6:	b087      	sub	sp, #28
 80048e8:	af00      	add	r7, sp, #0
 80048ea:	60f8      	str	r0, [r7, #12]
 80048ec:	607a      	str	r2, [r7, #4]
 80048ee:	461a      	mov	r2, r3
 80048f0:	460b      	mov	r3, r1
 80048f2:	72fb      	strb	r3, [r7, #11]
 80048f4:	4613      	mov	r3, r2
 80048f6:	813b      	strh	r3, [r7, #8]
  LSM6DSL_Object_t *pObj = (LSM6DSL_Object_t *)Handle;
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	617b      	str	r3, [r7, #20]

  return pObj->IO.ReadReg(pObj->IO.Address, Reg, pData, Length);
 80048fc:	697b      	ldr	r3, [r7, #20]
 80048fe:	695c      	ldr	r4, [r3, #20]
 8004900:	697b      	ldr	r3, [r7, #20]
 8004902:	7b1b      	ldrb	r3, [r3, #12]
 8004904:	b298      	uxth	r0, r3
 8004906:	7afb      	ldrb	r3, [r7, #11]
 8004908:	b299      	uxth	r1, r3
 800490a:	893b      	ldrh	r3, [r7, #8]
 800490c:	687a      	ldr	r2, [r7, #4]
 800490e:	47a0      	blx	r4
 8004910:	4603      	mov	r3, r0
}
 8004912:	4618      	mov	r0, r3
 8004914:	371c      	adds	r7, #28
 8004916:	46bd      	mov	sp, r7
 8004918:	bd90      	pop	{r4, r7, pc}

0800491a <WriteRegWrap>:
 * @param  pData the stored data pointer
 * @param  Length the length
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t WriteRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 800491a:	b590      	push	{r4, r7, lr}
 800491c:	b087      	sub	sp, #28
 800491e:	af00      	add	r7, sp, #0
 8004920:	60f8      	str	r0, [r7, #12]
 8004922:	607a      	str	r2, [r7, #4]
 8004924:	461a      	mov	r2, r3
 8004926:	460b      	mov	r3, r1
 8004928:	72fb      	strb	r3, [r7, #11]
 800492a:	4613      	mov	r3, r2
 800492c:	813b      	strh	r3, [r7, #8]
  LSM6DSL_Object_t *pObj = (LSM6DSL_Object_t *)Handle;
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	617b      	str	r3, [r7, #20]

  return pObj->IO.WriteReg(pObj->IO.Address, Reg, pData, Length);
 8004932:	697b      	ldr	r3, [r7, #20]
 8004934:	691c      	ldr	r4, [r3, #16]
 8004936:	697b      	ldr	r3, [r7, #20]
 8004938:	7b1b      	ldrb	r3, [r3, #12]
 800493a:	b298      	uxth	r0, r3
 800493c:	7afb      	ldrb	r3, [r7, #11]
 800493e:	b299      	uxth	r1, r3
 8004940:	893b      	ldrh	r3, [r7, #8]
 8004942:	687a      	ldr	r2, [r7, #4]
 8004944:	47a0      	blx	r4
 8004946:	4603      	mov	r3, r0
}
 8004948:	4618      	mov	r0, r3
 800494a:	371c      	adds	r7, #28
 800494c:	46bd      	mov	sp, r7
 800494e:	bd90      	pop	{r4, r7, pc}

08004950 <lsm6dsl_read_reg>:
  * @retval       interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dsl_read_reg(stmdev_ctx_t* ctx, uint8_t reg, uint8_t* data,
                         uint16_t len)
{
 8004950:	b590      	push	{r4, r7, lr}
 8004952:	b087      	sub	sp, #28
 8004954:	af00      	add	r7, sp, #0
 8004956:	60f8      	str	r0, [r7, #12]
 8004958:	607a      	str	r2, [r7, #4]
 800495a:	461a      	mov	r2, r3
 800495c:	460b      	mov	r3, r1
 800495e:	72fb      	strb	r3, [r7, #11]
 8004960:	4613      	mov	r3, r2
 8004962:	813b      	strh	r3, [r7, #8]
  int32_t ret;
  ret = ctx->read_reg(ctx->handle, reg, data, len);
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	685c      	ldr	r4, [r3, #4]
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	6898      	ldr	r0, [r3, #8]
 800496c:	893b      	ldrh	r3, [r7, #8]
 800496e:	7af9      	ldrb	r1, [r7, #11]
 8004970:	687a      	ldr	r2, [r7, #4]
 8004972:	47a0      	blx	r4
 8004974:	6178      	str	r0, [r7, #20]
  return ret;
 8004976:	697b      	ldr	r3, [r7, #20]
}
 8004978:	4618      	mov	r0, r3
 800497a:	371c      	adds	r7, #28
 800497c:	46bd      	mov	sp, r7
 800497e:	bd90      	pop	{r4, r7, pc}

08004980 <lsm6dsl_write_reg>:
  * @retval       interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dsl_write_reg(stmdev_ctx_t* ctx, uint8_t reg, uint8_t* data,
                          uint16_t len)
{
 8004980:	b590      	push	{r4, r7, lr}
 8004982:	b087      	sub	sp, #28
 8004984:	af00      	add	r7, sp, #0
 8004986:	60f8      	str	r0, [r7, #12]
 8004988:	607a      	str	r2, [r7, #4]
 800498a:	461a      	mov	r2, r3
 800498c:	460b      	mov	r3, r1
 800498e:	72fb      	strb	r3, [r7, #11]
 8004990:	4613      	mov	r3, r2
 8004992:	813b      	strh	r3, [r7, #8]
  int32_t ret;
  ret = ctx->write_reg(ctx->handle, reg, data, len);
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	681c      	ldr	r4, [r3, #0]
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	6898      	ldr	r0, [r3, #8]
 800499c:	893b      	ldrh	r3, [r7, #8]
 800499e:	7af9      	ldrb	r1, [r7, #11]
 80049a0:	687a      	ldr	r2, [r7, #4]
 80049a2:	47a0      	blx	r4
 80049a4:	6178      	str	r0, [r7, #20]
  return ret;
 80049a6:	697b      	ldr	r3, [r7, #20]
}
 80049a8:	4618      	mov	r0, r3
 80049aa:	371c      	adds	r7, #28
 80049ac:	46bd      	mov	sp, r7
 80049ae:	bd90      	pop	{r4, r7, pc}

080049b0 <lsm6dsl_xl_full_scale_set>:
  * @param  val    Change the values of fs_xl in reg CTRL1_XL
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_xl_full_scale_set(stmdev_ctx_t *ctx, lsm6dsl_fs_xl_t val)
{
 80049b0:	b580      	push	{r7, lr}
 80049b2:	b084      	sub	sp, #16
 80049b4:	af00      	add	r7, sp, #0
 80049b6:	6078      	str	r0, [r7, #4]
 80049b8:	460b      	mov	r3, r1
 80049ba:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl1_xl_t ctrl1_xl;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL1_XL, (uint8_t*)&ctrl1_xl, 1);
 80049bc:	f107 0208 	add.w	r2, r7, #8
 80049c0:	2301      	movs	r3, #1
 80049c2:	2110      	movs	r1, #16
 80049c4:	6878      	ldr	r0, [r7, #4]
 80049c6:	f7ff ffc3 	bl	8004950 <lsm6dsl_read_reg>
 80049ca:	60f8      	str	r0, [r7, #12]
  if(ret == 0){
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d10f      	bne.n	80049f2 <lsm6dsl_xl_full_scale_set+0x42>
    ctrl1_xl.fs_xl = (uint8_t) val;
 80049d2:	78fb      	ldrb	r3, [r7, #3]
 80049d4:	f003 0303 	and.w	r3, r3, #3
 80049d8:	b2da      	uxtb	r2, r3
 80049da:	7a3b      	ldrb	r3, [r7, #8]
 80049dc:	f362 0383 	bfi	r3, r2, #2, #2
 80049e0:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL1_XL, (uint8_t*)&ctrl1_xl, 1);
 80049e2:	f107 0208 	add.w	r2, r7, #8
 80049e6:	2301      	movs	r3, #1
 80049e8:	2110      	movs	r1, #16
 80049ea:	6878      	ldr	r0, [r7, #4]
 80049ec:	f7ff ffc8 	bl	8004980 <lsm6dsl_write_reg>
 80049f0:	60f8      	str	r0, [r7, #12]
  }
  return ret;
 80049f2:	68fb      	ldr	r3, [r7, #12]
}
 80049f4:	4618      	mov	r0, r3
 80049f6:	3710      	adds	r7, #16
 80049f8:	46bd      	mov	sp, r7
 80049fa:	bd80      	pop	{r7, pc}

080049fc <lsm6dsl_xl_full_scale_get>:
  * @param  val    Get the values of fs_xl in reg CTRL1_XL
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_xl_full_scale_get(stmdev_ctx_t *ctx, lsm6dsl_fs_xl_t *val)
{
 80049fc:	b580      	push	{r7, lr}
 80049fe:	b084      	sub	sp, #16
 8004a00:	af00      	add	r7, sp, #0
 8004a02:	6078      	str	r0, [r7, #4]
 8004a04:	6039      	str	r1, [r7, #0]
  lsm6dsl_ctrl1_xl_t ctrl1_xl;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL1_XL, (uint8_t*)&ctrl1_xl, 1);
 8004a06:	f107 0208 	add.w	r2, r7, #8
 8004a0a:	2301      	movs	r3, #1
 8004a0c:	2110      	movs	r1, #16
 8004a0e:	6878      	ldr	r0, [r7, #4]
 8004a10:	f7ff ff9e 	bl	8004950 <lsm6dsl_read_reg>
 8004a14:	60f8      	str	r0, [r7, #12]
  switch (ctrl1_xl.fs_xl) {
 8004a16:	7a3b      	ldrb	r3, [r7, #8]
 8004a18:	f3c3 0381 	ubfx	r3, r3, #2, #2
 8004a1c:	b2db      	uxtb	r3, r3
 8004a1e:	2b03      	cmp	r3, #3
 8004a20:	d81a      	bhi.n	8004a58 <lsm6dsl_xl_full_scale_get+0x5c>
 8004a22:	a201      	add	r2, pc, #4	; (adr r2, 8004a28 <lsm6dsl_xl_full_scale_get+0x2c>)
 8004a24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a28:	08004a39 	.word	0x08004a39
 8004a2c:	08004a41 	.word	0x08004a41
 8004a30:	08004a49 	.word	0x08004a49
 8004a34:	08004a51 	.word	0x08004a51
    case LSM6DSL_2g:
      *val = LSM6DSL_2g;
 8004a38:	683b      	ldr	r3, [r7, #0]
 8004a3a:	2200      	movs	r2, #0
 8004a3c:	701a      	strb	r2, [r3, #0]
      break;
 8004a3e:	e00f      	b.n	8004a60 <lsm6dsl_xl_full_scale_get+0x64>
    case LSM6DSL_16g:
      *val = LSM6DSL_16g;
 8004a40:	683b      	ldr	r3, [r7, #0]
 8004a42:	2201      	movs	r2, #1
 8004a44:	701a      	strb	r2, [r3, #0]
      break;
 8004a46:	e00b      	b.n	8004a60 <lsm6dsl_xl_full_scale_get+0x64>
    case LSM6DSL_4g:
      *val = LSM6DSL_4g;
 8004a48:	683b      	ldr	r3, [r7, #0]
 8004a4a:	2202      	movs	r2, #2
 8004a4c:	701a      	strb	r2, [r3, #0]
      break;
 8004a4e:	e007      	b.n	8004a60 <lsm6dsl_xl_full_scale_get+0x64>
    case LSM6DSL_8g:
      *val = LSM6DSL_8g;
 8004a50:	683b      	ldr	r3, [r7, #0]
 8004a52:	2203      	movs	r2, #3
 8004a54:	701a      	strb	r2, [r3, #0]
      break;
 8004a56:	e003      	b.n	8004a60 <lsm6dsl_xl_full_scale_get+0x64>
    default:
      *val = LSM6DSL_XL_FS_ND;
 8004a58:	683b      	ldr	r3, [r7, #0]
 8004a5a:	2204      	movs	r2, #4
 8004a5c:	701a      	strb	r2, [r3, #0]
      break;
 8004a5e:	bf00      	nop
  }

  return ret;
 8004a60:	68fb      	ldr	r3, [r7, #12]
}
 8004a62:	4618      	mov	r0, r3
 8004a64:	3710      	adds	r7, #16
 8004a66:	46bd      	mov	sp, r7
 8004a68:	bd80      	pop	{r7, pc}
 8004a6a:	bf00      	nop

08004a6c <lsm6dsl_xl_data_rate_set>:
  * @param  val    Change the values of odr_xl in reg CTRL1_XL
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_xl_data_rate_set(stmdev_ctx_t *ctx, lsm6dsl_odr_xl_t val)
{
 8004a6c:	b580      	push	{r7, lr}
 8004a6e:	b084      	sub	sp, #16
 8004a70:	af00      	add	r7, sp, #0
 8004a72:	6078      	str	r0, [r7, #4]
 8004a74:	460b      	mov	r3, r1
 8004a76:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl1_xl_t ctrl1_xl;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL1_XL, (uint8_t*)&ctrl1_xl, 1);
 8004a78:	f107 0208 	add.w	r2, r7, #8
 8004a7c:	2301      	movs	r3, #1
 8004a7e:	2110      	movs	r1, #16
 8004a80:	6878      	ldr	r0, [r7, #4]
 8004a82:	f7ff ff65 	bl	8004950 <lsm6dsl_read_reg>
 8004a86:	60f8      	str	r0, [r7, #12]
  if(ret == 0){
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d10f      	bne.n	8004aae <lsm6dsl_xl_data_rate_set+0x42>
    ctrl1_xl.odr_xl = (uint8_t) val;
 8004a8e:	78fb      	ldrb	r3, [r7, #3]
 8004a90:	f003 030f 	and.w	r3, r3, #15
 8004a94:	b2da      	uxtb	r2, r3
 8004a96:	7a3b      	ldrb	r3, [r7, #8]
 8004a98:	f362 1307 	bfi	r3, r2, #4, #4
 8004a9c:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL1_XL, (uint8_t*)&ctrl1_xl, 1);
 8004a9e:	f107 0208 	add.w	r2, r7, #8
 8004aa2:	2301      	movs	r3, #1
 8004aa4:	2110      	movs	r1, #16
 8004aa6:	6878      	ldr	r0, [r7, #4]
 8004aa8:	f7ff ff6a 	bl	8004980 <lsm6dsl_write_reg>
 8004aac:	60f8      	str	r0, [r7, #12]
  }
  return ret;
 8004aae:	68fb      	ldr	r3, [r7, #12]
}
 8004ab0:	4618      	mov	r0, r3
 8004ab2:	3710      	adds	r7, #16
 8004ab4:	46bd      	mov	sp, r7
 8004ab6:	bd80      	pop	{r7, pc}

08004ab8 <lsm6dsl_xl_data_rate_get>:
  * @param  val    Get the values of odr_xl in reg CTRL1_XL
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_xl_data_rate_get(stmdev_ctx_t *ctx, lsm6dsl_odr_xl_t *val)
{
 8004ab8:	b580      	push	{r7, lr}
 8004aba:	b084      	sub	sp, #16
 8004abc:	af00      	add	r7, sp, #0
 8004abe:	6078      	str	r0, [r7, #4]
 8004ac0:	6039      	str	r1, [r7, #0]
  lsm6dsl_ctrl1_xl_t ctrl1_xl;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL1_XL, (uint8_t*)&ctrl1_xl, 1);
 8004ac2:	f107 0208 	add.w	r2, r7, #8
 8004ac6:	2301      	movs	r3, #1
 8004ac8:	2110      	movs	r1, #16
 8004aca:	6878      	ldr	r0, [r7, #4]
 8004acc:	f7ff ff40 	bl	8004950 <lsm6dsl_read_reg>
 8004ad0:	60f8      	str	r0, [r7, #12]
  switch (ctrl1_xl.odr_xl) {
 8004ad2:	7a3b      	ldrb	r3, [r7, #8]
 8004ad4:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8004ad8:	b2db      	uxtb	r3, r3
 8004ada:	2b0b      	cmp	r3, #11
 8004adc:	d84a      	bhi.n	8004b74 <lsm6dsl_xl_data_rate_get+0xbc>
 8004ade:	a201      	add	r2, pc, #4	; (adr r2, 8004ae4 <lsm6dsl_xl_data_rate_get+0x2c>)
 8004ae0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ae4:	08004b15 	.word	0x08004b15
 8004ae8:	08004b1d 	.word	0x08004b1d
 8004aec:	08004b25 	.word	0x08004b25
 8004af0:	08004b2d 	.word	0x08004b2d
 8004af4:	08004b35 	.word	0x08004b35
 8004af8:	08004b3d 	.word	0x08004b3d
 8004afc:	08004b45 	.word	0x08004b45
 8004b00:	08004b4d 	.word	0x08004b4d
 8004b04:	08004b55 	.word	0x08004b55
 8004b08:	08004b5d 	.word	0x08004b5d
 8004b0c:	08004b65 	.word	0x08004b65
 8004b10:	08004b6d 	.word	0x08004b6d
    case LSM6DSL_XL_ODR_OFF:
      *val = LSM6DSL_XL_ODR_OFF;
 8004b14:	683b      	ldr	r3, [r7, #0]
 8004b16:	2200      	movs	r2, #0
 8004b18:	701a      	strb	r2, [r3, #0]
      break;
 8004b1a:	e02f      	b.n	8004b7c <lsm6dsl_xl_data_rate_get+0xc4>
    case LSM6DSL_XL_ODR_12Hz5:
      *val = LSM6DSL_XL_ODR_12Hz5;
 8004b1c:	683b      	ldr	r3, [r7, #0]
 8004b1e:	2201      	movs	r2, #1
 8004b20:	701a      	strb	r2, [r3, #0]
      break;
 8004b22:	e02b      	b.n	8004b7c <lsm6dsl_xl_data_rate_get+0xc4>
    case LSM6DSL_XL_ODR_26Hz:
      *val = LSM6DSL_XL_ODR_26Hz;
 8004b24:	683b      	ldr	r3, [r7, #0]
 8004b26:	2202      	movs	r2, #2
 8004b28:	701a      	strb	r2, [r3, #0]
      break;
 8004b2a:	e027      	b.n	8004b7c <lsm6dsl_xl_data_rate_get+0xc4>
    case LSM6DSL_XL_ODR_52Hz:
      *val = LSM6DSL_XL_ODR_52Hz;
 8004b2c:	683b      	ldr	r3, [r7, #0]
 8004b2e:	2203      	movs	r2, #3
 8004b30:	701a      	strb	r2, [r3, #0]
      break;
 8004b32:	e023      	b.n	8004b7c <lsm6dsl_xl_data_rate_get+0xc4>
    case LSM6DSL_XL_ODR_104Hz:
      *val = LSM6DSL_XL_ODR_104Hz;
 8004b34:	683b      	ldr	r3, [r7, #0]
 8004b36:	2204      	movs	r2, #4
 8004b38:	701a      	strb	r2, [r3, #0]
      break;
 8004b3a:	e01f      	b.n	8004b7c <lsm6dsl_xl_data_rate_get+0xc4>
    case LSM6DSL_XL_ODR_208Hz:
      *val = LSM6DSL_XL_ODR_208Hz;
 8004b3c:	683b      	ldr	r3, [r7, #0]
 8004b3e:	2205      	movs	r2, #5
 8004b40:	701a      	strb	r2, [r3, #0]
      break;
 8004b42:	e01b      	b.n	8004b7c <lsm6dsl_xl_data_rate_get+0xc4>
    case LSM6DSL_XL_ODR_416Hz:
      *val = LSM6DSL_XL_ODR_416Hz;
 8004b44:	683b      	ldr	r3, [r7, #0]
 8004b46:	2206      	movs	r2, #6
 8004b48:	701a      	strb	r2, [r3, #0]
      break;
 8004b4a:	e017      	b.n	8004b7c <lsm6dsl_xl_data_rate_get+0xc4>
    case LSM6DSL_XL_ODR_833Hz:
      *val = LSM6DSL_XL_ODR_833Hz;
 8004b4c:	683b      	ldr	r3, [r7, #0]
 8004b4e:	2207      	movs	r2, #7
 8004b50:	701a      	strb	r2, [r3, #0]
      break;
 8004b52:	e013      	b.n	8004b7c <lsm6dsl_xl_data_rate_get+0xc4>
    case LSM6DSL_XL_ODR_1k66Hz:
      *val = LSM6DSL_XL_ODR_1k66Hz;
 8004b54:	683b      	ldr	r3, [r7, #0]
 8004b56:	2208      	movs	r2, #8
 8004b58:	701a      	strb	r2, [r3, #0]
      break;
 8004b5a:	e00f      	b.n	8004b7c <lsm6dsl_xl_data_rate_get+0xc4>
    case LSM6DSL_XL_ODR_3k33Hz:
      *val = LSM6DSL_XL_ODR_3k33Hz;
 8004b5c:	683b      	ldr	r3, [r7, #0]
 8004b5e:	2209      	movs	r2, #9
 8004b60:	701a      	strb	r2, [r3, #0]
      break;
 8004b62:	e00b      	b.n	8004b7c <lsm6dsl_xl_data_rate_get+0xc4>
    case LSM6DSL_XL_ODR_6k66Hz:
      *val = LSM6DSL_XL_ODR_6k66Hz;
 8004b64:	683b      	ldr	r3, [r7, #0]
 8004b66:	220a      	movs	r2, #10
 8004b68:	701a      	strb	r2, [r3, #0]
      break;
 8004b6a:	e007      	b.n	8004b7c <lsm6dsl_xl_data_rate_get+0xc4>
    case LSM6DSL_XL_ODR_1Hz6:
      *val = LSM6DSL_XL_ODR_1Hz6;
 8004b6c:	683b      	ldr	r3, [r7, #0]
 8004b6e:	220b      	movs	r2, #11
 8004b70:	701a      	strb	r2, [r3, #0]
      break;
 8004b72:	e003      	b.n	8004b7c <lsm6dsl_xl_data_rate_get+0xc4>
    default:
      *val = LSM6DSL_XL_ODR_ND;
 8004b74:	683b      	ldr	r3, [r7, #0]
 8004b76:	220c      	movs	r2, #12
 8004b78:	701a      	strb	r2, [r3, #0]
      break;
 8004b7a:	bf00      	nop
  }

  return ret;
 8004b7c:	68fb      	ldr	r3, [r7, #12]
}
 8004b7e:	4618      	mov	r0, r3
 8004b80:	3710      	adds	r7, #16
 8004b82:	46bd      	mov	sp, r7
 8004b84:	bd80      	pop	{r7, pc}
 8004b86:	bf00      	nop

08004b88 <lsm6dsl_gy_full_scale_set>:
  * @param  val    Change the values of fs_g in reg CTRL2_G
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_gy_full_scale_set(stmdev_ctx_t *ctx, lsm6dsl_fs_g_t val)
{
 8004b88:	b580      	push	{r7, lr}
 8004b8a:	b084      	sub	sp, #16
 8004b8c:	af00      	add	r7, sp, #0
 8004b8e:	6078      	str	r0, [r7, #4]
 8004b90:	460b      	mov	r3, r1
 8004b92:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl2_g_t ctrl2_g;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL2_G, (uint8_t*)&ctrl2_g, 1);
 8004b94:	f107 0208 	add.w	r2, r7, #8
 8004b98:	2301      	movs	r3, #1
 8004b9a:	2111      	movs	r1, #17
 8004b9c:	6878      	ldr	r0, [r7, #4]
 8004b9e:	f7ff fed7 	bl	8004950 <lsm6dsl_read_reg>
 8004ba2:	60f8      	str	r0, [r7, #12]
  if(ret == 0){
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d10f      	bne.n	8004bca <lsm6dsl_gy_full_scale_set+0x42>
    ctrl2_g.fs_g = (uint8_t) val;
 8004baa:	78fb      	ldrb	r3, [r7, #3]
 8004bac:	f003 0307 	and.w	r3, r3, #7
 8004bb0:	b2da      	uxtb	r2, r3
 8004bb2:	7a3b      	ldrb	r3, [r7, #8]
 8004bb4:	f362 0343 	bfi	r3, r2, #1, #3
 8004bb8:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL2_G, (uint8_t*)&ctrl2_g, 1);
 8004bba:	f107 0208 	add.w	r2, r7, #8
 8004bbe:	2301      	movs	r3, #1
 8004bc0:	2111      	movs	r1, #17
 8004bc2:	6878      	ldr	r0, [r7, #4]
 8004bc4:	f7ff fedc 	bl	8004980 <lsm6dsl_write_reg>
 8004bc8:	60f8      	str	r0, [r7, #12]
  }
  return ret;
 8004bca:	68fb      	ldr	r3, [r7, #12]
}
 8004bcc:	4618      	mov	r0, r3
 8004bce:	3710      	adds	r7, #16
 8004bd0:	46bd      	mov	sp, r7
 8004bd2:	bd80      	pop	{r7, pc}

08004bd4 <lsm6dsl_gy_full_scale_get>:
  * @param  val    Get the values of fs_g in reg CTRL2_G
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_gy_full_scale_get(stmdev_ctx_t *ctx, lsm6dsl_fs_g_t *val)
{
 8004bd4:	b580      	push	{r7, lr}
 8004bd6:	b084      	sub	sp, #16
 8004bd8:	af00      	add	r7, sp, #0
 8004bda:	6078      	str	r0, [r7, #4]
 8004bdc:	6039      	str	r1, [r7, #0]
  lsm6dsl_ctrl2_g_t ctrl2_g;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL2_G, (uint8_t*)&ctrl2_g, 1);
 8004bde:	f107 0208 	add.w	r2, r7, #8
 8004be2:	2301      	movs	r3, #1
 8004be4:	2111      	movs	r1, #17
 8004be6:	6878      	ldr	r0, [r7, #4]
 8004be8:	f7ff feb2 	bl	8004950 <lsm6dsl_read_reg>
 8004bec:	60f8      	str	r0, [r7, #12]
  switch (ctrl2_g.fs_g) {
 8004bee:	7a3b      	ldrb	r3, [r7, #8]
 8004bf0:	f3c3 0342 	ubfx	r3, r3, #1, #3
 8004bf4:	b2db      	uxtb	r3, r3
 8004bf6:	2b06      	cmp	r3, #6
 8004bf8:	d824      	bhi.n	8004c44 <lsm6dsl_gy_full_scale_get+0x70>
 8004bfa:	a201      	add	r2, pc, #4	; (adr r2, 8004c00 <lsm6dsl_gy_full_scale_get+0x2c>)
 8004bfc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c00:	08004c1d 	.word	0x08004c1d
 8004c04:	08004c25 	.word	0x08004c25
 8004c08:	08004c2d 	.word	0x08004c2d
 8004c0c:	08004c45 	.word	0x08004c45
 8004c10:	08004c35 	.word	0x08004c35
 8004c14:	08004c45 	.word	0x08004c45
 8004c18:	08004c3d 	.word	0x08004c3d
    case LSM6DSL_250dps:
      *val = LSM6DSL_250dps;
 8004c1c:	683b      	ldr	r3, [r7, #0]
 8004c1e:	2200      	movs	r2, #0
 8004c20:	701a      	strb	r2, [r3, #0]
      break;
 8004c22:	e013      	b.n	8004c4c <lsm6dsl_gy_full_scale_get+0x78>
    case LSM6DSL_125dps:
      *val = LSM6DSL_125dps;
 8004c24:	683b      	ldr	r3, [r7, #0]
 8004c26:	2201      	movs	r2, #1
 8004c28:	701a      	strb	r2, [r3, #0]
      break;
 8004c2a:	e00f      	b.n	8004c4c <lsm6dsl_gy_full_scale_get+0x78>
    case LSM6DSL_500dps:
      *val = LSM6DSL_500dps;
 8004c2c:	683b      	ldr	r3, [r7, #0]
 8004c2e:	2202      	movs	r2, #2
 8004c30:	701a      	strb	r2, [r3, #0]
      break;
 8004c32:	e00b      	b.n	8004c4c <lsm6dsl_gy_full_scale_get+0x78>
    case LSM6DSL_1000dps:
      *val = LSM6DSL_1000dps;
 8004c34:	683b      	ldr	r3, [r7, #0]
 8004c36:	2204      	movs	r2, #4
 8004c38:	701a      	strb	r2, [r3, #0]
      break;
 8004c3a:	e007      	b.n	8004c4c <lsm6dsl_gy_full_scale_get+0x78>
    case LSM6DSL_2000dps:
      *val = LSM6DSL_2000dps;
 8004c3c:	683b      	ldr	r3, [r7, #0]
 8004c3e:	2206      	movs	r2, #6
 8004c40:	701a      	strb	r2, [r3, #0]
      break;
 8004c42:	e003      	b.n	8004c4c <lsm6dsl_gy_full_scale_get+0x78>
    default:
      *val = LSM6DSL_GY_FS_ND;
 8004c44:	683b      	ldr	r3, [r7, #0]
 8004c46:	2207      	movs	r2, #7
 8004c48:	701a      	strb	r2, [r3, #0]
      break;
 8004c4a:	bf00      	nop
  }

  return ret;
 8004c4c:	68fb      	ldr	r3, [r7, #12]
}
 8004c4e:	4618      	mov	r0, r3
 8004c50:	3710      	adds	r7, #16
 8004c52:	46bd      	mov	sp, r7
 8004c54:	bd80      	pop	{r7, pc}
 8004c56:	bf00      	nop

08004c58 <lsm6dsl_gy_data_rate_set>:
  * @param  val    Change the values of odr_g in reg CTRL2_G
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_gy_data_rate_set(stmdev_ctx_t *ctx, lsm6dsl_odr_g_t val)
{
 8004c58:	b580      	push	{r7, lr}
 8004c5a:	b084      	sub	sp, #16
 8004c5c:	af00      	add	r7, sp, #0
 8004c5e:	6078      	str	r0, [r7, #4]
 8004c60:	460b      	mov	r3, r1
 8004c62:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl2_g_t ctrl2_g;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL2_G, (uint8_t*)&ctrl2_g, 1);
 8004c64:	f107 0208 	add.w	r2, r7, #8
 8004c68:	2301      	movs	r3, #1
 8004c6a:	2111      	movs	r1, #17
 8004c6c:	6878      	ldr	r0, [r7, #4]
 8004c6e:	f7ff fe6f 	bl	8004950 <lsm6dsl_read_reg>
 8004c72:	60f8      	str	r0, [r7, #12]
  if(ret == 0){
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d10f      	bne.n	8004c9a <lsm6dsl_gy_data_rate_set+0x42>
    ctrl2_g.odr_g = (uint8_t) val;
 8004c7a:	78fb      	ldrb	r3, [r7, #3]
 8004c7c:	f003 030f 	and.w	r3, r3, #15
 8004c80:	b2da      	uxtb	r2, r3
 8004c82:	7a3b      	ldrb	r3, [r7, #8]
 8004c84:	f362 1307 	bfi	r3, r2, #4, #4
 8004c88:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL2_G, (uint8_t*)&ctrl2_g, 1);
 8004c8a:	f107 0208 	add.w	r2, r7, #8
 8004c8e:	2301      	movs	r3, #1
 8004c90:	2111      	movs	r1, #17
 8004c92:	6878      	ldr	r0, [r7, #4]
 8004c94:	f7ff fe74 	bl	8004980 <lsm6dsl_write_reg>
 8004c98:	60f8      	str	r0, [r7, #12]
  }
  return ret;
 8004c9a:	68fb      	ldr	r3, [r7, #12]
}
 8004c9c:	4618      	mov	r0, r3
 8004c9e:	3710      	adds	r7, #16
 8004ca0:	46bd      	mov	sp, r7
 8004ca2:	bd80      	pop	{r7, pc}

08004ca4 <lsm6dsl_gy_data_rate_get>:
  * @param  val    Get the values of odr_g in reg CTRL2_G
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_gy_data_rate_get(stmdev_ctx_t *ctx, lsm6dsl_odr_g_t *val)
{
 8004ca4:	b580      	push	{r7, lr}
 8004ca6:	b084      	sub	sp, #16
 8004ca8:	af00      	add	r7, sp, #0
 8004caa:	6078      	str	r0, [r7, #4]
 8004cac:	6039      	str	r1, [r7, #0]
  lsm6dsl_ctrl2_g_t ctrl2_g;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL2_G, (uint8_t*)&ctrl2_g, 1);
 8004cae:	f107 0208 	add.w	r2, r7, #8
 8004cb2:	2301      	movs	r3, #1
 8004cb4:	2111      	movs	r1, #17
 8004cb6:	6878      	ldr	r0, [r7, #4]
 8004cb8:	f7ff fe4a 	bl	8004950 <lsm6dsl_read_reg>
 8004cbc:	60f8      	str	r0, [r7, #12]
  switch (ctrl2_g.odr_g) {
 8004cbe:	7a3b      	ldrb	r3, [r7, #8]
 8004cc0:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8004cc4:	b2db      	uxtb	r3, r3
 8004cc6:	2b0a      	cmp	r3, #10
 8004cc8:	d844      	bhi.n	8004d54 <lsm6dsl_gy_data_rate_get+0xb0>
 8004cca:	a201      	add	r2, pc, #4	; (adr r2, 8004cd0 <lsm6dsl_gy_data_rate_get+0x2c>)
 8004ccc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004cd0:	08004cfd 	.word	0x08004cfd
 8004cd4:	08004d05 	.word	0x08004d05
 8004cd8:	08004d0d 	.word	0x08004d0d
 8004cdc:	08004d15 	.word	0x08004d15
 8004ce0:	08004d1d 	.word	0x08004d1d
 8004ce4:	08004d25 	.word	0x08004d25
 8004ce8:	08004d2d 	.word	0x08004d2d
 8004cec:	08004d35 	.word	0x08004d35
 8004cf0:	08004d3d 	.word	0x08004d3d
 8004cf4:	08004d45 	.word	0x08004d45
 8004cf8:	08004d4d 	.word	0x08004d4d
    case LSM6DSL_GY_ODR_OFF:
      *val = LSM6DSL_GY_ODR_OFF;
 8004cfc:	683b      	ldr	r3, [r7, #0]
 8004cfe:	2200      	movs	r2, #0
 8004d00:	701a      	strb	r2, [r3, #0]
      break;
 8004d02:	e02b      	b.n	8004d5c <lsm6dsl_gy_data_rate_get+0xb8>
    case LSM6DSL_GY_ODR_12Hz5:
      *val = LSM6DSL_GY_ODR_12Hz5;
 8004d04:	683b      	ldr	r3, [r7, #0]
 8004d06:	2201      	movs	r2, #1
 8004d08:	701a      	strb	r2, [r3, #0]
      break;
 8004d0a:	e027      	b.n	8004d5c <lsm6dsl_gy_data_rate_get+0xb8>
    case LSM6DSL_GY_ODR_26Hz:
      *val = LSM6DSL_GY_ODR_26Hz;
 8004d0c:	683b      	ldr	r3, [r7, #0]
 8004d0e:	2202      	movs	r2, #2
 8004d10:	701a      	strb	r2, [r3, #0]
      break;
 8004d12:	e023      	b.n	8004d5c <lsm6dsl_gy_data_rate_get+0xb8>
    case LSM6DSL_GY_ODR_52Hz:
      *val = LSM6DSL_GY_ODR_52Hz;
 8004d14:	683b      	ldr	r3, [r7, #0]
 8004d16:	2203      	movs	r2, #3
 8004d18:	701a      	strb	r2, [r3, #0]
      break;
 8004d1a:	e01f      	b.n	8004d5c <lsm6dsl_gy_data_rate_get+0xb8>
    case LSM6DSL_GY_ODR_104Hz:
      *val = LSM6DSL_GY_ODR_104Hz;
 8004d1c:	683b      	ldr	r3, [r7, #0]
 8004d1e:	2204      	movs	r2, #4
 8004d20:	701a      	strb	r2, [r3, #0]
      break;
 8004d22:	e01b      	b.n	8004d5c <lsm6dsl_gy_data_rate_get+0xb8>
    case LSM6DSL_GY_ODR_208Hz:
      *val = LSM6DSL_GY_ODR_208Hz;
 8004d24:	683b      	ldr	r3, [r7, #0]
 8004d26:	2205      	movs	r2, #5
 8004d28:	701a      	strb	r2, [r3, #0]
      break;
 8004d2a:	e017      	b.n	8004d5c <lsm6dsl_gy_data_rate_get+0xb8>
    case LSM6DSL_GY_ODR_416Hz:
      *val = LSM6DSL_GY_ODR_416Hz;
 8004d2c:	683b      	ldr	r3, [r7, #0]
 8004d2e:	2206      	movs	r2, #6
 8004d30:	701a      	strb	r2, [r3, #0]
      break;
 8004d32:	e013      	b.n	8004d5c <lsm6dsl_gy_data_rate_get+0xb8>
    case LSM6DSL_GY_ODR_833Hz:
      *val = LSM6DSL_GY_ODR_833Hz;
 8004d34:	683b      	ldr	r3, [r7, #0]
 8004d36:	2207      	movs	r2, #7
 8004d38:	701a      	strb	r2, [r3, #0]
      break;
 8004d3a:	e00f      	b.n	8004d5c <lsm6dsl_gy_data_rate_get+0xb8>
    case LSM6DSL_GY_ODR_1k66Hz:
      *val = LSM6DSL_GY_ODR_1k66Hz;
 8004d3c:	683b      	ldr	r3, [r7, #0]
 8004d3e:	2208      	movs	r2, #8
 8004d40:	701a      	strb	r2, [r3, #0]
      break;
 8004d42:	e00b      	b.n	8004d5c <lsm6dsl_gy_data_rate_get+0xb8>
    case LSM6DSL_GY_ODR_3k33Hz:
      *val = LSM6DSL_GY_ODR_3k33Hz;
 8004d44:	683b      	ldr	r3, [r7, #0]
 8004d46:	2209      	movs	r2, #9
 8004d48:	701a      	strb	r2, [r3, #0]
      break;
 8004d4a:	e007      	b.n	8004d5c <lsm6dsl_gy_data_rate_get+0xb8>
    case LSM6DSL_GY_ODR_6k66Hz:
      *val = LSM6DSL_GY_ODR_6k66Hz;
 8004d4c:	683b      	ldr	r3, [r7, #0]
 8004d4e:	220a      	movs	r2, #10
 8004d50:	701a      	strb	r2, [r3, #0]
      break;
 8004d52:	e003      	b.n	8004d5c <lsm6dsl_gy_data_rate_get+0xb8>
    default:
      *val = LSM6DSL_GY_ODR_ND;
 8004d54:	683b      	ldr	r3, [r7, #0]
 8004d56:	220b      	movs	r2, #11
 8004d58:	701a      	strb	r2, [r3, #0]
      break;
 8004d5a:	bf00      	nop
  }

  return ret;
 8004d5c:	68fb      	ldr	r3, [r7, #12]
}
 8004d5e:	4618      	mov	r0, r3
 8004d60:	3710      	adds	r7, #16
 8004d62:	46bd      	mov	sp, r7
 8004d64:	bd80      	pop	{r7, pc}
 8004d66:	bf00      	nop

08004d68 <lsm6dsl_block_data_update_set>:
  * @param  val    Change the values of bdu in reg CTRL3_C
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_block_data_update_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8004d68:	b580      	push	{r7, lr}
 8004d6a:	b084      	sub	sp, #16
 8004d6c:	af00      	add	r7, sp, #0
 8004d6e:	6078      	str	r0, [r7, #4]
 8004d70:	460b      	mov	r3, r1
 8004d72:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl3_c_t ctrl3_c;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL3_C, (uint8_t*)&ctrl3_c, 1);
 8004d74:	f107 0208 	add.w	r2, r7, #8
 8004d78:	2301      	movs	r3, #1
 8004d7a:	2112      	movs	r1, #18
 8004d7c:	6878      	ldr	r0, [r7, #4]
 8004d7e:	f7ff fde7 	bl	8004950 <lsm6dsl_read_reg>
 8004d82:	60f8      	str	r0, [r7, #12]
  if(ret == 0){
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d10f      	bne.n	8004daa <lsm6dsl_block_data_update_set+0x42>
    ctrl3_c.bdu = val;
 8004d8a:	78fb      	ldrb	r3, [r7, #3]
 8004d8c:	f003 0301 	and.w	r3, r3, #1
 8004d90:	b2da      	uxtb	r2, r3
 8004d92:	7a3b      	ldrb	r3, [r7, #8]
 8004d94:	f362 1386 	bfi	r3, r2, #6, #1
 8004d98:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL3_C, (uint8_t*)&ctrl3_c, 1);
 8004d9a:	f107 0208 	add.w	r2, r7, #8
 8004d9e:	2301      	movs	r3, #1
 8004da0:	2112      	movs	r1, #18
 8004da2:	6878      	ldr	r0, [r7, #4]
 8004da4:	f7ff fdec 	bl	8004980 <lsm6dsl_write_reg>
 8004da8:	60f8      	str	r0, [r7, #12]
  }
  return ret;
 8004daa:	68fb      	ldr	r3, [r7, #12]
}
 8004dac:	4618      	mov	r0, r3
 8004dae:	3710      	adds	r7, #16
 8004db0:	46bd      	mov	sp, r7
 8004db2:	bd80      	pop	{r7, pc}

08004db4 <lsm6dsl_angular_rate_raw_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_angular_rate_raw_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 8004db4:	b580      	push	{r7, lr}
 8004db6:	b084      	sub	sp, #16
 8004db8:	af00      	add	r7, sp, #0
 8004dba:	6078      	str	r0, [r7, #4]
 8004dbc:	6039      	str	r1, [r7, #0]
  int32_t ret;
  ret = lsm6dsl_read_reg(ctx, LSM6DSL_OUTX_L_G, buff, 6);
 8004dbe:	2306      	movs	r3, #6
 8004dc0:	683a      	ldr	r2, [r7, #0]
 8004dc2:	2122      	movs	r1, #34	; 0x22
 8004dc4:	6878      	ldr	r0, [r7, #4]
 8004dc6:	f7ff fdc3 	bl	8004950 <lsm6dsl_read_reg>
 8004dca:	60f8      	str	r0, [r7, #12]
  return ret;
 8004dcc:	68fb      	ldr	r3, [r7, #12]
}
 8004dce:	4618      	mov	r0, r3
 8004dd0:	3710      	adds	r7, #16
 8004dd2:	46bd      	mov	sp, r7
 8004dd4:	bd80      	pop	{r7, pc}

08004dd6 <lsm6dsl_acceleration_raw_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_acceleration_raw_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 8004dd6:	b580      	push	{r7, lr}
 8004dd8:	b084      	sub	sp, #16
 8004dda:	af00      	add	r7, sp, #0
 8004ddc:	6078      	str	r0, [r7, #4]
 8004dde:	6039      	str	r1, [r7, #0]
  int32_t ret;
  ret = lsm6dsl_read_reg(ctx, LSM6DSL_OUTX_L_XL, buff, 6);
 8004de0:	2306      	movs	r3, #6
 8004de2:	683a      	ldr	r2, [r7, #0]
 8004de4:	2128      	movs	r1, #40	; 0x28
 8004de6:	6878      	ldr	r0, [r7, #4]
 8004de8:	f7ff fdb2 	bl	8004950 <lsm6dsl_read_reg>
 8004dec:	60f8      	str	r0, [r7, #12]
  return ret;
 8004dee:	68fb      	ldr	r3, [r7, #12]
}
 8004df0:	4618      	mov	r0, r3
 8004df2:	3710      	adds	r7, #16
 8004df4:	46bd      	mov	sp, r7
 8004df6:	bd80      	pop	{r7, pc}

08004df8 <lsm6dsl_device_id_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_device_id_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 8004df8:	b580      	push	{r7, lr}
 8004dfa:	b084      	sub	sp, #16
 8004dfc:	af00      	add	r7, sp, #0
 8004dfe:	6078      	str	r0, [r7, #4]
 8004e00:	6039      	str	r1, [r7, #0]
  int32_t ret;
  ret = lsm6dsl_read_reg(ctx, LSM6DSL_WHO_AM_I, buff, 1);
 8004e02:	2301      	movs	r3, #1
 8004e04:	683a      	ldr	r2, [r7, #0]
 8004e06:	210f      	movs	r1, #15
 8004e08:	6878      	ldr	r0, [r7, #4]
 8004e0a:	f7ff fda1 	bl	8004950 <lsm6dsl_read_reg>
 8004e0e:	60f8      	str	r0, [r7, #12]
  return ret;
 8004e10:	68fb      	ldr	r3, [r7, #12]
}
 8004e12:	4618      	mov	r0, r3
 8004e14:	3710      	adds	r7, #16
 8004e16:	46bd      	mov	sp, r7
 8004e18:	bd80      	pop	{r7, pc}

08004e1a <lsm6dsl_auto_increment_set>:
  * @param  val    Change the values of if_inc in reg CTRL3_C
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_auto_increment_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8004e1a:	b580      	push	{r7, lr}
 8004e1c:	b084      	sub	sp, #16
 8004e1e:	af00      	add	r7, sp, #0
 8004e20:	6078      	str	r0, [r7, #4]
 8004e22:	460b      	mov	r3, r1
 8004e24:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl3_c_t ctrl3_c;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL3_C, (uint8_t*)&ctrl3_c, 1);
 8004e26:	f107 0208 	add.w	r2, r7, #8
 8004e2a:	2301      	movs	r3, #1
 8004e2c:	2112      	movs	r1, #18
 8004e2e:	6878      	ldr	r0, [r7, #4]
 8004e30:	f7ff fd8e 	bl	8004950 <lsm6dsl_read_reg>
 8004e34:	60f8      	str	r0, [r7, #12]
  if(ret == 0){
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d10f      	bne.n	8004e5c <lsm6dsl_auto_increment_set+0x42>
    ctrl3_c.if_inc = val;
 8004e3c:	78fb      	ldrb	r3, [r7, #3]
 8004e3e:	f003 0301 	and.w	r3, r3, #1
 8004e42:	b2da      	uxtb	r2, r3
 8004e44:	7a3b      	ldrb	r3, [r7, #8]
 8004e46:	f362 0382 	bfi	r3, r2, #2, #1
 8004e4a:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL3_C, (uint8_t*)&ctrl3_c, 1);
 8004e4c:	f107 0208 	add.w	r2, r7, #8
 8004e50:	2301      	movs	r3, #1
 8004e52:	2112      	movs	r1, #18
 8004e54:	6878      	ldr	r0, [r7, #4]
 8004e56:	f7ff fd93 	bl	8004980 <lsm6dsl_write_reg>
 8004e5a:	60f8      	str	r0, [r7, #12]
  }
  return ret;
 8004e5c:	68fb      	ldr	r3, [r7, #12]
}
 8004e5e:	4618      	mov	r0, r3
 8004e60:	3710      	adds	r7, #16
 8004e62:	46bd      	mov	sp, r7
 8004e64:	bd80      	pop	{r7, pc}

08004e66 <lsm6dsl_fifo_mode_set>:
  * @param  val    Change the values of fifo_mode in reg FIFO_CTRL5
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_fifo_mode_set(stmdev_ctx_t *ctx, lsm6dsl_fifo_mode_t val)
{
 8004e66:	b580      	push	{r7, lr}
 8004e68:	b084      	sub	sp, #16
 8004e6a:	af00      	add	r7, sp, #0
 8004e6c:	6078      	str	r0, [r7, #4]
 8004e6e:	460b      	mov	r3, r1
 8004e70:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_fifo_ctrl5_t fifo_ctrl5;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_FIFO_CTRL5, (uint8_t*)&fifo_ctrl5, 1);
 8004e72:	f107 0208 	add.w	r2, r7, #8
 8004e76:	2301      	movs	r3, #1
 8004e78:	210a      	movs	r1, #10
 8004e7a:	6878      	ldr	r0, [r7, #4]
 8004e7c:	f7ff fd68 	bl	8004950 <lsm6dsl_read_reg>
 8004e80:	60f8      	str	r0, [r7, #12]
  if(ret == 0){
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d10f      	bne.n	8004ea8 <lsm6dsl_fifo_mode_set+0x42>
    fifo_ctrl5.fifo_mode = (uint8_t)val;
 8004e88:	78fb      	ldrb	r3, [r7, #3]
 8004e8a:	f003 0307 	and.w	r3, r3, #7
 8004e8e:	b2da      	uxtb	r2, r3
 8004e90:	7a3b      	ldrb	r3, [r7, #8]
 8004e92:	f362 0302 	bfi	r3, r2, #0, #3
 8004e96:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_FIFO_CTRL5, (uint8_t*)&fifo_ctrl5, 1);
 8004e98:	f107 0208 	add.w	r2, r7, #8
 8004e9c:	2301      	movs	r3, #1
 8004e9e:	210a      	movs	r1, #10
 8004ea0:	6878      	ldr	r0, [r7, #4]
 8004ea2:	f7ff fd6d 	bl	8004980 <lsm6dsl_write_reg>
 8004ea6:	60f8      	str	r0, [r7, #12]
  }
  return ret;
 8004ea8:	68fb      	ldr	r3, [r7, #12]
}
 8004eaa:	4618      	mov	r0, r3
 8004eac:	3710      	adds	r7, #16
 8004eae:	46bd      	mov	sp, r7
 8004eb0:	bd80      	pop	{r7, pc}
	...

08004eb4 <IKS01A2_MOTION_SENSOR_Init>:
 *         - MOTION_ACCELERO for instance 1
 *         - MOTION_MAGNETO for instance 2
 * @retval BSP status
 */
int32_t IKS01A2_MOTION_SENSOR_Init(uint32_t Instance, uint32_t Functions)
{
 8004eb4:	b580      	push	{r7, lr}
 8004eb6:	b08e      	sub	sp, #56	; 0x38
 8004eb8:	af00      	add	r7, sp, #0
 8004eba:	6078      	str	r0, [r7, #4]
 8004ebc:	6039      	str	r1, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 8004ebe:	2300      	movs	r3, #0
 8004ec0:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t function = MOTION_GYRO;
 8004ec2:	2301      	movs	r3, #1
 8004ec4:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t i;
  uint32_t component_functions = 0;
 8004ec6:	2300      	movs	r3, #0
 8004ec8:	62bb      	str	r3, [r7, #40]	; 0x28
  IKS01A2_MOTION_SENSOR_Capabilities_t cap;

  switch (Instance)
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	2b01      	cmp	r3, #1
 8004ece:	d036      	beq.n	8004f3e <IKS01A2_MOTION_SENSOR_Init+0x8a>
 8004ed0:	2b01      	cmp	r3, #1
 8004ed2:	d302      	bcc.n	8004eda <IKS01A2_MOTION_SENSOR_Init+0x26>
 8004ed4:	2b02      	cmp	r3, #2
 8004ed6:	d064      	beq.n	8004fa2 <IKS01A2_MOTION_SENSOR_Init+0xee>
 8004ed8:	e095      	b.n	8005006 <IKS01A2_MOTION_SENSOR_Init+0x152>
  {
#if (USE_IKS01A2_MOTION_SENSOR_LSM6DSL_0 == 1)
    case IKS01A2_LSM6DSL_0:
      if (LSM6DSL_0_Probe(Functions) != BSP_ERROR_NONE)
 8004eda:	6838      	ldr	r0, [r7, #0]
 8004edc:	f000 f966 	bl	80051ac <LSM6DSL_0_Probe>
 8004ee0:	4603      	mov	r3, r0
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d002      	beq.n	8004eec <IKS01A2_MOTION_SENSOR_Init+0x38>
      {
        return BSP_ERROR_NO_INIT;
 8004ee6:	f04f 33ff 	mov.w	r3, #4294967295
 8004eea:	e0cc      	b.n	8005086 <IKS01A2_MOTION_SENSOR_Init+0x1d2>
      }
      if (MotionDrv[Instance]->GetCapabilities(MotionCompObj[Instance], (void *)&cap) != BSP_ERROR_NONE)
 8004eec:	4a68      	ldr	r2, [pc, #416]	; (8005090 <IKS01A2_MOTION_SENSOR_Init+0x1dc>)
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004ef4:	68db      	ldr	r3, [r3, #12]
 8004ef6:	4967      	ldr	r1, [pc, #412]	; (8005094 <IKS01A2_MOTION_SENSOR_Init+0x1e0>)
 8004ef8:	687a      	ldr	r2, [r7, #4]
 8004efa:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8004efe:	f107 010c 	add.w	r1, r7, #12
 8004f02:	4610      	mov	r0, r2
 8004f04:	4798      	blx	r3
 8004f06:	4603      	mov	r3, r0
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d002      	beq.n	8004f12 <IKS01A2_MOTION_SENSOR_Init+0x5e>
      {
        return BSP_ERROR_UNKNOWN_COMPONENT;
 8004f0c:	f06f 0306 	mvn.w	r3, #6
 8004f10:	e0b9      	b.n	8005086 <IKS01A2_MOTION_SENSOR_Init+0x1d2>
      }
      if (cap.Acc == 1U)
 8004f12:	7b3b      	ldrb	r3, [r7, #12]
 8004f14:	2b01      	cmp	r3, #1
 8004f16:	d103      	bne.n	8004f20 <IKS01A2_MOTION_SENSOR_Init+0x6c>
      {
        component_functions |= MOTION_ACCELERO;
 8004f18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f1a:	f043 0302 	orr.w	r3, r3, #2
 8004f1e:	62bb      	str	r3, [r7, #40]	; 0x28
      }
      if (cap.Gyro == 1U)
 8004f20:	7b7b      	ldrb	r3, [r7, #13]
 8004f22:	2b01      	cmp	r3, #1
 8004f24:	d103      	bne.n	8004f2e <IKS01A2_MOTION_SENSOR_Init+0x7a>
      {
        component_functions |= MOTION_GYRO;
 8004f26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f28:	f043 0301 	orr.w	r3, r3, #1
 8004f2c:	62bb      	str	r3, [r7, #40]	; 0x28
      }
      if (cap.Magneto == 1U)
 8004f2e:	7bbb      	ldrb	r3, [r7, #14]
 8004f30:	2b01      	cmp	r3, #1
 8004f32:	d16c      	bne.n	800500e <IKS01A2_MOTION_SENSOR_Init+0x15a>
      {
        component_functions |= MOTION_MAGNETO;
 8004f34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f36:	f043 0304 	orr.w	r3, r3, #4
 8004f3a:	62bb      	str	r3, [r7, #40]	; 0x28
      }
      break;
 8004f3c:	e067      	b.n	800500e <IKS01A2_MOTION_SENSOR_Init+0x15a>
#endif

#if (USE_IKS01A2_MOTION_SENSOR_LSM303AGR_ACC_0 == 1)
    case IKS01A2_LSM303AGR_ACC_0:
      if (LSM303AGR_ACC_0_Probe(Functions) != BSP_ERROR_NONE)
 8004f3e:	6838      	ldr	r0, [r7, #0]
 8004f40:	f000 f9f0 	bl	8005324 <LSM303AGR_ACC_0_Probe>
 8004f44:	4603      	mov	r3, r0
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d002      	beq.n	8004f50 <IKS01A2_MOTION_SENSOR_Init+0x9c>
      {
        return BSP_ERROR_NO_INIT;
 8004f4a:	f04f 33ff 	mov.w	r3, #4294967295
 8004f4e:	e09a      	b.n	8005086 <IKS01A2_MOTION_SENSOR_Init+0x1d2>
      }
      if (MotionDrv[Instance]->GetCapabilities(MotionCompObj[Instance], (void *)&cap) != BSP_ERROR_NONE)
 8004f50:	4a4f      	ldr	r2, [pc, #316]	; (8005090 <IKS01A2_MOTION_SENSOR_Init+0x1dc>)
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004f58:	68db      	ldr	r3, [r3, #12]
 8004f5a:	494e      	ldr	r1, [pc, #312]	; (8005094 <IKS01A2_MOTION_SENSOR_Init+0x1e0>)
 8004f5c:	687a      	ldr	r2, [r7, #4]
 8004f5e:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8004f62:	f107 010c 	add.w	r1, r7, #12
 8004f66:	4610      	mov	r0, r2
 8004f68:	4798      	blx	r3
 8004f6a:	4603      	mov	r3, r0
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	d002      	beq.n	8004f76 <IKS01A2_MOTION_SENSOR_Init+0xc2>
      {
        return BSP_ERROR_UNKNOWN_COMPONENT;
 8004f70:	f06f 0306 	mvn.w	r3, #6
 8004f74:	e087      	b.n	8005086 <IKS01A2_MOTION_SENSOR_Init+0x1d2>
      }
      if (cap.Acc == 1U)
 8004f76:	7b3b      	ldrb	r3, [r7, #12]
 8004f78:	2b01      	cmp	r3, #1
 8004f7a:	d103      	bne.n	8004f84 <IKS01A2_MOTION_SENSOR_Init+0xd0>
      {
        component_functions |= MOTION_ACCELERO;
 8004f7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f7e:	f043 0302 	orr.w	r3, r3, #2
 8004f82:	62bb      	str	r3, [r7, #40]	; 0x28
      }
      if (cap.Gyro == 1U)
 8004f84:	7b7b      	ldrb	r3, [r7, #13]
 8004f86:	2b01      	cmp	r3, #1
 8004f88:	d103      	bne.n	8004f92 <IKS01A2_MOTION_SENSOR_Init+0xde>
      {
        component_functions |= MOTION_GYRO;
 8004f8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f8c:	f043 0301 	orr.w	r3, r3, #1
 8004f90:	62bb      	str	r3, [r7, #40]	; 0x28
      }
      if (cap.Magneto == 1U)
 8004f92:	7bbb      	ldrb	r3, [r7, #14]
 8004f94:	2b01      	cmp	r3, #1
 8004f96:	d13c      	bne.n	8005012 <IKS01A2_MOTION_SENSOR_Init+0x15e>
      {
        component_functions |= MOTION_MAGNETO;
 8004f98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f9a:	f043 0304 	orr.w	r3, r3, #4
 8004f9e:	62bb      	str	r3, [r7, #40]	; 0x28
      }
      break;
 8004fa0:	e037      	b.n	8005012 <IKS01A2_MOTION_SENSOR_Init+0x15e>
#endif

#if (USE_IKS01A2_MOTION_SENSOR_LSM303AGR_MAG_0 == 1)
    case IKS01A2_LSM303AGR_MAG_0:
      if (LSM303AGR_MAG_0_Probe(Functions) != BSP_ERROR_NONE)
 8004fa2:	6838      	ldr	r0, [r7, #0]
 8004fa4:	f000 fa62 	bl	800546c <LSM303AGR_MAG_0_Probe>
 8004fa8:	4603      	mov	r3, r0
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d002      	beq.n	8004fb4 <IKS01A2_MOTION_SENSOR_Init+0x100>
      {
        return BSP_ERROR_NO_INIT;
 8004fae:	f04f 33ff 	mov.w	r3, #4294967295
 8004fb2:	e068      	b.n	8005086 <IKS01A2_MOTION_SENSOR_Init+0x1d2>
      }
      if (MotionDrv[Instance]->GetCapabilities(MotionCompObj[Instance], (void *)&cap) != BSP_ERROR_NONE)
 8004fb4:	4a36      	ldr	r2, [pc, #216]	; (8005090 <IKS01A2_MOTION_SENSOR_Init+0x1dc>)
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004fbc:	68db      	ldr	r3, [r3, #12]
 8004fbe:	4935      	ldr	r1, [pc, #212]	; (8005094 <IKS01A2_MOTION_SENSOR_Init+0x1e0>)
 8004fc0:	687a      	ldr	r2, [r7, #4]
 8004fc2:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8004fc6:	f107 010c 	add.w	r1, r7, #12
 8004fca:	4610      	mov	r0, r2
 8004fcc:	4798      	blx	r3
 8004fce:	4603      	mov	r3, r0
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d002      	beq.n	8004fda <IKS01A2_MOTION_SENSOR_Init+0x126>
      {
        return BSP_ERROR_UNKNOWN_COMPONENT;
 8004fd4:	f06f 0306 	mvn.w	r3, #6
 8004fd8:	e055      	b.n	8005086 <IKS01A2_MOTION_SENSOR_Init+0x1d2>
      }
      if (cap.Acc == 1U)
 8004fda:	7b3b      	ldrb	r3, [r7, #12]
 8004fdc:	2b01      	cmp	r3, #1
 8004fde:	d103      	bne.n	8004fe8 <IKS01A2_MOTION_SENSOR_Init+0x134>
      {
        component_functions |= MOTION_ACCELERO;
 8004fe0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004fe2:	f043 0302 	orr.w	r3, r3, #2
 8004fe6:	62bb      	str	r3, [r7, #40]	; 0x28
      }
      if (cap.Gyro == 1U)
 8004fe8:	7b7b      	ldrb	r3, [r7, #13]
 8004fea:	2b01      	cmp	r3, #1
 8004fec:	d103      	bne.n	8004ff6 <IKS01A2_MOTION_SENSOR_Init+0x142>
      {
        component_functions |= MOTION_GYRO;
 8004fee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ff0:	f043 0301 	orr.w	r3, r3, #1
 8004ff4:	62bb      	str	r3, [r7, #40]	; 0x28
      }
      if (cap.Magneto == 1U)
 8004ff6:	7bbb      	ldrb	r3, [r7, #14]
 8004ff8:	2b01      	cmp	r3, #1
 8004ffa:	d10c      	bne.n	8005016 <IKS01A2_MOTION_SENSOR_Init+0x162>
      {
        component_functions |= MOTION_MAGNETO;
 8004ffc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ffe:	f043 0304 	orr.w	r3, r3, #4
 8005002:	62bb      	str	r3, [r7, #40]	; 0x28
      }
      break;
 8005004:	e007      	b.n	8005016 <IKS01A2_MOTION_SENSOR_Init+0x162>
      }
      break;
#endif

    default:
      ret = BSP_ERROR_WRONG_PARAM;
 8005006:	f06f 0301 	mvn.w	r3, #1
 800500a:	637b      	str	r3, [r7, #52]	; 0x34
      break;
 800500c:	e004      	b.n	8005018 <IKS01A2_MOTION_SENSOR_Init+0x164>
      break;
 800500e:	bf00      	nop
 8005010:	e002      	b.n	8005018 <IKS01A2_MOTION_SENSOR_Init+0x164>
      break;
 8005012:	bf00      	nop
 8005014:	e000      	b.n	8005018 <IKS01A2_MOTION_SENSOR_Init+0x164>
      break;
 8005016:	bf00      	nop
  }

  if (ret != BSP_ERROR_NONE)
 8005018:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800501a:	2b00      	cmp	r3, #0
 800501c:	d001      	beq.n	8005022 <IKS01A2_MOTION_SENSOR_Init+0x16e>
  {
    return ret;
 800501e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005020:	e031      	b.n	8005086 <IKS01A2_MOTION_SENSOR_Init+0x1d2>
  }

  for (i = 0; i < IKS01A2_MOTION_FUNCTIONS_NBR; i++)
 8005022:	2300      	movs	r3, #0
 8005024:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005026:	e02a      	b.n	800507e <IKS01A2_MOTION_SENSOR_Init+0x1ca>
  {
    if (((Functions & function) == function) && ((component_functions & function) == function))
 8005028:	683a      	ldr	r2, [r7, #0]
 800502a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800502c:	4013      	ands	r3, r2
 800502e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005030:	429a      	cmp	r2, r3
 8005032:	d11e      	bne.n	8005072 <IKS01A2_MOTION_SENSOR_Init+0x1be>
 8005034:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005036:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005038:	4013      	ands	r3, r2
 800503a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800503c:	429a      	cmp	r2, r3
 800503e:	d118      	bne.n	8005072 <IKS01A2_MOTION_SENSOR_Init+0x1be>
    {
      if (MotionFuncDrv[Instance][FunctionIndex[function]]->Enable(MotionCompObj[Instance]) != BSP_ERROR_NONE)
 8005040:	4a15      	ldr	r2, [pc, #84]	; (8005098 <IKS01A2_MOTION_SENSOR_Init+0x1e4>)
 8005042:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005044:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8005048:	4814      	ldr	r0, [pc, #80]	; (800509c <IKS01A2_MOTION_SENSOR_Init+0x1e8>)
 800504a:	687a      	ldr	r2, [r7, #4]
 800504c:	4613      	mov	r3, r2
 800504e:	005b      	lsls	r3, r3, #1
 8005050:	4413      	add	r3, r2
 8005052:	440b      	add	r3, r1
 8005054:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	490e      	ldr	r1, [pc, #56]	; (8005094 <IKS01A2_MOTION_SENSOR_Init+0x1e0>)
 800505c:	687a      	ldr	r2, [r7, #4]
 800505e:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8005062:	4610      	mov	r0, r2
 8005064:	4798      	blx	r3
 8005066:	4603      	mov	r3, r0
 8005068:	2b00      	cmp	r3, #0
 800506a:	d002      	beq.n	8005072 <IKS01A2_MOTION_SENSOR_Init+0x1be>
      {
        return BSP_ERROR_COMPONENT_FAILURE;
 800506c:	f06f 0304 	mvn.w	r3, #4
 8005070:	e009      	b.n	8005086 <IKS01A2_MOTION_SENSOR_Init+0x1d2>
      }
    }
    function = function << 1;
 8005072:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005074:	005b      	lsls	r3, r3, #1
 8005076:	633b      	str	r3, [r7, #48]	; 0x30
  for (i = 0; i < IKS01A2_MOTION_FUNCTIONS_NBR; i++)
 8005078:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800507a:	3301      	adds	r3, #1
 800507c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800507e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005080:	2b02      	cmp	r3, #2
 8005082:	d9d1      	bls.n	8005028 <IKS01A2_MOTION_SENSOR_Init+0x174>
  }

  return ret;
 8005084:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8005086:	4618      	mov	r0, r3
 8005088:	3738      	adds	r7, #56	; 0x38
 800508a:	46bd      	mov	sp, r7
 800508c:	bd80      	pop	{r7, pc}
 800508e:	bf00      	nop
 8005090:	20000394 	.word	0x20000394
 8005094:	200006d8 	.word	0x200006d8
 8005098:	20000140 	.word	0x20000140
 800509c:	20000370 	.word	0x20000370

080050a0 <IKS01A2_MOTION_SENSOR_Enable>:
 *         - MOTION_ACCELERO for instance 1
 *         - MOTION_MAGNETO for instance 2
 * @retval BSP status
 */
int32_t IKS01A2_MOTION_SENSOR_Enable(uint32_t Instance, uint32_t Function)
{
 80050a0:	b580      	push	{r7, lr}
 80050a2:	b084      	sub	sp, #16
 80050a4:	af00      	add	r7, sp, #0
 80050a6:	6078      	str	r0, [r7, #4]
 80050a8:	6039      	str	r1, [r7, #0]
  int32_t ret;

  if (Instance >= IKS01A2_MOTION_INSTANCES_NBR)
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	2b02      	cmp	r3, #2
 80050ae:	d903      	bls.n	80050b8 <IKS01A2_MOTION_SENSOR_Enable+0x18>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 80050b0:	f06f 0301 	mvn.w	r3, #1
 80050b4:	60fb      	str	r3, [r7, #12]
 80050b6:	e028      	b.n	800510a <IKS01A2_MOTION_SENSOR_Enable+0x6a>
  }
  else
  {
    if ((MotionCtx[Instance].Functions & Function) == Function)
 80050b8:	4a16      	ldr	r2, [pc, #88]	; (8005114 <IKS01A2_MOTION_SENSOR_Enable+0x74>)
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80050c0:	683b      	ldr	r3, [r7, #0]
 80050c2:	4013      	ands	r3, r2
 80050c4:	683a      	ldr	r2, [r7, #0]
 80050c6:	429a      	cmp	r2, r3
 80050c8:	d11c      	bne.n	8005104 <IKS01A2_MOTION_SENSOR_Enable+0x64>
    {
      if (MotionFuncDrv[Instance][FunctionIndex[Function]]->Enable(MotionCompObj[Instance]) != BSP_ERROR_NONE)
 80050ca:	4a13      	ldr	r2, [pc, #76]	; (8005118 <IKS01A2_MOTION_SENSOR_Enable+0x78>)
 80050cc:	683b      	ldr	r3, [r7, #0]
 80050ce:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80050d2:	4812      	ldr	r0, [pc, #72]	; (800511c <IKS01A2_MOTION_SENSOR_Enable+0x7c>)
 80050d4:	687a      	ldr	r2, [r7, #4]
 80050d6:	4613      	mov	r3, r2
 80050d8:	005b      	lsls	r3, r3, #1
 80050da:	4413      	add	r3, r2
 80050dc:	440b      	add	r3, r1
 80050de:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	490e      	ldr	r1, [pc, #56]	; (8005120 <IKS01A2_MOTION_SENSOR_Enable+0x80>)
 80050e6:	687a      	ldr	r2, [r7, #4]
 80050e8:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80050ec:	4610      	mov	r0, r2
 80050ee:	4798      	blx	r3
 80050f0:	4603      	mov	r3, r0
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d003      	beq.n	80050fe <IKS01A2_MOTION_SENSOR_Enable+0x5e>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 80050f6:	f06f 0304 	mvn.w	r3, #4
 80050fa:	60fb      	str	r3, [r7, #12]
 80050fc:	e005      	b.n	800510a <IKS01A2_MOTION_SENSOR_Enable+0x6a>
      }
      else
      {
        ret = BSP_ERROR_NONE;
 80050fe:	2300      	movs	r3, #0
 8005100:	60fb      	str	r3, [r7, #12]
 8005102:	e002      	b.n	800510a <IKS01A2_MOTION_SENSOR_Enable+0x6a>
      }
    }
    else
    {
      ret = BSP_ERROR_WRONG_PARAM;
 8005104:	f06f 0301 	mvn.w	r3, #1
 8005108:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 800510a:	68fb      	ldr	r3, [r7, #12]
}
 800510c:	4618      	mov	r0, r3
 800510e:	3710      	adds	r7, #16
 8005110:	46bd      	mov	sp, r7
 8005112:	bd80      	pop	{r7, pc}
 8005114:	200003a0 	.word	0x200003a0
 8005118:	20000140 	.word	0x20000140
 800511c:	20000370 	.word	0x20000370
 8005120:	200006d8 	.word	0x200006d8

08005124 <IKS01A2_MOTION_SENSOR_GetAxes>:
 *         - MOTION_MAGNETO for instance 2
 * @param  Axes pointer to axes data structure
 * @retval BSP status
 */
int32_t IKS01A2_MOTION_SENSOR_GetAxes(uint32_t Instance, uint32_t Function, IKS01A2_MOTION_SENSOR_Axes_t *Axes)
{
 8005124:	b580      	push	{r7, lr}
 8005126:	b086      	sub	sp, #24
 8005128:	af00      	add	r7, sp, #0
 800512a:	60f8      	str	r0, [r7, #12]
 800512c:	60b9      	str	r1, [r7, #8]
 800512e:	607a      	str	r2, [r7, #4]
  int32_t ret;

  if (Instance >= IKS01A2_MOTION_INSTANCES_NBR)
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	2b02      	cmp	r3, #2
 8005134:	d903      	bls.n	800513e <IKS01A2_MOTION_SENSOR_GetAxes+0x1a>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8005136:	f06f 0301 	mvn.w	r3, #1
 800513a:	617b      	str	r3, [r7, #20]
 800513c:	e029      	b.n	8005192 <IKS01A2_MOTION_SENSOR_GetAxes+0x6e>
  }
  else
  {
    if ((MotionCtx[Instance].Functions & Function) == Function)
 800513e:	4a17      	ldr	r2, [pc, #92]	; (800519c <IKS01A2_MOTION_SENSOR_GetAxes+0x78>)
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8005146:	68bb      	ldr	r3, [r7, #8]
 8005148:	4013      	ands	r3, r2
 800514a:	68ba      	ldr	r2, [r7, #8]
 800514c:	429a      	cmp	r2, r3
 800514e:	d11d      	bne.n	800518c <IKS01A2_MOTION_SENSOR_GetAxes+0x68>
    {
      if (MotionFuncDrv[Instance][FunctionIndex[Function]]->GetAxes(MotionCompObj[Instance], Axes) != BSP_ERROR_NONE)
 8005150:	4a13      	ldr	r2, [pc, #76]	; (80051a0 <IKS01A2_MOTION_SENSOR_GetAxes+0x7c>)
 8005152:	68bb      	ldr	r3, [r7, #8]
 8005154:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8005158:	4812      	ldr	r0, [pc, #72]	; (80051a4 <IKS01A2_MOTION_SENSOR_GetAxes+0x80>)
 800515a:	68fa      	ldr	r2, [r7, #12]
 800515c:	4613      	mov	r3, r2
 800515e:	005b      	lsls	r3, r3, #1
 8005160:	4413      	add	r3, r2
 8005162:	440b      	add	r3, r1
 8005164:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8005168:	69db      	ldr	r3, [r3, #28]
 800516a:	490f      	ldr	r1, [pc, #60]	; (80051a8 <IKS01A2_MOTION_SENSOR_GetAxes+0x84>)
 800516c:	68fa      	ldr	r2, [r7, #12]
 800516e:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8005172:	6879      	ldr	r1, [r7, #4]
 8005174:	4610      	mov	r0, r2
 8005176:	4798      	blx	r3
 8005178:	4603      	mov	r3, r0
 800517a:	2b00      	cmp	r3, #0
 800517c:	d003      	beq.n	8005186 <IKS01A2_MOTION_SENSOR_GetAxes+0x62>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 800517e:	f06f 0304 	mvn.w	r3, #4
 8005182:	617b      	str	r3, [r7, #20]
 8005184:	e005      	b.n	8005192 <IKS01A2_MOTION_SENSOR_GetAxes+0x6e>
      }
      else
      {
        ret = BSP_ERROR_NONE;
 8005186:	2300      	movs	r3, #0
 8005188:	617b      	str	r3, [r7, #20]
 800518a:	e002      	b.n	8005192 <IKS01A2_MOTION_SENSOR_GetAxes+0x6e>
      }
    }
    else
    {
      ret = BSP_ERROR_WRONG_PARAM;
 800518c:	f06f 0301 	mvn.w	r3, #1
 8005190:	617b      	str	r3, [r7, #20]
    }
  }

  return ret;
 8005192:	697b      	ldr	r3, [r7, #20]
}
 8005194:	4618      	mov	r0, r3
 8005196:	3718      	adds	r7, #24
 8005198:	46bd      	mov	sp, r7
 800519a:	bd80      	pop	{r7, pc}
 800519c:	200003a0 	.word	0x200003a0
 80051a0:	20000140 	.word	0x20000140
 80051a4:	20000370 	.word	0x20000370
 80051a8:	200006d8 	.word	0x200006d8

080051ac <LSM6DSL_0_Probe>:
/**
 * @brief  Register Bus IOs for instance 0 if component ID is OK
 * @retval BSP status
 */
static int32_t LSM6DSL_0_Probe(uint32_t Functions)
{
 80051ac:	b580      	push	{r7, lr}
 80051ae:	b092      	sub	sp, #72	; 0x48
 80051b0:	af00      	add	r7, sp, #0
 80051b2:	6078      	str	r0, [r7, #4]
  LSM6DSL_IO_t            io_ctx;
  uint8_t                 id;
  static LSM6DSL_Object_t lsm6dsl_obj_0;
  LSM6DSL_Capabilities_t  cap;
  int32_t ret = BSP_ERROR_NONE;
 80051b4:	2300      	movs	r3, #0
 80051b6:	647b      	str	r3, [r7, #68]	; 0x44

  /* Configure the accelero driver */
  io_ctx.BusType     = LSM6DSL_I2C_BUS; /* I2C */
 80051b8:	2300      	movs	r3, #0
 80051ba:	633b      	str	r3, [r7, #48]	; 0x30
  io_ctx.Address     = LSM6DSL_I2C_ADD_H;
 80051bc:	23d7      	movs	r3, #215	; 0xd7
 80051be:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
  io_ctx.Init        = IKS01A2_I2C_Init;
 80051c2:	4b4a      	ldr	r3, [pc, #296]	; (80052ec <LSM6DSL_0_Probe+0x140>)
 80051c4:	62bb      	str	r3, [r7, #40]	; 0x28
  io_ctx.DeInit      = IKS01A2_I2C_DeInit;
 80051c6:	4b4a      	ldr	r3, [pc, #296]	; (80052f0 <LSM6DSL_0_Probe+0x144>)
 80051c8:	62fb      	str	r3, [r7, #44]	; 0x2c
  io_ctx.ReadReg     = IKS01A2_I2C_ReadReg;
 80051ca:	4b4a      	ldr	r3, [pc, #296]	; (80052f4 <LSM6DSL_0_Probe+0x148>)
 80051cc:	63fb      	str	r3, [r7, #60]	; 0x3c
  io_ctx.WriteReg    = IKS01A2_I2C_WriteReg;
 80051ce:	4b4a      	ldr	r3, [pc, #296]	; (80052f8 <LSM6DSL_0_Probe+0x14c>)
 80051d0:	63bb      	str	r3, [r7, #56]	; 0x38
  io_ctx.GetTick     = IKS01A2_GetTick;
 80051d2:	4b4a      	ldr	r3, [pc, #296]	; (80052fc <LSM6DSL_0_Probe+0x150>)
 80051d4:	643b      	str	r3, [r7, #64]	; 0x40

  if (LSM6DSL_RegisterBusIO(&lsm6dsl_obj_0, &io_ctx) != LSM6DSL_OK)
 80051d6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80051da:	4619      	mov	r1, r3
 80051dc:	4848      	ldr	r0, [pc, #288]	; (8005300 <LSM6DSL_0_Probe+0x154>)
 80051de:	f7fe fbc7 	bl	8003970 <LSM6DSL_RegisterBusIO>
 80051e2:	4603      	mov	r3, r0
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d003      	beq.n	80051f0 <LSM6DSL_0_Probe+0x44>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 80051e8:	f06f 0306 	mvn.w	r3, #6
 80051ec:	647b      	str	r3, [r7, #68]	; 0x44
 80051ee:	e077      	b.n	80052e0 <LSM6DSL_0_Probe+0x134>
  }
  else if (LSM6DSL_ReadID(&lsm6dsl_obj_0, &id) != LSM6DSL_OK)
 80051f0:	f107 0327 	add.w	r3, r7, #39	; 0x27
 80051f4:	4619      	mov	r1, r3
 80051f6:	4842      	ldr	r0, [pc, #264]	; (8005300 <LSM6DSL_0_Probe+0x154>)
 80051f8:	f7fe fcb0 	bl	8003b5c <LSM6DSL_ReadID>
 80051fc:	4603      	mov	r3, r0
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d003      	beq.n	800520a <LSM6DSL_0_Probe+0x5e>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 8005202:	f06f 0306 	mvn.w	r3, #6
 8005206:	647b      	str	r3, [r7, #68]	; 0x44
 8005208:	e06a      	b.n	80052e0 <LSM6DSL_0_Probe+0x134>
  }
  else if (id != LSM6DSL_ID)
 800520a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800520e:	2b6a      	cmp	r3, #106	; 0x6a
 8005210:	d003      	beq.n	800521a <LSM6DSL_0_Probe+0x6e>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 8005212:	f06f 0306 	mvn.w	r3, #6
 8005216:	647b      	str	r3, [r7, #68]	; 0x44
 8005218:	e062      	b.n	80052e0 <LSM6DSL_0_Probe+0x134>
  }
  else
  {
    (void)LSM6DSL_GetCapabilities(&lsm6dsl_obj_0, &cap);
 800521a:	f107 0308 	add.w	r3, r7, #8
 800521e:	4619      	mov	r1, r3
 8005220:	4837      	ldr	r0, [pc, #220]	; (8005300 <LSM6DSL_0_Probe+0x154>)
 8005222:	f7fe fcb1 	bl	8003b88 <LSM6DSL_GetCapabilities>
    MotionCtx[IKS01A2_LSM6DSL_0].Functions = ((uint32_t)cap.Gyro) | ((uint32_t)cap.Acc << 1) | ((uint32_t)cap.Magneto << 2);
 8005226:	7a7b      	ldrb	r3, [r7, #9]
 8005228:	461a      	mov	r2, r3
 800522a:	7a3b      	ldrb	r3, [r7, #8]
 800522c:	005b      	lsls	r3, r3, #1
 800522e:	431a      	orrs	r2, r3
 8005230:	7abb      	ldrb	r3, [r7, #10]
 8005232:	009b      	lsls	r3, r3, #2
 8005234:	4313      	orrs	r3, r2
 8005236:	4a33      	ldr	r2, [pc, #204]	; (8005304 <LSM6DSL_0_Probe+0x158>)
 8005238:	6013      	str	r3, [r2, #0]

    MotionCompObj[IKS01A2_LSM6DSL_0] = &lsm6dsl_obj_0;
 800523a:	4b33      	ldr	r3, [pc, #204]	; (8005308 <LSM6DSL_0_Probe+0x15c>)
 800523c:	4a30      	ldr	r2, [pc, #192]	; (8005300 <LSM6DSL_0_Probe+0x154>)
 800523e:	601a      	str	r2, [r3, #0]
    /* The second cast (void *) is added to bypass Misra R11.3 rule */
    MotionDrv[IKS01A2_LSM6DSL_0] = (MOTION_SENSOR_CommonDrv_t *)(void *)&LSM6DSL_COMMON_Driver;
 8005240:	4b32      	ldr	r3, [pc, #200]	; (800530c <LSM6DSL_0_Probe+0x160>)
 8005242:	4a33      	ldr	r2, [pc, #204]	; (8005310 <LSM6DSL_0_Probe+0x164>)
 8005244:	601a      	str	r2, [r3, #0]

    if ((ret == BSP_ERROR_NONE) && ((Functions & MOTION_GYRO) == MOTION_GYRO) && (cap.Gyro == 1U))
 8005246:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005248:	2b00      	cmp	r3, #0
 800524a:	d11d      	bne.n	8005288 <LSM6DSL_0_Probe+0xdc>
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	f003 0301 	and.w	r3, r3, #1
 8005252:	2b00      	cmp	r3, #0
 8005254:	d018      	beq.n	8005288 <LSM6DSL_0_Probe+0xdc>
 8005256:	7a7b      	ldrb	r3, [r7, #9]
 8005258:	2b01      	cmp	r3, #1
 800525a:	d115      	bne.n	8005288 <LSM6DSL_0_Probe+0xdc>
    {
      /* The second cast (void *) is added to bypass Misra R11.3 rule */
      MotionFuncDrv[IKS01A2_LSM6DSL_0][FunctionIndex[MOTION_GYRO]] = (MOTION_SENSOR_FuncDrv_t *)(void *)&LSM6DSL_GYRO_Driver;
 800525c:	4b2d      	ldr	r3, [pc, #180]	; (8005314 <LSM6DSL_0_Probe+0x168>)
 800525e:	685b      	ldr	r3, [r3, #4]
 8005260:	4a2d      	ldr	r2, [pc, #180]	; (8005318 <LSM6DSL_0_Probe+0x16c>)
 8005262:	492e      	ldr	r1, [pc, #184]	; (800531c <LSM6DSL_0_Probe+0x170>)
 8005264:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

      if (MotionDrv[IKS01A2_LSM6DSL_0]->Init(MotionCompObj[IKS01A2_LSM6DSL_0]) != LSM6DSL_OK)
 8005268:	4b28      	ldr	r3, [pc, #160]	; (800530c <LSM6DSL_0_Probe+0x160>)
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	4a26      	ldr	r2, [pc, #152]	; (8005308 <LSM6DSL_0_Probe+0x15c>)
 8005270:	6812      	ldr	r2, [r2, #0]
 8005272:	4610      	mov	r0, r2
 8005274:	4798      	blx	r3
 8005276:	4603      	mov	r3, r0
 8005278:	2b00      	cmp	r3, #0
 800527a:	d003      	beq.n	8005284 <LSM6DSL_0_Probe+0xd8>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 800527c:	f06f 0304 	mvn.w	r3, #4
 8005280:	647b      	str	r3, [r7, #68]	; 0x44
 8005282:	e001      	b.n	8005288 <LSM6DSL_0_Probe+0xdc>
      }
      else
      {
        ret = BSP_ERROR_NONE;
 8005284:	2300      	movs	r3, #0
 8005286:	647b      	str	r3, [r7, #68]	; 0x44
      }
    }
    if ((ret == BSP_ERROR_NONE) && ((Functions & MOTION_ACCELERO) == MOTION_ACCELERO) && (cap.Acc == 1U))
 8005288:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800528a:	2b00      	cmp	r3, #0
 800528c:	d11d      	bne.n	80052ca <LSM6DSL_0_Probe+0x11e>
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	f003 0302 	and.w	r3, r3, #2
 8005294:	2b00      	cmp	r3, #0
 8005296:	d018      	beq.n	80052ca <LSM6DSL_0_Probe+0x11e>
 8005298:	7a3b      	ldrb	r3, [r7, #8]
 800529a:	2b01      	cmp	r3, #1
 800529c:	d115      	bne.n	80052ca <LSM6DSL_0_Probe+0x11e>
    {
      /* The second cast (void *) is added to bypass Misra R11.3 rule */
      MotionFuncDrv[IKS01A2_LSM6DSL_0][FunctionIndex[MOTION_ACCELERO]] = (MOTION_SENSOR_FuncDrv_t *)(
 800529e:	4b1d      	ldr	r3, [pc, #116]	; (8005314 <LSM6DSL_0_Probe+0x168>)
 80052a0:	689b      	ldr	r3, [r3, #8]
 80052a2:	4a1d      	ldr	r2, [pc, #116]	; (8005318 <LSM6DSL_0_Probe+0x16c>)
 80052a4:	491e      	ldr	r1, [pc, #120]	; (8005320 <LSM6DSL_0_Probe+0x174>)
 80052a6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            void *)&LSM6DSL_ACC_Driver;

      if (MotionDrv[IKS01A2_LSM6DSL_0]->Init(MotionCompObj[IKS01A2_LSM6DSL_0]) != LSM6DSL_OK)
 80052aa:	4b18      	ldr	r3, [pc, #96]	; (800530c <LSM6DSL_0_Probe+0x160>)
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	4a15      	ldr	r2, [pc, #84]	; (8005308 <LSM6DSL_0_Probe+0x15c>)
 80052b2:	6812      	ldr	r2, [r2, #0]
 80052b4:	4610      	mov	r0, r2
 80052b6:	4798      	blx	r3
 80052b8:	4603      	mov	r3, r0
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d003      	beq.n	80052c6 <LSM6DSL_0_Probe+0x11a>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 80052be:	f06f 0304 	mvn.w	r3, #4
 80052c2:	647b      	str	r3, [r7, #68]	; 0x44
 80052c4:	e001      	b.n	80052ca <LSM6DSL_0_Probe+0x11e>
      }
      else
      {
        ret = BSP_ERROR_NONE;
 80052c6:	2300      	movs	r3, #0
 80052c8:	647b      	str	r3, [r7, #68]	; 0x44
      }
    }
    if ((ret == BSP_ERROR_NONE) && ((Functions & MOTION_MAGNETO) == MOTION_MAGNETO))
 80052ca:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d107      	bne.n	80052e0 <LSM6DSL_0_Probe+0x134>
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	f003 0304 	and.w	r3, r3, #4
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d002      	beq.n	80052e0 <LSM6DSL_0_Probe+0x134>
    {
      /* Return an error if the application try to initialize a function not supported by the component */
      ret = BSP_ERROR_COMPONENT_FAILURE;
 80052da:	f06f 0304 	mvn.w	r3, #4
 80052de:	647b      	str	r3, [r7, #68]	; 0x44
    }
  }
  return ret;
 80052e0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
}
 80052e2:	4618      	mov	r0, r3
 80052e4:	3748      	adds	r7, #72	; 0x48
 80052e6:	46bd      	mov	sp, r7
 80052e8:	bd80      	pop	{r7, pc}
 80052ea:	bf00      	nop
 80052ec:	08001df9 	.word	0x08001df9
 80052f0:	08001e75 	.word	0x08001e75
 80052f4:	08001f29 	.word	0x08001f29
 80052f8:	08001ec5 	.word	0x08001ec5
 80052fc:	08001f8d 	.word	0x08001f8d
 8005300:	200003ac 	.word	0x200003ac
 8005304:	200003a0 	.word	0x200003a0
 8005308:	200006d8 	.word	0x200006d8
 800530c:	20000394 	.word	0x20000394
 8005310:	200000e8 	.word	0x200000e8
 8005314:	20000140 	.word	0x20000140
 8005318:	20000370 	.word	0x20000370
 800531c:	2000011c 	.word	0x2000011c
 8005320:	200000f8 	.word	0x200000f8

08005324 <LSM303AGR_ACC_0_Probe>:
/**
 * @brief  Register Bus IOs for instance 1 if component ID is OK
 * @retval error status
 */
static int32_t LSM303AGR_ACC_0_Probe(uint32_t Functions)
{
 8005324:	b580      	push	{r7, lr}
 8005326:	b092      	sub	sp, #72	; 0x48
 8005328:	af00      	add	r7, sp, #0
 800532a:	6078      	str	r0, [r7, #4]
  LSM303AGR_IO_t                io_ctx;
  uint8_t                       id;
  static LSM303AGR_ACC_Object_t lsm303agr_acc_obj_0;
  LSM303AGR_Capabilities_t      cap;
  int32_t ret = BSP_ERROR_NONE;
 800532c:	2300      	movs	r3, #0
 800532e:	647b      	str	r3, [r7, #68]	; 0x44

  /* Configure the accelero driver */
  io_ctx.BusType     = LSM303AGR_I2C_BUS; /* I2C */
 8005330:	2300      	movs	r3, #0
 8005332:	633b      	str	r3, [r7, #48]	; 0x30
  io_ctx.Address     = LSM303AGR_I2C_ADD_XL;
 8005334:	2333      	movs	r3, #51	; 0x33
 8005336:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
  io_ctx.Init        = IKS01A2_I2C_Init;
 800533a:	4b3f      	ldr	r3, [pc, #252]	; (8005438 <LSM303AGR_ACC_0_Probe+0x114>)
 800533c:	62bb      	str	r3, [r7, #40]	; 0x28
  io_ctx.DeInit      = IKS01A2_I2C_DeInit;
 800533e:	4b3f      	ldr	r3, [pc, #252]	; (800543c <LSM303AGR_ACC_0_Probe+0x118>)
 8005340:	62fb      	str	r3, [r7, #44]	; 0x2c
  io_ctx.ReadReg     = IKS01A2_I2C_ReadReg;
 8005342:	4b3f      	ldr	r3, [pc, #252]	; (8005440 <LSM303AGR_ACC_0_Probe+0x11c>)
 8005344:	63fb      	str	r3, [r7, #60]	; 0x3c
  io_ctx.WriteReg    = IKS01A2_I2C_WriteReg;
 8005346:	4b3f      	ldr	r3, [pc, #252]	; (8005444 <LSM303AGR_ACC_0_Probe+0x120>)
 8005348:	63bb      	str	r3, [r7, #56]	; 0x38
  io_ctx.GetTick     = IKS01A2_GetTick;
 800534a:	4b3f      	ldr	r3, [pc, #252]	; (8005448 <LSM303AGR_ACC_0_Probe+0x124>)
 800534c:	643b      	str	r3, [r7, #64]	; 0x40

  if (LSM303AGR_ACC_RegisterBusIO(&lsm303agr_acc_obj_0, &io_ctx) != LSM303AGR_OK)
 800534e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8005352:	4619      	mov	r1, r3
 8005354:	483d      	ldr	r0, [pc, #244]	; (800544c <LSM303AGR_ACC_0_Probe+0x128>)
 8005356:	f7fc ffcb 	bl	80022f0 <LSM303AGR_ACC_RegisterBusIO>
 800535a:	4603      	mov	r3, r0
 800535c:	2b00      	cmp	r3, #0
 800535e:	d003      	beq.n	8005368 <LSM303AGR_ACC_0_Probe+0x44>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 8005360:	f06f 0306 	mvn.w	r3, #6
 8005364:	647b      	str	r3, [r7, #68]	; 0x44
 8005366:	e062      	b.n	800542e <LSM303AGR_ACC_0_Probe+0x10a>
  }
  else if (LSM303AGR_ACC_ReadID(&lsm303agr_acc_obj_0, &id) != LSM303AGR_OK)
 8005368:	f107 0327 	add.w	r3, r7, #39	; 0x27
 800536c:	4619      	mov	r1, r3
 800536e:	4837      	ldr	r0, [pc, #220]	; (800544c <LSM303AGR_ACC_0_Probe+0x128>)
 8005370:	f7fd f87f 	bl	8002472 <LSM303AGR_ACC_ReadID>
 8005374:	4603      	mov	r3, r0
 8005376:	2b00      	cmp	r3, #0
 8005378:	d003      	beq.n	8005382 <LSM303AGR_ACC_0_Probe+0x5e>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 800537a:	f06f 0306 	mvn.w	r3, #6
 800537e:	647b      	str	r3, [r7, #68]	; 0x44
 8005380:	e055      	b.n	800542e <LSM303AGR_ACC_0_Probe+0x10a>
  }
  else if (id != (uint8_t)LSM303AGR_ID_XL)
 8005382:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005386:	2b33      	cmp	r3, #51	; 0x33
 8005388:	d003      	beq.n	8005392 <LSM303AGR_ACC_0_Probe+0x6e>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 800538a:	f06f 0306 	mvn.w	r3, #6
 800538e:	647b      	str	r3, [r7, #68]	; 0x44
 8005390:	e04d      	b.n	800542e <LSM303AGR_ACC_0_Probe+0x10a>
  }
  else
  {
    (void)LSM303AGR_ACC_GetCapabilities(&lsm303agr_acc_obj_0, &cap);
 8005392:	f107 0308 	add.w	r3, r7, #8
 8005396:	4619      	mov	r1, r3
 8005398:	482c      	ldr	r0, [pc, #176]	; (800544c <LSM303AGR_ACC_0_Probe+0x128>)
 800539a:	f7fd f881 	bl	80024a0 <LSM303AGR_ACC_GetCapabilities>
    MotionCtx[IKS01A2_LSM303AGR_ACC_0].Functions = ((uint32_t)cap.Gyro) | ((uint32_t)cap.Acc << 1) | ((
 800539e:	7a7b      	ldrb	r3, [r7, #9]
 80053a0:	461a      	mov	r2, r3
 80053a2:	7a3b      	ldrb	r3, [r7, #8]
 80053a4:	005b      	lsls	r3, r3, #1
 80053a6:	431a      	orrs	r2, r3
                                                     uint32_t)cap.Magneto << 2);
 80053a8:	7abb      	ldrb	r3, [r7, #10]
 80053aa:	009b      	lsls	r3, r3, #2
    MotionCtx[IKS01A2_LSM303AGR_ACC_0].Functions = ((uint32_t)cap.Gyro) | ((uint32_t)cap.Acc << 1) | ((
 80053ac:	4313      	orrs	r3, r2
 80053ae:	4a28      	ldr	r2, [pc, #160]	; (8005450 <LSM303AGR_ACC_0_Probe+0x12c>)
 80053b0:	6053      	str	r3, [r2, #4]

    MotionCompObj[IKS01A2_LSM303AGR_ACC_0] = &lsm303agr_acc_obj_0;
 80053b2:	4b28      	ldr	r3, [pc, #160]	; (8005454 <LSM303AGR_ACC_0_Probe+0x130>)
 80053b4:	4a25      	ldr	r2, [pc, #148]	; (800544c <LSM303AGR_ACC_0_Probe+0x128>)
 80053b6:	605a      	str	r2, [r3, #4]
    /* The second cast (void *) is added to bypass Misra R11.3 rule */
    MotionDrv[IKS01A2_LSM303AGR_ACC_0] = (MOTION_SENSOR_CommonDrv_t *)(void *)&LSM303AGR_ACC_COMMON_Driver;
 80053b8:	4b27      	ldr	r3, [pc, #156]	; (8005458 <LSM303AGR_ACC_0_Probe+0x134>)
 80053ba:	4a28      	ldr	r2, [pc, #160]	; (800545c <LSM303AGR_ACC_0_Probe+0x138>)
 80053bc:	605a      	str	r2, [r3, #4]

    if ((ret == BSP_ERROR_NONE) && ((Functions & MOTION_ACCELERO) == MOTION_ACCELERO) && (cap.Acc == 1U))
 80053be:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d11e      	bne.n	8005402 <LSM303AGR_ACC_0_Probe+0xde>
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	f003 0302 	and.w	r3, r3, #2
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d019      	beq.n	8005402 <LSM303AGR_ACC_0_Probe+0xde>
 80053ce:	7a3b      	ldrb	r3, [r7, #8]
 80053d0:	2b01      	cmp	r3, #1
 80053d2:	d116      	bne.n	8005402 <LSM303AGR_ACC_0_Probe+0xde>
    {
      /* The second cast (void *) is added to bypass Misra R11.3 rule */
      MotionFuncDrv[IKS01A2_LSM303AGR_ACC_0][FunctionIndex[MOTION_ACCELERO]] = (MOTION_SENSOR_FuncDrv_t *)(
 80053d4:	4b22      	ldr	r3, [pc, #136]	; (8005460 <LSM303AGR_ACC_0_Probe+0x13c>)
 80053d6:	689b      	ldr	r3, [r3, #8]
 80053d8:	4a22      	ldr	r2, [pc, #136]	; (8005464 <LSM303AGR_ACC_0_Probe+0x140>)
 80053da:	3303      	adds	r3, #3
 80053dc:	4922      	ldr	r1, [pc, #136]	; (8005468 <LSM303AGR_ACC_0_Probe+0x144>)
 80053de:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            void *)&LSM303AGR_ACC_Driver;

      if (MotionDrv[IKS01A2_LSM303AGR_ACC_0]->Init(MotionCompObj[IKS01A2_LSM303AGR_ACC_0]) != LSM303AGR_OK)
 80053e2:	4b1d      	ldr	r3, [pc, #116]	; (8005458 <LSM303AGR_ACC_0_Probe+0x134>)
 80053e4:	685b      	ldr	r3, [r3, #4]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	4a1a      	ldr	r2, [pc, #104]	; (8005454 <LSM303AGR_ACC_0_Probe+0x130>)
 80053ea:	6852      	ldr	r2, [r2, #4]
 80053ec:	4610      	mov	r0, r2
 80053ee:	4798      	blx	r3
 80053f0:	4603      	mov	r3, r0
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d003      	beq.n	80053fe <LSM303AGR_ACC_0_Probe+0xda>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 80053f6:	f06f 0304 	mvn.w	r3, #4
 80053fa:	647b      	str	r3, [r7, #68]	; 0x44
 80053fc:	e001      	b.n	8005402 <LSM303AGR_ACC_0_Probe+0xde>
      }
      else
      {
        ret = BSP_ERROR_NONE;
 80053fe:	2300      	movs	r3, #0
 8005400:	647b      	str	r3, [r7, #68]	; 0x44
      }
    }
    if ((ret == BSP_ERROR_NONE) && ((Functions & MOTION_GYRO) == MOTION_GYRO))
 8005402:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005404:	2b00      	cmp	r3, #0
 8005406:	d107      	bne.n	8005418 <LSM303AGR_ACC_0_Probe+0xf4>
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	f003 0301 	and.w	r3, r3, #1
 800540e:	2b00      	cmp	r3, #0
 8005410:	d002      	beq.n	8005418 <LSM303AGR_ACC_0_Probe+0xf4>
    {
      /* Return an error if the application try to initialize a function not supported by the component */
      ret = BSP_ERROR_COMPONENT_FAILURE;
 8005412:	f06f 0304 	mvn.w	r3, #4
 8005416:	647b      	str	r3, [r7, #68]	; 0x44
    }
    if ((ret == BSP_ERROR_NONE) && ((Functions & MOTION_MAGNETO) == MOTION_MAGNETO))
 8005418:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800541a:	2b00      	cmp	r3, #0
 800541c:	d107      	bne.n	800542e <LSM303AGR_ACC_0_Probe+0x10a>
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	f003 0304 	and.w	r3, r3, #4
 8005424:	2b00      	cmp	r3, #0
 8005426:	d002      	beq.n	800542e <LSM303AGR_ACC_0_Probe+0x10a>
    {
      /* Return an error if the application try to initialize a function not supported by the component */
      ret = BSP_ERROR_COMPONENT_FAILURE;
 8005428:	f06f 0304 	mvn.w	r3, #4
 800542c:	647b      	str	r3, [r7, #68]	; 0x44
    }
  }

  return ret;
 800542e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
}
 8005430:	4618      	mov	r0, r3
 8005432:	3748      	adds	r7, #72	; 0x48
 8005434:	46bd      	mov	sp, r7
 8005436:	bd80      	pop	{r7, pc}
 8005438:	08001df9 	.word	0x08001df9
 800543c:	08001e75 	.word	0x08001e75
 8005440:	08001f29 	.word	0x08001f29
 8005444:	08001ec5 	.word	0x08001ec5
 8005448:	08001f8d 	.word	0x08001f8d
 800544c:	200003dc 	.word	0x200003dc
 8005450:	200003a0 	.word	0x200003a0
 8005454:	200006d8 	.word	0x200006d8
 8005458:	20000394 	.word	0x20000394
 800545c:	20000080 	.word	0x20000080
 8005460:	20000140 	.word	0x20000140
 8005464:	20000370 	.word	0x20000370
 8005468:	20000090 	.word	0x20000090

0800546c <LSM303AGR_MAG_0_Probe>:
/**
 * @brief  Register Bus IOs for instance 2 if component ID is OK
 * @retval error status
 */
static int32_t LSM303AGR_MAG_0_Probe(uint32_t Functions)
{
 800546c:	b580      	push	{r7, lr}
 800546e:	b092      	sub	sp, #72	; 0x48
 8005470:	af00      	add	r7, sp, #0
 8005472:	6078      	str	r0, [r7, #4]
  LSM303AGR_IO_t                io_ctx;
  uint8_t                       id;
  static LSM303AGR_MAG_Object_t lsm303agr_mag_obj_0;
  LSM303AGR_Capabilities_t      cap;
  int32_t ret = BSP_ERROR_NONE;
 8005474:	2300      	movs	r3, #0
 8005476:	647b      	str	r3, [r7, #68]	; 0x44

  /* Configure the magneto driver */
  io_ctx.BusType     = LSM303AGR_I2C_BUS; /* I2C */
 8005478:	2300      	movs	r3, #0
 800547a:	633b      	str	r3, [r7, #48]	; 0x30
  io_ctx.Address     = LSM303AGR_I2C_ADD_MG;
 800547c:	233d      	movs	r3, #61	; 0x3d
 800547e:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
  io_ctx.Init        = IKS01A2_I2C_Init;
 8005482:	4b3f      	ldr	r3, [pc, #252]	; (8005580 <LSM303AGR_MAG_0_Probe+0x114>)
 8005484:	62bb      	str	r3, [r7, #40]	; 0x28
  io_ctx.DeInit      = IKS01A2_I2C_DeInit;
 8005486:	4b3f      	ldr	r3, [pc, #252]	; (8005584 <LSM303AGR_MAG_0_Probe+0x118>)
 8005488:	62fb      	str	r3, [r7, #44]	; 0x2c
  io_ctx.ReadReg     = IKS01A2_I2C_ReadReg;
 800548a:	4b3f      	ldr	r3, [pc, #252]	; (8005588 <LSM303AGR_MAG_0_Probe+0x11c>)
 800548c:	63fb      	str	r3, [r7, #60]	; 0x3c
  io_ctx.WriteReg    = IKS01A2_I2C_WriteReg;
 800548e:	4b3f      	ldr	r3, [pc, #252]	; (800558c <LSM303AGR_MAG_0_Probe+0x120>)
 8005490:	63bb      	str	r3, [r7, #56]	; 0x38
  io_ctx.GetTick     = IKS01A2_GetTick;
 8005492:	4b3f      	ldr	r3, [pc, #252]	; (8005590 <LSM303AGR_MAG_0_Probe+0x124>)
 8005494:	643b      	str	r3, [r7, #64]	; 0x40

  if (LSM303AGR_MAG_RegisterBusIO(&lsm303agr_mag_obj_0, &io_ctx) != LSM303AGR_OK)
 8005496:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800549a:	4619      	mov	r1, r3
 800549c:	483d      	ldr	r0, [pc, #244]	; (8005594 <LSM303AGR_MAG_0_Probe+0x128>)
 800549e:	f7fd faeb 	bl	8002a78 <LSM303AGR_MAG_RegisterBusIO>
 80054a2:	4603      	mov	r3, r0
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d003      	beq.n	80054b0 <LSM303AGR_MAG_0_Probe+0x44>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 80054a8:	f06f 0306 	mvn.w	r3, #6
 80054ac:	647b      	str	r3, [r7, #68]	; 0x44
 80054ae:	e062      	b.n	8005576 <LSM303AGR_MAG_0_Probe+0x10a>
  }
  else if (LSM303AGR_MAG_ReadID(&lsm303agr_mag_obj_0, &id) != LSM303AGR_OK)
 80054b0:	f107 0327 	add.w	r3, r7, #39	; 0x27
 80054b4:	4619      	mov	r1, r3
 80054b6:	4837      	ldr	r0, [pc, #220]	; (8005594 <LSM303AGR_MAG_0_Probe+0x128>)
 80054b8:	f7fd fb95 	bl	8002be6 <LSM303AGR_MAG_ReadID>
 80054bc:	4603      	mov	r3, r0
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d003      	beq.n	80054ca <LSM303AGR_MAG_0_Probe+0x5e>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 80054c2:	f06f 0306 	mvn.w	r3, #6
 80054c6:	647b      	str	r3, [r7, #68]	; 0x44
 80054c8:	e055      	b.n	8005576 <LSM303AGR_MAG_0_Probe+0x10a>
  }
  else if (id != (uint8_t)LSM303AGR_ID_MG)
 80054ca:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80054ce:	2b40      	cmp	r3, #64	; 0x40
 80054d0:	d003      	beq.n	80054da <LSM303AGR_MAG_0_Probe+0x6e>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 80054d2:	f06f 0306 	mvn.w	r3, #6
 80054d6:	647b      	str	r3, [r7, #68]	; 0x44
 80054d8:	e04d      	b.n	8005576 <LSM303AGR_MAG_0_Probe+0x10a>
  }
  else
  {
    (void)LSM303AGR_MAG_GetCapabilities(&lsm303agr_mag_obj_0, &cap);
 80054da:	f107 0308 	add.w	r3, r7, #8
 80054de:	4619      	mov	r1, r3
 80054e0:	482c      	ldr	r0, [pc, #176]	; (8005594 <LSM303AGR_MAG_0_Probe+0x128>)
 80054e2:	f7fd fb97 	bl	8002c14 <LSM303AGR_MAG_GetCapabilities>
    MotionCtx[IKS01A2_LSM303AGR_MAG_0].Functions = ((uint32_t)cap.Gyro) | ((uint32_t)cap.Acc << 1) | ((
 80054e6:	7a7b      	ldrb	r3, [r7, #9]
 80054e8:	461a      	mov	r2, r3
 80054ea:	7a3b      	ldrb	r3, [r7, #8]
 80054ec:	005b      	lsls	r3, r3, #1
 80054ee:	431a      	orrs	r2, r3
                                                     uint32_t)cap.Magneto << 2);
 80054f0:	7abb      	ldrb	r3, [r7, #10]
 80054f2:	009b      	lsls	r3, r3, #2
    MotionCtx[IKS01A2_LSM303AGR_MAG_0].Functions = ((uint32_t)cap.Gyro) | ((uint32_t)cap.Acc << 1) | ((
 80054f4:	4313      	orrs	r3, r2
 80054f6:	4a28      	ldr	r2, [pc, #160]	; (8005598 <LSM303AGR_MAG_0_Probe+0x12c>)
 80054f8:	6093      	str	r3, [r2, #8]

    MotionCompObj[IKS01A2_LSM303AGR_MAG_0] = &lsm303agr_mag_obj_0;
 80054fa:	4b28      	ldr	r3, [pc, #160]	; (800559c <LSM303AGR_MAG_0_Probe+0x130>)
 80054fc:	4a25      	ldr	r2, [pc, #148]	; (8005594 <LSM303AGR_MAG_0_Probe+0x128>)
 80054fe:	609a      	str	r2, [r3, #8]
    /* The second cast (void *) is added to bypass Misra R11.3 rule */
    MotionDrv[IKS01A2_LSM303AGR_MAG_0] = (MOTION_SENSOR_CommonDrv_t *)(void *)&LSM303AGR_MAG_COMMON_Driver;
 8005500:	4b27      	ldr	r3, [pc, #156]	; (80055a0 <LSM303AGR_MAG_0_Probe+0x134>)
 8005502:	4a28      	ldr	r2, [pc, #160]	; (80055a4 <LSM303AGR_MAG_0_Probe+0x138>)
 8005504:	609a      	str	r2, [r3, #8]

    if ((ret == BSP_ERROR_NONE) && ((Functions & MOTION_MAGNETO) == MOTION_MAGNETO) && (cap.Magneto == 1U))
 8005506:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005508:	2b00      	cmp	r3, #0
 800550a:	d11e      	bne.n	800554a <LSM303AGR_MAG_0_Probe+0xde>
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	f003 0304 	and.w	r3, r3, #4
 8005512:	2b00      	cmp	r3, #0
 8005514:	d019      	beq.n	800554a <LSM303AGR_MAG_0_Probe+0xde>
 8005516:	7abb      	ldrb	r3, [r7, #10]
 8005518:	2b01      	cmp	r3, #1
 800551a:	d116      	bne.n	800554a <LSM303AGR_MAG_0_Probe+0xde>
    {
      /* The second cast (void *) is added to bypass Misra R11.3 rule */
      MotionFuncDrv[IKS01A2_LSM303AGR_MAG_0][FunctionIndex[MOTION_MAGNETO]] = (MOTION_SENSOR_FuncDrv_t *)(
 800551c:	4b22      	ldr	r3, [pc, #136]	; (80055a8 <LSM303AGR_MAG_0_Probe+0x13c>)
 800551e:	691b      	ldr	r3, [r3, #16]
 8005520:	4a22      	ldr	r2, [pc, #136]	; (80055ac <LSM303AGR_MAG_0_Probe+0x140>)
 8005522:	3306      	adds	r3, #6
 8005524:	4922      	ldr	r1, [pc, #136]	; (80055b0 <LSM303AGR_MAG_0_Probe+0x144>)
 8005526:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            void *)&LSM303AGR_MAG_Driver;

      if (MotionDrv[IKS01A2_LSM303AGR_MAG_0]->Init(MotionCompObj[IKS01A2_LSM303AGR_MAG_0]) != LSM303AGR_OK)
 800552a:	4b1d      	ldr	r3, [pc, #116]	; (80055a0 <LSM303AGR_MAG_0_Probe+0x134>)
 800552c:	689b      	ldr	r3, [r3, #8]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	4a1a      	ldr	r2, [pc, #104]	; (800559c <LSM303AGR_MAG_0_Probe+0x130>)
 8005532:	6892      	ldr	r2, [r2, #8]
 8005534:	4610      	mov	r0, r2
 8005536:	4798      	blx	r3
 8005538:	4603      	mov	r3, r0
 800553a:	2b00      	cmp	r3, #0
 800553c:	d003      	beq.n	8005546 <LSM303AGR_MAG_0_Probe+0xda>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 800553e:	f06f 0304 	mvn.w	r3, #4
 8005542:	647b      	str	r3, [r7, #68]	; 0x44
 8005544:	e001      	b.n	800554a <LSM303AGR_MAG_0_Probe+0xde>
      }
      else
      {
        ret = BSP_ERROR_NONE;
 8005546:	2300      	movs	r3, #0
 8005548:	647b      	str	r3, [r7, #68]	; 0x44
      }
    }
    if ((ret == BSP_ERROR_NONE) && ((Functions & MOTION_ACCELERO) == MOTION_ACCELERO))
 800554a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800554c:	2b00      	cmp	r3, #0
 800554e:	d107      	bne.n	8005560 <LSM303AGR_MAG_0_Probe+0xf4>
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	f003 0302 	and.w	r3, r3, #2
 8005556:	2b00      	cmp	r3, #0
 8005558:	d002      	beq.n	8005560 <LSM303AGR_MAG_0_Probe+0xf4>
    {
      /* Return an error if the application try to initialize a function not supported by the component */
      ret = BSP_ERROR_COMPONENT_FAILURE;
 800555a:	f06f 0304 	mvn.w	r3, #4
 800555e:	647b      	str	r3, [r7, #68]	; 0x44
    }
    if ((ret == BSP_ERROR_NONE) && ((Functions & MOTION_GYRO) == MOTION_GYRO))
 8005560:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005562:	2b00      	cmp	r3, #0
 8005564:	d107      	bne.n	8005576 <LSM303AGR_MAG_0_Probe+0x10a>
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	f003 0301 	and.w	r3, r3, #1
 800556c:	2b00      	cmp	r3, #0
 800556e:	d002      	beq.n	8005576 <LSM303AGR_MAG_0_Probe+0x10a>
    {
      /* Return an error if the application try to initialize a function not supported by the component */
      ret = BSP_ERROR_COMPONENT_FAILURE;
 8005570:	f06f 0304 	mvn.w	r3, #4
 8005574:	647b      	str	r3, [r7, #68]	; 0x44
    }
  }

  return ret;
 8005576:	6c7b      	ldr	r3, [r7, #68]	; 0x44
}
 8005578:	4618      	mov	r0, r3
 800557a:	3748      	adds	r7, #72	; 0x48
 800557c:	46bd      	mov	sp, r7
 800557e:	bd80      	pop	{r7, pc}
 8005580:	08001df9 	.word	0x08001df9
 8005584:	08001e75 	.word	0x08001e75
 8005588:	08001f29 	.word	0x08001f29
 800558c:	08001ec5 	.word	0x08001ec5
 8005590:	08001f8d 	.word	0x08001f8d
 8005594:	20000408 	.word	0x20000408
 8005598:	200003a0 	.word	0x200003a0
 800559c:	200006d8 	.word	0x200006d8
 80055a0:	20000394 	.word	0x20000394
 80055a4:	200000b4 	.word	0x200000b4
 80055a8:	20000140 	.word	0x20000140
 80055ac:	20000370 	.word	0x20000370
 80055b0:	200000c4 	.word	0x200000c4

080055b4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80055b4:	b580      	push	{r7, lr}
 80055b6:	b082      	sub	sp, #8
 80055b8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80055ba:	2300      	movs	r3, #0
 80055bc:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0U)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80055be:	4b0c      	ldr	r3, [pc, #48]	; (80055f0 <HAL_Init+0x3c>)
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	4a0b      	ldr	r2, [pc, #44]	; (80055f0 <HAL_Init+0x3c>)
 80055c4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80055c8:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80055ca:	2003      	movs	r0, #3
 80055cc:	f000 f9a4 	bl	8005918 <HAL_NVIC_SetPriorityGrouping>
  
  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80055d0:	2000      	movs	r0, #0
 80055d2:	f000 f80f 	bl	80055f4 <HAL_InitTick>
 80055d6:	4603      	mov	r3, r0
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d002      	beq.n	80055e2 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80055dc:	2301      	movs	r3, #1
 80055de:	71fb      	strb	r3, [r7, #7]
 80055e0:	e001      	b.n	80055e6 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80055e2:	f7fc facc 	bl	8001b7e <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80055e6:	79fb      	ldrb	r3, [r7, #7]
}
 80055e8:	4618      	mov	r0, r3
 80055ea:	3708      	adds	r7, #8
 80055ec:	46bd      	mov	sp, r7
 80055ee:	bd80      	pop	{r7, pc}
 80055f0:	58004000 	.word	0x58004000

080055f4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80055f4:	b580      	push	{r7, lr}
 80055f6:	b084      	sub	sp, #16
 80055f8:	af00      	add	r7, sp, #0
 80055fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80055fc:	2300      	movs	r3, #0
 80055fe:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8005600:	4b17      	ldr	r3, [pc, #92]	; (8005660 <HAL_InitTick+0x6c>)
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	2b00      	cmp	r3, #0
 8005606:	d023      	beq.n	8005650 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/ (1000U /uwTickFreq)) == 0U)
 8005608:	f002 fb6a 	bl	8007ce0 <HAL_RCC_GetHCLKFreq>
 800560c:	4601      	mov	r1, r0
 800560e:	4b14      	ldr	r3, [pc, #80]	; (8005660 <HAL_InitTick+0x6c>)
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005616:	fbb2 f3f3 	udiv	r3, r2, r3
 800561a:	fbb1 f3f3 	udiv	r3, r1, r3
 800561e:	4618      	mov	r0, r3
 8005620:	f000 f9bb 	bl	800599a <HAL_SYSTICK_Config>
 8005624:	4603      	mov	r3, r0
 8005626:	2b00      	cmp	r3, #0
 8005628:	d10f      	bne.n	800564a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	2b0f      	cmp	r3, #15
 800562e:	d809      	bhi.n	8005644 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005630:	2200      	movs	r2, #0
 8005632:	6879      	ldr	r1, [r7, #4]
 8005634:	f04f 30ff 	mov.w	r0, #4294967295
 8005638:	f000 f979 	bl	800592e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800563c:	4a09      	ldr	r2, [pc, #36]	; (8005664 <HAL_InitTick+0x70>)
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	6013      	str	r3, [r2, #0]
 8005642:	e007      	b.n	8005654 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8005644:	2301      	movs	r3, #1
 8005646:	73fb      	strb	r3, [r7, #15]
 8005648:	e004      	b.n	8005654 <HAL_InitTick+0x60>
      }
    }
    else
    {  
      status = HAL_ERROR;
 800564a:	2301      	movs	r3, #1
 800564c:	73fb      	strb	r3, [r7, #15]
 800564e:	e001      	b.n	8005654 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8005650:	2301      	movs	r3, #1
 8005652:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8005654:	7bfb      	ldrb	r3, [r7, #15]
}
 8005656:	4618      	mov	r0, r3
 8005658:	3710      	adds	r7, #16
 800565a:	46bd      	mov	sp, r7
 800565c:	bd80      	pop	{r7, pc}
 800565e:	bf00      	nop
 8005660:	20000158 	.word	0x20000158
 8005664:	20000154 	.word	0x20000154

08005668 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005668:	b480      	push	{r7}
 800566a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800566c:	4b05      	ldr	r3, [pc, #20]	; (8005684 <HAL_IncTick+0x1c>)
 800566e:	681a      	ldr	r2, [r3, #0]
 8005670:	4b05      	ldr	r3, [pc, #20]	; (8005688 <HAL_IncTick+0x20>)
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	4413      	add	r3, r2
 8005676:	4a03      	ldr	r2, [pc, #12]	; (8005684 <HAL_IncTick+0x1c>)
 8005678:	6013      	str	r3, [r2, #0]
}
 800567a:	bf00      	nop
 800567c:	46bd      	mov	sp, r7
 800567e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005682:	4770      	bx	lr
 8005684:	200006e4 	.word	0x200006e4
 8005688:	20000158 	.word	0x20000158

0800568c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800568c:	b480      	push	{r7}
 800568e:	af00      	add	r7, sp, #0
  return uwTick;
 8005690:	4b03      	ldr	r3, [pc, #12]	; (80056a0 <HAL_GetTick+0x14>)
 8005692:	681b      	ldr	r3, [r3, #0]
}
 8005694:	4618      	mov	r0, r3
 8005696:	46bd      	mov	sp, r7
 8005698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800569c:	4770      	bx	lr
 800569e:	bf00      	nop
 80056a0:	200006e4 	.word	0x200006e4

080056a4 <HAL_GetTickPrio>:
/**
  * @brief This function returns a tick priority.
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
 80056a4:	b480      	push	{r7}
 80056a6:	af00      	add	r7, sp, #0
  return uwTickPrio;
 80056a8:	4b03      	ldr	r3, [pc, #12]	; (80056b8 <HAL_GetTickPrio+0x14>)
 80056aa:	681b      	ldr	r3, [r3, #0]
}
 80056ac:	4618      	mov	r0, r3
 80056ae:	46bd      	mov	sp, r7
 80056b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056b4:	4770      	bx	lr
 80056b6:	bf00      	nop
 80056b8:	20000154 	.word	0x20000154

080056bc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80056bc:	b480      	push	{r7}
 80056be:	b085      	sub	sp, #20
 80056c0:	af00      	add	r7, sp, #0
 80056c2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	f003 0307 	and.w	r3, r3, #7
 80056ca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80056cc:	4b0c      	ldr	r3, [pc, #48]	; (8005700 <__NVIC_SetPriorityGrouping+0x44>)
 80056ce:	68db      	ldr	r3, [r3, #12]
 80056d0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80056d2:	68ba      	ldr	r2, [r7, #8]
 80056d4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80056d8:	4013      	ands	r3, r2
 80056da:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80056e0:	68bb      	ldr	r3, [r7, #8]
 80056e2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80056e4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80056e8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80056ec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80056ee:	4a04      	ldr	r2, [pc, #16]	; (8005700 <__NVIC_SetPriorityGrouping+0x44>)
 80056f0:	68bb      	ldr	r3, [r7, #8]
 80056f2:	60d3      	str	r3, [r2, #12]
}
 80056f4:	bf00      	nop
 80056f6:	3714      	adds	r7, #20
 80056f8:	46bd      	mov	sp, r7
 80056fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056fe:	4770      	bx	lr
 8005700:	e000ed00 	.word	0xe000ed00

08005704 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005704:	b480      	push	{r7}
 8005706:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005708:	4b04      	ldr	r3, [pc, #16]	; (800571c <__NVIC_GetPriorityGrouping+0x18>)
 800570a:	68db      	ldr	r3, [r3, #12]
 800570c:	0a1b      	lsrs	r3, r3, #8
 800570e:	f003 0307 	and.w	r3, r3, #7
}
 8005712:	4618      	mov	r0, r3
 8005714:	46bd      	mov	sp, r7
 8005716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800571a:	4770      	bx	lr
 800571c:	e000ed00 	.word	0xe000ed00

08005720 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005720:	b480      	push	{r7}
 8005722:	b083      	sub	sp, #12
 8005724:	af00      	add	r7, sp, #0
 8005726:	4603      	mov	r3, r0
 8005728:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800572a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800572e:	2b00      	cmp	r3, #0
 8005730:	db0b      	blt.n	800574a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005732:	79fb      	ldrb	r3, [r7, #7]
 8005734:	f003 021f 	and.w	r2, r3, #31
 8005738:	4907      	ldr	r1, [pc, #28]	; (8005758 <__NVIC_EnableIRQ+0x38>)
 800573a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800573e:	095b      	lsrs	r3, r3, #5
 8005740:	2001      	movs	r0, #1
 8005742:	fa00 f202 	lsl.w	r2, r0, r2
 8005746:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800574a:	bf00      	nop
 800574c:	370c      	adds	r7, #12
 800574e:	46bd      	mov	sp, r7
 8005750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005754:	4770      	bx	lr
 8005756:	bf00      	nop
 8005758:	e000e100 	.word	0xe000e100

0800575c <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800575c:	b480      	push	{r7}
 800575e:	b083      	sub	sp, #12
 8005760:	af00      	add	r7, sp, #0
 8005762:	4603      	mov	r3, r0
 8005764:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005766:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800576a:	2b00      	cmp	r3, #0
 800576c:	db10      	blt.n	8005790 <__NVIC_DisableIRQ+0x34>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800576e:	79fb      	ldrb	r3, [r7, #7]
 8005770:	f003 021f 	and.w	r2, r3, #31
 8005774:	4909      	ldr	r1, [pc, #36]	; (800579c <__NVIC_DisableIRQ+0x40>)
 8005776:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800577a:	095b      	lsrs	r3, r3, #5
 800577c:	2001      	movs	r0, #1
 800577e:	fa00 f202 	lsl.w	r2, r0, r2
 8005782:	3320      	adds	r3, #32
 8005784:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8005788:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800578c:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  }
}
 8005790:	bf00      	nop
 8005792:	370c      	adds	r7, #12
 8005794:	46bd      	mov	sp, r7
 8005796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800579a:	4770      	bx	lr
 800579c:	e000e100 	.word	0xe000e100

080057a0 <__NVIC_SetPendingIRQ>:
  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 80057a0:	b480      	push	{r7}
 80057a2:	b083      	sub	sp, #12
 80057a4:	af00      	add	r7, sp, #0
 80057a6:	4603      	mov	r3, r0
 80057a8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80057aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	db0c      	blt.n	80057cc <__NVIC_SetPendingIRQ+0x2c>
  {
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80057b2:	79fb      	ldrb	r3, [r7, #7]
 80057b4:	f003 021f 	and.w	r2, r3, #31
 80057b8:	4907      	ldr	r1, [pc, #28]	; (80057d8 <__NVIC_SetPendingIRQ+0x38>)
 80057ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80057be:	095b      	lsrs	r3, r3, #5
 80057c0:	2001      	movs	r0, #1
 80057c2:	fa00 f202 	lsl.w	r2, r0, r2
 80057c6:	3340      	adds	r3, #64	; 0x40
 80057c8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80057cc:	bf00      	nop
 80057ce:	370c      	adds	r7, #12
 80057d0:	46bd      	mov	sp, r7
 80057d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d6:	4770      	bx	lr
 80057d8:	e000e100 	.word	0xe000e100

080057dc <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 80057dc:	b480      	push	{r7}
 80057de:	b083      	sub	sp, #12
 80057e0:	af00      	add	r7, sp, #0
 80057e2:	4603      	mov	r3, r0
 80057e4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80057e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	db0c      	blt.n	8005808 <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80057ee:	79fb      	ldrb	r3, [r7, #7]
 80057f0:	f003 021f 	and.w	r2, r3, #31
 80057f4:	4907      	ldr	r1, [pc, #28]	; (8005814 <__NVIC_ClearPendingIRQ+0x38>)
 80057f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80057fa:	095b      	lsrs	r3, r3, #5
 80057fc:	2001      	movs	r0, #1
 80057fe:	fa00 f202 	lsl.w	r2, r0, r2
 8005802:	3360      	adds	r3, #96	; 0x60
 8005804:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8005808:	bf00      	nop
 800580a:	370c      	adds	r7, #12
 800580c:	46bd      	mov	sp, r7
 800580e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005812:	4770      	bx	lr
 8005814:	e000e100 	.word	0xe000e100

08005818 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005818:	b480      	push	{r7}
 800581a:	b083      	sub	sp, #12
 800581c:	af00      	add	r7, sp, #0
 800581e:	4603      	mov	r3, r0
 8005820:	6039      	str	r1, [r7, #0]
 8005822:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005824:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005828:	2b00      	cmp	r3, #0
 800582a:	db0a      	blt.n	8005842 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800582c:	683b      	ldr	r3, [r7, #0]
 800582e:	b2da      	uxtb	r2, r3
 8005830:	490c      	ldr	r1, [pc, #48]	; (8005864 <__NVIC_SetPriority+0x4c>)
 8005832:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005836:	0112      	lsls	r2, r2, #4
 8005838:	b2d2      	uxtb	r2, r2
 800583a:	440b      	add	r3, r1
 800583c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005840:	e00a      	b.n	8005858 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005842:	683b      	ldr	r3, [r7, #0]
 8005844:	b2da      	uxtb	r2, r3
 8005846:	4908      	ldr	r1, [pc, #32]	; (8005868 <__NVIC_SetPriority+0x50>)
 8005848:	79fb      	ldrb	r3, [r7, #7]
 800584a:	f003 030f 	and.w	r3, r3, #15
 800584e:	3b04      	subs	r3, #4
 8005850:	0112      	lsls	r2, r2, #4
 8005852:	b2d2      	uxtb	r2, r2
 8005854:	440b      	add	r3, r1
 8005856:	761a      	strb	r2, [r3, #24]
}
 8005858:	bf00      	nop
 800585a:	370c      	adds	r7, #12
 800585c:	46bd      	mov	sp, r7
 800585e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005862:	4770      	bx	lr
 8005864:	e000e100 	.word	0xe000e100
 8005868:	e000ed00 	.word	0xe000ed00

0800586c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800586c:	b480      	push	{r7}
 800586e:	b089      	sub	sp, #36	; 0x24
 8005870:	af00      	add	r7, sp, #0
 8005872:	60f8      	str	r0, [r7, #12]
 8005874:	60b9      	str	r1, [r7, #8]
 8005876:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	f003 0307 	and.w	r3, r3, #7
 800587e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005880:	69fb      	ldr	r3, [r7, #28]
 8005882:	f1c3 0307 	rsb	r3, r3, #7
 8005886:	2b04      	cmp	r3, #4
 8005888:	bf28      	it	cs
 800588a:	2304      	movcs	r3, #4
 800588c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800588e:	69fb      	ldr	r3, [r7, #28]
 8005890:	3304      	adds	r3, #4
 8005892:	2b06      	cmp	r3, #6
 8005894:	d902      	bls.n	800589c <NVIC_EncodePriority+0x30>
 8005896:	69fb      	ldr	r3, [r7, #28]
 8005898:	3b03      	subs	r3, #3
 800589a:	e000      	b.n	800589e <NVIC_EncodePriority+0x32>
 800589c:	2300      	movs	r3, #0
 800589e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80058a0:	f04f 32ff 	mov.w	r2, #4294967295
 80058a4:	69bb      	ldr	r3, [r7, #24]
 80058a6:	fa02 f303 	lsl.w	r3, r2, r3
 80058aa:	43da      	mvns	r2, r3
 80058ac:	68bb      	ldr	r3, [r7, #8]
 80058ae:	401a      	ands	r2, r3
 80058b0:	697b      	ldr	r3, [r7, #20]
 80058b2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80058b4:	f04f 31ff 	mov.w	r1, #4294967295
 80058b8:	697b      	ldr	r3, [r7, #20]
 80058ba:	fa01 f303 	lsl.w	r3, r1, r3
 80058be:	43d9      	mvns	r1, r3
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80058c4:	4313      	orrs	r3, r2
         );
}
 80058c6:	4618      	mov	r0, r3
 80058c8:	3724      	adds	r7, #36	; 0x24
 80058ca:	46bd      	mov	sp, r7
 80058cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058d0:	4770      	bx	lr
	...

080058d4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80058d4:	b580      	push	{r7, lr}
 80058d6:	b082      	sub	sp, #8
 80058d8:	af00      	add	r7, sp, #0
 80058da:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	3b01      	subs	r3, #1
 80058e0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80058e4:	d301      	bcc.n	80058ea <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80058e6:	2301      	movs	r3, #1
 80058e8:	e00f      	b.n	800590a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80058ea:	4a0a      	ldr	r2, [pc, #40]	; (8005914 <SysTick_Config+0x40>)
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	3b01      	subs	r3, #1
 80058f0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80058f2:	210f      	movs	r1, #15
 80058f4:	f04f 30ff 	mov.w	r0, #4294967295
 80058f8:	f7ff ff8e 	bl	8005818 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80058fc:	4b05      	ldr	r3, [pc, #20]	; (8005914 <SysTick_Config+0x40>)
 80058fe:	2200      	movs	r2, #0
 8005900:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005902:	4b04      	ldr	r3, [pc, #16]	; (8005914 <SysTick_Config+0x40>)
 8005904:	2207      	movs	r2, #7
 8005906:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005908:	2300      	movs	r3, #0
}
 800590a:	4618      	mov	r0, r3
 800590c:	3708      	adds	r7, #8
 800590e:	46bd      	mov	sp, r7
 8005910:	bd80      	pop	{r7, pc}
 8005912:	bf00      	nop
 8005914:	e000e010 	.word	0xe000e010

08005918 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005918:	b580      	push	{r7, lr}
 800591a:	b082      	sub	sp, #8
 800591c:	af00      	add	r7, sp, #0
 800591e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005920:	6878      	ldr	r0, [r7, #4]
 8005922:	f7ff fecb 	bl	80056bc <__NVIC_SetPriorityGrouping>
}
 8005926:	bf00      	nop
 8005928:	3708      	adds	r7, #8
 800592a:	46bd      	mov	sp, r7
 800592c:	bd80      	pop	{r7, pc}

0800592e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800592e:	b580      	push	{r7, lr}
 8005930:	b086      	sub	sp, #24
 8005932:	af00      	add	r7, sp, #0
 8005934:	4603      	mov	r3, r0
 8005936:	60b9      	str	r1, [r7, #8]
 8005938:	607a      	str	r2, [r7, #4]
 800593a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800593c:	f7ff fee2 	bl	8005704 <__NVIC_GetPriorityGrouping>
 8005940:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005942:	687a      	ldr	r2, [r7, #4]
 8005944:	68b9      	ldr	r1, [r7, #8]
 8005946:	6978      	ldr	r0, [r7, #20]
 8005948:	f7ff ff90 	bl	800586c <NVIC_EncodePriority>
 800594c:	4602      	mov	r2, r0
 800594e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005952:	4611      	mov	r1, r2
 8005954:	4618      	mov	r0, r3
 8005956:	f7ff ff5f 	bl	8005818 <__NVIC_SetPriority>
}
 800595a:	bf00      	nop
 800595c:	3718      	adds	r7, #24
 800595e:	46bd      	mov	sp, r7
 8005960:	bd80      	pop	{r7, pc}

08005962 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005962:	b580      	push	{r7, lr}
 8005964:	b082      	sub	sp, #8
 8005966:	af00      	add	r7, sp, #0
 8005968:	4603      	mov	r3, r0
 800596a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800596c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005970:	4618      	mov	r0, r3
 8005972:	f7ff fed5 	bl	8005720 <__NVIC_EnableIRQ>
}
 8005976:	bf00      	nop
 8005978:	3708      	adds	r7, #8
 800597a:	46bd      	mov	sp, r7
 800597c:	bd80      	pop	{r7, pc}

0800597e <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800597e:	b580      	push	{r7, lr}
 8005980:	b082      	sub	sp, #8
 8005982:	af00      	add	r7, sp, #0
 8005984:	4603      	mov	r3, r0
 8005986:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8005988:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800598c:	4618      	mov	r0, r3
 800598e:	f7ff fee5 	bl	800575c <__NVIC_DisableIRQ>
}
 8005992:	bf00      	nop
 8005994:	3708      	adds	r7, #8
 8005996:	46bd      	mov	sp, r7
 8005998:	bd80      	pop	{r7, pc}

0800599a <HAL_SYSTICK_Config>:
  * @param TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800599a:	b580      	push	{r7, lr}
 800599c:	b082      	sub	sp, #8
 800599e:	af00      	add	r7, sp, #0
 80059a0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80059a2:	6878      	ldr	r0, [r7, #4]
 80059a4:	f7ff ff96 	bl	80058d4 <SysTick_Config>
 80059a8:	4603      	mov	r3, r0
}
 80059aa:	4618      	mov	r0, r3
 80059ac:	3708      	adds	r7, #8
 80059ae:	46bd      	mov	sp, r7
 80059b0:	bd80      	pop	{r7, pc}

080059b2 <HAL_NVIC_SetPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 80059b2:	b580      	push	{r7, lr}
 80059b4:	b082      	sub	sp, #8
 80059b6:	af00      	add	r7, sp, #0
 80059b8:	4603      	mov	r3, r0
 80059ba:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Set interrupt pending */
  NVIC_SetPendingIRQ(IRQn);
 80059bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80059c0:	4618      	mov	r0, r3
 80059c2:	f7ff feed 	bl	80057a0 <__NVIC_SetPendingIRQ>
}
 80059c6:	bf00      	nop
 80059c8:	3708      	adds	r7, #8
 80059ca:	46bd      	mov	sp, r7
 80059cc:	bd80      	pop	{r7, pc}

080059ce <HAL_NVIC_ClearPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 80059ce:	b580      	push	{r7, lr}
 80059d0:	b082      	sub	sp, #8
 80059d2:	af00      	add	r7, sp, #0
 80059d4:	4603      	mov	r3, r0
 80059d6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
 80059d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80059dc:	4618      	mov	r0, r3
 80059de:	f7ff fefd 	bl	80057dc <__NVIC_ClearPendingIRQ>
}
 80059e2:	bf00      	nop
 80059e4:	3708      	adds	r7, #8
 80059e6:	46bd      	mov	sp, r7
 80059e8:	bd80      	pop	{r7, pc}

080059ea <HAL_DMA_Abort_IT>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80059ea:	b580      	push	{r7, lr}
 80059ec:	b084      	sub	sp, #16
 80059ee:	af00      	add	r7, sp, #0
 80059f0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80059f2:	2300      	movs	r3, #0
 80059f4:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80059fc:	b2db      	uxtb	r3, r3
 80059fe:	2b02      	cmp	r3, #2
 8005a00:	d005      	beq.n	8005a0e <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	2204      	movs	r2, #4
 8005a06:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8005a08:	2301      	movs	r3, #1
 8005a0a:	73fb      	strb	r3, [r7, #15]
 8005a0c:	e047      	b.n	8005a9e <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	681a      	ldr	r2, [r3, #0]
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	f022 020e 	bic.w	r2, r2, #14
 8005a1c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	681a      	ldr	r2, [r3, #0]
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	f022 0201 	bic.w	r2, r2, #1
 8005a2c:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005a32:	681a      	ldr	r2, [r3, #0]
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005a38:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005a3c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a42:	f003 021c 	and.w	r2, r3, #28
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a4a:	2101      	movs	r1, #1
 8005a4c:	fa01 f202 	lsl.w	r2, r1, r2
 8005a50:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005a56:	687a      	ldr	r2, [r7, #4]
 8005a58:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8005a5a:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d00c      	beq.n	8005a7e <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005a68:	681a      	ldr	r2, [r3, #0]
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005a6e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005a72:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005a78:	687a      	ldr	r2, [r7, #4]
 8005a7a:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8005a7c:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	2201      	movs	r2, #1
 8005a82:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	2200      	movs	r2, #0
 8005a8a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d003      	beq.n	8005a9e <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a9a:	6878      	ldr	r0, [r7, #4]
 8005a9c:	4798      	blx	r3
    }
  }
  return status;
 8005a9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005aa0:	4618      	mov	r0, r3
 8005aa2:	3710      	adds	r7, #16
 8005aa4:	46bd      	mov	sp, r7
 8005aa6:	bd80      	pop	{r7, pc}

08005aa8 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005aa8:	b480      	push	{r7}
 8005aaa:	b087      	sub	sp, #28
 8005aac:	af00      	add	r7, sp, #0
 8005aae:	6078      	str	r0, [r7, #4]
 8005ab0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8005ab2:	2300      	movs	r3, #0
 8005ab4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005ab6:	e14c      	b.n	8005d52 <HAL_GPIO_Init+0x2aa>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8005ab8:	683b      	ldr	r3, [r7, #0]
 8005aba:	681a      	ldr	r2, [r3, #0]
 8005abc:	2101      	movs	r1, #1
 8005abe:	697b      	ldr	r3, [r7, #20]
 8005ac0:	fa01 f303 	lsl.w	r3, r1, r3
 8005ac4:	4013      	ands	r3, r2
 8005ac6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	f000 813e 	beq.w	8005d4c <HAL_GPIO_Init+0x2a4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005ad0:	683b      	ldr	r3, [r7, #0]
 8005ad2:	685b      	ldr	r3, [r3, #4]
 8005ad4:	2b02      	cmp	r3, #2
 8005ad6:	d003      	beq.n	8005ae0 <HAL_GPIO_Init+0x38>
 8005ad8:	683b      	ldr	r3, [r7, #0]
 8005ada:	685b      	ldr	r3, [r3, #4]
 8005adc:	2b12      	cmp	r3, #18
 8005ade:	d123      	bne.n	8005b28 <HAL_GPIO_Init+0x80>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8005ae0:	697b      	ldr	r3, [r7, #20]
 8005ae2:	08da      	lsrs	r2, r3, #3
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	3208      	adds	r2, #8
 8005ae8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005aec:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8005aee:	697b      	ldr	r3, [r7, #20]
 8005af0:	f003 0307 	and.w	r3, r3, #7
 8005af4:	009b      	lsls	r3, r3, #2
 8005af6:	220f      	movs	r2, #15
 8005af8:	fa02 f303 	lsl.w	r3, r2, r3
 8005afc:	43db      	mvns	r3, r3
 8005afe:	693a      	ldr	r2, [r7, #16]
 8005b00:	4013      	ands	r3, r2
 8005b02:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8005b04:	683b      	ldr	r3, [r7, #0]
 8005b06:	691a      	ldr	r2, [r3, #16]
 8005b08:	697b      	ldr	r3, [r7, #20]
 8005b0a:	f003 0307 	and.w	r3, r3, #7
 8005b0e:	009b      	lsls	r3, r3, #2
 8005b10:	fa02 f303 	lsl.w	r3, r2, r3
 8005b14:	693a      	ldr	r2, [r7, #16]
 8005b16:	4313      	orrs	r3, r2
 8005b18:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8005b1a:	697b      	ldr	r3, [r7, #20]
 8005b1c:	08da      	lsrs	r2, r3, #3
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	3208      	adds	r2, #8
 8005b22:	6939      	ldr	r1, [r7, #16]
 8005b24:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8005b2e:	697b      	ldr	r3, [r7, #20]
 8005b30:	005b      	lsls	r3, r3, #1
 8005b32:	2203      	movs	r2, #3
 8005b34:	fa02 f303 	lsl.w	r3, r2, r3
 8005b38:	43db      	mvns	r3, r3
 8005b3a:	693a      	ldr	r2, [r7, #16]
 8005b3c:	4013      	ands	r3, r2
 8005b3e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8005b40:	683b      	ldr	r3, [r7, #0]
 8005b42:	685b      	ldr	r3, [r3, #4]
 8005b44:	f003 0203 	and.w	r2, r3, #3
 8005b48:	697b      	ldr	r3, [r7, #20]
 8005b4a:	005b      	lsls	r3, r3, #1
 8005b4c:	fa02 f303 	lsl.w	r3, r2, r3
 8005b50:	693a      	ldr	r2, [r7, #16]
 8005b52:	4313      	orrs	r3, r2
 8005b54:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	693a      	ldr	r2, [r7, #16]
 8005b5a:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005b5c:	683b      	ldr	r3, [r7, #0]
 8005b5e:	685b      	ldr	r3, [r3, #4]
 8005b60:	2b01      	cmp	r3, #1
 8005b62:	d00b      	beq.n	8005b7c <HAL_GPIO_Init+0xd4>
 8005b64:	683b      	ldr	r3, [r7, #0]
 8005b66:	685b      	ldr	r3, [r3, #4]
 8005b68:	2b02      	cmp	r3, #2
 8005b6a:	d007      	beq.n	8005b7c <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005b6c:	683b      	ldr	r3, [r7, #0]
 8005b6e:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005b70:	2b11      	cmp	r3, #17
 8005b72:	d003      	beq.n	8005b7c <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005b74:	683b      	ldr	r3, [r7, #0]
 8005b76:	685b      	ldr	r3, [r3, #4]
 8005b78:	2b12      	cmp	r3, #18
 8005b7a:	d130      	bne.n	8005bde <HAL_GPIO_Init+0x136>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	689b      	ldr	r3, [r3, #8]
 8005b80:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8005b82:	697b      	ldr	r3, [r7, #20]
 8005b84:	005b      	lsls	r3, r3, #1
 8005b86:	2203      	movs	r2, #3
 8005b88:	fa02 f303 	lsl.w	r3, r2, r3
 8005b8c:	43db      	mvns	r3, r3
 8005b8e:	693a      	ldr	r2, [r7, #16]
 8005b90:	4013      	ands	r3, r2
 8005b92:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8005b94:	683b      	ldr	r3, [r7, #0]
 8005b96:	68da      	ldr	r2, [r3, #12]
 8005b98:	697b      	ldr	r3, [r7, #20]
 8005b9a:	005b      	lsls	r3, r3, #1
 8005b9c:	fa02 f303 	lsl.w	r3, r2, r3
 8005ba0:	693a      	ldr	r2, [r7, #16]
 8005ba2:	4313      	orrs	r3, r2
 8005ba4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	693a      	ldr	r2, [r7, #16]
 8005baa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	685b      	ldr	r3, [r3, #4]
 8005bb0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005bb2:	2201      	movs	r2, #1
 8005bb4:	697b      	ldr	r3, [r7, #20]
 8005bb6:	fa02 f303 	lsl.w	r3, r2, r3
 8005bba:	43db      	mvns	r3, r3
 8005bbc:	693a      	ldr	r2, [r7, #16]
 8005bbe:	4013      	ands	r3, r2
 8005bc0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8005bc2:	683b      	ldr	r3, [r7, #0]
 8005bc4:	685b      	ldr	r3, [r3, #4]
 8005bc6:	091b      	lsrs	r3, r3, #4
 8005bc8:	f003 0201 	and.w	r2, r3, #1
 8005bcc:	697b      	ldr	r3, [r7, #20]
 8005bce:	fa02 f303 	lsl.w	r3, r2, r3
 8005bd2:	693a      	ldr	r2, [r7, #16]
 8005bd4:	4313      	orrs	r3, r2
 8005bd6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	693a      	ldr	r2, [r7, #16]
 8005bdc:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	68db      	ldr	r3, [r3, #12]
 8005be2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8005be4:	697b      	ldr	r3, [r7, #20]
 8005be6:	005b      	lsls	r3, r3, #1
 8005be8:	2203      	movs	r2, #3
 8005bea:	fa02 f303 	lsl.w	r3, r2, r3
 8005bee:	43db      	mvns	r3, r3
 8005bf0:	693a      	ldr	r2, [r7, #16]
 8005bf2:	4013      	ands	r3, r2
 8005bf4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8005bf6:	683b      	ldr	r3, [r7, #0]
 8005bf8:	689a      	ldr	r2, [r3, #8]
 8005bfa:	697b      	ldr	r3, [r7, #20]
 8005bfc:	005b      	lsls	r3, r3, #1
 8005bfe:	fa02 f303 	lsl.w	r3, r2, r3
 8005c02:	693a      	ldr	r2, [r7, #16]
 8005c04:	4313      	orrs	r3, r2
 8005c06:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	693a      	ldr	r2, [r7, #16]
 8005c0c:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8005c0e:	683b      	ldr	r3, [r7, #0]
 8005c10:	685b      	ldr	r3, [r3, #4]
 8005c12:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	f000 8098 	beq.w	8005d4c <HAL_GPIO_Init+0x2a4>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 8005c1c:	4a54      	ldr	r2, [pc, #336]	; (8005d70 <HAL_GPIO_Init+0x2c8>)
 8005c1e:	697b      	ldr	r3, [r7, #20]
 8005c20:	089b      	lsrs	r3, r3, #2
 8005c22:	3302      	adds	r3, #2
 8005c24:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005c28:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8005c2a:	697b      	ldr	r3, [r7, #20]
 8005c2c:	f003 0303 	and.w	r3, r3, #3
 8005c30:	009b      	lsls	r3, r3, #2
 8005c32:	220f      	movs	r2, #15
 8005c34:	fa02 f303 	lsl.w	r3, r2, r3
 8005c38:	43db      	mvns	r3, r3
 8005c3a:	693a      	ldr	r2, [r7, #16]
 8005c3c:	4013      	ands	r3, r2
 8005c3e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8005c46:	d019      	beq.n	8005c7c <HAL_GPIO_Init+0x1d4>
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	4a4a      	ldr	r2, [pc, #296]	; (8005d74 <HAL_GPIO_Init+0x2cc>)
 8005c4c:	4293      	cmp	r3, r2
 8005c4e:	d013      	beq.n	8005c78 <HAL_GPIO_Init+0x1d0>
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	4a49      	ldr	r2, [pc, #292]	; (8005d78 <HAL_GPIO_Init+0x2d0>)
 8005c54:	4293      	cmp	r3, r2
 8005c56:	d00d      	beq.n	8005c74 <HAL_GPIO_Init+0x1cc>
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	4a48      	ldr	r2, [pc, #288]	; (8005d7c <HAL_GPIO_Init+0x2d4>)
 8005c5c:	4293      	cmp	r3, r2
 8005c5e:	d007      	beq.n	8005c70 <HAL_GPIO_Init+0x1c8>
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	4a47      	ldr	r2, [pc, #284]	; (8005d80 <HAL_GPIO_Init+0x2d8>)
 8005c64:	4293      	cmp	r3, r2
 8005c66:	d101      	bne.n	8005c6c <HAL_GPIO_Init+0x1c4>
 8005c68:	2304      	movs	r3, #4
 8005c6a:	e008      	b.n	8005c7e <HAL_GPIO_Init+0x1d6>
 8005c6c:	2307      	movs	r3, #7
 8005c6e:	e006      	b.n	8005c7e <HAL_GPIO_Init+0x1d6>
 8005c70:	2303      	movs	r3, #3
 8005c72:	e004      	b.n	8005c7e <HAL_GPIO_Init+0x1d6>
 8005c74:	2302      	movs	r3, #2
 8005c76:	e002      	b.n	8005c7e <HAL_GPIO_Init+0x1d6>
 8005c78:	2301      	movs	r3, #1
 8005c7a:	e000      	b.n	8005c7e <HAL_GPIO_Init+0x1d6>
 8005c7c:	2300      	movs	r3, #0
 8005c7e:	697a      	ldr	r2, [r7, #20]
 8005c80:	f002 0203 	and.w	r2, r2, #3
 8005c84:	0092      	lsls	r2, r2, #2
 8005c86:	4093      	lsls	r3, r2
 8005c88:	693a      	ldr	r2, [r7, #16]
 8005c8a:	4313      	orrs	r3, r2
 8005c8c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8005c8e:	4938      	ldr	r1, [pc, #224]	; (8005d70 <HAL_GPIO_Init+0x2c8>)
 8005c90:	697b      	ldr	r3, [r7, #20]
 8005c92:	089b      	lsrs	r3, r3, #2
 8005c94:	3302      	adds	r3, #2
 8005c96:	693a      	ldr	r2, [r7, #16]
 8005c98:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8005c9c:	4b39      	ldr	r3, [pc, #228]	; (8005d84 <HAL_GPIO_Init+0x2dc>)
 8005c9e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005ca2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	43db      	mvns	r3, r3
 8005ca8:	693a      	ldr	r2, [r7, #16]
 8005caa:	4013      	ands	r3, r2
 8005cac:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8005cae:	683b      	ldr	r3, [r7, #0]
 8005cb0:	685b      	ldr	r3, [r3, #4]
 8005cb2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d003      	beq.n	8005cc2 <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 8005cba:	693a      	ldr	r2, [r7, #16]
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	4313      	orrs	r3, r2
 8005cc0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8005cc2:	4a30      	ldr	r2, [pc, #192]	; (8005d84 <HAL_GPIO_Init+0x2dc>)
 8005cc4:	693b      	ldr	r3, [r7, #16]
 8005cc6:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

        temp = EXTI->EMR1;
 8005cca:	4b2e      	ldr	r3, [pc, #184]	; (8005d84 <HAL_GPIO_Init+0x2dc>)
 8005ccc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005cd0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	43db      	mvns	r3, r3
 8005cd6:	693a      	ldr	r2, [r7, #16]
 8005cd8:	4013      	ands	r3, r2
 8005cda:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005cdc:	683b      	ldr	r3, [r7, #0]
 8005cde:	685b      	ldr	r3, [r3, #4]
 8005ce0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d003      	beq.n	8005cf0 <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 8005ce8:	693a      	ldr	r2, [r7, #16]
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	4313      	orrs	r3, r2
 8005cee:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8005cf0:	4a24      	ldr	r2, [pc, #144]	; (8005d84 <HAL_GPIO_Init+0x2dc>)
 8005cf2:	693b      	ldr	r3, [r7, #16]
 8005cf4:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005cf8:	4b22      	ldr	r3, [pc, #136]	; (8005d84 <HAL_GPIO_Init+0x2dc>)
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	43db      	mvns	r3, r3
 8005d02:	693a      	ldr	r2, [r7, #16]
 8005d04:	4013      	ands	r3, r2
 8005d06:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8005d08:	683b      	ldr	r3, [r7, #0]
 8005d0a:	685b      	ldr	r3, [r3, #4]
 8005d0c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	d003      	beq.n	8005d1c <HAL_GPIO_Init+0x274>
        {
          temp |= iocurrent;
 8005d14:	693a      	ldr	r2, [r7, #16]
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	4313      	orrs	r3, r2
 8005d1a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8005d1c:	4a19      	ldr	r2, [pc, #100]	; (8005d84 <HAL_GPIO_Init+0x2dc>)
 8005d1e:	693b      	ldr	r3, [r7, #16]
 8005d20:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8005d22:	4b18      	ldr	r3, [pc, #96]	; (8005d84 <HAL_GPIO_Init+0x2dc>)
 8005d24:	685b      	ldr	r3, [r3, #4]
 8005d26:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	43db      	mvns	r3, r3
 8005d2c:	693a      	ldr	r2, [r7, #16]
 8005d2e:	4013      	ands	r3, r2
 8005d30:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005d32:	683b      	ldr	r3, [r7, #0]
 8005d34:	685b      	ldr	r3, [r3, #4]
 8005d36:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d003      	beq.n	8005d46 <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 8005d3e:	693a      	ldr	r2, [r7, #16]
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	4313      	orrs	r3, r2
 8005d44:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8005d46:	4a0f      	ldr	r2, [pc, #60]	; (8005d84 <HAL_GPIO_Init+0x2dc>)
 8005d48:	693b      	ldr	r3, [r7, #16]
 8005d4a:	6053      	str	r3, [r2, #4]
      }
    }
    
    position++;
 8005d4c:	697b      	ldr	r3, [r7, #20]
 8005d4e:	3301      	adds	r3, #1
 8005d50:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005d52:	683b      	ldr	r3, [r7, #0]
 8005d54:	681a      	ldr	r2, [r3, #0]
 8005d56:	697b      	ldr	r3, [r7, #20]
 8005d58:	fa22 f303 	lsr.w	r3, r2, r3
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	f47f aeab 	bne.w	8005ab8 <HAL_GPIO_Init+0x10>
  }
}
 8005d62:	bf00      	nop
 8005d64:	371c      	adds	r7, #28
 8005d66:	46bd      	mov	sp, r7
 8005d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d6c:	4770      	bx	lr
 8005d6e:	bf00      	nop
 8005d70:	40010000 	.word	0x40010000
 8005d74:	48000400 	.word	0x48000400
 8005d78:	48000800 	.word	0x48000800
 8005d7c:	48000c00 	.word	0x48000c00
 8005d80:	48001000 	.word	0x48001000
 8005d84:	58000800 	.word	0x58000800

08005d88 <HAL_GPIO_DeInit>:
  * @param GPIO_Pin specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8005d88:	b480      	push	{r7}
 8005d8a:	b087      	sub	sp, #28
 8005d8c:	af00      	add	r7, sp, #0
 8005d8e:	6078      	str	r0, [r7, #4]
 8005d90:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8005d92:	2300      	movs	r3, #0
 8005d94:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8005d96:	e0bb      	b.n	8005f10 <HAL_GPIO_DeInit+0x188>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8005d98:	2201      	movs	r2, #1
 8005d9a:	697b      	ldr	r3, [r7, #20]
 8005d9c:	fa02 f303 	lsl.w	r3, r2, r3
 8005da0:	683a      	ldr	r2, [r7, #0]
 8005da2:	4013      	ands	r3, r2
 8005da4:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8005da6:	693b      	ldr	r3, [r7, #16]
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	f000 80ae 	beq.w	8005f0a <HAL_GPIO_DeInit+0x182>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */
      
      tmp = SYSCFG->EXTICR[position >> 2u];
 8005dae:	4a5f      	ldr	r2, [pc, #380]	; (8005f2c <HAL_GPIO_DeInit+0x1a4>)
 8005db0:	697b      	ldr	r3, [r7, #20]
 8005db2:	089b      	lsrs	r3, r3, #2
 8005db4:	3302      	adds	r3, #2
 8005db6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005dba:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FUL << (4u * (position & 0x03u)));
 8005dbc:	697b      	ldr	r3, [r7, #20]
 8005dbe:	f003 0303 	and.w	r3, r3, #3
 8005dc2:	009b      	lsls	r3, r3, #2
 8005dc4:	220f      	movs	r2, #15
 8005dc6:	fa02 f303 	lsl.w	r3, r2, r3
 8005dca:	68fa      	ldr	r2, [r7, #12]
 8005dcc:	4013      	ands	r3, r2
 8005dce:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8005dd6:	d019      	beq.n	8005e0c <HAL_GPIO_DeInit+0x84>
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	4a55      	ldr	r2, [pc, #340]	; (8005f30 <HAL_GPIO_DeInit+0x1a8>)
 8005ddc:	4293      	cmp	r3, r2
 8005dde:	d013      	beq.n	8005e08 <HAL_GPIO_DeInit+0x80>
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	4a54      	ldr	r2, [pc, #336]	; (8005f34 <HAL_GPIO_DeInit+0x1ac>)
 8005de4:	4293      	cmp	r3, r2
 8005de6:	d00d      	beq.n	8005e04 <HAL_GPIO_DeInit+0x7c>
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	4a53      	ldr	r2, [pc, #332]	; (8005f38 <HAL_GPIO_DeInit+0x1b0>)
 8005dec:	4293      	cmp	r3, r2
 8005dee:	d007      	beq.n	8005e00 <HAL_GPIO_DeInit+0x78>
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	4a52      	ldr	r2, [pc, #328]	; (8005f3c <HAL_GPIO_DeInit+0x1b4>)
 8005df4:	4293      	cmp	r3, r2
 8005df6:	d101      	bne.n	8005dfc <HAL_GPIO_DeInit+0x74>
 8005df8:	2304      	movs	r3, #4
 8005dfa:	e008      	b.n	8005e0e <HAL_GPIO_DeInit+0x86>
 8005dfc:	2307      	movs	r3, #7
 8005dfe:	e006      	b.n	8005e0e <HAL_GPIO_DeInit+0x86>
 8005e00:	2303      	movs	r3, #3
 8005e02:	e004      	b.n	8005e0e <HAL_GPIO_DeInit+0x86>
 8005e04:	2302      	movs	r3, #2
 8005e06:	e002      	b.n	8005e0e <HAL_GPIO_DeInit+0x86>
 8005e08:	2301      	movs	r3, #1
 8005e0a:	e000      	b.n	8005e0e <HAL_GPIO_DeInit+0x86>
 8005e0c:	2300      	movs	r3, #0
 8005e0e:	697a      	ldr	r2, [r7, #20]
 8005e10:	f002 0203 	and.w	r2, r2, #3
 8005e14:	0092      	lsls	r2, r2, #2
 8005e16:	4093      	lsls	r3, r2
 8005e18:	68fa      	ldr	r2, [r7, #12]
 8005e1a:	429a      	cmp	r2, r3
 8005e1c:	d136      	bne.n	8005e8c <HAL_GPIO_DeInit+0x104>
      {
        tmp = 0x0FuL << (4u * (position & 0x03u));
 8005e1e:	697b      	ldr	r3, [r7, #20]
 8005e20:	f003 0303 	and.w	r3, r3, #3
 8005e24:	009b      	lsls	r3, r3, #2
 8005e26:	220f      	movs	r2, #15
 8005e28:	fa02 f303 	lsl.w	r3, r2, r3
 8005e2c:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8005e2e:	4a3f      	ldr	r2, [pc, #252]	; (8005f2c <HAL_GPIO_DeInit+0x1a4>)
 8005e30:	697b      	ldr	r3, [r7, #20]
 8005e32:	089b      	lsrs	r3, r3, #2
 8005e34:	3302      	adds	r3, #2
 8005e36:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	43da      	mvns	r2, r3
 8005e3e:	483b      	ldr	r0, [pc, #236]	; (8005f2c <HAL_GPIO_DeInit+0x1a4>)
 8005e40:	697b      	ldr	r3, [r7, #20]
 8005e42:	089b      	lsrs	r3, r3, #2
 8005e44:	400a      	ands	r2, r1
 8005e46:	3302      	adds	r3, #2
 8005e48:	f840 2023 	str.w	r2, [r0, r3, lsl #2]

        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8005e4c:	4b3c      	ldr	r3, [pc, #240]	; (8005f40 <HAL_GPIO_DeInit+0x1b8>)
 8005e4e:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8005e52:	693b      	ldr	r3, [r7, #16]
 8005e54:	43db      	mvns	r3, r3
 8005e56:	493a      	ldr	r1, [pc, #232]	; (8005f40 <HAL_GPIO_DeInit+0x1b8>)
 8005e58:	4013      	ands	r3, r2
 8005e5a:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
        EXTI->EMR1 &= ~(iocurrent);
 8005e5e:	4b38      	ldr	r3, [pc, #224]	; (8005f40 <HAL_GPIO_DeInit+0x1b8>)
 8005e60:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 8005e64:	693b      	ldr	r3, [r7, #16]
 8005e66:	43db      	mvns	r3, r3
 8005e68:	4935      	ldr	r1, [pc, #212]	; (8005f40 <HAL_GPIO_DeInit+0x1b8>)
 8005e6a:	4013      	ands	r3, r2
 8005e6c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 8005e70:	4b33      	ldr	r3, [pc, #204]	; (8005f40 <HAL_GPIO_DeInit+0x1b8>)
 8005e72:	681a      	ldr	r2, [r3, #0]
 8005e74:	693b      	ldr	r3, [r7, #16]
 8005e76:	43db      	mvns	r3, r3
 8005e78:	4931      	ldr	r1, [pc, #196]	; (8005f40 <HAL_GPIO_DeInit+0x1b8>)
 8005e7a:	4013      	ands	r3, r2
 8005e7c:	600b      	str	r3, [r1, #0]
        EXTI->FTSR1 &= ~(iocurrent);
 8005e7e:	4b30      	ldr	r3, [pc, #192]	; (8005f40 <HAL_GPIO_DeInit+0x1b8>)
 8005e80:	685a      	ldr	r2, [r3, #4]
 8005e82:	693b      	ldr	r3, [r7, #16]
 8005e84:	43db      	mvns	r3, r3
 8005e86:	492e      	ldr	r1, [pc, #184]	; (8005f40 <HAL_GPIO_DeInit+0x1b8>)
 8005e88:	4013      	ands	r3, r2
 8005e8a:	604b      	str	r3, [r1, #4]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	681a      	ldr	r2, [r3, #0]
 8005e90:	697b      	ldr	r3, [r7, #20]
 8005e92:	005b      	lsls	r3, r3, #1
 8005e94:	2103      	movs	r1, #3
 8005e96:	fa01 f303 	lsl.w	r3, r1, r3
 8005e9a:	431a      	orrs	r2, r3
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 8005ea0:	697b      	ldr	r3, [r7, #20]
 8005ea2:	08da      	lsrs	r2, r3, #3
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	3208      	adds	r2, #8
 8005ea8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005eac:	697b      	ldr	r3, [r7, #20]
 8005eae:	f003 0307 	and.w	r3, r3, #7
 8005eb2:	009b      	lsls	r3, r3, #2
 8005eb4:	220f      	movs	r2, #15
 8005eb6:	fa02 f303 	lsl.w	r3, r2, r3
 8005eba:	43db      	mvns	r3, r3
 8005ebc:	697a      	ldr	r2, [r7, #20]
 8005ebe:	08d2      	lsrs	r2, r2, #3
 8005ec0:	4019      	ands	r1, r3
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	3208      	adds	r2, #8
 8005ec6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	689a      	ldr	r2, [r3, #8]
 8005ece:	697b      	ldr	r3, [r7, #20]
 8005ed0:	005b      	lsls	r3, r3, #1
 8005ed2:	2103      	movs	r1, #3
 8005ed4:	fa01 f303 	lsl.w	r3, r1, r3
 8005ed8:	43db      	mvns	r3, r3
 8005eda:	401a      	ands	r2, r3
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	685a      	ldr	r2, [r3, #4]
 8005ee4:	2101      	movs	r1, #1
 8005ee6:	697b      	ldr	r3, [r7, #20]
 8005ee8:	fa01 f303 	lsl.w	r3, r1, r3
 8005eec:	43db      	mvns	r3, r3
 8005eee:	401a      	ands	r2, r3
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	68da      	ldr	r2, [r3, #12]
 8005ef8:	697b      	ldr	r3, [r7, #20]
 8005efa:	005b      	lsls	r3, r3, #1
 8005efc:	2103      	movs	r1, #3
 8005efe:	fa01 f303 	lsl.w	r3, r1, r3
 8005f02:	43db      	mvns	r3, r3
 8005f04:	401a      	ands	r2, r3
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	60da      	str	r2, [r3, #12]
    }
    
    position++;
 8005f0a:	697b      	ldr	r3, [r7, #20]
 8005f0c:	3301      	adds	r3, #1
 8005f0e:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8005f10:	683a      	ldr	r2, [r7, #0]
 8005f12:	697b      	ldr	r3, [r7, #20]
 8005f14:	fa22 f303 	lsr.w	r3, r2, r3
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	f47f af3d 	bne.w	8005d98 <HAL_GPIO_DeInit+0x10>
  }
}
 8005f1e:	bf00      	nop
 8005f20:	371c      	adds	r7, #28
 8005f22:	46bd      	mov	sp, r7
 8005f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f28:	4770      	bx	lr
 8005f2a:	bf00      	nop
 8005f2c:	40010000 	.word	0x40010000
 8005f30:	48000400 	.word	0x48000400
 8005f34:	48000800 	.word	0x48000800
 8005f38:	48000c00 	.word	0x48000c00
 8005f3c:	48001000 	.word	0x48001000
 8005f40:	58000800 	.word	0x58000800

08005f44 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005f44:	b480      	push	{r7}
 8005f46:	b083      	sub	sp, #12
 8005f48:	af00      	add	r7, sp, #0
 8005f4a:	6078      	str	r0, [r7, #4]
 8005f4c:	460b      	mov	r3, r1
 8005f4e:	807b      	strh	r3, [r7, #2]
 8005f50:	4613      	mov	r3, r2
 8005f52:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005f54:	787b      	ldrb	r3, [r7, #1]
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d003      	beq.n	8005f62 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005f5a:	887a      	ldrh	r2, [r7, #2]
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005f60:	e002      	b.n	8005f68 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005f62:	887a      	ldrh	r2, [r7, #2]
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	629a      	str	r2, [r3, #40]	; 0x28
}
 8005f68:	bf00      	nop
 8005f6a:	370c      	adds	r7, #12
 8005f6c:	46bd      	mov	sp, r7
 8005f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f72:	4770      	bx	lr

08005f74 <HAL_GPIO_TogglePin>:
  * @param GPIOx where x can be (A..H) to select the GPIO peripheral for STM32WBxx family
  * @param GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005f74:	b480      	push	{r7}
 8005f76:	b083      	sub	sp, #12
 8005f78:	af00      	add	r7, sp, #0
 8005f7a:	6078      	str	r0, [r7, #4]
 8005f7c:	460b      	mov	r3, r1
 8005f7e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0x00u)
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	695a      	ldr	r2, [r3, #20]
 8005f84:	887b      	ldrh	r3, [r7, #2]
 8005f86:	4013      	ands	r3, r2
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	d003      	beq.n	8005f94 <HAL_GPIO_TogglePin+0x20>
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005f8c:	887a      	ldrh	r2, [r7, #2]
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	629a      	str	r2, [r3, #40]	; 0x28
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 8005f92:	e002      	b.n	8005f9a <HAL_GPIO_TogglePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005f94:	887a      	ldrh	r2, [r7, #2]
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	619a      	str	r2, [r3, #24]
}
 8005f9a:	bf00      	nop
 8005f9c:	370c      	adds	r7, #12
 8005f9e:	46bd      	mov	sp, r7
 8005fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fa4:	4770      	bx	lr
	...

08005fa8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005fa8:	b580      	push	{r7, lr}
 8005faa:	b082      	sub	sp, #8
 8005fac:	af00      	add	r7, sp, #0
 8005fae:	4603      	mov	r3, r0
 8005fb0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8005fb2:	4b08      	ldr	r3, [pc, #32]	; (8005fd4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005fb4:	68da      	ldr	r2, [r3, #12]
 8005fb6:	88fb      	ldrh	r3, [r7, #6]
 8005fb8:	4013      	ands	r3, r2
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d006      	beq.n	8005fcc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005fbe:	4a05      	ldr	r2, [pc, #20]	; (8005fd4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005fc0:	88fb      	ldrh	r3, [r7, #6]
 8005fc2:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005fc4:	88fb      	ldrh	r3, [r7, #6]
 8005fc6:	4618      	mov	r0, r3
 8005fc8:	f006 ff60 	bl	800ce8c <HAL_GPIO_EXTI_Callback>
  }
}
 8005fcc:	bf00      	nop
 8005fce:	3708      	adds	r7, #8
 8005fd0:	46bd      	mov	sp, r7
 8005fd2:	bd80      	pop	{r7, pc}
 8005fd4:	58000800 	.word	0x58000800

08005fd8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005fd8:	b580      	push	{r7, lr}
 8005fda:	b082      	sub	sp, #8
 8005fdc:	af00      	add	r7, sp, #0
 8005fde:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	d101      	bne.n	8005fea <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005fe6:	2301      	movs	r3, #1
 8005fe8:	e081      	b.n	80060ee <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005ff0:	b2db      	uxtb	r3, r3
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d106      	bne.n	8006004 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	2200      	movs	r2, #0
 8005ffa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8005ffe:	6878      	ldr	r0, [r7, #4]
 8006000:	f000 f8a8 	bl	8006154 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	2224      	movs	r2, #36	; 0x24
 8006008:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	681a      	ldr	r2, [r3, #0]
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	f022 0201 	bic.w	r2, r2, #1
 800601a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	685a      	ldr	r2, [r3, #4]
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8006028:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	689a      	ldr	r2, [r3, #8]
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006038:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	68db      	ldr	r3, [r3, #12]
 800603e:	2b01      	cmp	r3, #1
 8006040:	d107      	bne.n	8006052 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	689a      	ldr	r2, [r3, #8]
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800604e:	609a      	str	r2, [r3, #8]
 8006050:	e006      	b.n	8006060 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	689a      	ldr	r2, [r3, #8]
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800605e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	68db      	ldr	r3, [r3, #12]
 8006064:	2b02      	cmp	r3, #2
 8006066:	d104      	bne.n	8006072 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006070:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	685b      	ldr	r3, [r3, #4]
 8006078:	687a      	ldr	r2, [r7, #4]
 800607a:	6812      	ldr	r2, [r2, #0]
 800607c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8006080:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006084:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	68da      	ldr	r2, [r3, #12]
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006094:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	691a      	ldr	r2, [r3, #16]
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	695b      	ldr	r3, [r3, #20]
 800609e:	ea42 0103 	orr.w	r1, r2, r3
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	699b      	ldr	r3, [r3, #24]
 80060a6:	021a      	lsls	r2, r3, #8
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	430a      	orrs	r2, r1
 80060ae:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	69d9      	ldr	r1, [r3, #28]
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	6a1a      	ldr	r2, [r3, #32]
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	430a      	orrs	r2, r1
 80060be:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	681a      	ldr	r2, [r3, #0]
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	f042 0201 	orr.w	r2, r2, #1
 80060ce:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	2200      	movs	r2, #0
 80060d4:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	2220      	movs	r2, #32
 80060da:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	2200      	movs	r2, #0
 80060e2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	2200      	movs	r2, #0
 80060e8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80060ec:	2300      	movs	r3, #0
}
 80060ee:	4618      	mov	r0, r3
 80060f0:	3708      	adds	r7, #8
 80060f2:	46bd      	mov	sp, r7
 80060f4:	bd80      	pop	{r7, pc}

080060f6 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 80060f6:	b580      	push	{r7, lr}
 80060f8:	b082      	sub	sp, #8
 80060fa:	af00      	add	r7, sp, #0
 80060fc:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	2b00      	cmp	r3, #0
 8006102:	d101      	bne.n	8006108 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8006104:	2301      	movs	r3, #1
 8006106:	e021      	b.n	800614c <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	2224      	movs	r2, #36	; 0x24
 800610c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	681a      	ldr	r2, [r3, #0]
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	f022 0201 	bic.w	r2, r2, #1
 800611e:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8006120:	6878      	ldr	r0, [r7, #4]
 8006122:	f000 f821 	bl	8006168 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	2200      	movs	r2, #0
 800612a:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	2200      	movs	r2, #0
 8006130:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	2200      	movs	r2, #0
 8006138:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	2200      	movs	r2, #0
 800613e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	2200      	movs	r2, #0
 8006146:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800614a:	2300      	movs	r3, #0
}
 800614c:	4618      	mov	r0, r3
 800614e:	3708      	adds	r7, #8
 8006150:	46bd      	mov	sp, r7
 8006152:	bd80      	pop	{r7, pc}

08006154 <HAL_I2C_MspInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c)
{
 8006154:	b480      	push	{r7}
 8006156:	b083      	sub	sp, #12
 8006158:	af00      	add	r7, sp, #0
 800615a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspInit could be implemented in the user file
   */
}
 800615c:	bf00      	nop
 800615e:	370c      	adds	r7, #12
 8006160:	46bd      	mov	sp, r7
 8006162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006166:	4770      	bx	lr

08006168 <HAL_I2C_MspDeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspDeInit(I2C_HandleTypeDef *hi2c)
{
 8006168:	b480      	push	{r7}
 800616a:	b083      	sub	sp, #12
 800616c:	af00      	add	r7, sp, #0
 800616e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspDeInit could be implemented in the user file
   */
}
 8006170:	bf00      	nop
 8006172:	370c      	adds	r7, #12
 8006174:	46bd      	mov	sp, r7
 8006176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800617a:	4770      	bx	lr

0800617c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800617c:	b580      	push	{r7, lr}
 800617e:	b088      	sub	sp, #32
 8006180:	af02      	add	r7, sp, #8
 8006182:	60f8      	str	r0, [r7, #12]
 8006184:	4608      	mov	r0, r1
 8006186:	4611      	mov	r1, r2
 8006188:	461a      	mov	r2, r3
 800618a:	4603      	mov	r3, r0
 800618c:	817b      	strh	r3, [r7, #10]
 800618e:	460b      	mov	r3, r1
 8006190:	813b      	strh	r3, [r7, #8]
 8006192:	4613      	mov	r3, r2
 8006194:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800619c:	b2db      	uxtb	r3, r3
 800619e:	2b20      	cmp	r3, #32
 80061a0:	f040 80f9 	bne.w	8006396 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80061a4:	6a3b      	ldr	r3, [r7, #32]
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d002      	beq.n	80061b0 <HAL_I2C_Mem_Write+0x34>
 80061aa:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d105      	bne.n	80061bc <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80061b6:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80061b8:	2301      	movs	r3, #1
 80061ba:	e0ed      	b.n	8006398 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80061c2:	2b01      	cmp	r3, #1
 80061c4:	d101      	bne.n	80061ca <HAL_I2C_Mem_Write+0x4e>
 80061c6:	2302      	movs	r3, #2
 80061c8:	e0e6      	b.n	8006398 <HAL_I2C_Mem_Write+0x21c>
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	2201      	movs	r2, #1
 80061ce:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80061d2:	f7ff fa5b 	bl	800568c <HAL_GetTick>
 80061d6:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80061d8:	697b      	ldr	r3, [r7, #20]
 80061da:	9300      	str	r3, [sp, #0]
 80061dc:	2319      	movs	r3, #25
 80061de:	2201      	movs	r2, #1
 80061e0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80061e4:	68f8      	ldr	r0, [r7, #12]
 80061e6:	f000 fadd 	bl	80067a4 <I2C_WaitOnFlagUntilTimeout>
 80061ea:	4603      	mov	r3, r0
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d001      	beq.n	80061f4 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80061f0:	2301      	movs	r3, #1
 80061f2:	e0d1      	b.n	8006398 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	2221      	movs	r2, #33	; 0x21
 80061f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	2240      	movs	r2, #64	; 0x40
 8006200:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	2200      	movs	r2, #0
 8006208:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	6a3a      	ldr	r2, [r7, #32]
 800620e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8006214:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	2200      	movs	r2, #0
 800621a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800621c:	88f8      	ldrh	r0, [r7, #6]
 800621e:	893a      	ldrh	r2, [r7, #8]
 8006220:	8979      	ldrh	r1, [r7, #10]
 8006222:	697b      	ldr	r3, [r7, #20]
 8006224:	9301      	str	r3, [sp, #4]
 8006226:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006228:	9300      	str	r3, [sp, #0]
 800622a:	4603      	mov	r3, r0
 800622c:	68f8      	ldr	r0, [r7, #12]
 800622e:	f000 f9ed 	bl	800660c <I2C_RequestMemoryWrite>
 8006232:	4603      	mov	r3, r0
 8006234:	2b00      	cmp	r3, #0
 8006236:	d005      	beq.n	8006244 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	2200      	movs	r2, #0
 800623c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8006240:	2301      	movs	r3, #1
 8006242:	e0a9      	b.n	8006398 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006248:	b29b      	uxth	r3, r3
 800624a:	2bff      	cmp	r3, #255	; 0xff
 800624c:	d90e      	bls.n	800626c <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	22ff      	movs	r2, #255	; 0xff
 8006252:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006258:	b2da      	uxtb	r2, r3
 800625a:	8979      	ldrh	r1, [r7, #10]
 800625c:	2300      	movs	r3, #0
 800625e:	9300      	str	r3, [sp, #0]
 8006260:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006264:	68f8      	ldr	r0, [r7, #12]
 8006266:	f000 fbbf 	bl	80069e8 <I2C_TransferConfig>
 800626a:	e00f      	b.n	800628c <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006270:	b29a      	uxth	r2, r3
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800627a:	b2da      	uxtb	r2, r3
 800627c:	8979      	ldrh	r1, [r7, #10]
 800627e:	2300      	movs	r3, #0
 8006280:	9300      	str	r3, [sp, #0]
 8006282:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006286:	68f8      	ldr	r0, [r7, #12]
 8006288:	f000 fbae 	bl	80069e8 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800628c:	697a      	ldr	r2, [r7, #20]
 800628e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006290:	68f8      	ldr	r0, [r7, #12]
 8006292:	f000 fac7 	bl	8006824 <I2C_WaitOnTXISFlagUntilTimeout>
 8006296:	4603      	mov	r3, r0
 8006298:	2b00      	cmp	r3, #0
 800629a:	d001      	beq.n	80062a0 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 800629c:	2301      	movs	r3, #1
 800629e:	e07b      	b.n	8006398 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062a4:	781a      	ldrb	r2, [r3, #0]
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062b0:	1c5a      	adds	r2, r3, #1
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80062ba:	b29b      	uxth	r3, r3
 80062bc:	3b01      	subs	r3, #1
 80062be:	b29a      	uxth	r2, r3
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80062c8:	3b01      	subs	r3, #1
 80062ca:	b29a      	uxth	r2, r3
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80062d4:	b29b      	uxth	r3, r3
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d034      	beq.n	8006344 <HAL_I2C_Mem_Write+0x1c8>
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d130      	bne.n	8006344 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80062e2:	697b      	ldr	r3, [r7, #20]
 80062e4:	9300      	str	r3, [sp, #0]
 80062e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062e8:	2200      	movs	r2, #0
 80062ea:	2180      	movs	r1, #128	; 0x80
 80062ec:	68f8      	ldr	r0, [r7, #12]
 80062ee:	f000 fa59 	bl	80067a4 <I2C_WaitOnFlagUntilTimeout>
 80062f2:	4603      	mov	r3, r0
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d001      	beq.n	80062fc <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80062f8:	2301      	movs	r3, #1
 80062fa:	e04d      	b.n	8006398 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006300:	b29b      	uxth	r3, r3
 8006302:	2bff      	cmp	r3, #255	; 0xff
 8006304:	d90e      	bls.n	8006324 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	22ff      	movs	r2, #255	; 0xff
 800630a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006310:	b2da      	uxtb	r2, r3
 8006312:	8979      	ldrh	r1, [r7, #10]
 8006314:	2300      	movs	r3, #0
 8006316:	9300      	str	r3, [sp, #0]
 8006318:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800631c:	68f8      	ldr	r0, [r7, #12]
 800631e:	f000 fb63 	bl	80069e8 <I2C_TransferConfig>
 8006322:	e00f      	b.n	8006344 <HAL_I2C_Mem_Write+0x1c8>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006328:	b29a      	uxth	r2, r3
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006332:	b2da      	uxtb	r2, r3
 8006334:	8979      	ldrh	r1, [r7, #10]
 8006336:	2300      	movs	r3, #0
 8006338:	9300      	str	r3, [sp, #0]
 800633a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800633e:	68f8      	ldr	r0, [r7, #12]
 8006340:	f000 fb52 	bl	80069e8 <I2C_TransferConfig>
        }
      }

    }
    while (hi2c->XferCount > 0U);
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006348:	b29b      	uxth	r3, r3
 800634a:	2b00      	cmp	r3, #0
 800634c:	d19e      	bne.n	800628c <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800634e:	697a      	ldr	r2, [r7, #20]
 8006350:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006352:	68f8      	ldr	r0, [r7, #12]
 8006354:	f000 faa6 	bl	80068a4 <I2C_WaitOnSTOPFlagUntilTimeout>
 8006358:	4603      	mov	r3, r0
 800635a:	2b00      	cmp	r3, #0
 800635c:	d001      	beq.n	8006362 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800635e:	2301      	movs	r3, #1
 8006360:	e01a      	b.n	8006398 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	2220      	movs	r2, #32
 8006368:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	6859      	ldr	r1, [r3, #4]
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	681a      	ldr	r2, [r3, #0]
 8006374:	4b0a      	ldr	r3, [pc, #40]	; (80063a0 <HAL_I2C_Mem_Write+0x224>)
 8006376:	400b      	ands	r3, r1
 8006378:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	2220      	movs	r2, #32
 800637e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	2200      	movs	r2, #0
 8006386:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	2200      	movs	r2, #0
 800638e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8006392:	2300      	movs	r3, #0
 8006394:	e000      	b.n	8006398 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8006396:	2302      	movs	r3, #2
  }
}
 8006398:	4618      	mov	r0, r3
 800639a:	3718      	adds	r7, #24
 800639c:	46bd      	mov	sp, r7
 800639e:	bd80      	pop	{r7, pc}
 80063a0:	fe00e800 	.word	0xfe00e800

080063a4 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80063a4:	b580      	push	{r7, lr}
 80063a6:	b088      	sub	sp, #32
 80063a8:	af02      	add	r7, sp, #8
 80063aa:	60f8      	str	r0, [r7, #12]
 80063ac:	4608      	mov	r0, r1
 80063ae:	4611      	mov	r1, r2
 80063b0:	461a      	mov	r2, r3
 80063b2:	4603      	mov	r3, r0
 80063b4:	817b      	strh	r3, [r7, #10]
 80063b6:	460b      	mov	r3, r1
 80063b8:	813b      	strh	r3, [r7, #8]
 80063ba:	4613      	mov	r3, r2
 80063bc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80063c4:	b2db      	uxtb	r3, r3
 80063c6:	2b20      	cmp	r3, #32
 80063c8:	f040 80fd 	bne.w	80065c6 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80063cc:	6a3b      	ldr	r3, [r7, #32]
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d002      	beq.n	80063d8 <HAL_I2C_Mem_Read+0x34>
 80063d2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	d105      	bne.n	80063e4 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	f44f 7200 	mov.w	r2, #512	; 0x200
 80063de:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80063e0:	2301      	movs	r3, #1
 80063e2:	e0f1      	b.n	80065c8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80063ea:	2b01      	cmp	r3, #1
 80063ec:	d101      	bne.n	80063f2 <HAL_I2C_Mem_Read+0x4e>
 80063ee:	2302      	movs	r3, #2
 80063f0:	e0ea      	b.n	80065c8 <HAL_I2C_Mem_Read+0x224>
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	2201      	movs	r2, #1
 80063f6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80063fa:	f7ff f947 	bl	800568c <HAL_GetTick>
 80063fe:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006400:	697b      	ldr	r3, [r7, #20]
 8006402:	9300      	str	r3, [sp, #0]
 8006404:	2319      	movs	r3, #25
 8006406:	2201      	movs	r2, #1
 8006408:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800640c:	68f8      	ldr	r0, [r7, #12]
 800640e:	f000 f9c9 	bl	80067a4 <I2C_WaitOnFlagUntilTimeout>
 8006412:	4603      	mov	r3, r0
 8006414:	2b00      	cmp	r3, #0
 8006416:	d001      	beq.n	800641c <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8006418:	2301      	movs	r3, #1
 800641a:	e0d5      	b.n	80065c8 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	2222      	movs	r2, #34	; 0x22
 8006420:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	2240      	movs	r2, #64	; 0x40
 8006428:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	2200      	movs	r2, #0
 8006430:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	6a3a      	ldr	r2, [r7, #32]
 8006436:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800643c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	2200      	movs	r2, #0
 8006442:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006444:	88f8      	ldrh	r0, [r7, #6]
 8006446:	893a      	ldrh	r2, [r7, #8]
 8006448:	8979      	ldrh	r1, [r7, #10]
 800644a:	697b      	ldr	r3, [r7, #20]
 800644c:	9301      	str	r3, [sp, #4]
 800644e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006450:	9300      	str	r3, [sp, #0]
 8006452:	4603      	mov	r3, r0
 8006454:	68f8      	ldr	r0, [r7, #12]
 8006456:	f000 f92d 	bl	80066b4 <I2C_RequestMemoryRead>
 800645a:	4603      	mov	r3, r0
 800645c:	2b00      	cmp	r3, #0
 800645e:	d005      	beq.n	800646c <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	2200      	movs	r2, #0
 8006464:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8006468:	2301      	movs	r3, #1
 800646a:	e0ad      	b.n	80065c8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006470:	b29b      	uxth	r3, r3
 8006472:	2bff      	cmp	r3, #255	; 0xff
 8006474:	d90e      	bls.n	8006494 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	22ff      	movs	r2, #255	; 0xff
 800647a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006480:	b2da      	uxtb	r2, r3
 8006482:	8979      	ldrh	r1, [r7, #10]
 8006484:	4b52      	ldr	r3, [pc, #328]	; (80065d0 <HAL_I2C_Mem_Read+0x22c>)
 8006486:	9300      	str	r3, [sp, #0]
 8006488:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800648c:	68f8      	ldr	r0, [r7, #12]
 800648e:	f000 faab 	bl	80069e8 <I2C_TransferConfig>
 8006492:	e00f      	b.n	80064b4 <HAL_I2C_Mem_Read+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006498:	b29a      	uxth	r2, r3
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80064a2:	b2da      	uxtb	r2, r3
 80064a4:	8979      	ldrh	r1, [r7, #10]
 80064a6:	4b4a      	ldr	r3, [pc, #296]	; (80065d0 <HAL_I2C_Mem_Read+0x22c>)
 80064a8:	9300      	str	r3, [sp, #0]
 80064aa:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80064ae:	68f8      	ldr	r0, [r7, #12]
 80064b0:	f000 fa9a 	bl	80069e8 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80064b4:	697b      	ldr	r3, [r7, #20]
 80064b6:	9300      	str	r3, [sp, #0]
 80064b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064ba:	2200      	movs	r2, #0
 80064bc:	2104      	movs	r1, #4
 80064be:	68f8      	ldr	r0, [r7, #12]
 80064c0:	f000 f970 	bl	80067a4 <I2C_WaitOnFlagUntilTimeout>
 80064c4:	4603      	mov	r3, r0
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d001      	beq.n	80064ce <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80064ca:	2301      	movs	r3, #1
 80064cc:	e07c      	b.n	80065c8 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064d8:	b2d2      	uxtb	r2, r2
 80064da:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064e0:	1c5a      	adds	r2, r3, #1
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80064ea:	3b01      	subs	r3, #1
 80064ec:	b29a      	uxth	r2, r3
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80064f6:	b29b      	uxth	r3, r3
 80064f8:	3b01      	subs	r3, #1
 80064fa:	b29a      	uxth	r2, r3
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006504:	b29b      	uxth	r3, r3
 8006506:	2b00      	cmp	r3, #0
 8006508:	d034      	beq.n	8006574 <HAL_I2C_Mem_Read+0x1d0>
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800650e:	2b00      	cmp	r3, #0
 8006510:	d130      	bne.n	8006574 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006512:	697b      	ldr	r3, [r7, #20]
 8006514:	9300      	str	r3, [sp, #0]
 8006516:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006518:	2200      	movs	r2, #0
 800651a:	2180      	movs	r1, #128	; 0x80
 800651c:	68f8      	ldr	r0, [r7, #12]
 800651e:	f000 f941 	bl	80067a4 <I2C_WaitOnFlagUntilTimeout>
 8006522:	4603      	mov	r3, r0
 8006524:	2b00      	cmp	r3, #0
 8006526:	d001      	beq.n	800652c <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8006528:	2301      	movs	r3, #1
 800652a:	e04d      	b.n	80065c8 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006530:	b29b      	uxth	r3, r3
 8006532:	2bff      	cmp	r3, #255	; 0xff
 8006534:	d90e      	bls.n	8006554 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	22ff      	movs	r2, #255	; 0xff
 800653a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006540:	b2da      	uxtb	r2, r3
 8006542:	8979      	ldrh	r1, [r7, #10]
 8006544:	2300      	movs	r3, #0
 8006546:	9300      	str	r3, [sp, #0]
 8006548:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800654c:	68f8      	ldr	r0, [r7, #12]
 800654e:	f000 fa4b 	bl	80069e8 <I2C_TransferConfig>
 8006552:	e00f      	b.n	8006574 <HAL_I2C_Mem_Read+0x1d0>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006558:	b29a      	uxth	r2, r3
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006562:	b2da      	uxtb	r2, r3
 8006564:	8979      	ldrh	r1, [r7, #10]
 8006566:	2300      	movs	r3, #0
 8006568:	9300      	str	r3, [sp, #0]
 800656a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800656e:	68f8      	ldr	r0, [r7, #12]
 8006570:	f000 fa3a 	bl	80069e8 <I2C_TransferConfig>
        }
      }
    }
    while (hi2c->XferCount > 0U);
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006578:	b29b      	uxth	r3, r3
 800657a:	2b00      	cmp	r3, #0
 800657c:	d19a      	bne.n	80064b4 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800657e:	697a      	ldr	r2, [r7, #20]
 8006580:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006582:	68f8      	ldr	r0, [r7, #12]
 8006584:	f000 f98e 	bl	80068a4 <I2C_WaitOnSTOPFlagUntilTimeout>
 8006588:	4603      	mov	r3, r0
 800658a:	2b00      	cmp	r3, #0
 800658c:	d001      	beq.n	8006592 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800658e:	2301      	movs	r3, #1
 8006590:	e01a      	b.n	80065c8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	2220      	movs	r2, #32
 8006598:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	6859      	ldr	r1, [r3, #4]
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	681a      	ldr	r2, [r3, #0]
 80065a4:	4b0b      	ldr	r3, [pc, #44]	; (80065d4 <HAL_I2C_Mem_Read+0x230>)
 80065a6:	400b      	ands	r3, r1
 80065a8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	2220      	movs	r2, #32
 80065ae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	2200      	movs	r2, #0
 80065b6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	2200      	movs	r2, #0
 80065be:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80065c2:	2300      	movs	r3, #0
 80065c4:	e000      	b.n	80065c8 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80065c6:	2302      	movs	r3, #2
  }
}
 80065c8:	4618      	mov	r0, r3
 80065ca:	3718      	adds	r7, #24
 80065cc:	46bd      	mov	sp, r7
 80065ce:	bd80      	pop	{r7, pc}
 80065d0:	80002400 	.word	0x80002400
 80065d4:	fe00e800 	.word	0xfe00e800

080065d8 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 80065d8:	b480      	push	{r7}
 80065da:	b083      	sub	sp, #12
 80065dc:	af00      	add	r7, sp, #0
 80065de:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80065e6:	b2db      	uxtb	r3, r3
}
 80065e8:	4618      	mov	r0, r3
 80065ea:	370c      	adds	r7, #12
 80065ec:	46bd      	mov	sp, r7
 80065ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065f2:	4770      	bx	lr

080065f4 <HAL_I2C_GetError>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *              the configuration information for the specified I2C.
* @retval I2C Error Code
*/
uint32_t HAL_I2C_GetError(I2C_HandleTypeDef *hi2c)
{
 80065f4:	b480      	push	{r7}
 80065f6:	b083      	sub	sp, #12
 80065f8:	af00      	add	r7, sp, #0
 80065fa:	6078      	str	r0, [r7, #4]
  return hi2c->ErrorCode;
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
}
 8006600:	4618      	mov	r0, r3
 8006602:	370c      	adds	r7, #12
 8006604:	46bd      	mov	sp, r7
 8006606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800660a:	4770      	bx	lr

0800660c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800660c:	b580      	push	{r7, lr}
 800660e:	b086      	sub	sp, #24
 8006610:	af02      	add	r7, sp, #8
 8006612:	60f8      	str	r0, [r7, #12]
 8006614:	4608      	mov	r0, r1
 8006616:	4611      	mov	r1, r2
 8006618:	461a      	mov	r2, r3
 800661a:	4603      	mov	r3, r0
 800661c:	817b      	strh	r3, [r7, #10]
 800661e:	460b      	mov	r3, r1
 8006620:	813b      	strh	r3, [r7, #8]
 8006622:	4613      	mov	r3, r2
 8006624:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8006626:	88fb      	ldrh	r3, [r7, #6]
 8006628:	b2da      	uxtb	r2, r3
 800662a:	8979      	ldrh	r1, [r7, #10]
 800662c:	4b20      	ldr	r3, [pc, #128]	; (80066b0 <I2C_RequestMemoryWrite+0xa4>)
 800662e:	9300      	str	r3, [sp, #0]
 8006630:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006634:	68f8      	ldr	r0, [r7, #12]
 8006636:	f000 f9d7 	bl	80069e8 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800663a:	69fa      	ldr	r2, [r7, #28]
 800663c:	69b9      	ldr	r1, [r7, #24]
 800663e:	68f8      	ldr	r0, [r7, #12]
 8006640:	f000 f8f0 	bl	8006824 <I2C_WaitOnTXISFlagUntilTimeout>
 8006644:	4603      	mov	r3, r0
 8006646:	2b00      	cmp	r3, #0
 8006648:	d001      	beq.n	800664e <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800664a:	2301      	movs	r3, #1
 800664c:	e02c      	b.n	80066a8 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800664e:	88fb      	ldrh	r3, [r7, #6]
 8006650:	2b01      	cmp	r3, #1
 8006652:	d105      	bne.n	8006660 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006654:	893b      	ldrh	r3, [r7, #8]
 8006656:	b2da      	uxtb	r2, r3
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	629a      	str	r2, [r3, #40]	; 0x28
 800665e:	e015      	b.n	800668c <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8006660:	893b      	ldrh	r3, [r7, #8]
 8006662:	0a1b      	lsrs	r3, r3, #8
 8006664:	b29b      	uxth	r3, r3
 8006666:	b2da      	uxtb	r2, r3
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800666e:	69fa      	ldr	r2, [r7, #28]
 8006670:	69b9      	ldr	r1, [r7, #24]
 8006672:	68f8      	ldr	r0, [r7, #12]
 8006674:	f000 f8d6 	bl	8006824 <I2C_WaitOnTXISFlagUntilTimeout>
 8006678:	4603      	mov	r3, r0
 800667a:	2b00      	cmp	r3, #0
 800667c:	d001      	beq.n	8006682 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800667e:	2301      	movs	r3, #1
 8006680:	e012      	b.n	80066a8 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006682:	893b      	ldrh	r3, [r7, #8]
 8006684:	b2da      	uxtb	r2, r3
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800668c:	69fb      	ldr	r3, [r7, #28]
 800668e:	9300      	str	r3, [sp, #0]
 8006690:	69bb      	ldr	r3, [r7, #24]
 8006692:	2200      	movs	r2, #0
 8006694:	2180      	movs	r1, #128	; 0x80
 8006696:	68f8      	ldr	r0, [r7, #12]
 8006698:	f000 f884 	bl	80067a4 <I2C_WaitOnFlagUntilTimeout>
 800669c:	4603      	mov	r3, r0
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d001      	beq.n	80066a6 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80066a2:	2301      	movs	r3, #1
 80066a4:	e000      	b.n	80066a8 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80066a6:	2300      	movs	r3, #0
}
 80066a8:	4618      	mov	r0, r3
 80066aa:	3710      	adds	r7, #16
 80066ac:	46bd      	mov	sp, r7
 80066ae:	bd80      	pop	{r7, pc}
 80066b0:	80002000 	.word	0x80002000

080066b4 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80066b4:	b580      	push	{r7, lr}
 80066b6:	b086      	sub	sp, #24
 80066b8:	af02      	add	r7, sp, #8
 80066ba:	60f8      	str	r0, [r7, #12]
 80066bc:	4608      	mov	r0, r1
 80066be:	4611      	mov	r1, r2
 80066c0:	461a      	mov	r2, r3
 80066c2:	4603      	mov	r3, r0
 80066c4:	817b      	strh	r3, [r7, #10]
 80066c6:	460b      	mov	r3, r1
 80066c8:	813b      	strh	r3, [r7, #8]
 80066ca:	4613      	mov	r3, r2
 80066cc:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80066ce:	88fb      	ldrh	r3, [r7, #6]
 80066d0:	b2da      	uxtb	r2, r3
 80066d2:	8979      	ldrh	r1, [r7, #10]
 80066d4:	4b20      	ldr	r3, [pc, #128]	; (8006758 <I2C_RequestMemoryRead+0xa4>)
 80066d6:	9300      	str	r3, [sp, #0]
 80066d8:	2300      	movs	r3, #0
 80066da:	68f8      	ldr	r0, [r7, #12]
 80066dc:	f000 f984 	bl	80069e8 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80066e0:	69fa      	ldr	r2, [r7, #28]
 80066e2:	69b9      	ldr	r1, [r7, #24]
 80066e4:	68f8      	ldr	r0, [r7, #12]
 80066e6:	f000 f89d 	bl	8006824 <I2C_WaitOnTXISFlagUntilTimeout>
 80066ea:	4603      	mov	r3, r0
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d001      	beq.n	80066f4 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80066f0:	2301      	movs	r3, #1
 80066f2:	e02c      	b.n	800674e <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80066f4:	88fb      	ldrh	r3, [r7, #6]
 80066f6:	2b01      	cmp	r3, #1
 80066f8:	d105      	bne.n	8006706 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80066fa:	893b      	ldrh	r3, [r7, #8]
 80066fc:	b2da      	uxtb	r2, r3
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	629a      	str	r2, [r3, #40]	; 0x28
 8006704:	e015      	b.n	8006732 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8006706:	893b      	ldrh	r3, [r7, #8]
 8006708:	0a1b      	lsrs	r3, r3, #8
 800670a:	b29b      	uxth	r3, r3
 800670c:	b2da      	uxtb	r2, r3
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006714:	69fa      	ldr	r2, [r7, #28]
 8006716:	69b9      	ldr	r1, [r7, #24]
 8006718:	68f8      	ldr	r0, [r7, #12]
 800671a:	f000 f883 	bl	8006824 <I2C_WaitOnTXISFlagUntilTimeout>
 800671e:	4603      	mov	r3, r0
 8006720:	2b00      	cmp	r3, #0
 8006722:	d001      	beq.n	8006728 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8006724:	2301      	movs	r3, #1
 8006726:	e012      	b.n	800674e <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006728:	893b      	ldrh	r3, [r7, #8]
 800672a:	b2da      	uxtb	r2, r3
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8006732:	69fb      	ldr	r3, [r7, #28]
 8006734:	9300      	str	r3, [sp, #0]
 8006736:	69bb      	ldr	r3, [r7, #24]
 8006738:	2200      	movs	r2, #0
 800673a:	2140      	movs	r1, #64	; 0x40
 800673c:	68f8      	ldr	r0, [r7, #12]
 800673e:	f000 f831 	bl	80067a4 <I2C_WaitOnFlagUntilTimeout>
 8006742:	4603      	mov	r3, r0
 8006744:	2b00      	cmp	r3, #0
 8006746:	d001      	beq.n	800674c <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8006748:	2301      	movs	r3, #1
 800674a:	e000      	b.n	800674e <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 800674c:	2300      	movs	r3, #0
}
 800674e:	4618      	mov	r0, r3
 8006750:	3710      	adds	r7, #16
 8006752:	46bd      	mov	sp, r7
 8006754:	bd80      	pop	{r7, pc}
 8006756:	bf00      	nop
 8006758:	80002000 	.word	0x80002000

0800675c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800675c:	b480      	push	{r7}
 800675e:	b083      	sub	sp, #12
 8006760:	af00      	add	r7, sp, #0
 8006762:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	699b      	ldr	r3, [r3, #24]
 800676a:	f003 0302 	and.w	r3, r3, #2
 800676e:	2b02      	cmp	r3, #2
 8006770:	d103      	bne.n	800677a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	2200      	movs	r2, #0
 8006778:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	699b      	ldr	r3, [r3, #24]
 8006780:	f003 0301 	and.w	r3, r3, #1
 8006784:	2b01      	cmp	r3, #1
 8006786:	d007      	beq.n	8006798 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	699a      	ldr	r2, [r3, #24]
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	f042 0201 	orr.w	r2, r2, #1
 8006796:	619a      	str	r2, [r3, #24]
  }
}
 8006798:	bf00      	nop
 800679a:	370c      	adds	r7, #12
 800679c:	46bd      	mov	sp, r7
 800679e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067a2:	4770      	bx	lr

080067a4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80067a4:	b580      	push	{r7, lr}
 80067a6:	b084      	sub	sp, #16
 80067a8:	af00      	add	r7, sp, #0
 80067aa:	60f8      	str	r0, [r7, #12]
 80067ac:	60b9      	str	r1, [r7, #8]
 80067ae:	603b      	str	r3, [r7, #0]
 80067b0:	4613      	mov	r3, r2
 80067b2:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80067b4:	e022      	b.n	80067fc <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80067b6:	683b      	ldr	r3, [r7, #0]
 80067b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067bc:	d01e      	beq.n	80067fc <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80067be:	f7fe ff65 	bl	800568c <HAL_GetTick>
 80067c2:	4602      	mov	r2, r0
 80067c4:	69bb      	ldr	r3, [r7, #24]
 80067c6:	1ad3      	subs	r3, r2, r3
 80067c8:	683a      	ldr	r2, [r7, #0]
 80067ca:	429a      	cmp	r2, r3
 80067cc:	d302      	bcc.n	80067d4 <I2C_WaitOnFlagUntilTimeout+0x30>
 80067ce:	683b      	ldr	r3, [r7, #0]
 80067d0:	2b00      	cmp	r3, #0
 80067d2:	d113      	bne.n	80067fc <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80067d8:	f043 0220 	orr.w	r2, r3, #32
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	2220      	movs	r2, #32
 80067e4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	2200      	movs	r2, #0
 80067ec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	2200      	movs	r2, #0
 80067f4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 80067f8:	2301      	movs	r3, #1
 80067fa:	e00f      	b.n	800681c <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	699a      	ldr	r2, [r3, #24]
 8006802:	68bb      	ldr	r3, [r7, #8]
 8006804:	4013      	ands	r3, r2
 8006806:	68ba      	ldr	r2, [r7, #8]
 8006808:	429a      	cmp	r2, r3
 800680a:	bf0c      	ite	eq
 800680c:	2301      	moveq	r3, #1
 800680e:	2300      	movne	r3, #0
 8006810:	b2db      	uxtb	r3, r3
 8006812:	461a      	mov	r2, r3
 8006814:	79fb      	ldrb	r3, [r7, #7]
 8006816:	429a      	cmp	r2, r3
 8006818:	d0cd      	beq.n	80067b6 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800681a:	2300      	movs	r3, #0
}
 800681c:	4618      	mov	r0, r3
 800681e:	3710      	adds	r7, #16
 8006820:	46bd      	mov	sp, r7
 8006822:	bd80      	pop	{r7, pc}

08006824 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006824:	b580      	push	{r7, lr}
 8006826:	b084      	sub	sp, #16
 8006828:	af00      	add	r7, sp, #0
 800682a:	60f8      	str	r0, [r7, #12]
 800682c:	60b9      	str	r1, [r7, #8]
 800682e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006830:	e02c      	b.n	800688c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8006832:	687a      	ldr	r2, [r7, #4]
 8006834:	68b9      	ldr	r1, [r7, #8]
 8006836:	68f8      	ldr	r0, [r7, #12]
 8006838:	f000 f870 	bl	800691c <I2C_IsAcknowledgeFailed>
 800683c:	4603      	mov	r3, r0
 800683e:	2b00      	cmp	r3, #0
 8006840:	d001      	beq.n	8006846 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8006842:	2301      	movs	r3, #1
 8006844:	e02a      	b.n	800689c <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006846:	68bb      	ldr	r3, [r7, #8]
 8006848:	f1b3 3fff 	cmp.w	r3, #4294967295
 800684c:	d01e      	beq.n	800688c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800684e:	f7fe ff1d 	bl	800568c <HAL_GetTick>
 8006852:	4602      	mov	r2, r0
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	1ad3      	subs	r3, r2, r3
 8006858:	68ba      	ldr	r2, [r7, #8]
 800685a:	429a      	cmp	r2, r3
 800685c:	d302      	bcc.n	8006864 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800685e:	68bb      	ldr	r3, [r7, #8]
 8006860:	2b00      	cmp	r3, #0
 8006862:	d113      	bne.n	800688c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006868:	f043 0220 	orr.w	r2, r3, #32
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	2220      	movs	r2, #32
 8006874:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	2200      	movs	r2, #0
 800687c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	2200      	movs	r2, #0
 8006884:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8006888:	2301      	movs	r3, #1
 800688a:	e007      	b.n	800689c <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	699b      	ldr	r3, [r3, #24]
 8006892:	f003 0302 	and.w	r3, r3, #2
 8006896:	2b02      	cmp	r3, #2
 8006898:	d1cb      	bne.n	8006832 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800689a:	2300      	movs	r3, #0
}
 800689c:	4618      	mov	r0, r3
 800689e:	3710      	adds	r7, #16
 80068a0:	46bd      	mov	sp, r7
 80068a2:	bd80      	pop	{r7, pc}

080068a4 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80068a4:	b580      	push	{r7, lr}
 80068a6:	b084      	sub	sp, #16
 80068a8:	af00      	add	r7, sp, #0
 80068aa:	60f8      	str	r0, [r7, #12]
 80068ac:	60b9      	str	r1, [r7, #8]
 80068ae:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80068b0:	e028      	b.n	8006904 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80068b2:	687a      	ldr	r2, [r7, #4]
 80068b4:	68b9      	ldr	r1, [r7, #8]
 80068b6:	68f8      	ldr	r0, [r7, #12]
 80068b8:	f000 f830 	bl	800691c <I2C_IsAcknowledgeFailed>
 80068bc:	4603      	mov	r3, r0
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d001      	beq.n	80068c6 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80068c2:	2301      	movs	r3, #1
 80068c4:	e026      	b.n	8006914 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80068c6:	f7fe fee1 	bl	800568c <HAL_GetTick>
 80068ca:	4602      	mov	r2, r0
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	1ad3      	subs	r3, r2, r3
 80068d0:	68ba      	ldr	r2, [r7, #8]
 80068d2:	429a      	cmp	r2, r3
 80068d4:	d302      	bcc.n	80068dc <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80068d6:	68bb      	ldr	r3, [r7, #8]
 80068d8:	2b00      	cmp	r3, #0
 80068da:	d113      	bne.n	8006904 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80068e0:	f043 0220 	orr.w	r2, r3, #32
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	2220      	movs	r2, #32
 80068ec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	2200      	movs	r2, #0
 80068f4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	2200      	movs	r2, #0
 80068fc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8006900:	2301      	movs	r3, #1
 8006902:	e007      	b.n	8006914 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	699b      	ldr	r3, [r3, #24]
 800690a:	f003 0320 	and.w	r3, r3, #32
 800690e:	2b20      	cmp	r3, #32
 8006910:	d1cf      	bne.n	80068b2 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8006912:	2300      	movs	r3, #0
}
 8006914:	4618      	mov	r0, r3
 8006916:	3710      	adds	r7, #16
 8006918:	46bd      	mov	sp, r7
 800691a:	bd80      	pop	{r7, pc}

0800691c <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800691c:	b580      	push	{r7, lr}
 800691e:	b084      	sub	sp, #16
 8006920:	af00      	add	r7, sp, #0
 8006922:	60f8      	str	r0, [r7, #12]
 8006924:	60b9      	str	r1, [r7, #8]
 8006926:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	699b      	ldr	r3, [r3, #24]
 800692e:	f003 0310 	and.w	r3, r3, #16
 8006932:	2b10      	cmp	r3, #16
 8006934:	d151      	bne.n	80069da <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006936:	e022      	b.n	800697e <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8006938:	68bb      	ldr	r3, [r7, #8]
 800693a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800693e:	d01e      	beq.n	800697e <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006940:	f7fe fea4 	bl	800568c <HAL_GetTick>
 8006944:	4602      	mov	r2, r0
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	1ad3      	subs	r3, r2, r3
 800694a:	68ba      	ldr	r2, [r7, #8]
 800694c:	429a      	cmp	r2, r3
 800694e:	d302      	bcc.n	8006956 <I2C_IsAcknowledgeFailed+0x3a>
 8006950:	68bb      	ldr	r3, [r7, #8]
 8006952:	2b00      	cmp	r3, #0
 8006954:	d113      	bne.n	800697e <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800695a:	f043 0220 	orr.w	r2, r3, #32
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	2220      	movs	r2, #32
 8006966:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	2200      	movs	r2, #0
 800696e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	2200      	movs	r2, #0
 8006976:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 800697a:	2301      	movs	r3, #1
 800697c:	e02e      	b.n	80069dc <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	699b      	ldr	r3, [r3, #24]
 8006984:	f003 0320 	and.w	r3, r3, #32
 8006988:	2b20      	cmp	r3, #32
 800698a:	d1d5      	bne.n	8006938 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	2210      	movs	r2, #16
 8006992:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	2220      	movs	r2, #32
 800699a:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800699c:	68f8      	ldr	r0, [r7, #12]
 800699e:	f7ff fedd 	bl	800675c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	6859      	ldr	r1, [r3, #4]
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	681a      	ldr	r2, [r3, #0]
 80069ac:	4b0d      	ldr	r3, [pc, #52]	; (80069e4 <I2C_IsAcknowledgeFailed+0xc8>)
 80069ae:	400b      	ands	r3, r1
 80069b0:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80069b6:	f043 0204 	orr.w	r2, r3, #4
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	2220      	movs	r2, #32
 80069c2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	2200      	movs	r2, #0
 80069ca:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	2200      	movs	r2, #0
 80069d2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 80069d6:	2301      	movs	r3, #1
 80069d8:	e000      	b.n	80069dc <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 80069da:	2300      	movs	r3, #0
}
 80069dc:	4618      	mov	r0, r3
 80069de:	3710      	adds	r7, #16
 80069e0:	46bd      	mov	sp, r7
 80069e2:	bd80      	pop	{r7, pc}
 80069e4:	fe00e800 	.word	0xfe00e800

080069e8 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 80069e8:	b480      	push	{r7}
 80069ea:	b085      	sub	sp, #20
 80069ec:	af00      	add	r7, sp, #0
 80069ee:	60f8      	str	r0, [r7, #12]
 80069f0:	607b      	str	r3, [r7, #4]
 80069f2:	460b      	mov	r3, r1
 80069f4:	817b      	strh	r3, [r7, #10]
 80069f6:	4613      	mov	r3, r2
 80069f8:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	685a      	ldr	r2, [r3, #4]
 8006a00:	69bb      	ldr	r3, [r7, #24]
 8006a02:	0d5b      	lsrs	r3, r3, #21
 8006a04:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8006a08:	4b0d      	ldr	r3, [pc, #52]	; (8006a40 <I2C_TransferConfig+0x58>)
 8006a0a:	430b      	orrs	r3, r1
 8006a0c:	43db      	mvns	r3, r3
 8006a0e:	ea02 0103 	and.w	r1, r2, r3
 8006a12:	897b      	ldrh	r3, [r7, #10]
 8006a14:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8006a18:	7a7b      	ldrb	r3, [r7, #9]
 8006a1a:	041b      	lsls	r3, r3, #16
 8006a1c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8006a20:	431a      	orrs	r2, r3
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	431a      	orrs	r2, r3
 8006a26:	69bb      	ldr	r3, [r7, #24]
 8006a28:	431a      	orrs	r2, r3
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	430a      	orrs	r2, r1
 8006a30:	605a      	str	r2, [r3, #4]
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 8006a32:	bf00      	nop
 8006a34:	3714      	adds	r7, #20
 8006a36:	46bd      	mov	sp, r7
 8006a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a3c:	4770      	bx	lr
 8006a3e:	bf00      	nop
 8006a40:	03ff63ff 	.word	0x03ff63ff

08006a44 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8006a44:	b480      	push	{r7}
 8006a46:	b083      	sub	sp, #12
 8006a48:	af00      	add	r7, sp, #0
 8006a4a:	6078      	str	r0, [r7, #4]
 8006a4c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006a54:	b2db      	uxtb	r3, r3
 8006a56:	2b20      	cmp	r3, #32
 8006a58:	d138      	bne.n	8006acc <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006a60:	2b01      	cmp	r3, #1
 8006a62:	d101      	bne.n	8006a68 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8006a64:	2302      	movs	r3, #2
 8006a66:	e032      	b.n	8006ace <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	2201      	movs	r2, #1
 8006a6c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	2224      	movs	r2, #36	; 0x24
 8006a74:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	681a      	ldr	r2, [r3, #0]
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	f022 0201 	bic.w	r2, r2, #1
 8006a86:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	681a      	ldr	r2, [r3, #0]
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8006a96:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	6819      	ldr	r1, [r3, #0]
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	683a      	ldr	r2, [r7, #0]
 8006aa4:	430a      	orrs	r2, r1
 8006aa6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	681a      	ldr	r2, [r3, #0]
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	f042 0201 	orr.w	r2, r2, #1
 8006ab6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	2220      	movs	r2, #32
 8006abc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	2200      	movs	r2, #0
 8006ac4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8006ac8:	2300      	movs	r3, #0
 8006aca:	e000      	b.n	8006ace <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006acc:	2302      	movs	r3, #2
  }
}
 8006ace:	4618      	mov	r0, r3
 8006ad0:	370c      	adds	r7, #12
 8006ad2:	46bd      	mov	sp, r7
 8006ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ad8:	4770      	bx	lr

08006ada <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8006ada:	b480      	push	{r7}
 8006adc:	b085      	sub	sp, #20
 8006ade:	af00      	add	r7, sp, #0
 8006ae0:	6078      	str	r0, [r7, #4]
 8006ae2:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006aea:	b2db      	uxtb	r3, r3
 8006aec:	2b20      	cmp	r3, #32
 8006aee:	d139      	bne.n	8006b64 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006af6:	2b01      	cmp	r3, #1
 8006af8:	d101      	bne.n	8006afe <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8006afa:	2302      	movs	r3, #2
 8006afc:	e033      	b.n	8006b66 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	2201      	movs	r2, #1
 8006b02:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	2224      	movs	r2, #36	; 0x24
 8006b0a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	681a      	ldr	r2, [r3, #0]
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	f022 0201 	bic.w	r2, r2, #1
 8006b1c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8006b2c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8006b2e:	683b      	ldr	r3, [r7, #0]
 8006b30:	021b      	lsls	r3, r3, #8
 8006b32:	68fa      	ldr	r2, [r7, #12]
 8006b34:	4313      	orrs	r3, r2
 8006b36:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	68fa      	ldr	r2, [r7, #12]
 8006b3e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	681a      	ldr	r2, [r3, #0]
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	f042 0201 	orr.w	r2, r2, #1
 8006b4e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	2220      	movs	r2, #32
 8006b54:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	2200      	movs	r2, #0
 8006b5c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8006b60:	2300      	movs	r3, #0
 8006b62:	e000      	b.n	8006b66 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8006b64:	2302      	movs	r3, #2
  }
}
 8006b66:	4618      	mov	r0, r3
 8006b68:	3714      	adds	r7, #20
 8006b6a:	46bd      	mov	sp, r7
 8006b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b70:	4770      	bx	lr
	...

08006b74 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8006b74:	b480      	push	{r7}
 8006b76:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006b78:	4b05      	ldr	r3, [pc, #20]	; (8006b90 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	4a04      	ldr	r2, [pc, #16]	; (8006b90 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8006b7e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006b82:	6013      	str	r3, [r2, #0]
}
 8006b84:	bf00      	nop
 8006b86:	46bd      	mov	sp, r7
 8006b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b8c:	4770      	bx	lr
 8006b8e:	bf00      	nop
 8006b90:	58000400 	.word	0x58000400

08006b94 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2)
  */  
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8006b94:	b480      	push	{r7}
 8006b96:	af00      	add	r7, sp, #0
  return  (PWR->CR1 & PWR_CR1_VOS);
 8006b98:	4b04      	ldr	r3, [pc, #16]	; (8006bac <HAL_PWREx_GetVoltageRange+0x18>)
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
}
 8006ba0:	4618      	mov	r0, r3
 8006ba2:	46bd      	mov	sp, r7
 8006ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ba8:	4770      	bx	lr
 8006baa:	bf00      	nop
 8006bac:	58000400 	.word	0x58000400

08006bb0 <LL_RCC_HSE_IsEnabledDiv2>:
{
 8006bb0:	b480      	push	{r7}
 8006bb2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8006bb4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006bbe:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006bc2:	d101      	bne.n	8006bc8 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 8006bc4:	2301      	movs	r3, #1
 8006bc6:	e000      	b.n	8006bca <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 8006bc8:	2300      	movs	r3, #0
}
 8006bca:	4618      	mov	r0, r3
 8006bcc:	46bd      	mov	sp, r7
 8006bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bd2:	4770      	bx	lr

08006bd4 <LL_RCC_HSE_EnableBypass>:
{
 8006bd4:	b480      	push	{r7}
 8006bd6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEBYP);
 8006bd8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006be2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006be6:	6013      	str	r3, [r2, #0]
}
 8006be8:	bf00      	nop
 8006bea:	46bd      	mov	sp, r7
 8006bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bf0:	4770      	bx	lr

08006bf2 <LL_RCC_HSE_DisableBypass>:
{
 8006bf2:	b480      	push	{r7}
 8006bf4:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);
 8006bf6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006c00:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006c04:	6013      	str	r3, [r2, #0]
}
 8006c06:	bf00      	nop
 8006c08:	46bd      	mov	sp, r7
 8006c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c0e:	4770      	bx	lr

08006c10 <LL_RCC_HSE_Enable>:
{
 8006c10:	b480      	push	{r7}
 8006c12:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8006c14:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006c1e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006c22:	6013      	str	r3, [r2, #0]
}
 8006c24:	bf00      	nop
 8006c26:	46bd      	mov	sp, r7
 8006c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c2c:	4770      	bx	lr

08006c2e <LL_RCC_HSE_Disable>:
{
 8006c2e:	b480      	push	{r7}
 8006c30:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 8006c32:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006c3c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006c40:	6013      	str	r3, [r2, #0]
}
 8006c42:	bf00      	nop
 8006c44:	46bd      	mov	sp, r7
 8006c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c4a:	4770      	bx	lr

08006c4c <LL_RCC_HSE_IsReady>:
{
 8006c4c:	b480      	push	{r7}
 8006c4e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8006c50:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006c5a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006c5e:	d101      	bne.n	8006c64 <LL_RCC_HSE_IsReady+0x18>
 8006c60:	2301      	movs	r3, #1
 8006c62:	e000      	b.n	8006c66 <LL_RCC_HSE_IsReady+0x1a>
 8006c64:	2300      	movs	r3, #0
}
 8006c66:	4618      	mov	r0, r3
 8006c68:	46bd      	mov	sp, r7
 8006c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c6e:	4770      	bx	lr

08006c70 <LL_RCC_HSI_Enable>:
{
 8006c70:	b480      	push	{r7}
 8006c72:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8006c74:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006c7e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006c82:	6013      	str	r3, [r2, #0]
}
 8006c84:	bf00      	nop
 8006c86:	46bd      	mov	sp, r7
 8006c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c8c:	4770      	bx	lr

08006c8e <LL_RCC_HSI_Disable>:
{
 8006c8e:	b480      	push	{r7}
 8006c90:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 8006c92:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006c9c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006ca0:	6013      	str	r3, [r2, #0]
}
 8006ca2:	bf00      	nop
 8006ca4:	46bd      	mov	sp, r7
 8006ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006caa:	4770      	bx	lr

08006cac <LL_RCC_HSI_IsReady>:
{
 8006cac:	b480      	push	{r7}
 8006cae:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8006cb0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006cba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006cbe:	d101      	bne.n	8006cc4 <LL_RCC_HSI_IsReady+0x18>
 8006cc0:	2301      	movs	r3, #1
 8006cc2:	e000      	b.n	8006cc6 <LL_RCC_HSI_IsReady+0x1a>
 8006cc4:	2300      	movs	r3, #0
}
 8006cc6:	4618      	mov	r0, r3
 8006cc8:	46bd      	mov	sp, r7
 8006cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cce:	4770      	bx	lr

08006cd0 <LL_RCC_HSI_SetCalibTrimming>:
{
 8006cd0:	b480      	push	{r7}
 8006cd2:	b083      	sub	sp, #12
 8006cd4:	af00      	add	r7, sp, #0
 8006cd6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8006cd8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006cdc:	685b      	ldr	r3, [r3, #4]
 8006cde:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	061b      	lsls	r3, r3, #24
 8006ce6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006cea:	4313      	orrs	r3, r2
 8006cec:	604b      	str	r3, [r1, #4]
}
 8006cee:	bf00      	nop
 8006cf0:	370c      	adds	r7, #12
 8006cf2:	46bd      	mov	sp, r7
 8006cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cf8:	4770      	bx	lr

08006cfa <LL_RCC_HSI48_Enable>:
{
 8006cfa:	b480      	push	{r7}
 8006cfc:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 8006cfe:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006d02:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006d06:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006d0a:	f043 0301 	orr.w	r3, r3, #1
 8006d0e:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
}
 8006d12:	bf00      	nop
 8006d14:	46bd      	mov	sp, r7
 8006d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d1a:	4770      	bx	lr

08006d1c <LL_RCC_HSI48_Disable>:
{
 8006d1c:	b480      	push	{r7}
 8006d1e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 8006d20:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006d24:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006d28:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006d2c:	f023 0301 	bic.w	r3, r3, #1
 8006d30:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
}
 8006d34:	bf00      	nop
 8006d36:	46bd      	mov	sp, r7
 8006d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d3c:	4770      	bx	lr

08006d3e <LL_RCC_HSI48_IsReady>:
{
 8006d3e:	b480      	push	{r7}
 8006d40:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 8006d42:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006d46:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006d4a:	f003 0302 	and.w	r3, r3, #2
 8006d4e:	2b02      	cmp	r3, #2
 8006d50:	d101      	bne.n	8006d56 <LL_RCC_HSI48_IsReady+0x18>
 8006d52:	2301      	movs	r3, #1
 8006d54:	e000      	b.n	8006d58 <LL_RCC_HSI48_IsReady+0x1a>
 8006d56:	2300      	movs	r3, #0
}
 8006d58:	4618      	mov	r0, r3
 8006d5a:	46bd      	mov	sp, r7
 8006d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d60:	4770      	bx	lr

08006d62 <LL_RCC_LSE_Enable>:
{
 8006d62:	b480      	push	{r7}
 8006d64:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8006d66:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006d6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006d6e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006d72:	f043 0301 	orr.w	r3, r3, #1
 8006d76:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8006d7a:	bf00      	nop
 8006d7c:	46bd      	mov	sp, r7
 8006d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d82:	4770      	bx	lr

08006d84 <LL_RCC_LSE_Disable>:
{
 8006d84:	b480      	push	{r7}
 8006d86:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8006d88:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006d8c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006d90:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006d94:	f023 0301 	bic.w	r3, r3, #1
 8006d98:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8006d9c:	bf00      	nop
 8006d9e:	46bd      	mov	sp, r7
 8006da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006da4:	4770      	bx	lr

08006da6 <LL_RCC_LSE_EnableBypass>:
{
 8006da6:	b480      	push	{r7}
 8006da8:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8006daa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006dae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006db2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006db6:	f043 0304 	orr.w	r3, r3, #4
 8006dba:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8006dbe:	bf00      	nop
 8006dc0:	46bd      	mov	sp, r7
 8006dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dc6:	4770      	bx	lr

08006dc8 <LL_RCC_LSE_DisableBypass>:
{
 8006dc8:	b480      	push	{r7}
 8006dca:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8006dcc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006dd0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006dd4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006dd8:	f023 0304 	bic.w	r3, r3, #4
 8006ddc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8006de0:	bf00      	nop
 8006de2:	46bd      	mov	sp, r7
 8006de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006de8:	4770      	bx	lr

08006dea <LL_RCC_LSE_IsReady>:
{
 8006dea:	b480      	push	{r7}
 8006dec:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8006dee:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006df2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006df6:	f003 0302 	and.w	r3, r3, #2
 8006dfa:	2b02      	cmp	r3, #2
 8006dfc:	d101      	bne.n	8006e02 <LL_RCC_LSE_IsReady+0x18>
 8006dfe:	2301      	movs	r3, #1
 8006e00:	e000      	b.n	8006e04 <LL_RCC_LSE_IsReady+0x1a>
 8006e02:	2300      	movs	r3, #0
}
 8006e04:	4618      	mov	r0, r3
 8006e06:	46bd      	mov	sp, r7
 8006e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e0c:	4770      	bx	lr

08006e0e <LL_RCC_LSI1_Enable>:
{
 8006e0e:	b480      	push	{r7}
 8006e10:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8006e12:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006e16:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006e1a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006e1e:	f043 0301 	orr.w	r3, r3, #1
 8006e22:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8006e26:	bf00      	nop
 8006e28:	46bd      	mov	sp, r7
 8006e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e2e:	4770      	bx	lr

08006e30 <LL_RCC_LSI1_Disable>:
{
 8006e30:	b480      	push	{r7}
 8006e32:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8006e34:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006e38:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006e3c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006e40:	f023 0301 	bic.w	r3, r3, #1
 8006e44:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8006e48:	bf00      	nop
 8006e4a:	46bd      	mov	sp, r7
 8006e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e50:	4770      	bx	lr

08006e52 <LL_RCC_LSI1_IsReady>:
{
 8006e52:	b480      	push	{r7}
 8006e54:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 8006e56:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006e5a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006e5e:	f003 0302 	and.w	r3, r3, #2
 8006e62:	2b02      	cmp	r3, #2
 8006e64:	d101      	bne.n	8006e6a <LL_RCC_LSI1_IsReady+0x18>
 8006e66:	2301      	movs	r3, #1
 8006e68:	e000      	b.n	8006e6c <LL_RCC_LSI1_IsReady+0x1a>
 8006e6a:	2300      	movs	r3, #0
}
 8006e6c:	4618      	mov	r0, r3
 8006e6e:	46bd      	mov	sp, r7
 8006e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e74:	4770      	bx	lr

08006e76 <LL_RCC_LSI2_Enable>:
{
 8006e76:	b480      	push	{r7}
 8006e78:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8006e7a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006e7e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006e82:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006e86:	f043 0304 	orr.w	r3, r3, #4
 8006e8a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8006e8e:	bf00      	nop
 8006e90:	46bd      	mov	sp, r7
 8006e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e96:	4770      	bx	lr

08006e98 <LL_RCC_LSI2_Disable>:
{
 8006e98:	b480      	push	{r7}
 8006e9a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8006e9c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006ea0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006ea4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006ea8:	f023 0304 	bic.w	r3, r3, #4
 8006eac:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8006eb0:	bf00      	nop
 8006eb2:	46bd      	mov	sp, r7
 8006eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eb8:	4770      	bx	lr

08006eba <LL_RCC_LSI2_IsReady>:
{
 8006eba:	b480      	push	{r7}
 8006ebc:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 8006ebe:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006ec2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006ec6:	f003 0308 	and.w	r3, r3, #8
 8006eca:	2b08      	cmp	r3, #8
 8006ecc:	d101      	bne.n	8006ed2 <LL_RCC_LSI2_IsReady+0x18>
 8006ece:	2301      	movs	r3, #1
 8006ed0:	e000      	b.n	8006ed4 <LL_RCC_LSI2_IsReady+0x1a>
 8006ed2:	2300      	movs	r3, #0
}
 8006ed4:	4618      	mov	r0, r3
 8006ed6:	46bd      	mov	sp, r7
 8006ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006edc:	4770      	bx	lr

08006ede <LL_RCC_LSI2_SetTrimming>:
{
 8006ede:	b480      	push	{r7}
 8006ee0:	b083      	sub	sp, #12
 8006ee2:	af00      	add	r7, sp, #0
 8006ee4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_LSI2TRIM, Value << RCC_CSR_LSI2TRIM_Pos);
 8006ee6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006eea:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006eee:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	021b      	lsls	r3, r3, #8
 8006ef6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006efa:	4313      	orrs	r3, r2
 8006efc:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
}
 8006f00:	bf00      	nop
 8006f02:	370c      	adds	r7, #12
 8006f04:	46bd      	mov	sp, r7
 8006f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f0a:	4770      	bx	lr

08006f0c <LL_RCC_MSI_Enable>:
{
 8006f0c:	b480      	push	{r7}
 8006f0e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8006f10:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006f1a:	f043 0301 	orr.w	r3, r3, #1
 8006f1e:	6013      	str	r3, [r2, #0]
}
 8006f20:	bf00      	nop
 8006f22:	46bd      	mov	sp, r7
 8006f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f28:	4770      	bx	lr

08006f2a <LL_RCC_MSI_Disable>:
{
 8006f2a:	b480      	push	{r7}
 8006f2c:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 8006f2e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006f38:	f023 0301 	bic.w	r3, r3, #1
 8006f3c:	6013      	str	r3, [r2, #0]
}
 8006f3e:	bf00      	nop
 8006f40:	46bd      	mov	sp, r7
 8006f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f46:	4770      	bx	lr

08006f48 <LL_RCC_MSI_IsReady>:
{
 8006f48:	b480      	push	{r7}
 8006f4a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8006f4c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	f003 0302 	and.w	r3, r3, #2
 8006f56:	2b02      	cmp	r3, #2
 8006f58:	d101      	bne.n	8006f5e <LL_RCC_MSI_IsReady+0x16>
 8006f5a:	2301      	movs	r3, #1
 8006f5c:	e000      	b.n	8006f60 <LL_RCC_MSI_IsReady+0x18>
 8006f5e:	2300      	movs	r3, #0
}
 8006f60:	4618      	mov	r0, r3
 8006f62:	46bd      	mov	sp, r7
 8006f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f68:	4770      	bx	lr

08006f6a <LL_RCC_MSI_SetRange>:
{
 8006f6a:	b480      	push	{r7}
 8006f6c:	b083      	sub	sp, #12
 8006f6e:	af00      	add	r7, sp, #0
 8006f70:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 8006f72:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006f7c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	4313      	orrs	r3, r2
 8006f84:	600b      	str	r3, [r1, #0]
}
 8006f86:	bf00      	nop
 8006f88:	370c      	adds	r7, #12
 8006f8a:	46bd      	mov	sp, r7
 8006f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f90:	4770      	bx	lr

08006f92 <LL_RCC_MSI_GetRange>:
{
 8006f92:	b480      	push	{r7}
 8006f94:	b083      	sub	sp, #12
 8006f96:	af00      	add	r7, sp, #0
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 8006f98:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006fa2:	607b      	str	r3, [r7, #4]
  if (msiRange > LL_RCC_MSIRANGE_11)
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	2bb0      	cmp	r3, #176	; 0xb0
 8006fa8:	d901      	bls.n	8006fae <LL_RCC_MSI_GetRange+0x1c>
    msiRange = LL_RCC_MSIRANGE_11;
 8006faa:	23b0      	movs	r3, #176	; 0xb0
 8006fac:	607b      	str	r3, [r7, #4]
  return msiRange;
 8006fae:	687b      	ldr	r3, [r7, #4]
}
 8006fb0:	4618      	mov	r0, r3
 8006fb2:	370c      	adds	r7, #12
 8006fb4:	46bd      	mov	sp, r7
 8006fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fba:	4770      	bx	lr

08006fbc <LL_RCC_MSI_SetCalibTrimming>:
{
 8006fbc:	b480      	push	{r7}
 8006fbe:	b083      	sub	sp, #12
 8006fc0:	af00      	add	r7, sp, #0
 8006fc2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8006fc4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006fc8:	685b      	ldr	r3, [r3, #4]
 8006fca:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	021b      	lsls	r3, r3, #8
 8006fd2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006fd6:	4313      	orrs	r3, r2
 8006fd8:	604b      	str	r3, [r1, #4]
}
 8006fda:	bf00      	nop
 8006fdc:	370c      	adds	r7, #12
 8006fde:	46bd      	mov	sp, r7
 8006fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fe4:	4770      	bx	lr

08006fe6 <LL_RCC_SetSysClkSource>:
{
 8006fe6:	b480      	push	{r7}
 8006fe8:	b083      	sub	sp, #12
 8006fea:	af00      	add	r7, sp, #0
 8006fec:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8006fee:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006ff2:	689b      	ldr	r3, [r3, #8]
 8006ff4:	f023 0203 	bic.w	r2, r3, #3
 8006ff8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	4313      	orrs	r3, r2
 8007000:	608b      	str	r3, [r1, #8]
}
 8007002:	bf00      	nop
 8007004:	370c      	adds	r7, #12
 8007006:	46bd      	mov	sp, r7
 8007008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800700c:	4770      	bx	lr

0800700e <LL_RCC_GetSysClkSource>:
{
 800700e:	b480      	push	{r7}
 8007010:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8007012:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007016:	689b      	ldr	r3, [r3, #8]
 8007018:	f003 030c 	and.w	r3, r3, #12
}
 800701c:	4618      	mov	r0, r3
 800701e:	46bd      	mov	sp, r7
 8007020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007024:	4770      	bx	lr

08007026 <LL_RCC_SetAHBPrescaler>:
{
 8007026:	b480      	push	{r7}
 8007028:	b083      	sub	sp, #12
 800702a:	af00      	add	r7, sp, #0
 800702c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 800702e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007032:	689b      	ldr	r3, [r3, #8]
 8007034:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007038:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	4313      	orrs	r3, r2
 8007040:	608b      	str	r3, [r1, #8]
}
 8007042:	bf00      	nop
 8007044:	370c      	adds	r7, #12
 8007046:	46bd      	mov	sp, r7
 8007048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800704c:	4770      	bx	lr

0800704e <LL_C2_RCC_SetAHBPrescaler>:
{
 800704e:	b480      	push	{r7}
 8007050:	b083      	sub	sp, #12
 8007052:	af00      	add	r7, sp, #0
 8007054:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 8007056:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800705a:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800705e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007062:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	4313      	orrs	r3, r2
 800706a:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 800706e:	bf00      	nop
 8007070:	370c      	adds	r7, #12
 8007072:	46bd      	mov	sp, r7
 8007074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007078:	4770      	bx	lr

0800707a <LL_RCC_SetAHB4Prescaler>:
{
 800707a:	b480      	push	{r7}
 800707c:	b083      	sub	sp, #12
 800707e:	af00      	add	r7, sp, #0
 8007080:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 8007082:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007086:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800708a:	f023 020f 	bic.w	r2, r3, #15
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	091b      	lsrs	r3, r3, #4
 8007092:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8007096:	4313      	orrs	r3, r2
 8007098:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 800709c:	bf00      	nop
 800709e:	370c      	adds	r7, #12
 80070a0:	46bd      	mov	sp, r7
 80070a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070a6:	4770      	bx	lr

080070a8 <LL_RCC_SetAPB1Prescaler>:
{
 80070a8:	b480      	push	{r7}
 80070aa:	b083      	sub	sp, #12
 80070ac:	af00      	add	r7, sp, #0
 80070ae:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 80070b0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80070b4:	689b      	ldr	r3, [r3, #8]
 80070b6:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80070ba:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	4313      	orrs	r3, r2
 80070c2:	608b      	str	r3, [r1, #8]
}
 80070c4:	bf00      	nop
 80070c6:	370c      	adds	r7, #12
 80070c8:	46bd      	mov	sp, r7
 80070ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ce:	4770      	bx	lr

080070d0 <LL_RCC_SetAPB2Prescaler>:
{
 80070d0:	b480      	push	{r7}
 80070d2:	b083      	sub	sp, #12
 80070d4:	af00      	add	r7, sp, #0
 80070d6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 80070d8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80070dc:	689b      	ldr	r3, [r3, #8]
 80070de:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80070e2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	4313      	orrs	r3, r2
 80070ea:	608b      	str	r3, [r1, #8]
}
 80070ec:	bf00      	nop
 80070ee:	370c      	adds	r7, #12
 80070f0:	46bd      	mov	sp, r7
 80070f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070f6:	4770      	bx	lr

080070f8 <LL_RCC_GetAHBPrescaler>:
{
 80070f8:	b480      	push	{r7}
 80070fa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 80070fc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007100:	689b      	ldr	r3, [r3, #8]
 8007102:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8007106:	4618      	mov	r0, r3
 8007108:	46bd      	mov	sp, r7
 800710a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800710e:	4770      	bx	lr

08007110 <LL_RCC_GetAHB4Prescaler>:
{
 8007110:	b480      	push	{r7}
 8007112:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 8007114:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007118:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800711c:	011b      	lsls	r3, r3, #4
 800711e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8007122:	4618      	mov	r0, r3
 8007124:	46bd      	mov	sp, r7
 8007126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800712a:	4770      	bx	lr

0800712c <LL_RCC_GetAPB1Prescaler>:
{
 800712c:	b480      	push	{r7}
 800712e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8007130:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007134:	689b      	ldr	r3, [r3, #8]
 8007136:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 800713a:	4618      	mov	r0, r3
 800713c:	46bd      	mov	sp, r7
 800713e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007142:	4770      	bx	lr

08007144 <LL_RCC_GetAPB2Prescaler>:
{
 8007144:	b480      	push	{r7}
 8007146:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8007148:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800714c:	689b      	ldr	r3, [r3, #8]
 800714e:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 8007152:	4618      	mov	r0, r3
 8007154:	46bd      	mov	sp, r7
 8007156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800715a:	4770      	bx	lr

0800715c <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 800715c:	b480      	push	{r7}
 800715e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8007160:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800716a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800716e:	6013      	str	r3, [r2, #0]
}
 8007170:	bf00      	nop
 8007172:	46bd      	mov	sp, r7
 8007174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007178:	4770      	bx	lr

0800717a <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 800717a:	b480      	push	{r7}
 800717c:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 800717e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8007188:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800718c:	6013      	str	r3, [r2, #0]
}
 800718e:	bf00      	nop
 8007190:	46bd      	mov	sp, r7
 8007192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007196:	4770      	bx	lr

08007198 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8007198:	b480      	push	{r7}
 800719a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 800719c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80071a6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80071aa:	d101      	bne.n	80071b0 <LL_RCC_PLL_IsReady+0x18>
 80071ac:	2301      	movs	r3, #1
 80071ae:	e000      	b.n	80071b2 <LL_RCC_PLL_IsReady+0x1a>
 80071b0:	2300      	movs	r3, #0
}
 80071b2:	4618      	mov	r0, r3
 80071b4:	46bd      	mov	sp, r7
 80071b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ba:	4770      	bx	lr

080071bc <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 80071bc:	b480      	push	{r7}
 80071be:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 80071c0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80071c4:	68db      	ldr	r3, [r3, #12]
 80071c6:	0a1b      	lsrs	r3, r3, #8
 80071c8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 80071cc:	4618      	mov	r0, r3
 80071ce:	46bd      	mov	sp, r7
 80071d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071d4:	4770      	bx	lr

080071d6 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 80071d6:	b480      	push	{r7}
 80071d8:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 80071da:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80071de:	68db      	ldr	r3, [r3, #12]
 80071e0:	f003 4360 	and.w	r3, r3, #3758096384	; 0xe0000000
}
 80071e4:	4618      	mov	r0, r3
 80071e6:	46bd      	mov	sp, r7
 80071e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ec:	4770      	bx	lr

080071ee <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 80071ee:	b480      	push	{r7}
 80071f0:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 80071f2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80071f6:	68db      	ldr	r3, [r3, #12]
 80071f8:	f003 0370 	and.w	r3, r3, #112	; 0x70
}
 80071fc:	4618      	mov	r0, r3
 80071fe:	46bd      	mov	sp, r7
 8007200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007204:	4770      	bx	lr

08007206 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8007206:	b480      	push	{r7}
 8007208:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 800720a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800720e:	68db      	ldr	r3, [r3, #12]
 8007210:	f003 0303 	and.w	r3, r3, #3
}
 8007214:	4618      	mov	r0, r3
 8007216:	46bd      	mov	sp, r7
 8007218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800721c:	4770      	bx	lr

0800721e <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 800721e:	b480      	push	{r7}
 8007220:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 8007222:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007226:	689b      	ldr	r3, [r3, #8]
 8007228:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800722c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007230:	d101      	bne.n	8007236 <LL_RCC_IsActiveFlag_HPRE+0x18>
 8007232:	2301      	movs	r3, #1
 8007234:	e000      	b.n	8007238 <LL_RCC_IsActiveFlag_HPRE+0x1a>
 8007236:	2300      	movs	r3, #0
}
 8007238:	4618      	mov	r0, r3
 800723a:	46bd      	mov	sp, r7
 800723c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007240:	4770      	bx	lr

08007242 <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 8007242:	b480      	push	{r7}
 8007244:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 8007246:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800724a:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800724e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007252:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007256:	d101      	bne.n	800725c <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 8007258:	2301      	movs	r3, #1
 800725a:	e000      	b.n	800725e <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 800725c:	2300      	movs	r3, #0
}
 800725e:	4618      	mov	r0, r3
 8007260:	46bd      	mov	sp, r7
 8007262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007266:	4770      	bx	lr

08007268 <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK4 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 8007268:	b480      	push	{r7}
 800726a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 800726c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007270:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8007274:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007278:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800727c:	d101      	bne.n	8007282 <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 800727e:	2301      	movs	r3, #1
 8007280:	e000      	b.n	8007284 <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 8007282:	2300      	movs	r3, #0
}
 8007284:	4618      	mov	r0, r3
 8007286:	46bd      	mov	sp, r7
 8007288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800728c:	4770      	bx	lr

0800728e <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 800728e:	b480      	push	{r7}
 8007290:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 8007292:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007296:	689b      	ldr	r3, [r3, #8]
 8007298:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800729c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80072a0:	d101      	bne.n	80072a6 <LL_RCC_IsActiveFlag_PPRE1+0x18>
 80072a2:	2301      	movs	r3, #1
 80072a4:	e000      	b.n	80072a8 <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 80072a6:	2300      	movs	r3, #0
}
 80072a8:	4618      	mov	r0, r3
 80072aa:	46bd      	mov	sp, r7
 80072ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072b0:	4770      	bx	lr

080072b2 <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 80072b2:	b480      	push	{r7}
 80072b4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 80072b6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80072ba:	689b      	ldr	r3, [r3, #8]
 80072bc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80072c0:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80072c4:	d101      	bne.n	80072ca <LL_RCC_IsActiveFlag_PPRE2+0x18>
 80072c6:	2301      	movs	r3, #1
 80072c8:	e000      	b.n	80072cc <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 80072ca:	2300      	movs	r3, #0
}
 80072cc:	4618      	mov	r0, r3
 80072ce:	46bd      	mov	sp, r7
 80072d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072d4:	4770      	bx	lr
	...

080072d8 <HAL_RCC_OscConfig>:
  *         contains the configuration information for the RCC Oscillators.
  * @note   The PLL is not disabled when used as system clock.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80072d8:	b590      	push	{r4, r7, lr}
 80072da:	b08b      	sub	sp, #44	; 0x2c
 80072dc:	af00      	add	r7, sp, #0
 80072de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	2b00      	cmp	r3, #0
 80072e4:	d101      	bne.n	80072ea <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80072e6:	2301      	movs	r3, #1
 80072e8:	e34b      	b.n	8007982 <HAL_RCC_OscConfig+0x6aa>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	f003 0320 	and.w	r3, r3, #32
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	f000 808f 	beq.w	8007416 <HAL_RCC_OscConfig+0x13e>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80072f8:	f7ff fe89 	bl	800700e <LL_RCC_GetSysClkSource>
 80072fc:	6278      	str	r0, [r7, #36]	; 0x24
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 80072fe:	f7ff ff82 	bl	8007206 <LL_RCC_PLL_GetMainSource>
 8007302:	6238      	str	r0, [r7, #32]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8007304:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007306:	2b00      	cmp	r3, #0
 8007308:	d005      	beq.n	8007316 <HAL_RCC_OscConfig+0x3e>
 800730a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800730c:	2b0c      	cmp	r3, #12
 800730e:	d149      	bne.n	80073a4 <HAL_RCC_OscConfig+0xcc>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_MSI)))
 8007310:	6a3b      	ldr	r3, [r7, #32]
 8007312:	2b01      	cmp	r3, #1
 8007314:	d146      	bne.n	80073a4 <HAL_RCC_OscConfig+0xcc>
    {
      if ((LL_RCC_MSI_IsReady() != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8007316:	f7ff fe17 	bl	8006f48 <LL_RCC_MSI_IsReady>
 800731a:	4603      	mov	r3, r0
 800731c:	2b00      	cmp	r3, #0
 800731e:	d005      	beq.n	800732c <HAL_RCC_OscConfig+0x54>
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	69db      	ldr	r3, [r3, #28]
 8007324:	2b00      	cmp	r3, #0
 8007326:	d101      	bne.n	800732c <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 8007328:	2301      	movs	r3, #1
 800732a:	e32a      	b.n	8007982 <HAL_RCC_OscConfig+0x6aa>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB4 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 8007330:	f7ff fe2f 	bl	8006f92 <LL_RCC_MSI_GetRange>
 8007334:	4603      	mov	r3, r0
 8007336:	429c      	cmp	r4, r3
 8007338:	d914      	bls.n	8007364 <HAL_RCC_OscConfig+0x8c>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800733e:	4618      	mov	r0, r3
 8007340:	f000 fd0e 	bl	8007d60 <RCC_SetFlashLatencyFromMSIRange>
 8007344:	4603      	mov	r3, r0
 8007346:	2b00      	cmp	r3, #0
 8007348:	d001      	beq.n	800734e <HAL_RCC_OscConfig+0x76>
          {
            return HAL_ERROR;
 800734a:	2301      	movs	r3, #1
 800734c:	e319      	b.n	8007982 <HAL_RCC_OscConfig+0x6aa>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007352:	4618      	mov	r0, r3
 8007354:	f7ff fe09 	bl	8006f6a <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	6a1b      	ldr	r3, [r3, #32]
 800735c:	4618      	mov	r0, r3
 800735e:	f7ff fe2d 	bl	8006fbc <LL_RCC_MSI_SetCalibTrimming>
 8007362:	e013      	b.n	800738c <HAL_RCC_OscConfig+0xb4>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007368:	4618      	mov	r0, r3
 800736a:	f7ff fdfe 	bl	8006f6a <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	6a1b      	ldr	r3, [r3, #32]
 8007372:	4618      	mov	r0, r3
 8007374:	f7ff fe22 	bl	8006fbc <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800737c:	4618      	mov	r0, r3
 800737e:	f000 fcef 	bl	8007d60 <RCC_SetFlashLatencyFromMSIRange>
 8007382:	4603      	mov	r3, r0
 8007384:	2b00      	cmp	r3, #0
 8007386:	d001      	beq.n	800738c <HAL_RCC_OscConfig+0xb4>
          {
            return HAL_ERROR;
 8007388:	2301      	movs	r3, #1
 800738a:	e2fa      	b.n	8007982 <HAL_RCC_OscConfig+0x6aa>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClockUpdate();
 800738c:	f7fa fed6 	bl	800213c <SystemCoreClockUpdate>
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8007390:	4bb4      	ldr	r3, [pc, #720]	; (8007664 <HAL_RCC_OscConfig+0x38c>)
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	4618      	mov	r0, r3
 8007396:	f7fe f92d 	bl	80055f4 <HAL_InitTick>
 800739a:	4603      	mov	r3, r0
 800739c:	2b00      	cmp	r3, #0
 800739e:	d039      	beq.n	8007414 <HAL_RCC_OscConfig+0x13c>
        {
          return HAL_ERROR;
 80073a0:	2301      	movs	r3, #1
 80073a2:	e2ee      	b.n	8007982 <HAL_RCC_OscConfig+0x6aa>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	69db      	ldr	r3, [r3, #28]
 80073a8:	2b00      	cmp	r3, #0
 80073aa:	d01e      	beq.n	80073ea <HAL_RCC_OscConfig+0x112>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80073ac:	f7ff fdae 	bl	8006f0c <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 80073b0:	f7fe f96c 	bl	800568c <HAL_GetTick>
 80073b4:	61f8      	str	r0, [r7, #28]

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 80073b6:	e008      	b.n	80073ca <HAL_RCC_OscConfig+0xf2>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80073b8:	f7fe f968 	bl	800568c <HAL_GetTick>
 80073bc:	4602      	mov	r2, r0
 80073be:	69fb      	ldr	r3, [r7, #28]
 80073c0:	1ad3      	subs	r3, r2, r3
 80073c2:	2b02      	cmp	r3, #2
 80073c4:	d901      	bls.n	80073ca <HAL_RCC_OscConfig+0xf2>
          {
            return HAL_TIMEOUT;
 80073c6:	2303      	movs	r3, #3
 80073c8:	e2db      	b.n	8007982 <HAL_RCC_OscConfig+0x6aa>
        while (LL_RCC_MSI_IsReady() == 0U)
 80073ca:	f7ff fdbd 	bl	8006f48 <LL_RCC_MSI_IsReady>
 80073ce:	4603      	mov	r3, r0
 80073d0:	2b00      	cmp	r3, #0
 80073d2:	d0f1      	beq.n	80073b8 <HAL_RCC_OscConfig+0xe0>
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073d8:	4618      	mov	r0, r3
 80073da:	f7ff fdc6 	bl	8006f6a <LL_RCC_MSI_SetRange>
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	6a1b      	ldr	r3, [r3, #32]
 80073e2:	4618      	mov	r0, r3
 80073e4:	f7ff fdea 	bl	8006fbc <LL_RCC_MSI_SetCalibTrimming>
 80073e8:	e015      	b.n	8007416 <HAL_RCC_OscConfig+0x13e>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80073ea:	f7ff fd9e 	bl	8006f2a <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 80073ee:	f7fe f94d 	bl	800568c <HAL_GetTick>
 80073f2:	61f8      	str	r0, [r7, #28]

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 80073f4:	e008      	b.n	8007408 <HAL_RCC_OscConfig+0x130>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80073f6:	f7fe f949 	bl	800568c <HAL_GetTick>
 80073fa:	4602      	mov	r2, r0
 80073fc:	69fb      	ldr	r3, [r7, #28]
 80073fe:	1ad3      	subs	r3, r2, r3
 8007400:	2b02      	cmp	r3, #2
 8007402:	d901      	bls.n	8007408 <HAL_RCC_OscConfig+0x130>
          {
            return HAL_TIMEOUT;
 8007404:	2303      	movs	r3, #3
 8007406:	e2bc      	b.n	8007982 <HAL_RCC_OscConfig+0x6aa>
        while (LL_RCC_MSI_IsReady() != 0U)
 8007408:	f7ff fd9e 	bl	8006f48 <LL_RCC_MSI_IsReady>
 800740c:	4603      	mov	r3, r0
 800740e:	2b00      	cmp	r3, #0
 8007410:	d1f1      	bne.n	80073f6 <HAL_RCC_OscConfig+0x11e>
 8007412:	e000      	b.n	8007416 <HAL_RCC_OscConfig+0x13e>
      if ((LL_RCC_MSI_IsReady() != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8007414:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	f003 0301 	and.w	r3, r3, #1
 800741e:	2b00      	cmp	r3, #0
 8007420:	d05a      	beq.n	80074d8 <HAL_RCC_OscConfig+0x200>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007422:	f7ff fdf4 	bl	800700e <LL_RCC_GetSysClkSource>
 8007426:	61b8      	str	r0, [r7, #24]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007428:	f7ff feed 	bl	8007206 <LL_RCC_PLL_GetMainSource>
 800742c:	6178      	str	r0, [r7, #20]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 800742e:	69bb      	ldr	r3, [r7, #24]
 8007430:	2b08      	cmp	r3, #8
 8007432:	d005      	beq.n	8007440 <HAL_RCC_OscConfig+0x168>
 8007434:	69bb      	ldr	r3, [r7, #24]
 8007436:	2b0c      	cmp	r3, #12
 8007438:	d10d      	bne.n	8007456 <HAL_RCC_OscConfig+0x17e>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSE)))
 800743a:	697b      	ldr	r3, [r7, #20]
 800743c:	2b03      	cmp	r3, #3
 800743e:	d10a      	bne.n	8007456 <HAL_RCC_OscConfig+0x17e>
    {
      if ((LL_RCC_HSE_IsReady() != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007440:	f7ff fc04 	bl	8006c4c <LL_RCC_HSE_IsReady>
 8007444:	4603      	mov	r3, r0
 8007446:	2b00      	cmp	r3, #0
 8007448:	d045      	beq.n	80074d6 <HAL_RCC_OscConfig+0x1fe>
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	685b      	ldr	r3, [r3, #4]
 800744e:	2b00      	cmp	r3, #0
 8007450:	d141      	bne.n	80074d6 <HAL_RCC_OscConfig+0x1fe>
      {
        return HAL_ERROR;
 8007452:	2301      	movs	r3, #1
 8007454:	e295      	b.n	8007982 <HAL_RCC_OscConfig+0x6aa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	685b      	ldr	r3, [r3, #4]
 800745a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800745e:	d102      	bne.n	8007466 <HAL_RCC_OscConfig+0x18e>
 8007460:	f7ff fbd6 	bl	8006c10 <LL_RCC_HSE_Enable>
 8007464:	e00d      	b.n	8007482 <HAL_RCC_OscConfig+0x1aa>
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	685b      	ldr	r3, [r3, #4]
 800746a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800746e:	d104      	bne.n	800747a <HAL_RCC_OscConfig+0x1a2>
 8007470:	f7ff fbb0 	bl	8006bd4 <LL_RCC_HSE_EnableBypass>
 8007474:	f7ff fbcc 	bl	8006c10 <LL_RCC_HSE_Enable>
 8007478:	e003      	b.n	8007482 <HAL_RCC_OscConfig+0x1aa>
 800747a:	f7ff fbd8 	bl	8006c2e <LL_RCC_HSE_Disable>
 800747e:	f7ff fbb8 	bl	8006bf2 <LL_RCC_HSE_DisableBypass>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	685b      	ldr	r3, [r3, #4]
 8007486:	2b00      	cmp	r3, #0
 8007488:	d012      	beq.n	80074b0 <HAL_RCC_OscConfig+0x1d8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800748a:	f7fe f8ff 	bl	800568c <HAL_GetTick>
 800748e:	61f8      	str	r0, [r7, #28]

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 8007490:	e008      	b.n	80074a4 <HAL_RCC_OscConfig+0x1cc>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007492:	f7fe f8fb 	bl	800568c <HAL_GetTick>
 8007496:	4602      	mov	r2, r0
 8007498:	69fb      	ldr	r3, [r7, #28]
 800749a:	1ad3      	subs	r3, r2, r3
 800749c:	2b64      	cmp	r3, #100	; 0x64
 800749e:	d901      	bls.n	80074a4 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 80074a0:	2303      	movs	r3, #3
 80074a2:	e26e      	b.n	8007982 <HAL_RCC_OscConfig+0x6aa>
        while (LL_RCC_HSE_IsReady() == 0U)
 80074a4:	f7ff fbd2 	bl	8006c4c <LL_RCC_HSE_IsReady>
 80074a8:	4603      	mov	r3, r0
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	d0f1      	beq.n	8007492 <HAL_RCC_OscConfig+0x1ba>
 80074ae:	e013      	b.n	80074d8 <HAL_RCC_OscConfig+0x200>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80074b0:	f7fe f8ec 	bl	800568c <HAL_GetTick>
 80074b4:	61f8      	str	r0, [r7, #28]

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 80074b6:	e008      	b.n	80074ca <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80074b8:	f7fe f8e8 	bl	800568c <HAL_GetTick>
 80074bc:	4602      	mov	r2, r0
 80074be:	69fb      	ldr	r3, [r7, #28]
 80074c0:	1ad3      	subs	r3, r2, r3
 80074c2:	2b64      	cmp	r3, #100	; 0x64
 80074c4:	d901      	bls.n	80074ca <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80074c6:	2303      	movs	r3, #3
 80074c8:	e25b      	b.n	8007982 <HAL_RCC_OscConfig+0x6aa>
        while (LL_RCC_HSE_IsReady() != 0U)
 80074ca:	f7ff fbbf 	bl	8006c4c <LL_RCC_HSE_IsReady>
 80074ce:	4603      	mov	r3, r0
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	d1f1      	bne.n	80074b8 <HAL_RCC_OscConfig+0x1e0>
 80074d4:	e000      	b.n	80074d8 <HAL_RCC_OscConfig+0x200>
      if ((LL_RCC_HSE_IsReady() != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80074d6:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	f003 0302 	and.w	r3, r3, #2
 80074e0:	2b00      	cmp	r3, #0
 80074e2:	d051      	beq.n	8007588 <HAL_RCC_OscConfig+0x2b0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80074e4:	f7ff fd93 	bl	800700e <LL_RCC_GetSysClkSource>
 80074e8:	6138      	str	r0, [r7, #16]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 80074ea:	f7ff fe8c 	bl	8007206 <LL_RCC_PLL_GetMainSource>
 80074ee:	60f8      	str	r0, [r7, #12]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 80074f0:	693b      	ldr	r3, [r7, #16]
 80074f2:	2b04      	cmp	r3, #4
 80074f4:	d005      	beq.n	8007502 <HAL_RCC_OscConfig+0x22a>
 80074f6:	693b      	ldr	r3, [r7, #16]
 80074f8:	2b0c      	cmp	r3, #12
 80074fa:	d113      	bne.n	8007524 <HAL_RCC_OscConfig+0x24c>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSI)))
 80074fc:	68fb      	ldr	r3, [r7, #12]
 80074fe:	2b02      	cmp	r3, #2
 8007500:	d110      	bne.n	8007524 <HAL_RCC_OscConfig+0x24c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((LL_RCC_HSI_IsReady() != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007502:	f7ff fbd3 	bl	8006cac <LL_RCC_HSI_IsReady>
 8007506:	4603      	mov	r3, r0
 8007508:	2b00      	cmp	r3, #0
 800750a:	d005      	beq.n	8007518 <HAL_RCC_OscConfig+0x240>
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	68db      	ldr	r3, [r3, #12]
 8007510:	2b00      	cmp	r3, #0
 8007512:	d101      	bne.n	8007518 <HAL_RCC_OscConfig+0x240>
      {
        return HAL_ERROR;
 8007514:	2301      	movs	r3, #1
 8007516:	e234      	b.n	8007982 <HAL_RCC_OscConfig+0x6aa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	691b      	ldr	r3, [r3, #16]
 800751c:	4618      	mov	r0, r3
 800751e:	f7ff fbd7 	bl	8006cd0 <LL_RCC_HSI_SetCalibTrimming>
      if ((LL_RCC_HSI_IsReady() != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007522:	e031      	b.n	8007588 <HAL_RCC_OscConfig+0x2b0>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	68db      	ldr	r3, [r3, #12]
 8007528:	2b00      	cmp	r3, #0
 800752a:	d019      	beq.n	8007560 <HAL_RCC_OscConfig+0x288>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800752c:	f7ff fba0 	bl	8006c70 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007530:	f7fe f8ac 	bl	800568c <HAL_GetTick>
 8007534:	61f8      	str	r0, [r7, #28]

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 8007536:	e008      	b.n	800754a <HAL_RCC_OscConfig+0x272>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007538:	f7fe f8a8 	bl	800568c <HAL_GetTick>
 800753c:	4602      	mov	r2, r0
 800753e:	69fb      	ldr	r3, [r7, #28]
 8007540:	1ad3      	subs	r3, r2, r3
 8007542:	2b02      	cmp	r3, #2
 8007544:	d901      	bls.n	800754a <HAL_RCC_OscConfig+0x272>
          {
            return HAL_TIMEOUT;
 8007546:	2303      	movs	r3, #3
 8007548:	e21b      	b.n	8007982 <HAL_RCC_OscConfig+0x6aa>
        while (LL_RCC_HSI_IsReady() == 0U)
 800754a:	f7ff fbaf 	bl	8006cac <LL_RCC_HSI_IsReady>
 800754e:	4603      	mov	r3, r0
 8007550:	2b00      	cmp	r3, #0
 8007552:	d0f1      	beq.n	8007538 <HAL_RCC_OscConfig+0x260>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	691b      	ldr	r3, [r3, #16]
 8007558:	4618      	mov	r0, r3
 800755a:	f7ff fbb9 	bl	8006cd0 <LL_RCC_HSI_SetCalibTrimming>
 800755e:	e013      	b.n	8007588 <HAL_RCC_OscConfig+0x2b0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007560:	f7ff fb95 	bl	8006c8e <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007564:	f7fe f892 	bl	800568c <HAL_GetTick>
 8007568:	61f8      	str	r0, [r7, #28]

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 800756a:	e008      	b.n	800757e <HAL_RCC_OscConfig+0x2a6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800756c:	f7fe f88e 	bl	800568c <HAL_GetTick>
 8007570:	4602      	mov	r2, r0
 8007572:	69fb      	ldr	r3, [r7, #28]
 8007574:	1ad3      	subs	r3, r2, r3
 8007576:	2b02      	cmp	r3, #2
 8007578:	d901      	bls.n	800757e <HAL_RCC_OscConfig+0x2a6>
          {
            return HAL_TIMEOUT;
 800757a:	2303      	movs	r3, #3
 800757c:	e201      	b.n	8007982 <HAL_RCC_OscConfig+0x6aa>
        while (LL_RCC_HSI_IsReady() != 0U)
 800757e:	f7ff fb95 	bl	8006cac <LL_RCC_HSI_IsReady>
 8007582:	4603      	mov	r3, r0
 8007584:	2b00      	cmp	r3, #0
 8007586:	d1f1      	bne.n	800756c <HAL_RCC_OscConfig+0x294>
      }
    }
  }
  /*------------------------------ LSI Configuration (LSI1 or LSI2) -------------------------*/

  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	f003 0308 	and.w	r3, r3, #8
 8007590:	2b00      	cmp	r3, #0
 8007592:	d106      	bne.n	80075a2 <HAL_RCC_OscConfig+0x2ca>
      (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2))
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	f003 0310 	and.w	r3, r3, #16
  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 800759c:	2b00      	cmp	r3, #0
 800759e:	f000 80a2 	beq.w	80076e6 <HAL_RCC_OscConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	695b      	ldr	r3, [r3, #20]
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	d075      	beq.n	8007696 <HAL_RCC_OscConfig+0x3be>
    {
      /*------------------------------ LSI2 selected by default (when Switch ON) -------------------------*/
      if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2)
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	f003 0310 	and.w	r3, r3, #16
 80075b2:	2b00      	cmp	r3, #0
 80075b4:	d046      	beq.n	8007644 <HAL_RCC_OscConfig+0x36c>
      {
        assert_param(IS_RCC_LSI2_CALIBRATION_VALUE(RCC_OscInitStruct->LSI2CalibrationValue));

        /* 1. Check LSI1 state and enable if required */
        if (LL_RCC_LSI1_IsReady() == 0U)
 80075b6:	f7ff fc4c 	bl	8006e52 <LL_RCC_LSI1_IsReady>
 80075ba:	4603      	mov	r3, r0
 80075bc:	2b00      	cmp	r3, #0
 80075be:	d113      	bne.n	80075e8 <HAL_RCC_OscConfig+0x310>
        {
          /* This is required to enable LSI1 before enabling LSI2 */
          __HAL_RCC_LSI1_ENABLE();
 80075c0:	f7ff fc25 	bl	8006e0e <LL_RCC_LSI1_Enable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80075c4:	f7fe f862 	bl	800568c <HAL_GetTick>
 80075c8:	61f8      	str	r0, [r7, #28]

          /* Wait till LSI1 is ready */
          while (LL_RCC_LSI1_IsReady() == 0U)
 80075ca:	e008      	b.n	80075de <HAL_RCC_OscConfig+0x306>
          {
            if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 80075cc:	f7fe f85e 	bl	800568c <HAL_GetTick>
 80075d0:	4602      	mov	r2, r0
 80075d2:	69fb      	ldr	r3, [r7, #28]
 80075d4:	1ad3      	subs	r3, r2, r3
 80075d6:	2b02      	cmp	r3, #2
 80075d8:	d901      	bls.n	80075de <HAL_RCC_OscConfig+0x306>
            {
              return HAL_TIMEOUT;
 80075da:	2303      	movs	r3, #3
 80075dc:	e1d1      	b.n	8007982 <HAL_RCC_OscConfig+0x6aa>
          while (LL_RCC_LSI1_IsReady() == 0U)
 80075de:	f7ff fc38 	bl	8006e52 <LL_RCC_LSI1_IsReady>
 80075e2:	4603      	mov	r3, r0
 80075e4:	2b00      	cmp	r3, #0
 80075e6:	d0f1      	beq.n	80075cc <HAL_RCC_OscConfig+0x2f4>
            }
          }
        }

        /* 2. Enable the Internal Low Speed oscillator (LSI2) and set trimming value */
        __HAL_RCC_LSI2_ENABLE();
 80075e8:	f7ff fc45 	bl	8006e76 <LL_RCC_LSI2_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80075ec:	f7fe f84e 	bl	800568c <HAL_GetTick>
 80075f0:	61f8      	str	r0, [r7, #28]

        /* Wait till LSI2 is ready */
        while (LL_RCC_LSI2_IsReady() == 0U)
 80075f2:	e008      	b.n	8007606 <HAL_RCC_OscConfig+0x32e>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 80075f4:	f7fe f84a 	bl	800568c <HAL_GetTick>
 80075f8:	4602      	mov	r2, r0
 80075fa:	69fb      	ldr	r3, [r7, #28]
 80075fc:	1ad3      	subs	r3, r2, r3
 80075fe:	2b03      	cmp	r3, #3
 8007600:	d901      	bls.n	8007606 <HAL_RCC_OscConfig+0x32e>
          {
            return HAL_TIMEOUT;
 8007602:	2303      	movs	r3, #3
 8007604:	e1bd      	b.n	8007982 <HAL_RCC_OscConfig+0x6aa>
        while (LL_RCC_LSI2_IsReady() == 0U)
 8007606:	f7ff fc58 	bl	8006eba <LL_RCC_LSI2_IsReady>
 800760a:	4603      	mov	r3, r0
 800760c:	2b00      	cmp	r3, #0
 800760e:	d0f1      	beq.n	80075f4 <HAL_RCC_OscConfig+0x31c>
          }
        }
        /* Adjusts the Internal Low Spee oscillator (LSI2) calibration value */
        __HAL_RCC_LSI2_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->LSI2CalibrationValue);
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	699b      	ldr	r3, [r3, #24]
 8007614:	4618      	mov	r0, r3
 8007616:	f7ff fc62 	bl	8006ede <LL_RCC_LSI2_SetTrimming>

        /* 3. Disable LSI1 */

        /* LSI1 was initially not enable, require to disable it */
        __HAL_RCC_LSI1_DISABLE();
 800761a:	f7ff fc09 	bl	8006e30 <LL_RCC_LSI1_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800761e:	f7fe f835 	bl	800568c <HAL_GetTick>
 8007622:	61f8      	str	r0, [r7, #28]

        /* Wait till LSI1 is disabled */
        while (LL_RCC_LSI1_IsReady() != 0U)
 8007624:	e008      	b.n	8007638 <HAL_RCC_OscConfig+0x360>
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8007626:	f7fe f831 	bl	800568c <HAL_GetTick>
 800762a:	4602      	mov	r2, r0
 800762c:	69fb      	ldr	r3, [r7, #28]
 800762e:	1ad3      	subs	r3, r2, r3
 8007630:	2b02      	cmp	r3, #2
 8007632:	d901      	bls.n	8007638 <HAL_RCC_OscConfig+0x360>
          {
            return HAL_TIMEOUT;
 8007634:	2303      	movs	r3, #3
 8007636:	e1a4      	b.n	8007982 <HAL_RCC_OscConfig+0x6aa>
        while (LL_RCC_LSI1_IsReady() != 0U)
 8007638:	f7ff fc0b 	bl	8006e52 <LL_RCC_LSI1_IsReady>
 800763c:	4603      	mov	r3, r0
 800763e:	2b00      	cmp	r3, #0
 8007640:	d1f1      	bne.n	8007626 <HAL_RCC_OscConfig+0x34e>
 8007642:	e050      	b.n	80076e6 <HAL_RCC_OscConfig+0x40e>
      else
      {
        /*------------------------------ LSI1 selected (only if LSI2 OFF)-------------------------*/

        /* 1. Enable the Internal Low Speed oscillator (LSI1). */
        __HAL_RCC_LSI1_ENABLE();
 8007644:	f7ff fbe3 	bl	8006e0e <LL_RCC_LSI1_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007648:	f7fe f820 	bl	800568c <HAL_GetTick>
 800764c:	61f8      	str	r0, [r7, #28]

        /* Wait till LSI1 is ready */
        while (LL_RCC_LSI1_IsReady() == 0U)
 800764e:	e00b      	b.n	8007668 <HAL_RCC_OscConfig+0x390>
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8007650:	f7fe f81c 	bl	800568c <HAL_GetTick>
 8007654:	4602      	mov	r2, r0
 8007656:	69fb      	ldr	r3, [r7, #28]
 8007658:	1ad3      	subs	r3, r2, r3
 800765a:	2b02      	cmp	r3, #2
 800765c:	d904      	bls.n	8007668 <HAL_RCC_OscConfig+0x390>
          {
            return HAL_TIMEOUT;
 800765e:	2303      	movs	r3, #3
 8007660:	e18f      	b.n	8007982 <HAL_RCC_OscConfig+0x6aa>
 8007662:	bf00      	nop
 8007664:	20000154 	.word	0x20000154
        while (LL_RCC_LSI1_IsReady() == 0U)
 8007668:	f7ff fbf3 	bl	8006e52 <LL_RCC_LSI1_IsReady>
 800766c:	4603      	mov	r3, r0
 800766e:	2b00      	cmp	r3, #0
 8007670:	d0ee      	beq.n	8007650 <HAL_RCC_OscConfig+0x378>
          }
        }
        /*2. Switch OFF LSI2*/

        /* Disable the Internal Low Speed oscillator (LSI2). */
        __HAL_RCC_LSI2_DISABLE();
 8007672:	f7ff fc11 	bl	8006e98 <LL_RCC_LSI2_Disable>

        /* Wait till LSI2 is disabled */
        while (LL_RCC_LSI2_IsReady() != 0U)
 8007676:	e008      	b.n	800768a <HAL_RCC_OscConfig+0x3b2>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8007678:	f7fe f808 	bl	800568c <HAL_GetTick>
 800767c:	4602      	mov	r2, r0
 800767e:	69fb      	ldr	r3, [r7, #28]
 8007680:	1ad3      	subs	r3, r2, r3
 8007682:	2b03      	cmp	r3, #3
 8007684:	d901      	bls.n	800768a <HAL_RCC_OscConfig+0x3b2>
          {
            return HAL_TIMEOUT;
 8007686:	2303      	movs	r3, #3
 8007688:	e17b      	b.n	8007982 <HAL_RCC_OscConfig+0x6aa>
        while (LL_RCC_LSI2_IsReady() != 0U)
 800768a:	f7ff fc16 	bl	8006eba <LL_RCC_LSI2_IsReady>
 800768e:	4603      	mov	r3, r0
 8007690:	2b00      	cmp	r3, #0
 8007692:	d1f1      	bne.n	8007678 <HAL_RCC_OscConfig+0x3a0>
 8007694:	e027      	b.n	80076e6 <HAL_RCC_OscConfig+0x40e>
    }
    else
    {

      /* Disable the Internal Low Speed oscillator (LSI2). */
      __HAL_RCC_LSI2_DISABLE();
 8007696:	f7ff fbff 	bl	8006e98 <LL_RCC_LSI2_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800769a:	f7fd fff7 	bl	800568c <HAL_GetTick>
 800769e:	61f8      	str	r0, [r7, #28]

      /* Wait till LSI2 is disabled */
      while (LL_RCC_LSI2_IsReady() != 0U)
 80076a0:	e008      	b.n	80076b4 <HAL_RCC_OscConfig+0x3dc>
      {
        if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 80076a2:	f7fd fff3 	bl	800568c <HAL_GetTick>
 80076a6:	4602      	mov	r2, r0
 80076a8:	69fb      	ldr	r3, [r7, #28]
 80076aa:	1ad3      	subs	r3, r2, r3
 80076ac:	2b03      	cmp	r3, #3
 80076ae:	d901      	bls.n	80076b4 <HAL_RCC_OscConfig+0x3dc>
        {
          return HAL_TIMEOUT;
 80076b0:	2303      	movs	r3, #3
 80076b2:	e166      	b.n	8007982 <HAL_RCC_OscConfig+0x6aa>
      while (LL_RCC_LSI2_IsReady() != 0U)
 80076b4:	f7ff fc01 	bl	8006eba <LL_RCC_LSI2_IsReady>
 80076b8:	4603      	mov	r3, r0
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	d1f1      	bne.n	80076a2 <HAL_RCC_OscConfig+0x3ca>
        }
      }

      /* Disable the Internal Low Speed oscillator (LSI1). */
      __HAL_RCC_LSI1_DISABLE();
 80076be:	f7ff fbb7 	bl	8006e30 <LL_RCC_LSI1_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80076c2:	f7fd ffe3 	bl	800568c <HAL_GetTick>
 80076c6:	61f8      	str	r0, [r7, #28]

      /* Wait till LSI1 is disabled */
      while (LL_RCC_LSI1_IsReady() != 0U)
 80076c8:	e008      	b.n	80076dc <HAL_RCC_OscConfig+0x404>
      {
        if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 80076ca:	f7fd ffdf 	bl	800568c <HAL_GetTick>
 80076ce:	4602      	mov	r2, r0
 80076d0:	69fb      	ldr	r3, [r7, #28]
 80076d2:	1ad3      	subs	r3, r2, r3
 80076d4:	2b02      	cmp	r3, #2
 80076d6:	d901      	bls.n	80076dc <HAL_RCC_OscConfig+0x404>
        {
          return HAL_TIMEOUT;
 80076d8:	2303      	movs	r3, #3
 80076da:	e152      	b.n	8007982 <HAL_RCC_OscConfig+0x6aa>
      while (LL_RCC_LSI1_IsReady() != 0U)
 80076dc:	f7ff fbb9 	bl	8006e52 <LL_RCC_LSI1_IsReady>
 80076e0:	4603      	mov	r3, r0
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	d1f1      	bne.n	80076ca <HAL_RCC_OscConfig+0x3f2>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	681b      	ldr	r3, [r3, #0]
 80076ea:	f003 0304 	and.w	r3, r3, #4
 80076ee:	2b00      	cmp	r3, #0
 80076f0:	d05b      	beq.n	80077aa <HAL_RCC_OscConfig+0x4d2>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80076f2:	4ba6      	ldr	r3, [pc, #664]	; (800798c <HAL_RCC_OscConfig+0x6b4>)
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80076fa:	2b00      	cmp	r3, #0
 80076fc:	d114      	bne.n	8007728 <HAL_RCC_OscConfig+0x450>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 80076fe:	f7ff fa39 	bl	8006b74 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007702:	f7fd ffc3 	bl	800568c <HAL_GetTick>
 8007706:	61f8      	str	r0, [r7, #28]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007708:	e008      	b.n	800771c <HAL_RCC_OscConfig+0x444>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800770a:	f7fd ffbf 	bl	800568c <HAL_GetTick>
 800770e:	4602      	mov	r2, r0
 8007710:	69fb      	ldr	r3, [r7, #28]
 8007712:	1ad3      	subs	r3, r2, r3
 8007714:	2b02      	cmp	r3, #2
 8007716:	d901      	bls.n	800771c <HAL_RCC_OscConfig+0x444>
        {
          return HAL_TIMEOUT;
 8007718:	2303      	movs	r3, #3
 800771a:	e132      	b.n	8007982 <HAL_RCC_OscConfig+0x6aa>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800771c:	4b9b      	ldr	r3, [pc, #620]	; (800798c <HAL_RCC_OscConfig+0x6b4>)
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007724:	2b00      	cmp	r3, #0
 8007726:	d0f0      	beq.n	800770a <HAL_RCC_OscConfig+0x432>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	689b      	ldr	r3, [r3, #8]
 800772c:	2b01      	cmp	r3, #1
 800772e:	d102      	bne.n	8007736 <HAL_RCC_OscConfig+0x45e>
 8007730:	f7ff fb17 	bl	8006d62 <LL_RCC_LSE_Enable>
 8007734:	e00c      	b.n	8007750 <HAL_RCC_OscConfig+0x478>
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	689b      	ldr	r3, [r3, #8]
 800773a:	2b05      	cmp	r3, #5
 800773c:	d104      	bne.n	8007748 <HAL_RCC_OscConfig+0x470>
 800773e:	f7ff fb32 	bl	8006da6 <LL_RCC_LSE_EnableBypass>
 8007742:	f7ff fb0e 	bl	8006d62 <LL_RCC_LSE_Enable>
 8007746:	e003      	b.n	8007750 <HAL_RCC_OscConfig+0x478>
 8007748:	f7ff fb1c 	bl	8006d84 <LL_RCC_LSE_Disable>
 800774c:	f7ff fb3c 	bl	8006dc8 <LL_RCC_LSE_DisableBypass>

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	689b      	ldr	r3, [r3, #8]
 8007754:	2b00      	cmp	r3, #0
 8007756:	d014      	beq.n	8007782 <HAL_RCC_OscConfig+0x4aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007758:	f7fd ff98 	bl	800568c <HAL_GetTick>
 800775c:	61f8      	str	r0, [r7, #28]

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 800775e:	e00a      	b.n	8007776 <HAL_RCC_OscConfig+0x49e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007760:	f7fd ff94 	bl	800568c <HAL_GetTick>
 8007764:	4602      	mov	r2, r0
 8007766:	69fb      	ldr	r3, [r7, #28]
 8007768:	1ad3      	subs	r3, r2, r3
 800776a:	f241 3288 	movw	r2, #5000	; 0x1388
 800776e:	4293      	cmp	r3, r2
 8007770:	d901      	bls.n	8007776 <HAL_RCC_OscConfig+0x49e>
        {
          return HAL_TIMEOUT;
 8007772:	2303      	movs	r3, #3
 8007774:	e105      	b.n	8007982 <HAL_RCC_OscConfig+0x6aa>
      while (LL_RCC_LSE_IsReady() == 0U)
 8007776:	f7ff fb38 	bl	8006dea <LL_RCC_LSE_IsReady>
 800777a:	4603      	mov	r3, r0
 800777c:	2b00      	cmp	r3, #0
 800777e:	d0ef      	beq.n	8007760 <HAL_RCC_OscConfig+0x488>
 8007780:	e013      	b.n	80077aa <HAL_RCC_OscConfig+0x4d2>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007782:	f7fd ff83 	bl	800568c <HAL_GetTick>
 8007786:	61f8      	str	r0, [r7, #28]

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 8007788:	e00a      	b.n	80077a0 <HAL_RCC_OscConfig+0x4c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800778a:	f7fd ff7f 	bl	800568c <HAL_GetTick>
 800778e:	4602      	mov	r2, r0
 8007790:	69fb      	ldr	r3, [r7, #28]
 8007792:	1ad3      	subs	r3, r2, r3
 8007794:	f241 3288 	movw	r2, #5000	; 0x1388
 8007798:	4293      	cmp	r3, r2
 800779a:	d901      	bls.n	80077a0 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_TIMEOUT;
 800779c:	2303      	movs	r3, #3
 800779e:	e0f0      	b.n	8007982 <HAL_RCC_OscConfig+0x6aa>
      while (LL_RCC_LSE_IsReady() != 0U)
 80077a0:	f7ff fb23 	bl	8006dea <LL_RCC_LSE_IsReady>
 80077a4:	4603      	mov	r3, r0
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	d1ef      	bne.n	800778a <HAL_RCC_OscConfig+0x4b2>
      }
    }

  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80077b2:	2b00      	cmp	r3, #0
 80077b4:	d02c      	beq.n	8007810 <HAL_RCC_OscConfig+0x538>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	d014      	beq.n	80077e8 <HAL_RCC_OscConfig+0x510>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80077be:	f7ff fa9c 	bl	8006cfa <LL_RCC_HSI48_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80077c2:	f7fd ff63 	bl	800568c <HAL_GetTick>
 80077c6:	61f8      	str	r0, [r7, #28]

      /* Wait till HSI48 is ready */
      while (LL_RCC_HSI48_IsReady() == 0U)
 80077c8:	e008      	b.n	80077dc <HAL_RCC_OscConfig+0x504>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80077ca:	f7fd ff5f 	bl	800568c <HAL_GetTick>
 80077ce:	4602      	mov	r2, r0
 80077d0:	69fb      	ldr	r3, [r7, #28]
 80077d2:	1ad3      	subs	r3, r2, r3
 80077d4:	2b02      	cmp	r3, #2
 80077d6:	d901      	bls.n	80077dc <HAL_RCC_OscConfig+0x504>
        {
          return HAL_TIMEOUT;
 80077d8:	2303      	movs	r3, #3
 80077da:	e0d2      	b.n	8007982 <HAL_RCC_OscConfig+0x6aa>
      while (LL_RCC_HSI48_IsReady() == 0U)
 80077dc:	f7ff faaf 	bl	8006d3e <LL_RCC_HSI48_IsReady>
 80077e0:	4603      	mov	r3, r0
 80077e2:	2b00      	cmp	r3, #0
 80077e4:	d0f1      	beq.n	80077ca <HAL_RCC_OscConfig+0x4f2>
 80077e6:	e013      	b.n	8007810 <HAL_RCC_OscConfig+0x538>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80077e8:	f7ff fa98 	bl	8006d1c <LL_RCC_HSI48_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80077ec:	f7fd ff4e 	bl	800568c <HAL_GetTick>
 80077f0:	61f8      	str	r0, [r7, #28]

      /* Wait till HSI48 is disabled */
      while (LL_RCC_HSI48_IsReady() != 0U)
 80077f2:	e008      	b.n	8007806 <HAL_RCC_OscConfig+0x52e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80077f4:	f7fd ff4a 	bl	800568c <HAL_GetTick>
 80077f8:	4602      	mov	r2, r0
 80077fa:	69fb      	ldr	r3, [r7, #28]
 80077fc:	1ad3      	subs	r3, r2, r3
 80077fe:	2b02      	cmp	r3, #2
 8007800:	d901      	bls.n	8007806 <HAL_RCC_OscConfig+0x52e>
        {
          return HAL_TIMEOUT;
 8007802:	2303      	movs	r3, #3
 8007804:	e0bd      	b.n	8007982 <HAL_RCC_OscConfig+0x6aa>
      while (LL_RCC_HSI48_IsReady() != 0U)
 8007806:	f7ff fa9a 	bl	8006d3e <LL_RCC_HSI48_IsReady>
 800780a:	4603      	mov	r3, r0
 800780c:	2b00      	cmp	r3, #0
 800780e:	d1f1      	bne.n	80077f4 <HAL_RCC_OscConfig+0x51c>
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007814:	2b00      	cmp	r3, #0
 8007816:	f000 80b3 	beq.w	8007980 <HAL_RCC_OscConfig+0x6a8>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800781a:	f7ff fbf8 	bl	800700e <LL_RCC_GetSysClkSource>
 800781e:	4603      	mov	r3, r0
 8007820:	2b0c      	cmp	r3, #12
 8007822:	d076      	beq.n	8007912 <HAL_RCC_OscConfig+0x63a>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007828:	2b02      	cmp	r3, #2
 800782a:	d14b      	bne.n	80078c4 <HAL_RCC_OscConfig+0x5ec>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800782c:	f7ff fca5 	bl	800717a <LL_RCC_PLL_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007830:	f7fd ff2c 	bl	800568c <HAL_GetTick>
 8007834:	61f8      	str	r0, [r7, #28]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() != 0U)
 8007836:	e008      	b.n	800784a <HAL_RCC_OscConfig+0x572>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007838:	f7fd ff28 	bl	800568c <HAL_GetTick>
 800783c:	4602      	mov	r2, r0
 800783e:	69fb      	ldr	r3, [r7, #28]
 8007840:	1ad3      	subs	r3, r2, r3
 8007842:	2b02      	cmp	r3, #2
 8007844:	d901      	bls.n	800784a <HAL_RCC_OscConfig+0x572>
          {
            return HAL_TIMEOUT;
 8007846:	2303      	movs	r3, #3
 8007848:	e09b      	b.n	8007982 <HAL_RCC_OscConfig+0x6aa>
        while (LL_RCC_PLL_IsReady() != 0U)
 800784a:	f7ff fca5 	bl	8007198 <LL_RCC_PLL_IsReady>
 800784e:	4603      	mov	r3, r0
 8007850:	2b00      	cmp	r3, #0
 8007852:	d1f1      	bne.n	8007838 <HAL_RCC_OscConfig+0x560>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007854:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007858:	68da      	ldr	r2, [r3, #12]
 800785a:	4b4d      	ldr	r3, [pc, #308]	; (8007990 <HAL_RCC_OscConfig+0x6b8>)
 800785c:	4013      	ands	r3, r2
 800785e:	687a      	ldr	r2, [r7, #4]
 8007860:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8007862:	687a      	ldr	r2, [r7, #4]
 8007864:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8007866:	4311      	orrs	r1, r2
 8007868:	687a      	ldr	r2, [r7, #4]
 800786a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800786c:	0212      	lsls	r2, r2, #8
 800786e:	4311      	orrs	r1, r2
 8007870:	687a      	ldr	r2, [r7, #4]
 8007872:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8007874:	4311      	orrs	r1, r2
 8007876:	687a      	ldr	r2, [r7, #4]
 8007878:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800787a:	4311      	orrs	r1, r2
 800787c:	687a      	ldr	r2, [r7, #4]
 800787e:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8007880:	430a      	orrs	r2, r1
 8007882:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8007886:	4313      	orrs	r3, r2
 8007888:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800788a:	f7ff fc67 	bl	800715c <LL_RCC_PLL_Enable>

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800788e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007892:	68db      	ldr	r3, [r3, #12]
 8007894:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8007898:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800789c:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800789e:	f7fd fef5 	bl	800568c <HAL_GetTick>
 80078a2:	61f8      	str	r0, [r7, #28]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() == 0U)
 80078a4:	e008      	b.n	80078b8 <HAL_RCC_OscConfig+0x5e0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80078a6:	f7fd fef1 	bl	800568c <HAL_GetTick>
 80078aa:	4602      	mov	r2, r0
 80078ac:	69fb      	ldr	r3, [r7, #28]
 80078ae:	1ad3      	subs	r3, r2, r3
 80078b0:	2b02      	cmp	r3, #2
 80078b2:	d901      	bls.n	80078b8 <HAL_RCC_OscConfig+0x5e0>
          {
            return HAL_TIMEOUT;
 80078b4:	2303      	movs	r3, #3
 80078b6:	e064      	b.n	8007982 <HAL_RCC_OscConfig+0x6aa>
        while (LL_RCC_PLL_IsReady() == 0U)
 80078b8:	f7ff fc6e 	bl	8007198 <LL_RCC_PLL_IsReady>
 80078bc:	4603      	mov	r3, r0
 80078be:	2b00      	cmp	r3, #0
 80078c0:	d0f1      	beq.n	80078a6 <HAL_RCC_OscConfig+0x5ce>
 80078c2:	e05d      	b.n	8007980 <HAL_RCC_OscConfig+0x6a8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80078c4:	f7ff fc59 	bl	800717a <LL_RCC_PLL_Disable>

        /* Disable all PLL outputs to save power */
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PLLSOURCE_NONE);
 80078c8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80078cc:	68db      	ldr	r3, [r3, #12]
 80078ce:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80078d2:	f023 0303 	bic.w	r3, r3, #3
 80078d6:	60d3      	str	r3, [r2, #12]

#if defined(SAI1) && defined(USB)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_USBCLK | RCC_PLL_SAI1CLK);
 80078d8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80078dc:	68db      	ldr	r3, [r3, #12]
 80078de:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80078e2:	f023 5388 	bic.w	r3, r3, #285212672	; 0x11000000
 80078e6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80078ea:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK);
#endif

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80078ec:	f7fd fece 	bl	800568c <HAL_GetTick>
 80078f0:	61f8      	str	r0, [r7, #28]

        /* Wait till PLL is disabled */
        while (LL_RCC_PLL_IsReady() != 0U)
 80078f2:	e008      	b.n	8007906 <HAL_RCC_OscConfig+0x62e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80078f4:	f7fd feca 	bl	800568c <HAL_GetTick>
 80078f8:	4602      	mov	r2, r0
 80078fa:	69fb      	ldr	r3, [r7, #28]
 80078fc:	1ad3      	subs	r3, r2, r3
 80078fe:	2b02      	cmp	r3, #2
 8007900:	d901      	bls.n	8007906 <HAL_RCC_OscConfig+0x62e>
          {
            return HAL_TIMEOUT;
 8007902:	2303      	movs	r3, #3
 8007904:	e03d      	b.n	8007982 <HAL_RCC_OscConfig+0x6aa>
        while (LL_RCC_PLL_IsReady() != 0U)
 8007906:	f7ff fc47 	bl	8007198 <LL_RCC_PLL_IsReady>
 800790a:	4603      	mov	r3, r0
 800790c:	2b00      	cmp	r3, #0
 800790e:	d1f1      	bne.n	80078f4 <HAL_RCC_OscConfig+0x61c>
 8007910:	e036      	b.n	8007980 <HAL_RCC_OscConfig+0x6a8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007916:	2b01      	cmp	r3, #1
 8007918:	d101      	bne.n	800791e <HAL_RCC_OscConfig+0x646>
      {
        return HAL_ERROR;
 800791a:	2301      	movs	r3, #1
 800791c:	e031      	b.n	8007982 <HAL_RCC_OscConfig+0x6aa>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        uint32_t pllcfgr = RCC->PLLCFGR;
 800791e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007922:	68db      	ldr	r3, [r3, #12]
 8007924:	60bb      	str	r3, [r7, #8]

        if ((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007926:	68bb      	ldr	r3, [r7, #8]
 8007928:	f003 0203 	and.w	r2, r3, #3
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007930:	429a      	cmp	r2, r3
 8007932:	d123      	bne.n	800797c <HAL_RCC_OscConfig+0x6a4>
            (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8007934:	68bb      	ldr	r3, [r7, #8]
 8007936:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
        if ((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800793e:	429a      	cmp	r2, r3
 8007940:	d11c      	bne.n	800797c <HAL_RCC_OscConfig+0x6a4>
            ((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8007942:	68bb      	ldr	r3, [r7, #8]
 8007944:	0a1b      	lsrs	r3, r3, #8
 8007946:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
            (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800794e:	429a      	cmp	r2, r3
 8007950:	d114      	bne.n	800797c <HAL_RCC_OscConfig+0x6a4>
            (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8007952:	68bb      	ldr	r3, [r7, #8]
 8007954:	f403 1278 	and.w	r2, r3, #4063232	; 0x3e0000
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
            ((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 800795c:	429a      	cmp	r2, r3
 800795e:	d10d      	bne.n	800797c <HAL_RCC_OscConfig+0x6a4>
            (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8007960:	68bb      	ldr	r3, [r7, #8]
 8007962:	f003 6260 	and.w	r2, r3, #234881024	; 0xe000000
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	6c1b      	ldr	r3, [r3, #64]	; 0x40
            (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800796a:	429a      	cmp	r2, r3
 800796c:	d106      	bne.n	800797c <HAL_RCC_OscConfig+0x6a4>
            (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 800796e:	68bb      	ldr	r3, [r7, #8]
 8007970:	f003 4260 	and.w	r2, r3, #3758096384	; 0xe0000000
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	6c5b      	ldr	r3, [r3, #68]	; 0x44
            (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8007978:	429a      	cmp	r2, r3
 800797a:	d001      	beq.n	8007980 <HAL_RCC_OscConfig+0x6a8>
        {
          return HAL_ERROR;
 800797c:	2301      	movs	r3, #1
 800797e:	e000      	b.n	8007982 <HAL_RCC_OscConfig+0x6aa>
        }
      }
    }
  }
  return HAL_OK;
 8007980:	2300      	movs	r3, #0
}
 8007982:	4618      	mov	r0, r3
 8007984:	372c      	adds	r7, #44	; 0x2c
 8007986:	46bd      	mov	sp, r7
 8007988:	bd90      	pop	{r4, r7, pc}
 800798a:	bf00      	nop
 800798c:	58000400 	.word	0x58000400
 8007990:	11c1808c 	.word	0x11c1808c

08007994 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007994:	b580      	push	{r7, lr}
 8007996:	b084      	sub	sp, #16
 8007998:	af00      	add	r7, sp, #0
 800799a:	6078      	str	r0, [r7, #4]
 800799c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	2b00      	cmp	r3, #0
 80079a2:	d101      	bne.n	80079a8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80079a4:	2301      	movs	r3, #1
 80079a6:	e12a      	b.n	8007bfe <HAL_RCC_ClockConfig+0x26a>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK4) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80079a8:	4b97      	ldr	r3, [pc, #604]	; (8007c08 <HAL_RCC_ClockConfig+0x274>)
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	f003 0307 	and.w	r3, r3, #7
 80079b0:	683a      	ldr	r2, [r7, #0]
 80079b2:	429a      	cmp	r2, r3
 80079b4:	d91b      	bls.n	80079ee <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80079b6:	4b94      	ldr	r3, [pc, #592]	; (8007c08 <HAL_RCC_ClockConfig+0x274>)
 80079b8:	681b      	ldr	r3, [r3, #0]
 80079ba:	f023 0207 	bic.w	r2, r3, #7
 80079be:	4992      	ldr	r1, [pc, #584]	; (8007c08 <HAL_RCC_ClockConfig+0x274>)
 80079c0:	683b      	ldr	r3, [r7, #0]
 80079c2:	4313      	orrs	r3, r2
 80079c4:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80079c6:	f7fd fe61 	bl	800568c <HAL_GetTick>
 80079ca:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80079cc:	e008      	b.n	80079e0 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 80079ce:	f7fd fe5d 	bl	800568c <HAL_GetTick>
 80079d2:	4602      	mov	r2, r0
 80079d4:	68fb      	ldr	r3, [r7, #12]
 80079d6:	1ad3      	subs	r3, r2, r3
 80079d8:	2b02      	cmp	r3, #2
 80079da:	d901      	bls.n	80079e0 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 80079dc:	2303      	movs	r3, #3
 80079de:	e10e      	b.n	8007bfe <HAL_RCC_ClockConfig+0x26a>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80079e0:	4b89      	ldr	r3, [pc, #548]	; (8007c08 <HAL_RCC_ClockConfig+0x274>)
 80079e2:	681b      	ldr	r3, [r3, #0]
 80079e4:	f003 0307 	and.w	r3, r3, #7
 80079e8:	683a      	ldr	r2, [r7, #0]
 80079ea:	429a      	cmp	r2, r3
 80079ec:	d1ef      	bne.n	80079ce <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	f003 0302 	and.w	r3, r3, #2
 80079f6:	2b00      	cmp	r3, #0
 80079f8:	d016      	beq.n	8007a28 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	689b      	ldr	r3, [r3, #8]
 80079fe:	4618      	mov	r0, r3
 8007a00:	f7ff fb11 	bl	8007026 <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8007a04:	f7fd fe42 	bl	800568c <HAL_GetTick>
 8007a08:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8007a0a:	e008      	b.n	8007a1e <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8007a0c:	f7fd fe3e 	bl	800568c <HAL_GetTick>
 8007a10:	4602      	mov	r2, r0
 8007a12:	68fb      	ldr	r3, [r7, #12]
 8007a14:	1ad3      	subs	r3, r2, r3
 8007a16:	2b02      	cmp	r3, #2
 8007a18:	d901      	bls.n	8007a1e <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 8007a1a:	2303      	movs	r3, #3
 8007a1c:	e0ef      	b.n	8007bfe <HAL_RCC_ClockConfig+0x26a>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8007a1e:	f7ff fbfe 	bl	800721e <LL_RCC_IsActiveFlag_HPRE>
 8007a22:	4603      	mov	r3, r0
 8007a24:	2b00      	cmp	r3, #0
 8007a26:	d0f1      	beq.n	8007a0c <HAL_RCC_ClockConfig+0x78>
      }
    }
  }

  /*-------------------------- HCLK2 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	f003 0320 	and.w	r3, r3, #32
 8007a30:	2b00      	cmp	r3, #0
 8007a32:	d016      	beq.n	8007a62 <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	695b      	ldr	r3, [r3, #20]
 8007a38:	4618      	mov	r0, r3
 8007a3a:	f7ff fb08 	bl	800704e <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8007a3e:	f7fd fe25 	bl	800568c <HAL_GetTick>
 8007a42:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8007a44:	e008      	b.n	8007a58 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8007a46:	f7fd fe21 	bl	800568c <HAL_GetTick>
 8007a4a:	4602      	mov	r2, r0
 8007a4c:	68fb      	ldr	r3, [r7, #12]
 8007a4e:	1ad3      	subs	r3, r2, r3
 8007a50:	2b02      	cmp	r3, #2
 8007a52:	d901      	bls.n	8007a58 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 8007a54:	2303      	movs	r3, #3
 8007a56:	e0d2      	b.n	8007bfe <HAL_RCC_ClockConfig+0x26a>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8007a58:	f7ff fbf3 	bl	8007242 <LL_RCC_IsActiveFlag_C2HPRE>
 8007a5c:	4603      	mov	r3, r0
 8007a5e:	2b00      	cmp	r3, #0
 8007a60:	d0f1      	beq.n	8007a46 <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }
  /*-------------------------- HCLK4 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK4) == RCC_CLOCKTYPE_HCLK4)
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007a6a:	2b00      	cmp	r3, #0
 8007a6c:	d016      	beq.n	8007a9c <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK4Divider));
    LL_RCC_SetAHB4Prescaler(RCC_ClkInitStruct->AHBCLK4Divider);
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	699b      	ldr	r3, [r3, #24]
 8007a72:	4618      	mov	r0, r3
 8007a74:	f7ff fb01 	bl	800707a <LL_RCC_SetAHB4Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8007a78:	f7fd fe08 	bl	800568c <HAL_GetTick>
 8007a7c:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8007a7e:	e008      	b.n	8007a92 <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8007a80:	f7fd fe04 	bl	800568c <HAL_GetTick>
 8007a84:	4602      	mov	r2, r0
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	1ad3      	subs	r3, r2, r3
 8007a8a:	2b02      	cmp	r3, #2
 8007a8c:	d901      	bls.n	8007a92 <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 8007a8e:	2303      	movs	r3, #3
 8007a90:	e0b5      	b.n	8007bfe <HAL_RCC_ClockConfig+0x26a>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8007a92:	f7ff fbe9 	bl	8007268 <LL_RCC_IsActiveFlag_SHDHPRE>
 8007a96:	4603      	mov	r3, r0
 8007a98:	2b00      	cmp	r3, #0
 8007a9a:	d0f1      	beq.n	8007a80 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	f003 0304 	and.w	r3, r3, #4
 8007aa4:	2b00      	cmp	r3, #0
 8007aa6:	d016      	beq.n	8007ad6 <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	68db      	ldr	r3, [r3, #12]
 8007aac:	4618      	mov	r0, r3
 8007aae:	f7ff fafb 	bl	80070a8 <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8007ab2:	f7fd fdeb 	bl	800568c <HAL_GetTick>
 8007ab6:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8007ab8:	e008      	b.n	8007acc <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8007aba:	f7fd fde7 	bl	800568c <HAL_GetTick>
 8007abe:	4602      	mov	r2, r0
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	1ad3      	subs	r3, r2, r3
 8007ac4:	2b02      	cmp	r3, #2
 8007ac6:	d901      	bls.n	8007acc <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 8007ac8:	2303      	movs	r3, #3
 8007aca:	e098      	b.n	8007bfe <HAL_RCC_ClockConfig+0x26a>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8007acc:	f7ff fbdf 	bl	800728e <LL_RCC_IsActiveFlag_PPRE1>
 8007ad0:	4603      	mov	r3, r0
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	d0f1      	beq.n	8007aba <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	f003 0308 	and.w	r3, r3, #8
 8007ade:	2b00      	cmp	r3, #0
 8007ae0:	d017      	beq.n	8007b12 <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	691b      	ldr	r3, [r3, #16]
 8007ae6:	00db      	lsls	r3, r3, #3
 8007ae8:	4618      	mov	r0, r3
 8007aea:	f7ff faf1 	bl	80070d0 <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8007aee:	f7fd fdcd 	bl	800568c <HAL_GetTick>
 8007af2:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8007af4:	e008      	b.n	8007b08 <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8007af6:	f7fd fdc9 	bl	800568c <HAL_GetTick>
 8007afa:	4602      	mov	r2, r0
 8007afc:	68fb      	ldr	r3, [r7, #12]
 8007afe:	1ad3      	subs	r3, r2, r3
 8007b00:	2b02      	cmp	r3, #2
 8007b02:	d901      	bls.n	8007b08 <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 8007b04:	2303      	movs	r3, #3
 8007b06:	e07a      	b.n	8007bfe <HAL_RCC_ClockConfig+0x26a>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8007b08:	f7ff fbd3 	bl	80072b2 <LL_RCC_IsActiveFlag_PPRE2>
 8007b0c:	4603      	mov	r3, r0
 8007b0e:	2b00      	cmp	r3, #0
 8007b10:	d0f1      	beq.n	8007af6 <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	f003 0301 	and.w	r3, r3, #1
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	d043      	beq.n	8007ba6 <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	685b      	ldr	r3, [r3, #4]
 8007b22:	2b02      	cmp	r3, #2
 8007b24:	d106      	bne.n	8007b34 <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 8007b26:	f7ff f891 	bl	8006c4c <LL_RCC_HSE_IsReady>
 8007b2a:	4603      	mov	r3, r0
 8007b2c:	2b00      	cmp	r3, #0
 8007b2e:	d11e      	bne.n	8007b6e <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8007b30:	2301      	movs	r3, #1
 8007b32:	e064      	b.n	8007bfe <HAL_RCC_ClockConfig+0x26a>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	685b      	ldr	r3, [r3, #4]
 8007b38:	2b03      	cmp	r3, #3
 8007b3a:	d106      	bne.n	8007b4a <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 8007b3c:	f7ff fb2c 	bl	8007198 <LL_RCC_PLL_IsReady>
 8007b40:	4603      	mov	r3, r0
 8007b42:	2b00      	cmp	r3, #0
 8007b44:	d113      	bne.n	8007b6e <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8007b46:	2301      	movs	r3, #1
 8007b48:	e059      	b.n	8007bfe <HAL_RCC_ClockConfig+0x26a>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	685b      	ldr	r3, [r3, #4]
 8007b4e:	2b00      	cmp	r3, #0
 8007b50:	d106      	bne.n	8007b60 <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 8007b52:	f7ff f9f9 	bl	8006f48 <LL_RCC_MSI_IsReady>
 8007b56:	4603      	mov	r3, r0
 8007b58:	2b00      	cmp	r3, #0
 8007b5a:	d108      	bne.n	8007b6e <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8007b5c:	2301      	movs	r3, #1
 8007b5e:	e04e      	b.n	8007bfe <HAL_RCC_ClockConfig+0x26a>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 8007b60:	f7ff f8a4 	bl	8006cac <LL_RCC_HSI_IsReady>
 8007b64:	4603      	mov	r3, r0
 8007b66:	2b00      	cmp	r3, #0
 8007b68:	d101      	bne.n	8007b6e <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8007b6a:	2301      	movs	r3, #1
 8007b6c:	e047      	b.n	8007bfe <HAL_RCC_ClockConfig+0x26a>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	685b      	ldr	r3, [r3, #4]
 8007b72:	4618      	mov	r0, r3
 8007b74:	f7ff fa37 	bl	8006fe6 <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007b78:	f7fd fd88 	bl	800568c <HAL_GetTick>
 8007b7c:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007b7e:	e00a      	b.n	8007b96 <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007b80:	f7fd fd84 	bl	800568c <HAL_GetTick>
 8007b84:	4602      	mov	r2, r0
 8007b86:	68fb      	ldr	r3, [r7, #12]
 8007b88:	1ad3      	subs	r3, r2, r3
 8007b8a:	f241 3288 	movw	r2, #5000	; 0x1388
 8007b8e:	4293      	cmp	r3, r2
 8007b90:	d901      	bls.n	8007b96 <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 8007b92:	2303      	movs	r3, #3
 8007b94:	e033      	b.n	8007bfe <HAL_RCC_ClockConfig+0x26a>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007b96:	f7ff fa3a 	bl	800700e <LL_RCC_GetSysClkSource>
 8007b9a:	4602      	mov	r2, r0
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	685b      	ldr	r3, [r3, #4]
 8007ba0:	009b      	lsls	r3, r3, #2
 8007ba2:	429a      	cmp	r2, r3
 8007ba4:	d1ec      	bne.n	8007b80 <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007ba6:	4b18      	ldr	r3, [pc, #96]	; (8007c08 <HAL_RCC_ClockConfig+0x274>)
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	f003 0307 	and.w	r3, r3, #7
 8007bae:	683a      	ldr	r2, [r7, #0]
 8007bb0:	429a      	cmp	r2, r3
 8007bb2:	d21b      	bcs.n	8007bec <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007bb4:	4b14      	ldr	r3, [pc, #80]	; (8007c08 <HAL_RCC_ClockConfig+0x274>)
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	f023 0207 	bic.w	r2, r3, #7
 8007bbc:	4912      	ldr	r1, [pc, #72]	; (8007c08 <HAL_RCC_ClockConfig+0x274>)
 8007bbe:	683b      	ldr	r3, [r7, #0]
 8007bc0:	4313      	orrs	r3, r2
 8007bc2:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007bc4:	f7fd fd62 	bl	800568c <HAL_GetTick>
 8007bc8:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007bca:	e008      	b.n	8007bde <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8007bcc:	f7fd fd5e 	bl	800568c <HAL_GetTick>
 8007bd0:	4602      	mov	r2, r0
 8007bd2:	68fb      	ldr	r3, [r7, #12]
 8007bd4:	1ad3      	subs	r3, r2, r3
 8007bd6:	2b02      	cmp	r3, #2
 8007bd8:	d901      	bls.n	8007bde <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 8007bda:	2303      	movs	r3, #3
 8007bdc:	e00f      	b.n	8007bfe <HAL_RCC_ClockConfig+0x26a>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007bde:	4b0a      	ldr	r3, [pc, #40]	; (8007c08 <HAL_RCC_ClockConfig+0x274>)
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	f003 0307 	and.w	r3, r3, #7
 8007be6:	683a      	ldr	r2, [r7, #0]
 8007be8:	429a      	cmp	r2, r3
 8007bea:	d1ef      	bne.n	8007bcc <HAL_RCC_ClockConfig+0x238>
  }

  /*---------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClockUpdate();
 8007bec:	f7fa faa6 	bl	800213c <SystemCoreClockUpdate>
  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(HAL_GetTickPrio());
 8007bf0:	f7fd fd58 	bl	80056a4 <HAL_GetTickPrio>
 8007bf4:	4603      	mov	r3, r0
 8007bf6:	4618      	mov	r0, r3
 8007bf8:	f7fd fcfc 	bl	80055f4 <HAL_InitTick>
 8007bfc:	4603      	mov	r3, r0
}
 8007bfe:	4618      	mov	r0, r3
 8007c00:	3710      	adds	r7, #16
 8007c02:	46bd      	mov	sp, r7
 8007c04:	bd80      	pop	{r7, pc}
 8007c06:	bf00      	nop
 8007c08:	58004000 	.word	0x58004000

08007c0c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007c0c:	b590      	push	{r4, r7, lr}
 8007c0e:	b085      	sub	sp, #20
 8007c10:	af00      	add	r7, sp, #0
  uint32_t pllsource;
  uint32_t sysclockfreq, pllinputfreq;
  const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007c12:	f7ff f9fc 	bl	800700e <LL_RCC_GetSysClkSource>
 8007c16:	6078      	str	r0, [r7, #4]

  if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI)
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	2b00      	cmp	r3, #0
 8007c1c:	d10a      	bne.n	8007c34 <HAL_RCC_GetSysClockFreq+0x28>
  {
    /* Retrieve MSI frequency range in HZ*/
    /* MSI used as system clock source */
    sysclockfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8007c1e:	f7ff f9b8 	bl	8006f92 <LL_RCC_MSI_GetRange>
 8007c22:	4603      	mov	r3, r0
 8007c24:	091b      	lsrs	r3, r3, #4
 8007c26:	f003 030f 	and.w	r3, r3, #15
 8007c2a:	4a2a      	ldr	r2, [pc, #168]	; (8007cd4 <HAL_RCC_GetSysClockFreq+0xc8>)
 8007c2c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007c30:	60fb      	str	r3, [r7, #12]
 8007c32:	e04a      	b.n	8007cca <HAL_RCC_GetSysClockFreq+0xbe>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	2b04      	cmp	r3, #4
 8007c38:	d102      	bne.n	8007c40 <HAL_RCC_GetSysClockFreq+0x34>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8007c3a:	4b27      	ldr	r3, [pc, #156]	; (8007cd8 <HAL_RCC_GetSysClockFreq+0xcc>)
 8007c3c:	60fb      	str	r3, [r7, #12]
 8007c3e:	e044      	b.n	8007cca <HAL_RCC_GetSysClockFreq+0xbe>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE)
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	2b08      	cmp	r3, #8
 8007c44:	d10a      	bne.n	8007c5c <HAL_RCC_GetSysClockFreq+0x50>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8007c46:	f7fe ffb3 	bl	8006bb0 <LL_RCC_HSE_IsEnabledDiv2>
 8007c4a:	4603      	mov	r3, r0
 8007c4c:	2b01      	cmp	r3, #1
 8007c4e:	d102      	bne.n	8007c56 <HAL_RCC_GetSysClockFreq+0x4a>
    {
      sysclockfreq = HSE_VALUE / 2U;
 8007c50:	4b21      	ldr	r3, [pc, #132]	; (8007cd8 <HAL_RCC_GetSysClockFreq+0xcc>)
 8007c52:	60fb      	str	r3, [r7, #12]
 8007c54:	e039      	b.n	8007cca <HAL_RCC_GetSysClockFreq+0xbe>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 8007c56:	4b21      	ldr	r3, [pc, #132]	; (8007cdc <HAL_RCC_GetSysClockFreq+0xd0>)
 8007c58:	60fb      	str	r3, [r7, #12]
 8007c5a:	e036      	b.n	8007cca <HAL_RCC_GetSysClockFreq+0xbe>
    }
  }
  else
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 8007c5c:	f7ff fad3 	bl	8007206 <LL_RCC_PLL_GetMainSource>
 8007c60:	6038      	str	r0, [r7, #0]
    switch (pllsource)
 8007c62:	683b      	ldr	r3, [r7, #0]
 8007c64:	2b02      	cmp	r3, #2
 8007c66:	d002      	beq.n	8007c6e <HAL_RCC_GetSysClockFreq+0x62>
 8007c68:	2b03      	cmp	r3, #3
 8007c6a:	d003      	beq.n	8007c74 <HAL_RCC_GetSysClockFreq+0x68>
 8007c6c:	e00d      	b.n	8007c8a <HAL_RCC_GetSysClockFreq+0x7e>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 8007c6e:	4b1a      	ldr	r3, [pc, #104]	; (8007cd8 <HAL_RCC_GetSysClockFreq+0xcc>)
 8007c70:	60bb      	str	r3, [r7, #8]
        break;
 8007c72:	e015      	b.n	8007ca0 <HAL_RCC_GetSysClockFreq+0x94>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8007c74:	f7fe ff9c 	bl	8006bb0 <LL_RCC_HSE_IsEnabledDiv2>
 8007c78:	4603      	mov	r3, r0
 8007c7a:	2b01      	cmp	r3, #1
 8007c7c:	d102      	bne.n	8007c84 <HAL_RCC_GetSysClockFreq+0x78>
        {
          pllinputfreq = HSE_VALUE / 2U;
 8007c7e:	4b16      	ldr	r3, [pc, #88]	; (8007cd8 <HAL_RCC_GetSysClockFreq+0xcc>)
 8007c80:	60bb      	str	r3, [r7, #8]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 8007c82:	e00d      	b.n	8007ca0 <HAL_RCC_GetSysClockFreq+0x94>
          pllinputfreq = HSE_VALUE;
 8007c84:	4b15      	ldr	r3, [pc, #84]	; (8007cdc <HAL_RCC_GetSysClockFreq+0xd0>)
 8007c86:	60bb      	str	r3, [r7, #8]
        break;
 8007c88:	e00a      	b.n	8007ca0 <HAL_RCC_GetSysClockFreq+0x94>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8007c8a:	f7ff f982 	bl	8006f92 <LL_RCC_MSI_GetRange>
 8007c8e:	4603      	mov	r3, r0
 8007c90:	091b      	lsrs	r3, r3, #4
 8007c92:	f003 030f 	and.w	r3, r3, #15
 8007c96:	4a0f      	ldr	r2, [pc, #60]	; (8007cd4 <HAL_RCC_GetSysClockFreq+0xc8>)
 8007c98:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007c9c:	60bb      	str	r3, [r7, #8]
        break;
 8007c9e:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
 8007ca0:	f7ff fa8c 	bl	80071bc <LL_RCC_PLL_GetN>
 8007ca4:	4602      	mov	r2, r0
 8007ca6:	68bb      	ldr	r3, [r7, #8]
 8007ca8:	fb03 f402 	mul.w	r4, r3, r2
 8007cac:	f7ff fa9f 	bl	80071ee <LL_RCC_PLL_GetDivider>
 8007cb0:	4603      	mov	r3, r0
 8007cb2:	091b      	lsrs	r3, r3, #4
 8007cb4:	3301      	adds	r3, #1
 8007cb6:	fbb4 f4f3 	udiv	r4, r4, r3
 8007cba:	f7ff fa8c 	bl	80071d6 <LL_RCC_PLL_GetR>
 8007cbe:	4603      	mov	r3, r0
 8007cc0:	0f5b      	lsrs	r3, r3, #29
 8007cc2:	3301      	adds	r3, #1
 8007cc4:	fbb4 f3f3 	udiv	r3, r4, r3
 8007cc8:	60fb      	str	r3, [r7, #12]
  }

  return sysclockfreq;
 8007cca:	68fb      	ldr	r3, [r7, #12]
}
 8007ccc:	4618      	mov	r0, r3
 8007cce:	3714      	adds	r7, #20
 8007cd0:	46bd      	mov	sp, r7
 8007cd2:	bd90      	pop	{r4, r7, pc}
 8007cd4:	0800deac 	.word	0x0800deac
 8007cd8:	00f42400 	.word	0x00f42400
 8007cdc:	01e84800 	.word	0x01e84800

08007ce0 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007ce0:	b598      	push	{r3, r4, r7, lr}
 8007ce2:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 8007ce4:	f7ff ff92 	bl	8007c0c <HAL_RCC_GetSysClockFreq>
 8007ce8:	4604      	mov	r4, r0
 8007cea:	f7ff fa05 	bl	80070f8 <LL_RCC_GetAHBPrescaler>
 8007cee:	4603      	mov	r3, r0
 8007cf0:	091b      	lsrs	r3, r3, #4
 8007cf2:	f003 030f 	and.w	r3, r3, #15
 8007cf6:	4a03      	ldr	r2, [pc, #12]	; (8007d04 <HAL_RCC_GetHCLKFreq+0x24>)
 8007cf8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007cfc:	fbb4 f3f3 	udiv	r3, r4, r3
}
 8007d00:	4618      	mov	r0, r3
 8007d02:	bd98      	pop	{r3, r4, r7, pc}
 8007d04:	0800de4c 	.word	0x0800de4c

08007d08 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007d08:	b598      	push	{r3, r4, r7, lr}
 8007d0a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8007d0c:	f7ff ffe8 	bl	8007ce0 <HAL_RCC_GetHCLKFreq>
 8007d10:	4604      	mov	r4, r0
 8007d12:	f7ff fa0b 	bl	800712c <LL_RCC_GetAPB1Prescaler>
 8007d16:	4603      	mov	r3, r0
 8007d18:	0a1b      	lsrs	r3, r3, #8
 8007d1a:	f003 0307 	and.w	r3, r3, #7
 8007d1e:	4a04      	ldr	r2, [pc, #16]	; (8007d30 <HAL_RCC_GetPCLK1Freq+0x28>)
 8007d20:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007d24:	f003 031f 	and.w	r3, r3, #31
 8007d28:	fa24 f303 	lsr.w	r3, r4, r3
}
 8007d2c:	4618      	mov	r0, r3
 8007d2e:	bd98      	pop	{r3, r4, r7, pc}
 8007d30:	0800de8c 	.word	0x0800de8c

08007d34 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007d34:	b598      	push	{r3, r4, r7, lr}
 8007d36:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 8007d38:	f7ff ffd2 	bl	8007ce0 <HAL_RCC_GetHCLKFreq>
 8007d3c:	4604      	mov	r4, r0
 8007d3e:	f7ff fa01 	bl	8007144 <LL_RCC_GetAPB2Prescaler>
 8007d42:	4603      	mov	r3, r0
 8007d44:	0adb      	lsrs	r3, r3, #11
 8007d46:	f003 0307 	and.w	r3, r3, #7
 8007d4a:	4a04      	ldr	r2, [pc, #16]	; (8007d5c <HAL_RCC_GetPCLK2Freq+0x28>)
 8007d4c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007d50:	f003 031f 	and.w	r3, r3, #31
 8007d54:	fa24 f303 	lsr.w	r3, r4, r3
}
 8007d58:	4618      	mov	r0, r3
 8007d5a:	bd98      	pop	{r3, r4, r7, pc}
 8007d5c:	0800de8c 	.word	0x0800de8c

08007d60 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 8007d60:	b590      	push	{r4, r7, lr}
 8007d62:	b085      	sub	sp, #20
 8007d64:	af00      	add	r7, sp, #0
 8007d66:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_MSI_CLOCK_RANGE(MSI_Range));

  /* MSI frequency range in Hz */
  if (MSI_Range > RCC_MSIRANGE_11)
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	2bb0      	cmp	r3, #176	; 0xb0
 8007d6c:	d903      	bls.n	8007d76 <RCC_SetFlashLatencyFromMSIRange+0x16>
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(RCC_MSIRANGE_11);
 8007d6e:	4b15      	ldr	r3, [pc, #84]	; (8007dc4 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 8007d70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d72:	60fb      	str	r3, [r7, #12]
 8007d74:	e007      	b.n	8007d86 <RCC_SetFlashLatencyFromMSIRange+0x26>
  }
  else
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(MSI_Range);
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	091b      	lsrs	r3, r3, #4
 8007d7a:	f003 030f 	and.w	r3, r3, #15
 8007d7e:	4a11      	ldr	r2, [pc, #68]	; (8007dc4 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 8007d80:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007d84:	60fb      	str	r3, [r7, #12]
  }

  flash_clksrcfreq = __LL_RCC_CALC_HCLK4_FREQ(msifreq, LL_RCC_GetAHB4Prescaler());
 8007d86:	f7ff f9c3 	bl	8007110 <LL_RCC_GetAHB4Prescaler>
 8007d8a:	4603      	mov	r3, r0
 8007d8c:	091b      	lsrs	r3, r3, #4
 8007d8e:	f003 030f 	and.w	r3, r3, #15
 8007d92:	4a0d      	ldr	r2, [pc, #52]	; (8007dc8 <RCC_SetFlashLatencyFromMSIRange+0x68>)
 8007d94:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007d98:	68fa      	ldr	r2, [r7, #12]
 8007d9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8007d9e:	60bb      	str	r3, [r7, #8]

#if defined(PWR_CR1_VOS)
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 8007da0:	68bb      	ldr	r3, [r7, #8]
 8007da2:	4a0a      	ldr	r2, [pc, #40]	; (8007dcc <RCC_SetFlashLatencyFromMSIRange+0x6c>)
 8007da4:	fba2 2303 	umull	r2, r3, r2, r3
 8007da8:	0c9c      	lsrs	r4, r3, #18
 8007daa:	f7fe fef3 	bl	8006b94 <HAL_PWREx_GetVoltageRange>
 8007dae:	4603      	mov	r3, r0
 8007db0:	4619      	mov	r1, r3
 8007db2:	4620      	mov	r0, r4
 8007db4:	f000 f80c 	bl	8007dd0 <RCC_SetFlashLatency>
 8007db8:	4603      	mov	r3, r0
#else
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), PWR_REGULATOR_VOLTAGE_SCALE1);
#endif
}
 8007dba:	4618      	mov	r0, r3
 8007dbc:	3714      	adds	r7, #20
 8007dbe:	46bd      	mov	sp, r7
 8007dc0:	bd90      	pop	{r4, r7, pc}
 8007dc2:	bf00      	nop
 8007dc4:	0800deac 	.word	0x0800deac
 8007dc8:	0800de4c 	.word	0x0800de4c
 8007dcc:	431bde83 	.word	0x431bde83

08007dd0 <RCC_SetFlashLatency>:
  * @param  Flash_ClkSrcFreq  Flash Clock Source (in MHz)
  * @param  VCORE_Voltage     Current Vcore voltage (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 8007dd0:	b590      	push	{r4, r7, lr}
 8007dd2:	b093      	sub	sp, #76	; 0x4c
 8007dd4:	af00      	add	r7, sp, #0
 8007dd6:	6078      	str	r0, [r7, #4]
 8007dd8:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range1 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS1[] = {18UL, 36UL, 54UL, 64UL};
 8007dda:	4b39      	ldr	r3, [pc, #228]	; (8007ec0 <RCC_SetFlashLatency+0xf0>)
 8007ddc:	f107 0428 	add.w	r4, r7, #40	; 0x28
 8007de0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8007de2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(PWR_CR1_VOS)
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range2 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS2[] = {6UL, 12UL, 16UL};
 8007de6:	4a37      	ldr	r2, [pc, #220]	; (8007ec4 <RCC_SetFlashLatency+0xf4>)
 8007de8:	f107 031c 	add.w	r3, r7, #28
 8007dec:	ca07      	ldmia	r2, {r0, r1, r2}
 8007dee:	e883 0007 	stmia.w	r3, {r0, r1, r2}
#endif
  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2, FLASH_LATENCY_3};
 8007df2:	4b35      	ldr	r3, [pc, #212]	; (8007ec8 <RCC_SetFlashLatency+0xf8>)
 8007df4:	f107 040c 	add.w	r4, r7, #12
 8007df8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8007dfa:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 8007dfe:	2300      	movs	r3, #0
 8007e00:	647b      	str	r3, [r7, #68]	; 0x44
  uint32_t tickstart;

#if defined(PWR_CR1_VOS)
  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 8007e02:	683b      	ldr	r3, [r7, #0]
 8007e04:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007e08:	d11c      	bne.n	8007e44 <RCC_SetFlashLatency+0x74>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8007e0a:	2300      	movs	r3, #0
 8007e0c:	643b      	str	r3, [r7, #64]	; 0x40
 8007e0e:	e015      	b.n	8007e3c <RCC_SetFlashLatency+0x6c>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 8007e10:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007e12:	009b      	lsls	r3, r3, #2
 8007e14:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8007e18:	4413      	add	r3, r2
 8007e1a:	f853 3c20 	ldr.w	r3, [r3, #-32]
 8007e1e:	687a      	ldr	r2, [r7, #4]
 8007e20:	429a      	cmp	r2, r3
 8007e22:	d808      	bhi.n	8007e36 <RCC_SetFlashLatency+0x66>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8007e24:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007e26:	009b      	lsls	r3, r3, #2
 8007e28:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8007e2c:	4413      	add	r3, r2
 8007e2e:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 8007e32:	647b      	str	r3, [r7, #68]	; 0x44
        break;
 8007e34:	e022      	b.n	8007e7c <RCC_SetFlashLatency+0xac>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8007e36:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007e38:	3301      	adds	r3, #1
 8007e3a:	643b      	str	r3, [r7, #64]	; 0x40
 8007e3c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007e3e:	2b03      	cmp	r3, #3
 8007e40:	d9e6      	bls.n	8007e10 <RCC_SetFlashLatency+0x40>
 8007e42:	e01b      	b.n	8007e7c <RCC_SetFlashLatency+0xac>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8007e44:	2300      	movs	r3, #0
 8007e46:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007e48:	e015      	b.n	8007e76 <RCC_SetFlashLatency+0xa6>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 8007e4a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007e4c:	009b      	lsls	r3, r3, #2
 8007e4e:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8007e52:	4413      	add	r3, r2
 8007e54:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8007e58:	687a      	ldr	r2, [r7, #4]
 8007e5a:	429a      	cmp	r2, r3
 8007e5c:	d808      	bhi.n	8007e70 <RCC_SetFlashLatency+0xa0>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8007e5e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007e60:	009b      	lsls	r3, r3, #2
 8007e62:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8007e66:	4413      	add	r3, r2
 8007e68:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 8007e6c:	647b      	str	r3, [r7, #68]	; 0x44
        break;
 8007e6e:	e005      	b.n	8007e7c <RCC_SetFlashLatency+0xac>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8007e70:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007e72:	3301      	adds	r3, #1
 8007e74:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007e76:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007e78:	2b02      	cmp	r3, #2
 8007e7a:	d9e6      	bls.n	8007e4a <RCC_SetFlashLatency+0x7a>
      break;
    }
  }
#endif

  __HAL_FLASH_SET_LATENCY(latency);
 8007e7c:	4b13      	ldr	r3, [pc, #76]	; (8007ecc <RCC_SetFlashLatency+0xfc>)
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	f023 0207 	bic.w	r2, r3, #7
 8007e84:	4911      	ldr	r1, [pc, #68]	; (8007ecc <RCC_SetFlashLatency+0xfc>)
 8007e86:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007e88:	4313      	orrs	r3, r2
 8007e8a:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8007e8c:	f7fd fbfe 	bl	800568c <HAL_GetTick>
 8007e90:	63b8      	str	r0, [r7, #56]	; 0x38

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8007e92:	e008      	b.n	8007ea6 <RCC_SetFlashLatency+0xd6>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8007e94:	f7fd fbfa 	bl	800568c <HAL_GetTick>
 8007e98:	4602      	mov	r2, r0
 8007e9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e9c:	1ad3      	subs	r3, r2, r3
 8007e9e:	2b02      	cmp	r3, #2
 8007ea0:	d901      	bls.n	8007ea6 <RCC_SetFlashLatency+0xd6>
    {
      return HAL_TIMEOUT;
 8007ea2:	2303      	movs	r3, #3
 8007ea4:	e007      	b.n	8007eb6 <RCC_SetFlashLatency+0xe6>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8007ea6:	4b09      	ldr	r3, [pc, #36]	; (8007ecc <RCC_SetFlashLatency+0xfc>)
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	f003 0307 	and.w	r3, r3, #7
 8007eae:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007eb0:	429a      	cmp	r2, r3
 8007eb2:	d1ef      	bne.n	8007e94 <RCC_SetFlashLatency+0xc4>
    }
  }
  return HAL_OK;
 8007eb4:	2300      	movs	r3, #0
}
 8007eb6:	4618      	mov	r0, r3
 8007eb8:	374c      	adds	r7, #76	; 0x4c
 8007eba:	46bd      	mov	sp, r7
 8007ebc:	bd90      	pop	{r4, r7, pc}
 8007ebe:	bf00      	nop
 8007ec0:	0800ddd8 	.word	0x0800ddd8
 8007ec4:	0800dde8 	.word	0x0800dde8
 8007ec8:	0800ddf4 	.word	0x0800ddf4
 8007ecc:	58004000 	.word	0x58004000

08007ed0 <LL_RCC_LSE_IsEnabled>:
{
 8007ed0:	b480      	push	{r7}
 8007ed2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == (RCC_BDCR_LSEON)) ? 1UL : 0UL);
 8007ed4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007ed8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007edc:	f003 0301 	and.w	r3, r3, #1
 8007ee0:	2b01      	cmp	r3, #1
 8007ee2:	d101      	bne.n	8007ee8 <LL_RCC_LSE_IsEnabled+0x18>
 8007ee4:	2301      	movs	r3, #1
 8007ee6:	e000      	b.n	8007eea <LL_RCC_LSE_IsEnabled+0x1a>
 8007ee8:	2300      	movs	r3, #0
}
 8007eea:	4618      	mov	r0, r3
 8007eec:	46bd      	mov	sp, r7
 8007eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ef2:	4770      	bx	lr

08007ef4 <LL_RCC_LSE_IsReady>:
{
 8007ef4:	b480      	push	{r7}
 8007ef6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8007ef8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007efc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007f00:	f003 0302 	and.w	r3, r3, #2
 8007f04:	2b02      	cmp	r3, #2
 8007f06:	d101      	bne.n	8007f0c <LL_RCC_LSE_IsReady+0x18>
 8007f08:	2301      	movs	r3, #1
 8007f0a:	e000      	b.n	8007f0e <LL_RCC_LSE_IsReady+0x1a>
 8007f0c:	2300      	movs	r3, #0
}
 8007f0e:	4618      	mov	r0, r3
 8007f10:	46bd      	mov	sp, r7
 8007f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f16:	4770      	bx	lr

08007f18 <LL_RCC_SetRFWKPClockSource>:
{
 8007f18:	b480      	push	{r7}
 8007f1a:	b083      	sub	sp, #12
 8007f1c:	af00      	add	r7, sp, #0
 8007f1e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_RFWKPSEL, Source);
 8007f20:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007f24:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007f28:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8007f2c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	4313      	orrs	r3, r2
 8007f34:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
}
 8007f38:	bf00      	nop
 8007f3a:	370c      	adds	r7, #12
 8007f3c:	46bd      	mov	sp, r7
 8007f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f42:	4770      	bx	lr

08007f44 <LL_RCC_SetSMPSClockSource>:
{
 8007f44:	b480      	push	{r7}
 8007f46:	b083      	sub	sp, #12
 8007f48:	af00      	add	r7, sp, #0
 8007f4a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSSEL, SMPSSource);
 8007f4c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007f50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f52:	f023 0203 	bic.w	r2, r3, #3
 8007f56:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	4313      	orrs	r3, r2
 8007f5e:	624b      	str	r3, [r1, #36]	; 0x24
}
 8007f60:	bf00      	nop
 8007f62:	370c      	adds	r7, #12
 8007f64:	46bd      	mov	sp, r7
 8007f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f6a:	4770      	bx	lr

08007f6c <LL_RCC_SetSMPSPrescaler>:
{
 8007f6c:	b480      	push	{r7}
 8007f6e:	b083      	sub	sp, #12
 8007f70:	af00      	add	r7, sp, #0
 8007f72:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSDIV, Prescaler);
 8007f74:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007f78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f7a:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8007f7e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	4313      	orrs	r3, r2
 8007f86:	624b      	str	r3, [r1, #36]	; 0x24
}
 8007f88:	bf00      	nop
 8007f8a:	370c      	adds	r7, #12
 8007f8c:	46bd      	mov	sp, r7
 8007f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f92:	4770      	bx	lr

08007f94 <LL_RCC_SetUSARTClockSource>:
{
 8007f94:	b480      	push	{r7}
 8007f96:	b083      	sub	sp, #12
 8007f98:	af00      	add	r7, sp, #0
 8007f9a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART1SEL, USARTxSource);
 8007f9c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007fa0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007fa4:	f023 0203 	bic.w	r2, r3, #3
 8007fa8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	4313      	orrs	r3, r2
 8007fb0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8007fb4:	bf00      	nop
 8007fb6:	370c      	adds	r7, #12
 8007fb8:	46bd      	mov	sp, r7
 8007fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fbe:	4770      	bx	lr

08007fc0 <LL_RCC_SetLPUARTClockSource>:
{
 8007fc0:	b480      	push	{r7}
 8007fc2:	b083      	sub	sp, #12
 8007fc4:	af00      	add	r7, sp, #0
 8007fc6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 8007fc8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007fcc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007fd0:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8007fd4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	4313      	orrs	r3, r2
 8007fdc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8007fe0:	bf00      	nop
 8007fe2:	370c      	adds	r7, #12
 8007fe4:	46bd      	mov	sp, r7
 8007fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fea:	4770      	bx	lr

08007fec <LL_RCC_SetI2CClockSource>:
{
 8007fec:	b480      	push	{r7}
 8007fee:	b083      	sub	sp, #12
 8007ff0:	af00      	add	r7, sp, #0
 8007ff2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 8007ff4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007ff8:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	091b      	lsrs	r3, r3, #4
 8008000:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 8008004:	43db      	mvns	r3, r3
 8008006:	401a      	ands	r2, r3
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	011b      	lsls	r3, r3, #4
 800800c:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 8008010:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8008014:	4313      	orrs	r3, r2
 8008016:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800801a:	bf00      	nop
 800801c:	370c      	adds	r7, #12
 800801e:	46bd      	mov	sp, r7
 8008020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008024:	4770      	bx	lr

08008026 <LL_RCC_SetLPTIMClockSource>:
{
 8008026:	b480      	push	{r7}
 8008028:	b083      	sub	sp, #12
 800802a:	af00      	add	r7, sp, #0
 800802c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 800802e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008032:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	0c1b      	lsrs	r3, r3, #16
 800803a:	041b      	lsls	r3, r3, #16
 800803c:	43db      	mvns	r3, r3
 800803e:	401a      	ands	r2, r3
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	041b      	lsls	r3, r3, #16
 8008044:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8008048:	4313      	orrs	r3, r2
 800804a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800804e:	bf00      	nop
 8008050:	370c      	adds	r7, #12
 8008052:	46bd      	mov	sp, r7
 8008054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008058:	4770      	bx	lr

0800805a <LL_RCC_SetSAIClockSource>:
{
 800805a:	b480      	push	{r7}
 800805c:	b083      	sub	sp, #12
 800805e:	af00      	add	r7, sp, #0
 8008060:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_SAI1SEL, SAIxSource);
 8008062:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008066:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800806a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800806e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	4313      	orrs	r3, r2
 8008076:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800807a:	bf00      	nop
 800807c:	370c      	adds	r7, #12
 800807e:	46bd      	mov	sp, r7
 8008080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008084:	4770      	bx	lr

08008086 <LL_RCC_SetRNGClockSource>:
{
 8008086:	b480      	push	{r7}
 8008088:	b083      	sub	sp, #12
 800808a:	af00      	add	r7, sp, #0
 800808c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 800808e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008092:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008096:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 800809a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	4313      	orrs	r3, r2
 80080a2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 80080a6:	bf00      	nop
 80080a8:	370c      	adds	r7, #12
 80080aa:	46bd      	mov	sp, r7
 80080ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080b0:	4770      	bx	lr

080080b2 <LL_RCC_SetCLK48ClockSource>:
{
 80080b2:	b480      	push	{r7}
 80080b4:	b083      	sub	sp, #12
 80080b6:	af00      	add	r7, sp, #0
 80080b8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 80080ba:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80080be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80080c2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80080c6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	4313      	orrs	r3, r2
 80080ce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 80080d2:	bf00      	nop
 80080d4:	370c      	adds	r7, #12
 80080d6:	46bd      	mov	sp, r7
 80080d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080dc:	4770      	bx	lr

080080de <LL_RCC_SetUSBClockSource>:
{
 80080de:	b580      	push	{r7, lr}
 80080e0:	b082      	sub	sp, #8
 80080e2:	af00      	add	r7, sp, #0
 80080e4:	6078      	str	r0, [r7, #4]
  LL_RCC_SetCLK48ClockSource(USBxSource);
 80080e6:	6878      	ldr	r0, [r7, #4]
 80080e8:	f7ff ffe3 	bl	80080b2 <LL_RCC_SetCLK48ClockSource>
}
 80080ec:	bf00      	nop
 80080ee:	3708      	adds	r7, #8
 80080f0:	46bd      	mov	sp, r7
 80080f2:	bd80      	pop	{r7, pc}

080080f4 <LL_RCC_SetADCClockSource>:
{
 80080f4:	b480      	push	{r7}
 80080f6:	b083      	sub	sp, #12
 80080f8:	af00      	add	r7, sp, #0
 80080fa:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 80080fc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008100:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008104:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8008108:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	4313      	orrs	r3, r2
 8008110:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8008114:	bf00      	nop
 8008116:	370c      	adds	r7, #12
 8008118:	46bd      	mov	sp, r7
 800811a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800811e:	4770      	bx	lr

08008120 <LL_RCC_SetRTCClockSource>:
{
 8008120:	b480      	push	{r7}
 8008122:	b083      	sub	sp, #12
 8008124:	af00      	add	r7, sp, #0
 8008126:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 8008128:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800812c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008130:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8008134:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	4313      	orrs	r3, r2
 800813c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8008140:	bf00      	nop
 8008142:	370c      	adds	r7, #12
 8008144:	46bd      	mov	sp, r7
 8008146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800814a:	4770      	bx	lr

0800814c <LL_RCC_GetRTCClockSource>:
{
 800814c:	b480      	push	{r7}
 800814e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 8008150:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008154:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008158:	f403 7340 	and.w	r3, r3, #768	; 0x300
}
 800815c:	4618      	mov	r0, r3
 800815e:	46bd      	mov	sp, r7
 8008160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008164:	4770      	bx	lr

08008166 <LL_RCC_ForceBackupDomainReset>:
{
 8008166:	b480      	push	{r7}
 8008168:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 800816a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800816e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008172:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8008176:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800817a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 800817e:	bf00      	nop
 8008180:	46bd      	mov	sp, r7
 8008182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008186:	4770      	bx	lr

08008188 <LL_RCC_ReleaseBackupDomainReset>:
{
 8008188:	b480      	push	{r7}
 800818a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 800818c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008190:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008194:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8008198:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800819c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 80081a0:	bf00      	nop
 80081a2:	46bd      	mov	sp, r7
 80081a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081a8:	4770      	bx	lr

080081aa <LL_RCC_PLLSAI1_Enable>:
{
 80081aa:	b480      	push	{r7}
 80081ac:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 80081ae:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80081b8:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80081bc:	6013      	str	r3, [r2, #0]
}
 80081be:	bf00      	nop
 80081c0:	46bd      	mov	sp, r7
 80081c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081c6:	4770      	bx	lr

080081c8 <LL_RCC_PLLSAI1_Disable>:
{
 80081c8:	b480      	push	{r7}
 80081ca:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 80081cc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80081d6:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80081da:	6013      	str	r3, [r2, #0]
}
 80081dc:	bf00      	nop
 80081de:	46bd      	mov	sp, r7
 80081e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081e4:	4770      	bx	lr

080081e6 <LL_RCC_PLLSAI1_IsReady>:
{
 80081e6:	b480      	push	{r7}
 80081e8:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 80081ea:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80081ee:	681b      	ldr	r3, [r3, #0]
 80081f0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80081f4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80081f8:	d101      	bne.n	80081fe <LL_RCC_PLLSAI1_IsReady+0x18>
 80081fa:	2301      	movs	r3, #1
 80081fc:	e000      	b.n	8008200 <LL_RCC_PLLSAI1_IsReady+0x1a>
 80081fe:	2300      	movs	r3, #0
}
 8008200:	4618      	mov	r0, r3
 8008202:	46bd      	mov	sp, r7
 8008204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008208:	4770      	bx	lr

0800820a <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800820a:	b580      	push	{r7, lr}
 800820c:	b088      	sub	sp, #32
 800820e:	af00      	add	r7, sp, #0
 8008210:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef ret     = HAL_OK;      /* Intermediate status */
 8008212:	2300      	movs	r3, #0
 8008214:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 8008216:	2300      	movs	r3, #0
 8008218:	77bb      	strb	r3, [r7, #30]
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008222:	2b00      	cmp	r3, #0
 8008224:	d033      	beq.n	800828e <HAL_RCCEx_PeriphCLKConfig+0x84>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800822a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800822e:	d00c      	beq.n	800824a <HAL_RCCEx_PeriphCLKConfig+0x40>
 8008230:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008234:	d802      	bhi.n	800823c <HAL_RCCEx_PeriphCLKConfig+0x32>
 8008236:	2b00      	cmp	r3, #0
 8008238:	d010      	beq.n	800825c <HAL_RCCEx_PeriphCLKConfig+0x52>
 800823a:	e017      	b.n	800826c <HAL_RCCEx_PeriphCLKConfig+0x62>
 800823c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8008240:	d017      	beq.n	8008272 <HAL_RCCEx_PeriphCLKConfig+0x68>
 8008242:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8008246:	d016      	beq.n	8008276 <HAL_RCCEx_PeriphCLKConfig+0x6c>
 8008248:	e010      	b.n	800826c <HAL_RCCEx_PeriphCLKConfig+0x62>
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1 */
        /* Enable SAI1 Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI1CLK);
 800824a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800824e:	68db      	ldr	r3, [r3, #12]
 8008250:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8008254:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008258:	60d3      	str	r3, [r2, #12]

        /* SAI1 clock source config set later after clock selection check */
        break;
 800825a:	e00d      	b.n	8008278 <HAL_RCCEx_PeriphCLKConfig+0x6e>

      case RCC_SAI1CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI1 */
        /* PLLSAI1 parameters N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_ConfigNP(&(PeriphClkInit->PLLSAI1));
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	3304      	adds	r3, #4
 8008260:	4618      	mov	r0, r3
 8008262:	f000 f947 	bl	80084f4 <RCCEx_PLLSAI1_ConfigNP>
 8008266:	4603      	mov	r3, r0
 8008268:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 800826a:	e005      	b.n	8008278 <HAL_RCCEx_PeriphCLKConfig+0x6e>
      case RCC_SAI1CLKSOURCE_HSI:

        break;

      default:
        ret = HAL_ERROR;
 800826c:	2301      	movs	r3, #1
 800826e:	77fb      	strb	r3, [r7, #31]
        break;
 8008270:	e002      	b.n	8008278 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        break;
 8008272:	bf00      	nop
 8008274:	e000      	b.n	8008278 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        break;
 8008276:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008278:	7ffb      	ldrb	r3, [r7, #31]
 800827a:	2b00      	cmp	r3, #0
 800827c:	d105      	bne.n	800828a <HAL_RCCEx_PeriphCLKConfig+0x80>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008282:	4618      	mov	r0, r3
 8008284:	f7ff fee9 	bl	800805a <LL_RCC_SetSAIClockSource>
 8008288:	e001      	b.n	800828e <HAL_RCCEx_PeriphCLKConfig+0x84>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800828a:	7ffb      	ldrb	r3, [r7, #31]
 800828c:	77bb      	strb	r3, [r7, #30]
    }
  }
#endif

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008296:	2b00      	cmp	r3, #0
 8008298:	d046      	beq.n	8008328 <HAL_RCCEx_PeriphCLKConfig+0x11e>
  {
    uint32_t rtcclocksource = LL_RCC_GetRTCClockSource();
 800829a:	f7ff ff57 	bl	800814c <LL_RCC_GetRTCClockSource>
 800829e:	61b8      	str	r0, [r7, #24]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Configure the clock source only if a different source is expected */
    if (rtcclocksource != PeriphClkInit->RTCClockSelection)
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80082a4:	69ba      	ldr	r2, [r7, #24]
 80082a6:	429a      	cmp	r2, r3
 80082a8:	d03c      	beq.n	8008324 <HAL_RCCEx_PeriphCLKConfig+0x11a>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 80082aa:	f7fe fc63 	bl	8006b74 <HAL_PWR_EnableBkUpAccess>

      /* If a clock source is not yet selected */
      if (rtcclocksource == RCC_RTCCLKSOURCE_NONE)
 80082ae:	69bb      	ldr	r3, [r7, #24]
 80082b0:	2b00      	cmp	r3, #0
 80082b2:	d105      	bne.n	80082c0 <HAL_RCCEx_PeriphCLKConfig+0xb6>
      {
        /* Directly set the configuration of the clock source selection */
        LL_RCC_SetRTCClockSource(PeriphClkInit->RTCClockSelection);
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80082b8:	4618      	mov	r0, r3
 80082ba:	f7ff ff31 	bl	8008120 <LL_RCC_SetRTCClockSource>
 80082be:	e02e      	b.n	800831e <HAL_RCCEx_PeriphCLKConfig+0x114>
      }
      else /* A clock source is already selected */
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        uint32_t bdcr = LL_RCC_ReadReg(BDCR);
 80082c0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80082c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80082c8:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        LL_RCC_ForceBackupDomainReset();
 80082ca:	f7ff ff4c 	bl	8008166 <LL_RCC_ForceBackupDomainReset>
        LL_RCC_ReleaseBackupDomainReset();
 80082ce:	f7ff ff5b 	bl	8008188 <LL_RCC_ReleaseBackupDomainReset>

        /* Set the value of the clock source selection */
        MODIFY_REG(bdcr, RCC_BDCR_RTCSEL, PeriphClkInit->RTCClockSelection);
 80082d2:	697b      	ldr	r3, [r7, #20]
 80082d4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80082dc:	4313      	orrs	r3, r2
 80082de:	617b      	str	r3, [r7, #20]

        /* Restore the content of BDCR register */
        LL_RCC_WriteReg(BDCR, bdcr);
 80082e0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80082e4:	697b      	ldr	r3, [r7, #20]
 80082e6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
        if (LL_RCC_LSE_IsEnabled() == 1U)
 80082ea:	f7ff fdf1 	bl	8007ed0 <LL_RCC_LSE_IsEnabled>
 80082ee:	4603      	mov	r3, r0
 80082f0:	2b01      	cmp	r3, #1
 80082f2:	d114      	bne.n	800831e <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80082f4:	f7fd f9ca 	bl	800568c <HAL_GetTick>
 80082f8:	6138      	str	r0, [r7, #16]

          /* Wait till LSE is ready */
          while (LL_RCC_LSE_IsReady() != 1U)
 80082fa:	e00b      	b.n	8008314 <HAL_RCCEx_PeriphCLKConfig+0x10a>
          {
            if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80082fc:	f7fd f9c6 	bl	800568c <HAL_GetTick>
 8008300:	4602      	mov	r2, r0
 8008302:	693b      	ldr	r3, [r7, #16]
 8008304:	1ad3      	subs	r3, r2, r3
 8008306:	f241 3288 	movw	r2, #5000	; 0x1388
 800830a:	4293      	cmp	r3, r2
 800830c:	d902      	bls.n	8008314 <HAL_RCCEx_PeriphCLKConfig+0x10a>
            {
              ret = HAL_TIMEOUT;
 800830e:	2303      	movs	r3, #3
 8008310:	77fb      	strb	r3, [r7, #31]
              break;
 8008312:	e004      	b.n	800831e <HAL_RCCEx_PeriphCLKConfig+0x114>
          while (LL_RCC_LSE_IsReady() != 1U)
 8008314:	f7ff fdee 	bl	8007ef4 <LL_RCC_LSE_IsReady>
 8008318:	4603      	mov	r3, r0
 800831a:	2b01      	cmp	r3, #1
 800831c:	d1ee      	bne.n	80082fc <HAL_RCCEx_PeriphCLKConfig+0xf2>
          }
        }
      }

      /* set overall return value */
      status = ret;
 800831e:	7ffb      	ldrb	r3, [r7, #31]
 8008320:	77bb      	strb	r3, [r7, #30]
 8008322:	e001      	b.n	8008328 <HAL_RCCEx_PeriphCLKConfig+0x11e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008324:	7ffb      	ldrb	r3, [r7, #31]
 8008326:	77bb      	strb	r3, [r7, #30]
    }

  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	f003 0301 	and.w	r3, r3, #1
 8008330:	2b00      	cmp	r3, #0
 8008332:	d004      	beq.n	800833e <HAL_RCCEx_PeriphCLKConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	699b      	ldr	r3, [r3, #24]
 8008338:	4618      	mov	r0, r3
 800833a:	f7ff fe2b 	bl	8007f94 <LL_RCC_SetUSARTClockSource>
  }

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	f003 0302 	and.w	r3, r3, #2
 8008346:	2b00      	cmp	r3, #0
 8008348:	d004      	beq.n	8008354 <HAL_RCCEx_PeriphCLKConfig+0x14a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	69db      	ldr	r3, [r3, #28]
 800834e:	4618      	mov	r0, r3
 8008350:	f7ff fe36 	bl	8007fc0 <LL_RCC_SetLPUARTClockSource>
  }
#endif

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	f003 0310 	and.w	r3, r3, #16
 800835c:	2b00      	cmp	r3, #0
 800835e:	d004      	beq.n	800836a <HAL_RCCEx_PeriphCLKConfig+0x160>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008364:	4618      	mov	r0, r3
 8008366:	f7ff fe5e 	bl	8008026 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	f003 0320 	and.w	r3, r3, #32
 8008372:	2b00      	cmp	r3, #0
 8008374:	d004      	beq.n	8008380 <HAL_RCCEx_PeriphCLKConfig+0x176>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800837a:	4618      	mov	r0, r3
 800837c:	f7ff fe53 	bl	8008026 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	f003 0304 	and.w	r3, r3, #4
 8008388:	2b00      	cmp	r3, #0
 800838a:	d004      	beq.n	8008396 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	6a1b      	ldr	r3, [r3, #32]
 8008390:	4618      	mov	r0, r3
 8008392:	f7ff fe2b 	bl	8007fec <LL_RCC_SetI2CClockSource>
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	f003 0308 	and.w	r3, r3, #8
 800839e:	2b00      	cmp	r3, #0
 80083a0:	d004      	beq.n	80083ac <HAL_RCCEx_PeriphCLKConfig+0x1a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80083a6:	4618      	mov	r0, r3
 80083a8:	f7ff fe20 	bl	8007fec <LL_RCC_SetI2CClockSource>
  }
#endif

  /*-------------------------- USB clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80083b4:	2b00      	cmp	r3, #0
 80083b6:	d022      	beq.n	80083fe <HAL_RCCEx_PeriphCLKConfig+0x1f4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80083bc:	4618      	mov	r0, r3
 80083be:	f7ff fe8e 	bl	80080de <LL_RCC_SetUSBClockSource>

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80083c6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80083ca:	d107      	bne.n	80083dc <HAL_RCCEx_PeriphCLKConfig+0x1d2>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_USBCLK);
 80083cc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80083d0:	68db      	ldr	r3, [r3, #12]
 80083d2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80083d6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80083da:	60d3      	str	r3, [r2, #12]
    }

#if defined(SAI1)
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80083e0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80083e4:	d10b      	bne.n	80083fe <HAL_RCCEx_PeriphCLKConfig+0x1f4>
    {
      /* PLLSAI1 parameters N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNQ(&(PeriphClkInit->PLLSAI1));
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	3304      	adds	r3, #4
 80083ea:	4618      	mov	r0, r3
 80083ec:	f000 f8dd 	bl	80085aa <RCCEx_PLLSAI1_ConfigNQ>
 80083f0:	4603      	mov	r3, r0
 80083f2:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 80083f4:	7ffb      	ldrb	r3, [r7, #31]
 80083f6:	2b00      	cmp	r3, #0
 80083f8:	d001      	beq.n	80083fe <HAL_RCCEx_PeriphCLKConfig+0x1f4>
      {
        /* set overall return value */
        status = ret;
 80083fa:	7ffb      	ldrb	r3, [r7, #31]
 80083fc:	77bb      	strb	r3, [r7, #30]
    }
#endif
  }

  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	681b      	ldr	r3, [r3, #0]
 8008402:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008406:	2b00      	cmp	r3, #0
 8008408:	d02b      	beq.n	8008462 <HAL_RCCEx_PeriphCLKConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));

    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800840e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008412:	d008      	beq.n	8008426 <HAL_RCCEx_PeriphCLKConfig+0x21c>
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008418:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800841c:	d003      	beq.n	8008426 <HAL_RCCEx_PeriphCLKConfig+0x21c>
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008422:	2b00      	cmp	r3, #0
 8008424:	d105      	bne.n	8008432 <HAL_RCCEx_PeriphCLKConfig+0x228>
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800842a:	4618      	mov	r0, r3
 800842c:	f7ff fe2b 	bl	8008086 <LL_RCC_SetRNGClockSource>
 8008430:	e00a      	b.n	8008448 <HAL_RCCEx_PeriphCLKConfig+0x23e>
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008436:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800843a:	60fb      	str	r3, [r7, #12]
 800843c:	2000      	movs	r0, #0
 800843e:	f7ff fe22 	bl	8008086 <LL_RCC_SetRNGClockSource>
 8008442:	68f8      	ldr	r0, [r7, #12]
 8008444:	f7ff fe35 	bl	80080b2 <LL_RCC_SetCLK48ClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800844c:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
 8008450:	d107      	bne.n	8008462 <HAL_RCCEx_PeriphCLKConfig+0x258>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 8008452:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008456:	68db      	ldr	r3, [r3, #12]
 8008458:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800845c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8008460:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	681b      	ldr	r3, [r3, #0]
 8008466:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800846a:	2b00      	cmp	r3, #0
 800846c:	d022      	beq.n	80084b4 <HAL_RCCEx_PeriphCLKConfig+0x2aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008472:	4618      	mov	r0, r3
 8008474:	f7ff fe3e 	bl	80080f4 <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800847c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008480:	d107      	bne.n	8008492 <HAL_RCCEx_PeriphCLKConfig+0x288>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8008482:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008486:	68db      	ldr	r3, [r3, #12]
 8008488:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800848c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008490:	60d3      	str	r3, [r2, #12]
    }

#if defined(SAI1)
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008496:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800849a:	d10b      	bne.n	80084b4 <HAL_RCCEx_PeriphCLKConfig+0x2aa>
    {
      /* PLLSAI1 parameters N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNR(&(PeriphClkInit->PLLSAI1));
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	3304      	adds	r3, #4
 80084a0:	4618      	mov	r0, r3
 80084a2:	f000 f8dd 	bl	8008660 <RCCEx_PLLSAI1_ConfigNR>
 80084a6:	4603      	mov	r3, r0
 80084a8:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 80084aa:	7ffb      	ldrb	r3, [r7, #31]
 80084ac:	2b00      	cmp	r3, #0
 80084ae:	d001      	beq.n	80084b4 <HAL_RCCEx_PeriphCLKConfig+0x2aa>
      {
        /* set overall return value */
        status = ret;
 80084b0:	7ffb      	ldrb	r3, [r7, #31]
 80084b2:	77bb      	strb	r3, [r7, #30]
    }
#endif
  }

  /*-------------------------- RFWKP clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RFWAKEUP) == RCC_PERIPHCLK_RFWAKEUP)
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80084bc:	2b00      	cmp	r3, #0
 80084be:	d004      	beq.n	80084ca <HAL_RCCEx_PeriphCLKConfig+0x2c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RFWKPCLKSOURCE(PeriphClkInit->RFWakeUpClockSelection));

    /* Configure the RFWKP interface clock source */
    __HAL_RCC_RFWAKEUP_CONFIG(PeriphClkInit->RFWakeUpClockSelection);
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80084c4:	4618      	mov	r0, r3
 80084c6:	f7ff fd27 	bl	8007f18 <LL_RCC_SetRFWKPClockSource>

  }

#if defined(RCC_SMPS_SUPPORT)
  /*-------------------------- SMPS clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SMPS) == RCC_PERIPHCLK_SMPS)
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	681b      	ldr	r3, [r3, #0]
 80084ce:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80084d2:	2b00      	cmp	r3, #0
 80084d4:	d009      	beq.n	80084ea <HAL_RCCEx_PeriphCLKConfig+0x2e0>
    /* Check the parameters */
    assert_param(IS_RCC_SMPSCLKDIV(PeriphClkInit->SmpsDivSelection));
    assert_param(IS_RCC_SMPSCLKSOURCE(PeriphClkInit->SmpsClockSelection));

    /* Configure the SMPS interface clock division factor */
    __HAL_RCC_SMPS_DIV_CONFIG(PeriphClkInit->SmpsDivSelection);
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80084da:	4618      	mov	r0, r3
 80084dc:	f7ff fd46 	bl	8007f6c <LL_RCC_SetSMPSPrescaler>

    /* Configure the SMPS interface clock source */
    __HAL_RCC_SMPS_CONFIG(PeriphClkInit->SmpsClockSelection);
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80084e4:	4618      	mov	r0, r3
 80084e6:	f7ff fd2d 	bl	8007f44 <LL_RCC_SetSMPSClockSource>
  }
#endif

  return status;
 80084ea:	7fbb      	ldrb	r3, [r7, #30]
}
 80084ec:	4618      	mov	r0, r3
 80084ee:	3720      	adds	r7, #32
 80084f0:	46bd      	mov	sp, r7
 80084f2:	bd80      	pop	{r7, pc}

080084f4 <RCCEx_PLLSAI1_ConfigNP>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNP(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 80084f4:	b580      	push	{r7, lr}
 80084f6:	b084      	sub	sp, #16
 80084f8:	af00      	add	r7, sp, #0
 80084fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80084fc:	2300      	movs	r3, #0
 80084fe:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLSAI1->PLLP));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8008500:	f7ff fe62 	bl	80081c8 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8008504:	f7fd f8c2 	bl	800568c <HAL_GetTick>
 8008508:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800850a:	e009      	b.n	8008520 <RCCEx_PLLSAI1_ConfigNP+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800850c:	f7fd f8be 	bl	800568c <HAL_GetTick>
 8008510:	4602      	mov	r2, r0
 8008512:	68bb      	ldr	r3, [r7, #8]
 8008514:	1ad3      	subs	r3, r2, r3
 8008516:	2b02      	cmp	r3, #2
 8008518:	d902      	bls.n	8008520 <RCCEx_PLLSAI1_ConfigNP+0x2c>
    {
      status = HAL_TIMEOUT;
 800851a:	2303      	movs	r3, #3
 800851c:	73fb      	strb	r3, [r7, #15]
      break;
 800851e:	e004      	b.n	800852a <RCCEx_PLLSAI1_ConfigNP+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8008520:	f7ff fe61 	bl	80081e6 <LL_RCC_PLLSAI1_IsReady>
 8008524:	4603      	mov	r3, r0
 8008526:	2b00      	cmp	r3, #0
 8008528:	d1f0      	bne.n	800850c <RCCEx_PLLSAI1_ConfigNP+0x18>
    }
  }

  if (status == HAL_OK)
 800852a:	7bfb      	ldrb	r3, [r7, #15]
 800852c:	2b00      	cmp	r3, #0
 800852e:	d137      	bne.n	80085a0 <RCCEx_PLLSAI1_ConfigNP+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8008530:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008534:	691b      	ldr	r3, [r3, #16]
 8008536:	f423 42fe 	bic.w	r2, r3, #32512	; 0x7f00
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	021b      	lsls	r3, r3, #8
 8008540:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8008544:	4313      	orrs	r3, r2
 8008546:	610b      	str	r3, [r1, #16]

    /* Configure the PLLSAI1 Division factor P */
    __HAL_RCC_PLLSAI1_DIVP_CONFIG(PLLSAI1->PLLP);
 8008548:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800854c:	691b      	ldr	r3, [r3, #16]
 800854e:	f423 1278 	bic.w	r2, r3, #4063232	; 0x3e0000
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	685b      	ldr	r3, [r3, #4]
 8008556:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800855a:	4313      	orrs	r3, r2
 800855c:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 800855e:	f7ff fe24 	bl	80081aa <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008562:	f7fd f893 	bl	800568c <HAL_GetTick>
 8008566:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8008568:	e009      	b.n	800857e <RCCEx_PLLSAI1_ConfigNP+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800856a:	f7fd f88f 	bl	800568c <HAL_GetTick>
 800856e:	4602      	mov	r2, r0
 8008570:	68bb      	ldr	r3, [r7, #8]
 8008572:	1ad3      	subs	r3, r2, r3
 8008574:	2b02      	cmp	r3, #2
 8008576:	d902      	bls.n	800857e <RCCEx_PLLSAI1_ConfigNP+0x8a>
      {
        status = HAL_TIMEOUT;
 8008578:	2303      	movs	r3, #3
 800857a:	73fb      	strb	r3, [r7, #15]
        break;
 800857c:	e004      	b.n	8008588 <RCCEx_PLLSAI1_ConfigNP+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800857e:	f7ff fe32 	bl	80081e6 <LL_RCC_PLLSAI1_IsReady>
 8008582:	4603      	mov	r3, r0
 8008584:	2b01      	cmp	r3, #1
 8008586:	d1f0      	bne.n	800856a <RCCEx_PLLSAI1_ConfigNP+0x76>
      }
    }

    if (status == HAL_OK)
 8008588:	7bfb      	ldrb	r3, [r7, #15]
 800858a:	2b00      	cmp	r3, #0
 800858c:	d108      	bne.n	80085a0 <RCCEx_PLLSAI1_ConfigNP+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 800858e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008592:	691a      	ldr	r2, [r3, #16]
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	691b      	ldr	r3, [r3, #16]
 8008598:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800859c:	4313      	orrs	r3, r2
 800859e:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 80085a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80085a2:	4618      	mov	r0, r3
 80085a4:	3710      	adds	r7, #16
 80085a6:	46bd      	mov	sp, r7
 80085a8:	bd80      	pop	{r7, pc}

080085aa <RCCEx_PLLSAI1_ConfigNQ>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNQ(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 80085aa:	b580      	push	{r7, lr}
 80085ac:	b084      	sub	sp, #16
 80085ae:	af00      	add	r7, sp, #0
 80085b0:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80085b2:	2300      	movs	r3, #0
 80085b4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLQ_VALUE(PLLSAI1->PLLQ));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 80085b6:	f7ff fe07 	bl	80081c8 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80085ba:	f7fd f867 	bl	800568c <HAL_GetTick>
 80085be:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 80085c0:	e009      	b.n	80085d6 <RCCEx_PLLSAI1_ConfigNQ+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80085c2:	f7fd f863 	bl	800568c <HAL_GetTick>
 80085c6:	4602      	mov	r2, r0
 80085c8:	68bb      	ldr	r3, [r7, #8]
 80085ca:	1ad3      	subs	r3, r2, r3
 80085cc:	2b02      	cmp	r3, #2
 80085ce:	d902      	bls.n	80085d6 <RCCEx_PLLSAI1_ConfigNQ+0x2c>
    {
      status = HAL_TIMEOUT;
 80085d0:	2303      	movs	r3, #3
 80085d2:	73fb      	strb	r3, [r7, #15]
      break;
 80085d4:	e004      	b.n	80085e0 <RCCEx_PLLSAI1_ConfigNQ+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 80085d6:	f7ff fe06 	bl	80081e6 <LL_RCC_PLLSAI1_IsReady>
 80085da:	4603      	mov	r3, r0
 80085dc:	2b00      	cmp	r3, #0
 80085de:	d1f0      	bne.n	80085c2 <RCCEx_PLLSAI1_ConfigNQ+0x18>
    }
  }

  if (status == HAL_OK)
 80085e0:	7bfb      	ldrb	r3, [r7, #15]
 80085e2:	2b00      	cmp	r3, #0
 80085e4:	d137      	bne.n	8008656 <RCCEx_PLLSAI1_ConfigNQ+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 80085e6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80085ea:	691b      	ldr	r3, [r3, #16]
 80085ec:	f423 42fe 	bic.w	r2, r3, #32512	; 0x7f00
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	681b      	ldr	r3, [r3, #0]
 80085f4:	021b      	lsls	r3, r3, #8
 80085f6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80085fa:	4313      	orrs	r3, r2
 80085fc:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor Q */
    __HAL_RCC_PLLSAI1_DIVQ_CONFIG(PLLSAI1->PLLQ);
 80085fe:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008602:	691b      	ldr	r3, [r3, #16]
 8008604:	f023 6260 	bic.w	r2, r3, #234881024	; 0xe000000
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	689b      	ldr	r3, [r3, #8]
 800860c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8008610:	4313      	orrs	r3, r2
 8008612:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8008614:	f7ff fdc9 	bl	80081aa <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008618:	f7fd f838 	bl	800568c <HAL_GetTick>
 800861c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800861e:	e009      	b.n	8008634 <RCCEx_PLLSAI1_ConfigNQ+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8008620:	f7fd f834 	bl	800568c <HAL_GetTick>
 8008624:	4602      	mov	r2, r0
 8008626:	68bb      	ldr	r3, [r7, #8]
 8008628:	1ad3      	subs	r3, r2, r3
 800862a:	2b02      	cmp	r3, #2
 800862c:	d902      	bls.n	8008634 <RCCEx_PLLSAI1_ConfigNQ+0x8a>
      {
        status = HAL_TIMEOUT;
 800862e:	2303      	movs	r3, #3
 8008630:	73fb      	strb	r3, [r7, #15]
        break;
 8008632:	e004      	b.n	800863e <RCCEx_PLLSAI1_ConfigNQ+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8008634:	f7ff fdd7 	bl	80081e6 <LL_RCC_PLLSAI1_IsReady>
 8008638:	4603      	mov	r3, r0
 800863a:	2b01      	cmp	r3, #1
 800863c:	d1f0      	bne.n	8008620 <RCCEx_PLLSAI1_ConfigNQ+0x76>
      }
    }

    if (status == HAL_OK)
 800863e:	7bfb      	ldrb	r3, [r7, #15]
 8008640:	2b00      	cmp	r3, #0
 8008642:	d108      	bne.n	8008656 <RCCEx_PLLSAI1_ConfigNQ+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8008644:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008648:	691a      	ldr	r2, [r3, #16]
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	691b      	ldr	r3, [r3, #16]
 800864e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8008652:	4313      	orrs	r3, r2
 8008654:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 8008656:	7bfb      	ldrb	r3, [r7, #15]
}
 8008658:	4618      	mov	r0, r3
 800865a:	3710      	adds	r7, #16
 800865c:	46bd      	mov	sp, r7
 800865e:	bd80      	pop	{r7, pc}

08008660 <RCCEx_PLLSAI1_ConfigNR>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNR(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8008660:	b580      	push	{r7, lr}
 8008662:	b084      	sub	sp, #16
 8008664:	af00      	add	r7, sp, #0
 8008666:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8008668:	2300      	movs	r3, #0
 800866a:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLR_VALUE(PLLSAI1->PLLR));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 800866c:	f7ff fdac 	bl	80081c8 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8008670:	f7fd f80c 	bl	800568c <HAL_GetTick>
 8008674:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8008676:	e009      	b.n	800868c <RCCEx_PLLSAI1_ConfigNR+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8008678:	f7fd f808 	bl	800568c <HAL_GetTick>
 800867c:	4602      	mov	r2, r0
 800867e:	68bb      	ldr	r3, [r7, #8]
 8008680:	1ad3      	subs	r3, r2, r3
 8008682:	2b02      	cmp	r3, #2
 8008684:	d902      	bls.n	800868c <RCCEx_PLLSAI1_ConfigNR+0x2c>
    {
      status = HAL_TIMEOUT;
 8008686:	2303      	movs	r3, #3
 8008688:	73fb      	strb	r3, [r7, #15]
      break;
 800868a:	e004      	b.n	8008696 <RCCEx_PLLSAI1_ConfigNR+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800868c:	f7ff fdab 	bl	80081e6 <LL_RCC_PLLSAI1_IsReady>
 8008690:	4603      	mov	r3, r0
 8008692:	2b00      	cmp	r3, #0
 8008694:	d1f0      	bne.n	8008678 <RCCEx_PLLSAI1_ConfigNR+0x18>
    }
  }

  if (status == HAL_OK)
 8008696:	7bfb      	ldrb	r3, [r7, #15]
 8008698:	2b00      	cmp	r3, #0
 800869a:	d137      	bne.n	800870c <RCCEx_PLLSAI1_ConfigNR+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 800869c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80086a0:	691b      	ldr	r3, [r3, #16]
 80086a2:	f423 42fe 	bic.w	r2, r3, #32512	; 0x7f00
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	681b      	ldr	r3, [r3, #0]
 80086aa:	021b      	lsls	r3, r3, #8
 80086ac:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80086b0:	4313      	orrs	r3, r2
 80086b2:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor R */
    __HAL_RCC_PLLSAI1_DIVR_CONFIG(PLLSAI1->PLLR);
 80086b4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80086b8:	691b      	ldr	r3, [r3, #16]
 80086ba:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	68db      	ldr	r3, [r3, #12]
 80086c2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80086c6:	4313      	orrs	r3, r2
 80086c8:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 80086ca:	f7ff fd6e 	bl	80081aa <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80086ce:	f7fc ffdd 	bl	800568c <HAL_GetTick>
 80086d2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 80086d4:	e009      	b.n	80086ea <RCCEx_PLLSAI1_ConfigNR+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80086d6:	f7fc ffd9 	bl	800568c <HAL_GetTick>
 80086da:	4602      	mov	r2, r0
 80086dc:	68bb      	ldr	r3, [r7, #8]
 80086de:	1ad3      	subs	r3, r2, r3
 80086e0:	2b02      	cmp	r3, #2
 80086e2:	d902      	bls.n	80086ea <RCCEx_PLLSAI1_ConfigNR+0x8a>
      {
        status = HAL_TIMEOUT;
 80086e4:	2303      	movs	r3, #3
 80086e6:	73fb      	strb	r3, [r7, #15]
        break;
 80086e8:	e004      	b.n	80086f4 <RCCEx_PLLSAI1_ConfigNR+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 80086ea:	f7ff fd7c 	bl	80081e6 <LL_RCC_PLLSAI1_IsReady>
 80086ee:	4603      	mov	r3, r0
 80086f0:	2b01      	cmp	r3, #1
 80086f2:	d1f0      	bne.n	80086d6 <RCCEx_PLLSAI1_ConfigNR+0x76>
      }
    }

    if (status == HAL_OK)
 80086f4:	7bfb      	ldrb	r3, [r7, #15]
 80086f6:	2b00      	cmp	r3, #0
 80086f8:	d108      	bne.n	800870c <RCCEx_PLLSAI1_ConfigNR+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 80086fa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80086fe:	691a      	ldr	r2, [r3, #16]
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	691b      	ldr	r3, [r3, #16]
 8008704:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8008708:	4313      	orrs	r3, r2
 800870a:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 800870c:	7bfb      	ldrb	r3, [r7, #15]
}
 800870e:	4618      	mov	r0, r3
 8008710:	3710      	adds	r7, #16
 8008712:	46bd      	mov	sp, r7
 8008714:	bd80      	pop	{r7, pc}

08008716 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8008716:	b580      	push	{r7, lr}
 8008718:	b082      	sub	sp, #8
 800871a:	af00      	add	r7, sp, #0
 800871c:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	2b00      	cmp	r3, #0
 8008722:	d101      	bne.n	8008728 <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 8008724:	2301      	movs	r3, #1
 8008726:	e090      	b.n	800884a <HAL_RTC_Init+0x134>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800872e:	b2db      	uxtb	r3, r3
 8008730:	2b00      	cmp	r3, #0
 8008732:	d106      	bne.n	8008742 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	2200      	movs	r2, #0
 8008738:	f883 2020 	strb.w	r2, [r3, #32]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800873c:	6878      	ldr	r0, [r7, #4]
 800873e:	f7f9 fa27 	bl	8001b90 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	2202      	movs	r2, #2
 8008746:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	681b      	ldr	r3, [r3, #0]
 800874e:	22ca      	movs	r2, #202	; 0xca
 8008750:	625a      	str	r2, [r3, #36]	; 0x24
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	681b      	ldr	r3, [r3, #0]
 8008756:	2253      	movs	r2, #83	; 0x53
 8008758:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800875a:	6878      	ldr	r0, [r7, #4]
 800875c:	f000 f89f 	bl	800889e <RTC_EnterInitMode>
 8008760:	4603      	mov	r3, r0
 8008762:	2b00      	cmp	r3, #0
 8008764:	d009      	beq.n	800877a <HAL_RTC_Init+0x64>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	681b      	ldr	r3, [r3, #0]
 800876a:	22ff      	movs	r2, #255	; 0xff
 800876c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	2204      	movs	r2, #4
 8008772:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    return HAL_ERROR;
 8008776:	2301      	movs	r3, #1
 8008778:	e067      	b.n	800884a <HAL_RTC_Init+0x134>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	689b      	ldr	r3, [r3, #8]
 8008780:	687a      	ldr	r2, [r7, #4]
 8008782:	6812      	ldr	r2, [r2, #0]
 8008784:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8008788:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800878c:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	6899      	ldr	r1, [r3, #8]
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	685a      	ldr	r2, [r3, #4]
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	691b      	ldr	r3, [r3, #16]
 800879c:	431a      	orrs	r2, r3
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	699b      	ldr	r3, [r3, #24]
 80087a2:	431a      	orrs	r2, r3
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	681b      	ldr	r3, [r3, #0]
 80087a8:	430a      	orrs	r2, r1
 80087aa:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	687a      	ldr	r2, [r7, #4]
 80087b2:	68d2      	ldr	r2, [r2, #12]
 80087b4:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	6919      	ldr	r1, [r3, #16]
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	689b      	ldr	r3, [r3, #8]
 80087c0:	041a      	lsls	r2, r3, #16
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	430a      	orrs	r2, r1
 80087c8:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	68da      	ldr	r2, [r3, #12]
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	681b      	ldr	r3, [r3, #0]
 80087d4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80087d8:	60da      	str	r2, [r3, #12]

    hrtc->Instance->OR &= (uint32_t)~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	681b      	ldr	r3, [r3, #0]
 80087e4:	f022 0203 	bic.w	r2, r2, #3
 80087e8:	64da      	str	r2, [r3, #76]	; 0x4c
    hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	681b      	ldr	r3, [r3, #0]
 80087ee:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	69da      	ldr	r2, [r3, #28]
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	695b      	ldr	r3, [r3, #20]
 80087f8:	431a      	orrs	r2, r3
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	430a      	orrs	r2, r1
 8008800:	64da      	str	r2, [r3, #76]	; 0x4c

    /* If CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	689b      	ldr	r3, [r3, #8]
 8008808:	f003 0320 	and.w	r3, r3, #32
 800880c:	2b00      	cmp	r3, #0
 800880e:	d113      	bne.n	8008838 <HAL_RTC_Init+0x122>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8008810:	6878      	ldr	r0, [r7, #4]
 8008812:	f000 f81e 	bl	8008852 <HAL_RTC_WaitForSynchro>
 8008816:	4603      	mov	r3, r0
 8008818:	2b00      	cmp	r3, #0
 800881a:	d00d      	beq.n	8008838 <HAL_RTC_Init+0x122>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	681b      	ldr	r3, [r3, #0]
 8008820:	22ff      	movs	r2, #255	; 0xff
 8008822:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	2204      	movs	r2, #4
 8008828:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

        /* Process Unlocked */ 
        __HAL_UNLOCK(hrtc);
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	2200      	movs	r2, #0
 8008830:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8008834:	2301      	movs	r3, #1
 8008836:	e008      	b.n	800884a <HAL_RTC_Init+0x134>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	22ff      	movs	r2, #255	; 0xff
 800883e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	2201      	movs	r2, #1
 8008844:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    return HAL_OK;
 8008848:	2300      	movs	r3, #0
  }
}
 800884a:	4618      	mov	r0, r3
 800884c:	3708      	adds	r7, #8
 800884e:	46bd      	mov	sp, r7
 8008850:	bd80      	pop	{r7, pc}

08008852 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8008852:	b580      	push	{r7, lr}
 8008854:	b084      	sub	sp, #16
 8008856:	af00      	add	r7, sp, #0
 8008858:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	681b      	ldr	r3, [r3, #0]
 800885e:	68da      	ldr	r2, [r3, #12]
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	681b      	ldr	r3, [r3, #0]
 8008864:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8008868:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 800886a:	f7fc ff0f 	bl	800568c <HAL_GetTick>
 800886e:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8008870:	e009      	b.n	8008886 <HAL_RTC_WaitForSynchro+0x34>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8008872:	f7fc ff0b 	bl	800568c <HAL_GetTick>
 8008876:	4602      	mov	r2, r0
 8008878:	68fb      	ldr	r3, [r7, #12]
 800887a:	1ad3      	subs	r3, r2, r3
 800887c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008880:	d901      	bls.n	8008886 <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 8008882:	2303      	movs	r3, #3
 8008884:	e007      	b.n	8008896 <HAL_RTC_WaitForSynchro+0x44>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	681b      	ldr	r3, [r3, #0]
 800888a:	68db      	ldr	r3, [r3, #12]
 800888c:	f003 0320 	and.w	r3, r3, #32
 8008890:	2b00      	cmp	r3, #0
 8008892:	d0ee      	beq.n	8008872 <HAL_RTC_WaitForSynchro+0x20>
    }
  }

  return HAL_OK;
 8008894:	2300      	movs	r3, #0
}
 8008896:	4618      	mov	r0, r3
 8008898:	3710      	adds	r7, #16
 800889a:	46bd      	mov	sp, r7
 800889c:	bd80      	pop	{r7, pc}

0800889e <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 800889e:	b580      	push	{r7, lr}
 80088a0:	b084      	sub	sp, #16
 80088a2:	af00      	add	r7, sp, #0
 80088a4:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	681b      	ldr	r3, [r3, #0]
 80088aa:	68db      	ldr	r3, [r3, #12]
 80088ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80088b0:	2b00      	cmp	r3, #0
 80088b2:	d119      	bne.n	80088e8 <RTC_EnterInitMode+0x4a>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	681b      	ldr	r3, [r3, #0]
 80088b8:	f04f 32ff 	mov.w	r2, #4294967295
 80088bc:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 80088be:	f7fc fee5 	bl	800568c <HAL_GetTick>
 80088c2:	60f8      	str	r0, [r7, #12]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 80088c4:	e009      	b.n	80088da <RTC_EnterInitMode+0x3c>
    {
      if((HAL_GetTick()  - tickstart ) > RTC_TIMEOUT_VALUE)
 80088c6:	f7fc fee1 	bl	800568c <HAL_GetTick>
 80088ca:	4602      	mov	r2, r0
 80088cc:	68fb      	ldr	r3, [r7, #12]
 80088ce:	1ad3      	subs	r3, r2, r3
 80088d0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80088d4:	d901      	bls.n	80088da <RTC_EnterInitMode+0x3c>
      {
        return HAL_TIMEOUT;
 80088d6:	2303      	movs	r3, #3
 80088d8:	e007      	b.n	80088ea <RTC_EnterInitMode+0x4c>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	681b      	ldr	r3, [r3, #0]
 80088de:	68db      	ldr	r3, [r3, #12]
 80088e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80088e4:	2b00      	cmp	r3, #0
 80088e6:	d0ee      	beq.n	80088c6 <RTC_EnterInitMode+0x28>
      }
    }
  }

  return HAL_OK;
 80088e8:	2300      	movs	r3, #0
}
 80088ea:	4618      	mov	r0, r3
 80088ec:	3710      	adds	r7, #16
 80088ee:	46bd      	mov	sp, r7
 80088f0:	bd80      	pop	{r7, pc}
	...

080088f4 <HAL_RTCEx_SetWakeUpTimer_IT>:
  * @param WakeUpCounter Wake up counter
  * @param WakeUpClock Wake up clock  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
{
 80088f4:	b580      	push	{r7, lr}
 80088f6:	b086      	sub	sp, #24
 80088f8:	af00      	add	r7, sp, #0
 80088fa:	60f8      	str	r0, [r7, #12]
 80088fc:	60b9      	str	r1, [r7, #8]
 80088fe:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_CLOCK(WakeUpClock));
  assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter));

  /* Process Locked */ 
  __HAL_LOCK(hrtc);
 8008900:	68fb      	ldr	r3, [r7, #12]
 8008902:	f893 3020 	ldrb.w	r3, [r3, #32]
 8008906:	2b01      	cmp	r3, #1
 8008908:	d101      	bne.n	800890e <HAL_RTCEx_SetWakeUpTimer_IT+0x1a>
 800890a:	2302      	movs	r3, #2
 800890c:	e0a8      	b.n	8008a60 <HAL_RTCEx_SetWakeUpTimer_IT+0x16c>
 800890e:	68fb      	ldr	r3, [r7, #12]
 8008910:	2201      	movs	r2, #1
 8008912:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8008916:	68fb      	ldr	r3, [r7, #12]
 8008918:	2202      	movs	r2, #2
 800891a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800891e:	68fb      	ldr	r3, [r7, #12]
 8008920:	681b      	ldr	r3, [r3, #0]
 8008922:	22ca      	movs	r2, #202	; 0xca
 8008924:	625a      	str	r2, [r3, #36]	; 0x24
 8008926:	68fb      	ldr	r3, [r7, #12]
 8008928:	681b      	ldr	r3, [r3, #0]
 800892a:	2253      	movs	r2, #83	; 0x53
 800892c:	625a      	str	r2, [r3, #36]	; 0x24

  /*Check RTC WUTWF flag is reset only when wake up timer enabled*/
  if((hrtc->Instance->CR & RTC_CR_WUTE) != 0U){
 800892e:	68fb      	ldr	r3, [r7, #12]
 8008930:	681b      	ldr	r3, [r3, #0]
 8008932:	689b      	ldr	r3, [r3, #8]
 8008934:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008938:	2b00      	cmp	r3, #0
 800893a:	d020      	beq.n	800897e <HAL_RTCEx_SetWakeUpTimer_IT+0x8a>
    tickstart = HAL_GetTick();
 800893c:	f7fc fea6 	bl	800568c <HAL_GetTick>
 8008940:	6178      	str	r0, [r7, #20]
 
   /* Wait till RTC WUTWF flag is reset and if Time out is reached exit */
   while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 1U)
 8008942:	e015      	b.n	8008970 <HAL_RTCEx_SetWakeUpTimer_IT+0x7c>
   {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8008944:	f7fc fea2 	bl	800568c <HAL_GetTick>
 8008948:	4602      	mov	r2, r0
 800894a:	697b      	ldr	r3, [r7, #20]
 800894c:	1ad3      	subs	r3, r2, r3
 800894e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008952:	d90d      	bls.n	8008970 <HAL_RTCEx_SetWakeUpTimer_IT+0x7c>
      {
       /* Enable the write protection for RTC registers */
       __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008954:	68fb      	ldr	r3, [r7, #12]
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	22ff      	movs	r2, #255	; 0xff
 800895a:	625a      	str	r2, [r3, #36]	; 0x24

       hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800895c:	68fb      	ldr	r3, [r7, #12]
 800895e:	2203      	movs	r2, #3
 8008960:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

       /* Process Unlocked */ 
       __HAL_UNLOCK(hrtc);
 8008964:	68fb      	ldr	r3, [r7, #12]
 8008966:	2200      	movs	r2, #0
 8008968:	f883 2020 	strb.w	r2, [r3, #32]

       return HAL_TIMEOUT;
 800896c:	2303      	movs	r3, #3
 800896e:	e077      	b.n	8008a60 <HAL_RTCEx_SetWakeUpTimer_IT+0x16c>
   while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 1U)
 8008970:	68fb      	ldr	r3, [r7, #12]
 8008972:	681b      	ldr	r3, [r3, #0]
 8008974:	68db      	ldr	r3, [r3, #12]
 8008976:	f003 0304 	and.w	r3, r3, #4
 800897a:	2b00      	cmp	r3, #0
 800897c:	d1e2      	bne.n	8008944 <HAL_RTCEx_SetWakeUpTimer_IT+0x50>
      }
    }
  }
  /* Disable the Wake-Up timer */
  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 800897e:	68fb      	ldr	r3, [r7, #12]
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	689a      	ldr	r2, [r3, #8]
 8008984:	68fb      	ldr	r3, [r7, #12]
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800898c:	609a      	str	r2, [r3, #8]

  /* Clear flag Wake-Up */
  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 800898e:	68fb      	ldr	r3, [r7, #12]
 8008990:	681b      	ldr	r3, [r3, #0]
 8008992:	68db      	ldr	r3, [r3, #12]
 8008994:	b2da      	uxtb	r2, r3
 8008996:	68fb      	ldr	r3, [r7, #12]
 8008998:	681b      	ldr	r3, [r3, #0]
 800899a:	f462 6290 	orn	r2, r2, #1152	; 0x480
 800899e:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 80089a0:	f7fc fe74 	bl	800568c <HAL_GetTick>
 80089a4:	6178      	str	r0, [r7, #20]

  /* Wait till RTC WUTWF flag is set and if Time out is reached exit */
  while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 80089a6:	e015      	b.n	80089d4 <HAL_RTCEx_SetWakeUpTimer_IT+0xe0>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80089a8:	f7fc fe70 	bl	800568c <HAL_GetTick>
 80089ac:	4602      	mov	r2, r0
 80089ae:	697b      	ldr	r3, [r7, #20]
 80089b0:	1ad3      	subs	r3, r2, r3
 80089b2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80089b6:	d90d      	bls.n	80089d4 <HAL_RTCEx_SetWakeUpTimer_IT+0xe0>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80089b8:	68fb      	ldr	r3, [r7, #12]
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	22ff      	movs	r2, #255	; 0xff
 80089be:	625a      	str	r2, [r3, #36]	; 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT; 
 80089c0:	68fb      	ldr	r3, [r7, #12]
 80089c2:	2203      	movs	r2, #3
 80089c4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

      /* Process Unlocked */ 
      __HAL_UNLOCK(hrtc);
 80089c8:	68fb      	ldr	r3, [r7, #12]
 80089ca:	2200      	movs	r2, #0
 80089cc:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_TIMEOUT;
 80089d0:	2303      	movs	r3, #3
 80089d2:	e045      	b.n	8008a60 <HAL_RTCEx_SetWakeUpTimer_IT+0x16c>
  while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 80089d4:	68fb      	ldr	r3, [r7, #12]
 80089d6:	681b      	ldr	r3, [r3, #0]
 80089d8:	68db      	ldr	r3, [r3, #12]
 80089da:	f003 0304 	and.w	r3, r3, #4
 80089de:	2b00      	cmp	r3, #0
 80089e0:	d0e2      	beq.n	80089a8 <HAL_RTCEx_SetWakeUpTimer_IT+0xb4>
    }
  }

  /* Configure the Wakeup Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 80089e2:	68fb      	ldr	r3, [r7, #12]
 80089e4:	681b      	ldr	r3, [r3, #0]
 80089e6:	68ba      	ldr	r2, [r7, #8]
 80089e8:	615a      	str	r2, [r3, #20]

  /* Clear the Wakeup Timer clock source bits in CR register */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_WUCKSEL;
 80089ea:	68fb      	ldr	r3, [r7, #12]
 80089ec:	681b      	ldr	r3, [r3, #0]
 80089ee:	689a      	ldr	r2, [r3, #8]
 80089f0:	68fb      	ldr	r3, [r7, #12]
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	f022 0207 	bic.w	r2, r2, #7
 80089f8:	609a      	str	r2, [r3, #8]

  /* Configure the clock source */
  hrtc->Instance->CR |= (uint32_t)WakeUpClock;
 80089fa:	68fb      	ldr	r3, [r7, #12]
 80089fc:	681b      	ldr	r3, [r3, #0]
 80089fe:	6899      	ldr	r1, [r3, #8]
 8008a00:	68fb      	ldr	r3, [r7, #12]
 8008a02:	681b      	ldr	r3, [r3, #0]
 8008a04:	687a      	ldr	r2, [r7, #4]
 8008a06:	430a      	orrs	r2, r1
 8008a08:	609a      	str	r2, [r3, #8]

  /* RTC WakeUpTimer Interrupt Configuration: EXTI configuration */
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
 8008a0a:	4b17      	ldr	r3, [pc, #92]	; (8008a68 <HAL_RTCEx_SetWakeUpTimer_IT+0x174>)
 8008a0c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008a10:	4a15      	ldr	r2, [pc, #84]	; (8008a68 <HAL_RTCEx_SetWakeUpTimer_IT+0x174>)
 8008a12:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008a16:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
  
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_RISING_EDGE();
 8008a1a:	4b13      	ldr	r3, [pc, #76]	; (8008a68 <HAL_RTCEx_SetWakeUpTimer_IT+0x174>)
 8008a1c:	681b      	ldr	r3, [r3, #0]
 8008a1e:	4a12      	ldr	r2, [pc, #72]	; (8008a68 <HAL_RTCEx_SetWakeUpTimer_IT+0x174>)
 8008a20:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008a24:	6013      	str	r3, [r2, #0]

  /* Configure the Interrupt in the RTC_CR register */
  __HAL_RTC_WAKEUPTIMER_ENABLE_IT(hrtc,RTC_IT_WUT);
 8008a26:	68fb      	ldr	r3, [r7, #12]
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	689a      	ldr	r2, [r3, #8]
 8008a2c:	68fb      	ldr	r3, [r7, #12]
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008a34:	609a      	str	r2, [r3, #8]
  
  /* Enable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 8008a36:	68fb      	ldr	r3, [r7, #12]
 8008a38:	681b      	ldr	r3, [r3, #0]
 8008a3a:	689a      	ldr	r2, [r3, #8]
 8008a3c:	68fb      	ldr	r3, [r7, #12]
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8008a44:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008a46:	68fb      	ldr	r3, [r7, #12]
 8008a48:	681b      	ldr	r3, [r3, #0]
 8008a4a:	22ff      	movs	r2, #255	; 0xff
 8008a4c:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY; 
 8008a4e:	68fb      	ldr	r3, [r7, #12]
 8008a50:	2201      	movs	r2, #1
 8008a52:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8008a56:	68fb      	ldr	r3, [r7, #12]
 8008a58:	2200      	movs	r2, #0
 8008a5a:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8008a5e:	2300      	movs	r3, #0
}
 8008a60:	4618      	mov	r0, r3
 8008a62:	3718      	adds	r7, #24
 8008a64:	46bd      	mov	sp, r7
 8008a66:	bd80      	pop	{r7, pc}
 8008a68:	58000800 	.word	0x58000800

08008a6c <HAL_RTCEx_WakeUpTimerIRQHandler>:
  * @brief  Handle Wake Up Timer interrupt request.
  * @param hrtc RTC handle
  * @retval None
  */
void HAL_RTCEx_WakeUpTimerIRQHandler(RTC_HandleTypeDef *hrtc)
{  
 8008a6c:	b580      	push	{r7, lr}
 8008a6e:	b082      	sub	sp, #8
 8008a70:	af00      	add	r7, sp, #0
 8008a72:	6078      	str	r0, [r7, #4]
    /* Get the pending status of the WAKEUPTIMER Interrupt */
    if(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTF) != 0U)
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	681b      	ldr	r3, [r3, #0]
 8008a78:	68db      	ldr	r3, [r3, #12]
 8008a7a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008a7e:	2b00      	cmp	r3, #0
 8008a80:	d00b      	beq.n	8008a9a <HAL_RTCEx_WakeUpTimerIRQHandler+0x2e>
    {
      /* WAKEUPTIMER callback */ 
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->WakeUpTimerEventCallback(hrtc);
#else
      HAL_RTCEx_WakeUpTimerEventCallback(hrtc);
 8008a82:	6878      	ldr	r0, [r7, #4]
 8008a84:	f000 f818 	bl	8008ab8 <HAL_RTCEx_WakeUpTimerEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
      
      /* Clear the WAKEUPTIMER interrupt pending bit */
      __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	681b      	ldr	r3, [r3, #0]
 8008a8c:	68db      	ldr	r3, [r3, #12]
 8008a8e:	b2da      	uxtb	r2, r3
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	681b      	ldr	r3, [r3, #0]
 8008a94:	f462 6290 	orn	r2, r2, #1152	; 0x480
 8008a98:	60da      	str	r2, [r3, #12]
    }

  /* Clear the EXTI's line Flag for RTC WakeUpTimer */
  __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG();
 8008a9a:	4b06      	ldr	r3, [pc, #24]	; (8008ab4 <HAL_RTCEx_WakeUpTimerIRQHandler+0x48>)
 8008a9c:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8008aa0:	60da      	str	r2, [r3, #12]
 
  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	2201      	movs	r2, #1
 8008aa6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
}
 8008aaa:	bf00      	nop
 8008aac:	3708      	adds	r7, #8
 8008aae:	46bd      	mov	sp, r7
 8008ab0:	bd80      	pop	{r7, pc}
 8008ab2:	bf00      	nop
 8008ab4:	58000800 	.word	0x58000800

08008ab8 <HAL_RTCEx_WakeUpTimerEventCallback>:
  * @brief  Wake Up Timer callback.
  * @param hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_WakeUpTimerEventCallback(RTC_HandleTypeDef *hrtc)
{
 8008ab8:	b480      	push	{r7}
 8008aba:	b083      	sub	sp, #12
 8008abc:	af00      	add	r7, sp, #0
 8008abe:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_WakeUpTimerEventCallback could be implemented in the user file
   */
}
 8008ac0:	bf00      	nop
 8008ac2:	370c      	adds	r7, #12
 8008ac4:	46bd      	mov	sp, r7
 8008ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aca:	4770      	bx	lr

08008acc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008acc:	b580      	push	{r7, lr}
 8008ace:	b082      	sub	sp, #8
 8008ad0:	af00      	add	r7, sp, #0
 8008ad2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	2b00      	cmp	r3, #0
 8008ad8:	d101      	bne.n	8008ade <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008ada:	2301      	movs	r3, #1
 8008adc:	e01d      	b.n	8008b1a <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008ae4:	b2db      	uxtb	r3, r3
 8008ae6:	2b00      	cmp	r3, #0
 8008ae8:	d106      	bne.n	8008af8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	2200      	movs	r2, #0
 8008aee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008af2:	6878      	ldr	r0, [r7, #4]
 8008af4:	f7f9 f866 	bl	8001bc4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	2202      	movs	r2, #2
 8008afc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	681a      	ldr	r2, [r3, #0]
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	3304      	adds	r3, #4
 8008b08:	4619      	mov	r1, r3
 8008b0a:	4610      	mov	r0, r2
 8008b0c:	f000 f97c 	bl	8008e08 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	2201      	movs	r2, #1
 8008b14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008b18:	2300      	movs	r3, #0
}
 8008b1a:	4618      	mov	r0, r3
 8008b1c:	3708      	adds	r7, #8
 8008b1e:	46bd      	mov	sp, r7
 8008b20:	bd80      	pop	{r7, pc}
	...

08008b24 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008b24:	b480      	push	{r7}
 8008b26:	b085      	sub	sp, #20
 8008b28:	af00      	add	r7, sp, #0
 8008b2a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	681b      	ldr	r3, [r3, #0]
 8008b30:	68da      	ldr	r2, [r3, #12]
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	681b      	ldr	r3, [r3, #0]
 8008b36:	f042 0201 	orr.w	r2, r2, #1
 8008b3a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	689a      	ldr	r2, [r3, #8]
 8008b42:	4b0c      	ldr	r3, [pc, #48]	; (8008b74 <HAL_TIM_Base_Start_IT+0x50>)
 8008b44:	4013      	ands	r3, r2
 8008b46:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008b48:	68fb      	ldr	r3, [r7, #12]
 8008b4a:	2b06      	cmp	r3, #6
 8008b4c:	d00b      	beq.n	8008b66 <HAL_TIM_Base_Start_IT+0x42>
 8008b4e:	68fb      	ldr	r3, [r7, #12]
 8008b50:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008b54:	d007      	beq.n	8008b66 <HAL_TIM_Base_Start_IT+0x42>
  {
    __HAL_TIM_ENABLE(htim);
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	681b      	ldr	r3, [r3, #0]
 8008b5a:	681a      	ldr	r2, [r3, #0]
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	f042 0201 	orr.w	r2, r2, #1
 8008b64:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008b66:	2300      	movs	r3, #0
}
 8008b68:	4618      	mov	r0, r3
 8008b6a:	3714      	adds	r7, #20
 8008b6c:	46bd      	mov	sp, r7
 8008b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b72:	4770      	bx	lr
 8008b74:	00010007 	.word	0x00010007

08008b78 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008b78:	b580      	push	{r7, lr}
 8008b7a:	b082      	sub	sp, #8
 8008b7c:	af00      	add	r7, sp, #0
 8008b7e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	681b      	ldr	r3, [r3, #0]
 8008b84:	691b      	ldr	r3, [r3, #16]
 8008b86:	f003 0302 	and.w	r3, r3, #2
 8008b8a:	2b02      	cmp	r3, #2
 8008b8c:	d122      	bne.n	8008bd4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	681b      	ldr	r3, [r3, #0]
 8008b92:	68db      	ldr	r3, [r3, #12]
 8008b94:	f003 0302 	and.w	r3, r3, #2
 8008b98:	2b02      	cmp	r3, #2
 8008b9a:	d11b      	bne.n	8008bd4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	f06f 0202 	mvn.w	r2, #2
 8008ba4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	2201      	movs	r2, #1
 8008baa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	681b      	ldr	r3, [r3, #0]
 8008bb0:	699b      	ldr	r3, [r3, #24]
 8008bb2:	f003 0303 	and.w	r3, r3, #3
 8008bb6:	2b00      	cmp	r3, #0
 8008bb8:	d003      	beq.n	8008bc2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008bba:	6878      	ldr	r0, [r7, #4]
 8008bbc:	f000 f905 	bl	8008dca <HAL_TIM_IC_CaptureCallback>
 8008bc0:	e005      	b.n	8008bce <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008bc2:	6878      	ldr	r0, [r7, #4]
 8008bc4:	f000 f8f7 	bl	8008db6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008bc8:	6878      	ldr	r0, [r7, #4]
 8008bca:	f000 f908 	bl	8008dde <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	2200      	movs	r2, #0
 8008bd2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	681b      	ldr	r3, [r3, #0]
 8008bd8:	691b      	ldr	r3, [r3, #16]
 8008bda:	f003 0304 	and.w	r3, r3, #4
 8008bde:	2b04      	cmp	r3, #4
 8008be0:	d122      	bne.n	8008c28 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	681b      	ldr	r3, [r3, #0]
 8008be6:	68db      	ldr	r3, [r3, #12]
 8008be8:	f003 0304 	and.w	r3, r3, #4
 8008bec:	2b04      	cmp	r3, #4
 8008bee:	d11b      	bne.n	8008c28 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	681b      	ldr	r3, [r3, #0]
 8008bf4:	f06f 0204 	mvn.w	r2, #4
 8008bf8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	2202      	movs	r2, #2
 8008bfe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	681b      	ldr	r3, [r3, #0]
 8008c04:	699b      	ldr	r3, [r3, #24]
 8008c06:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008c0a:	2b00      	cmp	r3, #0
 8008c0c:	d003      	beq.n	8008c16 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008c0e:	6878      	ldr	r0, [r7, #4]
 8008c10:	f000 f8db 	bl	8008dca <HAL_TIM_IC_CaptureCallback>
 8008c14:	e005      	b.n	8008c22 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008c16:	6878      	ldr	r0, [r7, #4]
 8008c18:	f000 f8cd 	bl	8008db6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008c1c:	6878      	ldr	r0, [r7, #4]
 8008c1e:	f000 f8de 	bl	8008dde <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	2200      	movs	r2, #0
 8008c26:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	681b      	ldr	r3, [r3, #0]
 8008c2c:	691b      	ldr	r3, [r3, #16]
 8008c2e:	f003 0308 	and.w	r3, r3, #8
 8008c32:	2b08      	cmp	r3, #8
 8008c34:	d122      	bne.n	8008c7c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	681b      	ldr	r3, [r3, #0]
 8008c3a:	68db      	ldr	r3, [r3, #12]
 8008c3c:	f003 0308 	and.w	r3, r3, #8
 8008c40:	2b08      	cmp	r3, #8
 8008c42:	d11b      	bne.n	8008c7c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	681b      	ldr	r3, [r3, #0]
 8008c48:	f06f 0208 	mvn.w	r2, #8
 8008c4c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	2204      	movs	r2, #4
 8008c52:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	681b      	ldr	r3, [r3, #0]
 8008c58:	69db      	ldr	r3, [r3, #28]
 8008c5a:	f003 0303 	and.w	r3, r3, #3
 8008c5e:	2b00      	cmp	r3, #0
 8008c60:	d003      	beq.n	8008c6a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008c62:	6878      	ldr	r0, [r7, #4]
 8008c64:	f000 f8b1 	bl	8008dca <HAL_TIM_IC_CaptureCallback>
 8008c68:	e005      	b.n	8008c76 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008c6a:	6878      	ldr	r0, [r7, #4]
 8008c6c:	f000 f8a3 	bl	8008db6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008c70:	6878      	ldr	r0, [r7, #4]
 8008c72:	f000 f8b4 	bl	8008dde <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	2200      	movs	r2, #0
 8008c7a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	681b      	ldr	r3, [r3, #0]
 8008c80:	691b      	ldr	r3, [r3, #16]
 8008c82:	f003 0310 	and.w	r3, r3, #16
 8008c86:	2b10      	cmp	r3, #16
 8008c88:	d122      	bne.n	8008cd0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	681b      	ldr	r3, [r3, #0]
 8008c8e:	68db      	ldr	r3, [r3, #12]
 8008c90:	f003 0310 	and.w	r3, r3, #16
 8008c94:	2b10      	cmp	r3, #16
 8008c96:	d11b      	bne.n	8008cd0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	681b      	ldr	r3, [r3, #0]
 8008c9c:	f06f 0210 	mvn.w	r2, #16
 8008ca0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	2208      	movs	r2, #8
 8008ca6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	681b      	ldr	r3, [r3, #0]
 8008cac:	69db      	ldr	r3, [r3, #28]
 8008cae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008cb2:	2b00      	cmp	r3, #0
 8008cb4:	d003      	beq.n	8008cbe <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008cb6:	6878      	ldr	r0, [r7, #4]
 8008cb8:	f000 f887 	bl	8008dca <HAL_TIM_IC_CaptureCallback>
 8008cbc:	e005      	b.n	8008cca <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008cbe:	6878      	ldr	r0, [r7, #4]
 8008cc0:	f000 f879 	bl	8008db6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008cc4:	6878      	ldr	r0, [r7, #4]
 8008cc6:	f000 f88a 	bl	8008dde <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	2200      	movs	r2, #0
 8008cce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	681b      	ldr	r3, [r3, #0]
 8008cd4:	691b      	ldr	r3, [r3, #16]
 8008cd6:	f003 0301 	and.w	r3, r3, #1
 8008cda:	2b01      	cmp	r3, #1
 8008cdc:	d10e      	bne.n	8008cfc <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	681b      	ldr	r3, [r3, #0]
 8008ce2:	68db      	ldr	r3, [r3, #12]
 8008ce4:	f003 0301 	and.w	r3, r3, #1
 8008ce8:	2b01      	cmp	r3, #1
 8008cea:	d107      	bne.n	8008cfc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	681b      	ldr	r3, [r3, #0]
 8008cf0:	f06f 0201 	mvn.w	r2, #1
 8008cf4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008cf6:	6878      	ldr	r0, [r7, #4]
 8008cf8:	f7f8 fe26 	bl	8001948 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	691b      	ldr	r3, [r3, #16]
 8008d02:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008d06:	2b80      	cmp	r3, #128	; 0x80
 8008d08:	d10e      	bne.n	8008d28 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	681b      	ldr	r3, [r3, #0]
 8008d0e:	68db      	ldr	r3, [r3, #12]
 8008d10:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008d14:	2b80      	cmp	r3, #128	; 0x80
 8008d16:	d107      	bne.n	8008d28 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8008d20:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008d22:	6878      	ldr	r0, [r7, #4]
 8008d24:	f000 f8de 	bl	8008ee4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	681b      	ldr	r3, [r3, #0]
 8008d2c:	691b      	ldr	r3, [r3, #16]
 8008d2e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008d32:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008d36:	d10e      	bne.n	8008d56 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	681b      	ldr	r3, [r3, #0]
 8008d3c:	68db      	ldr	r3, [r3, #12]
 8008d3e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008d42:	2b80      	cmp	r3, #128	; 0x80
 8008d44:	d107      	bne.n	8008d56 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	681b      	ldr	r3, [r3, #0]
 8008d4a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8008d4e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8008d50:	6878      	ldr	r0, [r7, #4]
 8008d52:	f000 f8d1 	bl	8008ef8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	681b      	ldr	r3, [r3, #0]
 8008d5a:	691b      	ldr	r3, [r3, #16]
 8008d5c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008d60:	2b40      	cmp	r3, #64	; 0x40
 8008d62:	d10e      	bne.n	8008d82 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	681b      	ldr	r3, [r3, #0]
 8008d68:	68db      	ldr	r3, [r3, #12]
 8008d6a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008d6e:	2b40      	cmp	r3, #64	; 0x40
 8008d70:	d107      	bne.n	8008d82 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	681b      	ldr	r3, [r3, #0]
 8008d76:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008d7a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008d7c:	6878      	ldr	r0, [r7, #4]
 8008d7e:	f000 f838 	bl	8008df2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	681b      	ldr	r3, [r3, #0]
 8008d86:	691b      	ldr	r3, [r3, #16]
 8008d88:	f003 0320 	and.w	r3, r3, #32
 8008d8c:	2b20      	cmp	r3, #32
 8008d8e:	d10e      	bne.n	8008dae <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	681b      	ldr	r3, [r3, #0]
 8008d94:	68db      	ldr	r3, [r3, #12]
 8008d96:	f003 0320 	and.w	r3, r3, #32
 8008d9a:	2b20      	cmp	r3, #32
 8008d9c:	d107      	bne.n	8008dae <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	681b      	ldr	r3, [r3, #0]
 8008da2:	f06f 0220 	mvn.w	r2, #32
 8008da6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008da8:	6878      	ldr	r0, [r7, #4]
 8008daa:	f000 f891 	bl	8008ed0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008dae:	bf00      	nop
 8008db0:	3708      	adds	r7, #8
 8008db2:	46bd      	mov	sp, r7
 8008db4:	bd80      	pop	{r7, pc}

08008db6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008db6:	b480      	push	{r7}
 8008db8:	b083      	sub	sp, #12
 8008dba:	af00      	add	r7, sp, #0
 8008dbc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008dbe:	bf00      	nop
 8008dc0:	370c      	adds	r7, #12
 8008dc2:	46bd      	mov	sp, r7
 8008dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dc8:	4770      	bx	lr

08008dca <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008dca:	b480      	push	{r7}
 8008dcc:	b083      	sub	sp, #12
 8008dce:	af00      	add	r7, sp, #0
 8008dd0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008dd2:	bf00      	nop
 8008dd4:	370c      	adds	r7, #12
 8008dd6:	46bd      	mov	sp, r7
 8008dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ddc:	4770      	bx	lr

08008dde <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008dde:	b480      	push	{r7}
 8008de0:	b083      	sub	sp, #12
 8008de2:	af00      	add	r7, sp, #0
 8008de4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008de6:	bf00      	nop
 8008de8:	370c      	adds	r7, #12
 8008dea:	46bd      	mov	sp, r7
 8008dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008df0:	4770      	bx	lr

08008df2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008df2:	b480      	push	{r7}
 8008df4:	b083      	sub	sp, #12
 8008df6:	af00      	add	r7, sp, #0
 8008df8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008dfa:	bf00      	nop
 8008dfc:	370c      	adds	r7, #12
 8008dfe:	46bd      	mov	sp, r7
 8008e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e04:	4770      	bx	lr
	...

08008e08 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8008e08:	b480      	push	{r7}
 8008e0a:	b085      	sub	sp, #20
 8008e0c:	af00      	add	r7, sp, #0
 8008e0e:	6078      	str	r0, [r7, #4]
 8008e10:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	681b      	ldr	r3, [r3, #0]
 8008e16:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	4a2a      	ldr	r2, [pc, #168]	; (8008ec4 <TIM_Base_SetConfig+0xbc>)
 8008e1c:	4293      	cmp	r3, r2
 8008e1e:	d003      	beq.n	8008e28 <TIM_Base_SetConfig+0x20>
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008e26:	d108      	bne.n	8008e3a <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008e28:	68fb      	ldr	r3, [r7, #12]
 8008e2a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008e2e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008e30:	683b      	ldr	r3, [r7, #0]
 8008e32:	685b      	ldr	r3, [r3, #4]
 8008e34:	68fa      	ldr	r2, [r7, #12]
 8008e36:	4313      	orrs	r3, r2
 8008e38:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	4a21      	ldr	r2, [pc, #132]	; (8008ec4 <TIM_Base_SetConfig+0xbc>)
 8008e3e:	4293      	cmp	r3, r2
 8008e40:	d00b      	beq.n	8008e5a <TIM_Base_SetConfig+0x52>
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008e48:	d007      	beq.n	8008e5a <TIM_Base_SetConfig+0x52>
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	4a1e      	ldr	r2, [pc, #120]	; (8008ec8 <TIM_Base_SetConfig+0xc0>)
 8008e4e:	4293      	cmp	r3, r2
 8008e50:	d003      	beq.n	8008e5a <TIM_Base_SetConfig+0x52>
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	4a1d      	ldr	r2, [pc, #116]	; (8008ecc <TIM_Base_SetConfig+0xc4>)
 8008e56:	4293      	cmp	r3, r2
 8008e58:	d108      	bne.n	8008e6c <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008e5a:	68fb      	ldr	r3, [r7, #12]
 8008e5c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008e60:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008e62:	683b      	ldr	r3, [r7, #0]
 8008e64:	68db      	ldr	r3, [r3, #12]
 8008e66:	68fa      	ldr	r2, [r7, #12]
 8008e68:	4313      	orrs	r3, r2
 8008e6a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008e6c:	68fb      	ldr	r3, [r7, #12]
 8008e6e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008e72:	683b      	ldr	r3, [r7, #0]
 8008e74:	695b      	ldr	r3, [r3, #20]
 8008e76:	4313      	orrs	r3, r2
 8008e78:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	68fa      	ldr	r2, [r7, #12]
 8008e7e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008e80:	683b      	ldr	r3, [r7, #0]
 8008e82:	689a      	ldr	r2, [r3, #8]
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008e88:	683b      	ldr	r3, [r7, #0]
 8008e8a:	681a      	ldr	r2, [r3, #0]
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	4a0c      	ldr	r2, [pc, #48]	; (8008ec4 <TIM_Base_SetConfig+0xbc>)
 8008e94:	4293      	cmp	r3, r2
 8008e96:	d007      	beq.n	8008ea8 <TIM_Base_SetConfig+0xa0>
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	4a0b      	ldr	r2, [pc, #44]	; (8008ec8 <TIM_Base_SetConfig+0xc0>)
 8008e9c:	4293      	cmp	r3, r2
 8008e9e:	d003      	beq.n	8008ea8 <TIM_Base_SetConfig+0xa0>
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	4a0a      	ldr	r2, [pc, #40]	; (8008ecc <TIM_Base_SetConfig+0xc4>)
 8008ea4:	4293      	cmp	r3, r2
 8008ea6:	d103      	bne.n	8008eb0 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008ea8:	683b      	ldr	r3, [r7, #0]
 8008eaa:	691a      	ldr	r2, [r3, #16]
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	2201      	movs	r2, #1
 8008eb4:	615a      	str	r2, [r3, #20]
}
 8008eb6:	bf00      	nop
 8008eb8:	3714      	adds	r7, #20
 8008eba:	46bd      	mov	sp, r7
 8008ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ec0:	4770      	bx	lr
 8008ec2:	bf00      	nop
 8008ec4:	40012c00 	.word	0x40012c00
 8008ec8:	40014400 	.word	0x40014400
 8008ecc:	40014800 	.word	0x40014800

08008ed0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008ed0:	b480      	push	{r7}
 8008ed2:	b083      	sub	sp, #12
 8008ed4:	af00      	add	r7, sp, #0
 8008ed6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008ed8:	bf00      	nop
 8008eda:	370c      	adds	r7, #12
 8008edc:	46bd      	mov	sp, r7
 8008ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ee2:	4770      	bx	lr

08008ee4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008ee4:	b480      	push	{r7}
 8008ee6:	b083      	sub	sp, #12
 8008ee8:	af00      	add	r7, sp, #0
 8008eea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008eec:	bf00      	nop
 8008eee:	370c      	adds	r7, #12
 8008ef0:	46bd      	mov	sp, r7
 8008ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ef6:	4770      	bx	lr

08008ef8 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8008ef8:	b480      	push	{r7}
 8008efa:	b083      	sub	sp, #12
 8008efc:	af00      	add	r7, sp, #0
 8008efe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8008f00:	bf00      	nop
 8008f02:	370c      	adds	r7, #12
 8008f04:	46bd      	mov	sp, r7
 8008f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f0a:	4770      	bx	lr

08008f0c <LL_RCC_GetUSARTClockSource>:
{
 8008f0c:	b480      	push	{r7}
 8008f0e:	b083      	sub	sp, #12
 8008f10:	af00      	add	r7, sp, #0
 8008f12:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx));
 8008f14:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008f18:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	4013      	ands	r3, r2
}
 8008f20:	4618      	mov	r0, r3
 8008f22:	370c      	adds	r7, #12
 8008f24:	46bd      	mov	sp, r7
 8008f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f2a:	4770      	bx	lr

08008f2c <LL_RCC_GetLPUARTClockSource>:
{
 8008f2c:	b480      	push	{r7}
 8008f2e:	b083      	sub	sp, #12
 8008f30:	af00      	add	r7, sp, #0
 8008f32:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 8008f34:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008f38:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	4013      	ands	r3, r2
}
 8008f40:	4618      	mov	r0, r3
 8008f42:	370c      	adds	r7, #12
 8008f44:	46bd      	mov	sp, r7
 8008f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f4a:	4770      	bx	lr

08008f4c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008f4c:	b580      	push	{r7, lr}
 8008f4e:	b082      	sub	sp, #8
 8008f50:	af00      	add	r7, sp, #0
 8008f52:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	2b00      	cmp	r3, #0
 8008f58:	d101      	bne.n	8008f5e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008f5a:	2301      	movs	r3, #1
 8008f5c:	e042      	b.n	8008fe4 <HAL_UART_Init+0x98>
#else
    assert_param(IS_UART_INSTANCE(huart->Instance));
#endif
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008f64:	2b00      	cmp	r3, #0
 8008f66:	d106      	bne.n	8008f76 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	2200      	movs	r2, #0
 8008f6c:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008f70:	6878      	ldr	r0, [r7, #4]
 8008f72:	f7f8 fe57 	bl	8001c24 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	2224      	movs	r2, #36	; 0x24
 8008f7a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  __HAL_UART_DISABLE(huart);
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	681b      	ldr	r3, [r3, #0]
 8008f82:	681a      	ldr	r2, [r3, #0]
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	681b      	ldr	r3, [r3, #0]
 8008f88:	f022 0201 	bic.w	r2, r2, #1
 8008f8c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008f8e:	6878      	ldr	r0, [r7, #4]
 8008f90:	f000 fa4e 	bl	8009430 <UART_SetConfig>
 8008f94:	4603      	mov	r3, r0
 8008f96:	2b01      	cmp	r3, #1
 8008f98:	d101      	bne.n	8008f9e <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8008f9a:	2301      	movs	r3, #1
 8008f9c:	e022      	b.n	8008fe4 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008fa2:	2b00      	cmp	r3, #0
 8008fa4:	d002      	beq.n	8008fac <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8008fa6:	6878      	ldr	r0, [r7, #4]
 8008fa8:	f001 faa6 	bl	800a4f8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	685a      	ldr	r2, [r3, #4]
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	681b      	ldr	r3, [r3, #0]
 8008fb6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008fba:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	681b      	ldr	r3, [r3, #0]
 8008fc0:	689a      	ldr	r2, [r3, #8]
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	681b      	ldr	r3, [r3, #0]
 8008fc6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008fca:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	681a      	ldr	r2, [r3, #0]
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	681b      	ldr	r3, [r3, #0]
 8008fd6:	f042 0201 	orr.w	r2, r2, #1
 8008fda:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008fdc:	6878      	ldr	r0, [r7, #4]
 8008fde:	f001 fb2d 	bl	800a63c <UART_CheckIdleState>
 8008fe2:	4603      	mov	r3, r0
}
 8008fe4:	4618      	mov	r0, r3
 8008fe6:	3708      	adds	r7, #8
 8008fe8:	46bd      	mov	sp, r7
 8008fea:	bd80      	pop	{r7, pc}

08008fec <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008fec:	b580      	push	{r7, lr}
 8008fee:	b08a      	sub	sp, #40	; 0x28
 8008ff0:	af02      	add	r7, sp, #8
 8008ff2:	60f8      	str	r0, [r7, #12]
 8008ff4:	60b9      	str	r1, [r7, #8]
 8008ff6:	603b      	str	r3, [r7, #0]
 8008ff8:	4613      	mov	r3, r2
 8008ffa:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008ffc:	68fb      	ldr	r3, [r7, #12]
 8008ffe:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009002:	2b20      	cmp	r3, #32
 8009004:	f040 8083 	bne.w	800910e <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 8009008:	68bb      	ldr	r3, [r7, #8]
 800900a:	2b00      	cmp	r3, #0
 800900c:	d002      	beq.n	8009014 <HAL_UART_Transmit+0x28>
 800900e:	88fb      	ldrh	r3, [r7, #6]
 8009010:	2b00      	cmp	r3, #0
 8009012:	d101      	bne.n	8009018 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8009014:	2301      	movs	r3, #1
 8009016:	e07b      	b.n	8009110 <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 8009018:	68fb      	ldr	r3, [r7, #12]
 800901a:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800901e:	2b01      	cmp	r3, #1
 8009020:	d101      	bne.n	8009026 <HAL_UART_Transmit+0x3a>
 8009022:	2302      	movs	r3, #2
 8009024:	e074      	b.n	8009110 <HAL_UART_Transmit+0x124>
 8009026:	68fb      	ldr	r3, [r7, #12]
 8009028:	2201      	movs	r2, #1
 800902a:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800902e:	68fb      	ldr	r3, [r7, #12]
 8009030:	2200      	movs	r2, #0
 8009032:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009036:	68fb      	ldr	r3, [r7, #12]
 8009038:	2221      	movs	r2, #33	; 0x21
 800903a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 800903e:	f7fc fb25 	bl	800568c <HAL_GetTick>
 8009042:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8009044:	68fb      	ldr	r3, [r7, #12]
 8009046:	88fa      	ldrh	r2, [r7, #6]
 8009048:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 800904c:	68fb      	ldr	r3, [r7, #12]
 800904e:	88fa      	ldrh	r2, [r7, #6]
 8009050:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009054:	68fb      	ldr	r3, [r7, #12]
 8009056:	689b      	ldr	r3, [r3, #8]
 8009058:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800905c:	d108      	bne.n	8009070 <HAL_UART_Transmit+0x84>
 800905e:	68fb      	ldr	r3, [r7, #12]
 8009060:	691b      	ldr	r3, [r3, #16]
 8009062:	2b00      	cmp	r3, #0
 8009064:	d104      	bne.n	8009070 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 8009066:	2300      	movs	r3, #0
 8009068:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800906a:	68bb      	ldr	r3, [r7, #8]
 800906c:	61bb      	str	r3, [r7, #24]
 800906e:	e003      	b.n	8009078 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 8009070:	68bb      	ldr	r3, [r7, #8]
 8009072:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009074:	2300      	movs	r3, #0
 8009076:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8009078:	68fb      	ldr	r3, [r7, #12]
 800907a:	2200      	movs	r2, #0
 800907c:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    while (huart->TxXferCount > 0U)
 8009080:	e02c      	b.n	80090dc <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009082:	683b      	ldr	r3, [r7, #0]
 8009084:	9300      	str	r3, [sp, #0]
 8009086:	697b      	ldr	r3, [r7, #20]
 8009088:	2200      	movs	r2, #0
 800908a:	2180      	movs	r1, #128	; 0x80
 800908c:	68f8      	ldr	r0, [r7, #12]
 800908e:	f001 fb1d 	bl	800a6cc <UART_WaitOnFlagUntilTimeout>
 8009092:	4603      	mov	r3, r0
 8009094:	2b00      	cmp	r3, #0
 8009096:	d001      	beq.n	800909c <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 8009098:	2303      	movs	r3, #3
 800909a:	e039      	b.n	8009110 <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 800909c:	69fb      	ldr	r3, [r7, #28]
 800909e:	2b00      	cmp	r3, #0
 80090a0:	d10b      	bne.n	80090ba <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80090a2:	69bb      	ldr	r3, [r7, #24]
 80090a4:	881b      	ldrh	r3, [r3, #0]
 80090a6:	461a      	mov	r2, r3
 80090a8:	68fb      	ldr	r3, [r7, #12]
 80090aa:	681b      	ldr	r3, [r3, #0]
 80090ac:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80090b0:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80090b2:	69bb      	ldr	r3, [r7, #24]
 80090b4:	3302      	adds	r3, #2
 80090b6:	61bb      	str	r3, [r7, #24]
 80090b8:	e007      	b.n	80090ca <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80090ba:	69fb      	ldr	r3, [r7, #28]
 80090bc:	781a      	ldrb	r2, [r3, #0]
 80090be:	68fb      	ldr	r3, [r7, #12]
 80090c0:	681b      	ldr	r3, [r3, #0]
 80090c2:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80090c4:	69fb      	ldr	r3, [r7, #28]
 80090c6:	3301      	adds	r3, #1
 80090c8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80090ca:	68fb      	ldr	r3, [r7, #12]
 80090cc:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80090d0:	b29b      	uxth	r3, r3
 80090d2:	3b01      	subs	r3, #1
 80090d4:	b29a      	uxth	r2, r3
 80090d6:	68fb      	ldr	r3, [r7, #12]
 80090d8:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 80090dc:	68fb      	ldr	r3, [r7, #12]
 80090de:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80090e2:	b29b      	uxth	r3, r3
 80090e4:	2b00      	cmp	r3, #0
 80090e6:	d1cc      	bne.n	8009082 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80090e8:	683b      	ldr	r3, [r7, #0]
 80090ea:	9300      	str	r3, [sp, #0]
 80090ec:	697b      	ldr	r3, [r7, #20]
 80090ee:	2200      	movs	r2, #0
 80090f0:	2140      	movs	r1, #64	; 0x40
 80090f2:	68f8      	ldr	r0, [r7, #12]
 80090f4:	f001 faea 	bl	800a6cc <UART_WaitOnFlagUntilTimeout>
 80090f8:	4603      	mov	r3, r0
 80090fa:	2b00      	cmp	r3, #0
 80090fc:	d001      	beq.n	8009102 <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 80090fe:	2303      	movs	r3, #3
 8009100:	e006      	b.n	8009110 <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009102:	68fb      	ldr	r3, [r7, #12]
 8009104:	2220      	movs	r2, #32
 8009106:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    return HAL_OK;
 800910a:	2300      	movs	r3, #0
 800910c:	e000      	b.n	8009110 <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 800910e:	2302      	movs	r3, #2
  }
}
 8009110:	4618      	mov	r0, r3
 8009112:	3720      	adds	r7, #32
 8009114:	46bd      	mov	sp, r7
 8009116:	bd80      	pop	{r7, pc}

08009118 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009118:	b580      	push	{r7, lr}
 800911a:	b088      	sub	sp, #32
 800911c:	af00      	add	r7, sp, #0
 800911e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	681b      	ldr	r3, [r3, #0]
 8009124:	69db      	ldr	r3, [r3, #28]
 8009126:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	681b      	ldr	r3, [r3, #0]
 800912c:	681b      	ldr	r3, [r3, #0]
 800912e:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	681b      	ldr	r3, [r3, #0]
 8009134:	689b      	ldr	r3, [r3, #8]
 8009136:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8009138:	69fa      	ldr	r2, [r7, #28]
 800913a:	f640 030f 	movw	r3, #2063	; 0x80f
 800913e:	4013      	ands	r3, r2
 8009140:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 8009142:	693b      	ldr	r3, [r7, #16]
 8009144:	2b00      	cmp	r3, #0
 8009146:	d118      	bne.n	800917a <HAL_UART_IRQHandler+0x62>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8009148:	69fb      	ldr	r3, [r7, #28]
 800914a:	f003 0320 	and.w	r3, r3, #32
 800914e:	2b00      	cmp	r3, #0
 8009150:	d013      	beq.n	800917a <HAL_UART_IRQHandler+0x62>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8009152:	69bb      	ldr	r3, [r7, #24]
 8009154:	f003 0320 	and.w	r3, r3, #32
 8009158:	2b00      	cmp	r3, #0
 800915a:	d104      	bne.n	8009166 <HAL_UART_IRQHandler+0x4e>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800915c:	697b      	ldr	r3, [r7, #20]
 800915e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009162:	2b00      	cmp	r3, #0
 8009164:	d009      	beq.n	800917a <HAL_UART_IRQHandler+0x62>
    {
      if (huart->RxISR != NULL)
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800916a:	2b00      	cmp	r3, #0
 800916c:	f000 8145 	beq.w	80093fa <HAL_UART_IRQHandler+0x2e2>
      {
        huart->RxISR(huart);
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009174:	6878      	ldr	r0, [r7, #4]
 8009176:	4798      	blx	r3
      }
      return;
 8009178:	e13f      	b.n	80093fa <HAL_UART_IRQHandler+0x2e2>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800917a:	693b      	ldr	r3, [r7, #16]
 800917c:	2b00      	cmp	r3, #0
 800917e:	f000 80e8 	beq.w	8009352 <HAL_UART_IRQHandler+0x23a>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8009182:	697a      	ldr	r2, [r7, #20]
 8009184:	4ba1      	ldr	r3, [pc, #644]	; (800940c <HAL_UART_IRQHandler+0x2f4>)
 8009186:	4013      	ands	r3, r2
 8009188:	2b00      	cmp	r3, #0
 800918a:	d105      	bne.n	8009198 <HAL_UART_IRQHandler+0x80>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800918c:	69ba      	ldr	r2, [r7, #24]
 800918e:	4ba0      	ldr	r3, [pc, #640]	; (8009410 <HAL_UART_IRQHandler+0x2f8>)
 8009190:	4013      	ands	r3, r2
 8009192:	2b00      	cmp	r3, #0
 8009194:	f000 80dd 	beq.w	8009352 <HAL_UART_IRQHandler+0x23a>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009198:	69fb      	ldr	r3, [r7, #28]
 800919a:	f003 0301 	and.w	r3, r3, #1
 800919e:	2b00      	cmp	r3, #0
 80091a0:	d010      	beq.n	80091c4 <HAL_UART_IRQHandler+0xac>
 80091a2:	69bb      	ldr	r3, [r7, #24]
 80091a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80091a8:	2b00      	cmp	r3, #0
 80091aa:	d00b      	beq.n	80091c4 <HAL_UART_IRQHandler+0xac>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	681b      	ldr	r3, [r3, #0]
 80091b0:	2201      	movs	r2, #1
 80091b2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80091ba:	f043 0201 	orr.w	r2, r3, #1
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80091c4:	69fb      	ldr	r3, [r7, #28]
 80091c6:	f003 0302 	and.w	r3, r3, #2
 80091ca:	2b00      	cmp	r3, #0
 80091cc:	d010      	beq.n	80091f0 <HAL_UART_IRQHandler+0xd8>
 80091ce:	697b      	ldr	r3, [r7, #20]
 80091d0:	f003 0301 	and.w	r3, r3, #1
 80091d4:	2b00      	cmp	r3, #0
 80091d6:	d00b      	beq.n	80091f0 <HAL_UART_IRQHandler+0xd8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	681b      	ldr	r3, [r3, #0]
 80091dc:	2202      	movs	r2, #2
 80091de:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80091e6:	f043 0204 	orr.w	r2, r3, #4
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80091f0:	69fb      	ldr	r3, [r7, #28]
 80091f2:	f003 0304 	and.w	r3, r3, #4
 80091f6:	2b00      	cmp	r3, #0
 80091f8:	d010      	beq.n	800921c <HAL_UART_IRQHandler+0x104>
 80091fa:	697b      	ldr	r3, [r7, #20]
 80091fc:	f003 0301 	and.w	r3, r3, #1
 8009200:	2b00      	cmp	r3, #0
 8009202:	d00b      	beq.n	800921c <HAL_UART_IRQHandler+0x104>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	681b      	ldr	r3, [r3, #0]
 8009208:	2204      	movs	r2, #4
 800920a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009212:	f043 0202 	orr.w	r2, r3, #2
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800921c:	69fb      	ldr	r3, [r7, #28]
 800921e:	f003 0308 	and.w	r3, r3, #8
 8009222:	2b00      	cmp	r3, #0
 8009224:	d015      	beq.n	8009252 <HAL_UART_IRQHandler+0x13a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8009226:	69bb      	ldr	r3, [r7, #24]
 8009228:	f003 0320 	and.w	r3, r3, #32
 800922c:	2b00      	cmp	r3, #0
 800922e:	d104      	bne.n	800923a <HAL_UART_IRQHandler+0x122>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8009230:	697a      	ldr	r2, [r7, #20]
 8009232:	4b76      	ldr	r3, [pc, #472]	; (800940c <HAL_UART_IRQHandler+0x2f4>)
 8009234:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8009236:	2b00      	cmp	r3, #0
 8009238:	d00b      	beq.n	8009252 <HAL_UART_IRQHandler+0x13a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	681b      	ldr	r3, [r3, #0]
 800923e:	2208      	movs	r2, #8
 8009240:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009248:	f043 0208 	orr.w	r2, r3, #8
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8009252:	69fb      	ldr	r3, [r7, #28]
 8009254:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009258:	2b00      	cmp	r3, #0
 800925a:	d011      	beq.n	8009280 <HAL_UART_IRQHandler+0x168>
 800925c:	69bb      	ldr	r3, [r7, #24]
 800925e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8009262:	2b00      	cmp	r3, #0
 8009264:	d00c      	beq.n	8009280 <HAL_UART_IRQHandler+0x168>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	681b      	ldr	r3, [r3, #0]
 800926a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800926e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009276:	f043 0220 	orr.w	r2, r3, #32
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009286:	2b00      	cmp	r3, #0
 8009288:	f000 80b9 	beq.w	80093fe <HAL_UART_IRQHandler+0x2e6>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800928c:	69fb      	ldr	r3, [r7, #28]
 800928e:	f003 0320 	and.w	r3, r3, #32
 8009292:	2b00      	cmp	r3, #0
 8009294:	d011      	beq.n	80092ba <HAL_UART_IRQHandler+0x1a2>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8009296:	69bb      	ldr	r3, [r7, #24]
 8009298:	f003 0320 	and.w	r3, r3, #32
 800929c:	2b00      	cmp	r3, #0
 800929e:	d104      	bne.n	80092aa <HAL_UART_IRQHandler+0x192>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80092a0:	697b      	ldr	r3, [r7, #20]
 80092a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80092a6:	2b00      	cmp	r3, #0
 80092a8:	d007      	beq.n	80092ba <HAL_UART_IRQHandler+0x1a2>
      {
        if (huart->RxISR != NULL)
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80092ae:	2b00      	cmp	r3, #0
 80092b0:	d003      	beq.n	80092ba <HAL_UART_IRQHandler+0x1a2>
        {
          huart->RxISR(huart);
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80092b6:	6878      	ldr	r0, [r7, #4]
 80092b8:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80092c0:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	681b      	ldr	r3, [r3, #0]
 80092c6:	689b      	ldr	r3, [r3, #8]
 80092c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80092cc:	2b40      	cmp	r3, #64	; 0x40
 80092ce:	d004      	beq.n	80092da <HAL_UART_IRQHandler+0x1c2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80092d0:	68fb      	ldr	r3, [r7, #12]
 80092d2:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80092d6:	2b00      	cmp	r3, #0
 80092d8:	d031      	beq.n	800933e <HAL_UART_IRQHandler+0x226>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80092da:	6878      	ldr	r0, [r7, #4]
 80092dc:	f001 fa76 	bl	800a7cc <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	681b      	ldr	r3, [r3, #0]
 80092e4:	689b      	ldr	r3, [r3, #8]
 80092e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80092ea:	2b40      	cmp	r3, #64	; 0x40
 80092ec:	d123      	bne.n	8009336 <HAL_UART_IRQHandler+0x21e>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	681b      	ldr	r3, [r3, #0]
 80092f2:	689a      	ldr	r2, [r3, #8]
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	681b      	ldr	r3, [r3, #0]
 80092f8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80092fc:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8009302:	2b00      	cmp	r3, #0
 8009304:	d013      	beq.n	800932e <HAL_UART_IRQHandler+0x216>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800930a:	4a42      	ldr	r2, [pc, #264]	; (8009414 <HAL_UART_IRQHandler+0x2fc>)
 800930c:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8009312:	4618      	mov	r0, r3
 8009314:	f7fc fb69 	bl	80059ea <HAL_DMA_Abort_IT>
 8009318:	4603      	mov	r3, r0
 800931a:	2b00      	cmp	r3, #0
 800931c:	d017      	beq.n	800934e <HAL_UART_IRQHandler+0x236>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8009322:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009324:	687a      	ldr	r2, [r7, #4]
 8009326:	6f92      	ldr	r2, [r2, #120]	; 0x78
 8009328:	4610      	mov	r0, r2
 800932a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800932c:	e00f      	b.n	800934e <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800932e:	6878      	ldr	r0, [r7, #4]
 8009330:	f000 f872 	bl	8009418 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009334:	e00b      	b.n	800934e <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009336:	6878      	ldr	r0, [r7, #4]
 8009338:	f000 f86e 	bl	8009418 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800933c:	e007      	b.n	800934e <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800933e:	6878      	ldr	r0, [r7, #4]
 8009340:	f000 f86a 	bl	8009418 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	2200      	movs	r2, #0
 8009348:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      }
    }
    return;
 800934c:	e057      	b.n	80093fe <HAL_UART_IRQHandler+0x2e6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800934e:	bf00      	nop
    return;
 8009350:	e055      	b.n	80093fe <HAL_UART_IRQHandler+0x2e6>

  } /* End if some error occurs */

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8009352:	69fb      	ldr	r3, [r7, #28]
 8009354:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8009358:	2b00      	cmp	r3, #0
 800935a:	d00d      	beq.n	8009378 <HAL_UART_IRQHandler+0x260>
 800935c:	697b      	ldr	r3, [r7, #20]
 800935e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009362:	2b00      	cmp	r3, #0
 8009364:	d008      	beq.n	8009378 <HAL_UART_IRQHandler+0x260>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	681b      	ldr	r3, [r3, #0]
 800936a:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800936e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8009370:	6878      	ldr	r0, [r7, #4]
 8009372:	f001 fa7e 	bl	800a872 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8009376:	e045      	b.n	8009404 <HAL_UART_IRQHandler+0x2ec>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8009378:	69fb      	ldr	r3, [r7, #28]
 800937a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800937e:	2b00      	cmp	r3, #0
 8009380:	d012      	beq.n	80093a8 <HAL_UART_IRQHandler+0x290>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8009382:	69bb      	ldr	r3, [r7, #24]
 8009384:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009388:	2b00      	cmp	r3, #0
 800938a:	d104      	bne.n	8009396 <HAL_UART_IRQHandler+0x27e>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800938c:	697b      	ldr	r3, [r7, #20]
 800938e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8009392:	2b00      	cmp	r3, #0
 8009394:	d008      	beq.n	80093a8 <HAL_UART_IRQHandler+0x290>
  {
    if (huart->TxISR != NULL)
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800939a:	2b00      	cmp	r3, #0
 800939c:	d031      	beq.n	8009402 <HAL_UART_IRQHandler+0x2ea>
    {
      huart->TxISR(huart);
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80093a2:	6878      	ldr	r0, [r7, #4]
 80093a4:	4798      	blx	r3
    }
    return;
 80093a6:	e02c      	b.n	8009402 <HAL_UART_IRQHandler+0x2ea>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80093a8:	69fb      	ldr	r3, [r7, #28]
 80093aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80093ae:	2b00      	cmp	r3, #0
 80093b0:	d008      	beq.n	80093c4 <HAL_UART_IRQHandler+0x2ac>
 80093b2:	69bb      	ldr	r3, [r7, #24]
 80093b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80093b8:	2b00      	cmp	r3, #0
 80093ba:	d003      	beq.n	80093c4 <HAL_UART_IRQHandler+0x2ac>
  {
    UART_EndTransmit_IT(huart);
 80093bc:	6878      	ldr	r0, [r7, #4]
 80093be:	f001 fa3e 	bl	800a83e <UART_EndTransmit_IT>
    return;
 80093c2:	e01f      	b.n	8009404 <HAL_UART_IRQHandler+0x2ec>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80093c4:	69fb      	ldr	r3, [r7, #28]
 80093c6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80093ca:	2b00      	cmp	r3, #0
 80093cc:	d008      	beq.n	80093e0 <HAL_UART_IRQHandler+0x2c8>
 80093ce:	69bb      	ldr	r3, [r7, #24]
 80093d0:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80093d4:	2b00      	cmp	r3, #0
 80093d6:	d003      	beq.n	80093e0 <HAL_UART_IRQHandler+0x2c8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80093d8:	6878      	ldr	r0, [r7, #4]
 80093da:	f001 fa5e 	bl	800a89a <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80093de:	e011      	b.n	8009404 <HAL_UART_IRQHandler+0x2ec>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80093e0:	69fb      	ldr	r3, [r7, #28]
 80093e2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80093e6:	2b00      	cmp	r3, #0
 80093e8:	d00c      	beq.n	8009404 <HAL_UART_IRQHandler+0x2ec>
 80093ea:	69bb      	ldr	r3, [r7, #24]
 80093ec:	2b00      	cmp	r3, #0
 80093ee:	da09      	bge.n	8009404 <HAL_UART_IRQHandler+0x2ec>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80093f0:	6878      	ldr	r0, [r7, #4]
 80093f2:	f001 fa48 	bl	800a886 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80093f6:	bf00      	nop
 80093f8:	e004      	b.n	8009404 <HAL_UART_IRQHandler+0x2ec>
      return;
 80093fa:	bf00      	nop
 80093fc:	e002      	b.n	8009404 <HAL_UART_IRQHandler+0x2ec>
    return;
 80093fe:	bf00      	nop
 8009400:	e000      	b.n	8009404 <HAL_UART_IRQHandler+0x2ec>
    return;
 8009402:	bf00      	nop
  }
}
 8009404:	3720      	adds	r7, #32
 8009406:	46bd      	mov	sp, r7
 8009408:	bd80      	pop	{r7, pc}
 800940a:	bf00      	nop
 800940c:	10000001 	.word	0x10000001
 8009410:	04000120 	.word	0x04000120
 8009414:	0800a813 	.word	0x0800a813

08009418 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009418:	b480      	push	{r7}
 800941a:	b083      	sub	sp, #12
 800941c:	af00      	add	r7, sp, #0
 800941e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8009420:	bf00      	nop
 8009422:	370c      	adds	r7, #12
 8009424:	46bd      	mov	sp, r7
 8009426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800942a:	4770      	bx	lr
 800942c:	0000      	movs	r0, r0
	...

08009430 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009430:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 8009434:	b08a      	sub	sp, #40	; 0x28
 8009436:	af00      	add	r7, sp, #0
 8009438:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 800943a:	2300      	movs	r3, #0
 800943c:	61fb      	str	r3, [r7, #28]
  HAL_StatusTypeDef ret               = HAL_OK;
 800943e:	2300      	movs	r3, #0
 8009440:	76fb      	strb	r3, [r7, #27]
#if defined(LPUART1)
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;
 8009442:	2300      	movs	r3, #0
 8009444:	617b      	str	r3, [r7, #20]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	689a      	ldr	r2, [r3, #8]
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	691b      	ldr	r3, [r3, #16]
 800944e:	431a      	orrs	r2, r3
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	695b      	ldr	r3, [r3, #20]
 8009454:	431a      	orrs	r2, r3
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	69db      	ldr	r3, [r3, #28]
 800945a:	4313      	orrs	r3, r2
 800945c:	627b      	str	r3, [r7, #36]	; 0x24
  tmpreg |= (uint32_t)huart->FifoMode;
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009462:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009464:	4313      	orrs	r3, r2
 8009466:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	681b      	ldr	r3, [r3, #0]
 800946c:	681a      	ldr	r2, [r3, #0]
 800946e:	4ba4      	ldr	r3, [pc, #656]	; (8009700 <UART_SetConfig+0x2d0>)
 8009470:	4013      	ands	r3, r2
 8009472:	687a      	ldr	r2, [r7, #4]
 8009474:	6812      	ldr	r2, [r2, #0]
 8009476:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009478:	430b      	orrs	r3, r1
 800947a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	681b      	ldr	r3, [r3, #0]
 8009480:	685b      	ldr	r3, [r3, #4]
 8009482:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	68da      	ldr	r2, [r3, #12]
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	681b      	ldr	r3, [r3, #0]
 800948e:	430a      	orrs	r2, r1
 8009490:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	699b      	ldr	r3, [r3, #24]
 8009496:	627b      	str	r3, [r7, #36]	; 0x24

#if defined(LPUART1)
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	681b      	ldr	r3, [r3, #0]
 800949c:	4a99      	ldr	r2, [pc, #612]	; (8009704 <UART_SetConfig+0x2d4>)
 800949e:	4293      	cmp	r3, r2
 80094a0:	d004      	beq.n	80094ac <UART_SetConfig+0x7c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	6a1b      	ldr	r3, [r3, #32]
 80094a6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80094a8:	4313      	orrs	r3, r2
 80094aa:	627b      	str	r3, [r7, #36]	; 0x24
  }
#else
  tmpreg |= huart->Init.OneBitSampling;
#endif
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	681b      	ldr	r3, [r3, #0]
 80094b0:	689b      	ldr	r3, [r3, #8]
 80094b2:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 80094b6:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 80094ba:	687a      	ldr	r2, [r7, #4]
 80094bc:	6812      	ldr	r2, [r2, #0]
 80094be:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80094c0:	430b      	orrs	r3, r1
 80094c2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	681b      	ldr	r3, [r3, #0]
 80094c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80094ca:	f023 010f 	bic.w	r1, r3, #15
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	681b      	ldr	r3, [r3, #0]
 80094d6:	430a      	orrs	r2, r1
 80094d8:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	681b      	ldr	r3, [r3, #0]
 80094de:	4a8a      	ldr	r2, [pc, #552]	; (8009708 <UART_SetConfig+0x2d8>)
 80094e0:	4293      	cmp	r3, r2
 80094e2:	d126      	bne.n	8009532 <UART_SetConfig+0x102>
 80094e4:	2003      	movs	r0, #3
 80094e6:	f7ff fd11 	bl	8008f0c <LL_RCC_GetUSARTClockSource>
 80094ea:	4603      	mov	r3, r0
 80094ec:	2b03      	cmp	r3, #3
 80094ee:	d81b      	bhi.n	8009528 <UART_SetConfig+0xf8>
 80094f0:	a201      	add	r2, pc, #4	; (adr r2, 80094f8 <UART_SetConfig+0xc8>)
 80094f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80094f6:	bf00      	nop
 80094f8:	08009509 	.word	0x08009509
 80094fc:	08009519 	.word	0x08009519
 8009500:	08009511 	.word	0x08009511
 8009504:	08009521 	.word	0x08009521
 8009508:	2301      	movs	r3, #1
 800950a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800950e:	e042      	b.n	8009596 <UART_SetConfig+0x166>
 8009510:	2302      	movs	r3, #2
 8009512:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009516:	e03e      	b.n	8009596 <UART_SetConfig+0x166>
 8009518:	2304      	movs	r3, #4
 800951a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800951e:	e03a      	b.n	8009596 <UART_SetConfig+0x166>
 8009520:	2308      	movs	r3, #8
 8009522:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009526:	e036      	b.n	8009596 <UART_SetConfig+0x166>
 8009528:	2310      	movs	r3, #16
 800952a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800952e:	bf00      	nop
 8009530:	e031      	b.n	8009596 <UART_SetConfig+0x166>
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	681b      	ldr	r3, [r3, #0]
 8009536:	4a73      	ldr	r2, [pc, #460]	; (8009704 <UART_SetConfig+0x2d4>)
 8009538:	4293      	cmp	r3, r2
 800953a:	d129      	bne.n	8009590 <UART_SetConfig+0x160>
 800953c:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8009540:	f7ff fcf4 	bl	8008f2c <LL_RCC_GetLPUARTClockSource>
 8009544:	4603      	mov	r3, r0
 8009546:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800954a:	d014      	beq.n	8009576 <UART_SetConfig+0x146>
 800954c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009550:	d802      	bhi.n	8009558 <UART_SetConfig+0x128>
 8009552:	2b00      	cmp	r3, #0
 8009554:	d007      	beq.n	8009566 <UART_SetConfig+0x136>
 8009556:	e016      	b.n	8009586 <UART_SetConfig+0x156>
 8009558:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800955c:	d007      	beq.n	800956e <UART_SetConfig+0x13e>
 800955e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8009562:	d00c      	beq.n	800957e <UART_SetConfig+0x14e>
 8009564:	e00f      	b.n	8009586 <UART_SetConfig+0x156>
 8009566:	2300      	movs	r3, #0
 8009568:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800956c:	e013      	b.n	8009596 <UART_SetConfig+0x166>
 800956e:	2302      	movs	r3, #2
 8009570:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009574:	e00f      	b.n	8009596 <UART_SetConfig+0x166>
 8009576:	2304      	movs	r3, #4
 8009578:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800957c:	e00b      	b.n	8009596 <UART_SetConfig+0x166>
 800957e:	2308      	movs	r3, #8
 8009580:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009584:	e007      	b.n	8009596 <UART_SetConfig+0x166>
 8009586:	2310      	movs	r3, #16
 8009588:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800958c:	bf00      	nop
 800958e:	e002      	b.n	8009596 <UART_SetConfig+0x166>
 8009590:	2310      	movs	r3, #16
 8009592:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

#if defined(LPUART1)
  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8009596:	687b      	ldr	r3, [r7, #4]
 8009598:	681b      	ldr	r3, [r3, #0]
 800959a:	4a5a      	ldr	r2, [pc, #360]	; (8009704 <UART_SetConfig+0x2d4>)
 800959c:	4293      	cmp	r3, r2
 800959e:	f040 8428 	bne.w	8009df2 <UART_SetConfig+0x9c2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80095a2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80095a6:	2b08      	cmp	r3, #8
 80095a8:	f200 8171 	bhi.w	800988e <UART_SetConfig+0x45e>
 80095ac:	a201      	add	r2, pc, #4	; (adr r2, 80095b4 <UART_SetConfig+0x184>)
 80095ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80095b2:	bf00      	nop
 80095b4:	080095d9 	.word	0x080095d9
 80095b8:	0800988f 	.word	0x0800988f
 80095bc:	0800967b 	.word	0x0800967b
 80095c0:	0800988f 	.word	0x0800988f
 80095c4:	0800973f 	.word	0x0800973f
 80095c8:	0800988f 	.word	0x0800988f
 80095cc:	0800988f 	.word	0x0800988f
 80095d0:	0800988f 	.word	0x0800988f
 80095d4:	080097e1 	.word	0x080097e1
    {
      case UART_CLOCKSOURCE_PCLK1:
        lpuart_ker_ck_pres = (HAL_RCC_GetPCLK1Freq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 80095d8:	f7fe fb96 	bl	8007d08 <HAL_RCC_GetPCLK1Freq>
 80095dc:	4602      	mov	r2, r0
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80095e2:	2b00      	cmp	r3, #0
 80095e4:	d044      	beq.n	8009670 <UART_SetConfig+0x240>
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80095ea:	2b01      	cmp	r3, #1
 80095ec:	d03e      	beq.n	800966c <UART_SetConfig+0x23c>
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80095f2:	2b02      	cmp	r3, #2
 80095f4:	d038      	beq.n	8009668 <UART_SetConfig+0x238>
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80095fa:	2b03      	cmp	r3, #3
 80095fc:	d032      	beq.n	8009664 <UART_SetConfig+0x234>
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009602:	2b04      	cmp	r3, #4
 8009604:	d02c      	beq.n	8009660 <UART_SetConfig+0x230>
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800960a:	2b05      	cmp	r3, #5
 800960c:	d026      	beq.n	800965c <UART_SetConfig+0x22c>
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009612:	2b06      	cmp	r3, #6
 8009614:	d020      	beq.n	8009658 <UART_SetConfig+0x228>
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800961a:	2b07      	cmp	r3, #7
 800961c:	d01a      	beq.n	8009654 <UART_SetConfig+0x224>
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009622:	2b08      	cmp	r3, #8
 8009624:	d014      	beq.n	8009650 <UART_SetConfig+0x220>
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800962a:	2b09      	cmp	r3, #9
 800962c:	d00e      	beq.n	800964c <UART_SetConfig+0x21c>
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009632:	2b0a      	cmp	r3, #10
 8009634:	d008      	beq.n	8009648 <UART_SetConfig+0x218>
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800963a:	2b0b      	cmp	r3, #11
 800963c:	d102      	bne.n	8009644 <UART_SetConfig+0x214>
 800963e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009642:	e016      	b.n	8009672 <UART_SetConfig+0x242>
 8009644:	2301      	movs	r3, #1
 8009646:	e014      	b.n	8009672 <UART_SetConfig+0x242>
 8009648:	2380      	movs	r3, #128	; 0x80
 800964a:	e012      	b.n	8009672 <UART_SetConfig+0x242>
 800964c:	2340      	movs	r3, #64	; 0x40
 800964e:	e010      	b.n	8009672 <UART_SetConfig+0x242>
 8009650:	2320      	movs	r3, #32
 8009652:	e00e      	b.n	8009672 <UART_SetConfig+0x242>
 8009654:	2310      	movs	r3, #16
 8009656:	e00c      	b.n	8009672 <UART_SetConfig+0x242>
 8009658:	230c      	movs	r3, #12
 800965a:	e00a      	b.n	8009672 <UART_SetConfig+0x242>
 800965c:	230a      	movs	r3, #10
 800965e:	e008      	b.n	8009672 <UART_SetConfig+0x242>
 8009660:	2308      	movs	r3, #8
 8009662:	e006      	b.n	8009672 <UART_SetConfig+0x242>
 8009664:	2306      	movs	r3, #6
 8009666:	e004      	b.n	8009672 <UART_SetConfig+0x242>
 8009668:	2304      	movs	r3, #4
 800966a:	e002      	b.n	8009672 <UART_SetConfig+0x242>
 800966c:	2302      	movs	r3, #2
 800966e:	e000      	b.n	8009672 <UART_SetConfig+0x242>
 8009670:	2301      	movs	r3, #1
 8009672:	fbb2 f3f3 	udiv	r3, r2, r3
 8009676:	617b      	str	r3, [r7, #20]
        break;
 8009678:	e10c      	b.n	8009894 <UART_SetConfig+0x464>
      case UART_CLOCKSOURCE_HSI:
        lpuart_ker_ck_pres = ((uint32_t)HSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800967e:	2b00      	cmp	r3, #0
 8009680:	d05a      	beq.n	8009738 <UART_SetConfig+0x308>
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009686:	2b01      	cmp	r3, #1
 8009688:	d054      	beq.n	8009734 <UART_SetConfig+0x304>
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800968e:	2b02      	cmp	r3, #2
 8009690:	d04e      	beq.n	8009730 <UART_SetConfig+0x300>
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009696:	2b03      	cmp	r3, #3
 8009698:	d048      	beq.n	800972c <UART_SetConfig+0x2fc>
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800969e:	2b04      	cmp	r3, #4
 80096a0:	d02c      	beq.n	80096fc <UART_SetConfig+0x2cc>
 80096a2:	687b      	ldr	r3, [r7, #4]
 80096a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80096a6:	2b05      	cmp	r3, #5
 80096a8:	d026      	beq.n	80096f8 <UART_SetConfig+0x2c8>
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80096ae:	2b06      	cmp	r3, #6
 80096b0:	d020      	beq.n	80096f4 <UART_SetConfig+0x2c4>
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80096b6:	2b07      	cmp	r3, #7
 80096b8:	d01a      	beq.n	80096f0 <UART_SetConfig+0x2c0>
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80096be:	2b08      	cmp	r3, #8
 80096c0:	d014      	beq.n	80096ec <UART_SetConfig+0x2bc>
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80096c6:	2b09      	cmp	r3, #9
 80096c8:	d00e      	beq.n	80096e8 <UART_SetConfig+0x2b8>
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80096ce:	2b0a      	cmp	r3, #10
 80096d0:	d008      	beq.n	80096e4 <UART_SetConfig+0x2b4>
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80096d6:	2b0b      	cmp	r3, #11
 80096d8:	d102      	bne.n	80096e0 <UART_SetConfig+0x2b0>
 80096da:	f24f 4324 	movw	r3, #62500	; 0xf424
 80096de:	e02c      	b.n	800973a <UART_SetConfig+0x30a>
 80096e0:	4b0a      	ldr	r3, [pc, #40]	; (800970c <UART_SetConfig+0x2dc>)
 80096e2:	e02a      	b.n	800973a <UART_SetConfig+0x30a>
 80096e4:	4b0a      	ldr	r3, [pc, #40]	; (8009710 <UART_SetConfig+0x2e0>)
 80096e6:	e028      	b.n	800973a <UART_SetConfig+0x30a>
 80096e8:	4b0a      	ldr	r3, [pc, #40]	; (8009714 <UART_SetConfig+0x2e4>)
 80096ea:	e026      	b.n	800973a <UART_SetConfig+0x30a>
 80096ec:	4b0a      	ldr	r3, [pc, #40]	; (8009718 <UART_SetConfig+0x2e8>)
 80096ee:	e024      	b.n	800973a <UART_SetConfig+0x30a>
 80096f0:	4b0a      	ldr	r3, [pc, #40]	; (800971c <UART_SetConfig+0x2ec>)
 80096f2:	e022      	b.n	800973a <UART_SetConfig+0x30a>
 80096f4:	4b0a      	ldr	r3, [pc, #40]	; (8009720 <UART_SetConfig+0x2f0>)
 80096f6:	e020      	b.n	800973a <UART_SetConfig+0x30a>
 80096f8:	4b0a      	ldr	r3, [pc, #40]	; (8009724 <UART_SetConfig+0x2f4>)
 80096fa:	e01e      	b.n	800973a <UART_SetConfig+0x30a>
 80096fc:	4b0a      	ldr	r3, [pc, #40]	; (8009728 <UART_SetConfig+0x2f8>)
 80096fe:	e01c      	b.n	800973a <UART_SetConfig+0x30a>
 8009700:	cfff69f3 	.word	0xcfff69f3
 8009704:	40008000 	.word	0x40008000
 8009708:	40013800 	.word	0x40013800
 800970c:	00f42400 	.word	0x00f42400
 8009710:	0001e848 	.word	0x0001e848
 8009714:	0003d090 	.word	0x0003d090
 8009718:	0007a120 	.word	0x0007a120
 800971c:	000f4240 	.word	0x000f4240
 8009720:	00145855 	.word	0x00145855
 8009724:	00186a00 	.word	0x00186a00
 8009728:	001e8480 	.word	0x001e8480
 800972c:	4ba6      	ldr	r3, [pc, #664]	; (80099c8 <UART_SetConfig+0x598>)
 800972e:	e004      	b.n	800973a <UART_SetConfig+0x30a>
 8009730:	4ba6      	ldr	r3, [pc, #664]	; (80099cc <UART_SetConfig+0x59c>)
 8009732:	e002      	b.n	800973a <UART_SetConfig+0x30a>
 8009734:	4ba6      	ldr	r3, [pc, #664]	; (80099d0 <UART_SetConfig+0x5a0>)
 8009736:	e000      	b.n	800973a <UART_SetConfig+0x30a>
 8009738:	4ba6      	ldr	r3, [pc, #664]	; (80099d4 <UART_SetConfig+0x5a4>)
 800973a:	617b      	str	r3, [r7, #20]
        break;
 800973c:	e0aa      	b.n	8009894 <UART_SetConfig+0x464>
      case UART_CLOCKSOURCE_SYSCLK:
        lpuart_ker_ck_pres = (HAL_RCC_GetSysClockFreq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 800973e:	f7fe fa65 	bl	8007c0c <HAL_RCC_GetSysClockFreq>
 8009742:	4602      	mov	r2, r0
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009748:	2b00      	cmp	r3, #0
 800974a:	d044      	beq.n	80097d6 <UART_SetConfig+0x3a6>
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009750:	2b01      	cmp	r3, #1
 8009752:	d03e      	beq.n	80097d2 <UART_SetConfig+0x3a2>
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009758:	2b02      	cmp	r3, #2
 800975a:	d038      	beq.n	80097ce <UART_SetConfig+0x39e>
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009760:	2b03      	cmp	r3, #3
 8009762:	d032      	beq.n	80097ca <UART_SetConfig+0x39a>
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009768:	2b04      	cmp	r3, #4
 800976a:	d02c      	beq.n	80097c6 <UART_SetConfig+0x396>
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009770:	2b05      	cmp	r3, #5
 8009772:	d026      	beq.n	80097c2 <UART_SetConfig+0x392>
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009778:	2b06      	cmp	r3, #6
 800977a:	d020      	beq.n	80097be <UART_SetConfig+0x38e>
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009780:	2b07      	cmp	r3, #7
 8009782:	d01a      	beq.n	80097ba <UART_SetConfig+0x38a>
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009788:	2b08      	cmp	r3, #8
 800978a:	d014      	beq.n	80097b6 <UART_SetConfig+0x386>
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009790:	2b09      	cmp	r3, #9
 8009792:	d00e      	beq.n	80097b2 <UART_SetConfig+0x382>
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009798:	2b0a      	cmp	r3, #10
 800979a:	d008      	beq.n	80097ae <UART_SetConfig+0x37e>
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80097a0:	2b0b      	cmp	r3, #11
 80097a2:	d102      	bne.n	80097aa <UART_SetConfig+0x37a>
 80097a4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80097a8:	e016      	b.n	80097d8 <UART_SetConfig+0x3a8>
 80097aa:	2301      	movs	r3, #1
 80097ac:	e014      	b.n	80097d8 <UART_SetConfig+0x3a8>
 80097ae:	2380      	movs	r3, #128	; 0x80
 80097b0:	e012      	b.n	80097d8 <UART_SetConfig+0x3a8>
 80097b2:	2340      	movs	r3, #64	; 0x40
 80097b4:	e010      	b.n	80097d8 <UART_SetConfig+0x3a8>
 80097b6:	2320      	movs	r3, #32
 80097b8:	e00e      	b.n	80097d8 <UART_SetConfig+0x3a8>
 80097ba:	2310      	movs	r3, #16
 80097bc:	e00c      	b.n	80097d8 <UART_SetConfig+0x3a8>
 80097be:	230c      	movs	r3, #12
 80097c0:	e00a      	b.n	80097d8 <UART_SetConfig+0x3a8>
 80097c2:	230a      	movs	r3, #10
 80097c4:	e008      	b.n	80097d8 <UART_SetConfig+0x3a8>
 80097c6:	2308      	movs	r3, #8
 80097c8:	e006      	b.n	80097d8 <UART_SetConfig+0x3a8>
 80097ca:	2306      	movs	r3, #6
 80097cc:	e004      	b.n	80097d8 <UART_SetConfig+0x3a8>
 80097ce:	2304      	movs	r3, #4
 80097d0:	e002      	b.n	80097d8 <UART_SetConfig+0x3a8>
 80097d2:	2302      	movs	r3, #2
 80097d4:	e000      	b.n	80097d8 <UART_SetConfig+0x3a8>
 80097d6:	2301      	movs	r3, #1
 80097d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80097dc:	617b      	str	r3, [r7, #20]
        break;
 80097de:	e059      	b.n	8009894 <UART_SetConfig+0x464>
      case UART_CLOCKSOURCE_LSE:
        lpuart_ker_ck_pres = ((uint32_t)LSE_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80097e4:	2b00      	cmp	r3, #0
 80097e6:	d04e      	beq.n	8009886 <UART_SetConfig+0x456>
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80097ec:	2b01      	cmp	r3, #1
 80097ee:	d047      	beq.n	8009880 <UART_SetConfig+0x450>
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80097f4:	2b02      	cmp	r3, #2
 80097f6:	d040      	beq.n	800987a <UART_SetConfig+0x44a>
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80097fc:	2b03      	cmp	r3, #3
 80097fe:	d039      	beq.n	8009874 <UART_SetConfig+0x444>
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009804:	2b04      	cmp	r3, #4
 8009806:	d032      	beq.n	800986e <UART_SetConfig+0x43e>
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800980c:	2b05      	cmp	r3, #5
 800980e:	d02b      	beq.n	8009868 <UART_SetConfig+0x438>
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009814:	2b06      	cmp	r3, #6
 8009816:	d024      	beq.n	8009862 <UART_SetConfig+0x432>
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800981c:	2b07      	cmp	r3, #7
 800981e:	d01d      	beq.n	800985c <UART_SetConfig+0x42c>
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009824:	2b08      	cmp	r3, #8
 8009826:	d016      	beq.n	8009856 <UART_SetConfig+0x426>
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800982c:	2b09      	cmp	r3, #9
 800982e:	d00f      	beq.n	8009850 <UART_SetConfig+0x420>
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009834:	2b0a      	cmp	r3, #10
 8009836:	d008      	beq.n	800984a <UART_SetConfig+0x41a>
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800983c:	2b0b      	cmp	r3, #11
 800983e:	d101      	bne.n	8009844 <UART_SetConfig+0x414>
 8009840:	2380      	movs	r3, #128	; 0x80
 8009842:	e022      	b.n	800988a <UART_SetConfig+0x45a>
 8009844:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009848:	e01f      	b.n	800988a <UART_SetConfig+0x45a>
 800984a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800984e:	e01c      	b.n	800988a <UART_SetConfig+0x45a>
 8009850:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009854:	e019      	b.n	800988a <UART_SetConfig+0x45a>
 8009856:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800985a:	e016      	b.n	800988a <UART_SetConfig+0x45a>
 800985c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8009860:	e013      	b.n	800988a <UART_SetConfig+0x45a>
 8009862:	f640 23aa 	movw	r3, #2730	; 0xaaa
 8009866:	e010      	b.n	800988a <UART_SetConfig+0x45a>
 8009868:	f640 43cc 	movw	r3, #3276	; 0xccc
 800986c:	e00d      	b.n	800988a <UART_SetConfig+0x45a>
 800986e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009872:	e00a      	b.n	800988a <UART_SetConfig+0x45a>
 8009874:	f241 5355 	movw	r3, #5461	; 0x1555
 8009878:	e007      	b.n	800988a <UART_SetConfig+0x45a>
 800987a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800987e:	e004      	b.n	800988a <UART_SetConfig+0x45a>
 8009880:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8009884:	e001      	b.n	800988a <UART_SetConfig+0x45a>
 8009886:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800988a:	617b      	str	r3, [r7, #20]
        break;
 800988c:	e002      	b.n	8009894 <UART_SetConfig+0x464>
      default:
        ret = HAL_ERROR;
 800988e:	2301      	movs	r3, #1
 8009890:	76fb      	strb	r3, [r7, #27]
        break;
 8009892:	bf00      	nop
    }

    /* if proper clock source reported */
    if (lpuart_ker_ck_pres != 0U)
 8009894:	697b      	ldr	r3, [r7, #20]
 8009896:	2b00      	cmp	r3, #0
 8009898:	f000 8604 	beq.w	800a4a4 <UART_SetConfig+0x1074>
    {
      /* ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	685a      	ldr	r2, [r3, #4]
 80098a0:	4613      	mov	r3, r2
 80098a2:	005b      	lsls	r3, r3, #1
 80098a4:	4413      	add	r3, r2
 80098a6:	697a      	ldr	r2, [r7, #20]
 80098a8:	429a      	cmp	r2, r3
 80098aa:	d305      	bcc.n	80098b8 <UART_SetConfig+0x488>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	685b      	ldr	r3, [r3, #4]
 80098b0:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80098b2:	697a      	ldr	r2, [r7, #20]
 80098b4:	429a      	cmp	r2, r3
 80098b6:	d903      	bls.n	80098c0 <UART_SetConfig+0x490>
      {
        ret = HAL_ERROR;
 80098b8:	2301      	movs	r3, #1
 80098ba:	76fb      	strb	r3, [r7, #27]
 80098bc:	f000 bdf2 	b.w	800a4a4 <UART_SetConfig+0x1074>
      }
      else
      {
        switch (clocksource)
 80098c0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80098c4:	2b08      	cmp	r3, #8
 80098c6:	f200 8281 	bhi.w	8009dcc <UART_SetConfig+0x99c>
 80098ca:	a201      	add	r2, pc, #4	; (adr r2, 80098d0 <UART_SetConfig+0x4a0>)
 80098cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80098d0:	080098f5 	.word	0x080098f5
 80098d4:	08009dcd 	.word	0x08009dcd
 80098d8:	08009a45 	.word	0x08009a45
 80098dc:	08009dcd 	.word	0x08009dcd
 80098e0:	08009b3b 	.word	0x08009b3b
 80098e4:	08009dcd 	.word	0x08009dcd
 80098e8:	08009dcd 	.word	0x08009dcd
 80098ec:	08009dcd 	.word	0x08009dcd
 80098f0:	08009c79 	.word	0x08009c79
        {
          case UART_CLOCKSOURCE_PCLK1:
            pclk = HAL_RCC_GetPCLK1Freq();
 80098f4:	f7fe fa08 	bl	8007d08 <HAL_RCC_GetPCLK1Freq>
 80098f8:	6138      	str	r0, [r7, #16]
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80098fa:	693b      	ldr	r3, [r7, #16]
 80098fc:	4618      	mov	r0, r3
 80098fe:	f04f 0100 	mov.w	r1, #0
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009906:	2b00      	cmp	r3, #0
 8009908:	d070      	beq.n	80099ec <UART_SetConfig+0x5bc>
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800990e:	2b01      	cmp	r3, #1
 8009910:	d067      	beq.n	80099e2 <UART_SetConfig+0x5b2>
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009916:	2b02      	cmp	r3, #2
 8009918:	d05e      	beq.n	80099d8 <UART_SetConfig+0x5a8>
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800991e:	2b03      	cmp	r3, #3
 8009920:	d04c      	beq.n	80099bc <UART_SetConfig+0x58c>
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009926:	2b04      	cmp	r3, #4
 8009928:	d043      	beq.n	80099b2 <UART_SetConfig+0x582>
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800992e:	2b05      	cmp	r3, #5
 8009930:	d03a      	beq.n	80099a8 <UART_SetConfig+0x578>
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009936:	2b06      	cmp	r3, #6
 8009938:	d031      	beq.n	800999e <UART_SetConfig+0x56e>
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800993e:	2b07      	cmp	r3, #7
 8009940:	d028      	beq.n	8009994 <UART_SetConfig+0x564>
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009946:	2b08      	cmp	r3, #8
 8009948:	d01f      	beq.n	800998a <UART_SetConfig+0x55a>
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800994e:	2b09      	cmp	r3, #9
 8009950:	d016      	beq.n	8009980 <UART_SetConfig+0x550>
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009956:	2b0a      	cmp	r3, #10
 8009958:	d00d      	beq.n	8009976 <UART_SetConfig+0x546>
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800995e:	2b0b      	cmp	r3, #11
 8009960:	d104      	bne.n	800996c <UART_SetConfig+0x53c>
 8009962:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009966:	f04f 0400 	mov.w	r4, #0
 800996a:	e043      	b.n	80099f4 <UART_SetConfig+0x5c4>
 800996c:	f04f 0301 	mov.w	r3, #1
 8009970:	f04f 0400 	mov.w	r4, #0
 8009974:	e03e      	b.n	80099f4 <UART_SetConfig+0x5c4>
 8009976:	f04f 0380 	mov.w	r3, #128	; 0x80
 800997a:	f04f 0400 	mov.w	r4, #0
 800997e:	e039      	b.n	80099f4 <UART_SetConfig+0x5c4>
 8009980:	f04f 0340 	mov.w	r3, #64	; 0x40
 8009984:	f04f 0400 	mov.w	r4, #0
 8009988:	e034      	b.n	80099f4 <UART_SetConfig+0x5c4>
 800998a:	f04f 0320 	mov.w	r3, #32
 800998e:	f04f 0400 	mov.w	r4, #0
 8009992:	e02f      	b.n	80099f4 <UART_SetConfig+0x5c4>
 8009994:	f04f 0310 	mov.w	r3, #16
 8009998:	f04f 0400 	mov.w	r4, #0
 800999c:	e02a      	b.n	80099f4 <UART_SetConfig+0x5c4>
 800999e:	f04f 030c 	mov.w	r3, #12
 80099a2:	f04f 0400 	mov.w	r4, #0
 80099a6:	e025      	b.n	80099f4 <UART_SetConfig+0x5c4>
 80099a8:	f04f 030a 	mov.w	r3, #10
 80099ac:	f04f 0400 	mov.w	r4, #0
 80099b0:	e020      	b.n	80099f4 <UART_SetConfig+0x5c4>
 80099b2:	f04f 0308 	mov.w	r3, #8
 80099b6:	f04f 0400 	mov.w	r4, #0
 80099ba:	e01b      	b.n	80099f4 <UART_SetConfig+0x5c4>
 80099bc:	f04f 0306 	mov.w	r3, #6
 80099c0:	f04f 0400 	mov.w	r4, #0
 80099c4:	e016      	b.n	80099f4 <UART_SetConfig+0x5c4>
 80099c6:	bf00      	nop
 80099c8:	0028b0aa 	.word	0x0028b0aa
 80099cc:	003d0900 	.word	0x003d0900
 80099d0:	007a1200 	.word	0x007a1200
 80099d4:	00f42400 	.word	0x00f42400
 80099d8:	f04f 0304 	mov.w	r3, #4
 80099dc:	f04f 0400 	mov.w	r4, #0
 80099e0:	e008      	b.n	80099f4 <UART_SetConfig+0x5c4>
 80099e2:	f04f 0302 	mov.w	r3, #2
 80099e6:	f04f 0400 	mov.w	r4, #0
 80099ea:	e003      	b.n	80099f4 <UART_SetConfig+0x5c4>
 80099ec:	f04f 0301 	mov.w	r3, #1
 80099f0:	f04f 0400 	mov.w	r4, #0
 80099f4:	461a      	mov	r2, r3
 80099f6:	4623      	mov	r3, r4
 80099f8:	f7f6 fbca 	bl	8000190 <__aeabi_uldivmod>
 80099fc:	4603      	mov	r3, r0
 80099fe:	460c      	mov	r4, r1
 8009a00:	4619      	mov	r1, r3
 8009a02:	4622      	mov	r2, r4
 8009a04:	f04f 0300 	mov.w	r3, #0
 8009a08:	f04f 0400 	mov.w	r4, #0
 8009a0c:	0214      	lsls	r4, r2, #8
 8009a0e:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 8009a12:	020b      	lsls	r3, r1, #8
 8009a14:	687a      	ldr	r2, [r7, #4]
 8009a16:	6852      	ldr	r2, [r2, #4]
 8009a18:	0852      	lsrs	r2, r2, #1
 8009a1a:	4611      	mov	r1, r2
 8009a1c:	f04f 0200 	mov.w	r2, #0
 8009a20:	eb13 0b01 	adds.w	fp, r3, r1
 8009a24:	eb44 0c02 	adc.w	ip, r4, r2
 8009a28:	4658      	mov	r0, fp
 8009a2a:	4661      	mov	r1, ip
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	685b      	ldr	r3, [r3, #4]
 8009a30:	f04f 0400 	mov.w	r4, #0
 8009a34:	461a      	mov	r2, r3
 8009a36:	4623      	mov	r3, r4
 8009a38:	f7f6 fbaa 	bl	8000190 <__aeabi_uldivmod>
 8009a3c:	4603      	mov	r3, r0
 8009a3e:	460c      	mov	r4, r1
 8009a40:	61fb      	str	r3, [r7, #28]
            break;
 8009a42:	e1c6      	b.n	8009dd2 <UART_SetConfig+0x9a2>
          case UART_CLOCKSOURCE_HSI:
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a48:	2b00      	cmp	r3, #0
 8009a4a:	d05b      	beq.n	8009b04 <UART_SetConfig+0x6d4>
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a50:	2b01      	cmp	r3, #1
 8009a52:	d053      	beq.n	8009afc <UART_SetConfig+0x6cc>
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a58:	2b02      	cmp	r3, #2
 8009a5a:	d04b      	beq.n	8009af4 <UART_SetConfig+0x6c4>
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a60:	2b03      	cmp	r3, #3
 8009a62:	d043      	beq.n	8009aec <UART_SetConfig+0x6bc>
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a68:	2b04      	cmp	r3, #4
 8009a6a:	d03b      	beq.n	8009ae4 <UART_SetConfig+0x6b4>
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a70:	2b05      	cmp	r3, #5
 8009a72:	d033      	beq.n	8009adc <UART_SetConfig+0x6ac>
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a78:	2b06      	cmp	r3, #6
 8009a7a:	d02b      	beq.n	8009ad4 <UART_SetConfig+0x6a4>
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a80:	2b07      	cmp	r3, #7
 8009a82:	d023      	beq.n	8009acc <UART_SetConfig+0x69c>
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a88:	2b08      	cmp	r3, #8
 8009a8a:	d01b      	beq.n	8009ac4 <UART_SetConfig+0x694>
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a90:	2b09      	cmp	r3, #9
 8009a92:	d013      	beq.n	8009abc <UART_SetConfig+0x68c>
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a98:	2b0a      	cmp	r3, #10
 8009a9a:	d00b      	beq.n	8009ab4 <UART_SetConfig+0x684>
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009aa0:	2b0b      	cmp	r3, #11
 8009aa2:	d103      	bne.n	8009aac <UART_SetConfig+0x67c>
 8009aa4:	4bae      	ldr	r3, [pc, #696]	; (8009d60 <UART_SetConfig+0x930>)
 8009aa6:	f04f 0400 	mov.w	r4, #0
 8009aaa:	e02e      	b.n	8009b0a <UART_SetConfig+0x6da>
 8009aac:	4bad      	ldr	r3, [pc, #692]	; (8009d64 <UART_SetConfig+0x934>)
 8009aae:	f04f 0400 	mov.w	r4, #0
 8009ab2:	e02a      	b.n	8009b0a <UART_SetConfig+0x6da>
 8009ab4:	4bac      	ldr	r3, [pc, #688]	; (8009d68 <UART_SetConfig+0x938>)
 8009ab6:	f04f 0400 	mov.w	r4, #0
 8009aba:	e026      	b.n	8009b0a <UART_SetConfig+0x6da>
 8009abc:	4bab      	ldr	r3, [pc, #684]	; (8009d6c <UART_SetConfig+0x93c>)
 8009abe:	f04f 0400 	mov.w	r4, #0
 8009ac2:	e022      	b.n	8009b0a <UART_SetConfig+0x6da>
 8009ac4:	4baa      	ldr	r3, [pc, #680]	; (8009d70 <UART_SetConfig+0x940>)
 8009ac6:	f04f 0400 	mov.w	r4, #0
 8009aca:	e01e      	b.n	8009b0a <UART_SetConfig+0x6da>
 8009acc:	4ba9      	ldr	r3, [pc, #676]	; (8009d74 <UART_SetConfig+0x944>)
 8009ace:	f04f 0400 	mov.w	r4, #0
 8009ad2:	e01a      	b.n	8009b0a <UART_SetConfig+0x6da>
 8009ad4:	a49e      	add	r4, pc, #632	; (adr r4, 8009d50 <UART_SetConfig+0x920>)
 8009ad6:	e9d4 3400 	ldrd	r3, r4, [r4]
 8009ada:	e016      	b.n	8009b0a <UART_SetConfig+0x6da>
 8009adc:	4ba6      	ldr	r3, [pc, #664]	; (8009d78 <UART_SetConfig+0x948>)
 8009ade:	f04f 0400 	mov.w	r4, #0
 8009ae2:	e012      	b.n	8009b0a <UART_SetConfig+0x6da>
 8009ae4:	4ba5      	ldr	r3, [pc, #660]	; (8009d7c <UART_SetConfig+0x94c>)
 8009ae6:	f04f 0400 	mov.w	r4, #0
 8009aea:	e00e      	b.n	8009b0a <UART_SetConfig+0x6da>
 8009aec:	a49a      	add	r4, pc, #616	; (adr r4, 8009d58 <UART_SetConfig+0x928>)
 8009aee:	e9d4 3400 	ldrd	r3, r4, [r4]
 8009af2:	e00a      	b.n	8009b0a <UART_SetConfig+0x6da>
 8009af4:	4ba2      	ldr	r3, [pc, #648]	; (8009d80 <UART_SetConfig+0x950>)
 8009af6:	f04f 0400 	mov.w	r4, #0
 8009afa:	e006      	b.n	8009b0a <UART_SetConfig+0x6da>
 8009afc:	4ba1      	ldr	r3, [pc, #644]	; (8009d84 <UART_SetConfig+0x954>)
 8009afe:	f04f 0400 	mov.w	r4, #0
 8009b02:	e002      	b.n	8009b0a <UART_SetConfig+0x6da>
 8009b04:	4b97      	ldr	r3, [pc, #604]	; (8009d64 <UART_SetConfig+0x934>)
 8009b06:	f04f 0400 	mov.w	r4, #0
 8009b0a:	687a      	ldr	r2, [r7, #4]
 8009b0c:	6852      	ldr	r2, [r2, #4]
 8009b0e:	0852      	lsrs	r2, r2, #1
 8009b10:	4611      	mov	r1, r2
 8009b12:	f04f 0200 	mov.w	r2, #0
 8009b16:	eb13 0b01 	adds.w	fp, r3, r1
 8009b1a:	eb44 0c02 	adc.w	ip, r4, r2
 8009b1e:	4658      	mov	r0, fp
 8009b20:	4661      	mov	r1, ip
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	685b      	ldr	r3, [r3, #4]
 8009b26:	f04f 0400 	mov.w	r4, #0
 8009b2a:	461a      	mov	r2, r3
 8009b2c:	4623      	mov	r3, r4
 8009b2e:	f7f6 fb2f 	bl	8000190 <__aeabi_uldivmod>
 8009b32:	4603      	mov	r3, r0
 8009b34:	460c      	mov	r4, r1
 8009b36:	61fb      	str	r3, [r7, #28]
            break;
 8009b38:	e14b      	b.n	8009dd2 <UART_SetConfig+0x9a2>
          case UART_CLOCKSOURCE_SYSCLK:
            pclk = HAL_RCC_GetSysClockFreq();
 8009b3a:	f7fe f867 	bl	8007c0c <HAL_RCC_GetSysClockFreq>
 8009b3e:	6138      	str	r0, [r7, #16]
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009b40:	693b      	ldr	r3, [r7, #16]
 8009b42:	4618      	mov	r0, r3
 8009b44:	f04f 0100 	mov.w	r1, #0
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009b4c:	2b00      	cmp	r3, #0
 8009b4e:	d067      	beq.n	8009c20 <UART_SetConfig+0x7f0>
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009b54:	2b01      	cmp	r3, #1
 8009b56:	d05e      	beq.n	8009c16 <UART_SetConfig+0x7e6>
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009b5c:	2b02      	cmp	r3, #2
 8009b5e:	d055      	beq.n	8009c0c <UART_SetConfig+0x7dc>
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009b64:	2b03      	cmp	r3, #3
 8009b66:	d04c      	beq.n	8009c02 <UART_SetConfig+0x7d2>
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009b6c:	2b04      	cmp	r3, #4
 8009b6e:	d043      	beq.n	8009bf8 <UART_SetConfig+0x7c8>
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009b74:	2b05      	cmp	r3, #5
 8009b76:	d03a      	beq.n	8009bee <UART_SetConfig+0x7be>
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009b7c:	2b06      	cmp	r3, #6
 8009b7e:	d031      	beq.n	8009be4 <UART_SetConfig+0x7b4>
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009b84:	2b07      	cmp	r3, #7
 8009b86:	d028      	beq.n	8009bda <UART_SetConfig+0x7aa>
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009b8c:	2b08      	cmp	r3, #8
 8009b8e:	d01f      	beq.n	8009bd0 <UART_SetConfig+0x7a0>
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009b94:	2b09      	cmp	r3, #9
 8009b96:	d016      	beq.n	8009bc6 <UART_SetConfig+0x796>
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009b9c:	2b0a      	cmp	r3, #10
 8009b9e:	d00d      	beq.n	8009bbc <UART_SetConfig+0x78c>
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009ba4:	2b0b      	cmp	r3, #11
 8009ba6:	d104      	bne.n	8009bb2 <UART_SetConfig+0x782>
 8009ba8:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009bac:	f04f 0400 	mov.w	r4, #0
 8009bb0:	e03a      	b.n	8009c28 <UART_SetConfig+0x7f8>
 8009bb2:	f04f 0301 	mov.w	r3, #1
 8009bb6:	f04f 0400 	mov.w	r4, #0
 8009bba:	e035      	b.n	8009c28 <UART_SetConfig+0x7f8>
 8009bbc:	f04f 0380 	mov.w	r3, #128	; 0x80
 8009bc0:	f04f 0400 	mov.w	r4, #0
 8009bc4:	e030      	b.n	8009c28 <UART_SetConfig+0x7f8>
 8009bc6:	f04f 0340 	mov.w	r3, #64	; 0x40
 8009bca:	f04f 0400 	mov.w	r4, #0
 8009bce:	e02b      	b.n	8009c28 <UART_SetConfig+0x7f8>
 8009bd0:	f04f 0320 	mov.w	r3, #32
 8009bd4:	f04f 0400 	mov.w	r4, #0
 8009bd8:	e026      	b.n	8009c28 <UART_SetConfig+0x7f8>
 8009bda:	f04f 0310 	mov.w	r3, #16
 8009bde:	f04f 0400 	mov.w	r4, #0
 8009be2:	e021      	b.n	8009c28 <UART_SetConfig+0x7f8>
 8009be4:	f04f 030c 	mov.w	r3, #12
 8009be8:	f04f 0400 	mov.w	r4, #0
 8009bec:	e01c      	b.n	8009c28 <UART_SetConfig+0x7f8>
 8009bee:	f04f 030a 	mov.w	r3, #10
 8009bf2:	f04f 0400 	mov.w	r4, #0
 8009bf6:	e017      	b.n	8009c28 <UART_SetConfig+0x7f8>
 8009bf8:	f04f 0308 	mov.w	r3, #8
 8009bfc:	f04f 0400 	mov.w	r4, #0
 8009c00:	e012      	b.n	8009c28 <UART_SetConfig+0x7f8>
 8009c02:	f04f 0306 	mov.w	r3, #6
 8009c06:	f04f 0400 	mov.w	r4, #0
 8009c0a:	e00d      	b.n	8009c28 <UART_SetConfig+0x7f8>
 8009c0c:	f04f 0304 	mov.w	r3, #4
 8009c10:	f04f 0400 	mov.w	r4, #0
 8009c14:	e008      	b.n	8009c28 <UART_SetConfig+0x7f8>
 8009c16:	f04f 0302 	mov.w	r3, #2
 8009c1a:	f04f 0400 	mov.w	r4, #0
 8009c1e:	e003      	b.n	8009c28 <UART_SetConfig+0x7f8>
 8009c20:	f04f 0301 	mov.w	r3, #1
 8009c24:	f04f 0400 	mov.w	r4, #0
 8009c28:	461a      	mov	r2, r3
 8009c2a:	4623      	mov	r3, r4
 8009c2c:	f7f6 fab0 	bl	8000190 <__aeabi_uldivmod>
 8009c30:	4603      	mov	r3, r0
 8009c32:	460c      	mov	r4, r1
 8009c34:	4619      	mov	r1, r3
 8009c36:	4622      	mov	r2, r4
 8009c38:	f04f 0300 	mov.w	r3, #0
 8009c3c:	f04f 0400 	mov.w	r4, #0
 8009c40:	0214      	lsls	r4, r2, #8
 8009c42:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 8009c46:	020b      	lsls	r3, r1, #8
 8009c48:	687a      	ldr	r2, [r7, #4]
 8009c4a:	6852      	ldr	r2, [r2, #4]
 8009c4c:	0852      	lsrs	r2, r2, #1
 8009c4e:	4611      	mov	r1, r2
 8009c50:	f04f 0200 	mov.w	r2, #0
 8009c54:	eb13 0b01 	adds.w	fp, r3, r1
 8009c58:	eb44 0c02 	adc.w	ip, r4, r2
 8009c5c:	4658      	mov	r0, fp
 8009c5e:	4661      	mov	r1, ip
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	685b      	ldr	r3, [r3, #4]
 8009c64:	f04f 0400 	mov.w	r4, #0
 8009c68:	461a      	mov	r2, r3
 8009c6a:	4623      	mov	r3, r4
 8009c6c:	f7f6 fa90 	bl	8000190 <__aeabi_uldivmod>
 8009c70:	4603      	mov	r3, r0
 8009c72:	460c      	mov	r4, r1
 8009c74:	61fb      	str	r3, [r7, #28]
            break;
 8009c76:	e0ac      	b.n	8009dd2 <UART_SetConfig+0x9a2>
          case UART_CLOCKSOURCE_LSE:
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009c7c:	2b00      	cmp	r3, #0
 8009c7e:	f000 8089 	beq.w	8009d94 <UART_SetConfig+0x964>
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009c86:	2b01      	cmp	r3, #1
 8009c88:	d05b      	beq.n	8009d42 <UART_SetConfig+0x912>
 8009c8a:	687b      	ldr	r3, [r7, #4]
 8009c8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009c8e:	2b02      	cmp	r3, #2
 8009c90:	d052      	beq.n	8009d38 <UART_SetConfig+0x908>
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009c96:	2b03      	cmp	r3, #3
 8009c98:	d04a      	beq.n	8009d30 <UART_SetConfig+0x900>
 8009c9a:	687b      	ldr	r3, [r7, #4]
 8009c9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009c9e:	2b04      	cmp	r3, #4
 8009ca0:	d041      	beq.n	8009d26 <UART_SetConfig+0x8f6>
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009ca6:	2b05      	cmp	r3, #5
 8009ca8:	d039      	beq.n	8009d1e <UART_SetConfig+0x8ee>
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009cae:	2b06      	cmp	r3, #6
 8009cb0:	d031      	beq.n	8009d16 <UART_SetConfig+0x8e6>
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009cb6:	2b07      	cmp	r3, #7
 8009cb8:	d028      	beq.n	8009d0c <UART_SetConfig+0x8dc>
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009cbe:	2b08      	cmp	r3, #8
 8009cc0:	d01f      	beq.n	8009d02 <UART_SetConfig+0x8d2>
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009cc6:	2b09      	cmp	r3, #9
 8009cc8:	d016      	beq.n	8009cf8 <UART_SetConfig+0x8c8>
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009cce:	2b0a      	cmp	r3, #10
 8009cd0:	d00d      	beq.n	8009cee <UART_SetConfig+0x8be>
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009cd6:	2b0b      	cmp	r3, #11
 8009cd8:	d104      	bne.n	8009ce4 <UART_SetConfig+0x8b4>
 8009cda:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009cde:	f04f 0400 	mov.w	r4, #0
 8009ce2:	e05b      	b.n	8009d9c <UART_SetConfig+0x96c>
 8009ce4:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8009ce8:	f04f 0400 	mov.w	r4, #0
 8009cec:	e056      	b.n	8009d9c <UART_SetConfig+0x96c>
 8009cee:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8009cf2:	f04f 0400 	mov.w	r4, #0
 8009cf6:	e051      	b.n	8009d9c <UART_SetConfig+0x96c>
 8009cf8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8009cfc:	f04f 0400 	mov.w	r4, #0
 8009d00:	e04c      	b.n	8009d9c <UART_SetConfig+0x96c>
 8009d02:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8009d06:	f04f 0400 	mov.w	r4, #0
 8009d0a:	e047      	b.n	8009d9c <UART_SetConfig+0x96c>
 8009d0c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8009d10:	f04f 0400 	mov.w	r4, #0
 8009d14:	e042      	b.n	8009d9c <UART_SetConfig+0x96c>
 8009d16:	4b1c      	ldr	r3, [pc, #112]	; (8009d88 <UART_SetConfig+0x958>)
 8009d18:	f04f 0400 	mov.w	r4, #0
 8009d1c:	e03e      	b.n	8009d9c <UART_SetConfig+0x96c>
 8009d1e:	4b1b      	ldr	r3, [pc, #108]	; (8009d8c <UART_SetConfig+0x95c>)
 8009d20:	f04f 0400 	mov.w	r4, #0
 8009d24:	e03a      	b.n	8009d9c <UART_SetConfig+0x96c>
 8009d26:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8009d2a:	f04f 0400 	mov.w	r4, #0
 8009d2e:	e035      	b.n	8009d9c <UART_SetConfig+0x96c>
 8009d30:	4b17      	ldr	r3, [pc, #92]	; (8009d90 <UART_SetConfig+0x960>)
 8009d32:	f04f 0400 	mov.w	r4, #0
 8009d36:	e031      	b.n	8009d9c <UART_SetConfig+0x96c>
 8009d38:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8009d3c:	f04f 0400 	mov.w	r4, #0
 8009d40:	e02c      	b.n	8009d9c <UART_SetConfig+0x96c>
 8009d42:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8009d46:	f04f 0400 	mov.w	r4, #0
 8009d4a:	e027      	b.n	8009d9c <UART_SetConfig+0x96c>
 8009d4c:	f3af 8000 	nop.w
 8009d50:	14585500 	.word	0x14585500
 8009d54:	00000000 	.word	0x00000000
 8009d58:	28b0aa00 	.word	0x28b0aa00
 8009d5c:	00000000 	.word	0x00000000
 8009d60:	00f42400 	.word	0x00f42400
 8009d64:	f4240000 	.word	0xf4240000
 8009d68:	01e84800 	.word	0x01e84800
 8009d6c:	03d09000 	.word	0x03d09000
 8009d70:	07a12000 	.word	0x07a12000
 8009d74:	0f424000 	.word	0x0f424000
 8009d78:	186a0000 	.word	0x186a0000
 8009d7c:	1e848000 	.word	0x1e848000
 8009d80:	3d090000 	.word	0x3d090000
 8009d84:	7a120000 	.word	0x7a120000
 8009d88:	000aaa00 	.word	0x000aaa00
 8009d8c:	000ccc00 	.word	0x000ccc00
 8009d90:	00155500 	.word	0x00155500
 8009d94:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8009d98:	f04f 0400 	mov.w	r4, #0
 8009d9c:	687a      	ldr	r2, [r7, #4]
 8009d9e:	6852      	ldr	r2, [r2, #4]
 8009da0:	0852      	lsrs	r2, r2, #1
 8009da2:	4611      	mov	r1, r2
 8009da4:	f04f 0200 	mov.w	r2, #0
 8009da8:	eb13 0b01 	adds.w	fp, r3, r1
 8009dac:	eb44 0c02 	adc.w	ip, r4, r2
 8009db0:	4658      	mov	r0, fp
 8009db2:	4661      	mov	r1, ip
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	685b      	ldr	r3, [r3, #4]
 8009db8:	f04f 0400 	mov.w	r4, #0
 8009dbc:	461a      	mov	r2, r3
 8009dbe:	4623      	mov	r3, r4
 8009dc0:	f7f6 f9e6 	bl	8000190 <__aeabi_uldivmod>
 8009dc4:	4603      	mov	r3, r0
 8009dc6:	460c      	mov	r4, r1
 8009dc8:	61fb      	str	r3, [r7, #28]
            break;
 8009dca:	e002      	b.n	8009dd2 <UART_SetConfig+0x9a2>
          default:
            ret = HAL_ERROR;
 8009dcc:	2301      	movs	r3, #1
 8009dce:	76fb      	strb	r3, [r7, #27]
            break;
 8009dd0:	bf00      	nop
        }

        /* It is forbidden to write values lower than 0x300 in the LPUART_BRR register */
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8009dd2:	69fb      	ldr	r3, [r7, #28]
 8009dd4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009dd8:	d308      	bcc.n	8009dec <UART_SetConfig+0x9bc>
 8009dda:	69fb      	ldr	r3, [r7, #28]
 8009ddc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009de0:	d204      	bcs.n	8009dec <UART_SetConfig+0x9bc>
        {
          huart->Instance->BRR = usartdiv;
 8009de2:	687b      	ldr	r3, [r7, #4]
 8009de4:	681b      	ldr	r3, [r3, #0]
 8009de6:	69fa      	ldr	r2, [r7, #28]
 8009de8:	60da      	str	r2, [r3, #12]
 8009dea:	e35b      	b.n	800a4a4 <UART_SetConfig+0x1074>
        }
        else
        {
          ret = HAL_ERROR;
 8009dec:	2301      	movs	r3, #1
 8009dee:	76fb      	strb	r3, [r7, #27]
 8009df0:	e358      	b.n	800a4a4 <UART_SetConfig+0x1074>
        }
      } /*   if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (lpuart_ker_ck_pres != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009df2:	687b      	ldr	r3, [r7, #4]
 8009df4:	69db      	ldr	r3, [r3, #28]
 8009df6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009dfa:	f040 81a6 	bne.w	800a14a <UART_SetConfig+0xd1a>
#else
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
#endif /* LPUART1 */
  {
    switch (clocksource)
 8009dfe:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8009e02:	3b01      	subs	r3, #1
 8009e04:	2b07      	cmp	r3, #7
 8009e06:	f200 8180 	bhi.w	800a10a <UART_SetConfig+0xcda>
 8009e0a:	a201      	add	r2, pc, #4	; (adr r2, 8009e10 <UART_SetConfig+0x9e0>)
 8009e0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e10:	08009e31 	.word	0x08009e31
 8009e14:	08009ee9 	.word	0x08009ee9
 8009e18:	0800a10b 	.word	0x0800a10b
 8009e1c:	08009f91 	.word	0x08009f91
 8009e20:	0800a10b 	.word	0x0800a10b
 8009e24:	0800a10b 	.word	0x0800a10b
 8009e28:	0800a10b 	.word	0x0800a10b
 8009e2c:	0800a049 	.word	0x0800a049
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009e30:	f7fd ff80 	bl	8007d34 <HAL_RCC_GetPCLK2Freq>
 8009e34:	6138      	str	r0, [r7, #16]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e3a:	2b00      	cmp	r3, #0
 8009e3c:	d044      	beq.n	8009ec8 <UART_SetConfig+0xa98>
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e42:	2b01      	cmp	r3, #1
 8009e44:	d03e      	beq.n	8009ec4 <UART_SetConfig+0xa94>
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e4a:	2b02      	cmp	r3, #2
 8009e4c:	d038      	beq.n	8009ec0 <UART_SetConfig+0xa90>
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e52:	2b03      	cmp	r3, #3
 8009e54:	d032      	beq.n	8009ebc <UART_SetConfig+0xa8c>
 8009e56:	687b      	ldr	r3, [r7, #4]
 8009e58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e5a:	2b04      	cmp	r3, #4
 8009e5c:	d02c      	beq.n	8009eb8 <UART_SetConfig+0xa88>
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e62:	2b05      	cmp	r3, #5
 8009e64:	d026      	beq.n	8009eb4 <UART_SetConfig+0xa84>
 8009e66:	687b      	ldr	r3, [r7, #4]
 8009e68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e6a:	2b06      	cmp	r3, #6
 8009e6c:	d020      	beq.n	8009eb0 <UART_SetConfig+0xa80>
 8009e6e:	687b      	ldr	r3, [r7, #4]
 8009e70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e72:	2b07      	cmp	r3, #7
 8009e74:	d01a      	beq.n	8009eac <UART_SetConfig+0xa7c>
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e7a:	2b08      	cmp	r3, #8
 8009e7c:	d014      	beq.n	8009ea8 <UART_SetConfig+0xa78>
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e82:	2b09      	cmp	r3, #9
 8009e84:	d00e      	beq.n	8009ea4 <UART_SetConfig+0xa74>
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e8a:	2b0a      	cmp	r3, #10
 8009e8c:	d008      	beq.n	8009ea0 <UART_SetConfig+0xa70>
 8009e8e:	687b      	ldr	r3, [r7, #4]
 8009e90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e92:	2b0b      	cmp	r3, #11
 8009e94:	d102      	bne.n	8009e9c <UART_SetConfig+0xa6c>
 8009e96:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009e9a:	e016      	b.n	8009eca <UART_SetConfig+0xa9a>
 8009e9c:	2301      	movs	r3, #1
 8009e9e:	e014      	b.n	8009eca <UART_SetConfig+0xa9a>
 8009ea0:	2380      	movs	r3, #128	; 0x80
 8009ea2:	e012      	b.n	8009eca <UART_SetConfig+0xa9a>
 8009ea4:	2340      	movs	r3, #64	; 0x40
 8009ea6:	e010      	b.n	8009eca <UART_SetConfig+0xa9a>
 8009ea8:	2320      	movs	r3, #32
 8009eaa:	e00e      	b.n	8009eca <UART_SetConfig+0xa9a>
 8009eac:	2310      	movs	r3, #16
 8009eae:	e00c      	b.n	8009eca <UART_SetConfig+0xa9a>
 8009eb0:	230c      	movs	r3, #12
 8009eb2:	e00a      	b.n	8009eca <UART_SetConfig+0xa9a>
 8009eb4:	230a      	movs	r3, #10
 8009eb6:	e008      	b.n	8009eca <UART_SetConfig+0xa9a>
 8009eb8:	2308      	movs	r3, #8
 8009eba:	e006      	b.n	8009eca <UART_SetConfig+0xa9a>
 8009ebc:	2306      	movs	r3, #6
 8009ebe:	e004      	b.n	8009eca <UART_SetConfig+0xa9a>
 8009ec0:	2304      	movs	r3, #4
 8009ec2:	e002      	b.n	8009eca <UART_SetConfig+0xa9a>
 8009ec4:	2302      	movs	r3, #2
 8009ec6:	e000      	b.n	8009eca <UART_SetConfig+0xa9a>
 8009ec8:	2301      	movs	r3, #1
 8009eca:	693a      	ldr	r2, [r7, #16]
 8009ecc:	fbb2 f3f3 	udiv	r3, r2, r3
 8009ed0:	005a      	lsls	r2, r3, #1
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	685b      	ldr	r3, [r3, #4]
 8009ed6:	085b      	lsrs	r3, r3, #1
 8009ed8:	441a      	add	r2, r3
 8009eda:	687b      	ldr	r3, [r7, #4]
 8009edc:	685b      	ldr	r3, [r3, #4]
 8009ede:	fbb2 f3f3 	udiv	r3, r2, r3
 8009ee2:	b29b      	uxth	r3, r3
 8009ee4:	61fb      	str	r3, [r7, #28]
        break;
 8009ee6:	e113      	b.n	800a110 <UART_SetConfig+0xce0>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009eec:	2b00      	cmp	r3, #0
 8009eee:	d043      	beq.n	8009f78 <UART_SetConfig+0xb48>
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009ef4:	2b01      	cmp	r3, #1
 8009ef6:	d03d      	beq.n	8009f74 <UART_SetConfig+0xb44>
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009efc:	2b02      	cmp	r3, #2
 8009efe:	d037      	beq.n	8009f70 <UART_SetConfig+0xb40>
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009f04:	2b03      	cmp	r3, #3
 8009f06:	d031      	beq.n	8009f6c <UART_SetConfig+0xb3c>
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009f0c:	2b04      	cmp	r3, #4
 8009f0e:	d02b      	beq.n	8009f68 <UART_SetConfig+0xb38>
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009f14:	2b05      	cmp	r3, #5
 8009f16:	d025      	beq.n	8009f64 <UART_SetConfig+0xb34>
 8009f18:	687b      	ldr	r3, [r7, #4]
 8009f1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009f1c:	2b06      	cmp	r3, #6
 8009f1e:	d01f      	beq.n	8009f60 <UART_SetConfig+0xb30>
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009f24:	2b07      	cmp	r3, #7
 8009f26:	d019      	beq.n	8009f5c <UART_SetConfig+0xb2c>
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009f2c:	2b08      	cmp	r3, #8
 8009f2e:	d013      	beq.n	8009f58 <UART_SetConfig+0xb28>
 8009f30:	687b      	ldr	r3, [r7, #4]
 8009f32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009f34:	2b09      	cmp	r3, #9
 8009f36:	d00d      	beq.n	8009f54 <UART_SetConfig+0xb24>
 8009f38:	687b      	ldr	r3, [r7, #4]
 8009f3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009f3c:	2b0a      	cmp	r3, #10
 8009f3e:	d007      	beq.n	8009f50 <UART_SetConfig+0xb20>
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009f44:	2b0b      	cmp	r3, #11
 8009f46:	d101      	bne.n	8009f4c <UART_SetConfig+0xb1c>
 8009f48:	4b8c      	ldr	r3, [pc, #560]	; (800a17c <UART_SetConfig+0xd4c>)
 8009f4a:	e016      	b.n	8009f7a <UART_SetConfig+0xb4a>
 8009f4c:	4b8c      	ldr	r3, [pc, #560]	; (800a180 <UART_SetConfig+0xd50>)
 8009f4e:	e014      	b.n	8009f7a <UART_SetConfig+0xb4a>
 8009f50:	4b8c      	ldr	r3, [pc, #560]	; (800a184 <UART_SetConfig+0xd54>)
 8009f52:	e012      	b.n	8009f7a <UART_SetConfig+0xb4a>
 8009f54:	4b8c      	ldr	r3, [pc, #560]	; (800a188 <UART_SetConfig+0xd58>)
 8009f56:	e010      	b.n	8009f7a <UART_SetConfig+0xb4a>
 8009f58:	4b8c      	ldr	r3, [pc, #560]	; (800a18c <UART_SetConfig+0xd5c>)
 8009f5a:	e00e      	b.n	8009f7a <UART_SetConfig+0xb4a>
 8009f5c:	4b8c      	ldr	r3, [pc, #560]	; (800a190 <UART_SetConfig+0xd60>)
 8009f5e:	e00c      	b.n	8009f7a <UART_SetConfig+0xb4a>
 8009f60:	4b8c      	ldr	r3, [pc, #560]	; (800a194 <UART_SetConfig+0xd64>)
 8009f62:	e00a      	b.n	8009f7a <UART_SetConfig+0xb4a>
 8009f64:	4b8c      	ldr	r3, [pc, #560]	; (800a198 <UART_SetConfig+0xd68>)
 8009f66:	e008      	b.n	8009f7a <UART_SetConfig+0xb4a>
 8009f68:	4b8c      	ldr	r3, [pc, #560]	; (800a19c <UART_SetConfig+0xd6c>)
 8009f6a:	e006      	b.n	8009f7a <UART_SetConfig+0xb4a>
 8009f6c:	4b8c      	ldr	r3, [pc, #560]	; (800a1a0 <UART_SetConfig+0xd70>)
 8009f6e:	e004      	b.n	8009f7a <UART_SetConfig+0xb4a>
 8009f70:	4b8c      	ldr	r3, [pc, #560]	; (800a1a4 <UART_SetConfig+0xd74>)
 8009f72:	e002      	b.n	8009f7a <UART_SetConfig+0xb4a>
 8009f74:	4b8c      	ldr	r3, [pc, #560]	; (800a1a8 <UART_SetConfig+0xd78>)
 8009f76:	e000      	b.n	8009f7a <UART_SetConfig+0xb4a>
 8009f78:	4b81      	ldr	r3, [pc, #516]	; (800a180 <UART_SetConfig+0xd50>)
 8009f7a:	687a      	ldr	r2, [r7, #4]
 8009f7c:	6852      	ldr	r2, [r2, #4]
 8009f7e:	0852      	lsrs	r2, r2, #1
 8009f80:	441a      	add	r2, r3
 8009f82:	687b      	ldr	r3, [r7, #4]
 8009f84:	685b      	ldr	r3, [r3, #4]
 8009f86:	fbb2 f3f3 	udiv	r3, r2, r3
 8009f8a:	b29b      	uxth	r3, r3
 8009f8c:	61fb      	str	r3, [r7, #28]
        break;
 8009f8e:	e0bf      	b.n	800a110 <UART_SetConfig+0xce0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009f90:	f7fd fe3c 	bl	8007c0c <HAL_RCC_GetSysClockFreq>
 8009f94:	6138      	str	r0, [r7, #16]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009f96:	687b      	ldr	r3, [r7, #4]
 8009f98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009f9a:	2b00      	cmp	r3, #0
 8009f9c:	d044      	beq.n	800a028 <UART_SetConfig+0xbf8>
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009fa2:	2b01      	cmp	r3, #1
 8009fa4:	d03e      	beq.n	800a024 <UART_SetConfig+0xbf4>
 8009fa6:	687b      	ldr	r3, [r7, #4]
 8009fa8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009faa:	2b02      	cmp	r3, #2
 8009fac:	d038      	beq.n	800a020 <UART_SetConfig+0xbf0>
 8009fae:	687b      	ldr	r3, [r7, #4]
 8009fb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009fb2:	2b03      	cmp	r3, #3
 8009fb4:	d032      	beq.n	800a01c <UART_SetConfig+0xbec>
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009fba:	2b04      	cmp	r3, #4
 8009fbc:	d02c      	beq.n	800a018 <UART_SetConfig+0xbe8>
 8009fbe:	687b      	ldr	r3, [r7, #4]
 8009fc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009fc2:	2b05      	cmp	r3, #5
 8009fc4:	d026      	beq.n	800a014 <UART_SetConfig+0xbe4>
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009fca:	2b06      	cmp	r3, #6
 8009fcc:	d020      	beq.n	800a010 <UART_SetConfig+0xbe0>
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009fd2:	2b07      	cmp	r3, #7
 8009fd4:	d01a      	beq.n	800a00c <UART_SetConfig+0xbdc>
 8009fd6:	687b      	ldr	r3, [r7, #4]
 8009fd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009fda:	2b08      	cmp	r3, #8
 8009fdc:	d014      	beq.n	800a008 <UART_SetConfig+0xbd8>
 8009fde:	687b      	ldr	r3, [r7, #4]
 8009fe0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009fe2:	2b09      	cmp	r3, #9
 8009fe4:	d00e      	beq.n	800a004 <UART_SetConfig+0xbd4>
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009fea:	2b0a      	cmp	r3, #10
 8009fec:	d008      	beq.n	800a000 <UART_SetConfig+0xbd0>
 8009fee:	687b      	ldr	r3, [r7, #4]
 8009ff0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009ff2:	2b0b      	cmp	r3, #11
 8009ff4:	d102      	bne.n	8009ffc <UART_SetConfig+0xbcc>
 8009ff6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009ffa:	e016      	b.n	800a02a <UART_SetConfig+0xbfa>
 8009ffc:	2301      	movs	r3, #1
 8009ffe:	e014      	b.n	800a02a <UART_SetConfig+0xbfa>
 800a000:	2380      	movs	r3, #128	; 0x80
 800a002:	e012      	b.n	800a02a <UART_SetConfig+0xbfa>
 800a004:	2340      	movs	r3, #64	; 0x40
 800a006:	e010      	b.n	800a02a <UART_SetConfig+0xbfa>
 800a008:	2320      	movs	r3, #32
 800a00a:	e00e      	b.n	800a02a <UART_SetConfig+0xbfa>
 800a00c:	2310      	movs	r3, #16
 800a00e:	e00c      	b.n	800a02a <UART_SetConfig+0xbfa>
 800a010:	230c      	movs	r3, #12
 800a012:	e00a      	b.n	800a02a <UART_SetConfig+0xbfa>
 800a014:	230a      	movs	r3, #10
 800a016:	e008      	b.n	800a02a <UART_SetConfig+0xbfa>
 800a018:	2308      	movs	r3, #8
 800a01a:	e006      	b.n	800a02a <UART_SetConfig+0xbfa>
 800a01c:	2306      	movs	r3, #6
 800a01e:	e004      	b.n	800a02a <UART_SetConfig+0xbfa>
 800a020:	2304      	movs	r3, #4
 800a022:	e002      	b.n	800a02a <UART_SetConfig+0xbfa>
 800a024:	2302      	movs	r3, #2
 800a026:	e000      	b.n	800a02a <UART_SetConfig+0xbfa>
 800a028:	2301      	movs	r3, #1
 800a02a:	693a      	ldr	r2, [r7, #16]
 800a02c:	fbb2 f3f3 	udiv	r3, r2, r3
 800a030:	005a      	lsls	r2, r3, #1
 800a032:	687b      	ldr	r3, [r7, #4]
 800a034:	685b      	ldr	r3, [r3, #4]
 800a036:	085b      	lsrs	r3, r3, #1
 800a038:	441a      	add	r2, r3
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	685b      	ldr	r3, [r3, #4]
 800a03e:	fbb2 f3f3 	udiv	r3, r2, r3
 800a042:	b29b      	uxth	r3, r3
 800a044:	61fb      	str	r3, [r7, #28]
        break;
 800a046:	e063      	b.n	800a110 <UART_SetConfig+0xce0>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a04c:	2b00      	cmp	r3, #0
 800a04e:	d04f      	beq.n	800a0f0 <UART_SetConfig+0xcc0>
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a054:	2b01      	cmp	r3, #1
 800a056:	d048      	beq.n	800a0ea <UART_SetConfig+0xcba>
 800a058:	687b      	ldr	r3, [r7, #4]
 800a05a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a05c:	2b02      	cmp	r3, #2
 800a05e:	d041      	beq.n	800a0e4 <UART_SetConfig+0xcb4>
 800a060:	687b      	ldr	r3, [r7, #4]
 800a062:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a064:	2b03      	cmp	r3, #3
 800a066:	d03a      	beq.n	800a0de <UART_SetConfig+0xcae>
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a06c:	2b04      	cmp	r3, #4
 800a06e:	d033      	beq.n	800a0d8 <UART_SetConfig+0xca8>
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a074:	2b05      	cmp	r3, #5
 800a076:	d02c      	beq.n	800a0d2 <UART_SetConfig+0xca2>
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a07c:	2b06      	cmp	r3, #6
 800a07e:	d025      	beq.n	800a0cc <UART_SetConfig+0xc9c>
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a084:	2b07      	cmp	r3, #7
 800a086:	d01e      	beq.n	800a0c6 <UART_SetConfig+0xc96>
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a08c:	2b08      	cmp	r3, #8
 800a08e:	d017      	beq.n	800a0c0 <UART_SetConfig+0xc90>
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a094:	2b09      	cmp	r3, #9
 800a096:	d010      	beq.n	800a0ba <UART_SetConfig+0xc8a>
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a09c:	2b0a      	cmp	r3, #10
 800a09e:	d009      	beq.n	800a0b4 <UART_SetConfig+0xc84>
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a0a4:	2b0b      	cmp	r3, #11
 800a0a6:	d102      	bne.n	800a0ae <UART_SetConfig+0xc7e>
 800a0a8:	f44f 7380 	mov.w	r3, #256	; 0x100
 800a0ac:	e022      	b.n	800a0f4 <UART_SetConfig+0xcc4>
 800a0ae:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800a0b2:	e01f      	b.n	800a0f4 <UART_SetConfig+0xcc4>
 800a0b4:	f44f 7300 	mov.w	r3, #512	; 0x200
 800a0b8:	e01c      	b.n	800a0f4 <UART_SetConfig+0xcc4>
 800a0ba:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a0be:	e019      	b.n	800a0f4 <UART_SetConfig+0xcc4>
 800a0c0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800a0c4:	e016      	b.n	800a0f4 <UART_SetConfig+0xcc4>
 800a0c6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800a0ca:	e013      	b.n	800a0f4 <UART_SetConfig+0xcc4>
 800a0cc:	f241 5354 	movw	r3, #5460	; 0x1554
 800a0d0:	e010      	b.n	800a0f4 <UART_SetConfig+0xcc4>
 800a0d2:	f641 1398 	movw	r3, #6552	; 0x1998
 800a0d6:	e00d      	b.n	800a0f4 <UART_SetConfig+0xcc4>
 800a0d8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800a0dc:	e00a      	b.n	800a0f4 <UART_SetConfig+0xcc4>
 800a0de:	f642 23aa 	movw	r3, #10922	; 0x2aaa
 800a0e2:	e007      	b.n	800a0f4 <UART_SetConfig+0xcc4>
 800a0e4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800a0e8:	e004      	b.n	800a0f4 <UART_SetConfig+0xcc4>
 800a0ea:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a0ee:	e001      	b.n	800a0f4 <UART_SetConfig+0xcc4>
 800a0f0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800a0f4:	687a      	ldr	r2, [r7, #4]
 800a0f6:	6852      	ldr	r2, [r2, #4]
 800a0f8:	0852      	lsrs	r2, r2, #1
 800a0fa:	441a      	add	r2, r3
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	685b      	ldr	r3, [r3, #4]
 800a100:	fbb2 f3f3 	udiv	r3, r2, r3
 800a104:	b29b      	uxth	r3, r3
 800a106:	61fb      	str	r3, [r7, #28]
        break;
 800a108:	e002      	b.n	800a110 <UART_SetConfig+0xce0>
      default:
        ret = HAL_ERROR;
 800a10a:	2301      	movs	r3, #1
 800a10c:	76fb      	strb	r3, [r7, #27]
        break;
 800a10e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a110:	69fb      	ldr	r3, [r7, #28]
 800a112:	2b0f      	cmp	r3, #15
 800a114:	d916      	bls.n	800a144 <UART_SetConfig+0xd14>
 800a116:	69fb      	ldr	r3, [r7, #28]
 800a118:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a11c:	d212      	bcs.n	800a144 <UART_SetConfig+0xd14>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a11e:	69fb      	ldr	r3, [r7, #28]
 800a120:	b29b      	uxth	r3, r3
 800a122:	f023 030f 	bic.w	r3, r3, #15
 800a126:	81fb      	strh	r3, [r7, #14]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a128:	69fb      	ldr	r3, [r7, #28]
 800a12a:	085b      	lsrs	r3, r3, #1
 800a12c:	b29b      	uxth	r3, r3
 800a12e:	f003 0307 	and.w	r3, r3, #7
 800a132:	b29a      	uxth	r2, r3
 800a134:	89fb      	ldrh	r3, [r7, #14]
 800a136:	4313      	orrs	r3, r2
 800a138:	81fb      	strh	r3, [r7, #14]
      huart->Instance->BRR = brrtemp;
 800a13a:	687b      	ldr	r3, [r7, #4]
 800a13c:	681b      	ldr	r3, [r3, #0]
 800a13e:	89fa      	ldrh	r2, [r7, #14]
 800a140:	60da      	str	r2, [r3, #12]
 800a142:	e1af      	b.n	800a4a4 <UART_SetConfig+0x1074>
    }
    else
    {
      ret = HAL_ERROR;
 800a144:	2301      	movs	r3, #1
 800a146:	76fb      	strb	r3, [r7, #27]
 800a148:	e1ac      	b.n	800a4a4 <UART_SetConfig+0x1074>
    }
  }
  else
  {
    switch (clocksource)
 800a14a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800a14e:	3b01      	subs	r3, #1
 800a150:	2b07      	cmp	r3, #7
 800a152:	f200 8196 	bhi.w	800a482 <UART_SetConfig+0x1052>
 800a156:	a201      	add	r2, pc, #4	; (adr r2, 800a15c <UART_SetConfig+0xd2c>)
 800a158:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a15c:	0800a1ad 	.word	0x0800a1ad
 800a160:	0800a263 	.word	0x0800a263
 800a164:	0800a483 	.word	0x0800a483
 800a168:	0800a30d 	.word	0x0800a30d
 800a16c:	0800a483 	.word	0x0800a483
 800a170:	0800a483 	.word	0x0800a483
 800a174:	0800a483 	.word	0x0800a483
 800a178:	0800a3c3 	.word	0x0800a3c3
 800a17c:	0001e848 	.word	0x0001e848
 800a180:	01e84800 	.word	0x01e84800
 800a184:	0003d090 	.word	0x0003d090
 800a188:	0007a120 	.word	0x0007a120
 800a18c:	000f4240 	.word	0x000f4240
 800a190:	001e8480 	.word	0x001e8480
 800a194:	0028b0aa 	.word	0x0028b0aa
 800a198:	0030d400 	.word	0x0030d400
 800a19c:	003d0900 	.word	0x003d0900
 800a1a0:	00516154 	.word	0x00516154
 800a1a4:	007a1200 	.word	0x007a1200
 800a1a8:	00f42400 	.word	0x00f42400
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a1ac:	f7fd fdc2 	bl	8007d34 <HAL_RCC_GetPCLK2Freq>
 800a1b0:	6138      	str	r0, [r7, #16]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a1b6:	2b00      	cmp	r3, #0
 800a1b8:	d044      	beq.n	800a244 <UART_SetConfig+0xe14>
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a1be:	2b01      	cmp	r3, #1
 800a1c0:	d03e      	beq.n	800a240 <UART_SetConfig+0xe10>
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a1c6:	2b02      	cmp	r3, #2
 800a1c8:	d038      	beq.n	800a23c <UART_SetConfig+0xe0c>
 800a1ca:	687b      	ldr	r3, [r7, #4]
 800a1cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a1ce:	2b03      	cmp	r3, #3
 800a1d0:	d032      	beq.n	800a238 <UART_SetConfig+0xe08>
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a1d6:	2b04      	cmp	r3, #4
 800a1d8:	d02c      	beq.n	800a234 <UART_SetConfig+0xe04>
 800a1da:	687b      	ldr	r3, [r7, #4]
 800a1dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a1de:	2b05      	cmp	r3, #5
 800a1e0:	d026      	beq.n	800a230 <UART_SetConfig+0xe00>
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a1e6:	2b06      	cmp	r3, #6
 800a1e8:	d020      	beq.n	800a22c <UART_SetConfig+0xdfc>
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a1ee:	2b07      	cmp	r3, #7
 800a1f0:	d01a      	beq.n	800a228 <UART_SetConfig+0xdf8>
 800a1f2:	687b      	ldr	r3, [r7, #4]
 800a1f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a1f6:	2b08      	cmp	r3, #8
 800a1f8:	d014      	beq.n	800a224 <UART_SetConfig+0xdf4>
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a1fe:	2b09      	cmp	r3, #9
 800a200:	d00e      	beq.n	800a220 <UART_SetConfig+0xdf0>
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a206:	2b0a      	cmp	r3, #10
 800a208:	d008      	beq.n	800a21c <UART_SetConfig+0xdec>
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a20e:	2b0b      	cmp	r3, #11
 800a210:	d102      	bne.n	800a218 <UART_SetConfig+0xde8>
 800a212:	f44f 7380 	mov.w	r3, #256	; 0x100
 800a216:	e016      	b.n	800a246 <UART_SetConfig+0xe16>
 800a218:	2301      	movs	r3, #1
 800a21a:	e014      	b.n	800a246 <UART_SetConfig+0xe16>
 800a21c:	2380      	movs	r3, #128	; 0x80
 800a21e:	e012      	b.n	800a246 <UART_SetConfig+0xe16>
 800a220:	2340      	movs	r3, #64	; 0x40
 800a222:	e010      	b.n	800a246 <UART_SetConfig+0xe16>
 800a224:	2320      	movs	r3, #32
 800a226:	e00e      	b.n	800a246 <UART_SetConfig+0xe16>
 800a228:	2310      	movs	r3, #16
 800a22a:	e00c      	b.n	800a246 <UART_SetConfig+0xe16>
 800a22c:	230c      	movs	r3, #12
 800a22e:	e00a      	b.n	800a246 <UART_SetConfig+0xe16>
 800a230:	230a      	movs	r3, #10
 800a232:	e008      	b.n	800a246 <UART_SetConfig+0xe16>
 800a234:	2308      	movs	r3, #8
 800a236:	e006      	b.n	800a246 <UART_SetConfig+0xe16>
 800a238:	2306      	movs	r3, #6
 800a23a:	e004      	b.n	800a246 <UART_SetConfig+0xe16>
 800a23c:	2304      	movs	r3, #4
 800a23e:	e002      	b.n	800a246 <UART_SetConfig+0xe16>
 800a240:	2302      	movs	r3, #2
 800a242:	e000      	b.n	800a246 <UART_SetConfig+0xe16>
 800a244:	2301      	movs	r3, #1
 800a246:	693a      	ldr	r2, [r7, #16]
 800a248:	fbb2 f2f3 	udiv	r2, r2, r3
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	685b      	ldr	r3, [r3, #4]
 800a250:	085b      	lsrs	r3, r3, #1
 800a252:	441a      	add	r2, r3
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	685b      	ldr	r3, [r3, #4]
 800a258:	fbb2 f3f3 	udiv	r3, r2, r3
 800a25c:	b29b      	uxth	r3, r3
 800a25e:	61fb      	str	r3, [r7, #28]
        break;
 800a260:	e112      	b.n	800a488 <UART_SetConfig+0x1058>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a262:	687b      	ldr	r3, [r7, #4]
 800a264:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a266:	2b00      	cmp	r3, #0
 800a268:	d044      	beq.n	800a2f4 <UART_SetConfig+0xec4>
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a26e:	2b01      	cmp	r3, #1
 800a270:	d03e      	beq.n	800a2f0 <UART_SetConfig+0xec0>
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a276:	2b02      	cmp	r3, #2
 800a278:	d038      	beq.n	800a2ec <UART_SetConfig+0xebc>
 800a27a:	687b      	ldr	r3, [r7, #4]
 800a27c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a27e:	2b03      	cmp	r3, #3
 800a280:	d032      	beq.n	800a2e8 <UART_SetConfig+0xeb8>
 800a282:	687b      	ldr	r3, [r7, #4]
 800a284:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a286:	2b04      	cmp	r3, #4
 800a288:	d02c      	beq.n	800a2e4 <UART_SetConfig+0xeb4>
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a28e:	2b05      	cmp	r3, #5
 800a290:	d026      	beq.n	800a2e0 <UART_SetConfig+0xeb0>
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a296:	2b06      	cmp	r3, #6
 800a298:	d020      	beq.n	800a2dc <UART_SetConfig+0xeac>
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a29e:	2b07      	cmp	r3, #7
 800a2a0:	d01a      	beq.n	800a2d8 <UART_SetConfig+0xea8>
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a2a6:	2b08      	cmp	r3, #8
 800a2a8:	d014      	beq.n	800a2d4 <UART_SetConfig+0xea4>
 800a2aa:	687b      	ldr	r3, [r7, #4]
 800a2ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a2ae:	2b09      	cmp	r3, #9
 800a2b0:	d00e      	beq.n	800a2d0 <UART_SetConfig+0xea0>
 800a2b2:	687b      	ldr	r3, [r7, #4]
 800a2b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a2b6:	2b0a      	cmp	r3, #10
 800a2b8:	d008      	beq.n	800a2cc <UART_SetConfig+0xe9c>
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a2be:	2b0b      	cmp	r3, #11
 800a2c0:	d102      	bne.n	800a2c8 <UART_SetConfig+0xe98>
 800a2c2:	f24f 4324 	movw	r3, #62500	; 0xf424
 800a2c6:	e016      	b.n	800a2f6 <UART_SetConfig+0xec6>
 800a2c8:	4b80      	ldr	r3, [pc, #512]	; (800a4cc <UART_SetConfig+0x109c>)
 800a2ca:	e014      	b.n	800a2f6 <UART_SetConfig+0xec6>
 800a2cc:	4b80      	ldr	r3, [pc, #512]	; (800a4d0 <UART_SetConfig+0x10a0>)
 800a2ce:	e012      	b.n	800a2f6 <UART_SetConfig+0xec6>
 800a2d0:	4b80      	ldr	r3, [pc, #512]	; (800a4d4 <UART_SetConfig+0x10a4>)
 800a2d2:	e010      	b.n	800a2f6 <UART_SetConfig+0xec6>
 800a2d4:	4b80      	ldr	r3, [pc, #512]	; (800a4d8 <UART_SetConfig+0x10a8>)
 800a2d6:	e00e      	b.n	800a2f6 <UART_SetConfig+0xec6>
 800a2d8:	4b80      	ldr	r3, [pc, #512]	; (800a4dc <UART_SetConfig+0x10ac>)
 800a2da:	e00c      	b.n	800a2f6 <UART_SetConfig+0xec6>
 800a2dc:	4b80      	ldr	r3, [pc, #512]	; (800a4e0 <UART_SetConfig+0x10b0>)
 800a2de:	e00a      	b.n	800a2f6 <UART_SetConfig+0xec6>
 800a2e0:	4b80      	ldr	r3, [pc, #512]	; (800a4e4 <UART_SetConfig+0x10b4>)
 800a2e2:	e008      	b.n	800a2f6 <UART_SetConfig+0xec6>
 800a2e4:	4b80      	ldr	r3, [pc, #512]	; (800a4e8 <UART_SetConfig+0x10b8>)
 800a2e6:	e006      	b.n	800a2f6 <UART_SetConfig+0xec6>
 800a2e8:	4b80      	ldr	r3, [pc, #512]	; (800a4ec <UART_SetConfig+0x10bc>)
 800a2ea:	e004      	b.n	800a2f6 <UART_SetConfig+0xec6>
 800a2ec:	4b80      	ldr	r3, [pc, #512]	; (800a4f0 <UART_SetConfig+0x10c0>)
 800a2ee:	e002      	b.n	800a2f6 <UART_SetConfig+0xec6>
 800a2f0:	4b80      	ldr	r3, [pc, #512]	; (800a4f4 <UART_SetConfig+0x10c4>)
 800a2f2:	e000      	b.n	800a2f6 <UART_SetConfig+0xec6>
 800a2f4:	4b75      	ldr	r3, [pc, #468]	; (800a4cc <UART_SetConfig+0x109c>)
 800a2f6:	687a      	ldr	r2, [r7, #4]
 800a2f8:	6852      	ldr	r2, [r2, #4]
 800a2fa:	0852      	lsrs	r2, r2, #1
 800a2fc:	441a      	add	r2, r3
 800a2fe:	687b      	ldr	r3, [r7, #4]
 800a300:	685b      	ldr	r3, [r3, #4]
 800a302:	fbb2 f3f3 	udiv	r3, r2, r3
 800a306:	b29b      	uxth	r3, r3
 800a308:	61fb      	str	r3, [r7, #28]
        break;
 800a30a:	e0bd      	b.n	800a488 <UART_SetConfig+0x1058>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a30c:	f7fd fc7e 	bl	8007c0c <HAL_RCC_GetSysClockFreq>
 800a310:	6138      	str	r0, [r7, #16]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a316:	2b00      	cmp	r3, #0
 800a318:	d044      	beq.n	800a3a4 <UART_SetConfig+0xf74>
 800a31a:	687b      	ldr	r3, [r7, #4]
 800a31c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a31e:	2b01      	cmp	r3, #1
 800a320:	d03e      	beq.n	800a3a0 <UART_SetConfig+0xf70>
 800a322:	687b      	ldr	r3, [r7, #4]
 800a324:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a326:	2b02      	cmp	r3, #2
 800a328:	d038      	beq.n	800a39c <UART_SetConfig+0xf6c>
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a32e:	2b03      	cmp	r3, #3
 800a330:	d032      	beq.n	800a398 <UART_SetConfig+0xf68>
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a336:	2b04      	cmp	r3, #4
 800a338:	d02c      	beq.n	800a394 <UART_SetConfig+0xf64>
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a33e:	2b05      	cmp	r3, #5
 800a340:	d026      	beq.n	800a390 <UART_SetConfig+0xf60>
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a346:	2b06      	cmp	r3, #6
 800a348:	d020      	beq.n	800a38c <UART_SetConfig+0xf5c>
 800a34a:	687b      	ldr	r3, [r7, #4]
 800a34c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a34e:	2b07      	cmp	r3, #7
 800a350:	d01a      	beq.n	800a388 <UART_SetConfig+0xf58>
 800a352:	687b      	ldr	r3, [r7, #4]
 800a354:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a356:	2b08      	cmp	r3, #8
 800a358:	d014      	beq.n	800a384 <UART_SetConfig+0xf54>
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a35e:	2b09      	cmp	r3, #9
 800a360:	d00e      	beq.n	800a380 <UART_SetConfig+0xf50>
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a366:	2b0a      	cmp	r3, #10
 800a368:	d008      	beq.n	800a37c <UART_SetConfig+0xf4c>
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a36e:	2b0b      	cmp	r3, #11
 800a370:	d102      	bne.n	800a378 <UART_SetConfig+0xf48>
 800a372:	f44f 7380 	mov.w	r3, #256	; 0x100
 800a376:	e016      	b.n	800a3a6 <UART_SetConfig+0xf76>
 800a378:	2301      	movs	r3, #1
 800a37a:	e014      	b.n	800a3a6 <UART_SetConfig+0xf76>
 800a37c:	2380      	movs	r3, #128	; 0x80
 800a37e:	e012      	b.n	800a3a6 <UART_SetConfig+0xf76>
 800a380:	2340      	movs	r3, #64	; 0x40
 800a382:	e010      	b.n	800a3a6 <UART_SetConfig+0xf76>
 800a384:	2320      	movs	r3, #32
 800a386:	e00e      	b.n	800a3a6 <UART_SetConfig+0xf76>
 800a388:	2310      	movs	r3, #16
 800a38a:	e00c      	b.n	800a3a6 <UART_SetConfig+0xf76>
 800a38c:	230c      	movs	r3, #12
 800a38e:	e00a      	b.n	800a3a6 <UART_SetConfig+0xf76>
 800a390:	230a      	movs	r3, #10
 800a392:	e008      	b.n	800a3a6 <UART_SetConfig+0xf76>
 800a394:	2308      	movs	r3, #8
 800a396:	e006      	b.n	800a3a6 <UART_SetConfig+0xf76>
 800a398:	2306      	movs	r3, #6
 800a39a:	e004      	b.n	800a3a6 <UART_SetConfig+0xf76>
 800a39c:	2304      	movs	r3, #4
 800a39e:	e002      	b.n	800a3a6 <UART_SetConfig+0xf76>
 800a3a0:	2302      	movs	r3, #2
 800a3a2:	e000      	b.n	800a3a6 <UART_SetConfig+0xf76>
 800a3a4:	2301      	movs	r3, #1
 800a3a6:	693a      	ldr	r2, [r7, #16]
 800a3a8:	fbb2 f2f3 	udiv	r2, r2, r3
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	685b      	ldr	r3, [r3, #4]
 800a3b0:	085b      	lsrs	r3, r3, #1
 800a3b2:	441a      	add	r2, r3
 800a3b4:	687b      	ldr	r3, [r7, #4]
 800a3b6:	685b      	ldr	r3, [r3, #4]
 800a3b8:	fbb2 f3f3 	udiv	r3, r2, r3
 800a3bc:	b29b      	uxth	r3, r3
 800a3be:	61fb      	str	r3, [r7, #28]
        break;
 800a3c0:	e062      	b.n	800a488 <UART_SetConfig+0x1058>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a3c2:	687b      	ldr	r3, [r7, #4]
 800a3c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a3c6:	2b00      	cmp	r3, #0
 800a3c8:	d04e      	beq.n	800a468 <UART_SetConfig+0x1038>
 800a3ca:	687b      	ldr	r3, [r7, #4]
 800a3cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a3ce:	2b01      	cmp	r3, #1
 800a3d0:	d047      	beq.n	800a462 <UART_SetConfig+0x1032>
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a3d6:	2b02      	cmp	r3, #2
 800a3d8:	d040      	beq.n	800a45c <UART_SetConfig+0x102c>
 800a3da:	687b      	ldr	r3, [r7, #4]
 800a3dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a3de:	2b03      	cmp	r3, #3
 800a3e0:	d039      	beq.n	800a456 <UART_SetConfig+0x1026>
 800a3e2:	687b      	ldr	r3, [r7, #4]
 800a3e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a3e6:	2b04      	cmp	r3, #4
 800a3e8:	d032      	beq.n	800a450 <UART_SetConfig+0x1020>
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a3ee:	2b05      	cmp	r3, #5
 800a3f0:	d02b      	beq.n	800a44a <UART_SetConfig+0x101a>
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a3f6:	2b06      	cmp	r3, #6
 800a3f8:	d024      	beq.n	800a444 <UART_SetConfig+0x1014>
 800a3fa:	687b      	ldr	r3, [r7, #4]
 800a3fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a3fe:	2b07      	cmp	r3, #7
 800a400:	d01d      	beq.n	800a43e <UART_SetConfig+0x100e>
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a406:	2b08      	cmp	r3, #8
 800a408:	d016      	beq.n	800a438 <UART_SetConfig+0x1008>
 800a40a:	687b      	ldr	r3, [r7, #4]
 800a40c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a40e:	2b09      	cmp	r3, #9
 800a410:	d00f      	beq.n	800a432 <UART_SetConfig+0x1002>
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a416:	2b0a      	cmp	r3, #10
 800a418:	d008      	beq.n	800a42c <UART_SetConfig+0xffc>
 800a41a:	687b      	ldr	r3, [r7, #4]
 800a41c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a41e:	2b0b      	cmp	r3, #11
 800a420:	d101      	bne.n	800a426 <UART_SetConfig+0xff6>
 800a422:	2380      	movs	r3, #128	; 0x80
 800a424:	e022      	b.n	800a46c <UART_SetConfig+0x103c>
 800a426:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a42a:	e01f      	b.n	800a46c <UART_SetConfig+0x103c>
 800a42c:	f44f 7380 	mov.w	r3, #256	; 0x100
 800a430:	e01c      	b.n	800a46c <UART_SetConfig+0x103c>
 800a432:	f44f 7300 	mov.w	r3, #512	; 0x200
 800a436:	e019      	b.n	800a46c <UART_SetConfig+0x103c>
 800a438:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a43c:	e016      	b.n	800a46c <UART_SetConfig+0x103c>
 800a43e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800a442:	e013      	b.n	800a46c <UART_SetConfig+0x103c>
 800a444:	f640 23aa 	movw	r3, #2730	; 0xaaa
 800a448:	e010      	b.n	800a46c <UART_SetConfig+0x103c>
 800a44a:	f640 43cc 	movw	r3, #3276	; 0xccc
 800a44e:	e00d      	b.n	800a46c <UART_SetConfig+0x103c>
 800a450:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800a454:	e00a      	b.n	800a46c <UART_SetConfig+0x103c>
 800a456:	f241 5355 	movw	r3, #5461	; 0x1555
 800a45a:	e007      	b.n	800a46c <UART_SetConfig+0x103c>
 800a45c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800a460:	e004      	b.n	800a46c <UART_SetConfig+0x103c>
 800a462:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800a466:	e001      	b.n	800a46c <UART_SetConfig+0x103c>
 800a468:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a46c:	687a      	ldr	r2, [r7, #4]
 800a46e:	6852      	ldr	r2, [r2, #4]
 800a470:	0852      	lsrs	r2, r2, #1
 800a472:	441a      	add	r2, r3
 800a474:	687b      	ldr	r3, [r7, #4]
 800a476:	685b      	ldr	r3, [r3, #4]
 800a478:	fbb2 f3f3 	udiv	r3, r2, r3
 800a47c:	b29b      	uxth	r3, r3
 800a47e:	61fb      	str	r3, [r7, #28]
        break;
 800a480:	e002      	b.n	800a488 <UART_SetConfig+0x1058>
      default:
        ret = HAL_ERROR;
 800a482:	2301      	movs	r3, #1
 800a484:	76fb      	strb	r3, [r7, #27]
        break;
 800a486:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a488:	69fb      	ldr	r3, [r7, #28]
 800a48a:	2b0f      	cmp	r3, #15
 800a48c:	d908      	bls.n	800a4a0 <UART_SetConfig+0x1070>
 800a48e:	69fb      	ldr	r3, [r7, #28]
 800a490:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a494:	d204      	bcs.n	800a4a0 <UART_SetConfig+0x1070>
    {
      huart->Instance->BRR = usartdiv;
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	681b      	ldr	r3, [r3, #0]
 800a49a:	69fa      	ldr	r2, [r7, #28]
 800a49c:	60da      	str	r2, [r3, #12]
 800a49e:	e001      	b.n	800a4a4 <UART_SetConfig+0x1074>
    }
    else
    {
      ret = HAL_ERROR;
 800a4a0:	2301      	movs	r3, #1
 800a4a2:	76fb      	strb	r3, [r7, #27]
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	2201      	movs	r2, #1
 800a4a8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	2201      	movs	r2, #1
 800a4b0:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	2200      	movs	r2, #0
 800a4b8:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->TxISR = NULL;
 800a4ba:	687b      	ldr	r3, [r7, #4]
 800a4bc:	2200      	movs	r2, #0
 800a4be:	671a      	str	r2, [r3, #112]	; 0x70

  return ret;
 800a4c0:	7efb      	ldrb	r3, [r7, #27]
}
 800a4c2:	4618      	mov	r0, r3
 800a4c4:	3728      	adds	r7, #40	; 0x28
 800a4c6:	46bd      	mov	sp, r7
 800a4c8:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 800a4cc:	00f42400 	.word	0x00f42400
 800a4d0:	0001e848 	.word	0x0001e848
 800a4d4:	0003d090 	.word	0x0003d090
 800a4d8:	0007a120 	.word	0x0007a120
 800a4dc:	000f4240 	.word	0x000f4240
 800a4e0:	00145855 	.word	0x00145855
 800a4e4:	00186a00 	.word	0x00186a00
 800a4e8:	001e8480 	.word	0x001e8480
 800a4ec:	0028b0aa 	.word	0x0028b0aa
 800a4f0:	003d0900 	.word	0x003d0900
 800a4f4:	007a1200 	.word	0x007a1200

0800a4f8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800a4f8:	b480      	push	{r7}
 800a4fa:	b083      	sub	sp, #12
 800a4fc:	af00      	add	r7, sp, #0
 800a4fe:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a500:	687b      	ldr	r3, [r7, #4]
 800a502:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a504:	f003 0301 	and.w	r3, r3, #1
 800a508:	2b00      	cmp	r3, #0
 800a50a:	d00a      	beq.n	800a522 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a50c:	687b      	ldr	r3, [r7, #4]
 800a50e:	681b      	ldr	r3, [r3, #0]
 800a510:	685b      	ldr	r3, [r3, #4]
 800a512:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800a516:	687b      	ldr	r3, [r7, #4]
 800a518:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a51a:	687b      	ldr	r3, [r7, #4]
 800a51c:	681b      	ldr	r3, [r3, #0]
 800a51e:	430a      	orrs	r2, r1
 800a520:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a522:	687b      	ldr	r3, [r7, #4]
 800a524:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a526:	f003 0302 	and.w	r3, r3, #2
 800a52a:	2b00      	cmp	r3, #0
 800a52c:	d00a      	beq.n	800a544 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a52e:	687b      	ldr	r3, [r7, #4]
 800a530:	681b      	ldr	r3, [r3, #0]
 800a532:	685b      	ldr	r3, [r3, #4]
 800a534:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800a538:	687b      	ldr	r3, [r7, #4]
 800a53a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a53c:	687b      	ldr	r3, [r7, #4]
 800a53e:	681b      	ldr	r3, [r3, #0]
 800a540:	430a      	orrs	r2, r1
 800a542:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a548:	f003 0304 	and.w	r3, r3, #4
 800a54c:	2b00      	cmp	r3, #0
 800a54e:	d00a      	beq.n	800a566 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	681b      	ldr	r3, [r3, #0]
 800a554:	685b      	ldr	r3, [r3, #4]
 800a556:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800a55a:	687b      	ldr	r3, [r7, #4]
 800a55c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	681b      	ldr	r3, [r3, #0]
 800a562:	430a      	orrs	r2, r1
 800a564:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a56a:	f003 0308 	and.w	r3, r3, #8
 800a56e:	2b00      	cmp	r3, #0
 800a570:	d00a      	beq.n	800a588 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a572:	687b      	ldr	r3, [r7, #4]
 800a574:	681b      	ldr	r3, [r3, #0]
 800a576:	685b      	ldr	r3, [r3, #4]
 800a578:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a580:	687b      	ldr	r3, [r7, #4]
 800a582:	681b      	ldr	r3, [r3, #0]
 800a584:	430a      	orrs	r2, r1
 800a586:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a588:	687b      	ldr	r3, [r7, #4]
 800a58a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a58c:	f003 0310 	and.w	r3, r3, #16
 800a590:	2b00      	cmp	r3, #0
 800a592:	d00a      	beq.n	800a5aa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a594:	687b      	ldr	r3, [r7, #4]
 800a596:	681b      	ldr	r3, [r3, #0]
 800a598:	689b      	ldr	r3, [r3, #8]
 800a59a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800a59e:	687b      	ldr	r3, [r7, #4]
 800a5a0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a5a2:	687b      	ldr	r3, [r7, #4]
 800a5a4:	681b      	ldr	r3, [r3, #0]
 800a5a6:	430a      	orrs	r2, r1
 800a5a8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a5aa:	687b      	ldr	r3, [r7, #4]
 800a5ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a5ae:	f003 0320 	and.w	r3, r3, #32
 800a5b2:	2b00      	cmp	r3, #0
 800a5b4:	d00a      	beq.n	800a5cc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a5b6:	687b      	ldr	r3, [r7, #4]
 800a5b8:	681b      	ldr	r3, [r3, #0]
 800a5ba:	689b      	ldr	r3, [r3, #8]
 800a5bc:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800a5c4:	687b      	ldr	r3, [r7, #4]
 800a5c6:	681b      	ldr	r3, [r3, #0]
 800a5c8:	430a      	orrs	r2, r1
 800a5ca:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a5cc:	687b      	ldr	r3, [r7, #4]
 800a5ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a5d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a5d4:	2b00      	cmp	r3, #0
 800a5d6:	d01a      	beq.n	800a60e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a5d8:	687b      	ldr	r3, [r7, #4]
 800a5da:	681b      	ldr	r3, [r3, #0]
 800a5dc:	685b      	ldr	r3, [r3, #4]
 800a5de:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800a5e2:	687b      	ldr	r3, [r7, #4]
 800a5e4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	681b      	ldr	r3, [r3, #0]
 800a5ea:	430a      	orrs	r2, r1
 800a5ec:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a5ee:	687b      	ldr	r3, [r7, #4]
 800a5f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a5f2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a5f6:	d10a      	bne.n	800a60e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a5f8:	687b      	ldr	r3, [r7, #4]
 800a5fa:	681b      	ldr	r3, [r3, #0]
 800a5fc:	685b      	ldr	r3, [r3, #4]
 800a5fe:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800a606:	687b      	ldr	r3, [r7, #4]
 800a608:	681b      	ldr	r3, [r3, #0]
 800a60a:	430a      	orrs	r2, r1
 800a60c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a60e:	687b      	ldr	r3, [r7, #4]
 800a610:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a612:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a616:	2b00      	cmp	r3, #0
 800a618:	d00a      	beq.n	800a630 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a61a:	687b      	ldr	r3, [r7, #4]
 800a61c:	681b      	ldr	r3, [r3, #0]
 800a61e:	685b      	ldr	r3, [r3, #4]
 800a620:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800a624:	687b      	ldr	r3, [r7, #4]
 800a626:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800a628:	687b      	ldr	r3, [r7, #4]
 800a62a:	681b      	ldr	r3, [r3, #0]
 800a62c:	430a      	orrs	r2, r1
 800a62e:	605a      	str	r2, [r3, #4]
  }
}
 800a630:	bf00      	nop
 800a632:	370c      	adds	r7, #12
 800a634:	46bd      	mov	sp, r7
 800a636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a63a:	4770      	bx	lr

0800a63c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800a63c:	b580      	push	{r7, lr}
 800a63e:	b086      	sub	sp, #24
 800a640:	af02      	add	r7, sp, #8
 800a642:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a644:	687b      	ldr	r3, [r7, #4]
 800a646:	2200      	movs	r2, #0
 800a648:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 800a64c:	f7fb f81e 	bl	800568c <HAL_GetTick>
 800a650:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a652:	687b      	ldr	r3, [r7, #4]
 800a654:	681b      	ldr	r3, [r3, #0]
 800a656:	681b      	ldr	r3, [r3, #0]
 800a658:	f003 0308 	and.w	r3, r3, #8
 800a65c:	2b08      	cmp	r3, #8
 800a65e:	d10e      	bne.n	800a67e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a660:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800a664:	9300      	str	r3, [sp, #0]
 800a666:	68fb      	ldr	r3, [r7, #12]
 800a668:	2200      	movs	r2, #0
 800a66a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800a66e:	6878      	ldr	r0, [r7, #4]
 800a670:	f000 f82c 	bl	800a6cc <UART_WaitOnFlagUntilTimeout>
 800a674:	4603      	mov	r3, r0
 800a676:	2b00      	cmp	r3, #0
 800a678:	d001      	beq.n	800a67e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a67a:	2303      	movs	r3, #3
 800a67c:	e022      	b.n	800a6c4 <UART_CheckIdleState+0x88>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800a67e:	687b      	ldr	r3, [r7, #4]
 800a680:	681b      	ldr	r3, [r3, #0]
 800a682:	681b      	ldr	r3, [r3, #0]
 800a684:	f003 0304 	and.w	r3, r3, #4
 800a688:	2b04      	cmp	r3, #4
 800a68a:	d10e      	bne.n	800a6aa <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a68c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800a690:	9300      	str	r3, [sp, #0]
 800a692:	68fb      	ldr	r3, [r7, #12]
 800a694:	2200      	movs	r2, #0
 800a696:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800a69a:	6878      	ldr	r0, [r7, #4]
 800a69c:	f000 f816 	bl	800a6cc <UART_WaitOnFlagUntilTimeout>
 800a6a0:	4603      	mov	r3, r0
 800a6a2:	2b00      	cmp	r3, #0
 800a6a4:	d001      	beq.n	800a6aa <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a6a6:	2303      	movs	r3, #3
 800a6a8:	e00c      	b.n	800a6c4 <UART_CheckIdleState+0x88>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a6aa:	687b      	ldr	r3, [r7, #4]
 800a6ac:	2220      	movs	r2, #32
 800a6ae:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_READY;
 800a6b2:	687b      	ldr	r3, [r7, #4]
 800a6b4:	2220      	movs	r2, #32
 800a6b6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UNLOCK(huart);
 800a6ba:	687b      	ldr	r3, [r7, #4]
 800a6bc:	2200      	movs	r2, #0
 800a6be:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 800a6c2:	2300      	movs	r3, #0
}
 800a6c4:	4618      	mov	r0, r3
 800a6c6:	3710      	adds	r7, #16
 800a6c8:	46bd      	mov	sp, r7
 800a6ca:	bd80      	pop	{r7, pc}

0800a6cc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a6cc:	b580      	push	{r7, lr}
 800a6ce:	b084      	sub	sp, #16
 800a6d0:	af00      	add	r7, sp, #0
 800a6d2:	60f8      	str	r0, [r7, #12]
 800a6d4:	60b9      	str	r1, [r7, #8]
 800a6d6:	603b      	str	r3, [r7, #0]
 800a6d8:	4613      	mov	r3, r2
 800a6da:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a6dc:	e062      	b.n	800a7a4 <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a6de:	69bb      	ldr	r3, [r7, #24]
 800a6e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a6e4:	d05e      	beq.n	800a7a4 <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a6e6:	f7fa ffd1 	bl	800568c <HAL_GetTick>
 800a6ea:	4602      	mov	r2, r0
 800a6ec:	683b      	ldr	r3, [r7, #0]
 800a6ee:	1ad3      	subs	r3, r2, r3
 800a6f0:	69ba      	ldr	r2, [r7, #24]
 800a6f2:	429a      	cmp	r2, r3
 800a6f4:	d302      	bcc.n	800a6fc <UART_WaitOnFlagUntilTimeout+0x30>
 800a6f6:	69bb      	ldr	r3, [r7, #24]
 800a6f8:	2b00      	cmp	r3, #0
 800a6fa:	d11d      	bne.n	800a738 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800a6fc:	68fb      	ldr	r3, [r7, #12]
 800a6fe:	681b      	ldr	r3, [r3, #0]
 800a700:	681a      	ldr	r2, [r3, #0]
 800a702:	68fb      	ldr	r3, [r7, #12]
 800a704:	681b      	ldr	r3, [r3, #0]
 800a706:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800a70a:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a70c:	68fb      	ldr	r3, [r7, #12]
 800a70e:	681b      	ldr	r3, [r3, #0]
 800a710:	689a      	ldr	r2, [r3, #8]
 800a712:	68fb      	ldr	r3, [r7, #12]
 800a714:	681b      	ldr	r3, [r3, #0]
 800a716:	f022 0201 	bic.w	r2, r2, #1
 800a71a:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800a71c:	68fb      	ldr	r3, [r7, #12]
 800a71e:	2220      	movs	r2, #32
 800a720:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->RxState = HAL_UART_STATE_READY;
 800a724:	68fb      	ldr	r3, [r7, #12]
 800a726:	2220      	movs	r2, #32
 800a728:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        __HAL_UNLOCK(huart);
 800a72c:	68fb      	ldr	r3, [r7, #12]
 800a72e:	2200      	movs	r2, #0
 800a730:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 800a734:	2303      	movs	r3, #3
 800a736:	e045      	b.n	800a7c4 <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800a738:	68fb      	ldr	r3, [r7, #12]
 800a73a:	681b      	ldr	r3, [r3, #0]
 800a73c:	681b      	ldr	r3, [r3, #0]
 800a73e:	f003 0304 	and.w	r3, r3, #4
 800a742:	2b00      	cmp	r3, #0
 800a744:	d02e      	beq.n	800a7a4 <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a746:	68fb      	ldr	r3, [r7, #12]
 800a748:	681b      	ldr	r3, [r3, #0]
 800a74a:	69db      	ldr	r3, [r3, #28]
 800a74c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a750:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a754:	d126      	bne.n	800a7a4 <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a756:	68fb      	ldr	r3, [r7, #12]
 800a758:	681b      	ldr	r3, [r3, #0]
 800a75a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800a75e:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800a760:	68fb      	ldr	r3, [r7, #12]
 800a762:	681b      	ldr	r3, [r3, #0]
 800a764:	681a      	ldr	r2, [r3, #0]
 800a766:	68fb      	ldr	r3, [r7, #12]
 800a768:	681b      	ldr	r3, [r3, #0]
 800a76a:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800a76e:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a770:	68fb      	ldr	r3, [r7, #12]
 800a772:	681b      	ldr	r3, [r3, #0]
 800a774:	689a      	ldr	r2, [r3, #8]
 800a776:	68fb      	ldr	r3, [r7, #12]
 800a778:	681b      	ldr	r3, [r3, #0]
 800a77a:	f022 0201 	bic.w	r2, r2, #1
 800a77e:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800a780:	68fb      	ldr	r3, [r7, #12]
 800a782:	2220      	movs	r2, #32
 800a784:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->RxState = HAL_UART_STATE_READY;
 800a788:	68fb      	ldr	r3, [r7, #12]
 800a78a:	2220      	movs	r2, #32
 800a78c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a790:	68fb      	ldr	r3, [r7, #12]
 800a792:	2220      	movs	r2, #32
 800a794:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a798:	68fb      	ldr	r3, [r7, #12]
 800a79a:	2200      	movs	r2, #0
 800a79c:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
          
          return HAL_TIMEOUT;
 800a7a0:	2303      	movs	r3, #3
 800a7a2:	e00f      	b.n	800a7c4 <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a7a4:	68fb      	ldr	r3, [r7, #12]
 800a7a6:	681b      	ldr	r3, [r3, #0]
 800a7a8:	69da      	ldr	r2, [r3, #28]
 800a7aa:	68bb      	ldr	r3, [r7, #8]
 800a7ac:	4013      	ands	r3, r2
 800a7ae:	68ba      	ldr	r2, [r7, #8]
 800a7b0:	429a      	cmp	r2, r3
 800a7b2:	bf0c      	ite	eq
 800a7b4:	2301      	moveq	r3, #1
 800a7b6:	2300      	movne	r3, #0
 800a7b8:	b2db      	uxtb	r3, r3
 800a7ba:	461a      	mov	r2, r3
 800a7bc:	79fb      	ldrb	r3, [r7, #7]
 800a7be:	429a      	cmp	r2, r3
 800a7c0:	d08d      	beq.n	800a6de <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a7c2:	2300      	movs	r3, #0
}
 800a7c4:	4618      	mov	r0, r3
 800a7c6:	3710      	adds	r7, #16
 800a7c8:	46bd      	mov	sp, r7
 800a7ca:	bd80      	pop	{r7, pc}

0800a7cc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a7cc:	b480      	push	{r7}
 800a7ce:	b083      	sub	sp, #12
 800a7d0:	af00      	add	r7, sp, #0
 800a7d2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a7d4:	687b      	ldr	r3, [r7, #4]
 800a7d6:	681b      	ldr	r3, [r3, #0]
 800a7d8:	681a      	ldr	r2, [r3, #0]
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	681b      	ldr	r3, [r3, #0]
 800a7de:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800a7e2:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a7e4:	687b      	ldr	r3, [r7, #4]
 800a7e6:	681b      	ldr	r3, [r3, #0]
 800a7e8:	689b      	ldr	r3, [r3, #8]
 800a7ea:	687a      	ldr	r2, [r7, #4]
 800a7ec:	6812      	ldr	r2, [r2, #0]
 800a7ee:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800a7f2:	f023 0301 	bic.w	r3, r3, #1
 800a7f6:	6093      	str	r3, [r2, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	2220      	movs	r2, #32
 800a7fc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800a800:	687b      	ldr	r3, [r7, #4]
 800a802:	2200      	movs	r2, #0
 800a804:	66da      	str	r2, [r3, #108]	; 0x6c
}
 800a806:	bf00      	nop
 800a808:	370c      	adds	r7, #12
 800a80a:	46bd      	mov	sp, r7
 800a80c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a810:	4770      	bx	lr

0800a812 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a812:	b580      	push	{r7, lr}
 800a814:	b084      	sub	sp, #16
 800a816:	af00      	add	r7, sp, #0
 800a818:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a81a:	687b      	ldr	r3, [r7, #4]
 800a81c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a81e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800a820:	68fb      	ldr	r3, [r7, #12]
 800a822:	2200      	movs	r2, #0
 800a824:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 800a828:	68fb      	ldr	r3, [r7, #12]
 800a82a:	2200      	movs	r2, #0
 800a82c:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a830:	68f8      	ldr	r0, [r7, #12]
 800a832:	f7fe fdf1 	bl	8009418 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a836:	bf00      	nop
 800a838:	3710      	adds	r7, #16
 800a83a:	46bd      	mov	sp, r7
 800a83c:	bd80      	pop	{r7, pc}

0800a83e <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a83e:	b580      	push	{r7, lr}
 800a840:	b082      	sub	sp, #8
 800a842:	af00      	add	r7, sp, #0
 800a844:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a846:	687b      	ldr	r3, [r7, #4]
 800a848:	681b      	ldr	r3, [r3, #0]
 800a84a:	681a      	ldr	r2, [r3, #0]
 800a84c:	687b      	ldr	r3, [r7, #4]
 800a84e:	681b      	ldr	r3, [r3, #0]
 800a850:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a854:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a856:	687b      	ldr	r3, [r7, #4]
 800a858:	2220      	movs	r2, #32
 800a85a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800a85e:	687b      	ldr	r3, [r7, #4]
 800a860:	2200      	movs	r2, #0
 800a862:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a864:	6878      	ldr	r0, [r7, #4]
 800a866:	f7f6 fd61 	bl	800132c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a86a:	bf00      	nop
 800a86c:	3708      	adds	r7, #8
 800a86e:	46bd      	mov	sp, r7
 800a870:	bd80      	pop	{r7, pc}

0800a872 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800a872:	b480      	push	{r7}
 800a874:	b083      	sub	sp, #12
 800a876:	af00      	add	r7, sp, #0
 800a878:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800a87a:	bf00      	nop
 800a87c:	370c      	adds	r7, #12
 800a87e:	46bd      	mov	sp, r7
 800a880:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a884:	4770      	bx	lr

0800a886 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800a886:	b480      	push	{r7}
 800a888:	b083      	sub	sp, #12
 800a88a:	af00      	add	r7, sp, #0
 800a88c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800a88e:	bf00      	nop
 800a890:	370c      	adds	r7, #12
 800a892:	46bd      	mov	sp, r7
 800a894:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a898:	4770      	bx	lr

0800a89a <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800a89a:	b480      	push	{r7}
 800a89c:	b083      	sub	sp, #12
 800a89e:	af00      	add	r7, sp, #0
 800a8a0:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800a8a2:	bf00      	nop
 800a8a4:	370c      	adds	r7, #12
 800a8a6:	46bd      	mov	sp, r7
 800a8a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8ac:	4770      	bx	lr

0800a8ae <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800a8ae:	b480      	push	{r7}
 800a8b0:	b085      	sub	sp, #20
 800a8b2:	af00      	add	r7, sp, #0
 800a8b4:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a8b6:	687b      	ldr	r3, [r7, #4]
 800a8b8:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800a8bc:	2b01      	cmp	r3, #1
 800a8be:	d101      	bne.n	800a8c4 <HAL_UARTEx_DisableFifoMode+0x16>
 800a8c0:	2302      	movs	r3, #2
 800a8c2:	e027      	b.n	800a914 <HAL_UARTEx_DisableFifoMode+0x66>
 800a8c4:	687b      	ldr	r3, [r7, #4]
 800a8c6:	2201      	movs	r2, #1
 800a8c8:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 800a8cc:	687b      	ldr	r3, [r7, #4]
 800a8ce:	2224      	movs	r2, #36	; 0x24
 800a8d0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a8d4:	687b      	ldr	r3, [r7, #4]
 800a8d6:	681b      	ldr	r3, [r3, #0]
 800a8d8:	681b      	ldr	r3, [r3, #0]
 800a8da:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	681b      	ldr	r3, [r3, #0]
 800a8e0:	681a      	ldr	r2, [r3, #0]
 800a8e2:	687b      	ldr	r3, [r7, #4]
 800a8e4:	681b      	ldr	r3, [r3, #0]
 800a8e6:	f022 0201 	bic.w	r2, r2, #1
 800a8ea:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800a8ec:	68fb      	ldr	r3, [r7, #12]
 800a8ee:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800a8f2:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800a8f4:	687b      	ldr	r3, [r7, #4]
 800a8f6:	2200      	movs	r2, #0
 800a8f8:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a8fa:	687b      	ldr	r3, [r7, #4]
 800a8fc:	681b      	ldr	r3, [r3, #0]
 800a8fe:	68fa      	ldr	r2, [r7, #12]
 800a900:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a902:	687b      	ldr	r3, [r7, #4]
 800a904:	2220      	movs	r2, #32
 800a906:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a90a:	687b      	ldr	r3, [r7, #4]
 800a90c:	2200      	movs	r2, #0
 800a90e:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 800a912:	2300      	movs	r3, #0
}
 800a914:	4618      	mov	r0, r3
 800a916:	3714      	adds	r7, #20
 800a918:	46bd      	mov	sp, r7
 800a91a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a91e:	4770      	bx	lr

0800a920 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a920:	b580      	push	{r7, lr}
 800a922:	b084      	sub	sp, #16
 800a924:	af00      	add	r7, sp, #0
 800a926:	6078      	str	r0, [r7, #4]
 800a928:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a92a:	687b      	ldr	r3, [r7, #4]
 800a92c:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800a930:	2b01      	cmp	r3, #1
 800a932:	d101      	bne.n	800a938 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800a934:	2302      	movs	r3, #2
 800a936:	e02d      	b.n	800a994 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800a938:	687b      	ldr	r3, [r7, #4]
 800a93a:	2201      	movs	r2, #1
 800a93c:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 800a940:	687b      	ldr	r3, [r7, #4]
 800a942:	2224      	movs	r2, #36	; 0x24
 800a944:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a948:	687b      	ldr	r3, [r7, #4]
 800a94a:	681b      	ldr	r3, [r3, #0]
 800a94c:	681b      	ldr	r3, [r3, #0]
 800a94e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	681b      	ldr	r3, [r3, #0]
 800a954:	681a      	ldr	r2, [r3, #0]
 800a956:	687b      	ldr	r3, [r7, #4]
 800a958:	681b      	ldr	r3, [r3, #0]
 800a95a:	f022 0201 	bic.w	r2, r2, #1
 800a95e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800a960:	687b      	ldr	r3, [r7, #4]
 800a962:	681b      	ldr	r3, [r3, #0]
 800a964:	689b      	ldr	r3, [r3, #8]
 800a966:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800a96a:	687b      	ldr	r3, [r7, #4]
 800a96c:	681b      	ldr	r3, [r3, #0]
 800a96e:	683a      	ldr	r2, [r7, #0]
 800a970:	430a      	orrs	r2, r1
 800a972:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a974:	6878      	ldr	r0, [r7, #4]
 800a976:	f000 f84f 	bl	800aa18 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a97a:	687b      	ldr	r3, [r7, #4]
 800a97c:	681b      	ldr	r3, [r3, #0]
 800a97e:	68fa      	ldr	r2, [r7, #12]
 800a980:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a982:	687b      	ldr	r3, [r7, #4]
 800a984:	2220      	movs	r2, #32
 800a986:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a98a:	687b      	ldr	r3, [r7, #4]
 800a98c:	2200      	movs	r2, #0
 800a98e:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 800a992:	2300      	movs	r3, #0
}
 800a994:	4618      	mov	r0, r3
 800a996:	3710      	adds	r7, #16
 800a998:	46bd      	mov	sp, r7
 800a99a:	bd80      	pop	{r7, pc}

0800a99c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a99c:	b580      	push	{r7, lr}
 800a99e:	b084      	sub	sp, #16
 800a9a0:	af00      	add	r7, sp, #0
 800a9a2:	6078      	str	r0, [r7, #4]
 800a9a4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a9a6:	687b      	ldr	r3, [r7, #4]
 800a9a8:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800a9ac:	2b01      	cmp	r3, #1
 800a9ae:	d101      	bne.n	800a9b4 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800a9b0:	2302      	movs	r3, #2
 800a9b2:	e02d      	b.n	800aa10 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800a9b4:	687b      	ldr	r3, [r7, #4]
 800a9b6:	2201      	movs	r2, #1
 800a9b8:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 800a9bc:	687b      	ldr	r3, [r7, #4]
 800a9be:	2224      	movs	r2, #36	; 0x24
 800a9c0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a9c4:	687b      	ldr	r3, [r7, #4]
 800a9c6:	681b      	ldr	r3, [r3, #0]
 800a9c8:	681b      	ldr	r3, [r3, #0]
 800a9ca:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a9cc:	687b      	ldr	r3, [r7, #4]
 800a9ce:	681b      	ldr	r3, [r3, #0]
 800a9d0:	681a      	ldr	r2, [r3, #0]
 800a9d2:	687b      	ldr	r3, [r7, #4]
 800a9d4:	681b      	ldr	r3, [r3, #0]
 800a9d6:	f022 0201 	bic.w	r2, r2, #1
 800a9da:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	681b      	ldr	r3, [r3, #0]
 800a9e0:	689b      	ldr	r3, [r3, #8]
 800a9e2:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800a9e6:	687b      	ldr	r3, [r7, #4]
 800a9e8:	681b      	ldr	r3, [r3, #0]
 800a9ea:	683a      	ldr	r2, [r7, #0]
 800a9ec:	430a      	orrs	r2, r1
 800a9ee:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a9f0:	6878      	ldr	r0, [r7, #4]
 800a9f2:	f000 f811 	bl	800aa18 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a9f6:	687b      	ldr	r3, [r7, #4]
 800a9f8:	681b      	ldr	r3, [r3, #0]
 800a9fa:	68fa      	ldr	r2, [r7, #12]
 800a9fc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a9fe:	687b      	ldr	r3, [r7, #4]
 800aa00:	2220      	movs	r2, #32
 800aa02:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800aa06:	687b      	ldr	r3, [r7, #4]
 800aa08:	2200      	movs	r2, #0
 800aa0a:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 800aa0e:	2300      	movs	r3, #0
}
 800aa10:	4618      	mov	r0, r3
 800aa12:	3710      	adds	r7, #16
 800aa14:	46bd      	mov	sp, r7
 800aa16:	bd80      	pop	{r7, pc}

0800aa18 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800aa18:	b480      	push	{r7}
 800aa1a:	b089      	sub	sp, #36	; 0x24
 800aa1c:	af00      	add	r7, sp, #0
 800aa1e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_depth;
  uint8_t tx_fifo_depth;
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
 800aa20:	4a2f      	ldr	r2, [pc, #188]	; (800aae0 <UARTEx_SetNbDataToProcess+0xc8>)
 800aa22:	f107 0314 	add.w	r3, r7, #20
 800aa26:	e892 0003 	ldmia.w	r2, {r0, r1}
 800aa2a:	e883 0003 	stmia.w	r3, {r0, r1}
  uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
 800aa2e:	4a2d      	ldr	r2, [pc, #180]	; (800aae4 <UARTEx_SetNbDataToProcess+0xcc>)
 800aa30:	f107 030c 	add.w	r3, r7, #12
 800aa34:	e892 0003 	ldmia.w	r2, {r0, r1}
 800aa38:	e883 0003 	stmia.w	r3, {r0, r1}

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800aa3c:	687b      	ldr	r3, [r7, #4]
 800aa3e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800aa40:	2b00      	cmp	r3, #0
 800aa42:	d108      	bne.n	800aa56 <UARTEx_SetNbDataToProcess+0x3e>
  {
    huart->NbTxDataToProcess = 1U;
 800aa44:	687b      	ldr	r3, [r7, #4]
 800aa46:	2201      	movs	r2, #1
 800aa48:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800aa4c:	687b      	ldr	r3, [r7, #4]
 800aa4e:	2201      	movs	r2, #1
 800aa50:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800aa54:	e03d      	b.n	800aad2 <UARTEx_SetNbDataToProcess+0xba>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800aa56:	2308      	movs	r3, #8
 800aa58:	77fb      	strb	r3, [r7, #31]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800aa5a:	2308      	movs	r3, #8
 800aa5c:	77bb      	strb	r3, [r7, #30]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800aa5e:	687b      	ldr	r3, [r7, #4]
 800aa60:	681b      	ldr	r3, [r3, #0]
 800aa62:	689b      	ldr	r3, [r3, #8]
 800aa64:	0e5b      	lsrs	r3, r3, #25
 800aa66:	b2db      	uxtb	r3, r3
 800aa68:	f003 0307 	and.w	r3, r3, #7
 800aa6c:	777b      	strb	r3, [r7, #29]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800aa6e:	687b      	ldr	r3, [r7, #4]
 800aa70:	681b      	ldr	r3, [r3, #0]
 800aa72:	689b      	ldr	r3, [r3, #8]
 800aa74:	0f5b      	lsrs	r3, r3, #29
 800aa76:	b2db      	uxtb	r3, r3
 800aa78:	f003 0307 	and.w	r3, r3, #7
 800aa7c:	773b      	strb	r3, [r7, #28]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
 800aa7e:	7fbb      	ldrb	r3, [r7, #30]
 800aa80:	7f3a      	ldrb	r2, [r7, #28]
 800aa82:	f107 0120 	add.w	r1, r7, #32
 800aa86:	440a      	add	r2, r1
 800aa88:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 800aa8c:	fb02 f303 	mul.w	r3, r2, r3
 800aa90:	7f3a      	ldrb	r2, [r7, #28]
 800aa92:	f107 0120 	add.w	r1, r7, #32
 800aa96:	440a      	add	r2, r1
 800aa98:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 800aa9c:	fb93 f3f2 	sdiv	r3, r3, r2
 800aaa0:	b29a      	uxth	r2, r3
 800aaa2:	687b      	ldr	r3, [r7, #4]
 800aaa4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
 800aaa8:	7ffb      	ldrb	r3, [r7, #31]
 800aaaa:	7f7a      	ldrb	r2, [r7, #29]
 800aaac:	f107 0120 	add.w	r1, r7, #32
 800aab0:	440a      	add	r2, r1
 800aab2:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 800aab6:	fb02 f303 	mul.w	r3, r2, r3
 800aaba:	7f7a      	ldrb	r2, [r7, #29]
 800aabc:	f107 0120 	add.w	r1, r7, #32
 800aac0:	440a      	add	r2, r1
 800aac2:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 800aac6:	fb93 f3f2 	sdiv	r3, r3, r2
 800aaca:	b29a      	uxth	r2, r3
 800aacc:	687b      	ldr	r3, [r7, #4]
 800aace:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800aad2:	bf00      	nop
 800aad4:	3724      	adds	r7, #36	; 0x24
 800aad6:	46bd      	mov	sp, r7
 800aad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aadc:	4770      	bx	lr
 800aade:	bf00      	nop
 800aae0:	0800de04 	.word	0x0800de04
 800aae4:	0800de0c 	.word	0x0800de0c

0800aae8 <MX_MEMS_Init>:
#include "iks01a2_motion_sensors.h"

extern IKS01A2_MOTION_SENSOR_Axes_t accelero_val;

void MX_MEMS_Init(void)
{
 800aae8:	b580      	push	{r7, lr}
 800aaea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SV */ 
  IKS01A2_MOTION_SENSOR_Init(IKS01A2_LSM6DSL_0, MOTION_ACCELERO);
 800aaec:	2102      	movs	r1, #2
 800aaee:	2000      	movs	r0, #0
 800aaf0:	f7fa f9e0 	bl	8004eb4 <IKS01A2_MOTION_SENSOR_Init>
  IKS01A2_MOTION_SENSOR_Enable(IKS01A2_LSM6DSL_0, MOTION_ACCELERO);
 800aaf4:	2102      	movs	r1, #2
 800aaf6:	2000      	movs	r0, #0
 800aaf8:	f7fa fad2 	bl	80050a0 <IKS01A2_MOTION_SENSOR_Enable>
  /* Initialize the peripherals and the MEMS components */

  /* USER CODE BEGIN MEMS_Init_PostTreatment */
  
  /* USER CODE END MEMS_Init_PostTreatment */
}
 800aafc:	bf00      	nop
 800aafe:	bd80      	pop	{r7, pc}

0800ab00 <MX_MEMS_Process>:
/*
 * LM background task
 */
void MX_MEMS_Process(void)
{
 800ab00:	b580      	push	{r7, lr}
 800ab02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MEMS_Process_PreTreatment */
  IKS01A2_MOTION_SENSOR_GetAxes(IKS01A2_LSM6DSL_0, MOTION_ACCELERO, &accelero_val);
 800ab04:	4a03      	ldr	r2, [pc, #12]	; (800ab14 <MX_MEMS_Process+0x14>)
 800ab06:	2102      	movs	r1, #2
 800ab08:	2000      	movs	r0, #0
 800ab0a:	f7fa fb0b 	bl	8005124 <IKS01A2_MOTION_SENSOR_GetAxes>
  /* USER CODE END MEMS_Process_PreTreatment */

  /* USER CODE BEGIN MEMS_Process_PostTreatment */
  
  /* USER CODE END MEMS_Process_PostTreatment */
}
 800ab0e:	bf00      	nop
 800ab10:	bd80      	pop	{r7, pc}
 800ab12:	bf00      	nop
 800ab14:	20000340 	.word	0x20000340

0800ab18 <aci_gap_set_non_discoverable>:
 */

#include "ble_gap_aci.h"

tBleStatus aci_gap_set_non_discoverable(void)
{
 800ab18:	b580      	push	{r7, lr}
 800ab1a:	b088      	sub	sp, #32
 800ab1c:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 800ab1e:	2300      	movs	r3, #0
 800ab20:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet(&rq, 0, sizeof(rq));
 800ab22:	f107 0308 	add.w	r3, r7, #8
 800ab26:	2218      	movs	r2, #24
 800ab28:	2100      	movs	r1, #0
 800ab2a:	4618      	mov	r0, r3
 800ab2c:	f000 ff98 	bl	800ba60 <Osal_MemSet>
  rq.ogf = 0x3f;
 800ab30:	233f      	movs	r3, #63	; 0x3f
 800ab32:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x081;
 800ab34:	2381      	movs	r3, #129	; 0x81
 800ab36:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 800ab38:	1dfb      	adds	r3, r7, #7
 800ab3a:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 800ab3c:	2301      	movs	r3, #1
 800ab3e:	61fb      	str	r3, [r7, #28]
  if (hci_send_req(&rq, FALSE) < 0)
 800ab40:	f107 0308 	add.w	r3, r7, #8
 800ab44:	2100      	movs	r1, #0
 800ab46:	4618      	mov	r0, r3
 800ab48:	f001 fb7a 	bl	800c240 <hci_send_req>
 800ab4c:	4603      	mov	r3, r0
 800ab4e:	2b00      	cmp	r3, #0
 800ab50:	da01      	bge.n	800ab56 <aci_gap_set_non_discoverable+0x3e>
    return BLE_STATUS_TIMEOUT;
 800ab52:	23ff      	movs	r3, #255	; 0xff
 800ab54:	e005      	b.n	800ab62 <aci_gap_set_non_discoverable+0x4a>
  if (status) 
 800ab56:	79fb      	ldrb	r3, [r7, #7]
 800ab58:	2b00      	cmp	r3, #0
 800ab5a:	d001      	beq.n	800ab60 <aci_gap_set_non_discoverable+0x48>
  {
    return status;
 800ab5c:	79fb      	ldrb	r3, [r7, #7]
 800ab5e:	e000      	b.n	800ab62 <aci_gap_set_non_discoverable+0x4a>
  }
  return BLE_STATUS_SUCCESS;
 800ab60:	2300      	movs	r3, #0
}
 800ab62:	4618      	mov	r0, r3
 800ab64:	3720      	adds	r7, #32
 800ab66:	46bd      	mov	sp, r7
 800ab68:	bd80      	pop	{r7, pc}

0800ab6a <aci_gap_set_discoverable>:
                                    uint8_t Local_Name[],
                                    uint8_t Service_Uuid_length,
                                    uint8_t Service_Uuid_List[],
                                    uint16_t Slave_Conn_Interval_Min,
                                    uint16_t Slave_Conn_Interval_Max)
{
 800ab6a:	b5b0      	push	{r4, r5, r7, lr}
 800ab6c:	b0ce      	sub	sp, #312	; 0x138
 800ab6e:	af00      	add	r7, sp, #0
 800ab70:	4605      	mov	r5, r0
 800ab72:	460c      	mov	r4, r1
 800ab74:	4610      	mov	r0, r2
 800ab76:	4619      	mov	r1, r3
 800ab78:	1dfb      	adds	r3, r7, #7
 800ab7a:	462a      	mov	r2, r5
 800ab7c:	701a      	strb	r2, [r3, #0]
 800ab7e:	1d3b      	adds	r3, r7, #4
 800ab80:	4622      	mov	r2, r4
 800ab82:	801a      	strh	r2, [r3, #0]
 800ab84:	1cbb      	adds	r3, r7, #2
 800ab86:	4602      	mov	r2, r0
 800ab88:	801a      	strh	r2, [r3, #0]
 800ab8a:	1dbb      	adds	r3, r7, #6
 800ab8c:	460a      	mov	r2, r1
 800ab8e:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_discoverable_cp0 *cp0 = (aci_gap_set_discoverable_cp0*)(cmd_buffer);
 800ab90:	f107 0310 	add.w	r3, r7, #16
 800ab94:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  aci_gap_set_discoverable_cp1 *cp1 = (aci_gap_set_discoverable_cp1*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)));
 800ab98:	f897 314c 	ldrb.w	r3, [r7, #332]	; 0x14c
 800ab9c:	3308      	adds	r3, #8
 800ab9e:	f107 0210 	add.w	r2, r7, #16
 800aba2:	4413      	add	r3, r2
 800aba4:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  aci_gap_set_discoverable_cp2 *cp2 = (aci_gap_set_discoverable_cp2*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)) + 1 + Service_Uuid_length * (sizeof(uint8_t)));
 800aba8:	f897 214c 	ldrb.w	r2, [r7, #332]	; 0x14c
 800abac:	f897 3154 	ldrb.w	r3, [r7, #340]	; 0x154
 800abb0:	4413      	add	r3, r2
 800abb2:	3309      	adds	r3, #9
 800abb4:	f107 0210 	add.w	r2, r7, #16
 800abb8:	4413      	add	r3, r2
 800abba:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 800abbe:	f107 030f 	add.w	r3, r7, #15
 800abc2:	2200      	movs	r2, #0
 800abc4:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800abc6:	2300      	movs	r3, #0
 800abc8:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Advertising_Type = htob(Advertising_Type, 1);
 800abcc:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800abd0:	1dfa      	adds	r2, r7, #7
 800abd2:	7812      	ldrb	r2, [r2, #0]
 800abd4:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800abd6:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800abda:	3301      	adds	r3, #1
 800abdc:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Advertising_Interval_Min = htob(Advertising_Interval_Min, 2);
 800abe0:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800abe4:	1d3a      	adds	r2, r7, #4
 800abe6:	8812      	ldrh	r2, [r2, #0]
 800abe8:	f8a3 2001 	strh.w	r2, [r3, #1]
  index_input += 2;
 800abec:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800abf0:	3302      	adds	r3, #2
 800abf2:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Advertising_Interval_Max = htob(Advertising_Interval_Max, 2);
 800abf6:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800abfa:	1cba      	adds	r2, r7, #2
 800abfc:	8812      	ldrh	r2, [r2, #0]
 800abfe:	f8a3 2003 	strh.w	r2, [r3, #3]
  index_input += 2;
 800ac02:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800ac06:	3302      	adds	r3, #2
 800ac08:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Own_Address_Type = htob(Own_Address_Type, 1);
 800ac0c:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800ac10:	1dba      	adds	r2, r7, #6
 800ac12:	7812      	ldrb	r2, [r2, #0]
 800ac14:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 800ac16:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800ac1a:	3301      	adds	r3, #1
 800ac1c:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Advertising_Filter_Policy = htob(Advertising_Filter_Policy, 1);
 800ac20:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800ac24:	f897 2148 	ldrb.w	r2, [r7, #328]	; 0x148
 800ac28:	719a      	strb	r2, [r3, #6]
  index_input += 1;
 800ac2a:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800ac2e:	3301      	adds	r3, #1
 800ac30:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Local_Name_Length = htob(Local_Name_Length, 1);
 800ac34:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800ac38:	f897 214c 	ldrb.w	r2, [r7, #332]	; 0x14c
 800ac3c:	71da      	strb	r2, [r3, #7]
  index_input += 1;
 800ac3e:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800ac42:	3301      	adds	r3, #1
 800ac44:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  /* var_len_data input */
  {
    Osal_MemCpy((void *) &cp0->Local_Name, (const void *) Local_Name, Local_Name_Length);
 800ac48:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800ac4c:	3308      	adds	r3, #8
 800ac4e:	f897 214c 	ldrb.w	r2, [r7, #332]	; 0x14c
 800ac52:	f8d7 1150 	ldr.w	r1, [r7, #336]	; 0x150
 800ac56:	4618      	mov	r0, r3
 800ac58:	f000 fef2 	bl	800ba40 <Osal_MemCpy>
    index_input += Local_Name_Length;
 800ac5c:	f897 314c 	ldrb.w	r3, [r7, #332]	; 0x14c
 800ac60:	f8d7 2128 	ldr.w	r2, [r7, #296]	; 0x128
 800ac64:	4413      	add	r3, r2
 800ac66:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
    {
      cp1->Service_Uuid_length = htob(Service_Uuid_length, 1);
 800ac6a:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800ac6e:	f897 2154 	ldrb.w	r2, [r7, #340]	; 0x154
 800ac72:	701a      	strb	r2, [r3, #0]
    }
    index_input += 1;
 800ac74:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800ac78:	3301      	adds	r3, #1
 800ac7a:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
    Osal_MemCpy((void *) &cp1->Service_Uuid_List, (const void *) Service_Uuid_List, Service_Uuid_length);
 800ac7e:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800ac82:	3301      	adds	r3, #1
 800ac84:	f897 2154 	ldrb.w	r2, [r7, #340]	; 0x154
 800ac88:	f8d7 1158 	ldr.w	r1, [r7, #344]	; 0x158
 800ac8c:	4618      	mov	r0, r3
 800ac8e:	f000 fed7 	bl	800ba40 <Osal_MemCpy>
    index_input += Service_Uuid_length;
 800ac92:	f897 3154 	ldrb.w	r3, [r7, #340]	; 0x154
 800ac96:	f8d7 2128 	ldr.w	r2, [r7, #296]	; 0x128
 800ac9a:	4413      	add	r3, r2
 800ac9c:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
    {
      cp2->Slave_Conn_Interval_Min = htob(Slave_Conn_Interval_Min, 2);
 800aca0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800aca4:	f8b7 215c 	ldrh.w	r2, [r7, #348]	; 0x15c
 800aca8:	801a      	strh	r2, [r3, #0]
    }
    index_input += 2;
 800acaa:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800acae:	3302      	adds	r3, #2
 800acb0:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
    {
      cp2->Slave_Conn_Interval_Max = htob(Slave_Conn_Interval_Max, 2);
 800acb4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800acb8:	f8b7 2160 	ldrh.w	r2, [r7, #352]	; 0x160
 800acbc:	805a      	strh	r2, [r3, #2]
    }
    index_input += 2;
 800acbe:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800acc2:	3302      	adds	r3, #2
 800acc4:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  }
  Osal_MemSet(&rq, 0, sizeof(rq));
 800acc8:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800accc:	2218      	movs	r2, #24
 800acce:	2100      	movs	r1, #0
 800acd0:	4618      	mov	r0, r3
 800acd2:	f000 fec5 	bl	800ba60 <Osal_MemSet>
  rq.ogf = 0x3f;
 800acd6:	233f      	movs	r3, #63	; 0x3f
 800acd8:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x083;
 800acdc:	2383      	movs	r3, #131	; 0x83
 800acde:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 800ace2:	f107 0310 	add.w	r3, r7, #16
 800ace6:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 800acea:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800acee:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 800acf2:	f107 030f 	add.w	r3, r7, #15
 800acf6:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 800acfa:	2301      	movs	r3, #1
 800acfc:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if (hci_send_req(&rq, FALSE) < 0)
 800ad00:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800ad04:	2100      	movs	r1, #0
 800ad06:	4618      	mov	r0, r3
 800ad08:	f001 fa9a 	bl	800c240 <hci_send_req>
 800ad0c:	4603      	mov	r3, r0
 800ad0e:	2b00      	cmp	r3, #0
 800ad10:	da01      	bge.n	800ad16 <aci_gap_set_discoverable+0x1ac>
    return BLE_STATUS_TIMEOUT;
 800ad12:	23ff      	movs	r3, #255	; 0xff
 800ad14:	e009      	b.n	800ad2a <aci_gap_set_discoverable+0x1c0>
  if (status) 
 800ad16:	f107 030f 	add.w	r3, r7, #15
 800ad1a:	781b      	ldrb	r3, [r3, #0]
 800ad1c:	2b00      	cmp	r3, #0
 800ad1e:	d003      	beq.n	800ad28 <aci_gap_set_discoverable+0x1be>
  {
    return status;
 800ad20:	f107 030f 	add.w	r3, r7, #15
 800ad24:	781b      	ldrb	r3, [r3, #0]
 800ad26:	e000      	b.n	800ad2a <aci_gap_set_discoverable+0x1c0>
  }
  return BLE_STATUS_SUCCESS;
 800ad28:	2300      	movs	r3, #0
}
 800ad2a:	4618      	mov	r0, r3
 800ad2c:	f507 779c 	add.w	r7, r7, #312	; 0x138
 800ad30:	46bd      	mov	sp, r7
 800ad32:	bdb0      	pop	{r4, r5, r7, pc}

0800ad34 <aci_gap_set_io_capability>:
  }
  return BLE_STATUS_SUCCESS;
}

tBleStatus aci_gap_set_io_capability(uint8_t IO_Capability)
{
 800ad34:	b580      	push	{r7, lr}
 800ad36:	b0cc      	sub	sp, #304	; 0x130
 800ad38:	af00      	add	r7, sp, #0
 800ad3a:	4602      	mov	r2, r0
 800ad3c:	1dfb      	adds	r3, r7, #7
 800ad3e:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_io_capability_cp0 *cp0 = (aci_gap_set_io_capability_cp0*)(cmd_buffer);
 800ad40:	f107 0310 	add.w	r3, r7, #16
 800ad44:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 800ad48:	f107 030f 	add.w	r3, r7, #15
 800ad4c:	2200      	movs	r2, #0
 800ad4e:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800ad50:	2300      	movs	r3, #0
 800ad52:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->IO_Capability = htob(IO_Capability, 1);
 800ad56:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800ad5a:	1dfa      	adds	r2, r7, #7
 800ad5c:	7812      	ldrb	r2, [r2, #0]
 800ad5e:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800ad60:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800ad64:	3301      	adds	r3, #1
 800ad66:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet(&rq, 0, sizeof(rq));
 800ad6a:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800ad6e:	2218      	movs	r2, #24
 800ad70:	2100      	movs	r1, #0
 800ad72:	4618      	mov	r0, r3
 800ad74:	f000 fe74 	bl	800ba60 <Osal_MemSet>
  rq.ogf = 0x3f;
 800ad78:	233f      	movs	r3, #63	; 0x3f
 800ad7a:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x085;
 800ad7e:	2385      	movs	r3, #133	; 0x85
 800ad80:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 800ad84:	f107 0310 	add.w	r3, r7, #16
 800ad88:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 800ad8c:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800ad90:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 800ad94:	f107 030f 	add.w	r3, r7, #15
 800ad98:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 800ad9c:	2301      	movs	r3, #1
 800ad9e:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if (hci_send_req(&rq, FALSE) < 0)
 800ada2:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800ada6:	2100      	movs	r1, #0
 800ada8:	4618      	mov	r0, r3
 800adaa:	f001 fa49 	bl	800c240 <hci_send_req>
 800adae:	4603      	mov	r3, r0
 800adb0:	2b00      	cmp	r3, #0
 800adb2:	da01      	bge.n	800adb8 <aci_gap_set_io_capability+0x84>
    return BLE_STATUS_TIMEOUT;
 800adb4:	23ff      	movs	r3, #255	; 0xff
 800adb6:	e009      	b.n	800adcc <aci_gap_set_io_capability+0x98>
  if (status) 
 800adb8:	f107 030f 	add.w	r3, r7, #15
 800adbc:	781b      	ldrb	r3, [r3, #0]
 800adbe:	2b00      	cmp	r3, #0
 800adc0:	d003      	beq.n	800adca <aci_gap_set_io_capability+0x96>
  {
    return status;
 800adc2:	f107 030f 	add.w	r3, r7, #15
 800adc6:	781b      	ldrb	r3, [r3, #0]
 800adc8:	e000      	b.n	800adcc <aci_gap_set_io_capability+0x98>
  }
  return BLE_STATUS_SUCCESS;
 800adca:	2300      	movs	r3, #0
}
 800adcc:	4618      	mov	r0, r3
 800adce:	f507 7798 	add.w	r7, r7, #304	; 0x130
 800add2:	46bd      	mov	sp, r7
 800add4:	bd80      	pop	{r7, pc}

0800add6 <aci_gap_set_authentication_requirement>:
                                                  uint8_t Min_Encryption_Key_Size,
                                                  uint8_t Max_Encryption_Key_Size,
                                                  uint8_t Use_Fixed_Pin,
                                                  uint32_t Fixed_Pin,
                                                  uint8_t Identity_Address_Type)
{
 800add6:	b5b0      	push	{r4, r5, r7, lr}
 800add8:	b0cc      	sub	sp, #304	; 0x130
 800adda:	af00      	add	r7, sp, #0
 800addc:	4605      	mov	r5, r0
 800adde:	460c      	mov	r4, r1
 800ade0:	4610      	mov	r0, r2
 800ade2:	4619      	mov	r1, r3
 800ade4:	1dfb      	adds	r3, r7, #7
 800ade6:	462a      	mov	r2, r5
 800ade8:	701a      	strb	r2, [r3, #0]
 800adea:	1dbb      	adds	r3, r7, #6
 800adec:	4622      	mov	r2, r4
 800adee:	701a      	strb	r2, [r3, #0]
 800adf0:	1d7b      	adds	r3, r7, #5
 800adf2:	4602      	mov	r2, r0
 800adf4:	701a      	strb	r2, [r3, #0]
 800adf6:	1d3b      	adds	r3, r7, #4
 800adf8:	460a      	mov	r2, r1
 800adfa:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_authentication_requirement_cp0 *cp0 = (aci_gap_set_authentication_requirement_cp0*)(cmd_buffer);
 800adfc:	f107 0310 	add.w	r3, r7, #16
 800ae00:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 800ae04:	f107 030f 	add.w	r3, r7, #15
 800ae08:	2200      	movs	r2, #0
 800ae0a:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800ae0c:	2300      	movs	r3, #0
 800ae0e:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Bonding_Mode = htob(Bonding_Mode, 1);
 800ae12:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800ae16:	1dfa      	adds	r2, r7, #7
 800ae18:	7812      	ldrb	r2, [r2, #0]
 800ae1a:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800ae1c:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800ae20:	3301      	adds	r3, #1
 800ae22:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->MITM_Mode = htob(MITM_Mode, 1);
 800ae26:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800ae2a:	1dba      	adds	r2, r7, #6
 800ae2c:	7812      	ldrb	r2, [r2, #0]
 800ae2e:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800ae30:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800ae34:	3301      	adds	r3, #1
 800ae36:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->SC_Support = htob(SC_Support, 1);
 800ae3a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800ae3e:	1d7a      	adds	r2, r7, #5
 800ae40:	7812      	ldrb	r2, [r2, #0]
 800ae42:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 800ae44:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800ae48:	3301      	adds	r3, #1
 800ae4a:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->KeyPress_Notification_Support = htob(KeyPress_Notification_Support, 1);
 800ae4e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800ae52:	1d3a      	adds	r2, r7, #4
 800ae54:	7812      	ldrb	r2, [r2, #0]
 800ae56:	70da      	strb	r2, [r3, #3]
  index_input += 1;
 800ae58:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800ae5c:	3301      	adds	r3, #1
 800ae5e:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Min_Encryption_Key_Size = htob(Min_Encryption_Key_Size, 1);
 800ae62:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800ae66:	f897 2140 	ldrb.w	r2, [r7, #320]	; 0x140
 800ae6a:	711a      	strb	r2, [r3, #4]
  index_input += 1;
 800ae6c:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800ae70:	3301      	adds	r3, #1
 800ae72:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Max_Encryption_Key_Size = htob(Max_Encryption_Key_Size, 1);
 800ae76:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800ae7a:	f897 2144 	ldrb.w	r2, [r7, #324]	; 0x144
 800ae7e:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 800ae80:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800ae84:	3301      	adds	r3, #1
 800ae86:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Use_Fixed_Pin = htob(Use_Fixed_Pin, 1);
 800ae8a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800ae8e:	f897 2148 	ldrb.w	r2, [r7, #328]	; 0x148
 800ae92:	719a      	strb	r2, [r3, #6]
  index_input += 1;
 800ae94:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800ae98:	3301      	adds	r3, #1
 800ae9a:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Fixed_Pin = htob(Fixed_Pin, 4);
 800ae9e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800aea2:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 800aea6:	f8c3 2007 	str.w	r2, [r3, #7]
  index_input += 4;
 800aeaa:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800aeae:	3304      	adds	r3, #4
 800aeb0:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Identity_Address_Type = htob(Identity_Address_Type, 1);
 800aeb4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800aeb8:	f897 2150 	ldrb.w	r2, [r7, #336]	; 0x150
 800aebc:	72da      	strb	r2, [r3, #11]
  index_input += 1;
 800aebe:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800aec2:	3301      	adds	r3, #1
 800aec4:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet(&rq, 0, sizeof(rq));
 800aec8:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800aecc:	2218      	movs	r2, #24
 800aece:	2100      	movs	r1, #0
 800aed0:	4618      	mov	r0, r3
 800aed2:	f000 fdc5 	bl	800ba60 <Osal_MemSet>
  rq.ogf = 0x3f;
 800aed6:	233f      	movs	r3, #63	; 0x3f
 800aed8:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x086;
 800aedc:	2386      	movs	r3, #134	; 0x86
 800aede:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 800aee2:	f107 0310 	add.w	r3, r7, #16
 800aee6:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 800aeea:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800aeee:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 800aef2:	f107 030f 	add.w	r3, r7, #15
 800aef6:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 800aefa:	2301      	movs	r3, #1
 800aefc:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if (hci_send_req(&rq, FALSE) < 0)
 800af00:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800af04:	2100      	movs	r1, #0
 800af06:	4618      	mov	r0, r3
 800af08:	f001 f99a 	bl	800c240 <hci_send_req>
 800af0c:	4603      	mov	r3, r0
 800af0e:	2b00      	cmp	r3, #0
 800af10:	da01      	bge.n	800af16 <aci_gap_set_authentication_requirement+0x140>
    return BLE_STATUS_TIMEOUT;
 800af12:	23ff      	movs	r3, #255	; 0xff
 800af14:	e009      	b.n	800af2a <aci_gap_set_authentication_requirement+0x154>
  if (status) 
 800af16:	f107 030f 	add.w	r3, r7, #15
 800af1a:	781b      	ldrb	r3, [r3, #0]
 800af1c:	2b00      	cmp	r3, #0
 800af1e:	d003      	beq.n	800af28 <aci_gap_set_authentication_requirement+0x152>
  {
    return status;
 800af20:	f107 030f 	add.w	r3, r7, #15
 800af24:	781b      	ldrb	r3, [r3, #0]
 800af26:	e000      	b.n	800af2a <aci_gap_set_authentication_requirement+0x154>
  }
  return BLE_STATUS_SUCCESS;
 800af28:	2300      	movs	r3, #0
}
 800af2a:	4618      	mov	r0, r3
 800af2c:	f507 7798 	add.w	r7, r7, #304	; 0x130
 800af30:	46bd      	mov	sp, r7
 800af32:	bdb0      	pop	{r4, r5, r7, pc}

0800af34 <aci_gap_init>:
                        uint8_t privacy_enabled,
                        uint8_t device_name_char_len,
                        uint16_t *Service_Handle,
                        uint16_t *Dev_Name_Char_Handle,
                        uint16_t *Appearance_Char_Handle)
{
 800af34:	b590      	push	{r4, r7, lr}
 800af36:	b0cd      	sub	sp, #308	; 0x134
 800af38:	af00      	add	r7, sp, #0
 800af3a:	4604      	mov	r4, r0
 800af3c:	4608      	mov	r0, r1
 800af3e:	4611      	mov	r1, r2
 800af40:	463a      	mov	r2, r7
 800af42:	6013      	str	r3, [r2, #0]
 800af44:	1dfb      	adds	r3, r7, #7
 800af46:	4622      	mov	r2, r4
 800af48:	701a      	strb	r2, [r3, #0]
 800af4a:	1dbb      	adds	r3, r7, #6
 800af4c:	4602      	mov	r2, r0
 800af4e:	701a      	strb	r2, [r3, #0]
 800af50:	1d7b      	adds	r3, r7, #5
 800af52:	460a      	mov	r2, r1
 800af54:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_init_cp0 *cp0 = (aci_gap_init_cp0*)(cmd_buffer);
 800af56:	f107 0310 	add.w	r3, r7, #16
 800af5a:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  aci_gap_init_rp0 resp;
  Osal_MemSet(&resp, 0, sizeof(resp));
 800af5e:	f107 0308 	add.w	r3, r7, #8
 800af62:	2207      	movs	r2, #7
 800af64:	2100      	movs	r1, #0
 800af66:	4618      	mov	r0, r3
 800af68:	f000 fd7a 	bl	800ba60 <Osal_MemSet>
  int index_input = 0;
 800af6c:	2300      	movs	r3, #0
 800af6e:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Role = htob(Role, 1);
 800af72:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800af76:	1dfa      	adds	r2, r7, #7
 800af78:	7812      	ldrb	r2, [r2, #0]
 800af7a:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800af7c:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800af80:	3301      	adds	r3, #1
 800af82:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->privacy_enabled = htob(privacy_enabled, 1);
 800af86:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800af8a:	1dba      	adds	r2, r7, #6
 800af8c:	7812      	ldrb	r2, [r2, #0]
 800af8e:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800af90:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800af94:	3301      	adds	r3, #1
 800af96:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->device_name_char_len = htob(device_name_char_len, 1);
 800af9a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800af9e:	1d7a      	adds	r2, r7, #5
 800afa0:	7812      	ldrb	r2, [r2, #0]
 800afa2:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 800afa4:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800afa8:	3301      	adds	r3, #1
 800afaa:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet(&rq, 0, sizeof(rq));
 800afae:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800afb2:	2218      	movs	r2, #24
 800afb4:	2100      	movs	r1, #0
 800afb6:	4618      	mov	r0, r3
 800afb8:	f000 fd52 	bl	800ba60 <Osal_MemSet>
  rq.ogf = 0x3f;
 800afbc:	233f      	movs	r3, #63	; 0x3f
 800afbe:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x08a;
 800afc2:	238a      	movs	r3, #138	; 0x8a
 800afc4:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 800afc8:	f107 0310 	add.w	r3, r7, #16
 800afcc:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 800afd0:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800afd4:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &resp;
 800afd8:	f107 0308 	add.w	r3, r7, #8
 800afdc:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = sizeof(resp);
 800afe0:	2307      	movs	r3, #7
 800afe2:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if (hci_send_req(&rq, FALSE) < 0)
 800afe6:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800afea:	2100      	movs	r1, #0
 800afec:	4618      	mov	r0, r3
 800afee:	f001 f927 	bl	800c240 <hci_send_req>
 800aff2:	4603      	mov	r3, r0
 800aff4:	2b00      	cmp	r3, #0
 800aff6:	da01      	bge.n	800affc <aci_gap_init+0xc8>
    return BLE_STATUS_TIMEOUT;
 800aff8:	23ff      	movs	r3, #255	; 0xff
 800affa:	e021      	b.n	800b040 <aci_gap_init+0x10c>
  if (resp.Status) 
 800affc:	f107 0308 	add.w	r3, r7, #8
 800b000:	781b      	ldrb	r3, [r3, #0]
 800b002:	2b00      	cmp	r3, #0
 800b004:	d003      	beq.n	800b00e <aci_gap_init+0xda>
  {
    return resp.Status;
 800b006:	f107 0308 	add.w	r3, r7, #8
 800b00a:	781b      	ldrb	r3, [r3, #0]
 800b00c:	e018      	b.n	800b040 <aci_gap_init+0x10c>
  }
  *Service_Handle = btoh(resp.Service_Handle, 2);
 800b00e:	f107 0308 	add.w	r3, r7, #8
 800b012:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800b016:	b29a      	uxth	r2, r3
 800b018:	463b      	mov	r3, r7
 800b01a:	681b      	ldr	r3, [r3, #0]
 800b01c:	801a      	strh	r2, [r3, #0]
  *Dev_Name_Char_Handle = btoh(resp.Dev_Name_Char_Handle, 2);
 800b01e:	f107 0308 	add.w	r3, r7, #8
 800b022:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 800b026:	b29a      	uxth	r2, r3
 800b028:	f8d7 3140 	ldr.w	r3, [r7, #320]	; 0x140
 800b02c:	801a      	strh	r2, [r3, #0]
  *Appearance_Char_Handle = btoh(resp.Appearance_Char_Handle, 2);
 800b02e:	f107 0308 	add.w	r3, r7, #8
 800b032:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 800b036:	b29a      	uxth	r2, r3
 800b038:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 800b03c:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 800b03e:	2300      	movs	r3, #0
}
 800b040:	4618      	mov	r0, r3
 800b042:	f507 779a 	add.w	r7, r7, #308	; 0x134
 800b046:	46bd      	mov	sp, r7
 800b048:	bd90      	pop	{r4, r7, pc}

0800b04a <aci_gap_update_adv_data>:
  return BLE_STATUS_SUCCESS;
}

tBleStatus aci_gap_update_adv_data(uint8_t AdvDataLen,
                                   uint8_t AdvData[])
{
 800b04a:	b580      	push	{r7, lr}
 800b04c:	b0cc      	sub	sp, #304	; 0x130
 800b04e:	af00      	add	r7, sp, #0
 800b050:	4602      	mov	r2, r0
 800b052:	463b      	mov	r3, r7
 800b054:	6019      	str	r1, [r3, #0]
 800b056:	1dfb      	adds	r3, r7, #7
 800b058:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_update_adv_data_cp0 *cp0 = (aci_gap_update_adv_data_cp0*)(cmd_buffer);
 800b05a:	f107 0310 	add.w	r3, r7, #16
 800b05e:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 800b062:	f107 030f 	add.w	r3, r7, #15
 800b066:	2200      	movs	r2, #0
 800b068:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800b06a:	2300      	movs	r3, #0
 800b06c:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->AdvDataLen = htob(AdvDataLen, 1);
 800b070:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b074:	1dfa      	adds	r2, r7, #7
 800b076:	7812      	ldrb	r2, [r2, #0]
 800b078:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800b07a:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800b07e:	3301      	adds	r3, #1
 800b080:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemCpy((void *) &cp0->AdvData, (const void *) AdvData, AdvDataLen);
 800b084:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b088:	1c58      	adds	r0, r3, #1
 800b08a:	1dfb      	adds	r3, r7, #7
 800b08c:	781a      	ldrb	r2, [r3, #0]
 800b08e:	463b      	mov	r3, r7
 800b090:	6819      	ldr	r1, [r3, #0]
 800b092:	f000 fcd5 	bl	800ba40 <Osal_MemCpy>
  index_input += AdvDataLen;
 800b096:	1dfb      	adds	r3, r7, #7
 800b098:	781b      	ldrb	r3, [r3, #0]
 800b09a:	f8d7 2128 	ldr.w	r2, [r7, #296]	; 0x128
 800b09e:	4413      	add	r3, r2
 800b0a0:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet(&rq, 0, sizeof(rq));
 800b0a4:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800b0a8:	2218      	movs	r2, #24
 800b0aa:	2100      	movs	r1, #0
 800b0ac:	4618      	mov	r0, r3
 800b0ae:	f000 fcd7 	bl	800ba60 <Osal_MemSet>
  rq.ogf = 0x3f;
 800b0b2:	233f      	movs	r3, #63	; 0x3f
 800b0b4:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x08e;
 800b0b8:	238e      	movs	r3, #142	; 0x8e
 800b0ba:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 800b0be:	f107 0310 	add.w	r3, r7, #16
 800b0c2:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 800b0c6:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800b0ca:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 800b0ce:	f107 030f 	add.w	r3, r7, #15
 800b0d2:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 800b0d6:	2301      	movs	r3, #1
 800b0d8:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if (hci_send_req(&rq, FALSE) < 0)
 800b0dc:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800b0e0:	2100      	movs	r1, #0
 800b0e2:	4618      	mov	r0, r3
 800b0e4:	f001 f8ac 	bl	800c240 <hci_send_req>
 800b0e8:	4603      	mov	r3, r0
 800b0ea:	2b00      	cmp	r3, #0
 800b0ec:	da01      	bge.n	800b0f2 <aci_gap_update_adv_data+0xa8>
    return BLE_STATUS_TIMEOUT;
 800b0ee:	23ff      	movs	r3, #255	; 0xff
 800b0f0:	e009      	b.n	800b106 <aci_gap_update_adv_data+0xbc>
  if (status) 
 800b0f2:	f107 030f 	add.w	r3, r7, #15
 800b0f6:	781b      	ldrb	r3, [r3, #0]
 800b0f8:	2b00      	cmp	r3, #0
 800b0fa:	d003      	beq.n	800b104 <aci_gap_update_adv_data+0xba>
  {
    return status;
 800b0fc:	f107 030f 	add.w	r3, r7, #15
 800b100:	781b      	ldrb	r3, [r3, #0]
 800b102:	e000      	b.n	800b106 <aci_gap_update_adv_data+0xbc>
  }
  return BLE_STATUS_SUCCESS;
 800b104:	2300      	movs	r3, #0
}
 800b106:	4618      	mov	r0, r3
 800b108:	f507 7798 	add.w	r7, r7, #304	; 0x130
 800b10c:	46bd      	mov	sp, r7
 800b10e:	bd80      	pop	{r7, pc}

0800b110 <aci_gap_configure_whitelist>:
  }
  return BLE_STATUS_SUCCESS;
}

tBleStatus aci_gap_configure_whitelist(void)
{
 800b110:	b580      	push	{r7, lr}
 800b112:	b088      	sub	sp, #32
 800b114:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 800b116:	2300      	movs	r3, #0
 800b118:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet(&rq, 0, sizeof(rq));
 800b11a:	f107 0308 	add.w	r3, r7, #8
 800b11e:	2218      	movs	r2, #24
 800b120:	2100      	movs	r1, #0
 800b122:	4618      	mov	r0, r3
 800b124:	f000 fc9c 	bl	800ba60 <Osal_MemSet>
  rq.ogf = 0x3f;
 800b128:	233f      	movs	r3, #63	; 0x3f
 800b12a:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x092;
 800b12c:	2392      	movs	r3, #146	; 0x92
 800b12e:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 800b130:	1dfb      	adds	r3, r7, #7
 800b132:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 800b134:	2301      	movs	r3, #1
 800b136:	61fb      	str	r3, [r7, #28]
  if (hci_send_req(&rq, FALSE) < 0)
 800b138:	f107 0308 	add.w	r3, r7, #8
 800b13c:	2100      	movs	r1, #0
 800b13e:	4618      	mov	r0, r3
 800b140:	f001 f87e 	bl	800c240 <hci_send_req>
 800b144:	4603      	mov	r3, r0
 800b146:	2b00      	cmp	r3, #0
 800b148:	da01      	bge.n	800b14e <aci_gap_configure_whitelist+0x3e>
    return BLE_STATUS_TIMEOUT;
 800b14a:	23ff      	movs	r3, #255	; 0xff
 800b14c:	e005      	b.n	800b15a <aci_gap_configure_whitelist+0x4a>
  if (status) 
 800b14e:	79fb      	ldrb	r3, [r7, #7]
 800b150:	2b00      	cmp	r3, #0
 800b152:	d001      	beq.n	800b158 <aci_gap_configure_whitelist+0x48>
  {
    return status;
 800b154:	79fb      	ldrb	r3, [r7, #7]
 800b156:	e000      	b.n	800b15a <aci_gap_configure_whitelist+0x4a>
  }
  return BLE_STATUS_SUCCESS;
 800b158:	2300      	movs	r3, #0
}
 800b15a:	4618      	mov	r0, r3
 800b15c:	3720      	adds	r7, #32
 800b15e:	46bd      	mov	sp, r7
 800b160:	bd80      	pop	{r7, pc}

0800b162 <aci_gatt_init>:
 */

#include "ble_gatt_aci.h"

tBleStatus aci_gatt_init(void)
{
 800b162:	b580      	push	{r7, lr}
 800b164:	b088      	sub	sp, #32
 800b166:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 800b168:	2300      	movs	r3, #0
 800b16a:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet(&rq, 0, sizeof(rq));
 800b16c:	f107 0308 	add.w	r3, r7, #8
 800b170:	2218      	movs	r2, #24
 800b172:	2100      	movs	r1, #0
 800b174:	4618      	mov	r0, r3
 800b176:	f000 fc73 	bl	800ba60 <Osal_MemSet>
  rq.ogf = 0x3f;
 800b17a:	233f      	movs	r3, #63	; 0x3f
 800b17c:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x101;
 800b17e:	f240 1301 	movw	r3, #257	; 0x101
 800b182:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 800b184:	1dfb      	adds	r3, r7, #7
 800b186:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 800b188:	2301      	movs	r3, #1
 800b18a:	61fb      	str	r3, [r7, #28]
  if (hci_send_req(&rq, FALSE) < 0)
 800b18c:	f107 0308 	add.w	r3, r7, #8
 800b190:	2100      	movs	r1, #0
 800b192:	4618      	mov	r0, r3
 800b194:	f001 f854 	bl	800c240 <hci_send_req>
 800b198:	4603      	mov	r3, r0
 800b19a:	2b00      	cmp	r3, #0
 800b19c:	da01      	bge.n	800b1a2 <aci_gatt_init+0x40>
    return BLE_STATUS_TIMEOUT;
 800b19e:	23ff      	movs	r3, #255	; 0xff
 800b1a0:	e005      	b.n	800b1ae <aci_gatt_init+0x4c>
  if (status) 
 800b1a2:	79fb      	ldrb	r3, [r7, #7]
 800b1a4:	2b00      	cmp	r3, #0
 800b1a6:	d001      	beq.n	800b1ac <aci_gatt_init+0x4a>
  {
    return status;
 800b1a8:	79fb      	ldrb	r3, [r7, #7]
 800b1aa:	e000      	b.n	800b1ae <aci_gatt_init+0x4c>
  }
  return BLE_STATUS_SUCCESS;
 800b1ac:	2300      	movs	r3, #0
}
 800b1ae:	4618      	mov	r0, r3
 800b1b0:	3720      	adds	r7, #32
 800b1b2:	46bd      	mov	sp, r7
 800b1b4:	bd80      	pop	{r7, pc}

0800b1b6 <aci_gatt_add_service>:
tBleStatus aci_gatt_add_service(uint8_t Service_UUID_Type,
                                Service_UUID_t *Service_UUID,
                                uint8_t Service_Type,
                                uint8_t Max_Attribute_Records,
                                uint16_t *Service_Handle)
{
 800b1b6:	b590      	push	{r4, r7, lr}
 800b1b8:	b0cf      	sub	sp, #316	; 0x13c
 800b1ba:	af00      	add	r7, sp, #0
 800b1bc:	4604      	mov	r4, r0
 800b1be:	4638      	mov	r0, r7
 800b1c0:	6001      	str	r1, [r0, #0]
 800b1c2:	4610      	mov	r0, r2
 800b1c4:	4619      	mov	r1, r3
 800b1c6:	1dfb      	adds	r3, r7, #7
 800b1c8:	4622      	mov	r2, r4
 800b1ca:	701a      	strb	r2, [r3, #0]
 800b1cc:	1dbb      	adds	r3, r7, #6
 800b1ce:	4602      	mov	r2, r0
 800b1d0:	701a      	strb	r2, [r3, #0]
 800b1d2:	1d7b      	adds	r3, r7, #5
 800b1d4:	460a      	mov	r2, r1
 800b1d6:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_add_service_cp0 *cp0 = (aci_gatt_add_service_cp0*)(cmd_buffer);
 800b1d8:	f107 0310 	add.w	r3, r7, #16
 800b1dc:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  aci_gatt_add_service_cp1 *cp1 = (aci_gatt_add_service_cp1*)(cmd_buffer + 1 + (Service_UUID_Type == 1 ? 2 : (Service_UUID_Type == 2 ? 16 : 0)));
 800b1e0:	1dfb      	adds	r3, r7, #7
 800b1e2:	781b      	ldrb	r3, [r3, #0]
 800b1e4:	2b01      	cmp	r3, #1
 800b1e6:	d007      	beq.n	800b1f8 <aci_gatt_add_service+0x42>
 800b1e8:	1dfb      	adds	r3, r7, #7
 800b1ea:	781b      	ldrb	r3, [r3, #0]
 800b1ec:	2b02      	cmp	r3, #2
 800b1ee:	d101      	bne.n	800b1f4 <aci_gatt_add_service+0x3e>
 800b1f0:	2311      	movs	r3, #17
 800b1f2:	e002      	b.n	800b1fa <aci_gatt_add_service+0x44>
 800b1f4:	2301      	movs	r3, #1
 800b1f6:	e000      	b.n	800b1fa <aci_gatt_add_service+0x44>
 800b1f8:	2303      	movs	r3, #3
 800b1fa:	f107 0210 	add.w	r2, r7, #16
 800b1fe:	4413      	add	r3, r2
 800b200:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  aci_gatt_add_service_rp0 resp;
  Osal_MemSet(&resp, 0, sizeof(resp));
 800b204:	f107 030c 	add.w	r3, r7, #12
 800b208:	2203      	movs	r2, #3
 800b20a:	2100      	movs	r1, #0
 800b20c:	4618      	mov	r0, r3
 800b20e:	f000 fc27 	bl	800ba60 <Osal_MemSet>
  int index_input = 0;
 800b212:	2300      	movs	r3, #0
 800b214:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Service_UUID_Type = htob(Service_UUID_Type, 1);
 800b218:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800b21c:	1dfa      	adds	r2, r7, #7
 800b21e:	7812      	ldrb	r2, [r2, #0]
 800b220:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800b222:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800b226:	3301      	adds	r3, #1
 800b228:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  /* var_len_data input */
  {
    uint8_t size;
    switch (Service_UUID_Type) {
 800b22c:	1dfb      	adds	r3, r7, #7
 800b22e:	781b      	ldrb	r3, [r3, #0]
 800b230:	2b01      	cmp	r3, #1
 800b232:	d002      	beq.n	800b23a <aci_gatt_add_service+0x84>
 800b234:	2b02      	cmp	r3, #2
 800b236:	d004      	beq.n	800b242 <aci_gatt_add_service+0x8c>
 800b238:	e007      	b.n	800b24a <aci_gatt_add_service+0x94>
      case 1: size = 2; break;
 800b23a:	2302      	movs	r3, #2
 800b23c:	f887 3137 	strb.w	r3, [r7, #311]	; 0x137
 800b240:	e005      	b.n	800b24e <aci_gatt_add_service+0x98>
      case 2: size = 16; break;
 800b242:	2310      	movs	r3, #16
 800b244:	f887 3137 	strb.w	r3, [r7, #311]	; 0x137
 800b248:	e001      	b.n	800b24e <aci_gatt_add_service+0x98>
      default: return BLE_STATUS_ERROR;
 800b24a:	2347      	movs	r3, #71	; 0x47
 800b24c:	e05d      	b.n	800b30a <aci_gatt_add_service+0x154>
    }
    Osal_MemCpy((void *) &cp0->Service_UUID, (const void *) Service_UUID, size);
 800b24e:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800b252:	1c58      	adds	r0, r3, #1
 800b254:	f897 2137 	ldrb.w	r2, [r7, #311]	; 0x137
 800b258:	463b      	mov	r3, r7
 800b25a:	6819      	ldr	r1, [r3, #0]
 800b25c:	f000 fbf0 	bl	800ba40 <Osal_MemCpy>
    index_input += size;
 800b260:	f897 3137 	ldrb.w	r3, [r7, #311]	; 0x137
 800b264:	f8d7 2128 	ldr.w	r2, [r7, #296]	; 0x128
 800b268:	4413      	add	r3, r2
 800b26a:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
    {
      cp1->Service_Type = htob(Service_Type, 1);
 800b26e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b272:	1dba      	adds	r2, r7, #6
 800b274:	7812      	ldrb	r2, [r2, #0]
 800b276:	701a      	strb	r2, [r3, #0]
    }
    index_input += 1;
 800b278:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800b27c:	3301      	adds	r3, #1
 800b27e:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
    {
      cp1->Max_Attribute_Records = htob(Max_Attribute_Records, 1);
 800b282:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b286:	1d7a      	adds	r2, r7, #5
 800b288:	7812      	ldrb	r2, [r2, #0]
 800b28a:	705a      	strb	r2, [r3, #1]
    }
    index_input += 1;
 800b28c:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800b290:	3301      	adds	r3, #1
 800b292:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  }
  Osal_MemSet(&rq, 0, sizeof(rq));
 800b296:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800b29a:	2218      	movs	r2, #24
 800b29c:	2100      	movs	r1, #0
 800b29e:	4618      	mov	r0, r3
 800b2a0:	f000 fbde 	bl	800ba60 <Osal_MemSet>
  rq.ogf = 0x3f;
 800b2a4:	233f      	movs	r3, #63	; 0x3f
 800b2a6:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x102;
 800b2aa:	f44f 7381 	mov.w	r3, #258	; 0x102
 800b2ae:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 800b2b2:	f107 0310 	add.w	r3, r7, #16
 800b2b6:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 800b2ba:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800b2be:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &resp;
 800b2c2:	f107 030c 	add.w	r3, r7, #12
 800b2c6:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = sizeof(resp);
 800b2ca:	2303      	movs	r3, #3
 800b2cc:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if (hci_send_req(&rq, FALSE) < 0)
 800b2d0:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800b2d4:	2100      	movs	r1, #0
 800b2d6:	4618      	mov	r0, r3
 800b2d8:	f000 ffb2 	bl	800c240 <hci_send_req>
 800b2dc:	4603      	mov	r3, r0
 800b2de:	2b00      	cmp	r3, #0
 800b2e0:	da01      	bge.n	800b2e6 <aci_gatt_add_service+0x130>
    return BLE_STATUS_TIMEOUT;
 800b2e2:	23ff      	movs	r3, #255	; 0xff
 800b2e4:	e011      	b.n	800b30a <aci_gatt_add_service+0x154>
  if (resp.Status) 
 800b2e6:	f107 030c 	add.w	r3, r7, #12
 800b2ea:	781b      	ldrb	r3, [r3, #0]
 800b2ec:	2b00      	cmp	r3, #0
 800b2ee:	d003      	beq.n	800b2f8 <aci_gatt_add_service+0x142>
  {
    return resp.Status;
 800b2f0:	f107 030c 	add.w	r3, r7, #12
 800b2f4:	781b      	ldrb	r3, [r3, #0]
 800b2f6:	e008      	b.n	800b30a <aci_gatt_add_service+0x154>
  }
  *Service_Handle = btoh(resp.Service_Handle, 2);
 800b2f8:	f107 030c 	add.w	r3, r7, #12
 800b2fc:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800b300:	b29a      	uxth	r2, r3
 800b302:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 800b306:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 800b308:	2300      	movs	r3, #0
}
 800b30a:	4618      	mov	r0, r3
 800b30c:	f507 779e 	add.w	r7, r7, #316	; 0x13c
 800b310:	46bd      	mov	sp, r7
 800b312:	bd90      	pop	{r4, r7, pc}

0800b314 <aci_gatt_add_char>:
                             uint8_t Security_Permissions,
                             uint8_t GATT_Evt_Mask,
                             uint8_t Enc_Key_Size,
                             uint8_t Is_Variable,
                             uint16_t *Char_Handle)
{
 800b314:	b590      	push	{r4, r7, lr}
 800b316:	b0d1      	sub	sp, #324	; 0x144
 800b318:	af00      	add	r7, sp, #0
 800b31a:	4604      	mov	r4, r0
 800b31c:	4608      	mov	r0, r1
 800b31e:	f107 0108 	add.w	r1, r7, #8
 800b322:	600a      	str	r2, [r1, #0]
 800b324:	4619      	mov	r1, r3
 800b326:	f107 030e 	add.w	r3, r7, #14
 800b32a:	4622      	mov	r2, r4
 800b32c:	801a      	strh	r2, [r3, #0]
 800b32e:	f107 030d 	add.w	r3, r7, #13
 800b332:	4602      	mov	r2, r0
 800b334:	701a      	strb	r2, [r3, #0]
 800b336:	1dbb      	adds	r3, r7, #6
 800b338:	460a      	mov	r2, r1
 800b33a:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_add_char_cp0 *cp0 = (aci_gatt_add_char_cp0*)(cmd_buffer);
 800b33c:	f107 0318 	add.w	r3, r7, #24
 800b340:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  aci_gatt_add_char_cp1 *cp1 = (aci_gatt_add_char_cp1*)(cmd_buffer + 2 + 1 + (Char_UUID_Type == 1 ? 2 : (Char_UUID_Type == 2 ? 16 : 0)));
 800b344:	f107 030d 	add.w	r3, r7, #13
 800b348:	781b      	ldrb	r3, [r3, #0]
 800b34a:	2b01      	cmp	r3, #1
 800b34c:	d008      	beq.n	800b360 <aci_gatt_add_char+0x4c>
 800b34e:	f107 030d 	add.w	r3, r7, #13
 800b352:	781b      	ldrb	r3, [r3, #0]
 800b354:	2b02      	cmp	r3, #2
 800b356:	d101      	bne.n	800b35c <aci_gatt_add_char+0x48>
 800b358:	2313      	movs	r3, #19
 800b35a:	e002      	b.n	800b362 <aci_gatt_add_char+0x4e>
 800b35c:	2303      	movs	r3, #3
 800b35e:	e000      	b.n	800b362 <aci_gatt_add_char+0x4e>
 800b360:	2305      	movs	r3, #5
 800b362:	f107 0218 	add.w	r2, r7, #24
 800b366:	4413      	add	r3, r2
 800b368:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  aci_gatt_add_char_rp0 resp;
  Osal_MemSet(&resp, 0, sizeof(resp));
 800b36c:	f107 0314 	add.w	r3, r7, #20
 800b370:	2203      	movs	r2, #3
 800b372:	2100      	movs	r1, #0
 800b374:	4618      	mov	r0, r3
 800b376:	f000 fb73 	bl	800ba60 <Osal_MemSet>
  int index_input = 0;
 800b37a:	2300      	movs	r3, #0
 800b37c:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  cp0->Service_Handle = htob(Service_Handle, 2);
 800b380:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 800b384:	f107 020e 	add.w	r2, r7, #14
 800b388:	8812      	ldrh	r2, [r2, #0]
 800b38a:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800b38c:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800b390:	3302      	adds	r3, #2
 800b392:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  cp0->Char_UUID_Type = htob(Char_UUID_Type, 1);
 800b396:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 800b39a:	f107 020d 	add.w	r2, r7, #13
 800b39e:	7812      	ldrb	r2, [r2, #0]
 800b3a0:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 800b3a2:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800b3a6:	3301      	adds	r3, #1
 800b3a8:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  /* var_len_data input */
  {
    uint8_t size;
    switch (Char_UUID_Type) {
 800b3ac:	f107 030d 	add.w	r3, r7, #13
 800b3b0:	781b      	ldrb	r3, [r3, #0]
 800b3b2:	2b01      	cmp	r3, #1
 800b3b4:	d002      	beq.n	800b3bc <aci_gatt_add_char+0xa8>
 800b3b6:	2b02      	cmp	r3, #2
 800b3b8:	d004      	beq.n	800b3c4 <aci_gatt_add_char+0xb0>
 800b3ba:	e007      	b.n	800b3cc <aci_gatt_add_char+0xb8>
      case 1: size = 2; break;
 800b3bc:	2302      	movs	r3, #2
 800b3be:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
 800b3c2:	e005      	b.n	800b3d0 <aci_gatt_add_char+0xbc>
      case 2: size = 16; break;
 800b3c4:	2310      	movs	r3, #16
 800b3c6:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
 800b3ca:	e001      	b.n	800b3d0 <aci_gatt_add_char+0xbc>
      default: return BLE_STATUS_ERROR;
 800b3cc:	2347      	movs	r3, #71	; 0x47
 800b3ce:	e086      	b.n	800b4de <aci_gatt_add_char+0x1ca>
    }
    Osal_MemCpy((void *) &cp0->Char_UUID, (const void *) Char_UUID, size);
 800b3d0:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 800b3d4:	1cd8      	adds	r0, r3, #3
 800b3d6:	f897 213f 	ldrb.w	r2, [r7, #319]	; 0x13f
 800b3da:	f107 0308 	add.w	r3, r7, #8
 800b3de:	6819      	ldr	r1, [r3, #0]
 800b3e0:	f000 fb2e 	bl	800ba40 <Osal_MemCpy>
    index_input += size;
 800b3e4:	f897 313f 	ldrb.w	r3, [r7, #319]	; 0x13f
 800b3e8:	f8d7 2130 	ldr.w	r2, [r7, #304]	; 0x130
 800b3ec:	4413      	add	r3, r2
 800b3ee:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
    {
      cp1->Char_Value_Length = htob(Char_Value_Length, 2);
 800b3f2:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800b3f6:	1dba      	adds	r2, r7, #6
 800b3f8:	8812      	ldrh	r2, [r2, #0]
 800b3fa:	801a      	strh	r2, [r3, #0]
    }
    index_input += 2;
 800b3fc:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800b400:	3302      	adds	r3, #2
 800b402:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
    {
      cp1->Char_Properties = htob(Char_Properties, 1);
 800b406:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800b40a:	f897 2150 	ldrb.w	r2, [r7, #336]	; 0x150
 800b40e:	709a      	strb	r2, [r3, #2]
    }
    index_input += 1;
 800b410:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800b414:	3301      	adds	r3, #1
 800b416:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
    {
      cp1->Security_Permissions = htob(Security_Permissions, 1);
 800b41a:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800b41e:	f897 2154 	ldrb.w	r2, [r7, #340]	; 0x154
 800b422:	70da      	strb	r2, [r3, #3]
    }
    index_input += 1;
 800b424:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800b428:	3301      	adds	r3, #1
 800b42a:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
    {
      cp1->GATT_Evt_Mask = htob(GATT_Evt_Mask, 1);
 800b42e:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800b432:	f897 2158 	ldrb.w	r2, [r7, #344]	; 0x158
 800b436:	711a      	strb	r2, [r3, #4]
    }
    index_input += 1;
 800b438:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800b43c:	3301      	adds	r3, #1
 800b43e:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
    {
      cp1->Enc_Key_Size = htob(Enc_Key_Size, 1);
 800b442:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800b446:	f897 215c 	ldrb.w	r2, [r7, #348]	; 0x15c
 800b44a:	715a      	strb	r2, [r3, #5]
    }
    index_input += 1;
 800b44c:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800b450:	3301      	adds	r3, #1
 800b452:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
    {
      cp1->Is_Variable = htob(Is_Variable, 1);
 800b456:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800b45a:	f897 2160 	ldrb.w	r2, [r7, #352]	; 0x160
 800b45e:	719a      	strb	r2, [r3, #6]
    }
    index_input += 1;
 800b460:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800b464:	3301      	adds	r3, #1
 800b466:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  }
  Osal_MemSet(&rq, 0, sizeof(rq));
 800b46a:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800b46e:	2218      	movs	r2, #24
 800b470:	2100      	movs	r1, #0
 800b472:	4618      	mov	r0, r3
 800b474:	f000 faf4 	bl	800ba60 <Osal_MemSet>
  rq.ogf = 0x3f;
 800b478:	233f      	movs	r3, #63	; 0x3f
 800b47a:	f8a7 3118 	strh.w	r3, [r7, #280]	; 0x118
  rq.ocf = 0x104;
 800b47e:	f44f 7382 	mov.w	r3, #260	; 0x104
 800b482:	f8a7 311a 	strh.w	r3, [r7, #282]	; 0x11a
  rq.cparam = cmd_buffer;
 800b486:	f107 0318 	add.w	r3, r7, #24
 800b48a:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.clen = index_input;
 800b48e:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800b492:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  rq.rparam = &resp;
 800b496:	f107 0314 	add.w	r3, r7, #20
 800b49a:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  rq.rlen = sizeof(resp);
 800b49e:	2303      	movs	r3, #3
 800b4a0:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  if (hci_send_req(&rq, FALSE) < 0)
 800b4a4:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800b4a8:	2100      	movs	r1, #0
 800b4aa:	4618      	mov	r0, r3
 800b4ac:	f000 fec8 	bl	800c240 <hci_send_req>
 800b4b0:	4603      	mov	r3, r0
 800b4b2:	2b00      	cmp	r3, #0
 800b4b4:	da01      	bge.n	800b4ba <aci_gatt_add_char+0x1a6>
    return BLE_STATUS_TIMEOUT;
 800b4b6:	23ff      	movs	r3, #255	; 0xff
 800b4b8:	e011      	b.n	800b4de <aci_gatt_add_char+0x1ca>
  if (resp.Status) 
 800b4ba:	f107 0314 	add.w	r3, r7, #20
 800b4be:	781b      	ldrb	r3, [r3, #0]
 800b4c0:	2b00      	cmp	r3, #0
 800b4c2:	d003      	beq.n	800b4cc <aci_gatt_add_char+0x1b8>
  {
    return resp.Status;
 800b4c4:	f107 0314 	add.w	r3, r7, #20
 800b4c8:	781b      	ldrb	r3, [r3, #0]
 800b4ca:	e008      	b.n	800b4de <aci_gatt_add_char+0x1ca>
  }
  *Char_Handle = btoh(resp.Char_Handle, 2);
 800b4cc:	f107 0314 	add.w	r3, r7, #20
 800b4d0:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800b4d4:	b29a      	uxth	r2, r3
 800b4d6:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 800b4da:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 800b4dc:	2300      	movs	r3, #0
}
 800b4de:	4618      	mov	r0, r3
 800b4e0:	f507 77a2 	add.w	r7, r7, #324	; 0x144
 800b4e4:	46bd      	mov	sp, r7
 800b4e6:	bd90      	pop	{r4, r7, pc}

0800b4e8 <aci_gatt_update_char_value>:
tBleStatus aci_gatt_update_char_value(uint16_t Service_Handle,
                                      uint16_t Char_Handle,
                                      uint8_t Val_Offset,
                                      uint8_t Char_Value_Length,
                                      uint8_t Char_Value[])
{
 800b4e8:	b5b0      	push	{r4, r5, r7, lr}
 800b4ea:	b0cc      	sub	sp, #304	; 0x130
 800b4ec:	af00      	add	r7, sp, #0
 800b4ee:	4605      	mov	r5, r0
 800b4f0:	460c      	mov	r4, r1
 800b4f2:	4610      	mov	r0, r2
 800b4f4:	4619      	mov	r1, r3
 800b4f6:	1dbb      	adds	r3, r7, #6
 800b4f8:	462a      	mov	r2, r5
 800b4fa:	801a      	strh	r2, [r3, #0]
 800b4fc:	1d3b      	adds	r3, r7, #4
 800b4fe:	4622      	mov	r2, r4
 800b500:	801a      	strh	r2, [r3, #0]
 800b502:	1cfb      	adds	r3, r7, #3
 800b504:	4602      	mov	r2, r0
 800b506:	701a      	strb	r2, [r3, #0]
 800b508:	1cbb      	adds	r3, r7, #2
 800b50a:	460a      	mov	r2, r1
 800b50c:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_update_char_value_cp0 *cp0 = (aci_gatt_update_char_value_cp0*)(cmd_buffer);
 800b50e:	f107 0310 	add.w	r3, r7, #16
 800b512:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 800b516:	f107 030f 	add.w	r3, r7, #15
 800b51a:	2200      	movs	r2, #0
 800b51c:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800b51e:	2300      	movs	r3, #0
 800b520:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Service_Handle = htob(Service_Handle, 2);
 800b524:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b528:	1dba      	adds	r2, r7, #6
 800b52a:	8812      	ldrh	r2, [r2, #0]
 800b52c:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800b52e:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800b532:	3302      	adds	r3, #2
 800b534:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Char_Handle = htob(Char_Handle, 2);
 800b538:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b53c:	1d3a      	adds	r2, r7, #4
 800b53e:	8812      	ldrh	r2, [r2, #0]
 800b540:	805a      	strh	r2, [r3, #2]
  index_input += 2;
 800b542:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800b546:	3302      	adds	r3, #2
 800b548:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Val_Offset = htob(Val_Offset, 1);
 800b54c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b550:	1cfa      	adds	r2, r7, #3
 800b552:	7812      	ldrb	r2, [r2, #0]
 800b554:	711a      	strb	r2, [r3, #4]
  index_input += 1;
 800b556:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800b55a:	3301      	adds	r3, #1
 800b55c:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Char_Value_Length = htob(Char_Value_Length, 1);
 800b560:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b564:	1cba      	adds	r2, r7, #2
 800b566:	7812      	ldrb	r2, [r2, #0]
 800b568:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 800b56a:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800b56e:	3301      	adds	r3, #1
 800b570:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemCpy((void *) &cp0->Char_Value, (const void *) Char_Value, Char_Value_Length);
 800b574:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b578:	1d98      	adds	r0, r3, #6
 800b57a:	1cbb      	adds	r3, r7, #2
 800b57c:	781b      	ldrb	r3, [r3, #0]
 800b57e:	461a      	mov	r2, r3
 800b580:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 800b584:	f000 fa5c 	bl	800ba40 <Osal_MemCpy>
  index_input += Char_Value_Length;
 800b588:	1cbb      	adds	r3, r7, #2
 800b58a:	781b      	ldrb	r3, [r3, #0]
 800b58c:	f8d7 2128 	ldr.w	r2, [r7, #296]	; 0x128
 800b590:	4413      	add	r3, r2
 800b592:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet(&rq, 0, sizeof(rq));
 800b596:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800b59a:	2218      	movs	r2, #24
 800b59c:	2100      	movs	r1, #0
 800b59e:	4618      	mov	r0, r3
 800b5a0:	f000 fa5e 	bl	800ba60 <Osal_MemSet>
  rq.ogf = 0x3f;
 800b5a4:	233f      	movs	r3, #63	; 0x3f
 800b5a6:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x106;
 800b5aa:	f44f 7383 	mov.w	r3, #262	; 0x106
 800b5ae:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 800b5b2:	f107 0310 	add.w	r3, r7, #16
 800b5b6:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 800b5ba:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800b5be:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 800b5c2:	f107 030f 	add.w	r3, r7, #15
 800b5c6:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 800b5ca:	2301      	movs	r3, #1
 800b5cc:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if (hci_send_req(&rq, FALSE) < 0)
 800b5d0:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800b5d4:	2100      	movs	r1, #0
 800b5d6:	4618      	mov	r0, r3
 800b5d8:	f000 fe32 	bl	800c240 <hci_send_req>
 800b5dc:	4603      	mov	r3, r0
 800b5de:	2b00      	cmp	r3, #0
 800b5e0:	da01      	bge.n	800b5e6 <aci_gatt_update_char_value+0xfe>
    return BLE_STATUS_TIMEOUT;
 800b5e2:	23ff      	movs	r3, #255	; 0xff
 800b5e4:	e009      	b.n	800b5fa <aci_gatt_update_char_value+0x112>
  if (status) 
 800b5e6:	f107 030f 	add.w	r3, r7, #15
 800b5ea:	781b      	ldrb	r3, [r3, #0]
 800b5ec:	2b00      	cmp	r3, #0
 800b5ee:	d003      	beq.n	800b5f8 <aci_gatt_update_char_value+0x110>
  {
    return status;
 800b5f0:	f107 030f 	add.w	r3, r7, #15
 800b5f4:	781b      	ldrb	r3, [r3, #0]
 800b5f6:	e000      	b.n	800b5fa <aci_gatt_update_char_value+0x112>
  }
  return BLE_STATUS_SUCCESS;
 800b5f8:	2300      	movs	r3, #0
}
 800b5fa:	4618      	mov	r0, r3
 800b5fc:	f507 7798 	add.w	r7, r7, #304	; 0x130
 800b600:	46bd      	mov	sp, r7
 800b602:	bdb0      	pop	{r4, r5, r7, pc}

0800b604 <aci_hal_write_config_data>:
}

tBleStatus aci_hal_write_config_data(uint8_t Offset,
                                     uint8_t Length,
                                     uint8_t Value[])
{
 800b604:	b580      	push	{r7, lr}
 800b606:	b0cc      	sub	sp, #304	; 0x130
 800b608:	af00      	add	r7, sp, #0
 800b60a:	463b      	mov	r3, r7
 800b60c:	601a      	str	r2, [r3, #0]
 800b60e:	1dfb      	adds	r3, r7, #7
 800b610:	4602      	mov	r2, r0
 800b612:	701a      	strb	r2, [r3, #0]
 800b614:	1dbb      	adds	r3, r7, #6
 800b616:	460a      	mov	r2, r1
 800b618:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_write_config_data_cp0 *cp0 = (aci_hal_write_config_data_cp0*)(cmd_buffer);
 800b61a:	f107 0310 	add.w	r3, r7, #16
 800b61e:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 800b622:	f107 030f 	add.w	r3, r7, #15
 800b626:	2200      	movs	r2, #0
 800b628:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800b62a:	2300      	movs	r3, #0
 800b62c:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Offset = htob(Offset, 1);
 800b630:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b634:	1dfa      	adds	r2, r7, #7
 800b636:	7812      	ldrb	r2, [r2, #0]
 800b638:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800b63a:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800b63e:	3301      	adds	r3, #1
 800b640:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Length = htob(Length, 1);
 800b644:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b648:	1dba      	adds	r2, r7, #6
 800b64a:	7812      	ldrb	r2, [r2, #0]
 800b64c:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800b64e:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800b652:	3301      	adds	r3, #1
 800b654:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemCpy((void *) &cp0->Value, (const void *) Value, Length);
 800b658:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b65c:	1c98      	adds	r0, r3, #2
 800b65e:	1dbb      	adds	r3, r7, #6
 800b660:	781a      	ldrb	r2, [r3, #0]
 800b662:	463b      	mov	r3, r7
 800b664:	6819      	ldr	r1, [r3, #0]
 800b666:	f000 f9eb 	bl	800ba40 <Osal_MemCpy>
  index_input += Length;
 800b66a:	1dbb      	adds	r3, r7, #6
 800b66c:	781b      	ldrb	r3, [r3, #0]
 800b66e:	f8d7 2128 	ldr.w	r2, [r7, #296]	; 0x128
 800b672:	4413      	add	r3, r2
 800b674:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet(&rq, 0, sizeof(rq));
 800b678:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800b67c:	2218      	movs	r2, #24
 800b67e:	2100      	movs	r1, #0
 800b680:	4618      	mov	r0, r3
 800b682:	f000 f9ed 	bl	800ba60 <Osal_MemSet>
  rq.ogf = 0x3f;
 800b686:	233f      	movs	r3, #63	; 0x3f
 800b688:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x00c;
 800b68c:	230c      	movs	r3, #12
 800b68e:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 800b692:	f107 0310 	add.w	r3, r7, #16
 800b696:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 800b69a:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800b69e:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 800b6a2:	f107 030f 	add.w	r3, r7, #15
 800b6a6:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 800b6aa:	2301      	movs	r3, #1
 800b6ac:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if (hci_send_req(&rq, FALSE) < 0)
 800b6b0:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800b6b4:	2100      	movs	r1, #0
 800b6b6:	4618      	mov	r0, r3
 800b6b8:	f000 fdc2 	bl	800c240 <hci_send_req>
 800b6bc:	4603      	mov	r3, r0
 800b6be:	2b00      	cmp	r3, #0
 800b6c0:	da01      	bge.n	800b6c6 <aci_hal_write_config_data+0xc2>
    return BLE_STATUS_TIMEOUT;
 800b6c2:	23ff      	movs	r3, #255	; 0xff
 800b6c4:	e009      	b.n	800b6da <aci_hal_write_config_data+0xd6>
  if (status) 
 800b6c6:	f107 030f 	add.w	r3, r7, #15
 800b6ca:	781b      	ldrb	r3, [r3, #0]
 800b6cc:	2b00      	cmp	r3, #0
 800b6ce:	d003      	beq.n	800b6d8 <aci_hal_write_config_data+0xd4>
  {
    return status;
 800b6d0:	f107 030f 	add.w	r3, r7, #15
 800b6d4:	781b      	ldrb	r3, [r3, #0]
 800b6d6:	e000      	b.n	800b6da <aci_hal_write_config_data+0xd6>
  }
  return BLE_STATUS_SUCCESS;
 800b6d8:	2300      	movs	r3, #0
}
 800b6da:	4618      	mov	r0, r3
 800b6dc:	f507 7798 	add.w	r7, r7, #304	; 0x130
 800b6e0:	46bd      	mov	sp, r7
 800b6e2:	bd80      	pop	{r7, pc}

0800b6e4 <aci_hal_set_tx_power_level>:
  return BLE_STATUS_SUCCESS;
}

tBleStatus aci_hal_set_tx_power_level(uint8_t En_High_Power,
                                      uint8_t PA_Level)
{
 800b6e4:	b580      	push	{r7, lr}
 800b6e6:	b0cc      	sub	sp, #304	; 0x130
 800b6e8:	af00      	add	r7, sp, #0
 800b6ea:	4602      	mov	r2, r0
 800b6ec:	1dfb      	adds	r3, r7, #7
 800b6ee:	701a      	strb	r2, [r3, #0]
 800b6f0:	1dbb      	adds	r3, r7, #6
 800b6f2:	460a      	mov	r2, r1
 800b6f4:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_set_tx_power_level_cp0 *cp0 = (aci_hal_set_tx_power_level_cp0*)(cmd_buffer);
 800b6f6:	f107 0310 	add.w	r3, r7, #16
 800b6fa:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 800b6fe:	f107 030f 	add.w	r3, r7, #15
 800b702:	2200      	movs	r2, #0
 800b704:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800b706:	2300      	movs	r3, #0
 800b708:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->En_High_Power = htob(En_High_Power, 1);
 800b70c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b710:	1dfa      	adds	r2, r7, #7
 800b712:	7812      	ldrb	r2, [r2, #0]
 800b714:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800b716:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800b71a:	3301      	adds	r3, #1
 800b71c:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->PA_Level = htob(PA_Level, 1);
 800b720:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b724:	1dba      	adds	r2, r7, #6
 800b726:	7812      	ldrb	r2, [r2, #0]
 800b728:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800b72a:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800b72e:	3301      	adds	r3, #1
 800b730:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet(&rq, 0, sizeof(rq));
 800b734:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800b738:	2218      	movs	r2, #24
 800b73a:	2100      	movs	r1, #0
 800b73c:	4618      	mov	r0, r3
 800b73e:	f000 f98f 	bl	800ba60 <Osal_MemSet>
  rq.ogf = 0x3f;
 800b742:	233f      	movs	r3, #63	; 0x3f
 800b744:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x00f;
 800b748:	230f      	movs	r3, #15
 800b74a:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 800b74e:	f107 0310 	add.w	r3, r7, #16
 800b752:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 800b756:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800b75a:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 800b75e:	f107 030f 	add.w	r3, r7, #15
 800b762:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 800b766:	2301      	movs	r3, #1
 800b768:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if (hci_send_req(&rq, FALSE) < 0)
 800b76c:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800b770:	2100      	movs	r1, #0
 800b772:	4618      	mov	r0, r3
 800b774:	f000 fd64 	bl	800c240 <hci_send_req>
 800b778:	4603      	mov	r3, r0
 800b77a:	2b00      	cmp	r3, #0
 800b77c:	da01      	bge.n	800b782 <aci_hal_set_tx_power_level+0x9e>
    return BLE_STATUS_TIMEOUT;
 800b77e:	23ff      	movs	r3, #255	; 0xff
 800b780:	e009      	b.n	800b796 <aci_hal_set_tx_power_level+0xb2>
  if (status) 
 800b782:	f107 030f 	add.w	r3, r7, #15
 800b786:	781b      	ldrb	r3, [r3, #0]
 800b788:	2b00      	cmp	r3, #0
 800b78a:	d003      	beq.n	800b794 <aci_hal_set_tx_power_level+0xb0>
  {
    return status;
 800b78c:	f107 030f 	add.w	r3, r7, #15
 800b790:	781b      	ldrb	r3, [r3, #0]
 800b792:	e000      	b.n	800b796 <aci_hal_set_tx_power_level+0xb2>
  }
  return BLE_STATUS_SUCCESS;
 800b794:	2300      	movs	r3, #0
}
 800b796:	4618      	mov	r0, r3
 800b798:	f507 7798 	add.w	r7, r7, #304	; 0x130
 800b79c:	46bd      	mov	sp, r7
 800b79e:	bd80      	pop	{r7, pc}

0800b7a0 <aci_hal_set_radio_activity_mask>:
  Osal_MemCpy((void *) Link_Connection_Handle, (const void *) resp.Link_Connection_Handle, 16);
  return BLE_STATUS_SUCCESS;
}

tBleStatus aci_hal_set_radio_activity_mask(uint16_t Radio_Activity_Mask)
{
 800b7a0:	b580      	push	{r7, lr}
 800b7a2:	b0cc      	sub	sp, #304	; 0x130
 800b7a4:	af00      	add	r7, sp, #0
 800b7a6:	4602      	mov	r2, r0
 800b7a8:	1dbb      	adds	r3, r7, #6
 800b7aa:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_set_radio_activity_mask_cp0 *cp0 = (aci_hal_set_radio_activity_mask_cp0*)(cmd_buffer);
 800b7ac:	f107 0310 	add.w	r3, r7, #16
 800b7b0:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 800b7b4:	f107 030f 	add.w	r3, r7, #15
 800b7b8:	2200      	movs	r2, #0
 800b7ba:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800b7bc:	2300      	movs	r3, #0
 800b7be:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Radio_Activity_Mask = htob(Radio_Activity_Mask, 2);
 800b7c2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b7c6:	1dba      	adds	r2, r7, #6
 800b7c8:	8812      	ldrh	r2, [r2, #0]
 800b7ca:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800b7cc:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800b7d0:	3302      	adds	r3, #2
 800b7d2:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet(&rq, 0, sizeof(rq));
 800b7d6:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800b7da:	2218      	movs	r2, #24
 800b7dc:	2100      	movs	r1, #0
 800b7de:	4618      	mov	r0, r3
 800b7e0:	f000 f93e 	bl	800ba60 <Osal_MemSet>
  rq.ogf = 0x3f;
 800b7e4:	233f      	movs	r3, #63	; 0x3f
 800b7e6:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x018;
 800b7ea:	2318      	movs	r3, #24
 800b7ec:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 800b7f0:	f107 0310 	add.w	r3, r7, #16
 800b7f4:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 800b7f8:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800b7fc:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 800b800:	f107 030f 	add.w	r3, r7, #15
 800b804:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 800b808:	2301      	movs	r3, #1
 800b80a:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if (hci_send_req(&rq, FALSE) < 0)
 800b80e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800b812:	2100      	movs	r1, #0
 800b814:	4618      	mov	r0, r3
 800b816:	f000 fd13 	bl	800c240 <hci_send_req>
 800b81a:	4603      	mov	r3, r0
 800b81c:	2b00      	cmp	r3, #0
 800b81e:	da01      	bge.n	800b824 <aci_hal_set_radio_activity_mask+0x84>
    return BLE_STATUS_TIMEOUT;
 800b820:	23ff      	movs	r3, #255	; 0xff
 800b822:	e009      	b.n	800b838 <aci_hal_set_radio_activity_mask+0x98>
  if (status) 
 800b824:	f107 030f 	add.w	r3, r7, #15
 800b828:	781b      	ldrb	r3, [r3, #0]
 800b82a:	2b00      	cmp	r3, #0
 800b82c:	d003      	beq.n	800b836 <aci_hal_set_radio_activity_mask+0x96>
  {
    return status;
 800b82e:	f107 030f 	add.w	r3, r7, #15
 800b832:	781b      	ldrb	r3, [r3, #0]
 800b834:	e000      	b.n	800b838 <aci_hal_set_radio_activity_mask+0x98>
  }
  return BLE_STATUS_SUCCESS;
 800b836:	2300      	movs	r3, #0
}
 800b838:	4618      	mov	r0, r3
 800b83a:	f507 7798 	add.w	r7, r7, #304	; 0x130
 800b83e:	46bd      	mov	sp, r7
 800b840:	bd80      	pop	{r7, pc}

0800b842 <hci_reset>:
  }
  return BLE_STATUS_SUCCESS;
}

tBleStatus hci_reset(void)
{
 800b842:	b580      	push	{r7, lr}
 800b844:	b088      	sub	sp, #32
 800b846:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 800b848:	2300      	movs	r3, #0
 800b84a:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet(&rq, 0, sizeof(rq));
 800b84c:	f107 0308 	add.w	r3, r7, #8
 800b850:	2218      	movs	r2, #24
 800b852:	2100      	movs	r1, #0
 800b854:	4618      	mov	r0, r3
 800b856:	f000 f903 	bl	800ba60 <Osal_MemSet>
  rq.ogf = 0x03;
 800b85a:	2303      	movs	r3, #3
 800b85c:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x003;
 800b85e:	2303      	movs	r3, #3
 800b860:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 800b862:	1dfb      	adds	r3, r7, #7
 800b864:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 800b866:	2301      	movs	r3, #1
 800b868:	61fb      	str	r3, [r7, #28]
  if (hci_send_req(&rq, FALSE) < 0)
 800b86a:	f107 0308 	add.w	r3, r7, #8
 800b86e:	2100      	movs	r1, #0
 800b870:	4618      	mov	r0, r3
 800b872:	f000 fce5 	bl	800c240 <hci_send_req>
 800b876:	4603      	mov	r3, r0
 800b878:	2b00      	cmp	r3, #0
 800b87a:	da01      	bge.n	800b880 <hci_reset+0x3e>
    return BLE_STATUS_TIMEOUT;
 800b87c:	23ff      	movs	r3, #255	; 0xff
 800b87e:	e005      	b.n	800b88c <hci_reset+0x4a>
  if (status) 
 800b880:	79fb      	ldrb	r3, [r7, #7]
 800b882:	2b00      	cmp	r3, #0
 800b884:	d001      	beq.n	800b88a <hci_reset+0x48>
  {
    return status;
 800b886:	79fb      	ldrb	r3, [r7, #7]
 800b888:	e000      	b.n	800b88c <hci_reset+0x4a>
  }
  return BLE_STATUS_SUCCESS;
 800b88a:	2300      	movs	r3, #0
}
 800b88c:	4618      	mov	r0, r3
 800b88e:	3720      	adds	r7, #32
 800b890:	46bd      	mov	sp, r7
 800b892:	bd80      	pop	{r7, pc}

0800b894 <hci_le_read_phy>:
}

tBleStatus hci_le_read_phy(uint16_t Connection_Handle,
                           uint8_t *TX_PHY,
                           uint8_t *RX_PHY)
{
 800b894:	b580      	push	{r7, lr}
 800b896:	b0ce      	sub	sp, #312	; 0x138
 800b898:	af00      	add	r7, sp, #0
 800b89a:	f107 0308 	add.w	r3, r7, #8
 800b89e:	6019      	str	r1, [r3, #0]
 800b8a0:	1d3b      	adds	r3, r7, #4
 800b8a2:	601a      	str	r2, [r3, #0]
 800b8a4:	f107 030e 	add.w	r3, r7, #14
 800b8a8:	4602      	mov	r2, r0
 800b8aa:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  hci_le_read_phy_cp0 *cp0 = (hci_le_read_phy_cp0*)(cmd_buffer);
 800b8ac:	f107 0318 	add.w	r3, r7, #24
 800b8b0:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  hci_le_read_phy_rp0 resp;
  Osal_MemSet(&resp, 0, sizeof(resp));
 800b8b4:	f107 0310 	add.w	r3, r7, #16
 800b8b8:	2205      	movs	r2, #5
 800b8ba:	2100      	movs	r1, #0
 800b8bc:	4618      	mov	r0, r3
 800b8be:	f000 f8cf 	bl	800ba60 <Osal_MemSet>
  int index_input = 0;
 800b8c2:	2300      	movs	r3, #0
 800b8c4:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  cp0->Connection_Handle = htob(Connection_Handle, 2);
 800b8c8:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800b8cc:	f107 020e 	add.w	r2, r7, #14
 800b8d0:	8812      	ldrh	r2, [r2, #0]
 800b8d2:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800b8d4:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800b8d8:	3302      	adds	r3, #2
 800b8da:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  Osal_MemSet(&rq, 0, sizeof(rq));
 800b8de:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800b8e2:	2218      	movs	r2, #24
 800b8e4:	2100      	movs	r1, #0
 800b8e6:	4618      	mov	r0, r3
 800b8e8:	f000 f8ba 	bl	800ba60 <Osal_MemSet>
  rq.ogf = 0x08;
 800b8ec:	2308      	movs	r3, #8
 800b8ee:	f8a7 3118 	strh.w	r3, [r7, #280]	; 0x118
  rq.ocf = 0x030;
 800b8f2:	2330      	movs	r3, #48	; 0x30
 800b8f4:	f8a7 311a 	strh.w	r3, [r7, #282]	; 0x11a
  rq.cparam = cmd_buffer;
 800b8f8:	f107 0318 	add.w	r3, r7, #24
 800b8fc:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.clen = index_input;
 800b900:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800b904:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  rq.rparam = &resp;
 800b908:	f107 0310 	add.w	r3, r7, #16
 800b90c:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  rq.rlen = sizeof(resp);
 800b910:	2305      	movs	r3, #5
 800b912:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  if (hci_send_req(&rq, FALSE) < 0)
 800b916:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800b91a:	2100      	movs	r1, #0
 800b91c:	4618      	mov	r0, r3
 800b91e:	f000 fc8f 	bl	800c240 <hci_send_req>
 800b922:	4603      	mov	r3, r0
 800b924:	2b00      	cmp	r3, #0
 800b926:	da01      	bge.n	800b92c <hci_le_read_phy+0x98>
    return BLE_STATUS_TIMEOUT;
 800b928:	23ff      	movs	r3, #255	; 0xff
 800b92a:	e016      	b.n	800b95a <hci_le_read_phy+0xc6>
  if (resp.Status) 
 800b92c:	f107 0310 	add.w	r3, r7, #16
 800b930:	781b      	ldrb	r3, [r3, #0]
 800b932:	2b00      	cmp	r3, #0
 800b934:	d003      	beq.n	800b93e <hci_le_read_phy+0xaa>
  {
    return resp.Status;
 800b936:	f107 0310 	add.w	r3, r7, #16
 800b93a:	781b      	ldrb	r3, [r3, #0]
 800b93c:	e00d      	b.n	800b95a <hci_le_read_phy+0xc6>
  }
  *TX_PHY = btoh(resp.TX_PHY, 1);
 800b93e:	f107 0310 	add.w	r3, r7, #16
 800b942:	78da      	ldrb	r2, [r3, #3]
 800b944:	f107 0308 	add.w	r3, r7, #8
 800b948:	681b      	ldr	r3, [r3, #0]
 800b94a:	701a      	strb	r2, [r3, #0]
  *RX_PHY = btoh(resp.RX_PHY, 1);
 800b94c:	f107 0310 	add.w	r3, r7, #16
 800b950:	791a      	ldrb	r2, [r3, #4]
 800b952:	1d3b      	adds	r3, r7, #4
 800b954:	681b      	ldr	r3, [r3, #0]
 800b956:	701a      	strb	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 800b958:	2300      	movs	r3, #0
}
 800b95a:	4618      	mov	r0, r3
 800b95c:	f507 779c 	add.w	r7, r7, #312	; 0x138
 800b960:	46bd      	mov	sp, r7
 800b962:	bd80      	pop	{r7, pc}

0800b964 <hci_le_set_default_phy>:

tBleStatus hci_le_set_default_phy(uint8_t ALL_PHYS,
                                  uint8_t TX_PHYS,
                                  uint8_t RX_PHYS)
{
 800b964:	b590      	push	{r4, r7, lr}
 800b966:	b0cd      	sub	sp, #308	; 0x134
 800b968:	af00      	add	r7, sp, #0
 800b96a:	4604      	mov	r4, r0
 800b96c:	4608      	mov	r0, r1
 800b96e:	4611      	mov	r1, r2
 800b970:	1dfb      	adds	r3, r7, #7
 800b972:	4622      	mov	r2, r4
 800b974:	701a      	strb	r2, [r3, #0]
 800b976:	1dbb      	adds	r3, r7, #6
 800b978:	4602      	mov	r2, r0
 800b97a:	701a      	strb	r2, [r3, #0]
 800b97c:	1d7b      	adds	r3, r7, #5
 800b97e:	460a      	mov	r2, r1
 800b980:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  hci_le_set_default_phy_cp0 *cp0 = (hci_le_set_default_phy_cp0*)(cmd_buffer);
 800b982:	f107 0310 	add.w	r3, r7, #16
 800b986:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 800b98a:	f107 030f 	add.w	r3, r7, #15
 800b98e:	2200      	movs	r2, #0
 800b990:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800b992:	2300      	movs	r3, #0
 800b994:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->ALL_PHYS = htob(ALL_PHYS, 1);
 800b998:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b99c:	1dfa      	adds	r2, r7, #7
 800b99e:	7812      	ldrb	r2, [r2, #0]
 800b9a0:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800b9a2:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800b9a6:	3301      	adds	r3, #1
 800b9a8:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->TX_PHYS = htob(TX_PHYS, 1);
 800b9ac:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b9b0:	1dba      	adds	r2, r7, #6
 800b9b2:	7812      	ldrb	r2, [r2, #0]
 800b9b4:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800b9b6:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800b9ba:	3301      	adds	r3, #1
 800b9bc:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->RX_PHYS = htob(RX_PHYS, 1);
 800b9c0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b9c4:	1d7a      	adds	r2, r7, #5
 800b9c6:	7812      	ldrb	r2, [r2, #0]
 800b9c8:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 800b9ca:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800b9ce:	3301      	adds	r3, #1
 800b9d0:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet(&rq, 0, sizeof(rq));
 800b9d4:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800b9d8:	2218      	movs	r2, #24
 800b9da:	2100      	movs	r1, #0
 800b9dc:	4618      	mov	r0, r3
 800b9de:	f000 f83f 	bl	800ba60 <Osal_MemSet>
  rq.ogf = 0x08;
 800b9e2:	2308      	movs	r3, #8
 800b9e4:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x031;
 800b9e8:	2331      	movs	r3, #49	; 0x31
 800b9ea:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 800b9ee:	f107 0310 	add.w	r3, r7, #16
 800b9f2:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 800b9f6:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800b9fa:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 800b9fe:	f107 030f 	add.w	r3, r7, #15
 800ba02:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 800ba06:	2301      	movs	r3, #1
 800ba08:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if (hci_send_req(&rq, FALSE) < 0)
 800ba0c:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800ba10:	2100      	movs	r1, #0
 800ba12:	4618      	mov	r0, r3
 800ba14:	f000 fc14 	bl	800c240 <hci_send_req>
 800ba18:	4603      	mov	r3, r0
 800ba1a:	2b00      	cmp	r3, #0
 800ba1c:	da01      	bge.n	800ba22 <hci_le_set_default_phy+0xbe>
    return BLE_STATUS_TIMEOUT;
 800ba1e:	23ff      	movs	r3, #255	; 0xff
 800ba20:	e009      	b.n	800ba36 <hci_le_set_default_phy+0xd2>
  if (status) 
 800ba22:	f107 030f 	add.w	r3, r7, #15
 800ba26:	781b      	ldrb	r3, [r3, #0]
 800ba28:	2b00      	cmp	r3, #0
 800ba2a:	d003      	beq.n	800ba34 <hci_le_set_default_phy+0xd0>
  {
    return status;
 800ba2c:	f107 030f 	add.w	r3, r7, #15
 800ba30:	781b      	ldrb	r3, [r3, #0]
 800ba32:	e000      	b.n	800ba36 <hci_le_set_default_phy+0xd2>
  }
  return BLE_STATUS_SUCCESS;
 800ba34:	2300      	movs	r3, #0
}
 800ba36:	4618      	mov	r0, r3
 800ba38:	f507 779a 	add.w	r7, r7, #308	; 0x134
 800ba3c:	46bd      	mov	sp, r7
 800ba3e:	bd90      	pop	{r4, r7, pc}

0800ba40 <Osal_MemCpy>:
 * Osal_MemCpy
 * 
 */
 
void* Osal_MemCpy( void *dest, const void *src, unsigned int size )
{
 800ba40:	b580      	push	{r7, lr}
 800ba42:	b084      	sub	sp, #16
 800ba44:	af00      	add	r7, sp, #0
 800ba46:	60f8      	str	r0, [r7, #12]
 800ba48:	60b9      	str	r1, [r7, #8]
 800ba4a:	607a      	str	r2, [r7, #4]
  return memcpy( dest, src, size ); 
 800ba4c:	687a      	ldr	r2, [r7, #4]
 800ba4e:	68b9      	ldr	r1, [r7, #8]
 800ba50:	68f8      	ldr	r0, [r7, #12]
 800ba52:	f002 f9a1 	bl	800dd98 <memcpy>
 800ba56:	4603      	mov	r3, r0
}
 800ba58:	4618      	mov	r0, r3
 800ba5a:	3710      	adds	r7, #16
 800ba5c:	46bd      	mov	sp, r7
 800ba5e:	bd80      	pop	{r7, pc}

0800ba60 <Osal_MemSet>:
 * Osal_MemSet
 * 
 */
 
void* Osal_MemSet( void *ptr, int value, unsigned int size )
{
 800ba60:	b580      	push	{r7, lr}
 800ba62:	b084      	sub	sp, #16
 800ba64:	af00      	add	r7, sp, #0
 800ba66:	60f8      	str	r0, [r7, #12]
 800ba68:	60b9      	str	r1, [r7, #8]
 800ba6a:	607a      	str	r2, [r7, #4]
  return memset( ptr, value, size );
 800ba6c:	687a      	ldr	r2, [r7, #4]
 800ba6e:	68b9      	ldr	r1, [r7, #8]
 800ba70:	68f8      	ldr	r0, [r7, #12]
 800ba72:	f002 f99c 	bl	800ddae <memset>
 800ba76:	4603      	mov	r3, r0
}
 800ba78:	4618      	mov	r0, r3
 800ba7a:	3710      	adds	r7, #16
 800ba7c:	46bd      	mov	sp, r7
 800ba7e:	bd80      	pop	{r7, pc}

0800ba80 <PeerToPeer_Event_Handler>:
 * @brief  Event handler
 * @param  Event: Address of the buffer holding the Event
 * @retval Ack: Return whether the Event has been managed or not
 */
static SVCCTL_EvtAckStatus_t PeerToPeer_Event_Handler(void *Event)
{
 800ba80:	b580      	push	{r7, lr}
 800ba82:	b08a      	sub	sp, #40	; 0x28
 800ba84:	af00      	add	r7, sp, #0
 800ba86:	6078      	str	r0, [r7, #4]
  hci_event_pckt *event_pckt;
  evt_blue_aci *blue_evt;
  aci_gatt_attribute_modified_event_rp0    * attribute_modified;
  P2PS_STM_App_Notification_evt_t Notification;

  return_value = SVCCTL_EvtNotAck;
 800ba88:	2300      	movs	r3, #0
 800ba8a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  event_pckt = (hci_event_pckt *)(((hci_uart_pckt*)Event)->data);
 800ba8e:	687b      	ldr	r3, [r7, #4]
 800ba90:	3301      	adds	r3, #1
 800ba92:	623b      	str	r3, [r7, #32]

  switch(event_pckt->evt)
 800ba94:	6a3b      	ldr	r3, [r7, #32]
 800ba96:	781b      	ldrb	r3, [r3, #0]
 800ba98:	2bff      	cmp	r3, #255	; 0xff
 800ba9a:	d000      	beq.n	800ba9e <PeerToPeer_Event_Handler+0x1e>
      }
    }
    break; /* HCI_EVT_VENDOR_SPECIFIC */

    default:
      break;
 800ba9c:	e04a      	b.n	800bb34 <PeerToPeer_Event_Handler+0xb4>
      blue_evt = (evt_blue_aci*)event_pckt->data;
 800ba9e:	6a3b      	ldr	r3, [r7, #32]
 800baa0:	3302      	adds	r3, #2
 800baa2:	61fb      	str	r3, [r7, #28]
      switch(blue_evt->ecode)
 800baa4:	69fb      	ldr	r3, [r7, #28]
 800baa6:	881b      	ldrh	r3, [r3, #0]
 800baa8:	b29b      	uxth	r3, r3
 800baaa:	461a      	mov	r2, r3
 800baac:	f640 4301 	movw	r3, #3073	; 0xc01
 800bab0:	429a      	cmp	r2, r3
 800bab2:	d000      	beq.n	800bab6 <PeerToPeer_Event_Handler+0x36>
          break;
 800bab4:	e03d      	b.n	800bb32 <PeerToPeer_Event_Handler+0xb2>
          attribute_modified = (aci_gatt_attribute_modified_event_rp0*)blue_evt->data;
 800bab6:	69fb      	ldr	r3, [r7, #28]
 800bab8:	3302      	adds	r3, #2
 800baba:	61bb      	str	r3, [r7, #24]
            if(attribute_modified->Attr_Handle == (aPeerToPeerContext.P2PNotifyServerToClientCharHdle + 2))
 800babc:	69bb      	ldr	r3, [r7, #24]
 800babe:	885b      	ldrh	r3, [r3, #2]
 800bac0:	b29b      	uxth	r3, r3
 800bac2:	461a      	mov	r2, r3
 800bac4:	4b1e      	ldr	r3, [pc, #120]	; (800bb40 <PeerToPeer_Event_Handler+0xc0>)
 800bac6:	889b      	ldrh	r3, [r3, #4]
 800bac8:	3302      	adds	r3, #2
 800baca:	429a      	cmp	r2, r3
 800bacc:	d118      	bne.n	800bb00 <PeerToPeer_Event_Handler+0x80>
              return_value = SVCCTL_EvtAckFlowEnable;
 800bace:	2301      	movs	r3, #1
 800bad0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
              if(attribute_modified->Attr_Data[0] & COMSVC_Notification)
 800bad4:	69bb      	ldr	r3, [r7, #24]
 800bad6:	7a1b      	ldrb	r3, [r3, #8]
 800bad8:	f003 0301 	and.w	r3, r3, #1
 800badc:	2b00      	cmp	r3, #0
 800bade:	d007      	beq.n	800baf0 <PeerToPeer_Event_Handler+0x70>
                Notification.P2P_Evt_Opcode = P2PS_STM__NOTIFY_ENABLED_EVT;
 800bae0:	2300      	movs	r3, #0
 800bae2:	723b      	strb	r3, [r7, #8]
                P2PS_STM_App_Notification(&Notification);
 800bae4:	f107 0308 	add.w	r3, r7, #8
 800bae8:	4618      	mov	r0, r3
 800baea:	f001 fc09 	bl	800d300 <P2PS_STM_App_Notification>
        break;
 800baee:	e01f      	b.n	800bb30 <PeerToPeer_Event_Handler+0xb0>
                Notification.P2P_Evt_Opcode = P2PS_STM_NOTIFY_DISABLED_EVT;
 800baf0:	2301      	movs	r3, #1
 800baf2:	723b      	strb	r3, [r7, #8]
                P2PS_STM_App_Notification(&Notification);
 800baf4:	f107 0308 	add.w	r3, r7, #8
 800baf8:	4618      	mov	r0, r3
 800bafa:	f001 fc01 	bl	800d300 <P2PS_STM_App_Notification>
        break;
 800bafe:	e017      	b.n	800bb30 <PeerToPeer_Event_Handler+0xb0>
            else if(attribute_modified->Attr_Handle == (aPeerToPeerContext.P2PWriteClientToServerCharHdle + 1))
 800bb00:	69bb      	ldr	r3, [r7, #24]
 800bb02:	885b      	ldrh	r3, [r3, #2]
 800bb04:	b29b      	uxth	r3, r3
 800bb06:	461a      	mov	r2, r3
 800bb08:	4b0d      	ldr	r3, [pc, #52]	; (800bb40 <PeerToPeer_Event_Handler+0xc0>)
 800bb0a:	885b      	ldrh	r3, [r3, #2]
 800bb0c:	3301      	adds	r3, #1
 800bb0e:	429a      	cmp	r2, r3
 800bb10:	d10e      	bne.n	800bb30 <PeerToPeer_Event_Handler+0xb0>
              Notification.P2P_Evt_Opcode = P2PS_STM_WRITE_EVT;
 800bb12:	2303      	movs	r3, #3
 800bb14:	723b      	strb	r3, [r7, #8]
              Notification.DataTransfered.Length=attribute_modified->Attr_Data_Length;
 800bb16:	69bb      	ldr	r3, [r7, #24]
 800bb18:	88db      	ldrh	r3, [r3, #6]
 800bb1a:	b29b      	uxth	r3, r3
 800bb1c:	b2db      	uxtb	r3, r3
 800bb1e:	743b      	strb	r3, [r7, #16]
              Notification.DataTransfered.pPayload=attribute_modified->Attr_Data;
 800bb20:	69bb      	ldr	r3, [r7, #24]
 800bb22:	3308      	adds	r3, #8
 800bb24:	60fb      	str	r3, [r7, #12]
              P2PS_STM_App_Notification(&Notification);  
 800bb26:	f107 0308 	add.w	r3, r7, #8
 800bb2a:	4618      	mov	r0, r3
 800bb2c:	f001 fbe8 	bl	800d300 <P2PS_STM_App_Notification>
        break;
 800bb30:	bf00      	nop
    break; /* HCI_EVT_VENDOR_SPECIFIC */
 800bb32:	bf00      	nop
  }

  return(return_value);
 800bb34:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}/* end SVCCTL_EvtAckStatus_t */
 800bb38:	4618      	mov	r0, r3
 800bb3a:	3728      	adds	r7, #40	; 0x28
 800bb3c:	46bd      	mov	sp, r7
 800bb3e:	bd80      	pop	{r7, pc}
 800bb40:	20000210 	.word	0x20000210

0800bb44 <P2PS_STM_Init>:
 * @brief  Service initialization
 * @param  None
 * @retval None
 */
void P2PS_STM_Init(void)
{
 800bb44:	b580      	push	{r7, lr}
 800bb46:	b08a      	sub	sp, #40	; 0x28
 800bb48:	af06      	add	r7, sp, #24
  Char_UUID_t  uuid16;

  /**
   *	Register the event handler to the BLE controller
   */
  SVCCTL_RegisterSvcHandler(PeerToPeer_Event_Handler);
 800bb4a:	484a      	ldr	r0, [pc, #296]	; (800bc74 <P2PS_STM_Init+0x130>)
 800bb4c:	f000 f952 	bl	800bdf4 <SVCCTL_RegisterSvcHandler>
     *                                2 for P2P Write characteristic +
     *                                2 for P2P Notify characteristic +
     *                                1 for client char configuration descriptor +
     *                                
     */
    COPY_P2P_SERVICE_UUID(uuid16.Char_UUID_128);
 800bb50:	238f      	movs	r3, #143	; 0x8f
 800bb52:	703b      	strb	r3, [r7, #0]
 800bb54:	23e5      	movs	r3, #229	; 0xe5
 800bb56:	707b      	strb	r3, [r7, #1]
 800bb58:	23b3      	movs	r3, #179	; 0xb3
 800bb5a:	70bb      	strb	r3, [r7, #2]
 800bb5c:	23d5      	movs	r3, #213	; 0xd5
 800bb5e:	70fb      	strb	r3, [r7, #3]
 800bb60:	232e      	movs	r3, #46	; 0x2e
 800bb62:	713b      	strb	r3, [r7, #4]
 800bb64:	237f      	movs	r3, #127	; 0x7f
 800bb66:	717b      	strb	r3, [r7, #5]
 800bb68:	234a      	movs	r3, #74	; 0x4a
 800bb6a:	71bb      	strb	r3, [r7, #6]
 800bb6c:	2398      	movs	r3, #152	; 0x98
 800bb6e:	71fb      	strb	r3, [r7, #7]
 800bb70:	232a      	movs	r3, #42	; 0x2a
 800bb72:	723b      	strb	r3, [r7, #8]
 800bb74:	2348      	movs	r3, #72	; 0x48
 800bb76:	727b      	strb	r3, [r7, #9]
 800bb78:	237a      	movs	r3, #122	; 0x7a
 800bb7a:	72bb      	strb	r3, [r7, #10]
 800bb7c:	23cc      	movs	r3, #204	; 0xcc
 800bb7e:	72fb      	strb	r3, [r7, #11]
 800bb80:	2340      	movs	r3, #64	; 0x40
 800bb82:	733b      	strb	r3, [r7, #12]
 800bb84:	23fe      	movs	r3, #254	; 0xfe
 800bb86:	737b      	strb	r3, [r7, #13]
 800bb88:	2300      	movs	r3, #0
 800bb8a:	73bb      	strb	r3, [r7, #14]
 800bb8c:	2300      	movs	r3, #0
 800bb8e:	73fb      	strb	r3, [r7, #15]
    aci_gatt_add_service(UUID_TYPE_128,
 800bb90:	4639      	mov	r1, r7
 800bb92:	4b39      	ldr	r3, [pc, #228]	; (800bc78 <P2PS_STM_Init+0x134>)
 800bb94:	9300      	str	r3, [sp, #0]
 800bb96:	2308      	movs	r3, #8
 800bb98:	2201      	movs	r2, #1
 800bb9a:	2002      	movs	r0, #2
 800bb9c:	f7ff fb0b 	bl	800b1b6 <aci_gatt_add_service>
                      &(aPeerToPeerContext.PeerToPeerSvcHdle));

    /**
     *  Add LED Characteristic
     */
    COPY_P2P_WRITE_CHAR_UUID(uuid16.Char_UUID_128);
 800bba0:	2319      	movs	r3, #25
 800bba2:	703b      	strb	r3, [r7, #0]
 800bba4:	23ed      	movs	r3, #237	; 0xed
 800bba6:	707b      	strb	r3, [r7, #1]
 800bba8:	2382      	movs	r3, #130	; 0x82
 800bbaa:	70bb      	strb	r3, [r7, #2]
 800bbac:	23ae      	movs	r3, #174	; 0xae
 800bbae:	70fb      	strb	r3, [r7, #3]
 800bbb0:	23ed      	movs	r3, #237	; 0xed
 800bbb2:	713b      	strb	r3, [r7, #4]
 800bbb4:	2321      	movs	r3, #33	; 0x21
 800bbb6:	717b      	strb	r3, [r7, #5]
 800bbb8:	234c      	movs	r3, #76	; 0x4c
 800bbba:	71bb      	strb	r3, [r7, #6]
 800bbbc:	239d      	movs	r3, #157	; 0x9d
 800bbbe:	71fb      	strb	r3, [r7, #7]
 800bbc0:	2341      	movs	r3, #65	; 0x41
 800bbc2:	723b      	strb	r3, [r7, #8]
 800bbc4:	2345      	movs	r3, #69	; 0x45
 800bbc6:	727b      	strb	r3, [r7, #9]
 800bbc8:	2322      	movs	r3, #34	; 0x22
 800bbca:	72bb      	strb	r3, [r7, #10]
 800bbcc:	238e      	movs	r3, #142	; 0x8e
 800bbce:	72fb      	strb	r3, [r7, #11]
 800bbd0:	2341      	movs	r3, #65	; 0x41
 800bbd2:	733b      	strb	r3, [r7, #12]
 800bbd4:	23fe      	movs	r3, #254	; 0xfe
 800bbd6:	737b      	strb	r3, [r7, #13]
 800bbd8:	2300      	movs	r3, #0
 800bbda:	73bb      	strb	r3, [r7, #14]
 800bbdc:	2300      	movs	r3, #0
 800bbde:	73fb      	strb	r3, [r7, #15]
    aci_gatt_add_char(aPeerToPeerContext.PeerToPeerSvcHdle,
 800bbe0:	4b25      	ldr	r3, [pc, #148]	; (800bc78 <P2PS_STM_Init+0x134>)
 800bbe2:	8818      	ldrh	r0, [r3, #0]
 800bbe4:	463a      	mov	r2, r7
 800bbe6:	4b25      	ldr	r3, [pc, #148]	; (800bc7c <P2PS_STM_Init+0x138>)
 800bbe8:	9305      	str	r3, [sp, #20]
 800bbea:	2301      	movs	r3, #1
 800bbec:	9304      	str	r3, [sp, #16]
 800bbee:	230a      	movs	r3, #10
 800bbf0:	9303      	str	r3, [sp, #12]
 800bbf2:	2301      	movs	r3, #1
 800bbf4:	9302      	str	r3, [sp, #8]
 800bbf6:	2300      	movs	r3, #0
 800bbf8:	9301      	str	r3, [sp, #4]
 800bbfa:	2306      	movs	r3, #6
 800bbfc:	9300      	str	r3, [sp, #0]
 800bbfe:	2302      	movs	r3, #2
 800bc00:	2102      	movs	r1, #2
 800bc02:	f7ff fb87 	bl	800b314 <aci_gatt_add_char>
                      &(aPeerToPeerContext.P2PWriteClientToServerCharHdle));

    /**
     *   Add Button Characteristic
     */
    COPY_P2P_NOTIFY_UUID(uuid16.Char_UUID_128);
 800bc06:	2319      	movs	r3, #25
 800bc08:	703b      	strb	r3, [r7, #0]
 800bc0a:	23ed      	movs	r3, #237	; 0xed
 800bc0c:	707b      	strb	r3, [r7, #1]
 800bc0e:	2382      	movs	r3, #130	; 0x82
 800bc10:	70bb      	strb	r3, [r7, #2]
 800bc12:	23ae      	movs	r3, #174	; 0xae
 800bc14:	70fb      	strb	r3, [r7, #3]
 800bc16:	23ed      	movs	r3, #237	; 0xed
 800bc18:	713b      	strb	r3, [r7, #4]
 800bc1a:	2321      	movs	r3, #33	; 0x21
 800bc1c:	717b      	strb	r3, [r7, #5]
 800bc1e:	234c      	movs	r3, #76	; 0x4c
 800bc20:	71bb      	strb	r3, [r7, #6]
 800bc22:	239d      	movs	r3, #157	; 0x9d
 800bc24:	71fb      	strb	r3, [r7, #7]
 800bc26:	2341      	movs	r3, #65	; 0x41
 800bc28:	723b      	strb	r3, [r7, #8]
 800bc2a:	2345      	movs	r3, #69	; 0x45
 800bc2c:	727b      	strb	r3, [r7, #9]
 800bc2e:	2322      	movs	r3, #34	; 0x22
 800bc30:	72bb      	strb	r3, [r7, #10]
 800bc32:	238e      	movs	r3, #142	; 0x8e
 800bc34:	72fb      	strb	r3, [r7, #11]
 800bc36:	2342      	movs	r3, #66	; 0x42
 800bc38:	733b      	strb	r3, [r7, #12]
 800bc3a:	23fe      	movs	r3, #254	; 0xfe
 800bc3c:	737b      	strb	r3, [r7, #13]
 800bc3e:	2300      	movs	r3, #0
 800bc40:	73bb      	strb	r3, [r7, #14]
 800bc42:	2300      	movs	r3, #0
 800bc44:	73fb      	strb	r3, [r7, #15]
    aci_gatt_add_char(aPeerToPeerContext.PeerToPeerSvcHdle,
 800bc46:	4b0c      	ldr	r3, [pc, #48]	; (800bc78 <P2PS_STM_Init+0x134>)
 800bc48:	8818      	ldrh	r0, [r3, #0]
 800bc4a:	463a      	mov	r2, r7
 800bc4c:	4b0c      	ldr	r3, [pc, #48]	; (800bc80 <P2PS_STM_Init+0x13c>)
 800bc4e:	9305      	str	r3, [sp, #20]
 800bc50:	2301      	movs	r3, #1
 800bc52:	9304      	str	r3, [sp, #16]
 800bc54:	230a      	movs	r3, #10
 800bc56:	9303      	str	r3, [sp, #12]
 800bc58:	2301      	movs	r3, #1
 800bc5a:	9302      	str	r3, [sp, #8]
 800bc5c:	2300      	movs	r3, #0
 800bc5e:	9301      	str	r3, [sp, #4]
 800bc60:	2310      	movs	r3, #16
 800bc62:	9300      	str	r3, [sp, #0]
 800bc64:	2302      	movs	r3, #2
 800bc66:	2102      	movs	r1, #2
 800bc68:	f7ff fb54 	bl	800b314 <aci_gatt_add_char>
                      0,
                      &(aPeerToPeerContext.RebootReqCharHdle));
#endif    

    
  return;
 800bc6c:	bf00      	nop
}
 800bc6e:	3710      	adds	r7, #16
 800bc70:	46bd      	mov	sp, r7
 800bc72:	bd80      	pop	{r7, pc}
 800bc74:	0800ba81 	.word	0x0800ba81
 800bc78:	20000210 	.word	0x20000210
 800bc7c:	20000212 	.word	0x20000212
 800bc80:	20000214 	.word	0x20000214

0800bc84 <P2PS_STM_App_Update_Char>:
 * @param  UUID: UUID of the characteristic
 * @param  Service_Instance: Instance of the service to which the characteristic belongs
 * 
 */
tBleStatus P2PS_STM_App_Update_Char(uint16_t UUID, uint8_t *pPayload) 
{
 800bc84:	b580      	push	{r7, lr}
 800bc86:	b086      	sub	sp, #24
 800bc88:	af02      	add	r7, sp, #8
 800bc8a:	4603      	mov	r3, r0
 800bc8c:	6039      	str	r1, [r7, #0]
 800bc8e:	80fb      	strh	r3, [r7, #6]
  tBleStatus result = BLE_STATUS_INVALID_PARAMS;
 800bc90:	2342      	movs	r3, #66	; 0x42
 800bc92:	73fb      	strb	r3, [r7, #15]
  switch(UUID)
 800bc94:	88fb      	ldrh	r3, [r7, #6]
 800bc96:	f64f 6242 	movw	r2, #65090	; 0xfe42
 800bc9a:	4293      	cmp	r3, r2
 800bc9c:	d000      	beq.n	800bca0 <P2PS_STM_App_Update_Char+0x1c>
                             (uint8_t *)  pPayload);
    
      break;

    default:
      break;
 800bc9e:	e00c      	b.n	800bcba <P2PS_STM_App_Update_Char+0x36>
     result = aci_gatt_update_char_value(aPeerToPeerContext.PeerToPeerSvcHdle,
 800bca0:	4b08      	ldr	r3, [pc, #32]	; (800bcc4 <P2PS_STM_App_Update_Char+0x40>)
 800bca2:	8818      	ldrh	r0, [r3, #0]
 800bca4:	4b07      	ldr	r3, [pc, #28]	; (800bcc4 <P2PS_STM_App_Update_Char+0x40>)
 800bca6:	8899      	ldrh	r1, [r3, #4]
 800bca8:	683b      	ldr	r3, [r7, #0]
 800bcaa:	9300      	str	r3, [sp, #0]
 800bcac:	2302      	movs	r3, #2
 800bcae:	2200      	movs	r2, #0
 800bcb0:	f7ff fc1a 	bl	800b4e8 <aci_gatt_update_char_value>
 800bcb4:	4603      	mov	r3, r0
 800bcb6:	73fb      	strb	r3, [r7, #15]
      break;
 800bcb8:	bf00      	nop
  }

  return result;
 800bcba:	7bfb      	ldrb	r3, [r7, #15]
}/* end P2PS_STM_Init() */
 800bcbc:	4618      	mov	r0, r3
 800bcbe:	3710      	adds	r7, #16
 800bcc0:	46bd      	mov	sp, r7
 800bcc2:	bd80      	pop	{r7, pc}
 800bcc4:	20000210 	.word	0x20000210

0800bcc8 <BLS_Init>:
/* Private functions ----------------------------------------------------------*/
/* Weak functions ----------------------------------------------------------*/
void BVOPUS_STM_Init(void);

__weak void BLS_Init( void )
{
 800bcc8:	b480      	push	{r7}
 800bcca:	af00      	add	r7, sp, #0
  return;
 800bccc:	bf00      	nop
}
 800bcce:	46bd      	mov	sp, r7
 800bcd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcd4:	4770      	bx	lr

0800bcd6 <CRS_STM_Init>:
__weak void CRS_STM_Init( void )
{
 800bcd6:	b480      	push	{r7}
 800bcd8:	af00      	add	r7, sp, #0
  return;
 800bcda:	bf00      	nop
}
 800bcdc:	46bd      	mov	sp, r7
 800bcde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bce2:	4770      	bx	lr

0800bce4 <DIS_Init>:
__weak void DIS_Init( void )
{
 800bce4:	b480      	push	{r7}
 800bce6:	af00      	add	r7, sp, #0
  return;
 800bce8:	bf00      	nop
}
 800bcea:	46bd      	mov	sp, r7
 800bcec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcf0:	4770      	bx	lr

0800bcf2 <EDS_STM_Init>:
__weak void EDS_STM_Init( void )
{
 800bcf2:	b480      	push	{r7}
 800bcf4:	af00      	add	r7, sp, #0
  return;
 800bcf6:	bf00      	nop
}
 800bcf8:	46bd      	mov	sp, r7
 800bcfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcfe:	4770      	bx	lr

0800bd00 <HIDS_Init>:
__weak void HIDS_Init( void )
{
 800bd00:	b480      	push	{r7}
 800bd02:	af00      	add	r7, sp, #0
  return;
 800bd04:	bf00      	nop
}
 800bd06:	46bd      	mov	sp, r7
 800bd08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd0c:	4770      	bx	lr

0800bd0e <HRS_Init>:
__weak void HRS_Init( void )
{
 800bd0e:	b480      	push	{r7}
 800bd10:	af00      	add	r7, sp, #0
  return;
 800bd12:	bf00      	nop
}
 800bd14:	46bd      	mov	sp, r7
 800bd16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd1a:	4770      	bx	lr

0800bd1c <HTS_Init>:
__weak void HTS_Init( void )
{
 800bd1c:	b480      	push	{r7}
 800bd1e:	af00      	add	r7, sp, #0
  return;
 800bd20:	bf00      	nop
}
 800bd22:	46bd      	mov	sp, r7
 800bd24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd28:	4770      	bx	lr

0800bd2a <IAS_Init>:
__weak void IAS_Init( void )
{
 800bd2a:	b480      	push	{r7}
 800bd2c:	af00      	add	r7, sp, #0
  return;
 800bd2e:	bf00      	nop
}
 800bd30:	46bd      	mov	sp, r7
 800bd32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd36:	4770      	bx	lr

0800bd38 <LLS_Init>:
__weak void LLS_Init( void )
{
 800bd38:	b480      	push	{r7}
 800bd3a:	af00      	add	r7, sp, #0
  return;
 800bd3c:	bf00      	nop
}
 800bd3e:	46bd      	mov	sp, r7
 800bd40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd44:	4770      	bx	lr

0800bd46 <TPS_Init>:
__weak void TPS_Init( void )
{
 800bd46:	b480      	push	{r7}
 800bd48:	af00      	add	r7, sp, #0
  return;
 800bd4a:	bf00      	nop
}
 800bd4c:	46bd      	mov	sp, r7
 800bd4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd52:	4770      	bx	lr

0800bd54 <MOTENV_STM_Init>:
__weak void MOTENV_STM_Init( void )
{
 800bd54:	b480      	push	{r7}
 800bd56:	af00      	add	r7, sp, #0
  return;
 800bd58:	bf00      	nop
}
 800bd5a:	46bd      	mov	sp, r7
 800bd5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd60:	4770      	bx	lr

0800bd62 <OTAS_STM_Init>:
__weak void P2PS_STM_Init( void )
{
  return;
}
__weak void OTAS_STM_Init( void )
{
 800bd62:	b480      	push	{r7}
 800bd64:	af00      	add	r7, sp, #0
  return;
 800bd66:	bf00      	nop
}
 800bd68:	46bd      	mov	sp, r7
 800bd6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd6e:	4770      	bx	lr

0800bd70 <MESH_Init>:
__weak void MESH_Init( void )
{
 800bd70:	b480      	push	{r7}
 800bd72:	af00      	add	r7, sp, #0
  return;
 800bd74:	bf00      	nop
}
 800bd76:	46bd      	mov	sp, r7
 800bd78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd7c:	4770      	bx	lr

0800bd7e <BVOPUS_STM_Init>:
__weak void BVOPUS_STM_Init( void )
{
 800bd7e:	b480      	push	{r7}
 800bd80:	af00      	add	r7, sp, #0
  return;
 800bd82:	bf00      	nop
}
 800bd84:	46bd      	mov	sp, r7
 800bd86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd8a:	4770      	bx	lr

0800bd8c <SVCCTL_Init>:
}

/* Functions Definition ------------------------------------------------------*/

void SVCCTL_Init( void )
{
 800bd8c:	b580      	push	{r7, lr}
 800bd8e:	af00      	add	r7, sp, #0
 
  /**
   * Initialize the number of registered Handler
   */
  SVCCTL_EvtHandler.NbreOfRegisteredHandler = 0;
 800bd90:	4b04      	ldr	r3, [pc, #16]	; (800bda4 <SVCCTL_Init+0x18>)
 800bd92:	2200      	movs	r2, #0
 800bd94:	771a      	strb	r2, [r3, #28]
  SVCCTL_CltHandler.NbreOfRegisteredHandler = 0;
 800bd96:	4b04      	ldr	r3, [pc, #16]	; (800bda8 <SVCCTL_Init+0x1c>)
 800bd98:	2200      	movs	r2, #0
 800bd9a:	701a      	strb	r2, [r3, #0]

  /**
   * Add and Initialize requested services
   */
  SVCCTL_SvcInit();
 800bd9c:	f000 f806 	bl	800bdac <SVCCTL_SvcInit>

  return;
 800bda0:	bf00      	nop
}
 800bda2:	bd80      	pop	{r7, pc}
 800bda4:	20000218 	.word	0x20000218
 800bda8:	20000238 	.word	0x20000238

0800bdac <SVCCTL_SvcInit>:

__weak void SVCCTL_SvcInit(void)
{
 800bdac:	b580      	push	{r7, lr}
 800bdae:	af00      	add	r7, sp, #0
  BLS_Init();
 800bdb0:	f7ff ff8a 	bl	800bcc8 <BLS_Init>

  CRS_STM_Init();
 800bdb4:	f7ff ff8f 	bl	800bcd6 <CRS_STM_Init>

  DIS_Init();
 800bdb8:	f7ff ff94 	bl	800bce4 <DIS_Init>

  EDS_STM_Init();
 800bdbc:	f7ff ff99 	bl	800bcf2 <EDS_STM_Init>

  HIDS_Init();
 800bdc0:	f7ff ff9e 	bl	800bd00 <HIDS_Init>

  HRS_Init();
 800bdc4:	f7ff ffa3 	bl	800bd0e <HRS_Init>

  HTS_Init();
 800bdc8:	f7ff ffa8 	bl	800bd1c <HTS_Init>

  IAS_Init();
 800bdcc:	f7ff ffad 	bl	800bd2a <IAS_Init>

  LLS_Init();
 800bdd0:	f7ff ffb2 	bl	800bd38 <LLS_Init>

  TPS_Init();
 800bdd4:	f7ff ffb7 	bl	800bd46 <TPS_Init>

  MOTENV_STM_Init();
 800bdd8:	f7ff ffbc 	bl	800bd54 <MOTENV_STM_Init>

  P2PS_STM_Init();
 800bddc:	f7ff feb2 	bl	800bb44 <P2PS_STM_Init>

  OTAS_STM_Init();
 800bde0:	f7ff ffbf 	bl	800bd62 <OTAS_STM_Init>
  
  BVOPUS_STM_Init();
 800bde4:	f7ff ffcb 	bl	800bd7e <BVOPUS_STM_Init>

  MESH_Init();
 800bde8:	f7ff ffc2 	bl	800bd70 <MESH_Init>

  SVCCTL_InitCustomSvc();
 800bdec:	f000 f8ea 	bl	800bfc4 <SVCCTL_InitCustomSvc>
  
  return;
 800bdf0:	bf00      	nop
}
 800bdf2:	bd80      	pop	{r7, pc}

0800bdf4 <SVCCTL_RegisterSvcHandler>:
 * @brief  BLE Controller initialization
 * @param  None
 * @retval None
 */
void SVCCTL_RegisterSvcHandler( SVC_CTL_p_EvtHandler_t pfBLE_SVC_Service_Event_Handler )
{
 800bdf4:	b480      	push	{r7}
 800bdf6:	b083      	sub	sp, #12
 800bdf8:	af00      	add	r7, sp, #0
 800bdfa:	6078      	str	r0, [r7, #4]
#if (BLE_CFG_SVC_MAX_NBR_CB > 0)
  SVCCTL_EvtHandler.SVCCTL__SvcHandlerTab[SVCCTL_EvtHandler.NbreOfRegisteredHandler] = pfBLE_SVC_Service_Event_Handler;
 800bdfc:	4b09      	ldr	r3, [pc, #36]	; (800be24 <SVCCTL_RegisterSvcHandler+0x30>)
 800bdfe:	7f1b      	ldrb	r3, [r3, #28]
 800be00:	4619      	mov	r1, r3
 800be02:	4a08      	ldr	r2, [pc, #32]	; (800be24 <SVCCTL_RegisterSvcHandler+0x30>)
 800be04:	687b      	ldr	r3, [r7, #4]
 800be06:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
#endif
  SVCCTL_EvtHandler.NbreOfRegisteredHandler++;
 800be0a:	4b06      	ldr	r3, [pc, #24]	; (800be24 <SVCCTL_RegisterSvcHandler+0x30>)
 800be0c:	7f1b      	ldrb	r3, [r3, #28]
 800be0e:	3301      	adds	r3, #1
 800be10:	b2da      	uxtb	r2, r3
 800be12:	4b04      	ldr	r3, [pc, #16]	; (800be24 <SVCCTL_RegisterSvcHandler+0x30>)
 800be14:	771a      	strb	r2, [r3, #28]

  return;
 800be16:	bf00      	nop
}
 800be18:	370c      	adds	r7, #12
 800be1a:	46bd      	mov	sp, r7
 800be1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be20:	4770      	bx	lr
 800be22:	bf00      	nop
 800be24:	20000218 	.word	0x20000218

0800be28 <SVCCTL_UserEvtRx>:

  return;
}

SVCCTL_UserEvtFlowStatus_t SVCCTL_UserEvtRx( void *pckt )
{
 800be28:	b580      	push	{r7, lr}
 800be2a:	b086      	sub	sp, #24
 800be2c:	af00      	add	r7, sp, #0
 800be2e:	6078      	str	r0, [r7, #4]
  evt_blue_aci *blue_evt;
  SVCCTL_EvtAckStatus_t event_notification_status;
  SVCCTL_UserEvtFlowStatus_t return_status;
  uint8_t index;

  event_pckt = (hci_event_pckt*) ((hci_uart_pckt *) pckt)->data;
 800be30:	687b      	ldr	r3, [r7, #4]
 800be32:	3301      	adds	r3, #1
 800be34:	613b      	str	r3, [r7, #16]
  event_notification_status = SVCCTL_EvtNotAck;
 800be36:	2300      	movs	r3, #0
 800be38:	75fb      	strb	r3, [r7, #23]

  switch (event_pckt->evt)
 800be3a:	693b      	ldr	r3, [r7, #16]
 800be3c:	781b      	ldrb	r3, [r3, #0]
 800be3e:	2bff      	cmp	r3, #255	; 0xff
 800be40:	d000      	beq.n	800be44 <SVCCTL_UserEvtRx+0x1c>
      }
    }
      break; /* HCI_EVT_VENDOR_SPECIFIC */

    default:
      break;
 800be42:	e025      	b.n	800be90 <SVCCTL_UserEvtRx+0x68>
      blue_evt = (evt_blue_aci*) event_pckt->data;
 800be44:	693b      	ldr	r3, [r7, #16]
 800be46:	3302      	adds	r3, #2
 800be48:	60fb      	str	r3, [r7, #12]
      switch ((blue_evt->ecode) & SVCCTL_EGID_EVT_MASK)
 800be4a:	68fb      	ldr	r3, [r7, #12]
 800be4c:	881b      	ldrh	r3, [r3, #0]
 800be4e:	b29b      	uxth	r3, r3
 800be50:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800be54:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800be58:	d000      	beq.n	800be5c <SVCCTL_UserEvtRx+0x34>
          break;
 800be5a:	e018      	b.n	800be8e <SVCCTL_UserEvtRx+0x66>
          for (index = 0; index < SVCCTL_EvtHandler.NbreOfRegisteredHandler; index++)
 800be5c:	2300      	movs	r3, #0
 800be5e:	757b      	strb	r3, [r7, #21]
 800be60:	e00d      	b.n	800be7e <SVCCTL_UserEvtRx+0x56>
            event_notification_status = SVCCTL_EvtHandler.SVCCTL__SvcHandlerTab[index](pckt);
 800be62:	7d7b      	ldrb	r3, [r7, #21]
 800be64:	4a18      	ldr	r2, [pc, #96]	; (800bec8 <SVCCTL_UserEvtRx+0xa0>)
 800be66:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800be6a:	6878      	ldr	r0, [r7, #4]
 800be6c:	4798      	blx	r3
 800be6e:	4603      	mov	r3, r0
 800be70:	75fb      	strb	r3, [r7, #23]
            if (event_notification_status != SVCCTL_EvtNotAck)
 800be72:	7dfb      	ldrb	r3, [r7, #23]
 800be74:	2b00      	cmp	r3, #0
 800be76:	d108      	bne.n	800be8a <SVCCTL_UserEvtRx+0x62>
          for (index = 0; index < SVCCTL_EvtHandler.NbreOfRegisteredHandler; index++)
 800be78:	7d7b      	ldrb	r3, [r7, #21]
 800be7a:	3301      	adds	r3, #1
 800be7c:	757b      	strb	r3, [r7, #21]
 800be7e:	4b12      	ldr	r3, [pc, #72]	; (800bec8 <SVCCTL_UserEvtRx+0xa0>)
 800be80:	7f1b      	ldrb	r3, [r3, #28]
 800be82:	7d7a      	ldrb	r2, [r7, #21]
 800be84:	429a      	cmp	r2, r3
 800be86:	d3ec      	bcc.n	800be62 <SVCCTL_UserEvtRx+0x3a>
          break;
 800be88:	e000      	b.n	800be8c <SVCCTL_UserEvtRx+0x64>
              break;
 800be8a:	bf00      	nop
          break;
 800be8c:	bf00      	nop
      break; /* HCI_EVT_VENDOR_SPECIFIC */
 800be8e:	bf00      	nop

  /**
   * When no registered handlers (either Service or Client) has acknowledged the GATT event, it is reported to the application
   * a GAP event is always reported to the applicaiton.
   */
  switch (event_notification_status)
 800be90:	7dfb      	ldrb	r3, [r7, #23]
 800be92:	2b01      	cmp	r3, #1
 800be94:	d009      	beq.n	800beaa <SVCCTL_UserEvtRx+0x82>
 800be96:	2b02      	cmp	r3, #2
 800be98:	d00a      	beq.n	800beb0 <SVCCTL_UserEvtRx+0x88>
 800be9a:	2b00      	cmp	r3, #0
 800be9c:	d10b      	bne.n	800beb6 <SVCCTL_UserEvtRx+0x8e>
    case SVCCTL_EvtNotAck:
      /**
       *  The event has NOT been managed.
       *  It shall be passed to the application for processing
       */
      return_status = SVCCTL_App_Notification(pckt);
 800be9e:	6878      	ldr	r0, [r7, #4]
 800bea0:	f000 ff4e 	bl	800cd40 <SVCCTL_App_Notification>
 800bea4:	4603      	mov	r3, r0
 800bea6:	75bb      	strb	r3, [r7, #22]
      break;
 800bea8:	e008      	b.n	800bebc <SVCCTL_UserEvtRx+0x94>

    case SVCCTL_EvtAckFlowEnable:
      return_status = SVCCTL_UserEvtFlowEnable;
 800beaa:	2301      	movs	r3, #1
 800beac:	75bb      	strb	r3, [r7, #22]
      break;
 800beae:	e005      	b.n	800bebc <SVCCTL_UserEvtRx+0x94>

    case SVCCTL_EvtAckFlowDisable:
      return_status = SVCCTL_UserEvtFlowDisable;
 800beb0:	2300      	movs	r3, #0
 800beb2:	75bb      	strb	r3, [r7, #22]
      break;
 800beb4:	e002      	b.n	800bebc <SVCCTL_UserEvtRx+0x94>

    default:
      return_status = SVCCTL_UserEvtFlowEnable;
 800beb6:	2301      	movs	r3, #1
 800beb8:	75bb      	strb	r3, [r7, #22]
      break;
 800beba:	bf00      	nop
  }

  return (return_status);
 800bebc:	7dbb      	ldrb	r3, [r7, #22]
}
 800bebe:	4618      	mov	r0, r3
 800bec0:	3718      	adds	r7, #24
 800bec2:	46bd      	mov	sp, r7
 800bec4:	bd80      	pop	{r7, pc}
 800bec6:	bf00      	nop
 800bec8:	20000218 	.word	0x20000218

0800becc <Template_Event_Handler>:
 * @brief  Event handler
 * @param  Event: Address of the buffer holding the Event
 * @retval Ack: Return whether the Event has been managed or not
 */
static SVCCTL_EvtAckStatus_t Template_Event_Handler(void *Event)
{
 800becc:	b580      	push	{r7, lr}
 800bece:	b08a      	sub	sp, #40	; 0x28
 800bed0:	af00      	add	r7, sp, #0
 800bed2:	6078      	str	r0, [r7, #4]
  hci_event_pckt *event_pckt;
  evt_blue_aci *blue_evt;
  aci_gatt_attribute_modified_event_rp0    * attribute_modified;
  TEMPLATE_STM_App_Notification_evt_t Notification;

  return_value = SVCCTL_EvtNotAck;
 800bed4:	2300      	movs	r3, #0
 800bed6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  event_pckt = (hci_event_pckt *)(((hci_uart_pckt*)Event)->data);
 800beda:	687b      	ldr	r3, [r7, #4]
 800bedc:	3301      	adds	r3, #1
 800bede:	623b      	str	r3, [r7, #32]

  switch(event_pckt->evt)
 800bee0:	6a3b      	ldr	r3, [r7, #32]
 800bee2:	781b      	ldrb	r3, [r3, #0]
 800bee4:	2bff      	cmp	r3, #255	; 0xff
 800bee6:	d000      	beq.n	800beea <Template_Event_Handler+0x1e>
      }
    }
    break; /* HCI_EVT_VENDOR_SPECIFIC */

    default:
      break;
 800bee8:	e063      	b.n	800bfb2 <Template_Event_Handler+0xe6>
      blue_evt = (evt_blue_aci*)event_pckt->data;
 800beea:	6a3b      	ldr	r3, [r7, #32]
 800beec:	3302      	adds	r3, #2
 800beee:	61fb      	str	r3, [r7, #28]
      switch(blue_evt->ecode)
 800bef0:	69fb      	ldr	r3, [r7, #28]
 800bef2:	881b      	ldrh	r3, [r3, #0]
 800bef4:	b29b      	uxth	r3, r3
 800bef6:	461a      	mov	r2, r3
 800bef8:	f640 4301 	movw	r3, #3073	; 0xc01
 800befc:	429a      	cmp	r2, r3
 800befe:	d000      	beq.n	800bf02 <Template_Event_Handler+0x36>
          break;
 800bf00:	e056      	b.n	800bfb0 <Template_Event_Handler+0xe4>
          attribute_modified = (aci_gatt_attribute_modified_event_rp0*)blue_evt->data;
 800bf02:	69fb      	ldr	r3, [r7, #28]
 800bf04:	3302      	adds	r3, #2
 800bf06:	61bb      	str	r3, [r7, #24]
            if(attribute_modified->Attr_Handle == (aTemplateContext.TemplateNotifyServerToClientCharHdle + 2))
 800bf08:	69bb      	ldr	r3, [r7, #24]
 800bf0a:	885b      	ldrh	r3, [r3, #2]
 800bf0c:	b29b      	uxth	r3, r3
 800bf0e:	461a      	mov	r2, r3
 800bf10:	4b2b      	ldr	r3, [pc, #172]	; (800bfc0 <Template_Event_Handler+0xf4>)
 800bf12:	889b      	ldrh	r3, [r3, #4]
 800bf14:	3302      	adds	r3, #2
 800bf16:	429a      	cmp	r2, r3
 800bf18:	d118      	bne.n	800bf4c <Template_Event_Handler+0x80>
              return_value = SVCCTL_EvtAckFlowEnable;
 800bf1a:	2301      	movs	r3, #1
 800bf1c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
              if(attribute_modified->Attr_Data[0] & COMSVC_Notification)
 800bf20:	69bb      	ldr	r3, [r7, #24]
 800bf22:	7a1b      	ldrb	r3, [r3, #8]
 800bf24:	f003 0301 	and.w	r3, r3, #1
 800bf28:	2b00      	cmp	r3, #0
 800bf2a:	d007      	beq.n	800bf3c <Template_Event_Handler+0x70>
                Notification.Template_Evt_Opcode = TEMPLATE_STM_NOTIFY_ENABLED_EVT;
 800bf2c:	2300      	movs	r3, #0
 800bf2e:	723b      	strb	r3, [r7, #8]
                TEMPLATE_STM_App_Notification(&Notification);
 800bf30:	f107 0308 	add.w	r3, r7, #8
 800bf34:	4618      	mov	r0, r3
 800bf36:	f001 fa41 	bl	800d3bc <TEMPLATE_STM_App_Notification>
        break;
 800bf3a:	e038      	b.n	800bfae <Template_Event_Handler+0xe2>
                Notification.Template_Evt_Opcode = TEMPLATE_STM_NOTIFY_DISABLED_EVT;
 800bf3c:	2301      	movs	r3, #1
 800bf3e:	723b      	strb	r3, [r7, #8]
                TEMPLATE_STM_App_Notification(&Notification);
 800bf40:	f107 0308 	add.w	r3, r7, #8
 800bf44:	4618      	mov	r0, r3
 800bf46:	f001 fa39 	bl	800d3bc <TEMPLATE_STM_App_Notification>
        break;
 800bf4a:	e030      	b.n	800bfae <Template_Event_Handler+0xe2>
            else if(attribute_modified->Attr_Handle == (aTemplateContext.TemplateWriteClientToServerCharHdle + 1))
 800bf4c:	69bb      	ldr	r3, [r7, #24]
 800bf4e:	885b      	ldrh	r3, [r3, #2]
 800bf50:	b29b      	uxth	r3, r3
 800bf52:	461a      	mov	r2, r3
 800bf54:	4b1a      	ldr	r3, [pc, #104]	; (800bfc0 <Template_Event_Handler+0xf4>)
 800bf56:	885b      	ldrh	r3, [r3, #2]
 800bf58:	3301      	adds	r3, #1
 800bf5a:	429a      	cmp	r2, r3
 800bf5c:	d10f      	bne.n	800bf7e <Template_Event_Handler+0xb2>
              Notification.Template_Evt_Opcode = TEMPLATE_STM_WRITE_EVT;
 800bf5e:	2303      	movs	r3, #3
 800bf60:	723b      	strb	r3, [r7, #8]
              Notification.DataTransfered.Length=attribute_modified->Attr_Data_Length;
 800bf62:	69bb      	ldr	r3, [r7, #24]
 800bf64:	88db      	ldrh	r3, [r3, #6]
 800bf66:	b29b      	uxth	r3, r3
 800bf68:	b2db      	uxtb	r3, r3
 800bf6a:	743b      	strb	r3, [r7, #16]
              Notification.DataTransfered.pPayload=attribute_modified->Attr_Data;
 800bf6c:	69bb      	ldr	r3, [r7, #24]
 800bf6e:	3308      	adds	r3, #8
 800bf70:	60fb      	str	r3, [r7, #12]
              TEMPLATE_STM_App_Notification(&Notification);  
 800bf72:	f107 0308 	add.w	r3, r7, #8
 800bf76:	4618      	mov	r0, r3
 800bf78:	f001 fa20 	bl	800d3bc <TEMPLATE_STM_App_Notification>
        break;
 800bf7c:	e017      	b.n	800bfae <Template_Event_Handler+0xe2>
            else if(attribute_modified->Attr_Handle == (aTemplateContext.RebootReqCharHdle + 1))
 800bf7e:	69bb      	ldr	r3, [r7, #24]
 800bf80:	885b      	ldrh	r3, [r3, #2]
 800bf82:	b29b      	uxth	r3, r3
 800bf84:	461a      	mov	r2, r3
 800bf86:	4b0e      	ldr	r3, [pc, #56]	; (800bfc0 <Template_Event_Handler+0xf4>)
 800bf88:	88db      	ldrh	r3, [r3, #6]
 800bf8a:	3301      	adds	r3, #1
 800bf8c:	429a      	cmp	r2, r3
 800bf8e:	d10e      	bne.n	800bfae <Template_Event_Handler+0xe2>
              Notification.Template_Evt_Opcode = TEMPLATE_STM_BOOT_REQUEST_EVT;
 800bf90:	2304      	movs	r3, #4
 800bf92:	723b      	strb	r3, [r7, #8]
              Notification.DataTransfered.Length=attribute_modified->Attr_Data_Length;
 800bf94:	69bb      	ldr	r3, [r7, #24]
 800bf96:	88db      	ldrh	r3, [r3, #6]
 800bf98:	b29b      	uxth	r3, r3
 800bf9a:	b2db      	uxtb	r3, r3
 800bf9c:	743b      	strb	r3, [r7, #16]
              Notification.DataTransfered.pPayload=attribute_modified->Attr_Data;
 800bf9e:	69bb      	ldr	r3, [r7, #24]
 800bfa0:	3308      	adds	r3, #8
 800bfa2:	60fb      	str	r3, [r7, #12]
              TEMPLATE_STM_App_Notification(&Notification);
 800bfa4:	f107 0308 	add.w	r3, r7, #8
 800bfa8:	4618      	mov	r0, r3
 800bfaa:	f001 fa07 	bl	800d3bc <TEMPLATE_STM_App_Notification>
        break;
 800bfae:	bf00      	nop
    break; /* HCI_EVT_VENDOR_SPECIFIC */
 800bfb0:	bf00      	nop
  }

  return(return_value);
 800bfb2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}/* end SVCCTL_EvtAckStatus_t */
 800bfb6:	4618      	mov	r0, r3
 800bfb8:	3728      	adds	r7, #40	; 0x28
 800bfba:	46bd      	mov	sp, r7
 800bfbc:	bd80      	pop	{r7, pc}
 800bfbe:	bf00      	nop
 800bfc0:	2000023c 	.word	0x2000023c

0800bfc4 <SVCCTL_InitCustomSvc>:
 * @brief  Service initialization
 * @param  None
 * @retval None
 */
void SVCCTL_InitCustomSvc(void)
{
 800bfc4:	b580      	push	{r7, lr}
 800bfc6:	b08a      	sub	sp, #40	; 0x28
 800bfc8:	af06      	add	r7, sp, #24
  Char_UUID_t  uuid16;

  /**
   *	Register the event handler to the BLE controller
   */
  SVCCTL_RegisterSvcHandler(Template_Event_Handler);
 800bfca:	484a      	ldr	r0, [pc, #296]	; (800c0f4 <SVCCTL_InitCustomSvc+0x130>)
 800bfcc:	f7ff ff12 	bl	800bdf4 <SVCCTL_RegisterSvcHandler>
     *                                2 for Template Notify characteristic +
     *                                1 for client char configuration descriptor +
     *                                
     */

    COPY_TEMPLATE_SERVICE_UUID(uuid16.Char_UUID_128);
 800bfd0:	231b      	movs	r3, #27
 800bfd2:	703b      	strb	r3, [r7, #0]
 800bfd4:	23c5      	movs	r3, #197	; 0xc5
 800bfd6:	707b      	strb	r3, [r7, #1]
 800bfd8:	23d5      	movs	r3, #213	; 0xd5
 800bfda:	70bb      	strb	r3, [r7, #2]
 800bfdc:	23a5      	movs	r3, #165	; 0xa5
 800bfde:	70fb      	strb	r3, [r7, #3]
 800bfe0:	2302      	movs	r3, #2
 800bfe2:	713b      	strb	r3, [r7, #4]
 800bfe4:	2300      	movs	r3, #0
 800bfe6:	717b      	strb	r3, [r7, #5]
 800bfe8:	23b4      	movs	r3, #180	; 0xb4
 800bfea:	71bb      	strb	r3, [r7, #6]
 800bfec:	239a      	movs	r3, #154	; 0x9a
 800bfee:	71fb      	strb	r3, [r7, #7]
 800bff0:	23e1      	movs	r3, #225	; 0xe1
 800bff2:	723b      	strb	r3, [r7, #8]
 800bff4:	2311      	movs	r3, #17
 800bff6:	727b      	strb	r3, [r7, #9]
 800bff8:	2301      	movs	r3, #1
 800bffa:	72bb      	strb	r3, [r7, #10]
 800bffc:	2300      	movs	r3, #0
 800bffe:	72fb      	strb	r3, [r7, #11]
 800c000:	2300      	movs	r3, #0
 800c002:	733b      	strb	r3, [r7, #12]
 800c004:	2300      	movs	r3, #0
 800c006:	737b      	strb	r3, [r7, #13]
 800c008:	2300      	movs	r3, #0
 800c00a:	73bb      	strb	r3, [r7, #14]
 800c00c:	2300      	movs	r3, #0
 800c00e:	73fb      	strb	r3, [r7, #15]
    aci_gatt_add_service(UUID_TYPE_128,
 800c010:	4639      	mov	r1, r7
 800c012:	4b39      	ldr	r3, [pc, #228]	; (800c0f8 <SVCCTL_InitCustomSvc+0x134>)
 800c014:	9300      	str	r3, [sp, #0]
 800c016:	2308      	movs	r3, #8
 800c018:	2201      	movs	r2, #1
 800c01a:	2002      	movs	r0, #2
 800c01c:	f7ff f8cb 	bl	800b1b6 <aci_gatt_add_service>
                      &(aTemplateContext.TemplateSvcHdle));

    /**
     *  Add Write Characteristic
     */
    COPY_TEMPLATE_WRITE_CHAR_UUID(uuid16.Char_UUID_128);
 800c020:	2319      	movs	r3, #25
 800c022:	703b      	strb	r3, [r7, #0]
 800c024:	23ed      	movs	r3, #237	; 0xed
 800c026:	707b      	strb	r3, [r7, #1]
 800c028:	2382      	movs	r3, #130	; 0x82
 800c02a:	70bb      	strb	r3, [r7, #2]
 800c02c:	23ae      	movs	r3, #174	; 0xae
 800c02e:	70fb      	strb	r3, [r7, #3]
 800c030:	23ed      	movs	r3, #237	; 0xed
 800c032:	713b      	strb	r3, [r7, #4]
 800c034:	2321      	movs	r3, #33	; 0x21
 800c036:	717b      	strb	r3, [r7, #5]
 800c038:	234c      	movs	r3, #76	; 0x4c
 800c03a:	71bb      	strb	r3, [r7, #6]
 800c03c:	239d      	movs	r3, #157	; 0x9d
 800c03e:	71fb      	strb	r3, [r7, #7]
 800c040:	2341      	movs	r3, #65	; 0x41
 800c042:	723b      	strb	r3, [r7, #8]
 800c044:	2345      	movs	r3, #69	; 0x45
 800c046:	727b      	strb	r3, [r7, #9]
 800c048:	2322      	movs	r3, #34	; 0x22
 800c04a:	72bb      	strb	r3, [r7, #10]
 800c04c:	238e      	movs	r3, #142	; 0x8e
 800c04e:	72fb      	strb	r3, [r7, #11]
 800c050:	23cc      	movs	r3, #204	; 0xcc
 800c052:	733b      	strb	r3, [r7, #12]
 800c054:	23aa      	movs	r3, #170	; 0xaa
 800c056:	737b      	strb	r3, [r7, #13]
 800c058:	2300      	movs	r3, #0
 800c05a:	73bb      	strb	r3, [r7, #14]
 800c05c:	2300      	movs	r3, #0
 800c05e:	73fb      	strb	r3, [r7, #15]
    aci_gatt_add_char(aTemplateContext.TemplateSvcHdle,
 800c060:	4b25      	ldr	r3, [pc, #148]	; (800c0f8 <SVCCTL_InitCustomSvc+0x134>)
 800c062:	8818      	ldrh	r0, [r3, #0]
 800c064:	463a      	mov	r2, r7
 800c066:	4b25      	ldr	r3, [pc, #148]	; (800c0fc <SVCCTL_InitCustomSvc+0x138>)
 800c068:	9305      	str	r3, [sp, #20]
 800c06a:	2301      	movs	r3, #1
 800c06c:	9304      	str	r3, [sp, #16]
 800c06e:	230a      	movs	r3, #10
 800c070:	9303      	str	r3, [sp, #12]
 800c072:	2301      	movs	r3, #1
 800c074:	9302      	str	r3, [sp, #8]
 800c076:	2300      	movs	r3, #0
 800c078:	9301      	str	r3, [sp, #4]
 800c07a:	2306      	movs	r3, #6
 800c07c:	9300      	str	r3, [sp, #0]
 800c07e:	2302      	movs	r3, #2
 800c080:	2102      	movs	r1, #2
 800c082:	f7ff f947 	bl	800b314 <aci_gatt_add_char>
                      &(aTemplateContext.TemplateWriteClientToServerCharHdle));

    /**
     *   Add Notify Characteristic
     */
    COPY_TEMPLATE_NOTIFY_UUID(uuid16.Char_UUID_128);
 800c086:	231b      	movs	r3, #27
 800c088:	703b      	strb	r3, [r7, #0]
 800c08a:	23c5      	movs	r3, #197	; 0xc5
 800c08c:	707b      	strb	r3, [r7, #1]
 800c08e:	23d5      	movs	r3, #213	; 0xd5
 800c090:	70bb      	strb	r3, [r7, #2]
 800c092:	23a5      	movs	r3, #165	; 0xa5
 800c094:	70fb      	strb	r3, [r7, #3]
 800c096:	2302      	movs	r3, #2
 800c098:	713b      	strb	r3, [r7, #4]
 800c09a:	2300      	movs	r3, #0
 800c09c:	717b      	strb	r3, [r7, #5]
 800c09e:	2336      	movs	r3, #54	; 0x36
 800c0a0:	71bb      	strb	r3, [r7, #6]
 800c0a2:	23ac      	movs	r3, #172	; 0xac
 800c0a4:	71fb      	strb	r3, [r7, #7]
 800c0a6:	23e1      	movs	r3, #225	; 0xe1
 800c0a8:	723b      	strb	r3, [r7, #8]
 800c0aa:	2311      	movs	r3, #17
 800c0ac:	727b      	strb	r3, [r7, #9]
 800c0ae:	2301      	movs	r3, #1
 800c0b0:	72bb      	strb	r3, [r7, #10]
 800c0b2:	2300      	movs	r3, #0
 800c0b4:	72fb      	strb	r3, [r7, #11]
 800c0b6:	2300      	movs	r3, #0
 800c0b8:	733b      	strb	r3, [r7, #12]
 800c0ba:	2300      	movs	r3, #0
 800c0bc:	737b      	strb	r3, [r7, #13]
 800c0be:	2304      	movs	r3, #4
 800c0c0:	73bb      	strb	r3, [r7, #14]
 800c0c2:	2300      	movs	r3, #0
 800c0c4:	73fb      	strb	r3, [r7, #15]
    aci_gatt_add_char(aTemplateContext.TemplateSvcHdle,
 800c0c6:	4b0c      	ldr	r3, [pc, #48]	; (800c0f8 <SVCCTL_InitCustomSvc+0x134>)
 800c0c8:	8818      	ldrh	r0, [r3, #0]
 800c0ca:	463a      	mov	r2, r7
 800c0cc:	4b0c      	ldr	r3, [pc, #48]	; (800c100 <SVCCTL_InitCustomSvc+0x13c>)
 800c0ce:	9305      	str	r3, [sp, #20]
 800c0d0:	2301      	movs	r3, #1
 800c0d2:	9304      	str	r3, [sp, #16]
 800c0d4:	230a      	movs	r3, #10
 800c0d6:	9303      	str	r3, [sp, #12]
 800c0d8:	2301      	movs	r3, #1
 800c0da:	9302      	str	r3, [sp, #8]
 800c0dc:	2300      	movs	r3, #0
 800c0de:	9301      	str	r3, [sp, #4]
 800c0e0:	2310      	movs	r3, #16
 800c0e2:	9300      	str	r3, [sp, #0]
 800c0e4:	2304      	movs	r3, #4
 800c0e6:	2102      	movs	r1, #2
 800c0e8:	f7ff f914 	bl	800b314 <aci_gatt_add_char>
                      GATT_NOTIFY_ATTRIBUTE_WRITE,
                      10,
                      0,
                      &(aTemplateContext.RebootReqCharHdle));
#endif  
  return;
 800c0ec:	bf00      	nop
}
 800c0ee:	3710      	adds	r7, #16
 800c0f0:	46bd      	mov	sp, r7
 800c0f2:	bd80      	pop	{r7, pc}
 800c0f4:	0800becd 	.word	0x0800becd
 800c0f8:	2000023c 	.word	0x2000023c
 800c0fc:	2000023e 	.word	0x2000023e
 800c100:	20000240 	.word	0x20000240

0800c104 <TEMPLATE_STM_App_Update_Char>:
 * @param  UUID: UUID of the characteristic
 * @param  Service_Instance: Instance of the service to which the characteristic belongs
 * 
 */
tBleStatus TEMPLATE_STM_App_Update_Char(uint16_t UUID, uint8_t *pPayload) 
{
 800c104:	b580      	push	{r7, lr}
 800c106:	b086      	sub	sp, #24
 800c108:	af02      	add	r7, sp, #8
 800c10a:	4603      	mov	r3, r0
 800c10c:	6039      	str	r1, [r7, #0]
 800c10e:	80fb      	strh	r3, [r7, #6]
  tBleStatus result = BLE_STATUS_INVALID_PARAMS;
 800c110:	2342      	movs	r3, #66	; 0x42
 800c112:	73fb      	strb	r3, [r7, #15]
  switch(UUID)
 800c114:	88fb      	ldrh	r3, [r7, #6]
 800c116:	2b00      	cmp	r3, #0
 800c118:	d000      	beq.n	800c11c <TEMPLATE_STM_App_Update_Char+0x18>
                             (uint8_t *)  pPayload);
    
      break;

    default:
      break;
 800c11a:	e00c      	b.n	800c136 <TEMPLATE_STM_App_Update_Char+0x32>
     result = aci_gatt_update_char_value(aTemplateContext.TemplateSvcHdle,
 800c11c:	4b08      	ldr	r3, [pc, #32]	; (800c140 <TEMPLATE_STM_App_Update_Char+0x3c>)
 800c11e:	8818      	ldrh	r0, [r3, #0]
 800c120:	4b07      	ldr	r3, [pc, #28]	; (800c140 <TEMPLATE_STM_App_Update_Char+0x3c>)
 800c122:	8899      	ldrh	r1, [r3, #4]
 800c124:	683b      	ldr	r3, [r7, #0]
 800c126:	9300      	str	r3, [sp, #0]
 800c128:	2304      	movs	r3, #4
 800c12a:	2200      	movs	r2, #0
 800c12c:	f7ff f9dc 	bl	800b4e8 <aci_gatt_update_char_value>
 800c130:	4603      	mov	r3, r0
 800c132:	73fb      	strb	r3, [r7, #15]
      break;
 800c134:	bf00      	nop
  }

  return result;
 800c136:	7bfb      	ldrb	r3, [r7, #15]
}/* end TEMPLATE_STM_Init() */
 800c138:	4618      	mov	r0, r3
 800c13a:	3710      	adds	r7, #16
 800c13c:	46bd      	mov	sp, r7
 800c13e:	bd80      	pop	{r7, pc}
 800c140:	2000023c 	.word	0x2000023c

0800c144 <SHCI_C2_BLE_Init>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_BLE_Init( SHCI_C2_Ble_Init_Cmd_Packet_t *pCmdPacket )
{
 800c144:	b580      	push	{r7, lr}
 800c146:	b088      	sub	sp, #32
 800c148:	af00      	add	r7, sp, #0
 800c14a:	6078      	str	r0, [r7, #4]
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CS_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 800c14c:	f107 030c 	add.w	r3, r7, #12
 800c150:	61fb      	str	r3, [r7, #28]

 shci_send( SHCI_OPCODE_C2_BLE_INIT,
            sizeof( SHCI_C2_Ble_Init_Cmd_Param_t ),
            (uint8_t*)&pCmdPacket->Param,
 800c152:	687b      	ldr	r3, [r7, #4]
 800c154:	f103 020c 	add.w	r2, r3, #12
 shci_send( SHCI_OPCODE_C2_BLE_INIT,
 800c158:	69fb      	ldr	r3, [r7, #28]
 800c15a:	2121      	movs	r1, #33	; 0x21
 800c15c:	f64f 4066 	movw	r0, #64614	; 0xfc66
 800c160:	f000 fa00 	bl	800c564 <shci_send>
            p_rsp );

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 800c164:	69fb      	ldr	r3, [r7, #28]
 800c166:	330b      	adds	r3, #11
 800c168:	78db      	ldrb	r3, [r3, #3]
}
 800c16a:	4618      	mov	r0, r3
 800c16c:	3720      	adds	r7, #32
 800c16e:	46bd      	mov	sp, r7
 800c170:	bd80      	pop	{r7, pc}
	...

0800c174 <hci_init>:
static void TlEvtReceived(TL_EvtPacket_t *hcievt);
static void TlInit( TL_CmdPacket_t * p_cmdbuffer );

/* Interface ------- ---------------------------------------------------------*/
void hci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 800c174:	b580      	push	{r7, lr}
 800c176:	b082      	sub	sp, #8
 800c178:	af00      	add	r7, sp, #0
 800c17a:	6078      	str	r0, [r7, #4]
 800c17c:	6039      	str	r1, [r7, #0]
  StatusNotCallBackFunction = ((HCI_TL_HciInitConf_t *)pConf)->StatusNotCallBack;
 800c17e:	683b      	ldr	r3, [r7, #0]
 800c180:	685b      	ldr	r3, [r3, #4]
 800c182:	4a08      	ldr	r2, [pc, #32]	; (800c1a4 <hci_init+0x30>)
 800c184:	6013      	str	r3, [r2, #0]
  hciContext.UserEvtRx = UserEvtRx;
 800c186:	4a08      	ldr	r2, [pc, #32]	; (800c1a8 <hci_init+0x34>)
 800c188:	687b      	ldr	r3, [r7, #4]
 800c18a:	61d3      	str	r3, [r2, #28]

  hci_register_io_bus (&hciContext.io);
 800c18c:	4806      	ldr	r0, [pc, #24]	; (800c1a8 <hci_init+0x34>)
 800c18e:	f000 f96f 	bl	800c470 <hci_register_io_bus>

  TlInit((TL_CmdPacket_t *)(((HCI_TL_HciInitConf_t *)pConf)->p_cmdbuffer));
 800c192:	683b      	ldr	r3, [r7, #0]
 800c194:	681b      	ldr	r3, [r3, #0]
 800c196:	4618      	mov	r0, r3
 800c198:	f000 f8d0 	bl	800c33c <TlInit>

  return;
 800c19c:	bf00      	nop
}
 800c19e:	3708      	adds	r7, #8
 800c1a0:	46bd      	mov	sp, r7
 800c1a2:	bd80      	pop	{r7, pc}
 800c1a4:	2000045c 	.word	0x2000045c
 800c1a8:	20000434 	.word	0x20000434

0800c1ac <hci_user_evt_proc>:

void hci_user_evt_proc(void)
{
 800c1ac:	b580      	push	{r7, lr}
 800c1ae:	b084      	sub	sp, #16
 800c1b0:	af00      	add	r7, sp, #0
  /**
   * It is more secure to use LST_remove_head()/LST_insert_head() compare to LST_get_next_node()/LST_remove_node()
   * in case the user overwrite the header where the next/prev pointers are located
   */

  if((LST_is_empty(&HciAsynchEventQueue) == FALSE) && (UserEventFlow != HCI_TL_UserEventFlow_Disable))
 800c1b2:	4820      	ldr	r0, [pc, #128]	; (800c234 <hci_user_evt_proc+0x88>)
 800c1b4:	f000 fc92 	bl	800cadc <LST_is_empty>
 800c1b8:	4603      	mov	r3, r0
 800c1ba:	2b00      	cmp	r3, #0
 800c1bc:	d128      	bne.n	800c210 <hci_user_evt_proc+0x64>
 800c1be:	4b1e      	ldr	r3, [pc, #120]	; (800c238 <hci_user_evt_proc+0x8c>)
 800c1c0:	781b      	ldrb	r3, [r3, #0]
 800c1c2:	2b00      	cmp	r3, #0
 800c1c4:	d024      	beq.n	800c210 <hci_user_evt_proc+0x64>
  {
    LST_remove_head ( &HciAsynchEventQueue, (tListNode **)&phcievtbuffer );
 800c1c6:	f107 030c 	add.w	r3, r7, #12
 800c1ca:	4619      	mov	r1, r3
 800c1cc:	4819      	ldr	r0, [pc, #100]	; (800c234 <hci_user_evt_proc+0x88>)
 800c1ce:	f000 fd0c 	bl	800cbea <LST_remove_head>

    UserEventFlow = HCI_TL_UserEventFlow_Enable;
 800c1d2:	4b19      	ldr	r3, [pc, #100]	; (800c238 <hci_user_evt_proc+0x8c>)
 800c1d4:	2201      	movs	r2, #1
 800c1d6:	701a      	strb	r2, [r3, #0]

    if (hciContext.UserEvtRx != NULL)
 800c1d8:	4b18      	ldr	r3, [pc, #96]	; (800c23c <hci_user_evt_proc+0x90>)
 800c1da:	69db      	ldr	r3, [r3, #28]
 800c1dc:	2b00      	cmp	r3, #0
 800c1de:	d009      	beq.n	800c1f4 <hci_user_evt_proc+0x48>
    {
      UserEvtRxParam.pckt = phcievtbuffer;
 800c1e0:	68fb      	ldr	r3, [r7, #12]
 800c1e2:	60bb      	str	r3, [r7, #8]
      hciContext.UserEvtRx((void *)&UserEvtRxParam);
 800c1e4:	4b15      	ldr	r3, [pc, #84]	; (800c23c <hci_user_evt_proc+0x90>)
 800c1e6:	69db      	ldr	r3, [r3, #28]
 800c1e8:	1d3a      	adds	r2, r7, #4
 800c1ea:	4610      	mov	r0, r2
 800c1ec:	4798      	blx	r3
      UserEventFlow = UserEvtRxParam.status;
 800c1ee:	793a      	ldrb	r2, [r7, #4]
 800c1f0:	4b11      	ldr	r3, [pc, #68]	; (800c238 <hci_user_evt_proc+0x8c>)
 800c1f2:	701a      	strb	r2, [r3, #0]
    }

    if(UserEventFlow != HCI_TL_UserEventFlow_Disable)
 800c1f4:	4b10      	ldr	r3, [pc, #64]	; (800c238 <hci_user_evt_proc+0x8c>)
 800c1f6:	781b      	ldrb	r3, [r3, #0]
 800c1f8:	2b00      	cmp	r3, #0
 800c1fa:	d004      	beq.n	800c206 <hci_user_evt_proc+0x5a>
    {
      TL_MM_EvtDone( phcievtbuffer );
 800c1fc:	68fb      	ldr	r3, [r7, #12]
 800c1fe:	4618      	mov	r0, r3
 800c200:	f000 fbca 	bl	800c998 <TL_MM_EvtDone>
 800c204:	e004      	b.n	800c210 <hci_user_evt_proc+0x64>
    else
    {
      /**
       * put back the event in the queue
       */
      LST_insert_head ( &HciAsynchEventQueue, (tListNode *)phcievtbuffer );
 800c206:	68fb      	ldr	r3, [r7, #12]
 800c208:	4619      	mov	r1, r3
 800c20a:	480a      	ldr	r0, [pc, #40]	; (800c234 <hci_user_evt_proc+0x88>)
 800c20c:	f000 fc86 	bl	800cb1c <LST_insert_head>
    }
  }

  if((LST_is_empty(&HciAsynchEventQueue) == FALSE) && (UserEventFlow != HCI_TL_UserEventFlow_Disable))
 800c210:	4808      	ldr	r0, [pc, #32]	; (800c234 <hci_user_evt_proc+0x88>)
 800c212:	f000 fc63 	bl	800cadc <LST_is_empty>
 800c216:	4603      	mov	r3, r0
 800c218:	2b00      	cmp	r3, #0
 800c21a:	d107      	bne.n	800c22c <hci_user_evt_proc+0x80>
 800c21c:	4b06      	ldr	r3, [pc, #24]	; (800c238 <hci_user_evt_proc+0x8c>)
 800c21e:	781b      	ldrb	r3, [r3, #0]
 800c220:	2b00      	cmp	r3, #0
 800c222:	d003      	beq.n	800c22c <hci_user_evt_proc+0x80>
  {
    hci_notify_asynch_evt((void*) &HciAsynchEventQueue);
 800c224:	4803      	ldr	r0, [pc, #12]	; (800c234 <hci_user_evt_proc+0x88>)
 800c226:	f001 f812 	bl	800d24e <hci_notify_asynch_evt>
  }


  return;
 800c22a:	bf00      	nop
 800c22c:	bf00      	nop
}
 800c22e:	3710      	adds	r7, #16
 800c230:	46bd      	mov	sp, r7
 800c232:	bd80      	pop	{r7, pc}
 800c234:	20000248 	.word	0x20000248
 800c238:	20000254 	.word	0x20000254
 800c23c:	20000434 	.word	0x20000434

0800c240 <hci_send_req>:

  return;
}

int hci_send_req(struct hci_request *p_cmd, uint8_t async)
{
 800c240:	b580      	push	{r7, lr}
 800c242:	b088      	sub	sp, #32
 800c244:	af00      	add	r7, sp, #0
 800c246:	6078      	str	r0, [r7, #4]
 800c248:	460b      	mov	r3, r1
 800c24a:	70fb      	strb	r3, [r7, #3]
  TL_CsEvt_t    *pcommand_status_event;
  TL_EvtPacket_t *pevtpacket;
  uint8_t hci_cmd_complete_return_parameters_length;
  HCI_TL_CmdStatus_t local_cmd_status;

  NotifyCmdStatus(HCI_TL_CmdBusy);
 800c24c:	2000      	movs	r0, #0
 800c24e:	f000 f8cb 	bl	800c3e8 <NotifyCmdStatus>
  local_cmd_status = HCI_TL_CmdBusy;
 800c252:	2300      	movs	r3, #0
 800c254:	77fb      	strb	r3, [r7, #31]
  opcode = ((p_cmd->ocf) & 0x03ff) | ((p_cmd->ogf) << 10);
 800c256:	687b      	ldr	r3, [r7, #4]
 800c258:	885b      	ldrh	r3, [r3, #2]
 800c25a:	b21b      	sxth	r3, r3
 800c25c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c260:	b21a      	sxth	r2, r3
 800c262:	687b      	ldr	r3, [r7, #4]
 800c264:	881b      	ldrh	r3, [r3, #0]
 800c266:	029b      	lsls	r3, r3, #10
 800c268:	b21b      	sxth	r3, r3
 800c26a:	4313      	orrs	r3, r2
 800c26c:	b21b      	sxth	r3, r3
 800c26e:	83bb      	strh	r3, [r7, #28]
  SendCmd(opcode, p_cmd->clen, p_cmd->cparam);
 800c270:	687b      	ldr	r3, [r7, #4]
 800c272:	68db      	ldr	r3, [r3, #12]
 800c274:	b2d9      	uxtb	r1, r3
 800c276:	687b      	ldr	r3, [r7, #4]
 800c278:	689a      	ldr	r2, [r3, #8]
 800c27a:	8bbb      	ldrh	r3, [r7, #28]
 800c27c:	4618      	mov	r0, r3
 800c27e:	f000 f88d 	bl	800c39c <SendCmd>

  while(local_cmd_status == HCI_TL_CmdBusy)
 800c282:	e04e      	b.n	800c322 <hci_send_req+0xe2>
  {
    hci_cmd_resp_wait(HCI_TL_DEFAULT_TIMEOUT);
 800c284:	f248 00e8 	movw	r0, #33000	; 0x80e8
 800c288:	f000 fff8 	bl	800d27c <hci_cmd_resp_wait>

    /**
     * Process Cmd Event
     */
    while(LST_is_empty(&HciCmdEventQueue) == FALSE)
 800c28c:	e043      	b.n	800c316 <hci_send_req+0xd6>
    {
      LST_remove_head (&HciCmdEventQueue, (tListNode **)&pevtpacket);
 800c28e:	f107 030c 	add.w	r3, r7, #12
 800c292:	4619      	mov	r1, r3
 800c294:	4828      	ldr	r0, [pc, #160]	; (800c338 <hci_send_req+0xf8>)
 800c296:	f000 fca8 	bl	800cbea <LST_remove_head>

      if(pevtpacket->evtserial.evt.evtcode == TL_BLEEVT_CS_OPCODE)
 800c29a:	68fb      	ldr	r3, [r7, #12]
 800c29c:	7a5b      	ldrb	r3, [r3, #9]
 800c29e:	2b0f      	cmp	r3, #15
 800c2a0:	d114      	bne.n	800c2cc <hci_send_req+0x8c>
      {
        pcommand_status_event = (TL_CsEvt_t*)pevtpacket->evtserial.evt.payload;
 800c2a2:	68fb      	ldr	r3, [r7, #12]
 800c2a4:	330b      	adds	r3, #11
 800c2a6:	613b      	str	r3, [r7, #16]
        if(pcommand_status_event->cmdcode == opcode)
 800c2a8:	693b      	ldr	r3, [r7, #16]
 800c2aa:	885b      	ldrh	r3, [r3, #2]
 800c2ac:	b29b      	uxth	r3, r3
 800c2ae:	8bba      	ldrh	r2, [r7, #28]
 800c2b0:	429a      	cmp	r2, r3
 800c2b2:	d104      	bne.n	800c2be <hci_send_req+0x7e>
        {
          *(uint8_t *)(p_cmd->rparam) = pcommand_status_event->status;
 800c2b4:	687b      	ldr	r3, [r7, #4]
 800c2b6:	691b      	ldr	r3, [r3, #16]
 800c2b8:	693a      	ldr	r2, [r7, #16]
 800c2ba:	7812      	ldrb	r2, [r2, #0]
 800c2bc:	701a      	strb	r2, [r3, #0]
        }

        if(pcommand_status_event->numcmd != 0)
 800c2be:	693b      	ldr	r3, [r7, #16]
 800c2c0:	785b      	ldrb	r3, [r3, #1]
 800c2c2:	2b00      	cmp	r3, #0
 800c2c4:	d027      	beq.n	800c316 <hci_send_req+0xd6>
        {
          local_cmd_status = HCI_TL_CmdAvailable;
 800c2c6:	2301      	movs	r3, #1
 800c2c8:	77fb      	strb	r3, [r7, #31]
 800c2ca:	e024      	b.n	800c316 <hci_send_req+0xd6>
        }
      }
      else
      {
        pcommand_complete_event = (TL_CcEvt_t*)pevtpacket->evtserial.evt.payload;
 800c2cc:	68fb      	ldr	r3, [r7, #12]
 800c2ce:	330b      	adds	r3, #11
 800c2d0:	61bb      	str	r3, [r7, #24]

        if(pcommand_complete_event->cmdcode == opcode)
 800c2d2:	69bb      	ldr	r3, [r7, #24]
 800c2d4:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800c2d8:	b29b      	uxth	r3, r3
 800c2da:	8bba      	ldrh	r2, [r7, #28]
 800c2dc:	429a      	cmp	r2, r3
 800c2de:	d114      	bne.n	800c30a <hci_send_req+0xca>
        {
          hci_cmd_complete_return_parameters_length = pevtpacket->evtserial.evt.plen - TL_EVT_HDR_SIZE;
 800c2e0:	68fb      	ldr	r3, [r7, #12]
 800c2e2:	7a9b      	ldrb	r3, [r3, #10]
 800c2e4:	3b03      	subs	r3, #3
 800c2e6:	75fb      	strb	r3, [r7, #23]
          p_cmd->rlen = MIN(hci_cmd_complete_return_parameters_length, p_cmd->rlen);
 800c2e8:	687b      	ldr	r3, [r7, #4]
 800c2ea:	695a      	ldr	r2, [r3, #20]
 800c2ec:	7dfb      	ldrb	r3, [r7, #23]
 800c2ee:	429a      	cmp	r2, r3
 800c2f0:	bfa8      	it	ge
 800c2f2:	461a      	movge	r2, r3
 800c2f4:	687b      	ldr	r3, [r7, #4]
 800c2f6:	615a      	str	r2, [r3, #20]
          memcpy(p_cmd->rparam, pcommand_complete_event->payload, p_cmd->rlen);
 800c2f8:	687b      	ldr	r3, [r7, #4]
 800c2fa:	6918      	ldr	r0, [r3, #16]
 800c2fc:	69bb      	ldr	r3, [r7, #24]
 800c2fe:	1cd9      	adds	r1, r3, #3
 800c300:	687b      	ldr	r3, [r7, #4]
 800c302:	695b      	ldr	r3, [r3, #20]
 800c304:	461a      	mov	r2, r3
 800c306:	f001 fd47 	bl	800dd98 <memcpy>
        }

        if(pcommand_complete_event->numcmd != 0)
 800c30a:	69bb      	ldr	r3, [r7, #24]
 800c30c:	781b      	ldrb	r3, [r3, #0]
 800c30e:	2b00      	cmp	r3, #0
 800c310:	d001      	beq.n	800c316 <hci_send_req+0xd6>
        {
          local_cmd_status = HCI_TL_CmdAvailable;
 800c312:	2301      	movs	r3, #1
 800c314:	77fb      	strb	r3, [r7, #31]
    while(LST_is_empty(&HciCmdEventQueue) == FALSE)
 800c316:	4808      	ldr	r0, [pc, #32]	; (800c338 <hci_send_req+0xf8>)
 800c318:	f000 fbe0 	bl	800cadc <LST_is_empty>
 800c31c:	4603      	mov	r3, r0
 800c31e:	2b00      	cmp	r3, #0
 800c320:	d0b5      	beq.n	800c28e <hci_send_req+0x4e>
  while(local_cmd_status == HCI_TL_CmdBusy)
 800c322:	7ffb      	ldrb	r3, [r7, #31]
 800c324:	2b00      	cmp	r3, #0
 800c326:	d0ad      	beq.n	800c284 <hci_send_req+0x44>
        }
      }
    }
  }

  NotifyCmdStatus(HCI_TL_CmdAvailable);
 800c328:	2001      	movs	r0, #1
 800c32a:	f000 f85d 	bl	800c3e8 <NotifyCmdStatus>

  return 0;
 800c32e:	2300      	movs	r3, #0
}
 800c330:	4618      	mov	r0, r3
 800c332:	3720      	adds	r7, #32
 800c334:	46bd      	mov	sp, r7
 800c336:	bd80      	pop	{r7, pc}
 800c338:	20000454 	.word	0x20000454

0800c33c <TlInit>:

/* Private functions ---------------------------------------------------------*/
static void TlInit( TL_CmdPacket_t * p_cmdbuffer )
{
 800c33c:	b580      	push	{r7, lr}
 800c33e:	b086      	sub	sp, #24
 800c340:	af00      	add	r7, sp, #0
 800c342:	6078      	str	r0, [r7, #4]
  TL_BLE_InitConf_t Conf;

  /**
   * Always initialize the command event queue
   */
  LST_init_head (&HciCmdEventQueue);
 800c344:	480f      	ldr	r0, [pc, #60]	; (800c384 <TlInit+0x48>)
 800c346:	f000 fbb9 	bl	800cabc <LST_init_head>

  pCmdBuffer = p_cmdbuffer;
 800c34a:	4a0f      	ldr	r2, [pc, #60]	; (800c388 <TlInit+0x4c>)
 800c34c:	687b      	ldr	r3, [r7, #4]
 800c34e:	6013      	str	r3, [r2, #0]

  LST_init_head (&HciAsynchEventQueue);
 800c350:	480e      	ldr	r0, [pc, #56]	; (800c38c <TlInit+0x50>)
 800c352:	f000 fbb3 	bl	800cabc <LST_init_head>

  UserEventFlow = HCI_TL_UserEventFlow_Enable;
 800c356:	4b0e      	ldr	r3, [pc, #56]	; (800c390 <TlInit+0x54>)
 800c358:	2201      	movs	r2, #1
 800c35a:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  if (hciContext.io.Init)
 800c35c:	4b0d      	ldr	r3, [pc, #52]	; (800c394 <TlInit+0x58>)
 800c35e:	681b      	ldr	r3, [r3, #0]
 800c360:	2b00      	cmp	r3, #0
 800c362:	d00a      	beq.n	800c37a <TlInit+0x3e>
  {

    Conf.p_cmdbuffer = (uint8_t *)p_cmdbuffer;
 800c364:	687b      	ldr	r3, [r7, #4]
 800c366:	613b      	str	r3, [r7, #16]
    Conf.IoBusEvtCallBack = TlEvtReceived;
 800c368:	4b0b      	ldr	r3, [pc, #44]	; (800c398 <TlInit+0x5c>)
 800c36a:	60bb      	str	r3, [r7, #8]
    hciContext.io.Init(&Conf);
 800c36c:	4b09      	ldr	r3, [pc, #36]	; (800c394 <TlInit+0x58>)
 800c36e:	681b      	ldr	r3, [r3, #0]
 800c370:	f107 0208 	add.w	r2, r7, #8
 800c374:	4610      	mov	r0, r2
 800c376:	4798      	blx	r3
  }

  return;
 800c378:	bf00      	nop
 800c37a:	bf00      	nop
}
 800c37c:	3718      	adds	r7, #24
 800c37e:	46bd      	mov	sp, r7
 800c380:	bd80      	pop	{r7, pc}
 800c382:	bf00      	nop
 800c384:	20000454 	.word	0x20000454
 800c388:	20000250 	.word	0x20000250
 800c38c:	20000248 	.word	0x20000248
 800c390:	20000254 	.word	0x20000254
 800c394:	20000434 	.word	0x20000434
 800c398:	0800c429 	.word	0x0800c429

0800c39c <SendCmd>:

static void SendCmd(uint16_t opcode, uint8_t plen, void *param)
{
 800c39c:	b580      	push	{r7, lr}
 800c39e:	b082      	sub	sp, #8
 800c3a0:	af00      	add	r7, sp, #0
 800c3a2:	4603      	mov	r3, r0
 800c3a4:	603a      	str	r2, [r7, #0]
 800c3a6:	80fb      	strh	r3, [r7, #6]
 800c3a8:	460b      	mov	r3, r1
 800c3aa:	717b      	strb	r3, [r7, #5]
  pCmdBuffer->cmdserial.cmd.cmdcode = opcode;
 800c3ac:	4b0c      	ldr	r3, [pc, #48]	; (800c3e0 <SendCmd+0x44>)
 800c3ae:	681b      	ldr	r3, [r3, #0]
 800c3b0:	88fa      	ldrh	r2, [r7, #6]
 800c3b2:	f8a3 2009 	strh.w	r2, [r3, #9]
  pCmdBuffer->cmdserial.cmd.plen = plen;
 800c3b6:	4b0a      	ldr	r3, [pc, #40]	; (800c3e0 <SendCmd+0x44>)
 800c3b8:	681b      	ldr	r3, [r3, #0]
 800c3ba:	797a      	ldrb	r2, [r7, #5]
 800c3bc:	72da      	strb	r2, [r3, #11]
  memcpy( pCmdBuffer->cmdserial.cmd.payload, param, plen );
 800c3be:	4b08      	ldr	r3, [pc, #32]	; (800c3e0 <SendCmd+0x44>)
 800c3c0:	681b      	ldr	r3, [r3, #0]
 800c3c2:	330c      	adds	r3, #12
 800c3c4:	797a      	ldrb	r2, [r7, #5]
 800c3c6:	6839      	ldr	r1, [r7, #0]
 800c3c8:	4618      	mov	r0, r3
 800c3ca:	f001 fce5 	bl	800dd98 <memcpy>

  hciContext.io.Send(0,0);
 800c3ce:	4b05      	ldr	r3, [pc, #20]	; (800c3e4 <SendCmd+0x48>)
 800c3d0:	691b      	ldr	r3, [r3, #16]
 800c3d2:	2100      	movs	r1, #0
 800c3d4:	2000      	movs	r0, #0
 800c3d6:	4798      	blx	r3

  return;
 800c3d8:	bf00      	nop
}
 800c3da:	3708      	adds	r7, #8
 800c3dc:	46bd      	mov	sp, r7
 800c3de:	bd80      	pop	{r7, pc}
 800c3e0:	20000250 	.word	0x20000250
 800c3e4:	20000434 	.word	0x20000434

0800c3e8 <NotifyCmdStatus>:

static void NotifyCmdStatus(HCI_TL_CmdStatus_t hcicmdstatus)
{
 800c3e8:	b580      	push	{r7, lr}
 800c3ea:	b082      	sub	sp, #8
 800c3ec:	af00      	add	r7, sp, #0
 800c3ee:	4603      	mov	r3, r0
 800c3f0:	71fb      	strb	r3, [r7, #7]
  if(hcicmdstatus == HCI_TL_CmdBusy)
 800c3f2:	79fb      	ldrb	r3, [r7, #7]
 800c3f4:	2b00      	cmp	r3, #0
 800c3f6:	d108      	bne.n	800c40a <NotifyCmdStatus+0x22>
  {
    if(StatusNotCallBackFunction != 0)
 800c3f8:	4b0a      	ldr	r3, [pc, #40]	; (800c424 <NotifyCmdStatus+0x3c>)
 800c3fa:	681b      	ldr	r3, [r3, #0]
 800c3fc:	2b00      	cmp	r3, #0
 800c3fe:	d00d      	beq.n	800c41c <NotifyCmdStatus+0x34>
    {
      StatusNotCallBackFunction(HCI_TL_CmdBusy);
 800c400:	4b08      	ldr	r3, [pc, #32]	; (800c424 <NotifyCmdStatus+0x3c>)
 800c402:	681b      	ldr	r3, [r3, #0]
 800c404:	2000      	movs	r0, #0
 800c406:	4798      	blx	r3
    {
      StatusNotCallBackFunction(HCI_TL_CmdAvailable);
    }
  }

  return;
 800c408:	e008      	b.n	800c41c <NotifyCmdStatus+0x34>
    if(StatusNotCallBackFunction != 0)
 800c40a:	4b06      	ldr	r3, [pc, #24]	; (800c424 <NotifyCmdStatus+0x3c>)
 800c40c:	681b      	ldr	r3, [r3, #0]
 800c40e:	2b00      	cmp	r3, #0
 800c410:	d004      	beq.n	800c41c <NotifyCmdStatus+0x34>
      StatusNotCallBackFunction(HCI_TL_CmdAvailable);
 800c412:	4b04      	ldr	r3, [pc, #16]	; (800c424 <NotifyCmdStatus+0x3c>)
 800c414:	681b      	ldr	r3, [r3, #0]
 800c416:	2001      	movs	r0, #1
 800c418:	4798      	blx	r3
  return;
 800c41a:	bf00      	nop
 800c41c:	bf00      	nop
}
 800c41e:	3708      	adds	r7, #8
 800c420:	46bd      	mov	sp, r7
 800c422:	bd80      	pop	{r7, pc}
 800c424:	2000045c 	.word	0x2000045c

0800c428 <TlEvtReceived>:

static void TlEvtReceived(TL_EvtPacket_t *hcievt)
{
 800c428:	b580      	push	{r7, lr}
 800c42a:	b082      	sub	sp, #8
 800c42c:	af00      	add	r7, sp, #0
 800c42e:	6078      	str	r0, [r7, #4]
  if ( ((hcievt->evtserial.evt.evtcode) == TL_BLEEVT_CS_OPCODE) || ((hcievt->evtserial.evt.evtcode) == TL_BLEEVT_CC_OPCODE ) )
 800c430:	687b      	ldr	r3, [r7, #4]
 800c432:	7a5b      	ldrb	r3, [r3, #9]
 800c434:	2b0f      	cmp	r3, #15
 800c436:	d003      	beq.n	800c440 <TlEvtReceived+0x18>
 800c438:	687b      	ldr	r3, [r7, #4]
 800c43a:	7a5b      	ldrb	r3, [r3, #9]
 800c43c:	2b0e      	cmp	r3, #14
 800c43e:	d107      	bne.n	800c450 <TlEvtReceived+0x28>
  {
    LST_insert_tail(&HciCmdEventQueue, (tListNode *)hcievt);
 800c440:	6879      	ldr	r1, [r7, #4]
 800c442:	4809      	ldr	r0, [pc, #36]	; (800c468 <TlEvtReceived+0x40>)
 800c444:	f000 fb8e 	bl	800cb64 <LST_insert_tail>
    hci_cmd_resp_release(0); /**< Notify the application a full Cmd Event has been received */
 800c448:	2000      	movs	r0, #0
 800c44a:	f000 ff0c 	bl	800d266 <hci_cmd_resp_release>
 800c44e:	e006      	b.n	800c45e <TlEvtReceived+0x36>
  }
  else
  {
    LST_insert_tail(&HciAsynchEventQueue, (tListNode *)hcievt);
 800c450:	6879      	ldr	r1, [r7, #4]
 800c452:	4806      	ldr	r0, [pc, #24]	; (800c46c <TlEvtReceived+0x44>)
 800c454:	f000 fb86 	bl	800cb64 <LST_insert_tail>
    hci_notify_asynch_evt((void*) &HciAsynchEventQueue); /**< Notify the application a full HCI event has been received */
 800c458:	4804      	ldr	r0, [pc, #16]	; (800c46c <TlEvtReceived+0x44>)
 800c45a:	f000 fef8 	bl	800d24e <hci_notify_asynch_evt>
  }

  return;
 800c45e:	bf00      	nop
}
 800c460:	3708      	adds	r7, #8
 800c462:	46bd      	mov	sp, r7
 800c464:	bd80      	pop	{r7, pc}
 800c466:	bf00      	nop
 800c468:	20000454 	.word	0x20000454
 800c46c:	20000248 	.word	0x20000248

0800c470 <hci_register_io_bus>:
#include "hci_tl.h"
#include "tl.h"


void hci_register_io_bus(tHciIO* fops)
{
 800c470:	b480      	push	{r7}
 800c472:	b083      	sub	sp, #12
 800c474:	af00      	add	r7, sp, #0
 800c476:	6078      	str	r0, [r7, #4]
  /* Register IO bus services */
  fops->Init    = TL_BLE_Init;
 800c478:	687b      	ldr	r3, [r7, #4]
 800c47a:	4a05      	ldr	r2, [pc, #20]	; (800c490 <hci_register_io_bus+0x20>)
 800c47c:	601a      	str	r2, [r3, #0]
  fops->Send    = TL_BLE_SendCmd;
 800c47e:	687b      	ldr	r3, [r7, #4]
 800c480:	4a04      	ldr	r2, [pc, #16]	; (800c494 <hci_register_io_bus+0x24>)
 800c482:	611a      	str	r2, [r3, #16]

  return;
 800c484:	bf00      	nop
}
 800c486:	370c      	adds	r7, #12
 800c488:	46bd      	mov	sp, r7
 800c48a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c48e:	4770      	bx	lr
 800c490:	0800c771 	.word	0x0800c771
 800c494:	0800c7d9 	.word	0x0800c7d9

0800c498 <shci_init>:
static void TlUserEvtReceived(TL_EvtPacket_t *shcievt);
static void TlInit( TL_CmdPacket_t * p_cmdbuffer );

/* Interface ------- ---------------------------------------------------------*/
void shci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 800c498:	b580      	push	{r7, lr}
 800c49a:	b082      	sub	sp, #8
 800c49c:	af00      	add	r7, sp, #0
 800c49e:	6078      	str	r0, [r7, #4]
 800c4a0:	6039      	str	r1, [r7, #0]
  StatusNotCallBackFunction = ((SHCI_TL_HciInitConf_t *)pConf)->StatusNotCallBack;
 800c4a2:	683b      	ldr	r3, [r7, #0]
 800c4a4:	685b      	ldr	r3, [r3, #4]
 800c4a6:	4a08      	ldr	r2, [pc, #32]	; (800c4c8 <shci_init+0x30>)
 800c4a8:	6013      	str	r3, [r2, #0]
  shciContext.UserEvtRx = UserEvtRx;
 800c4aa:	4a08      	ldr	r2, [pc, #32]	; (800c4cc <shci_init+0x34>)
 800c4ac:	687b      	ldr	r3, [r7, #4]
 800c4ae:	61d3      	str	r3, [r2, #28]

  shci_register_io_bus (&shciContext.io);
 800c4b0:	4806      	ldr	r0, [pc, #24]	; (800c4cc <shci_init+0x34>)
 800c4b2:	f000 f90d 	bl	800c6d0 <shci_register_io_bus>

  TlInit((TL_CmdPacket_t *)(((SHCI_TL_HciInitConf_t *)pConf)->p_cmdbuffer));
 800c4b6:	683b      	ldr	r3, [r7, #0]
 800c4b8:	681b      	ldr	r3, [r3, #0]
 800c4ba:	4618      	mov	r0, r3
 800c4bc:	f000 f890 	bl	800c5e0 <TlInit>

  return;
 800c4c0:	bf00      	nop
}
 800c4c2:	3708      	adds	r7, #8
 800c4c4:	46bd      	mov	sp, r7
 800c4c6:	bd80      	pop	{r7, pc}
 800c4c8:	20000480 	.word	0x20000480
 800c4cc:	20000460 	.word	0x20000460

0800c4d0 <shci_user_evt_proc>:

void shci_user_evt_proc(void)
{
 800c4d0:	b580      	push	{r7, lr}
 800c4d2:	b084      	sub	sp, #16
 800c4d4:	af00      	add	r7, sp, #0

  /**
   * It is more secure to use LST_remove_head()/LST_insert_head() compare to LST_get_next_node()/LST_remove_node()
   * in case the user overwrite the header where the next/prev pointers are located
   */
  if((LST_is_empty(&SHciAsynchEventQueue) == FALSE) && (SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable))
 800c4d6:	4820      	ldr	r0, [pc, #128]	; (800c558 <shci_user_evt_proc+0x88>)
 800c4d8:	f000 fb00 	bl	800cadc <LST_is_empty>
 800c4dc:	4603      	mov	r3, r0
 800c4de:	2b00      	cmp	r3, #0
 800c4e0:	d128      	bne.n	800c534 <shci_user_evt_proc+0x64>
 800c4e2:	4b1e      	ldr	r3, [pc, #120]	; (800c55c <shci_user_evt_proc+0x8c>)
 800c4e4:	781b      	ldrb	r3, [r3, #0]
 800c4e6:	2b00      	cmp	r3, #0
 800c4e8:	d024      	beq.n	800c534 <shci_user_evt_proc+0x64>
  {
    LST_remove_head ( &SHciAsynchEventQueue, (tListNode **)&phcievtbuffer );
 800c4ea:	f107 030c 	add.w	r3, r7, #12
 800c4ee:	4619      	mov	r1, r3
 800c4f0:	4819      	ldr	r0, [pc, #100]	; (800c558 <shci_user_evt_proc+0x88>)
 800c4f2:	f000 fb7a 	bl	800cbea <LST_remove_head>

    SHCI_TL_UserEventFlow = SHCI_TL_UserEventFlow_Enable;
 800c4f6:	4b19      	ldr	r3, [pc, #100]	; (800c55c <shci_user_evt_proc+0x8c>)
 800c4f8:	2201      	movs	r2, #1
 800c4fa:	701a      	strb	r2, [r3, #0]

    if (shciContext.UserEvtRx != NULL)
 800c4fc:	4b18      	ldr	r3, [pc, #96]	; (800c560 <shci_user_evt_proc+0x90>)
 800c4fe:	69db      	ldr	r3, [r3, #28]
 800c500:	2b00      	cmp	r3, #0
 800c502:	d009      	beq.n	800c518 <shci_user_evt_proc+0x48>
    {
      UserEvtRxParam.pckt = phcievtbuffer;
 800c504:	68fb      	ldr	r3, [r7, #12]
 800c506:	60bb      	str	r3, [r7, #8]
      shciContext.UserEvtRx((void *)&UserEvtRxParam);
 800c508:	4b15      	ldr	r3, [pc, #84]	; (800c560 <shci_user_evt_proc+0x90>)
 800c50a:	69db      	ldr	r3, [r3, #28]
 800c50c:	1d3a      	adds	r2, r7, #4
 800c50e:	4610      	mov	r0, r2
 800c510:	4798      	blx	r3
      SHCI_TL_UserEventFlow = UserEvtRxParam.status;
 800c512:	793a      	ldrb	r2, [r7, #4]
 800c514:	4b11      	ldr	r3, [pc, #68]	; (800c55c <shci_user_evt_proc+0x8c>)
 800c516:	701a      	strb	r2, [r3, #0]
    }

    if(SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable)
 800c518:	4b10      	ldr	r3, [pc, #64]	; (800c55c <shci_user_evt_proc+0x8c>)
 800c51a:	781b      	ldrb	r3, [r3, #0]
 800c51c:	2b00      	cmp	r3, #0
 800c51e:	d004      	beq.n	800c52a <shci_user_evt_proc+0x5a>
    {
      TL_MM_EvtDone( phcievtbuffer );
 800c520:	68fb      	ldr	r3, [r7, #12]
 800c522:	4618      	mov	r0, r3
 800c524:	f000 fa38 	bl	800c998 <TL_MM_EvtDone>
 800c528:	e004      	b.n	800c534 <shci_user_evt_proc+0x64>
    else
    {
      /**
       * put back the event in the queue
       */
      LST_insert_head ( &SHciAsynchEventQueue, (tListNode *)phcievtbuffer );
 800c52a:	68fb      	ldr	r3, [r7, #12]
 800c52c:	4619      	mov	r1, r3
 800c52e:	480a      	ldr	r0, [pc, #40]	; (800c558 <shci_user_evt_proc+0x88>)
 800c530:	f000 faf4 	bl	800cb1c <LST_insert_head>
    }
  }

  if((LST_is_empty(&SHciAsynchEventQueue) == FALSE) && (SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable))
 800c534:	4808      	ldr	r0, [pc, #32]	; (800c558 <shci_user_evt_proc+0x88>)
 800c536:	f000 fad1 	bl	800cadc <LST_is_empty>
 800c53a:	4603      	mov	r3, r0
 800c53c:	2b00      	cmp	r3, #0
 800c53e:	d107      	bne.n	800c550 <shci_user_evt_proc+0x80>
 800c540:	4b06      	ldr	r3, [pc, #24]	; (800c55c <shci_user_evt_proc+0x8c>)
 800c542:	781b      	ldrb	r3, [r3, #0]
 800c544:	2b00      	cmp	r3, #0
 800c546:	d003      	beq.n	800c550 <shci_user_evt_proc+0x80>
  {
    shci_notify_asynch_evt((void*) &SHciAsynchEventQueue);
 800c548:	4803      	ldr	r0, [pc, #12]	; (800c558 <shci_user_evt_proc+0x88>)
 800c54a:	f7f4 f832 	bl	80005b2 <shci_notify_asynch_evt>
  }


  return;
 800c54e:	bf00      	nop
 800c550:	bf00      	nop
}
 800c552:	3710      	adds	r7, #16
 800c554:	46bd      	mov	sp, r7
 800c556:	bd80      	pop	{r7, pc}
 800c558:	20000258 	.word	0x20000258
 800c55c:	20000268 	.word	0x20000268
 800c560:	20000460 	.word	0x20000460

0800c564 <shci_send>:

  return;
}

void shci_send( uint16_t cmd_code, uint8_t len_cmd_payload, uint8_t * p_cmd_payload, TL_EvtPacket_t * p_rsp )
{
 800c564:	b580      	push	{r7, lr}
 800c566:	b084      	sub	sp, #16
 800c568:	af00      	add	r7, sp, #0
 800c56a:	60ba      	str	r2, [r7, #8]
 800c56c:	607b      	str	r3, [r7, #4]
 800c56e:	4603      	mov	r3, r0
 800c570:	81fb      	strh	r3, [r7, #14]
 800c572:	460b      	mov	r3, r1
 800c574:	737b      	strb	r3, [r7, #13]
  Cmd_SetStatus(SHCI_TL_CmdBusy);
 800c576:	2000      	movs	r0, #0
 800c578:	f000 f864 	bl	800c644 <Cmd_SetStatus>

  pCmdBuffer->cmdserial.cmd.cmdcode = cmd_code;
 800c57c:	4b16      	ldr	r3, [pc, #88]	; (800c5d8 <shci_send+0x74>)
 800c57e:	681b      	ldr	r3, [r3, #0]
 800c580:	89fa      	ldrh	r2, [r7, #14]
 800c582:	f8a3 2009 	strh.w	r2, [r3, #9]
  pCmdBuffer->cmdserial.cmd.plen = len_cmd_payload;
 800c586:	4b14      	ldr	r3, [pc, #80]	; (800c5d8 <shci_send+0x74>)
 800c588:	681b      	ldr	r3, [r3, #0]
 800c58a:	7b7a      	ldrb	r2, [r7, #13]
 800c58c:	72da      	strb	r2, [r3, #11]

  memcpy(pCmdBuffer->cmdserial.cmd.payload, p_cmd_payload, len_cmd_payload );
 800c58e:	4b12      	ldr	r3, [pc, #72]	; (800c5d8 <shci_send+0x74>)
 800c590:	681b      	ldr	r3, [r3, #0]
 800c592:	330c      	adds	r3, #12
 800c594:	7b7a      	ldrb	r2, [r7, #13]
 800c596:	68b9      	ldr	r1, [r7, #8]
 800c598:	4618      	mov	r0, r3
 800c59a:	f001 fbfd 	bl	800dd98 <memcpy>

  shciContext.io.Send(0,0);
 800c59e:	4b0f      	ldr	r3, [pc, #60]	; (800c5dc <shci_send+0x78>)
 800c5a0:	691b      	ldr	r3, [r3, #16]
 800c5a2:	2100      	movs	r1, #0
 800c5a4:	2000      	movs	r0, #0
 800c5a6:	4798      	blx	r3

  shci_cmd_resp_wait(SHCI_TL_DEFAULT_TIMEOUT);
 800c5a8:	f248 00e8 	movw	r0, #33000	; 0x80e8
 800c5ac:	f7f4 f818 	bl	80005e0 <shci_cmd_resp_wait>

  /**
   * The command complete of a system command does not have the header
   * It starts immediately with the evtserial field
   */
  memcpy( &(p_rsp->evtserial), pCmdBuffer, ((TL_EvtSerial_t*)pCmdBuffer)->evt.plen + TL_EVT_HDR_SIZE );
 800c5b0:	687b      	ldr	r3, [r7, #4]
 800c5b2:	f103 0008 	add.w	r0, r3, #8
 800c5b6:	4b08      	ldr	r3, [pc, #32]	; (800c5d8 <shci_send+0x74>)
 800c5b8:	6819      	ldr	r1, [r3, #0]
 800c5ba:	4b07      	ldr	r3, [pc, #28]	; (800c5d8 <shci_send+0x74>)
 800c5bc:	681b      	ldr	r3, [r3, #0]
 800c5be:	789b      	ldrb	r3, [r3, #2]
 800c5c0:	3303      	adds	r3, #3
 800c5c2:	461a      	mov	r2, r3
 800c5c4:	f001 fbe8 	bl	800dd98 <memcpy>

  Cmd_SetStatus(SHCI_TL_CmdAvailable);
 800c5c8:	2001      	movs	r0, #1
 800c5ca:	f000 f83b 	bl	800c644 <Cmd_SetStatus>

  return;
 800c5ce:	bf00      	nop
}
 800c5d0:	3710      	adds	r7, #16
 800c5d2:	46bd      	mov	sp, r7
 800c5d4:	bd80      	pop	{r7, pc}
 800c5d6:	bf00      	nop
 800c5d8:	20000264 	.word	0x20000264
 800c5dc:	20000460 	.word	0x20000460

0800c5e0 <TlInit>:

/* Private functions ---------------------------------------------------------*/
static void TlInit( TL_CmdPacket_t * p_cmdbuffer )
{
 800c5e0:	b580      	push	{r7, lr}
 800c5e2:	b086      	sub	sp, #24
 800c5e4:	af00      	add	r7, sp, #0
 800c5e6:	6078      	str	r0, [r7, #4]
  TL_SYS_InitConf_t Conf;

  pCmdBuffer = p_cmdbuffer;
 800c5e8:	4a10      	ldr	r2, [pc, #64]	; (800c62c <TlInit+0x4c>)
 800c5ea:	687b      	ldr	r3, [r7, #4]
 800c5ec:	6013      	str	r3, [r2, #0]

  LST_init_head (&SHciAsynchEventQueue);
 800c5ee:	4810      	ldr	r0, [pc, #64]	; (800c630 <TlInit+0x50>)
 800c5f0:	f000 fa64 	bl	800cabc <LST_init_head>

  Cmd_SetStatus(SHCI_TL_CmdAvailable);
 800c5f4:	2001      	movs	r0, #1
 800c5f6:	f000 f825 	bl	800c644 <Cmd_SetStatus>

  SHCI_TL_UserEventFlow = SHCI_TL_UserEventFlow_Enable;
 800c5fa:	4b0e      	ldr	r3, [pc, #56]	; (800c634 <TlInit+0x54>)
 800c5fc:	2201      	movs	r2, #1
 800c5fe:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  if (shciContext.io.Init)
 800c600:	4b0d      	ldr	r3, [pc, #52]	; (800c638 <TlInit+0x58>)
 800c602:	681b      	ldr	r3, [r3, #0]
 800c604:	2b00      	cmp	r3, #0
 800c606:	d00c      	beq.n	800c622 <TlInit+0x42>
  {

    Conf.p_cmdbuffer = (uint8_t *)p_cmdbuffer;
 800c608:	687b      	ldr	r3, [r7, #4]
 800c60a:	617b      	str	r3, [r7, #20]
    Conf.IoBusCallBackCmdEvt = TlCmdEvtReceived;
 800c60c:	4b0b      	ldr	r3, [pc, #44]	; (800c63c <TlInit+0x5c>)
 800c60e:	60fb      	str	r3, [r7, #12]
    Conf.IoBusCallBackUserEvt = TlUserEvtReceived;
 800c610:	4b0b      	ldr	r3, [pc, #44]	; (800c640 <TlInit+0x60>)
 800c612:	613b      	str	r3, [r7, #16]
    shciContext.io.Init(&Conf);
 800c614:	4b08      	ldr	r3, [pc, #32]	; (800c638 <TlInit+0x58>)
 800c616:	681b      	ldr	r3, [r3, #0]
 800c618:	f107 020c 	add.w	r2, r7, #12
 800c61c:	4610      	mov	r0, r2
 800c61e:	4798      	blx	r3
  }

  return;
 800c620:	bf00      	nop
 800c622:	bf00      	nop
}
 800c624:	3718      	adds	r7, #24
 800c626:	46bd      	mov	sp, r7
 800c628:	bd80      	pop	{r7, pc}
 800c62a:	bf00      	nop
 800c62c:	20000264 	.word	0x20000264
 800c630:	20000258 	.word	0x20000258
 800c634:	20000268 	.word	0x20000268
 800c638:	20000460 	.word	0x20000460
 800c63c:	0800c695 	.word	0x0800c695
 800c640:	0800c6ad 	.word	0x0800c6ad

0800c644 <Cmd_SetStatus>:

static void Cmd_SetStatus(SHCI_TL_CmdStatus_t shcicmdstatus)
{
 800c644:	b580      	push	{r7, lr}
 800c646:	b082      	sub	sp, #8
 800c648:	af00      	add	r7, sp, #0
 800c64a:	4603      	mov	r3, r0
 800c64c:	71fb      	strb	r3, [r7, #7]
  if(shcicmdstatus == SHCI_TL_CmdBusy)
 800c64e:	79fb      	ldrb	r3, [r7, #7]
 800c650:	2b00      	cmp	r3, #0
 800c652:	d10b      	bne.n	800c66c <Cmd_SetStatus+0x28>
  {
    if(StatusNotCallBackFunction != 0)
 800c654:	4b0d      	ldr	r3, [pc, #52]	; (800c68c <Cmd_SetStatus+0x48>)
 800c656:	681b      	ldr	r3, [r3, #0]
 800c658:	2b00      	cmp	r3, #0
 800c65a:	d003      	beq.n	800c664 <Cmd_SetStatus+0x20>
    {
      StatusNotCallBackFunction( SHCI_TL_CmdBusy );
 800c65c:	4b0b      	ldr	r3, [pc, #44]	; (800c68c <Cmd_SetStatus+0x48>)
 800c65e:	681b      	ldr	r3, [r3, #0]
 800c660:	2000      	movs	r0, #0
 800c662:	4798      	blx	r3
    }
    SHCICmdStatus = SHCI_TL_CmdBusy;
 800c664:	4b0a      	ldr	r3, [pc, #40]	; (800c690 <Cmd_SetStatus+0x4c>)
 800c666:	2200      	movs	r2, #0
 800c668:	701a      	strb	r2, [r3, #0]
    {
      StatusNotCallBackFunction( SHCI_TL_CmdAvailable );
    }
  }

  return;
 800c66a:	e00b      	b.n	800c684 <Cmd_SetStatus+0x40>
    SHCICmdStatus = SHCI_TL_CmdAvailable;
 800c66c:	4b08      	ldr	r3, [pc, #32]	; (800c690 <Cmd_SetStatus+0x4c>)
 800c66e:	2201      	movs	r2, #1
 800c670:	701a      	strb	r2, [r3, #0]
    if(StatusNotCallBackFunction != 0)
 800c672:	4b06      	ldr	r3, [pc, #24]	; (800c68c <Cmd_SetStatus+0x48>)
 800c674:	681b      	ldr	r3, [r3, #0]
 800c676:	2b00      	cmp	r3, #0
 800c678:	d004      	beq.n	800c684 <Cmd_SetStatus+0x40>
      StatusNotCallBackFunction( SHCI_TL_CmdAvailable );
 800c67a:	4b04      	ldr	r3, [pc, #16]	; (800c68c <Cmd_SetStatus+0x48>)
 800c67c:	681b      	ldr	r3, [r3, #0]
 800c67e:	2001      	movs	r0, #1
 800c680:	4798      	blx	r3
  return;
 800c682:	bf00      	nop
 800c684:	bf00      	nop
}
 800c686:	3708      	adds	r7, #8
 800c688:	46bd      	mov	sp, r7
 800c68a:	bd80      	pop	{r7, pc}
 800c68c:	20000480 	.word	0x20000480
 800c690:	20000260 	.word	0x20000260

0800c694 <TlCmdEvtReceived>:

static void TlCmdEvtReceived(TL_EvtPacket_t *shcievt)
{
 800c694:	b580      	push	{r7, lr}
 800c696:	b082      	sub	sp, #8
 800c698:	af00      	add	r7, sp, #0
 800c69a:	6078      	str	r0, [r7, #4]
  shci_cmd_resp_release(0); /**< Notify the application the Cmd response has been received */
 800c69c:	2000      	movs	r0, #0
 800c69e:	f7f3 ff94 	bl	80005ca <shci_cmd_resp_release>

  return;
 800c6a2:	bf00      	nop
}
 800c6a4:	3708      	adds	r7, #8
 800c6a6:	46bd      	mov	sp, r7
 800c6a8:	bd80      	pop	{r7, pc}
	...

0800c6ac <TlUserEvtReceived>:

static void TlUserEvtReceived(TL_EvtPacket_t *shcievt)
{
 800c6ac:	b580      	push	{r7, lr}
 800c6ae:	b082      	sub	sp, #8
 800c6b0:	af00      	add	r7, sp, #0
 800c6b2:	6078      	str	r0, [r7, #4]
  LST_insert_tail(&SHciAsynchEventQueue, (tListNode *)shcievt);
 800c6b4:	6879      	ldr	r1, [r7, #4]
 800c6b6:	4805      	ldr	r0, [pc, #20]	; (800c6cc <TlUserEvtReceived+0x20>)
 800c6b8:	f000 fa54 	bl	800cb64 <LST_insert_tail>
  shci_notify_asynch_evt((void*) &SHciAsynchEventQueue); /**< Notify the application a full HCI event has been received */
 800c6bc:	4803      	ldr	r0, [pc, #12]	; (800c6cc <TlUserEvtReceived+0x20>)
 800c6be:	f7f3 ff78 	bl	80005b2 <shci_notify_asynch_evt>

  return;
 800c6c2:	bf00      	nop
}
 800c6c4:	3708      	adds	r7, #8
 800c6c6:	46bd      	mov	sp, r7
 800c6c8:	bd80      	pop	{r7, pc}
 800c6ca:	bf00      	nop
 800c6cc:	20000258 	.word	0x20000258

0800c6d0 <shci_register_io_bus>:
#include "shci_tl.h"
#include "tl.h"


void shci_register_io_bus(tSHciIO* fops)
{
 800c6d0:	b480      	push	{r7}
 800c6d2:	b083      	sub	sp, #12
 800c6d4:	af00      	add	r7, sp, #0
 800c6d6:	6078      	str	r0, [r7, #4]
  /* Register IO bus services */
  fops->Init    = TL_SYS_Init;
 800c6d8:	687b      	ldr	r3, [r7, #4]
 800c6da:	4a05      	ldr	r2, [pc, #20]	; (800c6f0 <shci_register_io_bus+0x20>)
 800c6dc:	601a      	str	r2, [r3, #0]
  fops->Send    = TL_SYS_SendCmd;
 800c6de:	687b      	ldr	r3, [r7, #4]
 800c6e0:	4a04      	ldr	r2, [pc, #16]	; (800c6f4 <shci_register_io_bus+0x24>)
 800c6e2:	611a      	str	r2, [r3, #16]

  return;
 800c6e4:	bf00      	nop
}
 800c6e6:	370c      	adds	r7, #12
 800c6e8:	46bd      	mov	sp, r7
 800c6ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6ee:	4770      	bx	lr
 800c6f0:	0800c84d 	.word	0x0800c84d
 800c6f4:	0800c8a1 	.word	0x0800c8a1

0800c6f8 <TL_Enable>:

/******************************************************************************
 * GENERAL
 ******************************************************************************/
void TL_Enable( void )
{
 800c6f8:	b580      	push	{r7, lr}
 800c6fa:	af00      	add	r7, sp, #0
  HW_IPCC_Enable();
 800c6fc:	f001 f826 	bl	800d74c <HW_IPCC_Enable>

  return;
 800c700:	bf00      	nop
}
 800c702:	bd80      	pop	{r7, pc}

0800c704 <TL_Init>:


void TL_Init( void )
{
 800c704:	b580      	push	{r7, lr}
 800c706:	af00      	add	r7, sp, #0
  TL_RefTable.p_device_info_table = &TL_DeviceInfoTable;
 800c708:	4b0f      	ldr	r3, [pc, #60]	; (800c748 <TL_Init+0x44>)
 800c70a:	4a10      	ldr	r2, [pc, #64]	; (800c74c <TL_Init+0x48>)
 800c70c:	601a      	str	r2, [r3, #0]
  TL_RefTable.p_ble_table = &TL_BleTable;
 800c70e:	4b0e      	ldr	r3, [pc, #56]	; (800c748 <TL_Init+0x44>)
 800c710:	4a0f      	ldr	r2, [pc, #60]	; (800c750 <TL_Init+0x4c>)
 800c712:	605a      	str	r2, [r3, #4]
  TL_RefTable.p_thread_table = &TL_ThreadTable;
 800c714:	4b0c      	ldr	r3, [pc, #48]	; (800c748 <TL_Init+0x44>)
 800c716:	4a0f      	ldr	r2, [pc, #60]	; (800c754 <TL_Init+0x50>)
 800c718:	609a      	str	r2, [r3, #8]
  TL_RefTable.p_lld_tests_table = &TL_LldTestsTable;
 800c71a:	4b0b      	ldr	r3, [pc, #44]	; (800c748 <TL_Init+0x44>)
 800c71c:	4a0e      	ldr	r2, [pc, #56]	; (800c758 <TL_Init+0x54>)
 800c71e:	621a      	str	r2, [r3, #32]
  TL_RefTable.p_sys_table = &TL_SysTable;
 800c720:	4b09      	ldr	r3, [pc, #36]	; (800c748 <TL_Init+0x44>)
 800c722:	4a0e      	ldr	r2, [pc, #56]	; (800c75c <TL_Init+0x58>)
 800c724:	60da      	str	r2, [r3, #12]
  TL_RefTable.p_mem_manager_table = &TL_MemManagerTable;
 800c726:	4b08      	ldr	r3, [pc, #32]	; (800c748 <TL_Init+0x44>)
 800c728:	4a0d      	ldr	r2, [pc, #52]	; (800c760 <TL_Init+0x5c>)
 800c72a:	611a      	str	r2, [r3, #16]
  TL_RefTable.p_traces_table = &TL_TracesTable;
 800c72c:	4b06      	ldr	r3, [pc, #24]	; (800c748 <TL_Init+0x44>)
 800c72e:	4a0d      	ldr	r2, [pc, #52]	; (800c764 <TL_Init+0x60>)
 800c730:	615a      	str	r2, [r3, #20]
  TL_RefTable.p_mac_802_15_4_table = &TL_Mac_802_15_4_Table;
 800c732:	4b05      	ldr	r3, [pc, #20]	; (800c748 <TL_Init+0x44>)
 800c734:	4a0c      	ldr	r2, [pc, #48]	; (800c768 <TL_Init+0x64>)
 800c736:	619a      	str	r2, [r3, #24]
  TL_RefTable.p_zigbee_table = &TL_Zigbee_Table;
 800c738:	4b03      	ldr	r3, [pc, #12]	; (800c748 <TL_Init+0x44>)
 800c73a:	4a0c      	ldr	r2, [pc, #48]	; (800c76c <TL_Init+0x68>)
 800c73c:	61da      	str	r2, [r3, #28]
  HW_IPCC_Init();
 800c73e:	f001 f80d 	bl	800d75c <HW_IPCC_Init>

  return;
 800c742:	bf00      	nop
}
 800c744:	bd80      	pop	{r7, pc}
 800c746:	bf00      	nop
 800c748:	20030000 	.word	0x20030000
 800c74c:	20030024 	.word	0x20030024
 800c750:	20030044 	.word	0x20030044
 800c754:	20030054 	.word	0x20030054
 800c758:	20030060 	.word	0x20030060
 800c75c:	20030068 	.word	0x20030068
 800c760:	20030070 	.word	0x20030070
 800c764:	2003008c 	.word	0x2003008c
 800c768:	20030090 	.word	0x20030090
 800c76c:	2003009c 	.word	0x2003009c

0800c770 <TL_BLE_Init>:

/******************************************************************************
 * BLE
 ******************************************************************************/
int32_t TL_BLE_Init( void* pConf )
{
 800c770:	b580      	push	{r7, lr}
 800c772:	b084      	sub	sp, #16
 800c774:	af00      	add	r7, sp, #0
 800c776:	6078      	str	r0, [r7, #4]
  MB_BleTable_t  * p_bletable;

  TL_BLE_InitConf_t *pInitHciConf = (TL_BLE_InitConf_t *) pConf;
 800c778:	687b      	ldr	r3, [r7, #4]
 800c77a:	60fb      	str	r3, [r7, #12]

  LST_init_head (&EvtQueue);
 800c77c:	4811      	ldr	r0, [pc, #68]	; (800c7c4 <TL_BLE_Init+0x54>)
 800c77e:	f000 f99d 	bl	800cabc <LST_init_head>

  p_bletable = TL_RefTable.p_ble_table;
 800c782:	4b11      	ldr	r3, [pc, #68]	; (800c7c8 <TL_BLE_Init+0x58>)
 800c784:	685b      	ldr	r3, [r3, #4]
 800c786:	60bb      	str	r3, [r7, #8]

  p_bletable->pcmd_buffer = pInitHciConf->p_cmdbuffer;
 800c788:	68fb      	ldr	r3, [r7, #12]
 800c78a:	689a      	ldr	r2, [r3, #8]
 800c78c:	68bb      	ldr	r3, [r7, #8]
 800c78e:	601a      	str	r2, [r3, #0]
  p_bletable->phci_acl_data_buffer = pInitHciConf->p_AclDataBuffer;
 800c790:	68fb      	ldr	r3, [r7, #12]
 800c792:	68da      	ldr	r2, [r3, #12]
 800c794:	68bb      	ldr	r3, [r7, #8]
 800c796:	60da      	str	r2, [r3, #12]
  p_bletable->pcs_buffer  = (uint8_t*)CsBuffer;
 800c798:	68bb      	ldr	r3, [r7, #8]
 800c79a:	4a0c      	ldr	r2, [pc, #48]	; (800c7cc <TL_BLE_Init+0x5c>)
 800c79c:	605a      	str	r2, [r3, #4]
  p_bletable->pevt_queue  = (uint8_t*)&EvtQueue;
 800c79e:	68bb      	ldr	r3, [r7, #8]
 800c7a0:	4a08      	ldr	r2, [pc, #32]	; (800c7c4 <TL_BLE_Init+0x54>)
 800c7a2:	609a      	str	r2, [r3, #8]

  HW_IPCC_BLE_Init();
 800c7a4:	f000 fff0 	bl	800d788 <HW_IPCC_BLE_Init>

  BLE_IoBusEvtCallBackFunction = pInitHciConf->IoBusEvtCallBack;
 800c7a8:	68fb      	ldr	r3, [r7, #12]
 800c7aa:	681b      	ldr	r3, [r3, #0]
 800c7ac:	4a08      	ldr	r2, [pc, #32]	; (800c7d0 <TL_BLE_Init+0x60>)
 800c7ae:	6013      	str	r3, [r2, #0]
  BLE_IoBusAclDataTxAck = pInitHciConf->IoBusAclDataTxAck;
 800c7b0:	68fb      	ldr	r3, [r7, #12]
 800c7b2:	685b      	ldr	r3, [r3, #4]
 800c7b4:	4a07      	ldr	r2, [pc, #28]	; (800c7d4 <TL_BLE_Init+0x64>)
 800c7b6:	6013      	str	r3, [r2, #0]

  return 0;
 800c7b8:	2300      	movs	r3, #0
}
 800c7ba:	4618      	mov	r0, r3
 800c7bc:	3710      	adds	r7, #16
 800c7be:	46bd      	mov	sp, r7
 800c7c0:	bd80      	pop	{r7, pc}
 800c7c2:	bf00      	nop
 800c7c4:	20030a34 	.word	0x20030a34
 800c7c8:	20030000 	.word	0x20030000
 800c7cc:	20030a24 	.word	0x20030a24
 800c7d0:	2000048c 	.word	0x2000048c
 800c7d4:	20000490 	.word	0x20000490

0800c7d8 <TL_BLE_SendCmd>:

int32_t TL_BLE_SendCmd( uint8_t* buffer, uint16_t size )
{
 800c7d8:	b580      	push	{r7, lr}
 800c7da:	b082      	sub	sp, #8
 800c7dc:	af00      	add	r7, sp, #0
 800c7de:	6078      	str	r0, [r7, #4]
 800c7e0:	460b      	mov	r3, r1
 800c7e2:	807b      	strh	r3, [r7, #2]
  ((TL_CmdPacket_t*)(TL_RefTable.p_ble_table->pcmd_buffer))->cmdserial.type = TL_BLECMD_PKT_TYPE;
 800c7e4:	4b05      	ldr	r3, [pc, #20]	; (800c7fc <TL_BLE_SendCmd+0x24>)
 800c7e6:	685b      	ldr	r3, [r3, #4]
 800c7e8:	681b      	ldr	r3, [r3, #0]
 800c7ea:	2201      	movs	r2, #1
 800c7ec:	721a      	strb	r2, [r3, #8]

  HW_IPCC_BLE_SendCmd();
 800c7ee:	f000 ffd5 	bl	800d79c <HW_IPCC_BLE_SendCmd>

  return 0;
 800c7f2:	2300      	movs	r3, #0
}
 800c7f4:	4618      	mov	r0, r3
 800c7f6:	3708      	adds	r7, #8
 800c7f8:	46bd      	mov	sp, r7
 800c7fa:	bd80      	pop	{r7, pc}
 800c7fc:	20030000 	.word	0x20030000

0800c800 <HW_IPCC_BLE_RxEvtNot>:

void HW_IPCC_BLE_RxEvtNot(void)
{
 800c800:	b580      	push	{r7, lr}
 800c802:	b082      	sub	sp, #8
 800c804:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *phcievt;

  while(LST_is_empty(&EvtQueue) == FALSE)
 800c806:	e009      	b.n	800c81c <HW_IPCC_BLE_RxEvtNot+0x1c>
  {
    LST_remove_head (&EvtQueue, (tListNode **)&phcievt);
 800c808:	1d3b      	adds	r3, r7, #4
 800c80a:	4619      	mov	r1, r3
 800c80c:	4808      	ldr	r0, [pc, #32]	; (800c830 <HW_IPCC_BLE_RxEvtNot+0x30>)
 800c80e:	f000 f9ec 	bl	800cbea <LST_remove_head>

    BLE_IoBusEvtCallBackFunction(phcievt);
 800c812:	4b08      	ldr	r3, [pc, #32]	; (800c834 <HW_IPCC_BLE_RxEvtNot+0x34>)
 800c814:	681b      	ldr	r3, [r3, #0]
 800c816:	687a      	ldr	r2, [r7, #4]
 800c818:	4610      	mov	r0, r2
 800c81a:	4798      	blx	r3
  while(LST_is_empty(&EvtQueue) == FALSE)
 800c81c:	4804      	ldr	r0, [pc, #16]	; (800c830 <HW_IPCC_BLE_RxEvtNot+0x30>)
 800c81e:	f000 f95d 	bl	800cadc <LST_is_empty>
 800c822:	4603      	mov	r3, r0
 800c824:	2b00      	cmp	r3, #0
 800c826:	d0ef      	beq.n	800c808 <HW_IPCC_BLE_RxEvtNot+0x8>
  }

  return;
 800c828:	bf00      	nop
}
 800c82a:	3708      	adds	r7, #8
 800c82c:	46bd      	mov	sp, r7
 800c82e:	bd80      	pop	{r7, pc}
 800c830:	20030a34 	.word	0x20030a34
 800c834:	2000048c 	.word	0x2000048c

0800c838 <HW_IPCC_BLE_AclDataAckNot>:

  return 0;
}

void HW_IPCC_BLE_AclDataAckNot(void)
{
 800c838:	b580      	push	{r7, lr}
 800c83a:	af00      	add	r7, sp, #0
  BLE_IoBusAclDataTxAck( );
 800c83c:	4b02      	ldr	r3, [pc, #8]	; (800c848 <HW_IPCC_BLE_AclDataAckNot+0x10>)
 800c83e:	681b      	ldr	r3, [r3, #0]
 800c840:	4798      	blx	r3

  return;
 800c842:	bf00      	nop
}
 800c844:	bd80      	pop	{r7, pc}
 800c846:	bf00      	nop
 800c848:	20000490 	.word	0x20000490

0800c84c <TL_SYS_Init>:

/******************************************************************************
 * SYSTEM
 ******************************************************************************/
int32_t TL_SYS_Init( void* pConf  )
{
 800c84c:	b580      	push	{r7, lr}
 800c84e:	b084      	sub	sp, #16
 800c850:	af00      	add	r7, sp, #0
 800c852:	6078      	str	r0, [r7, #4]
  MB_SysTable_t  * p_systable;

  TL_SYS_InitConf_t *pInitHciConf = (TL_SYS_InitConf_t *) pConf;
 800c854:	687b      	ldr	r3, [r7, #4]
 800c856:	60fb      	str	r3, [r7, #12]

  LST_init_head (&SystemEvtQueue);
 800c858:	480d      	ldr	r0, [pc, #52]	; (800c890 <TL_SYS_Init+0x44>)
 800c85a:	f000 f92f 	bl	800cabc <LST_init_head>
  p_systable = TL_RefTable.p_sys_table;
 800c85e:	4b0d      	ldr	r3, [pc, #52]	; (800c894 <TL_SYS_Init+0x48>)
 800c860:	68db      	ldr	r3, [r3, #12]
 800c862:	60bb      	str	r3, [r7, #8]
  p_systable->pcmd_buffer = pInitHciConf->p_cmdbuffer;
 800c864:	68fb      	ldr	r3, [r7, #12]
 800c866:	689a      	ldr	r2, [r3, #8]
 800c868:	68bb      	ldr	r3, [r7, #8]
 800c86a:	601a      	str	r2, [r3, #0]
  p_systable->sys_queue = (uint8_t*)&SystemEvtQueue;
 800c86c:	68bb      	ldr	r3, [r7, #8]
 800c86e:	4a08      	ldr	r2, [pc, #32]	; (800c890 <TL_SYS_Init+0x44>)
 800c870:	605a      	str	r2, [r3, #4]

  HW_IPCC_SYS_Init();
 800c872:	f000 ffb5 	bl	800d7e0 <HW_IPCC_SYS_Init>

  SYS_CMD_IoBusCallBackFunction = pInitHciConf->IoBusCallBackCmdEvt;
 800c876:	68fb      	ldr	r3, [r7, #12]
 800c878:	681b      	ldr	r3, [r3, #0]
 800c87a:	4a07      	ldr	r2, [pc, #28]	; (800c898 <TL_SYS_Init+0x4c>)
 800c87c:	6013      	str	r3, [r2, #0]
  SYS_EVT_IoBusCallBackFunction = pInitHciConf->IoBusCallBackUserEvt;
 800c87e:	68fb      	ldr	r3, [r7, #12]
 800c880:	685b      	ldr	r3, [r3, #4]
 800c882:	4a06      	ldr	r2, [pc, #24]	; (800c89c <TL_SYS_Init+0x50>)
 800c884:	6013      	str	r3, [r2, #0]

  return 0;
 800c886:	2300      	movs	r3, #0
}
 800c888:	4618      	mov	r0, r3
 800c88a:	3710      	adds	r7, #16
 800c88c:	46bd      	mov	sp, r7
 800c88e:	bd80      	pop	{r7, pc}
 800c890:	20030a3c 	.word	0x20030a3c
 800c894:	20030000 	.word	0x20030000
 800c898:	20000494 	.word	0x20000494
 800c89c:	20000498 	.word	0x20000498

0800c8a0 <TL_SYS_SendCmd>:

int32_t TL_SYS_SendCmd( uint8_t* buffer, uint16_t size )
{
 800c8a0:	b580      	push	{r7, lr}
 800c8a2:	b082      	sub	sp, #8
 800c8a4:	af00      	add	r7, sp, #0
 800c8a6:	6078      	str	r0, [r7, #4]
 800c8a8:	460b      	mov	r3, r1
 800c8aa:	807b      	strh	r3, [r7, #2]
  ((TL_CmdPacket_t *)(TL_RefTable.p_sys_table->pcmd_buffer))->cmdserial.type = TL_SYSCMD_PKT_TYPE;
 800c8ac:	4b05      	ldr	r3, [pc, #20]	; (800c8c4 <TL_SYS_SendCmd+0x24>)
 800c8ae:	68db      	ldr	r3, [r3, #12]
 800c8b0:	681b      	ldr	r3, [r3, #0]
 800c8b2:	2210      	movs	r2, #16
 800c8b4:	721a      	strb	r2, [r3, #8]

  HW_IPCC_SYS_SendCmd();
 800c8b6:	f000 ff9d 	bl	800d7f4 <HW_IPCC_SYS_SendCmd>

  return 0;
 800c8ba:	2300      	movs	r3, #0
}
 800c8bc:	4618      	mov	r0, r3
 800c8be:	3708      	adds	r7, #8
 800c8c0:	46bd      	mov	sp, r7
 800c8c2:	bd80      	pop	{r7, pc}
 800c8c4:	20030000 	.word	0x20030000

0800c8c8 <HW_IPCC_SYS_CmdEvtNot>:

void HW_IPCC_SYS_CmdEvtNot(void)
{
 800c8c8:	b580      	push	{r7, lr}
 800c8ca:	af00      	add	r7, sp, #0
  SYS_CMD_IoBusCallBackFunction( (TL_EvtPacket_t*)(TL_RefTable.p_sys_table->pcmd_buffer) );
 800c8cc:	4b04      	ldr	r3, [pc, #16]	; (800c8e0 <HW_IPCC_SYS_CmdEvtNot+0x18>)
 800c8ce:	681b      	ldr	r3, [r3, #0]
 800c8d0:	4a04      	ldr	r2, [pc, #16]	; (800c8e4 <HW_IPCC_SYS_CmdEvtNot+0x1c>)
 800c8d2:	68d2      	ldr	r2, [r2, #12]
 800c8d4:	6812      	ldr	r2, [r2, #0]
 800c8d6:	4610      	mov	r0, r2
 800c8d8:	4798      	blx	r3

  return;
 800c8da:	bf00      	nop
}
 800c8dc:	bd80      	pop	{r7, pc}
 800c8de:	bf00      	nop
 800c8e0:	20000494 	.word	0x20000494
 800c8e4:	20030000 	.word	0x20030000

0800c8e8 <HW_IPCC_SYS_EvtNot>:

void HW_IPCC_SYS_EvtNot( void )
{
 800c8e8:	b580      	push	{r7, lr}
 800c8ea:	b082      	sub	sp, #8
 800c8ec:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *p_evt;

  while(LST_is_empty(&SystemEvtQueue) == FALSE)
 800c8ee:	e009      	b.n	800c904 <HW_IPCC_SYS_EvtNot+0x1c>
  {
    LST_remove_head (&SystemEvtQueue, (tListNode **)&p_evt);
 800c8f0:	1d3b      	adds	r3, r7, #4
 800c8f2:	4619      	mov	r1, r3
 800c8f4:	4808      	ldr	r0, [pc, #32]	; (800c918 <HW_IPCC_SYS_EvtNot+0x30>)
 800c8f6:	f000 f978 	bl	800cbea <LST_remove_head>
    SYS_EVT_IoBusCallBackFunction( p_evt );
 800c8fa:	4b08      	ldr	r3, [pc, #32]	; (800c91c <HW_IPCC_SYS_EvtNot+0x34>)
 800c8fc:	681b      	ldr	r3, [r3, #0]
 800c8fe:	687a      	ldr	r2, [r7, #4]
 800c900:	4610      	mov	r0, r2
 800c902:	4798      	blx	r3
  while(LST_is_empty(&SystemEvtQueue) == FALSE)
 800c904:	4804      	ldr	r0, [pc, #16]	; (800c918 <HW_IPCC_SYS_EvtNot+0x30>)
 800c906:	f000 f8e9 	bl	800cadc <LST_is_empty>
 800c90a:	4603      	mov	r3, r0
 800c90c:	2b00      	cmp	r3, #0
 800c90e:	d0ef      	beq.n	800c8f0 <HW_IPCC_SYS_EvtNot+0x8>
  }

  return;
 800c910:	bf00      	nop
}
 800c912:	3708      	adds	r7, #8
 800c914:	46bd      	mov	sp, r7
 800c916:	bd80      	pop	{r7, pc}
 800c918:	20030a3c 	.word	0x20030a3c
 800c91c:	20000498 	.word	0x20000498

0800c920 <TL_MM_Init>:

/******************************************************************************
 * MEMORY MANAGER
 ******************************************************************************/
void TL_MM_Init( TL_MM_Config_t *p_Config )
{
 800c920:	b580      	push	{r7, lr}
 800c922:	b082      	sub	sp, #8
 800c924:	af00      	add	r7, sp, #0
 800c926:	6078      	str	r0, [r7, #4]
  static MB_MemManagerTable_t  * p_mem_manager_table;

  LST_init_head (&FreeBufQueue);
 800c928:	4817      	ldr	r0, [pc, #92]	; (800c988 <TL_MM_Init+0x68>)
 800c92a:	f000 f8c7 	bl	800cabc <LST_init_head>
  LST_init_head (&LocalFreeBufQueue);
 800c92e:	4817      	ldr	r0, [pc, #92]	; (800c98c <TL_MM_Init+0x6c>)
 800c930:	f000 f8c4 	bl	800cabc <LST_init_head>

  p_mem_manager_table = TL_RefTable.p_mem_manager_table;
 800c934:	4b16      	ldr	r3, [pc, #88]	; (800c990 <TL_MM_Init+0x70>)
 800c936:	691b      	ldr	r3, [r3, #16]
 800c938:	4a16      	ldr	r2, [pc, #88]	; (800c994 <TL_MM_Init+0x74>)
 800c93a:	6013      	str	r3, [r2, #0]

  p_mem_manager_table->blepool = p_Config->p_AsynchEvtPool;
 800c93c:	4b15      	ldr	r3, [pc, #84]	; (800c994 <TL_MM_Init+0x74>)
 800c93e:	681b      	ldr	r3, [r3, #0]
 800c940:	687a      	ldr	r2, [r7, #4]
 800c942:	6892      	ldr	r2, [r2, #8]
 800c944:	609a      	str	r2, [r3, #8]
  p_mem_manager_table->blepoolsize = p_Config->AsynchEvtPoolSize;
 800c946:	4b13      	ldr	r3, [pc, #76]	; (800c994 <TL_MM_Init+0x74>)
 800c948:	681b      	ldr	r3, [r3, #0]
 800c94a:	687a      	ldr	r2, [r7, #4]
 800c94c:	68d2      	ldr	r2, [r2, #12]
 800c94e:	60da      	str	r2, [r3, #12]
  p_mem_manager_table->pevt_free_buffer_queue = (uint8_t*)&FreeBufQueue;
 800c950:	4b10      	ldr	r3, [pc, #64]	; (800c994 <TL_MM_Init+0x74>)
 800c952:	681b      	ldr	r3, [r3, #0]
 800c954:	4a0c      	ldr	r2, [pc, #48]	; (800c988 <TL_MM_Init+0x68>)
 800c956:	611a      	str	r2, [r3, #16]
  p_mem_manager_table->spare_ble_buffer = p_Config->p_BleSpareEvtBuffer;
 800c958:	4b0e      	ldr	r3, [pc, #56]	; (800c994 <TL_MM_Init+0x74>)
 800c95a:	681b      	ldr	r3, [r3, #0]
 800c95c:	687a      	ldr	r2, [r7, #4]
 800c95e:	6812      	ldr	r2, [r2, #0]
 800c960:	601a      	str	r2, [r3, #0]
  p_mem_manager_table->spare_sys_buffer = p_Config->p_SystemSpareEvtBuffer;
 800c962:	4b0c      	ldr	r3, [pc, #48]	; (800c994 <TL_MM_Init+0x74>)
 800c964:	681b      	ldr	r3, [r3, #0]
 800c966:	687a      	ldr	r2, [r7, #4]
 800c968:	6852      	ldr	r2, [r2, #4]
 800c96a:	605a      	str	r2, [r3, #4]
  p_mem_manager_table->traces_evt_pool = p_Config->p_TracesEvtPool;
 800c96c:	4b09      	ldr	r3, [pc, #36]	; (800c994 <TL_MM_Init+0x74>)
 800c96e:	681b      	ldr	r3, [r3, #0]
 800c970:	687a      	ldr	r2, [r7, #4]
 800c972:	6912      	ldr	r2, [r2, #16]
 800c974:	615a      	str	r2, [r3, #20]
  p_mem_manager_table->tracespoolsize = p_Config->TracesEvtPoolSize;
 800c976:	4b07      	ldr	r3, [pc, #28]	; (800c994 <TL_MM_Init+0x74>)
 800c978:	681b      	ldr	r3, [r3, #0]
 800c97a:	687a      	ldr	r2, [r7, #4]
 800c97c:	6952      	ldr	r2, [r2, #20]
 800c97e:	619a      	str	r2, [r3, #24]

  return;
 800c980:	bf00      	nop
}
 800c982:	3708      	adds	r7, #8
 800c984:	46bd      	mov	sp, r7
 800c986:	bd80      	pop	{r7, pc}
 800c988:	200300a8 	.word	0x200300a8
 800c98c:	20000484 	.word	0x20000484
 800c990:	20030000 	.word	0x20030000
 800c994:	2000049c 	.word	0x2000049c

0800c998 <TL_MM_EvtDone>:

void TL_MM_EvtDone(TL_EvtPacket_t * phcievt)
{
 800c998:	b580      	push	{r7, lr}
 800c99a:	b082      	sub	sp, #8
 800c99c:	af00      	add	r7, sp, #0
 800c99e:	6078      	str	r0, [r7, #4]
  LST_insert_tail(&LocalFreeBufQueue, (tListNode *)phcievt);
 800c9a0:	6879      	ldr	r1, [r7, #4]
 800c9a2:	4805      	ldr	r0, [pc, #20]	; (800c9b8 <TL_MM_EvtDone+0x20>)
 800c9a4:	f000 f8de 	bl	800cb64 <LST_insert_tail>

  HW_IPCC_MM_SendFreeBuf( SendFreeBuf );
 800c9a8:	4804      	ldr	r0, [pc, #16]	; (800c9bc <TL_MM_EvtDone+0x24>)
 800c9aa:	f000 ff49 	bl	800d840 <HW_IPCC_MM_SendFreeBuf>

  return;
 800c9ae:	bf00      	nop
}
 800c9b0:	3708      	adds	r7, #8
 800c9b2:	46bd      	mov	sp, r7
 800c9b4:	bd80      	pop	{r7, pc}
 800c9b6:	bf00      	nop
 800c9b8:	20000484 	.word	0x20000484
 800c9bc:	0800c9c1 	.word	0x0800c9c1

0800c9c0 <SendFreeBuf>:

static void SendFreeBuf( void )
{
 800c9c0:	b580      	push	{r7, lr}
 800c9c2:	b082      	sub	sp, #8
 800c9c4:	af00      	add	r7, sp, #0
  tListNode *p_node;

  while ( FALSE == LST_is_empty (&LocalFreeBufQueue) )
 800c9c6:	e00c      	b.n	800c9e2 <SendFreeBuf+0x22>
  {
    LST_remove_head( &LocalFreeBufQueue, (tListNode **)&p_node );
 800c9c8:	1d3b      	adds	r3, r7, #4
 800c9ca:	4619      	mov	r1, r3
 800c9cc:	480a      	ldr	r0, [pc, #40]	; (800c9f8 <SendFreeBuf+0x38>)
 800c9ce:	f000 f90c 	bl	800cbea <LST_remove_head>
    LST_insert_tail( (tListNode*)(TL_RefTable.p_mem_manager_table->pevt_free_buffer_queue), p_node );
 800c9d2:	4b0a      	ldr	r3, [pc, #40]	; (800c9fc <SendFreeBuf+0x3c>)
 800c9d4:	691b      	ldr	r3, [r3, #16]
 800c9d6:	691b      	ldr	r3, [r3, #16]
 800c9d8:	687a      	ldr	r2, [r7, #4]
 800c9da:	4611      	mov	r1, r2
 800c9dc:	4618      	mov	r0, r3
 800c9de:	f000 f8c1 	bl	800cb64 <LST_insert_tail>
  while ( FALSE == LST_is_empty (&LocalFreeBufQueue) )
 800c9e2:	4805      	ldr	r0, [pc, #20]	; (800c9f8 <SendFreeBuf+0x38>)
 800c9e4:	f000 f87a 	bl	800cadc <LST_is_empty>
 800c9e8:	4603      	mov	r3, r0
 800c9ea:	2b00      	cmp	r3, #0
 800c9ec:	d0ec      	beq.n	800c9c8 <SendFreeBuf+0x8>
  }

  return;
 800c9ee:	bf00      	nop
}
 800c9f0:	3708      	adds	r7, #8
 800c9f2:	46bd      	mov	sp, r7
 800c9f4:	bd80      	pop	{r7, pc}
 800c9f6:	bf00      	nop
 800c9f8:	20000484 	.word	0x20000484
 800c9fc:	20030000 	.word	0x20030000

0800ca00 <TL_TRACES_Init>:

/******************************************************************************
 * TRACES
 ******************************************************************************/
void TL_TRACES_Init( void )
{
 800ca00:	b580      	push	{r7, lr}
 800ca02:	af00      	add	r7, sp, #0
  LST_init_head (&TracesEvtQueue);
 800ca04:	4805      	ldr	r0, [pc, #20]	; (800ca1c <TL_TRACES_Init+0x1c>)
 800ca06:	f000 f859 	bl	800cabc <LST_init_head>

  TL_RefTable.p_traces_table->traces_queue = (uint8_t*)&TracesEvtQueue;
 800ca0a:	4b05      	ldr	r3, [pc, #20]	; (800ca20 <TL_TRACES_Init+0x20>)
 800ca0c:	695b      	ldr	r3, [r3, #20]
 800ca0e:	4a03      	ldr	r2, [pc, #12]	; (800ca1c <TL_TRACES_Init+0x1c>)
 800ca10:	601a      	str	r2, [r3, #0]

  HW_IPCC_TRACES_Init();
 800ca12:	f000 ff4b 	bl	800d8ac <HW_IPCC_TRACES_Init>

  return;
 800ca16:	bf00      	nop
}
 800ca18:	bd80      	pop	{r7, pc}
 800ca1a:	bf00      	nop
 800ca1c:	200300b0 	.word	0x200300b0
 800ca20:	20030000 	.word	0x20030000

0800ca24 <HW_IPCC_TRACES_EvtNot>:

void HW_IPCC_TRACES_EvtNot(void)
{
 800ca24:	b580      	push	{r7, lr}
 800ca26:	b082      	sub	sp, #8
 800ca28:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *phcievt;

  while(LST_is_empty(&TracesEvtQueue) == FALSE)
 800ca2a:	e008      	b.n	800ca3e <HW_IPCC_TRACES_EvtNot+0x1a>
  {
    LST_remove_head (&TracesEvtQueue, (tListNode **)&phcievt);
 800ca2c:	1d3b      	adds	r3, r7, #4
 800ca2e:	4619      	mov	r1, r3
 800ca30:	4808      	ldr	r0, [pc, #32]	; (800ca54 <HW_IPCC_TRACES_EvtNot+0x30>)
 800ca32:	f000 f8da 	bl	800cbea <LST_remove_head>
    TL_TRACES_EvtReceived( phcievt );
 800ca36:	687b      	ldr	r3, [r7, #4]
 800ca38:	4618      	mov	r0, r3
 800ca3a:	f000 f80d 	bl	800ca58 <TL_TRACES_EvtReceived>
  while(LST_is_empty(&TracesEvtQueue) == FALSE)
 800ca3e:	4805      	ldr	r0, [pc, #20]	; (800ca54 <HW_IPCC_TRACES_EvtNot+0x30>)
 800ca40:	f000 f84c 	bl	800cadc <LST_is_empty>
 800ca44:	4603      	mov	r3, r0
 800ca46:	2b00      	cmp	r3, #0
 800ca48:	d0f0      	beq.n	800ca2c <HW_IPCC_TRACES_EvtNot+0x8>
  }

  return;
 800ca4a:	bf00      	nop
}
 800ca4c:	3708      	adds	r7, #8
 800ca4e:	46bd      	mov	sp, r7
 800ca50:	bd80      	pop	{r7, pc}
 800ca52:	bf00      	nop
 800ca54:	200300b0 	.word	0x200300b0

0800ca58 <TL_TRACES_EvtReceived>:

__WEAK void TL_TRACES_EvtReceived( TL_EvtPacket_t * hcievt ){};
 800ca58:	b480      	push	{r7}
 800ca5a:	b083      	sub	sp, #12
 800ca5c:	af00      	add	r7, sp, #0
 800ca5e:	6078      	str	r0, [r7, #4]
 800ca60:	bf00      	nop
 800ca62:	370c      	adds	r7, #12
 800ca64:	46bd      	mov	sp, r7
 800ca66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca6a:	4770      	bx	lr

0800ca6c <OTP_Read>:
/* Global variables ----------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Functions Definition ------------------------------------------------------*/

uint8_t * OTP_Read( uint8_t id )
{
 800ca6c:	b480      	push	{r7}
 800ca6e:	b085      	sub	sp, #20
 800ca70:	af00      	add	r7, sp, #0
 800ca72:	4603      	mov	r3, r0
 800ca74:	71fb      	strb	r3, [r7, #7]
  uint8_t *p_id;

  p_id = (uint8_t*)(CFG_OTP_END_ADRESS - 7) ;
 800ca76:	4b0f      	ldr	r3, [pc, #60]	; (800cab4 <OTP_Read+0x48>)
 800ca78:	60fb      	str	r3, [r7, #12]

  while( ((*( p_id + 7 )) != id) && ( p_id != (uint8_t*)CFG_OTP_BASE_ADDRESS) )
 800ca7a:	e002      	b.n	800ca82 <OTP_Read+0x16>
  {
    p_id -= 8 ;
 800ca7c:	68fb      	ldr	r3, [r7, #12]
 800ca7e:	3b08      	subs	r3, #8
 800ca80:	60fb      	str	r3, [r7, #12]
  while( ((*( p_id + 7 )) != id) && ( p_id != (uint8_t*)CFG_OTP_BASE_ADDRESS) )
 800ca82:	68fb      	ldr	r3, [r7, #12]
 800ca84:	3307      	adds	r3, #7
 800ca86:	781b      	ldrb	r3, [r3, #0]
 800ca88:	79fa      	ldrb	r2, [r7, #7]
 800ca8a:	429a      	cmp	r2, r3
 800ca8c:	d003      	beq.n	800ca96 <OTP_Read+0x2a>
 800ca8e:	68fb      	ldr	r3, [r7, #12]
 800ca90:	4a09      	ldr	r2, [pc, #36]	; (800cab8 <OTP_Read+0x4c>)
 800ca92:	4293      	cmp	r3, r2
 800ca94:	d1f2      	bne.n	800ca7c <OTP_Read+0x10>
  }

  if((*( p_id + 7 )) != id)
 800ca96:	68fb      	ldr	r3, [r7, #12]
 800ca98:	3307      	adds	r3, #7
 800ca9a:	781b      	ldrb	r3, [r3, #0]
 800ca9c:	79fa      	ldrb	r2, [r7, #7]
 800ca9e:	429a      	cmp	r2, r3
 800caa0:	d001      	beq.n	800caa6 <OTP_Read+0x3a>
  {
    p_id = 0 ;
 800caa2:	2300      	movs	r3, #0
 800caa4:	60fb      	str	r3, [r7, #12]
  }

  return p_id ;
 800caa6:	68fb      	ldr	r3, [r7, #12]
}
 800caa8:	4618      	mov	r0, r3
 800caaa:	3714      	adds	r7, #20
 800caac:	46bd      	mov	sp, r7
 800caae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cab2:	4770      	bx	lr
 800cab4:	1fff73f8 	.word	0x1fff73f8
 800cab8:	1fff7000 	.word	0x1fff7000

0800cabc <LST_init_head>:

/******************************************************************************
 * Function Definitions 
 ******************************************************************************/
void LST_init_head (tListNode * listHead)
{
 800cabc:	b480      	push	{r7}
 800cabe:	b083      	sub	sp, #12
 800cac0:	af00      	add	r7, sp, #0
 800cac2:	6078      	str	r0, [r7, #4]
  listHead->next = listHead;
 800cac4:	687b      	ldr	r3, [r7, #4]
 800cac6:	687a      	ldr	r2, [r7, #4]
 800cac8:	601a      	str	r2, [r3, #0]
  listHead->prev = listHead;
 800caca:	687b      	ldr	r3, [r7, #4]
 800cacc:	687a      	ldr	r2, [r7, #4]
 800cace:	605a      	str	r2, [r3, #4]
}
 800cad0:	bf00      	nop
 800cad2:	370c      	adds	r7, #12
 800cad4:	46bd      	mov	sp, r7
 800cad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cada:	4770      	bx	lr

0800cadc <LST_is_empty>:

uint8_t LST_is_empty (tListNode * listHead)
{
 800cadc:	b480      	push	{r7}
 800cade:	b087      	sub	sp, #28
 800cae0:	af00      	add	r7, sp, #0
 800cae2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800cae4:	f3ef 8310 	mrs	r3, PRIMASK
 800cae8:	60fb      	str	r3, [r7, #12]
  return(result);
 800caea:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;
  uint8_t return_value;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800caec:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 800caee:	b672      	cpsid	i
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  if(listHead->next == listHead)
 800caf0:	687b      	ldr	r3, [r7, #4]
 800caf2:	681b      	ldr	r3, [r3, #0]
 800caf4:	687a      	ldr	r2, [r7, #4]
 800caf6:	429a      	cmp	r2, r3
 800caf8:	d102      	bne.n	800cb00 <LST_is_empty+0x24>
  {
    return_value = TRUE;
 800cafa:	2301      	movs	r3, #1
 800cafc:	75fb      	strb	r3, [r7, #23]
 800cafe:	e001      	b.n	800cb04 <LST_is_empty+0x28>
  }
  else
  {
    return_value = FALSE;
 800cb00:	2300      	movs	r3, #0
 800cb02:	75fb      	strb	r3, [r7, #23]
 800cb04:	693b      	ldr	r3, [r7, #16]
 800cb06:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cb08:	68bb      	ldr	r3, [r7, #8]
 800cb0a:	f383 8810 	msr	PRIMASK, r3
  }
  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/

  return return_value;
 800cb0e:	7dfb      	ldrb	r3, [r7, #23]
}
 800cb10:	4618      	mov	r0, r3
 800cb12:	371c      	adds	r7, #28
 800cb14:	46bd      	mov	sp, r7
 800cb16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb1a:	4770      	bx	lr

0800cb1c <LST_insert_head>:

void LST_insert_head (tListNode * listHead, tListNode * node)
{
 800cb1c:	b480      	push	{r7}
 800cb1e:	b087      	sub	sp, #28
 800cb20:	af00      	add	r7, sp, #0
 800cb22:	6078      	str	r0, [r7, #4]
 800cb24:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800cb26:	f3ef 8310 	mrs	r3, PRIMASK
 800cb2a:	60fb      	str	r3, [r7, #12]
  return(result);
 800cb2c:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800cb2e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800cb30:	b672      	cpsid	i
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  node->next = listHead->next;
 800cb32:	687b      	ldr	r3, [r7, #4]
 800cb34:	681a      	ldr	r2, [r3, #0]
 800cb36:	683b      	ldr	r3, [r7, #0]
 800cb38:	601a      	str	r2, [r3, #0]
  node->prev = listHead;
 800cb3a:	683b      	ldr	r3, [r7, #0]
 800cb3c:	687a      	ldr	r2, [r7, #4]
 800cb3e:	605a      	str	r2, [r3, #4]
  listHead->next = node;
 800cb40:	687b      	ldr	r3, [r7, #4]
 800cb42:	683a      	ldr	r2, [r7, #0]
 800cb44:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node;
 800cb46:	683b      	ldr	r3, [r7, #0]
 800cb48:	681b      	ldr	r3, [r3, #0]
 800cb4a:	683a      	ldr	r2, [r7, #0]
 800cb4c:	605a      	str	r2, [r3, #4]
 800cb4e:	697b      	ldr	r3, [r7, #20]
 800cb50:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cb52:	693b      	ldr	r3, [r7, #16]
 800cb54:	f383 8810 	msr	PRIMASK, r3

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 800cb58:	bf00      	nop
 800cb5a:	371c      	adds	r7, #28
 800cb5c:	46bd      	mov	sp, r7
 800cb5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb62:	4770      	bx	lr

0800cb64 <LST_insert_tail>:


void LST_insert_tail (tListNode * listHead, tListNode * node)
{
 800cb64:	b480      	push	{r7}
 800cb66:	b087      	sub	sp, #28
 800cb68:	af00      	add	r7, sp, #0
 800cb6a:	6078      	str	r0, [r7, #4]
 800cb6c:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800cb6e:	f3ef 8310 	mrs	r3, PRIMASK
 800cb72:	60fb      	str	r3, [r7, #12]
  return(result);
 800cb74:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800cb76:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800cb78:	b672      	cpsid	i
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  node->next = listHead;
 800cb7a:	683b      	ldr	r3, [r7, #0]
 800cb7c:	687a      	ldr	r2, [r7, #4]
 800cb7e:	601a      	str	r2, [r3, #0]
  node->prev = listHead->prev;
 800cb80:	687b      	ldr	r3, [r7, #4]
 800cb82:	685a      	ldr	r2, [r3, #4]
 800cb84:	683b      	ldr	r3, [r7, #0]
 800cb86:	605a      	str	r2, [r3, #4]
  listHead->prev = node;
 800cb88:	687b      	ldr	r3, [r7, #4]
 800cb8a:	683a      	ldr	r2, [r7, #0]
 800cb8c:	605a      	str	r2, [r3, #4]
  (node->prev)->next = node;
 800cb8e:	683b      	ldr	r3, [r7, #0]
 800cb90:	685b      	ldr	r3, [r3, #4]
 800cb92:	683a      	ldr	r2, [r7, #0]
 800cb94:	601a      	str	r2, [r3, #0]
 800cb96:	697b      	ldr	r3, [r7, #20]
 800cb98:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cb9a:	693b      	ldr	r3, [r7, #16]
 800cb9c:	f383 8810 	msr	PRIMASK, r3

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 800cba0:	bf00      	nop
 800cba2:	371c      	adds	r7, #28
 800cba4:	46bd      	mov	sp, r7
 800cba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbaa:	4770      	bx	lr

0800cbac <LST_remove_node>:


void LST_remove_node (tListNode * node)
{
 800cbac:	b480      	push	{r7}
 800cbae:	b087      	sub	sp, #28
 800cbb0:	af00      	add	r7, sp, #0
 800cbb2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800cbb4:	f3ef 8310 	mrs	r3, PRIMASK
 800cbb8:	60fb      	str	r3, [r7, #12]
  return(result);
 800cbba:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800cbbc:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800cbbe:	b672      	cpsid	i
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  (node->prev)->next = node->next;
 800cbc0:	687b      	ldr	r3, [r7, #4]
 800cbc2:	685b      	ldr	r3, [r3, #4]
 800cbc4:	687a      	ldr	r2, [r7, #4]
 800cbc6:	6812      	ldr	r2, [r2, #0]
 800cbc8:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node->prev;
 800cbca:	687b      	ldr	r3, [r7, #4]
 800cbcc:	681b      	ldr	r3, [r3, #0]
 800cbce:	687a      	ldr	r2, [r7, #4]
 800cbd0:	6852      	ldr	r2, [r2, #4]
 800cbd2:	605a      	str	r2, [r3, #4]
 800cbd4:	697b      	ldr	r3, [r7, #20]
 800cbd6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cbd8:	693b      	ldr	r3, [r7, #16]
 800cbda:	f383 8810 	msr	PRIMASK, r3

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 800cbde:	bf00      	nop
 800cbe0:	371c      	adds	r7, #28
 800cbe2:	46bd      	mov	sp, r7
 800cbe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbe8:	4770      	bx	lr

0800cbea <LST_remove_head>:


void LST_remove_head (tListNode * listHead, tListNode ** node )
{
 800cbea:	b580      	push	{r7, lr}
 800cbec:	b086      	sub	sp, #24
 800cbee:	af00      	add	r7, sp, #0
 800cbf0:	6078      	str	r0, [r7, #4]
 800cbf2:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800cbf4:	f3ef 8310 	mrs	r3, PRIMASK
 800cbf8:	60fb      	str	r3, [r7, #12]
  return(result);
 800cbfa:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800cbfc:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800cbfe:	b672      	cpsid	i
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  *node = listHead->next;
 800cc00:	687b      	ldr	r3, [r7, #4]
 800cc02:	681a      	ldr	r2, [r3, #0]
 800cc04:	683b      	ldr	r3, [r7, #0]
 800cc06:	601a      	str	r2, [r3, #0]
  LST_remove_node (listHead->next);
 800cc08:	687b      	ldr	r3, [r7, #4]
 800cc0a:	681b      	ldr	r3, [r3, #0]
 800cc0c:	4618      	mov	r0, r3
 800cc0e:	f7ff ffcd 	bl	800cbac <LST_remove_node>
 800cc12:	697b      	ldr	r3, [r7, #20]
 800cc14:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cc16:	693b      	ldr	r3, [r7, #16]
 800cc18:	f383 8810 	msr	PRIMASK, r3

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 800cc1c:	bf00      	nop
 800cc1e:	3718      	adds	r7, #24
 800cc20:	46bd      	mov	sp, r7
 800cc22:	bd80      	pop	{r7, pc}

0800cc24 <LL_FLASH_GetUDN>:
  * @note   The 64-bit UID64 may be used by Firmware to derive BLE 48-bit Device Address EUI-48 or
  *         802.15.4 64-bit Device Address EUI-64.
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
  */
__STATIC_INLINE uint32_t LL_FLASH_GetUDN(void)
{
 800cc24:	b480      	push	{r7}
 800cc26:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_REG(*((uint32_t *)UID64_BASE)));
 800cc28:	4b03      	ldr	r3, [pc, #12]	; (800cc38 <LL_FLASH_GetUDN+0x14>)
 800cc2a:	681b      	ldr	r3, [r3, #0]
}
 800cc2c:	4618      	mov	r0, r3
 800cc2e:	46bd      	mov	sp, r7
 800cc30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc34:	4770      	bx	lr
 800cc36:	bf00      	nop
 800cc38:	1fff7580 	.word	0x1fff7580

0800cc3c <LL_FLASH_GetDeviceID>:
  *         802.15.4 64-bit Device Address EUI-64.
  *         For STM32WBxxxx devices, the device ID is 0x26
  * @retval Values between Min_Data=0x00 and Max_Data=0xFF (ex: Device ID is 0x26 fo STM32WB55x)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetDeviceID(void)
{
 800cc3c:	b480      	push	{r7}
 800cc3e:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_REG(*((uint32_t *)UID64_BASE + 1U))) & 0x000000FFU);
 800cc40:	4b03      	ldr	r3, [pc, #12]	; (800cc50 <LL_FLASH_GetDeviceID+0x14>)
 800cc42:	681b      	ldr	r3, [r3, #0]
 800cc44:	b2db      	uxtb	r3, r3
}
 800cc46:	4618      	mov	r0, r3
 800cc48:	46bd      	mov	sp, r7
 800cc4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc4e:	4770      	bx	lr
 800cc50:	1fff7584 	.word	0x1fff7584

0800cc54 <LL_FLASH_GetSTCompanyID>:
  *         802.15.4 64-bit Device Address EUI-64.
  *         For STM32WBxxxx devices, the ST Compagny ID is 0x0080E1
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFFFF (ex: ST Compagny ID is 0x0080E1)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetSTCompanyID(void)
{
 800cc54:	b480      	push	{r7}
 800cc56:	af00      	add	r7, sp, #0
  return (uint32_t)(((READ_REG(*((uint32_t *)UID64_BASE + 1U))) >> 8U ) & 0x00FFFFFFU);
 800cc58:	4b03      	ldr	r3, [pc, #12]	; (800cc68 <LL_FLASH_GetSTCompanyID+0x14>)
 800cc5a:	681b      	ldr	r3, [r3, #0]
 800cc5c:	0a1b      	lsrs	r3, r3, #8
}
 800cc5e:	4618      	mov	r0, r3
 800cc60:	46bd      	mov	sp, r7
 800cc62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc66:	4770      	bx	lr
 800cc68:	1fff7584 	.word	0x1fff7584

0800cc6c <APP_BLE_Init>:

/* USER CODE END PFP */

/* Functions Definition ------------------------------------------------------*/
void APP_BLE_Init( void )
{
 800cc6c:	b5b0      	push	{r4, r5, r7, lr}
 800cc6e:	b08c      	sub	sp, #48	; 0x30
 800cc70:	af00      	add	r7, sp, #0
/* USER CODE BEGIN APP_BLE_Init_1 */

/* USER CODE END APP_BLE_Init_1 */
  SHCI_C2_Ble_Init_Cmd_Packet_t ble_init_cmd_packet =
 800cc72:	4b29      	ldr	r3, [pc, #164]	; (800cd18 <APP_BLE_Init+0xac>)
 800cc74:	463c      	mov	r4, r7
 800cc76:	461d      	mov	r5, r3
 800cc78:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800cc7a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800cc7c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800cc7e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800cc80:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800cc84:	c407      	stmia	r4!, {r0, r1, r2}
 800cc86:	7023      	strb	r3, [r4, #0]
  };

  /**
   * Initialize Ble Transport Layer
   */
  Ble_Tl_Init( );
 800cc88:	f000 f912 	bl	800ceb0 <Ble_Tl_Init>

  /**
   * Do not allow standby in the application
   */
  UTIL_LPM_SetOffMode(1 << CFG_LPM_APP_BLE, UTIL_LPM_DISABLE);
 800cc8c:	2101      	movs	r1, #1
 800cc8e:	2002      	movs	r0, #2
 800cc90:	f000 fe34 	bl	800d8fc <UTIL_LPM_SetOffMode>

  /**
   * Register the hci transport layer to handle BLE User Asynchronous Events
   */
  UTIL_SEQ_RegTask( 1<<CFG_TASK_HCI_ASYNCH_EVT_ID, UTIL_SEQ_RFU, hci_user_evt_proc);
 800cc94:	4a21      	ldr	r2, [pc, #132]	; (800cd1c <APP_BLE_Init+0xb0>)
 800cc96:	2100      	movs	r1, #0
 800cc98:	2004      	movs	r0, #4
 800cc9a:	f000 ff39 	bl	800db10 <UTIL_SEQ_RegTask>

  /**
   * Starts the BLE Stack on CPU2
   */
  SHCI_C2_BLE_Init( &ble_init_cmd_packet );
 800cc9e:	463b      	mov	r3, r7
 800cca0:	4618      	mov	r0, r3
 800cca2:	f7ff fa4f 	bl	800c144 <SHCI_C2_BLE_Init>

  /**
   * Initialization of HCI & GATT & GAP layer
   */
  Ble_Hci_Gap_Gatt_Init();
 800cca6:	f000 f919 	bl	800cedc <Ble_Hci_Gap_Gatt_Init>

  /**
   * Initialization of the BLE Services
   */
  SVCCTL_Init();
 800ccaa:	f7ff f86f 	bl	800bd8c <SVCCTL_Init>

  /**
   * Initialization of the BLE App Context
   */
  BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 800ccae:	4b1c      	ldr	r3, [pc, #112]	; (800cd20 <APP_BLE_Init+0xb4>)
 800ccb0:	2200      	movs	r2, #0
 800ccb2:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90
  BleApplicationContext.BleApplicationContext_legacy.connectionHandle = 0xFFFF;  
 800ccb6:	4b1a      	ldr	r3, [pc, #104]	; (800cd20 <APP_BLE_Init+0xb4>)
 800ccb8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800ccbc:	84da      	strh	r2, [r3, #38]	; 0x26
  /**
   * From here, all initialization are BLE application specific
   */
    UTIL_SEQ_RegTask( 1<<CFG_TASK_ADV_CANCEL_ID, UTIL_SEQ_RFU, Adv_Cancel);
 800ccbe:	4a19      	ldr	r2, [pc, #100]	; (800cd24 <APP_BLE_Init+0xb8>)
 800ccc0:	2100      	movs	r1, #0
 800ccc2:	2001      	movs	r0, #1
 800ccc4:	f000 ff24 	bl	800db10 <UTIL_SEQ_RegTask>
   */
#if(BLE_CFG_OTA_REBOOT_CHAR != 0)  
    manuf_data[sizeof(manuf_data)-8] = CFG_FEATURE_OTA_REBOOT;
#endif
#if(RADIO_ACTIVITY_EVENT != 0)  
  aci_hal_set_radio_activity_mask(0x0006);
 800ccc8:	2006      	movs	r0, #6
 800ccca:	f7fe fd69 	bl	800b7a0 <aci_hal_set_radio_activity_mask>
  mutex = 1; 
#endif
  /**
   * Initialize P2P Server Application
   */
  P2PS_APP_Init();
 800ccce:	f000 fb43 	bl	800d358 <P2PS_APP_Init>

  /**
   * Initialize Custom Server Application
   */
  TEMPLATE_APP_Init();
 800ccd2:	f000 fb91 	bl	800d3f8 <TEMPLATE_APP_Init>
  

  /**
   * Create timer to handle the Advertising Stop
   */
  HW_TS_Create(CFG_TIM_PROC_ID_ISR, &(BleApplicationContext.Advertising_mgr_timer_Id), hw_ts_SingleShot, Adv_Cancel_Req);
 800ccd6:	4b14      	ldr	r3, [pc, #80]	; (800cd28 <APP_BLE_Init+0xbc>)
 800ccd8:	2200      	movs	r2, #0
 800ccda:	4914      	ldr	r1, [pc, #80]	; (800cd2c <APP_BLE_Init+0xc0>)
 800ccdc:	2000      	movs	r0, #0
 800ccde:	f7f4 f991 	bl	8001004 <HW_TS_Create>
  /**
   * Create timer to handle the Led Switch OFF
   */
  HW_TS_Create(CFG_TIM_PROC_ID_ISR, &(BleApplicationContext.SwitchOffGPIO_timer_Id), hw_ts_SingleShot, Switch_OFF_GPIO);
 800cce2:	4b13      	ldr	r3, [pc, #76]	; (800cd30 <APP_BLE_Init+0xc4>)
 800cce4:	2200      	movs	r2, #0
 800cce6:	4913      	ldr	r1, [pc, #76]	; (800cd34 <APP_BLE_Init+0xc8>)
 800cce8:	2000      	movs	r0, #0
 800ccea:	f7f4 f98b 	bl	8001004 <HW_TS_Create>

  /**
   * Make device discoverable
   */
  BleApplicationContext.BleApplicationContext_legacy.advtServUUID[0] = NULL;
 800ccee:	4b0c      	ldr	r3, [pc, #48]	; (800cd20 <APP_BLE_Init+0xb4>)
 800ccf0:	2200      	movs	r2, #0
 800ccf2:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
  BleApplicationContext.BleApplicationContext_legacy.advtServUUIDlen = 0;
 800ccf6:	4b0a      	ldr	r3, [pc, #40]	; (800cd20 <APP_BLE_Init+0xb4>)
 800ccf8:	2200      	movs	r2, #0
 800ccfa:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
  /* Initialize intervals for reconnexion without intervals update */
  AdvIntervalMin = CFG_FAST_CONN_ADV_INTERVAL_MIN;
 800ccfe:	4b0e      	ldr	r3, [pc, #56]	; (800cd38 <APP_BLE_Init+0xcc>)
 800cd00:	2280      	movs	r2, #128	; 0x80
 800cd02:	801a      	strh	r2, [r3, #0]
  AdvIntervalMax = CFG_FAST_CONN_ADV_INTERVAL_MAX;
 800cd04:	4b0d      	ldr	r3, [pc, #52]	; (800cd3c <APP_BLE_Init+0xd0>)
 800cd06:	22a0      	movs	r2, #160	; 0xa0
 800cd08:	801a      	strh	r2, [r3, #0]

  /**
   * Start to Advertise to be connected by P2P Client
   */
   Adv_Request(APP_BLE_FAST_ADV);
 800cd0a:	2001      	movs	r0, #1
 800cd0c:	f000 f9c0 	bl	800d090 <Adv_Request>

/* USER CODE BEGIN APP_BLE_Init_2 */

/* USER CODE END APP_BLE_Init_2 */
  return;
 800cd10:	bf00      	nop
}
 800cd12:	3730      	adds	r7, #48	; 0x30
 800cd14:	46bd      	mov	sp, r7
 800cd16:	bdb0      	pop	{r4, r5, r7, pc}
 800cd18:	0800de14 	.word	0x0800de14
 800cd1c:	0800c1ad 	.word	0x0800c1ad
 800cd20:	2000026c 	.word	0x2000026c
 800cd24:	0800d1fd 	.word	0x0800d1fd
 800cd28:	0800d231 	.word	0x0800d231
 800cd2c:	200002fd 	.word	0x200002fd
 800cd30:	0800d241 	.word	0x0800d241
 800cd34:	200002fe 	.word	0x200002fe
 800cd38:	20000300 	.word	0x20000300
 800cd3c:	20000302 	.word	0x20000302

0800cd40 <SVCCTL_App_Notification>:

SVCCTL_UserEvtFlowStatus_t SVCCTL_App_Notification( void *pckt )
{
 800cd40:	b580      	push	{r7, lr}
 800cd42:	b08a      	sub	sp, #40	; 0x28
 800cd44:	af00      	add	r7, sp, #0
 800cd46:	6078      	str	r0, [r7, #4]
  hci_event_pckt *event_pckt;
  evt_le_meta_event *meta_evt;
  evt_blue_aci *blue_evt;
  hci_le_phy_update_complete_event_rp0 *evt_le_phy_update_complete; 
  uint8_t TX_PHY, RX_PHY;
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 800cd48:	2342      	movs	r3, #66	; 0x42
 800cd4a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  event_pckt = (hci_event_pckt*) ((hci_uart_pckt *) pckt)->data;
 800cd4e:	687b      	ldr	r3, [r7, #4]
 800cd50:	3301      	adds	r3, #1
 800cd52:	623b      	str	r3, [r7, #32]

  switch (event_pckt->evt)
 800cd54:	6a3b      	ldr	r3, [r7, #32]
 800cd56:	781b      	ldrb	r3, [r3, #0]
 800cd58:	2b3e      	cmp	r3, #62	; 0x3e
 800cd5a:	d024      	beq.n	800cda6 <SVCCTL_App_Notification+0x66>
 800cd5c:	2bff      	cmp	r3, #255	; 0xff
 800cd5e:	d070      	beq.n	800ce42 <SVCCTL_App_Notification+0x102>
 800cd60:	2b05      	cmp	r3, #5
 800cd62:	d000      	beq.n	800cd66 <SVCCTL_App_Notification+0x26>

        default:
        /* USER CODE BEGIN ECODE_DEFAULT*/

        /* USER CODE END ECODE_DEFAULT*/
          break;
 800cd64:	e086      	b.n	800ce74 <SVCCTL_App_Notification+0x134>
      disconnection_complete_event = (hci_disconnection_complete_event_rp0 *) event_pckt->data;
 800cd66:	6a3b      	ldr	r3, [r7, #32]
 800cd68:	3302      	adds	r3, #2
 800cd6a:	60fb      	str	r3, [r7, #12]
      if (disconnection_complete_event->Connection_Handle == BleApplicationContext.BleApplicationContext_legacy.connectionHandle)
 800cd6c:	68fb      	ldr	r3, [r7, #12]
 800cd6e:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800cd72:	b29a      	uxth	r2, r3
 800cd74:	4b42      	ldr	r3, [pc, #264]	; (800ce80 <SVCCTL_App_Notification+0x140>)
 800cd76:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800cd78:	429a      	cmp	r2, r3
 800cd7a:	d106      	bne.n	800cd8a <SVCCTL_App_Notification+0x4a>
        BleApplicationContext.BleApplicationContext_legacy.connectionHandle = 0;
 800cd7c:	4b40      	ldr	r3, [pc, #256]	; (800ce80 <SVCCTL_App_Notification+0x140>)
 800cd7e:	2200      	movs	r2, #0
 800cd80:	84da      	strh	r2, [r3, #38]	; 0x26
        BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 800cd82:	4b3f      	ldr	r3, [pc, #252]	; (800ce80 <SVCCTL_App_Notification+0x140>)
 800cd84:	2200      	movs	r2, #0
 800cd86:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90
      Adv_Request(APP_BLE_FAST_ADV);
 800cd8a:	2001      	movs	r0, #1
 800cd8c:	f000 f980 	bl	800d090 <Adv_Request>
        handleNotification.P2P_Evt_Opcode = PEER_DISCON_HANDLE_EVT;
 800cd90:	4b3c      	ldr	r3, [pc, #240]	; (800ce84 <SVCCTL_App_Notification+0x144>)
 800cd92:	2201      	movs	r2, #1
 800cd94:	701a      	strb	r2, [r3, #0]
        handleNotification.ConnectionHandle = BleApplicationContext.BleApplicationContext_legacy.connectionHandle;
 800cd96:	4b3a      	ldr	r3, [pc, #232]	; (800ce80 <SVCCTL_App_Notification+0x140>)
 800cd98:	8cda      	ldrh	r2, [r3, #38]	; 0x26
 800cd9a:	4b3a      	ldr	r3, [pc, #232]	; (800ce84 <SVCCTL_App_Notification+0x144>)
 800cd9c:	805a      	strh	r2, [r3, #2]
        P2PS_APP_Notification(&handleNotification);
 800cd9e:	4839      	ldr	r0, [pc, #228]	; (800ce84 <SVCCTL_App_Notification+0x144>)
 800cda0:	f000 fac6 	bl	800d330 <P2PS_APP_Notification>
    break; /* EVT_DISCONN_COMPLETE */
 800cda4:	e066      	b.n	800ce74 <SVCCTL_App_Notification+0x134>
      meta_evt = (evt_le_meta_event*) event_pckt->data;
 800cda6:	6a3b      	ldr	r3, [r7, #32]
 800cda8:	3302      	adds	r3, #2
 800cdaa:	61bb      	str	r3, [r7, #24]
      switch (meta_evt->subevent)
 800cdac:	69bb      	ldr	r3, [r7, #24]
 800cdae:	781b      	ldrb	r3, [r3, #0]
 800cdb0:	2b03      	cmp	r3, #3
 800cdb2:	d042      	beq.n	800ce3a <SVCCTL_App_Notification+0xfa>
 800cdb4:	2b0c      	cmp	r3, #12
 800cdb6:	d002      	beq.n	800cdbe <SVCCTL_App_Notification+0x7e>
 800cdb8:	2b01      	cmp	r3, #1
 800cdba:	d016      	beq.n	800cdea <SVCCTL_App_Notification+0xaa>
          break;
 800cdbc:	e040      	b.n	800ce40 <SVCCTL_App_Notification+0x100>
          evt_le_phy_update_complete = (hci_le_phy_update_complete_event_rp0*)meta_evt->data;
 800cdbe:	69bb      	ldr	r3, [r7, #24]
 800cdc0:	3301      	adds	r3, #1
 800cdc2:	617b      	str	r3, [r7, #20]
          ret = hci_le_read_phy(BleApplicationContext.BleApplicationContext_legacy.connectionHandle,&TX_PHY,&RX_PHY);
 800cdc4:	4b2e      	ldr	r3, [pc, #184]	; (800ce80 <SVCCTL_App_Notification+0x140>)
 800cdc6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800cdc8:	f107 020a 	add.w	r2, r7, #10
 800cdcc:	f107 010b 	add.w	r1, r7, #11
 800cdd0:	4618      	mov	r0, r3
 800cdd2:	f7fe fd5f 	bl	800b894 <hci_le_read_phy>
 800cdd6:	4603      	mov	r3, r0
 800cdd8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          if (ret == BLE_STATUS_SUCCESS)
 800cddc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800cde0:	2b00      	cmp	r3, #0
 800cde2:	d12c      	bne.n	800ce3e <SVCCTL_App_Notification+0xfe>
            if ((TX_PHY == TX_2M) && (RX_PHY == RX_2M))
 800cde4:	7afb      	ldrb	r3, [r7, #11]
 800cde6:	2b02      	cmp	r3, #2
          break;
 800cde8:	e029      	b.n	800ce3e <SVCCTL_App_Notification+0xfe>
          connection_complete_event = (hci_le_connection_complete_event_rp0 *) meta_evt->data;
 800cdea:	69bb      	ldr	r3, [r7, #24]
 800cdec:	3301      	adds	r3, #1
 800cdee:	613b      	str	r3, [r7, #16]
          HW_TS_Stop(BleApplicationContext.Advertising_mgr_timer_Id);
 800cdf0:	4b23      	ldr	r3, [pc, #140]	; (800ce80 <SVCCTL_App_Notification+0x140>)
 800cdf2:	f893 3091 	ldrb.w	r3, [r3, #145]	; 0x91
 800cdf6:	4618      	mov	r0, r3
 800cdf8:	f7f4 f97a 	bl	80010f0 <HW_TS_Stop>
            if (BleApplicationContext.Device_Connection_Status == APP_BLE_LP_CONNECTING)
 800cdfc:	4b20      	ldr	r3, [pc, #128]	; (800ce80 <SVCCTL_App_Notification+0x140>)
 800cdfe:	f893 3090 	ldrb.w	r3, [r3, #144]	; 0x90
 800ce02:	2b04      	cmp	r3, #4
 800ce04:	d104      	bne.n	800ce10 <SVCCTL_App_Notification+0xd0>
              BleApplicationContext.Device_Connection_Status = APP_BLE_CONNECTED_CLIENT;
 800ce06:	4b1e      	ldr	r3, [pc, #120]	; (800ce80 <SVCCTL_App_Notification+0x140>)
 800ce08:	2206      	movs	r2, #6
 800ce0a:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90
 800ce0e:	e003      	b.n	800ce18 <SVCCTL_App_Notification+0xd8>
              BleApplicationContext.Device_Connection_Status = APP_BLE_CONNECTED_SERVER;
 800ce10:	4b1b      	ldr	r3, [pc, #108]	; (800ce80 <SVCCTL_App_Notification+0x140>)
 800ce12:	2205      	movs	r2, #5
 800ce14:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90
                connection_complete_event->Connection_Handle;
 800ce18:	693b      	ldr	r3, [r7, #16]
 800ce1a:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800ce1e:	b29a      	uxth	r2, r3
            BleApplicationContext.BleApplicationContext_legacy.connectionHandle =
 800ce20:	4b17      	ldr	r3, [pc, #92]	; (800ce80 <SVCCTL_App_Notification+0x140>)
 800ce22:	84da      	strh	r2, [r3, #38]	; 0x26
          handleNotification.P2P_Evt_Opcode = PEER_CONN_HANDLE_EVT;
 800ce24:	4b17      	ldr	r3, [pc, #92]	; (800ce84 <SVCCTL_App_Notification+0x144>)
 800ce26:	2200      	movs	r2, #0
 800ce28:	701a      	strb	r2, [r3, #0]
          handleNotification.ConnectionHandle = BleApplicationContext.BleApplicationContext_legacy.connectionHandle;
 800ce2a:	4b15      	ldr	r3, [pc, #84]	; (800ce80 <SVCCTL_App_Notification+0x140>)
 800ce2c:	8cda      	ldrh	r2, [r3, #38]	; 0x26
 800ce2e:	4b15      	ldr	r3, [pc, #84]	; (800ce84 <SVCCTL_App_Notification+0x144>)
 800ce30:	805a      	strh	r2, [r3, #2]
          P2PS_APP_Notification(&handleNotification);
 800ce32:	4814      	ldr	r0, [pc, #80]	; (800ce84 <SVCCTL_App_Notification+0x144>)
 800ce34:	f000 fa7c 	bl	800d330 <P2PS_APP_Notification>
        break; /* HCI_EVT_LE_CONN_COMPLETE */
 800ce38:	e002      	b.n	800ce40 <SVCCTL_App_Notification+0x100>
          break;
 800ce3a:	bf00      	nop
 800ce3c:	e01a      	b.n	800ce74 <SVCCTL_App_Notification+0x134>
          break;
 800ce3e:	bf00      	nop
    break; /* HCI_EVT_LE_META_EVENT */
 800ce40:	e018      	b.n	800ce74 <SVCCTL_App_Notification+0x134>
      blue_evt = (evt_blue_aci*) event_pckt->data;
 800ce42:	6a3b      	ldr	r3, [r7, #32]
 800ce44:	3302      	adds	r3, #2
 800ce46:	61fb      	str	r3, [r7, #28]
      switch (blue_evt->ecode)
 800ce48:	69fb      	ldr	r3, [r7, #28]
 800ce4a:	881b      	ldrh	r3, [r3, #0]
 800ce4c:	b29b      	uxth	r3, r3
 800ce4e:	f240 4207 	movw	r2, #1031	; 0x407
 800ce52:	4293      	cmp	r3, r2
 800ce54:	d00a      	beq.n	800ce6c <SVCCTL_App_Notification+0x12c>
 800ce56:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800ce5a:	d009      	beq.n	800ce70 <SVCCTL_App_Notification+0x130>
 800ce5c:	2b04      	cmp	r3, #4
 800ce5e:	d000      	beq.n	800ce62 <SVCCTL_App_Notification+0x122>
      break; /* EVT_VENDOR */
 800ce60:	e007      	b.n	800ce72 <SVCCTL_App_Notification+0x132>
        HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_0);
 800ce62:	2101      	movs	r1, #1
 800ce64:	4808      	ldr	r0, [pc, #32]	; (800ce88 <SVCCTL_App_Notification+0x148>)
 800ce66:	f7f9 f885 	bl	8005f74 <HAL_GPIO_TogglePin>
        break; /* RADIO_ACTIVITY_EVENT */
 800ce6a:	e002      	b.n	800ce72 <SVCCTL_App_Notification+0x132>
        break; /* EVT_BLUE_GAP_PROCEDURE_COMPLETE */
 800ce6c:	bf00      	nop
 800ce6e:	e000      	b.n	800ce72 <SVCCTL_App_Notification+0x132>
      break;
 800ce70:	bf00      	nop
      break; /* EVT_VENDOR */
 800ce72:	bf00      	nop
  }

  return (SVCCTL_UserEvtFlowEnable);
 800ce74:	2301      	movs	r3, #1
}
 800ce76:	4618      	mov	r0, r3
 800ce78:	3728      	adds	r7, #40	; 0x28
 800ce7a:	46bd      	mov	sp, r7
 800ce7c:	bd80      	pop	{r7, pc}
 800ce7e:	bf00      	nop
 800ce80:	2000026c 	.word	0x2000026c
 800ce84:	200006e8 	.word	0x200006e8
 800ce88:	48000400 	.word	0x48000400

0800ce8c <HAL_GPIO_EXTI_Callback>:
    return BleApplicationContext.Device_Connection_Status;
}

/* USER CODE BEGIN FD*/
void HAL_GPIO_EXTI_Callback( uint16_t GPIO_Pin )
{
 800ce8c:	b580      	push	{r7, lr}
 800ce8e:	b082      	sub	sp, #8
 800ce90:	af00      	add	r7, sp, #0
 800ce92:	4603      	mov	r3, r0
 800ce94:	80fb      	strh	r3, [r7, #6]
  switch (GPIO_Pin)
 800ce96:	88fb      	ldrh	r3, [r7, #6]
 800ce98:	2b10      	cmp	r3, #16
 800ce9a:	d000      	beq.n	800ce9e <HAL_GPIO_EXTI_Callback+0x12>
  {
    case GPIO_PIN_4:
      UTIL_SEQ_SetTask(1<<CFG_TASK_SW1_BUTTON_PUSHED_ID, CFG_SCH_PRIO_0);
      break;
    default:
      break;
 800ce9c:	e004      	b.n	800cea8 <HAL_GPIO_EXTI_Callback+0x1c>
      UTIL_SEQ_SetTask(1<<CFG_TASK_SW1_BUTTON_PUSHED_ID, CFG_SCH_PRIO_0);
 800ce9e:	2100      	movs	r1, #0
 800cea0:	2002      	movs	r0, #2
 800cea2:	f000 fe55 	bl	800db50 <UTIL_SEQ_SetTask>
      break;
 800cea6:	bf00      	nop
  }
  return;
 800cea8:	bf00      	nop
}
 800ceaa:	3708      	adds	r7, #8
 800ceac:	46bd      	mov	sp, r7
 800ceae:	bd80      	pop	{r7, pc}

0800ceb0 <Ble_Tl_Init>:
 *
 * LOCAL FUNCTIONS
 *
 *************************************************************/
static void Ble_Tl_Init( void )
{
 800ceb0:	b580      	push	{r7, lr}
 800ceb2:	b082      	sub	sp, #8
 800ceb4:	af00      	add	r7, sp, #0
  HCI_TL_HciInitConf_t Hci_Tl_Init_Conf;

  Hci_Tl_Init_Conf.p_cmdbuffer = (uint8_t*)&BleCmdBuffer;
 800ceb6:	4b06      	ldr	r3, [pc, #24]	; (800ced0 <Ble_Tl_Init+0x20>)
 800ceb8:	603b      	str	r3, [r7, #0]
  Hci_Tl_Init_Conf.StatusNotCallBack = BLE_StatusNot;
 800ceba:	4b06      	ldr	r3, [pc, #24]	; (800ced4 <Ble_Tl_Init+0x24>)
 800cebc:	607b      	str	r3, [r7, #4]
  hci_init(BLE_UserEvtRx, (void*) &Hci_Tl_Init_Conf);
 800cebe:	463b      	mov	r3, r7
 800cec0:	4619      	mov	r1, r3
 800cec2:	4805      	ldr	r0, [pc, #20]	; (800ced8 <Ble_Tl_Init+0x28>)
 800cec4:	f7ff f956 	bl	800c174 <hci_init>

  return;
 800cec8:	bf00      	nop
}
 800ceca:	3708      	adds	r7, #8
 800cecc:	46bd      	mov	sp, r7
 800cece:	bd80      	pop	{r7, pc}
 800ced0:	200300b8 	.word	0x200300b8
 800ced4:	0800d2cb 	.word	0x0800d2cb
 800ced8:	0800d293 	.word	0x0800d293

0800cedc <Ble_Hci_Gap_Gatt_Init>:

 static void Ble_Hci_Gap_Gatt_Init(void){
 800cedc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cede:	b091      	sub	sp, #68	; 0x44
 800cee0:	af06      	add	r7, sp, #24
  uint8_t role;
  uint8_t index;
  uint16_t gap_service_handle, gap_dev_name_char_handle, gap_appearance_char_handle;
  const uint8_t *bd_addr;
  uint32_t srd_bd_addr[2];
  uint16_t appearance[1] = { BLE_CFG_GAP_APPEARANCE }; 
 800cee2:	2300      	movs	r3, #0
 800cee4:	80bb      	strh	r3, [r7, #4]

  /**
   * Initialize HCI layer
   */
  /*HCI Reset to synchronise BLE Stack*/
  hci_reset();
 800cee6:	f7fe fcac 	bl	800b842 <hci_reset>

  /**
   * Write the BD Address
   */

  bd_addr = BleGetBdAddress();
 800ceea:	f000 f943 	bl	800d174 <BleGetBdAddress>
 800ceee:	6238      	str	r0, [r7, #32]
  aci_hal_write_config_data(CONFIG_DATA_PUBADDR_OFFSET,
 800cef0:	6a3a      	ldr	r2, [r7, #32]
 800cef2:	2106      	movs	r1, #6
 800cef4:	2000      	movs	r0, #0
 800cef6:	f7fe fb85 	bl	800b604 <aci_hal_write_config_data>
                            CONFIG_DATA_PUBADDR_LEN,
                            (uint8_t*) bd_addr);

  /* BLE MAC in ADV Packet */
  manuf_data[ sizeof(manuf_data)-6] = bd_addr[5];
 800cefa:	6a3b      	ldr	r3, [r7, #32]
 800cefc:	795a      	ldrb	r2, [r3, #5]
 800cefe:	4b5e      	ldr	r3, [pc, #376]	; (800d078 <Ble_Hci_Gap_Gatt_Init+0x19c>)
 800cf00:	721a      	strb	r2, [r3, #8]
  manuf_data[ sizeof(manuf_data)-5] = bd_addr[4];
 800cf02:	6a3b      	ldr	r3, [r7, #32]
 800cf04:	791a      	ldrb	r2, [r3, #4]
 800cf06:	4b5c      	ldr	r3, [pc, #368]	; (800d078 <Ble_Hci_Gap_Gatt_Init+0x19c>)
 800cf08:	725a      	strb	r2, [r3, #9]
  manuf_data[ sizeof(manuf_data)-4] = bd_addr[3];
 800cf0a:	6a3b      	ldr	r3, [r7, #32]
 800cf0c:	78da      	ldrb	r2, [r3, #3]
 800cf0e:	4b5a      	ldr	r3, [pc, #360]	; (800d078 <Ble_Hci_Gap_Gatt_Init+0x19c>)
 800cf10:	729a      	strb	r2, [r3, #10]
  manuf_data[ sizeof(manuf_data)-3] = bd_addr[2];
 800cf12:	6a3b      	ldr	r3, [r7, #32]
 800cf14:	789a      	ldrb	r2, [r3, #2]
 800cf16:	4b58      	ldr	r3, [pc, #352]	; (800d078 <Ble_Hci_Gap_Gatt_Init+0x19c>)
 800cf18:	72da      	strb	r2, [r3, #11]
  manuf_data[ sizeof(manuf_data)-2] = bd_addr[1];
 800cf1a:	6a3b      	ldr	r3, [r7, #32]
 800cf1c:	785a      	ldrb	r2, [r3, #1]
 800cf1e:	4b56      	ldr	r3, [pc, #344]	; (800d078 <Ble_Hci_Gap_Gatt_Init+0x19c>)
 800cf20:	731a      	strb	r2, [r3, #12]
  manuf_data[ sizeof(manuf_data)-1] = bd_addr[0];
 800cf22:	6a3b      	ldr	r3, [r7, #32]
 800cf24:	781a      	ldrb	r2, [r3, #0]
 800cf26:	4b54      	ldr	r3, [pc, #336]	; (800d078 <Ble_Hci_Gap_Gatt_Init+0x19c>)
 800cf28:	735a      	strb	r2, [r3, #13]
   * Static random Address
   * The two upper bits shall be set to 1
   * The lowest 32bits is read from the UDN to differentiate between devices
   * The RNG may be used to provide a random number on each power on
   */
  srd_bd_addr[1] =  0x0000ED6E;
 800cf2a:	f64e 536e 	movw	r3, #60782	; 0xed6e
 800cf2e:	60fb      	str	r3, [r7, #12]
  srd_bd_addr[0] =  LL_FLASH_GetUDN( );
 800cf30:	f7ff fe78 	bl	800cc24 <LL_FLASH_GetUDN>
 800cf34:	4603      	mov	r3, r0
 800cf36:	60bb      	str	r3, [r7, #8]
  aci_hal_write_config_data( CONFIG_DATA_RANDOM_ADDRESS_OFFSET, CONFIG_DATA_RANDOM_ADDRESS_LEN, (uint8_t*)srd_bd_addr );
 800cf38:	f107 0308 	add.w	r3, r7, #8
 800cf3c:	461a      	mov	r2, r3
 800cf3e:	2106      	movs	r1, #6
 800cf40:	202e      	movs	r0, #46	; 0x2e
 800cf42:	f7fe fb5f 	bl	800b604 <aci_hal_write_config_data>

  /**
   * Write Identity root key used to derive LTK and CSRK 
   */
    aci_hal_write_config_data( CONFIG_DATA_IR_OFFSET, CONFIG_DATA_IR_LEN, (uint8_t*)BLE_CFG_IR_VALUE );
 800cf46:	4a4d      	ldr	r2, [pc, #308]	; (800d07c <Ble_Hci_Gap_Gatt_Init+0x1a0>)
 800cf48:	2110      	movs	r1, #16
 800cf4a:	2018      	movs	r0, #24
 800cf4c:	f7fe fb5a 	bl	800b604 <aci_hal_write_config_data>
    
   /**
   * Write Encryption root key used to derive LTK and CSRK
   */
    aci_hal_write_config_data( CONFIG_DATA_ER_OFFSET, CONFIG_DATA_ER_LEN, (uint8_t*)BLE_CFG_ER_VALUE );
 800cf50:	4a4b      	ldr	r2, [pc, #300]	; (800d080 <Ble_Hci_Gap_Gatt_Init+0x1a4>)
 800cf52:	2110      	movs	r1, #16
 800cf54:	2008      	movs	r0, #8
 800cf56:	f7fe fb55 	bl	800b604 <aci_hal_write_config_data>

  /**
   * Set TX Power to 0dBm.
   */
  aci_hal_set_tx_power_level(1, CFG_TX_POWER);
 800cf5a:	2118      	movs	r1, #24
 800cf5c:	2001      	movs	r0, #1
 800cf5e:	f7fe fbc1 	bl	800b6e4 <aci_hal_set_tx_power_level>

  /**
   * Initialize GATT interface
   */
  aci_gatt_init();
 800cf62:	f7fe f8fe 	bl	800b162 <aci_gatt_init>

  /**
   * Initialize GAP interface
   */
  role = 0;
 800cf66:	2300      	movs	r3, #0
 800cf68:	77fb      	strb	r3, [r7, #31]

#if (BLE_CFG_PERIPHERAL == 1)
  role |= GAP_PERIPHERAL_ROLE;
 800cf6a:	7ffb      	ldrb	r3, [r7, #31]
 800cf6c:	f043 0301 	orr.w	r3, r3, #1
 800cf70:	77fb      	strb	r3, [r7, #31]

#if (BLE_CFG_CENTRAL == 1)
  role |= GAP_CENTRAL_ROLE;
#endif

  if (role > 0)
 800cf72:	7ffb      	ldrb	r3, [r7, #31]
 800cf74:	2b00      	cmp	r3, #0
 800cf76:	d01e      	beq.n	800cfb6 <Ble_Hci_Gap_Gatt_Init+0xda>
  {
    const char *name = "STM32WB";
 800cf78:	4b42      	ldr	r3, [pc, #264]	; (800d084 <Ble_Hci_Gap_Gatt_Init+0x1a8>)
 800cf7a:	61bb      	str	r3, [r7, #24]
    aci_gap_init(role, 0,
 800cf7c:	f107 0216 	add.w	r2, r7, #22
 800cf80:	7ff8      	ldrb	r0, [r7, #31]
 800cf82:	f107 0312 	add.w	r3, r7, #18
 800cf86:	9301      	str	r3, [sp, #4]
 800cf88:	f107 0314 	add.w	r3, r7, #20
 800cf8c:	9300      	str	r3, [sp, #0]
 800cf8e:	4613      	mov	r3, r2
 800cf90:	2207      	movs	r2, #7
 800cf92:	2100      	movs	r1, #0
 800cf94:	f7fd ffce 	bl	800af34 <aci_gap_init>
                 APPBLE_GAP_DEVICE_NAME_LENGTH,
                 &gap_service_handle, &gap_dev_name_char_handle, &gap_appearance_char_handle);

    if (aci_gatt_update_char_value(gap_service_handle, gap_dev_name_char_handle, 0, strlen(name), (uint8_t *) name))
 800cf98:	8afc      	ldrh	r4, [r7, #22]
 800cf9a:	8abd      	ldrh	r5, [r7, #20]
 800cf9c:	69b8      	ldr	r0, [r7, #24]
 800cf9e:	f7f3 f8ef 	bl	8000180 <strlen>
 800cfa2:	4603      	mov	r3, r0
 800cfa4:	b2da      	uxtb	r2, r3
 800cfa6:	69bb      	ldr	r3, [r7, #24]
 800cfa8:	9300      	str	r3, [sp, #0]
 800cfaa:	4613      	mov	r3, r2
 800cfac:	2200      	movs	r2, #0
 800cfae:	4629      	mov	r1, r5
 800cfb0:	4620      	mov	r0, r4
 800cfb2:	f7fe fa99 	bl	800b4e8 <aci_gatt_update_char_value>
    {
      BLE_DBG_SVCCTL_MSG("Device Name aci_gatt_update_char_value failed.\n");
    }
  }

  if(aci_gatt_update_char_value(gap_service_handle,
 800cfb6:	8af8      	ldrh	r0, [r7, #22]
 800cfb8:	8a79      	ldrh	r1, [r7, #18]
 800cfba:	1d3b      	adds	r3, r7, #4
 800cfbc:	9300      	str	r3, [sp, #0]
 800cfbe:	2302      	movs	r3, #2
 800cfc0:	2200      	movs	r2, #0
 800cfc2:	f7fe fa91 	bl	800b4e8 <aci_gatt_update_char_value>
    BLE_DBG_SVCCTL_MSG("Appearance aci_gatt_update_char_value failed.\n");
  }
/**
   * Initialize Default PHY
   */
  hci_le_set_default_phy(ALL_PHYS_PREFERENCE,TX_2M_PREFERRED,RX_2M_PREFERRED); 
 800cfc6:	2202      	movs	r2, #2
 800cfc8:	2102      	movs	r1, #2
 800cfca:	2000      	movs	r0, #0
 800cfcc:	f7fe fcca 	bl	800b964 <hci_le_set_default_phy>

  /**
   * Initialize IO capability
   */
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.ioCapability = CFG_IO_CAPABILITY;
 800cfd0:	4b2d      	ldr	r3, [pc, #180]	; (800d088 <Ble_Hci_Gap_Gatt_Init+0x1ac>)
 800cfd2:	2201      	movs	r2, #1
 800cfd4:	701a      	strb	r2, [r3, #0]
  aci_gap_set_io_capability(BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.ioCapability);
 800cfd6:	4b2c      	ldr	r3, [pc, #176]	; (800d088 <Ble_Hci_Gap_Gatt_Init+0x1ac>)
 800cfd8:	781b      	ldrb	r3, [r3, #0]
 800cfda:	4618      	mov	r0, r3
 800cfdc:	f7fd feaa 	bl	800ad34 <aci_gap_set_io_capability>

  /**
   * Initialize authentication
   */
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.mitm_mode = CFG_MITM_PROTECTION;
 800cfe0:	4b29      	ldr	r3, [pc, #164]	; (800d088 <Ble_Hci_Gap_Gatt_Init+0x1ac>)
 800cfe2:	2201      	movs	r2, #1
 800cfe4:	705a      	strb	r2, [r3, #1]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.OOB_Data_Present = 0;
 800cfe6:	4b28      	ldr	r3, [pc, #160]	; (800d088 <Ble_Hci_Gap_Gatt_Init+0x1ac>)
 800cfe8:	2200      	movs	r2, #0
 800cfea:	70da      	strb	r2, [r3, #3]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMin = 8;
 800cfec:	4b26      	ldr	r3, [pc, #152]	; (800d088 <Ble_Hci_Gap_Gatt_Init+0x1ac>)
 800cfee:	2208      	movs	r2, #8
 800cff0:	755a      	strb	r2, [r3, #21]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMax = 16;
 800cff2:	4b25      	ldr	r3, [pc, #148]	; (800d088 <Ble_Hci_Gap_Gatt_Init+0x1ac>)
 800cff4:	2210      	movs	r2, #16
 800cff6:	759a      	strb	r2, [r3, #22]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Use_Fixed_Pin = 1;
 800cff8:	4b23      	ldr	r3, [pc, #140]	; (800d088 <Ble_Hci_Gap_Gatt_Init+0x1ac>)
 800cffa:	2201      	movs	r2, #1
 800cffc:	751a      	strb	r2, [r3, #20]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Fixed_Pin = 111111;
 800cffe:	4b22      	ldr	r3, [pc, #136]	; (800d088 <Ble_Hci_Gap_Gatt_Init+0x1ac>)
 800d000:	4a22      	ldr	r2, [pc, #136]	; (800d08c <Ble_Hci_Gap_Gatt_Init+0x1b0>)
 800d002:	619a      	str	r2, [r3, #24]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode = 1;
 800d004:	4b20      	ldr	r3, [pc, #128]	; (800d088 <Ble_Hci_Gap_Gatt_Init+0x1ac>)
 800d006:	2201      	movs	r2, #1
 800d008:	709a      	strb	r2, [r3, #2]
  for (index = 0; index < 16; index++)
 800d00a:	2300      	movs	r3, #0
 800d00c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800d010:	e00b      	b.n	800d02a <Ble_Hci_Gap_Gatt_Init+0x14e>
  {
    BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.OOB_Data[index] = (uint8_t) index;
 800d012:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d016:	4a1c      	ldr	r2, [pc, #112]	; (800d088 <Ble_Hci_Gap_Gatt_Init+0x1ac>)
 800d018:	4413      	add	r3, r2
 800d01a:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800d01e:	711a      	strb	r2, [r3, #4]
  for (index = 0; index < 16; index++)
 800d020:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d024:	3301      	adds	r3, #1
 800d026:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800d02a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d02e:	2b0f      	cmp	r3, #15
 800d030:	d9ef      	bls.n	800d012 <Ble_Hci_Gap_Gatt_Init+0x136>
  }

  aci_gap_set_authentication_requirement(BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode,
 800d032:	4b15      	ldr	r3, [pc, #84]	; (800d088 <Ble_Hci_Gap_Gatt_Init+0x1ac>)
 800d034:	789d      	ldrb	r5, [r3, #2]
 800d036:	4b14      	ldr	r3, [pc, #80]	; (800d088 <Ble_Hci_Gap_Gatt_Init+0x1ac>)
 800d038:	785e      	ldrb	r6, [r3, #1]
 800d03a:	4b13      	ldr	r3, [pc, #76]	; (800d088 <Ble_Hci_Gap_Gatt_Init+0x1ac>)
 800d03c:	7d5b      	ldrb	r3, [r3, #21]
 800d03e:	4a12      	ldr	r2, [pc, #72]	; (800d088 <Ble_Hci_Gap_Gatt_Init+0x1ac>)
 800d040:	7d92      	ldrb	r2, [r2, #22]
 800d042:	4911      	ldr	r1, [pc, #68]	; (800d088 <Ble_Hci_Gap_Gatt_Init+0x1ac>)
 800d044:	7d09      	ldrb	r1, [r1, #20]
 800d046:	4810      	ldr	r0, [pc, #64]	; (800d088 <Ble_Hci_Gap_Gatt_Init+0x1ac>)
 800d048:	6980      	ldr	r0, [r0, #24]
 800d04a:	2400      	movs	r4, #0
 800d04c:	9404      	str	r4, [sp, #16]
 800d04e:	9003      	str	r0, [sp, #12]
 800d050:	9102      	str	r1, [sp, #8]
 800d052:	9201      	str	r2, [sp, #4]
 800d054:	9300      	str	r3, [sp, #0]
 800d056:	2300      	movs	r3, #0
 800d058:	2201      	movs	r2, #1
 800d05a:	4631      	mov	r1, r6
 800d05c:	4628      	mov	r0, r5
 800d05e:	f7fd feba 	bl	800add6 <aci_gap_set_authentication_requirement>
                                        );

  /**
   * Initialize whitelist
   */
   if (BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode)
 800d062:	4b09      	ldr	r3, [pc, #36]	; (800d088 <Ble_Hci_Gap_Gatt_Init+0x1ac>)
 800d064:	789b      	ldrb	r3, [r3, #2]
 800d066:	2b00      	cmp	r3, #0
 800d068:	d001      	beq.n	800d06e <Ble_Hci_Gap_Gatt_Init+0x192>
   {
     aci_gap_configure_whitelist();
 800d06a:	f7fe f851 	bl	800b110 <aci_gap_configure_whitelist>
   }
}
 800d06e:	bf00      	nop
 800d070:	372c      	adds	r7, #44	; 0x2c
 800d072:	46bd      	mov	sp, r7
 800d074:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d076:	bf00      	nop
 800d078:	2000015c 	.word	0x2000015c
 800d07c:	0800def4 	.word	0x0800def4
 800d080:	0800df04 	.word	0x0800df04
 800d084:	0800de44 	.word	0x0800de44
 800d088:	2000026c 	.word	0x2000026c
 800d08c:	0001b207 	.word	0x0001b207

0800d090 <Adv_Request>:

static void Adv_Request(APP_BLE_ConnStatus_t New_Status)
{
 800d090:	b580      	push	{r7, lr}
 800d092:	b08c      	sub	sp, #48	; 0x30
 800d094:	af08      	add	r7, sp, #32
 800d096:	4603      	mov	r3, r0
 800d098:	71fb      	strb	r3, [r7, #7]
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 800d09a:	2342      	movs	r3, #66	; 0x42
 800d09c:	72fb      	strb	r3, [r7, #11]
  uint16_t Min_Inter, Max_Inter;
 
  if (New_Status == APP_BLE_FAST_ADV)
 800d09e:	79fb      	ldrb	r3, [r7, #7]
 800d0a0:	2b01      	cmp	r3, #1
 800d0a2:	d106      	bne.n	800d0b2 <Adv_Request+0x22>
  {
    Min_Inter = AdvIntervalMin;
 800d0a4:	4b2c      	ldr	r3, [pc, #176]	; (800d158 <Adv_Request+0xc8>)
 800d0a6:	881b      	ldrh	r3, [r3, #0]
 800d0a8:	81fb      	strh	r3, [r7, #14]
    Max_Inter = AdvIntervalMax;
 800d0aa:	4b2c      	ldr	r3, [pc, #176]	; (800d15c <Adv_Request+0xcc>)
 800d0ac:	881b      	ldrh	r3, [r3, #0]
 800d0ae:	81bb      	strh	r3, [r7, #12]
 800d0b0:	e005      	b.n	800d0be <Adv_Request+0x2e>
  }
  else
  {
    Min_Inter = CFG_LP_CONN_ADV_INTERVAL_MIN;
 800d0b2:	f44f 63c8 	mov.w	r3, #1600	; 0x640
 800d0b6:	81fb      	strh	r3, [r7, #14]
    Max_Inter = CFG_LP_CONN_ADV_INTERVAL_MAX;
 800d0b8:	f44f 637a 	mov.w	r3, #4000	; 0xfa0
 800d0bc:	81bb      	strh	r3, [r7, #12]

    /**
     * Stop the timer, it will be restarted for a new shot
     * It does not hurt if the timer was not running
     */
    HW_TS_Stop(BleApplicationContext.Advertising_mgr_timer_Id);
 800d0be:	4b28      	ldr	r3, [pc, #160]	; (800d160 <Adv_Request+0xd0>)
 800d0c0:	f893 3091 	ldrb.w	r3, [r3, #145]	; 0x91
 800d0c4:	4618      	mov	r0, r3
 800d0c6:	f7f4 f813 	bl	80010f0 <HW_TS_Stop>

    APP_DBG_MSG("First index in %d state \n", BleApplicationContext.Device_Connection_Status);
    if ((New_Status == APP_BLE_LP_ADV)
 800d0ca:	79fb      	ldrb	r3, [r7, #7]
 800d0cc:	2b02      	cmp	r3, #2
 800d0ce:	d10d      	bne.n	800d0ec <Adv_Request+0x5c>
        && ((BleApplicationContext.Device_Connection_Status == APP_BLE_FAST_ADV)
 800d0d0:	4b23      	ldr	r3, [pc, #140]	; (800d160 <Adv_Request+0xd0>)
 800d0d2:	f893 3090 	ldrb.w	r3, [r3, #144]	; 0x90
 800d0d6:	2b01      	cmp	r3, #1
 800d0d8:	d004      	beq.n	800d0e4 <Adv_Request+0x54>
            || (BleApplicationContext.Device_Connection_Status == APP_BLE_LP_ADV)))
 800d0da:	4b21      	ldr	r3, [pc, #132]	; (800d160 <Adv_Request+0xd0>)
 800d0dc:	f893 3090 	ldrb.w	r3, [r3, #144]	; 0x90
 800d0e0:	2b02      	cmp	r3, #2
 800d0e2:	d103      	bne.n	800d0ec <Adv_Request+0x5c>
    {
      /* Connection in ADVERTISE mode have to stop the current advertising */
      ret = aci_gap_set_non_discoverable();
 800d0e4:	f7fd fd18 	bl	800ab18 <aci_gap_set_non_discoverable>
 800d0e8:	4603      	mov	r3, r0
 800d0ea:	72fb      	strb	r3, [r7, #11]
      {
        APP_DBG_MSG("Stop Advertising Failed , result: %d \n", ret);
      }
    }

    BleApplicationContext.Device_Connection_Status = New_Status;
 800d0ec:	4a1c      	ldr	r2, [pc, #112]	; (800d160 <Adv_Request+0xd0>)
 800d0ee:	79fb      	ldrb	r3, [r7, #7]
 800d0f0:	f882 3090 	strb.w	r3, [r2, #144]	; 0x90
    /* Start Fast or Low Power Advertising */
    ret = aci_gap_set_discoverable(
 800d0f4:	4b1a      	ldr	r3, [pc, #104]	; (800d160 <Adv_Request+0xd0>)
 800d0f6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d0fa:	89b8      	ldrh	r0, [r7, #12]
 800d0fc:	89f9      	ldrh	r1, [r7, #14]
 800d0fe:	2200      	movs	r2, #0
 800d100:	9206      	str	r2, [sp, #24]
 800d102:	2200      	movs	r2, #0
 800d104:	9205      	str	r2, [sp, #20]
 800d106:	4a17      	ldr	r2, [pc, #92]	; (800d164 <Adv_Request+0xd4>)
 800d108:	9204      	str	r2, [sp, #16]
 800d10a:	9303      	str	r3, [sp, #12]
 800d10c:	4b16      	ldr	r3, [pc, #88]	; (800d168 <Adv_Request+0xd8>)
 800d10e:	9302      	str	r3, [sp, #8]
 800d110:	2306      	movs	r3, #6
 800d112:	9301      	str	r3, [sp, #4]
 800d114:	2300      	movs	r3, #0
 800d116:	9300      	str	r3, [sp, #0]
 800d118:	2300      	movs	r3, #0
 800d11a:	4602      	mov	r2, r0
 800d11c:	2000      	movs	r0, #0
 800d11e:	f7fd fd24 	bl	800ab6a <aci_gap_set_discoverable>
 800d122:	4603      	mov	r3, r0
 800d124:	72fb      	strb	r3, [r7, #11]
        BleApplicationContext.BleApplicationContext_legacy.advtServUUIDlen,
        BleApplicationContext.BleApplicationContext_legacy.advtServUUID,
        0,
        0);
    /* Update Advertising data */
    ret = aci_gap_update_adv_data(sizeof(manuf_data), (uint8_t*) manuf_data);
 800d126:	4911      	ldr	r1, [pc, #68]	; (800d16c <Adv_Request+0xdc>)
 800d128:	200e      	movs	r0, #14
 800d12a:	f7fd ff8e 	bl	800b04a <aci_gap_update_adv_data>
 800d12e:	4603      	mov	r3, r0
 800d130:	72fb      	strb	r3, [r7, #11]

     if (ret == BLE_STATUS_SUCCESS)
 800d132:	7afb      	ldrb	r3, [r7, #11]
 800d134:	2b00      	cmp	r3, #0
 800d136:	d10a      	bne.n	800d14e <Adv_Request+0xbe>
    {
      if (New_Status == APP_BLE_FAST_ADV)
 800d138:	79fb      	ldrb	r3, [r7, #7]
 800d13a:	2b01      	cmp	r3, #1
 800d13c:	d107      	bne.n	800d14e <Adv_Request+0xbe>
      {
        APP_DBG_MSG("Successfully Start Fast Advertising \n" );
        /* Start Timer to STOP ADV - TIMEOUT */
        HW_TS_Start(BleApplicationContext.Advertising_mgr_timer_Id, INITIAL_ADV_TIMEOUT);
 800d13e:	4b08      	ldr	r3, [pc, #32]	; (800d160 <Adv_Request+0xd0>)
 800d140:	f893 3091 	ldrb.w	r3, [r3, #145]	; 0x91
 800d144:	490a      	ldr	r1, [pc, #40]	; (800d170 <Adv_Request+0xe0>)
 800d146:	4618      	mov	r0, r3
 800d148:	f7f4 f85c 	bl	8001204 <HW_TS_Start>
      {
        APP_DBG_MSG("Start Low Power Advertising Failed , result: %d \n", ret);
      }
    }

  return;
 800d14c:	bf00      	nop
 800d14e:	bf00      	nop
}
 800d150:	3710      	adds	r7, #16
 800d152:	46bd      	mov	sp, r7
 800d154:	bd80      	pop	{r7, pc}
 800d156:	bf00      	nop
 800d158:	20000300 	.word	0x20000300
 800d15c:	20000302 	.word	0x20000302
 800d160:	2000026c 	.word	0x2000026c
 800d164:	20000295 	.word	0x20000295
 800d168:	0800df14 	.word	0x0800df14
 800d16c:	2000015c 	.word	0x2000015c
 800d170:	0001e046 	.word	0x0001e046

0800d174 <BleGetBdAddress>:

const uint8_t* BleGetBdAddress( void )
{
 800d174:	b580      	push	{r7, lr}
 800d176:	b086      	sub	sp, #24
 800d178:	af00      	add	r7, sp, #0
  const uint8_t *bd_addr;
  uint32_t udn;
  uint32_t company_id;
  uint32_t device_id;

  udn = LL_FLASH_GetUDN();
 800d17a:	f7ff fd53 	bl	800cc24 <LL_FLASH_GetUDN>
 800d17e:	6138      	str	r0, [r7, #16]

  if(udn != 0xFFFFFFFF)
 800d180:	693b      	ldr	r3, [r7, #16]
 800d182:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d186:	d023      	beq.n	800d1d0 <BleGetBdAddress+0x5c>
  {
    company_id = LL_FLASH_GetSTCompanyID();
 800d188:	f7ff fd64 	bl	800cc54 <LL_FLASH_GetSTCompanyID>
 800d18c:	60b8      	str	r0, [r7, #8]
    device_id = LL_FLASH_GetDeviceID();
 800d18e:	f7ff fd55 	bl	800cc3c <LL_FLASH_GetDeviceID>
 800d192:	6078      	str	r0, [r7, #4]

    bd_addr_udn[0] = (uint8_t)(udn & 0x000000FF);
 800d194:	693b      	ldr	r3, [r7, #16]
 800d196:	b2da      	uxtb	r2, r3
 800d198:	4b16      	ldr	r3, [pc, #88]	; (800d1f4 <BleGetBdAddress+0x80>)
 800d19a:	701a      	strb	r2, [r3, #0]
    bd_addr_udn[1] = (uint8_t)( (udn & 0x0000FF00) >> 8 );
 800d19c:	693b      	ldr	r3, [r7, #16]
 800d19e:	0a1b      	lsrs	r3, r3, #8
 800d1a0:	b2da      	uxtb	r2, r3
 800d1a2:	4b14      	ldr	r3, [pc, #80]	; (800d1f4 <BleGetBdAddress+0x80>)
 800d1a4:	705a      	strb	r2, [r3, #1]
    bd_addr_udn[2] = (uint8_t)( (udn & 0x00FF0000) >> 16 );
 800d1a6:	693b      	ldr	r3, [r7, #16]
 800d1a8:	0c1b      	lsrs	r3, r3, #16
 800d1aa:	b2da      	uxtb	r2, r3
 800d1ac:	4b11      	ldr	r3, [pc, #68]	; (800d1f4 <BleGetBdAddress+0x80>)
 800d1ae:	709a      	strb	r2, [r3, #2]
    bd_addr_udn[3] = (uint8_t)device_id;
 800d1b0:	687b      	ldr	r3, [r7, #4]
 800d1b2:	b2da      	uxtb	r2, r3
 800d1b4:	4b0f      	ldr	r3, [pc, #60]	; (800d1f4 <BleGetBdAddress+0x80>)
 800d1b6:	70da      	strb	r2, [r3, #3]
    bd_addr_udn[4] = (uint8_t)(company_id & 0x000000FF);;
 800d1b8:	68bb      	ldr	r3, [r7, #8]
 800d1ba:	b2da      	uxtb	r2, r3
 800d1bc:	4b0d      	ldr	r3, [pc, #52]	; (800d1f4 <BleGetBdAddress+0x80>)
 800d1be:	711a      	strb	r2, [r3, #4]
    bd_addr_udn[5] = (uint8_t)( (company_id & 0x0000FF00) >> 8 );
 800d1c0:	68bb      	ldr	r3, [r7, #8]
 800d1c2:	0a1b      	lsrs	r3, r3, #8
 800d1c4:	b2da      	uxtb	r2, r3
 800d1c6:	4b0b      	ldr	r3, [pc, #44]	; (800d1f4 <BleGetBdAddress+0x80>)
 800d1c8:	715a      	strb	r2, [r3, #5]

    bd_addr = (const uint8_t *)bd_addr_udn;
 800d1ca:	4b0a      	ldr	r3, [pc, #40]	; (800d1f4 <BleGetBdAddress+0x80>)
 800d1cc:	617b      	str	r3, [r7, #20]
 800d1ce:	e00b      	b.n	800d1e8 <BleGetBdAddress+0x74>
  }
  else
  {
    otp_addr = OTP_Read(0);
 800d1d0:	2000      	movs	r0, #0
 800d1d2:	f7ff fc4b 	bl	800ca6c <OTP_Read>
 800d1d6:	60f8      	str	r0, [r7, #12]
    if(otp_addr)
 800d1d8:	68fb      	ldr	r3, [r7, #12]
 800d1da:	2b00      	cmp	r3, #0
 800d1dc:	d002      	beq.n	800d1e4 <BleGetBdAddress+0x70>
    {
      bd_addr = ((OTP_ID0_t*)otp_addr)->bd_address;
 800d1de:	68fb      	ldr	r3, [r7, #12]
 800d1e0:	617b      	str	r3, [r7, #20]
 800d1e2:	e001      	b.n	800d1e8 <BleGetBdAddress+0x74>
    }
    else
    {
      bd_addr = M_bd_addr;
 800d1e4:	4b04      	ldr	r3, [pc, #16]	; (800d1f8 <BleGetBdAddress+0x84>)
 800d1e6:	617b      	str	r3, [r7, #20]
    }

  }

  return bd_addr;
 800d1e8:	697b      	ldr	r3, [r7, #20]
}
 800d1ea:	4618      	mov	r0, r3
 800d1ec:	3718      	adds	r7, #24
 800d1ee:	46bd      	mov	sp, r7
 800d1f0:	bd80      	pop	{r7, pc}
 800d1f2:	bf00      	nop
 800d1f4:	200004a0 	.word	0x200004a0
 800d1f8:	0800deec 	.word	0x0800deec

0800d1fc <Adv_Cancel>:
 *
 *SPECIFIC FUNCTIONS FOR P2P SERVER
 *
 *************************************************************/
static void Adv_Cancel( void )
{
 800d1fc:	b580      	push	{r7, lr}
 800d1fe:	b082      	sub	sp, #8
 800d200:	af00      	add	r7, sp, #0
/* USER CODE BEGIN Adv_Cancel_1 */

/* USER CODE END Adv_Cancel_1 */

  if (BleApplicationContext.Device_Connection_Status != APP_BLE_CONNECTED_SERVER)
 800d202:	4b0a      	ldr	r3, [pc, #40]	; (800d22c <Adv_Cancel+0x30>)
 800d204:	f893 3090 	ldrb.w	r3, [r3, #144]	; 0x90
 800d208:	2b05      	cmp	r3, #5
 800d20a:	d00a      	beq.n	800d222 <Adv_Cancel+0x26>

  {

    tBleStatus result = 0x00;
 800d20c:	2300      	movs	r3, #0
 800d20e:	71fb      	strb	r3, [r7, #7]

    result = aci_gap_set_non_discoverable();
 800d210:	f7fd fc82 	bl	800ab18 <aci_gap_set_non_discoverable>
 800d214:	4603      	mov	r3, r0
 800d216:	71fb      	strb	r3, [r7, #7]

    BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 800d218:	4b04      	ldr	r3, [pc, #16]	; (800d22c <Adv_Cancel+0x30>)
 800d21a:	2200      	movs	r2, #0
 800d21c:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90
  }

/* USER CODE BEGIN Adv_Cancel_2 */

/* USER CODE END Adv_Cancel_2 */
  return;
 800d220:	bf00      	nop
 800d222:	bf00      	nop
}
 800d224:	3708      	adds	r7, #8
 800d226:	46bd      	mov	sp, r7
 800d228:	bd80      	pop	{r7, pc}
 800d22a:	bf00      	nop
 800d22c:	2000026c 	.word	0x2000026c

0800d230 <Adv_Cancel_Req>:

static void Adv_Cancel_Req( void )
{
 800d230:	b580      	push	{r7, lr}
 800d232:	af00      	add	r7, sp, #0
/* USER CODE BEGIN Adv_Cancel_Req_1 */

/* USER CODE END Adv_Cancel_Req_1 */
  UTIL_SEQ_SetTask(1 << CFG_TASK_ADV_CANCEL_ID, CFG_SCH_PRIO_0);
 800d234:	2100      	movs	r1, #0
 800d236:	2001      	movs	r0, #1
 800d238:	f000 fc8a 	bl	800db50 <UTIL_SEQ_SetTask>
/* USER CODE BEGIN Adv_Cancel_Req_2 */

/* USER CODE END Adv_Cancel_Req_2 */
  return;
 800d23c:	bf00      	nop
}
 800d23e:	bd80      	pop	{r7, pc}

0800d240 <Switch_OFF_GPIO>:

static void Switch_OFF_GPIO(){
 800d240:	b480      	push	{r7}
 800d242:	af00      	add	r7, sp, #0
/* USER CODE BEGIN Switch_OFF_GPIO */

/* USER CODE END Switch_OFF_GPIO */
}
 800d244:	bf00      	nop
 800d246:	46bd      	mov	sp, r7
 800d248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d24c:	4770      	bx	lr

0800d24e <hci_notify_asynch_evt>:
 *
 * WRAP FUNCTIONS
 *
 *************************************************************/
void hci_notify_asynch_evt(void* pdata)
{
 800d24e:	b580      	push	{r7, lr}
 800d250:	b082      	sub	sp, #8
 800d252:	af00      	add	r7, sp, #0
 800d254:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetTask(1 << CFG_TASK_HCI_ASYNCH_EVT_ID, CFG_SCH_PRIO_0);
 800d256:	2100      	movs	r1, #0
 800d258:	2004      	movs	r0, #4
 800d25a:	f000 fc79 	bl	800db50 <UTIL_SEQ_SetTask>
  return;
 800d25e:	bf00      	nop
}
 800d260:	3708      	adds	r7, #8
 800d262:	46bd      	mov	sp, r7
 800d264:	bd80      	pop	{r7, pc}

0800d266 <hci_cmd_resp_release>:

void hci_cmd_resp_release(uint32_t flag)
{
 800d266:	b580      	push	{r7, lr}
 800d268:	b082      	sub	sp, #8
 800d26a:	af00      	add	r7, sp, #0
 800d26c:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetEvt(1 << CFG_IDLEEVT_HCI_CMD_EVT_RSP_ID);
 800d26e:	2001      	movs	r0, #1
 800d270:	f000 fcd4 	bl	800dc1c <UTIL_SEQ_SetEvt>
  return;
 800d274:	bf00      	nop
}
 800d276:	3708      	adds	r7, #8
 800d278:	46bd      	mov	sp, r7
 800d27a:	bd80      	pop	{r7, pc}

0800d27c <hci_cmd_resp_wait>:

void hci_cmd_resp_wait(uint32_t timeout)
{
 800d27c:	b580      	push	{r7, lr}
 800d27e:	b082      	sub	sp, #8
 800d280:	af00      	add	r7, sp, #0
 800d282:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_WaitEvt(1 << CFG_IDLEEVT_HCI_CMD_EVT_RSP_ID);
 800d284:	2001      	movs	r0, #1
 800d286:	f000 fce7 	bl	800dc58 <UTIL_SEQ_WaitEvt>
  return;
 800d28a:	bf00      	nop
}
 800d28c:	3708      	adds	r7, #8
 800d28e:	46bd      	mov	sp, r7
 800d290:	bd80      	pop	{r7, pc}

0800d292 <BLE_UserEvtRx>:

static void BLE_UserEvtRx( void * pPayload )
{
 800d292:	b580      	push	{r7, lr}
 800d294:	b084      	sub	sp, #16
 800d296:	af00      	add	r7, sp, #0
 800d298:	6078      	str	r0, [r7, #4]
  SVCCTL_UserEvtFlowStatus_t svctl_return_status;
  tHCI_UserEvtRxParam *pParam;

  pParam = (tHCI_UserEvtRxParam *)pPayload; 
 800d29a:	687b      	ldr	r3, [r7, #4]
 800d29c:	60fb      	str	r3, [r7, #12]

  svctl_return_status = SVCCTL_UserEvtRx((void *)&(pParam->pckt->evtserial));
 800d29e:	68fb      	ldr	r3, [r7, #12]
 800d2a0:	685b      	ldr	r3, [r3, #4]
 800d2a2:	3308      	adds	r3, #8
 800d2a4:	4618      	mov	r0, r3
 800d2a6:	f7fe fdbf 	bl	800be28 <SVCCTL_UserEvtRx>
 800d2aa:	4603      	mov	r3, r0
 800d2ac:	72fb      	strb	r3, [r7, #11]
  if (svctl_return_status != SVCCTL_UserEvtFlowDisable)
 800d2ae:	7afb      	ldrb	r3, [r7, #11]
 800d2b0:	2b00      	cmp	r3, #0
 800d2b2:	d003      	beq.n	800d2bc <BLE_UserEvtRx+0x2a>
  {
    pParam->status = HCI_TL_UserEventFlow_Enable;
 800d2b4:	68fb      	ldr	r3, [r7, #12]
 800d2b6:	2201      	movs	r2, #1
 800d2b8:	701a      	strb	r2, [r3, #0]
  }
  else
  {
    pParam->status = HCI_TL_UserEventFlow_Disable;
  }
}
 800d2ba:	e002      	b.n	800d2c2 <BLE_UserEvtRx+0x30>
    pParam->status = HCI_TL_UserEventFlow_Disable;
 800d2bc:	68fb      	ldr	r3, [r7, #12]
 800d2be:	2200      	movs	r2, #0
 800d2c0:	701a      	strb	r2, [r3, #0]
}
 800d2c2:	bf00      	nop
 800d2c4:	3710      	adds	r7, #16
 800d2c6:	46bd      	mov	sp, r7
 800d2c8:	bd80      	pop	{r7, pc}

0800d2ca <BLE_StatusNot>:

static void BLE_StatusNot( HCI_TL_CmdStatus_t status )
{
 800d2ca:	b580      	push	{r7, lr}
 800d2cc:	b084      	sub	sp, #16
 800d2ce:	af00      	add	r7, sp, #0
 800d2d0:	4603      	mov	r3, r0
 800d2d2:	71fb      	strb	r3, [r7, #7]
  uint32_t task_id_list;
  switch (status)
 800d2d4:	79fb      	ldrb	r3, [r7, #7]
 800d2d6:	2b00      	cmp	r3, #0
 800d2d8:	d002      	beq.n	800d2e0 <BLE_StatusNot+0x16>
 800d2da:	2b01      	cmp	r3, #1
 800d2dc:	d006      	beq.n	800d2ec <BLE_StatusNot+0x22>
      UTIL_SEQ_ResumeTask(task_id_list);

      break;

    default:
      break;
 800d2de:	e00b      	b.n	800d2f8 <BLE_StatusNot+0x2e>
      task_id_list = (1 << CFG_LAST_TASK_ID_WITH_HCICMD) - 1;
 800d2e0:	231f      	movs	r3, #31
 800d2e2:	60fb      	str	r3, [r7, #12]
      UTIL_SEQ_PauseTask(task_id_list);
 800d2e4:	68f8      	ldr	r0, [r7, #12]
 800d2e6:	f000 fc5d 	bl	800dba4 <UTIL_SEQ_PauseTask>
      break;
 800d2ea:	e005      	b.n	800d2f8 <BLE_StatusNot+0x2e>
      task_id_list = (1 << CFG_LAST_TASK_ID_WITH_HCICMD) - 1;
 800d2ec:	231f      	movs	r3, #31
 800d2ee:	60fb      	str	r3, [r7, #12]
      UTIL_SEQ_ResumeTask(task_id_list);
 800d2f0:	68f8      	ldr	r0, [r7, #12]
 800d2f2:	f000 fc75 	bl	800dbe0 <UTIL_SEQ_ResumeTask>
      break;
 800d2f6:	bf00      	nop
  }
  return;
 800d2f8:	bf00      	nop
}
 800d2fa:	3710      	adds	r7, #16
 800d2fc:	46bd      	mov	sp, r7
 800d2fe:	bd80      	pop	{r7, pc}

0800d300 <P2PS_STM_App_Notification>:

/* USER CODE END PFP */

/* Functions Definition ------------------------------------------------------*/
void P2PS_STM_App_Notification(P2PS_STM_App_Notification_evt_t *pNotification)
{
 800d300:	b480      	push	{r7}
 800d302:	b083      	sub	sp, #12
 800d304:	af00      	add	r7, sp, #0
 800d306:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN P2PS_STM_App_Notification_1 */

/* USER CODE END P2PS_STM_App_Notification_1 */
  switch(pNotification->P2P_Evt_Opcode)
 800d308:	687b      	ldr	r3, [r7, #4]
 800d30a:	781b      	ldrb	r3, [r3, #0]
 800d30c:	2b01      	cmp	r3, #1
 800d30e:	d004      	beq.n	800d31a <P2PS_STM_App_Notification+0x1a>
 800d310:	2b03      	cmp	r3, #3
 800d312:	d004      	beq.n	800d31e <P2PS_STM_App_Notification+0x1e>
 800d314:	2b00      	cmp	r3, #0
 800d316:	d004      	beq.n	800d322 <P2PS_STM_App_Notification+0x22>

    default:
/* USER CODE BEGIN P2PS_STM_App_Notification_default */

/* USER CODE END P2PS_STM_App_Notification_default */
      break;
 800d318:	e004      	b.n	800d324 <P2PS_STM_App_Notification+0x24>
      break;
 800d31a:	bf00      	nop
 800d31c:	e002      	b.n	800d324 <P2PS_STM_App_Notification+0x24>
      break;
 800d31e:	bf00      	nop
 800d320:	e000      	b.n	800d324 <P2PS_STM_App_Notification+0x24>
      break;
 800d322:	bf00      	nop
  }
/* USER CODE BEGIN P2PS_STM_App_Notification_2 */

/* USER CODE END P2PS_STM_App_Notification_2 */
  return;
 800d324:	bf00      	nop
}
 800d326:	370c      	adds	r7, #12
 800d328:	46bd      	mov	sp, r7
 800d32a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d32e:	4770      	bx	lr

0800d330 <P2PS_APP_Notification>:

void P2PS_APP_Notification(P2PS_APP_ConnHandle_Not_evt_t *pNotification)
{
 800d330:	b480      	push	{r7}
 800d332:	b083      	sub	sp, #12
 800d334:	af00      	add	r7, sp, #0
 800d336:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN P2PS_APP_Notification_1 */

/* USER CODE END P2PS_APP_Notification_1 */
  switch(pNotification->P2P_Evt_Opcode)
 800d338:	687b      	ldr	r3, [r7, #4]
 800d33a:	781b      	ldrb	r3, [r3, #0]
 800d33c:	2b00      	cmp	r3, #0
 800d33e:	d002      	beq.n	800d346 <P2PS_APP_Notification+0x16>
 800d340:	2b01      	cmp	r3, #1
 800d342:	d002      	beq.n	800d34a <P2PS_APP_Notification+0x1a>
    
    default:
/* USER CODE BEGIN P2PS_APP_Notification_default */

/* USER CODE END P2PS_APP_Notification_default */
      break;
 800d344:	e002      	b.n	800d34c <P2PS_APP_Notification+0x1c>
    break;
 800d346:	bf00      	nop
 800d348:	e000      	b.n	800d34c <P2PS_APP_Notification+0x1c>
    break;
 800d34a:	bf00      	nop
  }
/* USER CODE BEGIN P2PS_APP_Notification_2 */

/* USER CODE END P2PS_APP_Notification_2 */
  return;
 800d34c:	bf00      	nop
}
 800d34e:	370c      	adds	r7, #12
 800d350:	46bd      	mov	sp, r7
 800d352:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d356:	4770      	bx	lr

0800d358 <P2PS_APP_Init>:

void P2PS_APP_Init(void)
{
 800d358:	b580      	push	{r7, lr}
 800d35a:	af00      	add	r7, sp, #0
/* USER CODE BEGIN P2PS_APP_Init */
UTIL_SEQ_RegTask( 1<< CFG_TASK_SW1_BUTTON_PUSHED_ID, UTIL_SEQ_RFU, P2PS_Send_Notification );
 800d35c:	4a03      	ldr	r2, [pc, #12]	; (800d36c <P2PS_APP_Init+0x14>)
 800d35e:	2100      	movs	r1, #0
 800d360:	2002      	movs	r0, #2
 800d362:	f000 fbd5 	bl	800db10 <UTIL_SEQ_RegTask>
/* USER CODE END P2PS_APP_Init */
  return;
 800d366:	bf00      	nop
}
 800d368:	bd80      	pop	{r7, pc}
 800d36a:	bf00      	nop
 800d36c:	0800d371 	.word	0x0800d371

0800d370 <P2PS_Send_Notification>:

/* USER CODE BEGIN FD */
static void P2PS_Send_Notification(void)
{
 800d370:	b580      	push	{r7, lr}
 800d372:	af00      	add	r7, sp, #0
if(P2P_Server_App_Context.ButtonControl.ButtonStatus == 0x00){
 800d374:	4b0b      	ldr	r3, [pc, #44]	; (800d3a4 <P2PS_Send_Notification+0x34>)
 800d376:	791b      	ldrb	r3, [r3, #4]
 800d378:	2b00      	cmp	r3, #0
 800d37a:	d103      	bne.n	800d384 <P2PS_Send_Notification+0x14>
  P2P_Server_App_Context.ButtonControl.ButtonStatus=0x01;
 800d37c:	4b09      	ldr	r3, [pc, #36]	; (800d3a4 <P2PS_Send_Notification+0x34>)
 800d37e:	2201      	movs	r2, #1
 800d380:	711a      	strb	r2, [r3, #4]
 800d382:	e002      	b.n	800d38a <P2PS_Send_Notification+0x1a>
} else {
  P2P_Server_App_Context.ButtonControl.ButtonStatus=0x00;
 800d384:	4b07      	ldr	r3, [pc, #28]	; (800d3a4 <P2PS_Send_Notification+0x34>)
 800d386:	2200      	movs	r2, #0
 800d388:	711a      	strb	r2, [r3, #4]
}
if(P2P_Server_App_Context.Notification_Status){
 800d38a:	4b06      	ldr	r3, [pc, #24]	; (800d3a4 <P2PS_Send_Notification+0x34>)
 800d38c:	781b      	ldrb	r3, [r3, #0]
 800d38e:	2b00      	cmp	r3, #0
 800d390:	d005      	beq.n	800d39e <P2PS_Send_Notification+0x2e>
  APP_DBG_MSG("-- P2P APPLICATION SERVER : INFORM CLIENT BUTTON 1 PUSHED \n ");
  APP_DBG_MSG(" \n\r");
  P2PS_STM_App_Update_Char(P2P_NOTIFY_CHAR_UUID, (uint8_t *)&P2P_Server_App_Context.ButtonControl);
 800d392:	4905      	ldr	r1, [pc, #20]	; (800d3a8 <P2PS_Send_Notification+0x38>)
 800d394:	f64f 6042 	movw	r0, #65090	; 0xfe42
 800d398:	f7fe fc74 	bl	800bc84 <P2PS_STM_App_Update_Char>
} else {
  APP_DBG_MSG("-- P2P APPLICATION SERVER : CAN'T INFORM CLIENT - NOTIFICATION DISABLED\n ");
}
return;
 800d39c:	bf00      	nop
 800d39e:	bf00      	nop
}
 800d3a0:	bd80      	pop	{r7, pc}
 800d3a2:	bf00      	nop
 800d3a4:	20000304 	.word	0x20000304
 800d3a8:	20000307 	.word	0x20000307

0800d3ac <TEMPLATE_UpdateParameter_Timer_Callback>:
/* Private functions ---------------------------------------------------------*/
static void TEMPLATE_APP_context_Init(void);
static void TEMPLATE_Send_Notification_Task(void);

static void TEMPLATE_UpdateParameter_Timer_Callback(void)
{
 800d3ac:	b480      	push	{r7}
 800d3ae:	af00      	add	r7, sp, #0
// UTIL_SEQ_SetTask( 1<<CFG_IdleTask_Update_Temperature, CFG_SCH_PRIO_0);
}
 800d3b0:	bf00      	nop
 800d3b2:	46bd      	mov	sp, r7
 800d3b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3b8:	4770      	bx	lr
	...

0800d3bc <TEMPLATE_STM_App_Notification>:

/* Public functions ----------------------------------------------------------*/
void TEMPLATE_STM_App_Notification(TEMPLATE_STM_App_Notification_evt_t *pNotification)
{
 800d3bc:	b480      	push	{r7}
 800d3be:	b083      	sub	sp, #12
 800d3c0:	af00      	add	r7, sp, #0
 800d3c2:	6078      	str	r0, [r7, #4]
  switch(pNotification->Template_Evt_Opcode)
 800d3c4:	687b      	ldr	r3, [r7, #4]
 800d3c6:	781b      	ldrb	r3, [r3, #0]
 800d3c8:	2b01      	cmp	r3, #1
 800d3ca:	d008      	beq.n	800d3de <TEMPLATE_STM_App_Notification+0x22>
 800d3cc:	2b03      	cmp	r3, #3
 800d3ce:	d00a      	beq.n	800d3e6 <TEMPLATE_STM_App_Notification+0x2a>
 800d3d0:	2b00      	cmp	r3, #0
 800d3d2:	d000      	beq.n	800d3d6 <TEMPLATE_STM_App_Notification+0x1a>

      break; /* TEMPLATE_STM_BOOT_REQUEST_EVT */
#endif
      
    default:
      break; /* DEFAULT */
 800d3d4:	e008      	b.n	800d3e8 <TEMPLATE_STM_App_Notification+0x2c>
      TEMPLATE_Server_App_Context.NotificationStatus = 1;
 800d3d6:	4b07      	ldr	r3, [pc, #28]	; (800d3f4 <TEMPLATE_STM_App_Notification+0x38>)
 800d3d8:	2201      	movs	r2, #1
 800d3da:	701a      	strb	r2, [r3, #0]
      break; /* TEMPLATE_STM_NOTIFY_ENABLED_EVT */
 800d3dc:	e004      	b.n	800d3e8 <TEMPLATE_STM_App_Notification+0x2c>
      TEMPLATE_Server_App_Context.NotificationStatus = 0;
 800d3de:	4b05      	ldr	r3, [pc, #20]	; (800d3f4 <TEMPLATE_STM_App_Notification+0x38>)
 800d3e0:	2200      	movs	r2, #0
 800d3e2:	701a      	strb	r2, [r3, #0]
      break; /* TEMPLATE_STM_NOTIFY_DISABLED_EVT */
 800d3e4:	e000      	b.n	800d3e8 <TEMPLATE_STM_App_Notification+0x2c>
      break; /* TEMPLATE_STM_WRITE_EVT */
 800d3e6:	bf00      	nop
  }

  return;
 800d3e8:	bf00      	nop
}
 800d3ea:	370c      	adds	r7, #12
 800d3ec:	46bd      	mov	sp, r7
 800d3ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3f2:	4770      	bx	lr
 800d3f4:	2000030c 	.word	0x2000030c

0800d3f8 <TEMPLATE_APP_Init>:

void TEMPLATE_APP_Init(void)
{
 800d3f8:	b580      	push	{r7, lr}
 800d3fa:	af00      	add	r7, sp, #0
	/* Register task used to update the characteristic (send the notification) */
	  UTIL_SEQ_RegTask(1<<CFG_IdleTask_Update_Temperature, UTIL_SEQ_RFU, TEMPLATE_Send_Notification_Task);
 800d3fc:	4a08      	ldr	r2, [pc, #32]	; (800d420 <TEMPLATE_APP_Init+0x28>)
 800d3fe:	2100      	movs	r1, #0
 800d400:	2010      	movs	r0, #16
 800d402:	f000 fb85 	bl	800db10 <UTIL_SEQ_RegTask>
  /* Create timer to handle the periodic proprietary temperature sensor data update. */
  HW_TS_Create(CFG_TIM_PROC_ID_ISR,
 800d406:	4b07      	ldr	r3, [pc, #28]	; (800d424 <TEMPLATE_APP_Init+0x2c>)
 800d408:	2201      	movs	r2, #1
 800d40a:	4907      	ldr	r1, [pc, #28]	; (800d428 <TEMPLATE_APP_Init+0x30>)
 800d40c:	2000      	movs	r0, #0
 800d40e:	f7f3 fdf9 	bl	8001004 <HW_TS_Create>
    TEMPLATE_UpdateParameter_Timer_Callback);

  /**
   * Initialize Template application context
   */
  TEMPLATE_Server_App_Context.NotificationStatus=0;
 800d412:	4b06      	ldr	r3, [pc, #24]	; (800d42c <TEMPLATE_APP_Init+0x34>)
 800d414:	2200      	movs	r2, #0
 800d416:	701a      	strb	r2, [r3, #0]
  TEMPLATE_APP_context_Init();
 800d418:	f000 f80a 	bl	800d430 <TEMPLATE_APP_context_Init>
  return;
 800d41c:	bf00      	nop
}
 800d41e:	bd80      	pop	{r7, pc}
 800d420:	0800d455 	.word	0x0800d455
 800d424:	0800d3ad 	.word	0x0800d3ad
 800d428:	20000314 	.word	0x20000314
 800d42c:	2000030c 	.word	0x2000030c

0800d430 <TEMPLATE_APP_context_Init>:
 *
 * LOCAL FUNCTIONS
 *
 *************************************************************/
static void TEMPLATE_APP_context_Init(void)
{
 800d430:	b480      	push	{r7}
 800d432:	af00      	add	r7, sp, #0
  TEMPLATE_Server_App_Context.Parameter.TimeStamp = 0;
 800d434:	4b06      	ldr	r3, [pc, #24]	; (800d450 <TEMPLATE_APP_context_Init+0x20>)
 800d436:	2200      	movs	r2, #0
 800d438:	805a      	strh	r2, [r3, #2]
	TEMPLATE_Server_App_Context.Parameter.Temperature = 0;
 800d43a:	4b05      	ldr	r3, [pc, #20]	; (800d450 <TEMPLATE_APP_context_Init+0x20>)
 800d43c:	2200      	movs	r2, #0
 800d43e:	809a      	strh	r2, [r3, #4]
	TEMPLATE_Server_App_Context.UpdateParameterStep = PARAMETER_CHANGE_STEP;
 800d440:	4b03      	ldr	r3, [pc, #12]	; (800d450 <TEMPLATE_APP_context_Init+0x20>)
 800d442:	220a      	movs	r2, #10
 800d444:	80da      	strh	r2, [r3, #6]
}
 800d446:	bf00      	nop
 800d448:	46bd      	mov	sp, r7
 800d44a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d44e:	4770      	bx	lr
 800d450:	2000030c 	.word	0x2000030c

0800d454 <TEMPLATE_Send_Notification_Task>:

static void TEMPLATE_Send_Notification_Task(void)
{
 800d454:	b580      	push	{r7, lr}
 800d456:	b082      	sub	sp, #8
 800d458:	af00      	add	r7, sp, #0
  uint8_t value[4] = {0};
 800d45a:	2300      	movs	r3, #0
 800d45c:	607b      	str	r3, [r7, #4]

  value[0] = (uint8_t) (0x00);
 800d45e:	2300      	movs	r3, #0
 800d460:	713b      	strb	r3, [r7, #4]
  value[1] = (uint8_t) (0x00);
 800d462:	2300      	movs	r3, #0
 800d464:	717b      	strb	r3, [r7, #5]
  // value[0] = (uint8_t)(TEMPLATE_Server_App_Context.Parameter.TimeStamp & 0x00FF);
  // value[1] = (uint8_t)(TEMPLATE_Server_App_Context.Parameter.TimeStamp >> 8);
  // value[2] = (uint8_t)(TEMPLATE_Server_App_Context.Parameter.Temperature & 0x00FF);
  // value[3] = (uint8_t)(TEMPLATE_Server_App_Context.Parameter.Temperature >> 8);

  switch (state)
 800d466:	4b11      	ldr	r3, [pc, #68]	; (800d4ac <TEMPLATE_Send_Notification_Task+0x58>)
 800d468:	781b      	ldrb	r3, [r3, #0]
 800d46a:	2b01      	cmp	r3, #1
 800d46c:	d002      	beq.n	800d474 <TEMPLATE_Send_Notification_Task+0x20>
 800d46e:	2b02      	cmp	r3, #2
 800d470:	d005      	beq.n	800d47e <TEMPLATE_Send_Notification_Task+0x2a>
    value[3] = (uint8_t) (0x80);
    //HAL_UART_Transmit(&huart1, (uint8_t*) "Send FALL\r\n", 11, 100);
    break;

  default:
    break;
 800d472:	e009      	b.n	800d488 <TEMPLATE_Send_Notification_Task+0x34>
    value[2] = (uint8_t) (0x00);
 800d474:	2300      	movs	r3, #0
 800d476:	71bb      	strb	r3, [r7, #6]
    value[3] = (uint8_t) (0x08);
 800d478:	2308      	movs	r3, #8
 800d47a:	71fb      	strb	r3, [r7, #7]
    break;
 800d47c:	e004      	b.n	800d488 <TEMPLATE_Send_Notification_Task+0x34>
    value[2] = (uint8_t) (0x00);
 800d47e:	2300      	movs	r3, #0
 800d480:	71bb      	strb	r3, [r7, #6]
    value[3] = (uint8_t) (0x80);
 800d482:	2380      	movs	r3, #128	; 0x80
 800d484:	71fb      	strb	r3, [r7, #7]
    break;
 800d486:	bf00      	nop
  }

  old_state = state;
 800d488:	4b08      	ldr	r3, [pc, #32]	; (800d4ac <TEMPLATE_Send_Notification_Task+0x58>)
 800d48a:	781a      	ldrb	r2, [r3, #0]
 800d48c:	4b08      	ldr	r3, [pc, #32]	; (800d4b0 <TEMPLATE_Send_Notification_Task+0x5c>)
 800d48e:	701a      	strb	r2, [r3, #0]
  // else if (TEMPLATE_Server_App_Context.Parameter.Temperature < PARAMETER_VALUE_MIN_THRESHOLD)
  // {
  //   TEMPLATE_Server_App_Context.UpdateParameterStep = +PARAMETER_CHANGE_STEP;
  // }

  if(TEMPLATE_Server_App_Context.NotificationStatus)
 800d490:	4b08      	ldr	r3, [pc, #32]	; (800d4b4 <TEMPLATE_Send_Notification_Task+0x60>)
 800d492:	781b      	ldrb	r3, [r3, #0]
 800d494:	2b00      	cmp	r3, #0
 800d496:	d005      	beq.n	800d4a4 <TEMPLATE_Send_Notification_Task+0x50>
  {
#if(CFG_DEBUG_APP_TRACE != 0)
    APP_DBG_MSG("-- TEMPLATE APPLICATION SERVER : NOTIFY CLIENT WITH NEW PARAMETER VALUE \n ");
    APP_DBG_MSG(" \n\r");
#endif
    TEMPLATE_STM_App_Update_Char(0x0000,(uint8_t *)&value);
 800d498:	1d3b      	adds	r3, r7, #4
 800d49a:	4619      	mov	r1, r3
 800d49c:	2000      	movs	r0, #0
 800d49e:	f7fe fe31 	bl	800c104 <TEMPLATE_STM_App_Update_Char>
#if(CFG_DEBUG_APP_TRACE != 0)
    APP_DBG_MSG("-- TEMPLATE APPLICATION SERVER : CAN'T INFORM CLIENT - NOTIFICATION DISABLED\n ");
#endif
  }

  return;
 800d4a2:	bf00      	nop
 800d4a4:	bf00      	nop
}
 800d4a6:	3708      	adds	r7, #8
 800d4a8:	46bd      	mov	sp, r7
 800d4aa:	bd80      	pop	{r7, pc}
 800d4ac:	2000034d 	.word	0x2000034d
 800d4b0:	20000004 	.word	0x20000004
 800d4b4:	2000030c 	.word	0x2000030c

0800d4b8 <LL_PWR_EnableBootC2>:
  * @brief  Boot CPU2 after reset or wakeup from stop or standby modes
  * @rmtoll CR4          C2BOOT        LL_PWR_EnableBootC2
  * @retval None
  */
__STATIC_INLINE void LL_PWR_EnableBootC2(void)
{
 800d4b8:	b480      	push	{r7}
 800d4ba:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR4, PWR_CR4_C2BOOT);
 800d4bc:	4b05      	ldr	r3, [pc, #20]	; (800d4d4 <LL_PWR_EnableBootC2+0x1c>)
 800d4be:	68db      	ldr	r3, [r3, #12]
 800d4c0:	4a04      	ldr	r2, [pc, #16]	; (800d4d4 <LL_PWR_EnableBootC2+0x1c>)
 800d4c2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800d4c6:	60d3      	str	r3, [r2, #12]
}
 800d4c8:	bf00      	nop
 800d4ca:	46bd      	mov	sp, r7
 800d4cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4d0:	4770      	bx	lr
 800d4d2:	bf00      	nop
 800d4d4:	58000400 	.word	0x58000400

0800d4d8 <LL_AHB3_GRP1_EnableClock>:
{
 800d4d8:	b480      	push	{r7}
 800d4da:	b085      	sub	sp, #20
 800d4dc:	af00      	add	r7, sp, #0
 800d4de:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB3ENR, Periphs);
 800d4e0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800d4e4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800d4e6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800d4ea:	687b      	ldr	r3, [r7, #4]
 800d4ec:	4313      	orrs	r3, r2
 800d4ee:	650b      	str	r3, [r1, #80]	; 0x50
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 800d4f0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800d4f4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800d4f6:	687b      	ldr	r3, [r7, #4]
 800d4f8:	4013      	ands	r3, r2
 800d4fa:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800d4fc:	68fb      	ldr	r3, [r7, #12]
}
 800d4fe:	bf00      	nop
 800d500:	3714      	adds	r7, #20
 800d502:	46bd      	mov	sp, r7
 800d504:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d508:	4770      	bx	lr

0800d50a <LL_C1_IPCC_EnableIT_TXF>:
  * @rmtoll C1CR          TXFIE         LL_C1_IPCC_EnableIT_TXF
  * @param  IPCCx IPCC Instance.
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableIT_TXF(IPCC_TypeDef *IPCCx)
{
 800d50a:	b480      	push	{r7}
 800d50c:	b083      	sub	sp, #12
 800d50e:	af00      	add	r7, sp, #0
 800d510:	6078      	str	r0, [r7, #4]
  SET_BIT(IPCCx->C1CR, IPCC_C1CR_TXFIE);
 800d512:	687b      	ldr	r3, [r7, #4]
 800d514:	681b      	ldr	r3, [r3, #0]
 800d516:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800d51a:	687b      	ldr	r3, [r7, #4]
 800d51c:	601a      	str	r2, [r3, #0]
}
 800d51e:	bf00      	nop
 800d520:	370c      	adds	r7, #12
 800d522:	46bd      	mov	sp, r7
 800d524:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d528:	4770      	bx	lr

0800d52a <LL_C1_IPCC_EnableIT_RXO>:
  * @rmtoll C1CR          RXOIE         LL_C1_IPCC_EnableIT_RXO
  * @param  IPCCx IPCC Instance.
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableIT_RXO(IPCC_TypeDef *IPCCx)
{
 800d52a:	b480      	push	{r7}
 800d52c:	b083      	sub	sp, #12
 800d52e:	af00      	add	r7, sp, #0
 800d530:	6078      	str	r0, [r7, #4]
  SET_BIT(IPCCx->C1CR, IPCC_C1CR_RXOIE);
 800d532:	687b      	ldr	r3, [r7, #4]
 800d534:	681b      	ldr	r3, [r3, #0]
 800d536:	f043 0201 	orr.w	r2, r3, #1
 800d53a:	687b      	ldr	r3, [r7, #4]
 800d53c:	601a      	str	r2, [r3, #0]
}
 800d53e:	bf00      	nop
 800d540:	370c      	adds	r7, #12
 800d542:	46bd      	mov	sp, r7
 800d544:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d548:	4770      	bx	lr

0800d54a <LL_C1_IPCC_EnableTransmitChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableTransmitChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 800d54a:	b480      	push	{r7}
 800d54c:	b083      	sub	sp, #12
 800d54e:	af00      	add	r7, sp, #0
 800d550:	6078      	str	r0, [r7, #4]
 800d552:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 800d554:	687b      	ldr	r3, [r7, #4]
 800d556:	685a      	ldr	r2, [r3, #4]
 800d558:	683b      	ldr	r3, [r7, #0]
 800d55a:	041b      	lsls	r3, r3, #16
 800d55c:	43db      	mvns	r3, r3
 800d55e:	401a      	ands	r2, r3
 800d560:	687b      	ldr	r3, [r7, #4]
 800d562:	605a      	str	r2, [r3, #4]
}
 800d564:	bf00      	nop
 800d566:	370c      	adds	r7, #12
 800d568:	46bd      	mov	sp, r7
 800d56a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d56e:	4770      	bx	lr

0800d570 <LL_C1_IPCC_DisableTransmitChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_DisableTransmitChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 800d570:	b480      	push	{r7}
 800d572:	b083      	sub	sp, #12
 800d574:	af00      	add	r7, sp, #0
 800d576:	6078      	str	r0, [r7, #4]
 800d578:	6039      	str	r1, [r7, #0]
  SET_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 800d57a:	687b      	ldr	r3, [r7, #4]
 800d57c:	685a      	ldr	r2, [r3, #4]
 800d57e:	683b      	ldr	r3, [r7, #0]
 800d580:	041b      	lsls	r3, r3, #16
 800d582:	431a      	orrs	r2, r3
 800d584:	687b      	ldr	r3, [r7, #4]
 800d586:	605a      	str	r2, [r3, #4]
}
 800d588:	bf00      	nop
 800d58a:	370c      	adds	r7, #12
 800d58c:	46bd      	mov	sp, r7
 800d58e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d592:	4770      	bx	lr

0800d594 <LL_C1_IPCC_EnableReceiveChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableReceiveChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 800d594:	b480      	push	{r7}
 800d596:	b083      	sub	sp, #12
 800d598:	af00      	add	r7, sp, #0
 800d59a:	6078      	str	r0, [r7, #4]
 800d59c:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(IPCCx->C1MR, Channel);
 800d59e:	687b      	ldr	r3, [r7, #4]
 800d5a0:	685a      	ldr	r2, [r3, #4]
 800d5a2:	683b      	ldr	r3, [r7, #0]
 800d5a4:	43db      	mvns	r3, r3
 800d5a6:	401a      	ands	r2, r3
 800d5a8:	687b      	ldr	r3, [r7, #4]
 800d5aa:	605a      	str	r2, [r3, #4]
}
 800d5ac:	bf00      	nop
 800d5ae:	370c      	adds	r7, #12
 800d5b0:	46bd      	mov	sp, r7
 800d5b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5b6:	4770      	bx	lr

0800d5b8 <LL_C1_IPCC_ClearFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_ClearFlag_CHx(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 800d5b8:	b480      	push	{r7}
 800d5ba:	b083      	sub	sp, #12
 800d5bc:	af00      	add	r7, sp, #0
 800d5be:	6078      	str	r0, [r7, #4]
 800d5c0:	6039      	str	r1, [r7, #0]
  WRITE_REG(IPCCx->C1SCR, Channel);
 800d5c2:	687b      	ldr	r3, [r7, #4]
 800d5c4:	683a      	ldr	r2, [r7, #0]
 800d5c6:	609a      	str	r2, [r3, #8]
}
 800d5c8:	bf00      	nop
 800d5ca:	370c      	adds	r7, #12
 800d5cc:	46bd      	mov	sp, r7
 800d5ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5d2:	4770      	bx	lr

0800d5d4 <LL_C1_IPCC_SetFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_SetFlag_CHx(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 800d5d4:	b480      	push	{r7}
 800d5d6:	b083      	sub	sp, #12
 800d5d8:	af00      	add	r7, sp, #0
 800d5da:	6078      	str	r0, [r7, #4]
 800d5dc:	6039      	str	r1, [r7, #0]
  WRITE_REG(IPCCx->C1SCR, Channel << IPCC_C1SCR_CH1S_Pos);
 800d5de:	683b      	ldr	r3, [r7, #0]
 800d5e0:	041a      	lsls	r2, r3, #16
 800d5e2:	687b      	ldr	r3, [r7, #4]
 800d5e4:	609a      	str	r2, [r3, #8]
}
 800d5e6:	bf00      	nop
 800d5e8:	370c      	adds	r7, #12
 800d5ea:	46bd      	mov	sp, r7
 800d5ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5f0:	4770      	bx	lr

0800d5f2 <LL_C1_IPCC_IsActiveFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_C1_IPCC_IsActiveFlag_CHx(IPCC_TypeDef  const *const IPCCx, uint32_t Channel)
{
 800d5f2:	b480      	push	{r7}
 800d5f4:	b083      	sub	sp, #12
 800d5f6:	af00      	add	r7, sp, #0
 800d5f8:	6078      	str	r0, [r7, #4]
 800d5fa:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(IPCCx->C1TOC2SR, Channel) == (Channel)) ? 1UL : 0UL);
 800d5fc:	687b      	ldr	r3, [r7, #4]
 800d5fe:	68da      	ldr	r2, [r3, #12]
 800d600:	683b      	ldr	r3, [r7, #0]
 800d602:	4013      	ands	r3, r2
 800d604:	683a      	ldr	r2, [r7, #0]
 800d606:	429a      	cmp	r2, r3
 800d608:	d101      	bne.n	800d60e <LL_C1_IPCC_IsActiveFlag_CHx+0x1c>
 800d60a:	2301      	movs	r3, #1
 800d60c:	e000      	b.n	800d610 <LL_C1_IPCC_IsActiveFlag_CHx+0x1e>
 800d60e:	2300      	movs	r3, #0
}
 800d610:	4618      	mov	r0, r3
 800d612:	370c      	adds	r7, #12
 800d614:	46bd      	mov	sp, r7
 800d616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d61a:	4770      	bx	lr

0800d61c <LL_C2_IPCC_IsActiveFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_C2_IPCC_IsActiveFlag_CHx(IPCC_TypeDef  const *const IPCCx, uint32_t Channel)
{
 800d61c:	b480      	push	{r7}
 800d61e:	b083      	sub	sp, #12
 800d620:	af00      	add	r7, sp, #0
 800d622:	6078      	str	r0, [r7, #4]
 800d624:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(IPCCx->C2TOC1SR, Channel) == (Channel)) ? 1UL : 0UL);
 800d626:	687b      	ldr	r3, [r7, #4]
 800d628:	69da      	ldr	r2, [r3, #28]
 800d62a:	683b      	ldr	r3, [r7, #0]
 800d62c:	4013      	ands	r3, r2
 800d62e:	683a      	ldr	r2, [r7, #0]
 800d630:	429a      	cmp	r2, r3
 800d632:	d101      	bne.n	800d638 <LL_C2_IPCC_IsActiveFlag_CHx+0x1c>
 800d634:	2301      	movs	r3, #1
 800d636:	e000      	b.n	800d63a <LL_C2_IPCC_IsActiveFlag_CHx+0x1e>
 800d638:	2300      	movs	r3, #0
}
 800d63a:	4618      	mov	r0, r3
 800d63c:	370c      	adds	r7, #12
 800d63e:	46bd      	mov	sp, r7
 800d640:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d644:	4770      	bx	lr
	...

0800d648 <HW_IPCC_Rx_Handler>:

/******************************************************************************
 * INTERRUPT HANDLER
 ******************************************************************************/
void HW_IPCC_Rx_Handler( void )
{
 800d648:	b580      	push	{r7, lr}
 800d64a:	af00      	add	r7, sp, #0
  if (HW_IPCC_RX_PENDING( HW_IPCC_SYSTEM_EVENT_CHANNEL ))
 800d64c:	2102      	movs	r1, #2
 800d64e:	4819      	ldr	r0, [pc, #100]	; (800d6b4 <HW_IPCC_Rx_Handler+0x6c>)
 800d650:	f7ff ffe4 	bl	800d61c <LL_C2_IPCC_IsActiveFlag_CHx>
 800d654:	4603      	mov	r3, r0
 800d656:	2b00      	cmp	r3, #0
 800d658:	d009      	beq.n	800d66e <HW_IPCC_Rx_Handler+0x26>
 800d65a:	4b16      	ldr	r3, [pc, #88]	; (800d6b4 <HW_IPCC_Rx_Handler+0x6c>)
 800d65c:	685b      	ldr	r3, [r3, #4]
 800d65e:	43db      	mvns	r3, r3
 800d660:	f003 0302 	and.w	r3, r3, #2
 800d664:	2b00      	cmp	r3, #0
 800d666:	d002      	beq.n	800d66e <HW_IPCC_Rx_Handler+0x26>
  {
      HW_IPCC_SYS_EvtHandler();
 800d668:	f000 f8de 	bl	800d828 <HW_IPCC_SYS_EvtHandler>
 800d66c:	e01f      	b.n	800d6ae <HW_IPCC_Rx_Handler+0x66>
  else if (HW_IPCC_RX_PENDING( HW_IPCC_THREAD_CLI_NOTIFICATION_ACK_CHANNEL ))
  {
      HW_IPCC_ZIGBEE_CliNotifEvtHandler();
  }
#endif /* ZIGBEE_WB */
  else if (HW_IPCC_RX_PENDING( HW_IPCC_BLE_EVENT_CHANNEL ))
 800d66e:	2101      	movs	r1, #1
 800d670:	4810      	ldr	r0, [pc, #64]	; (800d6b4 <HW_IPCC_Rx_Handler+0x6c>)
 800d672:	f7ff ffd3 	bl	800d61c <LL_C2_IPCC_IsActiveFlag_CHx>
 800d676:	4603      	mov	r3, r0
 800d678:	2b00      	cmp	r3, #0
 800d67a:	d008      	beq.n	800d68e <HW_IPCC_Rx_Handler+0x46>
 800d67c:	4b0d      	ldr	r3, [pc, #52]	; (800d6b4 <HW_IPCC_Rx_Handler+0x6c>)
 800d67e:	685b      	ldr	r3, [r3, #4]
 800d680:	f003 0301 	and.w	r3, r3, #1
 800d684:	2b00      	cmp	r3, #0
 800d686:	d102      	bne.n	800d68e <HW_IPCC_Rx_Handler+0x46>
  {
    HW_IPCC_BLE_EvtHandler();
 800d688:	f000 f892 	bl	800d7b0 <HW_IPCC_BLE_EvtHandler>
 800d68c:	e00f      	b.n	800d6ae <HW_IPCC_Rx_Handler+0x66>
  }
  else if (HW_IPCC_RX_PENDING( HW_IPCC_TRACES_CHANNEL ))
 800d68e:	2108      	movs	r1, #8
 800d690:	4808      	ldr	r0, [pc, #32]	; (800d6b4 <HW_IPCC_Rx_Handler+0x6c>)
 800d692:	f7ff ffc3 	bl	800d61c <LL_C2_IPCC_IsActiveFlag_CHx>
 800d696:	4603      	mov	r3, r0
 800d698:	2b00      	cmp	r3, #0
 800d69a:	d009      	beq.n	800d6b0 <HW_IPCC_Rx_Handler+0x68>
 800d69c:	4b05      	ldr	r3, [pc, #20]	; (800d6b4 <HW_IPCC_Rx_Handler+0x6c>)
 800d69e:	685b      	ldr	r3, [r3, #4]
 800d6a0:	43db      	mvns	r3, r3
 800d6a2:	f003 0308 	and.w	r3, r3, #8
 800d6a6:	2b00      	cmp	r3, #0
 800d6a8:	d002      	beq.n	800d6b0 <HW_IPCC_Rx_Handler+0x68>
  {
    HW_IPCC_TRACES_EvtHandler();
 800d6aa:	f000 f909 	bl	800d8c0 <HW_IPCC_TRACES_EvtHandler>
  }

  return;
 800d6ae:	bf00      	nop
 800d6b0:	bf00      	nop
}
 800d6b2:	bd80      	pop	{r7, pc}
 800d6b4:	58000c00 	.word	0x58000c00

0800d6b8 <HW_IPCC_Tx_Handler>:

void HW_IPCC_Tx_Handler( void )
{
 800d6b8:	b580      	push	{r7, lr}
 800d6ba:	af00      	add	r7, sp, #0
  if (HW_IPCC_TX_PENDING( HW_IPCC_SYSTEM_CMD_RSP_CHANNEL ))
 800d6bc:	2102      	movs	r1, #2
 800d6be:	4822      	ldr	r0, [pc, #136]	; (800d748 <HW_IPCC_Tx_Handler+0x90>)
 800d6c0:	f7ff ff97 	bl	800d5f2 <LL_C1_IPCC_IsActiveFlag_CHx>
 800d6c4:	4603      	mov	r3, r0
 800d6c6:	2b00      	cmp	r3, #0
 800d6c8:	d109      	bne.n	800d6de <HW_IPCC_Tx_Handler+0x26>
 800d6ca:	4b1f      	ldr	r3, [pc, #124]	; (800d748 <HW_IPCC_Tx_Handler+0x90>)
 800d6cc:	685b      	ldr	r3, [r3, #4]
 800d6ce:	43db      	mvns	r3, r3
 800d6d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800d6d4:	2b00      	cmp	r3, #0
 800d6d6:	d002      	beq.n	800d6de <HW_IPCC_Tx_Handler+0x26>
  {
    HW_IPCC_SYS_CmdEvtHandler();
 800d6d8:	f000 f89a 	bl	800d810 <HW_IPCC_SYS_CmdEvtHandler>
 800d6dc:	e031      	b.n	800d742 <HW_IPCC_Tx_Handler+0x8a>
  if (HW_IPCC_TX_PENDING( HW_IPCC_THREAD_OT_CMD_RSP_CHANNEL ))
  {
      HW_IPCC_ZIGBEE_CmdEvtHandler();
  }
#endif /* ZIGBEE_WB */
  else if (HW_IPCC_TX_PENDING( HW_IPCC_SYSTEM_CMD_RSP_CHANNEL ))
 800d6de:	2102      	movs	r1, #2
 800d6e0:	4819      	ldr	r0, [pc, #100]	; (800d748 <HW_IPCC_Tx_Handler+0x90>)
 800d6e2:	f7ff ff86 	bl	800d5f2 <LL_C1_IPCC_IsActiveFlag_CHx>
 800d6e6:	4603      	mov	r3, r0
 800d6e8:	2b00      	cmp	r3, #0
 800d6ea:	d109      	bne.n	800d700 <HW_IPCC_Tx_Handler+0x48>
 800d6ec:	4b16      	ldr	r3, [pc, #88]	; (800d748 <HW_IPCC_Tx_Handler+0x90>)
 800d6ee:	685b      	ldr	r3, [r3, #4]
 800d6f0:	43db      	mvns	r3, r3
 800d6f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800d6f6:	2b00      	cmp	r3, #0
 800d6f8:	d002      	beq.n	800d700 <HW_IPCC_Tx_Handler+0x48>
  {
    HW_IPCC_SYS_CmdEvtHandler();
 800d6fa:	f000 f889 	bl	800d810 <HW_IPCC_SYS_CmdEvtHandler>
 800d6fe:	e020      	b.n	800d742 <HW_IPCC_Tx_Handler+0x8a>
  }
  else if (HW_IPCC_TX_PENDING( HW_IPCC_MM_RELEASE_BUFFER_CHANNEL ))
 800d700:	2108      	movs	r1, #8
 800d702:	4811      	ldr	r0, [pc, #68]	; (800d748 <HW_IPCC_Tx_Handler+0x90>)
 800d704:	f7ff ff75 	bl	800d5f2 <LL_C1_IPCC_IsActiveFlag_CHx>
 800d708:	4603      	mov	r3, r0
 800d70a:	2b00      	cmp	r3, #0
 800d70c:	d109      	bne.n	800d722 <HW_IPCC_Tx_Handler+0x6a>
 800d70e:	4b0e      	ldr	r3, [pc, #56]	; (800d748 <HW_IPCC_Tx_Handler+0x90>)
 800d710:	685b      	ldr	r3, [r3, #4]
 800d712:	43db      	mvns	r3, r3
 800d714:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800d718:	2b00      	cmp	r3, #0
 800d71a:	d002      	beq.n	800d722 <HW_IPCC_Tx_Handler+0x6a>
  {
    HW_IPCC_MM_FreeBufHandler();
 800d71c:	f000 f8b2 	bl	800d884 <HW_IPCC_MM_FreeBufHandler>
 800d720:	e00f      	b.n	800d742 <HW_IPCC_Tx_Handler+0x8a>
  }
  else if (HW_IPCC_TX_PENDING( HW_IPCC_HCI_ACL_DATA_CHANNEL ))
 800d722:	2120      	movs	r1, #32
 800d724:	4808      	ldr	r0, [pc, #32]	; (800d748 <HW_IPCC_Tx_Handler+0x90>)
 800d726:	f7ff ff64 	bl	800d5f2 <LL_C1_IPCC_IsActiveFlag_CHx>
 800d72a:	4603      	mov	r3, r0
 800d72c:	2b00      	cmp	r3, #0
 800d72e:	d109      	bne.n	800d744 <HW_IPCC_Tx_Handler+0x8c>
 800d730:	4b05      	ldr	r3, [pc, #20]	; (800d748 <HW_IPCC_Tx_Handler+0x90>)
 800d732:	685b      	ldr	r3, [r3, #4]
 800d734:	43db      	mvns	r3, r3
 800d736:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800d73a:	2b00      	cmp	r3, #0
 800d73c:	d002      	beq.n	800d744 <HW_IPCC_Tx_Handler+0x8c>
  {
    HW_IPCC_BLE_AclDataEvtHandler();
 800d73e:	f000 f843 	bl	800d7c8 <HW_IPCC_BLE_AclDataEvtHandler>
  }

  return;
 800d742:	bf00      	nop
 800d744:	bf00      	nop
}
 800d746:	bd80      	pop	{r7, pc}
 800d748:	58000c00 	.word	0x58000c00

0800d74c <HW_IPCC_Enable>:
/******************************************************************************
 * GENERAL
 ******************************************************************************/
void HW_IPCC_Enable( void )
{
 800d74c:	b580      	push	{r7, lr}
 800d74e:	af00      	add	r7, sp, #0
   * When the CPU2 receives that command, it waits for its event input to be set to restart the CPU2 firmware.
   * This is required because once C2BOOT has been set once, a clear/set on C2BOOT has no effect.
   * When SHCI_C2_Reinit( ) is not called, generating an event to the CPU2 does not have any effect
   * So, by default, the application shall both set the event flag and set the C2BOOT bit.
   */
  __SEV( );       /* Set the internal event flag and send an event to the CPU2 */
 800d750:	bf40      	sev
  __WFE( );       /* Clear the internal event flag */
 800d752:	bf20      	wfe
  LL_PWR_EnableBootC2( );
 800d754:	f7ff feb0 	bl	800d4b8 <LL_PWR_EnableBootC2>

  return;
 800d758:	bf00      	nop
}
 800d75a:	bd80      	pop	{r7, pc}

0800d75c <HW_IPCC_Init>:

void HW_IPCC_Init( void )
{
 800d75c:	b580      	push	{r7, lr}
 800d75e:	af00      	add	r7, sp, #0
  LL_AHB3_GRP1_EnableClock( LL_AHB3_GRP1_PERIPH_IPCC );
 800d760:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800d764:	f7ff feb8 	bl	800d4d8 <LL_AHB3_GRP1_EnableClock>

  LL_C1_IPCC_EnableIT_RXO( IPCC );
 800d768:	4806      	ldr	r0, [pc, #24]	; (800d784 <HW_IPCC_Init+0x28>)
 800d76a:	f7ff fede 	bl	800d52a <LL_C1_IPCC_EnableIT_RXO>
  LL_C1_IPCC_EnableIT_TXF( IPCC );
 800d76e:	4805      	ldr	r0, [pc, #20]	; (800d784 <HW_IPCC_Init+0x28>)
 800d770:	f7ff fecb 	bl	800d50a <LL_C1_IPCC_EnableIT_TXF>

  HAL_NVIC_EnableIRQ(IPCC_C1_RX_IRQn);
 800d774:	202c      	movs	r0, #44	; 0x2c
 800d776:	f7f8 f8f4 	bl	8005962 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_EnableIRQ(IPCC_C1_TX_IRQn);
 800d77a:	202d      	movs	r0, #45	; 0x2d
 800d77c:	f7f8 f8f1 	bl	8005962 <HAL_NVIC_EnableIRQ>

  return;
 800d780:	bf00      	nop
}
 800d782:	bd80      	pop	{r7, pc}
 800d784:	58000c00 	.word	0x58000c00

0800d788 <HW_IPCC_BLE_Init>:

/******************************************************************************
 * BLE
 ******************************************************************************/
void HW_IPCC_BLE_Init( void )
{
 800d788:	b580      	push	{r7, lr}
 800d78a:	af00      	add	r7, sp, #0
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_BLE_EVENT_CHANNEL );
 800d78c:	2101      	movs	r1, #1
 800d78e:	4802      	ldr	r0, [pc, #8]	; (800d798 <HW_IPCC_BLE_Init+0x10>)
 800d790:	f7ff ff00 	bl	800d594 <LL_C1_IPCC_EnableReceiveChannel>

  return;
 800d794:	bf00      	nop
}
 800d796:	bd80      	pop	{r7, pc}
 800d798:	58000c00 	.word	0x58000c00

0800d79c <HW_IPCC_BLE_SendCmd>:

void HW_IPCC_BLE_SendCmd( void )
{
 800d79c:	b580      	push	{r7, lr}
 800d79e:	af00      	add	r7, sp, #0
  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_BLE_CMD_CHANNEL );
 800d7a0:	2101      	movs	r1, #1
 800d7a2:	4802      	ldr	r0, [pc, #8]	; (800d7ac <HW_IPCC_BLE_SendCmd+0x10>)
 800d7a4:	f7ff ff16 	bl	800d5d4 <LL_C1_IPCC_SetFlag_CHx>

  return;
 800d7a8:	bf00      	nop
}
 800d7aa:	bd80      	pop	{r7, pc}
 800d7ac:	58000c00 	.word	0x58000c00

0800d7b0 <HW_IPCC_BLE_EvtHandler>:

static void HW_IPCC_BLE_EvtHandler( void )
{
 800d7b0:	b580      	push	{r7, lr}
 800d7b2:	af00      	add	r7, sp, #0
  HW_IPCC_BLE_RxEvtNot();
 800d7b4:	f7ff f824 	bl	800c800 <HW_IPCC_BLE_RxEvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_BLE_EVENT_CHANNEL );
 800d7b8:	2101      	movs	r1, #1
 800d7ba:	4802      	ldr	r0, [pc, #8]	; (800d7c4 <HW_IPCC_BLE_EvtHandler+0x14>)
 800d7bc:	f7ff fefc 	bl	800d5b8 <LL_C1_IPCC_ClearFlag_CHx>

  return;
 800d7c0:	bf00      	nop
}
 800d7c2:	bd80      	pop	{r7, pc}
 800d7c4:	58000c00 	.word	0x58000c00

0800d7c8 <HW_IPCC_BLE_AclDataEvtHandler>:

  return;
}

static void HW_IPCC_BLE_AclDataEvtHandler( void )
{
 800d7c8:	b580      	push	{r7, lr}
 800d7ca:	af00      	add	r7, sp, #0
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_HCI_ACL_DATA_CHANNEL );
 800d7cc:	2120      	movs	r1, #32
 800d7ce:	4803      	ldr	r0, [pc, #12]	; (800d7dc <HW_IPCC_BLE_AclDataEvtHandler+0x14>)
 800d7d0:	f7ff fece 	bl	800d570 <LL_C1_IPCC_DisableTransmitChannel>

  HW_IPCC_BLE_AclDataAckNot();
 800d7d4:	f7ff f830 	bl	800c838 <HW_IPCC_BLE_AclDataAckNot>

  return;
 800d7d8:	bf00      	nop
}
 800d7da:	bd80      	pop	{r7, pc}
 800d7dc:	58000c00 	.word	0x58000c00

0800d7e0 <HW_IPCC_SYS_Init>:

/******************************************************************************
 * SYSTEM
 ******************************************************************************/
void HW_IPCC_SYS_Init( void )
{
 800d7e0:	b580      	push	{r7, lr}
 800d7e2:	af00      	add	r7, sp, #0
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_SYSTEM_EVENT_CHANNEL );
 800d7e4:	2102      	movs	r1, #2
 800d7e6:	4802      	ldr	r0, [pc, #8]	; (800d7f0 <HW_IPCC_SYS_Init+0x10>)
 800d7e8:	f7ff fed4 	bl	800d594 <LL_C1_IPCC_EnableReceiveChannel>

  return;
 800d7ec:	bf00      	nop
}
 800d7ee:	bd80      	pop	{r7, pc}
 800d7f0:	58000c00 	.word	0x58000c00

0800d7f4 <HW_IPCC_SYS_SendCmd>:

void HW_IPCC_SYS_SendCmd( void )
{
 800d7f4:	b580      	push	{r7, lr}
 800d7f6:	af00      	add	r7, sp, #0
  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 800d7f8:	2102      	movs	r1, #2
 800d7fa:	4804      	ldr	r0, [pc, #16]	; (800d80c <HW_IPCC_SYS_SendCmd+0x18>)
 800d7fc:	f7ff feea 	bl	800d5d4 <LL_C1_IPCC_SetFlag_CHx>
  LL_C1_IPCC_EnableTransmitChannel( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 800d800:	2102      	movs	r1, #2
 800d802:	4802      	ldr	r0, [pc, #8]	; (800d80c <HW_IPCC_SYS_SendCmd+0x18>)
 800d804:	f7ff fea1 	bl	800d54a <LL_C1_IPCC_EnableTransmitChannel>

  return;
 800d808:	bf00      	nop
}
 800d80a:	bd80      	pop	{r7, pc}
 800d80c:	58000c00 	.word	0x58000c00

0800d810 <HW_IPCC_SYS_CmdEvtHandler>:

static void HW_IPCC_SYS_CmdEvtHandler( void )
{
 800d810:	b580      	push	{r7, lr}
 800d812:	af00      	add	r7, sp, #0
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 800d814:	2102      	movs	r1, #2
 800d816:	4803      	ldr	r0, [pc, #12]	; (800d824 <HW_IPCC_SYS_CmdEvtHandler+0x14>)
 800d818:	f7ff feaa 	bl	800d570 <LL_C1_IPCC_DisableTransmitChannel>

  HW_IPCC_SYS_CmdEvtNot();
 800d81c:	f7ff f854 	bl	800c8c8 <HW_IPCC_SYS_CmdEvtNot>

  return;
 800d820:	bf00      	nop
}
 800d822:	bd80      	pop	{r7, pc}
 800d824:	58000c00 	.word	0x58000c00

0800d828 <HW_IPCC_SYS_EvtHandler>:

static void HW_IPCC_SYS_EvtHandler( void )
{
 800d828:	b580      	push	{r7, lr}
 800d82a:	af00      	add	r7, sp, #0
  HW_IPCC_SYS_EvtNot();
 800d82c:	f7ff f85c 	bl	800c8e8 <HW_IPCC_SYS_EvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_SYSTEM_EVENT_CHANNEL );
 800d830:	2102      	movs	r1, #2
 800d832:	4802      	ldr	r0, [pc, #8]	; (800d83c <HW_IPCC_SYS_EvtHandler+0x14>)
 800d834:	f7ff fec0 	bl	800d5b8 <LL_C1_IPCC_ClearFlag_CHx>

  return;
 800d838:	bf00      	nop
}
 800d83a:	bd80      	pop	{r7, pc}
 800d83c:	58000c00 	.word	0x58000c00

0800d840 <HW_IPCC_MM_SendFreeBuf>:

/******************************************************************************
 * MEMORY MANAGER
 ******************************************************************************/
void HW_IPCC_MM_SendFreeBuf( void (*cb)( void ) )
{
 800d840:	b580      	push	{r7, lr}
 800d842:	b082      	sub	sp, #8
 800d844:	af00      	add	r7, sp, #0
 800d846:	6078      	str	r0, [r7, #4]
  if ( LL_C1_IPCC_IsActiveFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL ) )
 800d848:	2108      	movs	r1, #8
 800d84a:	480c      	ldr	r0, [pc, #48]	; (800d87c <HW_IPCC_MM_SendFreeBuf+0x3c>)
 800d84c:	f7ff fed1 	bl	800d5f2 <LL_C1_IPCC_IsActiveFlag_CHx>
 800d850:	4603      	mov	r3, r0
 800d852:	2b00      	cmp	r3, #0
 800d854:	d007      	beq.n	800d866 <HW_IPCC_MM_SendFreeBuf+0x26>
  {
    FreeBufCb = cb;
 800d856:	4a0a      	ldr	r2, [pc, #40]	; (800d880 <HW_IPCC_MM_SendFreeBuf+0x40>)
 800d858:	687b      	ldr	r3, [r7, #4]
 800d85a:	6013      	str	r3, [r2, #0]
    LL_C1_IPCC_EnableTransmitChannel( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 800d85c:	2108      	movs	r1, #8
 800d85e:	4807      	ldr	r0, [pc, #28]	; (800d87c <HW_IPCC_MM_SendFreeBuf+0x3c>)
 800d860:	f7ff fe73 	bl	800d54a <LL_C1_IPCC_EnableTransmitChannel>
    cb();

    LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
  }

  return;
 800d864:	e006      	b.n	800d874 <HW_IPCC_MM_SendFreeBuf+0x34>
    cb();
 800d866:	687b      	ldr	r3, [r7, #4]
 800d868:	4798      	blx	r3
    LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 800d86a:	2108      	movs	r1, #8
 800d86c:	4803      	ldr	r0, [pc, #12]	; (800d87c <HW_IPCC_MM_SendFreeBuf+0x3c>)
 800d86e:	f7ff feb1 	bl	800d5d4 <LL_C1_IPCC_SetFlag_CHx>
  return;
 800d872:	bf00      	nop
}
 800d874:	3708      	adds	r7, #8
 800d876:	46bd      	mov	sp, r7
 800d878:	bd80      	pop	{r7, pc}
 800d87a:	bf00      	nop
 800d87c:	58000c00 	.word	0x58000c00
 800d880:	200004a8 	.word	0x200004a8

0800d884 <HW_IPCC_MM_FreeBufHandler>:

static void HW_IPCC_MM_FreeBufHandler( void )
{
 800d884:	b580      	push	{r7, lr}
 800d886:	af00      	add	r7, sp, #0
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 800d888:	2108      	movs	r1, #8
 800d88a:	4806      	ldr	r0, [pc, #24]	; (800d8a4 <HW_IPCC_MM_FreeBufHandler+0x20>)
 800d88c:	f7ff fe70 	bl	800d570 <LL_C1_IPCC_DisableTransmitChannel>

  FreeBufCb();
 800d890:	4b05      	ldr	r3, [pc, #20]	; (800d8a8 <HW_IPCC_MM_FreeBufHandler+0x24>)
 800d892:	681b      	ldr	r3, [r3, #0]
 800d894:	4798      	blx	r3

  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 800d896:	2108      	movs	r1, #8
 800d898:	4802      	ldr	r0, [pc, #8]	; (800d8a4 <HW_IPCC_MM_FreeBufHandler+0x20>)
 800d89a:	f7ff fe9b 	bl	800d5d4 <LL_C1_IPCC_SetFlag_CHx>

  return;
 800d89e:	bf00      	nop
}
 800d8a0:	bd80      	pop	{r7, pc}
 800d8a2:	bf00      	nop
 800d8a4:	58000c00 	.word	0x58000c00
 800d8a8:	200004a8 	.word	0x200004a8

0800d8ac <HW_IPCC_TRACES_Init>:

/******************************************************************************
 * TRACES
 ******************************************************************************/
void HW_IPCC_TRACES_Init( void )
{
 800d8ac:	b580      	push	{r7, lr}
 800d8ae:	af00      	add	r7, sp, #0
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_TRACES_CHANNEL );
 800d8b0:	2108      	movs	r1, #8
 800d8b2:	4802      	ldr	r0, [pc, #8]	; (800d8bc <HW_IPCC_TRACES_Init+0x10>)
 800d8b4:	f7ff fe6e 	bl	800d594 <LL_C1_IPCC_EnableReceiveChannel>

  return;
 800d8b8:	bf00      	nop
}
 800d8ba:	bd80      	pop	{r7, pc}
 800d8bc:	58000c00 	.word	0x58000c00

0800d8c0 <HW_IPCC_TRACES_EvtHandler>:

static void HW_IPCC_TRACES_EvtHandler( void )
{
 800d8c0:	b580      	push	{r7, lr}
 800d8c2:	af00      	add	r7, sp, #0
  HW_IPCC_TRACES_EvtNot();
 800d8c4:	f7ff f8ae 	bl	800ca24 <HW_IPCC_TRACES_EvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_TRACES_CHANNEL );
 800d8c8:	2108      	movs	r1, #8
 800d8ca:	4802      	ldr	r0, [pc, #8]	; (800d8d4 <HW_IPCC_TRACES_EvtHandler+0x14>)
 800d8cc:	f7ff fe74 	bl	800d5b8 <LL_C1_IPCC_ClearFlag_CHx>

  return;
 800d8d0:	bf00      	nop
}
 800d8d2:	bd80      	pop	{r7, pc}
 800d8d4:	58000c00 	.word	0x58000c00

0800d8d8 <UTIL_LPM_Init>:
/* Global variables ----------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Functions Definition ------------------------------------------------------*/

void UTIL_LPM_Init( void )
{
 800d8d8:	b480      	push	{r7}
 800d8da:	af00      	add	r7, sp, #0
  StopModeDisable = UTIL_LPM_NO_BIT_SET;
 800d8dc:	4b05      	ldr	r3, [pc, #20]	; (800d8f4 <UTIL_LPM_Init+0x1c>)
 800d8de:	2200      	movs	r2, #0
 800d8e0:	601a      	str	r2, [r3, #0]
  OffModeDisable = UTIL_LPM_NO_BIT_SET;
 800d8e2:	4b05      	ldr	r3, [pc, #20]	; (800d8f8 <UTIL_LPM_Init+0x20>)
 800d8e4:	2200      	movs	r2, #0
 800d8e6:	601a      	str	r2, [r3, #0]
  UTIL_LPM_INIT_CRITICAL_SECTION( );
}
 800d8e8:	bf00      	nop
 800d8ea:	46bd      	mov	sp, r7
 800d8ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8f0:	4770      	bx	lr
 800d8f2:	bf00      	nop
 800d8f4:	200004ac 	.word	0x200004ac
 800d8f8:	200004b0 	.word	0x200004b0

0800d8fc <UTIL_LPM_SetOffMode>:
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}

void UTIL_LPM_SetOffMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 800d8fc:	b480      	push	{r7}
 800d8fe:	b087      	sub	sp, #28
 800d900:	af00      	add	r7, sp, #0
 800d902:	6078      	str	r0, [r7, #4]
 800d904:	460b      	mov	r3, r1
 800d906:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d908:	f3ef 8310 	mrs	r3, PRIMASK
 800d90c:	613b      	str	r3, [r7, #16]
  return(result);
 800d90e:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 800d910:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800d912:	b672      	cpsid	i
  
  switch(state)
 800d914:	78fb      	ldrb	r3, [r7, #3]
 800d916:	2b00      	cmp	r3, #0
 800d918:	d009      	beq.n	800d92e <UTIL_LPM_SetOffMode+0x32>
 800d91a:	2b01      	cmp	r3, #1
 800d91c:	d000      	beq.n	800d920 <UTIL_LPM_SetOffMode+0x24>
    {
      OffModeDisable &= ( ~lpm_id_bm );
      break;
    }
    default:
      break;
 800d91e:	e00e      	b.n	800d93e <UTIL_LPM_SetOffMode+0x42>
      OffModeDisable |= lpm_id_bm;
 800d920:	4b0c      	ldr	r3, [pc, #48]	; (800d954 <UTIL_LPM_SetOffMode+0x58>)
 800d922:	681a      	ldr	r2, [r3, #0]
 800d924:	687b      	ldr	r3, [r7, #4]
 800d926:	4313      	orrs	r3, r2
 800d928:	4a0a      	ldr	r2, [pc, #40]	; (800d954 <UTIL_LPM_SetOffMode+0x58>)
 800d92a:	6013      	str	r3, [r2, #0]
      break;
 800d92c:	e007      	b.n	800d93e <UTIL_LPM_SetOffMode+0x42>
      OffModeDisable &= ( ~lpm_id_bm );
 800d92e:	687b      	ldr	r3, [r7, #4]
 800d930:	43da      	mvns	r2, r3
 800d932:	4b08      	ldr	r3, [pc, #32]	; (800d954 <UTIL_LPM_SetOffMode+0x58>)
 800d934:	681b      	ldr	r3, [r3, #0]
 800d936:	4013      	ands	r3, r2
 800d938:	4a06      	ldr	r2, [pc, #24]	; (800d954 <UTIL_LPM_SetOffMode+0x58>)
 800d93a:	6013      	str	r3, [r2, #0]
      break;
 800d93c:	bf00      	nop
 800d93e:	697b      	ldr	r3, [r7, #20]
 800d940:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d942:	68fb      	ldr	r3, [r7, #12]
 800d944:	f383 8810 	msr	PRIMASK, r3
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 800d948:	bf00      	nop
 800d94a:	371c      	adds	r7, #28
 800d94c:	46bd      	mov	sp, r7
 800d94e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d952:	4770      	bx	lr
 800d954:	200004b0 	.word	0x200004b0

0800d958 <UTIL_SEQ_Run>:
 * This function can be nested.
 * That is the reason why many variables that are used only in that function are declared static.
 * Note: These variables could have been declared static in the function.
 */
void UTIL_SEQ_Run( UTIL_SEQ_bm_t mask_bm )
{
 800d958:	b580      	push	{r7, lr}
 800d95a:	b08c      	sub	sp, #48	; 0x30
 800d95c:	af00      	add	r7, sp, #0
 800d95e:	6078      	str	r0, [r7, #4]
  /**
   *  When this function is nested, the mask to be applied cannot be larger than the first call
   *  The mask is always getting smaller and smaller
   *  A copy is made of the mask set by UTIL_SEQ_Run() in case it is called again in the task
   */
  super_mask_backup = SuperMask;
 800d960:	4b63      	ldr	r3, [pc, #396]	; (800daf0 <UTIL_SEQ_Run+0x198>)
 800d962:	681b      	ldr	r3, [r3, #0]
 800d964:	62bb      	str	r3, [r7, #40]	; 0x28
  SuperMask &= mask_bm;
 800d966:	4b62      	ldr	r3, [pc, #392]	; (800daf0 <UTIL_SEQ_Run+0x198>)
 800d968:	681a      	ldr	r2, [r3, #0]
 800d96a:	687b      	ldr	r3, [r7, #4]
 800d96c:	4013      	ands	r3, r2
 800d96e:	4a60      	ldr	r2, [pc, #384]	; (800daf0 <UTIL_SEQ_Run+0x198>)
 800d970:	6013      	str	r3, [r2, #0]
   * TaskMask that comes from UTIL_SEQ_PauseTask() / UTIL_SEQ_ResumeTask
   * SuperMask that comes from UTIL_SEQ_Run
   * If the waited event is there, exit from  UTIL_SEQ_Run() to return to the
   * waiting task
   */
  while( (TaskSet & TaskMask & SuperMask) && (!(EvtSet & EvtWaited)) )
 800d972:	e082      	b.n	800da7a <UTIL_SEQ_Run+0x122>
  {
    counter = 0;
 800d974:	2300      	movs	r3, #0
 800d976:	62fb      	str	r3, [r7, #44]	; 0x2c
    /**
     * When a flag is set, the associated bit is set in TaskPrio[counter].priority mask depending
     * on the priority parameter given from UTIL_SEQ_SetTask()
     * The while loop is looking for a flag set from the highest priority maskr to the lower
     */
    while(!(TaskPrio[counter].priority & TaskMask & SuperMask))
 800d978:	e002      	b.n	800d980 <UTIL_SEQ_Run+0x28>
    {
      counter++;
 800d97a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d97c:	3301      	adds	r3, #1
 800d97e:	62fb      	str	r3, [r7, #44]	; 0x2c
    while(!(TaskPrio[counter].priority & TaskMask & SuperMask))
 800d980:	4a5c      	ldr	r2, [pc, #368]	; (800daf4 <UTIL_SEQ_Run+0x19c>)
 800d982:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d984:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 800d988:	4b5b      	ldr	r3, [pc, #364]	; (800daf8 <UTIL_SEQ_Run+0x1a0>)
 800d98a:	681b      	ldr	r3, [r3, #0]
 800d98c:	401a      	ands	r2, r3
 800d98e:	4b58      	ldr	r3, [pc, #352]	; (800daf0 <UTIL_SEQ_Run+0x198>)
 800d990:	681b      	ldr	r3, [r3, #0]
 800d992:	4013      	ands	r3, r2
 800d994:	2b00      	cmp	r3, #0
 800d996:	d0f0      	beq.n	800d97a <UTIL_SEQ_Run+0x22>
    }

    current_task_set = TaskPrio[counter].priority & TaskMask & SuperMask;
 800d998:	4a56      	ldr	r2, [pc, #344]	; (800daf4 <UTIL_SEQ_Run+0x19c>)
 800d99a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d99c:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 800d9a0:	4b55      	ldr	r3, [pc, #340]	; (800daf8 <UTIL_SEQ_Run+0x1a0>)
 800d9a2:	681b      	ldr	r3, [r3, #0]
 800d9a4:	401a      	ands	r2, r3
 800d9a6:	4b52      	ldr	r3, [pc, #328]	; (800daf0 <UTIL_SEQ_Run+0x198>)
 800d9a8:	681b      	ldr	r3, [r3, #0]
 800d9aa:	4013      	ands	r3, r2
 800d9ac:	627b      	str	r3, [r7, #36]	; 0x24
     * so that the second one can be executed.
     * Note that the first flag is not removed from the list of pending task but just masked by the round_robin mask
     *
     * In the check below, the round_robin mask is reinitialize in case all pending tasks haven been executed at least once
     */
    if (!(TaskPrio[counter].round_robin & current_task_set))
 800d9ae:	4a51      	ldr	r2, [pc, #324]	; (800daf4 <UTIL_SEQ_Run+0x19c>)
 800d9b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d9b2:	00db      	lsls	r3, r3, #3
 800d9b4:	4413      	add	r3, r2
 800d9b6:	685a      	ldr	r2, [r3, #4]
 800d9b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d9ba:	4013      	ands	r3, r2
 800d9bc:	2b00      	cmp	r3, #0
 800d9be:	d106      	bne.n	800d9ce <UTIL_SEQ_Run+0x76>
    {
      TaskPrio[counter].round_robin = UTIL_SEQ_ALL_BIT_SET;
 800d9c0:	4a4c      	ldr	r2, [pc, #304]	; (800daf4 <UTIL_SEQ_Run+0x19c>)
 800d9c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d9c4:	00db      	lsls	r3, r3, #3
 800d9c6:	4413      	add	r3, r2
 800d9c8:	f04f 32ff 	mov.w	r2, #4294967295
 800d9cc:	605a      	str	r2, [r3, #4]

    /** Read the flag index of the task to be executed
	 *  Once the index is read, the associated task will be executed even though a higher priority stack is requested
	 *  before task execution.
	 */
    CurrentTaskIdx = bit_position(current_task_set & TaskPrio[counter].round_robin);
 800d9ce:	4a49      	ldr	r2, [pc, #292]	; (800daf4 <UTIL_SEQ_Run+0x19c>)
 800d9d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d9d2:	00db      	lsls	r3, r3, #3
 800d9d4:	4413      	add	r3, r2
 800d9d6:	685a      	ldr	r2, [r3, #4]
 800d9d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d9da:	4013      	ands	r3, r2
 800d9dc:	4618      	mov	r0, r3
 800d9de:	f000 f97d 	bl	800dcdc <bit_position>
 800d9e2:	4602      	mov	r2, r0
 800d9e4:	4b45      	ldr	r3, [pc, #276]	; (800dafc <UTIL_SEQ_Run+0x1a4>)
 800d9e6:	601a      	str	r2, [r3, #0]

    /** remove from the roun_robin mask the task that has been selected to be executed */
    TaskPrio[counter].round_robin &= ~(1 << (CurrentTaskIdx));
 800d9e8:	4a42      	ldr	r2, [pc, #264]	; (800daf4 <UTIL_SEQ_Run+0x19c>)
 800d9ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d9ec:	00db      	lsls	r3, r3, #3
 800d9ee:	4413      	add	r3, r2
 800d9f0:	685b      	ldr	r3, [r3, #4]
 800d9f2:	4a42      	ldr	r2, [pc, #264]	; (800dafc <UTIL_SEQ_Run+0x1a4>)
 800d9f4:	6812      	ldr	r2, [r2, #0]
 800d9f6:	2101      	movs	r1, #1
 800d9f8:	fa01 f202 	lsl.w	r2, r1, r2
 800d9fc:	43d2      	mvns	r2, r2
 800d9fe:	401a      	ands	r2, r3
 800da00:	493c      	ldr	r1, [pc, #240]	; (800daf4 <UTIL_SEQ_Run+0x19c>)
 800da02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800da04:	00db      	lsls	r3, r3, #3
 800da06:	440b      	add	r3, r1
 800da08:	605a      	str	r2, [r3, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800da0a:	f3ef 8310 	mrs	r3, PRIMASK
 800da0e:	61bb      	str	r3, [r7, #24]
  return(result);
 800da10:	69bb      	ldr	r3, [r7, #24]

    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800da12:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 800da14:	b672      	cpsid	i
    /** remove from the list or pending task the one that has been selected to be executed */
    TaskSet &= ~(1 << (CurrentTaskIdx));
 800da16:	4b39      	ldr	r3, [pc, #228]	; (800dafc <UTIL_SEQ_Run+0x1a4>)
 800da18:	681b      	ldr	r3, [r3, #0]
 800da1a:	2201      	movs	r2, #1
 800da1c:	fa02 f303 	lsl.w	r3, r2, r3
 800da20:	43db      	mvns	r3, r3
 800da22:	461a      	mov	r2, r3
 800da24:	4b36      	ldr	r3, [pc, #216]	; (800db00 <UTIL_SEQ_Run+0x1a8>)
 800da26:	681b      	ldr	r3, [r3, #0]
 800da28:	4013      	ands	r3, r2
 800da2a:	4a35      	ldr	r2, [pc, #212]	; (800db00 <UTIL_SEQ_Run+0x1a8>)
 800da2c:	6013      	str	r3, [r2, #0]
    /** remove from all priority mask the task that has been selected to be executed */
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter; counter--)
 800da2e:	2302      	movs	r3, #2
 800da30:	62fb      	str	r3, [r7, #44]	; 0x2c
 800da32:	e014      	b.n	800da5e <UTIL_SEQ_Run+0x106>
    {
      TaskPrio[counter - 1].priority &= ~(1 << (CurrentTaskIdx));
 800da34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800da36:	3b01      	subs	r3, #1
 800da38:	4a2e      	ldr	r2, [pc, #184]	; (800daf4 <UTIL_SEQ_Run+0x19c>)
 800da3a:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 800da3e:	4b2f      	ldr	r3, [pc, #188]	; (800dafc <UTIL_SEQ_Run+0x1a4>)
 800da40:	681b      	ldr	r3, [r3, #0]
 800da42:	2101      	movs	r1, #1
 800da44:	fa01 f303 	lsl.w	r3, r1, r3
 800da48:	43db      	mvns	r3, r3
 800da4a:	4619      	mov	r1, r3
 800da4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800da4e:	3b01      	subs	r3, #1
 800da50:	400a      	ands	r2, r1
 800da52:	4928      	ldr	r1, [pc, #160]	; (800daf4 <UTIL_SEQ_Run+0x19c>)
 800da54:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter; counter--)
 800da58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800da5a:	3b01      	subs	r3, #1
 800da5c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800da5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800da60:	2b00      	cmp	r3, #0
 800da62:	d1e7      	bne.n	800da34 <UTIL_SEQ_Run+0xdc>
 800da64:	6a3b      	ldr	r3, [r7, #32]
 800da66:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800da68:	697b      	ldr	r3, [r7, #20]
 800da6a:	f383 8810 	msr	PRIMASK, r3
    }
    UTIL_SEQ_EXIT_CRITICAL_SECTION( );
    /** Execute the task */
    TaskCb[CurrentTaskIdx]( );
 800da6e:	4b23      	ldr	r3, [pc, #140]	; (800dafc <UTIL_SEQ_Run+0x1a4>)
 800da70:	681b      	ldr	r3, [r3, #0]
 800da72:	4a24      	ldr	r2, [pc, #144]	; (800db04 <UTIL_SEQ_Run+0x1ac>)
 800da74:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800da78:	4798      	blx	r3
  while( (TaskSet & TaskMask & SuperMask) && (!(EvtSet & EvtWaited)) )
 800da7a:	4b21      	ldr	r3, [pc, #132]	; (800db00 <UTIL_SEQ_Run+0x1a8>)
 800da7c:	681a      	ldr	r2, [r3, #0]
 800da7e:	4b1e      	ldr	r3, [pc, #120]	; (800daf8 <UTIL_SEQ_Run+0x1a0>)
 800da80:	681b      	ldr	r3, [r3, #0]
 800da82:	401a      	ands	r2, r3
 800da84:	4b1a      	ldr	r3, [pc, #104]	; (800daf0 <UTIL_SEQ_Run+0x198>)
 800da86:	681b      	ldr	r3, [r3, #0]
 800da88:	4013      	ands	r3, r2
 800da8a:	2b00      	cmp	r3, #0
 800da8c:	d007      	beq.n	800da9e <UTIL_SEQ_Run+0x146>
 800da8e:	4b1e      	ldr	r3, [pc, #120]	; (800db08 <UTIL_SEQ_Run+0x1b0>)
 800da90:	681a      	ldr	r2, [r3, #0]
 800da92:	4b1e      	ldr	r3, [pc, #120]	; (800db0c <UTIL_SEQ_Run+0x1b4>)
 800da94:	681b      	ldr	r3, [r3, #0]
 800da96:	4013      	ands	r3, r2
 800da98:	2b00      	cmp	r3, #0
 800da9a:	f43f af6b 	beq.w	800d974 <UTIL_SEQ_Run+0x1c>
  }

  UTIL_SEQ_PreIdle( );
 800da9e:	f000 f90f 	bl	800dcc0 <UTIL_SEQ_PreIdle>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800daa2:	f3ef 8310 	mrs	r3, PRIMASK
 800daa6:	613b      	str	r3, [r7, #16]
  return(result);
 800daa8:	693b      	ldr	r3, [r7, #16]
  
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800daaa:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 800daac:	b672      	cpsid	i
  if (!((TaskSet & TaskMask & SuperMask) || (EvtSet & EvtWaited)))
 800daae:	4b14      	ldr	r3, [pc, #80]	; (800db00 <UTIL_SEQ_Run+0x1a8>)
 800dab0:	681a      	ldr	r2, [r3, #0]
 800dab2:	4b11      	ldr	r3, [pc, #68]	; (800daf8 <UTIL_SEQ_Run+0x1a0>)
 800dab4:	681b      	ldr	r3, [r3, #0]
 800dab6:	401a      	ands	r2, r3
 800dab8:	4b0d      	ldr	r3, [pc, #52]	; (800daf0 <UTIL_SEQ_Run+0x198>)
 800daba:	681b      	ldr	r3, [r3, #0]
 800dabc:	4013      	ands	r3, r2
 800dabe:	2b00      	cmp	r3, #0
 800dac0:	d108      	bne.n	800dad4 <UTIL_SEQ_Run+0x17c>
 800dac2:	4b11      	ldr	r3, [pc, #68]	; (800db08 <UTIL_SEQ_Run+0x1b0>)
 800dac4:	681a      	ldr	r2, [r3, #0]
 800dac6:	4b11      	ldr	r3, [pc, #68]	; (800db0c <UTIL_SEQ_Run+0x1b4>)
 800dac8:	681b      	ldr	r3, [r3, #0]
 800daca:	4013      	ands	r3, r2
 800dacc:	2b00      	cmp	r3, #0
 800dace:	d101      	bne.n	800dad4 <UTIL_SEQ_Run+0x17c>
  {
    UTIL_SEQ_Idle( );
 800dad0:	f7f2 fd5b 	bl	800058a <UTIL_SEQ_Idle>
 800dad4:	69fb      	ldr	r3, [r7, #28]
 800dad6:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800dad8:	68fb      	ldr	r3, [r7, #12]
 800dada:	f383 8810 	msr	PRIMASK, r3
  }
  UTIL_SEQ_EXIT_CRITICAL_SECTION( );
  
  UTIL_SEQ_PostIdle( );
 800dade:	f000 f8f6 	bl	800dcce <UTIL_SEQ_PostIdle>

  /** restore the mask from UTIL_SEQ_Run() */
  SuperMask = super_mask_backup;
 800dae2:	4a03      	ldr	r2, [pc, #12]	; (800daf0 <UTIL_SEQ_Run+0x198>)
 800dae4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dae6:	6013      	str	r3, [r2, #0]

  return;
 800dae8:	bf00      	nop
}
 800daea:	3730      	adds	r7, #48	; 0x30
 800daec:	46bd      	mov	sp, r7
 800daee:	bd80      	pop	{r7, pc}
 800daf0:	20000170 	.word	0x20000170
 800daf4:	20000544 	.word	0x20000544
 800daf8:	2000016c 	.word	0x2000016c
 800dafc:	200004c0 	.word	0x200004c0
 800db00:	200004b4 	.word	0x200004b4
 800db04:	200004c4 	.word	0x200004c4
 800db08:	200004b8 	.word	0x200004b8
 800db0c:	200004bc 	.word	0x200004bc

0800db10 <UTIL_SEQ_RegTask>:

/**
 *  this function can be nested
 */
void UTIL_SEQ_RegTask( UTIL_SEQ_bm_t task_id_bm , uint32_t flags, void (*task)( void ) )
{
 800db10:	b580      	push	{r7, lr}
 800db12:	b088      	sub	sp, #32
 800db14:	af00      	add	r7, sp, #0
 800db16:	60f8      	str	r0, [r7, #12]
 800db18:	60b9      	str	r1, [r7, #8]
 800db1a:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800db1c:	f3ef 8310 	mrs	r3, PRIMASK
 800db20:	617b      	str	r3, [r7, #20]
  return(result);
 800db22:	697b      	ldr	r3, [r7, #20]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800db24:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 800db26:	b672      	cpsid	i

  TaskCb[bit_position(task_id_bm)] = task;
 800db28:	68f8      	ldr	r0, [r7, #12]
 800db2a:	f000 f8d7 	bl	800dcdc <bit_position>
 800db2e:	4601      	mov	r1, r0
 800db30:	4a06      	ldr	r2, [pc, #24]	; (800db4c <UTIL_SEQ_RegTask+0x3c>)
 800db32:	687b      	ldr	r3, [r7, #4]
 800db34:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800db38:	69fb      	ldr	r3, [r7, #28]
 800db3a:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800db3c:	69bb      	ldr	r3, [r7, #24]
 800db3e:	f383 8810 	msr	PRIMASK, r3

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 800db42:	bf00      	nop
}
 800db44:	3720      	adds	r7, #32
 800db46:	46bd      	mov	sp, r7
 800db48:	bd80      	pop	{r7, pc}
 800db4a:	bf00      	nop
 800db4c:	200004c4 	.word	0x200004c4

0800db50 <UTIL_SEQ_SetTask>:

/**
 *  this function can be nested
 */
void UTIL_SEQ_SetTask( UTIL_SEQ_bm_t task_id_bm , uint32_t task_prio )
{
 800db50:	b480      	push	{r7}
 800db52:	b087      	sub	sp, #28
 800db54:	af00      	add	r7, sp, #0
 800db56:	6078      	str	r0, [r7, #4]
 800db58:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800db5a:	f3ef 8310 	mrs	r3, PRIMASK
 800db5e:	60fb      	str	r3, [r7, #12]
  return(result);
 800db60:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800db62:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800db64:	b672      	cpsid	i

  TaskSet |= task_id_bm;
 800db66:	4b0d      	ldr	r3, [pc, #52]	; (800db9c <UTIL_SEQ_SetTask+0x4c>)
 800db68:	681a      	ldr	r2, [r3, #0]
 800db6a:	687b      	ldr	r3, [r7, #4]
 800db6c:	4313      	orrs	r3, r2
 800db6e:	4a0b      	ldr	r2, [pc, #44]	; (800db9c <UTIL_SEQ_SetTask+0x4c>)
 800db70:	6013      	str	r3, [r2, #0]
  TaskPrio[task_prio].priority |= task_id_bm;
 800db72:	4a0b      	ldr	r2, [pc, #44]	; (800dba0 <UTIL_SEQ_SetTask+0x50>)
 800db74:	683b      	ldr	r3, [r7, #0]
 800db76:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 800db7a:	687b      	ldr	r3, [r7, #4]
 800db7c:	431a      	orrs	r2, r3
 800db7e:	4908      	ldr	r1, [pc, #32]	; (800dba0 <UTIL_SEQ_SetTask+0x50>)
 800db80:	683b      	ldr	r3, [r7, #0]
 800db82:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
 800db86:	697b      	ldr	r3, [r7, #20]
 800db88:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800db8a:	693b      	ldr	r3, [r7, #16]
 800db8c:	f383 8810 	msr	PRIMASK, r3

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 800db90:	bf00      	nop
}
 800db92:	371c      	adds	r7, #28
 800db94:	46bd      	mov	sp, r7
 800db96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db9a:	4770      	bx	lr
 800db9c:	200004b4 	.word	0x200004b4
 800dba0:	20000544 	.word	0x20000544

0800dba4 <UTIL_SEQ_PauseTask>:

/**
 *  this function can be nested
 */
void UTIL_SEQ_PauseTask( UTIL_SEQ_bm_t task_id_bm )
{
 800dba4:	b480      	push	{r7}
 800dba6:	b087      	sub	sp, #28
 800dba8:	af00      	add	r7, sp, #0
 800dbaa:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800dbac:	f3ef 8310 	mrs	r3, PRIMASK
 800dbb0:	60fb      	str	r3, [r7, #12]
  return(result);
 800dbb2:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800dbb4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800dbb6:	b672      	cpsid	i

  TaskMask &= (~task_id_bm);
 800dbb8:	687b      	ldr	r3, [r7, #4]
 800dbba:	43da      	mvns	r2, r3
 800dbbc:	4b07      	ldr	r3, [pc, #28]	; (800dbdc <UTIL_SEQ_PauseTask+0x38>)
 800dbbe:	681b      	ldr	r3, [r3, #0]
 800dbc0:	4013      	ands	r3, r2
 800dbc2:	4a06      	ldr	r2, [pc, #24]	; (800dbdc <UTIL_SEQ_PauseTask+0x38>)
 800dbc4:	6013      	str	r3, [r2, #0]
 800dbc6:	697b      	ldr	r3, [r7, #20]
 800dbc8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800dbca:	693b      	ldr	r3, [r7, #16]
 800dbcc:	f383 8810 	msr	PRIMASK, r3

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 800dbd0:	bf00      	nop
}
 800dbd2:	371c      	adds	r7, #28
 800dbd4:	46bd      	mov	sp, r7
 800dbd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbda:	4770      	bx	lr
 800dbdc:	2000016c 	.word	0x2000016c

0800dbe0 <UTIL_SEQ_ResumeTask>:

/**
 *  this function can be nested
 */
void UTIL_SEQ_ResumeTask( UTIL_SEQ_bm_t task_id_bm )
{
 800dbe0:	b480      	push	{r7}
 800dbe2:	b087      	sub	sp, #28
 800dbe4:	af00      	add	r7, sp, #0
 800dbe6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800dbe8:	f3ef 8310 	mrs	r3, PRIMASK
 800dbec:	60fb      	str	r3, [r7, #12]
  return(result);
 800dbee:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800dbf0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800dbf2:	b672      	cpsid	i

  TaskMask |= task_id_bm;
 800dbf4:	4b08      	ldr	r3, [pc, #32]	; (800dc18 <UTIL_SEQ_ResumeTask+0x38>)
 800dbf6:	681a      	ldr	r2, [r3, #0]
 800dbf8:	687b      	ldr	r3, [r7, #4]
 800dbfa:	4313      	orrs	r3, r2
 800dbfc:	4a06      	ldr	r2, [pc, #24]	; (800dc18 <UTIL_SEQ_ResumeTask+0x38>)
 800dbfe:	6013      	str	r3, [r2, #0]
 800dc00:	697b      	ldr	r3, [r7, #20]
 800dc02:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800dc04:	693b      	ldr	r3, [r7, #16]
 800dc06:	f383 8810 	msr	PRIMASK, r3

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 800dc0a:	bf00      	nop
}
 800dc0c:	371c      	adds	r7, #28
 800dc0e:	46bd      	mov	sp, r7
 800dc10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc14:	4770      	bx	lr
 800dc16:	bf00      	nop
 800dc18:	2000016c 	.word	0x2000016c

0800dc1c <UTIL_SEQ_SetEvt>:

/**
 *  this function can be nested
 */
void UTIL_SEQ_SetEvt( UTIL_SEQ_bm_t evt_id_bm )
{
 800dc1c:	b480      	push	{r7}
 800dc1e:	b087      	sub	sp, #28
 800dc20:	af00      	add	r7, sp, #0
 800dc22:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800dc24:	f3ef 8310 	mrs	r3, PRIMASK
 800dc28:	60fb      	str	r3, [r7, #12]
  return(result);
 800dc2a:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800dc2c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800dc2e:	b672      	cpsid	i

  EvtSet |= evt_id_bm;
 800dc30:	4b08      	ldr	r3, [pc, #32]	; (800dc54 <UTIL_SEQ_SetEvt+0x38>)
 800dc32:	681a      	ldr	r2, [r3, #0]
 800dc34:	687b      	ldr	r3, [r7, #4]
 800dc36:	4313      	orrs	r3, r2
 800dc38:	4a06      	ldr	r2, [pc, #24]	; (800dc54 <UTIL_SEQ_SetEvt+0x38>)
 800dc3a:	6013      	str	r3, [r2, #0]
 800dc3c:	697b      	ldr	r3, [r7, #20]
 800dc3e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800dc40:	693b      	ldr	r3, [r7, #16]
 800dc42:	f383 8810 	msr	PRIMASK, r3

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 800dc46:	bf00      	nop
}
 800dc48:	371c      	adds	r7, #28
 800dc4a:	46bd      	mov	sp, r7
 800dc4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc50:	4770      	bx	lr
 800dc52:	bf00      	nop
 800dc54:	200004b8 	.word	0x200004b8

0800dc58 <UTIL_SEQ_WaitEvt>:

/**
 *  this function can be nested
 */
void UTIL_SEQ_WaitEvt( UTIL_SEQ_bm_t evt_id_bm )
{
 800dc58:	b580      	push	{r7, lr}
 800dc5a:	b084      	sub	sp, #16
 800dc5c:	af00      	add	r7, sp, #0
 800dc5e:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_bm_t current_task_id_bm;

  /** store in local the current_task_id_bm as the global variable CurrentTaskIdx
   *  may be overwritten in case there are nested call of UTIL_SEQ_Run()
   */
  current_task_id_bm = (1 << CurrentTaskIdx);
 800dc60:	4b14      	ldr	r3, [pc, #80]	; (800dcb4 <UTIL_SEQ_WaitEvt+0x5c>)
 800dc62:	681b      	ldr	r3, [r3, #0]
 800dc64:	2201      	movs	r2, #1
 800dc66:	fa02 f303 	lsl.w	r3, r2, r3
 800dc6a:	60fb      	str	r3, [r7, #12]

  /** backup the event id that was currently waited */
  event_waited_id_backup = EvtWaited;
 800dc6c:	4b12      	ldr	r3, [pc, #72]	; (800dcb8 <UTIL_SEQ_WaitEvt+0x60>)
 800dc6e:	681b      	ldr	r3, [r3, #0]
 800dc70:	60bb      	str	r3, [r7, #8]
  EvtWaited = evt_id_bm;
 800dc72:	4a11      	ldr	r2, [pc, #68]	; (800dcb8 <UTIL_SEQ_WaitEvt+0x60>)
 800dc74:	687b      	ldr	r3, [r7, #4]
 800dc76:	6013      	str	r3, [r2, #0]
   *  the while loop below.
   *  The system is waiting only for the last waited event.
   *  When it will go out, it will wait again fro the previous one.
   *  It case it occurs while waiting for the second one, the while loop will exit immediately
   */
  while((EvtSet & EvtWaited) == 0)
 800dc78:	e005      	b.n	800dc86 <UTIL_SEQ_WaitEvt+0x2e>
  {
    UTIL_SEQ_EvtIdle(current_task_id_bm, EvtWaited);
 800dc7a:	4b0f      	ldr	r3, [pc, #60]	; (800dcb8 <UTIL_SEQ_WaitEvt+0x60>)
 800dc7c:	681b      	ldr	r3, [r3, #0]
 800dc7e:	4619      	mov	r1, r3
 800dc80:	68f8      	ldr	r0, [r7, #12]
 800dc82:	f7f2 fc89 	bl	8000598 <UTIL_SEQ_EvtIdle>
  while((EvtSet & EvtWaited) == 0)
 800dc86:	4b0d      	ldr	r3, [pc, #52]	; (800dcbc <UTIL_SEQ_WaitEvt+0x64>)
 800dc88:	681a      	ldr	r2, [r3, #0]
 800dc8a:	4b0b      	ldr	r3, [pc, #44]	; (800dcb8 <UTIL_SEQ_WaitEvt+0x60>)
 800dc8c:	681b      	ldr	r3, [r3, #0]
 800dc8e:	4013      	ands	r3, r2
 800dc90:	2b00      	cmp	r3, #0
 800dc92:	d0f2      	beq.n	800dc7a <UTIL_SEQ_WaitEvt+0x22>
  }
  EvtSet &= (~EvtWaited);
 800dc94:	4b08      	ldr	r3, [pc, #32]	; (800dcb8 <UTIL_SEQ_WaitEvt+0x60>)
 800dc96:	681b      	ldr	r3, [r3, #0]
 800dc98:	43da      	mvns	r2, r3
 800dc9a:	4b08      	ldr	r3, [pc, #32]	; (800dcbc <UTIL_SEQ_WaitEvt+0x64>)
 800dc9c:	681b      	ldr	r3, [r3, #0]
 800dc9e:	4013      	ands	r3, r2
 800dca0:	4a06      	ldr	r2, [pc, #24]	; (800dcbc <UTIL_SEQ_WaitEvt+0x64>)
 800dca2:	6013      	str	r3, [r2, #0]
  EvtWaited = event_waited_id_backup;
 800dca4:	4a04      	ldr	r2, [pc, #16]	; (800dcb8 <UTIL_SEQ_WaitEvt+0x60>)
 800dca6:	68bb      	ldr	r3, [r7, #8]
 800dca8:	6013      	str	r3, [r2, #0]

  return;
 800dcaa:	bf00      	nop
}
 800dcac:	3710      	adds	r7, #16
 800dcae:	46bd      	mov	sp, r7
 800dcb0:	bd80      	pop	{r7, pc}
 800dcb2:	bf00      	nop
 800dcb4:	200004c0 	.word	0x200004c0
 800dcb8:	200004bc 	.word	0x200004bc
 800dcbc:	200004b8 	.word	0x200004b8

0800dcc0 <UTIL_SEQ_PreIdle>:
   */
  return;
}

__WEAK void UTIL_SEQ_PreIdle( void )
{
 800dcc0:	b480      	push	{r7}
 800dcc2:	af00      	add	r7, sp, #0
  /**
   * Unless specified by the application, there is nothing to be done
   */
  return;
 800dcc4:	bf00      	nop
}
 800dcc6:	46bd      	mov	sp, r7
 800dcc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dccc:	4770      	bx	lr

0800dcce <UTIL_SEQ_PostIdle>:

__WEAK void UTIL_SEQ_PostIdle( void )
{
 800dcce:	b480      	push	{r7}
 800dcd0:	af00      	add	r7, sp, #0
  /**
   * Unless specified by the application, there is nothing to be done
   */
  return;
 800dcd2:	bf00      	nop
}
 800dcd4:	46bd      	mov	sp, r7
 800dcd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcda:	4770      	bx	lr

0800dcdc <bit_position>:

#if( __CORTEX_M == 0)
static const uint8_t clz_table_4bit[16] = { 4, 3, 2, 2, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0 };	
static uint32_t bit_position(uint32_t value)
{
 800dcdc:	b480      	push	{r7}
 800dcde:	b085      	sub	sp, #20
 800dce0:	af00      	add	r7, sp, #0
 800dce2:	6078      	str	r0, [r7, #4]

  uint32_t n = 0;
 800dce4:	2300      	movs	r3, #0
 800dce6:	60fb      	str	r3, [r7, #12]

  if ((value & 0xFFFF0000) == 0)  { n  = 16; value <<= 16;  }
 800dce8:	687b      	ldr	r3, [r7, #4]
 800dcea:	0c1b      	lsrs	r3, r3, #16
 800dcec:	041b      	lsls	r3, r3, #16
 800dcee:	2b00      	cmp	r3, #0
 800dcf0:	d104      	bne.n	800dcfc <bit_position+0x20>
 800dcf2:	2310      	movs	r3, #16
 800dcf4:	60fb      	str	r3, [r7, #12]
 800dcf6:	687b      	ldr	r3, [r7, #4]
 800dcf8:	041b      	lsls	r3, r3, #16
 800dcfa:	607b      	str	r3, [r7, #4]
  if ((value & 0xFF000000) == 0)  { n +=  8; value <<=  8;  }
 800dcfc:	687b      	ldr	r3, [r7, #4]
 800dcfe:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 800dd02:	2b00      	cmp	r3, #0
 800dd04:	d105      	bne.n	800dd12 <bit_position+0x36>
 800dd06:	68fb      	ldr	r3, [r7, #12]
 800dd08:	3308      	adds	r3, #8
 800dd0a:	60fb      	str	r3, [r7, #12]
 800dd0c:	687b      	ldr	r3, [r7, #4]
 800dd0e:	021b      	lsls	r3, r3, #8
 800dd10:	607b      	str	r3, [r7, #4]
  if ((value & 0xF0000000) == 0)  { n +=  4; value <<=  4;  }
 800dd12:	687b      	ldr	r3, [r7, #4]
 800dd14:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800dd18:	2b00      	cmp	r3, #0
 800dd1a:	d105      	bne.n	800dd28 <bit_position+0x4c>
 800dd1c:	68fb      	ldr	r3, [r7, #12]
 800dd1e:	3304      	adds	r3, #4
 800dd20:	60fb      	str	r3, [r7, #12]
 800dd22:	687b      	ldr	r3, [r7, #4]
 800dd24:	011b      	lsls	r3, r3, #4
 800dd26:	607b      	str	r3, [r7, #4]

  n += (uint32_t)clz_table_4bit[value >> (32-4)];
 800dd28:	687b      	ldr	r3, [r7, #4]
 800dd2a:	0f1b      	lsrs	r3, r3, #28
 800dd2c:	4a07      	ldr	r2, [pc, #28]	; (800dd4c <bit_position+0x70>)
 800dd2e:	5cd3      	ldrb	r3, [r2, r3]
 800dd30:	461a      	mov	r2, r3
 800dd32:	68fb      	ldr	r3, [r7, #12]
 800dd34:	4413      	add	r3, r2
 800dd36:	60fb      	str	r3, [r7, #12]

  return (31-n);
 800dd38:	68fb      	ldr	r3, [r7, #12]
 800dd3a:	f1c3 031f 	rsb	r3, r3, #31
}
 800dd3e:	4618      	mov	r0, r3
 800dd40:	3714      	adds	r7, #20
 800dd42:	46bd      	mov	sp, r7
 800dd44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd48:	4770      	bx	lr
 800dd4a:	bf00      	nop
 800dd4c:	0800df1c 	.word	0x0800df1c

0800dd50 <__libc_init_array>:
 800dd50:	b570      	push	{r4, r5, r6, lr}
 800dd52:	4e0d      	ldr	r6, [pc, #52]	; (800dd88 <__libc_init_array+0x38>)
 800dd54:	4c0d      	ldr	r4, [pc, #52]	; (800dd8c <__libc_init_array+0x3c>)
 800dd56:	1ba4      	subs	r4, r4, r6
 800dd58:	10a4      	asrs	r4, r4, #2
 800dd5a:	2500      	movs	r5, #0
 800dd5c:	42a5      	cmp	r5, r4
 800dd5e:	d109      	bne.n	800dd74 <__libc_init_array+0x24>
 800dd60:	4e0b      	ldr	r6, [pc, #44]	; (800dd90 <__libc_init_array+0x40>)
 800dd62:	4c0c      	ldr	r4, [pc, #48]	; (800dd94 <__libc_init_array+0x44>)
 800dd64:	f000 f82c 	bl	800ddc0 <_init>
 800dd68:	1ba4      	subs	r4, r4, r6
 800dd6a:	10a4      	asrs	r4, r4, #2
 800dd6c:	2500      	movs	r5, #0
 800dd6e:	42a5      	cmp	r5, r4
 800dd70:	d105      	bne.n	800dd7e <__libc_init_array+0x2e>
 800dd72:	bd70      	pop	{r4, r5, r6, pc}
 800dd74:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800dd78:	4798      	blx	r3
 800dd7a:	3501      	adds	r5, #1
 800dd7c:	e7ee      	b.n	800dd5c <__libc_init_array+0xc>
 800dd7e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800dd82:	4798      	blx	r3
 800dd84:	3501      	adds	r5, #1
 800dd86:	e7f2      	b.n	800dd6e <__libc_init_array+0x1e>
 800dd88:	0800df34 	.word	0x0800df34
 800dd8c:	0800df34 	.word	0x0800df34
 800dd90:	0800df34 	.word	0x0800df34
 800dd94:	0800df38 	.word	0x0800df38

0800dd98 <memcpy>:
 800dd98:	b510      	push	{r4, lr}
 800dd9a:	1e43      	subs	r3, r0, #1
 800dd9c:	440a      	add	r2, r1
 800dd9e:	4291      	cmp	r1, r2
 800dda0:	d100      	bne.n	800dda4 <memcpy+0xc>
 800dda2:	bd10      	pop	{r4, pc}
 800dda4:	f811 4b01 	ldrb.w	r4, [r1], #1
 800dda8:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ddac:	e7f7      	b.n	800dd9e <memcpy+0x6>

0800ddae <memset>:
 800ddae:	4402      	add	r2, r0
 800ddb0:	4603      	mov	r3, r0
 800ddb2:	4293      	cmp	r3, r2
 800ddb4:	d100      	bne.n	800ddb8 <memset+0xa>
 800ddb6:	4770      	bx	lr
 800ddb8:	f803 1b01 	strb.w	r1, [r3], #1
 800ddbc:	e7f9      	b.n	800ddb2 <memset+0x4>
	...

0800ddc0 <_init>:
 800ddc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ddc2:	bf00      	nop
 800ddc4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ddc6:	bc08      	pop	{r3}
 800ddc8:	469e      	mov	lr, r3
 800ddca:	4770      	bx	lr

0800ddcc <_fini>:
 800ddcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ddce:	bf00      	nop
 800ddd0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ddd2:	bc08      	pop	{r3}
 800ddd4:	469e      	mov	lr, r3
 800ddd6:	4770      	bx	lr
