////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____ 
//  /   /\/   / 
// /___/  \  /    Vendor: Xilinx 
// \   \   \/     Version : 14.7
//  \   \         Application : sch2hdl
//  /   /         Filename : mod10.vf
// /___/   /\     Timestamp : 11/25/2022 20:14:24
// \   \  /  \ 
//  \___\/\___\ 
//
//Command: sch2hdl -intstyle ise -family spartan6 -verilog C:/.Xilinx/Test/counter0_9/mod10.vf -w C:/.Xilinx/Test/counter0_9/mod10.sch
//Design Name: mod10
//Device: spartan6
//Purpose:
//    This verilog netlist is translated from an ECS schematic.It can be 
//    synthesized and simulated, but it should not be modified. 
//
`timescale 100 ps / 10 ps

module FJKC_HXILINX_mod10(Q, C, CLR, J, K);
   
   output             Q;

   input 	      C;	
   input 	      CLR;	
   input              J;
   input              K;
   
   parameter INIT = 1'b0;
   reg                Q = INIT;


   always @(posedge C or posedge CLR)
     begin
	if (CLR)
	  Q <= 1'b0;
	else
        begin
           if(!J)
           begin
              if(K)
              Q <= 1'b0;
           end
           else
           begin
              if(!K)
              Q <= 1'b1;
              else 
              Q <= !Q;
           end
        end
     end
   
endmodule
`timescale 1ns / 1ps

module mod10(CLK_Freq_input, 
             Outputt);

    input CLK_Freq_input;
   output Outputt;
   
   wire XLXN_2;
   wire XLXN_4;
   wire XLXN_10;
   wire XLXN_13;
   wire XLXN_16;
   wire XLXN_23;
   wire XLXN_24;
   wire Outputt_DUMMY;
   
   assign Outputt = Outputt_DUMMY;
   (* HU_SET = "XLXI_1_5" *) 
   FJKC_HXILINX_mod10  XLXI_1 (.C(CLK_Freq_input), 
                              .CLR(Outputt_DUMMY), 
                              .J(XLXN_2), 
                              .K(XLXN_2), 
                              .Q(XLXN_4));
   (* HU_SET = "XLXI_2_6" *) 
   FJKC_HXILINX_mod10  XLXI_2 (.C(CLK_Freq_input), 
                              .CLR(Outputt_DUMMY), 
                              .J(XLXN_4), 
                              .K(XLXN_4), 
                              .Q(XLXN_23));
   (* HU_SET = "XLXI_3_7" *) 
   FJKC_HXILINX_mod10  XLXI_3 (.C(CLK_Freq_input), 
                              .CLR(Outputt_DUMMY), 
                              .J(XLXN_10), 
                              .K(XLXN_10), 
                              .Q(XLXN_13));
   (* HU_SET = "XLXI_4_8" *) 
   FJKC_HXILINX_mod10  XLXI_4 (.C(CLK_Freq_input), 
                              .CLR(Outputt_DUMMY), 
                              .J(XLXN_16), 
                              .K(XLXN_16), 
                              .Q(XLXN_24));
   VCC  XLXI_5 (.P(XLXN_2));
   AND2  XLXI_6 (.I0(XLXN_4), 
                .I1(XLXN_23), 
                .O(XLXN_10));
   AND2  XLXI_7 (.I0(XLXN_24), 
                .I1(XLXN_23), 
                .O(Outputt_DUMMY));
   AND3  XLXI_8 (.I0(XLXN_4), 
                .I1(XLXN_23), 
                .I2(XLXN_13), 
                .O(XLXN_16));
endmodule
